\doxysection{stm32f4xx\+\_\+ll\+\_\+adc.\+h}
\hypertarget{stm32f4xx__ll__adc_8h_source}{}\label{stm32f4xx__ll__adc_8h_source}\index{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_ll\_adc.h@{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_ll\_adc.h}}
\mbox{\hyperlink{stm32f4xx__ll__adc_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00018}00018\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00019}00019\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00020}00020\ \textcolor{preprocessor}{\#ifndef\ \_\_STM32F4xx\_LL\_ADC\_H}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00021}00021\ \textcolor{preprocessor}{\#define\ \_\_STM32F4xx\_LL\_ADC\_H}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00022}00022\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00023}00023\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00024}00024\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00025}00025\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00026}00026\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00027}00027\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00028}00028\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00029}00029\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00033}00033\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00034}00034\ \textcolor{preprocessor}{\#if\ defined\ (ADC1)\ ||\ defined\ (ADC2)\ ||\ defined\ (ADC3)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00035}00035\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00039}00039\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00040}00040\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00041}00041\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00042}00042\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00043}00043\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00047}00047\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00048}00048\ \textcolor{comment}{/*\ Internal\ mask\ for\ ADC\ group\ regular\ sequencer:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00049}00049\ \textcolor{comment}{/*\ To\ select\ into\ literal\ LL\_ADC\_REG\_RANK\_x\ the\ relevant\ bits\ for:\ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00050}00050\ \textcolor{comment}{/*\ -\/\ sequencer\ register\ offset\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00051}00051\ \textcolor{comment}{/*\ -\/\ sequencer\ rank\ bits\ position\ into\ the\ selected\ register\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00052}00052\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00053}00053\ \textcolor{comment}{/*\ Internal\ register\ offset\ for\ ADC\ group\ regular\ sequencer\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00054}00054\ \textcolor{comment}{/*\ (offset\ placed\ into\ a\ spare\ area\ of\ literal\ definition)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00055}00055\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000UL}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00056}00056\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000100UL}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00057}00057\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000200UL}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00058}00058\ \textcolor{preprocessor}{\#define\ ADC\_SQR4\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000300UL}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00059}00059\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00060}00060\ \textcolor{preprocessor}{\#define\ ADC\_REG\_SQRX\_REGOFFSET\_MASK\ \ \ \ \ \ \ \ (ADC\_SQR1\_REGOFFSET\ |\ ADC\_SQR2\_REGOFFSET\ |\ ADC\_SQR3\_REGOFFSET\ |\ ADC\_SQR4\_REGOFFSET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00061}00061\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_ID\_SQRX\_MASK\ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_ID\_NUMBER\_MASK\_POSBIT0)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00062}00062\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00063}00063\ \textcolor{comment}{/*\ Definition\ of\ ADC\ group\ regular\ sequencer\ bits\ information\ to\ be\ inserted\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00064}00064\ \textcolor{comment}{/*\ into\ ADC\ group\ regular\ sequencer\ ranks\ literals\ definition.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00065}00065\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_1\_SQRX\_BITOFFSET\_POS\ \ (\ 0UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_SQR3\_SQ1)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00066}00066\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_2\_SQRX\_BITOFFSET\_POS\ \ (\ 5UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_SQR3\_SQ2)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00067}00067\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_3\_SQRX\_BITOFFSET\_POS\ \ (10UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_SQR3\_SQ3)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00068}00068\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_4\_SQRX\_BITOFFSET\_POS\ \ (15UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_SQR3\_SQ4)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00069}00069\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_5\_SQRX\_BITOFFSET\_POS\ \ (20UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_SQR3\_SQ5)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00070}00070\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_6\_SQRX\_BITOFFSET\_POS\ \ (25UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_SQR3\_SQ6)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00071}00071\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_7\_SQRX\_BITOFFSET\_POS\ \ (\ 0UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_SQR2\_SQ7)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00072}00072\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_8\_SQRX\_BITOFFSET\_POS\ \ (\ 5UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_SQR2\_SQ8)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00073}00073\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_9\_SQRX\_BITOFFSET\_POS\ \ (10UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_SQR2\_SQ9)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00074}00074\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_10\_SQRX\_BITOFFSET\_POS\ (15UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_SQR2\_SQ10)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00075}00075\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_11\_SQRX\_BITOFFSET\_POS\ (20UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_SQR2\_SQ11)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00076}00076\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_12\_SQRX\_BITOFFSET\_POS\ (25UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_SQR2\_SQ12)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00077}00077\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_13\_SQRX\_BITOFFSET\_POS\ (\ 0UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_SQR1\_SQ13)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00078}00078\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_14\_SQRX\_BITOFFSET\_POS\ (\ 5UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_SQR1\_SQ14)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00079}00079\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_15\_SQRX\_BITOFFSET\_POS\ (10UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_SQR1\_SQ15)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00080}00080\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_16\_SQRX\_BITOFFSET\_POS\ (15UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_SQR1\_SQ16)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00081}00081\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00082}00082\ \textcolor{comment}{/*\ Internal\ mask\ for\ ADC\ group\ injected\ sequencer:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00083}00083\ \textcolor{comment}{/*\ To\ select\ into\ literal\ LL\_ADC\_INJ\_RANK\_x\ the\ relevant\ bits\ for:\ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00084}00084\ \textcolor{comment}{/*\ -\/\ data\ register\ offset\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00085}00085\ \textcolor{comment}{/*\ -\/\ offset\ register\ offset\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00086}00086\ \textcolor{comment}{/*\ -\/\ sequencer\ rank\ bits\ position\ into\ the\ selected\ register\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00087}00087\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00088}00088\ \textcolor{comment}{/*\ Internal\ register\ offset\ for\ ADC\ group\ injected\ data\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00089}00089\ \textcolor{comment}{/*\ (offset\ placed\ into\ a\ spare\ area\ of\ literal\ definition)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00090}00090\ \textcolor{preprocessor}{\#define\ ADC\_JDR1\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000UL}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00091}00091\ \textcolor{preprocessor}{\#define\ ADC\_JDR2\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000100UL}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00092}00092\ \textcolor{preprocessor}{\#define\ ADC\_JDR3\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000200UL}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00093}00093\ \textcolor{preprocessor}{\#define\ ADC\_JDR4\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000300UL}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00094}00094\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00095}00095\ \textcolor{comment}{/*\ Internal\ register\ offset\ for\ ADC\ group\ injected\ offset\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00096}00096\ \textcolor{comment}{/*\ (offset\ placed\ into\ a\ spare\ area\ of\ literal\ definition)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00097}00097\ \textcolor{preprocessor}{\#define\ ADC\_JOFR1\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000UL}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00098}00098\ \textcolor{preprocessor}{\#define\ ADC\_JOFR2\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00001000UL}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00099}00099\ \textcolor{preprocessor}{\#define\ ADC\_JOFR3\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00002000UL}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00100}00100\ \textcolor{preprocessor}{\#define\ ADC\_JOFR4\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00003000UL}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00101}00101\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00102}00102\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_JDRX\_REGOFFSET\_MASK\ \ \ \ \ \ \ \ (ADC\_JDR1\_REGOFFSET\ |\ ADC\_JDR2\_REGOFFSET\ |\ ADC\_JDR3\_REGOFFSET\ |\ ADC\_JDR4\_REGOFFSET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00103}00103\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_JOFRX\_REGOFFSET\_MASK\ \ \ \ \ \ \ (ADC\_JOFR1\_REGOFFSET\ |\ ADC\_JOFR2\_REGOFFSET\ |\ ADC\_JOFR3\_REGOFFSET\ |\ ADC\_JOFR4\_REGOFFSET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00104}00104\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_RANK\_ID\_JSQR\_MASK\ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_ID\_NUMBER\_MASK\_POSBIT0)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00105}00105\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00106}00106\ \textcolor{comment}{/*\ Internal\ mask\ for\ ADC\ group\ regular\ trigger:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00107}00107\ \textcolor{comment}{/*\ To\ select\ into\ literal\ LL\_ADC\_REG\_TRIG\_x\ the\ relevant\ bits\ for:\ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00108}00108\ \textcolor{comment}{/*\ -\/\ regular\ trigger\ source\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00109}00109\ \textcolor{comment}{/*\ -\/\ regular\ trigger\ edge\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00110}00110\ \textcolor{preprocessor}{\#define\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT\ \ \ \ \ \ \ (ADC\_CR2\_EXTEN\_0)\ }\textcolor{comment}{/*\ Trigger\ edge\ set\ to\ rising\ edge\ (default\ setting\ for\ compatibility\ with\ some\ ADC\ on\ other\ STM32\ families\ having\ this\ setting\ set\ by\ HW\ default\ value)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00111}00111\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00112}00112\ \textcolor{comment}{/*\ Mask\ containing\ trigger\ source\ masks\ for\ each\ of\ possible\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00113}00113\ \textcolor{comment}{/*\ trigger\ edge\ selection\ duplicated\ with\ shifts\ [0;\ 4;\ 8;\ 12]\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00114}00114\ \textcolor{comment}{/*\ corresponding\ to\ \{SW\ start;\ ext\ trigger;\ ext\ trigger;\ ext\ trigger\}.\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00115}00115\ \textcolor{preprocessor}{\#define\ ADC\_REG\_TRIG\_SOURCE\_MASK\ \ \ \ \ \ \ \ \ \ \ \ (((LL\_ADC\_REG\_TRIG\_SOFTWARE\ \&\ ADC\_CR2\_EXTSEL)\ >>\ (4UL\ *\ 0UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00116}00116\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_CR2\_EXTSEL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ >>\ (4UL\ *\ 1UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00117}00117\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_CR2\_EXTSEL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ >>\ (4UL\ *\ 2UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00118}00118\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_CR2\_EXTSEL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ >>\ (4UL\ *\ 3UL)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00119}00119\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00120}00120\ \textcolor{comment}{/*\ Mask\ containing\ trigger\ edge\ masks\ for\ each\ of\ possible\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00121}00121\ \textcolor{comment}{/*\ trigger\ edge\ selection\ duplicated\ with\ shifts\ [0;\ 4;\ 8;\ 12]\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00122}00122\ \textcolor{comment}{/*\ corresponding\ to\ \{SW\ start;\ ext\ trigger;\ ext\ trigger;\ ext\ trigger\}.\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00123}00123\ \textcolor{preprocessor}{\#define\ ADC\_REG\_TRIG\_EDGE\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ (((LL\_ADC\_REG\_TRIG\_SOFTWARE\ \&\ ADC\_CR2\_EXTEN)\ >>\ (4UL\ *\ 0UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00124}00124\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ >>\ (4UL\ *\ 1UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00125}00125\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ >>\ (4UL\ *\ 2UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00126}00126\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ >>\ (4UL\ *\ 3UL)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00127}00127\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00128}00128\ \textcolor{comment}{/*\ Definition\ of\ ADC\ group\ regular\ trigger\ bits\ information.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00129}00129\ \textcolor{preprocessor}{\#define\ ADC\_REG\_TRIG\_EXTSEL\_BITOFFSET\_POS\ \ (24UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_CR2\_EXTSEL)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00130}00130\ \textcolor{preprocessor}{\#define\ ADC\_REG\_TRIG\_EXTEN\_BITOFFSET\_POS\ \ \ (28UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_CR2\_EXTEN)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00131}00131\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00132}00132\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00133}00133\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00134}00134\ \textcolor{comment}{/*\ Internal\ mask\ for\ ADC\ group\ injected\ trigger:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00135}00135\ \textcolor{comment}{/*\ To\ select\ into\ literal\ LL\_ADC\_INJ\_TRIG\_x\ the\ relevant\ bits\ for:\ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00136}00136\ \textcolor{comment}{/*\ -\/\ injected\ trigger\ source\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00137}00137\ \textcolor{comment}{/*\ -\/\ injected\ trigger\ edge\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00138}00138\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT\ \ \ \ \ \ (ADC\_CR2\_JEXTEN\_0)\ }\textcolor{comment}{/*\ Trigger\ edge\ set\ to\ rising\ edge\ (default\ setting\ for\ compatibility\ with\ some\ ADC\ on\ other\ STM32\ families\ having\ this\ setting\ set\ by\ HW\ default\ value)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00139}00139\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00140}00140\ \textcolor{comment}{/*\ Mask\ containing\ trigger\ source\ masks\ for\ each\ of\ possible\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00141}00141\ \textcolor{comment}{/*\ trigger\ edge\ selection\ duplicated\ with\ shifts\ [0;\ 4;\ 8;\ 12]\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00142}00142\ \textcolor{comment}{/*\ corresponding\ to\ \{SW\ start;\ ext\ trigger;\ ext\ trigger;\ ext\ trigger\}.\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00143}00143\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_TRIG\_SOURCE\_MASK\ \ \ \ \ \ \ \ \ \ \ \ (((LL\_ADC\_REG\_TRIG\_SOFTWARE\ \&\ ADC\_CR2\_JEXTSEL)\ >>\ (4UL\ *\ 0UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00144}00144\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_CR2\_JEXTSEL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ >>\ (4UL\ *\ 1UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00145}00145\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_CR2\_JEXTSEL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ >>\ (4UL\ *\ 2UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00146}00146\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_CR2\_JEXTSEL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ >>\ (4UL\ *\ 3UL)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00147}00147\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00148}00148\ \textcolor{comment}{/*\ Mask\ containing\ trigger\ edge\ masks\ for\ each\ of\ possible\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00149}00149\ \textcolor{comment}{/*\ trigger\ edge\ selection\ duplicated\ with\ shifts\ [0;\ 4;\ 8;\ 12]\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00150}00150\ \textcolor{comment}{/*\ corresponding\ to\ \{SW\ start;\ ext\ trigger;\ ext\ trigger;\ ext\ trigger\}.\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00151}00151\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_TRIG\_EDGE\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ (((LL\_ADC\_INJ\_TRIG\_SOFTWARE\ \&\ ADC\_CR2\_JEXTEN)\ >>\ (4UL\ *\ 0UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00152}00152\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ >>\ (4UL\ *\ 1UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00153}00153\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ >>\ (4UL\ *\ 2UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00154}00154\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ >>\ (4UL\ *\ 3UL)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00155}00155\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00156}00156\ \textcolor{comment}{/*\ Definition\ of\ ADC\ group\ injected\ trigger\ bits\ information.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00157}00157\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_TRIG\_EXTSEL\_BITOFFSET\_POS\ \ (16UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_CR2\_JEXTSEL)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00158}00158\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_TRIG\_EXTEN\_BITOFFSET\_POS\ \ \ (20UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_CR2\_JEXTEN)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00159}00159\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00160}00160\ \textcolor{comment}{/*\ Internal\ mask\ for\ ADC\ channel:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00161}00161\ \textcolor{comment}{/*\ To\ select\ into\ literal\ LL\_ADC\_CHANNEL\_x\ the\ relevant\ bits\ for:\ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00162}00162\ \textcolor{comment}{/*\ -\/\ channel\ identifier\ defined\ by\ number\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00163}00163\ \textcolor{comment}{/*\ -\/\ channel\ differentiation\ between\ external\ channels\ (connected\ to\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00164}00164\ \textcolor{comment}{/*\ \ \ GPIO\ pins)\ and\ internal\ channels\ (connected\ to\ internal\ paths)\ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00165}00165\ \textcolor{comment}{/*\ -\/\ channel\ sampling\ time\ defined\ by\ SMPRx\ register\ offset\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00166}00166\ \textcolor{comment}{/*\ \ \ and\ SMPx\ bits\ positions\ into\ SMPRx\ register\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00167}00167\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_ID\_NUMBER\_MASK\ \ \ \ \ \ \ \ \ (ADC\_CR1\_AWDCH)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00168}00168\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS\ (\ 0UL)}\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_CHANNEL\_ID\_NUMBER\_MASK)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00169}00169\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_ID\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_ID\_NUMBER\_MASK\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\_MASK)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00170}00170\ \textcolor{comment}{/*\ Equivalent\ mask\ of\ ADC\_CHANNEL\_NUMBER\_MASK\ aligned\ on\ register\ LSB\ (bit\ 0)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00171}00171\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_ID\_NUMBER\_MASK\_POSBIT0\ 0x0000001FU\ }\textcolor{comment}{/*\ Equivalent\ to\ shift:\ (ADC\_CHANNEL\_NUMBER\_MASK\ >>\ POSITION\_VAL(ADC\_CHANNEL\_NUMBER\_MASK))\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00172}00172\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00173}00173\ \textcolor{comment}{/*\ Channel\ differentiation\ between\ external\ and\ internal\ channels\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00174}00174\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\ \ \ \ \ \ \ \ \ 0x80000000UL\ \ \ }\textcolor{comment}{/*\ Marker\ of\ internal\ channel\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00175}00175\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\_2\ \ \ \ \ \ \ 0x40000000UL\ \ \ }\textcolor{comment}{/*\ Marker\ of\ internal\ channel\ for\ other\ ADC\ instances,\ in\ case\ of\ different\ ADC\ internal\ channels\ mapped\ on\ same\ channel\ number\ on\ different\ ADC\ instances\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00176}00176\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_DIFFERENCIATION\_TEMPSENSOR\_VBAT\ 0x10000000U\ \ }\textcolor{comment}{/*\ Dummy\ bit\ for\ driver\ internal\ usage,\ not\ used\ in\ ADC\ channel\ setting\ registers\ CR1\ or\ SQRx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00177}00177\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\_MASK\ \ \ \ (ADC\_CHANNEL\_ID\_INTERNAL\_CH\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\_2\ |\ ADC\_CHANNEL\_DIFFERENCIATION\_TEMPSENSOR\_VBAT)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00178}00178\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00179}00179\ \textcolor{comment}{/*\ Internal\ register\ offset\ for\ ADC\ channel\ sampling\ time\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00180}00180\ \textcolor{comment}{/*\ (offset\ placed\ into\ a\ spare\ area\ of\ literal\ definition)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00181}00181\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000UL}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00182}00182\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x02000000UL}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00183}00183\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_SMPRX\_REGOFFSET\_MASK\ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ADC\_SMPR2\_REGOFFSET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00184}00184\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00185}00185\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_MASK\ \ \ \ 0x01F00000UL}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00186}00186\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS\ \ \ \ \ (20UL)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_CHANNEL\_SMPx\_BITOFFSET\_MASK)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00187}00187\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00188}00188\ \textcolor{comment}{/*\ Definition\ of\ channels\ ID\ number\ information\ to\ be\ inserted\ into\ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00189}00189\ \textcolor{comment}{/*\ channels\ literals\ definition.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00190}00190\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_0\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000UL}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00191}00191\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_1\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_AWDCH\_0)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00192}00192\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_2\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_AWDCH\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00193}00193\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_3\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_AWDCH\_1\ |\ ADC\_CR1\_AWDCH\_0)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00194}00194\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_4\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_AWDCH\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00195}00195\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_5\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_AWDCH\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDCH\_0)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00196}00196\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_6\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_AWDCH\_2\ |\ ADC\_CR1\_AWDCH\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00197}00197\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_7\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_AWDCH\_2\ |\ ADC\_CR1\_AWDCH\_1\ |\ ADC\_CR1\_AWDCH\_0)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00198}00198\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_8\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_AWDCH\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00199}00199\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_9\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_AWDCH\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDCH\_0)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00200}00200\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_10\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_AWDCH\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDCH\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00201}00201\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_11\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_AWDCH\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDCH\_1\ |\ ADC\_CR1\_AWDCH\_0)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00202}00202\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_12\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_AWDCH\_3\ |\ ADC\_CR1\_AWDCH\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00203}00203\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_13\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_AWDCH\_3\ |\ ADC\_CR1\_AWDCH\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDCH\_0)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00204}00204\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_14\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_AWDCH\_3\ |\ ADC\_CR1\_AWDCH\_2\ |\ ADC\_CR1\_AWDCH\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00205}00205\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_15\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_AWDCH\_3\ |\ ADC\_CR1\_AWDCH\_2\ |\ ADC\_CR1\_AWDCH\_1\ |\ ADC\_CR1\_AWDCH\_0)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00206}00206\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_16\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CR1\_AWDCH\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00207}00207\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_17\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CR1\_AWDCH\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDCH\_0)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00208}00208\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_18\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CR1\_AWDCH\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDCH\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00209}00209\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00210}00210\ \textcolor{comment}{/*\ Definition\ of\ channels\ sampling\ time\ information\ to\ be\ inserted\ into\ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00211}00211\ \textcolor{comment}{/*\ channels\ literals\ definition.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00212}00212\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_0\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((\ 0UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ POSITION\_VAL(ADC\_SMPR2\_SMP0)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00213}00213\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_1\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((\ 3UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ POSITION\_VAL(ADC\_SMPR2\_SMP1)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00214}00214\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_2\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((\ 6UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ POSITION\_VAL(ADC\_SMPR2\_SMP2)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00215}00215\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_3\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((\ 9UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ POSITION\_VAL(ADC\_SMPR2\_SMP3)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00216}00216\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_4\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((12UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ POSITION\_VAL(ADC\_SMPR2\_SMP4)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00217}00217\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_5\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((15UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ POSITION\_VAL(ADC\_SMPR2\_SMP5)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00218}00218\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_6\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((18UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ POSITION\_VAL(ADC\_SMPR2\_SMP6)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00219}00219\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_7\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((21UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ POSITION\_VAL(ADC\_SMPR2\_SMP7)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00220}00220\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_8\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((24UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ POSITION\_VAL(ADC\_SMPR2\_SMP8)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00221}00221\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_9\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((27UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ POSITION\_VAL(ADC\_SMPR2\_SMP9)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00222}00222\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_10\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((\ 0UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ POSITION\_VAL(ADC\_SMPR1\_SMP10)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00223}00223\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_11\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((\ 3UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ POSITION\_VAL(ADC\_SMPR1\_SMP11)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00224}00224\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_12\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((\ 6UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ POSITION\_VAL(ADC\_SMPR1\_SMP12)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00225}00225\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_13\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((\ 9UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ POSITION\_VAL(ADC\_SMPR1\_SMP13)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00226}00226\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_14\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((12UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ POSITION\_VAL(ADC\_SMPR1\_SMP14)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00227}00227\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_15\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((15UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ POSITION\_VAL(ADC\_SMPR1\_SMP15)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00228}00228\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_16\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((18UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ POSITION\_VAL(ADC\_SMPR1\_SMP16)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00229}00229\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_17\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((21UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ POSITION\_VAL(ADC\_SMPR1\_SMP17)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00230}00230\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_18\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((24UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ POSITION\_VAL(ADC\_SMPR1\_SMP18)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00231}00231\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00232}00232\ \textcolor{comment}{/*\ Internal\ mask\ for\ ADC\ analog\ watchdog:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00233}00233\ \textcolor{comment}{/*\ To\ select\ into\ literals\ LL\_ADC\_AWD\_CHANNELx\_xxx\ the\ relevant\ bits\ for:\ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00234}00234\ \textcolor{comment}{/*\ (concatenation\ of\ multiple\ bits\ used\ in\ different\ analog\ watchdogs,\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00235}00235\ \textcolor{comment}{/*\ (feature\ of\ several\ watchdogs\ not\ available\ on\ all\ STM32\ families)).\ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00236}00236\ \textcolor{comment}{/*\ -\/\ analog\ watchdog\ 1:\ monitored\ channel\ defined\ by\ number,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00237}00237\ \textcolor{comment}{/*\ \ \ selection\ of\ ADC\ group\ (ADC\ groups\ regular\ and-\/or\ injected).\ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00238}00238\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00239}00239\ \textcolor{comment}{/*\ Internal\ register\ offset\ for\ ADC\ analog\ watchdog\ channel\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00240}00240\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_CR1\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000UL}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00241}00241\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00242}00242\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_CRX\_REGOFFSET\_MASK\ \ \ \ \ \ \ \ \ (ADC\_AWD\_CR1\_REGOFFSET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00243}00243\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00244}00244\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_CR1\_CHANNEL\_MASK\ \ \ \ \ \ \ \ \ \ \ (ADC\_CR1\_AWDCH\ |\ ADC\_CR1\_JAWDEN\ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00245}00245\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_CR\_ALL\_CHANNEL\_MASK\ \ \ \ \ \ \ \ (ADC\_AWD\_CR1\_CHANNEL\_MASK)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00246}00246\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00247}00247\ \textcolor{comment}{/*\ Internal\ register\ offset\ for\ ADC\ analog\ watchdog\ threshold\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00248}00248\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_TR1\_HIGH\_REGOFFSET\ \ \ \ \ \ \ \ \ 0x00000000UL}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00249}00249\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_TR1\_LOW\_REGOFFSET\ \ \ \ \ \ \ \ \ \ 0x00000001UL}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00250}00250\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_TRX\_REGOFFSET\_MASK\ \ \ \ \ \ \ \ \ (ADC\_AWD\_TR1\_HIGH\_REGOFFSET\ |\ ADC\_AWD\_TR1\_LOW\_REGOFFSET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00251}00251\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00252}00252\ \textcolor{comment}{/*\ ADC\ registers\ bits\ positions\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00253}00253\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_RES\_BITOFFSET\_POS\ \ \ \ \ \ \ \ \ \ (24UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_CR1\_RES)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00254}00254\ \textcolor{preprocessor}{\#define\ ADC\_TR\_HT\_BITOFFSET\_POS\ \ \ \ \ \ \ \ \ \ \ \ (16UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_TR\_HT)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00255}00255\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00256}00256\ \textcolor{comment}{/*\ ADC\ internal\ channels\ related\ definitions\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00257}00257\ \textcolor{comment}{/*\ Internal\ voltage\ reference\ VrefInt\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00258}00258\ \textcolor{preprocessor}{\#define\ VREFINT\_CAL\_ADDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t*)\ (0x1FFF7A2AU))\ }\textcolor{comment}{/*\ Internal\ voltage\ reference,\ address\ of\ parameter\ VREFINT\_CAL:\ VrefInt\ ADC\ raw\ data\ acquired\ at\ temperature\ 30\ DegC\ (tolerance:\ +-\/5\ DegC),\ Vref+\ =\ 3.3\ V\ (tolerance:\ +-\/10\ mV).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00259}00259\ \textcolor{preprocessor}{\#define\ VREFINT\_CAL\_VREF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ 3300UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Analog\ voltage\ reference\ (Vref+)\ value\ with\ which\ temperature\ sensor\ has\ been\ calibrated\ in\ production\ (tolerance:\ +-\/10\ mV)\ (unit:\ mV).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00260}00260\ \textcolor{comment}{/*\ Temperature\ sensor\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00261}00261\ \textcolor{preprocessor}{\#define\ TEMPSENSOR\_CAL1\_ADDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t*)\ (0x1FFF7A2CU))\ }\textcolor{comment}{/*\ Internal\ temperature\ sensor,\ address\ of\ parameter\ TS\_CAL1:\ On\ STM32F4,\ temperature\ sensor\ ADC\ raw\ data\ acquired\ at\ temperature\ \ 30\ DegC\ (tolerance:\ +-\/5\ DegC),\ Vref+\ =\ 3.3\ V\ (tolerance:\ +-\/10\ mV).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00262}00262\ \textcolor{preprocessor}{\#define\ TEMPSENSOR\_CAL2\_ADDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t*)\ (0x1FFF7A2EU))\ }\textcolor{comment}{/*\ Internal\ temperature\ sensor,\ address\ of\ parameter\ TS\_CAL2:\ On\ STM32F4,\ temperature\ sensor\ ADC\ raw\ data\ acquired\ at\ temperature\ 110\ DegC\ (tolerance:\ +-\/5\ DegC),\ Vref+\ =\ 3.3\ V\ (tolerance:\ +-\/10\ mV).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00263}00263\ \textcolor{preprocessor}{\#define\ TEMPSENSOR\_CAL1\_TEMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\ int32\_t)\ \ \ 30)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Internal\ temperature\ sensor,\ temperature\ at\ which\ temperature\ sensor\ has\ been\ calibrated\ in\ production\ for\ data\ into\ TEMPSENSOR\_CAL1\_ADDR\ (tolerance:\ +-\/5\ DegC)\ (unit:\ DegC).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00264}00264\ \textcolor{preprocessor}{\#define\ TEMPSENSOR\_CAL2\_TEMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\ int32\_t)\ \ 110)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Internal\ temperature\ sensor,\ temperature\ at\ which\ temperature\ sensor\ has\ been\ calibrated\ in\ production\ for\ data\ into\ TEMPSENSOR\_CAL2\_ADDR\ (tolerance:\ +-\/5\ DegC)\ (unit:\ DegC).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00265}00265\ \textcolor{preprocessor}{\#define\ TEMPSENSOR\_CAL\_VREFANALOG\ \ \ \ \ \ \ \ \ \ (\ 3300UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Analog\ voltage\ reference\ (Vref+)\ voltage\ with\ which\ temperature\ sensor\ has\ been\ calibrated\ in\ production\ (+-\/10\ mV)\ (unit:\ mV).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00266}00266\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00270}00270\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00271}00271\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00272}00272\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00276}00276\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00285}00285\ \textcolor{preprocessor}{\#define\ \_\_ADC\_MASK\_SHIFT(\_\_BITS\_\_,\ \_\_MASK\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00286}00286\ \textcolor{preprocessor}{\ \ (((\_\_BITS\_\_)\ \&\ (\_\_MASK\_\_))\ >>\ POSITION\_VAL((\_\_MASK\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00287}00287\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00296}00296\ \textcolor{preprocessor}{\#define\ \_\_ADC\_PTR\_REG\_OFFSET(\_\_REG\_\_,\ \_\_REG\_OFFFSET\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00297}00297\ \textcolor{preprocessor}{\ ((\_\_IO\ uint32\_t\ *)((uint32\_t)\ ((uint32\_t)(\&(\_\_REG\_\_))\ +\ ((\_\_REG\_OFFFSET\_\_)\ <<\ 2UL))))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00298}00298\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00302}00302\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00303}00303\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00304}00304\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00305}00305\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00309}00309\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00320}00320\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00321}00321\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00322}00322\ \ \ uint32\_t\ CommonClock;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00326}00326\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00327}00327\ \textcolor{preprocessor}{\#if\ defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00328}00328\ \ \ uint32\_t\ Multimode;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00332}00332\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00333}00333\ \ \ uint32\_t\ MultiDMATransfer;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00337}00337\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00338}00338\ \ \ uint32\_t\ MultiTwoSamplingDelay;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00342}00342\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_MULTIMODE\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00343}00343\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00344}00344\ \}\ LL\_ADC\_CommonInitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00345}00345\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00366}00366\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00367}00367\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00368}00368\ \ \ uint32\_t\ Resolution;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00372}00372\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00373}00373\ \ \ uint32\_t\ DataAlignment;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00377}00377\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00378}00378\ \ \ uint32\_t\ SequencersScanMode;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00382}00382\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00383}00383\ \}\ LL\_ADC\_InitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00384}00384\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00404}00404\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00405}00405\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00406}00406\ \ \ uint32\_t\ TriggerSource;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00412}00412\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00413}00413\ \ \ uint32\_t\ SequencerLength;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00418}00418\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00419}00419\ \ \ uint32\_t\ SequencerDiscont;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00425}00425\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00426}00426\ \ \ uint32\_t\ ContinuousMode;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00431}00431\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00432}00432\ \ \ uint32\_t\ DMATransfer;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00436}00436\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00437}00437\ \}\ LL\_ADC\_REG\_InitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00438}00438\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00458}00458\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00459}00459\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00460}00460\ \ \ uint32\_t\ TriggerSource;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00466}00466\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00467}00467\ \ \ uint32\_t\ SequencerLength;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00472}00472\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00473}00473\ \ \ uint32\_t\ SequencerDiscont;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00479}00479\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00480}00480\ \ \ uint32\_t\ TrigAuto;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00485}00485\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00486}00486\ \}\ LL\_ADC\_INJ\_InitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00487}00487\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00491}00491\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00492}00492\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00493}00493\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00497}00497\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00502}00502\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_STRT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SR\_STRT\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00503}00503\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_EOCS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SR\_EOC\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00504}00504\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SR\_OVR\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00505}00505\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_JSTRT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SR\_JSTRT\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00506}00506\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_JEOS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SR\_JEOC\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00507}00507\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_AWD1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SR\_AWD\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00508}00508\ \textcolor{preprocessor}{\#if\ defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00509}00509\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_EOCS\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_EOC1\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00510}00510\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_EOCS\_SLV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_EOC2\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00511}00511\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_EOCS\_SLV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_EOC3\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00512}00512\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_OVR\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_OVR1\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00513}00513\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_OVR\_SLV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_OVR2\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00514}00514\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_OVR\_SLV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_OVR3\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00515}00515\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_JEOS\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_JEOC1\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00516}00516\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_JEOS\_SLV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_JEOC2\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00517}00517\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_JEOS\_SLV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_JEOC3\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00518}00518\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_AWD1\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_AWD1\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00519}00519\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_AWD1\_SLV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_AWD2\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00520}00520\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_AWD1\_SLV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_AWD3\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00521}00521\ \textcolor{preprocessor}{\#endif}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00525}00525\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00530}00530\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_EOCS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_EOCIE\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00531}00531\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_OVRIE\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00532}00532\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_JEOS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_JEOCIE\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00533}00533\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_AWD1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_AWDIE\ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00537}00537\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00541}00541\ \textcolor{comment}{/*\ List\ of\ ADC\ registers\ intended\ to\ be\ used\ (most\ commonly)\ with\ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00542}00542\ \textcolor{comment}{/*\ DMA\ transfer.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00543}00543\ \textcolor{comment}{/*\ Refer\ to\ function\ @ref\ LL\_ADC\_DMA\_GetRegAddr().\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00544}00544\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DMA\_REG\_REGULAR\_DATA\ \ \ \ \ \ \ \ \ \ 0x00000000UL\ \ \ }\textcolor{comment}{/*\ ADC\ group\ regular\ conversion\ data\ register\ (corresponding\ to\ register\ DR)\ to\ be\ used\ with\ ADC\ configured\ in\ independent\ mode.\ Without\ DMA\ transfer,\ register\ accessed\ by\ LL\ function\ @ref\ LL\_ADC\_REG\_ReadConversionData32()\ and\ other\ functions\ @ref\ LL\_ADC\_REG\_ReadConversionDatax()\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00545}00545\ \textcolor{preprocessor}{\#if\ defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00546}00546\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DMA\_REG\_REGULAR\_DATA\_MULTI\ \ \ \ 0x00000001UL\ \ \ }\textcolor{comment}{/*\ ADC\ group\ regular\ conversion\ data\ register\ (corresponding\ to\ register\ CDR)\ to\ be\ used\ with\ ADC\ configured\ in\ multimode\ (available\ on\ STM32\ devices\ with\ several\ ADC\ instances).\ Without\ DMA\ transfer,\ register\ accessed\ by\ LL\ function\ @ref\ LL\_ADC\_REG\_ReadMultiConversionData32()\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00547}00547\ \textcolor{preprocessor}{\#endif}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00551}00551\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00555}00555\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_SYNC\_PCLK\_DIV2\ \ \ \ \ \ \ \ 0x00000000UL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00556}00556\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_SYNC\_PCLK\_DIV4\ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_ADCPRE\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00557}00557\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_SYNC\_PCLK\_DIV6\ \ \ \ \ \ \ \ (ADC\_CCR\_ADCPRE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00558}00558\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_SYNC\_PCLK\_DIV8\ \ \ \ \ \ \ \ (ADC\_CCR\_ADCPRE\_1\ |\ ADC\_CCR\_ADCPRE\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00562}00562\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00566}00566\ \textcolor{comment}{/*\ Note:\ Other\ measurement\ paths\ to\ internal\ channels\ may\ be\ available\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00567}00567\ \textcolor{comment}{/*\ \ \ \ \ \ \ (connections\ to\ other\ peripherals).\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00568}00568\ \textcolor{comment}{/*\ \ \ \ \ \ \ If\ they\ are\ not\ listed\ below,\ they\ do\ not\ require\ any\ specific\ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00569}00569\ \textcolor{comment}{/*\ \ \ \ \ \ \ path\ enable.\ In\ this\ case,\ Access\ to\ measurement\ path\ is\ done\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00570}00570\ \textcolor{comment}{/*\ \ \ \ \ \ \ only\ by\ selecting\ the\ corresponding\ ADC\ internal\ channel.\ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00571}00571\ \textcolor{preprocessor}{\#define\ LL\_ADC\_PATH\_INTERNAL\_NONE\ \ \ \ \ \ \ \ \ \ 0x00000000UL\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00572}00572\ \textcolor{preprocessor}{\#define\ LL\_ADC\_PATH\_INTERNAL\_VREFINT\ \ \ \ \ \ \ (ADC\_CCR\_TSVREFE)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00573}00573\ \textcolor{preprocessor}{\#define\ LL\_ADC\_PATH\_INTERNAL\_TEMPSENSOR\ \ \ \ (ADC\_CCR\_TSVREFE)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00574}00574\ \textcolor{preprocessor}{\#define\ LL\_ADC\_PATH\_INTERNAL\_VBAT\ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_VBATE)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00578}00578\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00582}00582\ \textcolor{preprocessor}{\#define\ LL\_ADC\_RESOLUTION\_12B\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000UL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00583}00583\ \textcolor{preprocessor}{\#define\ LL\_ADC\_RESOLUTION\_10B\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_RES\_0)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00584}00584\ \textcolor{preprocessor}{\#define\ LL\_ADC\_RESOLUTION\_8B\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CR1\_RES\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00585}00585\ \textcolor{preprocessor}{\#define\ LL\_ADC\_RESOLUTION\_6B\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CR1\_RES\_1\ |\ ADC\_CR1\_RES\_0)\ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00589}00589\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00593}00593\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DATA\_ALIGN\_RIGHT\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000UL\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00594}00594\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DATA\_ALIGN\_LEFT\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CR2\_ALIGN)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00598}00598\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00602}00602\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SEQ\_SCAN\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000UL\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00603}00603\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SEQ\_SCAN\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CR1\_SCAN)\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00607}00607\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00611}00611\ \textcolor{preprocessor}{\#define\ LL\_ADC\_GROUP\_REGULAR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000001UL\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00612}00612\ \textcolor{preprocessor}{\#define\ LL\_ADC\_GROUP\_INJECTED\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000002UL\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00613}00613\ \textcolor{preprocessor}{\#define\ LL\_ADC\_GROUP\_REGULAR\_INJECTED\ \ \ \ \ \ 0x00000003UL\ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00617}00617\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00621}00621\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_0\_NUMBER\ \ |\ ADC\_CHANNEL\_0\_SMP)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00622}00622\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_1\_NUMBER\ \ |\ ADC\_CHANNEL\_1\_SMP)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00623}00623\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_2\_NUMBER\ \ |\ ADC\_CHANNEL\_2\_SMP)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00624}00624\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_3\_NUMBER\ \ |\ ADC\_CHANNEL\_3\_SMP)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00625}00625\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_4\_NUMBER\ \ |\ ADC\_CHANNEL\_4\_SMP)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00626}00626\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_5\_NUMBER\ \ |\ ADC\_CHANNEL\_5\_SMP)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00627}00627\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_6\_NUMBER\ \ |\ ADC\_CHANNEL\_6\_SMP)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00628}00628\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_7\_NUMBER\ \ |\ ADC\_CHANNEL\_7\_SMP)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00629}00629\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_8\_NUMBER\ \ |\ ADC\_CHANNEL\_8\_SMP)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00630}00630\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_9\_NUMBER\ \ |\ ADC\_CHANNEL\_9\_SMP)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00631}00631\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_10\_NUMBER\ |\ ADC\_CHANNEL\_10\_SMP)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00632}00632\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_11\_NUMBER\ |\ ADC\_CHANNEL\_11\_SMP)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00633}00633\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_12\_NUMBER\ |\ ADC\_CHANNEL\_12\_SMP)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00634}00634\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_13\_NUMBER\ |\ ADC\_CHANNEL\_13\_SMP)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00635}00635\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_14\_NUMBER\ |\ ADC\_CHANNEL\_14\_SMP)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00636}00636\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_15\_NUMBER\ |\ ADC\_CHANNEL\_15\_SMP)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00637}00637\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_16\_NUMBER\ |\ ADC\_CHANNEL\_16\_SMP)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00638}00638\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_17\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_17\_NUMBER\ |\ ADC\_CHANNEL\_17\_SMP)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00639}00639\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_18\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_18\_NUMBER\ |\ ADC\_CHANNEL\_18\_SMP)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00640}00640\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_VREFINT\ \ \ \ \ \ \ \ \ \ \ \ \ (LL\_ADC\_CHANNEL\_17\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00641}00641\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_VBAT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (LL\_ADC\_CHANNEL\_18\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00642}00642\ \textcolor{preprocessor}{\#if\ defined(STM32F401xC)\ ||\ defined(STM32F401xE)\ ||\ defined(STM32F405xx)\ ||\ defined(STM32F407xx)\ ||\ defined(STM32F410Tx)\ ||\ defined(STM32F410Cx)\ ||\ defined(STM32F410Rx)\ ||\ defined(STM32F415xx)\ ||\ defined(STM32F417xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00643}00643\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_TEMPSENSOR\ \ \ \ \ \ \ \ \ \ (LL\_ADC\_CHANNEL\_16\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00644}00644\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F405xx\ ||\ STM32F415xx\ ||\ STM32F407xx\ ||\ STM32F417xx\ ||\ STM32F401xC\ ||\ STM32F401xE\ ||\ STM32F410xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00645}00645\ \textcolor{preprocessor}{\#if\ defined(STM32F411xE)\ ||\ defined(STM32F412Cx)\ ||\ defined(STM32F412Rx)\ ||\ defined(STM32F412Vx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)\ ||\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\ ||\ defined(STM32F446xx)\ ||\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00646}00646\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_TEMPSENSOR\ \ \ \ \ \ \ \ \ \ (LL\_ADC\_CHANNEL\_18\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\ |\ ADC\_CHANNEL\_DIFFERENCIATION\_TEMPSENSOR\_VBAT)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00647}00647\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F411xE\ ||\ STM32F412Cx\ ||\ STM32F412Rx\ ||\ STM32F412Vx\ ||\ STM32F412Zx\ ||\ STM32F413xx\ ||\ STM32F423xx\ ||\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ ||\ STM32F446xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00651}00651\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00655}00655\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_SOFTWARE\ \ \ \ \ \ \ \ \ \ \ 0x00000000UL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00656}00656\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM1\_CH1\ \ \ \ \ \ \ (ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00657}00657\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM1\_CH2\ \ \ \ \ \ \ (ADC\_CR2\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00658}00658\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM1\_CH3\ \ \ \ \ \ \ (ADC\_CR2\_EXTSEL\_1\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00659}00659\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM2\_CH2\ \ \ \ \ \ \ (ADC\_CR2\_EXTSEL\_1\ |\ ADC\_CR2\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00660}00660\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM2\_CH3\ \ \ \ \ \ \ (ADC\_CR2\_EXTSEL\_2\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00661}00661\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM2\_CH4\ \ \ \ \ \ \ (ADC\_CR2\_EXTSEL\_2\ |\ ADC\_CR2\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00662}00662\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM2\_TRGO\ \ \ \ \ \ (ADC\_CR2\_EXTSEL\_2\ |\ ADC\_CR2\_EXTSEL\_1\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00663}00663\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM3\_CH1\ \ \ \ \ \ \ (ADC\_CR2\_EXTSEL\_2\ |\ ADC\_CR2\_EXTSEL\_1\ |\ ADC\_CR2\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00664}00664\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM3\_TRGO\ \ \ \ \ \ (ADC\_CR2\_EXTSEL\_3\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00665}00665\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM4\_CH4\ \ \ \ \ \ \ (ADC\_CR2\_EXTSEL\_3\ |\ ADC\_CR2\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00666}00666\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM5\_CH1\ \ \ \ \ \ \ (ADC\_CR2\_EXTSEL\_3\ |\ ADC\_CR2\_EXTSEL\_1\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00667}00667\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM5\_CH2\ \ \ \ \ \ \ (ADC\_CR2\_EXTSEL\_3\ |\ ADC\_CR2\_EXTSEL\_1\ |\ ADC\_CR2\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00668}00668\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM5\_CH3\ \ \ \ \ \ \ (ADC\_CR2\_EXTSEL\_3\ |\ ADC\_CR2\_EXTSEL\_2\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00669}00669\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM8\_CH1\ \ \ \ \ \ \ (ADC\_CR2\_EXTSEL\_3\ |\ ADC\_CR2\_EXTSEL\_2\ |\ ADC\_CR2\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00670}00670\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM8\_TRGO\ \ \ \ \ \ (ADC\_CR2\_EXTSEL\_3\ |\ ADC\_CR2\_EXTSEL\_2\ |\ ADC\_CR2\_EXTSEL\_1\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00671}00671\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_EXTI\_LINE11\ \ \ \ (ADC\_CR2\_EXTSEL\_3\ |\ ADC\_CR2\_EXTSEL\_2\ |\ ADC\_CR2\_EXTSEL\_1\ |\ ADC\_CR2\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00675}00675\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00679}00679\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_RISING\ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR2\_EXTEN\_0)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00680}00680\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_FALLING\ \ \ \ \ \ \ \ (ADC\_CR2\_EXTEN\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00681}00681\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_RISINGFALLING\ \ (ADC\_CR2\_EXTEN\_1\ |\ ADC\_CR2\_EXTEN\_0)\ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00685}00685\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00689}00689\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_CONV\_SINGLE\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000UL\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00690}00690\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_CONV\_CONTINUOUS\ \ \ \ \ \ \ \ \ (ADC\_CR2\_CONT)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00694}00694\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00698}00698\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_DMA\_TRANSFER\_NONE\ \ \ \ \ \ \ 0x00000000UL\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00699}00699\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_DMA\_TRANSFER\_LIMITED\ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR2\_DMA)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00700}00700\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_DMA\_TRANSFER\_UNLIMITED\ \ (ADC\_CR2\_DDS\ |\ ADC\_CR2\_DMA)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00704}00704\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00708}00708\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_FLAG\_EOC\_SEQUENCE\_CONV\ \ \ \ \ \ \ 0x00000000UL\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00709}00709\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_FLAG\_EOC\_UNITARY\_CONV\ \ \ \ \ \ \ \ (ADC\_CR2\_EOCS)\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00713}00713\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00717}00717\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_DISABLE\ \ \ \ \ \ \ \ 0x00000000UL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00718}00718\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_2RANKS\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR1\_L\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00719}00719\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_3RANKS\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR1\_L\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00720}00720\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_4RANKS\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR1\_L\_1\ |\ ADC\_SQR1\_L\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00721}00721\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_5RANKS\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR1\_L\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00722}00722\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_6RANKS\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR1\_L\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_SQR1\_L\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00723}00723\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_7RANKS\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR1\_L\_2\ |\ ADC\_SQR1\_L\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00724}00724\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_8RANKS\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR1\_L\_2\ |\ ADC\_SQR1\_L\_1\ |\ ADC\_SQR1\_L\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00725}00725\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_9RANKS\ \ (ADC\_SQR1\_L\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00726}00726\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_10RANKS\ (ADC\_SQR1\_L\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_SQR1\_L\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00727}00727\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_11RANKS\ (ADC\_SQR1\_L\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_SQR1\_L\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00728}00728\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_12RANKS\ (ADC\_SQR1\_L\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_SQR1\_L\_1\ |\ ADC\_SQR1\_L\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00729}00729\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_13RANKS\ (ADC\_SQR1\_L\_3\ |\ ADC\_SQR1\_L\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00730}00730\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_14RANKS\ (ADC\_SQR1\_L\_3\ |\ ADC\_SQR1\_L\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_SQR1\_L\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00731}00731\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_15RANKS\ (ADC\_SQR1\_L\_3\ |\ ADC\_SQR1\_L\_2\ |\ ADC\_SQR1\_L\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00732}00732\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_16RANKS\ (ADC\_SQR1\_L\_3\ |\ ADC\_SQR1\_L\_2\ |\ ADC\_SQR1\_L\_1\ |\ ADC\_SQR1\_L\_0)\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00736}00736\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00740}00740\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_DISABLE\ \ \ \ \ 0x00000000UL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00741}00741\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_1RANK\ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_DISCEN)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00742}00742\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_2RANKS\ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_DISCNUM\_0\ |\ ADC\_CR1\_DISCEN)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00743}00743\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_3RANKS\ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_DISCNUM\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_DISCEN)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00744}00744\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_4RANKS\ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_DISCNUM\_1\ |\ ADC\_CR1\_DISCNUM\_0\ |\ ADC\_CR1\_DISCEN)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00745}00745\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_5RANKS\ \ \ \ \ \ (ADC\_CR1\_DISCNUM\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_DISCEN)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00746}00746\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_6RANKS\ \ \ \ \ \ (ADC\_CR1\_DISCNUM\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_DISCNUM\_0\ |\ ADC\_CR1\_DISCEN)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00747}00747\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_7RANKS\ \ \ \ \ \ (ADC\_CR1\_DISCNUM\_2\ |\ ADC\_CR1\_DISCNUM\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_DISCEN)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00748}00748\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_8RANKS\ \ \ \ \ \ (ADC\_CR1\_DISCNUM\_2\ |\ ADC\_CR1\_DISCNUM\_1\ |\ ADC\_CR1\_DISCNUM\_0\ |\ ADC\_CR1\_DISCEN)\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00752}00752\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00756}00756\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR3\_REGOFFSET\ |\ ADC\_REG\_RANK\_1\_SQRX\_BITOFFSET\_POS)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00757}00757\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR3\_REGOFFSET\ |\ ADC\_REG\_RANK\_2\_SQRX\_BITOFFSET\_POS)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00758}00758\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR3\_REGOFFSET\ |\ ADC\_REG\_RANK\_3\_SQRX\_BITOFFSET\_POS)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00759}00759\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR3\_REGOFFSET\ |\ ADC\_REG\_RANK\_4\_SQRX\_BITOFFSET\_POS)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00760}00760\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR3\_REGOFFSET\ |\ ADC\_REG\_RANK\_5\_SQRX\_BITOFFSET\_POS)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00761}00761\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR3\_REGOFFSET\ |\ ADC\_REG\_RANK\_6\_SQRX\_BITOFFSET\_POS)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00762}00762\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR2\_REGOFFSET\ |\ ADC\_REG\_RANK\_7\_SQRX\_BITOFFSET\_POS)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00763}00763\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR2\_REGOFFSET\ |\ ADC\_REG\_RANK\_8\_SQRX\_BITOFFSET\_POS)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00764}00764\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR2\_REGOFFSET\ |\ ADC\_REG\_RANK\_9\_SQRX\_BITOFFSET\_POS)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00765}00765\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR2\_REGOFFSET\ |\ ADC\_REG\_RANK\_10\_SQRX\_BITOFFSET\_POS)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00766}00766\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR2\_REGOFFSET\ |\ ADC\_REG\_RANK\_11\_SQRX\_BITOFFSET\_POS)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00767}00767\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR2\_REGOFFSET\ |\ ADC\_REG\_RANK\_12\_SQRX\_BITOFFSET\_POS)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00768}00768\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR1\_REGOFFSET\ |\ ADC\_REG\_RANK\_13\_SQRX\_BITOFFSET\_POS)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00769}00769\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR1\_REGOFFSET\ |\ ADC\_REG\_RANK\_14\_SQRX\_BITOFFSET\_POS)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00770}00770\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR1\_REGOFFSET\ |\ ADC\_REG\_RANK\_15\_SQRX\_BITOFFSET\_POS)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00771}00771\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR1\_REGOFFSET\ |\ ADC\_REG\_RANK\_16\_SQRX\_BITOFFSET\_POS)\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00775}00775\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00779}00779\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_SOFTWARE\ \ \ \ \ \ \ \ \ \ \ 0x00000000UL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00780}00780\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM1\_CH4\ \ \ \ \ \ \ (ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00781}00781\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM1\_TRGO\ \ \ \ \ \ (ADC\_CR2\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00782}00782\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM2\_CH1\ \ \ \ \ \ \ (ADC\_CR2\_JEXTSEL\_1\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00783}00783\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM2\_TRGO\ \ \ \ \ \ (ADC\_CR2\_JEXTSEL\_1\ |\ ADC\_CR2\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00784}00784\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM3\_CH2\ \ \ \ \ \ \ (ADC\_CR2\_JEXTSEL\_2\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00785}00785\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM3\_CH4\ \ \ \ \ \ \ (ADC\_CR2\_JEXTSEL\_2\ |\ ADC\_CR2\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00786}00786\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM4\_CH1\ \ \ \ \ \ \ (ADC\_CR2\_JEXTSEL\_2\ |\ ADC\_CR2\_JEXTSEL\_1\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00787}00787\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM4\_CH2\ \ \ \ \ \ \ (ADC\_CR2\_JEXTSEL\_2\ |\ ADC\_CR2\_JEXTSEL\_1\ |\ ADC\_CR2\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00788}00788\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM4\_CH3\ \ \ \ \ \ \ (ADC\_CR2\_JEXTSEL\_3\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00789}00789\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM4\_TRGO\ \ \ \ \ \ (ADC\_CR2\_JEXTSEL\_3\ |\ ADC\_CR2\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00790}00790\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM5\_CH4\ \ \ \ \ \ \ (ADC\_CR2\_JEXTSEL\_3\ |\ ADC\_CR2\_JEXTSEL\_1\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00791}00791\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM5\_TRGO\ \ \ \ \ \ (ADC\_CR2\_JEXTSEL\_3\ |\ ADC\_CR2\_JEXTSEL\_1\ |\ ADC\_CR2\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00792}00792\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM8\_CH2\ \ \ \ \ \ \ (ADC\_CR2\_JEXTSEL\_3\ |\ ADC\_CR2\_JEXTSEL\_2\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00793}00793\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM8\_CH3\ \ \ \ \ \ \ (ADC\_CR2\_JEXTSEL\_3\ |\ ADC\_CR2\_JEXTSEL\_2\ |\ ADC\_CR2\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00794}00794\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM8\_CH4\ \ \ \ \ \ \ (ADC\_CR2\_JEXTSEL\_3\ |\ ADC\_CR2\_JEXTSEL\_2\ |\ ADC\_CR2\_JEXTSEL\_1\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00795}00795\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_EXTI\_LINE15\ \ \ \ (ADC\_CR2\_JEXTSEL\_3\ |\ ADC\_CR2\_JEXTSEL\_2\ |\ ADC\_CR2\_JEXTSEL\_1\ |\ ADC\_CR2\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00799}00799\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00803}00803\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_RISING\ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR2\_JEXTEN\_0)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00804}00804\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_FALLING\ \ \ \ \ \ \ \ (ADC\_CR2\_JEXTEN\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00805}00805\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_RISINGFALLING\ \ (ADC\_CR2\_JEXTEN\_1\ |\ ADC\_CR2\_JEXTEN\_0)\ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00809}00809\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00813}00813\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_INDEPENDENT\ \ \ \ \ \ \ \ 0x00000000UL\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00814}00814\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_FROM\_GRP\_REGULAR\ \ \ (ADC\_CR1\_JAUTO)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00818}00818\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00819}00819\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00823}00823\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_SEQ\_SCAN\_DISABLE\ \ \ \ \ \ \ \ 0x00000000UL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00824}00824\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_SEQ\_SCAN\_ENABLE\_2RANKS\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JL\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00825}00825\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_SEQ\_SCAN\_ENABLE\_3RANKS\ \ (ADC\_JSQR\_JL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00826}00826\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_SEQ\_SCAN\_ENABLE\_4RANKS\ \ (ADC\_JSQR\_JL\_1\ |\ ADC\_JSQR\_JL\_0)\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00830}00830\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00834}00834\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_SEQ\_DISCONT\_DISABLE\ \ \ \ \ 0x00000000UL\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00835}00835\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_SEQ\_DISCONT\_1RANK\ \ \ \ \ \ \ (ADC\_CR1\_JDISCEN)\ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00839}00839\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00843}00843\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_RANK\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_JDR1\_REGOFFSET\ |\ ADC\_JOFR1\_REGOFFSET\ |\ 0x00000001UL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00844}00844\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_RANK\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_JDR2\_REGOFFSET\ |\ ADC\_JOFR2\_REGOFFSET\ |\ 0x00000002UL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00845}00845\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_RANK\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_JDR3\_REGOFFSET\ |\ ADC\_JOFR3\_REGOFFSET\ |\ 0x00000003UL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00846}00846\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_RANK\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_JDR4\_REGOFFSET\ |\ ADC\_JOFR4\_REGOFFSET\ |\ 0x00000004UL)\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00850}00850\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00854}00854\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_3CYCLES\ \ \ \ \ \ \ \ 0x00000000UL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00855}00855\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_15CYCLES\ \ \ \ \ \ \ (ADC\_SMPR1\_SMP10\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00856}00856\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_28CYCLES\ \ \ \ \ \ \ (ADC\_SMPR1\_SMP10\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00857}00857\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_56CYCLES\ \ \ \ \ \ \ (ADC\_SMPR1\_SMP10\_1\ |\ ADC\_SMPR1\_SMP10\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00858}00858\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_84CYCLES\ \ \ \ \ \ \ (ADC\_SMPR1\_SMP10\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00859}00859\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_112CYCLES\ \ \ \ \ \ (ADC\_SMPR1\_SMP10\_2\ |\ ADC\_SMPR1\_SMP10\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00860}00860\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_144CYCLES\ \ \ \ \ \ (ADC\_SMPR1\_SMP10\_2\ |\ ADC\_SMPR1\_SMP10\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00861}00861\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_480CYCLES\ \ \ \ \ \ (ADC\_SMPR1\_SMP10)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00865}00865\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00869}00869\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD\_CR1\_CHANNEL\_MASK\ \ |\ ADC\_AWD\_CR1\_REGOFFSET)\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00873}00873\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00877}00877\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000UL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00878}00878\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_ALL\_CHANNELS\_REG\ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_AWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00879}00879\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_ALL\_CHANNELS\_INJ\ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_JAWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00880}00880\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_ALL\_CHANNELS\_REG\_INJ\ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_JAWDEN\ |\ ADC\_CR1\_AWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00881}00881\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_0\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_0\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00882}00882\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_0\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_0\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00883}00883\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_0\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_0\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00884}00884\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_1\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_1\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00885}00885\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_1\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_1\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00886}00886\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_1\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_1\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00887}00887\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_2\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_2\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00888}00888\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_2\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_2\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00889}00889\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_2\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_2\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00890}00890\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_3\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_3\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00891}00891\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_3\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_3\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00892}00892\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_3\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_3\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00893}00893\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_4\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_4\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00894}00894\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_4\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_4\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00895}00895\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_4\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_4\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00896}00896\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_5\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_5\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00897}00897\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_5\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_5\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00898}00898\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_5\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_5\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00899}00899\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_6\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_6\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00900}00900\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_6\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_6\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00901}00901\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_6\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_6\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00902}00902\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_7\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_7\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00903}00903\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_7\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_7\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00904}00904\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_7\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_7\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00905}00905\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_8\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_8\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00906}00906\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_8\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_8\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00907}00907\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_8\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_8\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00908}00908\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_9\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_9\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00909}00909\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_9\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_9\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00910}00910\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_9\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_9\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00911}00911\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_10\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_10\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00912}00912\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_10\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_10\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00913}00913\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_10\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_10\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00914}00914\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_11\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_11\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00915}00915\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_11\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_11\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00916}00916\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_11\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_11\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00917}00917\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_12\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_12\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00918}00918\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_12\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_12\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00919}00919\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_12\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_12\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00920}00920\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_13\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_13\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00921}00921\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_13\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_13\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00922}00922\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_13\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_13\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00923}00923\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_14\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_14\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00924}00924\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_14\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_14\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00925}00925\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_14\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_14\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00926}00926\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_15\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_15\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00927}00927\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_15\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_15\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00928}00928\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_15\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_15\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00929}00929\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_16\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_16\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00930}00930\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_16\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_16\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00931}00931\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_16\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_16\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00932}00932\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_17\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_17\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00933}00933\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_17\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_17\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00934}00934\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_17\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_17\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00935}00935\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_18\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_18\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00936}00936\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_18\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_18\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00937}00937\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_18\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_18\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00938}00938\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VREFINT\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VREFINT\ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00939}00939\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VREFINT\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VREFINT\ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00940}00940\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VREFINT\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VREFINT\ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00941}00941\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VBAT\_REG\ \ \ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VBAT\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00942}00942\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VBAT\_INJ\ \ \ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VBAT\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00943}00943\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VBAT\_REG\_INJ\ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VBAT\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00944}00944\ \textcolor{preprocessor}{\#if\ defined(STM32F401xC)\ ||\ defined(STM32F401xE)\ ||\ defined(STM32F405xx)\ ||\ defined(STM32F407xx)\ ||\ defined(STM32F410Tx)\ ||\ defined(STM32F410Cx)\ ||\ defined(STM32F410Rx)\ ||\ defined(STM32F415xx)\ ||\ defined(STM32F417xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00945}00945\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_TEMPSENSOR\_REG\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_TEMPSENSOR\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00946}00946\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_TEMPSENSOR\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_TEMPSENSOR\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00947}00947\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_TEMPSENSOR\_REG\_INJ\ \ \ ((LL\_ADC\_CHANNEL\_TEMPSENSOR\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00948}00948\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F405xx\ ||\ STM32F415xx\ ||\ STM32F407xx\ ||\ STM32F417xx\ ||\ STM32F401xC\ ||\ STM32F401xE\ ||\ STM32F410xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00949}00949\ \textcolor{preprocessor}{\#if\ defined(STM32F411xE)\ ||\ defined(STM32F412Cx)\ ||\ defined(STM32F412Rx)\ ||\ defined(STM32F412Vx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)\ ||\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\ ||\ defined(STM32F446xx)\ ||\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00950}00950\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_TEMPSENSOR\_REG\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_TEMPSENSOR\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00951}00951\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_TEMPSENSOR\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_TEMPSENSOR\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00952}00952\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_TEMPSENSOR\_REG\_INJ\ \ \ ((LL\_ADC\_CHANNEL\_TEMPSENSOR\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00953}00953\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F411xE\ ||\ STM32F412Cx\ ||\ STM32F412Rx\ ||\ STM32F412Vx\ ||\ STM32F412Zx\ ||\ STM32F413xx\ ||\ STM32F423xx\ ||\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ ||\ STM32F446xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00957}00957\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00961}00961\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_THRESHOLD\_HIGH\ \ \ \ \ \ \ \ \ \ (ADC\_AWD\_TR1\_HIGH\_REGOFFSET)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00962}00962\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_THRESHOLD\_LOW\ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD\_TR1\_LOW\_REGOFFSET)\ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00966}00966\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00967}00967\ \textcolor{preprocessor}{\#if\ defined(ADC\_MULTIMODE\_SUPPORT)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00971}00971\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_INDEPENDENT\ \ \ \ \ \ \ \ \ \ \ 0x00000000UL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00972}00972\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_DUAL\_REG\_SIMULT\ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_MULTI\_2\ |\ ADC\_CCR\_MULTI\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00973}00973\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_DUAL\_REG\_INTERL\ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_MULTI\_2\ |\ ADC\_CCR\_MULTI\_1\ |\ ADC\_CCR\_MULTI\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00974}00974\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_DUAL\_INJ\_SIMULT\ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_MULTI\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CCR\_MULTI\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00975}00975\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_DUAL\_INJ\_ALTERN\ \ \ \ \ \ \ (ADC\_CCR\_MULTI\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CCR\_MULTI\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00976}00976\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_DUAL\_REG\_SIM\_INJ\_SIM\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_MULTI\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00977}00977\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_DUAL\_REG\_SIM\_INJ\_ALT\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_MULTI\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00978}00978\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_DUAL\_REG\_INT\_INJ\_SIM\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_MULTI\_1\ |\ ADC\_CCR\_MULTI\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00979}00979\ \textcolor{preprocessor}{\#if\ defined(ADC3)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00980}00980\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TRIPLE\_REG\_SIM\_INJ\_SIM\ \ (ADC\_CCR\_MULTI\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CCR\_MULTI\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00981}00981\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TRIPLE\_REG\_SIM\_INJ\_ALT\ \ (ADC\_CCR\_MULTI\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CCR\_MULTI\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00982}00982\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TRIPLE\_INJ\_SIMULT\ \ \ \ \ \ \ (ADC\_CCR\_MULTI\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CCR\_MULTI\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CCR\_MULTI\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00983}00983\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TRIPLE\_REG\_SIMULT\ \ \ \ \ \ \ (ADC\_CCR\_MULTI\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CCR\_MULTI\_2\ |\ ADC\_CCR\_MULTI\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00984}00984\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TRIPLE\_REG\_INTERL\ \ \ \ \ \ \ (ADC\_CCR\_MULTI\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CCR\_MULTI\_2\ |\ ADC\_CCR\_MULTI\_1\ |\ ADC\_CCR\_MULTI\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00985}00985\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TRIPLE\_INJ\_ALTERN\ \ \ \ \ \ \ (ADC\_CCR\_MULTI\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CCR\_MULTI\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00986}00986\ \textcolor{preprocessor}{\#endif}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00990}00990\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00994}00994\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_REG\_DMA\_EACH\_ADC\ \ \ \ \ \ \ \ 0x00000000UL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00995}00995\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_REG\_DMA\_LIMIT\_1\ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DMA\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00996}00996\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_REG\_DMA\_LIMIT\_2\ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DMA\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00997}00997\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_REG\_DMA\_LIMIT\_3\ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DMA\_1\ |\ ADC\_CCR\_DMA\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00998}00998\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_REG\_DMA\_UNLMT\_1\ \ \ \ \ \ \ \ \ (ADC\_CCR\_DDS\ |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DMA\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l00999}00999\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_REG\_DMA\_UNLMT\_2\ \ \ \ \ \ \ \ \ (ADC\_CCR\_DDS\ |\ ADC\_CCR\_DMA\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01000}01000\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_REG\_DMA\_UNLMT\_3\ \ \ \ \ \ \ \ \ (ADC\_CCR\_DDS\ |\ ADC\_CCR\_DMA\_1\ |\ ADC\_CCR\_DMA\_0)\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01004}01004\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01008}01008\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_5CYCLES\ \ 0x00000000UL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01009}01009\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_6CYCLES\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DELAY\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01010}01010\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_7CYCLES\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DELAY\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01011}01011\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_8CYCLES\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DELAY\_1\ |\ ADC\_CCR\_DELAY\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01012}01012\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_9CYCLES\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DELAY\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01013}01013\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_10CYCLES\ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DELAY\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CCR\_DELAY\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01014}01014\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_11CYCLES\ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DELAY\_2\ |\ ADC\_CCR\_DELAY\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01015}01015\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_12CYCLES\ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DELAY\_2\ |\ ADC\_CCR\_DELAY\_1\ |\ ADC\_CCR\_DELAY\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01016}01016\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_13CYCLES\ (ADC\_CCR\_DELAY\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01017}01017\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_14CYCLES\ (ADC\_CCR\_DELAY\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CCR\_DELAY\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01018}01018\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_15CYCLES\ (ADC\_CCR\_DELAY\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CCR\_DELAY\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01019}01019\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_16CYCLES\ (ADC\_CCR\_DELAY\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CCR\_DELAY\_1\ |\ ADC\_CCR\_DELAY\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01020}01020\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_17CYCLES\ (ADC\_CCR\_DELAY\_3\ |\ ADC\_CCR\_DELAY\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01021}01021\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_18CYCLES\ (ADC\_CCR\_DELAY\_3\ |\ ADC\_CCR\_DELAY\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CCR\_DELAY\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01022}01022\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_19CYCLES\ (ADC\_CCR\_DELAY\_3\ |\ ADC\_CCR\_DELAY\_2\ |\ ADC\_CCR\_DELAY\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01023}01023\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_20CYCLES\ (ADC\_CCR\_DELAY\_3\ |\ ADC\_CCR\_DELAY\_2\ |\ ADC\_CCR\_DELAY\_1\ |\ ADC\_CCR\_DELAY\_0)\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01027}01027\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01031}01031\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_MASTER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CDR\_RDATA\_MST)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01032}01032\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_SLAVE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CDR\_RDATA\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01033}01033\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_MASTER\_SLAVE\ \ \ \ \ \ \ \ \ \ (ADC\_CDR\_RDATA\_SLV\ |\ ADC\_CDR\_RDATA\_MST)\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01037}01037\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01038}01038\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_MULTIMODE\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01039}01039\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01040}01040\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01048}01048\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01049}01049\ \textcolor{comment}{/*\ Note:\ Only\ ADC\ IP\ HW\ delays\ are\ defined\ in\ ADC\ LL\ driver\ driver,\ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01050}01050\ \textcolor{comment}{/*\ \ \ \ \ \ \ not\ timeout\ values.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01051}01051\ \textcolor{comment}{/*\ \ \ \ \ \ \ Timeout\ values\ for\ ADC\ operations\ are\ dependent\ to\ device\ clock\ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01052}01052\ \textcolor{comment}{/*\ \ \ \ \ \ \ configuration\ (system\ clock\ versus\ ADC\ clock),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01053}01053\ \textcolor{comment}{/*\ \ \ \ \ \ \ and\ therefore\ must\ be\ defined\ in\ user\ application.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01054}01054\ \textcolor{comment}{/*\ \ \ \ \ \ \ Indications\ for\ estimation\ of\ ADC\ timeout\ delays,\ for\ this\ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01055}01055\ \textcolor{comment}{/*\ \ \ \ \ \ \ STM32\ series:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01056}01056\ \textcolor{comment}{/*\ \ \ \ \ \ \ -\/\ ADC\ enable\ time:\ maximum\ delay\ is\ 2us\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01057}01057\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ (refer\ to\ device\ datasheet,\ parameter\ "{}tSTAB"{})\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01058}01058\ \textcolor{comment}{/*\ \ \ \ \ \ \ -\/\ ADC\ conversion\ time:\ duration\ depending\ on\ ADC\ clock\ and\ ADC\ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01059}01059\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ configuration.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01060}01060\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ (refer\ to\ device\ reference\ manual,\ section\ "{}Timing"{})\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01061}01061\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01062}01062\ \textcolor{comment}{/*\ Delay\ for\ internal\ voltage\ reference\ stabilization\ time.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01063}01063\ \textcolor{comment}{/*\ Delay\ set\ to\ maximum\ value\ (refer\ to\ device\ datasheet,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01064}01064\ \textcolor{comment}{/*\ parameter\ "{}tSTART"{}).\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01065}01065\ \textcolor{comment}{/*\ Unit:\ us\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01066}01066\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DELAY\_VREFINT\_STAB\_US\ \ \ \ \ \ \ (\ \ 10UL)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01067}01067\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01068}01068\ \textcolor{comment}{/*\ Delay\ for\ temperature\ sensor\ stabilization\ time.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01069}01069\ \textcolor{comment}{/*\ Literal\ set\ to\ maximum\ value\ (refer\ to\ device\ datasheet,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01070}01070\ \textcolor{comment}{/*\ parameter\ "{}tSTART"{}).\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01071}01071\ \textcolor{comment}{/*\ Unit:\ us\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01072}01072\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DELAY\_TEMPSENSOR\_STAB\_US\ \ \ \ (\ \ 10UL)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01073}01073\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01077}01077\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01081}01081\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01082}01082\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01083}01083\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01087}01087\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01091}01091\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01099}01099\ \textcolor{preprocessor}{\#define\ LL\_ADC\_WriteReg(\_\_INSTANCE\_\_,\ \_\_REG\_\_,\ \_\_VALUE\_\_)\ WRITE\_REG(\_\_INSTANCE\_\_-\/>\_\_REG\_\_,\ (\_\_VALUE\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01100}01100\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01107}01107\ \textcolor{preprocessor}{\#define\ LL\_ADC\_ReadReg(\_\_INSTANCE\_\_,\ \_\_REG\_\_)\ READ\_REG(\_\_INSTANCE\_\_-\/>\_\_REG\_\_)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01111}01111\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01115}01115\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01153}01153\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CHANNEL\_TO\_DECIMAL\_NB(\_\_CHANNEL\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01154}01154\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ \&\ ADC\_CHANNEL\_ID\_NUMBER\_MASK)\ >>\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01155}01155\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01193}01193\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_DECIMAL\_NB\_TO\_CHANNEL(\_\_DECIMAL\_NB\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01194}01194\ \textcolor{preprocessor}{\ \ (((\_\_DECIMAL\_NB\_\_)\ <=\ 9UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01195}01195\ \textcolor{preprocessor}{\ \ \ \ ?\ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01196}01196\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_DECIMAL\_NB\_\_)\ <<\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01197}01197\ \textcolor{preprocessor}{\ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ (((uint32\_t)\ (3UL\ *\ (\_\_DECIMAL\_NB\_\_)))\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01198}01198\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01199}01199\ \textcolor{preprocessor}{\ \ \ \ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01200}01200\ \textcolor{preprocessor}{\ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01201}01201\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_DECIMAL\_NB\_\_)\ <<\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01202}01202\ \textcolor{preprocessor}{\ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ (((uint32\_t)\ (3UL\ *\ ((\_\_DECIMAL\_NB\_\_)\ -\/\ 10UL)))\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01203}01203\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01204}01204\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01205}01205\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01252}01252\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_IS\_CHANNEL\_INTERNAL(\_\_CHANNEL\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01253}01253\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ \&\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\_MASK)\ !=\ 0UL)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01254}01254\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01315}01315\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CHANNEL\_INTERNAL\_TO\_EXTERNAL(\_\_CHANNEL\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01316}01316\ \textcolor{preprocessor}{\ \ ((\_\_CHANNEL\_\_)\ \&\ \string~ADC\_CHANNEL\_ID\_INTERNAL\_CH\_MASK)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01317}01317\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01342}01342\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_IS\_CHANNEL\_INTERNAL\_AVAILABLE(\_\_ADC\_INSTANCE\_\_,\ \_\_CHANNEL\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01343}01343\ \textcolor{preprocessor}{\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01344}01344\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VREFINT)\ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01345}01345\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_TEMPSENSOR)\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01346}01346\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VBAT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01347}01347\ \textcolor{preprocessor}{\ \ )}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01465}01465\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_ANALOGWD\_CHANNEL\_GROUP(\_\_CHANNEL\_\_,\ \_\_GROUP\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01466}01466\ \textcolor{preprocessor}{\ \ (((\_\_GROUP\_\_)\ ==\ LL\_ADC\_GROUP\_REGULAR)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01467}01467\ \textcolor{preprocessor}{\ \ \ \ ?\ (((\_\_CHANNEL\_\_)\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01468}01468\ \textcolor{preprocessor}{\ \ \ \ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01469}01469\ \textcolor{preprocessor}{\ \ \ \ \ \ ((\_\_GROUP\_\_)\ ==\ LL\_ADC\_GROUP\_INJECTED)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01470}01470\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ?\ (((\_\_CHANNEL\_\_)\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ |\ ADC\_CR1\_AWDSGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01471}01471\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01472}01472\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ (((\_\_CHANNEL\_\_)\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01473}01473\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01474}01474\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01494}01494\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_ANALOGWD\_SET\_THRESHOLD\_RESOLUTION(\_\_ADC\_RESOLUTION\_\_,\ \_\_AWD\_THRESHOLD\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01495}01495\ \textcolor{preprocessor}{\ \ ((\_\_AWD\_THRESHOLD\_\_)\ <<\ ((\_\_ADC\_RESOLUTION\_\_)\ >>\ (ADC\_CR1\_RES\_BITOFFSET\_POS\ -\/\ 1UL\ )))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01496}01496\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01516}01516\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_ANALOGWD\_GET\_THRESHOLD\_RESOLUTION(\_\_ADC\_RESOLUTION\_\_,\ \_\_AWD\_THRESHOLD\_12\_BITS\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01517}01517\ \textcolor{preprocessor}{\ \ ((\_\_AWD\_THRESHOLD\_12\_BITS\_\_)\ >>\ ((\_\_ADC\_RESOLUTION\_\_)\ >>\ (ADC\_CR1\_RES\_BITOFFSET\_POS\ -\/\ 1UL\ )))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01518}01518\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01519}01519\ \textcolor{preprocessor}{\#if\ defined(ADC\_MULTIMODE\_SUPPORT)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01533}01533\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_MULTI\_CONV\_DATA\_MASTER\_SLAVE(\_\_ADC\_MULTI\_MASTER\_SLAVE\_\_,\ \_\_ADC\_MULTI\_CONV\_DATA\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01534}01534\ \textcolor{preprocessor}{\ \ (((\_\_ADC\_MULTI\_CONV\_DATA\_\_)\ >>\ POSITION\_VAL((\_\_ADC\_MULTI\_MASTER\_SLAVE\_\_)))\ \&\ ADC\_CDR\_RDATA\_MST)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01535}01535\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01536}01536\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01547}01547\ \textcolor{preprocessor}{\#if\ defined(ADC1)\ \&\&\ defined(ADC2)\ \&\&\ defined(ADC3)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01548}01548\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_COMMON\_INSTANCE(\_\_ADCx\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01549}01549\ \textcolor{preprocessor}{\ \ (ADC123\_COMMON)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01550}01550\ \textcolor{preprocessor}{\#elif\ defined(ADC1)\ \&\&\ defined(ADC2)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01551}01551\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_COMMON\_INSTANCE(\_\_ADCx\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01552}01552\ \textcolor{preprocessor}{\ \ (ADC12\_COMMON)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01553}01553\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01554}01554\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_COMMON\_INSTANCE(\_\_ADCx\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01555}01555\ \textcolor{preprocessor}{\ \ (ADC1\_COMMON)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01556}01556\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01557}01557\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01575}01575\ \textcolor{preprocessor}{\#if\ defined(ADC1)\ \&\&\ defined(ADC2)\ \&\&\ defined(ADC3)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01576}01576\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_IS\_ENABLED\_ALL\_COMMON\_INSTANCE(\_\_ADCXY\_COMMON\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01577}01577\ \textcolor{preprocessor}{\ \ (LL\_ADC\_IsEnabled(ADC1)\ |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01578}01578\ \textcolor{preprocessor}{\ \ \ LL\_ADC\_IsEnabled(ADC2)\ |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01579}01579\ \textcolor{preprocessor}{\ \ \ LL\_ADC\_IsEnabled(ADC3)\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01580}01580\ \textcolor{preprocessor}{\#elif\ defined(ADC1)\ \&\&\ defined(ADC2)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01581}01581\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_IS\_ENABLED\_ALL\_COMMON\_INSTANCE(\_\_ADCXY\_COMMON\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01582}01582\ \textcolor{preprocessor}{\ \ (LL\_ADC\_IsEnabled(ADC1)\ |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01583}01583\ \textcolor{preprocessor}{\ \ \ LL\_ADC\_IsEnabled(ADC2)\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01584}01584\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01585}01585\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_IS\_ENABLED\_ALL\_COMMON\_INSTANCE(\_\_ADCXY\_COMMON\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01586}01586\ \textcolor{preprocessor}{\ \ (LL\_ADC\_IsEnabled(ADC1))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01587}01587\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01588}01588\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01602}01602\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_DIGITAL\_SCALE(\_\_ADC\_RESOLUTION\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01603}01603\ \textcolor{preprocessor}{\ \ (0xFFFU\ >>\ ((\_\_ADC\_RESOLUTION\_\_)\ >>\ (ADC\_CR1\_RES\_BITOFFSET\_POS\ -\/\ 1UL)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01604}01604\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01623}01623\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CONVERT\_DATA\_RESOLUTION(\_\_DATA\_\_,\ \_\_ADC\_RESOLUTION\_CURRENT\_\_,\ \_\_ADC\_RESOLUTION\_TARGET\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01624}01624\ \textcolor{preprocessor}{\ \ (((\_\_DATA\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01625}01625\ \textcolor{preprocessor}{\ \ \ \ <<\ ((\_\_ADC\_RESOLUTION\_CURRENT\_\_)\ >>\ (ADC\_CR1\_RES\_BITOFFSET\_POS\ -\/\ 1UL)))\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01626}01626\ \textcolor{preprocessor}{\ \ \ >>\ ((\_\_ADC\_RESOLUTION\_TARGET\_\_)\ >>\ (ADC\_CR1\_RES\_BITOFFSET\_POS\ -\/\ 1UL))\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01627}01627\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01628}01628\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01645}01645\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CALC\_DATA\_TO\_VOLTAGE(\_\_VREFANALOG\_VOLTAGE\_\_,\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01646}01646\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ADC\_DATA\_\_,\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01647}01647\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ADC\_RESOLUTION\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01648}01648\ \textcolor{preprocessor}{\ \ ((\_\_ADC\_DATA\_\_)\ *\ (\_\_VREFANALOG\_VOLTAGE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01649}01649\ \textcolor{preprocessor}{\ \ \ /\ \_\_LL\_ADC\_DIGITAL\_SCALE(\_\_ADC\_RESOLUTION\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01650}01650\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01651}01651\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01677}01677\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CALC\_VREFANALOG\_VOLTAGE(\_\_VREFINT\_ADC\_DATA\_\_,\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01678}01678\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ADC\_RESOLUTION\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01679}01679\ \textcolor{preprocessor}{\ \ (((uint32\_t)(*VREFINT\_CAL\_ADDR)\ *\ VREFINT\_CAL\_VREF)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01680}01680\ \textcolor{preprocessor}{\ \ \ /\ \_\_LL\_ADC\_CONVERT\_DATA\_RESOLUTION((\_\_VREFINT\_ADC\_DATA\_\_),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01681}01681\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_ADC\_RESOLUTION\_\_),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01682}01682\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_ADC\_RESOLUTION\_12B))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01683}01683\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01684}01684\ \textcolor{comment}{/*\ Note:\ On\ device\ STM32F4x9,\ calibration\ parameter\ TS\_CAL2\ is\ not\ available.\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01685}01685\ \textcolor{comment}{/*\ \ \ \ \ \ \ Therefore,\ helper\ macro\ \_\_LL\_ADC\_CALC\_TEMPERATURE()\ is\ not\ available.*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01686}01686\ \textcolor{comment}{/*\ \ \ \ \ \ \ Use\ helper\ macro\ @ref\ \_\_LL\_ADC\_CALC\_TEMPERATURE\_TYP\_PARAMS().\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01687}01687\ \textcolor{preprocessor}{\#if\ !defined(STM32F469)\ \&\&\ !defined(STM32F479xx)\ \&\&\ !defined(STM32F429xx)\ \&\&\ !defined(STM32F439xx)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01733}01733\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CALC\_TEMPERATURE(\_\_VREFANALOG\_VOLTAGE\_\_,\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01734}01734\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_TEMPSENSOR\_ADC\_DATA\_\_,\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01735}01735\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ADC\_RESOLUTION\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01736}01736\ \textcolor{preprocessor}{\ \ ((((\ ((int32\_t)((\_\_LL\_ADC\_CONVERT\_DATA\_RESOLUTION((\_\_TEMPSENSOR\_ADC\_DATA\_\_),\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01737}01737\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_ADC\_RESOLUTION\_\_),\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01738}01738\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_ADC\_RESOLUTION\_12B)\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01739}01739\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *\ (\_\_VREFANALOG\_VOLTAGE\_\_))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01740}01740\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ /\ TEMPSENSOR\_CAL\_VREFANALOG)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01741}01741\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ -\/\ (int32\_t)\ *TEMPSENSOR\_CAL1\_ADDR)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01742}01742\ \textcolor{preprocessor}{\ \ \ \ \ )\ *\ (int32\_t)(TEMPSENSOR\_CAL2\_TEMP\ -\/\ TEMPSENSOR\_CAL1\_TEMP)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01743}01743\ \textcolor{preprocessor}{\ \ \ \ )\ /\ (int32\_t)((int32\_t)*TEMPSENSOR\_CAL2\_ADDR\ -\/\ (int32\_t)*TEMPSENSOR\_CAL1\_ADDR)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01744}01744\ \textcolor{preprocessor}{\ \ \ )\ +\ TEMPSENSOR\_CAL1\_TEMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01745}01745\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01746}01746\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01747}01747\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01792}01792\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CALC\_TEMPERATURE\_TYP\_PARAMS(\_\_TEMPSENSOR\_TYP\_AVGSLOPE\_\_,\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01793}01793\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_TEMPSENSOR\_TYP\_CALX\_V\_\_,\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01794}01794\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_TEMPSENSOR\_CALX\_TEMP\_\_,\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01795}01795\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_VREFANALOG\_VOLTAGE\_\_,\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01796}01796\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_TEMPSENSOR\_ADC\_DATA\_\_,\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01797}01797\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ADC\_RESOLUTION\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01798}01798\ \textcolor{preprocessor}{\ \ (((\ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01799}01799\ \textcolor{preprocessor}{\ \ \ \ \ \ \ (int32\_t)(((\_\_TEMPSENSOR\_TYP\_CALX\_V\_\_))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01800}01800\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *\ 1000)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01801}01801\ \textcolor{preprocessor}{\ \ \ \ \ \ \ -\/\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01802}01802\ \textcolor{preprocessor}{\ \ \ \ \ \ \ (int32\_t)((((\_\_TEMPSENSOR\_ADC\_DATA\_\_)\ *\ (\_\_VREFANALOG\_VOLTAGE\_\_))\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01803}01803\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ /\ \_\_LL\_ADC\_DIGITAL\_SCALE(\_\_ADC\_RESOLUTION\_\_))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01804}01804\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *\ 1000)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01805}01805\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01806}01806\ \textcolor{preprocessor}{\ \ \ \ )\ /\ (\_\_TEMPSENSOR\_TYP\_AVGSLOPE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01807}01807\ \textcolor{preprocessor}{\ \ \ )\ +\ (\_\_TEMPSENSOR\_CALX\_TEMP\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01808}01808\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01809}01809\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01813}01813\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01817}01817\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01818}01818\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01819}01819\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01823}01823\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01827}01827\ \textcolor{comment}{/*\ Note:\ LL\ ADC\ functions\ to\ set\ DMA\ transfer\ are\ located\ into\ sections\ of\ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01828}01828\ \textcolor{comment}{/*\ \ \ \ \ \ \ configuration\ of\ ADC\ instance,\ groups\ and\ multimode\ (if\ available):\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01829}01829\ \textcolor{comment}{/*\ \ \ \ \ \ \ @ref\ LL\_ADC\_REG\_SetDMATransfer(),\ ...\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01830}01830\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01861}01861\ \textcolor{preprocessor}{\#if\ defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01862}01862\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_DMA\_GetRegAddr(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Register)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01863}01863\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01864}01864\ \ \ uint32\_t\ data\_reg\_addr\ =\ 0UL;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01865}01865\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01866}01866\ \ \ \textcolor{keywordflow}{if}\ (Register\ ==\ LL\_ADC\_DMA\_REG\_REGULAR\_DATA)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01867}01867\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01868}01868\ \ \ \ \ \textcolor{comment}{/*\ Retrieve\ address\ of\ register\ DR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01869}01869\ \ \ \ \ data\_reg\_addr\ =\ (uint32\_t)\ \&\ (ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01870}01870\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01871}01871\ \ \ \textcolor{keywordflow}{else}\ \textcolor{comment}{/*\ (Register\ ==\ LL\_ADC\_DMA\_REG\_REGULAR\_DATA\_MULTI)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01872}01872\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01873}01873\ \ \ \ \ \textcolor{comment}{/*\ Retrieve\ address\ of\ register\ CDR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01874}01874\ \ \ \ \ data\_reg\_addr\ =\ (uint32\_t)\ \&\ ((\_\_LL\_ADC\_COMMON\_INSTANCE(ADCx))-\/>CDR);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01875}01875\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01876}01876\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01877}01877\ \ \ \textcolor{keywordflow}{return}\ data\_reg\_addr;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01878}01878\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01879}01879\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01880}01880\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_DMA\_GetRegAddr(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Register)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01881}01881\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01882}01882\ \ \ \textcolor{comment}{/*\ Prevent\ unused\ argument\ compilation\ warning\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01883}01883\ \ \ (void)Register;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01884}01884\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01885}01885\ \ \ \textcolor{comment}{/*\ Retrieve\ address\ of\ register\ DR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01886}01886\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)\ \&\ (ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01887}01887\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01888}01888\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01889}01889\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01893}01893\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01897}01897\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01910}01910\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetCommonClock(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON,\ uint32\_t\ CommonClock)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01911}01911\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01912}01912\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a2ee019aef4c64fffc72141f7aaab2c}{ADC\_CCR\_ADCPRE}},\ CommonClock);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01913}01913\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01914}01914\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01926}01926\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetCommonClock(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01927}01927\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01928}01928\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a2ee019aef4c64fffc72141f7aaab2c}{ADC\_CCR\_ADCPRE}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01929}01929\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01930}01930\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01959}01959\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetCommonPathInternalCh(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON,\ uint32\_t\ PathInternal)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01960}01960\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01961}01961\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc020d85a8740491ce3f218a0706f1dc}{ADC\_CCR\_TSVREFE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga519645e42dcf6b19af9c05dc40300abb}{ADC\_CCR\_VBATE}},\ PathInternal);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01962}01962\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01963}01963\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01980}01980\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetCommonPathInternalCh(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01981}01981\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01982}01982\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc020d85a8740491ce3f218a0706f1dc}{ADC\_CCR\_TSVREFE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga519645e42dcf6b19af9c05dc40300abb}{ADC\_CCR\_VBATE}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01983}01983\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01984}01984\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01988}01988\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l01992}01992\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02006}02006\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetResolution(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Resolution)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02007}02007\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02008}02008\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71e4a4c233895a2e7b6dd3ca6ca849e5}{ADC\_CR1\_RES}},\ Resolution);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02009}02009\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02010}02010\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02023}02023\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetResolution(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02024}02024\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02025}02025\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71e4a4c233895a2e7b6dd3ca6ca849e5}{ADC\_CR1\_RES}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02026}02026\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02027}02027\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02039}02039\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetDataAlignment(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ DataAlignment)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02040}02040\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02041}02041\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5950b5a7438a447584f6dd86c343362}{ADC\_CR2\_ALIGN}},\ DataAlignment);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02042}02042\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02043}02043\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02054}02054\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetDataAlignment(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02055}02055\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02056}02056\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5950b5a7438a447584f6dd86c343362}{ADC\_CR2\_ALIGN}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02057}02057\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02058}02058\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02080}02080\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetSequencersScanMode(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ ScanMode)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02081}02081\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02082}02082\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeab75ece0c73dd97e8f21911ed22d06}{ADC\_CR1\_SCAN}},\ ScanMode);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02083}02083\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02084}02084\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02105}02105\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetSequencersScanMode(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02106}02106\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02107}02107\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeab75ece0c73dd97e8f21911ed22d06}{ADC\_CR1\_SCAN}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02108}02108\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02109}02109\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02113}02113\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02117}02117\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02149}02149\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetTriggerSource(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ TriggerSource)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02150}02150\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02151}02151\ \ \ \textcolor{comment}{/*\ Note:\ On\ this\ STM32\ series,\ ADC\ group\ regular\ external\ trigger\ edge\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02152}02152\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ is\ used\ to\ perform\ a\ ADC\ conversion\ start.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02153}02153\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ This\ function\ does\ not\ set\ external\ trigger\ edge.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02154}02154\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ This\ feature\ is\ set\ using\ function\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02155}02155\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ @ref\ LL\_ADC\_REG\_StartConversionExtTrig().\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02156}02156\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1054d6cd017e305cf6e8a864ce96c8}{ADC\_CR2\_EXTSEL}},\ (TriggerSource\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1054d6cd017e305cf6e8a864ce96c8}{ADC\_CR2\_EXTSEL}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02157}02157\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02158}02158\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02193}02193\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_REG\_GetTriggerSource(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02194}02194\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02195}02195\ \ \ uint32\_t\ TriggerSource\ =\ \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1054d6cd017e305cf6e8a864ce96c8}{ADC\_CR2\_EXTSEL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574b4d8e90655d0432882d620e629234}{ADC\_CR2\_EXTEN}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02196}02196\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02197}02197\ \ \ \textcolor{comment}{/*\ Value\ for\ shift\ of\ \{0;\ 4;\ 8;\ 12\}\ depending\ on\ value\ of\ bitfield\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02198}02198\ \ \ \textcolor{comment}{/*\ corresponding\ to\ ADC\_CR2\_EXTEN\ \{0;\ 1;\ 2;\ 3\}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02199}02199\ \ \ uint32\_t\ ShiftExten\ =\ ((TriggerSource\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574b4d8e90655d0432882d620e629234}{ADC\_CR2\_EXTEN}})\ >>\ (ADC\_REG\_TRIG\_EXTEN\_BITOFFSET\_POS\ -\/\ 2UL));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02200}02200\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02201}02201\ \ \ \textcolor{comment}{/*\ Set\ bitfield\ corresponding\ to\ ADC\_CR2\_EXTEN\ and\ ADC\_CR2\_EXTSEL\ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02202}02202\ \ \ \textcolor{comment}{/*\ to\ match\ with\ triggers\ literals\ definition.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02203}02203\ \ \ \textcolor{keywordflow}{return}\ ((TriggerSource}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02204}02204\ \ \ \ \ \ \ \ \ \ \ \ \&\ (ADC\_REG\_TRIG\_SOURCE\_MASK\ <<\ ShiftExten)\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1054d6cd017e305cf6e8a864ce96c8}{ADC\_CR2\_EXTSEL}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02205}02205\ \ \ \ \ \ \ \ \ \ \ |\ ((ADC\_REG\_TRIG\_EDGE\_MASK\ <<\ ShiftExten)\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574b4d8e90655d0432882d620e629234}{ADC\_CR2\_EXTEN}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02206}02206\ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02207}02207\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02208}02208\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02220}02220\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_REG\_IsTriggerSourceSWStart(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02221}02221\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02222}02222\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574b4d8e90655d0432882d620e629234}{ADC\_CR2\_EXTEN}})\ ==\ (LL\_ADC\_REG\_TRIG\_SOFTWARE\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574b4d8e90655d0432882d620e629234}{ADC\_CR2\_EXTEN}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02223}02223\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02224}02224\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02237}02237\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_REG\_GetTriggerEdge(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02238}02238\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02239}02239\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574b4d8e90655d0432882d620e629234}{ADC\_CR2\_EXTEN}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02240}02240\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02241}02241\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02242}02242\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02299}02299\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetSequencerLength(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ SequencerNbRanks)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02300}02300\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02301}02301\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3302e1bcfdfbbfeb58779d0761fb377c}{SQR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae68a19a18d72f6d87c6f2b8cc8bfc6dc}{ADC\_SQR1\_L}},\ SequencerNbRanks);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02302}02302\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02303}02303\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02359}02359\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_REG\_GetSequencerLength(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02360}02360\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02361}02361\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3302e1bcfdfbbfeb58779d0761fb377c}{SQR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae68a19a18d72f6d87c6f2b8cc8bfc6dc}{ADC\_SQR1\_L}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02362}02362\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02363}02363\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02387}02387\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetSequencerDiscont(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ SeqDiscont)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02388}02388\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02389}02389\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd690297fc73fca40d797f4c90800b9a}{ADC\_CR1\_DISCEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa416a291023449ae82e7ef39844075}{ADC\_CR1\_DISCNUM}},\ SeqDiscont);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02390}02390\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02391}02391\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02410}02410\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_REG\_GetSequencerDiscont(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02411}02411\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02412}02412\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd690297fc73fca40d797f4c90800b9a}{ADC\_CR1\_DISCEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa416a291023449ae82e7ef39844075}{ADC\_CR1\_DISCNUM}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02413}02413\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02414}02414\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02493}02493\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetSequencerRanks(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02494}02494\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02495}02495\ \ \ \textcolor{comment}{/*\ Set\ bits\ with\ content\ of\ parameter\ "{}Channel"{}\ with\ bits\ position\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02496}02496\ \ \ \textcolor{comment}{/*\ in\ register\ and\ register\ position\ depending\ on\ parameter\ "{}Rank"{}.\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02497}02497\ \ \ \textcolor{comment}{/*\ Parameters\ "{}Rank"{}\ and\ "{}Channel"{}\ are\ used\ with\ masks\ because\ containing\ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02498}02498\ \ \ \textcolor{comment}{/*\ other\ bits\ reserved\ for\ other\ purpose.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02499}02499\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3302e1bcfdfbbfeb58779d0761fb377c}{SQR1}},\ \_\_ADC\_MASK\_SHIFT(Rank,\ ADC\_REG\_SQRX\_REGOFFSET\_MASK));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02500}02500\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02501}02501\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*preg,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02502}02502\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHANNEL\_ID\_NUMBER\_MASK\ <<\ (Rank\ \&\ ADC\_REG\_RANK\_ID\_SQRX\_MASK),}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02503}02503\ \ \ \ \ \ \ \ \ \ \ \ \ \ (Channel\ \&\ ADC\_CHANNEL\_ID\_NUMBER\_MASK)\ <<\ (Rank\ \&\ ADC\_REG\_RANK\_ID\_SQRX\_MASK));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02504}02504\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02505}02505\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02590}02590\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_REG\_GetSequencerRanks(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02591}02591\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02592}02592\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \textcolor{keyword}{const}\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3302e1bcfdfbbfeb58779d0761fb377c}{SQR1}},\ \_\_ADC\_MASK\_SHIFT(Rank,\ ADC\_REG\_SQRX\_REGOFFSET\_MASK));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02593}02593\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02594}02594\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*preg,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02595}02595\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHANNEL\_ID\_NUMBER\_MASK\ <<\ (Rank\ \&\ ADC\_REG\_RANK\_ID\_SQRX\_MASK))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02596}02596\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ >>\ (Rank\ \&\ ADC\_REG\_RANK\_ID\_SQRX\_MASK)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02597}02597\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02598}02598\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02599}02599\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02615}02615\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetContinuousMode(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Continuous)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02616}02616\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02617}02617\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49bb71a868c9d88a0f7bbe48918b2140}{ADC\_CR2\_CONT}},\ Continuous);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02618}02618\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02619}02619\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02632}02632\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_REG\_GetContinuousMode(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02633}02633\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02634}02634\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49bb71a868c9d88a0f7bbe48918b2140}{ADC\_CR2\_CONT}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02635}02635\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02636}02636\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02668}02668\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetDMATransfer(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ DMATransfer)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02669}02669\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02670}02670\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga017309ac4b532bc8c607388f4e2cbbec}{ADC\_CR2\_DMA}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8}{ADC\_CR2\_DDS}},\ DMATransfer);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02671}02671\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02672}02672\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02703}02703\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_REG\_GetDMATransfer(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02704}02704\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02705}02705\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga017309ac4b532bc8c607388f4e2cbbec}{ADC\_CR2\_DMA}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8}{ADC\_CR2\_DDS}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02706}02706\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02707}02707\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02725}02725\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetFlagEndOfConversion(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ EocSelection)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02726}02726\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02727}02727\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9dac2004ab20295e04012060ab24aeb}{ADC\_CR2\_EOCS}},\ EocSelection);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02728}02728\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02729}02729\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02740}02740\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_REG\_GetFlagEndOfConversion(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02741}02741\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02742}02742\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9dac2004ab20295e04012060ab24aeb}{ADC\_CR2\_EOCS}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02743}02743\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02744}02744\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02748}02748\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02752}02752\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02784}02784\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_SetTriggerSource(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ TriggerSource)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02785}02785\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02786}02786\ \ \ \textcolor{comment}{/*\ Note:\ On\ this\ STM32\ series,\ ADC\ group\ injected\ external\ trigger\ edge\ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02787}02787\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ is\ used\ to\ perform\ a\ ADC\ conversion\ start.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02788}02788\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ This\ function\ does\ not\ set\ external\ trigger\ edge.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02789}02789\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ This\ feature\ is\ set\ using\ function\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02790}02790\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ @ref\ LL\_ADC\_INJ\_StartConversionExtTrig().\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02791}02791\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab3aa5d0e2a4b77960ec8f3b425a3eac}{ADC\_CR2\_JEXTSEL}},\ (TriggerSource\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab3aa5d0e2a4b77960ec8f3b425a3eac}{ADC\_CR2\_JEXTSEL}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02792}02792\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02793}02793\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02828}02828\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_INJ\_GetTriggerSource(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02829}02829\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02830}02830\ \ \ uint32\_t\ TriggerSource\ =\ \mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab3aa5d0e2a4b77960ec8f3b425a3eac}{ADC\_CR2\_JEXTSEL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07330f702208792faca3a563dc4fd9c6}{ADC\_CR2\_JEXTEN}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02831}02831\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02832}02832\ \ \ \textcolor{comment}{/*\ Value\ for\ shift\ of\ \{0;\ 4;\ 8;\ 12\}\ depending\ on\ value\ of\ bitfield\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02833}02833\ \ \ \textcolor{comment}{/*\ corresponding\ to\ ADC\_CR2\_JEXTEN\ \{0;\ 1;\ 2;\ 3\}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02834}02834\ \ \ uint32\_t\ ShiftExten\ =\ ((TriggerSource\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07330f702208792faca3a563dc4fd9c6}{ADC\_CR2\_JEXTEN}})\ >>\ (ADC\_INJ\_TRIG\_EXTEN\_BITOFFSET\_POS\ -\/\ 2UL));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02835}02835\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02836}02836\ \ \ \textcolor{comment}{/*\ Set\ bitfield\ corresponding\ to\ ADC\_CR2\_JEXTEN\ and\ ADC\_CR2\_JEXTSEL\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02837}02837\ \ \ \textcolor{comment}{/*\ to\ match\ with\ triggers\ literals\ definition.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02838}02838\ \ \ \textcolor{keywordflow}{return}\ ((TriggerSource}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02839}02839\ \ \ \ \ \ \ \ \ \ \ \ \&\ (ADC\_INJ\_TRIG\_SOURCE\_MASK\ <<\ ShiftExten)\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab3aa5d0e2a4b77960ec8f3b425a3eac}{ADC\_CR2\_JEXTSEL}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02840}02840\ \ \ \ \ \ \ \ \ \ \ |\ ((ADC\_INJ\_TRIG\_EDGE\_MASK\ <<\ ShiftExten)\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07330f702208792faca3a563dc4fd9c6}{ADC\_CR2\_JEXTEN}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02841}02841\ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02842}02842\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02843}02843\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02855}02855\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_INJ\_IsTriggerSourceSWStart(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02856}02856\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02857}02857\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07330f702208792faca3a563dc4fd9c6}{ADC\_CR2\_JEXTEN}})\ ==\ (LL\_ADC\_INJ\_TRIG\_SOFTWARE\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07330f702208792faca3a563dc4fd9c6}{ADC\_CR2\_JEXTEN}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02858}02858\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02859}02859\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02870}02870\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_INJ\_GetTriggerEdge(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02871}02871\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02872}02872\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07330f702208792faca3a563dc4fd9c6}{ADC\_CR2\_JEXTEN}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02873}02873\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02874}02874\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02898}02898\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_SetSequencerLength(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ SequencerNbRanks)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02899}02899\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02900}02900\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4}{JSQR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa624d1fe34014b88873e2dfa91f79232}{ADC\_JSQR\_JL}},\ SequencerNbRanks);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02901}02901\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02902}02902\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02925}02925\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_INJ\_GetSequencerLength(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02926}02926\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02927}02927\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4}{JSQR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa624d1fe34014b88873e2dfa91f79232}{ADC\_JSQR\_JL}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02928}02928\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02929}02929\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02943}02943\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_SetSequencerDiscont(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ SeqDiscont)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02944}02944\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02945}02945\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd06a2840346bf45ff335707db0b6e30}{ADC\_CR1\_JDISCEN}},\ SeqDiscont);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02946}02946\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02947}02947\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02958}02958\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_INJ\_GetSequencerDiscont(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02959}02959\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02960}02960\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd06a2840346bf45ff335707db0b6e30}{ADC\_CR1\_JDISCEN}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02961}02961\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l02962}02962\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03010}03010\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_SetSequencerRanks(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03011}03011\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03012}03012\ \ \ \textcolor{comment}{/*\ Set\ bits\ with\ content\ of\ parameter\ "{}Channel"{}\ with\ bits\ position\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03013}03013\ \ \ \textcolor{comment}{/*\ in\ register\ depending\ on\ parameter\ "{}Rank"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03014}03014\ \ \ \textcolor{comment}{/*\ Parameters\ "{}Rank"{}\ and\ "{}Channel"{}\ are\ used\ with\ masks\ because\ containing\ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03015}03015\ \ \ \textcolor{comment}{/*\ other\ bits\ reserved\ for\ other\ purpose.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03016}03016\ \ \ uint32\_t\ tmpreg1\ =\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4}{JSQR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa624d1fe34014b88873e2dfa91f79232}{ADC\_JSQR\_JL}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1dd38cefe9e4ca58d8535c9b2386cb1}{ADC\_JSQR\_JL\_Pos}})\ +\ 1UL;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03017}03017\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03018}03018\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4}{JSQR}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03019}03019\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHANNEL\_ID\_NUMBER\_MASK\ <<\ (5UL\ *\ (uint8\_t)(((Rank)\ +\ 3UL)\ -\/\ (tmpreg1))),}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03020}03020\ \ \ \ \ \ \ \ \ \ \ \ \ \ (Channel\ \&\ ADC\_CHANNEL\_ID\_NUMBER\_MASK)\ <<\ (5UL\ *\ (uint8\_t)(((Rank)\ +\ 3UL)\ -\/\ (tmpreg1))));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03021}03021\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03022}03022\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03079}03079\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_INJ\_GetSequencerRanks(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03080}03080\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03081}03081\ \ \ uint32\_t\ tmpreg1\ =\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4}{JSQR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa624d1fe34014b88873e2dfa91f79232}{ADC\_JSQR\_JL}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1dd38cefe9e4ca58d8535c9b2386cb1}{ADC\_JSQR\_JL\_Pos}})\ \ +\ 1UL;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03082}03082\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03083}03083\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4}{JSQR}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03084}03084\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHANNEL\_ID\_NUMBER\_MASK\ <<\ (5UL\ *\ (uint8\_t)(((Rank)\ +\ 3UL)\ -\/\ (tmpreg1))))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03085}03085\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ >>\ (5UL\ *\ (uint8\_t)(((Rank)\ +\ 3UL)\ -\/\ (tmpreg1)))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03086}03086\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03087}03087\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03088}03088\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03115}03115\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_SetTrigAuto(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ TrigAuto)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03116}03116\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03117}03117\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6353cb0d564410358b3a086dd0241f8c}{ADC\_CR1\_JAUTO}},\ TrigAuto);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03118}03118\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03119}03119\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03129}03129\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_INJ\_GetTrigAuto(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03130}03130\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03131}03131\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6353cb0d564410358b3a086dd0241f8c}{ADC\_CR1\_JAUTO}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03132}03132\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03133}03133\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03159}03159\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_SetOffset(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank,\ uint32\_t\ OffsetLevel)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03160}03160\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03161}03161\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a427dda1678f254bd98b1f321d7194a3b}{JOFR1}},\ \_\_ADC\_MASK\_SHIFT(Rank,\ ADC\_INJ\_JOFRX\_REGOFFSET\_MASK));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03162}03162\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03163}03163\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*preg,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03164}03164\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad76f97130b391455094605a6c803026c}{ADC\_JOFR1\_JOFFSET1}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03165}03165\ \ \ \ \ \ \ \ \ \ \ \ \ \ OffsetLevel);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03166}03166\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03167}03167\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03186}03186\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_INJ\_GetOffset(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03187}03187\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03188}03188\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \textcolor{keyword}{const}\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a427dda1678f254bd98b1f321d7194a3b}{JOFR1}},\ \_\_ADC\_MASK\_SHIFT(Rank,\ ADC\_INJ\_JOFRX\_REGOFFSET\_MASK));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03189}03189\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03190}03190\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*preg,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03191}03191\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad76f97130b391455094605a6c803026c}{ADC\_JOFR1\_JOFFSET1}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03192}03192\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03193}03193\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03194}03194\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03198}03198\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03202}03202\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03279}03279\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetChannelSamplingTime(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Channel,\ uint32\_t\ SamplingTime)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03280}03280\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03281}03281\ \ \ \textcolor{comment}{/*\ Set\ bits\ with\ content\ of\ parameter\ "{}SamplingTime"{}\ with\ bits\ position\ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03282}03282\ \ \ \textcolor{comment}{/*\ in\ register\ and\ register\ position\ depending\ on\ parameter\ "{}Channel"{}.\ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03283}03283\ \ \ \textcolor{comment}{/*\ Parameter\ "{}Channel"{}\ is\ used\ with\ masks\ because\ containing\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03284}03284\ \ \ \textcolor{comment}{/*\ other\ bits\ reserved\ for\ other\ purpose.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03285}03285\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_af9d6c604e365c7d9d7601bf4ef373498}{SMPR1}},\ \_\_ADC\_MASK\_SHIFT(Channel,\ ADC\_CHANNEL\_SMPRX\_REGOFFSET\_MASK));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03286}03286\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03287}03287\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*preg,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03288}03288\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a13b3c652e5759e2d8bc7e38889bc5e}{ADC\_SMPR2\_SMP0}}\ <<\ \_\_ADC\_MASK\_SHIFT(Channel,\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_MASK),}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03289}03289\ \ \ \ \ \ \ \ \ \ \ \ \ \ SamplingTime\ \ \ <<\ \_\_ADC\_MASK\_SHIFT(Channel,\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_MASK));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03290}03290\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03291}03291\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03356}03356\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetChannelSamplingTime(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03357}03357\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03358}03358\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \textcolor{keyword}{const}\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_af9d6c604e365c7d9d7601bf4ef373498}{SMPR1}},\ \_\_ADC\_MASK\_SHIFT(Channel,\ ADC\_CHANNEL\_SMPRX\_REGOFFSET\_MASK));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03359}03359\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03360}03360\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*preg,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03361}03361\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a13b3c652e5759e2d8bc7e38889bc5e}{ADC\_SMPR2\_SMP0}}\ <<\ \_\_ADC\_MASK\_SHIFT(Channel,\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_MASK))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03362}03362\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ >>\ \_\_ADC\_MASK\_SHIFT(Channel,\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_MASK)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03363}03363\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03364}03364\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03365}03365\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03369}03369\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03373}03373\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03470}03470\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetAnalogWDMonitChannels(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ AWDChannelGroup)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03471}03471\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03472}03472\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03473}03473\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e006d43fcb9fe1306745c95a1bdd651}{ADC\_CR1\_AWDEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4886de74bcd3a1e545094089f76fd0b3}{ADC\_CR1\_JAWDEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c9fc31f19c04033dfa98e982519c451}{ADC\_CR1\_AWDSGL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8bb755c7059bb2d4f5e2e999d2a2677}{ADC\_CR1\_AWDCH}}),}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03474}03474\ \ \ \ \ \ \ \ \ \ \ \ \ \ AWDChannelGroup);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03475}03475\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03476}03476\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03566}03566\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetAnalogWDMonitChannels(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03567}03567\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03568}03568\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e006d43fcb9fe1306745c95a1bdd651}{ADC\_CR1\_AWDEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4886de74bcd3a1e545094089f76fd0b3}{ADC\_CR1\_JAWDEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c9fc31f19c04033dfa98e982519c451}{ADC\_CR1\_AWDSGL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8bb755c7059bb2d4f5e2e999d2a2677}{ADC\_CR1\_AWDCH}})));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03569}03569\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03570}03570\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03593}03593\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetAnalogWDThresholds(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ AWDThresholdsHighLow,\ uint32\_t\ AWDThresholdValue)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03594}03594\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03595}03595\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a24c3512abcc90ef75cf3e9145e5dbe9b}{HTR}},\ AWDThresholdsHighLow);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03596}03596\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03597}03597\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*preg,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03598}03598\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad685f031174465e636ef75a5bd7b637d}{ADC\_HTR\_HT}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03599}03599\ \ \ \ \ \ \ \ \ \ \ \ \ \ AWDThresholdValue);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03600}03600\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03601}03601\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03616}03616\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetAnalogWDThresholds(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ AWDThresholdsHighLow)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03617}03617\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03618}03618\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \textcolor{keyword}{const}\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a24c3512abcc90ef75cf3e9145e5dbe9b}{HTR}},\ AWDThresholdsHighLow);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03619}03619\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03620}03620\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*preg,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad685f031174465e636ef75a5bd7b637d}{ADC\_HTR\_HT}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03621}03621\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03622}03622\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03626}03626\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03630}03630\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03631}03631\ \textcolor{preprocessor}{\#if\ defined(ADC\_MULTIMODE\_SUPPORT)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03658}03658\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetMultimode(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON,\ uint32\_t\ Multimode)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03659}03659\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03660}03660\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf70ab04667c7c7da0f29c0e5a6c48e68}{ADC\_CCR\_MULTI}},\ Multimode);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03661}03661\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03662}03662\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03688}03688\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetMultimode(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03689}03689\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03690}03690\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf70ab04667c7c7da0f29c0e5a6c48e68}{ADC\_CCR\_MULTI}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03691}03691\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03692}03692\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03737}03737\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetMultiDMATransfer(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON,\ uint32\_t\ MultiDMATransfer)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03738}03738\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03739}03739\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e346b21afcaeced784e6c80b3aa1fb4}{ADC\_CCR\_DMA}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e745513bbc2e5e5a76ae999d5d535af}{ADC\_CCR\_DDS}},\ MultiDMATransfer);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03740}03740\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03741}03741\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03785}03785\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetMultiDMATransfer(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03786}03786\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03787}03787\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e346b21afcaeced784e6c80b3aa1fb4}{ADC\_CCR\_DMA}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e745513bbc2e5e5a76ae999d5d535af}{ADC\_CCR\_DDS}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03788}03788\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03789}03789\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03819}03819\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetMultiTwoSamplingDelay(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON,\ uint32\_t\ MultiTwoSamplingDelay)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03820}03820\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03821}03821\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c13aa04949ed520cf92613d3a619198}{ADC\_CCR\_DELAY}},\ MultiTwoSamplingDelay);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03822}03822\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03823}03823\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03847}03847\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetMultiTwoSamplingDelay(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03848}03848\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03849}03849\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c13aa04949ed520cf92613d3a619198}{ADC\_CCR\_DELAY}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03850}03850\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03851}03851\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_MULTIMODE\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03852}03852\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03859}03859\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03870}03870\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_Enable(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03871}03871\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03872}03872\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89b646f092b052d8488d2016f6290f0e}{ADC\_CR2\_ADON}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03873}03873\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03874}03874\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03881}03881\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_Disable(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03882}03882\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03883}03883\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89b646f092b052d8488d2016f6290f0e}{ADC\_CR2\_ADON}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03884}03884\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03885}03885\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03892}03892\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsEnabled(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03893}03893\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03894}03894\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89b646f092b052d8488d2016f6290f0e}{ADC\_CR2\_ADON}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89b646f092b052d8488d2016f6290f0e}{ADC\_CR2\_ADON}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03895}03895\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03896}03896\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03900}03900\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03904}03904\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03921}03921\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_StartConversionSWStart(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03922}03922\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03923}03923\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eae65bad1a6c975e1911eb5ba117468}{ADC\_CR2\_SWSTART}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03924}03924\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03925}03925\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03942}03942\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_StartConversionExtTrig(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ ExternalTriggerEdge)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03943}03943\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03944}03944\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ ExternalTriggerEdge);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03945}03945\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03946}03946\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03960}03960\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_StopConversionExtTrig(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03961}03961\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03962}03962\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574b4d8e90655d0432882d620e629234}{ADC\_CR2\_EXTEN}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03963}03963\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03964}03964\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03974}03974\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_REG\_ReadConversionData32(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03975}03975\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03976}03976\ \ \ \textcolor{keywordflow}{return}\ (uint16\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada596183c4087696c486546e88176038}{ADC\_DR\_DATA}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03977}03977\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03978}03978\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03989}03989\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint16\_t\ LL\_ADC\_REG\_ReadConversionData12(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03990}03990\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03991}03991\ \ \ \textcolor{keywordflow}{return}\ (uint16\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada596183c4087696c486546e88176038}{ADC\_DR\_DATA}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03992}03992\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l03993}03993\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04004}04004\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint16\_t\ LL\_ADC\_REG\_ReadConversionData10(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04005}04005\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04006}04006\ \ \ \textcolor{keywordflow}{return}\ (uint16\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada596183c4087696c486546e88176038}{ADC\_DR\_DATA}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04007}04007\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04008}04008\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04019}04019\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint8\_t\ LL\_ADC\_REG\_ReadConversionData8(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04020}04020\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04021}04021\ \ \ \textcolor{keywordflow}{return}\ (uint8\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada596183c4087696c486546e88176038}{ADC\_DR\_DATA}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04022}04022\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04023}04023\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04034}04034\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint8\_t\ LL\_ADC\_REG\_ReadConversionData6(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04035}04035\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04036}04036\ \ \ \textcolor{keywordflow}{return}\ (uint8\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada596183c4087696c486546e88176038}{ADC\_DR\_DATA}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04037}04037\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04038}04038\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04039}04039\ \textcolor{preprocessor}{\#if\ defined(ADC\_MULTIMODE\_SUPPORT)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04061}04061\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_REG\_ReadMultiConversionData32(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON,\ uint32\_t\ ConversionData)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04062}04062\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04063}04063\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a760f86a1a18dffffda54fc15a977979f}{CDR}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04064}04064\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67c396288ac97bfab2d37017bd536b98}{ADC\_DR\_ADC2DATA}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04065}04065\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ >>\ \mbox{\hyperlink{group___exported__macro_ga47a8870d71d55cefb3df47cd8c815ec8}{POSITION\_VAL}}(ConversionData)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04066}04066\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04067}04067\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04068}04068\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_MULTIMODE\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04069}04069\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04073}04073\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04077}04077\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04094}04094\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_StartConversionSWStart(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04095}04095\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04096}04096\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac12fe8a6cc24eef2ed2e1f1525855678}{ADC\_CR2\_JSWSTART}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04097}04097\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04098}04098\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04115}04115\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_StartConversionExtTrig(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ ExternalTriggerEdge)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04116}04116\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04117}04117\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ ExternalTriggerEdge);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04118}04118\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04119}04119\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04133}04133\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_StopConversionExtTrig(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04134}04134\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04135}04135\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07330f702208792faca3a563dc4fd9c6}{ADC\_CR2\_JEXTEN}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04136}04136\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04137}04137\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04155}04155\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_INJ\_ReadConversionData32(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04156}04156\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04157}04157\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \textcolor{keyword}{const}\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a22fa21352be442bd02f9c26a1013d598}{JDR1}},\ \_\_ADC\_MASK\_SHIFT(Rank,\ ADC\_INJ\_JDRX\_REGOFFSET\_MASK));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04158}04158\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04159}04159\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*preg,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04160}04160\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}{ADC\_JDR1\_JDATA}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04161}04161\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04162}04162\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04163}04163\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04182}04182\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint16\_t\ LL\_ADC\_INJ\_ReadConversionData12(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04183}04183\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04184}04184\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \textcolor{keyword}{const}\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a22fa21352be442bd02f9c26a1013d598}{JDR1}},\ \_\_ADC\_MASK\_SHIFT(Rank,\ ADC\_INJ\_JDRX\_REGOFFSET\_MASK));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04185}04185\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04186}04186\ \ \ \textcolor{keywordflow}{return}\ (uint16\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*preg,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04187}04187\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}{ADC\_JDR1\_JDATA}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04188}04188\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04189}04189\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04190}04190\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04209}04209\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint16\_t\ LL\_ADC\_INJ\_ReadConversionData10(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04210}04210\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04211}04211\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \textcolor{keyword}{const}\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a22fa21352be442bd02f9c26a1013d598}{JDR1}},\ \_\_ADC\_MASK\_SHIFT(Rank,\ ADC\_INJ\_JDRX\_REGOFFSET\_MASK));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04212}04212\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04213}04213\ \ \ \textcolor{keywordflow}{return}\ (uint16\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*preg,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04214}04214\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}{ADC\_JDR1\_JDATA}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04215}04215\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04216}04216\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04217}04217\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04236}04236\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint8\_t\ LL\_ADC\_INJ\_ReadConversionData8(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04237}04237\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04238}04238\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \textcolor{keyword}{const}\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a22fa21352be442bd02f9c26a1013d598}{JDR1}},\ \_\_ADC\_MASK\_SHIFT(Rank,\ ADC\_INJ\_JDRX\_REGOFFSET\_MASK));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04239}04239\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04240}04240\ \ \ \textcolor{keywordflow}{return}\ (uint8\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*preg,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04241}04241\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}{ADC\_JDR1\_JDATA}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04242}04242\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04243}04243\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04244}04244\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04263}04263\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint8\_t\ LL\_ADC\_INJ\_ReadConversionData6(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04264}04264\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04265}04265\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \textcolor{keyword}{const}\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a22fa21352be442bd02f9c26a1013d598}{JDR1}},\ \_\_ADC\_MASK\_SHIFT(Rank,\ ADC\_INJ\_JDRX\_REGOFFSET\_MASK));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04266}04266\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04267}04267\ \ \ \textcolor{keywordflow}{return}\ (uint8\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*preg,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04268}04268\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}{ADC\_JDR1\_JDATA}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04269}04269\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04270}04270\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04271}04271\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04275}04275\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04279}04279\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04290}04290\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_EOCS(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04291}04291\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04292}04292\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ LL\_ADC\_FLAG\_EOCS)\ ==\ (LL\_ADC\_FLAG\_EOCS));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04293}04293\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04294}04294\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04301}04301\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_OVR(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04302}04302\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04303}04303\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ LL\_ADC\_FLAG\_OVR)\ ==\ (LL\_ADC\_FLAG\_OVR));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04304}04304\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04305}04305\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04306}04306\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04313}04313\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_JEOS(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04314}04314\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04315}04315\ \ \ \textcolor{comment}{/*\ Note:\ on\ this\ STM32\ series,\ there\ is\ no\ flag\ ADC\ group\ injected\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04316}04316\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ end\ of\ unitary\ conversion.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04317}04317\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ Flag\ noted\ as\ "{}JEOC"{}\ is\ corresponding\ to\ flag\ "{}JEOS"{}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04318}04318\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ in\ other\ STM32\ families).\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04319}04319\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ LL\_ADC\_FLAG\_JEOS)\ ==\ (LL\_ADC\_FLAG\_JEOS));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04320}04320\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04321}04321\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04328}04328\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_AWD1(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04329}04329\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04330}04330\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ LL\_ADC\_FLAG\_AWD1)\ ==\ (LL\_ADC\_FLAG\_AWD1));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04331}04331\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04332}04332\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04343}04343\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_EOCS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04344}04344\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04345}04345\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~LL\_ADC\_FLAG\_EOCS);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04346}04346\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04347}04347\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04354}04354\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_OVR(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04355}04355\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04356}04356\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~LL\_ADC\_FLAG\_OVR);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04357}04357\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04358}04358\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04359}04359\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04366}04366\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_JEOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04367}04367\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04368}04368\ \ \ \textcolor{comment}{/*\ Note:\ on\ this\ STM32\ series,\ there\ is\ no\ flag\ ADC\ group\ injected\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04369}04369\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ end\ of\ unitary\ conversion.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04370}04370\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ Flag\ noted\ as\ "{}JEOC"{}\ is\ corresponding\ to\ flag\ "{}JEOS"{}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04371}04371\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ in\ other\ STM32\ families).\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04372}04372\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~LL\_ADC\_FLAG\_JEOS);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04373}04373\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04374}04374\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04381}04381\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_AWD1(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04382}04382\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04383}04383\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~LL\_ADC\_FLAG\_AWD1);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04384}04384\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04385}04385\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04386}04386\ \textcolor{preprocessor}{\#if\ defined(ADC\_MULTIMODE\_SUPPORT)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04398}04398\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_MST\_EOCS(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04399}04399\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04400}04400\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_EOCS\_MST)\ ==\ (LL\_ADC\_FLAG\_EOCS\_MST));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04401}04401\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04402}04402\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04414}04414\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV1\_EOCS(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04415}04415\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04416}04416\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_EOCS\_SLV1)\ ==\ (LL\_ADC\_FLAG\_EOCS\_SLV1));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04417}04417\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04418}04418\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04430}04430\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV2\_EOCS(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04431}04431\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04432}04432\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_EOCS\_SLV2)\ ==\ (LL\_ADC\_FLAG\_EOCS\_SLV2));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04433}04433\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04441}04441\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_MST\_OVR(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04442}04442\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04443}04443\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_OVR\_MST)\ ==\ (LL\_ADC\_FLAG\_OVR\_MST));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04444}04444\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04445}04445\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04453}04453\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV1\_OVR(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04454}04454\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04455}04455\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_OVR\_SLV1)\ ==\ (LL\_ADC\_FLAG\_OVR\_SLV1));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04456}04456\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04457}04457\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04465}04465\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV2\_OVR(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04466}04466\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04467}04467\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_OVR\_SLV2)\ ==\ (LL\_ADC\_FLAG\_OVR\_SLV2));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04468}04468\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04469}04469\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04470}04470\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04478}04478\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_MST\_JEOS(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04479}04479\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04480}04480\ \ \ \textcolor{comment}{/*\ Note:\ on\ this\ STM32\ series,\ there\ is\ no\ flag\ ADC\ group\ injected\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04481}04481\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ end\ of\ unitary\ conversion.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04482}04482\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ Flag\ noted\ as\ "{}JEOC"{}\ is\ corresponding\ to\ flag\ "{}JEOS"{}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04483}04483\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ in\ other\ STM32\ families).\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04484}04484\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8a134d8b946f3549390294ef94b8d6}{ADC\_CSR\_JEOC1}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8a134d8b946f3549390294ef94b8d6}{ADC\_CSR\_JEOC1}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04485}04485\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04486}04486\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04494}04494\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV1\_JEOS(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04495}04495\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04496}04496\ \ \ \textcolor{comment}{/*\ Note:\ on\ this\ STM32\ series,\ there\ is\ no\ flag\ ADC\ group\ injected\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04497}04497\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ end\ of\ unitary\ conversion.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04498}04498\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ Flag\ noted\ as\ "{}JEOC"{}\ is\ corresponding\ to\ flag\ "{}JEOS"{}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04499}04499\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ in\ other\ STM32\ families).\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04500}04500\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf24dbb77fadc6f928b8e38199a08abc7}{ADC\_CSR\_JEOC2}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf24dbb77fadc6f928b8e38199a08abc7}{ADC\_CSR\_JEOC2}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04501}04501\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04502}04502\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04510}04510\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV2\_JEOS(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04511}04511\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04512}04512\ \ \ \textcolor{comment}{/*\ Note:\ on\ this\ STM32\ series,\ there\ is\ no\ flag\ ADC\ group\ injected\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04513}04513\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ end\ of\ unitary\ conversion.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04514}04514\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ Flag\ noted\ as\ "{}JEOC"{}\ is\ corresponding\ to\ flag\ "{}JEOS"{}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04515}04515\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ in\ other\ STM32\ families).\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04516}04516\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7d3c36f449ef1ee9ee20c5686b4e974}{ADC\_CSR\_JEOC3}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7d3c36f449ef1ee9ee20c5686b4e974}{ADC\_CSR\_JEOC3}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04517}04517\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04518}04518\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04526}04526\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_MST\_AWD1(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04527}04527\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04528}04528\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_AWD1\_MST)\ ==\ (LL\_ADC\_FLAG\_AWD1\_MST));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04529}04529\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04530}04530\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04538}04538\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV1\_AWD1(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04539}04539\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04540}04540\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_AWD1\_SLV1)\ ==\ (LL\_ADC\_FLAG\_AWD1\_SLV1));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04541}04541\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04542}04542\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04550}04550\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV2\_AWD1(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04551}04551\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04552}04552\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_AWD1\_SLV2)\ ==\ (LL\_ADC\_FLAG\_AWD1\_SLV2));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04553}04553\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04554}04554\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04555}04555\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_MULTIMODE\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04556}04556\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04560}04560\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04564}04564\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04575}04575\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_EOCS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04576}04576\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04577}04577\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ LL\_ADC\_IT\_EOCS);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04578}04578\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04579}04579\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04586}04586\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_OVR(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04587}04587\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04588}04588\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ LL\_ADC\_IT\_OVR);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04589}04589\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04590}04590\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04591}04591\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04598}04598\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_JEOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04599}04599\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04600}04600\ \ \ \textcolor{comment}{/*\ Note:\ on\ this\ STM32\ series,\ there\ is\ no\ flag\ ADC\ group\ injected\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04601}04601\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ end\ of\ unitary\ conversion.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04602}04602\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ Flag\ noted\ as\ "{}JEOC"{}\ is\ corresponding\ to\ flag\ "{}JEOS"{}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04603}04603\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ in\ other\ STM32\ families).\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04604}04604\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ LL\_ADC\_IT\_JEOS);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04605}04605\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04606}04606\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04613}04613\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_AWD1(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04614}04614\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04615}04615\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ LL\_ADC\_IT\_AWD1);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04616}04616\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04617}04617\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04628}04628\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_EOCS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04629}04629\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04630}04630\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ LL\_ADC\_IT\_EOCS);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04631}04631\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04632}04632\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04639}04639\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_OVR(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04640}04640\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04641}04641\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ LL\_ADC\_IT\_OVR);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04642}04642\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04643}04643\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04644}04644\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04651}04651\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_JEOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04652}04652\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04653}04653\ \ \ \textcolor{comment}{/*\ Note:\ on\ this\ STM32\ series,\ there\ is\ no\ flag\ ADC\ group\ injected\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04654}04654\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ end\ of\ unitary\ conversion.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04655}04655\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ Flag\ noted\ as\ "{}JEOC"{}\ is\ corresponding\ to\ flag\ "{}JEOS"{}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04656}04656\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ in\ other\ STM32\ families).\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04657}04657\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ LL\_ADC\_IT\_JEOS);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04658}04658\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04659}04659\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04666}04666\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_AWD1(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04667}04667\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04668}04668\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ LL\_ADC\_IT\_AWD1);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04669}04669\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04670}04670\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04682}04682\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsEnabledIT\_EOCS(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04683}04683\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04684}04684\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ LL\_ADC\_IT\_EOCS)\ ==\ (LL\_ADC\_IT\_EOCS));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04685}04685\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04686}04686\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04694}04694\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsEnabledIT\_OVR(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04695}04695\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04696}04696\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ LL\_ADC\_IT\_OVR)\ ==\ (LL\_ADC\_IT\_OVR));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04697}04697\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04698}04698\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04699}04699\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04707}04707\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsEnabledIT\_JEOS(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04708}04708\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04709}04709\ \ \ \textcolor{comment}{/*\ Note:\ on\ this\ STM32\ series,\ there\ is\ no\ flag\ ADC\ group\ injected\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04710}04710\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ end\ of\ unitary\ conversion.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04711}04711\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ Flag\ noted\ as\ "{}JEOC"{}\ is\ corresponding\ to\ flag\ "{}JEOS"{}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04712}04712\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ in\ other\ STM32\ families).\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04713}04713\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ LL\_ADC\_IT\_JEOS)\ ==\ (LL\_ADC\_IT\_JEOS));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04714}04714\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04715}04715\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04723}04723\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsEnabledIT\_AWD1(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04724}04724\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04725}04725\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ LL\_ADC\_IT\_AWD1)\ ==\ (LL\_ADC\_IT\_AWD1));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04726}04726\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04727}04727\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04731}04731\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04732}04732\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04736}04736\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04737}04737\ \textcolor{comment}{/*\ Initialization\ of\ some\ features\ of\ ADC\ common\ parameters\ and\ multimode\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04738}04738\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_ADC\_CommonDeInit(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04739}04739\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_ADC\_CommonInit(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON,\ LL\_ADC\_CommonInitTypeDef\ *ADC\_CommonInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04740}04740\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ LL\_ADC\_CommonStructInit(LL\_ADC\_CommonInitTypeDef\ *ADC\_CommonInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04741}04741\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04742}04742\ \textcolor{comment}{/*\ De-\/initialization\ of\ ADC\ instance,\ ADC\ group\ regular\ and\ ADC\ group\ injected\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04743}04743\ \textcolor{comment}{/*\ (availability\ of\ ADC\ group\ injected\ depends\ on\ STM32\ families)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04744}04744\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_ADC\_DeInit(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04745}04745\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04746}04746\ \textcolor{comment}{/*\ Initialization\ of\ some\ features\ of\ ADC\ instance\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04747}04747\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_ADC\_Init(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ LL\_ADC\_InitTypeDef\ *ADC\_InitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04748}04748\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ LL\_ADC\_StructInit(LL\_ADC\_InitTypeDef\ *ADC\_InitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04749}04749\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04750}04750\ \textcolor{comment}{/*\ Initialization\ of\ some\ features\ of\ ADC\ instance\ and\ ADC\ group\ regular\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04751}04751\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_ADC\_REG\_Init(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ LL\_ADC\_REG\_InitTypeDef\ *ADC\_REG\_InitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04752}04752\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ LL\_ADC\_REG\_StructInit(LL\_ADC\_REG\_InitTypeDef\ *ADC\_REG\_InitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04753}04753\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04754}04754\ \textcolor{comment}{/*\ Initialization\ of\ some\ features\ of\ ADC\ instance\ and\ ADC\ group\ injected\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04755}04755\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_ADC\_INJ\_Init(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ LL\_ADC\_INJ\_InitTypeDef\ *ADC\_INJ\_InitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04756}04756\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ LL\_ADC\_INJ\_StructInit(LL\_ADC\_INJ\_InitTypeDef\ *ADC\_INJ\_InitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04757}04757\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04761}04761\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04762}04762\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04766}04766\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04770}04770\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04771}04771\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC1\ ||\ ADC2\ ||\ ADC3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04772}04772\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04776}04776\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04777}04777\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04778}04778\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04779}04779\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04780}04780\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04781}04781\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_STM32F4xx\_LL\_ADC\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8h_source_l04782}04782\ }

\end{DoxyCode}
