Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3.1 (win64) Build 1056140 Thu Oct 30 17:03:40 MDT 2014
| Date         : Fri Oct 19 12:22:41 2018
| Host         : c4d10 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file hardware_lab1_wrapper_timing_summary_routed.rpt -rpx hardware_lab1_wrapper_timing_summary_routed.rpx
| Design       : hardware_lab1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.10 2014-03-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.056        0.000                      0                 1756        0.076        0.000                      0                 1756        4.020        0.000                       0                   914  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          4.056        0.000                      0                 1676        0.078        0.000                      0                 1676        4.020        0.000                       0                   872  
clk_fpga_1         34.609        0.000                      0                   80        0.076        0.000                      0                   80       19.500        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    clk_fpga_1          5.093        0.000                      0                    2        0.226        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.056ns  (required time - arrival time)
  Source:                 hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.827ns  (logic 2.904ns (49.837%)  route 2.923ns (50.163%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=872, routed)         1.718     3.026    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X2Y51                                                       r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.419     3.445 f  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/Q
                         net (fo=1, routed)           0.855     4.300    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1
    SLICE_X2Y51          LUT3 (Prop_lut3_I0_O)        0.296     4.596 f  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=7, routed)           0.960     5.556    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/I16
    SLICE_X5Y47          LUT6 (Prop_lut6_I1_O)        0.124     5.680 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=44, routed)          0.507     6.188    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O2
    SLICE_X3Y48          LUT6 (Prop_lut6_I0_O)        0.124     6.312 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr[0]_i_10/O
                         net (fo=1, routed)           0.000     6.312    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/S[1]
    SLICE_X3Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.862 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.862    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/n_0_axaddr_incr_reg[0]_i_4
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.976 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.001     6.977    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/n_0_axaddr_incr_reg[4]_i_4
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.311 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_4/O[1]
                         net (fo=1, routed)           0.599     7.910    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/data[9]
    SLICE_X2Y50          LUT3 (Prop_lut3_I0_O)        0.303     8.213 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_2/O
                         net (fo=1, routed)           0.000     8.213    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/n_0_axaddr_incr[9]_i_2
    SLICE_X2Y50          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.853 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     8.853    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/n_0_axaddr_incr_reg[11]_i_1
    SLICE_X2Y50          FDRE                                         r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=872, routed)         1.542    12.734    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X2Y50                                                       r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.267    13.001    
                         clock uncertainty           -0.154    12.847    
    SLICE_X2Y50          FDRE (Setup_fdre_C_D)        0.062    12.909    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.909    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                  4.056    

Slack (MET) :             4.102ns  (required time - arrival time)
  Source:                 hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.781ns  (logic 2.867ns (49.596%)  route 2.914ns (50.404%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=872, routed)         1.718     3.026    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X2Y51                                                       r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.419     3.445 f  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/Q
                         net (fo=1, routed)           0.855     4.300    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1
    SLICE_X2Y51          LUT3 (Prop_lut3_I0_O)        0.296     4.596 f  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=7, routed)           0.960     5.556    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/I16
    SLICE_X5Y47          LUT6 (Prop_lut6_I1_O)        0.124     5.680 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=44, routed)          0.507     6.188    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O2
    SLICE_X3Y48          LUT6 (Prop_lut6_I0_O)        0.124     6.312 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr[0]_i_10/O
                         net (fo=1, routed)           0.000     6.312    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/S[1]
    SLICE_X3Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.862 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.862    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/n_0_axaddr_incr_reg[0]_i_4
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.175 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_4/O[3]
                         net (fo=1, routed)           0.590     7.765    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/data[7]
    SLICE_X2Y49          LUT3 (Prop_lut3_I0_O)        0.306     8.071 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_2/O
                         net (fo=1, routed)           0.000     8.071    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/n_0_axaddr_incr[7]_i_2
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.472 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     8.473    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/n_0_axaddr_incr_reg[8]_i_3
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.807 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000     8.807    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/n_0_axaddr_incr_reg[9]_i_1
    SLICE_X2Y50          FDRE                                         r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=872, routed)         1.542    12.734    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X2Y50                                                       r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.267    13.001    
                         clock uncertainty           -0.154    12.847    
    SLICE_X2Y50          FDRE (Setup_fdre_C_D)        0.062    12.909    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.909    
                         arrival time                          -8.807    
  -------------------------------------------------------------------
                         slack                                  4.102    

Slack (MET) :             4.116ns  (required time - arrival time)
  Source:                 hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.767ns  (logic 2.844ns (49.315%)  route 2.923ns (50.685%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=872, routed)         1.718     3.026    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X2Y51                                                       r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.419     3.445 f  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/Q
                         net (fo=1, routed)           0.855     4.300    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1
    SLICE_X2Y51          LUT3 (Prop_lut3_I0_O)        0.296     4.596 f  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=7, routed)           0.960     5.556    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/I16
    SLICE_X5Y47          LUT6 (Prop_lut6_I1_O)        0.124     5.680 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=44, routed)          0.507     6.188    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O2
    SLICE_X3Y48          LUT6 (Prop_lut6_I0_O)        0.124     6.312 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr[0]_i_10/O
                         net (fo=1, routed)           0.000     6.312    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/S[1]
    SLICE_X3Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.862 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.862    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/n_0_axaddr_incr_reg[0]_i_4
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.976 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.001     6.977    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/n_0_axaddr_incr_reg[4]_i_4
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.311 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_4/O[1]
                         net (fo=1, routed)           0.599     7.910    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/data[9]
    SLICE_X2Y50          LUT3 (Prop_lut3_I0_O)        0.303     8.213 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_2/O
                         net (fo=1, routed)           0.000     8.213    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/n_0_axaddr_incr[9]_i_2
    SLICE_X2Y50          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.793 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000     8.793    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/n_0_axaddr_incr_reg[10]_i_1
    SLICE_X2Y50          FDRE                                         r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=872, routed)         1.542    12.734    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X2Y50                                                       r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.267    13.001    
                         clock uncertainty           -0.154    12.847    
    SLICE_X2Y50          FDRE (Setup_fdre_C_D)        0.062    12.909    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.909    
                         arrival time                          -8.793    
  -------------------------------------------------------------------
                         slack                                  4.116    

Slack (MET) :             4.205ns  (required time - arrival time)
  Source:                 hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 2.574ns (46.488%)  route 2.963ns (53.512%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=872, routed)         1.718     3.026    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X2Y51                                                       r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.419     3.445 f  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/Q
                         net (fo=1, routed)           0.855     4.300    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1
    SLICE_X2Y51          LUT3 (Prop_lut3_I0_O)        0.296     4.596 f  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=7, routed)           0.960     5.556    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/I16
    SLICE_X5Y47          LUT6 (Prop_lut6_I1_O)        0.124     5.680 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=44, routed)          0.503     6.184    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O2
    SLICE_X3Y48          LUT6 (Prop_lut6_I0_O)        0.124     6.308 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr[0]_i_11/O
                         net (fo=1, routed)           0.000     6.308    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/S[0]
    SLICE_X3Y48          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.732 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4/O[1]
                         net (fo=1, routed)           0.644     7.376    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/data[1]
    SLICE_X2Y48          LUT5 (Prop_lut5_I4_O)        0.303     7.679 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_2/O
                         net (fo=1, routed)           0.000     7.679    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/n_0_axaddr_incr[1]_i_2
    SLICE_X2Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.229 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.229    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/n_0_axaddr_incr_reg[4]_i_3
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.563 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000     8.563    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/n_0_axaddr_incr_reg[5]_i_1
    SLICE_X2Y49          FDRE                                         r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=872, routed)         1.552    12.744    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X2Y49                                                       r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.116    12.860    
                         clock uncertainty           -0.154    12.706    
    SLICE_X2Y49          FDRE (Setup_fdre_C_D)        0.062    12.768    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.768    
                         arrival time                          -8.563    
  -------------------------------------------------------------------
                         slack                                  4.205    

Slack (MET) :             4.213ns  (required time - arrival time)
  Source:                 hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.670ns  (logic 2.756ns (48.610%)  route 2.914ns (51.390%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=872, routed)         1.718     3.026    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X2Y51                                                       r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.419     3.445 f  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/Q
                         net (fo=1, routed)           0.855     4.300    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1
    SLICE_X2Y51          LUT3 (Prop_lut3_I0_O)        0.296     4.596 f  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=7, routed)           0.960     5.556    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/I16
    SLICE_X5Y47          LUT6 (Prop_lut6_I1_O)        0.124     5.680 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=44, routed)          0.507     6.188    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O2
    SLICE_X3Y48          LUT6 (Prop_lut6_I0_O)        0.124     6.312 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr[0]_i_10/O
                         net (fo=1, routed)           0.000     6.312    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/S[1]
    SLICE_X3Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.862 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.862    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/n_0_axaddr_incr_reg[0]_i_4
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.175 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_4/O[3]
                         net (fo=1, routed)           0.590     7.765    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/data[7]
    SLICE_X2Y49          LUT3 (Prop_lut3_I0_O)        0.306     8.071 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_2/O
                         net (fo=1, routed)           0.000     8.071    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/n_0_axaddr_incr[7]_i_2
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.472 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     8.473    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/n_0_axaddr_incr_reg[8]_i_3
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.696 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.696    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/n_0_axaddr_incr_reg[8]_i_1
    SLICE_X2Y50          FDRE                                         r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=872, routed)         1.542    12.734    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X2Y50                                                       r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.267    13.001    
                         clock uncertainty           -0.154    12.847    
    SLICE_X2Y50          FDRE (Setup_fdre_C_D)        0.062    12.909    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.909    
                         arrival time                          -8.696    
  -------------------------------------------------------------------
                         slack                                  4.213    

Slack (MET) :             4.228ns  (required time - arrival time)
  Source:                 hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.514ns  (logic 2.551ns (46.265%)  route 2.963ns (53.735%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=872, routed)         1.718     3.026    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X2Y51                                                       r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.419     3.445 f  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/Q
                         net (fo=1, routed)           0.855     4.300    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1
    SLICE_X2Y51          LUT3 (Prop_lut3_I0_O)        0.296     4.596 f  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=7, routed)           0.960     5.556    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/I16
    SLICE_X5Y47          LUT6 (Prop_lut6_I1_O)        0.124     5.680 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=44, routed)          0.503     6.184    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O2
    SLICE_X3Y48          LUT6 (Prop_lut6_I0_O)        0.124     6.308 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr[0]_i_11/O
                         net (fo=1, routed)           0.000     6.308    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/S[0]
    SLICE_X3Y48          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.732 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4/O[1]
                         net (fo=1, routed)           0.644     7.376    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/data[1]
    SLICE_X2Y48          LUT5 (Prop_lut5_I4_O)        0.303     7.679 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_2/O
                         net (fo=1, routed)           0.000     7.679    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/n_0_axaddr_incr[1]_i_2
    SLICE_X2Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.229 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.229    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/n_0_axaddr_incr_reg[4]_i_3
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.311     8.540 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     8.540    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/n_0_axaddr_incr_reg[7]_i_1
    SLICE_X2Y49          FDRE                                         r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=872, routed)         1.552    12.744    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X2Y49                                                       r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.116    12.860    
                         clock uncertainty           -0.154    12.706    
    SLICE_X2Y49          FDRE (Setup_fdre_C_D)        0.062    12.768    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.768    
                         arrival time                          -8.540    
  -------------------------------------------------------------------
                         slack                                  4.228    

Slack (MET) :             4.295ns  (required time - arrival time)
  Source:                 hardware_lab1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.357ns  (logic 1.942ns (36.248%)  route 3.415ns (63.752%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=872, routed)         1.765     3.073    hardware_lab1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  hardware_lab1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  hardware_lab1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.793     6.200    hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y52          LUT4 (Prop_lut4_I1_O)        0.152     6.352 f  hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_4/O
                         net (fo=4, routed)           1.182     7.534    hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/O4
    SLICE_X5Y55          LUT6 (Prop_lut6_I0_O)        0.332     7.866 r  hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[0]_i_2/O
                         net (fo=3, routed)           0.441     8.306    hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/I7
    SLICE_X5Y54          LUT3 (Prop_lut3_I2_O)        0.124     8.430 r  hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[0]_i_1/O
                         net (fo=1, routed)           0.000     8.430    hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/n_0_m_ready_d[0]_i_1
    SLICE_X5Y54          FDRE                                         r  hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=872, routed)         1.541    12.733    hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X5Y54                                                       r  hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/C
                         clock pessimism              0.116    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X5Y54          FDRE (Setup_fdre_C_D)        0.031    12.726    hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]
  -------------------------------------------------------------------
                         required time                         12.726    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                  4.295    

Slack (MET) :             4.297ns  (required time - arrival time)
  Source:                 hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.443ns  (logic 2.679ns (49.219%)  route 2.764ns (50.781%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=872, routed)         1.717     3.025    hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X4Y53                                                       r  hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.518     3.543 r  hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=34, routed)          0.669     4.212    hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X5Y52          LUT2 (Prop_lut2_I1_O)        0.124     4.336 r  hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=18, routed)          1.293     5.629    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_arready
    SLICE_X4Y38          LUT6 (Prop_lut6_I3_O)        0.124     5.753 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_10/O
                         net (fo=1, routed)           0.000     5.753    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/n_0_axaddr_incr[0]_i_10
    SLICE_X4Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.286 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.286    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/n_0_axaddr_incr_reg[0]_i_4
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.505 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_4/O[0]
                         net (fo=1, routed)           0.802     7.307    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/n_7_axaddr_incr_reg[4]_i_4
    SLICE_X3Y39          LUT3 (Prop_lut3_I0_O)        0.295     7.602 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2__0/O
                         net (fo=1, routed)           0.000     7.602    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/n_0_axaddr_incr[4]_i_2__0
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.134 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3__0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.134    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/n_0_axaddr_incr_reg[8]_i_3__0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.468 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]_i_3__0_CARRY4/O[1]
                         net (fo=1, routed)           0.000     8.468    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/n_0_axaddr_incr_reg[9]_i_1__0
    SLICE_X3Y40          FDRE                                         r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=872, routed)         1.549    12.741    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y40                                                       r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.116    12.857    
                         clock uncertainty           -0.154    12.703    
    SLICE_X3Y40          FDRE (Setup_fdre_C_D)        0.062    12.765    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.765    
                         arrival time                          -8.468    
  -------------------------------------------------------------------
                         slack                                  4.297    

Slack (MET) :             4.300ns  (required time - arrival time)
  Source:                 hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.442ns  (logic 2.479ns (45.554%)  route 2.963ns (54.446%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=872, routed)         1.718     3.026    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X2Y51                                                       r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.419     3.445 f  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/Q
                         net (fo=1, routed)           0.855     4.300    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1
    SLICE_X2Y51          LUT3 (Prop_lut3_I0_O)        0.296     4.596 f  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=7, routed)           0.960     5.556    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/I16
    SLICE_X5Y47          LUT6 (Prop_lut6_I1_O)        0.124     5.680 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=44, routed)          0.503     6.184    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O2
    SLICE_X3Y48          LUT6 (Prop_lut6_I0_O)        0.124     6.308 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr[0]_i_11/O
                         net (fo=1, routed)           0.000     6.308    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/S[0]
    SLICE_X3Y48          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.732 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4/O[1]
                         net (fo=1, routed)           0.644     7.376    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/data[1]
    SLICE_X2Y48          LUT5 (Prop_lut5_I4_O)        0.303     7.679 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_2/O
                         net (fo=1, routed)           0.000     7.679    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/n_0_axaddr_incr[1]_i_2
    SLICE_X2Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.229 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.229    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/n_0_axaddr_incr_reg[4]_i_3
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.468 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000     8.468    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/n_0_axaddr_incr_reg[6]_i_1
    SLICE_X2Y49          FDRE                                         r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=872, routed)         1.552    12.744    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X2Y49                                                       r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.116    12.860    
                         clock uncertainty           -0.154    12.706    
    SLICE_X2Y49          FDRE (Setup_fdre_C_D)        0.062    12.768    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.768    
                         arrival time                          -8.468    
  -------------------------------------------------------------------
                         slack                                  4.300    

Slack (MET) :             4.309ns  (required time - arrival time)
  Source:                 hardware_lab1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 1.942ns (36.355%)  route 3.400ns (63.645%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=872, routed)         1.765     3.073    hardware_lab1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  hardware_lab1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  hardware_lab1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.793     6.200    hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y52          LUT4 (Prop_lut4_I1_O)        0.152     6.352 f  hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_4/O
                         net (fo=4, routed)           1.182     7.534    hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/O4
    SLICE_X5Y55          LUT6 (Prop_lut6_I0_O)        0.332     7.866 r  hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[0]_i_2/O
                         net (fo=3, routed)           0.425     8.291    hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/O1
    SLICE_X5Y53          LUT6 (Prop_lut6_I2_O)        0.124     8.415 r  hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_1/O
                         net (fo=1, routed)           0.000     8.415    hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/n_0_gen_no_arbiter.m_grant_hot_i[0]_i_1
    SLICE_X5Y53          FDRE                                         r  hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=872, routed)         1.541    12.733    hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X5Y53                                                       r  hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]/C
                         clock pessimism              0.116    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X5Y53          FDRE (Setup_fdre_C_D)        0.029    12.724    hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]
  -------------------------------------------------------------------
                         required time                         12.724    
                         arrival time                          -8.415    
  -------------------------------------------------------------------
                         slack                                  4.309    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.443%)  route 0.322ns (69.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=872, routed)         0.565     0.906    hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y50                                                       r  hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/Q
                         net (fo=1, routed)           0.322     1.369    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[2]
    SLICE_X6Y41          SRLC32E                                      r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=872, routed)         0.833     1.203    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y41                                                       r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.029     1.174    
    SLICE_X6Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.291    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.209ns (44.422%)  route 0.261ns (55.578%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=872, routed)         0.565     0.906    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X8Y50                                                       r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.164     1.070 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[2]/Q
                         net (fo=1, routed)           0.261     1.331    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/n_0_skid_buffer_reg[2]
    SLICE_X8Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.376 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.376    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/n_0_m_payload_i[2]_i_1__0
    SLICE_X8Y49          FDRE                                         r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=872, routed)         0.835     1.205    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X8Y49                                                       r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[2]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X8Y49          FDRE (Hold_fdre_C_D)         0.120     1.296    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.164ns (35.260%)  route 0.301ns (64.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=872, routed)         0.565     0.906    hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X10Y52                                                      r  hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.301     1.371    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[1]
    SLICE_X8Y41          SRLC32E                                      r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=872, routed)         0.833     1.203    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y41                                                       r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.029     1.174    
    SLICE_X8Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.283    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.870%)  route 0.281ns (60.130%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=872, routed)         0.584     0.925    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X3Y50                                                       r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[44]/Q
                         net (fo=1, routed)           0.281     1.346    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/n_0_skid_buffer_reg[44]
    SLICE_X1Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.391 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[44]_i_1/O
                         net (fo=1, routed)           0.000     1.391    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer[44]
    SLICE_X1Y49          FDRE                                         r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=872, routed)         0.852     1.222    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X1Y49                                                       r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[44]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.107     1.300    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=872, routed)         0.565     0.906    hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y52                                                      r  hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[6]/Q
                         net (fo=1, routed)           0.054     1.101    hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/n_0_skid_buffer_reg[6]
    SLICE_X10Y52         LUT3 (Prop_lut3_I2_O)        0.045     1.146 r  hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[6]_i_1/O
                         net (fo=1, routed)           0.000     1.146    hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[6]
    SLICE_X10Y52         FDRE                                         r  hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=872, routed)         0.834     1.204    hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X10Y52                                                      r  hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
                         clock pessimism             -0.285     0.919    
    SLICE_X10Y52         FDRE (Hold_fdre_C_D)         0.121     1.040    hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=872, routed)         0.581     0.922    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X1Y53                                                       r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]/Q
                         net (fo=4, routed)           0.065     1.128    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/I3[0]
    SLICE_X0Y53          LUT6 (Prop_lut6_I0_O)        0.045     1.173 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.173    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/I19[0]
    SLICE_X0Y53          FDRE                                         r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=872, routed)         0.850     1.220    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X0Y53                                                       r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]/C
                         clock pessimism             -0.285     0.935    
    SLICE_X0Y53          FDRE (Hold_fdre_C_D)         0.121     1.056    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.626%)  route 0.296ns (61.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=872, routed)         0.567     0.907    hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y47                                                       r  hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[2]/Q
                         net (fo=1, routed)           0.296     1.344    hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/n_0_skid_buffer_reg[2]
    SLICE_X9Y50          LUT3 (Prop_lut3_I2_O)        0.045     1.389 r  hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[2]_i_1/O
                         net (fo=1, routed)           0.000     1.389    hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[2]
    SLICE_X9Y50          FDRE                                         r  hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=872, routed)         0.834     1.204    hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y50                                                       r  hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.091     1.266    hardware_lab1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=872, routed)         0.584     0.924    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X2Y40                                                       r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.059     1.124    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[7]
    SLICE_X2Y40          FDRE                                         r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=872, routed)         0.852     1.222    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y40                                                       r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                         clock pessimism             -0.298     0.924    
    SLICE_X2Y40          FDRE (Hold_fdre_C_D)         0.076     1.000    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=872, routed)         0.584     0.924    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X2Y40                                                       r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.062     1.127    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[8]
    SLICE_X2Y40          FDRE                                         r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=872, routed)         0.852     1.222    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y40                                                       r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                         clock pessimism             -0.298     0.924    
    SLICE_X2Y40          FDRE (Hold_fdre_C_D)         0.078     1.002    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.003    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.333%)  route 0.214ns (56.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=872, routed)         0.566     0.906    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X6Y46                                                       r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.164     1.071 r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.214     1.285    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/O2
    SLICE_X8Y50          FDRE                                         r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=872, routed)         0.834     1.204    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X8Y50                                                       r  hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[2]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X8Y50          FDRE (Hold_fdre_C_CE)       -0.016     1.159    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155     10.000  7.845  BUFGCTRL_X0Y0  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000     10.000  9.000  SLICE_X8Y54    hardware_lab1_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000     10.000  9.000  SLICE_X8Y54    hardware_lab1_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000     10.000  9.000  SLICE_X8Y54    hardware_lab1_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000     10.000  9.000  SLICE_X8Y54    hardware_lab1_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000     10.000  9.000  SLICE_X9Y53    hardware_lab1_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000     10.000  9.000  SLICE_X9Y53    hardware_lab1_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
Min Period        n/a     FDRE/C       n/a            1.000     10.000  9.000  SLICE_X14Y52   hardware_lab1_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000     10.000  9.000  SLICE_X11Y50   hardware_lab1_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000     10.000  9.000  SLICE_X9Y51    hardware_lab1_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980     5.000   4.020  SLICE_X6Y50    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980     5.000   4.020  SLICE_X6Y50    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980     5.000   4.020  SLICE_X8Y41    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980     5.000   4.020  SLICE_X8Y41    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980     5.000   4.020  SLICE_X8Y41    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980     5.000   4.020  SLICE_X8Y41    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980     5.000   4.020  SLICE_X10Y43   hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980     5.000   4.020  SLICE_X10Y43   hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980     5.000   4.020  SLICE_X10Y43   hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980     5.000   4.020  SLICE_X10Y43   hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980     5.000   4.020  SLICE_X10Y43   hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980     5.000   4.020  SLICE_X10Y43   hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980     5.000   4.020  SLICE_X8Y43    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980     5.000   4.020  SLICE_X8Y43    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980     5.000   4.020  SLICE_X8Y44    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980     5.000   4.020  SLICE_X12Y44   hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980     5.000   4.020  SLICE_X12Y44   hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980     5.000   4.020  SLICE_X10Y43   hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980     5.000   4.020  SLICE_X8Y44    hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980     5.000   4.020  SLICE_X12Y44   hardware_lab1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       34.609ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.609ns  (required time - arrival time)
  Source:                 hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_1 rise@40.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 0.890ns (20.987%)  route 3.351ns (79.013%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 42.759 - 40.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=41, routed)          1.744     3.052    hardware_lab1_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X42Y50                                                      r  hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     3.570 r  hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[6]/Q
                         net (fo=9, routed)           1.151     4.721    hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg__0[6]
    SLICE_X41Y50         LUT5 (Prop_lut5_I2_O)        0.124     4.845 r  hardware_lab1_i/VGA_SYNC_0/U0/v_count[9]_i_9/O
                         net (fo=1, routed)           0.433     5.278    hardware_lab1_i/VGA_SYNC_0/U0/n_0_v_count[9]_i_9
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124     5.402 r  hardware_lab1_i/VGA_SYNC_0/U0/v_count[9]_i_4/O
                         net (fo=1, routed)           0.623     6.025    hardware_lab1_i/VGA_SYNC_0/U0/n_0_v_count[9]_i_4
    SLICE_X41Y49         LUT5 (Prop_lut5_I0_O)        0.124     6.149 r  hardware_lab1_i/VGA_SYNC_0/U0/v_count[9]_i_1/O
                         net (fo=10, routed)          1.144     7.293    hardware_lab1_i/VGA_SYNC_0/U0/v_count0
    SLICE_X42Y51         FDRE                                         r  hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    41.101    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.192 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=41, routed)          1.567    42.759    hardware_lab1_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X42Y51                                                      r  hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[7]/C
                         clock pessimism              0.268    43.027    
                         clock uncertainty           -0.601    42.426    
    SLICE_X42Y51         FDRE (Setup_fdre_C_R)       -0.524    41.902    hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         41.902    
                         arrival time                          -7.293    
  -------------------------------------------------------------------
                         slack                                 34.609    

Slack (MET) :             34.609ns  (required time - arrival time)
  Source:                 hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_1 rise@40.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 0.890ns (20.987%)  route 3.351ns (79.013%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 42.759 - 40.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=41, routed)          1.744     3.052    hardware_lab1_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X42Y50                                                      r  hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     3.570 r  hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[6]/Q
                         net (fo=9, routed)           1.151     4.721    hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg__0[6]
    SLICE_X41Y50         LUT5 (Prop_lut5_I2_O)        0.124     4.845 r  hardware_lab1_i/VGA_SYNC_0/U0/v_count[9]_i_9/O
                         net (fo=1, routed)           0.433     5.278    hardware_lab1_i/VGA_SYNC_0/U0/n_0_v_count[9]_i_9
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124     5.402 r  hardware_lab1_i/VGA_SYNC_0/U0/v_count[9]_i_4/O
                         net (fo=1, routed)           0.623     6.025    hardware_lab1_i/VGA_SYNC_0/U0/n_0_v_count[9]_i_4
    SLICE_X41Y49         LUT5 (Prop_lut5_I0_O)        0.124     6.149 r  hardware_lab1_i/VGA_SYNC_0/U0/v_count[9]_i_1/O
                         net (fo=10, routed)          1.144     7.293    hardware_lab1_i/VGA_SYNC_0/U0/v_count0
    SLICE_X42Y51         FDRE                                         r  hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    41.101    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.192 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=41, routed)          1.567    42.759    hardware_lab1_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X42Y51                                                      r  hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[8]/C
                         clock pessimism              0.268    43.027    
                         clock uncertainty           -0.601    42.426    
    SLICE_X42Y51         FDRE (Setup_fdre_C_R)       -0.524    41.902    hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         41.902    
                         arrival time                          -7.293    
  -------------------------------------------------------------------
                         slack                                 34.609    

Slack (MET) :             34.609ns  (required time - arrival time)
  Source:                 hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_1 rise@40.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 0.890ns (20.987%)  route 3.351ns (79.013%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 42.759 - 40.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=41, routed)          1.744     3.052    hardware_lab1_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X42Y50                                                      r  hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     3.570 r  hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[6]/Q
                         net (fo=9, routed)           1.151     4.721    hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg__0[6]
    SLICE_X41Y50         LUT5 (Prop_lut5_I2_O)        0.124     4.845 r  hardware_lab1_i/VGA_SYNC_0/U0/v_count[9]_i_9/O
                         net (fo=1, routed)           0.433     5.278    hardware_lab1_i/VGA_SYNC_0/U0/n_0_v_count[9]_i_9
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124     5.402 r  hardware_lab1_i/VGA_SYNC_0/U0/v_count[9]_i_4/O
                         net (fo=1, routed)           0.623     6.025    hardware_lab1_i/VGA_SYNC_0/U0/n_0_v_count[9]_i_4
    SLICE_X41Y49         LUT5 (Prop_lut5_I0_O)        0.124     6.149 r  hardware_lab1_i/VGA_SYNC_0/U0/v_count[9]_i_1/O
                         net (fo=10, routed)          1.144     7.293    hardware_lab1_i/VGA_SYNC_0/U0/v_count0
    SLICE_X42Y51         FDRE                                         r  hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    41.101    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.192 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=41, routed)          1.567    42.759    hardware_lab1_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X42Y51                                                      r  hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[9]/C
                         clock pessimism              0.268    43.027    
                         clock uncertainty           -0.601    42.426    
    SLICE_X42Y51         FDRE (Setup_fdre_C_R)       -0.524    41.902    hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         41.902    
                         arrival time                          -7.293    
  -------------------------------------------------------------------
                         slack                                 34.609    

Slack (MET) :             34.749ns  (required time - arrival time)
  Source:                 hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_1 rise@40.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 0.890ns (21.704%)  route 3.211ns (78.296%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 42.759 - 40.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=41, routed)          1.744     3.052    hardware_lab1_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X42Y51                                                      r  hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.518     3.570 r  hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[8]/Q
                         net (fo=7, routed)           1.149     4.719    hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg__0[8]
    SLICE_X41Y50         LUT5 (Prop_lut5_I4_O)        0.124     4.843 r  hardware_lab1_i/VGA_SYNC_0/U0/v_count[9]_i_9/O
                         net (fo=1, routed)           0.433     5.276    hardware_lab1_i/VGA_SYNC_0/U0/n_0_v_count[9]_i_9
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124     5.400 r  hardware_lab1_i/VGA_SYNC_0/U0/v_count[9]_i_4/O
                         net (fo=1, routed)           0.623     6.023    hardware_lab1_i/VGA_SYNC_0/U0/n_0_v_count[9]_i_4
    SLICE_X41Y49         LUT5 (Prop_lut5_I0_O)        0.124     6.147 r  hardware_lab1_i/VGA_SYNC_0/U0/v_count[9]_i_1/O
                         net (fo=10, routed)          1.005     7.153    hardware_lab1_i/VGA_SYNC_0/U0/v_count0
    SLICE_X42Y50         FDRE                                         r  hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    41.101    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.192 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=41, routed)          1.567    42.759    hardware_lab1_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X42Y50                                                      r  hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[0]/C
                         clock pessimism              0.268    43.027    
                         clock uncertainty           -0.601    42.426    
    SLICE_X42Y50         FDRE (Setup_fdre_C_R)       -0.524    41.902    hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         41.902    
                         arrival time                          -7.153    
  -------------------------------------------------------------------
                         slack                                 34.749    

Slack (MET) :             34.749ns  (required time - arrival time)
  Source:                 hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_1 rise@40.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 0.890ns (21.704%)  route 3.211ns (78.296%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 42.759 - 40.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=41, routed)          1.744     3.052    hardware_lab1_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X42Y51                                                      r  hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.518     3.570 r  hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[8]/Q
                         net (fo=7, routed)           1.149     4.719    hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg__0[8]
    SLICE_X41Y50         LUT5 (Prop_lut5_I4_O)        0.124     4.843 r  hardware_lab1_i/VGA_SYNC_0/U0/v_count[9]_i_9/O
                         net (fo=1, routed)           0.433     5.276    hardware_lab1_i/VGA_SYNC_0/U0/n_0_v_count[9]_i_9
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124     5.400 r  hardware_lab1_i/VGA_SYNC_0/U0/v_count[9]_i_4/O
                         net (fo=1, routed)           0.623     6.023    hardware_lab1_i/VGA_SYNC_0/U0/n_0_v_count[9]_i_4
    SLICE_X41Y49         LUT5 (Prop_lut5_I0_O)        0.124     6.147 r  hardware_lab1_i/VGA_SYNC_0/U0/v_count[9]_i_1/O
                         net (fo=10, routed)          1.005     7.153    hardware_lab1_i/VGA_SYNC_0/U0/v_count0
    SLICE_X42Y50         FDRE                                         r  hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    41.101    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.192 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=41, routed)          1.567    42.759    hardware_lab1_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X42Y50                                                      r  hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[1]/C
                         clock pessimism              0.268    43.027    
                         clock uncertainty           -0.601    42.426    
    SLICE_X42Y50         FDRE (Setup_fdre_C_R)       -0.524    41.902    hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         41.902    
                         arrival time                          -7.153    
  -------------------------------------------------------------------
                         slack                                 34.749    

Slack (MET) :             34.749ns  (required time - arrival time)
  Source:                 hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_1 rise@40.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 0.890ns (21.704%)  route 3.211ns (78.296%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 42.759 - 40.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=41, routed)          1.744     3.052    hardware_lab1_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X42Y51                                                      r  hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.518     3.570 r  hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[8]/Q
                         net (fo=7, routed)           1.149     4.719    hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg__0[8]
    SLICE_X41Y50         LUT5 (Prop_lut5_I4_O)        0.124     4.843 r  hardware_lab1_i/VGA_SYNC_0/U0/v_count[9]_i_9/O
                         net (fo=1, routed)           0.433     5.276    hardware_lab1_i/VGA_SYNC_0/U0/n_0_v_count[9]_i_9
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124     5.400 r  hardware_lab1_i/VGA_SYNC_0/U0/v_count[9]_i_4/O
                         net (fo=1, routed)           0.623     6.023    hardware_lab1_i/VGA_SYNC_0/U0/n_0_v_count[9]_i_4
    SLICE_X41Y49         LUT5 (Prop_lut5_I0_O)        0.124     6.147 r  hardware_lab1_i/VGA_SYNC_0/U0/v_count[9]_i_1/O
                         net (fo=10, routed)          1.005     7.153    hardware_lab1_i/VGA_SYNC_0/U0/v_count0
    SLICE_X42Y50         FDRE                                         r  hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    41.101    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.192 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=41, routed)          1.567    42.759    hardware_lab1_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X42Y50                                                      r  hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[5]/C
                         clock pessimism              0.268    43.027    
                         clock uncertainty           -0.601    42.426    
    SLICE_X42Y50         FDRE (Setup_fdre_C_R)       -0.524    41.902    hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         41.902    
                         arrival time                          -7.153    
  -------------------------------------------------------------------
                         slack                                 34.749    

Slack (MET) :             34.749ns  (required time - arrival time)
  Source:                 hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_1 rise@40.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 0.890ns (21.704%)  route 3.211ns (78.296%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 42.759 - 40.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=41, routed)          1.744     3.052    hardware_lab1_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X42Y51                                                      r  hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.518     3.570 r  hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[8]/Q
                         net (fo=7, routed)           1.149     4.719    hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg__0[8]
    SLICE_X41Y50         LUT5 (Prop_lut5_I4_O)        0.124     4.843 r  hardware_lab1_i/VGA_SYNC_0/U0/v_count[9]_i_9/O
                         net (fo=1, routed)           0.433     5.276    hardware_lab1_i/VGA_SYNC_0/U0/n_0_v_count[9]_i_9
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124     5.400 r  hardware_lab1_i/VGA_SYNC_0/U0/v_count[9]_i_4/O
                         net (fo=1, routed)           0.623     6.023    hardware_lab1_i/VGA_SYNC_0/U0/n_0_v_count[9]_i_4
    SLICE_X41Y49         LUT5 (Prop_lut5_I0_O)        0.124     6.147 r  hardware_lab1_i/VGA_SYNC_0/U0/v_count[9]_i_1/O
                         net (fo=10, routed)          1.005     7.153    hardware_lab1_i/VGA_SYNC_0/U0/v_count0
    SLICE_X42Y50         FDRE                                         r  hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    41.101    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.192 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=41, routed)          1.567    42.759    hardware_lab1_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X42Y50                                                      r  hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[6]/C
                         clock pessimism              0.268    43.027    
                         clock uncertainty           -0.601    42.426    
    SLICE_X42Y50         FDRE (Setup_fdre_C_R)       -0.524    41.902    hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         41.902    
                         arrival time                          -7.153    
  -------------------------------------------------------------------
                         slack                                 34.749    

Slack (MET) :             35.057ns  (required time - arrival time)
  Source:                 hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_1 rise@40.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 0.890ns (24.372%)  route 2.762ns (75.628%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 42.770 - 40.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=41, routed)          1.744     3.052    hardware_lab1_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X42Y50                                                      r  hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     3.570 r  hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[6]/Q
                         net (fo=9, routed)           1.151     4.721    hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg__0[6]
    SLICE_X41Y50         LUT5 (Prop_lut5_I2_O)        0.124     4.845 r  hardware_lab1_i/VGA_SYNC_0/U0/v_count[9]_i_9/O
                         net (fo=1, routed)           0.433     5.278    hardware_lab1_i/VGA_SYNC_0/U0/n_0_v_count[9]_i_9
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124     5.402 r  hardware_lab1_i/VGA_SYNC_0/U0/v_count[9]_i_4/O
                         net (fo=1, routed)           0.623     6.025    hardware_lab1_i/VGA_SYNC_0/U0/n_0_v_count[9]_i_4
    SLICE_X41Y49         LUT5 (Prop_lut5_I0_O)        0.124     6.149 r  hardware_lab1_i/VGA_SYNC_0/U0/v_count[9]_i_1/O
                         net (fo=10, routed)          0.555     6.704    hardware_lab1_i/VGA_SYNC_0/U0/v_count0
    SLICE_X42Y49         FDRE                                         r  hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    41.101    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.192 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=41, routed)          1.577    42.770    hardware_lab1_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X42Y49                                                      r  hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[2]/C
                         clock pessimism              0.116    42.885    
                         clock uncertainty           -0.601    42.284    
    SLICE_X42Y49         FDRE (Setup_fdre_C_R)       -0.524    41.760    hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         41.760    
                         arrival time                          -6.704    
  -------------------------------------------------------------------
                         slack                                 35.057    

Slack (MET) :             35.057ns  (required time - arrival time)
  Source:                 hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_1 rise@40.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 0.890ns (24.372%)  route 2.762ns (75.628%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 42.770 - 40.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=41, routed)          1.744     3.052    hardware_lab1_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X42Y50                                                      r  hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     3.570 r  hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[6]/Q
                         net (fo=9, routed)           1.151     4.721    hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg__0[6]
    SLICE_X41Y50         LUT5 (Prop_lut5_I2_O)        0.124     4.845 r  hardware_lab1_i/VGA_SYNC_0/U0/v_count[9]_i_9/O
                         net (fo=1, routed)           0.433     5.278    hardware_lab1_i/VGA_SYNC_0/U0/n_0_v_count[9]_i_9
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124     5.402 r  hardware_lab1_i/VGA_SYNC_0/U0/v_count[9]_i_4/O
                         net (fo=1, routed)           0.623     6.025    hardware_lab1_i/VGA_SYNC_0/U0/n_0_v_count[9]_i_4
    SLICE_X41Y49         LUT5 (Prop_lut5_I0_O)        0.124     6.149 r  hardware_lab1_i/VGA_SYNC_0/U0/v_count[9]_i_1/O
                         net (fo=10, routed)          0.555     6.704    hardware_lab1_i/VGA_SYNC_0/U0/v_count0
    SLICE_X42Y49         FDRE                                         r  hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    41.101    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.192 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=41, routed)          1.577    42.770    hardware_lab1_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X42Y49                                                      r  hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[3]/C
                         clock pessimism              0.116    42.885    
                         clock uncertainty           -0.601    42.284    
    SLICE_X42Y49         FDRE (Setup_fdre_C_R)       -0.524    41.760    hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         41.760    
                         arrival time                          -6.704    
  -------------------------------------------------------------------
                         slack                                 35.057    

Slack (MET) :             35.057ns  (required time - arrival time)
  Source:                 hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_1 rise@40.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 0.890ns (24.372%)  route 2.762ns (75.628%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 42.770 - 40.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=41, routed)          1.744     3.052    hardware_lab1_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X42Y50                                                      r  hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     3.570 r  hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[6]/Q
                         net (fo=9, routed)           1.151     4.721    hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg__0[6]
    SLICE_X41Y50         LUT5 (Prop_lut5_I2_O)        0.124     4.845 r  hardware_lab1_i/VGA_SYNC_0/U0/v_count[9]_i_9/O
                         net (fo=1, routed)           0.433     5.278    hardware_lab1_i/VGA_SYNC_0/U0/n_0_v_count[9]_i_9
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124     5.402 r  hardware_lab1_i/VGA_SYNC_0/U0/v_count[9]_i_4/O
                         net (fo=1, routed)           0.623     6.025    hardware_lab1_i/VGA_SYNC_0/U0/n_0_v_count[9]_i_4
    SLICE_X41Y49         LUT5 (Prop_lut5_I0_O)        0.124     6.149 r  hardware_lab1_i/VGA_SYNC_0/U0/v_count[9]_i_1/O
                         net (fo=10, routed)          0.555     6.704    hardware_lab1_i/VGA_SYNC_0/U0/v_count0
    SLICE_X42Y49         FDRE                                         r  hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    41.101    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.192 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=41, routed)          1.577    42.770    hardware_lab1_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X42Y49                                                      r  hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[4]/C
                         clock pessimism              0.116    42.885    
                         clock uncertainty           -0.601    42.284    
    SLICE_X42Y49         FDRE (Setup_fdre_C_R)       -0.524    41.760    hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         41.760    
                         arrival time                          -6.704    
  -------------------------------------------------------------------
                         slack                                 35.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 hardware_lab1_i/VGA_SYNC_0/U0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hardware_lab1_i/VGA_SYNC_0/U0/pixel_column_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.324%)  route 0.233ns (58.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=41, routed)          0.591     0.931    hardware_lab1_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X38Y49                                                      r  hardware_lab1_i/VGA_SYNC_0/U0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.095 r  hardware_lab1_i/VGA_SYNC_0/U0/h_count_reg[7]/Q
                         net (fo=11, routed)          0.233     1.328    hardware_lab1_i/VGA_SYNC_0/U0/h_count_reg__0[7]
    SLICE_X38Y50         FDRE                                         r  hardware_lab1_i/VGA_SYNC_0/U0/pixel_column_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=41, routed)          0.859     1.229    hardware_lab1_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X38Y50                                                      r  hardware_lab1_i/VGA_SYNC_0/U0/pixel_column_reg[7]/C
                         clock pessimism             -0.029     1.200    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.052     1.252    hardware_lab1_i/VGA_SYNC_0/U0/pixel_column_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hardware_lab1_i/VGA_SYNC_0/U0/vert_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.209ns (47.506%)  route 0.231ns (52.494%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=41, routed)          0.591     0.932    hardware_lab1_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X42Y51                                                      r  hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.164     1.096 r  hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[8]/Q
                         net (fo=7, routed)           0.231     1.327    hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg__0[8]
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.372 r  hardware_lab1_i/VGA_SYNC_0/U0/vert_sync_i_1/O
                         net (fo=1, routed)           0.000     1.372    hardware_lab1_i/VGA_SYNC_0/U0/n_0_vert_sync_i_1
    SLICE_X41Y49         FDRE                                         r  hardware_lab1_i/VGA_SYNC_0/U0/vert_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=41, routed)          0.862     1.232    hardware_lab1_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X41Y49                                                      r  hardware_lab1_i/VGA_SYNC_0/U0/vert_sync_reg/C
                         clock pessimism             -0.029     1.203    
    SLICE_X41Y49         FDRE (Hold_fdre_C_D)         0.092     1.295    hardware_lab1_i/VGA_SYNC_0/U0/vert_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 hardware_lab1_i/VGA_SYNC_0/U0/vert_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hardware_lab1_i/VGA_SYNC_0/U0/vga_vs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=41, routed)          0.593     0.934    hardware_lab1_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X41Y49                                                      r  hardware_lab1_i/VGA_SYNC_0/U0/vert_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.075 r  hardware_lab1_i/VGA_SYNC_0/U0/vert_sync_reg/Q
                         net (fo=1, routed)           0.101     1.176    hardware_lab1_i/VGA_SYNC_0/U0/vert_sync
    SLICE_X43Y49         FDRE                                         r  hardware_lab1_i/VGA_SYNC_0/U0/vga_vs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=41, routed)          0.862     1.232    hardware_lab1_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X43Y49                                                      r  hardware_lab1_i/VGA_SYNC_0/U0/vga_vs_reg/C
                         clock pessimism             -0.282     0.950    
    SLICE_X43Y49         FDRE (Hold_fdre_C_D)         0.070     1.020    hardware_lab1_i/VGA_SYNC_0/U0/vga_vs_reg
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 hardware_lab1_i/VGA_SYNC_0/U0/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hardware_lab1_i/VGA_SYNC_0/U0/pixel_column_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.890%)  route 0.335ns (67.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=41, routed)          0.591     0.931    hardware_lab1_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X38Y49                                                      r  hardware_lab1_i/VGA_SYNC_0/U0/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.095 r  hardware_lab1_i/VGA_SYNC_0/U0/h_count_reg[9]/Q
                         net (fo=7, routed)           0.335     1.430    hardware_lab1_i/VGA_SYNC_0/U0/h_count_reg__0[9]
    SLICE_X38Y50         FDRE                                         r  hardware_lab1_i/VGA_SYNC_0/U0/pixel_column_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=41, routed)          0.859     1.229    hardware_lab1_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X38Y50                                                      r  hardware_lab1_i/VGA_SYNC_0/U0/pixel_column_reg[9]/C
                         clock pessimism             -0.029     1.200    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.063     1.263    hardware_lab1_i/VGA_SYNC_0/U0/pixel_column_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 hardware_lab1_i/VGA_SYNC_0/U0/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hardware_lab1_i/VGA_SYNC_0/U0/pixel_column_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.164ns (32.404%)  route 0.342ns (67.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=41, routed)          0.591     0.931    hardware_lab1_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X38Y49                                                      r  hardware_lab1_i/VGA_SYNC_0/U0/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.095 r  hardware_lab1_i/VGA_SYNC_0/U0/h_count_reg[8]/Q
                         net (fo=9, routed)           0.342     1.438    hardware_lab1_i/VGA_SYNC_0/U0/h_count_reg__0[8]
    SLICE_X38Y50         FDRE                                         r  hardware_lab1_i/VGA_SYNC_0/U0/pixel_column_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=41, routed)          0.859     1.229    hardware_lab1_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X38Y50                                                      r  hardware_lab1_i/VGA_SYNC_0/U0/pixel_column_reg[8]/C
                         clock pessimism             -0.029     1.200    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.063     1.263    hardware_lab1_i/VGA_SYNC_0/U0/pixel_column_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 hardware_lab1_i/VGA_SYNC_0/U0/video_on_v_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hardware_lab1_i/VGA_SYNC_0/U0/blue_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.120%)  route 0.140ns (42.880%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=41, routed)          0.591     0.932    hardware_lab1_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X41Y51                                                      r  hardware_lab1_i/VGA_SYNC_0/U0/video_on_v_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  hardware_lab1_i/VGA_SYNC_0/U0/video_on_v_reg/Q
                         net (fo=3, routed)           0.140     1.212    hardware_lab1_i/VGA_SYNC_0/U0/video_on_v
    SLICE_X42Y52         LUT2 (Prop_lut2_I0_O)        0.045     1.257 r  hardware_lab1_i/VGA_SYNC_0/U0/blue_out_i_1/O
                         net (fo=1, routed)           0.000     1.257    hardware_lab1_i/VGA_SYNC_0/U0/blue_out0
    SLICE_X42Y52         FDRE                                         r  hardware_lab1_i/VGA_SYNC_0/U0/blue_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=41, routed)          0.861     1.231    hardware_lab1_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X42Y52                                                      r  hardware_lab1_i/VGA_SYNC_0/U0/blue_out_reg/C
                         clock pessimism             -0.283     0.948    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.120     1.068    hardware_lab1_i/VGA_SYNC_0/U0/blue_out_reg
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.246ns (41.792%)  route 0.343ns (58.208%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=41, routed)          0.593     0.934    hardware_lab1_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X42Y49                                                      r  hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.148     1.082 r  hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[3]/Q
                         net (fo=8, routed)           0.343     1.424    hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg__0[3]
    SLICE_X42Y50         LUT6 (Prop_lut6_I1_O)        0.098     1.522 r  hardware_lab1_i/VGA_SYNC_0/U0/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.522    hardware_lab1_i/VGA_SYNC_0/U0/plusOp__0[5]
    SLICE_X42Y50         FDRE                                         r  hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=41, routed)          0.861     1.231    hardware_lab1_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X42Y50                                                      r  hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[5]/C
                         clock pessimism             -0.029     1.202    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.121     1.323    hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 hardware_lab1_i/VGA_SYNC_0/U0/green_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hardware_lab1_i/VGA_SYNC_0/U0/vga_g_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=41, routed)          0.591     0.932    hardware_lab1_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X42Y52                                                      r  hardware_lab1_i/VGA_SYNC_0/U0/green_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.164     1.096 r  hardware_lab1_i/VGA_SYNC_0/U0/green_out_reg/Q
                         net (fo=1, routed)           0.116     1.212    hardware_lab1_i/VGA_SYNC_0/U0/green_out
    SLICE_X43Y52         FDRE                                         r  hardware_lab1_i/VGA_SYNC_0/U0/vga_g_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=41, routed)          0.861     1.231    hardware_lab1_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X43Y52                                                      r  hardware_lab1_i/VGA_SYNC_0/U0/vga_g_reg[0]/C
                         clock pessimism             -0.286     0.945    
    SLICE_X43Y52         FDRE (Hold_fdre_C_D)         0.066     1.011    hardware_lab1_i/VGA_SYNC_0/U0/vga_g_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 hardware_lab1_i/VGA_SYNC_0/U0/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hardware_lab1_i/VGA_SYNC_0/U0/h_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.990%)  route 0.129ns (41.010%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=41, routed)          0.591     0.931    hardware_lab1_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X39Y49                                                      r  hardware_lab1_i/VGA_SYNC_0/U0/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  hardware_lab1_i/VGA_SYNC_0/U0/h_count_reg[4]/Q
                         net (fo=9, routed)           0.129     1.202    hardware_lab1_i/VGA_SYNC_0/U0/h_count_reg__0[4]
    SLICE_X37Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.247 r  hardware_lab1_i/VGA_SYNC_0/U0/h_count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.247    hardware_lab1_i/VGA_SYNC_0/U0/plusOp[6]
    SLICE_X37Y49         FDRE                                         r  hardware_lab1_i/VGA_SYNC_0/U0/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=41, routed)          0.860     1.230    hardware_lab1_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X37Y49                                                      r  hardware_lab1_i/VGA_SYNC_0/U0/h_count_reg[6]/C
                         clock pessimism             -0.283     0.947    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.092     1.039    hardware_lab1_i/VGA_SYNC_0/U0/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.894%)  route 0.087ns (26.106%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=41, routed)          0.591     0.932    hardware_lab1_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X42Y50                                                      r  hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.148     1.080 r  hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[1]/Q
                         net (fo=11, routed)          0.087     1.167    hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg__0[1]
    SLICE_X42Y50         LUT6 (Prop_lut6_I3_O)        0.098     1.265 r  hardware_lab1_i/VGA_SYNC_0/U0/v_count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.265    hardware_lab1_i/VGA_SYNC_0/U0/plusOp__0[6]
    SLICE_X42Y50         FDRE                                         r  hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=41, routed)          0.861     1.231    hardware_lab1_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X42Y50                                                      r  hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[6]/C
                         clock pessimism             -0.299     0.932    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.121     1.053    hardware_lab1_i/VGA_SYNC_0/U0/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform:           { 0 20 }
Period:             40.000
Sources:            { hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155     40.000  37.845  BUFGCTRL_X0Y1  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000     40.000  39.000  SLICE_X42Y52   hardware_lab1_i/VGA_SYNC_0/U0/blue_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000     40.000  39.000  SLICE_X42Y52   hardware_lab1_i/VGA_SYNC_0/U0/green_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000     40.000  39.000  SLICE_X37Y49   hardware_lab1_i/VGA_SYNC_0/U0/h_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000     40.000  39.000  SLICE_X37Y49   hardware_lab1_i/VGA_SYNC_0/U0/h_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000     40.000  39.000  SLICE_X39Y49   hardware_lab1_i/VGA_SYNC_0/U0/h_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000     40.000  39.000  SLICE_X37Y49   hardware_lab1_i/VGA_SYNC_0/U0/h_count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000     40.000  39.000  SLICE_X39Y49   hardware_lab1_i/VGA_SYNC_0/U0/h_count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000     40.000  39.000  SLICE_X39Y49   hardware_lab1_i/VGA_SYNC_0/U0/h_count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000     40.000  39.000  SLICE_X37Y49   hardware_lab1_i/VGA_SYNC_0/U0/h_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500     20.000  19.500  SLICE_X42Y52   hardware_lab1_i/VGA_SYNC_0/U0/blue_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500     20.000  19.500  SLICE_X42Y52   hardware_lab1_i/VGA_SYNC_0/U0/blue_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500     20.000  19.500  SLICE_X42Y52   hardware_lab1_i/VGA_SYNC_0/U0/green_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500     20.000  19.500  SLICE_X42Y52   hardware_lab1_i/VGA_SYNC_0/U0/green_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500     20.000  19.500  SLICE_X37Y49   hardware_lab1_i/VGA_SYNC_0/U0/h_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500     20.000  19.500  SLICE_X37Y49   hardware_lab1_i/VGA_SYNC_0/U0/h_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500     20.000  19.500  SLICE_X39Y49   hardware_lab1_i/VGA_SYNC_0/U0/h_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500     20.000  19.500  SLICE_X37Y49   hardware_lab1_i/VGA_SYNC_0/U0/h_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500     20.000  19.500  SLICE_X39Y49   hardware_lab1_i/VGA_SYNC_0/U0/h_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500     20.000  19.500  SLICE_X39Y49   hardware_lab1_i/VGA_SYNC_0/U0/h_count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500     20.000  19.500  SLICE_X37Y49   hardware_lab1_i/VGA_SYNC_0/U0/h_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500     20.000  19.500  SLICE_X37Y49   hardware_lab1_i/VGA_SYNC_0/U0/h_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500     20.000  19.500  SLICE_X39Y49   hardware_lab1_i/VGA_SYNC_0/U0/h_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500     20.000  19.500  SLICE_X37Y49   hardware_lab1_i/VGA_SYNC_0/U0/h_count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500     20.000  19.500  SLICE_X39Y49   hardware_lab1_i/VGA_SYNC_0/U0/h_count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500     20.000  19.500  SLICE_X39Y49   hardware_lab1_i/VGA_SYNC_0/U0/h_count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500     20.000  19.500  SLICE_X37Y49   hardware_lab1_i/VGA_SYNC_0/U0/h_count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500     20.000  19.500  SLICE_X38Y49   hardware_lab1_i/VGA_SYNC_0/U0/h_count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500     20.000  19.500  SLICE_X38Y49   hardware_lab1_i/VGA_SYNC_0/U0/h_count_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500     20.000  19.500  SLICE_X38Y49   hardware_lab1_i/VGA_SYNC_0/U0/h_count_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        5.093ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.093ns  (required time - arrival time)
  Source:                 hardware_lab1_i/xpos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_lab1_i/VGA_SYNC_0/U0/green_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        4.148ns  (logic 0.828ns (19.960%)  route 3.320ns (80.040%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 42.759 - 40.000 ) 
    Source Clock Delay      (SCD):    2.979ns = ( 32.979 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=872, routed)         1.671    32.979    hardware_lab1_i/xpos/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y50                                                      r  hardware_lab1_i/xpos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.456    33.435 r  hardware_lab1_i/xpos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=1, routed)           1.952    35.387    hardware_lab1_i/screen_object_0/cx[0]
    SLICE_X38Y50         LUT4 (Prop_lut4_I2_O)        0.124    35.511 r  hardware_lab1_i/screen_object_0/pixel_color[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.503    36.013    hardware_lab1_i/screen_object_0/n_0_pixel_color[1]_INST_0_i_2
    SLICE_X38Y50         LUT3 (Prop_lut3_I1_O)        0.124    36.137 r  hardware_lab1_i/screen_object_0/pixel_color[1]_INST_0/O
                         net (fo=2, routed)           0.866    37.003    hardware_lab1_i/VGA_SYNC_0/U0/color_in[1]
    SLICE_X42Y52         LUT3 (Prop_lut3_I0_O)        0.124    37.127 r  hardware_lab1_i/VGA_SYNC_0/U0/green_out_i_1/O
                         net (fo=1, routed)           0.000    37.127    hardware_lab1_i/VGA_SYNC_0/U0/green_out0
    SLICE_X42Y52         FDRE                                         r  hardware_lab1_i/VGA_SYNC_0/U0/green_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    41.101    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.192 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=41, routed)          1.567    42.759    hardware_lab1_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X42Y52                                                      r  hardware_lab1_i/VGA_SYNC_0/U0/green_out_reg/C
                         clock pessimism              0.000    42.759    
                         clock uncertainty           -0.619    42.139    
    SLICE_X42Y52         FDRE (Setup_fdre_C_D)        0.081    42.220    hardware_lab1_i/VGA_SYNC_0/U0/green_out_reg
  -------------------------------------------------------------------
                         required time                         42.220    
                         arrival time                         -37.127    
  -------------------------------------------------------------------
                         slack                                  5.093    

Slack (MET) :             5.137ns  (required time - arrival time)
  Source:                 hardware_lab1_i/xpos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_lab1_i/VGA_SYNC_0/U0/red_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        4.141ns  (logic 0.821ns (19.825%)  route 3.320ns (80.175%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 42.759 - 40.000 ) 
    Source Clock Delay      (SCD):    2.979ns = ( 32.979 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=872, routed)         1.671    32.979    hardware_lab1_i/xpos/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y50                                                      r  hardware_lab1_i/xpos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.456    33.435 r  hardware_lab1_i/xpos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=1, routed)           1.952    35.387    hardware_lab1_i/screen_object_0/cx[0]
    SLICE_X38Y50         LUT4 (Prop_lut4_I2_O)        0.124    35.511 r  hardware_lab1_i/screen_object_0/pixel_color[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.503    36.013    hardware_lab1_i/screen_object_0/n_0_pixel_color[1]_INST_0_i_2
    SLICE_X38Y50         LUT3 (Prop_lut3_I1_O)        0.124    36.137 r  hardware_lab1_i/screen_object_0/pixel_color[1]_INST_0/O
                         net (fo=2, routed)           0.866    37.003    hardware_lab1_i/VGA_SYNC_0/U0/color_in[2]
    SLICE_X42Y52         LUT3 (Prop_lut3_I0_O)        0.117    37.120 r  hardware_lab1_i/VGA_SYNC_0/U0/red_out_i_1/O
                         net (fo=1, routed)           0.000    37.120    hardware_lab1_i/VGA_SYNC_0/U0/red_out0
    SLICE_X42Y52         FDRE                                         r  hardware_lab1_i/VGA_SYNC_0/U0/red_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    41.101    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.192 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=41, routed)          1.567    42.759    hardware_lab1_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X42Y52                                                      r  hardware_lab1_i/VGA_SYNC_0/U0/red_out_reg/C
                         clock pessimism              0.000    42.759    
                         clock uncertainty           -0.619    42.139    
    SLICE_X42Y52         FDRE (Setup_fdre_C_D)        0.118    42.257    hardware_lab1_i/VGA_SYNC_0/U0/red_out_reg
  -------------------------------------------------------------------
                         required time                         42.257    
                         arrival time                         -37.120    
  -------------------------------------------------------------------
                         slack                                  5.137    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 hardware_lab1_i/xpos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_lab1_i/VGA_SYNC_0/U0/red_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.302ns  (logic 0.279ns (21.432%)  route 1.023ns (78.568%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=872, routed)         0.565     0.906    hardware_lab1_i/xpos/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y50                                                      r  hardware_lab1_i/xpos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  hardware_lab1_i/xpos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=1, routed)           0.583     1.630    hardware_lab1_i/screen_object_0/cx[2]
    SLICE_X38Y50         LUT4 (Prop_lut4_I1_O)        0.045     1.675 r  hardware_lab1_i/screen_object_0/pixel_color[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.122     1.796    hardware_lab1_i/screen_object_0/n_0_pixel_color[1]_INST_0_i_3
    SLICE_X38Y50         LUT3 (Prop_lut3_I2_O)        0.045     1.841 r  hardware_lab1_i/screen_object_0/pixel_color[1]_INST_0/O
                         net (fo=2, routed)           0.318     2.159    hardware_lab1_i/VGA_SYNC_0/U0/color_in[2]
    SLICE_X42Y52         LUT3 (Prop_lut3_I0_O)        0.048     2.207 r  hardware_lab1_i/VGA_SYNC_0/U0/red_out_i_1/O
                         net (fo=1, routed)           0.000     2.207    hardware_lab1_i/VGA_SYNC_0/U0/red_out0
    SLICE_X42Y52         FDRE                                         r  hardware_lab1_i/VGA_SYNC_0/U0/red_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=41, routed)          0.861     1.231    hardware_lab1_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X42Y52                                                      r  hardware_lab1_i/VGA_SYNC_0/U0/red_out_reg/C
                         clock pessimism              0.000     1.231    
                         clock uncertainty            0.619     1.850    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.131     1.981    hardware_lab1_i/VGA_SYNC_0/U0/red_out_reg
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 hardware_lab1_i/xpos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_lab1_i/VGA_SYNC_0/U0/green_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.299ns  (logic 0.276ns (21.250%)  route 1.023ns (78.750%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=872, routed)         0.565     0.906    hardware_lab1_i/xpos/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y50                                                      r  hardware_lab1_i/xpos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  hardware_lab1_i/xpos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=1, routed)           0.583     1.630    hardware_lab1_i/screen_object_0/cx[2]
    SLICE_X38Y50         LUT4 (Prop_lut4_I1_O)        0.045     1.675 r  hardware_lab1_i/screen_object_0/pixel_color[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.122     1.796    hardware_lab1_i/screen_object_0/n_0_pixel_color[1]_INST_0_i_3
    SLICE_X38Y50         LUT3 (Prop_lut3_I2_O)        0.045     1.841 r  hardware_lab1_i/screen_object_0/pixel_color[1]_INST_0/O
                         net (fo=2, routed)           0.318     2.159    hardware_lab1_i/VGA_SYNC_0/U0/color_in[1]
    SLICE_X42Y52         LUT3 (Prop_lut3_I0_O)        0.045     2.204 r  hardware_lab1_i/VGA_SYNC_0/U0/green_out_i_1/O
                         net (fo=1, routed)           0.000     2.204    hardware_lab1_i/VGA_SYNC_0/U0/green_out0
    SLICE_X42Y52         FDRE                                         r  hardware_lab1_i/VGA_SYNC_0/U0/green_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hardware_lab1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    hardware_lab1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  hardware_lab1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=41, routed)          0.861     1.231    hardware_lab1_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X42Y52                                                      r  hardware_lab1_i/VGA_SYNC_0/U0/green_out_reg/C
                         clock pessimism              0.000     1.231    
                         clock uncertainty            0.619     1.850    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.121     1.971    hardware_lab1_i/VGA_SYNC_0/U0/green_out_reg
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.233    





