// Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
// Date        : Thu Aug 11 18:41:53 2016
// Host        : jgn-tv4 running 64-bit unknown
// Command     : write_verilog -force -mode funcsim
//               /home/aom/work/Lgen/boards/nfsume/ip_catalog/sram_mig/sram_mig_sim_netlist.v
// Design      : sram_mig
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7vx690tffg1761-3
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* NotValidForBitStream *)
module sram_mig
   (sys_clk_i,
    qdriip_cq_p,
    qdriip_cq_n,
    qdriip_q,
    qdriip_k_p,
    qdriip_k_n,
    qdriip_d,
    qdriip_sa,
    qdriip_w_n,
    qdriip_r_n,
    qdriip_bw_n,
    qdriip_dll_off_n,
    app_wr_cmd0,
    app_wr_addr0,
    app_wr_data0,
    app_wr_bw_n0,
    app_rd_cmd0,
    app_rd_addr0,
    app_rd_valid0,
    app_rd_data0,
    app_wr_cmd1,
    app_wr_addr1,
    app_wr_data1,
    app_wr_bw_n1,
    app_rd_cmd1,
    app_rd_addr1,
    app_rd_valid1,
    app_rd_data1,
    clk,
    rst_clk,
    init_calib_complete,
    sys_rst);
  input sys_clk_i;
  input [0:0]qdriip_cq_p;
  input [0:0]qdriip_cq_n;
  input [35:0]qdriip_q;
  inout [0:0]qdriip_k_p;
  inout [0:0]qdriip_k_n;
  output [35:0]qdriip_d;
  output [18:0]qdriip_sa;
  output qdriip_w_n;
  output qdriip_r_n;
  output [3:0]qdriip_bw_n;
  output qdriip_dll_off_n;
  input app_wr_cmd0;
  input [18:0]app_wr_addr0;
  input [143:0]app_wr_data0;
  input [15:0]app_wr_bw_n0;
  input app_rd_cmd0;
  input [18:0]app_rd_addr0;
  output app_rd_valid0;
  output [143:0]app_rd_data0;
  input app_wr_cmd1;
  input [18:0]app_wr_addr1;
  input [71:0]app_wr_data1;
  input [7:0]app_wr_bw_n1;
  input app_rd_cmd1;
  input [18:0]app_rd_addr1;
  output app_rd_valid1;
  output [71:0]app_rd_data1;
  output clk;
  output rst_clk;
  output init_calib_complete;
  input sys_rst;

  wire [18:0]app_rd_addr0;
  wire app_rd_cmd0;
  wire [143:0]app_rd_data0;
  wire app_rd_valid0;
  wire app_rd_valid1;
  wire [18:0]app_wr_addr0;
  wire [15:0]app_wr_bw_n0;
  wire app_wr_cmd0;
  wire app_wr_cmd1;
  wire [143:0]app_wr_data0;
  wire clk;
  wire init_calib_complete;
  wire [3:0]qdriip_bw_n;
  (* IBUF_LOW_PWR *) wire [0:0]qdriip_cq_n;
  (* IBUF_LOW_PWR *) wire [0:0]qdriip_cq_p;
  wire [35:0]qdriip_d;
  wire qdriip_dll_off_n;
  (* DIFF_TERM = 0 *) (* IBUF_LOW_PWR *) wire [0:0]qdriip_k_n;
  (* DIFF_TERM = 0 *) (* IBUF_LOW_PWR *) wire [0:0]qdriip_k_p;
  (* IBUF_LOW_PWR *) wire [35:0]qdriip_q;
  wire qdriip_r_n;
  wire [18:0]qdriip_sa;
  wire qdriip_w_n;
  wire rst_clk;
  (* IBUF_LOW_PWR = 0 *) wire sys_clk_i;
  wire sys_rst;
  wire \u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/iserdes_clk ;
  wire \u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_B.qdr_rld_byte_lane_B/iserdes_clk ;
  wire \u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clk ;
  wire \u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clk ;

  assign app_rd_data1[71:0] = app_rd_data0[71:0];
  sram_migsram_mig_mig u_sram_mig_mig
       (.SR(rst_clk),
        .app_rd_addr0(app_rd_addr0),
        .app_rd_cmd0(app_rd_cmd0),
        .app_rd_data0(app_rd_data0),
        .app_rd_valid0(app_rd_valid0),
        .app_rd_valid1(app_rd_valid1),
        .app_wr_addr0(app_wr_addr0),
        .app_wr_bw_n0(app_wr_bw_n0),
        .app_wr_cmd0(app_wr_cmd0),
        .app_wr_cmd1(app_wr_cmd1),
        .app_wr_data0(app_wr_data0),
        .clk(clk),
        .init_calib_complete(init_calib_complete),
        .iserdes_clk(\u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/iserdes_clk ),
        .iserdes_clk_0(\u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_B.qdr_rld_byte_lane_B/iserdes_clk ),
        .iserdes_clk_1(\u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clk ),
        .iserdes_clk_2(\u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clk ),
        .qdriip_bw_n(qdriip_bw_n),
        .qdriip_cq_n(qdriip_cq_n),
        .qdriip_cq_p(qdriip_cq_p),
        .qdriip_d(qdriip_d),
        .qdriip_dll_off_n(qdriip_dll_off_n),
        .qdriip_k_n(qdriip_k_n),
        .qdriip_k_p(qdriip_k_p),
        .qdriip_q(qdriip_q),
        .qdriip_r_n(qdriip_r_n),
        .qdriip_sa(qdriip_sa),
        .qdriip_w_n(qdriip_w_n),
        .skewd_iserdes_clkb(\u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/iserdes_clk ),
        .skewd_iserdes_clkb_3(\u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_B.qdr_rld_byte_lane_B/iserdes_clk ),
        .skewd_iserdes_clkb_4(\u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clk ),
        .skewd_iserdes_clkb_5(\u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clk ),
        .sys_clk_i(sys_clk_i),
        .sys_rst(sys_rst));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_clk_ibuf" *) 
module sram_migmig_7series_v2_4_clk_ibuf
   (mmcm_clk,
    sys_clk_i);
  output mmcm_clk;
  input sys_clk_i;

  wire sys_clk_i;
  (* RTL_KEEP = "true" *) (* syn_keep = "1" *) wire sys_clk_ibufg;

  assign mmcm_clk = sys_clk_ibufg;
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* XILINX_LEGACY_PRIM = "IBUFG" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \se_input_clk.u_ibufg_sys_clk 
       (.I(sys_clk_i),
        .O(sys_clk_ibufg));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_infrastructure" *) 
module sram_migmig_7series_v2_4_infrastructure
   (\rst_phaser_ref_sync_r_reg[0]_0 ,
    psdone,
    CLK,
    mmcm_ps_clk,
    freq_refclk,
    mem_refclk,
    sync_pulse,
    rstdiv0_sync_r1,
    poc_sample_pd,
    rst_sync_r1,
    SS,
    \wait_cnt_reg[0] ,
    \rd_ptr_reg[0] ,
    \my_empty_reg[1] ,
    \wait_cnt_reg[0]_0 ,
    rst_r_reg,
    Q,
    pll_locked,
    E,
    clk_ref_in,
    sys_rst,
    \rst_phaser_ref_sync_r_reg[12]_0 ,
    iodelay_ctrl_rdy);
  output \rst_phaser_ref_sync_r_reg[0]_0 ;
  output psdone;
  output CLK;
  output mmcm_ps_clk;
  output freq_refclk;
  output mem_refclk;
  output sync_pulse;
  output rstdiv0_sync_r1;
  output poc_sample_pd;
  output rst_sync_r1;
  output [0:0]SS;
  output \wait_cnt_reg[0] ;
  output \rd_ptr_reg[0] ;
  output \my_empty_reg[1] ;
  output \wait_cnt_reg[0]_0 ;
  output rst_r_reg;
  output [0:0]Q;
  output pll_locked;
  input [0:0]E;
  input clk_ref_in;
  input sys_rst;
  input \rst_phaser_ref_sync_r_reg[12]_0 ;
  input [0:0]iodelay_ctrl_rdy;

  wire CLK;
  wire [0:0]E;
  wire [0:0]Q;
  wire RST0;
  wire [0:0]SS;
  wire clk_pll_i;
  wire clk_ref_in;
  wire first_rising_ps_clk_ns;
  wire first_rising_ps_clk_r;
  wire freq_refclk;
  wire inv_poc_sample_r;
  wire inv_poc_sample_r_i_1_n_0;
  wire inv_poc_sample_r_i_2_n_0;
  wire [0:0]iodelay_ctrl_rdy;
  wire mem_refclk;
  wire mmcm_hi0_ns;
  wire mmcm_hi0_r;
  wire mmcm_ps_clk;
  wire mmcm_ps_clk_bufg_in;
  wire \my_empty_reg[1] ;
  wire [7:0]p_0_in;
  wire pll_clk3;
  wire pll_clk3_out;
  wire pll_clkfbout;
  wire pll_locked;
  wire pll_locked_i;
  wire poc_sample_pd;
  wire poc_sample_pd_ns;
  wire psdone;
  wire qcntr_ns;
  wire \qcntr_r[5]_i_1_n_0 ;
  wire \qcntr_r[7]_i_3_n_0 ;
  wire [7:0]qcntr_r_reg__0;
  wire \rd_ptr_reg[0] ;
  wire [11:0]rst_phaser_ref_sync_r;
  wire \rst_phaser_ref_sync_r_reg[0]_0 ;
  wire \rst_phaser_ref_sync_r_reg[12]_0 ;
  wire rst_r_reg;
  wire [11:0]rst_sync_r;
  wire rst_sync_r1;
  wire rst_tmp_phaser_ref;
  wire [11:0]rstdiv0_sync_r;
  wire rstdiv0_sync_r1;
  wire sync_pulse;
  wire sys_rst;
  wire \wait_cnt_reg[0] ;
  wire \wait_cnt_reg[0]_0 ;
  wire \NLW_gen_mmcm.mmcm_i_CLKFBOUTB_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKFBSTOPPED_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKINSTOPPED_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT0B_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT1_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT1B_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT2_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT2B_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT3_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT3B_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT4_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT5_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT6_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_DRDY_UNCONNECTED ;
  wire [15:0]\NLW_gen_mmcm.mmcm_i_DO_UNCONNECTED ;
  wire NLW_plle2_i_CLKOUT4_UNCONNECTED;
  wire NLW_plle2_i_CLKOUT5_UNCONNECTED;
  wire NLW_plle2_i_DRDY_UNCONNECTED;
  wire [15:0]NLW_plle2_i_DO_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PHY_CONTROL_INST.phy_control_i_i_1 
       (.I0(pll_locked_i),
        .I1(\rst_phaser_ref_sync_r_reg[0]_0 ),
        .O(pll_locked));
  LUT1 #(
    .INIT(2'h1)) 
    first_rising_ps_clk_r_i_1
       (.I0(rst_r_reg),
        .O(first_rising_ps_clk_ns));
  FDRE first_rising_ps_clk_r_reg
       (.C(mmcm_ps_clk),
        .CE(1'b1),
        .D(first_rising_ps_clk_ns),
        .Q(first_rising_ps_clk_r),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  MMCME2_ADV #(
    .BANDWIDTH("HIGH"),
    .CLKFBOUT_MULT_F(4.000000),
    .CLKFBOUT_PHASE(0.000000),
    .CLKFBOUT_USE_FINE_PS("FALSE"),
    .CLKIN1_PERIOD(4.000000),
    .CLKIN2_PERIOD(0.000000),
    .CLKOUT0_DIVIDE_F(8.000000),
    .CLKOUT0_DUTY_CYCLE(0.500000),
    .CLKOUT0_PHASE(0.000000),
    .CLKOUT0_USE_FINE_PS("TRUE"),
    .CLKOUT1_DIVIDE(1),
    .CLKOUT1_DUTY_CYCLE(0.500000),
    .CLKOUT1_PHASE(0.000000),
    .CLKOUT1_USE_FINE_PS("FALSE"),
    .CLKOUT2_DIVIDE(1),
    .CLKOUT2_DUTY_CYCLE(0.500000),
    .CLKOUT2_PHASE(0.000000),
    .CLKOUT2_USE_FINE_PS("FALSE"),
    .CLKOUT3_DIVIDE(1),
    .CLKOUT3_DUTY_CYCLE(0.500000),
    .CLKOUT3_PHASE(0.000000),
    .CLKOUT3_USE_FINE_PS("FALSE"),
    .CLKOUT4_CASCADE("FALSE"),
    .CLKOUT4_DIVIDE(1),
    .CLKOUT4_DUTY_CYCLE(0.500000),
    .CLKOUT4_PHASE(0.000000),
    .CLKOUT4_USE_FINE_PS("FALSE"),
    .CLKOUT5_DIVIDE(1),
    .CLKOUT5_DUTY_CYCLE(0.500000),
    .CLKOUT5_PHASE(0.000000),
    .CLKOUT5_USE_FINE_PS("FALSE"),
    .CLKOUT6_DIVIDE(1),
    .CLKOUT6_DUTY_CYCLE(0.500000),
    .CLKOUT6_PHASE(0.000000),
    .CLKOUT6_USE_FINE_PS("FALSE"),
    .COMPENSATION("BUF_IN"),
    .DIVCLK_DIVIDE(1),
    .IS_CLKINSEL_INVERTED(1'b0),
    .IS_PSEN_INVERTED(1'b0),
    .IS_PSINCDEC_INVERTED(1'b0),
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .REF_JITTER1(0.000000),
    .REF_JITTER2(0.010000),
    .SS_EN("FALSE"),
    .SS_MODE("CENTER_HIGH"),
    .SS_MOD_PERIOD(10000),
    .STARTUP_WAIT("FALSE")) 
    \gen_mmcm.mmcm_i 
       (.CLKFBIN(CLK),
        .CLKFBOUT(clk_pll_i),
        .CLKFBOUTB(\NLW_gen_mmcm.mmcm_i_CLKFBOUTB_UNCONNECTED ),
        .CLKFBSTOPPED(\NLW_gen_mmcm.mmcm_i_CLKFBSTOPPED_UNCONNECTED ),
        .CLKIN1(pll_clk3),
        .CLKIN2(1'b0),
        .CLKINSEL(1'b1),
        .CLKINSTOPPED(\NLW_gen_mmcm.mmcm_i_CLKINSTOPPED_UNCONNECTED ),
        .CLKOUT0(mmcm_ps_clk_bufg_in),
        .CLKOUT0B(\NLW_gen_mmcm.mmcm_i_CLKOUT0B_UNCONNECTED ),
        .CLKOUT1(\NLW_gen_mmcm.mmcm_i_CLKOUT1_UNCONNECTED ),
        .CLKOUT1B(\NLW_gen_mmcm.mmcm_i_CLKOUT1B_UNCONNECTED ),
        .CLKOUT2(\NLW_gen_mmcm.mmcm_i_CLKOUT2_UNCONNECTED ),
        .CLKOUT2B(\NLW_gen_mmcm.mmcm_i_CLKOUT2B_UNCONNECTED ),
        .CLKOUT3(\NLW_gen_mmcm.mmcm_i_CLKOUT3_UNCONNECTED ),
        .CLKOUT3B(\NLW_gen_mmcm.mmcm_i_CLKOUT3B_UNCONNECTED ),
        .CLKOUT4(\NLW_gen_mmcm.mmcm_i_CLKOUT4_UNCONNECTED ),
        .CLKOUT5(\NLW_gen_mmcm.mmcm_i_CLKOUT5_UNCONNECTED ),
        .CLKOUT6(\NLW_gen_mmcm.mmcm_i_CLKOUT6_UNCONNECTED ),
        .DADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(1'b0),
        .DEN(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(\NLW_gen_mmcm.mmcm_i_DO_UNCONNECTED [15:0]),
        .DRDY(\NLW_gen_mmcm.mmcm_i_DRDY_UNCONNECTED ),
        .DWE(1'b0),
        .LOCKED(\rst_phaser_ref_sync_r_reg[0]_0 ),
        .PSCLK(CLK),
        .PSDONE(psdone),
        .PSEN(E),
        .PSINCDEC(1'b1),
        .PWRDWN(1'b0),
        .RST(RST0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_mmcm.mmcm_i_i_2 
       (.I0(pll_locked_i),
        .O(RST0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG \gen_mmcm.u_bufg_mmcm_ps_clk 
       (.I(mmcm_ps_clk_bufg_in),
        .O(mmcm_ps_clk));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h4414)) 
    inv_poc_sample_r_i_1
       (.I0(rst_r_reg),
        .I1(inv_poc_sample_r),
        .I2(E),
        .I3(inv_poc_sample_r_i_2_n_0),
        .O(inv_poc_sample_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h15FFFFFF55FFFFFF)) 
    inv_poc_sample_r_i_2
       (.I0(qcntr_r_reg__0[5]),
        .I1(qcntr_r_reg__0[4]),
        .I2(qcntr_r_reg__0[3]),
        .I3(qcntr_r_reg__0[7]),
        .I4(qcntr_r_reg__0[6]),
        .I5(\qcntr_r[7]_i_3_n_0 ),
        .O(inv_poc_sample_r_i_2_n_0));
  FDRE inv_poc_sample_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(inv_poc_sample_r_i_1_n_0),
        .Q(inv_poc_sample_r),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    mmcm_hi0_r_i_1
       (.I0(first_rising_ps_clk_r),
        .I1(mmcm_hi0_r),
        .O(mmcm_hi0_ns));
  FDRE mmcm_hi0_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(mmcm_hi0_ns),
        .Q(mmcm_hi0_r),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PLLE2_ADV #(
    .BANDWIDTH("OPTIMIZED"),
    .CLKFBOUT_MULT(5),
    .CLKFBOUT_PHASE(0.000000),
    .CLKIN1_PERIOD(5.000000),
    .CLKIN2_PERIOD(0.000000),
    .CLKOUT0_DIVIDE(2),
    .CLKOUT0_DUTY_CYCLE(0.500000),
    .CLKOUT0_PHASE(45.000000),
    .CLKOUT1_DIVIDE(2),
    .CLKOUT1_DUTY_CYCLE(0.500000),
    .CLKOUT1_PHASE(0.000000),
    .CLKOUT2_DIVIDE(32),
    .CLKOUT2_DUTY_CYCLE(0.062500),
    .CLKOUT2_PHASE(9.843750),
    .CLKOUT3_DIVIDE(4),
    .CLKOUT3_DUTY_CYCLE(0.500000),
    .CLKOUT3_PHASE(0.000000),
    .CLKOUT4_DIVIDE(4),
    .CLKOUT4_DUTY_CYCLE(0.500000),
    .CLKOUT4_PHASE(168.750000),
    .CLKOUT5_DIVIDE(1),
    .CLKOUT5_DUTY_CYCLE(0.500000),
    .CLKOUT5_PHASE(0.000000),
    .COMPENSATION("INTERNAL"),
    .DIVCLK_DIVIDE(1),
    .IS_CLKINSEL_INVERTED(1'b0),
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .REF_JITTER1(0.010000),
    .REF_JITTER2(0.010000),
    .STARTUP_WAIT("FALSE")) 
    plle2_i
       (.CLKFBIN(pll_clkfbout),
        .CLKFBOUT(pll_clkfbout),
        .CLKIN1(clk_ref_in),
        .CLKIN2(1'b0),
        .CLKINSEL(1'b1),
        .CLKOUT0(freq_refclk),
        .CLKOUT1(mem_refclk),
        .CLKOUT2(sync_pulse),
        .CLKOUT3(pll_clk3_out),
        .CLKOUT4(NLW_plle2_i_CLKOUT4_UNCONNECTED),
        .CLKOUT5(NLW_plle2_i_CLKOUT5_UNCONNECTED),
        .DADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(1'b0),
        .DEN(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(NLW_plle2_i_DO_UNCONNECTED[15:0]),
        .DRDY(NLW_plle2_i_DRDY_UNCONNECTED),
        .DWE(1'b0),
        .LOCKED(pll_locked_i),
        .PWRDWN(1'b0),
        .RST(sys_rst));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hAAAA659A)) 
    poc_sample_pd_r_i_1
       (.I0(mmcm_hi0_r),
        .I1(inv_poc_sample_r_i_2_n_0),
        .I2(E),
        .I3(inv_poc_sample_r),
        .I4(rst_r_reg),
        .O(poc_sample_pd_ns));
  FDRE poc_sample_pd_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(poc_sample_pd_ns),
        .Q(poc_sample_pd),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \qcntr_r[0]_i_1 
       (.I0(qcntr_r_reg__0[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \qcntr_r[1]_i_1 
       (.I0(qcntr_r_reg__0[0]),
        .I1(qcntr_r_reg__0[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \qcntr_r[2]_i_1 
       (.I0(qcntr_r_reg__0[0]),
        .I1(qcntr_r_reg__0[1]),
        .I2(qcntr_r_reg__0[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \qcntr_r[3]_i_1 
       (.I0(qcntr_r_reg__0[3]),
        .I1(qcntr_r_reg__0[0]),
        .I2(qcntr_r_reg__0[1]),
        .I3(qcntr_r_reg__0[2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \qcntr_r[4]_i_1 
       (.I0(qcntr_r_reg__0[4]),
        .I1(qcntr_r_reg__0[2]),
        .I2(qcntr_r_reg__0[1]),
        .I3(qcntr_r_reg__0[0]),
        .I4(qcntr_r_reg__0[3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \qcntr_r[5]_i_1 
       (.I0(qcntr_r_reg__0[5]),
        .I1(qcntr_r_reg__0[2]),
        .I2(qcntr_r_reg__0[1]),
        .I3(qcntr_r_reg__0[0]),
        .I4(qcntr_r_reg__0[3]),
        .I5(qcntr_r_reg__0[4]),
        .O(\qcntr_r[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \qcntr_r[6]_i_1 
       (.I0(qcntr_r_reg__0[6]),
        .I1(qcntr_r_reg__0[4]),
        .I2(qcntr_r_reg__0[3]),
        .I3(\qcntr_r[7]_i_3_n_0 ),
        .I4(qcntr_r_reg__0[5]),
        .O(p_0_in[6]));
  LUT3 #(
    .INIT(8'hBA)) 
    \qcntr_r[7]_i_1 
       (.I0(rst_r_reg),
        .I1(inv_poc_sample_r_i_2_n_0),
        .I2(E),
        .O(qcntr_ns));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \qcntr_r[7]_i_2 
       (.I0(qcntr_r_reg__0[7]),
        .I1(qcntr_r_reg__0[5]),
        .I2(\qcntr_r[7]_i_3_n_0 ),
        .I3(qcntr_r_reg__0[3]),
        .I4(qcntr_r_reg__0[4]),
        .I5(qcntr_r_reg__0[6]),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \qcntr_r[7]_i_3 
       (.I0(qcntr_r_reg__0[2]),
        .I1(qcntr_r_reg__0[1]),
        .I2(qcntr_r_reg__0[0]),
        .O(\qcntr_r[7]_i_3_n_0 ));
  FDRE \qcntr_r_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in[0]),
        .Q(qcntr_r_reg__0[0]),
        .R(qcntr_ns));
  FDRE \qcntr_r_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in[1]),
        .Q(qcntr_r_reg__0[1]),
        .R(qcntr_ns));
  FDRE \qcntr_r_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in[2]),
        .Q(qcntr_r_reg__0[2]),
        .R(qcntr_ns));
  FDRE \qcntr_r_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in[3]),
        .Q(qcntr_r_reg__0[3]),
        .R(qcntr_ns));
  FDRE \qcntr_r_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in[4]),
        .Q(qcntr_r_reg__0[4]),
        .R(qcntr_ns));
  FDRE \qcntr_r_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(\qcntr_r[5]_i_1_n_0 ),
        .Q(qcntr_r_reg__0[5]),
        .R(qcntr_ns));
  FDRE \qcntr_r_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in[6]),
        .Q(qcntr_r_reg__0[6]),
        .R(qcntr_ns));
  FDRE \qcntr_r_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in[7]),
        .Q(qcntr_r_reg__0[7]),
        .R(qcntr_ns));
  LUT3 #(
    .INIT(8'hBF)) 
    \rst_phaser_ref_sync_r[12]_i_1 
       (.I0(sys_rst),
        .I1(\rst_phaser_ref_sync_r_reg[0]_0 ),
        .I2(iodelay_ctrl_rdy),
        .O(rst_tmp_phaser_ref));
  FDPE \rst_phaser_ref_sync_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_tmp_phaser_ref),
        .Q(rst_phaser_ref_sync_r[0]));
  FDPE \rst_phaser_ref_sync_r_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(rst_phaser_ref_sync_r[9]),
        .PRE(rst_tmp_phaser_ref),
        .Q(rst_phaser_ref_sync_r[10]));
  FDPE \rst_phaser_ref_sync_r_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(rst_phaser_ref_sync_r[10]),
        .PRE(rst_tmp_phaser_ref),
        .Q(rst_phaser_ref_sync_r[11]));
  FDPE \rst_phaser_ref_sync_r_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(rst_phaser_ref_sync_r[11]),
        .PRE(rst_tmp_phaser_ref),
        .Q(Q));
  FDPE \rst_phaser_ref_sync_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(rst_phaser_ref_sync_r[0]),
        .PRE(rst_tmp_phaser_ref),
        .Q(rst_phaser_ref_sync_r[1]));
  FDPE \rst_phaser_ref_sync_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(rst_phaser_ref_sync_r[1]),
        .PRE(rst_tmp_phaser_ref),
        .Q(rst_phaser_ref_sync_r[2]));
  FDPE \rst_phaser_ref_sync_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(rst_phaser_ref_sync_r[2]),
        .PRE(rst_tmp_phaser_ref),
        .Q(rst_phaser_ref_sync_r[3]));
  FDPE \rst_phaser_ref_sync_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(rst_phaser_ref_sync_r[3]),
        .PRE(rst_tmp_phaser_ref),
        .Q(rst_phaser_ref_sync_r[4]));
  FDPE \rst_phaser_ref_sync_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(rst_phaser_ref_sync_r[4]),
        .PRE(rst_tmp_phaser_ref),
        .Q(rst_phaser_ref_sync_r[5]));
  FDPE \rst_phaser_ref_sync_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(rst_phaser_ref_sync_r[5]),
        .PRE(rst_tmp_phaser_ref),
        .Q(rst_phaser_ref_sync_r[6]));
  FDPE \rst_phaser_ref_sync_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(rst_phaser_ref_sync_r[6]),
        .PRE(rst_tmp_phaser_ref),
        .Q(rst_phaser_ref_sync_r[7]));
  FDPE \rst_phaser_ref_sync_r_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(rst_phaser_ref_sync_r[7]),
        .PRE(rst_tmp_phaser_ref),
        .Q(rst_phaser_ref_sync_r[8]));
  FDPE \rst_phaser_ref_sync_r_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(rst_phaser_ref_sync_r[8]),
        .PRE(rst_tmp_phaser_ref),
        .Q(rst_phaser_ref_sync_r[9]));
  FDPE rst_sync_r1_reg
       (.C(mmcm_ps_clk),
        .CE(1'b1),
        .D(rst_sync_r[11]),
        .PRE(\rst_phaser_ref_sync_r_reg[12]_0 ),
        .Q(rst_sync_r1));
  FDPE \rst_sync_r_reg[0] 
       (.C(mmcm_ps_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\rst_phaser_ref_sync_r_reg[12]_0 ),
        .Q(rst_sync_r[0]));
  FDPE \rst_sync_r_reg[10] 
       (.C(mmcm_ps_clk),
        .CE(1'b1),
        .D(rst_sync_r[9]),
        .PRE(\rst_phaser_ref_sync_r_reg[12]_0 ),
        .Q(rst_sync_r[10]));
  FDPE \rst_sync_r_reg[11] 
       (.C(mmcm_ps_clk),
        .CE(1'b1),
        .D(rst_sync_r[10]),
        .PRE(\rst_phaser_ref_sync_r_reg[12]_0 ),
        .Q(rst_sync_r[11]));
  FDPE \rst_sync_r_reg[1] 
       (.C(mmcm_ps_clk),
        .CE(1'b1),
        .D(rst_sync_r[0]),
        .PRE(\rst_phaser_ref_sync_r_reg[12]_0 ),
        .Q(rst_sync_r[1]));
  FDPE \rst_sync_r_reg[2] 
       (.C(mmcm_ps_clk),
        .CE(1'b1),
        .D(rst_sync_r[1]),
        .PRE(\rst_phaser_ref_sync_r_reg[12]_0 ),
        .Q(rst_sync_r[2]));
  FDPE \rst_sync_r_reg[3] 
       (.C(mmcm_ps_clk),
        .CE(1'b1),
        .D(rst_sync_r[2]),
        .PRE(\rst_phaser_ref_sync_r_reg[12]_0 ),
        .Q(rst_sync_r[3]));
  FDPE \rst_sync_r_reg[4] 
       (.C(mmcm_ps_clk),
        .CE(1'b1),
        .D(rst_sync_r[3]),
        .PRE(\rst_phaser_ref_sync_r_reg[12]_0 ),
        .Q(rst_sync_r[4]));
  FDPE \rst_sync_r_reg[5] 
       (.C(mmcm_ps_clk),
        .CE(1'b1),
        .D(rst_sync_r[4]),
        .PRE(\rst_phaser_ref_sync_r_reg[12]_0 ),
        .Q(rst_sync_r[5]));
  FDPE \rst_sync_r_reg[6] 
       (.C(mmcm_ps_clk),
        .CE(1'b1),
        .D(rst_sync_r[5]),
        .PRE(\rst_phaser_ref_sync_r_reg[12]_0 ),
        .Q(rst_sync_r[6]));
  FDPE \rst_sync_r_reg[7] 
       (.C(mmcm_ps_clk),
        .CE(1'b1),
        .D(rst_sync_r[6]),
        .PRE(\rst_phaser_ref_sync_r_reg[12]_0 ),
        .Q(rst_sync_r[7]));
  FDPE \rst_sync_r_reg[8] 
       (.C(mmcm_ps_clk),
        .CE(1'b1),
        .D(rst_sync_r[7]),
        .PRE(\rst_phaser_ref_sync_r_reg[12]_0 ),
        .Q(rst_sync_r[8]));
  FDPE \rst_sync_r_reg[9] 
       (.C(mmcm_ps_clk),
        .CE(1'b1),
        .D(rst_sync_r[8]),
        .PRE(\rst_phaser_ref_sync_r_reg[12]_0 ),
        .Q(rst_sync_r[9]));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(\rst_phaser_ref_sync_r_reg[12]_0 ),
        .Q(rstdiv0_sync_r1));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(\rst_phaser_ref_sync_r_reg[12]_0 ),
        .Q(SS));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__0
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(\rst_phaser_ref_sync_r_reg[12]_0 ),
        .Q(\wait_cnt_reg[0] ));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__1
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(\rst_phaser_ref_sync_r_reg[12]_0 ),
        .Q(\rd_ptr_reg[0] ));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__2
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(\rst_phaser_ref_sync_r_reg[12]_0 ),
        .Q(\my_empty_reg[1] ));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__3
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(\rst_phaser_ref_sync_r_reg[12]_0 ),
        .Q(\wait_cnt_reg[0]_0 ));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__4
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(\rst_phaser_ref_sync_r_reg[12]_0 ),
        .Q(rst_r_reg));
  FDPE \rstdiv0_sync_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\rst_phaser_ref_sync_r_reg[12]_0 ),
        .Q(rstdiv0_sync_r[0]));
  FDPE \rstdiv0_sync_r_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[9]),
        .PRE(\rst_phaser_ref_sync_r_reg[12]_0 ),
        .Q(rstdiv0_sync_r[10]));
  FDPE \rstdiv0_sync_r_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[10]),
        .PRE(\rst_phaser_ref_sync_r_reg[12]_0 ),
        .Q(rstdiv0_sync_r[11]));
  FDPE \rstdiv0_sync_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[0]),
        .PRE(\rst_phaser_ref_sync_r_reg[12]_0 ),
        .Q(rstdiv0_sync_r[1]));
  FDPE \rstdiv0_sync_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[1]),
        .PRE(\rst_phaser_ref_sync_r_reg[12]_0 ),
        .Q(rstdiv0_sync_r[2]));
  FDPE \rstdiv0_sync_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[2]),
        .PRE(\rst_phaser_ref_sync_r_reg[12]_0 ),
        .Q(rstdiv0_sync_r[3]));
  FDPE \rstdiv0_sync_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[3]),
        .PRE(\rst_phaser_ref_sync_r_reg[12]_0 ),
        .Q(rstdiv0_sync_r[4]));
  FDPE \rstdiv0_sync_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[4]),
        .PRE(\rst_phaser_ref_sync_r_reg[12]_0 ),
        .Q(rstdiv0_sync_r[5]));
  FDPE \rstdiv0_sync_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[5]),
        .PRE(\rst_phaser_ref_sync_r_reg[12]_0 ),
        .Q(rstdiv0_sync_r[6]));
  FDPE \rstdiv0_sync_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[6]),
        .PRE(\rst_phaser_ref_sync_r_reg[12]_0 ),
        .Q(rstdiv0_sync_r[7]));
  FDPE \rstdiv0_sync_r_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[7]),
        .PRE(\rst_phaser_ref_sync_r_reg[12]_0 ),
        .Q(rstdiv0_sync_r[8]));
  FDPE \rstdiv0_sync_r_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[8]),
        .PRE(\rst_phaser_ref_sync_r_reg[12]_0 ),
        .Q(rstdiv0_sync_r[9]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG u_bufg_clkdiv0
       (.I(clk_pll_i),
        .O(CLK));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFH u_bufh_pll_clk3
       (.I(pll_clk3_out),
        .O(pll_clk3));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_iodelay_ctrl" *) 
module sram_migmig_7series_v2_4_iodelay_ctrl
   (iodelay_ctrl_rdy,
    clk_ref_in,
    sys_rst);
  output [0:0]iodelay_ctrl_rdy;
  input clk_ref_in;
  input sys_rst;

  wire \clk_ref_200.u_bufg_clk_ref_n_0 ;
  wire clk_ref_in;
  wire [0:0]iodelay_ctrl_rdy;
  wire [0:0]rst_ref;
  wire \rst_ref_sync_r_reg_n_0_[0][0] ;
  wire \rst_ref_sync_r_reg_n_0_[0][10] ;
  wire \rst_ref_sync_r_reg_n_0_[0][11] ;
  wire \rst_ref_sync_r_reg_n_0_[0][12] ;
  wire \rst_ref_sync_r_reg_n_0_[0][13] ;
  wire \rst_ref_sync_r_reg_n_0_[0][1] ;
  wire \rst_ref_sync_r_reg_n_0_[0][2] ;
  wire \rst_ref_sync_r_reg_n_0_[0][3] ;
  wire \rst_ref_sync_r_reg_n_0_[0][4] ;
  wire \rst_ref_sync_r_reg_n_0_[0][5] ;
  wire \rst_ref_sync_r_reg_n_0_[0][6] ;
  wire \rst_ref_sync_r_reg_n_0_[0][7] ;
  wire \rst_ref_sync_r_reg_n_0_[0][8] ;
  wire \rst_ref_sync_r_reg_n_0_[0][9] ;
  wire sys_rst;

  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG \clk_ref_200.u_bufg_clk_ref 
       (.I(clk_ref_in),
        .O(\clk_ref_200.u_bufg_clk_ref_n_0 ));
  FDPE \rst_ref_sync_r_reg[0][0] 
       (.C(\clk_ref_200.u_bufg_clk_ref_n_0 ),
        .CE(1'b1),
        .D(1'b0),
        .PRE(sys_rst),
        .Q(\rst_ref_sync_r_reg_n_0_[0][0] ));
  FDPE \rst_ref_sync_r_reg[0][10] 
       (.C(\clk_ref_200.u_bufg_clk_ref_n_0 ),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][9] ),
        .PRE(sys_rst),
        .Q(\rst_ref_sync_r_reg_n_0_[0][10] ));
  FDPE \rst_ref_sync_r_reg[0][11] 
       (.C(\clk_ref_200.u_bufg_clk_ref_n_0 ),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][10] ),
        .PRE(sys_rst),
        .Q(\rst_ref_sync_r_reg_n_0_[0][11] ));
  FDPE \rst_ref_sync_r_reg[0][12] 
       (.C(\clk_ref_200.u_bufg_clk_ref_n_0 ),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][11] ),
        .PRE(sys_rst),
        .Q(\rst_ref_sync_r_reg_n_0_[0][12] ));
  FDPE \rst_ref_sync_r_reg[0][13] 
       (.C(\clk_ref_200.u_bufg_clk_ref_n_0 ),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][12] ),
        .PRE(sys_rst),
        .Q(\rst_ref_sync_r_reg_n_0_[0][13] ));
  FDPE \rst_ref_sync_r_reg[0][14] 
       (.C(\clk_ref_200.u_bufg_clk_ref_n_0 ),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][13] ),
        .PRE(sys_rst),
        .Q(rst_ref));
  FDPE \rst_ref_sync_r_reg[0][1] 
       (.C(\clk_ref_200.u_bufg_clk_ref_n_0 ),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][0] ),
        .PRE(sys_rst),
        .Q(\rst_ref_sync_r_reg_n_0_[0][1] ));
  FDPE \rst_ref_sync_r_reg[0][2] 
       (.C(\clk_ref_200.u_bufg_clk_ref_n_0 ),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][1] ),
        .PRE(sys_rst),
        .Q(\rst_ref_sync_r_reg_n_0_[0][2] ));
  FDPE \rst_ref_sync_r_reg[0][3] 
       (.C(\clk_ref_200.u_bufg_clk_ref_n_0 ),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][2] ),
        .PRE(sys_rst),
        .Q(\rst_ref_sync_r_reg_n_0_[0][3] ));
  FDPE \rst_ref_sync_r_reg[0][4] 
       (.C(\clk_ref_200.u_bufg_clk_ref_n_0 ),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][3] ),
        .PRE(sys_rst),
        .Q(\rst_ref_sync_r_reg_n_0_[0][4] ));
  FDPE \rst_ref_sync_r_reg[0][5] 
       (.C(\clk_ref_200.u_bufg_clk_ref_n_0 ),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][4] ),
        .PRE(sys_rst),
        .Q(\rst_ref_sync_r_reg_n_0_[0][5] ));
  FDPE \rst_ref_sync_r_reg[0][6] 
       (.C(\clk_ref_200.u_bufg_clk_ref_n_0 ),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][5] ),
        .PRE(sys_rst),
        .Q(\rst_ref_sync_r_reg_n_0_[0][6] ));
  FDPE \rst_ref_sync_r_reg[0][7] 
       (.C(\clk_ref_200.u_bufg_clk_ref_n_0 ),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][6] ),
        .PRE(sys_rst),
        .Q(\rst_ref_sync_r_reg_n_0_[0][7] ));
  FDPE \rst_ref_sync_r_reg[0][8] 
       (.C(\clk_ref_200.u_bufg_clk_ref_n_0 ),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][7] ),
        .PRE(sys_rst),
        .Q(\rst_ref_sync_r_reg_n_0_[0][8] ));
  FDPE \rst_ref_sync_r_reg[0][9] 
       (.C(\clk_ref_200.u_bufg_clk_ref_n_0 ),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][8] ),
        .PRE(sys_rst),
        .Q(\rst_ref_sync_r_reg_n_0_[0][9] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "SRAM_MIG_IODELAY_MIG0" *) 
  IDELAYCTRL #(
    .SIM_DEVICE("7SERIES")) 
    u_idelayctrl_200
       (.RDY(iodelay_ctrl_rdy),
        .REFCLK(\clk_ref_200.u_bufg_clk_ref_n_0 ),
        .RST(rst_ref));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_poc_edge_store" *) 
module sram_migmig_7series_v2_4_poc_edge_store
   (D,
    Q,
    \rise_trail_center_offset_r_reg[4] ,
    \rise_trail_center_offset_r_reg[4]_0 ,
    E,
    \tap_r_reg[6] ,
    CLK,
    ktap_at_right_edge_r_reg,
    \tap_r_reg[4] );
  output [4:0]D;
  output [2:0]Q;
  output [4:0]\rise_trail_center_offset_r_reg[4] ;
  output [2:0]\rise_trail_center_offset_r_reg[4]_0 ;
  input [0:0]E;
  input [6:0]\tap_r_reg[6] ;
  input CLK;
  input [0:0]ktap_at_right_edge_r_reg;
  input [6:0]\tap_r_reg[4] ;

  wire CLK;
  wire [4:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]ktap_at_right_edge_r_reg;
  wire [4:0]\rise_trail_center_offset_r_reg[4] ;
  wire [2:0]\rise_trail_center_offset_r_reg[4]_0 ;
  wire [6:0]\tap_r_reg[4] ;
  wire [6:0]\tap_r_reg[6] ;

  LUT3 #(
    .INIT(8'h4C)) 
    \rise_lead_center_offset_r[4]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(D[4]));
  FDRE \rise_lead_r_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(\tap_r_reg[6] [0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE \rise_lead_r_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(\tap_r_reg[6] [1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE \rise_lead_r_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(\tap_r_reg[6] [2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE \rise_lead_r_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(\tap_r_reg[6] [3]),
        .Q(D[3]),
        .R(1'b0));
  FDRE \rise_lead_r_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(\tap_r_reg[6] [4]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \rise_lead_r_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(\tap_r_reg[6] [5]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \rise_lead_r_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(\tap_r_reg[6] [6]),
        .Q(Q[2]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h4C)) 
    \rise_trail_center_offset_r[4]_i_1 
       (.I0(\rise_trail_center_offset_r_reg[4]_0 [1]),
        .I1(\rise_trail_center_offset_r_reg[4]_0 [0]),
        .I2(\rise_trail_center_offset_r_reg[4]_0 [2]),
        .O(\rise_trail_center_offset_r_reg[4] [4]));
  FDRE \rise_trail_r_reg[0] 
       (.C(CLK),
        .CE(ktap_at_right_edge_r_reg),
        .D(\tap_r_reg[4] [0]),
        .Q(\rise_trail_center_offset_r_reg[4] [0]),
        .R(1'b0));
  FDRE \rise_trail_r_reg[1] 
       (.C(CLK),
        .CE(ktap_at_right_edge_r_reg),
        .D(\tap_r_reg[4] [1]),
        .Q(\rise_trail_center_offset_r_reg[4] [1]),
        .R(1'b0));
  FDRE \rise_trail_r_reg[2] 
       (.C(CLK),
        .CE(ktap_at_right_edge_r_reg),
        .D(\tap_r_reg[4] [2]),
        .Q(\rise_trail_center_offset_r_reg[4] [2]),
        .R(1'b0));
  FDRE \rise_trail_r_reg[3] 
       (.C(CLK),
        .CE(ktap_at_right_edge_r_reg),
        .D(\tap_r_reg[4] [3]),
        .Q(\rise_trail_center_offset_r_reg[4] [3]),
        .R(1'b0));
  FDRE \rise_trail_r_reg[4] 
       (.C(CLK),
        .CE(ktap_at_right_edge_r_reg),
        .D(\tap_r_reg[4] [4]),
        .Q(\rise_trail_center_offset_r_reg[4]_0 [0]),
        .R(1'b0));
  FDRE \rise_trail_r_reg[5] 
       (.C(CLK),
        .CE(ktap_at_right_edge_r_reg),
        .D(\tap_r_reg[4] [5]),
        .Q(\rise_trail_center_offset_r_reg[4]_0 [1]),
        .R(1'b0));
  FDRE \rise_trail_r_reg[6] 
       (.C(CLK),
        .CE(ktap_at_right_edge_r_reg),
        .D(\tap_r_reg[4] [6]),
        .Q(\rise_trail_center_offset_r_reg[4]_0 [2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_poc_edge_store" *) 
module sram_migmig_7series_v2_4_poc_edge_store_12
   (S,
    Q,
    \window_center_r_reg[7] ,
    D,
    \center_diff_r_reg[0] ,
    \center_diff_r_reg[6] ,
    \window_center_r_reg[7]_0 ,
    \rise_lead_r_reg[6] ,
    \center_diff_r_reg[0]_0 ,
    DI,
    \center_diff_r_reg[6]_0 ,
    \center_diff_r_reg[6]_1 ,
    E,
    \tap_r_reg[4] ,
    CLK);
  output [1:0]S;
  output [6:0]Q;
  output [2:0]\window_center_r_reg[7] ;
  output [7:0]D;
  output [0:0]\center_diff_r_reg[0] ;
  output [0:0]\center_diff_r_reg[6] ;
  output [2:0]\window_center_r_reg[7]_0 ;
  input [1:0]\rise_lead_r_reg[6] ;
  input [0:0]\center_diff_r_reg[0]_0 ;
  input [0:0]DI;
  input [1:0]\center_diff_r_reg[6]_0 ;
  input [4:0]\center_diff_r_reg[6]_1 ;
  input [0:0]E;
  input [6:0]\tap_r_reg[4] ;
  input CLK;

  wire CLK;
  wire [7:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [6:0]Q;
  wire [1:0]S;
  wire [0:0]\center_diff_r_reg[0] ;
  wire [0:0]\center_diff_r_reg[0]_0 ;
  wire [0:0]\center_diff_r_reg[6] ;
  wire [1:0]\center_diff_r_reg[6]_0 ;
  wire [4:0]\center_diff_r_reg[6]_1 ;
  wire [1:0]\rise_lead_r_reg[6] ;
  wire [6:0]\tap_r_reg[4] ;
  wire \window_center_r[3]_i_2_n_0 ;
  wire \window_center_r[3]_i_3_n_0 ;
  wire \window_center_r[3]_i_4_n_0 ;
  wire \window_center_r[7]_i_3_n_0 ;
  wire \window_center_r[7]_i_6_n_0 ;
  wire \window_center_r_reg[3]_i_1_n_0 ;
  wire \window_center_r_reg[3]_i_1_n_1 ;
  wire \window_center_r_reg[3]_i_1_n_2 ;
  wire \window_center_r_reg[3]_i_1_n_3 ;
  wire [2:0]\window_center_r_reg[7] ;
  wire [2:0]\window_center_r_reg[7]_0 ;
  wire \window_center_r_reg[7]_i_1_n_1 ;
  wire \window_center_r_reg[7]_i_1_n_2 ;
  wire \window_center_r_reg[7]_i_1_n_3 ;
  wire [3:3]\NLW_window_center_r_reg[7]_i_1_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h9)) 
    \center_diff_r[6]_i_12 
       (.I0(Q[6]),
        .I1(\rise_lead_r_reg[6] [1]),
        .O(\center_diff_r_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \center_diff_r[6]_i_16 
       (.I0(Q[4]),
        .O(\center_diff_r_reg[6] ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \center_diff_r[6]_i_17 
       (.I0(Q[5]),
        .I1(\rise_lead_r_reg[6] [0]),
        .I2(Q[6]),
        .I3(\rise_lead_r_reg[6] [1]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h69)) 
    \center_diff_r[6]_i_18 
       (.I0(Q[5]),
        .I1(\rise_lead_r_reg[6] [0]),
        .I2(Q[4]),
        .O(S[0]));
  FDRE \rise_trail_r_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(\tap_r_reg[4] [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \rise_trail_r_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(\tap_r_reg[4] [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \rise_trail_r_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(\tap_r_reg[4] [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \rise_trail_r_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(\tap_r_reg[4] [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \rise_trail_r_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(\tap_r_reg[4] [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \rise_trail_r_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(\tap_r_reg[4] [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \rise_trail_r_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(\tap_r_reg[4] [6]),
        .Q(Q[6]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \window_center_r[3]_i_2 
       (.I0(Q[2]),
        .I1(\center_diff_r_reg[6]_1 [2]),
        .O(\window_center_r[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \window_center_r[3]_i_3 
       (.I0(Q[1]),
        .I1(\center_diff_r_reg[6]_1 [1]),
        .O(\window_center_r[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \window_center_r[3]_i_4 
       (.I0(Q[0]),
        .I1(\center_diff_r_reg[6]_1 [0]),
        .O(\window_center_r[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \window_center_r[7]_i_10 
       (.I0(Q[6]),
        .O(\window_center_r_reg[7] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \window_center_r[7]_i_11 
       (.I0(Q[5]),
        .I1(\center_diff_r_reg[6]_1 [4]),
        .O(\window_center_r_reg[7] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \window_center_r[7]_i_13 
       (.I0(Q[3]),
        .I1(\center_diff_r_reg[6]_1 [3]),
        .O(\window_center_r_reg[7] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \window_center_r[7]_i_14 
       (.I0(Q[2]),
        .I1(\center_diff_r_reg[6]_1 [2]),
        .O(\window_center_r_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \window_center_r[7]_i_15 
       (.I0(Q[1]),
        .I1(\center_diff_r_reg[6]_1 [1]),
        .O(\window_center_r_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \window_center_r[7]_i_16 
       (.I0(Q[0]),
        .I1(\center_diff_r_reg[6]_1 [0]),
        .O(\window_center_r_reg[7]_0 [0]));
  LUT3 #(
    .INIT(8'h78)) 
    \window_center_r[7]_i_3 
       (.I0(Q[5]),
        .I1(\center_diff_r_reg[6]_1 [4]),
        .I2(Q[6]),
        .O(\window_center_r[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \window_center_r[7]_i_6 
       (.I0(Q[3]),
        .I1(\center_diff_r_reg[6]_1 [3]),
        .O(\window_center_r[7]_i_6_n_0 ));
  CARRY4 \window_center_r_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\window_center_r_reg[3]_i_1_n_0 ,\window_center_r_reg[3]_i_1_n_1 ,\window_center_r_reg[3]_i_1_n_2 ,\window_center_r_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[2:0],1'b0}),
        .O(D[3:0]),
        .S({\window_center_r[3]_i_2_n_0 ,\window_center_r[3]_i_3_n_0 ,\window_center_r[3]_i_4_n_0 ,\center_diff_r_reg[0]_0 }));
  CARRY4 \window_center_r_reg[7]_i_1 
       (.CI(\window_center_r_reg[3]_i_1_n_0 ),
        .CO({\NLW_window_center_r_reg[7]_i_1_CO_UNCONNECTED [3],\window_center_r_reg[7]_i_1_n_1 ,\window_center_r_reg[7]_i_1_n_2 ,\window_center_r_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,DI,Q[4:3]}),
        .O(D[7:4]),
        .S({\window_center_r[7]_i_3_n_0 ,\center_diff_r_reg[6]_0 ,\window_center_r[7]_i_6_n_0 }));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_poc_edge_store" *) 
module sram_migmig_7series_v2_4_poc_edge_store_13
   (S,
    Q,
    \center_diff_r_reg[3] ,
    CO,
    O,
    \center_diff_r_reg[6] ,
    trailing_edge0,
    \rise_trail_r_reg[6] ,
    \rise_trail_r_reg[6]_0 ,
    \rise_trail_r_reg[4] ,
    \rise_trail_r_reg[5] ,
    E,
    \tap_r_reg[6] ,
    CLK,
    \tap_r_reg[3] ,
    \tap_r_reg[6]_0 );
  output [2:0]S;
  output [6:0]Q;
  output [3:0]\center_diff_r_reg[3] ;
  output [0:0]CO;
  output [3:0]O;
  output [2:0]\center_diff_r_reg[6] ;
  output [6:0]trailing_edge0;
  input [6:0]\rise_trail_r_reg[6] ;
  input [0:0]\rise_trail_r_reg[6]_0 ;
  input [0:0]\rise_trail_r_reg[4] ;
  input [1:0]\rise_trail_r_reg[5] ;
  input [0:0]E;
  input [6:0]\tap_r_reg[6] ;
  input CLK;
  input [3:0]\tap_r_reg[3] ;
  input [2:0]\tap_r_reg[6]_0 ;

  wire CLK;
  wire [0:0]CO;
  wire [0:0]E;
  wire [3:0]O;
  wire [6:0]Q;
  wire [2:0]S;
  wire \center_diff_r[3]_i_10_n_0 ;
  wire \center_diff_r[3]_i_11_n_0 ;
  wire \center_diff_r[3]_i_8_n_0 ;
  wire \center_diff_r[3]_i_9_n_0 ;
  wire \center_diff_r[6]_i_10_n_0 ;
  wire \center_diff_r[6]_i_11_n_0 ;
  wire \center_diff_r[6]_i_13_n_0 ;
  wire \center_diff_r[6]_i_14_n_0 ;
  wire \center_diff_r[6]_i_15_n_0 ;
  wire \center_diff_r[6]_i_19_n_0 ;
  wire \center_diff_r[6]_i_8_n_0 ;
  wire \center_diff_r[6]_i_9_n_0 ;
  wire [3:0]\center_diff_r_reg[3] ;
  wire \center_diff_r_reg[3]_i_3_n_0 ;
  wire \center_diff_r_reg[3]_i_3_n_1 ;
  wire \center_diff_r_reg[3]_i_3_n_2 ;
  wire \center_diff_r_reg[3]_i_3_n_3 ;
  wire [2:0]\center_diff_r_reg[6] ;
  wire \center_diff_r_reg[6]_i_3_n_1 ;
  wire \center_diff_r_reg[6]_i_3_n_2 ;
  wire \center_diff_r_reg[6]_i_3_n_3 ;
  wire \center_diff_r_reg[6]_i_4_n_2 ;
  wire \center_diff_r_reg[6]_i_4_n_3 ;
  wire \rise_trail_r_reg[3]_i_3_n_0 ;
  wire \rise_trail_r_reg[3]_i_3_n_1 ;
  wire \rise_trail_r_reg[3]_i_3_n_2 ;
  wire \rise_trail_r_reg[3]_i_3_n_3 ;
  wire [0:0]\rise_trail_r_reg[4] ;
  wire [1:0]\rise_trail_r_reg[5] ;
  wire [6:0]\rise_trail_r_reg[6] ;
  wire [0:0]\rise_trail_r_reg[6]_0 ;
  wire \rise_trail_r_reg[6]_i_5_n_2 ;
  wire \rise_trail_r_reg[6]_i_5_n_3 ;
  wire [3:0]\tap_r_reg[3] ;
  wire [6:0]\tap_r_reg[6] ;
  wire [2:0]\tap_r_reg[6]_0 ;
  wire [6:0]trailing_edge0;
  wire [3:0]\NLW_center_diff_r_reg[6]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_center_diff_r_reg[6]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_center_diff_r_reg[6]_i_4_O_UNCONNECTED ;
  wire [3:2]\NLW_rise_trail_r_reg[6]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_rise_trail_r_reg[6]_i_5_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h9)) 
    \center_diff_r[3]_i_10 
       (.I0(Q[1]),
        .I1(\rise_trail_r_reg[6] [1]),
        .O(\center_diff_r[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \center_diff_r[3]_i_11 
       (.I0(Q[0]),
        .I1(\rise_trail_r_reg[6] [0]),
        .O(\center_diff_r[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \center_diff_r[3]_i_4 
       (.I0(Q[3]),
        .I1(\rise_trail_r_reg[6] [3]),
        .O(\center_diff_r_reg[3] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \center_diff_r[3]_i_5 
       (.I0(Q[2]),
        .I1(\rise_trail_r_reg[6] [2]),
        .O(\center_diff_r_reg[3] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \center_diff_r[3]_i_6 
       (.I0(Q[1]),
        .I1(\rise_trail_r_reg[6] [1]),
        .O(\center_diff_r_reg[3] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \center_diff_r[3]_i_7 
       (.I0(Q[0]),
        .I1(\rise_trail_r_reg[6] [0]),
        .O(\center_diff_r_reg[3] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \center_diff_r[3]_i_8 
       (.I0(Q[3]),
        .I1(\rise_trail_r_reg[6] [3]),
        .O(\center_diff_r[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \center_diff_r[3]_i_9 
       (.I0(Q[2]),
        .I1(\rise_trail_r_reg[6] [2]),
        .O(\center_diff_r[3]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \center_diff_r[6]_i_10 
       (.I0(Q[2]),
        .I1(\rise_trail_r_reg[6] [2]),
        .I2(\rise_trail_r_reg[6] [3]),
        .I3(Q[3]),
        .O(\center_diff_r[6]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \center_diff_r[6]_i_11 
       (.I0(Q[0]),
        .I1(\rise_trail_r_reg[6] [0]),
        .I2(\rise_trail_r_reg[6] [1]),
        .I3(Q[1]),
        .O(\center_diff_r[6]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \center_diff_r[6]_i_13 
       (.I0(Q[4]),
        .I1(\rise_trail_r_reg[6] [4]),
        .I2(Q[5]),
        .I3(\rise_trail_r_reg[6] [5]),
        .O(\center_diff_r[6]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \center_diff_r[6]_i_14 
       (.I0(Q[2]),
        .I1(\rise_trail_r_reg[6] [2]),
        .I2(Q[3]),
        .I3(\rise_trail_r_reg[6] [3]),
        .O(\center_diff_r[6]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \center_diff_r[6]_i_15 
       (.I0(Q[0]),
        .I1(\rise_trail_r_reg[6] [0]),
        .I2(Q[1]),
        .I3(\rise_trail_r_reg[6] [1]),
        .O(\center_diff_r[6]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \center_diff_r[6]_i_19 
       (.I0(Q[4]),
        .I1(\rise_trail_r_reg[6] [4]),
        .O(\center_diff_r[6]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \center_diff_r[6]_i_5 
       (.I0(Q[6]),
        .I1(\rise_trail_r_reg[6] [6]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \center_diff_r[6]_i_6 
       (.I0(Q[5]),
        .I1(\rise_trail_r_reg[6] [5]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    \center_diff_r[6]_i_7 
       (.I0(Q[4]),
        .I1(\rise_trail_r_reg[6] [4]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \center_diff_r[6]_i_8 
       (.I0(Q[6]),
        .I1(\rise_trail_r_reg[6] [6]),
        .O(\center_diff_r[6]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \center_diff_r[6]_i_9 
       (.I0(Q[4]),
        .I1(\rise_trail_r_reg[6] [4]),
        .I2(\rise_trail_r_reg[6] [5]),
        .I3(Q[5]),
        .O(\center_diff_r[6]_i_9_n_0 ));
  CARRY4 \center_diff_r_reg[3]_i_3 
       (.CI(1'b0),
        .CO({\center_diff_r_reg[3]_i_3_n_0 ,\center_diff_r_reg[3]_i_3_n_1 ,\center_diff_r_reg[3]_i_3_n_2 ,\center_diff_r_reg[3]_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI(Q[3:0]),
        .O(O),
        .S({\center_diff_r[3]_i_8_n_0 ,\center_diff_r[3]_i_9_n_0 ,\center_diff_r[3]_i_10_n_0 ,\center_diff_r[3]_i_11_n_0 }));
  CARRY4 \center_diff_r_reg[6]_i_3 
       (.CI(1'b0),
        .CO({CO,\center_diff_r_reg[6]_i_3_n_1 ,\center_diff_r_reg[6]_i_3_n_2 ,\center_diff_r_reg[6]_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({\center_diff_r[6]_i_8_n_0 ,\center_diff_r[6]_i_9_n_0 ,\center_diff_r[6]_i_10_n_0 ,\center_diff_r[6]_i_11_n_0 }),
        .O(\NLW_center_diff_r_reg[6]_i_3_O_UNCONNECTED [3:0]),
        .S({\rise_trail_r_reg[6]_0 ,\center_diff_r[6]_i_13_n_0 ,\center_diff_r[6]_i_14_n_0 ,\center_diff_r[6]_i_15_n_0 }));
  CARRY4 \center_diff_r_reg[6]_i_4 
       (.CI(\center_diff_r_reg[3]_i_3_n_0 ),
        .CO({\NLW_center_diff_r_reg[6]_i_4_CO_UNCONNECTED [3:2],\center_diff_r_reg[6]_i_4_n_2 ,\center_diff_r_reg[6]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\rise_trail_r_reg[4] ,Q[4]}),
        .O({\NLW_center_diff_r_reg[6]_i_4_O_UNCONNECTED [3],\center_diff_r_reg[6] }),
        .S({1'b0,\rise_trail_r_reg[5] ,\center_diff_r[6]_i_19_n_0 }));
  FDRE \rise_lead_r_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(\tap_r_reg[6] [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \rise_lead_r_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(\tap_r_reg[6] [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \rise_lead_r_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(\tap_r_reg[6] [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \rise_lead_r_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(\tap_r_reg[6] [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \rise_lead_r_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(\tap_r_reg[6] [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \rise_lead_r_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(\tap_r_reg[6] [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \rise_lead_r_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(\tap_r_reg[6] [6]),
        .Q(Q[6]),
        .R(1'b0));
  CARRY4 \rise_trail_r_reg[3]_i_3 
       (.CI(1'b0),
        .CO({\rise_trail_r_reg[3]_i_3_n_0 ,\rise_trail_r_reg[3]_i_3_n_1 ,\rise_trail_r_reg[3]_i_3_n_2 ,\rise_trail_r_reg[3]_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI(\tap_r_reg[6] [3:0]),
        .O(trailing_edge0[3:0]),
        .S(\tap_r_reg[3] ));
  CARRY4 \rise_trail_r_reg[6]_i_5 
       (.CI(\rise_trail_r_reg[3]_i_3_n_0 ),
        .CO({\NLW_rise_trail_r_reg[6]_i_5_CO_UNCONNECTED [3:2],\rise_trail_r_reg[6]_i_5_n_2 ,\rise_trail_r_reg[6]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tap_r_reg[6] [5:4]}),
        .O({\NLW_rise_trail_r_reg[6]_i_5_O_UNCONNECTED [3],trailing_edge0[6:4]}),
        .S({1'b0,\tap_r_reg[6]_0 }));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_poc_meta" *) 
module sram_migmig_7series_v2_4_poc_meta
   (\sm_r_reg[3] ,
    poc_backup_r_reg_0,
    \sm_r_reg[3]_0 ,
    run_polarity_held_r,
    DI,
    \window_center_r_reg[3]_0 ,
    \sm_r_reg[3]_1 ,
    \window_center_r_reg[7]_0 ,
    \window_center_r_reg[7]_1 ,
    CLK,
    samps_zero_r_reg,
    samps_zero_r_reg_0,
    ktap_at_right_edge_r_reg,
    ktap_at_left_edge_r_reg,
    ktap_at_left_edge_r_reg_0,
    cq_stable_r_reg,
    mmcm_edge_detect_rdy_r_reg,
    run_too_small_r_reg,
    Q,
    D,
    \rise_trail_r_reg[5] ,
    \rise_trail_r_reg[4] ,
    \rise_lead_r_reg[6] ,
    \rise_trail_r_reg[6] ,
    a,
    \rise_lead_r_reg[3] ,
    S,
    \rise_trail_r_reg[2] ,
    \rise_trail_r_reg[6]_0 ,
    CO,
    O,
    \rise_lead_r_reg[4] );
  output \sm_r_reg[3] ;
  output poc_backup_r_reg_0;
  output \sm_r_reg[3]_0 ;
  output run_polarity_held_r;
  output [0:0]DI;
  output [0:0]\window_center_r_reg[3]_0 ;
  output [0:0]\sm_r_reg[3]_1 ;
  output [1:0]\window_center_r_reg[7]_0 ;
  output [4:0]\window_center_r_reg[7]_1 ;
  input CLK;
  input samps_zero_r_reg;
  input samps_zero_r_reg_0;
  input ktap_at_right_edge_r_reg;
  input ktap_at_left_edge_r_reg;
  input ktap_at_left_edge_r_reg_0;
  input cq_stable_r_reg;
  input mmcm_edge_detect_rdy_r_reg;
  input run_too_small_r_reg;
  input [5:0]Q;
  input [4:0]D;
  input [4:0]\rise_trail_r_reg[5] ;
  input [7:0]\rise_trail_r_reg[4] ;
  input [2:0]\rise_lead_r_reg[6] ;
  input [2:0]\rise_trail_r_reg[6] ;
  input [5:0]a;
  input [3:0]\rise_lead_r_reg[3] ;
  input [2:0]S;
  input [2:0]\rise_trail_r_reg[2] ;
  input [2:0]\rise_trail_r_reg[6]_0 ;
  input [0:0]CO;
  input [3:0]O;
  input [2:0]\rise_lead_r_reg[4] ;

  wire CLK;
  wire [0:0]CO;
  wire [4:0]D;
  wire [0:0]DI;
  wire [3:0]O;
  wire [5:0]Q;
  wire [2:0]S;
  wire [5:0]a;
  wire [8:5]center0_return3;
  wire \center_diff_r_reg[3]_i_2_n_0 ;
  wire \center_diff_r_reg[3]_i_2_n_1 ;
  wire \center_diff_r_reg[3]_i_2_n_2 ;
  wire \center_diff_r_reg[3]_i_2_n_3 ;
  wire \center_diff_r_reg[3]_i_2_n_4 ;
  wire \center_diff_r_reg[3]_i_2_n_5 ;
  wire \center_diff_r_reg[3]_i_2_n_6 ;
  wire \center_diff_r_reg[3]_i_2_n_7 ;
  wire \center_diff_r_reg[6]_i_2_n_2 ;
  wire \center_diff_r_reg[6]_i_2_n_3 ;
  wire \center_diff_r_reg[6]_i_2_n_5 ;
  wire \center_diff_r_reg[6]_i_2_n_6 ;
  wire \center_diff_r_reg[6]_i_2_n_7 ;
  wire \center_diff_r_reg_n_0_[0] ;
  wire \center_diff_r_reg_n_0_[5] ;
  wire [7:0]center_return0;
  wire [8:5]center_return3;
  wire cq_stable_r_reg;
  wire [6:0]diff;
  wire [8:0]diff_ns;
  wire [8:0]diff_ns0;
  wire [8:0]diff_ns00_in;
  wire diff_ns1;
  wire \diff_r[3]_i_10_n_0 ;
  wire \diff_r[3]_i_11_n_0 ;
  wire \diff_r[3]_i_4_n_0 ;
  wire \diff_r[3]_i_5_n_0 ;
  wire \diff_r[3]_i_6_n_0 ;
  wire \diff_r[3]_i_7_n_0 ;
  wire \diff_r[3]_i_8_n_0 ;
  wire \diff_r[3]_i_9_n_0 ;
  wire \diff_r[7]_i_10_n_0 ;
  wire \diff_r[7]_i_11_n_0 ;
  wire \diff_r[7]_i_12_n_0 ;
  wire \diff_r[7]_i_13_n_0 ;
  wire \diff_r[7]_i_4_n_0 ;
  wire \diff_r[7]_i_5_n_0 ;
  wire \diff_r[7]_i_6_n_0 ;
  wire \diff_r[7]_i_7_n_0 ;
  wire \diff_r[7]_i_8_n_0 ;
  wire \diff_r[8]_i_10_n_0 ;
  wire \diff_r[8]_i_11_n_0 ;
  wire \diff_r[8]_i_12_n_0 ;
  wire \diff_r[8]_i_13_n_0 ;
  wire \diff_r[8]_i_5_n_0 ;
  wire \diff_r[8]_i_6_n_0 ;
  wire \diff_r[8]_i_7_n_0 ;
  wire \diff_r[8]_i_8_n_0 ;
  wire \diff_r[8]_i_9_n_0 ;
  wire \diff_r_reg[3]_i_2_n_0 ;
  wire \diff_r_reg[3]_i_2_n_1 ;
  wire \diff_r_reg[3]_i_2_n_2 ;
  wire \diff_r_reg[3]_i_2_n_3 ;
  wire \diff_r_reg[3]_i_3_n_0 ;
  wire \diff_r_reg[3]_i_3_n_1 ;
  wire \diff_r_reg[3]_i_3_n_2 ;
  wire \diff_r_reg[3]_i_3_n_3 ;
  wire \diff_r_reg[7]_i_2_n_0 ;
  wire \diff_r_reg[7]_i_2_n_1 ;
  wire \diff_r_reg[7]_i_2_n_2 ;
  wire \diff_r_reg[7]_i_2_n_3 ;
  wire \diff_r_reg[7]_i_3_n_0 ;
  wire \diff_r_reg[7]_i_3_n_1 ;
  wire \diff_r_reg[7]_i_3_n_2 ;
  wire \diff_r_reg[7]_i_3_n_3 ;
  wire \diff_r_reg[8]_i_4_n_1 ;
  wire \diff_r_reg[8]_i_4_n_2 ;
  wire \diff_r_reg[8]_i_4_n_3 ;
  wire \diff_r_reg_n_0_[0] ;
  wire \diff_r_reg_n_0_[1] ;
  wire \diff_r_reg_n_0_[2] ;
  wire \diff_r_reg_n_0_[3] ;
  wire \diff_r_reg_n_0_[4] ;
  wire \diff_r_reg_n_0_[5] ;
  wire \diff_r_reg_n_0_[6] ;
  wire \diff_r_reg_n_0_[7] ;
  wire \diff_r_reg_n_0_[8] ;
  wire diffs_eq;
  wire diffs_eq_r;
  wire diffs_eq_r_i_1_n_0;
  wire diffs_eq_r_i_3_n_0;
  wire diffs_eq_r_i_4_n_0;
  wire diffs_eq_r_i_5_n_0;
  wire diffs_eq_r_i_6_n_0;
  wire diffs_eq_r_i_7_n_0;
  wire diffs_eq_r_reg_i_2_n_2;
  wire diffs_eq_r_reg_i_2_n_3;
  wire done_ns;
  wire edge_aligned_ns;
  wire edge_aligned_r_i_2_n_0;
  wire edge_aligned_r_i_4_n_0;
  wire [7:0]edge_center;
  wire \edge_center_r[3]_i_2_n_0 ;
  wire \edge_center_r[3]_i_3_n_0 ;
  wire \edge_center_r[3]_i_4_n_0 ;
  wire \edge_center_r[3]_i_5_n_0 ;
  wire \edge_center_r[7]_i_10_n_0 ;
  wire \edge_center_r[7]_i_11_n_0 ;
  wire \edge_center_r[7]_i_12_n_0 ;
  wire \edge_center_r[7]_i_13_n_0 ;
  wire \edge_center_r[7]_i_14_n_0 ;
  wire \edge_center_r[7]_i_15_n_0 ;
  wire \edge_center_r[7]_i_16_n_0 ;
  wire \edge_center_r[7]_i_17_n_0 ;
  wire \edge_center_r[7]_i_2_n_0 ;
  wire \edge_center_r[7]_i_3_n_0 ;
  wire \edge_center_r[7]_i_4_n_0 ;
  wire \edge_center_r[7]_i_5_n_0 ;
  wire \edge_center_r[7]_i_6_n_0 ;
  wire \edge_center_r_reg[3]_i_1_n_0 ;
  wire \edge_center_r_reg[3]_i_1_n_1 ;
  wire \edge_center_r_reg[3]_i_1_n_2 ;
  wire \edge_center_r_reg[3]_i_1_n_3 ;
  wire \edge_center_r_reg[7]_i_1_n_1 ;
  wire \edge_center_r_reg[7]_i_1_n_2 ;
  wire \edge_center_r_reg[7]_i_1_n_3 ;
  wire \edge_center_r_reg[7]_i_8_n_0 ;
  wire \edge_center_r_reg[7]_i_8_n_1 ;
  wire \edge_center_r_reg[7]_i_8_n_2 ;
  wire \edge_center_r_reg[7]_i_8_n_3 ;
  wire \edge_center_r_reg[7]_i_9_n_0 ;
  wire \edge_center_r_reg[7]_i_9_n_1 ;
  wire \edge_center_r_reg[7]_i_9_n_2 ;
  wire \edge_center_r_reg[7]_i_9_n_3 ;
  wire \edge_diff_r[3]_i_10_n_0 ;
  wire \edge_diff_r[3]_i_11_n_0 ;
  wire \edge_diff_r[3]_i_4_n_0 ;
  wire \edge_diff_r[3]_i_5_n_0 ;
  wire \edge_diff_r[3]_i_6_n_0 ;
  wire \edge_diff_r[3]_i_7_n_0 ;
  wire \edge_diff_r[3]_i_8_n_0 ;
  wire \edge_diff_r[3]_i_9_n_0 ;
  wire \edge_diff_r[6]_i_10_n_0 ;
  wire \edge_diff_r[6]_i_11_n_0 ;
  wire \edge_diff_r[6]_i_12_n_0 ;
  wire \edge_diff_r[6]_i_13_n_0 ;
  wire \edge_diff_r[6]_i_14_n_0 ;
  wire \edge_diff_r[6]_i_15_n_0 ;
  wire \edge_diff_r[6]_i_16_n_0 ;
  wire \edge_diff_r[6]_i_17_n_0 ;
  wire \edge_diff_r[6]_i_18_n_0 ;
  wire \edge_diff_r[6]_i_19_n_0 ;
  wire \edge_diff_r[6]_i_5_n_0 ;
  wire \edge_diff_r[6]_i_6_n_0 ;
  wire \edge_diff_r[6]_i_7_n_0 ;
  wire \edge_diff_r[6]_i_8_n_0 ;
  wire \edge_diff_r[6]_i_9_n_0 ;
  wire \edge_diff_r_reg[3]_i_2_n_0 ;
  wire \edge_diff_r_reg[3]_i_2_n_1 ;
  wire \edge_diff_r_reg[3]_i_2_n_2 ;
  wire \edge_diff_r_reg[3]_i_2_n_3 ;
  wire \edge_diff_r_reg[3]_i_2_n_4 ;
  wire \edge_diff_r_reg[3]_i_2_n_5 ;
  wire \edge_diff_r_reg[3]_i_2_n_6 ;
  wire \edge_diff_r_reg[3]_i_2_n_7 ;
  wire \edge_diff_r_reg[3]_i_3_n_0 ;
  wire \edge_diff_r_reg[3]_i_3_n_1 ;
  wire \edge_diff_r_reg[3]_i_3_n_2 ;
  wire \edge_diff_r_reg[3]_i_3_n_3 ;
  wire \edge_diff_r_reg[3]_i_3_n_4 ;
  wire \edge_diff_r_reg[3]_i_3_n_5 ;
  wire \edge_diff_r_reg[3]_i_3_n_6 ;
  wire \edge_diff_r_reg[3]_i_3_n_7 ;
  wire \edge_diff_r_reg[6]_i_2_n_2 ;
  wire \edge_diff_r_reg[6]_i_2_n_3 ;
  wire \edge_diff_r_reg[6]_i_2_n_5 ;
  wire \edge_diff_r_reg[6]_i_2_n_6 ;
  wire \edge_diff_r_reg[6]_i_2_n_7 ;
  wire \edge_diff_r_reg[6]_i_3_n_0 ;
  wire \edge_diff_r_reg[6]_i_3_n_1 ;
  wire \edge_diff_r_reg[6]_i_3_n_2 ;
  wire \edge_diff_r_reg[6]_i_3_n_3 ;
  wire \edge_diff_r_reg[6]_i_4_n_2 ;
  wire \edge_diff_r_reg[6]_i_4_n_3 ;
  wire \edge_diff_r_reg[6]_i_4_n_5 ;
  wire \edge_diff_r_reg[6]_i_4_n_6 ;
  wire \edge_diff_r_reg[6]_i_4_n_7 ;
  wire ktap_at_left_edge_r_reg;
  wire ktap_at_left_edge_r_reg_0;
  wire ktap_at_right_edge_r_reg;
  wire mmcm_edge_detect_rdy_r_reg;
  wire [6:0]mod_sub0_return;
  wire [6:0]mod_sub_return;
  wire [6:5]offset0_return0;
  wire [6:5]offset_return1;
  wire [7:1]p_0_in1_in;
  wire [5:5]p_0_in__4;
  wire poc_backup_ns;
  wire poc_backup_ns0;
  wire poc_backup_r_i_10_n_0;
  wire poc_backup_r_i_11_n_0;
  wire poc_backup_r_i_12_n_0;
  wire poc_backup_r_i_13_n_0;
  wire poc_backup_r_i_14_n_0;
  wire poc_backup_r_i_15_n_0;
  wire poc_backup_r_i_16_n_0;
  wire poc_backup_r_i_17_n_0;
  wire poc_backup_r_i_18_n_0;
  wire poc_backup_r_i_4_n_0;
  wire poc_backup_r_i_5_n_0;
  wire poc_backup_r_i_6_n_0;
  wire poc_backup_r_i_7_n_0;
  wire poc_backup_r_i_8_n_0;
  wire poc_backup_r_i_9_n_0;
  wire poc_backup_r_reg_0;
  wire poc_backup_r_reg_i_3_n_0;
  wire poc_backup_r_reg_i_3_n_1;
  wire poc_backup_r_reg_i_3_n_2;
  wire poc_backup_r_reg_i_3_n_3;
  wire [8:0]prev_r;
  wire reset_run_ends;
  wire [3:0]\rise_lead_r_reg[3] ;
  wire [2:0]\rise_lead_r_reg[4] ;
  wire [2:0]\rise_lead_r_reg[6] ;
  wire \rise_trail_center_offset_r_reg_n_0_[0] ;
  wire \rise_trail_center_offset_r_reg_n_0_[1] ;
  wire \rise_trail_center_offset_r_reg_n_0_[2] ;
  wire \rise_trail_center_offset_r_reg_n_0_[3] ;
  wire \rise_trail_center_offset_r_reg_n_0_[4] ;
  wire \rise_trail_center_offset_r_reg_n_0_[5] ;
  wire \rise_trail_center_offset_r_reg_n_0_[6] ;
  wire [2:0]\rise_trail_r_reg[2] ;
  wire [7:0]\rise_trail_r_reg[4] ;
  wire [4:0]\rise_trail_r_reg[5] ;
  wire [2:0]\rise_trail_r_reg[6] ;
  wire [2:0]\rise_trail_r_reg[6]_0 ;
  wire run_end_r2_reg_srl3_n_0;
  wire run_end_r3;
  wire \run_ends_r[0]_i_1_n_0 ;
  wire \run_ends_r[1]_i_1_n_0 ;
  wire \run_ends_r_reg_n_0_[0] ;
  wire \run_ends_r_reg_n_0_[1] ;
  wire run_polarity_held_r;
  wire run_too_small_r10;
  wire run_too_small_r2_reg_srl2_n_0;
  wire run_too_small_r3;
  wire run_too_small_r_reg;
  wire samps_zero_r_reg;
  wire samps_zero_r_reg_0;
  wire \sm_r_reg[3] ;
  wire \sm_r_reg[3]_0 ;
  wire [0:0]\sm_r_reg[3]_1 ;
  wire [7:0]window_center;
  wire \window_center_r[7]_i_12_n_0 ;
  wire \window_center_r[7]_i_17_n_0 ;
  wire [0:0]\window_center_r_reg[3]_0 ;
  wire [1:0]\window_center_r_reg[7]_0 ;
  wire [4:0]\window_center_r_reg[7]_1 ;
  wire \window_center_r_reg[7]_i_8_n_0 ;
  wire \window_center_r_reg[7]_i_8_n_1 ;
  wire \window_center_r_reg[7]_i_8_n_2 ;
  wire \window_center_r_reg[7]_i_8_n_3 ;
  wire \window_center_r_reg[7]_i_9_n_0 ;
  wire \window_center_r_reg[7]_i_9_n_1 ;
  wire \window_center_r_reg[7]_i_9_n_2 ;
  wire \window_center_r_reg[7]_i_9_n_3 ;
  wire [3:2]\NLW_center_diff_r_reg[6]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_center_diff_r_reg[6]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_diff_r_reg[8]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_diff_r_reg[8]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_diff_r_reg[8]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_diff_r_reg[8]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_diff_r_reg[8]_i_4_O_UNCONNECTED ;
  wire [3:3]NLW_diffs_eq_r_reg_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_diffs_eq_r_reg_i_2_O_UNCONNECTED;
  wire [3:3]\NLW_edge_center_r_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_edge_center_r_reg[7]_i_7_CO_UNCONNECTED ;
  wire [3:0]\NLW_edge_center_r_reg[7]_i_7_O_UNCONNECTED ;
  wire [0:0]\NLW_edge_center_r_reg[7]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_edge_center_r_reg[7]_i_9_O_UNCONNECTED ;
  wire [3:2]\NLW_edge_diff_r_reg[6]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_edge_diff_r_reg[6]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_edge_diff_r_reg[6]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_edge_diff_r_reg[6]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_edge_diff_r_reg[6]_i_4_O_UNCONNECTED ;
  wire [3:1]NLW_poc_backup_r_reg_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_poc_backup_r_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_poc_backup_r_reg_i_3_O_UNCONNECTED;
  wire [3:1]\NLW_window_center_r_reg[7]_i_7_CO_UNCONNECTED ;
  wire [3:0]\NLW_window_center_r_reg[7]_i_7_O_UNCONNECTED ;
  wire [0:0]\NLW_window_center_r_reg[7]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_window_center_r_reg[7]_i_9_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hB8)) 
    \center_diff_r[0]_i_1 
       (.I0(\center_diff_r_reg[3]_i_2_n_7 ),
        .I1(CO),
        .I2(O[0]),
        .O(mod_sub0_return[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \center_diff_r[1]_i_1 
       (.I0(\center_diff_r_reg[3]_i_2_n_6 ),
        .I1(CO),
        .I2(O[1]),
        .O(mod_sub0_return[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \center_diff_r[2]_i_1 
       (.I0(\center_diff_r_reg[3]_i_2_n_5 ),
        .I1(CO),
        .I2(O[2]),
        .O(mod_sub0_return[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \center_diff_r[3]_i_1 
       (.I0(\center_diff_r_reg[3]_i_2_n_4 ),
        .I1(CO),
        .I2(O[3]),
        .O(mod_sub0_return[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \center_diff_r[4]_i_1 
       (.I0(\center_diff_r_reg[6]_i_2_n_7 ),
        .I1(CO),
        .I2(\rise_lead_r_reg[4] [0]),
        .O(mod_sub0_return[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \center_diff_r[5]_i_1 
       (.I0(\center_diff_r_reg[6]_i_2_n_6 ),
        .I1(CO),
        .I2(\rise_lead_r_reg[4] [1]),
        .O(mod_sub0_return[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \center_diff_r[6]_i_1 
       (.I0(\center_diff_r_reg[6]_i_2_n_5 ),
        .I1(CO),
        .I2(\rise_lead_r_reg[4] [2]),
        .O(mod_sub0_return[6]));
  FDRE \center_diff_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(mod_sub0_return[0]),
        .Q(\center_diff_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \center_diff_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(mod_sub0_return[1]),
        .Q(\window_center_r_reg[7]_1 [0]),
        .R(1'b0));
  FDRE \center_diff_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(mod_sub0_return[2]),
        .Q(\window_center_r_reg[7]_1 [1]),
        .R(1'b0));
  FDRE \center_diff_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(mod_sub0_return[3]),
        .Q(\window_center_r_reg[7]_1 [2]),
        .R(1'b0));
  CARRY4 \center_diff_r_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\center_diff_r_reg[3]_i_2_n_0 ,\center_diff_r_reg[3]_i_2_n_1 ,\center_diff_r_reg[3]_i_2_n_2 ,\center_diff_r_reg[3]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI(a[3:0]),
        .O({\center_diff_r_reg[3]_i_2_n_4 ,\center_diff_r_reg[3]_i_2_n_5 ,\center_diff_r_reg[3]_i_2_n_6 ,\center_diff_r_reg[3]_i_2_n_7 }),
        .S(\rise_lead_r_reg[3] ));
  FDRE \center_diff_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(mod_sub0_return[4]),
        .Q(\window_center_r_reg[7]_1 [3]),
        .R(1'b0));
  FDRE \center_diff_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(mod_sub0_return[5]),
        .Q(\center_diff_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \center_diff_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(mod_sub0_return[6]),
        .Q(\window_center_r_reg[7]_1 [4]),
        .R(1'b0));
  CARRY4 \center_diff_r_reg[6]_i_2 
       (.CI(\center_diff_r_reg[3]_i_2_n_0 ),
        .CO({\NLW_center_diff_r_reg[6]_i_2_CO_UNCONNECTED [3:2],\center_diff_r_reg[6]_i_2_n_2 ,\center_diff_r_reg[6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,a[5:4]}),
        .O({\NLW_center_diff_r_reg[6]_i_2_O_UNCONNECTED [3],\center_diff_r_reg[6]_i_2_n_5 ,\center_diff_r_reg[6]_i_2_n_6 ,\center_diff_r_reg[6]_i_2_n_7 }),
        .S({1'b0,S}));
  LUT3 #(
    .INIT(8'hAC)) 
    \diff_r[0]_i_1 
       (.I0(diff_ns00_in[0]),
        .I1(diff_ns0[0]),
        .I2(diff_ns1),
        .O(diff_ns[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \diff_r[1]_i_1 
       (.I0(diff_ns00_in[1]),
        .I1(diff_ns0[1]),
        .I2(diff_ns1),
        .O(diff_ns[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \diff_r[2]_i_1 
       (.I0(diff_ns00_in[2]),
        .I1(diff_ns0[2]),
        .I2(diff_ns1),
        .O(diff_ns[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \diff_r[3]_i_1 
       (.I0(diff_ns00_in[3]),
        .I1(diff_ns0[3]),
        .I2(diff_ns1),
        .O(diff_ns[3]));
  LUT2 #(
    .INIT(4'h9)) 
    \diff_r[3]_i_10 
       (.I0(window_center[1]),
        .I1(edge_center[1]),
        .O(\diff_r[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \diff_r[3]_i_11 
       (.I0(window_center[0]),
        .I1(edge_center[0]),
        .O(\diff_r[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \diff_r[3]_i_4 
       (.I0(window_center[3]),
        .I1(edge_center[3]),
        .O(\diff_r[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \diff_r[3]_i_5 
       (.I0(window_center[2]),
        .I1(edge_center[2]),
        .O(\diff_r[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \diff_r[3]_i_6 
       (.I0(window_center[1]),
        .I1(edge_center[1]),
        .O(\diff_r[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \diff_r[3]_i_7 
       (.I0(window_center[0]),
        .I1(edge_center[0]),
        .O(\diff_r[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \diff_r[3]_i_8 
       (.I0(window_center[3]),
        .I1(edge_center[3]),
        .O(\diff_r[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \diff_r[3]_i_9 
       (.I0(window_center[2]),
        .I1(edge_center[2]),
        .O(\diff_r[3]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \diff_r[4]_i_1 
       (.I0(diff_ns00_in[4]),
        .I1(diff_ns0[4]),
        .I2(diff_ns1),
        .O(diff_ns[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \diff_r[5]_i_1 
       (.I0(diff_ns00_in[5]),
        .I1(diff_ns0[5]),
        .I2(diff_ns1),
        .O(diff_ns[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \diff_r[6]_i_1 
       (.I0(diff_ns00_in[6]),
        .I1(diff_ns0[6]),
        .I2(diff_ns1),
        .O(diff_ns[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \diff_r[7]_i_1 
       (.I0(diff_ns00_in[7]),
        .I1(diff_ns0[7]),
        .I2(diff_ns1),
        .O(diff_ns[7]));
  LUT4 #(
    .INIT(16'hD22D)) 
    \diff_r[7]_i_10 
       (.I0(edge_center[6]),
        .I1(window_center[6]),
        .I2(edge_center[7]),
        .I3(window_center[7]),
        .O(\diff_r[7]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \diff_r[7]_i_11 
       (.I0(edge_center[6]),
        .I1(window_center[6]),
        .I2(edge_center[5]),
        .O(\diff_r[7]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \diff_r[7]_i_12 
       (.I0(edge_center[5]),
        .I1(window_center[5]),
        .O(\diff_r[7]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \diff_r[7]_i_13 
       (.I0(window_center[4]),
        .I1(edge_center[4]),
        .O(\diff_r[7]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \diff_r[7]_i_4 
       (.I0(window_center[7]),
        .I1(edge_center[7]),
        .O(\diff_r[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \diff_r[7]_i_5 
       (.I0(window_center[6]),
        .I1(edge_center[6]),
        .O(\diff_r[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \diff_r[7]_i_6 
       (.I0(window_center[5]),
        .I1(edge_center[5]),
        .O(\diff_r[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \diff_r[7]_i_7 
       (.I0(window_center[4]),
        .I1(edge_center[4]),
        .O(\diff_r[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \diff_r[7]_i_8 
       (.I0(window_center[6]),
        .I1(edge_center[6]),
        .O(\diff_r[7]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \diff_r[7]_i_9 
       (.I0(edge_center[5]),
        .O(p_0_in__4));
  LUT3 #(
    .INIT(8'hAC)) 
    \diff_r[8]_i_1 
       (.I0(diff_ns00_in[8]),
        .I1(diff_ns0[8]),
        .I2(diff_ns1),
        .O(diff_ns[8]));
  LUT4 #(
    .INIT(16'h9009)) 
    \diff_r[8]_i_10 
       (.I0(window_center[6]),
        .I1(edge_center[6]),
        .I2(window_center[7]),
        .I3(edge_center[7]),
        .O(\diff_r[8]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \diff_r[8]_i_11 
       (.I0(window_center[4]),
        .I1(edge_center[4]),
        .I2(window_center[5]),
        .I3(edge_center[5]),
        .O(\diff_r[8]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \diff_r[8]_i_12 
       (.I0(window_center[2]),
        .I1(edge_center[2]),
        .I2(window_center[3]),
        .I3(edge_center[3]),
        .O(\diff_r[8]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \diff_r[8]_i_13 
       (.I0(window_center[0]),
        .I1(edge_center[0]),
        .I2(window_center[1]),
        .I3(edge_center[1]),
        .O(\diff_r[8]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \diff_r[8]_i_5 
       (.I0(edge_center[7]),
        .I1(window_center[7]),
        .O(\diff_r[8]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \diff_r[8]_i_6 
       (.I0(window_center[6]),
        .I1(edge_center[6]),
        .I2(edge_center[7]),
        .I3(window_center[7]),
        .O(\diff_r[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \diff_r[8]_i_7 
       (.I0(window_center[4]),
        .I1(edge_center[4]),
        .I2(edge_center[5]),
        .I3(window_center[5]),
        .O(\diff_r[8]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \diff_r[8]_i_8 
       (.I0(window_center[2]),
        .I1(edge_center[2]),
        .I2(edge_center[3]),
        .I3(window_center[3]),
        .O(\diff_r[8]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \diff_r[8]_i_9 
       (.I0(window_center[0]),
        .I1(edge_center[0]),
        .I2(edge_center[1]),
        .I3(window_center[1]),
        .O(\diff_r[8]_i_9_n_0 ));
  FDRE \diff_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(diff_ns[0]),
        .Q(\diff_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \diff_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(diff_ns[1]),
        .Q(\diff_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \diff_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(diff_ns[2]),
        .Q(\diff_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \diff_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(diff_ns[3]),
        .Q(\diff_r_reg_n_0_[3] ),
        .R(1'b0));
  CARRY4 \diff_r_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\diff_r_reg[3]_i_2_n_0 ,\diff_r_reg[3]_i_2_n_1 ,\diff_r_reg[3]_i_2_n_2 ,\diff_r_reg[3]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI(window_center[3:0]),
        .O(diff_ns00_in[3:0]),
        .S({\diff_r[3]_i_4_n_0 ,\diff_r[3]_i_5_n_0 ,\diff_r[3]_i_6_n_0 ,\diff_r[3]_i_7_n_0 }));
  CARRY4 \diff_r_reg[3]_i_3 
       (.CI(1'b0),
        .CO({\diff_r_reg[3]_i_3_n_0 ,\diff_r_reg[3]_i_3_n_1 ,\diff_r_reg[3]_i_3_n_2 ,\diff_r_reg[3]_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI(window_center[3:0]),
        .O(diff_ns0[3:0]),
        .S({\diff_r[3]_i_8_n_0 ,\diff_r[3]_i_9_n_0 ,\diff_r[3]_i_10_n_0 ,\diff_r[3]_i_11_n_0 }));
  FDRE \diff_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(diff_ns[4]),
        .Q(\diff_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \diff_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(diff_ns[5]),
        .Q(\diff_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \diff_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(diff_ns[6]),
        .Q(\diff_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \diff_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(diff_ns[7]),
        .Q(\diff_r_reg_n_0_[7] ),
        .R(1'b0));
  CARRY4 \diff_r_reg[7]_i_2 
       (.CI(\diff_r_reg[3]_i_2_n_0 ),
        .CO({\diff_r_reg[7]_i_2_n_0 ,\diff_r_reg[7]_i_2_n_1 ,\diff_r_reg[7]_i_2_n_2 ,\diff_r_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(window_center[7:4]),
        .O(diff_ns00_in[7:4]),
        .S({\diff_r[7]_i_4_n_0 ,\diff_r[7]_i_5_n_0 ,\diff_r[7]_i_6_n_0 ,\diff_r[7]_i_7_n_0 }));
  CARRY4 \diff_r_reg[7]_i_3 
       (.CI(\diff_r_reg[3]_i_3_n_0 ),
        .CO({\diff_r_reg[7]_i_3_n_0 ,\diff_r_reg[7]_i_3_n_1 ,\diff_r_reg[7]_i_3_n_2 ,\diff_r_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\diff_r[7]_i_8_n_0 ,p_0_in__4,window_center[5:4]}),
        .O(diff_ns0[7:4]),
        .S({\diff_r[7]_i_10_n_0 ,\diff_r[7]_i_11_n_0 ,\diff_r[7]_i_12_n_0 ,\diff_r[7]_i_13_n_0 }));
  FDRE \diff_r_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(diff_ns[8]),
        .Q(\diff_r_reg_n_0_[8] ),
        .R(1'b0));
  CARRY4 \diff_r_reg[8]_i_2 
       (.CI(\diff_r_reg[7]_i_2_n_0 ),
        .CO(\NLW_diff_r_reg[8]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_diff_r_reg[8]_i_2_O_UNCONNECTED [3:1],diff_ns00_in[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \diff_r_reg[8]_i_3 
       (.CI(\diff_r_reg[7]_i_3_n_0 ),
        .CO(\NLW_diff_r_reg[8]_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_diff_r_reg[8]_i_3_O_UNCONNECTED [3:1],diff_ns0[8]}),
        .S({1'b0,1'b0,1'b0,\diff_r[8]_i_5_n_0 }));
  CARRY4 \diff_r_reg[8]_i_4 
       (.CI(1'b0),
        .CO({diff_ns1,\diff_r_reg[8]_i_4_n_1 ,\diff_r_reg[8]_i_4_n_2 ,\diff_r_reg[8]_i_4_n_3 }),
        .CYINIT(1'b1),
        .DI({\diff_r[8]_i_6_n_0 ,\diff_r[8]_i_7_n_0 ,\diff_r[8]_i_8_n_0 ,\diff_r[8]_i_9_n_0 }),
        .O(\NLW_diff_r_reg[8]_i_4_O_UNCONNECTED [3:0]),
        .S({\diff_r[8]_i_10_n_0 ,\diff_r[8]_i_11_n_0 ,\diff_r[8]_i_12_n_0 ,\diff_r[8]_i_13_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT6 #(
    .INIT(64'h000000000000BF80)) 
    diffs_eq_r_i_1
       (.I0(diffs_eq),
        .I1(done_ns),
        .I2(\sm_r_reg[3] ),
        .I3(diffs_eq_r),
        .I4(ktap_at_right_edge_r_reg),
        .I5(ktap_at_left_edge_r_reg),
        .O(diffs_eq_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h3133111111111111)) 
    diffs_eq_r_i_3
       (.I0(\diff_r_reg_n_0_[8] ),
        .I1(\diff_r_reg_n_0_[7] ),
        .I2(\diff_r_reg_n_0_[4] ),
        .I3(diffs_eq_r_i_6_n_0),
        .I4(\diff_r_reg_n_0_[5] ),
        .I5(\diff_r_reg_n_0_[6] ),
        .O(diffs_eq_r_i_3_n_0));
  LUT6 #(
    .INIT(64'hF011F111F111F111)) 
    diffs_eq_r_i_4
       (.I0(\diff_r_reg_n_0_[8] ),
        .I1(\diff_r_reg_n_0_[7] ),
        .I2(diffs_eq_r_i_6_n_0),
        .I3(\diff_r_reg_n_0_[4] ),
        .I4(\diff_r_reg_n_0_[5] ),
        .I5(\diff_r_reg_n_0_[6] ),
        .O(diffs_eq_r_i_4_n_0));
  LUT3 #(
    .INIT(8'hAB)) 
    diffs_eq_r_i_5
       (.I0(diffs_eq_r_i_7_n_0),
        .I1(\diff_r_reg_n_0_[1] ),
        .I2(\diff_r_reg_n_0_[0] ),
        .O(diffs_eq_r_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    diffs_eq_r_i_6
       (.I0(\diff_r_reg_n_0_[3] ),
        .I1(\diff_r_reg_n_0_[1] ),
        .I2(\diff_r_reg_n_0_[0] ),
        .I3(\diff_r_reg_n_0_[2] ),
        .O(diffs_eq_r_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT6 #(
    .INIT(64'h1011111111111111)) 
    diffs_eq_r_i_7
       (.I0(\diff_r_reg_n_0_[8] ),
        .I1(\diff_r_reg_n_0_[7] ),
        .I2(diffs_eq_r_i_6_n_0),
        .I3(\diff_r_reg_n_0_[4] ),
        .I4(\diff_r_reg_n_0_[5] ),
        .I5(\diff_r_reg_n_0_[6] ),
        .O(diffs_eq_r_i_7_n_0));
  FDRE diffs_eq_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(diffs_eq_r_i_1_n_0),
        .Q(diffs_eq_r),
        .R(1'b0));
  CARRY4 diffs_eq_r_reg_i_2
       (.CI(1'b0),
        .CO({NLW_diffs_eq_r_reg_i_2_CO_UNCONNECTED[3],diffs_eq,diffs_eq_r_reg_i_2_n_2,diffs_eq_r_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_diffs_eq_r_reg_i_2_O_UNCONNECTED[3:0]),
        .S({1'b0,diffs_eq_r_i_3_n_0,diffs_eq_r_i_4_n_0,diffs_eq_r_i_5_n_0}));
  LUT3 #(
    .INIT(8'h80)) 
    done_r_i_1
       (.I0(mmcm_edge_detect_rdy_r_reg),
        .I1(\run_ends_r_reg_n_0_[0] ),
        .I2(\run_ends_r_reg_n_0_[1] ),
        .O(done_ns));
  FDRE done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(done_ns),
        .Q(\sm_r_reg[3] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT6 #(
    .INIT(64'hAE00000000000000)) 
    edge_aligned_r_i_1
       (.I0(edge_aligned_r_i_2_n_0),
        .I1(diffs_eq_r),
        .I2(diffs_eq),
        .I3(ktap_at_left_edge_r_reg_0),
        .I4(cq_stable_r_reg),
        .I5(done_ns),
        .O(edge_aligned_ns));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    edge_aligned_r_i_2
       (.I0(edge_aligned_r_i_4_n_0),
        .I1(\diff_r_reg_n_0_[7] ),
        .I2(\diff_r_reg_n_0_[8] ),
        .I3(\diff_r_reg_n_0_[6] ),
        .I4(\diff_r_reg_n_0_[5] ),
        .O(edge_aligned_r_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    edge_aligned_r_i_4
       (.I0(\diff_r_reg_n_0_[2] ),
        .I1(\diff_r_reg_n_0_[0] ),
        .I2(\diff_r_reg_n_0_[1] ),
        .I3(\diff_r_reg_n_0_[3] ),
        .I4(\diff_r_reg_n_0_[4] ),
        .O(edge_aligned_r_i_4_n_0));
  FDRE edge_aligned_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(edge_aligned_ns),
        .Q(\sm_r_reg[3]_0 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_center_r[3]_i_2 
       (.I0(p_0_in1_in[3]),
        .I1(diff[3]),
        .O(\edge_center_r[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_center_r[3]_i_3 
       (.I0(p_0_in1_in[2]),
        .I1(diff[2]),
        .O(\edge_center_r[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_center_r[3]_i_4 
       (.I0(p_0_in1_in[1]),
        .I1(diff[1]),
        .O(\edge_center_r[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \edge_center_r[3]_i_5 
       (.I0(diff[0]),
        .O(\edge_center_r[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \edge_center_r[7]_i_10 
       (.I0(p_0_in1_in[7]),
        .O(\edge_center_r[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_center_r[7]_i_11 
       (.I0(p_0_in1_in[6]),
        .I1(diff[6]),
        .O(\edge_center_r[7]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_center_r[7]_i_12 
       (.I0(p_0_in1_in[5]),
        .I1(diff[5]),
        .O(\edge_center_r[7]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_center_r[7]_i_13 
       (.I0(p_0_in1_in[4]),
        .I1(diff[4]),
        .O(\edge_center_r[7]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_center_r[7]_i_14 
       (.I0(p_0_in1_in[3]),
        .I1(diff[3]),
        .O(\edge_center_r[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_center_r[7]_i_15 
       (.I0(p_0_in1_in[2]),
        .I1(diff[2]),
        .O(\edge_center_r[7]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_center_r[7]_i_16 
       (.I0(p_0_in1_in[1]),
        .I1(diff[1]),
        .O(\edge_center_r[7]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \edge_center_r[7]_i_17 
       (.I0(diff[0]),
        .O(\edge_center_r[7]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hA8888888)) 
    \edge_center_r[7]_i_2 
       (.I0(diff[5]),
        .I1(center_return3[8]),
        .I2(center_return3[7]),
        .I3(center_return3[5]),
        .I4(center_return3[6]),
        .O(\edge_center_r[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \edge_center_r[7]_i_3 
       (.I0(p_0_in1_in[6]),
        .I1(diff[6]),
        .I2(p_0_in1_in[7]),
        .O(\edge_center_r[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \edge_center_r[7]_i_4 
       (.I0(\edge_center_r[7]_i_2_n_0 ),
        .I1(diff[6]),
        .I2(p_0_in1_in[6]),
        .O(\edge_center_r[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA955555556AAA)) 
    \edge_center_r[7]_i_5 
       (.I0(diff[5]),
        .I1(center_return3[6]),
        .I2(center_return3[5]),
        .I3(center_return3[7]),
        .I4(center_return3[8]),
        .I5(p_0_in1_in[5]),
        .O(\edge_center_r[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_center_r[7]_i_6 
       (.I0(p_0_in1_in[4]),
        .I1(diff[4]),
        .O(\edge_center_r[7]_i_6_n_0 ));
  FDRE \edge_center_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(center_return0[0]),
        .Q(edge_center[0]),
        .R(1'b0));
  FDRE \edge_center_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(center_return0[1]),
        .Q(edge_center[1]),
        .R(1'b0));
  FDRE \edge_center_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(center_return0[2]),
        .Q(edge_center[2]),
        .R(1'b0));
  FDRE \edge_center_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(center_return0[3]),
        .Q(edge_center[3]),
        .R(1'b0));
  CARRY4 \edge_center_r_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\edge_center_r_reg[3]_i_1_n_0 ,\edge_center_r_reg[3]_i_1_n_1 ,\edge_center_r_reg[3]_i_1_n_2 ,\edge_center_r_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_0_in1_in[3:1],1'b0}),
        .O(center_return0[3:0]),
        .S({\edge_center_r[3]_i_2_n_0 ,\edge_center_r[3]_i_3_n_0 ,\edge_center_r[3]_i_4_n_0 ,\edge_center_r[3]_i_5_n_0 }));
  FDRE \edge_center_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(center_return0[4]),
        .Q(edge_center[4]),
        .R(1'b0));
  FDRE \edge_center_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(center_return0[5]),
        .Q(edge_center[5]),
        .R(1'b0));
  FDRE \edge_center_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(center_return0[6]),
        .Q(edge_center[6]),
        .R(1'b0));
  FDRE \edge_center_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(center_return0[7]),
        .Q(edge_center[7]),
        .R(1'b0));
  CARRY4 \edge_center_r_reg[7]_i_1 
       (.CI(\edge_center_r_reg[3]_i_1_n_0 ),
        .CO({\NLW_edge_center_r_reg[7]_i_1_CO_UNCONNECTED [3],\edge_center_r_reg[7]_i_1_n_1 ,\edge_center_r_reg[7]_i_1_n_2 ,\edge_center_r_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\edge_center_r[7]_i_2_n_0 ,p_0_in1_in[5:4]}),
        .O(center_return0[7:4]),
        .S({\edge_center_r[7]_i_3_n_0 ,\edge_center_r[7]_i_4_n_0 ,\edge_center_r[7]_i_5_n_0 ,\edge_center_r[7]_i_6_n_0 }));
  CARRY4 \edge_center_r_reg[7]_i_7 
       (.CI(\edge_center_r_reg[7]_i_8_n_0 ),
        .CO({\NLW_edge_center_r_reg[7]_i_7_CO_UNCONNECTED [3:1],center_return3[8]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_edge_center_r_reg[7]_i_7_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \edge_center_r_reg[7]_i_8 
       (.CI(\edge_center_r_reg[7]_i_9_n_0 ),
        .CO({\edge_center_r_reg[7]_i_8_n_0 ,\edge_center_r_reg[7]_i_8_n_1 ,\edge_center_r_reg[7]_i_8_n_2 ,\edge_center_r_reg[7]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_0_in1_in[6:4]}),
        .O({center_return3[7:5],\NLW_edge_center_r_reg[7]_i_8_O_UNCONNECTED [0]}),
        .S({\edge_center_r[7]_i_10_n_0 ,\edge_center_r[7]_i_11_n_0 ,\edge_center_r[7]_i_12_n_0 ,\edge_center_r[7]_i_13_n_0 }));
  CARRY4 \edge_center_r_reg[7]_i_9 
       (.CI(1'b0),
        .CO({\edge_center_r_reg[7]_i_9_n_0 ,\edge_center_r_reg[7]_i_9_n_1 ,\edge_center_r_reg[7]_i_9_n_2 ,\edge_center_r_reg[7]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({p_0_in1_in[3:1],1'b0}),
        .O(\NLW_edge_center_r_reg[7]_i_9_O_UNCONNECTED [3:0]),
        .S({\edge_center_r[7]_i_14_n_0 ,\edge_center_r[7]_i_15_n_0 ,\edge_center_r[7]_i_16_n_0 ,\edge_center_r[7]_i_17_n_0 }));
  LUT3 #(
    .INIT(8'hB8)) 
    \edge_diff_r[0]_i_1 
       (.I0(\edge_diff_r_reg[3]_i_2_n_7 ),
        .I1(\edge_diff_r_reg[6]_i_3_n_0 ),
        .I2(\edge_diff_r_reg[3]_i_3_n_7 ),
        .O(mod_sub_return[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \edge_diff_r[1]_i_1 
       (.I0(\edge_diff_r_reg[3]_i_2_n_6 ),
        .I1(\edge_diff_r_reg[6]_i_3_n_0 ),
        .I2(\edge_diff_r_reg[3]_i_3_n_6 ),
        .O(mod_sub_return[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \edge_diff_r[2]_i_1 
       (.I0(\edge_diff_r_reg[3]_i_2_n_5 ),
        .I1(\edge_diff_r_reg[6]_i_3_n_0 ),
        .I2(\edge_diff_r_reg[3]_i_3_n_5 ),
        .O(mod_sub_return[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \edge_diff_r[3]_i_1 
       (.I0(\edge_diff_r_reg[3]_i_2_n_4 ),
        .I1(\edge_diff_r_reg[6]_i_3_n_0 ),
        .I2(\edge_diff_r_reg[3]_i_3_n_4 ),
        .O(mod_sub_return[3]));
  LUT2 #(
    .INIT(4'h9)) 
    \edge_diff_r[3]_i_10 
       (.I0(\rise_trail_center_offset_r_reg_n_0_[1] ),
        .I1(p_0_in1_in[2]),
        .O(\edge_diff_r[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \edge_diff_r[3]_i_11 
       (.I0(\rise_trail_center_offset_r_reg_n_0_[0] ),
        .I1(p_0_in1_in[1]),
        .O(\edge_diff_r[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \edge_diff_r[3]_i_4 
       (.I0(\rise_trail_center_offset_r_reg_n_0_[3] ),
        .I1(p_0_in1_in[4]),
        .O(\edge_diff_r[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \edge_diff_r[3]_i_5 
       (.I0(\rise_trail_center_offset_r_reg_n_0_[2] ),
        .I1(p_0_in1_in[3]),
        .O(\edge_diff_r[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \edge_diff_r[3]_i_6 
       (.I0(\rise_trail_center_offset_r_reg_n_0_[1] ),
        .I1(p_0_in1_in[2]),
        .O(\edge_diff_r[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \edge_diff_r[3]_i_7 
       (.I0(\rise_trail_center_offset_r_reg_n_0_[0] ),
        .I1(p_0_in1_in[1]),
        .O(\edge_diff_r[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \edge_diff_r[3]_i_8 
       (.I0(\rise_trail_center_offset_r_reg_n_0_[3] ),
        .I1(p_0_in1_in[4]),
        .O(\edge_diff_r[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \edge_diff_r[3]_i_9 
       (.I0(\rise_trail_center_offset_r_reg_n_0_[2] ),
        .I1(p_0_in1_in[3]),
        .O(\edge_diff_r[3]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \edge_diff_r[4]_i_1 
       (.I0(\edge_diff_r_reg[6]_i_2_n_7 ),
        .I1(\edge_diff_r_reg[6]_i_3_n_0 ),
        .I2(\edge_diff_r_reg[6]_i_4_n_7 ),
        .O(mod_sub_return[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \edge_diff_r[5]_i_1 
       (.I0(\edge_diff_r_reg[6]_i_2_n_6 ),
        .I1(\edge_diff_r_reg[6]_i_3_n_0 ),
        .I2(\edge_diff_r_reg[6]_i_4_n_6 ),
        .O(mod_sub_return[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \edge_diff_r[6]_i_1 
       (.I0(\edge_diff_r_reg[6]_i_2_n_5 ),
        .I1(\edge_diff_r_reg[6]_i_3_n_0 ),
        .I2(\edge_diff_r_reg[6]_i_4_n_5 ),
        .O(mod_sub_return[6]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \edge_diff_r[6]_i_10 
       (.I0(\rise_trail_center_offset_r_reg_n_0_[2] ),
        .I1(p_0_in1_in[3]),
        .I2(p_0_in1_in[4]),
        .I3(\rise_trail_center_offset_r_reg_n_0_[3] ),
        .O(\edge_diff_r[6]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \edge_diff_r[6]_i_11 
       (.I0(\rise_trail_center_offset_r_reg_n_0_[0] ),
        .I1(p_0_in1_in[1]),
        .I2(p_0_in1_in[2]),
        .I3(\rise_trail_center_offset_r_reg_n_0_[1] ),
        .O(\edge_diff_r[6]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \edge_diff_r[6]_i_12 
       (.I0(p_0_in1_in[7]),
        .I1(\rise_trail_center_offset_r_reg_n_0_[6] ),
        .O(\edge_diff_r[6]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \edge_diff_r[6]_i_13 
       (.I0(\rise_trail_center_offset_r_reg_n_0_[4] ),
        .I1(p_0_in1_in[5]),
        .I2(\rise_trail_center_offset_r_reg_n_0_[5] ),
        .I3(p_0_in1_in[6]),
        .O(\edge_diff_r[6]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \edge_diff_r[6]_i_14 
       (.I0(\rise_trail_center_offset_r_reg_n_0_[2] ),
        .I1(p_0_in1_in[3]),
        .I2(\rise_trail_center_offset_r_reg_n_0_[3] ),
        .I3(p_0_in1_in[4]),
        .O(\edge_diff_r[6]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \edge_diff_r[6]_i_15 
       (.I0(\rise_trail_center_offset_r_reg_n_0_[0] ),
        .I1(p_0_in1_in[1]),
        .I2(\rise_trail_center_offset_r_reg_n_0_[1] ),
        .I3(p_0_in1_in[2]),
        .O(\edge_diff_r[6]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \edge_diff_r[6]_i_16 
       (.I0(p_0_in1_in[5]),
        .O(\edge_diff_r[6]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \edge_diff_r[6]_i_17 
       (.I0(p_0_in1_in[6]),
        .I1(\rise_trail_center_offset_r_reg_n_0_[5] ),
        .I2(p_0_in1_in[7]),
        .I3(\rise_trail_center_offset_r_reg_n_0_[6] ),
        .O(\edge_diff_r[6]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \edge_diff_r[6]_i_18 
       (.I0(p_0_in1_in[6]),
        .I1(\rise_trail_center_offset_r_reg_n_0_[5] ),
        .I2(p_0_in1_in[5]),
        .O(\edge_diff_r[6]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_diff_r[6]_i_19 
       (.I0(\rise_trail_center_offset_r_reg_n_0_[4] ),
        .I1(p_0_in1_in[5]),
        .O(\edge_diff_r[6]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \edge_diff_r[6]_i_5 
       (.I0(\rise_trail_center_offset_r_reg_n_0_[6] ),
        .I1(p_0_in1_in[7]),
        .O(\edge_diff_r[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \edge_diff_r[6]_i_6 
       (.I0(\rise_trail_center_offset_r_reg_n_0_[5] ),
        .I1(p_0_in1_in[6]),
        .O(\edge_diff_r[6]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \edge_diff_r[6]_i_7 
       (.I0(\rise_trail_center_offset_r_reg_n_0_[4] ),
        .I1(p_0_in1_in[5]),
        .O(\edge_diff_r[6]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \edge_diff_r[6]_i_8 
       (.I0(\rise_trail_center_offset_r_reg_n_0_[6] ),
        .I1(p_0_in1_in[7]),
        .O(\edge_diff_r[6]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \edge_diff_r[6]_i_9 
       (.I0(\rise_trail_center_offset_r_reg_n_0_[4] ),
        .I1(p_0_in1_in[5]),
        .I2(p_0_in1_in[6]),
        .I3(\rise_trail_center_offset_r_reg_n_0_[5] ),
        .O(\edge_diff_r[6]_i_9_n_0 ));
  FDRE \edge_diff_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(mod_sub_return[0]),
        .Q(diff[0]),
        .R(1'b0));
  FDRE \edge_diff_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(mod_sub_return[1]),
        .Q(diff[1]),
        .R(1'b0));
  FDRE \edge_diff_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(mod_sub_return[2]),
        .Q(diff[2]),
        .R(1'b0));
  FDRE \edge_diff_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(mod_sub_return[3]),
        .Q(diff[3]),
        .R(1'b0));
  CARRY4 \edge_diff_r_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\edge_diff_r_reg[3]_i_2_n_0 ,\edge_diff_r_reg[3]_i_2_n_1 ,\edge_diff_r_reg[3]_i_2_n_2 ,\edge_diff_r_reg[3]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\rise_trail_center_offset_r_reg_n_0_[3] ,\rise_trail_center_offset_r_reg_n_0_[2] ,\rise_trail_center_offset_r_reg_n_0_[1] ,\rise_trail_center_offset_r_reg_n_0_[0] }),
        .O({\edge_diff_r_reg[3]_i_2_n_4 ,\edge_diff_r_reg[3]_i_2_n_5 ,\edge_diff_r_reg[3]_i_2_n_6 ,\edge_diff_r_reg[3]_i_2_n_7 }),
        .S({\edge_diff_r[3]_i_4_n_0 ,\edge_diff_r[3]_i_5_n_0 ,\edge_diff_r[3]_i_6_n_0 ,\edge_diff_r[3]_i_7_n_0 }));
  CARRY4 \edge_diff_r_reg[3]_i_3 
       (.CI(1'b0),
        .CO({\edge_diff_r_reg[3]_i_3_n_0 ,\edge_diff_r_reg[3]_i_3_n_1 ,\edge_diff_r_reg[3]_i_3_n_2 ,\edge_diff_r_reg[3]_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({\rise_trail_center_offset_r_reg_n_0_[3] ,\rise_trail_center_offset_r_reg_n_0_[2] ,\rise_trail_center_offset_r_reg_n_0_[1] ,\rise_trail_center_offset_r_reg_n_0_[0] }),
        .O({\edge_diff_r_reg[3]_i_3_n_4 ,\edge_diff_r_reg[3]_i_3_n_5 ,\edge_diff_r_reg[3]_i_3_n_6 ,\edge_diff_r_reg[3]_i_3_n_7 }),
        .S({\edge_diff_r[3]_i_8_n_0 ,\edge_diff_r[3]_i_9_n_0 ,\edge_diff_r[3]_i_10_n_0 ,\edge_diff_r[3]_i_11_n_0 }));
  FDRE \edge_diff_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(mod_sub_return[4]),
        .Q(diff[4]),
        .R(1'b0));
  FDRE \edge_diff_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(mod_sub_return[5]),
        .Q(diff[5]),
        .R(1'b0));
  FDRE \edge_diff_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(mod_sub_return[6]),
        .Q(diff[6]),
        .R(1'b0));
  CARRY4 \edge_diff_r_reg[6]_i_2 
       (.CI(\edge_diff_r_reg[3]_i_2_n_0 ),
        .CO({\NLW_edge_diff_r_reg[6]_i_2_CO_UNCONNECTED [3:2],\edge_diff_r_reg[6]_i_2_n_2 ,\edge_diff_r_reg[6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\rise_trail_center_offset_r_reg_n_0_[5] ,\rise_trail_center_offset_r_reg_n_0_[4] }),
        .O({\NLW_edge_diff_r_reg[6]_i_2_O_UNCONNECTED [3],\edge_diff_r_reg[6]_i_2_n_5 ,\edge_diff_r_reg[6]_i_2_n_6 ,\edge_diff_r_reg[6]_i_2_n_7 }),
        .S({1'b0,\edge_diff_r[6]_i_5_n_0 ,\edge_diff_r[6]_i_6_n_0 ,\edge_diff_r[6]_i_7_n_0 }));
  CARRY4 \edge_diff_r_reg[6]_i_3 
       (.CI(1'b0),
        .CO({\edge_diff_r_reg[6]_i_3_n_0 ,\edge_diff_r_reg[6]_i_3_n_1 ,\edge_diff_r_reg[6]_i_3_n_2 ,\edge_diff_r_reg[6]_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({\edge_diff_r[6]_i_8_n_0 ,\edge_diff_r[6]_i_9_n_0 ,\edge_diff_r[6]_i_10_n_0 ,\edge_diff_r[6]_i_11_n_0 }),
        .O(\NLW_edge_diff_r_reg[6]_i_3_O_UNCONNECTED [3:0]),
        .S({\edge_diff_r[6]_i_12_n_0 ,\edge_diff_r[6]_i_13_n_0 ,\edge_diff_r[6]_i_14_n_0 ,\edge_diff_r[6]_i_15_n_0 }));
  CARRY4 \edge_diff_r_reg[6]_i_4 
       (.CI(\edge_diff_r_reg[3]_i_3_n_0 ),
        .CO({\NLW_edge_diff_r_reg[6]_i_4_CO_UNCONNECTED [3:2],\edge_diff_r_reg[6]_i_4_n_2 ,\edge_diff_r_reg[6]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\edge_diff_r[6]_i_16_n_0 ,\rise_trail_center_offset_r_reg_n_0_[4] }),
        .O({\NLW_edge_diff_r_reg[6]_i_4_O_UNCONNECTED [3],\edge_diff_r_reg[6]_i_4_n_5 ,\edge_diff_r_reg[6]_i_4_n_6 ,\edge_diff_r_reg[6]_i_4_n_7 }),
        .S({1'b0,\edge_diff_r[6]_i_17_n_0 ,\edge_diff_r[6]_i_18_n_0 ,\edge_diff_r[6]_i_19_n_0 }));
  LUT2 #(
    .INIT(4'h8)) 
    poc_backup_r_i_1
       (.I0(poc_backup_ns0),
        .I1(edge_aligned_ns),
        .O(poc_backup_ns));
  LUT4 #(
    .INIT(16'h9009)) 
    poc_backup_r_i_10
       (.I0(poc_backup_r_i_14_n_0),
        .I1(prev_r[7]),
        .I2(poc_backup_r_i_15_n_0),
        .I3(prev_r[6]),
        .O(poc_backup_r_i_10_n_0));
  LUT5 #(
    .INIT(32'h88822228)) 
    poc_backup_r_i_11
       (.I0(poc_backup_r_i_18_n_0),
        .I1(\diff_r_reg_n_0_[4] ),
        .I2(diffs_eq_r_i_7_n_0),
        .I3(diffs_eq_r_i_6_n_0),
        .I4(prev_r[4]),
        .O(poc_backup_r_i_11_n_0));
  LUT6 #(
    .INIT(64'h9060900609090960)) 
    poc_backup_r_i_12
       (.I0(\diff_r_reg_n_0_[3] ),
        .I1(prev_r[3]),
        .I2(\diff_r_reg_n_0_[2] ),
        .I3(diffs_eq_r_i_7_n_0),
        .I4(poc_backup_r_i_17_n_0),
        .I5(prev_r[2]),
        .O(poc_backup_r_i_12_n_0));
  LUT5 #(
    .INIT(32'h960000A5)) 
    poc_backup_r_i_13
       (.I0(\diff_r_reg_n_0_[1] ),
        .I1(diffs_eq_r_i_7_n_0),
        .I2(prev_r[1]),
        .I3(\diff_r_reg_n_0_[0] ),
        .I4(prev_r[0]),
        .O(poc_backup_r_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT6 #(
    .INIT(64'hCF00000020AAAAAA)) 
    poc_backup_r_i_14
       (.I0(\diff_r_reg_n_0_[8] ),
        .I1(\diff_r_reg_n_0_[4] ),
        .I2(diffs_eq_r_i_6_n_0),
        .I3(\diff_r_reg_n_0_[5] ),
        .I4(\diff_r_reg_n_0_[6] ),
        .I5(\diff_r_reg_n_0_[7] ),
        .O(poc_backup_r_i_14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT6 #(
    .INIT(64'hFF1F111100E0EEEE)) 
    poc_backup_r_i_15
       (.I0(\diff_r_reg_n_0_[8] ),
        .I1(\diff_r_reg_n_0_[7] ),
        .I2(diffs_eq_r_i_6_n_0),
        .I3(\diff_r_reg_n_0_[4] ),
        .I4(\diff_r_reg_n_0_[5] ),
        .I5(\diff_r_reg_n_0_[6] ),
        .O(poc_backup_r_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hA955)) 
    poc_backup_r_i_16
       (.I0(\diff_r_reg_n_0_[5] ),
        .I1(\diff_r_reg_n_0_[7] ),
        .I2(\diff_r_reg_n_0_[8] ),
        .I3(edge_aligned_r_i_4_n_0),
        .O(poc_backup_r_i_16_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    poc_backup_r_i_17
       (.I0(\diff_r_reg_n_0_[1] ),
        .I1(\diff_r_reg_n_0_[0] ),
        .O(poc_backup_r_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h666A9995)) 
    poc_backup_r_i_18
       (.I0(prev_r[5]),
        .I1(edge_aligned_r_i_4_n_0),
        .I2(\diff_r_reg_n_0_[8] ),
        .I3(\diff_r_reg_n_0_[7] ),
        .I4(\diff_r_reg_n_0_[5] ),
        .O(poc_backup_r_i_18_n_0));
  LUT4 #(
    .INIT(16'h0078)) 
    poc_backup_r_i_4
       (.I0(\diff_r_reg_n_0_[7] ),
        .I1(poc_backup_r_i_14_n_0),
        .I2(\diff_r_reg_n_0_[8] ),
        .I3(prev_r[8]),
        .O(poc_backup_r_i_4_n_0));
  LUT4 #(
    .INIT(16'h6A95)) 
    poc_backup_r_i_5
       (.I0(prev_r[8]),
        .I1(\diff_r_reg_n_0_[7] ),
        .I2(poc_backup_r_i_14_n_0),
        .I3(\diff_r_reg_n_0_[8] ),
        .O(poc_backup_r_i_5_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    poc_backup_r_i_6
       (.I0(prev_r[7]),
        .I1(poc_backup_r_i_14_n_0),
        .I2(poc_backup_r_i_15_n_0),
        .I3(prev_r[6]),
        .O(poc_backup_r_i_6_n_0));
  LUT6 #(
    .INIT(64'h1111111177711117)) 
    poc_backup_r_i_7
       (.I0(prev_r[5]),
        .I1(poc_backup_r_i_16_n_0),
        .I2(diffs_eq_r_i_6_n_0),
        .I3(diffs_eq_r_i_7_n_0),
        .I4(\diff_r_reg_n_0_[4] ),
        .I5(prev_r[4]),
        .O(poc_backup_r_i_7_n_0));
  LUT6 #(
    .INIT(64'h55040051F54550D3)) 
    poc_backup_r_i_8
       (.I0(prev_r[3]),
        .I1(poc_backup_r_i_17_n_0),
        .I2(\diff_r_reg_n_0_[2] ),
        .I3(diffs_eq_r_i_7_n_0),
        .I4(\diff_r_reg_n_0_[3] ),
        .I5(prev_r[2]),
        .O(poc_backup_r_i_8_n_0));
  LUT5 #(
    .INIT(32'h4510D570)) 
    poc_backup_r_i_9
       (.I0(prev_r[1]),
        .I1(diffs_eq_r_i_7_n_0),
        .I2(\diff_r_reg_n_0_[0] ),
        .I3(\diff_r_reg_n_0_[1] ),
        .I4(prev_r[0]),
        .O(poc_backup_r_i_9_n_0));
  FDRE poc_backup_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(poc_backup_ns),
        .Q(poc_backup_r_reg_0),
        .R(1'b0));
  CARRY4 poc_backup_r_reg_i_2
       (.CI(poc_backup_r_reg_i_3_n_0),
        .CO({NLW_poc_backup_r_reg_i_2_CO_UNCONNECTED[3:1],poc_backup_ns0}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,poc_backup_r_i_4_n_0}),
        .O(NLW_poc_backup_r_reg_i_2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,poc_backup_r_i_5_n_0}));
  CARRY4 poc_backup_r_reg_i_3
       (.CI(1'b0),
        .CO({poc_backup_r_reg_i_3_n_0,poc_backup_r_reg_i_3_n_1,poc_backup_r_reg_i_3_n_2,poc_backup_r_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({poc_backup_r_i_6_n_0,poc_backup_r_i_7_n_0,poc_backup_r_i_8_n_0,poc_backup_r_i_9_n_0}),
        .O(NLW_poc_backup_r_reg_i_3_O_UNCONNECTED[3:0]),
        .S({poc_backup_r_i_10_n_0,poc_backup_r_i_11_n_0,poc_backup_r_i_12_n_0,poc_backup_r_i_13_n_0}));
  FDRE \prev_r_reg[0] 
       (.C(CLK),
        .CE(done_ns),
        .D(\diff_r_reg_n_0_[0] ),
        .Q(prev_r[0]),
        .R(1'b0));
  FDRE \prev_r_reg[1] 
       (.C(CLK),
        .CE(done_ns),
        .D(\diff_r_reg_n_0_[1] ),
        .Q(prev_r[1]),
        .R(1'b0));
  FDRE \prev_r_reg[2] 
       (.C(CLK),
        .CE(done_ns),
        .D(\diff_r_reg_n_0_[2] ),
        .Q(prev_r[2]),
        .R(1'b0));
  FDRE \prev_r_reg[3] 
       (.C(CLK),
        .CE(done_ns),
        .D(\diff_r_reg_n_0_[3] ),
        .Q(prev_r[3]),
        .R(1'b0));
  FDRE \prev_r_reg[4] 
       (.C(CLK),
        .CE(done_ns),
        .D(\diff_r_reg_n_0_[4] ),
        .Q(prev_r[4]),
        .R(1'b0));
  FDRE \prev_r_reg[5] 
       (.C(CLK),
        .CE(done_ns),
        .D(\diff_r_reg_n_0_[5] ),
        .Q(prev_r[5]),
        .R(1'b0));
  FDRE \prev_r_reg[6] 
       (.C(CLK),
        .CE(done_ns),
        .D(\diff_r_reg_n_0_[6] ),
        .Q(prev_r[6]),
        .R(1'b0));
  FDRE \prev_r_reg[7] 
       (.C(CLK),
        .CE(done_ns),
        .D(\diff_r_reg_n_0_[7] ),
        .Q(prev_r[7]),
        .R(1'b0));
  FDRE \prev_r_reg[8] 
       (.C(CLK),
        .CE(done_ns),
        .D(\diff_r_reg_n_0_[8] ),
        .Q(prev_r[8]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h70)) 
    \rise_lead_center_offset_r[5]_i_1 
       (.I0(\rise_lead_r_reg[6] [2]),
        .I1(\rise_lead_r_reg[6] [0]),
        .I2(\rise_lead_r_reg[6] [1]),
        .O(offset_return1[5]));
  LUT3 #(
    .INIT(8'h70)) 
    \rise_lead_center_offset_r[6]_i_1 
       (.I0(\rise_lead_r_reg[6] [1]),
        .I1(\rise_lead_r_reg[6] [0]),
        .I2(\rise_lead_r_reg[6] [2]),
        .O(offset_return1[6]));
  FDRE \rise_lead_center_offset_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(p_0_in1_in[1]),
        .R(1'b0));
  FDRE \rise_lead_center_offset_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(p_0_in1_in[2]),
        .R(1'b0));
  FDRE \rise_lead_center_offset_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(p_0_in1_in[3]),
        .R(1'b0));
  FDRE \rise_lead_center_offset_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(p_0_in1_in[4]),
        .R(1'b0));
  FDRE \rise_lead_center_offset_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(p_0_in1_in[5]),
        .R(1'b0));
  FDRE \rise_lead_center_offset_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(offset_return1[5]),
        .Q(p_0_in1_in[6]),
        .R(1'b0));
  FDRE \rise_lead_center_offset_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(offset_return1[6]),
        .Q(p_0_in1_in[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \rise_trail_center_offset_r[5]_i_1 
       (.I0(\rise_trail_r_reg[6] [2]),
        .I1(\rise_trail_r_reg[6] [0]),
        .I2(\rise_trail_r_reg[6] [1]),
        .O(offset0_return0[5]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \rise_trail_center_offset_r[6]_i_1 
       (.I0(\rise_trail_r_reg[6] [1]),
        .I1(\rise_trail_r_reg[6] [0]),
        .I2(\rise_trail_r_reg[6] [2]),
        .O(offset0_return0[6]));
  FDRE \rise_trail_center_offset_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rise_trail_r_reg[5] [0]),
        .Q(\rise_trail_center_offset_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \rise_trail_center_offset_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rise_trail_r_reg[5] [1]),
        .Q(\rise_trail_center_offset_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \rise_trail_center_offset_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rise_trail_r_reg[5] [2]),
        .Q(\rise_trail_center_offset_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \rise_trail_center_offset_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rise_trail_r_reg[5] [3]),
        .Q(\rise_trail_center_offset_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \rise_trail_center_offset_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rise_trail_r_reg[5] [4]),
        .Q(\rise_trail_center_offset_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \rise_trail_center_offset_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(offset0_return0[5]),
        .Q(\rise_trail_center_offset_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \rise_trail_center_offset_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(offset0_return0[6]),
        .Q(\rise_trail_center_offset_r_reg_n_0_[6] ),
        .R(1'b0));
  (* srl_name = "\u_sram_mig_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_end_r2_reg_srl3 " *) 
  SRL16E run_end_r2_reg_srl3
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(samps_zero_r_reg_0),
        .Q(run_end_r2_reg_srl3_n_0));
  FDRE run_end_r3_reg
       (.C(CLK),
        .CE(1'b1),
        .D(run_end_r2_reg_srl3_n_0),
        .Q(run_end_r3),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000DACA)) 
    \run_ends_r[0]_i_1 
       (.I0(\run_ends_r_reg_n_0_[0] ),
        .I1(\run_ends_r_reg_n_0_[1] ),
        .I2(run_end_r3),
        .I3(run_polarity_held_r),
        .I4(reset_run_ends),
        .O(\run_ends_r[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hBF)) 
    \run_ends_r[0]_i_2 
       (.I0(run_too_small_r3),
        .I1(mmcm_edge_detect_rdy_r_reg),
        .I2(cq_stable_r_reg),
        .O(reset_run_ends));
  LUT6 #(
    .INIT(64'h00000000EC000000)) 
    \run_ends_r[1]_i_1 
       (.I0(\run_ends_r_reg_n_0_[0] ),
        .I1(\run_ends_r_reg_n_0_[1] ),
        .I2(run_end_r3),
        .I3(cq_stable_r_reg),
        .I4(mmcm_edge_detect_rdy_r_reg),
        .I5(run_too_small_r3),
        .O(\run_ends_r[1]_i_1_n_0 ));
  FDRE \run_ends_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\run_ends_r[0]_i_1_n_0 ),
        .Q(\run_ends_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \run_ends_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\run_ends_r[1]_i_1_n_0 ),
        .Q(\run_ends_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE run_polarity_held_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(samps_zero_r_reg),
        .Q(run_polarity_held_r),
        .R(1'b0));
  (* srl_name = "\u_sram_mig_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_too_small_r2_reg_srl2 " *) 
  SRL16E run_too_small_r2_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(run_too_small_r10),
        .Q(run_too_small_r2_reg_srl2_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    run_too_small_r2_reg_srl2_i_1
       (.I0(run_too_small_r_reg),
        .I1(\run_ends_r_reg_n_0_[0] ),
        .I2(\run_ends_r_reg_n_0_[1] ),
        .O(run_too_small_r10));
  FDRE run_too_small_r3_reg
       (.C(CLK),
        .CE(1'b1),
        .D(run_too_small_r2_reg_srl2_n_0),
        .Q(run_too_small_r3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \sm_r[3]_i_1 
       (.I0(\sm_r_reg[3] ),
        .I1(mmcm_edge_detect_rdy_r_reg),
        .I2(\sm_r_reg[3]_0 ),
        .O(\sm_r_reg[3]_1 ));
  LUT1 #(
    .INIT(2'h2)) 
    \window_center_r[3]_i_5 
       (.I0(\center_diff_r_reg_n_0_[0] ),
        .O(\window_center_r_reg[3]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \window_center_r[7]_i_12 
       (.I0(Q[4]),
        .I1(\center_diff_r_reg_n_0_[5] ),
        .O(\window_center_r[7]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \window_center_r[7]_i_17 
       (.I0(\center_diff_r_reg_n_0_[0] ),
        .O(\window_center_r[7]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hA8888888)) 
    \window_center_r[7]_i_2 
       (.I0(\center_diff_r_reg_n_0_[5] ),
        .I1(center0_return3[8]),
        .I2(center0_return3[7]),
        .I3(center0_return3[5]),
        .I4(center0_return3[6]),
        .O(DI));
  LUT3 #(
    .INIT(8'h96)) 
    \window_center_r[7]_i_4 
       (.I0(DI),
        .I1(\window_center_r_reg[7]_1 [4]),
        .I2(Q[5]),
        .O(\window_center_r_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'hAAAA955555556AAA)) 
    \window_center_r[7]_i_5 
       (.I0(\center_diff_r_reg_n_0_[5] ),
        .I1(center0_return3[6]),
        .I2(center0_return3[5]),
        .I3(center0_return3[7]),
        .I4(center0_return3[8]),
        .I5(Q[4]),
        .O(\window_center_r_reg[7]_0 [0]));
  FDRE \window_center_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rise_trail_r_reg[4] [0]),
        .Q(window_center[0]),
        .R(1'b0));
  FDRE \window_center_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rise_trail_r_reg[4] [1]),
        .Q(window_center[1]),
        .R(1'b0));
  FDRE \window_center_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rise_trail_r_reg[4] [2]),
        .Q(window_center[2]),
        .R(1'b0));
  FDRE \window_center_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rise_trail_r_reg[4] [3]),
        .Q(window_center[3]),
        .R(1'b0));
  FDRE \window_center_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rise_trail_r_reg[4] [4]),
        .Q(window_center[4]),
        .R(1'b0));
  FDRE \window_center_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rise_trail_r_reg[4] [5]),
        .Q(window_center[5]),
        .R(1'b0));
  FDRE \window_center_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rise_trail_r_reg[4] [6]),
        .Q(window_center[6]),
        .R(1'b0));
  FDRE \window_center_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rise_trail_r_reg[4] [7]),
        .Q(window_center[7]),
        .R(1'b0));
  CARRY4 \window_center_r_reg[7]_i_7 
       (.CI(\window_center_r_reg[7]_i_8_n_0 ),
        .CO({\NLW_window_center_r_reg[7]_i_7_CO_UNCONNECTED [3:1],center0_return3[8]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_window_center_r_reg[7]_i_7_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \window_center_r_reg[7]_i_8 
       (.CI(\window_center_r_reg[7]_i_9_n_0 ),
        .CO({\window_center_r_reg[7]_i_8_n_0 ,\window_center_r_reg[7]_i_8_n_1 ,\window_center_r_reg[7]_i_8_n_2 ,\window_center_r_reg[7]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,Q[5:3]}),
        .O({center0_return3[7:5],\NLW_window_center_r_reg[7]_i_8_O_UNCONNECTED [0]}),
        .S({\rise_trail_r_reg[6]_0 [2:1],\window_center_r[7]_i_12_n_0 ,\rise_trail_r_reg[6]_0 [0]}));
  CARRY4 \window_center_r_reg[7]_i_9 
       (.CI(1'b0),
        .CO({\window_center_r_reg[7]_i_9_n_0 ,\window_center_r_reg[7]_i_9_n_1 ,\window_center_r_reg[7]_i_9_n_2 ,\window_center_r_reg[7]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[2:0],1'b0}),
        .O(\NLW_window_center_r_reg[7]_i_9_O_UNCONNECTED [3:0]),
        .S({\rise_trail_r_reg[2] ,\window_center_r[7]_i_17_n_0 }));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_poc_pd" *) 
module sram_migmig_7series_v2_4_poc_pd
   (pd_out_selected,
    mmcm_ps_clk,
    tmp_lb_clk,
    rst_sync_r1,
    CLK);
  output pd_out_selected;
  input mmcm_ps_clk;
  input [0:0]tmp_lb_clk;
  input rst_sync_r1;
  input CLK;

  wire CLK;
  wire mmcm_ps_clk;
  wire pd_out_selected;
  wire pos_edge_samp;
  wire q1;
  wire rst_sync_r1;
  wire [0:0]tmp_lb_clk;
  wire NLW_u_phase_detector_Q2_UNCONNECTED;

  FDRE \no_eXes.pos_edge_samp_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(q1),
        .Q(pos_edge_samp),
        .R(1'b0));
  FDRE pd_out_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pos_edge_samp),
        .Q(pd_out_selected),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  IDDR #(
    .DDR_CLK_EDGE("OPPOSITE_EDGE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    u_phase_detector
       (.C(mmcm_ps_clk),
        .CE(1'b1),
        .D(tmp_lb_clk),
        .Q1(q1),
        .Q2(NLW_u_phase_detector_Q2_UNCONNECTED),
        .R(rst_sync_r1),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_poc_pd" *) 
module sram_migmig_7series_v2_4_poc_pd_11
   (mmcm_ps_clk,
    rst_sync_r1);
  input mmcm_ps_clk;
  input rst_sync_r1;

  wire mmcm_ps_clk;
  wire q1;
  wire rst_sync_r1;
  wire NLW_u_phase_detector_Q2_UNCONNECTED;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  IDDR #(
    .DDR_CLK_EDGE("OPPOSITE_EDGE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    u_phase_detector
       (.C(mmcm_ps_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q1(q1),
        .Q2(NLW_u_phase_detector_Q2_UNCONNECTED),
        .R(rst_sync_r1),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_poc_tap_base" *) 
module sram_migmig_7series_v2_4_poc_tap_base
   (run_too_small_r3_reg,
    run_polarity_held_r_reg,
    E,
    Q,
    \rise_trail_r_reg[6] ,
    \rise_lead_r_reg[6] ,
    \rise_trail_r_reg[3] ,
    run_too_small_r_reg_0,
    \rise_trail_r_reg[0] ,
    \rise_trail_r_reg[6]_0 ,
    \rise_trail_r_reg[6]_1 ,
    \rise_lead_r_reg[6]_0 ,
    CLK,
    cq_stable_r_reg,
    run_polarity_held_r,
    poc_sample_pd,
    ktap_at_left_edge_r_reg,
    ktap_at_right_edge_r_reg,
    ktap_at_left_edge_r_reg_0,
    trailing_edge0,
    SR,
    psdone,
    pd_out_selected);
  output run_too_small_r3_reg;
  output run_polarity_held_r_reg;
  output [0:0]E;
  output [6:0]Q;
  output [2:0]\rise_trail_r_reg[6] ;
  output [0:0]\rise_lead_r_reg[6] ;
  output [3:0]\rise_trail_r_reg[3] ;
  output run_too_small_r_reg_0;
  output [0:0]\rise_trail_r_reg[0] ;
  output [6:0]\rise_trail_r_reg[6]_0 ;
  output [0:0]\rise_trail_r_reg[6]_1 ;
  output [0:0]\rise_lead_r_reg[6]_0 ;
  input CLK;
  input cq_stable_r_reg;
  input run_polarity_held_r;
  input poc_sample_pd;
  input ktap_at_left_edge_r_reg;
  input ktap_at_right_edge_r_reg;
  input ktap_at_left_edge_r_reg_0;
  input [6:0]trailing_edge0;
  input [0:0]SR;
  input psdone;
  input pd_out_selected;

  wire CLK;
  wire [0:0]E;
  wire [6:0]Q;
  wire [0:0]SR;
  wire cq_stable_r_reg;
  wire ktap_at_left_edge_r_reg;
  wire ktap_at_left_edge_r_reg_0;
  wire ktap_at_right_edge_r_reg;
  wire [6:0]p_0_in;
  wire [6:0]p_0_in__0;
  wire [7:0]p_1_in__0;
  wire pd_out_selected;
  wire poc_sample_pd;
  wire psdone;
  wire [0:0]\rise_lead_r_reg[6] ;
  wire [0:0]\rise_lead_r_reg[6]_0 ;
  wire \rise_trail_r[3]_i_4_n_0 ;
  wire \rise_trail_r[3]_i_5_n_0 ;
  wire \rise_trail_r[3]_i_6_n_0 ;
  wire \rise_trail_r[3]_i_7_n_0 ;
  wire \rise_trail_r[6]_i_10_n_0 ;
  wire \rise_trail_r[6]_i_11_n_0 ;
  wire \rise_trail_r[6]_i_12_n_0 ;
  wire \rise_trail_r[6]_i_13_n_0 ;
  wire \rise_trail_r[6]_i_14_n_0 ;
  wire \rise_trail_r[6]_i_15_n_0 ;
  wire \rise_trail_r[6]_i_16_n_0 ;
  wire \rise_trail_r[6]_i_17_n_0 ;
  wire \rise_trail_r[6]_i_6_n_0 ;
  wire \rise_trail_r[6]_i_7_n_0 ;
  wire \rise_trail_r[6]_i_8_n_0 ;
  wire \rise_trail_r[6]_i_9_n_0 ;
  wire [0:0]\rise_trail_r_reg[0] ;
  wire [3:0]\rise_trail_r_reg[3] ;
  wire \rise_trail_r_reg[3]_i_2_n_0 ;
  wire \rise_trail_r_reg[3]_i_2_n_1 ;
  wire \rise_trail_r_reg[3]_i_2_n_2 ;
  wire \rise_trail_r_reg[3]_i_2_n_3 ;
  wire [2:0]\rise_trail_r_reg[6] ;
  wire [6:0]\rise_trail_r_reg[6]_0 ;
  wire [0:0]\rise_trail_r_reg[6]_1 ;
  wire \rise_trail_r_reg[6]_i_3_n_2 ;
  wire \rise_trail_r_reg[6]_i_3_n_3 ;
  wire \rise_trail_r_reg[6]_i_4_n_1 ;
  wire \rise_trail_r_reg[6]_i_4_n_2 ;
  wire \rise_trail_r_reg[6]_i_4_n_3 ;
  wire run_polarity_held_r;
  wire run_polarity_held_r_reg;
  wire run_polarity_ns2_out;
  wire run_polarity_r_reg_n_0;
  wire \run_r[5]_i_2_n_0 ;
  wire \run_r[6]_i_1_n_0 ;
  wire \run_r[6]_i_3_n_0 ;
  wire \run_r[6]_i_4_n_0 ;
  wire \run_r_reg_n_0_[0] ;
  wire \run_r_reg_n_0_[1] ;
  wire \run_r_reg_n_0_[2] ;
  wire \run_r_reg_n_0_[3] ;
  wire \run_r_reg_n_0_[4] ;
  wire \run_r_reg_n_0_[5] ;
  wire \run_r_reg_n_0_[6] ;
  wire run_too_small_ns;
  wire run_too_small_r3_reg;
  wire run_too_small_r_reg_0;
  wire [11:1]samp_cntr_ns0;
  wire \samp_cntr_r[0]_i_1_n_0 ;
  wire \samp_cntr_r[10]_i_1_n_0 ;
  wire \samp_cntr_r[11]_i_1_n_0 ;
  wire \samp_cntr_r[11]_i_3_n_0 ;
  wire \samp_cntr_r[11]_i_4_n_0 ;
  wire \samp_cntr_r[11]_i_5_n_0 ;
  wire \samp_cntr_r[1]_i_1_n_0 ;
  wire \samp_cntr_r[2]_i_1_n_0 ;
  wire \samp_cntr_r[3]_i_1_n_0 ;
  wire \samp_cntr_r[4]_i_1_n_0 ;
  wire \samp_cntr_r[4]_i_3_n_0 ;
  wire \samp_cntr_r[4]_i_4_n_0 ;
  wire \samp_cntr_r[4]_i_5_n_0 ;
  wire \samp_cntr_r[4]_i_6_n_0 ;
  wire \samp_cntr_r[5]_i_1_n_0 ;
  wire \samp_cntr_r[6]_i_1_n_0 ;
  wire \samp_cntr_r[7]_i_1_n_0 ;
  wire \samp_cntr_r[8]_i_1_n_0 ;
  wire \samp_cntr_r[8]_i_3_n_0 ;
  wire \samp_cntr_r[8]_i_4_n_0 ;
  wire \samp_cntr_r[8]_i_5_n_0 ;
  wire \samp_cntr_r[8]_i_6_n_0 ;
  wire \samp_cntr_r[9]_i_1_n_0 ;
  wire \samp_cntr_r_reg[11]_i_2_n_2 ;
  wire \samp_cntr_r_reg[11]_i_2_n_3 ;
  wire \samp_cntr_r_reg[4]_i_2_n_0 ;
  wire \samp_cntr_r_reg[4]_i_2_n_1 ;
  wire \samp_cntr_r_reg[4]_i_2_n_2 ;
  wire \samp_cntr_r_reg[4]_i_2_n_3 ;
  wire \samp_cntr_r_reg[8]_i_2_n_0 ;
  wire \samp_cntr_r_reg[8]_i_2_n_1 ;
  wire \samp_cntr_r_reg[8]_i_2_n_2 ;
  wire \samp_cntr_r_reg[8]_i_2_n_3 ;
  wire \samp_cntr_r_reg_n_0_[0] ;
  wire \samp_cntr_r_reg_n_0_[10] ;
  wire \samp_cntr_r_reg_n_0_[11] ;
  wire \samp_cntr_r_reg_n_0_[1] ;
  wire \samp_cntr_r_reg_n_0_[2] ;
  wire \samp_cntr_r_reg_n_0_[3] ;
  wire \samp_cntr_r_reg_n_0_[4] ;
  wire \samp_cntr_r_reg_n_0_[5] ;
  wire \samp_cntr_r_reg_n_0_[6] ;
  wire \samp_cntr_r_reg_n_0_[7] ;
  wire \samp_cntr_r_reg_n_0_[8] ;
  wire \samp_cntr_r_reg_n_0_[9] ;
  wire [7:0]samp_wait_r;
  wire \samp_wait_r[4]_i_2_n_0 ;
  wire \samp_wait_r[5]_i_2_n_0 ;
  wire \samp_wait_r[7]_i_1_n_0 ;
  wire [12:0]samps_hi_ns0;
  wire \samps_hi_r[0]_i_1_n_0 ;
  wire \samps_hi_r[10]_i_1_n_0 ;
  wire \samps_hi_r[11]_i_1_n_0 ;
  wire \samps_hi_r[11]_i_3_n_0 ;
  wire \samps_hi_r[11]_i_4_n_0 ;
  wire \samps_hi_r[11]_i_5_n_0 ;
  wire \samps_hi_r[11]_i_6_n_0 ;
  wire \samps_hi_r[12]_i_1_n_0 ;
  wire \samps_hi_r[12]_i_2_n_0 ;
  wire \samps_hi_r[12]_i_3_n_0 ;
  wire \samps_hi_r[12]_i_5_n_0 ;
  wire \samps_hi_r[1]_i_1_n_0 ;
  wire \samps_hi_r[2]_i_1_n_0 ;
  wire \samps_hi_r[3]_i_1_n_0 ;
  wire \samps_hi_r[3]_i_3_n_0 ;
  wire \samps_hi_r[3]_i_4_n_0 ;
  wire \samps_hi_r[3]_i_5_n_0 ;
  wire \samps_hi_r[3]_i_6_n_0 ;
  wire \samps_hi_r[4]_i_1_n_0 ;
  wire \samps_hi_r[5]_i_1_n_0 ;
  wire \samps_hi_r[6]_i_1_n_0 ;
  wire \samps_hi_r[7]_i_1_n_0 ;
  wire \samps_hi_r[7]_i_3_n_0 ;
  wire \samps_hi_r[7]_i_4_n_0 ;
  wire \samps_hi_r[7]_i_5_n_0 ;
  wire \samps_hi_r[7]_i_6_n_0 ;
  wire \samps_hi_r[8]_i_1_n_0 ;
  wire \samps_hi_r[9]_i_1_n_0 ;
  wire \samps_hi_r_reg[11]_i_2_n_0 ;
  wire \samps_hi_r_reg[11]_i_2_n_1 ;
  wire \samps_hi_r_reg[11]_i_2_n_2 ;
  wire \samps_hi_r_reg[11]_i_2_n_3 ;
  wire \samps_hi_r_reg[3]_i_2_n_0 ;
  wire \samps_hi_r_reg[3]_i_2_n_1 ;
  wire \samps_hi_r_reg[3]_i_2_n_2 ;
  wire \samps_hi_r_reg[3]_i_2_n_3 ;
  wire \samps_hi_r_reg[7]_i_2_n_0 ;
  wire \samps_hi_r_reg[7]_i_2_n_1 ;
  wire \samps_hi_r_reg[7]_i_2_n_2 ;
  wire \samps_hi_r_reg[7]_i_2_n_3 ;
  wire \samps_hi_r_reg_n_0_[0] ;
  wire \samps_hi_r_reg_n_0_[10] ;
  wire \samps_hi_r_reg_n_0_[11] ;
  wire \samps_hi_r_reg_n_0_[12] ;
  wire \samps_hi_r_reg_n_0_[1] ;
  wire \samps_hi_r_reg_n_0_[2] ;
  wire \samps_hi_r_reg_n_0_[3] ;
  wire \samps_hi_r_reg_n_0_[4] ;
  wire \samps_hi_r_reg_n_0_[5] ;
  wire \samps_hi_r_reg_n_0_[6] ;
  wire \samps_hi_r_reg_n_0_[7] ;
  wire \samps_hi_r_reg_n_0_[8] ;
  wire \samps_hi_r_reg_n_0_[9] ;
  wire [12:3]samps_lo;
  wire samps_one_ns;
  wire samps_one_r_i_10_n_0;
  wire samps_one_r_i_11_n_0;
  wire samps_one_r_i_3_n_0;
  wire samps_one_r_i_4_n_0;
  wire samps_one_r_i_5_n_0;
  wire samps_one_r_i_6_n_0;
  wire samps_one_r_i_7_n_0;
  wire samps_one_r_i_8_n_0;
  wire samps_one_r_i_9_n_0;
  wire samps_one_r_reg_i_1_n_2;
  wire samps_one_r_reg_i_1_n_3;
  wire samps_one_r_reg_i_2_n_0;
  wire samps_one_r_reg_i_2_n_1;
  wire samps_one_r_reg_i_2_n_2;
  wire samps_one_r_reg_i_2_n_3;
  wire samps_one_r_reg_n_0;
  wire samps_zero_ns;
  wire samps_zero_r_i_10_n_0;
  wire samps_zero_r_i_11_n_0;
  wire samps_zero_r_i_12_n_0;
  wire samps_zero_r_i_13_n_0;
  wire samps_zero_r_i_15_n_0;
  wire samps_zero_r_i_16_n_0;
  wire samps_zero_r_i_17_n_0;
  wire samps_zero_r_i_18_n_0;
  wire samps_zero_r_i_19_n_0;
  wire samps_zero_r_i_20_n_0;
  wire samps_zero_r_i_21_n_0;
  wire samps_zero_r_i_22_n_0;
  wire samps_zero_r_i_23_n_0;
  wire samps_zero_r_i_24_n_0;
  wire samps_zero_r_i_25_n_0;
  wire samps_zero_r_i_26_n_0;
  wire samps_zero_r_i_4_n_0;
  wire samps_zero_r_i_5_n_0;
  wire samps_zero_r_i_6_n_0;
  wire samps_zero_r_i_7_n_0;
  wire samps_zero_r_i_9_n_0;
  wire samps_zero_r_reg_i_14_n_0;
  wire samps_zero_r_reg_i_14_n_1;
  wire samps_zero_r_reg_i_14_n_2;
  wire samps_zero_r_reg_i_14_n_3;
  wire samps_zero_r_reg_i_1_n_2;
  wire samps_zero_r_reg_i_1_n_3;
  wire samps_zero_r_reg_i_2_n_0;
  wire samps_zero_r_reg_i_2_n_1;
  wire samps_zero_r_reg_i_2_n_2;
  wire samps_zero_r_reg_i_2_n_3;
  wire samps_zero_r_reg_i_3_n_2;
  wire samps_zero_r_reg_i_3_n_3;
  wire samps_zero_r_reg_i_8_n_0;
  wire samps_zero_r_reg_i_8_n_1;
  wire samps_zero_r_reg_i_8_n_2;
  wire samps_zero_r_reg_i_8_n_3;
  wire samps_zero_r_reg_n_0;
  wire \sm_r[0]_i_1_n_0 ;
  wire \sm_r[0]_i_3_n_0 ;
  wire \sm_r[0]_i_4_n_0 ;
  wire \sm_r[0]_i_5_n_0 ;
  wire \sm_r[0]_i_6_n_0 ;
  wire \sm_r[0]_i_7_n_0 ;
  wire \sm_r[1]_i_1_n_0 ;
  wire \sm_r_reg[0]_i_2_n_0 ;
  wire \sm_r_reg[0]_i_2_n_1 ;
  wire \sm_r_reg[0]_i_2_n_2 ;
  wire \sm_r_reg[0]_i_2_n_3 ;
  wire \sm_r_reg_n_0_[0] ;
  wire \sm_r_reg_n_0_[1] ;
  wire \tap_r[3]_i_2_n_0 ;
  wire \tap_r[3]_i_3_n_0 ;
  wire \tap_r[6]_i_2_n_0 ;
  wire [6:0]trailing_edge0;
  wire [6:0]trailing_edge00_in;
  wire trailing_edge1;
  wire [3:2]\NLW_rise_trail_r_reg[6]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_rise_trail_r_reg[6]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_rise_trail_r_reg[6]_i_4_O_UNCONNECTED ;
  wire [3:2]\NLW_samp_cntr_r_reg[11]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_samp_cntr_r_reg[11]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_samps_hi_r_reg[12]_i_4_CO_UNCONNECTED ;
  wire [3:1]\NLW_samps_hi_r_reg[12]_i_4_O_UNCONNECTED ;
  wire [3:3]NLW_samps_one_r_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_samps_one_r_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_samps_one_r_reg_i_2_O_UNCONNECTED;
  wire [3:3]NLW_samps_zero_r_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_samps_zero_r_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_samps_zero_r_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_samps_zero_r_reg_i_3_CO_UNCONNECTED;
  wire [3:3]NLW_samps_zero_r_reg_i_3_O_UNCONNECTED;
  wire [0:0]NLW_samps_zero_r_reg_i_8_O_UNCONNECTED;
  wire [3:0]\NLW_sm_r_reg[0]_i_2_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h40)) 
    \gen_mmcm.mmcm_i_i_1 
       (.I0(\sm_r_reg_n_0_[0] ),
        .I1(\sm_r_reg_n_0_[1] ),
        .I2(cq_stable_r_reg),
        .O(E));
  LUT5 #(
    .INIT(32'h20000000)) 
    \rise_lead_r[6]_i_1 
       (.I0(ktap_at_right_edge_r_reg),
        .I1(run_polarity_r_reg_n_0),
        .I2(cq_stable_r_reg),
        .I3(\run_r[6]_i_1_n_0 ),
        .I4(samps_one_r_reg_n_0),
        .O(\rise_lead_r_reg[6]_0 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \rise_lead_r[6]_i_1__0 
       (.I0(run_polarity_r_reg_n_0),
        .I1(cq_stable_r_reg),
        .I2(\run_r[6]_i_1_n_0 ),
        .I3(samps_one_r_reg_n_0),
        .I4(ktap_at_left_edge_r_reg),
        .O(\rise_lead_r_reg[6] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rise_trail_r[0]_i_1 
       (.I0(trailing_edge00_in[0]),
        .I1(trailing_edge1),
        .I2(trailing_edge0[0]),
        .O(\rise_trail_r_reg[6]_0 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rise_trail_r[1]_i_1 
       (.I0(trailing_edge00_in[1]),
        .I1(trailing_edge1),
        .I2(trailing_edge0[1]),
        .O(\rise_trail_r_reg[6]_0 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rise_trail_r[2]_i_1 
       (.I0(trailing_edge00_in[2]),
        .I1(trailing_edge1),
        .I2(trailing_edge0[2]),
        .O(\rise_trail_r_reg[6]_0 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rise_trail_r[3]_i_1 
       (.I0(trailing_edge00_in[3]),
        .I1(trailing_edge1),
        .I2(trailing_edge0[3]),
        .O(\rise_trail_r_reg[6]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \rise_trail_r[3]_i_10 
       (.I0(Q[1]),
        .I1(\run_r_reg_n_0_[1] ),
        .O(\rise_trail_r_reg[3] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \rise_trail_r[3]_i_11 
       (.I0(Q[0]),
        .I1(\run_r_reg_n_0_[0] ),
        .O(\rise_trail_r_reg[3] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \rise_trail_r[3]_i_4 
       (.I0(Q[3]),
        .I1(\run_r_reg_n_0_[3] ),
        .O(\rise_trail_r[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rise_trail_r[3]_i_5 
       (.I0(Q[2]),
        .I1(\run_r_reg_n_0_[2] ),
        .O(\rise_trail_r[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rise_trail_r[3]_i_6 
       (.I0(Q[1]),
        .I1(\run_r_reg_n_0_[1] ),
        .O(\rise_trail_r[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rise_trail_r[3]_i_7 
       (.I0(Q[0]),
        .I1(\run_r_reg_n_0_[0] ),
        .O(\rise_trail_r[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rise_trail_r[3]_i_8 
       (.I0(Q[3]),
        .I1(\run_r_reg_n_0_[3] ),
        .O(\rise_trail_r_reg[3] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \rise_trail_r[3]_i_9 
       (.I0(Q[2]),
        .I1(\run_r_reg_n_0_[2] ),
        .O(\rise_trail_r_reg[3] [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rise_trail_r[4]_i_1 
       (.I0(trailing_edge00_in[4]),
        .I1(trailing_edge1),
        .I2(trailing_edge0[4]),
        .O(\rise_trail_r_reg[6]_0 [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rise_trail_r[5]_i_1 
       (.I0(trailing_edge00_in[5]),
        .I1(trailing_edge1),
        .I2(trailing_edge0[5]),
        .O(\rise_trail_r_reg[6]_0 [5]));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \rise_trail_r[6]_i_1 
       (.I0(ktap_at_right_edge_r_reg),
        .I1(ktap_at_left_edge_r_reg_0),
        .I2(cq_stable_r_reg),
        .I3(\run_r[6]_i_1_n_0 ),
        .I4(\run_r[6]_i_3_n_0 ),
        .I5(run_polarity_r_reg_n_0),
        .O(\rise_trail_r_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \rise_trail_r[6]_i_10 
       (.I0(\run_r_reg_n_0_[6] ),
        .I1(Q[6]),
        .O(\rise_trail_r[6]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2B22)) 
    \rise_trail_r[6]_i_11 
       (.I0(\run_r_reg_n_0_[5] ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(\run_r_reg_n_0_[4] ),
        .O(\rise_trail_r[6]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rise_trail_r[6]_i_12 
       (.I0(\run_r_reg_n_0_[3] ),
        .I1(Q[3]),
        .I2(\run_r_reg_n_0_[2] ),
        .I3(Q[2]),
        .O(\rise_trail_r[6]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rise_trail_r[6]_i_13 
       (.I0(\run_r_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(\run_r_reg_n_0_[0] ),
        .I3(Q[0]),
        .O(\rise_trail_r[6]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rise_trail_r[6]_i_14 
       (.I0(Q[6]),
        .I1(\run_r_reg_n_0_[6] ),
        .O(\rise_trail_r[6]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rise_trail_r[6]_i_15 
       (.I0(Q[5]),
        .I1(\run_r_reg_n_0_[5] ),
        .I2(Q[4]),
        .I3(\run_r_reg_n_0_[4] ),
        .O(\rise_trail_r[6]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rise_trail_r[6]_i_16 
       (.I0(Q[3]),
        .I1(\run_r_reg_n_0_[3] ),
        .I2(Q[2]),
        .I3(\run_r_reg_n_0_[2] ),
        .O(\rise_trail_r[6]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rise_trail_r[6]_i_17 
       (.I0(Q[1]),
        .I1(\run_r_reg_n_0_[1] ),
        .I2(Q[0]),
        .I3(\run_r_reg_n_0_[0] ),
        .O(\rise_trail_r[6]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rise_trail_r[6]_i_18 
       (.I0(Q[6]),
        .I1(\run_r_reg_n_0_[6] ),
        .O(\rise_trail_r_reg[6] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \rise_trail_r[6]_i_19 
       (.I0(Q[5]),
        .I1(\run_r_reg_n_0_[5] ),
        .O(\rise_trail_r_reg[6] [1]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \rise_trail_r[6]_i_1__0 
       (.I0(ktap_at_left_edge_r_reg_0),
        .I1(samps_zero_r_reg_n_0),
        .I2(run_polarity_r_reg_n_0),
        .I3(\run_r[6]_i_1_n_0 ),
        .I4(cq_stable_r_reg),
        .O(\rise_trail_r_reg[6]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rise_trail_r[6]_i_2 
       (.I0(trailing_edge00_in[6]),
        .I1(trailing_edge1),
        .I2(trailing_edge0[6]),
        .O(\rise_trail_r_reg[6]_0 [6]));
  LUT2 #(
    .INIT(4'h9)) 
    \rise_trail_r[6]_i_20 
       (.I0(Q[4]),
        .I1(\run_r_reg_n_0_[4] ),
        .O(\rise_trail_r_reg[6] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \rise_trail_r[6]_i_6 
       (.I0(\run_r_reg_n_0_[4] ),
        .O(\rise_trail_r[6]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \rise_trail_r[6]_i_7 
       (.I0(Q[5]),
        .I1(\run_r_reg_n_0_[5] ),
        .I2(\run_r_reg_n_0_[6] ),
        .I3(Q[6]),
        .O(\rise_trail_r[6]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \rise_trail_r[6]_i_8 
       (.I0(\run_r_reg_n_0_[5] ),
        .I1(Q[5]),
        .I2(\run_r_reg_n_0_[4] ),
        .O(\rise_trail_r[6]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rise_trail_r[6]_i_9 
       (.I0(\run_r_reg_n_0_[4] ),
        .I1(Q[4]),
        .O(\rise_trail_r[6]_i_9_n_0 ));
  CARRY4 \rise_trail_r_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\rise_trail_r_reg[3]_i_2_n_0 ,\rise_trail_r_reg[3]_i_2_n_1 ,\rise_trail_r_reg[3]_i_2_n_2 ,\rise_trail_r_reg[3]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI(Q[3:0]),
        .O(trailing_edge00_in[3:0]),
        .S({\rise_trail_r[3]_i_4_n_0 ,\rise_trail_r[3]_i_5_n_0 ,\rise_trail_r[3]_i_6_n_0 ,\rise_trail_r[3]_i_7_n_0 }));
  CARRY4 \rise_trail_r_reg[6]_i_3 
       (.CI(\rise_trail_r_reg[3]_i_2_n_0 ),
        .CO({\NLW_rise_trail_r_reg[6]_i_3_CO_UNCONNECTED [3:2],\rise_trail_r_reg[6]_i_3_n_2 ,\rise_trail_r_reg[6]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\rise_trail_r[6]_i_6_n_0 ,Q[4]}),
        .O({\NLW_rise_trail_r_reg[6]_i_3_O_UNCONNECTED [3],trailing_edge00_in[6:4]}),
        .S({1'b0,\rise_trail_r[6]_i_7_n_0 ,\rise_trail_r[6]_i_8_n_0 ,\rise_trail_r[6]_i_9_n_0 }));
  CARRY4 \rise_trail_r_reg[6]_i_4 
       (.CI(1'b0),
        .CO({trailing_edge1,\rise_trail_r_reg[6]_i_4_n_1 ,\rise_trail_r_reg[6]_i_4_n_2 ,\rise_trail_r_reg[6]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\rise_trail_r[6]_i_10_n_0 ,\rise_trail_r[6]_i_11_n_0 ,\rise_trail_r[6]_i_12_n_0 ,\rise_trail_r[6]_i_13_n_0 }),
        .O(\NLW_rise_trail_r_reg[6]_i_4_O_UNCONNECTED [3:0]),
        .S({\rise_trail_r[6]_i_14_n_0 ,\rise_trail_r[6]_i_15_n_0 ,\rise_trail_r[6]_i_16_n_0 ,\rise_trail_r[6]_i_17_n_0 }));
  LUT6 #(
    .INIT(64'h00B8000000000000)) 
    run_end_r2_reg_srl3_i_1
       (.I0(samps_zero_r_reg_n_0),
        .I1(run_polarity_r_reg_n_0),
        .I2(samps_one_r_reg_n_0),
        .I3(\sm_r_reg_n_0_[0] ),
        .I4(\sm_r_reg_n_0_[1] ),
        .I5(cq_stable_r_reg),
        .O(run_too_small_r_reg_0));
  LUT6 #(
    .INIT(64'hCFFFFFFF88000000)) 
    run_polarity_held_r_i_1
       (.I0(samps_zero_r_reg_n_0),
        .I1(run_polarity_r_reg_n_0),
        .I2(samps_one_r_reg_n_0),
        .I3(\run_r[6]_i_1_n_0 ),
        .I4(cq_stable_r_reg),
        .I5(run_polarity_held_r),
        .O(run_polarity_held_r_reg));
  LUT6 #(
    .INIT(64'hA2A20800AAAA0800)) 
    run_polarity_r_i_1
       (.I0(cq_stable_r_reg),
        .I1(\sm_r_reg_n_0_[1] ),
        .I2(\sm_r_reg_n_0_[0] ),
        .I3(samps_one_r_reg_n_0),
        .I4(run_polarity_r_reg_n_0),
        .I5(samps_zero_r_reg_n_0),
        .O(run_polarity_ns2_out));
  FDRE run_polarity_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(run_polarity_ns2_out),
        .Q(run_polarity_r_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000047FF3333)) 
    \run_r[0]_i_1 
       (.I0(samps_zero_r_reg_n_0),
        .I1(run_polarity_r_reg_n_0),
        .I2(samps_one_r_reg_n_0),
        .I3(\run_r[6]_i_1_n_0 ),
        .I4(cq_stable_r_reg),
        .I5(\run_r_reg_n_0_[0] ),
        .O(p_0_in[0]));
  LUT3 #(
    .INIT(8'h28)) 
    \run_r[1]_i_1 
       (.I0(\run_r[6]_i_3_n_0 ),
        .I1(\run_r_reg_n_0_[0] ),
        .I2(\run_r_reg_n_0_[1] ),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \run_r[2]_i_1 
       (.I0(\run_r[6]_i_3_n_0 ),
        .I1(\run_r_reg_n_0_[1] ),
        .I2(\run_r_reg_n_0_[0] ),
        .I3(\run_r_reg_n_0_[2] ),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \run_r[3]_i_1 
       (.I0(\run_r[6]_i_3_n_0 ),
        .I1(\run_r_reg_n_0_[0] ),
        .I2(\run_r_reg_n_0_[1] ),
        .I3(\run_r_reg_n_0_[2] ),
        .I4(\run_r_reg_n_0_[3] ),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \run_r[4]_i_1 
       (.I0(\run_r[6]_i_3_n_0 ),
        .I1(\run_r_reg_n_0_[3] ),
        .I2(\run_r_reg_n_0_[2] ),
        .I3(\run_r_reg_n_0_[0] ),
        .I4(\run_r_reg_n_0_[1] ),
        .I5(\run_r_reg_n_0_[4] ),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \run_r[5]_i_1 
       (.I0(\run_r[6]_i_3_n_0 ),
        .I1(\run_r_reg_n_0_[4] ),
        .I2(\run_r[5]_i_2_n_0 ),
        .I3(\run_r_reg_n_0_[2] ),
        .I4(\run_r_reg_n_0_[3] ),
        .I5(\run_r_reg_n_0_[5] ),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \run_r[5]_i_2 
       (.I0(\run_r_reg_n_0_[1] ),
        .I1(\run_r_reg_n_0_[0] ),
        .O(\run_r[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \run_r[6]_i_1 
       (.I0(\sm_r_reg_n_0_[1] ),
        .I1(\sm_r_reg_n_0_[0] ),
        .O(\run_r[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2A80)) 
    \run_r[6]_i_2 
       (.I0(\run_r[6]_i_3_n_0 ),
        .I1(\run_r[6]_i_4_n_0 ),
        .I2(\run_r_reg_n_0_[5] ),
        .I3(\run_r_reg_n_0_[6] ),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'hA2A2F7FFAAAAF7FF)) 
    \run_r[6]_i_3 
       (.I0(cq_stable_r_reg),
        .I1(\sm_r_reg_n_0_[1] ),
        .I2(\sm_r_reg_n_0_[0] ),
        .I3(samps_one_r_reg_n_0),
        .I4(run_polarity_r_reg_n_0),
        .I5(samps_zero_r_reg_n_0),
        .O(\run_r[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \run_r[6]_i_4 
       (.I0(\run_r_reg_n_0_[4] ),
        .I1(\run_r_reg_n_0_[1] ),
        .I2(\run_r_reg_n_0_[0] ),
        .I3(\run_r_reg_n_0_[2] ),
        .I4(\run_r_reg_n_0_[3] ),
        .O(\run_r[6]_i_4_n_0 ));
  FDRE \run_r_reg[0] 
       (.C(CLK),
        .CE(\run_r[6]_i_1_n_0 ),
        .D(p_0_in[0]),
        .Q(\run_r_reg_n_0_[0] ),
        .R(SR));
  FDRE \run_r_reg[1] 
       (.C(CLK),
        .CE(\run_r[6]_i_1_n_0 ),
        .D(p_0_in[1]),
        .Q(\run_r_reg_n_0_[1] ),
        .R(SR));
  FDRE \run_r_reg[2] 
       (.C(CLK),
        .CE(\run_r[6]_i_1_n_0 ),
        .D(p_0_in[2]),
        .Q(\run_r_reg_n_0_[2] ),
        .R(SR));
  FDRE \run_r_reg[3] 
       (.C(CLK),
        .CE(\run_r[6]_i_1_n_0 ),
        .D(p_0_in[3]),
        .Q(\run_r_reg_n_0_[3] ),
        .R(SR));
  FDRE \run_r_reg[4] 
       (.C(CLK),
        .CE(\run_r[6]_i_1_n_0 ),
        .D(p_0_in[4]),
        .Q(\run_r_reg_n_0_[4] ),
        .R(SR));
  FDRE \run_r_reg[5] 
       (.C(CLK),
        .CE(\run_r[6]_i_1_n_0 ),
        .D(p_0_in[5]),
        .Q(\run_r_reg_n_0_[5] ),
        .R(SR));
  FDRE \run_r_reg[6] 
       (.C(CLK),
        .CE(\run_r[6]_i_1_n_0 ),
        .D(p_0_in[6]),
        .Q(\run_r_reg_n_0_[6] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h0002020202020202)) 
    run_too_small_r_i_1
       (.I0(run_too_small_r_reg_0),
        .I1(\run_r_reg_n_0_[5] ),
        .I2(\run_r_reg_n_0_[6] ),
        .I3(\run_r_reg_n_0_[4] ),
        .I4(\run_r_reg_n_0_[3] ),
        .I5(\run_r_reg_n_0_[2] ),
        .O(run_too_small_ns));
  FDRE run_too_small_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(run_too_small_ns),
        .Q(run_too_small_r3_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \samp_cntr_r[0]_i_1 
       (.I0(\sm_r_reg_n_0_[1] ),
        .I1(\samp_cntr_r_reg_n_0_[0] ),
        .O(\samp_cntr_r[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \samp_cntr_r[10]_i_1 
       (.I0(samp_cntr_ns0[10]),
        .I1(\sm_r_reg_n_0_[1] ),
        .O(\samp_cntr_r[10]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \samp_cntr_r[11]_i_1 
       (.I0(samp_cntr_ns0[11]),
        .I1(\sm_r_reg_n_0_[1] ),
        .O(\samp_cntr_r[11]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_cntr_r[11]_i_3 
       (.I0(\samp_cntr_r_reg_n_0_[11] ),
        .O(\samp_cntr_r[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_cntr_r[11]_i_4 
       (.I0(\samp_cntr_r_reg_n_0_[10] ),
        .O(\samp_cntr_r[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_cntr_r[11]_i_5 
       (.I0(\samp_cntr_r_reg_n_0_[9] ),
        .O(\samp_cntr_r[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \samp_cntr_r[1]_i_1 
       (.I0(samp_cntr_ns0[1]),
        .I1(\sm_r_reg_n_0_[1] ),
        .O(\samp_cntr_r[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \samp_cntr_r[2]_i_1 
       (.I0(samp_cntr_ns0[2]),
        .I1(\sm_r_reg_n_0_[1] ),
        .O(\samp_cntr_r[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \samp_cntr_r[3]_i_1 
       (.I0(samp_cntr_ns0[3]),
        .I1(\sm_r_reg_n_0_[1] ),
        .O(\samp_cntr_r[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \samp_cntr_r[4]_i_1 
       (.I0(samp_cntr_ns0[4]),
        .I1(\sm_r_reg_n_0_[1] ),
        .O(\samp_cntr_r[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_cntr_r[4]_i_3 
       (.I0(\samp_cntr_r_reg_n_0_[4] ),
        .O(\samp_cntr_r[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_cntr_r[4]_i_4 
       (.I0(\samp_cntr_r_reg_n_0_[3] ),
        .O(\samp_cntr_r[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_cntr_r[4]_i_5 
       (.I0(\samp_cntr_r_reg_n_0_[2] ),
        .O(\samp_cntr_r[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_cntr_r[4]_i_6 
       (.I0(\samp_cntr_r_reg_n_0_[1] ),
        .O(\samp_cntr_r[4]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \samp_cntr_r[5]_i_1 
       (.I0(samp_cntr_ns0[5]),
        .I1(\sm_r_reg_n_0_[1] ),
        .O(\samp_cntr_r[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \samp_cntr_r[6]_i_1 
       (.I0(samp_cntr_ns0[6]),
        .I1(\sm_r_reg_n_0_[1] ),
        .O(\samp_cntr_r[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \samp_cntr_r[7]_i_1 
       (.I0(samp_cntr_ns0[7]),
        .I1(\sm_r_reg_n_0_[1] ),
        .O(\samp_cntr_r[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \samp_cntr_r[8]_i_1 
       (.I0(samp_cntr_ns0[8]),
        .I1(\sm_r_reg_n_0_[1] ),
        .O(\samp_cntr_r[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_cntr_r[8]_i_3 
       (.I0(\samp_cntr_r_reg_n_0_[8] ),
        .O(\samp_cntr_r[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_cntr_r[8]_i_4 
       (.I0(\samp_cntr_r_reg_n_0_[7] ),
        .O(\samp_cntr_r[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_cntr_r[8]_i_5 
       (.I0(\samp_cntr_r_reg_n_0_[6] ),
        .O(\samp_cntr_r[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_cntr_r[8]_i_6 
       (.I0(\samp_cntr_r_reg_n_0_[5] ),
        .O(\samp_cntr_r[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \samp_cntr_r[9]_i_1 
       (.I0(samp_cntr_ns0[9]),
        .I1(\sm_r_reg_n_0_[1] ),
        .O(\samp_cntr_r[9]_i_1_n_0 ));
  FDRE \samp_cntr_r_reg[0] 
       (.C(CLK),
        .CE(\samps_hi_r[12]_i_1_n_0 ),
        .D(\samp_cntr_r[0]_i_1_n_0 ),
        .Q(\samp_cntr_r_reg_n_0_[0] ),
        .R(SR));
  FDRE \samp_cntr_r_reg[10] 
       (.C(CLK),
        .CE(\samps_hi_r[12]_i_1_n_0 ),
        .D(\samp_cntr_r[10]_i_1_n_0 ),
        .Q(\samp_cntr_r_reg_n_0_[10] ),
        .R(SR));
  FDRE \samp_cntr_r_reg[11] 
       (.C(CLK),
        .CE(\samps_hi_r[12]_i_1_n_0 ),
        .D(\samp_cntr_r[11]_i_1_n_0 ),
        .Q(\samp_cntr_r_reg_n_0_[11] ),
        .R(SR));
  CARRY4 \samp_cntr_r_reg[11]_i_2 
       (.CI(\samp_cntr_r_reg[8]_i_2_n_0 ),
        .CO({\NLW_samp_cntr_r_reg[11]_i_2_CO_UNCONNECTED [3:2],\samp_cntr_r_reg[11]_i_2_n_2 ,\samp_cntr_r_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_samp_cntr_r_reg[11]_i_2_O_UNCONNECTED [3],samp_cntr_ns0[11:9]}),
        .S({1'b0,\samp_cntr_r[11]_i_3_n_0 ,\samp_cntr_r[11]_i_4_n_0 ,\samp_cntr_r[11]_i_5_n_0 }));
  FDRE \samp_cntr_r_reg[1] 
       (.C(CLK),
        .CE(\samps_hi_r[12]_i_1_n_0 ),
        .D(\samp_cntr_r[1]_i_1_n_0 ),
        .Q(\samp_cntr_r_reg_n_0_[1] ),
        .R(SR));
  FDRE \samp_cntr_r_reg[2] 
       (.C(CLK),
        .CE(\samps_hi_r[12]_i_1_n_0 ),
        .D(\samp_cntr_r[2]_i_1_n_0 ),
        .Q(\samp_cntr_r_reg_n_0_[2] ),
        .R(SR));
  FDRE \samp_cntr_r_reg[3] 
       (.C(CLK),
        .CE(\samps_hi_r[12]_i_1_n_0 ),
        .D(\samp_cntr_r[3]_i_1_n_0 ),
        .Q(\samp_cntr_r_reg_n_0_[3] ),
        .R(SR));
  FDRE \samp_cntr_r_reg[4] 
       (.C(CLK),
        .CE(\samps_hi_r[12]_i_1_n_0 ),
        .D(\samp_cntr_r[4]_i_1_n_0 ),
        .Q(\samp_cntr_r_reg_n_0_[4] ),
        .R(SR));
  CARRY4 \samp_cntr_r_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\samp_cntr_r_reg[4]_i_2_n_0 ,\samp_cntr_r_reg[4]_i_2_n_1 ,\samp_cntr_r_reg[4]_i_2_n_2 ,\samp_cntr_r_reg[4]_i_2_n_3 }),
        .CYINIT(\samp_cntr_r_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(samp_cntr_ns0[4:1]),
        .S({\samp_cntr_r[4]_i_3_n_0 ,\samp_cntr_r[4]_i_4_n_0 ,\samp_cntr_r[4]_i_5_n_0 ,\samp_cntr_r[4]_i_6_n_0 }));
  FDRE \samp_cntr_r_reg[5] 
       (.C(CLK),
        .CE(\samps_hi_r[12]_i_1_n_0 ),
        .D(\samp_cntr_r[5]_i_1_n_0 ),
        .Q(\samp_cntr_r_reg_n_0_[5] ),
        .R(SR));
  FDRE \samp_cntr_r_reg[6] 
       (.C(CLK),
        .CE(\samps_hi_r[12]_i_1_n_0 ),
        .D(\samp_cntr_r[6]_i_1_n_0 ),
        .Q(\samp_cntr_r_reg_n_0_[6] ),
        .R(SR));
  FDRE \samp_cntr_r_reg[7] 
       (.C(CLK),
        .CE(\samps_hi_r[12]_i_1_n_0 ),
        .D(\samp_cntr_r[7]_i_1_n_0 ),
        .Q(\samp_cntr_r_reg_n_0_[7] ),
        .R(SR));
  FDRE \samp_cntr_r_reg[8] 
       (.C(CLK),
        .CE(\samps_hi_r[12]_i_1_n_0 ),
        .D(\samp_cntr_r[8]_i_1_n_0 ),
        .Q(\samp_cntr_r_reg_n_0_[8] ),
        .R(SR));
  CARRY4 \samp_cntr_r_reg[8]_i_2 
       (.CI(\samp_cntr_r_reg[4]_i_2_n_0 ),
        .CO({\samp_cntr_r_reg[8]_i_2_n_0 ,\samp_cntr_r_reg[8]_i_2_n_1 ,\samp_cntr_r_reg[8]_i_2_n_2 ,\samp_cntr_r_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(samp_cntr_ns0[8:5]),
        .S({\samp_cntr_r[8]_i_3_n_0 ,\samp_cntr_r[8]_i_4_n_0 ,\samp_cntr_r[8]_i_5_n_0 ,\samp_cntr_r[8]_i_6_n_0 }));
  FDRE \samp_cntr_r_reg[9] 
       (.C(CLK),
        .CE(\samps_hi_r[12]_i_1_n_0 ),
        .D(\samp_cntr_r[9]_i_1_n_0 ),
        .Q(\samp_cntr_r_reg_n_0_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \samp_wait_r[0]_i_1 
       (.I0(\sm_r_reg_n_0_[1] ),
        .I1(\sm_r_reg_n_0_[0] ),
        .I2(samp_wait_r[0]),
        .O(p_1_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hF88F)) 
    \samp_wait_r[1]_i_1 
       (.I0(\sm_r_reg_n_0_[1] ),
        .I1(\sm_r_reg_n_0_[0] ),
        .I2(samp_wait_r[1]),
        .I3(samp_wait_r[0]),
        .O(p_1_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'hFFF8888F)) 
    \samp_wait_r[2]_i_1 
       (.I0(\sm_r_reg_n_0_[1] ),
        .I1(\sm_r_reg_n_0_[0] ),
        .I2(samp_wait_r[0]),
        .I3(samp_wait_r[1]),
        .I4(samp_wait_r[2]),
        .O(p_1_in__0[2]));
  LUT6 #(
    .INIT(64'hFFFFFFF88888888F)) 
    \samp_wait_r[3]_i_1 
       (.I0(\sm_r_reg_n_0_[1] ),
        .I1(\sm_r_reg_n_0_[0] ),
        .I2(samp_wait_r[1]),
        .I3(samp_wait_r[0]),
        .I4(samp_wait_r[2]),
        .I5(samp_wait_r[3]),
        .O(p_1_in__0[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAB)) 
    \samp_wait_r[4]_i_1 
       (.I0(\samp_wait_r[4]_i_2_n_0 ),
        .I1(samp_wait_r[3]),
        .I2(samp_wait_r[2]),
        .I3(samp_wait_r[0]),
        .I4(samp_wait_r[1]),
        .I5(samp_wait_r[4]),
        .O(p_1_in__0[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \samp_wait_r[4]_i_2 
       (.I0(\sm_r_reg_n_0_[0] ),
        .I1(\sm_r_reg_n_0_[1] ),
        .O(\samp_wait_r[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h8FF8)) 
    \samp_wait_r[5]_i_1 
       (.I0(\sm_r_reg_n_0_[1] ),
        .I1(\sm_r_reg_n_0_[0] ),
        .I2(\samp_wait_r[5]_i_2_n_0 ),
        .I3(samp_wait_r[5]),
        .O(p_1_in__0[5]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \samp_wait_r[5]_i_2 
       (.I0(samp_wait_r[4]),
        .I1(samp_wait_r[1]),
        .I2(samp_wait_r[0]),
        .I3(samp_wait_r[2]),
        .I4(samp_wait_r[3]),
        .O(\samp_wait_r[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h8FF8)) 
    \samp_wait_r[6]_i_1 
       (.I0(\sm_r_reg_n_0_[1] ),
        .I1(\sm_r_reg_n_0_[0] ),
        .I2(\samps_hi_r[12]_i_3_n_0 ),
        .I3(samp_wait_r[6]),
        .O(p_1_in__0[6]));
  LUT5 #(
    .INIT(32'hFFFFFF8F)) 
    \samp_wait_r[7]_i_1 
       (.I0(\sm_r_reg_n_0_[1] ),
        .I1(\sm_r_reg_n_0_[0] ),
        .I2(\samps_hi_r[12]_i_3_n_0 ),
        .I3(samp_wait_r[6]),
        .I4(samp_wait_r[7]),
        .O(\samp_wait_r[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'hFF8F88F8)) 
    \samp_wait_r[7]_i_2 
       (.I0(\sm_r_reg_n_0_[1] ),
        .I1(\sm_r_reg_n_0_[0] ),
        .I2(\samps_hi_r[12]_i_3_n_0 ),
        .I3(samp_wait_r[6]),
        .I4(samp_wait_r[7]),
        .O(p_1_in__0[7]));
  FDRE \samp_wait_r_reg[0] 
       (.C(CLK),
        .CE(\samp_wait_r[7]_i_1_n_0 ),
        .D(p_1_in__0[0]),
        .Q(samp_wait_r[0]),
        .R(SR));
  FDRE \samp_wait_r_reg[1] 
       (.C(CLK),
        .CE(\samp_wait_r[7]_i_1_n_0 ),
        .D(p_1_in__0[1]),
        .Q(samp_wait_r[1]),
        .R(SR));
  FDRE \samp_wait_r_reg[2] 
       (.C(CLK),
        .CE(\samp_wait_r[7]_i_1_n_0 ),
        .D(p_1_in__0[2]),
        .Q(samp_wait_r[2]),
        .R(SR));
  FDRE \samp_wait_r_reg[3] 
       (.C(CLK),
        .CE(\samp_wait_r[7]_i_1_n_0 ),
        .D(p_1_in__0[3]),
        .Q(samp_wait_r[3]),
        .R(SR));
  FDRE \samp_wait_r_reg[4] 
       (.C(CLK),
        .CE(\samp_wait_r[7]_i_1_n_0 ),
        .D(p_1_in__0[4]),
        .Q(samp_wait_r[4]),
        .R(SR));
  FDRE \samp_wait_r_reg[5] 
       (.C(CLK),
        .CE(\samp_wait_r[7]_i_1_n_0 ),
        .D(p_1_in__0[5]),
        .Q(samp_wait_r[5]),
        .R(SR));
  FDRE \samp_wait_r_reg[6] 
       (.C(CLK),
        .CE(\samp_wait_r[7]_i_1_n_0 ),
        .D(p_1_in__0[6]),
        .Q(samp_wait_r[6]),
        .R(SR));
  FDRE \samp_wait_r_reg[7] 
       (.C(CLK),
        .CE(\samp_wait_r[7]_i_1_n_0 ),
        .D(p_1_in__0[7]),
        .Q(samp_wait_r[7]),
        .R(SR));
  LUT2 #(
    .INIT(4'h2)) 
    \samps_hi_r[0]_i_1 
       (.I0(samps_hi_ns0[0]),
        .I1(\sm_r_reg_n_0_[1] ),
        .O(\samps_hi_r[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \samps_hi_r[10]_i_1 
       (.I0(samps_hi_ns0[10]),
        .I1(\sm_r_reg_n_0_[1] ),
        .O(\samps_hi_r[10]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \samps_hi_r[11]_i_1 
       (.I0(samps_hi_ns0[11]),
        .I1(\sm_r_reg_n_0_[1] ),
        .O(\samps_hi_r[11]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samps_hi_r[11]_i_3 
       (.I0(\samps_hi_r_reg_n_0_[11] ),
        .O(\samps_hi_r[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samps_hi_r[11]_i_4 
       (.I0(\samps_hi_r_reg_n_0_[10] ),
        .O(\samps_hi_r[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samps_hi_r[11]_i_5 
       (.I0(\samps_hi_r_reg_n_0_[9] ),
        .O(\samps_hi_r[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samps_hi_r[11]_i_6 
       (.I0(\samps_hi_r_reg_n_0_[8] ),
        .O(\samps_hi_r[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5555555500000040)) 
    \samps_hi_r[12]_i_1 
       (.I0(\sm_r_reg_n_0_[0] ),
        .I1(poc_sample_pd),
        .I2(\samps_hi_r[12]_i_3_n_0 ),
        .I3(samp_wait_r[6]),
        .I4(samp_wait_r[7]),
        .I5(\sm_r_reg_n_0_[1] ),
        .O(\samps_hi_r[12]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \samps_hi_r[12]_i_2 
       (.I0(samps_hi_ns0[12]),
        .I1(\sm_r_reg_n_0_[1] ),
        .O(\samps_hi_r[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \samps_hi_r[12]_i_3 
       (.I0(samp_wait_r[3]),
        .I1(samp_wait_r[2]),
        .I2(samp_wait_r[0]),
        .I3(samp_wait_r[1]),
        .I4(samp_wait_r[4]),
        .I5(samp_wait_r[5]),
        .O(\samps_hi_r[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samps_hi_r[12]_i_5 
       (.I0(\samps_hi_r_reg_n_0_[12] ),
        .O(\samps_hi_r[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \samps_hi_r[1]_i_1 
       (.I0(samps_hi_ns0[1]),
        .I1(\sm_r_reg_n_0_[1] ),
        .O(\samps_hi_r[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \samps_hi_r[2]_i_1 
       (.I0(samps_hi_ns0[2]),
        .I1(\sm_r_reg_n_0_[1] ),
        .O(\samps_hi_r[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \samps_hi_r[3]_i_1 
       (.I0(samps_hi_ns0[3]),
        .I1(\sm_r_reg_n_0_[1] ),
        .O(\samps_hi_r[3]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samps_hi_r[3]_i_3 
       (.I0(\samps_hi_r_reg_n_0_[3] ),
        .O(\samps_hi_r[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samps_hi_r[3]_i_4 
       (.I0(\samps_hi_r_reg_n_0_[2] ),
        .O(\samps_hi_r[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samps_hi_r[3]_i_5 
       (.I0(\samps_hi_r_reg_n_0_[1] ),
        .O(\samps_hi_r[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \samps_hi_r[3]_i_6 
       (.I0(\samps_hi_r_reg_n_0_[0] ),
        .I1(pd_out_selected),
        .O(\samps_hi_r[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \samps_hi_r[4]_i_1 
       (.I0(samps_hi_ns0[4]),
        .I1(\sm_r_reg_n_0_[1] ),
        .O(\samps_hi_r[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \samps_hi_r[5]_i_1 
       (.I0(samps_hi_ns0[5]),
        .I1(\sm_r_reg_n_0_[1] ),
        .O(\samps_hi_r[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \samps_hi_r[6]_i_1 
       (.I0(samps_hi_ns0[6]),
        .I1(\sm_r_reg_n_0_[1] ),
        .O(\samps_hi_r[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \samps_hi_r[7]_i_1 
       (.I0(samps_hi_ns0[7]),
        .I1(\sm_r_reg_n_0_[1] ),
        .O(\samps_hi_r[7]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samps_hi_r[7]_i_3 
       (.I0(\samps_hi_r_reg_n_0_[7] ),
        .O(\samps_hi_r[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samps_hi_r[7]_i_4 
       (.I0(\samps_hi_r_reg_n_0_[6] ),
        .O(\samps_hi_r[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samps_hi_r[7]_i_5 
       (.I0(\samps_hi_r_reg_n_0_[5] ),
        .O(\samps_hi_r[7]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samps_hi_r[7]_i_6 
       (.I0(\samps_hi_r_reg_n_0_[4] ),
        .O(\samps_hi_r[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \samps_hi_r[8]_i_1 
       (.I0(samps_hi_ns0[8]),
        .I1(\sm_r_reg_n_0_[1] ),
        .O(\samps_hi_r[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \samps_hi_r[9]_i_1 
       (.I0(samps_hi_ns0[9]),
        .I1(\sm_r_reg_n_0_[1] ),
        .O(\samps_hi_r[9]_i_1_n_0 ));
  FDRE \samps_hi_r_reg[0] 
       (.C(CLK),
        .CE(\samps_hi_r[12]_i_1_n_0 ),
        .D(\samps_hi_r[0]_i_1_n_0 ),
        .Q(\samps_hi_r_reg_n_0_[0] ),
        .R(SR));
  FDRE \samps_hi_r_reg[10] 
       (.C(CLK),
        .CE(\samps_hi_r[12]_i_1_n_0 ),
        .D(\samps_hi_r[10]_i_1_n_0 ),
        .Q(\samps_hi_r_reg_n_0_[10] ),
        .R(SR));
  FDRE \samps_hi_r_reg[11] 
       (.C(CLK),
        .CE(\samps_hi_r[12]_i_1_n_0 ),
        .D(\samps_hi_r[11]_i_1_n_0 ),
        .Q(\samps_hi_r_reg_n_0_[11] ),
        .R(SR));
  CARRY4 \samps_hi_r_reg[11]_i_2 
       (.CI(\samps_hi_r_reg[7]_i_2_n_0 ),
        .CO({\samps_hi_r_reg[11]_i_2_n_0 ,\samps_hi_r_reg[11]_i_2_n_1 ,\samps_hi_r_reg[11]_i_2_n_2 ,\samps_hi_r_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(samps_hi_ns0[11:8]),
        .S({\samps_hi_r[11]_i_3_n_0 ,\samps_hi_r[11]_i_4_n_0 ,\samps_hi_r[11]_i_5_n_0 ,\samps_hi_r[11]_i_6_n_0 }));
  FDRE \samps_hi_r_reg[12] 
       (.C(CLK),
        .CE(\samps_hi_r[12]_i_1_n_0 ),
        .D(\samps_hi_r[12]_i_2_n_0 ),
        .Q(\samps_hi_r_reg_n_0_[12] ),
        .R(SR));
  CARRY4 \samps_hi_r_reg[12]_i_4 
       (.CI(\samps_hi_r_reg[11]_i_2_n_0 ),
        .CO(\NLW_samps_hi_r_reg[12]_i_4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_samps_hi_r_reg[12]_i_4_O_UNCONNECTED [3:1],samps_hi_ns0[12]}),
        .S({1'b0,1'b0,1'b0,\samps_hi_r[12]_i_5_n_0 }));
  FDRE \samps_hi_r_reg[1] 
       (.C(CLK),
        .CE(\samps_hi_r[12]_i_1_n_0 ),
        .D(\samps_hi_r[1]_i_1_n_0 ),
        .Q(\samps_hi_r_reg_n_0_[1] ),
        .R(SR));
  FDRE \samps_hi_r_reg[2] 
       (.C(CLK),
        .CE(\samps_hi_r[12]_i_1_n_0 ),
        .D(\samps_hi_r[2]_i_1_n_0 ),
        .Q(\samps_hi_r_reg_n_0_[2] ),
        .R(SR));
  FDRE \samps_hi_r_reg[3] 
       (.C(CLK),
        .CE(\samps_hi_r[12]_i_1_n_0 ),
        .D(\samps_hi_r[3]_i_1_n_0 ),
        .Q(\samps_hi_r_reg_n_0_[3] ),
        .R(SR));
  CARRY4 \samps_hi_r_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\samps_hi_r_reg[3]_i_2_n_0 ,\samps_hi_r_reg[3]_i_2_n_1 ,\samps_hi_r_reg[3]_i_2_n_2 ,\samps_hi_r_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\samps_hi_r_reg_n_0_[0] }),
        .O(samps_hi_ns0[3:0]),
        .S({\samps_hi_r[3]_i_3_n_0 ,\samps_hi_r[3]_i_4_n_0 ,\samps_hi_r[3]_i_5_n_0 ,\samps_hi_r[3]_i_6_n_0 }));
  FDRE \samps_hi_r_reg[4] 
       (.C(CLK),
        .CE(\samps_hi_r[12]_i_1_n_0 ),
        .D(\samps_hi_r[4]_i_1_n_0 ),
        .Q(\samps_hi_r_reg_n_0_[4] ),
        .R(SR));
  FDRE \samps_hi_r_reg[5] 
       (.C(CLK),
        .CE(\samps_hi_r[12]_i_1_n_0 ),
        .D(\samps_hi_r[5]_i_1_n_0 ),
        .Q(\samps_hi_r_reg_n_0_[5] ),
        .R(SR));
  FDRE \samps_hi_r_reg[6] 
       (.C(CLK),
        .CE(\samps_hi_r[12]_i_1_n_0 ),
        .D(\samps_hi_r[6]_i_1_n_0 ),
        .Q(\samps_hi_r_reg_n_0_[6] ),
        .R(SR));
  FDRE \samps_hi_r_reg[7] 
       (.C(CLK),
        .CE(\samps_hi_r[12]_i_1_n_0 ),
        .D(\samps_hi_r[7]_i_1_n_0 ),
        .Q(\samps_hi_r_reg_n_0_[7] ),
        .R(SR));
  CARRY4 \samps_hi_r_reg[7]_i_2 
       (.CI(\samps_hi_r_reg[3]_i_2_n_0 ),
        .CO({\samps_hi_r_reg[7]_i_2_n_0 ,\samps_hi_r_reg[7]_i_2_n_1 ,\samps_hi_r_reg[7]_i_2_n_2 ,\samps_hi_r_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(samps_hi_ns0[7:4]),
        .S({\samps_hi_r[7]_i_3_n_0 ,\samps_hi_r[7]_i_4_n_0 ,\samps_hi_r[7]_i_5_n_0 ,\samps_hi_r[7]_i_6_n_0 }));
  FDRE \samps_hi_r_reg[8] 
       (.C(CLK),
        .CE(\samps_hi_r[12]_i_1_n_0 ),
        .D(\samps_hi_r[8]_i_1_n_0 ),
        .Q(\samps_hi_r_reg_n_0_[8] ),
        .R(SR));
  FDRE \samps_hi_r_reg[9] 
       (.C(CLK),
        .CE(\samps_hi_r[12]_i_1_n_0 ),
        .D(\samps_hi_r[9]_i_1_n_0 ),
        .Q(\samps_hi_r_reg_n_0_[9] ),
        .R(SR));
  LUT2 #(
    .INIT(4'h2)) 
    samps_one_r_i_10
       (.I0(\samps_hi_r_reg_n_0_[3] ),
        .I1(\samps_hi_r_reg_n_0_[2] ),
        .O(samps_one_r_i_10_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    samps_one_r_i_11
       (.I0(\samps_hi_r_reg_n_0_[1] ),
        .I1(\samps_hi_r_reg_n_0_[0] ),
        .O(samps_one_r_i_11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    samps_one_r_i_3
       (.I0(\samps_hi_r_reg_n_0_[12] ),
        .O(samps_one_r_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    samps_one_r_i_4
       (.I0(\samps_hi_r_reg_n_0_[10] ),
        .I1(\samps_hi_r_reg_n_0_[11] ),
        .O(samps_one_r_i_4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    samps_one_r_i_5
       (.I0(\samps_hi_r_reg_n_0_[9] ),
        .I1(\samps_hi_r_reg_n_0_[8] ),
        .O(samps_one_r_i_5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    samps_one_r_i_6
       (.I0(\samps_hi_r_reg_n_0_[7] ),
        .I1(\samps_hi_r_reg_n_0_[6] ),
        .O(samps_one_r_i_6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    samps_one_r_i_7
       (.I0(\samps_hi_r_reg_n_0_[3] ),
        .I1(\samps_hi_r_reg_n_0_[2] ),
        .O(samps_one_r_i_7_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    samps_one_r_i_8
       (.I0(\samps_hi_r_reg_n_0_[7] ),
        .I1(\samps_hi_r_reg_n_0_[6] ),
        .O(samps_one_r_i_8_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    samps_one_r_i_9
       (.I0(\samps_hi_r_reg_n_0_[4] ),
        .I1(\samps_hi_r_reg_n_0_[5] ),
        .O(samps_one_r_i_9_n_0));
  FDRE samps_one_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(samps_one_ns),
        .Q(samps_one_r_reg_n_0),
        .R(1'b0));
  CARRY4 samps_one_r_reg_i_1
       (.CI(samps_one_r_reg_i_2_n_0),
        .CO({NLW_samps_one_r_reg_i_1_CO_UNCONNECTED[3],samps_one_ns,samps_one_r_reg_i_1_n_2,samps_one_r_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\samps_hi_r_reg_n_0_[12] ,\samps_hi_r_reg_n_0_[11] ,1'b0}),
        .O(NLW_samps_one_r_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,samps_one_r_i_3_n_0,samps_one_r_i_4_n_0,samps_one_r_i_5_n_0}));
  CARRY4 samps_one_r_reg_i_2
       (.CI(1'b0),
        .CO({samps_one_r_reg_i_2_n_0,samps_one_r_reg_i_2_n_1,samps_one_r_reg_i_2_n_2,samps_one_r_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({samps_one_r_i_6_n_0,\samps_hi_r_reg_n_0_[5] ,samps_one_r_i_7_n_0,1'b0}),
        .O(NLW_samps_one_r_reg_i_2_O_UNCONNECTED[3:0]),
        .S({samps_one_r_i_8_n_0,samps_one_r_i_9_n_0,samps_one_r_i_10_n_0,samps_one_r_i_11_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    samps_zero_r_i_10
       (.I0(samps_lo[7]),
        .I1(samps_lo[6]),
        .O(samps_zero_r_i_10_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    samps_zero_r_i_11
       (.I0(samps_lo[4]),
        .I1(samps_lo[5]),
        .O(samps_zero_r_i_11_n_0));
  LUT3 #(
    .INIT(8'h82)) 
    samps_zero_r_i_12
       (.I0(samps_lo[3]),
        .I1(\samps_hi_r_reg_n_0_[2] ),
        .I2(\samps_hi_r_reg_n_0_[1] ),
        .O(samps_zero_r_i_12_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    samps_zero_r_i_13
       (.I0(\samps_hi_r_reg_n_0_[1] ),
        .I1(\samps_hi_r_reg_n_0_[0] ),
        .O(samps_zero_r_i_13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    samps_zero_r_i_15
       (.I0(\samps_hi_r_reg_n_0_[11] ),
        .I1(\samps_hi_r_reg_n_0_[12] ),
        .O(samps_zero_r_i_15_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    samps_zero_r_i_16
       (.I0(\samps_hi_r_reg_n_0_[11] ),
        .O(samps_zero_r_i_16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    samps_zero_r_i_17
       (.I0(\samps_hi_r_reg_n_0_[10] ),
        .O(samps_zero_r_i_17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    samps_zero_r_i_18
       (.I0(\samps_hi_r_reg_n_0_[1] ),
        .O(samps_zero_r_i_18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    samps_zero_r_i_19
       (.I0(\samps_hi_r_reg_n_0_[5] ),
        .O(samps_zero_r_i_19_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    samps_zero_r_i_20
       (.I0(\samps_hi_r_reg_n_0_[4] ),
        .O(samps_zero_r_i_20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    samps_zero_r_i_21
       (.I0(\samps_hi_r_reg_n_0_[3] ),
        .O(samps_zero_r_i_21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    samps_zero_r_i_22
       (.I0(\samps_hi_r_reg_n_0_[1] ),
        .I1(\samps_hi_r_reg_n_0_[2] ),
        .O(samps_zero_r_i_22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    samps_zero_r_i_23
       (.I0(\samps_hi_r_reg_n_0_[9] ),
        .O(samps_zero_r_i_23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    samps_zero_r_i_24
       (.I0(\samps_hi_r_reg_n_0_[8] ),
        .O(samps_zero_r_i_24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    samps_zero_r_i_25
       (.I0(\samps_hi_r_reg_n_0_[7] ),
        .O(samps_zero_r_i_25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    samps_zero_r_i_26
       (.I0(\samps_hi_r_reg_n_0_[6] ),
        .O(samps_zero_r_i_26_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    samps_zero_r_i_4
       (.I0(samps_lo[12]),
        .O(samps_zero_r_i_4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    samps_zero_r_i_5
       (.I0(samps_lo[10]),
        .I1(samps_lo[11]),
        .O(samps_zero_r_i_5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    samps_zero_r_i_6
       (.I0(samps_lo[9]),
        .I1(samps_lo[8]),
        .O(samps_zero_r_i_6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    samps_zero_r_i_7
       (.I0(samps_lo[7]),
        .I1(samps_lo[6]),
        .O(samps_zero_r_i_7_n_0));
  LUT3 #(
    .INIT(8'h28)) 
    samps_zero_r_i_9
       (.I0(samps_lo[3]),
        .I1(\samps_hi_r_reg_n_0_[2] ),
        .I2(\samps_hi_r_reg_n_0_[1] ),
        .O(samps_zero_r_i_9_n_0));
  FDRE samps_zero_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(samps_zero_ns),
        .Q(samps_zero_r_reg_n_0),
        .R(1'b0));
  CARRY4 samps_zero_r_reg_i_1
       (.CI(samps_zero_r_reg_i_2_n_0),
        .CO({NLW_samps_zero_r_reg_i_1_CO_UNCONNECTED[3],samps_zero_ns,samps_zero_r_reg_i_1_n_2,samps_zero_r_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,samps_lo[12:11],1'b0}),
        .O(NLW_samps_zero_r_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,samps_zero_r_i_4_n_0,samps_zero_r_i_5_n_0,samps_zero_r_i_6_n_0}));
  CARRY4 samps_zero_r_reg_i_14
       (.CI(samps_zero_r_reg_i_8_n_0),
        .CO({samps_zero_r_reg_i_14_n_0,samps_zero_r_reg_i_14_n_1,samps_zero_r_reg_i_14_n_2,samps_zero_r_reg_i_14_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(samps_lo[9:6]),
        .S({samps_zero_r_i_23_n_0,samps_zero_r_i_24_n_0,samps_zero_r_i_25_n_0,samps_zero_r_i_26_n_0}));
  CARRY4 samps_zero_r_reg_i_2
       (.CI(1'b0),
        .CO({samps_zero_r_reg_i_2_n_0,samps_zero_r_reg_i_2_n_1,samps_zero_r_reg_i_2_n_2,samps_zero_r_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({samps_zero_r_i_7_n_0,samps_lo[5],samps_zero_r_i_9_n_0,1'b0}),
        .O(NLW_samps_zero_r_reg_i_2_O_UNCONNECTED[3:0]),
        .S({samps_zero_r_i_10_n_0,samps_zero_r_i_11_n_0,samps_zero_r_i_12_n_0,samps_zero_r_i_13_n_0}));
  CARRY4 samps_zero_r_reg_i_3
       (.CI(samps_zero_r_reg_i_14_n_0),
        .CO({NLW_samps_zero_r_reg_i_3_CO_UNCONNECTED[3:2],samps_zero_r_reg_i_3_n_2,samps_zero_r_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_samps_zero_r_reg_i_3_O_UNCONNECTED[3],samps_lo[12:10]}),
        .S({1'b0,samps_zero_r_i_15_n_0,samps_zero_r_i_16_n_0,samps_zero_r_i_17_n_0}));
  CARRY4 samps_zero_r_reg_i_8
       (.CI(1'b0),
        .CO({samps_zero_r_reg_i_8_n_0,samps_zero_r_reg_i_8_n_1,samps_zero_r_reg_i_8_n_2,samps_zero_r_reg_i_8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,samps_zero_r_i_18_n_0}),
        .O({samps_lo[5:3],NLW_samps_zero_r_reg_i_8_O_UNCONNECTED[0]}),
        .S({samps_zero_r_i_19_n_0,samps_zero_r_i_20_n_0,samps_zero_r_i_21_n_0,samps_zero_r_i_22_n_0}));
  LUT6 #(
    .INIT(64'h4444FCCC00000000)) 
    \sm_r[0]_i_1 
       (.I0(psdone),
        .I1(\sm_r_reg_n_0_[1] ),
        .I2(\sm_r_reg[0]_i_2_n_0 ),
        .I3(\sm_r[0]_i_3_n_0 ),
        .I4(\sm_r_reg_n_0_[0] ),
        .I5(cq_stable_r_reg),
        .O(\sm_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \sm_r[0]_i_3 
       (.I0(poc_sample_pd),
        .I1(\samps_hi_r[12]_i_3_n_0 ),
        .I2(samp_wait_r[6]),
        .I3(samp_wait_r[7]),
        .O(\sm_r[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \sm_r[0]_i_4 
       (.I0(\samp_cntr_r_reg_n_0_[10] ),
        .I1(\samp_cntr_r_reg_n_0_[11] ),
        .I2(\samp_cntr_r_reg_n_0_[9] ),
        .O(\sm_r[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \sm_r[0]_i_5 
       (.I0(\samp_cntr_r_reg_n_0_[7] ),
        .I1(\samp_cntr_r_reg_n_0_[8] ),
        .I2(\samp_cntr_r_reg_n_0_[6] ),
        .O(\sm_r[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \sm_r[0]_i_6 
       (.I0(\samp_cntr_r_reg_n_0_[4] ),
        .I1(\samp_cntr_r_reg_n_0_[5] ),
        .I2(\samp_cntr_r_reg_n_0_[3] ),
        .O(\sm_r[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \sm_r[0]_i_7 
       (.I0(\samp_cntr_r_reg_n_0_[1] ),
        .I1(\samp_cntr_r_reg_n_0_[2] ),
        .I2(\samp_cntr_r_reg_n_0_[0] ),
        .O(\sm_r[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7C00)) 
    \sm_r[1]_i_1 
       (.I0(psdone),
        .I1(\sm_r_reg_n_0_[1] ),
        .I2(\sm_r_reg_n_0_[0] ),
        .I3(cq_stable_r_reg),
        .O(\sm_r[1]_i_1_n_0 ));
  FDRE \sm_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\sm_r[0]_i_1_n_0 ),
        .Q(\sm_r_reg_n_0_[0] ),
        .R(1'b0));
  CARRY4 \sm_r_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\sm_r_reg[0]_i_2_n_0 ,\sm_r_reg[0]_i_2_n_1 ,\sm_r_reg[0]_i_2_n_2 ,\sm_r_reg[0]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sm_r_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\sm_r[0]_i_4_n_0 ,\sm_r[0]_i_5_n_0 ,\sm_r[0]_i_6_n_0 ,\sm_r[0]_i_7_n_0 }));
  FDRE \sm_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\sm_r[1]_i_1_n_0 ),
        .Q(\sm_r_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \tap_r[0]_i_1 
       (.I0(Q[0]),
        .I1(\tap_r[3]_i_2_n_0 ),
        .O(p_0_in__0[0]));
  LUT3 #(
    .INIT(8'h06)) 
    \tap_r[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\tap_r[3]_i_2_n_0 ),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \tap_r[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\tap_r[3]_i_2_n_0 ),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \tap_r[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(\tap_r[3]_i_2_n_0 ),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tap_r[3]_i_2 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(\tap_r[3]_i_3_n_0 ),
        .O(\tap_r[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h15555555)) 
    \tap_r[3]_i_3 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\tap_r[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h0770)) 
    \tap_r[4]_i_1 
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\tap_r[6]_i_2_n_0 ),
        .O(p_0_in__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h1878)) 
    \tap_r[5]_i_1 
       (.I0(Q[4]),
        .I1(\tap_r[6]_i_2_n_0 ),
        .I2(Q[5]),
        .I3(Q[6]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h1F80)) 
    \tap_r[6]_i_1 
       (.I0(Q[4]),
        .I1(\tap_r[6]_i_2_n_0 ),
        .I2(Q[5]),
        .I3(Q[6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \tap_r[6]_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\tap_r[6]_i_2_n_0 ));
  FDRE \tap_r_reg[0] 
       (.C(CLK),
        .CE(\run_r[6]_i_1_n_0 ),
        .D(p_0_in__0[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \tap_r_reg[1] 
       (.C(CLK),
        .CE(\run_r[6]_i_1_n_0 ),
        .D(p_0_in__0[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \tap_r_reg[2] 
       (.C(CLK),
        .CE(\run_r[6]_i_1_n_0 ),
        .D(p_0_in__0[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \tap_r_reg[3] 
       (.C(CLK),
        .CE(\run_r[6]_i_1_n_0 ),
        .D(p_0_in__0[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \tap_r_reg[4] 
       (.C(CLK),
        .CE(\run_r[6]_i_1_n_0 ),
        .D(p_0_in__0[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \tap_r_reg[5] 
       (.C(CLK),
        .CE(\run_r[6]_i_1_n_0 ),
        .D(p_0_in__0[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \tap_r_reg[6] 
       (.C(CLK),
        .CE(\run_r[6]_i_1_n_0 ),
        .D(p_0_in__0[6]),
        .Q(Q[6]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_poc_top" *) 
module sram_migmig_7series_v2_4_poc_top
   (\sm_r_reg[3] ,
    poc_backup_r_reg,
    \sm_r_reg[3]_0 ,
    E,
    \sm_r_reg[3]_1 ,
    CLK,
    cq_stable_r_reg,
    ktap_at_right_edge_r_reg,
    ktap_at_left_edge_r_reg,
    poc_sample_pd,
    ktap_at_left_edge_r_reg_0,
    mmcm_edge_detect_rdy_r_reg,
    SR,
    psdone,
    pd_out_selected);
  output \sm_r_reg[3] ;
  output poc_backup_r_reg;
  output \sm_r_reg[3]_0 ;
  output [0:0]E;
  output [0:0]\sm_r_reg[3]_1 ;
  input CLK;
  input cq_stable_r_reg;
  input ktap_at_right_edge_r_reg;
  input ktap_at_left_edge_r_reg;
  input poc_sample_pd;
  input ktap_at_left_edge_r_reg_0;
  input mmcm_edge_detect_rdy_r_reg;
  input [0:0]SR;
  input psdone;
  input pd_out_selected;

  wire CLK;
  wire [0:0]E;
  wire [0:0]SR;
  wire [7:0]center0_return0;
  wire cq_stable_r_reg;
  wire fall_trail_r0;
  wire ktap_at_left_edge_r_reg;
  wire ktap_at_left_edge_r_reg_0;
  wire ktap_at_right_edge_r_reg;
  wire mmcm_edge_detect_rdy_r_reg;
  wire pd_out_selected;
  wire poc_backup_r_reg;
  wire poc_sample_pd;
  wire psdone;
  wire [6:0]rise_lead_center_0;
  wire [6:0]rise_trail_center_0;
  wire [6:0]rise_trail_left_0;
  wire run_polarity_held_r;
  wire \sm_r_reg[3] ;
  wire \sm_r_reg[3]_0 ;
  wire [0:0]\sm_r_reg[3]_1 ;
  wire [6:0]trailing_edge;
  wire [6:0]trailing_edge0;
  wire u_edge_center_n_0;
  wire u_edge_center_n_8;
  wire u_edge_left_n_0;
  wire u_edge_left_n_1;
  wire u_edge_left_n_10;
  wire u_edge_left_n_11;
  wire u_edge_left_n_20;
  wire u_edge_left_n_21;
  wire u_edge_left_n_22;
  wire u_edge_left_n_23;
  wire u_edge_left_n_24;
  wire u_edge_left_n_9;
  wire u_edge_right_n_0;
  wire u_edge_right_n_1;
  wire u_edge_right_n_10;
  wire u_edge_right_n_11;
  wire u_edge_right_n_12;
  wire u_edge_right_n_13;
  wire u_edge_right_n_14;
  wire u_edge_right_n_15;
  wire u_edge_right_n_16;
  wire u_edge_right_n_17;
  wire u_edge_right_n_18;
  wire u_edge_right_n_19;
  wire u_edge_right_n_2;
  wire u_edge_right_n_20;
  wire u_edge_right_n_21;
  wire u_edge_right_n_3;
  wire u_edge_right_n_4;
  wire u_edge_right_n_5;
  wire u_edge_right_n_6;
  wire u_edge_right_n_7;
  wire u_edge_right_n_8;
  wire u_edge_right_n_9;
  wire u_poc_meta_n_10;
  wire u_poc_meta_n_11;
  wire u_poc_meta_n_12;
  wire u_poc_meta_n_13;
  wire u_poc_meta_n_4;
  wire u_poc_meta_n_5;
  wire u_poc_meta_n_7;
  wire u_poc_meta_n_8;
  wire u_poc_meta_n_9;
  wire u_poc_tap_base_n_0;
  wire u_poc_tap_base_n_1;
  wire u_poc_tap_base_n_10;
  wire u_poc_tap_base_n_11;
  wire u_poc_tap_base_n_12;
  wire u_poc_tap_base_n_13;
  wire u_poc_tap_base_n_14;
  wire u_poc_tap_base_n_15;
  wire u_poc_tap_base_n_16;
  wire u_poc_tap_base_n_17;
  wire u_poc_tap_base_n_18;
  wire u_poc_tap_base_n_19;
  wire u_poc_tap_base_n_27;
  wire u_poc_tap_base_n_3;
  wire u_poc_tap_base_n_4;
  wire u_poc_tap_base_n_5;
  wire u_poc_tap_base_n_6;
  wire u_poc_tap_base_n_7;
  wire u_poc_tap_base_n_8;
  wire u_poc_tap_base_n_9;

  sram_migmig_7series_v2_4_poc_edge_store u_edge_center
       (.CLK(CLK),
        .D({u_edge_center_n_0,rise_lead_center_0[3:0]}),
        .E(u_poc_tap_base_n_13),
        .Q(rise_lead_center_0[6:4]),
        .ktap_at_right_edge_r_reg(u_poc_tap_base_n_19),
        .\rise_trail_center_offset_r_reg[4] ({u_edge_center_n_8,rise_trail_center_0[3:0]}),
        .\rise_trail_center_offset_r_reg[4]_0 (rise_trail_center_0[6:4]),
        .\tap_r_reg[4] (trailing_edge),
        .\tap_r_reg[6] ({u_poc_tap_base_n_3,u_poc_tap_base_n_4,u_poc_tap_base_n_5,u_poc_tap_base_n_6,u_poc_tap_base_n_7,u_poc_tap_base_n_8,u_poc_tap_base_n_9}));
  sram_migmig_7series_v2_4_poc_edge_store_12 u_edge_left
       (.CLK(CLK),
        .D(center0_return0),
        .DI(u_poc_meta_n_4),
        .E(u_poc_tap_base_n_27),
        .Q(rise_trail_left_0),
        .S({u_edge_left_n_0,u_edge_left_n_1}),
        .\center_diff_r_reg[0] (u_edge_left_n_20),
        .\center_diff_r_reg[0]_0 (u_poc_meta_n_5),
        .\center_diff_r_reg[6] (u_edge_left_n_21),
        .\center_diff_r_reg[6]_0 ({u_poc_meta_n_7,u_poc_meta_n_8}),
        .\center_diff_r_reg[6]_1 ({u_poc_meta_n_9,u_poc_meta_n_10,u_poc_meta_n_11,u_poc_meta_n_12,u_poc_meta_n_13}),
        .\rise_lead_r_reg[6] ({u_edge_right_n_3,u_edge_right_n_4}),
        .\tap_r_reg[4] (trailing_edge),
        .\window_center_r_reg[7] ({u_edge_left_n_9,u_edge_left_n_10,u_edge_left_n_11}),
        .\window_center_r_reg[7]_0 ({u_edge_left_n_22,u_edge_left_n_23,u_edge_left_n_24}));
  sram_migmig_7series_v2_4_poc_edge_store_13 u_edge_right
       (.CLK(CLK),
        .CO(u_edge_right_n_14),
        .E(fall_trail_r0),
        .O({u_edge_right_n_15,u_edge_right_n_16,u_edge_right_n_17,u_edge_right_n_18}),
        .Q({u_edge_right_n_3,u_edge_right_n_4,u_edge_right_n_5,u_edge_right_n_6,u_edge_right_n_7,u_edge_right_n_8,u_edge_right_n_9}),
        .S({u_edge_right_n_0,u_edge_right_n_1,u_edge_right_n_2}),
        .\center_diff_r_reg[3] ({u_edge_right_n_10,u_edge_right_n_11,u_edge_right_n_12,u_edge_right_n_13}),
        .\center_diff_r_reg[6] ({u_edge_right_n_19,u_edge_right_n_20,u_edge_right_n_21}),
        .\rise_trail_r_reg[4] (u_edge_left_n_21),
        .\rise_trail_r_reg[5] ({u_edge_left_n_0,u_edge_left_n_1}),
        .\rise_trail_r_reg[6] (rise_trail_left_0),
        .\rise_trail_r_reg[6]_0 (u_edge_left_n_20),
        .\tap_r_reg[3] ({u_poc_tap_base_n_14,u_poc_tap_base_n_15,u_poc_tap_base_n_16,u_poc_tap_base_n_17}),
        .\tap_r_reg[6] ({u_poc_tap_base_n_3,u_poc_tap_base_n_4,u_poc_tap_base_n_5,u_poc_tap_base_n_6,u_poc_tap_base_n_7,u_poc_tap_base_n_8,u_poc_tap_base_n_9}),
        .\tap_r_reg[6]_0 ({u_poc_tap_base_n_10,u_poc_tap_base_n_11,u_poc_tap_base_n_12}),
        .trailing_edge0(trailing_edge0));
  sram_migmig_7series_v2_4_poc_meta u_poc_meta
       (.CLK(CLK),
        .CO(u_edge_right_n_14),
        .D({u_edge_center_n_0,rise_lead_center_0[3:0]}),
        .DI(u_poc_meta_n_4),
        .O({u_edge_right_n_15,u_edge_right_n_16,u_edge_right_n_17,u_edge_right_n_18}),
        .Q(rise_trail_left_0[5:0]),
        .S({u_edge_right_n_0,u_edge_right_n_1,u_edge_right_n_2}),
        .a({u_edge_right_n_4,u_edge_right_n_5,u_edge_right_n_6,u_edge_right_n_7,u_edge_right_n_8,u_edge_right_n_9}),
        .cq_stable_r_reg(cq_stable_r_reg),
        .ktap_at_left_edge_r_reg(ktap_at_left_edge_r_reg),
        .ktap_at_left_edge_r_reg_0(ktap_at_left_edge_r_reg_0),
        .ktap_at_right_edge_r_reg(ktap_at_right_edge_r_reg),
        .mmcm_edge_detect_rdy_r_reg(mmcm_edge_detect_rdy_r_reg),
        .poc_backup_r_reg_0(poc_backup_r_reg),
        .\rise_lead_r_reg[3] ({u_edge_right_n_10,u_edge_right_n_11,u_edge_right_n_12,u_edge_right_n_13}),
        .\rise_lead_r_reg[4] ({u_edge_right_n_19,u_edge_right_n_20,u_edge_right_n_21}),
        .\rise_lead_r_reg[6] (rise_lead_center_0[6:4]),
        .\rise_trail_r_reg[2] ({u_edge_left_n_22,u_edge_left_n_23,u_edge_left_n_24}),
        .\rise_trail_r_reg[4] (center0_return0),
        .\rise_trail_r_reg[5] ({u_edge_center_n_8,rise_trail_center_0[3:0]}),
        .\rise_trail_r_reg[6] (rise_trail_center_0[6:4]),
        .\rise_trail_r_reg[6]_0 ({u_edge_left_n_9,u_edge_left_n_10,u_edge_left_n_11}),
        .run_polarity_held_r(run_polarity_held_r),
        .run_too_small_r_reg(u_poc_tap_base_n_0),
        .samps_zero_r_reg(u_poc_tap_base_n_1),
        .samps_zero_r_reg_0(u_poc_tap_base_n_18),
        .\sm_r_reg[3] (\sm_r_reg[3] ),
        .\sm_r_reg[3]_0 (\sm_r_reg[3]_0 ),
        .\sm_r_reg[3]_1 (\sm_r_reg[3]_1 ),
        .\window_center_r_reg[3]_0 (u_poc_meta_n_5),
        .\window_center_r_reg[7]_0 ({u_poc_meta_n_7,u_poc_meta_n_8}),
        .\window_center_r_reg[7]_1 ({u_poc_meta_n_9,u_poc_meta_n_10,u_poc_meta_n_11,u_poc_meta_n_12,u_poc_meta_n_13}));
  sram_migmig_7series_v2_4_poc_tap_base u_poc_tap_base
       (.CLK(CLK),
        .E(E),
        .Q({u_poc_tap_base_n_3,u_poc_tap_base_n_4,u_poc_tap_base_n_5,u_poc_tap_base_n_6,u_poc_tap_base_n_7,u_poc_tap_base_n_8,u_poc_tap_base_n_9}),
        .SR(SR),
        .cq_stable_r_reg(cq_stable_r_reg),
        .ktap_at_left_edge_r_reg(ktap_at_left_edge_r_reg_0),
        .ktap_at_left_edge_r_reg_0(ktap_at_left_edge_r_reg),
        .ktap_at_right_edge_r_reg(ktap_at_right_edge_r_reg),
        .pd_out_selected(pd_out_selected),
        .poc_sample_pd(poc_sample_pd),
        .psdone(psdone),
        .\rise_lead_r_reg[6] (u_poc_tap_base_n_13),
        .\rise_lead_r_reg[6]_0 (fall_trail_r0),
        .\rise_trail_r_reg[0] (u_poc_tap_base_n_19),
        .\rise_trail_r_reg[3] ({u_poc_tap_base_n_14,u_poc_tap_base_n_15,u_poc_tap_base_n_16,u_poc_tap_base_n_17}),
        .\rise_trail_r_reg[6] ({u_poc_tap_base_n_10,u_poc_tap_base_n_11,u_poc_tap_base_n_12}),
        .\rise_trail_r_reg[6]_0 (trailing_edge),
        .\rise_trail_r_reg[6]_1 (u_poc_tap_base_n_27),
        .run_polarity_held_r(run_polarity_held_r),
        .run_polarity_held_r_reg(u_poc_tap_base_n_1),
        .run_too_small_r3_reg(u_poc_tap_base_n_0),
        .run_too_small_r_reg_0(u_poc_tap_base_n_18),
        .trailing_edge0(trailing_edge0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_phy_byte_lane_map" *) 
module sram_migmig_7series_v2_4_qdr_phy_byte_lane_map
   (qdriip_w_n,
    qdriip_r_n,
    qdriip_dll_off_n,
    qdriip_sa,
    qdriip_bw_n,
    qdriip_d,
    I,
    O,
    iob_dll_off_n,
    qdriip_q);
  output qdriip_w_n;
  output qdriip_r_n;
  output qdriip_dll_off_n;
  output [18:0]qdriip_sa;
  output [3:0]qdriip_bw_n;
  output [35:0]qdriip_d;
  output [35:0]I;
  input [60:0]O;
  input iob_dll_off_n;
  input [35:0]qdriip_q;

  wire [35:0]I;
  wire [60:0]O;
  wire iob_dll_off_n;
  wire [3:0]qdriip_bw_n;
  wire [35:0]qdriip_d;
  wire qdriip_dll_off_n;
  wire [35:0]qdriip_q;
  wire qdriip_r_n;
  wire [18:0]qdriip_sa;
  wire qdriip_w_n;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_bw_obuf[0].u_bw_n_obuf 
       (.I(O[42]),
        .O(qdriip_bw_n[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_bw_obuf[1].u_bw_n_obuf 
       (.I(O[41]),
        .O(qdriip_bw_n[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_bw_obuf[2].u_bw_n_obuf 
       (.I(O[39]),
        .O(qdriip_bw_n[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_bw_obuf[3].u_bw_n_obuf 
       (.I(O[54]),
        .O(qdriip_bw_n[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[0].u_d_obuf 
       (.I(O[29]),
        .O(qdriip_d[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[0].u_q_ibuf 
       (.I(qdriip_q[0]),
        .O(I[35]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[10].u_d_obuf 
       (.I(O[47]),
        .O(qdriip_d[10]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[10].u_q_ibuf 
       (.I(qdriip_q[10]),
        .O(I[25]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[11].u_d_obuf 
       (.I(O[45]),
        .O(qdriip_d[11]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[11].u_q_ibuf 
       (.I(qdriip_q[11]),
        .O(I[20]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[12].u_d_obuf 
       (.I(O[49]),
        .O(qdriip_d[12]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[12].u_q_ibuf 
       (.I(qdriip_q[12]),
        .O(I[26]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[13].u_d_obuf 
       (.I(O[46]),
        .O(qdriip_d[13]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[13].u_q_ibuf 
       (.I(qdriip_q[13]),
        .O(I[23]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[14].u_d_obuf 
       (.I(O[50]),
        .O(qdriip_d[14]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[14].u_q_ibuf 
       (.I(qdriip_q[14]),
        .O(I[21]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[15].u_d_obuf 
       (.I(O[43]),
        .O(qdriip_d[15]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[15].u_q_ibuf 
       (.I(qdriip_q[15]),
        .O(I[22]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[16].u_d_obuf 
       (.I(O[44]),
        .O(qdriip_d[16]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[16].u_q_ibuf 
       (.I(qdriip_q[16]),
        .O(I[24]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[17].u_d_obuf 
       (.I(O[40]),
        .O(qdriip_d[17]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[17].u_q_ibuf 
       (.I(qdriip_q[17]),
        .O(I[18]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[18].u_d_obuf 
       (.I(O[31]),
        .O(qdriip_d[18]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[18].u_q_ibuf 
       (.I(qdriip_q[18]),
        .O(I[12]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[19].u_d_obuf 
       (.I(O[30]),
        .O(qdriip_d[19]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[19].u_q_ibuf 
       (.I(qdriip_q[19]),
        .O(I[17]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[1].u_d_obuf 
       (.I(O[23]),
        .O(qdriip_d[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[1].u_q_ibuf 
       (.I(qdriip_q[1]),
        .O(I[34]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[20].u_d_obuf 
       (.I(O[35]),
        .O(qdriip_d[20]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[20].u_q_ibuf 
       (.I(qdriip_q[20]),
        .O(I[16]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[21].u_d_obuf 
       (.I(O[34]),
        .O(qdriip_d[21]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[21].u_q_ibuf 
       (.I(qdriip_q[21]),
        .O(I[11]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[22].u_d_obuf 
       (.I(O[38]),
        .O(qdriip_d[22]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[22].u_q_ibuf 
       (.I(qdriip_q[22]),
        .O(I[15]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[23].u_d_obuf 
       (.I(O[33]),
        .O(qdriip_d[23]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[23].u_q_ibuf 
       (.I(qdriip_q[23]),
        .O(I[14]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[24].u_d_obuf 
       (.I(O[32]),
        .O(qdriip_d[24]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[24].u_q_ibuf 
       (.I(qdriip_q[24]),
        .O(I[13]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[25].u_d_obuf 
       (.I(O[36]),
        .O(qdriip_d[25]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[25].u_q_ibuf 
       (.I(qdriip_q[25]),
        .O(I[9]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[26].u_d_obuf 
       (.I(O[37]),
        .O(qdriip_d[26]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[26].u_q_ibuf 
       (.I(qdriip_q[26]),
        .O(I[10]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[27].u_d_obuf 
       (.I(O[59]),
        .O(qdriip_d[27]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[27].u_q_ibuf 
       (.I(qdriip_q[27]),
        .O(I[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[28].u_d_obuf 
       (.I(O[57]),
        .O(qdriip_d[28]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[28].u_q_ibuf 
       (.I(qdriip_q[28]),
        .O(I[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[29].u_d_obuf 
       (.I(O[55]),
        .O(qdriip_d[29]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[29].u_q_ibuf 
       (.I(qdriip_q[29]),
        .O(I[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[2].u_d_obuf 
       (.I(O[24]),
        .O(qdriip_d[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[2].u_q_ibuf 
       (.I(qdriip_q[2]),
        .O(I[27]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[30].u_d_obuf 
       (.I(O[58]),
        .O(qdriip_d[30]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[30].u_q_ibuf 
       (.I(qdriip_q[30]),
        .O(I[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[31].u_d_obuf 
       (.I(O[51]),
        .O(qdriip_d[31]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[31].u_q_ibuf 
       (.I(qdriip_q[31]),
        .O(I[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[32].u_d_obuf 
       (.I(O[60]),
        .O(qdriip_d[32]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[32].u_q_ibuf 
       (.I(qdriip_q[32]),
        .O(I[8]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[33].u_d_obuf 
       (.I(O[56]),
        .O(qdriip_d[33]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[33].u_q_ibuf 
       (.I(qdriip_q[33]),
        .O(I[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[34].u_d_obuf 
       (.I(O[53]),
        .O(qdriip_d[34]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[34].u_q_ibuf 
       (.I(qdriip_q[34]),
        .O(I[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[35].u_d_obuf 
       (.I(O[52]),
        .O(qdriip_d[35]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[35].u_q_ibuf 
       (.I(qdriip_q[35]),
        .O(I[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[3].u_d_obuf 
       (.I(O[22]),
        .O(qdriip_d[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[3].u_q_ibuf 
       (.I(qdriip_q[3]),
        .O(I[32]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[4].u_d_obuf 
       (.I(O[28]),
        .O(qdriip_d[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[4].u_q_ibuf 
       (.I(qdriip_q[4]),
        .O(I[28]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[5].u_d_obuf 
       (.I(O[26]),
        .O(qdriip_d[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[5].u_q_ibuf 
       (.I(qdriip_q[5]),
        .O(I[29]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[6].u_d_obuf 
       (.I(O[27]),
        .O(qdriip_d[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[6].u_q_ibuf 
       (.I(qdriip_q[6]),
        .O(I[33]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[7].u_d_obuf 
       (.I(O[25]),
        .O(qdriip_d[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[7].u_q_ibuf 
       (.I(qdriip_q[7]),
        .O(I[30]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[8].u_d_obuf 
       (.I(O[21]),
        .O(qdriip_d[8]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[8].u_q_ibuf 
       (.I(qdriip_q[8]),
        .O(I[31]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[9].u_d_obuf 
       (.I(O[48]),
        .O(qdriip_d[9]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_d_q_buf.loop_d_q[9].u_q_ibuf 
       (.I(qdriip_q[9]),
        .O(I[19]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_sa_obuf[0].u_sa_obuf 
       (.I(O[20]),
        .O(qdriip_sa[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_sa_obuf[10].u_sa_obuf 
       (.I(O[19]),
        .O(qdriip_sa[10]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_sa_obuf[11].u_sa_obuf 
       (.I(O[15]),
        .O(qdriip_sa[11]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_sa_obuf[12].u_sa_obuf 
       (.I(O[13]),
        .O(qdriip_sa[12]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_sa_obuf[13].u_sa_obuf 
       (.I(O[11]),
        .O(qdriip_sa[13]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_sa_obuf[14].u_sa_obuf 
       (.I(O[10]),
        .O(qdriip_sa[14]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_sa_obuf[15].u_sa_obuf 
       (.I(O[3]),
        .O(qdriip_sa[15]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_sa_obuf[16].u_sa_obuf 
       (.I(O[8]),
        .O(qdriip_sa[16]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_sa_obuf[17].u_sa_obuf 
       (.I(O[12]),
        .O(qdriip_sa[17]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_sa_obuf[18].u_sa_obuf 
       (.I(O[4]),
        .O(qdriip_sa[18]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_sa_obuf[1].u_sa_obuf 
       (.I(O[14]),
        .O(qdriip_sa[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_sa_obuf[2].u_sa_obuf 
       (.I(O[17]),
        .O(qdriip_sa[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_sa_obuf[3].u_sa_obuf 
       (.I(O[0]),
        .O(qdriip_sa[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_sa_obuf[4].u_sa_obuf 
       (.I(O[16]),
        .O(qdriip_sa[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_sa_obuf[5].u_sa_obuf 
       (.I(O[9]),
        .O(qdriip_sa[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_sa_obuf[6].u_sa_obuf 
       (.I(O[5]),
        .O(qdriip_sa[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_sa_obuf[7].u_sa_obuf 
       (.I(O[6]),
        .O(qdriip_sa[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_sa_obuf[8].u_sa_obuf 
       (.I(O[7]),
        .O(qdriip_sa[8]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_sa_obuf[9].u_sa_obuf 
       (.I(O[2]),
        .O(qdriip_sa[9]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    u_dll_off_n_obuf
       (.I(iob_dll_off_n),
        .O(qdriip_dll_off_n));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    u_r_n_obuf
       (.I(O[1]),
        .O(qdriip_r_n));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    u_w_n_obuf
       (.I(O[18]),
        .O(qdriip_w_n));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_phy_top" *) 
module sram_migmig_7series_v2_4_qdr_phy_top
   (SR,
    iserdes_clk,
    my_full_reg,
    if_empty_r_reg,
    my_full_reg_0,
    DOA,
    DOB,
    \app_rd_data0[140] ,
    \app_rd_data0[142] ,
    app_rd_data0,
    app_rd_valid0,
    app_rd_valid1,
    E,
    init_calib_complete,
    rst_sync_r1_reg,
    qdriip_w_n,
    qdriip_r_n,
    qdriip_dll_off_n,
    qdriip_sa,
    qdriip_bw_n,
    qdriip_d,
    qdriip_k_p,
    qdriip_k_n,
    CLK,
    mmcm_ps_clk,
    rst_sync_r1,
    qdriip_cq_n,
    qdriip_cq_p,
    freq_refclk,
    mem_refclk,
    sync_pulse,
    Q,
    rstdiv0_sync_r1,
    rstdiv0_sync_r1_reg_rep__2,
    rstdiv0_sync_r1_reg_rep__1,
    pll_locked,
    rstdiv0_sync_r1_reg_rep__0,
    rstdiv0_sync_r1_reg_rep__4,
    poc_sample_pd,
    app_wr_cmd0,
    app_wr_cmd1,
    app_wr_bw_n0,
    app_wr_data0,
    iodelay_ctrl_rdy,
    \sm_r_reg[0] ,
    sys_rst,
    app_wr_addr0,
    app_rd_addr0,
    qdriip_q,
    skewd_iserdes_clkb,
    skewd_iserdes_clkb_3,
    skewd_iserdes_clkb_4,
    skewd_iserdes_clkb_5,
    SS,
    psdone,
    app_rd_cmd0,
    rstdiv0_sync_r1_reg_rep__3);
  output [0:0]SR;
  output iserdes_clk;
  output my_full_reg;
  output if_empty_r_reg;
  output my_full_reg_0;
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]\app_rd_data0[140] ;
  output [1:0]\app_rd_data0[142] ;
  output [135:0]app_rd_data0;
  output app_rd_valid0;
  output app_rd_valid1;
  output [0:0]E;
  output init_calib_complete;
  output rst_sync_r1_reg;
  output qdriip_w_n;
  output qdriip_r_n;
  output qdriip_dll_off_n;
  output [18:0]qdriip_sa;
  output [3:0]qdriip_bw_n;
  output [35:0]qdriip_d;
  inout [0:0]qdriip_k_p;
  inout [0:0]qdriip_k_n;
  input CLK;
  input mmcm_ps_clk;
  input rst_sync_r1;
  input [0:0]qdriip_cq_n;
  input [0:0]qdriip_cq_p;
  input freq_refclk;
  input mem_refclk;
  input sync_pulse;
  input [0:0]Q;
  input rstdiv0_sync_r1;
  input rstdiv0_sync_r1_reg_rep__2;
  input rstdiv0_sync_r1_reg_rep__1;
  input pll_locked;
  input rstdiv0_sync_r1_reg_rep__0;
  input rstdiv0_sync_r1_reg_rep__4;
  input poc_sample_pd;
  input app_wr_cmd0;
  input app_wr_cmd1;
  input [15:0]app_wr_bw_n0;
  input [143:0]app_wr_data0;
  input [0:0]iodelay_ctrl_rdy;
  input \sm_r_reg[0] ;
  input sys_rst;
  input [18:0]app_wr_addr0;
  input [18:0]app_rd_addr0;
  input [35:0]qdriip_q;
  input skewd_iserdes_clkb;
  input skewd_iserdes_clkb_3;
  input skewd_iserdes_clkb_4;
  input skewd_iserdes_clkb_5;
  input [0:0]SS;
  input psdone;
  input app_rd_cmd0;
  input rstdiv0_sync_r1_reg_rep__3;

  wire B_calib_in_common;
  wire CLK;
  wire [1:0]DOA;
  wire [1:0]DOB;
  wire [0:0]E;
  wire [143:97]I;
  wire [95:0]O;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [1:1]_phy_ctl_a_full_p;
  wire [0:0]_phy_ctl_a_full_p__0;
  wire [18:0]app_rd_addr0;
  wire app_rd_cmd0;
  wire [135:0]app_rd_data0;
  wire [1:0]\app_rd_data0[140] ;
  wire [1:0]\app_rd_data0[142] ;
  wire app_rd_valid0;
  wire app_rd_valid1;
  wire [18:0]app_wr_addr0;
  wire [15:0]app_wr_bw_n0;
  wire app_wr_cmd0;
  wire app_wr_cmd1;
  wire [143:0]app_wr_data0;
  wire byte_sel_cnt1;
  wire \byte_sel_cnt_reg_n_0_[0] ;
  wire \byte_sel_cnt_reg_n_0_[1] ;
  wire \byte_sel_cnt_reg_n_0_[2] ;
  wire calib_in_common_reg_n_0;
  wire \calib_sel_reg_n_0_[0] ;
  wire \calib_sel_reg_n_0_[1] ;
  wire \calib_sel_reg_n_0_[3] ;
  wire \calib_sel_reg_n_0_[4] ;
  wire [2:0]calib_zero_inputs;
  wire cmplx_rdcal_start;
  wire freq_refclk;
  wire [699:490]idelay_cnt_in;
  wire idelay_ld;
  wire if_empty_2r;
  wire if_empty_r_reg;
  wire init_calib_complete;
  wire [0:0]int_rd_cmd_n;
  wire iob_dll_off_n;
  wire [0:0]iodelay_ctrl_rdy;
  wire iserdes_clk;
  wire kill_rd_valid;
  wire mem_refclk;
  wire mmcm_ps_clk;
  wire my_full_reg;
  wire my_full_reg_0;
  wire of_cmd_wr_en;
  wire of_ctl_full;
  wire of_data_wr_en;
  wire phy_ctl_ready;
  wire [635:1]phy_dout;
  wire pi_edge_adv_2r;
  wire pi_edge_adv_r;
  wire pll_locked;
  wire po_dec_done;
  wire po_fine_enable;
  wire po_fine_inc;
  wire po_sel_fine_oclk_delay_reg_n_0;
  wire poc_sample_pd;
  wire psdone;
  wire \qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/A_po_delay_done ;
  wire \qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/B_po_delay_done ;
  wire \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/A_po_delay_done ;
  wire \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/B_po_delay_done ;
  wire \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/C_po_delay_done ;
  wire \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/D_po_delay_done ;
  wire \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/wait_cnt0 ;
  wire \qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/A_po_delay_done ;
  wire \qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/B_po_delay_done ;
  wire \qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/C_po_delay_done ;
  wire \qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/D_po_delay_done ;
  wire \qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/wait_cnt0 ;
  wire \qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_B.qdr_rld_byte_lane_B/wait_cnt0 ;
  wire \qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt0 ;
  wire \qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt0 ;
  wire [3:0]qdriip_bw_n;
  wire [0:0]qdriip_cq_n;
  wire [0:0]qdriip_cq_p;
  wire [35:0]qdriip_d;
  wire qdriip_dll_off_n;
  wire [0:0]qdriip_k_n;
  wire [0:0]qdriip_k_p;
  wire [35:0]qdriip_q;
  wire qdriip_r_n;
  wire [18:0]qdriip_sa;
  wire qdriip_w_n;
  wire [143:0]rd_data_map;
  wire [3:0]rdlvl_stg1_cal_bytes;
  wire rdlvl_valid;
  wire rst_sync_r1;
  wire rst_sync_r1_reg;
  wire rstdiv0_sync_r1;
  wire rstdiv0_sync_r1_reg_rep__0;
  wire rstdiv0_sync_r1_reg_rep__1;
  wire rstdiv0_sync_r1_reg_rep__2;
  wire rstdiv0_sync_r1_reg_rep__3;
  wire rstdiv0_sync_r1_reg_rep__4;
  wire skewd_iserdes_clkb;
  wire skewd_iserdes_clkb_3;
  wire skewd_iserdes_clkb_4;
  wire skewd_iserdes_clkb_5;
  wire \sm_r_reg[0] ;
  wire sync_pulse;
  wire sys_rst;
  wire [4:4]tmp_lb_clk;
  wire \u_qdr_phy_wr_init_sm/cq_stable_r ;
  wire u_qdr_phy_wr_top_n_204;
  wire u_qdr_phy_wr_top_n_205;
  wire u_qdr_phy_wr_top_n_206;
  wire u_qdr_phy_wr_top_n_207;
  wire u_qdr_phy_wr_top_n_208;
  wire u_qdr_phy_wr_top_n_209;
  wire u_qdr_phy_wr_top_n_210;
  wire u_qdr_phy_wr_top_n_211;
  wire u_qdr_phy_wr_top_n_212;
  wire u_qdr_phy_wr_top_n_215;
  wire u_qdr_phy_wr_top_n_218;
  wire u_qdr_phy_wr_top_n_220;
  wire u_qdr_phy_wr_top_n_221;
  wire u_qdr_phy_wr_top_n_222;
  wire u_qdr_phy_wr_top_n_224;
  wire u_qdr_phy_wr_top_n_225;
  wire u_qdr_phy_wr_top_n_227;
  wire u_qdr_phy_wr_top_n_228;
  wire u_qdr_phy_wr_top_n_229;
  wire u_qdr_phy_wr_top_n_230;
  wire u_qdr_phy_wr_top_n_231;
  wire u_qdr_phy_wr_top_n_232;
  wire u_qdr_phy_wr_top_n_233;
  wire u_qdr_phy_wr_top_n_234;
  wire u_qdr_phy_wr_top_n_236;
  wire u_qdr_phy_wr_top_n_237;
  wire u_qdr_phy_wr_top_n_243;
  wire u_qdr_phy_wr_top_n_244;
  wire u_qdr_phy_wr_top_n_245;
  wire u_qdr_phy_wr_top_n_246;
  wire u_qdr_phy_wr_top_n_248;
  wire u_qdr_phy_wr_top_n_249;
  wire u_qdr_phy_wr_top_n_250;
  wire u_qdr_phy_wr_top_n_251;
  wire u_qdr_phy_wr_top_n_252;
  wire u_qdr_phy_wr_top_n_253;
  wire u_qdr_phy_wr_top_n_254;
  wire u_qdr_phy_wr_top_n_255;
  wire u_qdr_phy_wr_top_n_256;
  wire u_qdr_phy_wr_top_n_258;
  wire u_qdr_phy_wr_top_n_259;
  wire u_qdr_phy_wr_top_n_264;
  wire u_qdr_phy_wr_top_n_265;
  wire u_qdr_phy_wr_top_n_266;
  wire u_qdr_phy_wr_top_n_267;
  wire u_qdr_rld_mc_phy_n_18;
  wire u_qdr_rld_mc_phy_n_19;
  wire u_qdr_rld_mc_phy_n_20;
  wire u_qdr_rld_mc_phy_n_21;
  wire u_qdr_rld_mc_phy_n_22;
  wire u_qdr_rld_mc_phy_n_23;
  wire u_qdr_rld_mc_phy_n_24;
  wire u_qdr_rld_mc_phy_n_247;
  wire u_qdr_rld_mc_phy_n_248;
  wire u_qdr_rld_mc_phy_n_249;
  wire u_qdr_rld_mc_phy_n_25;
  wire u_qdr_rld_mc_phy_n_250;
  wire u_qdr_rld_mc_phy_n_251;
  wire u_qdr_rld_mc_phy_n_252;
  wire u_qdr_rld_mc_phy_n_253;
  wire u_qdr_rld_mc_phy_n_254;
  wire u_qdr_rld_mc_phy_n_255;
  wire u_qdr_rld_mc_phy_n_26;
  wire u_qdr_rld_mc_phy_n_29;
  wire u_qdr_rld_mc_phy_n_30;
  wire u_qdr_rld_mc_phy_n_31;
  wire u_qdr_rld_mc_phy_n_35;
  wire u_qdr_rld_mc_phy_n_36;
  wire u_qdr_rld_mc_phy_n_37;
  wire u_qdr_rld_mc_phy_n_39;
  wire u_qdr_rld_mc_phy_n_40;
  wire u_qdr_rld_mc_phy_n_41;
  wire [0:0]\u_qdr_rld_phy_cntrl_init/pc_cmd ;
  wire [4:4]\u_qdr_rld_phy_cntrl_init/pc_cntr_cmd ;
  wire [4:4]\u_qdr_rld_phy_cntrl_init/pc_command_offset ;
  wire [0:0]\u_qdr_rld_phy_cntrl_init/pc_ctl_ns ;
  wire [5:5]\u_qdr_rld_phy_cntrl_init/pc_data_offset ;
  wire \u_qdr_rld_phy_rdlvl/first_lane_r ;
  wire [3:2]\u_qdr_rld_phy_rdlvl/rd_data_comp_ns ;
  wire [1:0]\u_qdr_rld_phy_rdlvl/rd_data_comp_ns0_in ;
  wire \u_qdr_rld_phy_rdlvl/rdlvl_stg1_start_r ;
  wire u_qdr_rld_phy_read_top_n_149;
  wire u_qdr_rld_phy_read_top_n_150;
  wire u_qdr_rld_phy_read_top_n_151;
  wire u_qdr_rld_phy_read_top_n_153;
  wire u_qdr_rld_phy_read_top_n_155;
  wire u_qdr_rld_phy_read_top_n_156;
  wire u_qdr_rld_phy_read_top_n_157;
  wire u_qdr_rld_phy_read_top_n_158;
  wire u_qdr_rld_phy_read_top_n_159;
  wire u_qdr_rld_phy_read_top_n_160;
  wire u_qdr_rld_phy_read_top_n_161;
  wire u_qdr_rld_phy_read_top_n_162;
  wire u_qdr_rld_phy_read_top_n_163;
  wire u_qdr_rld_phy_read_top_n_164;
  wire u_qdr_rld_phy_read_top_n_165;
  wire u_qdr_rld_phy_read_top_n_166;
  wire u_qdr_rld_phy_read_top_n_167;
  wire u_qdr_rld_phy_read_top_n_168;
  wire u_qdr_rld_phy_read_top_n_169;
  wire u_qdr_rld_phy_read_top_n_170;
  wire u_qdr_rld_phy_read_top_n_171;
  wire u_qdr_rld_phy_read_top_n_172;
  wire u_qdr_rld_phy_read_top_n_173;
  wire u_qdr_rld_phy_read_top_n_174;
  wire u_qdr_rld_phy_read_top_n_175;
  wire u_qdr_rld_phy_read_top_n_177;
  wire u_qdr_rld_phy_read_top_n_178;
  wire u_qdr_rld_phy_read_top_n_179;
  wire u_qdr_rld_phy_read_top_n_180;
  wire u_qdr_rld_phy_read_top_n_181;
  wire u_qdr_rld_phy_read_top_n_182;
  wire u_qdr_rld_phy_read_top_n_183;
  wire u_qdr_rld_phy_read_top_n_184;
  wire u_qdr_rld_phy_read_top_n_185;
  wire u_qdr_rld_phy_read_top_n_186;
  wire u_qdr_rld_phy_read_top_n_187;
  wire u_qdr_rld_phy_read_top_n_188;
  wire u_qdr_rld_phy_read_top_n_189;
  wire u_qdr_rld_phy_read_top_n_190;
  wire u_qdr_rld_phy_read_top_n_191;
  wire u_qdr_rld_phy_read_top_n_192;
  wire u_qdr_rld_phy_read_top_n_193;
  wire u_qdr_rld_phy_read_top_n_194;
  wire u_qdr_rld_phy_read_top_n_195;
  wire u_qdr_rld_phy_read_top_n_196;
  wire u_qdr_rld_phy_read_top_n_197;
  wire u_qdr_rld_phy_read_top_n_198;
  wire u_qdr_rld_phy_read_top_n_199;
  wire u_qdr_rld_phy_read_top_n_200;
  wire u_qdr_rld_phy_read_top_n_201;
  wire u_qdr_rld_phy_read_top_n_202;
  wire u_qdr_rld_phy_read_top_n_203;
  wire u_qdr_rld_phy_read_top_n_204;
  wire u_qdr_rld_phy_read_top_n_205;
  wire u_qdr_rld_phy_read_top_n_206;
  wire u_qdr_rld_phy_read_top_n_207;
  wire u_qdr_rld_phy_read_top_n_208;
  wire u_qdr_rld_phy_read_top_n_209;
  wire u_qdr_rld_phy_read_top_n_210;
  wire u_qdr_rld_phy_read_top_n_211;
  wire u_qdr_rld_phy_read_top_n_212;
  wire u_qdr_rld_phy_read_top_n_213;
  wire u_qdr_rld_phy_read_top_n_214;
  wire u_qdr_rld_phy_read_top_n_215;
  wire u_qdr_rld_phy_read_top_n_216;
  wire u_qdr_rld_phy_read_top_n_217;
  wire u_qdr_rld_phy_read_top_n_218;
  wire u_qdr_rld_phy_read_top_n_219;
  wire u_qdr_rld_phy_read_top_n_220;
  wire u_qdr_rld_phy_read_top_n_221;
  wire u_qdr_rld_phy_read_top_n_222;
  wire \u_qdr_rld_phy_read_vld_gen/p_1_out ;
  wire [1:0]valid_latency;
  wire wrcal_adj_rdy;

  FDRE \byte_sel_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(u_qdr_phy_wr_top_n_244),
        .Q(\byte_sel_cnt_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \byte_sel_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(u_qdr_phy_wr_top_n_243),
        .Q(\byte_sel_cnt_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \byte_sel_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(u_qdr_rld_phy_read_top_n_160),
        .Q(\byte_sel_cnt_reg_n_0_[2] ),
        .R(1'b0));
  FDRE calib_in_common_reg
       (.C(CLK),
        .CE(1'b1),
        .D(u_qdr_phy_wr_top_n_227),
        .Q(calib_in_common_reg_n_0),
        .R(1'b0));
  FDRE \calib_sel_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(u_qdr_rld_phy_read_top_n_171),
        .Q(\calib_sel_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \calib_sel_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(u_qdr_phy_wr_top_n_245),
        .Q(\calib_sel_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \calib_sel_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(u_qdr_phy_wr_top_n_231),
        .Q(\calib_sel_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \calib_sel_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(u_qdr_phy_wr_top_n_230),
        .Q(\calib_sel_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \calib_zero_inputs_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(u_qdr_phy_wr_top_n_234),
        .Q(calib_zero_inputs[0]),
        .R(1'b0));
  FDRE \calib_zero_inputs_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(u_qdr_phy_wr_top_n_233),
        .Q(calib_zero_inputs[1]),
        .R(1'b0));
  FDRE \calib_zero_inputs_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(u_qdr_phy_wr_top_n_232),
        .Q(calib_zero_inputs[2]),
        .R(1'b0));
  FDRE pi_edge_adv_2r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(u_qdr_phy_wr_top_n_237),
        .Q(pi_edge_adv_2r),
        .R(1'b0));
  FDRE pi_edge_adv_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(u_qdr_phy_wr_top_n_236),
        .Q(pi_edge_adv_r),
        .R(1'b0));
  FDRE po_fine_enable_reg
       (.C(CLK),
        .CE(1'b1),
        .D(u_qdr_phy_wr_top_n_225),
        .Q(po_fine_enable),
        .R(1'b0));
  FDRE po_fine_inc_reg
       (.C(CLK),
        .CE(1'b1),
        .D(u_qdr_phy_wr_top_n_228),
        .Q(po_fine_inc),
        .R(1'b0));
  FDRE po_sel_fine_oclk_delay_reg
       (.C(CLK),
        .CE(1'b1),
        .D(u_qdr_phy_wr_top_n_229),
        .Q(po_sel_fine_oclk_delay_reg_n_0),
        .R(1'b0));
  sram_migmig_7series_v2_4_qdr_phy_byte_lane_map u_qdr_phy_byte_lane_map
       (.I({I[143:135],I[131:123],I[119:118],I[114:105],I[103:101],I[99:97]}),
        .O({O[95:87],O[85],O[83:73],O[71:70],O[67:60],O[57],O[55:48],O[23:18],O[16],O[14:9],O[7:0]}),
        .iob_dll_off_n(iob_dll_off_n),
        .qdriip_bw_n(qdriip_bw_n),
        .qdriip_d(qdriip_d),
        .qdriip_dll_off_n(qdriip_dll_off_n),
        .qdriip_q(qdriip_q),
        .qdriip_r_n(qdriip_r_n),
        .qdriip_sa(qdriip_sa),
        .qdriip_w_n(qdriip_w_n));
  sram_migmig_7series_v2_4_qdr_phy_wr_top u_qdr_phy_wr_top
       (.A_po_delay_done(\qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/A_po_delay_done ),
        .A_po_delay_done_0(\qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/A_po_delay_done ),
        .A_po_delay_done_4(\qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/A_po_delay_done ),
        .B_po_delay_done(\qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/B_po_delay_done ),
        .B_po_delay_done_1(\qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/B_po_delay_done ),
        .B_po_delay_done_5(\qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/B_po_delay_done ),
        .CLK(CLK),
        .C_po_delay_done(\qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/C_po_delay_done ),
        .C_po_delay_done_2(\qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/C_po_delay_done ),
        .D({u_qdr_phy_wr_top_n_230,u_qdr_phy_wr_top_n_231}),
        .D_po_delay_done(\qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/D_po_delay_done ),
        .D_po_delay_done_3(\qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/D_po_delay_done ),
        .E(E),
        .\FSM_sequential_pc_ctl_ns_reg[0] (u_qdr_rld_mc_phy_n_30),
        .\FSM_sequential_pc_ctl_ns_reg[0]_0 (u_qdr_rld_mc_phy_n_31),
        .\FSM_sequential_pc_ctl_ns_reg[0]_1 (u_qdr_rld_mc_phy_n_29),
        .\FSM_sequential_pc_ctl_ns_reg[1] (\u_qdr_rld_phy_cntrl_init/pc_data_offset ),
        .PHYCTLWD({u_qdr_phy_wr_top_n_204,u_qdr_phy_wr_top_n_205,u_qdr_phy_wr_top_n_206,u_qdr_phy_wr_top_n_207,u_qdr_phy_wr_top_n_208,u_qdr_phy_wr_top_n_209,u_qdr_phy_wr_top_n_210,u_qdr_phy_wr_top_n_211}),
        .Q(valid_latency),
        .SR(SR),
        ._phy_ctl_a_full_p(_phy_ctl_a_full_p),
        ._phy_ctl_a_full_p__0(_phy_ctl_a_full_p__0),
        .addr({u_qdr_rld_phy_read_top_n_155,u_qdr_rld_phy_read_top_n_156,u_qdr_rld_phy_read_top_n_157,u_qdr_rld_phy_read_top_n_158}),
        .app_rd_addr0(app_rd_addr0),
        .app_rd_cmd0(app_rd_cmd0),
        .app_wr_addr0(app_wr_addr0),
        .app_wr_bw_n0(app_wr_bw_n0),
        .app_wr_cmd0(app_wr_cmd0),
        .app_wr_cmd1(app_wr_cmd1),
        .app_wr_data0(app_wr_data0),
        .\byte_cnt_reg[0] (u_qdr_rld_phy_read_top_n_173),
        .\byte_cnt_reg[1] (u_qdr_rld_phy_read_top_n_175),
        .\byte_cnt_reg[2] (u_qdr_rld_phy_read_top_n_161),
        .\byte_cnt_reg[2]_0 (u_qdr_rld_phy_read_top_n_170),
        .byte_sel_cnt1(byte_sel_cnt1),
        .\byte_sel_cnt_reg[0] (u_qdr_phy_wr_top_n_244),
        .\byte_sel_cnt_reg[0]_0 (\byte_sel_cnt_reg_n_0_[0] ),
        .\byte_sel_cnt_reg[1] (u_qdr_phy_wr_top_n_243),
        .\byte_sel_cnt_reg[1]_0 (\byte_sel_cnt_reg_n_0_[1] ),
        .\byte_sel_cnt_reg[2] (\byte_sel_cnt_reg_n_0_[2] ),
        .cal_done_reg(u_qdr_rld_phy_read_top_n_149),
        .cal_stage2_start_r_reg(u_qdr_phy_wr_top_n_222),
        .calib_in_common_reg(u_qdr_phy_wr_top_n_227),
        .\calib_sel_reg[0] (u_qdr_phy_wr_top_n_246),
        .\calib_sel_reg[1] (u_qdr_phy_wr_top_n_245),
        .\calib_zero_inputs_reg[2] ({u_qdr_phy_wr_top_n_232,u_qdr_phy_wr_top_n_233,u_qdr_phy_wr_top_n_234}),
        .clkdiv_phase_cal_done_5r_reg(u_qdr_phy_wr_top_n_218),
        .cmplx_rd_data_valid_r_reg(u_qdr_phy_wr_top_n_253),
        .cmplx_rd_data_valid_r_reg_0(u_qdr_phy_wr_top_n_254),
        .cmplx_rd_data_valid_r_reg_1(u_qdr_phy_wr_top_n_255),
        .cmplx_rd_data_valid_r_reg_2(u_qdr_phy_wr_top_n_256),
        .cmplx_rdcal_start(cmplx_rdcal_start),
        .cq_stable_r(\u_qdr_phy_wr_init_sm/cq_stable_r ),
        .cq_stable_r_reg(u_qdr_rld_mc_phy_n_41),
        .d_in({phy_dout[75],phy_dout[73],phy_dout[59],phy_dout[57],phy_dout[55],phy_dout[53],phy_dout[51],phy_dout[49],phy_dout[47],phy_dout[45],phy_dout[43],phy_dout[41],phy_dout[35],phy_dout[33],phy_dout[27],phy_dout[25],phy_dout[19],phy_dout[17],int_rd_cmd_n,phy_dout[3],phy_dout[1]}),
        .edge_adv_cal_done_reg(u_qdr_rld_phy_read_top_n_150),
        .edge_adv_cal_start_r_reg(u_qdr_phy_wr_top_n_221),
        .first_lane_r(\u_qdr_rld_phy_rdlvl/first_lane_r ),
        .in0(\u_qdr_rld_phy_cntrl_init/pc_ctl_ns ),
        .init_calib_complete(init_calib_complete),
        .iob_dll_off_n(iob_dll_off_n),
        .kill_rd_valid(kill_rd_valid),
        .\left_r_reg[0] (u_qdr_phy_wr_top_n_264),
        .mmcm_ps_clk(mmcm_ps_clk),
        .\next_lane_r_reg[2] ({u_qdr_phy_wr_top_n_265,u_qdr_phy_wr_top_n_266}),
        .\next_lane_r_reg[2]_0 (u_qdr_phy_wr_top_n_267),
        .of_cmd_wr_en(of_cmd_wr_en),
        .of_ctl_full(of_ctl_full),
        .of_data_wr_en(of_data_wr_en),
        .out({\u_qdr_rld_phy_cntrl_init/pc_cmd ,u_qdr_phy_wr_top_n_224}),
        .p_1_out(\u_qdr_rld_phy_read_vld_gen/p_1_out ),
        .pc_cntr_cmd(\u_qdr_rld_phy_cntrl_init/pc_cntr_cmd ),
        .pc_command_offset(\u_qdr_rld_phy_cntrl_init/pc_command_offset ),
        .\pc_seq_reg[0] (u_qdr_phy_wr_top_n_212),
        .\phase_valid_reg[3] ({u_qdr_rld_phy_read_top_n_219,u_qdr_rld_phy_read_top_n_220,u_qdr_rld_phy_read_top_n_221,u_qdr_rld_phy_read_top_n_222}),
        .phy_ctl_ready(phy_ctl_ready),
        .phy_dout({phy_dout[635:632],phy_dout[627:624],phy_dout[619:600],phy_dout[595:592],phy_dout[587:584],phy_dout[571:568],phy_dout[555:552],phy_dout[547:544],phy_dout[539:520],phy_dout[515:512],phy_dout[507:504],phy_dout[499:496],phy_dout[491:488],phy_dout[459:440],phy_dout[435:432],phy_dout[427:424],phy_dout[419:416],phy_dout[411:408],phy_dout[403:400],phy_dout[395:392],phy_dout[379:376],phy_dout[371:368],phy_dout[363:360],phy_dout[355:352],phy_dout[347:344],phy_dout[339:336],phy_dout[331:328],phy_dout[323:320],phy_dout[155],phy_dout[147],phy_dout[145],phy_dout[139],phy_dout[137],phy_dout[135],phy_dout[133],phy_dout[131],phy_dout[129],phy_dout[127],phy_dout[125],phy_dout[115],phy_dout[113],phy_dout[99],phy_dout[97],phy_dout[91],phy_dout[89],phy_dout[83],phy_dout[81]}),
        .\phy_init_r_reg[1] (u_qdr_phy_wr_top_n_258),
        .pi_edge_adv_2r_reg(u_qdr_phy_wr_top_n_237),
        .pi_edge_adv_r(pi_edge_adv_r),
        .pi_edge_adv_r_reg(u_qdr_phy_wr_top_n_236),
        .pi_edge_adv_reg(u_qdr_rld_phy_read_top_n_151),
        .\pi_lane_r_reg[0] (u_qdr_rld_phy_read_top_n_172),
        .po_coarse_enable_w_reg(u_qdr_rld_mc_phy_n_37),
        .\po_counter_read_val_reg[5] ({u_qdr_rld_mc_phy_n_247,u_qdr_rld_mc_phy_n_248,u_qdr_rld_mc_phy_n_249,u_qdr_rld_mc_phy_n_250,u_qdr_rld_mc_phy_n_251,u_qdr_rld_mc_phy_n_252}),
        .\po_counter_read_val_reg[6] (u_qdr_rld_mc_phy_n_253),
        .\po_counter_read_val_reg[7] (u_qdr_rld_mc_phy_n_254),
        .\po_counter_read_val_reg[8] (u_qdr_rld_mc_phy_n_255),
        .po_dec_done(po_dec_done),
        .po_delay_done_reg(u_qdr_rld_mc_phy_n_18),
        .po_delay_done_reg_0(u_qdr_rld_mc_phy_n_36),
        .po_delay_done_reg_1(u_qdr_rld_mc_phy_n_39),
        .po_delay_done_reg_2(u_qdr_rld_mc_phy_n_19),
        .po_delay_done_reg_3(u_qdr_rld_mc_phy_n_40),
        .po_fine_enable_reg(u_qdr_phy_wr_top_n_225),
        .po_fine_inc_reg(u_qdr_phy_wr_top_n_228),
        .po_sel_fine_oclk_delay_reg(u_qdr_phy_wr_top_n_229),
        .po_sel_fine_oclk_delay_reg_0(po_sel_fine_oclk_delay_reg_n_0),
        .poc_sample_pd(poc_sample_pd),
        .psdone(psdone),
        .rd_data_comp_ns(\u_qdr_rld_phy_rdlvl/rd_data_comp_ns ),
        .\rd_data_comp_r_reg[1] (\u_qdr_rld_phy_rdlvl/rd_data_comp_ns0_in ),
        .\rd_data_lane_r_reg[26] ({u_qdr_rld_phy_read_top_n_183,u_qdr_rld_phy_read_top_n_184,u_qdr_rld_phy_read_top_n_185,u_qdr_rld_phy_read_top_n_186,u_qdr_rld_phy_read_top_n_187,u_qdr_rld_phy_read_top_n_188,u_qdr_rld_phy_read_top_n_189,u_qdr_rld_phy_read_top_n_190,u_qdr_rld_phy_read_top_n_191,u_qdr_rld_phy_read_top_n_192,u_qdr_rld_phy_read_top_n_193,u_qdr_rld_phy_read_top_n_194,u_qdr_rld_phy_read_top_n_195,u_qdr_rld_phy_read_top_n_196,u_qdr_rld_phy_read_top_n_197,u_qdr_rld_phy_read_top_n_198,u_qdr_rld_phy_read_top_n_199,u_qdr_rld_phy_read_top_n_200,u_qdr_rld_phy_read_top_n_201,u_qdr_rld_phy_read_top_n_202,u_qdr_rld_phy_read_top_n_203,u_qdr_rld_phy_read_top_n_204,u_qdr_rld_phy_read_top_n_205,u_qdr_rld_phy_read_top_n_206,u_qdr_rld_phy_read_top_n_207,u_qdr_rld_phy_read_top_n_208,u_qdr_rld_phy_read_top_n_209}),
        .\rd_data_lane_r_reg[27] (u_qdr_rld_phy_read_top_n_210),
        .\rd_data_lane_r_reg[28] (u_qdr_rld_phy_read_top_n_211),
        .\rd_data_lane_r_reg[29] (u_qdr_rld_phy_read_top_n_212),
        .\rd_data_lane_r_reg[30] (u_qdr_rld_phy_read_top_n_215),
        .\rd_data_lane_r_reg[31] (u_qdr_rld_phy_read_top_n_216),
        .\rd_data_lane_r_reg[32] (u_qdr_rld_phy_read_top_n_213),
        .\rd_data_lane_r_reg[33] (u_qdr_rld_phy_read_top_n_214),
        .\rd_data_lane_r_reg[34] (u_qdr_rld_phy_read_top_n_218),
        .\rd_data_lane_r_reg[35] (u_qdr_rld_phy_read_top_n_217),
        .rdlvl_stg1_done_r_reg(u_qdr_phy_wr_top_n_215),
        .rdlvl_stg1_done_r_reg_0(u_qdr_rld_phy_read_top_n_153),
        .rdlvl_stg1_start_r(\u_qdr_rld_phy_rdlvl/rdlvl_stg1_start_r ),
        .rdlvl_stg1_start_r_reg(u_qdr_phy_wr_top_n_220),
        .rdlvl_valid(rdlvl_valid),
        .\rdlvl_work_lane_r_reg[1] ({u_qdr_rld_phy_read_top_n_181,u_qdr_rld_phy_read_top_n_182}),
        .rst_sync_r1(rst_sync_r1),
        .rstdiv0_sync_r1_reg_rep__0(rstdiv0_sync_r1_reg_rep__0),
        .rstdiv0_sync_r1_reg_rep__3(rstdiv0_sync_r1_reg_rep__3),
        .rstdiv0_sync_r1_reg_rep__4(rstdiv0_sync_r1_reg_rep__4),
        .\seen_valid_r_reg[3] ({rdlvl_stg1_cal_bytes[3],rdlvl_stg1_cal_bytes[1:0]}),
        .tmp_lb_clk(tmp_lb_clk),
        .\valid_latency_reg[1] (u_qdr_rld_phy_read_top_n_177),
        .\valid_latency_reg[2] (u_qdr_rld_phy_read_top_n_178),
        .\valid_latency_reg[3] (u_qdr_rld_phy_read_top_n_159),
        .\valid_latency_reg[3]_0 (u_qdr_rld_phy_read_top_n_180),
        .\valid_latency_reg[4] (u_qdr_rld_phy_read_top_n_179),
        .\wait_cnt_reg[0] (u_qdr_phy_wr_top_n_248),
        .\wait_cnt_reg[0]_0 (u_qdr_phy_wr_top_n_249),
        .\wait_cnt_reg[0]_1 (u_qdr_phy_wr_top_n_250),
        .\wait_cnt_reg[3] (\qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/wait_cnt0 ),
        .\wait_cnt_reg[3]_0 (\qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_B.qdr_rld_byte_lane_B/wait_cnt0 ),
        .\wait_cnt_reg[3]_1 (\qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt0 ),
        .\wait_cnt_reg[3]_2 (\qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt0 ),
        .\wait_cnt_reg[3]_3 (\qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/wait_cnt0 ),
        .\wait_cnt_reg[3]_4 (u_qdr_phy_wr_top_n_251),
        .\wait_cnt_reg[3]_5 (u_qdr_phy_wr_top_n_252),
        .wrcal_adj_rdy(wrcal_adj_rdy),
        .wrcal_adj_rdy_r_reg(u_qdr_rld_phy_read_top_n_174),
        .\wrcal_samp_cnt_r_reg[0] (u_qdr_phy_wr_top_n_259));
  sram_migmig_7series_v2_4_qdr_rld_mc_phy u_qdr_rld_mc_phy
       (.A_po_delay_done(\qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/A_po_delay_done ),
        .A_po_delay_done_0(\qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/A_po_delay_done ),
        .A_po_delay_done_5(\qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/A_po_delay_done ),
        .B_calib_in_common(B_calib_in_common),
        .B_po_delay_done(\qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/B_po_delay_done ),
        .B_po_delay_done_2(\qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/B_po_delay_done ),
        .B_po_delay_done_4(\qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/B_po_delay_done ),
        .CLK(CLK),
        .C_po_delay_done(\qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/C_po_delay_done ),
        .C_po_delay_done_1(\qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/C_po_delay_done ),
        .D({u_qdr_rld_mc_phy_n_20,u_qdr_rld_mc_phy_n_21,u_qdr_rld_mc_phy_n_22,u_qdr_rld_mc_phy_n_23,u_qdr_rld_mc_phy_n_24,u_qdr_rld_mc_phy_n_25}),
        .D_po_delay_done(\qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/D_po_delay_done ),
        .D_po_delay_done_3(\qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/D_po_delay_done ),
        .E(\qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/wait_cnt0 ),
        .\FSM_sequential_pc_ctl_ns_reg[0] (u_qdr_rld_mc_phy_n_29),
        .I({I[143:135],I[131:123],I[119:118],I[114:105],I[103:101],I[99:97]}),
        .O({O[95:87],O[85],O[83:73],O[71:70],O[67:60],O[57],O[55:48],O[23:18],O[16],O[14:9],O[7:0]}),
        .PHYCTLWD({u_qdr_phy_wr_top_n_204,u_qdr_phy_wr_top_n_205,u_qdr_phy_wr_top_n_206,u_qdr_phy_wr_top_n_207,u_qdr_phy_wr_top_n_208,u_qdr_phy_wr_top_n_209,u_qdr_phy_wr_top_n_210,u_qdr_phy_wr_top_n_211}),
        .Q(Q),
        .SR(SR),
        .SS(SS),
        ._phy_ctl_a_full_p(_phy_ctl_a_full_p),
        ._phy_ctl_a_full_p__0(_phy_ctl_a_full_p__0),
        .\byte_sel_cnt_reg[2] (u_qdr_rld_mc_phy_n_36),
        .calib_in_common_reg(calib_in_common_reg_n_0),
        .\calib_sel_reg[0] (u_qdr_rld_mc_phy_n_35),
        .\calib_sel_reg[0]_0 (\calib_sel_reg_n_0_[0] ),
        .\calib_sel_reg[1] (\calib_sel_reg_n_0_[1] ),
        .\calib_sel_reg[4] ({\calib_sel_reg_n_0_[4] ,\calib_sel_reg_n_0_[3] }),
        .\calib_zero_inputs_reg[2] (calib_zero_inputs),
        .cq_stable_r(\u_qdr_phy_wr_init_sm/cq_stable_r ),
        .d_in(int_rd_cmd_n),
        .\dlyval_dq_r_reg[179] ({idelay_cnt_in[494:490],idelay_cnt_in[549:545],idelay_cnt_in[619:615],idelay_cnt_in[699:695]}),
        .freq_refclk(freq_refclk),
        .idelay_ld(idelay_ld),
        .if_empty_2r(if_empty_2r),
        .if_empty_r_reg(if_empty_r_reg),
        .if_empty_r_reg_0(u_qdr_rld_mc_phy_n_26),
        .in0(\u_qdr_rld_phy_cntrl_init/pc_ctl_ns ),
        .init_calib_complete_r_reg_rep(u_qdr_rld_mc_phy_n_18),
        .init_calib_complete_r_reg_rep_0(u_qdr_rld_mc_phy_n_19),
        .iodelay_ctrl_rdy(iodelay_ctrl_rdy),
        .mem_refclk(mem_refclk),
        .my_full_reg(my_full_reg),
        .my_full_reg_0(my_full_reg_0),
        .of_cmd_wr_en(of_cmd_wr_en),
        .of_cmd_wr_en_reg(u_qdr_rld_mc_phy_n_37),
        .of_ctl_full(of_ctl_full),
        .of_data_wr_en(of_data_wr_en),
        .out({\u_qdr_rld_phy_cntrl_init/pc_cmd ,u_qdr_phy_wr_top_n_224}),
        .pc_cntr_cmd(\u_qdr_rld_phy_cntrl_init/pc_cntr_cmd ),
        .pc_command_offset(\u_qdr_rld_phy_cntrl_init/pc_command_offset ),
        .\pc_data_offset_reg[5] (\u_qdr_rld_phy_cntrl_init/pc_data_offset ),
        .phy_ctl_ready(phy_ctl_ready),
        .phy_ctl_wr_reg(u_qdr_rld_mc_phy_n_30),
        .phy_ctl_wr_reg_0(u_qdr_rld_mc_phy_n_31),
        .phy_ctl_wr_reg_1(u_qdr_phy_wr_top_n_212),
        .phy_dout({phy_dout[635:632],phy_dout[627:624],phy_dout[619:600],phy_dout[595:592],phy_dout[587:584],phy_dout[571:568],phy_dout[555:552],phy_dout[547:544],phy_dout[539:520],phy_dout[515:512],phy_dout[507:504],phy_dout[499:496],phy_dout[491:488],phy_dout[459:440],phy_dout[435:432],phy_dout[427:424],phy_dout[419:416],phy_dout[411:408],phy_dout[403:400],phy_dout[395:392],phy_dout[379:376],phy_dout[371:368],phy_dout[363:360],phy_dout[355:352],phy_dout[347:344],phy_dout[339:336],phy_dout[331:328],phy_dout[323:320],phy_dout[155],phy_dout[147],phy_dout[145],phy_dout[139],phy_dout[137],phy_dout[135],phy_dout[133],phy_dout[131],phy_dout[129],phy_dout[127],phy_dout[125],phy_dout[115],phy_dout[113],phy_dout[99],phy_dout[97],phy_dout[91],phy_dout[89],phy_dout[83],phy_dout[81],phy_dout[75],phy_dout[73],phy_dout[59],phy_dout[57],phy_dout[55],phy_dout[53],phy_dout[51],phy_dout[49],phy_dout[47],phy_dout[45],phy_dout[43],phy_dout[41],phy_dout[35],phy_dout[33],phy_dout[27],phy_dout[25],phy_dout[19],phy_dout[17],phy_dout[3],phy_dout[1]}),
        .\phy_init_r_reg[13] (u_qdr_phy_wr_top_n_259),
        .\phy_init_r_reg[7] (u_qdr_phy_wr_top_n_258),
        .pi_edge_adv_2r(pi_edge_adv_2r),
        .pll_locked(pll_locked),
        .po_dec_done(po_dec_done),
        .po_dec_done_reg(u_qdr_phy_wr_top_n_249),
        .po_dec_done_reg_0(u_qdr_phy_wr_top_n_248),
        .po_dec_done_reg_1(u_qdr_phy_wr_top_n_250),
        .po_dec_done_reg_2(u_qdr_phy_wr_top_n_252),
        .po_dec_done_reg_3(u_qdr_phy_wr_top_n_251),
        .po_dec_done_reg_4(\qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/wait_cnt0 ),
        .po_dec_done_reg_5(\qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_B.qdr_rld_byte_lane_B/wait_cnt0 ),
        .po_dec_done_reg_6(\qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt0 ),
        .po_dec_done_reg_7(\qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt0 ),
        .po_fine_enable(po_fine_enable),
        .po_fine_inc(po_fine_inc),
        .\po_rdval_cnt_reg[6] (u_qdr_rld_mc_phy_n_253),
        .\po_rdval_cnt_reg[7] (u_qdr_rld_mc_phy_n_254),
        .\po_rdval_cnt_reg[8] (u_qdr_rld_mc_phy_n_255),
        .po_sel_fine_oclk_delay_reg(po_sel_fine_oclk_delay_reg_n_0),
        .qdriip_cq_n(qdriip_cq_n),
        .qdriip_cq_p(qdriip_cq_p),
        .qdriip_k_n(qdriip_k_n),
        .qdriip_k_p(qdriip_k_p),
        .rd_data_map(rd_data_map),
        .rdlvl_pi_en_stg2_f_r_reg(u_qdr_rld_phy_read_top_n_168),
        .rdlvl_pi_en_stg2_f_r_reg_0(u_qdr_rld_phy_read_top_n_166),
        .rdlvl_pi_en_stg2_f_r_reg_1(u_qdr_rld_phy_read_top_n_164),
        .rdlvl_pi_en_stg2_f_r_reg_2(u_qdr_rld_phy_read_top_n_162),
        .rdlvl_pi_stg2_f_incdec_r_reg(u_qdr_rld_phy_read_top_n_169),
        .rdlvl_pi_stg2_f_incdec_r_reg_0(u_qdr_rld_phy_read_top_n_167),
        .rdlvl_pi_stg2_f_incdec_r_reg_1(u_qdr_rld_phy_read_top_n_165),
        .rdlvl_pi_stg2_f_incdec_r_reg_2(u_qdr_rld_phy_read_top_n_163),
        .rst_sync_r1_reg(rst_sync_r1_reg),
        .rstdiv0_sync_r1(rstdiv0_sync_r1),
        .rstdiv0_sync_r1_reg_rep__0(rstdiv0_sync_r1_reg_rep__0),
        .rstdiv0_sync_r1_reg_rep__1(rstdiv0_sync_r1_reg_rep__1),
        .rstdiv0_sync_r1_reg_rep__2(rstdiv0_sync_r1_reg_rep__2),
        .rstdiv0_sync_r1_reg_rep__3(rstdiv0_sync_r1_reg_rep__3),
        .rstdiv0_sync_r1_reg_rep__4(rstdiv0_sync_r1_reg_rep__4),
        .skewd_iserdes_clkb(skewd_iserdes_clkb),
        .skewd_iserdes_clkb_3(skewd_iserdes_clkb_3),
        .skewd_iserdes_clkb_4(skewd_iserdes_clkb_4),
        .skewd_iserdes_clkb_5(skewd_iserdes_clkb_5),
        .\sm_cntr_r_reg[0] (u_qdr_rld_mc_phy_n_41),
        .\sm_r_reg[0] (\sm_r_reg[0] ),
        .\stg3_0_r_reg[5] ({u_qdr_rld_mc_phy_n_247,u_qdr_rld_mc_phy_n_248,u_qdr_rld_mc_phy_n_249,u_qdr_rld_mc_phy_n_250,u_qdr_rld_mc_phy_n_251,u_qdr_rld_mc_phy_n_252}),
        .sync_pulse(sync_pulse),
        .sys_rst(sys_rst),
        .tmp_lb_clk(tmp_lb_clk),
        .\wr_ptr_reg[1] (iserdes_clk),
        .wrcal_adj_rdy(wrcal_adj_rdy),
        .\wrcal_samp_cnt_r_reg[0] (u_qdr_rld_mc_phy_n_39),
        .\wrcal_samp_cnt_r_reg[0]_0 (u_qdr_rld_mc_phy_n_40));
  sram_migmig_7series_v2_4_qdr_rld_phy_read_top u_qdr_rld_phy_read_top
       (.A_pi_fine_enable_reg(u_qdr_rld_phy_read_top_n_168),
        .A_pi_fine_inc_reg(u_qdr_rld_phy_read_top_n_169),
        .B_calib_in_common(B_calib_in_common),
        .B_pi_fine_enable_reg(u_qdr_rld_phy_read_top_n_166),
        .B_pi_fine_inc_reg(u_qdr_rld_phy_read_top_n_167),
        .CLK(CLK),
        .C_pi_fine_enable_reg(u_qdr_rld_phy_read_top_n_164),
        .C_pi_fine_inc_reg(u_qdr_rld_phy_read_top_n_165),
        .D({u_qdr_phy_wr_top_n_265,u_qdr_phy_wr_top_n_266}),
        .DOA(DOA),
        .DOB(DOB),
        .D_pi_fine_enable_reg(u_qdr_rld_phy_read_top_n_162),
        .D_pi_fine_inc_reg(u_qdr_rld_phy_read_top_n_163),
        .Q(valid_latency),
        .addr({u_qdr_rld_phy_read_top_n_155,u_qdr_rld_phy_read_top_n_156,u_qdr_rld_phy_read_top_n_157,u_qdr_rld_phy_read_top_n_158}),
        .app_rd_data0(app_rd_data0),
        .\app_rd_data0[140] (\app_rd_data0[140] ),
        .\app_rd_data0[142] (\app_rd_data0[142] ),
        .app_rd_valid0(app_rd_valid0),
        .app_rd_valid1(app_rd_valid1),
        .\byte_cnt_reg[0] (u_qdr_rld_phy_read_top_n_173),
        .byte_sel_cnt1(byte_sel_cnt1),
        .\byte_sel_cnt_reg[1] (u_qdr_rld_phy_read_top_n_175),
        .\byte_sel_cnt_reg[2] (u_qdr_rld_phy_read_top_n_160),
        .\byte_sel_cnt_reg[2]_0 (u_qdr_rld_phy_read_top_n_161),
        .\byte_sel_cnt_reg[2]_1 (\byte_sel_cnt_reg_n_0_[2] ),
        .\byte_sel_cnt_reg[2]_2 (u_qdr_phy_wr_top_n_246),
        .cal_stage2_start_r_reg(u_qdr_phy_wr_top_n_222),
        .\calib_sel_reg[0] (u_qdr_rld_phy_read_top_n_171),
        .\calib_sel_reg[0]_0 (u_qdr_rld_phy_read_top_n_172),
        .\calib_sel_reg[0]_1 (\calib_sel_reg_n_0_[0] ),
        .\calib_sel_reg[1] (u_qdr_rld_phy_read_top_n_170),
        .\calib_sel_reg[1]_0 (\calib_sel_reg_n_0_[1] ),
        .\calib_zero_inputs_reg[0] (u_qdr_rld_phy_read_top_n_174),
        .\cmplx_burst_bytes_r_reg[17] (\u_qdr_rld_phy_rdlvl/rd_data_comp_ns0_in ),
        .\cmplx_burst_bytes_r_reg[30] (u_qdr_rld_phy_read_top_n_159),
        .\cmplx_burst_bytes_r_reg[35] (u_qdr_rld_phy_read_top_n_178),
        .\cmplx_burst_bytes_r_reg[35]_0 (u_qdr_rld_phy_read_top_n_179),
        .\cmplx_burst_bytes_r_reg[35]_1 (u_qdr_rld_phy_read_top_n_180),
        .\cmplx_burst_bytes_r_reg[35]_2 (\u_qdr_rld_phy_rdlvl/rd_data_comp_ns ),
        .cmplx_rdcal_start(cmplx_rdcal_start),
        .d_in(int_rd_cmd_n),
        .\dlyval_dq_r_reg[85] (u_qdr_rld_phy_read_top_n_153),
        .edge_adv_cal_start_r_reg(u_qdr_phy_wr_top_n_221),
        .first_lane_r(\u_qdr_rld_phy_rdlvl/first_lane_r ),
        .\gen_rd_valid[1].gen_data_valid_2.data_valid_reg[1] (u_qdr_rld_phy_read_top_n_149),
        .idelay_ld(idelay_ld),
        .if_empty_2r(if_empty_2r),
        .\iserdes_comp_r_reg[2] ({u_qdr_rld_phy_read_top_n_183,u_qdr_rld_phy_read_top_n_184,u_qdr_rld_phy_read_top_n_185,u_qdr_rld_phy_read_top_n_186,u_qdr_rld_phy_read_top_n_187,u_qdr_rld_phy_read_top_n_188,u_qdr_rld_phy_read_top_n_189,u_qdr_rld_phy_read_top_n_190,u_qdr_rld_phy_read_top_n_191,u_qdr_rld_phy_read_top_n_192,u_qdr_rld_phy_read_top_n_193,u_qdr_rld_phy_read_top_n_194,u_qdr_rld_phy_read_top_n_195,u_qdr_rld_phy_read_top_n_196,u_qdr_rld_phy_read_top_n_197,u_qdr_rld_phy_read_top_n_198,u_qdr_rld_phy_read_top_n_199,u_qdr_rld_phy_read_top_n_200,u_qdr_rld_phy_read_top_n_201,u_qdr_rld_phy_read_top_n_202,u_qdr_rld_phy_read_top_n_203,u_qdr_rld_phy_read_top_n_204,u_qdr_rld_phy_read_top_n_205,u_qdr_rld_phy_read_top_n_206,u_qdr_rld_phy_read_top_n_207,u_qdr_rld_phy_read_top_n_208,u_qdr_rld_phy_read_top_n_209}),
        .\iserdes_comp_r_reg[3] (u_qdr_rld_phy_read_top_n_210),
        .\iserdes_comp_r_reg[3]_0 (u_qdr_rld_phy_read_top_n_211),
        .\iserdes_comp_r_reg[3]_1 (u_qdr_rld_phy_read_top_n_212),
        .\iserdes_comp_r_reg[3]_2 (u_qdr_rld_phy_read_top_n_213),
        .\iserdes_comp_r_reg[3]_3 (u_qdr_rld_phy_read_top_n_214),
        .\iserdes_comp_r_reg[3]_4 (u_qdr_rld_phy_read_top_n_215),
        .\iserdes_comp_r_reg[3]_5 (u_qdr_rld_phy_read_top_n_216),
        .\iserdes_comp_r_reg[3]_6 (u_qdr_rld_phy_read_top_n_217),
        .\iserdes_comp_r_reg[3]_7 (u_qdr_rld_phy_read_top_n_218),
        .kill_rd_valid(kill_rd_valid),
        .my_empty_reg(u_qdr_rld_mc_phy_n_26),
        .p_1_out(\u_qdr_rld_phy_read_vld_gen/p_1_out ),
        .\pi_counter_read_val_reg[5] ({u_qdr_rld_mc_phy_n_20,u_qdr_rld_mc_phy_n_21,u_qdr_rld_mc_phy_n_22,u_qdr_rld_mc_phy_n_23,u_qdr_rld_mc_phy_n_24,u_qdr_rld_mc_phy_n_25}),
        .pi_edge_adv_reg(u_qdr_rld_phy_read_top_n_151),
        .\pi_edge_adv_wait_cnt_reg[2] (u_qdr_rld_phy_read_top_n_150),
        .po_delay_done_reg(u_qdr_rld_mc_phy_n_36),
        .\rd_addr_r_reg[0] (u_qdr_rld_phy_read_top_n_177),
        .\rd_data_lane_r_reg[27] ({u_qdr_rld_phy_read_top_n_181,u_qdr_rld_phy_read_top_n_182}),
        .rd_data_map(rd_data_map),
        .\rdlvl_stg1_cal_bytes_r_reg[0] (u_qdr_phy_wr_top_n_267),
        .\rdlvl_stg1_cal_bytes_r_reg[3] ({rdlvl_stg1_cal_bytes[3],rdlvl_stg1_cal_bytes[1:0]}),
        .rdlvl_stg1_start_r(\u_qdr_rld_phy_rdlvl/rdlvl_stg1_start_r ),
        .rdlvl_stg1_start_r_reg(u_qdr_phy_wr_top_n_220),
        .rdlvl_stg1_start_r_reg_0(u_qdr_phy_wr_top_n_264),
        .rdlvl_valid(rdlvl_valid),
        .rst_stg1_r_reg(u_qdr_phy_wr_top_n_215),
        .rst_stg2_r_reg(u_qdr_phy_wr_top_n_218),
        .rstdiv0_sync_r1_reg_rep__4(rstdiv0_sync_r1_reg_rep__4),
        .\solid_cntr_present[3].byte_comp_cnt_r_reg[0] ({u_qdr_rld_phy_read_top_n_219,u_qdr_rld_phy_read_top_n_220,u_qdr_rld_phy_read_top_n_221,u_qdr_rld_phy_read_top_n_222}),
        .\valid_latency_reg[1] (u_qdr_phy_wr_top_n_255),
        .\valid_latency_reg[1]_0 (u_qdr_phy_wr_top_n_256),
        .\valid_latency_reg[1]_1 (u_qdr_phy_wr_top_n_253),
        .\valid_latency_reg[1]_2 (u_qdr_phy_wr_top_n_254),
        .\wr_ptr_reg[1] ({idelay_cnt_in[494:490],idelay_cnt_in[549:545],idelay_cnt_in[619:615],idelay_cnt_in[699:695]}),
        .wrcal_adj_rdy(wrcal_adj_rdy),
        .wrcal_adj_rdy_r_reg(u_qdr_rld_mc_phy_n_35));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_phy_wr_control_io" *) 
module sram_migmig_7series_v2_4_qdr_phy_wr_control_io
   (d_in,
    phy_dout,
    p_1_out,
    SR,
    init_calib_complete_r_reg_rep,
    CLK,
    init_calib_complete_r_reg_rep_0,
    D,
    app_wr_addr0,
    init_calib_complete_r_reg_rep_1,
    init_calib_complete_r_reg_rep_2,
    app_rd_addr0);
  output [20:0]d_in;
  output [18:0]phy_dout;
  output p_1_out;
  input [0:0]SR;
  input init_calib_complete_r_reg_rep;
  input CLK;
  input init_calib_complete_r_reg_rep_0;
  input [12:0]D;
  input [5:0]app_wr_addr0;
  input init_calib_complete_r_reg_rep_1;
  input [12:0]init_calib_complete_r_reg_rep_2;
  input [5:0]app_rd_addr0;

  wire CLK;
  wire [12:0]D;
  wire [0:0]SR;
  wire [5:0]app_rd_addr0;
  wire [5:0]app_wr_addr0;
  wire [20:0]d_in;
  wire init_calib_complete_r_reg_rep;
  wire init_calib_complete_r_reg_rep_0;
  wire init_calib_complete_r_reg_rep_1;
  wire [12:0]init_calib_complete_r_reg_rep_2;
  wire \iob_addr_rise1[18]_i_1_n_0 ;
  wire p_1_out;
  wire [18:0]phy_dout;

  LUT1 #(
    .INIT(2'h1)) 
    \gen_rd_valid[0].u_vld_gen_srl_inst_i_1 
       (.I0(d_in[2]),
        .O(p_1_out));
  FDSE \int_rd_cmd_n_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_rep),
        .Q(d_in[2]),
        .S(SR));
  FDSE \int_wr_cmd_n_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_rep_0),
        .Q(phy_dout[18]),
        .S(SR));
  FDRE \iob_addr_rise0_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_rep_2[0]),
        .Q(phy_dout[12]),
        .R(1'b0));
  FDRE \iob_addr_rise0_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_rep_2[10]),
        .Q(phy_dout[8]),
        .R(1'b0));
  FDRE \iob_addr_rise0_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_rep_2[11]),
        .Q(phy_dout[10]),
        .R(1'b0));
  FDRE \iob_addr_rise0_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_rep_2[12]),
        .Q(phy_dout[4]),
        .R(1'b0));
  FDRE \iob_addr_rise0_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_addr0[0]),
        .Q(phy_dout[0]),
        .R(\iob_addr_rise1[18]_i_1_n_0 ));
  FDRE \iob_addr_rise0_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_addr0[1]),
        .Q(d_in[15]),
        .R(\iob_addr_rise1[18]_i_1_n_0 ));
  FDRE \iob_addr_rise0_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_addr0[2]),
        .Q(d_in[5]),
        .R(\iob_addr_rise1[18]_i_1_n_0 ));
  FDRE \iob_addr_rise0_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_addr0[3]),
        .Q(d_in[19]),
        .R(\iob_addr_rise1[18]_i_1_n_0 ));
  FDRE \iob_addr_rise0_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_addr0[4]),
        .Q(phy_dout[2]),
        .R(\iob_addr_rise1[18]_i_1_n_0 ));
  FDRE \iob_addr_rise0_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_addr0[5]),
        .Q(d_in[7]),
        .R(\iob_addr_rise1[18]_i_1_n_0 ));
  FDRE \iob_addr_rise0_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_rep_2[1]),
        .Q(phy_dout[6]),
        .R(1'b0));
  FDRE \iob_addr_rise0_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_rep_2[2]),
        .Q(phy_dout[16]),
        .R(1'b0));
  FDRE \iob_addr_rise0_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_rep_2[3]),
        .Q(d_in[0]),
        .R(1'b0));
  FDRE \iob_addr_rise0_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_rep_2[4]),
        .Q(phy_dout[14]),
        .R(1'b0));
  FDRE \iob_addr_rise0_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_rep_2[5]),
        .Q(d_in[11]),
        .R(1'b0));
  FDRE \iob_addr_rise0_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_rep_2[6]),
        .Q(d_in[9]),
        .R(1'b0));
  FDRE \iob_addr_rise0_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_rep_2[7]),
        .Q(d_in[13]),
        .R(1'b0));
  FDRE \iob_addr_rise0_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_rep_2[8]),
        .Q(d_in[17]),
        .R(1'b0));
  FDRE \iob_addr_rise0_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_rep_2[9]),
        .Q(d_in[3]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \iob_addr_rise1[18]_i_1 
       (.I0(init_calib_complete_r_reg_rep_1),
        .O(\iob_addr_rise1[18]_i_1_n_0 ));
  FDRE \iob_addr_rise1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(phy_dout[13]),
        .R(1'b0));
  FDRE \iob_addr_rise1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(phy_dout[9]),
        .R(1'b0));
  FDRE \iob_addr_rise1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(phy_dout[11]),
        .R(1'b0));
  FDRE \iob_addr_rise1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(phy_dout[5]),
        .R(1'b0));
  FDRE \iob_addr_rise1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_wr_addr0[0]),
        .Q(phy_dout[1]),
        .R(\iob_addr_rise1[18]_i_1_n_0 ));
  FDRE \iob_addr_rise1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_wr_addr0[1]),
        .Q(d_in[16]),
        .R(\iob_addr_rise1[18]_i_1_n_0 ));
  FDRE \iob_addr_rise1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_wr_addr0[2]),
        .Q(d_in[6]),
        .R(\iob_addr_rise1[18]_i_1_n_0 ));
  FDRE \iob_addr_rise1_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_wr_addr0[3]),
        .Q(d_in[20]),
        .R(\iob_addr_rise1[18]_i_1_n_0 ));
  FDRE \iob_addr_rise1_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_wr_addr0[4]),
        .Q(phy_dout[3]),
        .R(\iob_addr_rise1[18]_i_1_n_0 ));
  FDRE \iob_addr_rise1_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_wr_addr0[5]),
        .Q(d_in[8]),
        .R(\iob_addr_rise1[18]_i_1_n_0 ));
  FDRE \iob_addr_rise1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(phy_dout[7]),
        .R(1'b0));
  FDRE \iob_addr_rise1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(phy_dout[17]),
        .R(1'b0));
  FDRE \iob_addr_rise1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(d_in[1]),
        .R(1'b0));
  FDRE \iob_addr_rise1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(phy_dout[15]),
        .R(1'b0));
  FDRE \iob_addr_rise1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(d_in[12]),
        .R(1'b0));
  FDRE \iob_addr_rise1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(d_in[10]),
        .R(1'b0));
  FDRE \iob_addr_rise1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(d_in[14]),
        .R(1'b0));
  FDRE \iob_addr_rise1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(d_in[18]),
        .R(1'b0));
  FDRE \iob_addr_rise1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(d_in[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_phy_wr_data_io" *) 
module sram_migmig_7series_v2_4_qdr_phy_wr_data_io
   (phy_dout,
    SR,
    D,
    CLK,
    init_calib_complete_r_reg,
    init_calib_complete_r_reg_0,
    init_calib_complete_r_reg_1,
    init_calib_complete_r_reg_rep,
    init_calib_complete_r_reg_rep_0,
    init_calib_complete_r_reg_2,
    init_calib_complete_r_reg_3);
  output [159:0]phy_dout;
  input [0:0]SR;
  input [35:0]D;
  input CLK;
  input [35:0]init_calib_complete_r_reg;
  input [35:0]init_calib_complete_r_reg_0;
  input [35:0]init_calib_complete_r_reg_1;
  input [3:0]init_calib_complete_r_reg_rep;
  input [3:0]init_calib_complete_r_reg_rep_0;
  input [3:0]init_calib_complete_r_reg_2;
  input [3:0]init_calib_complete_r_reg_3;

  wire CLK;
  wire [35:0]D;
  wire [0:0]SR;
  wire [35:0]init_calib_complete_r_reg;
  wire [35:0]init_calib_complete_r_reg_0;
  wire [35:0]init_calib_complete_r_reg_1;
  wire [3:0]init_calib_complete_r_reg_2;
  wire [3:0]init_calib_complete_r_reg_3;
  wire [3:0]init_calib_complete_r_reg_rep;
  wire [3:0]init_calib_complete_r_reg_rep_0;
  wire [3:0]mux_bw_fall0_r;
  wire [3:0]mux_bw_fall1_2r;
  wire [3:0]mux_bw_fall1_r;
  wire [3:0]mux_bw_rise0_r;
  wire [3:0]mux_bw_rise1_r;
  wire [35:0]mux_data_fall0_r;
  wire [35:0]mux_data_fall1_2r;
  wire [35:0]mux_data_fall1_r;
  wire [35:0]mux_data_rise0_r;
  wire [35:0]mux_data_rise1_r;
  wire [159:0]phy_dout;

  FDRE \iob_bw_fall0_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_bw_rise0_r[0]),
        .Q(phy_dout[85]),
        .R(1'b0));
  FDRE \iob_bw_fall0_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_bw_rise0_r[1]),
        .Q(phy_dout[81]),
        .R(1'b0));
  FDRE \iob_bw_fall0_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_bw_rise0_r[2]),
        .Q(phy_dout[69]),
        .R(1'b0));
  FDRE \iob_bw_fall0_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_bw_rise0_r[3]),
        .Q(phy_dout[133]),
        .R(1'b0));
  FDRE \iob_bw_fall1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_bw_rise1_r[0]),
        .Q(phy_dout[87]),
        .R(1'b0));
  FDRE \iob_bw_fall1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_bw_rise1_r[1]),
        .Q(phy_dout[83]),
        .R(1'b0));
  FDRE \iob_bw_fall1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_bw_rise1_r[2]),
        .Q(phy_dout[71]),
        .R(1'b0));
  FDRE \iob_bw_fall1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_bw_rise1_r[3]),
        .Q(phy_dout[135]),
        .R(1'b0));
  FDRE \iob_bw_rise0_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_bw_fall1_2r[0]),
        .Q(phy_dout[84]),
        .R(1'b0));
  FDRE \iob_bw_rise0_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_bw_fall1_2r[1]),
        .Q(phy_dout[80]),
        .R(1'b0));
  FDRE \iob_bw_rise0_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_bw_fall1_2r[2]),
        .Q(phy_dout[68]),
        .R(1'b0));
  FDRE \iob_bw_rise0_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_bw_fall1_2r[3]),
        .Q(phy_dout[132]),
        .R(1'b0));
  FDRE \iob_bw_rise1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_bw_fall0_r[0]),
        .Q(phy_dout[86]),
        .R(1'b0));
  FDRE \iob_bw_rise1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_bw_fall0_r[1]),
        .Q(phy_dout[82]),
        .R(1'b0));
  FDRE \iob_bw_rise1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_bw_fall0_r[2]),
        .Q(phy_dout[70]),
        .R(1'b0));
  FDRE \iob_bw_rise1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_bw_fall0_r[3]),
        .Q(phy_dout[134]),
        .R(1'b0));
  FDRE \iob_data_fall0_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise0_r[0]),
        .Q(phy_dout[33]),
        .R(1'b0));
  FDRE \iob_data_fall0_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise0_r[10]),
        .Q(phy_dout[113]),
        .R(1'b0));
  FDRE \iob_data_fall0_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise0_r[11]),
        .Q(phy_dout[101]),
        .R(1'b0));
  FDRE \iob_data_fall0_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise0_r[12]),
        .Q(phy_dout[97]),
        .R(1'b0));
  FDRE \iob_data_fall0_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise0_r[13]),
        .Q(phy_dout[109]),
        .R(1'b0));
  FDRE \iob_data_fall0_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise0_r[14]),
        .Q(phy_dout[105]),
        .R(1'b0));
  FDRE \iob_data_fall0_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise0_r[15]),
        .Q(phy_dout[89]),
        .R(1'b0));
  FDRE \iob_data_fall0_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise0_r[16]),
        .Q(phy_dout[93]),
        .R(1'b0));
  FDRE \iob_data_fall0_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise0_r[17]),
        .Q(phy_dout[77]),
        .R(1'b0));
  FDRE \iob_data_fall0_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise0_r[18]),
        .Q(phy_dout[41]),
        .R(1'b0));
  FDRE \iob_data_fall0_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise0_r[19]),
        .Q(phy_dout[37]),
        .R(1'b0));
  FDRE \iob_data_fall0_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise0_r[1]),
        .Q(phy_dout[9]),
        .R(1'b0));
  FDRE \iob_data_fall0_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise0_r[20]),
        .Q(phy_dout[57]),
        .R(1'b0));
  FDRE \iob_data_fall0_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise0_r[21]),
        .Q(phy_dout[53]),
        .R(1'b0));
  FDRE \iob_data_fall0_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise0_r[22]),
        .Q(phy_dout[61]),
        .R(1'b0));
  FDRE \iob_data_fall0_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise0_r[23]),
        .Q(phy_dout[49]),
        .R(1'b0));
  FDRE \iob_data_fall0_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise0_r[24]),
        .Q(phy_dout[45]),
        .R(1'b0));
  FDRE \iob_data_fall0_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise0_r[25]),
        .Q(phy_dout[65]),
        .R(1'b0));
  FDRE \iob_data_fall0_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise0_r[26]),
        .Q(phy_dout[73]),
        .R(1'b0));
  FDRE \iob_data_fall0_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise0_r[27]),
        .Q(phy_dout[137]),
        .R(1'b0));
  FDRE \iob_data_fall0_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise0_r[28]),
        .Q(phy_dout[153]),
        .R(1'b0));
  FDRE \iob_data_fall0_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise0_r[29]),
        .Q(phy_dout[141]),
        .R(1'b0));
  FDRE \iob_data_fall0_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise0_r[2]),
        .Q(phy_dout[13]),
        .R(1'b0));
  FDRE \iob_data_fall0_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise0_r[30]),
        .Q(phy_dout[157]),
        .R(1'b0));
  FDRE \iob_data_fall0_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise0_r[31]),
        .Q(phy_dout[121]),
        .R(1'b0));
  FDRE \iob_data_fall0_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise0_r[32]),
        .Q(phy_dout[145]),
        .R(1'b0));
  FDRE \iob_data_fall0_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise0_r[33]),
        .Q(phy_dout[149]),
        .R(1'b0));
  FDRE \iob_data_fall0_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise0_r[34]),
        .Q(phy_dout[129]),
        .R(1'b0));
  FDRE \iob_data_fall0_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise0_r[35]),
        .Q(phy_dout[125]),
        .R(1'b0));
  FDRE \iob_data_fall0_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise0_r[3]),
        .Q(phy_dout[5]),
        .R(1'b0));
  FDRE \iob_data_fall0_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise0_r[4]),
        .Q(phy_dout[29]),
        .R(1'b0));
  FDRE \iob_data_fall0_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise0_r[5]),
        .Q(phy_dout[21]),
        .R(1'b0));
  FDRE \iob_data_fall0_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise0_r[6]),
        .Q(phy_dout[25]),
        .R(1'b0));
  FDRE \iob_data_fall0_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise0_r[7]),
        .Q(phy_dout[17]),
        .R(1'b0));
  FDRE \iob_data_fall0_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise0_r[8]),
        .Q(phy_dout[1]),
        .R(1'b0));
  FDRE \iob_data_fall0_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise0_r[9]),
        .Q(phy_dout[117]),
        .R(1'b0));
  FDRE \iob_data_fall1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise1_r[0]),
        .Q(phy_dout[35]),
        .R(1'b0));
  FDRE \iob_data_fall1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise1_r[10]),
        .Q(phy_dout[115]),
        .R(1'b0));
  FDRE \iob_data_fall1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise1_r[11]),
        .Q(phy_dout[103]),
        .R(1'b0));
  FDRE \iob_data_fall1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise1_r[12]),
        .Q(phy_dout[99]),
        .R(1'b0));
  FDRE \iob_data_fall1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise1_r[13]),
        .Q(phy_dout[111]),
        .R(1'b0));
  FDRE \iob_data_fall1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise1_r[14]),
        .Q(phy_dout[107]),
        .R(1'b0));
  FDRE \iob_data_fall1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise1_r[15]),
        .Q(phy_dout[91]),
        .R(1'b0));
  FDRE \iob_data_fall1_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise1_r[16]),
        .Q(phy_dout[95]),
        .R(1'b0));
  FDRE \iob_data_fall1_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise1_r[17]),
        .Q(phy_dout[79]),
        .R(1'b0));
  FDRE \iob_data_fall1_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise1_r[18]),
        .Q(phy_dout[43]),
        .R(1'b0));
  FDRE \iob_data_fall1_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise1_r[19]),
        .Q(phy_dout[39]),
        .R(1'b0));
  FDRE \iob_data_fall1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise1_r[1]),
        .Q(phy_dout[11]),
        .R(1'b0));
  FDRE \iob_data_fall1_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise1_r[20]),
        .Q(phy_dout[59]),
        .R(1'b0));
  FDRE \iob_data_fall1_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise1_r[21]),
        .Q(phy_dout[55]),
        .R(1'b0));
  FDRE \iob_data_fall1_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise1_r[22]),
        .Q(phy_dout[63]),
        .R(1'b0));
  FDRE \iob_data_fall1_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise1_r[23]),
        .Q(phy_dout[51]),
        .R(1'b0));
  FDRE \iob_data_fall1_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise1_r[24]),
        .Q(phy_dout[47]),
        .R(1'b0));
  FDRE \iob_data_fall1_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise1_r[25]),
        .Q(phy_dout[67]),
        .R(1'b0));
  FDRE \iob_data_fall1_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise1_r[26]),
        .Q(phy_dout[75]),
        .R(1'b0));
  FDRE \iob_data_fall1_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise1_r[27]),
        .Q(phy_dout[139]),
        .R(1'b0));
  FDRE \iob_data_fall1_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise1_r[28]),
        .Q(phy_dout[155]),
        .R(1'b0));
  FDRE \iob_data_fall1_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise1_r[29]),
        .Q(phy_dout[143]),
        .R(1'b0));
  FDRE \iob_data_fall1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise1_r[2]),
        .Q(phy_dout[15]),
        .R(1'b0));
  FDRE \iob_data_fall1_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise1_r[30]),
        .Q(phy_dout[159]),
        .R(1'b0));
  FDRE \iob_data_fall1_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise1_r[31]),
        .Q(phy_dout[123]),
        .R(1'b0));
  FDRE \iob_data_fall1_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise1_r[32]),
        .Q(phy_dout[147]),
        .R(1'b0));
  FDRE \iob_data_fall1_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise1_r[33]),
        .Q(phy_dout[151]),
        .R(1'b0));
  FDRE \iob_data_fall1_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise1_r[34]),
        .Q(phy_dout[131]),
        .R(1'b0));
  FDRE \iob_data_fall1_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise1_r[35]),
        .Q(phy_dout[127]),
        .R(1'b0));
  FDRE \iob_data_fall1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise1_r[3]),
        .Q(phy_dout[7]),
        .R(1'b0));
  FDRE \iob_data_fall1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise1_r[4]),
        .Q(phy_dout[31]),
        .R(1'b0));
  FDRE \iob_data_fall1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise1_r[5]),
        .Q(phy_dout[23]),
        .R(1'b0));
  FDRE \iob_data_fall1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise1_r[6]),
        .Q(phy_dout[27]),
        .R(1'b0));
  FDRE \iob_data_fall1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise1_r[7]),
        .Q(phy_dout[19]),
        .R(1'b0));
  FDRE \iob_data_fall1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise1_r[8]),
        .Q(phy_dout[3]),
        .R(1'b0));
  FDRE \iob_data_fall1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_rise1_r[9]),
        .Q(phy_dout[119]),
        .R(1'b0));
  FDRE \iob_data_rise0_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_2r[0]),
        .Q(phy_dout[32]),
        .R(1'b0));
  FDRE \iob_data_rise0_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_2r[10]),
        .Q(phy_dout[112]),
        .R(1'b0));
  FDRE \iob_data_rise0_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_2r[11]),
        .Q(phy_dout[100]),
        .R(1'b0));
  FDRE \iob_data_rise0_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_2r[12]),
        .Q(phy_dout[96]),
        .R(1'b0));
  FDRE \iob_data_rise0_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_2r[13]),
        .Q(phy_dout[108]),
        .R(1'b0));
  FDRE \iob_data_rise0_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_2r[14]),
        .Q(phy_dout[104]),
        .R(1'b0));
  FDRE \iob_data_rise0_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_2r[15]),
        .Q(phy_dout[88]),
        .R(1'b0));
  FDRE \iob_data_rise0_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_2r[16]),
        .Q(phy_dout[92]),
        .R(1'b0));
  FDRE \iob_data_rise0_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_2r[17]),
        .Q(phy_dout[76]),
        .R(1'b0));
  FDRE \iob_data_rise0_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_2r[18]),
        .Q(phy_dout[40]),
        .R(1'b0));
  FDRE \iob_data_rise0_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_2r[19]),
        .Q(phy_dout[36]),
        .R(1'b0));
  FDRE \iob_data_rise0_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_2r[1]),
        .Q(phy_dout[8]),
        .R(1'b0));
  FDRE \iob_data_rise0_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_2r[20]),
        .Q(phy_dout[56]),
        .R(1'b0));
  FDRE \iob_data_rise0_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_2r[21]),
        .Q(phy_dout[52]),
        .R(1'b0));
  FDRE \iob_data_rise0_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_2r[22]),
        .Q(phy_dout[60]),
        .R(1'b0));
  FDRE \iob_data_rise0_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_2r[23]),
        .Q(phy_dout[48]),
        .R(1'b0));
  FDRE \iob_data_rise0_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_2r[24]),
        .Q(phy_dout[44]),
        .R(1'b0));
  FDRE \iob_data_rise0_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_2r[25]),
        .Q(phy_dout[64]),
        .R(1'b0));
  FDRE \iob_data_rise0_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_2r[26]),
        .Q(phy_dout[72]),
        .R(1'b0));
  FDRE \iob_data_rise0_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_2r[27]),
        .Q(phy_dout[136]),
        .R(1'b0));
  FDRE \iob_data_rise0_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_2r[28]),
        .Q(phy_dout[152]),
        .R(1'b0));
  FDRE \iob_data_rise0_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_2r[29]),
        .Q(phy_dout[140]),
        .R(1'b0));
  FDRE \iob_data_rise0_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_2r[2]),
        .Q(phy_dout[12]),
        .R(1'b0));
  FDRE \iob_data_rise0_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_2r[30]),
        .Q(phy_dout[156]),
        .R(1'b0));
  FDRE \iob_data_rise0_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_2r[31]),
        .Q(phy_dout[120]),
        .R(1'b0));
  FDRE \iob_data_rise0_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_2r[32]),
        .Q(phy_dout[144]),
        .R(1'b0));
  FDRE \iob_data_rise0_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_2r[33]),
        .Q(phy_dout[148]),
        .R(1'b0));
  FDRE \iob_data_rise0_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_2r[34]),
        .Q(phy_dout[128]),
        .R(1'b0));
  FDRE \iob_data_rise0_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_2r[35]),
        .Q(phy_dout[124]),
        .R(1'b0));
  FDRE \iob_data_rise0_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_2r[3]),
        .Q(phy_dout[4]),
        .R(1'b0));
  FDRE \iob_data_rise0_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_2r[4]),
        .Q(phy_dout[28]),
        .R(1'b0));
  FDRE \iob_data_rise0_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_2r[5]),
        .Q(phy_dout[20]),
        .R(1'b0));
  FDRE \iob_data_rise0_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_2r[6]),
        .Q(phy_dout[24]),
        .R(1'b0));
  FDRE \iob_data_rise0_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_2r[7]),
        .Q(phy_dout[16]),
        .R(1'b0));
  FDRE \iob_data_rise0_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_2r[8]),
        .Q(phy_dout[0]),
        .R(1'b0));
  FDRE \iob_data_rise0_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_2r[9]),
        .Q(phy_dout[116]),
        .R(1'b0));
  FDRE \iob_data_rise1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall0_r[0]),
        .Q(phy_dout[34]),
        .R(1'b0));
  FDRE \iob_data_rise1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall0_r[10]),
        .Q(phy_dout[114]),
        .R(1'b0));
  FDRE \iob_data_rise1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall0_r[11]),
        .Q(phy_dout[102]),
        .R(1'b0));
  FDRE \iob_data_rise1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall0_r[12]),
        .Q(phy_dout[98]),
        .R(1'b0));
  FDRE \iob_data_rise1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall0_r[13]),
        .Q(phy_dout[110]),
        .R(1'b0));
  FDRE \iob_data_rise1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall0_r[14]),
        .Q(phy_dout[106]),
        .R(1'b0));
  FDRE \iob_data_rise1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall0_r[15]),
        .Q(phy_dout[90]),
        .R(1'b0));
  FDRE \iob_data_rise1_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall0_r[16]),
        .Q(phy_dout[94]),
        .R(1'b0));
  FDRE \iob_data_rise1_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall0_r[17]),
        .Q(phy_dout[78]),
        .R(1'b0));
  FDRE \iob_data_rise1_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall0_r[18]),
        .Q(phy_dout[42]),
        .R(1'b0));
  FDRE \iob_data_rise1_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall0_r[19]),
        .Q(phy_dout[38]),
        .R(1'b0));
  FDRE \iob_data_rise1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall0_r[1]),
        .Q(phy_dout[10]),
        .R(1'b0));
  FDRE \iob_data_rise1_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall0_r[20]),
        .Q(phy_dout[58]),
        .R(1'b0));
  FDRE \iob_data_rise1_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall0_r[21]),
        .Q(phy_dout[54]),
        .R(1'b0));
  FDRE \iob_data_rise1_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall0_r[22]),
        .Q(phy_dout[62]),
        .R(1'b0));
  FDRE \iob_data_rise1_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall0_r[23]),
        .Q(phy_dout[50]),
        .R(1'b0));
  FDRE \iob_data_rise1_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall0_r[24]),
        .Q(phy_dout[46]),
        .R(1'b0));
  FDRE \iob_data_rise1_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall0_r[25]),
        .Q(phy_dout[66]),
        .R(1'b0));
  FDRE \iob_data_rise1_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall0_r[26]),
        .Q(phy_dout[74]),
        .R(1'b0));
  FDRE \iob_data_rise1_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall0_r[27]),
        .Q(phy_dout[138]),
        .R(1'b0));
  FDRE \iob_data_rise1_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall0_r[28]),
        .Q(phy_dout[154]),
        .R(1'b0));
  FDRE \iob_data_rise1_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall0_r[29]),
        .Q(phy_dout[142]),
        .R(1'b0));
  FDRE \iob_data_rise1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall0_r[2]),
        .Q(phy_dout[14]),
        .R(1'b0));
  FDRE \iob_data_rise1_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall0_r[30]),
        .Q(phy_dout[158]),
        .R(1'b0));
  FDRE \iob_data_rise1_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall0_r[31]),
        .Q(phy_dout[122]),
        .R(1'b0));
  FDRE \iob_data_rise1_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall0_r[32]),
        .Q(phy_dout[146]),
        .R(1'b0));
  FDRE \iob_data_rise1_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall0_r[33]),
        .Q(phy_dout[150]),
        .R(1'b0));
  FDRE \iob_data_rise1_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall0_r[34]),
        .Q(phy_dout[130]),
        .R(1'b0));
  FDRE \iob_data_rise1_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall0_r[35]),
        .Q(phy_dout[126]),
        .R(1'b0));
  FDRE \iob_data_rise1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall0_r[3]),
        .Q(phy_dout[6]),
        .R(1'b0));
  FDRE \iob_data_rise1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall0_r[4]),
        .Q(phy_dout[30]),
        .R(1'b0));
  FDRE \iob_data_rise1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall0_r[5]),
        .Q(phy_dout[22]),
        .R(1'b0));
  FDRE \iob_data_rise1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall0_r[6]),
        .Q(phy_dout[26]),
        .R(1'b0));
  FDRE \iob_data_rise1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall0_r[7]),
        .Q(phy_dout[18]),
        .R(1'b0));
  FDRE \iob_data_rise1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall0_r[8]),
        .Q(phy_dout[2]),
        .R(1'b0));
  FDRE \iob_data_rise1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall0_r[9]),
        .Q(phy_dout[118]),
        .R(1'b0));
  FDSE \mux_bw_fall0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_2[0]),
        .Q(mux_bw_fall0_r[0]),
        .S(SR));
  FDSE \mux_bw_fall0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_2[1]),
        .Q(mux_bw_fall0_r[1]),
        .S(SR));
  FDSE \mux_bw_fall0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_2[2]),
        .Q(mux_bw_fall0_r[2]),
        .S(SR));
  FDSE \mux_bw_fall0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_2[3]),
        .Q(mux_bw_fall0_r[3]),
        .S(SR));
  FDSE \mux_bw_fall1_2r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_bw_fall1_r[0]),
        .Q(mux_bw_fall1_2r[0]),
        .S(SR));
  FDSE \mux_bw_fall1_2r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_bw_fall1_r[1]),
        .Q(mux_bw_fall1_2r[1]),
        .S(SR));
  FDSE \mux_bw_fall1_2r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_bw_fall1_r[2]),
        .Q(mux_bw_fall1_2r[2]),
        .S(SR));
  FDSE \mux_bw_fall1_2r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_bw_fall1_r[3]),
        .Q(mux_bw_fall1_2r[3]),
        .S(SR));
  FDSE \mux_bw_fall1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_rep[0]),
        .Q(mux_bw_fall1_r[0]),
        .S(SR));
  FDSE \mux_bw_fall1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_rep[1]),
        .Q(mux_bw_fall1_r[1]),
        .S(SR));
  FDSE \mux_bw_fall1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_rep[2]),
        .Q(mux_bw_fall1_r[2]),
        .S(SR));
  FDSE \mux_bw_fall1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_rep[3]),
        .Q(mux_bw_fall1_r[3]),
        .S(SR));
  FDSE \mux_bw_rise0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_rep_0[0]),
        .Q(mux_bw_rise0_r[0]),
        .S(SR));
  FDSE \mux_bw_rise0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_rep_0[1]),
        .Q(mux_bw_rise0_r[1]),
        .S(SR));
  FDSE \mux_bw_rise0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_rep_0[2]),
        .Q(mux_bw_rise0_r[2]),
        .S(SR));
  FDSE \mux_bw_rise0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_rep_0[3]),
        .Q(mux_bw_rise0_r[3]),
        .S(SR));
  FDSE \mux_bw_rise1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_3[0]),
        .Q(mux_bw_rise1_r[0]),
        .S(SR));
  FDSE \mux_bw_rise1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_3[1]),
        .Q(mux_bw_rise1_r[1]),
        .S(SR));
  FDSE \mux_bw_rise1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_3[2]),
        .Q(mux_bw_rise1_r[2]),
        .S(SR));
  FDSE \mux_bw_rise1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_3[3]),
        .Q(mux_bw_rise1_r[3]),
        .S(SR));
  FDRE \mux_data_fall0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_0[0]),
        .Q(mux_data_fall0_r[0]),
        .R(SR));
  FDRE \mux_data_fall0_r_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_0[10]),
        .Q(mux_data_fall0_r[10]),
        .R(SR));
  FDRE \mux_data_fall0_r_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_0[11]),
        .Q(mux_data_fall0_r[11]),
        .R(SR));
  FDRE \mux_data_fall0_r_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_0[12]),
        .Q(mux_data_fall0_r[12]),
        .R(SR));
  FDRE \mux_data_fall0_r_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_0[13]),
        .Q(mux_data_fall0_r[13]),
        .R(SR));
  FDRE \mux_data_fall0_r_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_0[14]),
        .Q(mux_data_fall0_r[14]),
        .R(SR));
  FDRE \mux_data_fall0_r_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_0[15]),
        .Q(mux_data_fall0_r[15]),
        .R(SR));
  FDRE \mux_data_fall0_r_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_0[16]),
        .Q(mux_data_fall0_r[16]),
        .R(SR));
  FDRE \mux_data_fall0_r_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_0[17]),
        .Q(mux_data_fall0_r[17]),
        .R(SR));
  FDRE \mux_data_fall0_r_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_0[18]),
        .Q(mux_data_fall0_r[18]),
        .R(SR));
  FDRE \mux_data_fall0_r_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_0[19]),
        .Q(mux_data_fall0_r[19]),
        .R(SR));
  FDRE \mux_data_fall0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_0[1]),
        .Q(mux_data_fall0_r[1]),
        .R(SR));
  FDRE \mux_data_fall0_r_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_0[20]),
        .Q(mux_data_fall0_r[20]),
        .R(SR));
  FDRE \mux_data_fall0_r_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_0[21]),
        .Q(mux_data_fall0_r[21]),
        .R(SR));
  FDRE \mux_data_fall0_r_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_0[22]),
        .Q(mux_data_fall0_r[22]),
        .R(SR));
  FDRE \mux_data_fall0_r_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_0[23]),
        .Q(mux_data_fall0_r[23]),
        .R(SR));
  FDRE \mux_data_fall0_r_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_0[24]),
        .Q(mux_data_fall0_r[24]),
        .R(SR));
  FDRE \mux_data_fall0_r_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_0[25]),
        .Q(mux_data_fall0_r[25]),
        .R(SR));
  FDRE \mux_data_fall0_r_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_0[26]),
        .Q(mux_data_fall0_r[26]),
        .R(SR));
  FDRE \mux_data_fall0_r_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_0[27]),
        .Q(mux_data_fall0_r[27]),
        .R(SR));
  FDRE \mux_data_fall0_r_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_0[28]),
        .Q(mux_data_fall0_r[28]),
        .R(SR));
  FDRE \mux_data_fall0_r_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_0[29]),
        .Q(mux_data_fall0_r[29]),
        .R(SR));
  FDRE \mux_data_fall0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_0[2]),
        .Q(mux_data_fall0_r[2]),
        .R(SR));
  FDRE \mux_data_fall0_r_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_0[30]),
        .Q(mux_data_fall0_r[30]),
        .R(SR));
  FDRE \mux_data_fall0_r_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_0[31]),
        .Q(mux_data_fall0_r[31]),
        .R(SR));
  FDRE \mux_data_fall0_r_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_0[32]),
        .Q(mux_data_fall0_r[32]),
        .R(SR));
  FDRE \mux_data_fall0_r_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_0[33]),
        .Q(mux_data_fall0_r[33]),
        .R(SR));
  FDRE \mux_data_fall0_r_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_0[34]),
        .Q(mux_data_fall0_r[34]),
        .R(SR));
  FDRE \mux_data_fall0_r_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_0[35]),
        .Q(mux_data_fall0_r[35]),
        .R(SR));
  FDRE \mux_data_fall0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_0[3]),
        .Q(mux_data_fall0_r[3]),
        .R(SR));
  FDRE \mux_data_fall0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_0[4]),
        .Q(mux_data_fall0_r[4]),
        .R(SR));
  FDRE \mux_data_fall0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_0[5]),
        .Q(mux_data_fall0_r[5]),
        .R(SR));
  FDRE \mux_data_fall0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_0[6]),
        .Q(mux_data_fall0_r[6]),
        .R(SR));
  FDRE \mux_data_fall0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_0[7]),
        .Q(mux_data_fall0_r[7]),
        .R(SR));
  FDRE \mux_data_fall0_r_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_0[8]),
        .Q(mux_data_fall0_r[8]),
        .R(SR));
  FDRE \mux_data_fall0_r_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_0[9]),
        .Q(mux_data_fall0_r[9]),
        .R(SR));
  FDRE \mux_data_fall1_2r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_r[0]),
        .Q(mux_data_fall1_2r[0]),
        .R(SR));
  FDRE \mux_data_fall1_2r_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_r[10]),
        .Q(mux_data_fall1_2r[10]),
        .R(SR));
  FDRE \mux_data_fall1_2r_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_r[11]),
        .Q(mux_data_fall1_2r[11]),
        .R(SR));
  FDRE \mux_data_fall1_2r_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_r[12]),
        .Q(mux_data_fall1_2r[12]),
        .R(SR));
  FDRE \mux_data_fall1_2r_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_r[13]),
        .Q(mux_data_fall1_2r[13]),
        .R(SR));
  FDRE \mux_data_fall1_2r_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_r[14]),
        .Q(mux_data_fall1_2r[14]),
        .R(SR));
  FDRE \mux_data_fall1_2r_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_r[15]),
        .Q(mux_data_fall1_2r[15]),
        .R(SR));
  FDRE \mux_data_fall1_2r_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_r[16]),
        .Q(mux_data_fall1_2r[16]),
        .R(SR));
  FDRE \mux_data_fall1_2r_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_r[17]),
        .Q(mux_data_fall1_2r[17]),
        .R(SR));
  FDRE \mux_data_fall1_2r_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_r[18]),
        .Q(mux_data_fall1_2r[18]),
        .R(SR));
  FDRE \mux_data_fall1_2r_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_r[19]),
        .Q(mux_data_fall1_2r[19]),
        .R(SR));
  FDRE \mux_data_fall1_2r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_r[1]),
        .Q(mux_data_fall1_2r[1]),
        .R(SR));
  FDRE \mux_data_fall1_2r_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_r[20]),
        .Q(mux_data_fall1_2r[20]),
        .R(SR));
  FDRE \mux_data_fall1_2r_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_r[21]),
        .Q(mux_data_fall1_2r[21]),
        .R(SR));
  FDRE \mux_data_fall1_2r_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_r[22]),
        .Q(mux_data_fall1_2r[22]),
        .R(SR));
  FDRE \mux_data_fall1_2r_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_r[23]),
        .Q(mux_data_fall1_2r[23]),
        .R(SR));
  FDRE \mux_data_fall1_2r_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_r[24]),
        .Q(mux_data_fall1_2r[24]),
        .R(SR));
  FDRE \mux_data_fall1_2r_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_r[25]),
        .Q(mux_data_fall1_2r[25]),
        .R(SR));
  FDRE \mux_data_fall1_2r_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_r[26]),
        .Q(mux_data_fall1_2r[26]),
        .R(SR));
  FDRE \mux_data_fall1_2r_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_r[27]),
        .Q(mux_data_fall1_2r[27]),
        .R(SR));
  FDRE \mux_data_fall1_2r_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_r[28]),
        .Q(mux_data_fall1_2r[28]),
        .R(SR));
  FDRE \mux_data_fall1_2r_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_r[29]),
        .Q(mux_data_fall1_2r[29]),
        .R(SR));
  FDRE \mux_data_fall1_2r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_r[2]),
        .Q(mux_data_fall1_2r[2]),
        .R(SR));
  FDRE \mux_data_fall1_2r_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_r[30]),
        .Q(mux_data_fall1_2r[30]),
        .R(SR));
  FDRE \mux_data_fall1_2r_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_r[31]),
        .Q(mux_data_fall1_2r[31]),
        .R(SR));
  FDRE \mux_data_fall1_2r_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_r[32]),
        .Q(mux_data_fall1_2r[32]),
        .R(SR));
  FDRE \mux_data_fall1_2r_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_r[33]),
        .Q(mux_data_fall1_2r[33]),
        .R(SR));
  FDRE \mux_data_fall1_2r_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_r[34]),
        .Q(mux_data_fall1_2r[34]),
        .R(SR));
  FDRE \mux_data_fall1_2r_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_r[35]),
        .Q(mux_data_fall1_2r[35]),
        .R(SR));
  FDRE \mux_data_fall1_2r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_r[3]),
        .Q(mux_data_fall1_2r[3]),
        .R(SR));
  FDRE \mux_data_fall1_2r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_r[4]),
        .Q(mux_data_fall1_2r[4]),
        .R(SR));
  FDRE \mux_data_fall1_2r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_r[5]),
        .Q(mux_data_fall1_2r[5]),
        .R(SR));
  FDRE \mux_data_fall1_2r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_r[6]),
        .Q(mux_data_fall1_2r[6]),
        .R(SR));
  FDRE \mux_data_fall1_2r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_r[7]),
        .Q(mux_data_fall1_2r[7]),
        .R(SR));
  FDRE \mux_data_fall1_2r_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_r[8]),
        .Q(mux_data_fall1_2r[8]),
        .R(SR));
  FDRE \mux_data_fall1_2r_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(mux_data_fall1_r[9]),
        .Q(mux_data_fall1_2r[9]),
        .R(SR));
  FDRE \mux_data_fall1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(mux_data_fall1_r[0]),
        .R(SR));
  FDRE \mux_data_fall1_r_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(mux_data_fall1_r[10]),
        .R(SR));
  FDRE \mux_data_fall1_r_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(mux_data_fall1_r[11]),
        .R(SR));
  FDRE \mux_data_fall1_r_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(mux_data_fall1_r[12]),
        .R(SR));
  FDRE \mux_data_fall1_r_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(mux_data_fall1_r[13]),
        .R(SR));
  FDRE \mux_data_fall1_r_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(mux_data_fall1_r[14]),
        .R(SR));
  FDRE \mux_data_fall1_r_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(mux_data_fall1_r[15]),
        .R(SR));
  FDRE \mux_data_fall1_r_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[16]),
        .Q(mux_data_fall1_r[16]),
        .R(SR));
  FDRE \mux_data_fall1_r_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[17]),
        .Q(mux_data_fall1_r[17]),
        .R(SR));
  FDRE \mux_data_fall1_r_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[18]),
        .Q(mux_data_fall1_r[18]),
        .R(SR));
  FDRE \mux_data_fall1_r_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[19]),
        .Q(mux_data_fall1_r[19]),
        .R(SR));
  FDRE \mux_data_fall1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(mux_data_fall1_r[1]),
        .R(SR));
  FDRE \mux_data_fall1_r_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[20]),
        .Q(mux_data_fall1_r[20]),
        .R(SR));
  FDRE \mux_data_fall1_r_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[21]),
        .Q(mux_data_fall1_r[21]),
        .R(SR));
  FDRE \mux_data_fall1_r_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[22]),
        .Q(mux_data_fall1_r[22]),
        .R(SR));
  FDRE \mux_data_fall1_r_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[23]),
        .Q(mux_data_fall1_r[23]),
        .R(SR));
  FDRE \mux_data_fall1_r_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[24]),
        .Q(mux_data_fall1_r[24]),
        .R(SR));
  FDRE \mux_data_fall1_r_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[25]),
        .Q(mux_data_fall1_r[25]),
        .R(SR));
  FDRE \mux_data_fall1_r_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[26]),
        .Q(mux_data_fall1_r[26]),
        .R(SR));
  FDRE \mux_data_fall1_r_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[27]),
        .Q(mux_data_fall1_r[27]),
        .R(SR));
  FDRE \mux_data_fall1_r_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[28]),
        .Q(mux_data_fall1_r[28]),
        .R(SR));
  FDRE \mux_data_fall1_r_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[29]),
        .Q(mux_data_fall1_r[29]),
        .R(SR));
  FDRE \mux_data_fall1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(mux_data_fall1_r[2]),
        .R(SR));
  FDRE \mux_data_fall1_r_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[30]),
        .Q(mux_data_fall1_r[30]),
        .R(SR));
  FDRE \mux_data_fall1_r_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[31]),
        .Q(mux_data_fall1_r[31]),
        .R(SR));
  FDRE \mux_data_fall1_r_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[32]),
        .Q(mux_data_fall1_r[32]),
        .R(SR));
  FDRE \mux_data_fall1_r_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[33]),
        .Q(mux_data_fall1_r[33]),
        .R(SR));
  FDRE \mux_data_fall1_r_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[34]),
        .Q(mux_data_fall1_r[34]),
        .R(SR));
  FDRE \mux_data_fall1_r_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[35]),
        .Q(mux_data_fall1_r[35]),
        .R(SR));
  FDRE \mux_data_fall1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(mux_data_fall1_r[3]),
        .R(SR));
  FDRE \mux_data_fall1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(mux_data_fall1_r[4]),
        .R(SR));
  FDRE \mux_data_fall1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(mux_data_fall1_r[5]),
        .R(SR));
  FDRE \mux_data_fall1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(mux_data_fall1_r[6]),
        .R(SR));
  FDRE \mux_data_fall1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(mux_data_fall1_r[7]),
        .R(SR));
  FDRE \mux_data_fall1_r_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(mux_data_fall1_r[8]),
        .R(SR));
  FDRE \mux_data_fall1_r_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(mux_data_fall1_r[9]),
        .R(SR));
  FDRE \mux_data_rise0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg[0]),
        .Q(mux_data_rise0_r[0]),
        .R(SR));
  FDRE \mux_data_rise0_r_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg[10]),
        .Q(mux_data_rise0_r[10]),
        .R(SR));
  FDRE \mux_data_rise0_r_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg[11]),
        .Q(mux_data_rise0_r[11]),
        .R(SR));
  FDRE \mux_data_rise0_r_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg[12]),
        .Q(mux_data_rise0_r[12]),
        .R(SR));
  FDRE \mux_data_rise0_r_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg[13]),
        .Q(mux_data_rise0_r[13]),
        .R(SR));
  FDRE \mux_data_rise0_r_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg[14]),
        .Q(mux_data_rise0_r[14]),
        .R(SR));
  FDRE \mux_data_rise0_r_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg[15]),
        .Q(mux_data_rise0_r[15]),
        .R(SR));
  FDRE \mux_data_rise0_r_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg[16]),
        .Q(mux_data_rise0_r[16]),
        .R(SR));
  FDRE \mux_data_rise0_r_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg[17]),
        .Q(mux_data_rise0_r[17]),
        .R(SR));
  FDRE \mux_data_rise0_r_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg[18]),
        .Q(mux_data_rise0_r[18]),
        .R(SR));
  FDRE \mux_data_rise0_r_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg[19]),
        .Q(mux_data_rise0_r[19]),
        .R(SR));
  FDRE \mux_data_rise0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg[1]),
        .Q(mux_data_rise0_r[1]),
        .R(SR));
  FDRE \mux_data_rise0_r_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg[20]),
        .Q(mux_data_rise0_r[20]),
        .R(SR));
  FDRE \mux_data_rise0_r_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg[21]),
        .Q(mux_data_rise0_r[21]),
        .R(SR));
  FDRE \mux_data_rise0_r_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg[22]),
        .Q(mux_data_rise0_r[22]),
        .R(SR));
  FDRE \mux_data_rise0_r_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg[23]),
        .Q(mux_data_rise0_r[23]),
        .R(SR));
  FDRE \mux_data_rise0_r_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg[24]),
        .Q(mux_data_rise0_r[24]),
        .R(SR));
  FDRE \mux_data_rise0_r_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg[25]),
        .Q(mux_data_rise0_r[25]),
        .R(SR));
  FDRE \mux_data_rise0_r_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg[26]),
        .Q(mux_data_rise0_r[26]),
        .R(SR));
  FDRE \mux_data_rise0_r_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg[27]),
        .Q(mux_data_rise0_r[27]),
        .R(SR));
  FDRE \mux_data_rise0_r_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg[28]),
        .Q(mux_data_rise0_r[28]),
        .R(SR));
  FDRE \mux_data_rise0_r_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg[29]),
        .Q(mux_data_rise0_r[29]),
        .R(SR));
  FDRE \mux_data_rise0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg[2]),
        .Q(mux_data_rise0_r[2]),
        .R(SR));
  FDRE \mux_data_rise0_r_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg[30]),
        .Q(mux_data_rise0_r[30]),
        .R(SR));
  FDRE \mux_data_rise0_r_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg[31]),
        .Q(mux_data_rise0_r[31]),
        .R(SR));
  FDRE \mux_data_rise0_r_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg[32]),
        .Q(mux_data_rise0_r[32]),
        .R(SR));
  FDRE \mux_data_rise0_r_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg[33]),
        .Q(mux_data_rise0_r[33]),
        .R(SR));
  FDRE \mux_data_rise0_r_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg[34]),
        .Q(mux_data_rise0_r[34]),
        .R(SR));
  FDRE \mux_data_rise0_r_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg[35]),
        .Q(mux_data_rise0_r[35]),
        .R(SR));
  FDRE \mux_data_rise0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg[3]),
        .Q(mux_data_rise0_r[3]),
        .R(SR));
  FDRE \mux_data_rise0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg[4]),
        .Q(mux_data_rise0_r[4]),
        .R(SR));
  FDRE \mux_data_rise0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg[5]),
        .Q(mux_data_rise0_r[5]),
        .R(SR));
  FDRE \mux_data_rise0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg[6]),
        .Q(mux_data_rise0_r[6]),
        .R(SR));
  FDRE \mux_data_rise0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg[7]),
        .Q(mux_data_rise0_r[7]),
        .R(SR));
  FDRE \mux_data_rise0_r_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg[8]),
        .Q(mux_data_rise0_r[8]),
        .R(SR));
  FDRE \mux_data_rise0_r_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg[9]),
        .Q(mux_data_rise0_r[9]),
        .R(SR));
  FDRE \mux_data_rise1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_1[0]),
        .Q(mux_data_rise1_r[0]),
        .R(SR));
  FDRE \mux_data_rise1_r_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_1[10]),
        .Q(mux_data_rise1_r[10]),
        .R(SR));
  FDRE \mux_data_rise1_r_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_1[11]),
        .Q(mux_data_rise1_r[11]),
        .R(SR));
  FDRE \mux_data_rise1_r_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_1[12]),
        .Q(mux_data_rise1_r[12]),
        .R(SR));
  FDRE \mux_data_rise1_r_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_1[13]),
        .Q(mux_data_rise1_r[13]),
        .R(SR));
  FDRE \mux_data_rise1_r_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_1[14]),
        .Q(mux_data_rise1_r[14]),
        .R(SR));
  FDRE \mux_data_rise1_r_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_1[15]),
        .Q(mux_data_rise1_r[15]),
        .R(SR));
  FDRE \mux_data_rise1_r_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_1[16]),
        .Q(mux_data_rise1_r[16]),
        .R(SR));
  FDRE \mux_data_rise1_r_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_1[17]),
        .Q(mux_data_rise1_r[17]),
        .R(SR));
  FDRE \mux_data_rise1_r_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_1[18]),
        .Q(mux_data_rise1_r[18]),
        .R(SR));
  FDRE \mux_data_rise1_r_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_1[19]),
        .Q(mux_data_rise1_r[19]),
        .R(SR));
  FDRE \mux_data_rise1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_1[1]),
        .Q(mux_data_rise1_r[1]),
        .R(SR));
  FDRE \mux_data_rise1_r_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_1[20]),
        .Q(mux_data_rise1_r[20]),
        .R(SR));
  FDRE \mux_data_rise1_r_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_1[21]),
        .Q(mux_data_rise1_r[21]),
        .R(SR));
  FDRE \mux_data_rise1_r_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_1[22]),
        .Q(mux_data_rise1_r[22]),
        .R(SR));
  FDRE \mux_data_rise1_r_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_1[23]),
        .Q(mux_data_rise1_r[23]),
        .R(SR));
  FDRE \mux_data_rise1_r_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_1[24]),
        .Q(mux_data_rise1_r[24]),
        .R(SR));
  FDRE \mux_data_rise1_r_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_1[25]),
        .Q(mux_data_rise1_r[25]),
        .R(SR));
  FDRE \mux_data_rise1_r_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_1[26]),
        .Q(mux_data_rise1_r[26]),
        .R(SR));
  FDRE \mux_data_rise1_r_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_1[27]),
        .Q(mux_data_rise1_r[27]),
        .R(SR));
  FDRE \mux_data_rise1_r_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_1[28]),
        .Q(mux_data_rise1_r[28]),
        .R(SR));
  FDRE \mux_data_rise1_r_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_1[29]),
        .Q(mux_data_rise1_r[29]),
        .R(SR));
  FDRE \mux_data_rise1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_1[2]),
        .Q(mux_data_rise1_r[2]),
        .R(SR));
  FDRE \mux_data_rise1_r_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_1[30]),
        .Q(mux_data_rise1_r[30]),
        .R(SR));
  FDRE \mux_data_rise1_r_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_1[31]),
        .Q(mux_data_rise1_r[31]),
        .R(SR));
  FDRE \mux_data_rise1_r_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_1[32]),
        .Q(mux_data_rise1_r[32]),
        .R(SR));
  FDRE \mux_data_rise1_r_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_1[33]),
        .Q(mux_data_rise1_r[33]),
        .R(SR));
  FDRE \mux_data_rise1_r_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_1[34]),
        .Q(mux_data_rise1_r[34]),
        .R(SR));
  FDRE \mux_data_rise1_r_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_1[35]),
        .Q(mux_data_rise1_r[35]),
        .R(SR));
  FDRE \mux_data_rise1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_1[3]),
        .Q(mux_data_rise1_r[3]),
        .R(SR));
  FDRE \mux_data_rise1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_1[4]),
        .Q(mux_data_rise1_r[4]),
        .R(SR));
  FDRE \mux_data_rise1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_1[5]),
        .Q(mux_data_rise1_r[5]),
        .R(SR));
  FDRE \mux_data_rise1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_1[6]),
        .Q(mux_data_rise1_r[6]),
        .R(SR));
  FDRE \mux_data_rise1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_1[7]),
        .Q(mux_data_rise1_r[7]),
        .R(SR));
  FDRE \mux_data_rise1_r_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_1[8]),
        .Q(mux_data_rise1_r[8]),
        .R(SR));
  FDRE \mux_data_rise1_r_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_reg_1[9]),
        .Q(mux_data_rise1_r[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_phy_wr_init_sm" *) 
module sram_migmig_7series_v2_4_qdr_phy_wr_init_sm
   (D,
    \sm_r_reg[0] ,
    rdlvl_stg1_done_r_reg,
    cmplx_rdcal_start,
    wrcal_adj_rdy_r_reg_0,
    init_calib_complete,
    clkdiv_phase_cal_done_5r_reg,
    kill_rd_valid,
    rdlvl_stg1_start_r_reg_0,
    edge_adv_cal_start_r_reg_0,
    cal_stage2_start_r_reg_0,
    \mux_data_rise1_r_reg[16] ,
    po_fine_enable_reg,
    \data_valid_shftr_r_reg[2] ,
    cmplx_wr_done,
    cmplx_seq_rst,
    \mux_bw_fall1_r_reg[3] ,
    \mux_bw_rise0_r_reg[3] ,
    \mux_bw_fall0_r_reg[3] ,
    \mux_bw_rise1_r_reg[3] ,
    \mux_data_rise0_r_reg[35] ,
    \mux_data_fall0_r_reg[35] ,
    \mux_data_rise1_r_reg[35] ,
    \mux_data_fall1_r_reg[35] ,
    calib_in_common_reg,
    po_fine_inc_reg,
    po_sel_fine_oclk_delay_reg,
    \calib_sel_reg[4] ,
    \calib_sel_reg[0] ,
    \calib_zero_inputs_reg[2] ,
    \calib_zero_inputs_reg[2]_0 ,
    pi_edge_adv_r_reg,
    pi_edge_adv_2r_reg,
    of_cmd_wr_en_reg,
    SS,
    \sm_r_reg[0]_0 ,
    \byte_sel_cnt_reg[1] ,
    \byte_sel_cnt_reg[0] ,
    \calib_sel_reg[1] ,
    SR,
    \wrcal_samp_cnt_r_reg[0]_0 ,
    \phy_init_r_reg[1]_0 ,
    \wrcal_samp_cnt_r_reg[0]_1 ,
    victim_rot_done_r_reg_0,
    victim_rot_done_r_reg_1,
    rst_clk,
    \seen_valid_r_reg[3]_0 ,
    iob_dll_off_n,
    \left_r_reg[0] ,
    \next_lane_r_reg[2] ,
    \next_lane_r_reg[2]_0 ,
    \init_wr_data0_r_reg[71]_0 ,
    wrcal_adj_done_r_reg,
    \eye_sz_cnt_r_reg[12] ,
    \lanes_solid_prev_r_reg[0]_0 ,
    po_en_r_reg,
    wrcal_adj_done_r_reg_0,
    \byte_sel_r_reg[0] ,
    \eye_sz_cnt_r_reg[12]_0 ,
    byte_sel_ns146_out,
    \int_rd_cmd_n_reg[0] ,
    \int_wr_cmd_n_reg[1] ,
    \iob_addr_rise1_reg[12] ,
    \iob_addr_rise0_reg[12] ,
    CLK,
    rstdiv0_sync_r1_reg_rep__0,
    rstdiv0_sync_r1_reg_rep__4,
    rstdiv0_sync_r1_reg_rep__3,
    po_delay_done_reg,
    po_cnt_dec,
    po_delay_done_reg_0,
    wrcal_po_en,
    cmplx_pause,
    app_wr_cmd0,
    app_wr_cmd1,
    app_wr_bw_n0,
    app_wr_data0,
    po_dec_done_reg,
    wrcal_inc,
    po_sel_fine_oclk_delay_reg_0,
    wrcal_stg3,
    rdlvl_stg1_done_r_reg_0,
    \byte_cnt_reg[2] ,
    Q,
    stg3_r_reg,
    \pi_lane_r_reg[0] ,
    \byte_cnt_reg[0] ,
    wrcal_adj_rdy_r_reg_1,
    pi_edge_adv_reg,
    pi_edge_adv_r,
    phy_ctl_ready,
    \sm_r_reg[3] ,
    \byte_cnt_reg[1] ,
    \byte_sel_cnt_reg[1]_0 ,
    \byte_sel_cnt_reg[0]_0 ,
    \byte_cnt_reg[2]_0 ,
    \seg_run_r_reg[4] ,
    K_is_at_center_r_reg,
    cq_stable_r_reg_0,
    po_delay_done_reg_1,
    po_delay_done_reg_2,
    po_delay_done_reg_3,
    cal_done_reg,
    edge_adv_cal_done_reg,
    \phase_valid_reg[3] ,
    wrcal_adj_done,
    \seg_num_r_reg[0] ,
    rdlvl_stg1_start_r,
    first_lane_r,
    \rdlvl_work_lane_r_reg[1] ,
    rdlvl_valid,
    \sm_r_reg[1] ,
    \byte_sel_r_reg[1] ,
    po_su_rdy_r_reg,
    \sm_r_reg[0]_1 ,
    all_lanes_stg2_min_eyes_r,
    po_adj_done_r2_reg,
    \byte_sel_r_reg[1]_0 ,
    \cmplx_burst_bytes_r_reg[35] ,
    \seq_addr_r_reg[8] ,
    E,
    \cmplx_burst_bytes_r_reg[16] ,
    \cmplx_burst_bytes_r_reg[14] ,
    \cmplx_burst_bytes_r_reg[12] ,
    \cmplx_burst_bytes_r_reg[10] ,
    \cmplx_burst_bytes_r_reg[7] ,
    \cmplx_burst_bytes_r_reg[5] ,
    \cmplx_burst_bytes_r_reg[3] ,
    \cmplx_burst_bytes_r_reg[1] ,
    app_rd_cmd0,
    app_wr_addr0,
    app_rd_addr0);
  output [3:0]D;
  output \sm_r_reg[0] ;
  output rdlvl_stg1_done_r_reg;
  output cmplx_rdcal_start;
  output wrcal_adj_rdy_r_reg_0;
  output init_calib_complete;
  output clkdiv_phase_cal_done_5r_reg;
  output kill_rd_valid;
  output rdlvl_stg1_start_r_reg_0;
  output edge_adv_cal_start_r_reg_0;
  output cal_stage2_start_r_reg_0;
  output \mux_data_rise1_r_reg[16] ;
  output po_fine_enable_reg;
  output \data_valid_shftr_r_reg[2] ;
  output cmplx_wr_done;
  output cmplx_seq_rst;
  output [3:0]\mux_bw_fall1_r_reg[3] ;
  output [3:0]\mux_bw_rise0_r_reg[3] ;
  output [3:0]\mux_bw_fall0_r_reg[3] ;
  output [3:0]\mux_bw_rise1_r_reg[3] ;
  output [35:0]\mux_data_rise0_r_reg[35] ;
  output [35:0]\mux_data_fall0_r_reg[35] ;
  output [35:0]\mux_data_rise1_r_reg[35] ;
  output [35:0]\mux_data_fall1_r_reg[35] ;
  output calib_in_common_reg;
  output po_fine_inc_reg;
  output po_sel_fine_oclk_delay_reg;
  output [0:0]\calib_sel_reg[4] ;
  output \calib_sel_reg[0] ;
  output [2:0]\calib_zero_inputs_reg[2] ;
  output \calib_zero_inputs_reg[2]_0 ;
  output pi_edge_adv_r_reg;
  output pi_edge_adv_2r_reg;
  output of_cmd_wr_en_reg;
  output [0:0]SS;
  output [0:0]\sm_r_reg[0]_0 ;
  output \byte_sel_cnt_reg[1] ;
  output \byte_sel_cnt_reg[0] ;
  output \calib_sel_reg[1] ;
  output [0:0]SR;
  output \wrcal_samp_cnt_r_reg[0]_0 ;
  output \phy_init_r_reg[1]_0 ;
  output \wrcal_samp_cnt_r_reg[0]_1 ;
  output victim_rot_done_r_reg_0;
  output victim_rot_done_r_reg_1;
  output [0:0]rst_clk;
  output [2:0]\seen_valid_r_reg[3]_0 ;
  output iob_dll_off_n;
  output \left_r_reg[0] ;
  output [1:0]\next_lane_r_reg[2] ;
  output \next_lane_r_reg[2]_0 ;
  output \init_wr_data0_r_reg[71]_0 ;
  output wrcal_adj_done_r_reg;
  output \eye_sz_cnt_r_reg[12] ;
  output [0:0]\lanes_solid_prev_r_reg[0]_0 ;
  output po_en_r_reg;
  output wrcal_adj_done_r_reg_0;
  output \byte_sel_r_reg[0] ;
  output \eye_sz_cnt_r_reg[12]_0 ;
  output byte_sel_ns146_out;
  output \int_rd_cmd_n_reg[0] ;
  output \int_wr_cmd_n_reg[1] ;
  output [12:0]\iob_addr_rise1_reg[12] ;
  output [12:0]\iob_addr_rise0_reg[12] ;
  input CLK;
  input rstdiv0_sync_r1_reg_rep__0;
  input rstdiv0_sync_r1_reg_rep__4;
  input rstdiv0_sync_r1_reg_rep__3;
  input po_delay_done_reg;
  input po_cnt_dec;
  input po_delay_done_reg_0;
  input wrcal_po_en;
  input cmplx_pause;
  input app_wr_cmd0;
  input app_wr_cmd1;
  input [15:0]app_wr_bw_n0;
  input [143:0]app_wr_data0;
  input po_dec_done_reg;
  input wrcal_inc;
  input po_sel_fine_oclk_delay_reg_0;
  input wrcal_stg3;
  input rdlvl_stg1_done_r_reg_0;
  input \byte_cnt_reg[2] ;
  input [1:0]Q;
  input stg3_r_reg;
  input \pi_lane_r_reg[0] ;
  input \byte_cnt_reg[0] ;
  input wrcal_adj_rdy_r_reg_1;
  input pi_edge_adv_reg;
  input pi_edge_adv_r;
  input phy_ctl_ready;
  input [1:0]\sm_r_reg[3] ;
  input \byte_cnt_reg[1] ;
  input \byte_sel_cnt_reg[1]_0 ;
  input \byte_sel_cnt_reg[0]_0 ;
  input \byte_cnt_reg[2]_0 ;
  input \seg_run_r_reg[4] ;
  input K_is_at_center_r_reg;
  input cq_stable_r_reg_0;
  input po_delay_done_reg_1;
  input po_delay_done_reg_2;
  input po_delay_done_reg_3;
  input cal_done_reg;
  input edge_adv_cal_done_reg;
  input [3:0]\phase_valid_reg[3] ;
  input wrcal_adj_done;
  input \seg_num_r_reg[0] ;
  input rdlvl_stg1_start_r;
  input first_lane_r;
  input [1:0]\rdlvl_work_lane_r_reg[1] ;
  input rdlvl_valid;
  input \sm_r_reg[1] ;
  input \byte_sel_r_reg[1] ;
  input po_su_rdy_r_reg;
  input \sm_r_reg[0]_1 ;
  input all_lanes_stg2_min_eyes_r;
  input po_adj_done_r2_reg;
  input \byte_sel_r_reg[1]_0 ;
  input [27:0]\cmplx_burst_bytes_r_reg[35] ;
  input [8:0]\seq_addr_r_reg[8] ;
  input [0:0]E;
  input \cmplx_burst_bytes_r_reg[16] ;
  input \cmplx_burst_bytes_r_reg[14] ;
  input \cmplx_burst_bytes_r_reg[12] ;
  input \cmplx_burst_bytes_r_reg[10] ;
  input \cmplx_burst_bytes_r_reg[7] ;
  input \cmplx_burst_bytes_r_reg[5] ;
  input \cmplx_burst_bytes_r_reg[3] ;
  input \cmplx_burst_bytes_r_reg[1] ;
  input app_rd_cmd0;
  input [12:0]app_wr_addr0;
  input [12:0]app_rd_addr0;

  wire CLK;
  wire [3:0]D;
  wire [0:0]E;
  wire K_is_at_center_r_reg;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire all_lanes_stg2_min_eyes_r;
  wire [12:0]app_rd_addr0;
  wire app_rd_cmd0;
  wire [12:0]app_wr_addr0;
  wire [15:0]app_wr_bw_n0;
  wire app_wr_cmd0;
  wire app_wr_cmd1;
  wire [143:0]app_wr_data0;
  wire \byte_cnt_reg[0] ;
  wire \byte_cnt_reg[1] ;
  wire \byte_cnt_reg[2] ;
  wire \byte_cnt_reg[2]_0 ;
  wire byte_comp_cnt_ns;
  wire \byte_sel_cnt[0]_i_2_n_0 ;
  wire \byte_sel_cnt_reg[0] ;
  wire \byte_sel_cnt_reg[0]_0 ;
  wire \byte_sel_cnt_reg[1] ;
  wire \byte_sel_cnt_reg[1]_0 ;
  wire byte_sel_ns146_out;
  wire \byte_sel_r_reg[0] ;
  wire \byte_sel_r_reg[1] ;
  wire \byte_sel_r_reg[1]_0 ;
  wire cal_done_reg;
  wire cal_stage2_start_r_i_1_n_0;
  wire cal_stage2_start_r_i_2_n_0;
  wire cal_stage2_start_r_reg_0;
  wire calib_in_common_reg;
  wire \calib_sel_reg[0] ;
  wire \calib_sel_reg[1] ;
  wire [0:0]\calib_sel_reg[4] ;
  wire [2:0]\calib_zero_inputs_reg[2] ;
  wire \calib_zero_inputs_reg[2]_0 ;
  wire clkdiv_phase_cal_done_5r_reg;
  wire [8:0]cmplx_addr_r;
  wire \cmplx_burst_bytes_r_reg[10] ;
  wire \cmplx_burst_bytes_r_reg[12] ;
  wire \cmplx_burst_bytes_r_reg[14] ;
  wire \cmplx_burst_bytes_r_reg[16] ;
  wire \cmplx_burst_bytes_r_reg[1] ;
  wire [27:0]\cmplx_burst_bytes_r_reg[35] ;
  wire \cmplx_burst_bytes_r_reg[3] ;
  wire \cmplx_burst_bytes_r_reg[5] ;
  wire \cmplx_burst_bytes_r_reg[7] ;
  wire cmplx_pause;
  wire cmplx_rdcal_start;
  wire cmplx_rdcal_start_ns6_out;
  wire cmplx_seq_rst;
  wire [3:0]cmplx_victim_bit;
  wire cmplx_wr_done;
  wire \cq_cnt_r[0]_i_3_n_0 ;
  wire \cq_cnt_r[0]_i_4_n_0 ;
  wire \cq_cnt_r[0]_i_5_n_0 ;
  wire \cq_cnt_r[0]_i_6_n_0 ;
  wire \cq_cnt_r[0]_i_7_n_0 ;
  wire \cq_cnt_r[0]_i_8_n_0 ;
  wire \cq_cnt_r[12]_i_2_n_0 ;
  wire \cq_cnt_r[4]_i_2_n_0 ;
  wire \cq_cnt_r[4]_i_3_n_0 ;
  wire \cq_cnt_r[4]_i_4_n_0 ;
  wire \cq_cnt_r[4]_i_5_n_0 ;
  wire \cq_cnt_r[8]_i_2_n_0 ;
  wire \cq_cnt_r[8]_i_3_n_0 ;
  wire \cq_cnt_r[8]_i_4_n_0 ;
  wire \cq_cnt_r[8]_i_5_n_0 ;
  wire [12:0]cq_cnt_r_reg;
  wire \cq_cnt_r_reg[0]_i_2_n_0 ;
  wire \cq_cnt_r_reg[0]_i_2_n_1 ;
  wire \cq_cnt_r_reg[0]_i_2_n_2 ;
  wire \cq_cnt_r_reg[0]_i_2_n_3 ;
  wire \cq_cnt_r_reg[0]_i_2_n_4 ;
  wire \cq_cnt_r_reg[0]_i_2_n_5 ;
  wire \cq_cnt_r_reg[0]_i_2_n_6 ;
  wire \cq_cnt_r_reg[0]_i_2_n_7 ;
  wire \cq_cnt_r_reg[12]_i_1_n_7 ;
  wire \cq_cnt_r_reg[4]_i_1_n_0 ;
  wire \cq_cnt_r_reg[4]_i_1_n_1 ;
  wire \cq_cnt_r_reg[4]_i_1_n_2 ;
  wire \cq_cnt_r_reg[4]_i_1_n_3 ;
  wire \cq_cnt_r_reg[4]_i_1_n_4 ;
  wire \cq_cnt_r_reg[4]_i_1_n_5 ;
  wire \cq_cnt_r_reg[4]_i_1_n_6 ;
  wire \cq_cnt_r_reg[4]_i_1_n_7 ;
  wire \cq_cnt_r_reg[8]_i_1_n_0 ;
  wire \cq_cnt_r_reg[8]_i_1_n_1 ;
  wire \cq_cnt_r_reg[8]_i_1_n_2 ;
  wire \cq_cnt_r_reg[8]_i_1_n_3 ;
  wire \cq_cnt_r_reg[8]_i_1_n_4 ;
  wire \cq_cnt_r_reg[8]_i_1_n_5 ;
  wire \cq_cnt_r_reg[8]_i_1_n_6 ;
  wire \cq_cnt_r_reg[8]_i_1_n_7 ;
  wire cq_stable_r_i_1_n_0;
  wire cq_stable_r_i_2_n_0;
  wire cq_stable_r_i_3_n_0;
  wire cq_stable_r_reg_0;
  wire \data_valid_shftr_r_reg[2] ;
  wire edge_adv_cal_done_reg;
  wire edge_adv_cal_start_ns;
  wire edge_adv_cal_start_r_i_1__0_n_0;
  wire edge_adv_cal_start_r_reg_0;
  wire \eye_sz_cnt_r_reg[12] ;
  wire \eye_sz_cnt_r_reg[12]_0 ;
  wire first_lane_r;
  wire init_calib_complete;
  wire init_calib_complete_ns;
  wire init_calib_complete_r_i_5_n_0;
  wire init_calib_complete_r_i_6_n_0;
  wire init_calib_complete_r_i_7_n_0;
  wire init_calib_complete_r_rep_i_1_n_0;
  wire [12:0]init_rd_addr0;
  wire \init_rd_addr0_r[12]_i_1_n_0 ;
  wire \init_rd_addr0_r[12]_i_2_n_0 ;
  wire [0:0]init_rd_cmd;
  wire init_rd_cmd_ns;
  wire \init_rd_cmd_r[0]_i_2_n_0 ;
  wire [12:0]init_wr_addr1;
  wire [12:12]init_wr_addr1_ns;
  wire \init_wr_addr1_r[10]_i_1_n_0 ;
  wire \init_wr_addr1_r[11]_i_1_n_0 ;
  wire \init_wr_addr1_r[12]_i_1_n_0 ;
  wire \init_wr_addr1_r[1]_i_1_n_0 ;
  wire \init_wr_addr1_r[2]_i_1_n_0 ;
  wire \init_wr_addr1_r[3]_i_1_n_0 ;
  wire \init_wr_addr1_r[4]_i_1_n_0 ;
  wire \init_wr_addr1_r[5]_i_1_n_0 ;
  wire \init_wr_addr1_r[6]_i_1_n_0 ;
  wire \init_wr_addr1_r[7]_i_1_n_0 ;
  wire \init_wr_addr1_r[8]_i_1_n_0 ;
  wire \init_wr_addr1_r[9]_i_1_n_0 ;
  wire [1:1]init_wr_cmd_0;
  wire [1:1]init_wr_cmd_ns;
  wire [71:27]init_wr_data0;
  wire \init_wr_data0_r[34]_i_1_n_0 ;
  wire \init_wr_data0_r[70]_i_1_n_0 ;
  wire \init_wr_data0_r[71]_i_2_n_0 ;
  wire \init_wr_data0_r[71]_i_3_n_0 ;
  wire \init_wr_data0_r_reg[71]_0 ;
  wire [71:27]init_wr_data1;
  wire \init_wr_data1_r[71]_i_2_n_0 ;
  wire \init_wr_data1_r[71]_i_3_n_0 ;
  wire \int_rd_cmd_n_reg[0] ;
  wire \int_wr_cmd_n_reg[1] ;
  wire [12:0]\iob_addr_rise0_reg[12] ;
  wire [12:0]\iob_addr_rise1_reg[12] ;
  wire iob_dll_off_n;
  wire kill_rd_valid;
  wire kill_rd_valid_r_i_1_n_0;
  wire kill_rd_valid_r_i_2_n_0;
  wire [3:0]lanes_solid_ns;
  wire lanes_solid_prev_ns;
  wire [3:0]lanes_solid_prev_r;
  wire \lanes_solid_prev_r[3]_i_2_n_0 ;
  wire [0:0]\lanes_solid_prev_r_reg[0]_0 ;
  wire \lanes_solid_r[0]_i_2_n_0 ;
  wire \lanes_solid_r[0]_i_3_n_0 ;
  wire \lanes_solid_r[1]_i_2_n_0 ;
  wire \lanes_solid_r[1]_i_3_n_0 ;
  wire \lanes_solid_r[2]_i_2_n_0 ;
  wire \lanes_solid_r[2]_i_3_n_0 ;
  wire \lanes_solid_r[3]_i_2_n_0 ;
  wire \lanes_solid_r[3]_i_3_n_0 ;
  wire \lanes_solid_r_reg_n_0_[1] ;
  wire \lanes_solid_r_reg_n_0_[2] ;
  wire \lanes_solid_r_reg_n_0_[3] ;
  wire \left_r_reg[0] ;
  wire [3:0]\mux_bw_fall0_r_reg[3] ;
  wire [3:0]\mux_bw_fall1_r_reg[3] ;
  wire [3:0]\mux_bw_rise0_r_reg[3] ;
  wire [3:0]\mux_bw_rise1_r_reg[3] ;
  wire [35:0]\mux_data_fall0_r_reg[35] ;
  wire [35:0]\mux_data_fall1_r_reg[35] ;
  wire [35:0]\mux_data_rise0_r_reg[35] ;
  wire \mux_data_rise1_r_reg[16] ;
  wire [35:0]\mux_data_rise1_r_reg[35] ;
  wire \next_lane_r[2]_i_3_n_0 ;
  wire [1:0]\next_lane_r_reg[2] ;
  wire \next_lane_r_reg[2]_0 ;
  wire of_cmd_wr_en_reg;
  wire [3:0]p_0_in;
  wire [3:0]\phase_valid_reg[3] ;
  wire phy_ctl_ready;
  wire phy_init_ns;
  wire \phy_init_r[10]_i_1_n_0 ;
  wire \phy_init_r[10]_i_2_n_0 ;
  wire \phy_init_r[12]_i_1_n_0 ;
  wire \phy_init_r[12]_i_2_n_0 ;
  wire \phy_init_r[13]_i_1_n_0 ;
  wire \phy_init_r[14]_i_10_n_0 ;
  wire \phy_init_r[14]_i_11_n_0 ;
  wire \phy_init_r[14]_i_12_n_0 ;
  wire \phy_init_r[14]_i_13_n_0 ;
  wire \phy_init_r[14]_i_14_n_0 ;
  wire \phy_init_r[14]_i_15_n_0 ;
  wire \phy_init_r[14]_i_2_n_0 ;
  wire \phy_init_r[14]_i_3_n_0 ;
  wire \phy_init_r[14]_i_4_n_0 ;
  wire \phy_init_r[14]_i_5_n_0 ;
  wire \phy_init_r[14]_i_6_n_0 ;
  wire \phy_init_r[14]_i_7_n_0 ;
  wire \phy_init_r[14]_i_8_n_0 ;
  wire \phy_init_r[14]_i_9_n_0 ;
  wire \phy_init_r[1]_i_1_n_0 ;
  wire \phy_init_r[1]_i_2_n_0 ;
  wire \phy_init_r[3]_i_1_n_0 ;
  wire \phy_init_r[3]_i_2_n_0 ;
  wire \phy_init_r[6]_i_1_n_0 ;
  wire \phy_init_r[6]_i_2_n_0 ;
  wire \phy_init_r[6]_i_3_n_0 ;
  wire \phy_init_r[6]_i_4_n_0 ;
  wire \phy_init_r[7]_i_1_n_0 ;
  wire \phy_init_r_reg[1]_0 ;
  wire \phy_init_r_reg_n_0_[0] ;
  wire \phy_init_r_reg_n_0_[10] ;
  wire \phy_init_r_reg_n_0_[11] ;
  wire \phy_init_r_reg_n_0_[12] ;
  wire \phy_init_r_reg_n_0_[13] ;
  wire \phy_init_r_reg_n_0_[14] ;
  wire \phy_init_r_reg_n_0_[1] ;
  wire \phy_init_r_reg_n_0_[2] ;
  wire \phy_init_r_reg_n_0_[3] ;
  wire \phy_init_r_reg_n_0_[4] ;
  wire \phy_init_r_reg_n_0_[5] ;
  wire \phy_init_r_reg_n_0_[6] ;
  wire \phy_init_r_reg_n_0_[7] ;
  wire \phy_init_r_reg_n_0_[8] ;
  wire \phy_init_r_reg_n_0_[9] ;
  wire pi_edge_adv_2r_reg;
  wire pi_edge_adv_r;
  wire pi_edge_adv_r_reg;
  wire pi_edge_adv_reg;
  wire \pi_lane_r_reg[0] ;
  wire po_adj_done_r2_reg;
  wire po_cnt_dec;
  wire po_dec_done_reg;
  wire po_delay_done_reg;
  wire po_delay_done_reg_0;
  wire po_delay_done_reg_1;
  wire po_delay_done_reg_2;
  wire po_delay_done_reg_3;
  wire po_en_r_reg;
  wire po_fine_enable_i_2_n_0;
  wire po_fine_enable_reg;
  wire po_fine_inc_reg;
  wire po_sel_fine_oclk_delay_reg;
  wire po_sel_fine_oclk_delay_reg_0;
  wire po_su_rdy_r_reg;
  wire [2:2]rdlvl_stg1_cal_bytes;
  wire \rdlvl_stg1_cal_bytes_r[0]_i_1_n_0 ;
  wire \rdlvl_stg1_cal_bytes_r[1]_i_1_n_0 ;
  wire \rdlvl_stg1_cal_bytes_r[2]_i_1_n_0 ;
  wire \rdlvl_stg1_cal_bytes_r[3]_i_2_n_0 ;
  wire rdlvl_stg1_done_r_reg;
  wire rdlvl_stg1_done_r_reg_0;
  wire rdlvl_stg1_start_r;
  wire rdlvl_stg1_start_r_i_1_n_0;
  wire rdlvl_stg1_start_r_i_2_n_0;
  wire rdlvl_stg1_start_r_i_3_n_0;
  wire rdlvl_stg1_start_r_i_4_n_0;
  wire rdlvl_stg1_start_r_i_5_n_0;
  wire rdlvl_stg1_start_r_i_6_n_0;
  wire rdlvl_stg1_start_r_reg_0;
  wire rdlvl_valid;
  wire [1:0]\rdlvl_work_lane_r_reg[1] ;
  wire [0:0]rst_clk;
  wire rst_r;
  wire rst_stg1_ns;
  wire rst_stg2_ns;
  wire rst_stg2_r_i_2_n_0;
  wire rst_stg2_r_i_3_n_0;
  wire rstdiv0_sync_r1_reg_rep__0;
  wire rstdiv0_sync_r1_reg_rep__3;
  wire rstdiv0_sync_r1_reg_rep__4;
  wire seen_valid_ns;
  wire \seen_valid_r[0]_i_1_n_0 ;
  wire \seen_valid_r[1]_i_1_n_0 ;
  wire \seen_valid_r[2]_i_1_n_0 ;
  wire \seen_valid_r[3]_i_2_n_0 ;
  wire \seen_valid_r[3]_i_3_n_0 ;
  wire \seen_valid_r[3]_i_4_n_0 ;
  wire \seen_valid_r[3]_i_5_n_0 ;
  wire [2:0]\seen_valid_r_reg[3]_0 ;
  wire \seen_valid_r_reg_n_0_[0] ;
  wire \seen_valid_r_reg_n_0_[1] ;
  wire \seen_valid_r_reg_n_0_[2] ;
  wire \seen_valid_r_reg_n_0_[3] ;
  wire \seg_num_r[4]_i_10_n_0 ;
  wire \seg_num_r_reg[0] ;
  wire \seg_run_r_reg[4] ;
  wire sel;
  wire [8:0]\seq_addr_r_reg[8] ;
  wire [8:0]sm_cntr_ns;
  wire \sm_cntr_r[0]_i_2_n_0 ;
  wire \sm_cntr_r[0]_i_3_n_0 ;
  wire \sm_cntr_r[0]_i_4_n_0 ;
  wire \sm_cntr_r[0]_i_5_n_0 ;
  wire \sm_cntr_r[0]_i_6_n_0 ;
  wire \sm_cntr_r[0]_i_7_n_0 ;
  wire \sm_cntr_r[3]_i_2_n_0 ;
  wire \sm_cntr_r[3]_i_3_n_0 ;
  wire \sm_cntr_r[3]_i_4_n_0 ;
  wire \sm_cntr_r[3]_i_5_n_0 ;
  wire \sm_cntr_r[3]_i_6_n_0 ;
  wire \sm_cntr_r[3]_i_7_n_0 ;
  wire \sm_cntr_r[3]_i_8_n_0 ;
  wire \sm_cntr_r[4]_i_2_n_0 ;
  wire \sm_cntr_r[4]_i_3_n_0 ;
  wire \sm_cntr_r[4]_i_4_n_0 ;
  wire \sm_cntr_r[5]_i_2_n_0 ;
  wire \sm_cntr_r[5]_i_3_n_0 ;
  wire \sm_cntr_r[6]_i_2_n_0 ;
  wire \sm_cntr_r[6]_i_3_n_0 ;
  wire \sm_cntr_r[7]_i_2_n_0 ;
  wire \sm_cntr_r[7]_i_3_n_0 ;
  wire \sm_cntr_r[7]_i_4_n_0 ;
  wire \sm_cntr_r[7]_i_5_n_0 ;
  wire \sm_cntr_r[7]_i_6_n_0 ;
  wire \sm_cntr_r[8]_i_11_n_0 ;
  wire \sm_cntr_r[8]_i_12_n_0 ;
  wire \sm_cntr_r[8]_i_13_n_0 ;
  wire \sm_cntr_r[8]_i_14_n_0 ;
  wire \sm_cntr_r[8]_i_15_n_0 ;
  wire \sm_cntr_r[8]_i_16_n_0 ;
  wire \sm_cntr_r[8]_i_17_n_0 ;
  wire \sm_cntr_r[8]_i_18_n_0 ;
  wire \sm_cntr_r[8]_i_19_n_0 ;
  wire \sm_cntr_r[8]_i_1_n_0 ;
  wire \sm_cntr_r[8]_i_20_n_0 ;
  wire \sm_cntr_r[8]_i_21_n_0 ;
  wire \sm_cntr_r[8]_i_22_n_0 ;
  wire \sm_cntr_r[8]_i_23_n_0 ;
  wire \sm_cntr_r[8]_i_24_n_0 ;
  wire \sm_cntr_r[8]_i_3_n_0 ;
  wire \sm_cntr_r[8]_i_4_n_0 ;
  wire \sm_cntr_r[8]_i_5_n_0 ;
  wire \sm_cntr_r[8]_i_6_n_0 ;
  wire \sm_cntr_r[8]_i_7_n_0 ;
  wire \sm_cntr_r[8]_i_8_n_0 ;
  wire \sm_cntr_r[8]_i_9_n_0 ;
  wire [8:0]sm_cntr_r_reg__0;
  wire \sm_r_reg[0] ;
  wire [0:0]\sm_r_reg[0]_0 ;
  wire \sm_r_reg[0]_1 ;
  wire \sm_r_reg[1] ;
  wire [1:0]\sm_r_reg[3] ;
  wire \solid_cntr_present[0].byte_comp_cnt_r[0]_i_1_n_0 ;
  wire \solid_cntr_present[0].byte_comp_cnt_r[0]_i_2_n_0 ;
  wire \solid_cntr_present[0].byte_comp_cnt_r[0]_i_4_n_0 ;
  wire \solid_cntr_present[0].byte_comp_cnt_r[0]_i_5_n_0 ;
  wire \solid_cntr_present[0].byte_comp_cnt_r[0]_i_6_n_0 ;
  wire \solid_cntr_present[0].byte_comp_cnt_r[0]_i_7_n_0 ;
  wire \solid_cntr_present[0].byte_comp_cnt_r[4]_i_2_n_0 ;
  wire \solid_cntr_present[0].byte_comp_cnt_r[4]_i_3_n_0 ;
  wire \solid_cntr_present[0].byte_comp_cnt_r[4]_i_4_n_0 ;
  wire \solid_cntr_present[0].byte_comp_cnt_r[4]_i_5_n_0 ;
  wire \solid_cntr_present[0].byte_comp_cnt_r[8]_i_2_n_0 ;
  wire \solid_cntr_present[0].byte_comp_cnt_r[8]_i_3_n_0 ;
  wire \solid_cntr_present[0].byte_comp_cnt_r[8]_i_4_n_0 ;
  wire \solid_cntr_present[0].byte_comp_cnt_r[8]_i_5_n_0 ;
  wire \solid_cntr_present[0].byte_comp_cnt_r_reg[0]_i_3_n_0 ;
  wire \solid_cntr_present[0].byte_comp_cnt_r_reg[0]_i_3_n_1 ;
  wire \solid_cntr_present[0].byte_comp_cnt_r_reg[0]_i_3_n_2 ;
  wire \solid_cntr_present[0].byte_comp_cnt_r_reg[0]_i_3_n_3 ;
  wire \solid_cntr_present[0].byte_comp_cnt_r_reg[0]_i_3_n_4 ;
  wire \solid_cntr_present[0].byte_comp_cnt_r_reg[0]_i_3_n_5 ;
  wire \solid_cntr_present[0].byte_comp_cnt_r_reg[0]_i_3_n_6 ;
  wire \solid_cntr_present[0].byte_comp_cnt_r_reg[0]_i_3_n_7 ;
  wire \solid_cntr_present[0].byte_comp_cnt_r_reg[4]_i_1_n_0 ;
  wire \solid_cntr_present[0].byte_comp_cnt_r_reg[4]_i_1_n_1 ;
  wire \solid_cntr_present[0].byte_comp_cnt_r_reg[4]_i_1_n_2 ;
  wire \solid_cntr_present[0].byte_comp_cnt_r_reg[4]_i_1_n_3 ;
  wire \solid_cntr_present[0].byte_comp_cnt_r_reg[4]_i_1_n_4 ;
  wire \solid_cntr_present[0].byte_comp_cnt_r_reg[4]_i_1_n_5 ;
  wire \solid_cntr_present[0].byte_comp_cnt_r_reg[4]_i_1_n_6 ;
  wire \solid_cntr_present[0].byte_comp_cnt_r_reg[4]_i_1_n_7 ;
  wire \solid_cntr_present[0].byte_comp_cnt_r_reg[8]_i_1_n_1 ;
  wire \solid_cntr_present[0].byte_comp_cnt_r_reg[8]_i_1_n_2 ;
  wire \solid_cntr_present[0].byte_comp_cnt_r_reg[8]_i_1_n_3 ;
  wire \solid_cntr_present[0].byte_comp_cnt_r_reg[8]_i_1_n_4 ;
  wire \solid_cntr_present[0].byte_comp_cnt_r_reg[8]_i_1_n_5 ;
  wire \solid_cntr_present[0].byte_comp_cnt_r_reg[8]_i_1_n_6 ;
  wire \solid_cntr_present[0].byte_comp_cnt_r_reg[8]_i_1_n_7 ;
  wire \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[0] ;
  wire \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[10] ;
  wire \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[11] ;
  wire \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[1] ;
  wire \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[2] ;
  wire \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[3] ;
  wire \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[4] ;
  wire \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[5] ;
  wire \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[6] ;
  wire \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[7] ;
  wire \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[8] ;
  wire \solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[9] ;
  wire \solid_cntr_present[1].byte_comp_cnt_r[0]_i_1_n_0 ;
  wire \solid_cntr_present[1].byte_comp_cnt_r[0]_i_3_n_0 ;
  wire \solid_cntr_present[1].byte_comp_cnt_r[0]_i_4_n_0 ;
  wire \solid_cntr_present[1].byte_comp_cnt_r[0]_i_5_n_0 ;
  wire \solid_cntr_present[1].byte_comp_cnt_r[0]_i_6_n_0 ;
  wire \solid_cntr_present[1].byte_comp_cnt_r[4]_i_2_n_0 ;
  wire \solid_cntr_present[1].byte_comp_cnt_r[4]_i_3_n_0 ;
  wire \solid_cntr_present[1].byte_comp_cnt_r[4]_i_4_n_0 ;
  wire \solid_cntr_present[1].byte_comp_cnt_r[4]_i_5_n_0 ;
  wire \solid_cntr_present[1].byte_comp_cnt_r[8]_i_2_n_0 ;
  wire \solid_cntr_present[1].byte_comp_cnt_r[8]_i_3_n_0 ;
  wire \solid_cntr_present[1].byte_comp_cnt_r[8]_i_4_n_0 ;
  wire \solid_cntr_present[1].byte_comp_cnt_r[8]_i_5_n_0 ;
  wire \solid_cntr_present[1].byte_comp_cnt_r_reg[0]_i_2_n_0 ;
  wire \solid_cntr_present[1].byte_comp_cnt_r_reg[0]_i_2_n_1 ;
  wire \solid_cntr_present[1].byte_comp_cnt_r_reg[0]_i_2_n_2 ;
  wire \solid_cntr_present[1].byte_comp_cnt_r_reg[0]_i_2_n_3 ;
  wire \solid_cntr_present[1].byte_comp_cnt_r_reg[0]_i_2_n_4 ;
  wire \solid_cntr_present[1].byte_comp_cnt_r_reg[0]_i_2_n_5 ;
  wire \solid_cntr_present[1].byte_comp_cnt_r_reg[0]_i_2_n_6 ;
  wire \solid_cntr_present[1].byte_comp_cnt_r_reg[0]_i_2_n_7 ;
  wire \solid_cntr_present[1].byte_comp_cnt_r_reg[4]_i_1_n_0 ;
  wire \solid_cntr_present[1].byte_comp_cnt_r_reg[4]_i_1_n_1 ;
  wire \solid_cntr_present[1].byte_comp_cnt_r_reg[4]_i_1_n_2 ;
  wire \solid_cntr_present[1].byte_comp_cnt_r_reg[4]_i_1_n_3 ;
  wire \solid_cntr_present[1].byte_comp_cnt_r_reg[4]_i_1_n_4 ;
  wire \solid_cntr_present[1].byte_comp_cnt_r_reg[4]_i_1_n_5 ;
  wire \solid_cntr_present[1].byte_comp_cnt_r_reg[4]_i_1_n_6 ;
  wire \solid_cntr_present[1].byte_comp_cnt_r_reg[4]_i_1_n_7 ;
  wire \solid_cntr_present[1].byte_comp_cnt_r_reg[8]_i_1_n_1 ;
  wire \solid_cntr_present[1].byte_comp_cnt_r_reg[8]_i_1_n_2 ;
  wire \solid_cntr_present[1].byte_comp_cnt_r_reg[8]_i_1_n_3 ;
  wire \solid_cntr_present[1].byte_comp_cnt_r_reg[8]_i_1_n_4 ;
  wire \solid_cntr_present[1].byte_comp_cnt_r_reg[8]_i_1_n_5 ;
  wire \solid_cntr_present[1].byte_comp_cnt_r_reg[8]_i_1_n_6 ;
  wire \solid_cntr_present[1].byte_comp_cnt_r_reg[8]_i_1_n_7 ;
  wire \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[0] ;
  wire \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[10] ;
  wire \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[11] ;
  wire \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[1] ;
  wire \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[2] ;
  wire \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[3] ;
  wire \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[4] ;
  wire \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[5] ;
  wire \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[6] ;
  wire \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[7] ;
  wire \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[8] ;
  wire \solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[9] ;
  wire \solid_cntr_present[2].byte_comp_cnt_r[0]_i_1_n_0 ;
  wire \solid_cntr_present[2].byte_comp_cnt_r[0]_i_3_n_0 ;
  wire \solid_cntr_present[2].byte_comp_cnt_r[0]_i_4_n_0 ;
  wire \solid_cntr_present[2].byte_comp_cnt_r[0]_i_5_n_0 ;
  wire \solid_cntr_present[2].byte_comp_cnt_r[0]_i_6_n_0 ;
  wire \solid_cntr_present[2].byte_comp_cnt_r[4]_i_2_n_0 ;
  wire \solid_cntr_present[2].byte_comp_cnt_r[4]_i_3_n_0 ;
  wire \solid_cntr_present[2].byte_comp_cnt_r[4]_i_4_n_0 ;
  wire \solid_cntr_present[2].byte_comp_cnt_r[4]_i_5_n_0 ;
  wire \solid_cntr_present[2].byte_comp_cnt_r[8]_i_2_n_0 ;
  wire \solid_cntr_present[2].byte_comp_cnt_r[8]_i_3_n_0 ;
  wire \solid_cntr_present[2].byte_comp_cnt_r[8]_i_4_n_0 ;
  wire \solid_cntr_present[2].byte_comp_cnt_r[8]_i_5_n_0 ;
  wire \solid_cntr_present[2].byte_comp_cnt_r_reg[0]_i_2_n_0 ;
  wire \solid_cntr_present[2].byte_comp_cnt_r_reg[0]_i_2_n_1 ;
  wire \solid_cntr_present[2].byte_comp_cnt_r_reg[0]_i_2_n_2 ;
  wire \solid_cntr_present[2].byte_comp_cnt_r_reg[0]_i_2_n_3 ;
  wire \solid_cntr_present[2].byte_comp_cnt_r_reg[0]_i_2_n_4 ;
  wire \solid_cntr_present[2].byte_comp_cnt_r_reg[0]_i_2_n_5 ;
  wire \solid_cntr_present[2].byte_comp_cnt_r_reg[0]_i_2_n_6 ;
  wire \solid_cntr_present[2].byte_comp_cnt_r_reg[0]_i_2_n_7 ;
  wire \solid_cntr_present[2].byte_comp_cnt_r_reg[4]_i_1_n_0 ;
  wire \solid_cntr_present[2].byte_comp_cnt_r_reg[4]_i_1_n_1 ;
  wire \solid_cntr_present[2].byte_comp_cnt_r_reg[4]_i_1_n_2 ;
  wire \solid_cntr_present[2].byte_comp_cnt_r_reg[4]_i_1_n_3 ;
  wire \solid_cntr_present[2].byte_comp_cnt_r_reg[4]_i_1_n_4 ;
  wire \solid_cntr_present[2].byte_comp_cnt_r_reg[4]_i_1_n_5 ;
  wire \solid_cntr_present[2].byte_comp_cnt_r_reg[4]_i_1_n_6 ;
  wire \solid_cntr_present[2].byte_comp_cnt_r_reg[4]_i_1_n_7 ;
  wire \solid_cntr_present[2].byte_comp_cnt_r_reg[8]_i_1_n_1 ;
  wire \solid_cntr_present[2].byte_comp_cnt_r_reg[8]_i_1_n_2 ;
  wire \solid_cntr_present[2].byte_comp_cnt_r_reg[8]_i_1_n_3 ;
  wire \solid_cntr_present[2].byte_comp_cnt_r_reg[8]_i_1_n_4 ;
  wire \solid_cntr_present[2].byte_comp_cnt_r_reg[8]_i_1_n_5 ;
  wire \solid_cntr_present[2].byte_comp_cnt_r_reg[8]_i_1_n_6 ;
  wire \solid_cntr_present[2].byte_comp_cnt_r_reg[8]_i_1_n_7 ;
  wire \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[0] ;
  wire \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[10] ;
  wire \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[11] ;
  wire \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[1] ;
  wire \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[2] ;
  wire \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[3] ;
  wire \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[4] ;
  wire \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[5] ;
  wire \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[6] ;
  wire \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[7] ;
  wire \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[8] ;
  wire \solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[9] ;
  wire \solid_cntr_present[3].byte_comp_cnt_r[0]_i_3_n_0 ;
  wire \solid_cntr_present[3].byte_comp_cnt_r[0]_i_4_n_0 ;
  wire \solid_cntr_present[3].byte_comp_cnt_r[0]_i_5_n_0 ;
  wire \solid_cntr_present[3].byte_comp_cnt_r[0]_i_6_n_0 ;
  wire \solid_cntr_present[3].byte_comp_cnt_r[4]_i_2_n_0 ;
  wire \solid_cntr_present[3].byte_comp_cnt_r[4]_i_3_n_0 ;
  wire \solid_cntr_present[3].byte_comp_cnt_r[4]_i_4_n_0 ;
  wire \solid_cntr_present[3].byte_comp_cnt_r[4]_i_5_n_0 ;
  wire \solid_cntr_present[3].byte_comp_cnt_r[8]_i_2_n_0 ;
  wire \solid_cntr_present[3].byte_comp_cnt_r[8]_i_3_n_0 ;
  wire \solid_cntr_present[3].byte_comp_cnt_r[8]_i_4_n_0 ;
  wire \solid_cntr_present[3].byte_comp_cnt_r[8]_i_5_n_0 ;
  wire \solid_cntr_present[3].byte_comp_cnt_r_reg[0]_i_2_n_0 ;
  wire \solid_cntr_present[3].byte_comp_cnt_r_reg[0]_i_2_n_1 ;
  wire \solid_cntr_present[3].byte_comp_cnt_r_reg[0]_i_2_n_2 ;
  wire \solid_cntr_present[3].byte_comp_cnt_r_reg[0]_i_2_n_3 ;
  wire \solid_cntr_present[3].byte_comp_cnt_r_reg[0]_i_2_n_4 ;
  wire \solid_cntr_present[3].byte_comp_cnt_r_reg[0]_i_2_n_5 ;
  wire \solid_cntr_present[3].byte_comp_cnt_r_reg[0]_i_2_n_6 ;
  wire \solid_cntr_present[3].byte_comp_cnt_r_reg[0]_i_2_n_7 ;
  wire \solid_cntr_present[3].byte_comp_cnt_r_reg[4]_i_1_n_0 ;
  wire \solid_cntr_present[3].byte_comp_cnt_r_reg[4]_i_1_n_1 ;
  wire \solid_cntr_present[3].byte_comp_cnt_r_reg[4]_i_1_n_2 ;
  wire \solid_cntr_present[3].byte_comp_cnt_r_reg[4]_i_1_n_3 ;
  wire \solid_cntr_present[3].byte_comp_cnt_r_reg[4]_i_1_n_4 ;
  wire \solid_cntr_present[3].byte_comp_cnt_r_reg[4]_i_1_n_5 ;
  wire \solid_cntr_present[3].byte_comp_cnt_r_reg[4]_i_1_n_6 ;
  wire \solid_cntr_present[3].byte_comp_cnt_r_reg[4]_i_1_n_7 ;
  wire \solid_cntr_present[3].byte_comp_cnt_r_reg[8]_i_1_n_1 ;
  wire \solid_cntr_present[3].byte_comp_cnt_r_reg[8]_i_1_n_2 ;
  wire \solid_cntr_present[3].byte_comp_cnt_r_reg[8]_i_1_n_3 ;
  wire \solid_cntr_present[3].byte_comp_cnt_r_reg[8]_i_1_n_4 ;
  wire \solid_cntr_present[3].byte_comp_cnt_r_reg[8]_i_1_n_5 ;
  wire \solid_cntr_present[3].byte_comp_cnt_r_reg[8]_i_1_n_6 ;
  wire \solid_cntr_present[3].byte_comp_cnt_r_reg[8]_i_1_n_7 ;
  wire \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[0] ;
  wire \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[10] ;
  wire \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[11] ;
  wire \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[1] ;
  wire \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[2] ;
  wire \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[3] ;
  wire \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[4] ;
  wire \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[5] ;
  wire \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[6] ;
  wire \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[7] ;
  wire \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[8] ;
  wire \solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[9] ;
  wire stg3_r_reg;
  wire victim_rot_done_r;
  wire victim_rot_done_r_i_1_n_0;
  wire victim_rot_done_r_reg_0;
  wire victim_rot_done_r_reg_1;
  wire wrcal_adj_done;
  wire wrcal_adj_done_r_reg;
  wire wrcal_adj_done_r_reg_0;
  wire wrcal_adj_rdy_ns;
  wire wrcal_adj_rdy_r_i_2_n_0;
  wire wrcal_adj_rdy_r_reg_0;
  wire wrcal_adj_rdy_r_reg_1;
  wire wrcal_inc;
  wire wrcal_po_en;
  wire [11:0]wrcal_samp_cnt_r;
  wire \wrcal_samp_cnt_r[0]_i_1_n_0 ;
  wire \wrcal_samp_cnt_r[11]_i_10_n_0 ;
  wire \wrcal_samp_cnt_r[11]_i_11_n_0 ;
  wire \wrcal_samp_cnt_r[11]_i_1_n_0 ;
  wire \wrcal_samp_cnt_r[11]_i_2_n_0 ;
  wire \wrcal_samp_cnt_r[11]_i_4_n_0 ;
  wire \wrcal_samp_cnt_r[11]_i_7_n_0 ;
  wire \wrcal_samp_cnt_r[11]_i_8_n_0 ;
  wire \wrcal_samp_cnt_r[11]_i_9_n_0 ;
  wire \wrcal_samp_cnt_r[4]_i_2_n_0 ;
  wire \wrcal_samp_cnt_r[4]_i_3_n_0 ;
  wire \wrcal_samp_cnt_r[4]_i_4_n_0 ;
  wire \wrcal_samp_cnt_r[4]_i_5_n_0 ;
  wire \wrcal_samp_cnt_r[8]_i_2_n_0 ;
  wire \wrcal_samp_cnt_r[8]_i_3_n_0 ;
  wire \wrcal_samp_cnt_r[8]_i_4_n_0 ;
  wire \wrcal_samp_cnt_r[8]_i_5_n_0 ;
  wire \wrcal_samp_cnt_r_reg[0]_0 ;
  wire \wrcal_samp_cnt_r_reg[0]_1 ;
  wire \wrcal_samp_cnt_r_reg[11]_i_3_n_2 ;
  wire \wrcal_samp_cnt_r_reg[11]_i_3_n_3 ;
  wire \wrcal_samp_cnt_r_reg[11]_i_3_n_5 ;
  wire \wrcal_samp_cnt_r_reg[11]_i_3_n_6 ;
  wire \wrcal_samp_cnt_r_reg[11]_i_3_n_7 ;
  wire \wrcal_samp_cnt_r_reg[4]_i_1_n_0 ;
  wire \wrcal_samp_cnt_r_reg[4]_i_1_n_1 ;
  wire \wrcal_samp_cnt_r_reg[4]_i_1_n_2 ;
  wire \wrcal_samp_cnt_r_reg[4]_i_1_n_3 ;
  wire \wrcal_samp_cnt_r_reg[4]_i_1_n_4 ;
  wire \wrcal_samp_cnt_r_reg[4]_i_1_n_5 ;
  wire \wrcal_samp_cnt_r_reg[4]_i_1_n_6 ;
  wire \wrcal_samp_cnt_r_reg[4]_i_1_n_7 ;
  wire \wrcal_samp_cnt_r_reg[8]_i_1_n_0 ;
  wire \wrcal_samp_cnt_r_reg[8]_i_1_n_1 ;
  wire \wrcal_samp_cnt_r_reg[8]_i_1_n_2 ;
  wire \wrcal_samp_cnt_r_reg[8]_i_1_n_3 ;
  wire \wrcal_samp_cnt_r_reg[8]_i_1_n_4 ;
  wire \wrcal_samp_cnt_r_reg[8]_i_1_n_5 ;
  wire \wrcal_samp_cnt_r_reg[8]_i_1_n_6 ;
  wire \wrcal_samp_cnt_r_reg[8]_i_1_n_7 ;
  wire wrcal_stg3;
  wire [3:0]\NLW_cq_cnt_r_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_cq_cnt_r_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_solid_cntr_present[0].byte_comp_cnt_r_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_solid_cntr_present[1].byte_comp_cnt_r_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_solid_cntr_present[2].byte_comp_cnt_r_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_solid_cntr_present[3].byte_comp_cnt_r_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_wrcal_samp_cnt_r_reg[11]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_wrcal_samp_cnt_r_reg[11]_i_3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hF0F0F8FFF0F0F800)) 
    \byte_sel_cnt[0]_i_1 
       (.I0(wrcal_adj_rdy_r_reg_0),
        .I1(Q[0]),
        .I2(\byte_sel_cnt[0]_i_2_n_0 ),
        .I3(po_delay_done_reg_0),
        .I4(\calib_zero_inputs_reg[2]_0 ),
        .I5(\byte_sel_cnt_reg[0]_0 ),
        .O(\byte_sel_cnt_reg[0] ));
  LUT6 #(
    .INIT(64'h000000000000A820)) 
    \byte_sel_cnt[0]_i_2 
       (.I0(\sm_r_reg[0] ),
        .I1(rdlvl_stg1_done_r_reg_0),
        .I2(\pi_lane_r_reg[0] ),
        .I3(\byte_cnt_reg[0] ),
        .I4(\mux_data_rise1_r_reg[16] ),
        .I5(wrcal_adj_rdy_r_reg_0),
        .O(\byte_sel_cnt[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000E2FF0000E200)) 
    \byte_sel_cnt[1]_i_1 
       (.I0(\byte_cnt_reg[1] ),
        .I1(wrcal_adj_rdy_r_reg_0),
        .I2(Q[1]),
        .I3(po_delay_done_reg_0),
        .I4(\calib_zero_inputs_reg[2]_0 ),
        .I5(\byte_sel_cnt_reg[1]_0 ),
        .O(\byte_sel_cnt_reg[1] ));
  LUT2 #(
    .INIT(4'hD)) 
    \byte_sel_cnt[2]_i_3 
       (.I0(\sm_r_reg[0] ),
        .I1(\mux_data_rise1_r_reg[16] ),
        .O(\calib_zero_inputs_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h80000003)) 
    \byte_sel_r[0]_i_5 
       (.I0(all_lanes_stg2_min_eyes_r),
        .I1(\sm_r_reg[3] [0]),
        .I2(\lanes_solid_r_reg_n_0_[3] ),
        .I3(\lanes_solid_r_reg_n_0_[2] ),
        .I4(\lanes_solid_r_reg_n_0_[1] ),
        .O(\byte_sel_r_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000200)) 
    cal_stage2_start_r_i_1
       (.I0(wrcal_adj_rdy_r_i_2_n_0),
        .I1(\phy_init_r_reg_n_0_[11] ),
        .I2(\phy_init_r_reg_n_0_[14] ),
        .I3(\phy_init_r_reg_n_0_[5] ),
        .I4(cal_stage2_start_r_i_2_n_0),
        .I5(cal_stage2_start_r_reg_0),
        .O(cal_stage2_start_r_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    cal_stage2_start_r_i_2
       (.I0(\phy_init_r_reg_n_0_[4] ),
        .I1(\phy_init_r_reg_n_0_[2] ),
        .I2(\phy_init_r_reg_n_0_[6] ),
        .O(cal_stage2_start_r_i_2_n_0));
  FDRE cal_stage2_start_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cal_stage2_start_r_i_1_n_0),
        .Q(cal_stage2_start_r_reg_0),
        .R(po_delay_done_reg));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    calib_in_common_i_1
       (.I0(\sm_r_reg[0] ),
        .I1(po_dec_done_reg),
        .I2(po_delay_done_reg_0),
        .I3(\mux_data_rise1_r_reg[16] ),
        .O(calib_in_common_reg));
  LUT6 #(
    .INIT(64'hFFDFDDDDDDDDDDDD)) 
    \calib_sel[0]_i_4 
       (.I0(\sm_r_reg[0] ),
        .I1(\mux_data_rise1_r_reg[16] ),
        .I2(Q[1]),
        .I3(wrcal_stg3),
        .I4(wrcal_adj_rdy_r_reg_0),
        .I5(po_delay_done_reg_0),
        .O(\calib_sel_reg[0] ));
  LUT6 #(
    .INIT(64'hAAAAAAAABAAAAAAA)) 
    \calib_sel[1]_i_1 
       (.I0(\byte_cnt_reg[2]_0 ),
        .I1(wrcal_stg3),
        .I2(po_delay_done_reg_0),
        .I3(Q[0]),
        .I4(wrcal_adj_rdy_r_reg_0),
        .I5(\calib_zero_inputs_reg[2]_0 ),
        .O(\calib_sel_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000000002A00)) 
    \calib_sel[4]_i_1 
       (.I0(\sm_r_reg[0] ),
        .I1(rdlvl_stg1_done_r_reg_0),
        .I2(\byte_cnt_reg[2] ),
        .I3(po_delay_done_reg_0),
        .I4(wrcal_adj_rdy_r_reg_0),
        .I5(\mux_data_rise1_r_reg[16] ),
        .O(\calib_sel_reg[4] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFD555)) 
    \calib_zero_inputs[0]_i_1 
       (.I0(\sm_r_reg[0] ),
        .I1(po_delay_done_reg_0),
        .I2(wrcal_adj_rdy_r_reg_0),
        .I3(stg3_r_reg),
        .I4(wrcal_adj_rdy_r_reg_1),
        .I5(\mux_data_rise1_r_reg[16] ),
        .O(\calib_zero_inputs_reg[2] [0]));
  LUT6 #(
    .INIT(64'hF5FDFFFDFFFDFFFD)) 
    \calib_zero_inputs[1]_i_1 
       (.I0(\sm_r_reg[0] ),
        .I1(po_dec_done_reg),
        .I2(\mux_data_rise1_r_reg[16] ),
        .I3(po_delay_done_reg_0),
        .I4(wrcal_adj_rdy_r_reg_0),
        .I5(stg3_r_reg),
        .O(\calib_zero_inputs_reg[2] [1]));
  LUT6 #(
    .INIT(64'hFEFEFECEFECEFECE)) 
    \calib_zero_inputs[2]_i_1 
       (.I0(po_dec_done_reg),
        .I1(\calib_zero_inputs_reg[2]_0 ),
        .I2(po_delay_done_reg_0),
        .I3(wrcal_adj_rdy_r_reg_0),
        .I4(rdlvl_stg1_done_r_reg_0),
        .I5(\byte_cnt_reg[2] ),
        .O(\calib_zero_inputs_reg[2] [2]));
  FDRE \cmplx_addr_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\seq_addr_r_reg[8] [0]),
        .Q(cmplx_addr_r[0]),
        .R(1'b0));
  FDRE \cmplx_addr_r_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(cmplx_victim_bit[1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE \cmplx_addr_r_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(cmplx_victim_bit[2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE \cmplx_addr_r_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(cmplx_victim_bit[3]),
        .Q(D[3]),
        .R(1'b0));
  FDRE \cmplx_addr_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\seq_addr_r_reg[8] [1]),
        .Q(cmplx_addr_r[1]),
        .R(1'b0));
  FDRE \cmplx_addr_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\seq_addr_r_reg[8] [2]),
        .Q(cmplx_addr_r[2]),
        .R(1'b0));
  FDRE \cmplx_addr_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\seq_addr_r_reg[8] [3]),
        .Q(cmplx_addr_r[3]),
        .R(1'b0));
  FDRE \cmplx_addr_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\seq_addr_r_reg[8] [4]),
        .Q(cmplx_addr_r[4]),
        .R(1'b0));
  FDRE \cmplx_addr_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\seq_addr_r_reg[8] [5]),
        .Q(cmplx_addr_r[5]),
        .R(1'b0));
  FDRE \cmplx_addr_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\seq_addr_r_reg[8] [6]),
        .Q(cmplx_addr_r[6]),
        .R(1'b0));
  FDRE \cmplx_addr_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\seq_addr_r_reg[8] [7]),
        .Q(cmplx_addr_r[7]),
        .R(1'b0));
  FDRE \cmplx_addr_r_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\seq_addr_r_reg[8] [8]),
        .Q(cmplx_addr_r[8]),
        .R(1'b0));
  FDRE \cmplx_addr_r_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(cmplx_victim_bit[0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE cmplx_rdcal_start_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cmplx_rdcal_start_ns6_out),
        .Q(cmplx_rdcal_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    \cq_cnt_r[0]_i_1 
       (.I0(\cq_cnt_r[0]_i_3_n_0 ),
        .I1(cq_cnt_r_reg[9]),
        .I2(cq_cnt_r_reg[10]),
        .I3(cq_cnt_r_reg[12]),
        .I4(cq_cnt_r_reg[11]),
        .I5(\cq_cnt_r[0]_i_4_n_0 ),
        .O(sel));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \cq_cnt_r[0]_i_3 
       (.I0(cq_cnt_r_reg[8]),
        .I1(cq_cnt_r_reg[7]),
        .I2(cq_cnt_r_reg[0]),
        .I3(cq_cnt_r_reg[4]),
        .O(\cq_cnt_r[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFDFF)) 
    \cq_cnt_r[0]_i_4 
       (.I0(cq_cnt_r_reg[2]),
        .I1(cq_cnt_r_reg[6]),
        .I2(cq_cnt_r_reg[3]),
        .I3(cq_cnt_r_reg[1]),
        .I4(cq_cnt_r_reg[5]),
        .O(\cq_cnt_r[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cq_cnt_r[0]_i_5 
       (.I0(cq_cnt_r_reg[3]),
        .O(\cq_cnt_r[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cq_cnt_r[0]_i_6 
       (.I0(cq_cnt_r_reg[2]),
        .O(\cq_cnt_r[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cq_cnt_r[0]_i_7 
       (.I0(cq_cnt_r_reg[1]),
        .O(\cq_cnt_r[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cq_cnt_r[0]_i_8 
       (.I0(cq_cnt_r_reg[0]),
        .O(\cq_cnt_r[0]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cq_cnt_r[12]_i_2 
       (.I0(cq_cnt_r_reg[12]),
        .O(\cq_cnt_r[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cq_cnt_r[4]_i_2 
       (.I0(cq_cnt_r_reg[7]),
        .O(\cq_cnt_r[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cq_cnt_r[4]_i_3 
       (.I0(cq_cnt_r_reg[6]),
        .O(\cq_cnt_r[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cq_cnt_r[4]_i_4 
       (.I0(cq_cnt_r_reg[5]),
        .O(\cq_cnt_r[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cq_cnt_r[4]_i_5 
       (.I0(cq_cnt_r_reg[4]),
        .O(\cq_cnt_r[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cq_cnt_r[8]_i_2 
       (.I0(cq_cnt_r_reg[11]),
        .O(\cq_cnt_r[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cq_cnt_r[8]_i_3 
       (.I0(cq_cnt_r_reg[10]),
        .O(\cq_cnt_r[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cq_cnt_r[8]_i_4 
       (.I0(cq_cnt_r_reg[9]),
        .O(\cq_cnt_r[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cq_cnt_r[8]_i_5 
       (.I0(cq_cnt_r_reg[8]),
        .O(\cq_cnt_r[8]_i_5_n_0 ));
  FDRE \cq_cnt_r_reg[0] 
       (.C(CLK),
        .CE(sel),
        .D(\cq_cnt_r_reg[0]_i_2_n_7 ),
        .Q(cq_cnt_r_reg[0]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  CARRY4 \cq_cnt_r_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\cq_cnt_r_reg[0]_i_2_n_0 ,\cq_cnt_r_reg[0]_i_2_n_1 ,\cq_cnt_r_reg[0]_i_2_n_2 ,\cq_cnt_r_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\cq_cnt_r_reg[0]_i_2_n_4 ,\cq_cnt_r_reg[0]_i_2_n_5 ,\cq_cnt_r_reg[0]_i_2_n_6 ,\cq_cnt_r_reg[0]_i_2_n_7 }),
        .S({\cq_cnt_r[0]_i_5_n_0 ,\cq_cnt_r[0]_i_6_n_0 ,\cq_cnt_r[0]_i_7_n_0 ,\cq_cnt_r[0]_i_8_n_0 }));
  FDRE \cq_cnt_r_reg[10] 
       (.C(CLK),
        .CE(sel),
        .D(\cq_cnt_r_reg[8]_i_1_n_5 ),
        .Q(cq_cnt_r_reg[10]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \cq_cnt_r_reg[11] 
       (.C(CLK),
        .CE(sel),
        .D(\cq_cnt_r_reg[8]_i_1_n_4 ),
        .Q(cq_cnt_r_reg[11]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \cq_cnt_r_reg[12] 
       (.C(CLK),
        .CE(sel),
        .D(\cq_cnt_r_reg[12]_i_1_n_7 ),
        .Q(cq_cnt_r_reg[12]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  CARRY4 \cq_cnt_r_reg[12]_i_1 
       (.CI(\cq_cnt_r_reg[8]_i_1_n_0 ),
        .CO(\NLW_cq_cnt_r_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cq_cnt_r_reg[12]_i_1_O_UNCONNECTED [3:1],\cq_cnt_r_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\cq_cnt_r[12]_i_2_n_0 }));
  FDRE \cq_cnt_r_reg[1] 
       (.C(CLK),
        .CE(sel),
        .D(\cq_cnt_r_reg[0]_i_2_n_6 ),
        .Q(cq_cnt_r_reg[1]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \cq_cnt_r_reg[2] 
       (.C(CLK),
        .CE(sel),
        .D(\cq_cnt_r_reg[0]_i_2_n_5 ),
        .Q(cq_cnt_r_reg[2]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \cq_cnt_r_reg[3] 
       (.C(CLK),
        .CE(sel),
        .D(\cq_cnt_r_reg[0]_i_2_n_4 ),
        .Q(cq_cnt_r_reg[3]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \cq_cnt_r_reg[4] 
       (.C(CLK),
        .CE(sel),
        .D(\cq_cnt_r_reg[4]_i_1_n_7 ),
        .Q(cq_cnt_r_reg[4]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  CARRY4 \cq_cnt_r_reg[4]_i_1 
       (.CI(\cq_cnt_r_reg[0]_i_2_n_0 ),
        .CO({\cq_cnt_r_reg[4]_i_1_n_0 ,\cq_cnt_r_reg[4]_i_1_n_1 ,\cq_cnt_r_reg[4]_i_1_n_2 ,\cq_cnt_r_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cq_cnt_r_reg[4]_i_1_n_4 ,\cq_cnt_r_reg[4]_i_1_n_5 ,\cq_cnt_r_reg[4]_i_1_n_6 ,\cq_cnt_r_reg[4]_i_1_n_7 }),
        .S({\cq_cnt_r[4]_i_2_n_0 ,\cq_cnt_r[4]_i_3_n_0 ,\cq_cnt_r[4]_i_4_n_0 ,\cq_cnt_r[4]_i_5_n_0 }));
  FDRE \cq_cnt_r_reg[5] 
       (.C(CLK),
        .CE(sel),
        .D(\cq_cnt_r_reg[4]_i_1_n_6 ),
        .Q(cq_cnt_r_reg[5]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \cq_cnt_r_reg[6] 
       (.C(CLK),
        .CE(sel),
        .D(\cq_cnt_r_reg[4]_i_1_n_5 ),
        .Q(cq_cnt_r_reg[6]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \cq_cnt_r_reg[7] 
       (.C(CLK),
        .CE(sel),
        .D(\cq_cnt_r_reg[4]_i_1_n_4 ),
        .Q(cq_cnt_r_reg[7]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \cq_cnt_r_reg[8] 
       (.C(CLK),
        .CE(sel),
        .D(\cq_cnt_r_reg[8]_i_1_n_7 ),
        .Q(cq_cnt_r_reg[8]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  CARRY4 \cq_cnt_r_reg[8]_i_1 
       (.CI(\cq_cnt_r_reg[4]_i_1_n_0 ),
        .CO({\cq_cnt_r_reg[8]_i_1_n_0 ,\cq_cnt_r_reg[8]_i_1_n_1 ,\cq_cnt_r_reg[8]_i_1_n_2 ,\cq_cnt_r_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cq_cnt_r_reg[8]_i_1_n_4 ,\cq_cnt_r_reg[8]_i_1_n_5 ,\cq_cnt_r_reg[8]_i_1_n_6 ,\cq_cnt_r_reg[8]_i_1_n_7 }),
        .S({\cq_cnt_r[8]_i_2_n_0 ,\cq_cnt_r[8]_i_3_n_0 ,\cq_cnt_r[8]_i_4_n_0 ,\cq_cnt_r[8]_i_5_n_0 }));
  FDRE \cq_cnt_r_reg[9] 
       (.C(CLK),
        .CE(sel),
        .D(\cq_cnt_r_reg[8]_i_1_n_6 ),
        .Q(cq_cnt_r_reg[9]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  LUT5 #(
    .INIT(32'h80000000)) 
    cq_stable_r_i_1
       (.I0(cq_stable_r_i_2_n_0),
        .I1(cq_cnt_r_reg[2]),
        .I2(cq_cnt_r_reg[1]),
        .I3(cq_cnt_r_reg[0]),
        .I4(cq_stable_r_i_3_n_0),
        .O(cq_stable_r_i_1_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    cq_stable_r_i_2
       (.I0(cq_cnt_r_reg[6]),
        .I1(cq_cnt_r_reg[5]),
        .I2(cq_cnt_r_reg[4]),
        .I3(cq_cnt_r_reg[3]),
        .O(cq_stable_r_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    cq_stable_r_i_3
       (.I0(cq_cnt_r_reg[7]),
        .I1(cq_cnt_r_reg[8]),
        .I2(cq_cnt_r_reg[9]),
        .I3(cq_cnt_r_reg[10]),
        .I4(cq_cnt_r_reg[11]),
        .I5(cq_cnt_r_reg[12]),
        .O(cq_stable_r_i_3_n_0));
  FDRE cq_stable_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cq_stable_r_i_1_n_0),
        .Q(\sm_r_reg[0] ),
        .R(rstdiv0_sync_r1_reg_rep__0));
  LUT3 #(
    .INIT(8'h04)) 
    \data_valid_shftr_r_reg[1]_srl2_i_1 
       (.I0(cmplx_pause),
        .I1(cmplx_wr_done),
        .I2(cmplx_seq_rst),
        .O(\data_valid_shftr_r_reg[2] ));
  LUT6 #(
    .INIT(64'hF4FFFFFFF4FF0000)) 
    edge_adv_cal_start_r_i_1__0
       (.I0(edge_adv_cal_done_reg),
        .I1(\phy_init_r[10]_i_2_n_0 ),
        .I2(K_is_at_center_r_reg),
        .I3(\phy_init_r[6]_i_2_n_0 ),
        .I4(edge_adv_cal_start_ns),
        .I5(edge_adv_cal_start_r_reg_0),
        .O(edge_adv_cal_start_r_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00000010)) 
    edge_adv_cal_start_r_i_2
       (.I0(\seen_valid_r[3]_i_3_n_0 ),
        .I1(\phy_init_r_reg_n_0_[5] ),
        .I2(\phy_init_r_reg_n_0_[4] ),
        .I3(rdlvl_stg1_start_r_i_5_n_0),
        .I4(\phy_init_r_reg[1]_0 ),
        .O(edge_adv_cal_start_ns));
  FDRE edge_adv_cal_start_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(edge_adv_cal_start_r_i_1__0_n_0),
        .Q(edge_adv_cal_start_r_reg_0),
        .R(po_delay_done_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFD5555555)) 
    \eye_sz_cnt_r[15]_i_15 
       (.I0(po_adj_done_r2_reg),
        .I1(\lanes_solid_r_reg_n_0_[2] ),
        .I2(\lanes_solid_r_reg_n_0_[1] ),
        .I3(all_lanes_stg2_min_eyes_r),
        .I4(\lanes_solid_r_reg_n_0_[3] ),
        .I5(\byte_sel_r_reg[1]_0 ),
        .O(\eye_sz_cnt_r_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hCFAFC0AFCFA0C0A0)) 
    \eye_sz_cnt_r[15]_i_17 
       (.I0(\lanes_solid_r_reg_n_0_[2] ),
        .I1(\lanes_solid_r_reg_n_0_[3] ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\lanes_solid_r_reg_n_0_[1] ),
        .I5(\lanes_solid_prev_r_reg[0]_0 ),
        .O(\eye_sz_cnt_r_reg[12] ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    init_calib_complete_r_i_2
       (.I0(init_calib_complete_r_i_5_n_0),
        .I1(init_calib_complete_r_i_6_n_0),
        .I2(init_calib_complete_r_i_7_n_0),
        .I3(\phy_init_r_reg_n_0_[4] ),
        .I4(\phy_init_r_reg_n_0_[2] ),
        .I5(\phy_init_r_reg_n_0_[6] ),
        .O(init_calib_complete_ns));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    init_calib_complete_r_i_5
       (.I0(\phy_init_r_reg_n_0_[0] ),
        .I1(\phy_init_r_reg_n_0_[13] ),
        .I2(\phy_init_r_reg_n_0_[12] ),
        .I3(\phy_init_r_reg_n_0_[9] ),
        .I4(\phy_init_r_reg_n_0_[7] ),
        .O(init_calib_complete_r_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    init_calib_complete_r_i_6
       (.I0(rdlvl_valid),
        .I1(\phy_init_r[10]_i_2_n_0 ),
        .I2(\phy_init_r_reg_n_0_[8] ),
        .I3(\phy_init_r_reg_n_0_[10] ),
        .I4(\phy_init_r_reg_n_0_[3] ),
        .I5(\phy_init_r_reg_n_0_[1] ),
        .O(init_calib_complete_r_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    init_calib_complete_r_i_7
       (.I0(\phy_init_r_reg_n_0_[14] ),
        .I1(\phy_init_r_reg_n_0_[11] ),
        .I2(\phy_init_r_reg_n_0_[5] ),
        .O(init_calib_complete_r_i_7_n_0));
  (* ORIG_CELL_NAME = "init_calib_complete_r_reg" *) 
  FDRE init_calib_complete_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_ns),
        .Q(init_calib_complete),
        .R(po_delay_done_reg));
  (* ORIG_CELL_NAME = "init_calib_complete_r_reg" *) 
  FDRE init_calib_complete_r_reg_rep
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r_rep_i_1_n_0),
        .Q(\mux_data_rise1_r_reg[16] ),
        .R(po_delay_done_reg));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    init_calib_complete_r_rep_i_1
       (.I0(init_calib_complete_r_i_5_n_0),
        .I1(init_calib_complete_r_i_6_n_0),
        .I2(init_calib_complete_r_i_7_n_0),
        .I3(\phy_init_r_reg_n_0_[4] ),
        .I4(\phy_init_r_reg_n_0_[2] ),
        .I5(\phy_init_r_reg_n_0_[6] ),
        .O(init_calib_complete_r_rep_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \init_rd_addr0_r[12]_i_1 
       (.I0(\init_rd_addr0_r[12]_i_2_n_0 ),
        .I1(\phy_init_r_reg_n_0_[10] ),
        .I2(\phy_init_r_reg_n_0_[9] ),
        .I3(\phy_init_r_reg_n_0_[0] ),
        .I4(\phy_init_r_reg_n_0_[11] ),
        .I5(\phy_init_r_reg_n_0_[14] ),
        .O(\init_rd_addr0_r[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \init_rd_addr0_r[12]_i_2 
       (.I0(\phy_init_r_reg_n_0_[4] ),
        .I1(\phy_init_r_reg_n_0_[5] ),
        .I2(\phy_init_r_reg_n_0_[1] ),
        .I3(\seen_valid_r[3]_i_3_n_0 ),
        .I4(\init_wr_data1_r[71]_i_3_n_0 ),
        .O(\init_rd_addr0_r[12]_i_2_n_0 ));
  FDRE \init_rd_addr0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\seq_addr_r_reg[8] [0]),
        .Q(init_rd_addr0[0]),
        .R(\init_rd_addr0_r[12]_i_1_n_0 ));
  FDRE \init_rd_addr0_r_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(cmplx_victim_bit[1]),
        .Q(init_rd_addr0[10]),
        .R(\init_rd_addr0_r[12]_i_1_n_0 ));
  FDRE \init_rd_addr0_r_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(cmplx_victim_bit[2]),
        .Q(init_rd_addr0[11]),
        .R(\init_rd_addr0_r[12]_i_1_n_0 ));
  FDRE \init_rd_addr0_r_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(cmplx_victim_bit[3]),
        .Q(init_rd_addr0[12]),
        .R(\init_rd_addr0_r[12]_i_1_n_0 ));
  FDRE \init_rd_addr0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\seq_addr_r_reg[8] [1]),
        .Q(init_rd_addr0[1]),
        .R(\init_rd_addr0_r[12]_i_1_n_0 ));
  FDRE \init_rd_addr0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\seq_addr_r_reg[8] [2]),
        .Q(init_rd_addr0[2]),
        .R(\init_rd_addr0_r[12]_i_1_n_0 ));
  FDRE \init_rd_addr0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\seq_addr_r_reg[8] [3]),
        .Q(init_rd_addr0[3]),
        .R(\init_rd_addr0_r[12]_i_1_n_0 ));
  FDRE \init_rd_addr0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\seq_addr_r_reg[8] [4]),
        .Q(init_rd_addr0[4]),
        .R(\init_rd_addr0_r[12]_i_1_n_0 ));
  FDRE \init_rd_addr0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\seq_addr_r_reg[8] [5]),
        .Q(init_rd_addr0[5]),
        .R(\init_rd_addr0_r[12]_i_1_n_0 ));
  FDRE \init_rd_addr0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\seq_addr_r_reg[8] [6]),
        .Q(init_rd_addr0[6]),
        .R(\init_rd_addr0_r[12]_i_1_n_0 ));
  FDRE \init_rd_addr0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\seq_addr_r_reg[8] [7]),
        .Q(init_rd_addr0[7]),
        .R(\init_rd_addr0_r[12]_i_1_n_0 ));
  FDRE \init_rd_addr0_r_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\seq_addr_r_reg[8] [8]),
        .Q(init_rd_addr0[8]),
        .R(\init_rd_addr0_r[12]_i_1_n_0 ));
  FDRE \init_rd_addr0_r_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(cmplx_victim_bit[0]),
        .Q(init_rd_addr0[9]),
        .R(\init_rd_addr0_r[12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \init_rd_cmd_r[0]_i_1 
       (.I0(\phy_init_r_reg_n_0_[6] ),
        .I1(wrcal_adj_rdy_r_i_2_n_0),
        .I2(\init_rd_cmd_r[0]_i_2_n_0 ),
        .O(init_rd_cmd_ns));
  LUT6 #(
    .INIT(64'h000000030001033C)) 
    \init_rd_cmd_r[0]_i_2 
       (.I0(cmplx_pause),
        .I1(\phy_init_r_reg_n_0_[4] ),
        .I2(\phy_init_r_reg_n_0_[2] ),
        .I3(\phy_init_r_reg_n_0_[5] ),
        .I4(\phy_init_r_reg_n_0_[11] ),
        .I5(\phy_init_r_reg_n_0_[14] ),
        .O(\init_rd_cmd_r[0]_i_2_n_0 ));
  FDRE \init_rd_cmd_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_rd_cmd_ns),
        .Q(init_rd_cmd),
        .R(po_delay_done_reg));
  LUT2 #(
    .INIT(4'h2)) 
    \init_wr_addr1_r[10]_i_1 
       (.I0(D[1]),
        .I1(init_wr_addr1_ns),
        .O(\init_wr_addr1_r[10]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_wr_addr1_r[11]_i_1 
       (.I0(D[2]),
        .I1(init_wr_addr1_ns),
        .O(\init_wr_addr1_r[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_wr_addr1_r[12]_i_1 
       (.I0(D[3]),
        .I1(init_wr_addr1_ns),
        .O(\init_wr_addr1_r[12]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_wr_addr1_r[1]_i_1 
       (.I0(cmplx_addr_r[1]),
        .I1(init_wr_addr1_ns),
        .O(\init_wr_addr1_r[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_wr_addr1_r[2]_i_1 
       (.I0(cmplx_addr_r[2]),
        .I1(init_wr_addr1_ns),
        .O(\init_wr_addr1_r[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_wr_addr1_r[3]_i_1 
       (.I0(cmplx_addr_r[3]),
        .I1(init_wr_addr1_ns),
        .O(\init_wr_addr1_r[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_wr_addr1_r[4]_i_1 
       (.I0(cmplx_addr_r[4]),
        .I1(init_wr_addr1_ns),
        .O(\init_wr_addr1_r[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_wr_addr1_r[5]_i_1 
       (.I0(cmplx_addr_r[5]),
        .I1(init_wr_addr1_ns),
        .O(\init_wr_addr1_r[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_wr_addr1_r[6]_i_1 
       (.I0(cmplx_addr_r[6]),
        .I1(init_wr_addr1_ns),
        .O(\init_wr_addr1_r[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_wr_addr1_r[7]_i_1 
       (.I0(cmplx_addr_r[7]),
        .I1(init_wr_addr1_ns),
        .O(\init_wr_addr1_r[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_wr_addr1_r[8]_i_1 
       (.I0(cmplx_addr_r[8]),
        .I1(init_wr_addr1_ns),
        .O(\init_wr_addr1_r[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_wr_addr1_r[9]_i_1 
       (.I0(D[0]),
        .I1(init_wr_addr1_ns),
        .O(\init_wr_addr1_r[9]_i_1_n_0 ));
  FDRE \init_wr_addr1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(cmplx_addr_r[0]),
        .Q(init_wr_addr1[0]),
        .R(init_wr_addr1_ns));
  FDRE \init_wr_addr1_r_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\init_wr_addr1_r[10]_i_1_n_0 ),
        .Q(init_wr_addr1[10]),
        .R(init_wr_addr1_ns));
  FDRE \init_wr_addr1_r_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\init_wr_addr1_r[11]_i_1_n_0 ),
        .Q(init_wr_addr1[11]),
        .R(init_wr_addr1_ns));
  FDRE \init_wr_addr1_r_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\init_wr_addr1_r[12]_i_1_n_0 ),
        .Q(init_wr_addr1[12]),
        .R(init_wr_addr1_ns));
  FDRE \init_wr_addr1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\init_wr_addr1_r[1]_i_1_n_0 ),
        .Q(init_wr_addr1[1]),
        .R(init_wr_addr1_ns));
  FDRE \init_wr_addr1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\init_wr_addr1_r[2]_i_1_n_0 ),
        .Q(init_wr_addr1[2]),
        .R(init_wr_addr1_ns));
  FDRE \init_wr_addr1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\init_wr_addr1_r[3]_i_1_n_0 ),
        .Q(init_wr_addr1[3]),
        .R(init_wr_addr1_ns));
  FDRE \init_wr_addr1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\init_wr_addr1_r[4]_i_1_n_0 ),
        .Q(init_wr_addr1[4]),
        .R(init_wr_addr1_ns));
  FDRE \init_wr_addr1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\init_wr_addr1_r[5]_i_1_n_0 ),
        .Q(init_wr_addr1[5]),
        .R(init_wr_addr1_ns));
  FDRE \init_wr_addr1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\init_wr_addr1_r[6]_i_1_n_0 ),
        .Q(init_wr_addr1[6]),
        .R(init_wr_addr1_ns));
  FDRE \init_wr_addr1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\init_wr_addr1_r[7]_i_1_n_0 ),
        .Q(init_wr_addr1[7]),
        .R(init_wr_addr1_ns));
  FDRE \init_wr_addr1_r_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\init_wr_addr1_r[8]_i_1_n_0 ),
        .Q(init_wr_addr1[8]),
        .R(init_wr_addr1_ns));
  FDRE \init_wr_addr1_r_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\init_wr_addr1_r[9]_i_1_n_0 ),
        .Q(init_wr_addr1[9]),
        .R(init_wr_addr1_ns));
  LUT6 #(
    .INIT(64'h0000001100010100)) 
    \init_wr_cmd_r[1]_i_1 
       (.I0(\init_wr_data0_r[71]_i_2_n_0 ),
        .I1(\init_wr_data0_r[71]_i_3_n_0 ),
        .I2(\phy_init_r[10]_i_2_n_0 ),
        .I3(\phy_init_r_reg_n_0_[10] ),
        .I4(\phy_init_r_reg_n_0_[3] ),
        .I5(\phy_init_r_reg_n_0_[1] ),
        .O(init_wr_cmd_ns));
  FDRE \init_wr_cmd_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_wr_cmd_ns),
        .Q(init_wr_cmd_0),
        .R(po_delay_done_reg));
  LUT6 #(
    .INIT(64'h000000002AAAAAAA)) 
    \init_wr_data0_r[34]_i_1 
       (.I0(\init_wr_data0_r_reg[71]_0 ),
        .I1(\seen_valid_r_reg_n_0_[1] ),
        .I2(\seen_valid_r_reg_n_0_[0] ),
        .I3(\seen_valid_r_reg_n_0_[3] ),
        .I4(\seen_valid_r_reg_n_0_[2] ),
        .I5(rdlvl_stg1_done_r_reg_0),
        .O(\init_wr_data0_r[34]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF800000000000)) 
    \init_wr_data0_r[70]_i_1 
       (.I0(\seen_valid_r_reg_n_0_[1] ),
        .I1(\seen_valid_r_reg_n_0_[0] ),
        .I2(\seen_valid_r_reg_n_0_[3] ),
        .I3(\seen_valid_r_reg_n_0_[2] ),
        .I4(rdlvl_stg1_done_r_reg_0),
        .I5(\init_wr_data0_r_reg[71]_0 ),
        .O(\init_wr_data0_r[70]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \init_wr_data0_r[71]_i_1 
       (.I0(\phy_init_r_reg_n_0_[10] ),
        .I1(\init_wr_data0_r[71]_i_2_n_0 ),
        .I2(\phy_init_r_reg_n_0_[1] ),
        .I3(\phy_init_r_reg_n_0_[3] ),
        .I4(\init_wr_data0_r[71]_i_3_n_0 ),
        .O(\init_wr_data0_r_reg[71]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \init_wr_data0_r[71]_i_2 
       (.I0(\phy_init_r_reg_n_0_[6] ),
        .I1(\phy_init_r_reg_n_0_[2] ),
        .I2(\phy_init_r_reg_n_0_[4] ),
        .I3(\phy_init_r_reg_n_0_[5] ),
        .I4(\phy_init_r_reg_n_0_[11] ),
        .I5(\phy_init_r_reg_n_0_[14] ),
        .O(\init_wr_data0_r[71]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \init_wr_data0_r[71]_i_3 
       (.I0(\phy_init_r_reg_n_0_[7] ),
        .I1(\phy_init_r_reg_n_0_[9] ),
        .I2(\phy_init_r_reg_n_0_[12] ),
        .I3(\phy_init_r_reg_n_0_[13] ),
        .I4(\phy_init_r_reg_n_0_[0] ),
        .I5(\phy_init_r_reg_n_0_[8] ),
        .O(\init_wr_data0_r[71]_i_3_n_0 ));
  FDSE \init_wr_data0_r_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cmplx_burst_bytes_r_reg[35] [0]),
        .Q(init_wr_data0[27]),
        .S(\init_wr_data0_r_reg[71]_0 ));
  FDSE \init_wr_data0_r_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cmplx_burst_bytes_r_reg[1] ),
        .Q(init_wr_data0[28]),
        .S(\init_wr_data0_r[34]_i_1_n_0 ));
  FDSE \init_wr_data0_r_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cmplx_burst_bytes_r_reg[35] [1]),
        .Q(init_wr_data0[29]),
        .S(\init_wr_data0_r_reg[71]_0 ));
  FDSE \init_wr_data0_r_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cmplx_burst_bytes_r_reg[3] ),
        .Q(init_wr_data0[30]),
        .S(\init_wr_data0_r[34]_i_1_n_0 ));
  FDSE \init_wr_data0_r_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cmplx_burst_bytes_r_reg[35] [2]),
        .Q(init_wr_data0[31]),
        .S(\init_wr_data0_r_reg[71]_0 ));
  FDSE \init_wr_data0_r_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cmplx_burst_bytes_r_reg[5] ),
        .Q(init_wr_data0[32]),
        .S(\init_wr_data0_r[34]_i_1_n_0 ));
  FDSE \init_wr_data0_r_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cmplx_burst_bytes_r_reg[35] [3]),
        .Q(init_wr_data0[33]),
        .S(\init_wr_data0_r_reg[71]_0 ));
  FDSE \init_wr_data0_r_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cmplx_burst_bytes_r_reg[7] ),
        .Q(init_wr_data0[34]),
        .S(\init_wr_data0_r[34]_i_1_n_0 ));
  FDSE \init_wr_data0_r_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cmplx_burst_bytes_r_reg[35] [4]),
        .Q(init_wr_data0[35]),
        .S(\init_wr_data0_r_reg[71]_0 ));
  FDRE \init_wr_data0_r_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cmplx_burst_bytes_r_reg[35] [5]),
        .Q(init_wr_data0[63]),
        .R(\init_wr_data0_r_reg[71]_0 ));
  FDSE \init_wr_data0_r_reg[64] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cmplx_burst_bytes_r_reg[10] ),
        .Q(init_wr_data0[64]),
        .S(\init_wr_data0_r[70]_i_1_n_0 ));
  FDRE \init_wr_data0_r_reg[65] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cmplx_burst_bytes_r_reg[35] [6]),
        .Q(init_wr_data0[65]),
        .R(\init_wr_data0_r_reg[71]_0 ));
  FDSE \init_wr_data0_r_reg[66] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cmplx_burst_bytes_r_reg[12] ),
        .Q(init_wr_data0[66]),
        .S(\init_wr_data0_r[70]_i_1_n_0 ));
  FDRE \init_wr_data0_r_reg[67] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cmplx_burst_bytes_r_reg[35] [7]),
        .Q(init_wr_data0[67]),
        .R(\init_wr_data0_r_reg[71]_0 ));
  FDSE \init_wr_data0_r_reg[68] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cmplx_burst_bytes_r_reg[14] ),
        .Q(init_wr_data0[68]),
        .S(\init_wr_data0_r[70]_i_1_n_0 ));
  FDRE \init_wr_data0_r_reg[69] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cmplx_burst_bytes_r_reg[35] [8]),
        .Q(init_wr_data0[69]),
        .R(\init_wr_data0_r_reg[71]_0 ));
  FDSE \init_wr_data0_r_reg[70] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cmplx_burst_bytes_r_reg[16] ),
        .Q(init_wr_data0[70]),
        .S(\init_wr_data0_r[70]_i_1_n_0 ));
  FDRE \init_wr_data0_r_reg[71] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cmplx_burst_bytes_r_reg[35] [9]),
        .Q(init_wr_data0[71]),
        .R(\init_wr_data0_r_reg[71]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \init_wr_data1_r[71]_i_1 
       (.I0(\init_wr_data1_r[71]_i_2_n_0 ),
        .I1(\init_wr_data1_r[71]_i_3_n_0 ),
        .I2(\seen_valid_r[3]_i_3_n_0 ),
        .I3(\phy_init_r_reg_n_0_[1] ),
        .I4(\phy_init_r_reg_n_0_[5] ),
        .I5(\phy_init_r_reg_n_0_[4] ),
        .O(init_wr_addr1_ns));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \init_wr_data1_r[71]_i_2 
       (.I0(\phy_init_r_reg_n_0_[0] ),
        .I1(\phy_init_r_reg_n_0_[9] ),
        .I2(\phy_init_r_reg_n_0_[11] ),
        .I3(\phy_init_r_reg_n_0_[14] ),
        .I4(\phy_init_r_reg_n_0_[10] ),
        .O(\init_wr_data1_r[71]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \init_wr_data1_r[71]_i_3 
       (.I0(\phy_init_r_reg_n_0_[7] ),
        .I1(\phy_init_r_reg_n_0_[2] ),
        .I2(\phy_init_r_reg_n_0_[6] ),
        .O(\init_wr_data1_r[71]_i_3_n_0 ));
  FDSE \init_wr_data1_r_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cmplx_burst_bytes_r_reg[35] [10]),
        .Q(init_wr_data1[27]),
        .S(init_wr_addr1_ns));
  FDSE \init_wr_data1_r_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cmplx_burst_bytes_r_reg[35] [11]),
        .Q(init_wr_data1[28]),
        .S(init_wr_addr1_ns));
  FDSE \init_wr_data1_r_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cmplx_burst_bytes_r_reg[35] [12]),
        .Q(init_wr_data1[29]),
        .S(init_wr_addr1_ns));
  FDSE \init_wr_data1_r_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cmplx_burst_bytes_r_reg[35] [13]),
        .Q(init_wr_data1[30]),
        .S(init_wr_addr1_ns));
  FDSE \init_wr_data1_r_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cmplx_burst_bytes_r_reg[35] [14]),
        .Q(init_wr_data1[31]),
        .S(init_wr_addr1_ns));
  FDSE \init_wr_data1_r_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cmplx_burst_bytes_r_reg[35] [15]),
        .Q(init_wr_data1[32]),
        .S(init_wr_addr1_ns));
  FDSE \init_wr_data1_r_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cmplx_burst_bytes_r_reg[35] [16]),
        .Q(init_wr_data1[33]),
        .S(init_wr_addr1_ns));
  FDSE \init_wr_data1_r_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cmplx_burst_bytes_r_reg[35] [17]),
        .Q(init_wr_data1[34]),
        .S(init_wr_addr1_ns));
  FDSE \init_wr_data1_r_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cmplx_burst_bytes_r_reg[35] [18]),
        .Q(init_wr_data1[35]),
        .S(init_wr_addr1_ns));
  FDRE \init_wr_data1_r_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cmplx_burst_bytes_r_reg[35] [19]),
        .Q(init_wr_data1[63]),
        .R(init_wr_addr1_ns));
  FDRE \init_wr_data1_r_reg[64] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cmplx_burst_bytes_r_reg[35] [20]),
        .Q(init_wr_data1[64]),
        .R(init_wr_addr1_ns));
  FDRE \init_wr_data1_r_reg[65] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cmplx_burst_bytes_r_reg[35] [21]),
        .Q(init_wr_data1[65]),
        .R(init_wr_addr1_ns));
  FDRE \init_wr_data1_r_reg[66] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cmplx_burst_bytes_r_reg[35] [22]),
        .Q(init_wr_data1[66]),
        .R(init_wr_addr1_ns));
  FDRE \init_wr_data1_r_reg[67] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cmplx_burst_bytes_r_reg[35] [23]),
        .Q(init_wr_data1[67]),
        .R(init_wr_addr1_ns));
  FDRE \init_wr_data1_r_reg[68] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cmplx_burst_bytes_r_reg[35] [24]),
        .Q(init_wr_data1[68]),
        .R(init_wr_addr1_ns));
  FDRE \init_wr_data1_r_reg[69] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cmplx_burst_bytes_r_reg[35] [25]),
        .Q(init_wr_data1[69]),
        .R(init_wr_addr1_ns));
  FDRE \init_wr_data1_r_reg[70] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cmplx_burst_bytes_r_reg[35] [26]),
        .Q(init_wr_data1[70]),
        .R(init_wr_addr1_ns));
  FDRE \init_wr_data1_r_reg[71] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cmplx_burst_bytes_r_reg[35] [27]),
        .Q(init_wr_data1[71]),
        .R(init_wr_addr1_ns));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \int_rd_cmd_n[0]_i_1 
       (.I0(app_rd_cmd0),
        .I1(\mux_data_rise1_r_reg[16] ),
        .I2(init_rd_cmd),
        .O(\int_rd_cmd_n_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \int_wr_cmd_n[1]_i_1 
       (.I0(app_wr_cmd0),
        .I1(\mux_data_rise1_r_reg[16] ),
        .I2(init_wr_cmd_0),
        .O(\int_wr_cmd_n_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \iob_addr_rise0[0]_i_1 
       (.I0(app_rd_addr0[0]),
        .I1(\mux_data_rise1_r_reg[16] ),
        .I2(init_rd_addr0[0]),
        .O(\iob_addr_rise0_reg[12] [0]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \iob_addr_rise0[10]_i_1 
       (.I0(app_rd_addr0[10]),
        .I1(\mux_data_rise1_r_reg[16] ),
        .I2(init_rd_addr0[10]),
        .O(\iob_addr_rise0_reg[12] [10]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \iob_addr_rise0[11]_i_1 
       (.I0(app_rd_addr0[11]),
        .I1(\mux_data_rise1_r_reg[16] ),
        .I2(init_rd_addr0[11]),
        .O(\iob_addr_rise0_reg[12] [11]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \iob_addr_rise0[12]_i_1 
       (.I0(app_rd_addr0[12]),
        .I1(\mux_data_rise1_r_reg[16] ),
        .I2(init_rd_addr0[12]),
        .O(\iob_addr_rise0_reg[12] [12]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \iob_addr_rise0[1]_i_1 
       (.I0(app_rd_addr0[1]),
        .I1(\mux_data_rise1_r_reg[16] ),
        .I2(init_rd_addr0[1]),
        .O(\iob_addr_rise0_reg[12] [1]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \iob_addr_rise0[2]_i_1 
       (.I0(app_rd_addr0[2]),
        .I1(\mux_data_rise1_r_reg[16] ),
        .I2(init_rd_addr0[2]),
        .O(\iob_addr_rise0_reg[12] [2]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \iob_addr_rise0[3]_i_1 
       (.I0(app_rd_addr0[3]),
        .I1(\mux_data_rise1_r_reg[16] ),
        .I2(init_rd_addr0[3]),
        .O(\iob_addr_rise0_reg[12] [3]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \iob_addr_rise0[4]_i_1 
       (.I0(app_rd_addr0[4]),
        .I1(\mux_data_rise1_r_reg[16] ),
        .I2(init_rd_addr0[4]),
        .O(\iob_addr_rise0_reg[12] [4]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \iob_addr_rise0[5]_i_1 
       (.I0(app_rd_addr0[5]),
        .I1(\mux_data_rise1_r_reg[16] ),
        .I2(init_rd_addr0[5]),
        .O(\iob_addr_rise0_reg[12] [5]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \iob_addr_rise0[6]_i_1 
       (.I0(app_rd_addr0[6]),
        .I1(\mux_data_rise1_r_reg[16] ),
        .I2(init_rd_addr0[6]),
        .O(\iob_addr_rise0_reg[12] [6]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \iob_addr_rise0[7]_i_1 
       (.I0(app_rd_addr0[7]),
        .I1(\mux_data_rise1_r_reg[16] ),
        .I2(init_rd_addr0[7]),
        .O(\iob_addr_rise0_reg[12] [7]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \iob_addr_rise0[8]_i_1 
       (.I0(app_rd_addr0[8]),
        .I1(\mux_data_rise1_r_reg[16] ),
        .I2(init_rd_addr0[8]),
        .O(\iob_addr_rise0_reg[12] [8]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \iob_addr_rise0[9]_i_1 
       (.I0(app_rd_addr0[9]),
        .I1(\mux_data_rise1_r_reg[16] ),
        .I2(init_rd_addr0[9]),
        .O(\iob_addr_rise0_reg[12] [9]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \iob_addr_rise1[0]_i_1 
       (.I0(app_wr_addr0[0]),
        .I1(\mux_data_rise1_r_reg[16] ),
        .I2(init_wr_addr1[0]),
        .O(\iob_addr_rise1_reg[12] [0]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \iob_addr_rise1[10]_i_1 
       (.I0(app_wr_addr0[10]),
        .I1(\mux_data_rise1_r_reg[16] ),
        .I2(init_wr_addr1[10]),
        .O(\iob_addr_rise1_reg[12] [10]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \iob_addr_rise1[11]_i_1 
       (.I0(app_wr_addr0[11]),
        .I1(\mux_data_rise1_r_reg[16] ),
        .I2(init_wr_addr1[11]),
        .O(\iob_addr_rise1_reg[12] [11]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \iob_addr_rise1[12]_i_1 
       (.I0(app_wr_addr0[12]),
        .I1(\mux_data_rise1_r_reg[16] ),
        .I2(init_wr_addr1[12]),
        .O(\iob_addr_rise1_reg[12] [12]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \iob_addr_rise1[1]_i_1 
       (.I0(app_wr_addr0[1]),
        .I1(\mux_data_rise1_r_reg[16] ),
        .I2(init_wr_addr1[1]),
        .O(\iob_addr_rise1_reg[12] [1]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \iob_addr_rise1[2]_i_1 
       (.I0(app_wr_addr0[2]),
        .I1(\mux_data_rise1_r_reg[16] ),
        .I2(init_wr_addr1[2]),
        .O(\iob_addr_rise1_reg[12] [2]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \iob_addr_rise1[3]_i_1 
       (.I0(app_wr_addr0[3]),
        .I1(\mux_data_rise1_r_reg[16] ),
        .I2(init_wr_addr1[3]),
        .O(\iob_addr_rise1_reg[12] [3]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \iob_addr_rise1[4]_i_1 
       (.I0(app_wr_addr0[4]),
        .I1(\mux_data_rise1_r_reg[16] ),
        .I2(init_wr_addr1[4]),
        .O(\iob_addr_rise1_reg[12] [4]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \iob_addr_rise1[5]_i_1 
       (.I0(app_wr_addr0[5]),
        .I1(\mux_data_rise1_r_reg[16] ),
        .I2(init_wr_addr1[5]),
        .O(\iob_addr_rise1_reg[12] [5]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \iob_addr_rise1[6]_i_1 
       (.I0(app_wr_addr0[6]),
        .I1(\mux_data_rise1_r_reg[16] ),
        .I2(init_wr_addr1[6]),
        .O(\iob_addr_rise1_reg[12] [6]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \iob_addr_rise1[7]_i_1 
       (.I0(app_wr_addr0[7]),
        .I1(\mux_data_rise1_r_reg[16] ),
        .I2(init_wr_addr1[7]),
        .O(\iob_addr_rise1_reg[12] [7]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \iob_addr_rise1[8]_i_1 
       (.I0(app_wr_addr0[8]),
        .I1(\mux_data_rise1_r_reg[16] ),
        .I2(init_wr_addr1[8]),
        .O(\iob_addr_rise1_reg[12] [8]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \iob_addr_rise1[9]_i_1 
       (.I0(app_wr_addr0[9]),
        .I1(\mux_data_rise1_r_reg[16] ),
        .I2(init_wr_addr1[9]),
        .O(\iob_addr_rise1_reg[12] [9]));
  LUT6 #(
    .INIT(64'hEFAACFCF20AA0000)) 
    kill_rd_valid_r_i_1
       (.I0(\phy_init_r_reg_n_0_[10] ),
        .I1(\phy_init_r[10]_i_2_n_0 ),
        .I2(kill_rd_valid_r_i_2_n_0),
        .I3(init_wr_addr1_ns),
        .I4(victim_rot_done_r),
        .I5(kill_rd_valid),
        .O(kill_rd_valid_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    kill_rd_valid_r_i_2
       (.I0(\seen_valid_r[3]_i_5_n_0 ),
        .I1(\phy_init_r_reg_n_0_[3] ),
        .I2(\phy_init_r_reg_n_0_[8] ),
        .I3(\phy_init_r_reg_n_0_[13] ),
        .I4(\phy_init_r_reg_n_0_[12] ),
        .I5(\phy_init_r_reg[1]_0 ),
        .O(kill_rd_valid_r_i_2_n_0));
  FDRE kill_rd_valid_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(kill_rd_valid_r_i_1_n_0),
        .Q(kill_rd_valid),
        .R(po_delay_done_reg));
  LUT2 #(
    .INIT(4'h2)) 
    \lanes_solid_prev_r[3]_i_1 
       (.I0(\lanes_solid_prev_r[3]_i_2_n_0 ),
        .I1(rstdiv0_sync_r1_reg_rep__4),
        .O(lanes_solid_prev_ns));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \lanes_solid_prev_r[3]_i_2 
       (.I0(\phy_init_r_reg_n_0_[9] ),
        .I1(\phy_init_r_reg_n_0_[0] ),
        .I2(\wrcal_samp_cnt_r_reg[0]_0 ),
        .I3(\phy_init_r_reg_n_0_[14] ),
        .I4(\phy_init_r_reg_n_0_[4] ),
        .I5(\phy_init_r_reg_n_0_[11] ),
        .O(\lanes_solid_prev_r[3]_i_2_n_0 ));
  FDRE \lanes_solid_prev_r_reg[0] 
       (.C(CLK),
        .CE(lanes_solid_prev_ns),
        .D(\lanes_solid_prev_r_reg[0]_0 ),
        .Q(lanes_solid_prev_r[0]),
        .R(1'b0));
  FDRE \lanes_solid_prev_r_reg[1] 
       (.C(CLK),
        .CE(lanes_solid_prev_ns),
        .D(\lanes_solid_r_reg_n_0_[1] ),
        .Q(lanes_solid_prev_r[1]),
        .R(1'b0));
  FDRE \lanes_solid_prev_r_reg[2] 
       (.C(CLK),
        .CE(lanes_solid_prev_ns),
        .D(\lanes_solid_r_reg_n_0_[2] ),
        .Q(lanes_solid_prev_r[2]),
        .R(1'b0));
  FDRE \lanes_solid_prev_r_reg[3] 
       (.C(CLK),
        .CE(lanes_solid_prev_ns),
        .D(\lanes_solid_r_reg_n_0_[3] ),
        .Q(lanes_solid_prev_r[3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFAA80)) 
    \lanes_solid_r[0]_i_1 
       (.I0(\solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[10] ),
        .I1(\lanes_solid_r[0]_i_2_n_0 ),
        .I2(\lanes_solid_r[0]_i_3_n_0 ),
        .I3(lanes_solid_prev_r[0]),
        .I4(\solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[11] ),
        .O(lanes_solid_ns[0]));
  LUT6 #(
    .INIT(64'hFFFEEEEEEEEEEEEE)) 
    \lanes_solid_r[0]_i_2 
       (.I0(\solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[6] ),
        .I1(\solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[5] ),
        .I2(\solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[1] ),
        .I3(\solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[2] ),
        .I4(\solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[3] ),
        .I5(\solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[4] ),
        .O(\lanes_solid_r[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \lanes_solid_r[0]_i_3 
       (.I0(\solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[9] ),
        .I1(\solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[8] ),
        .I2(\solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[7] ),
        .O(\lanes_solid_r[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFAA80)) 
    \lanes_solid_r[1]_i_1 
       (.I0(\solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[10] ),
        .I1(\lanes_solid_r[1]_i_2_n_0 ),
        .I2(\lanes_solid_r[1]_i_3_n_0 ),
        .I3(lanes_solid_prev_r[1]),
        .I4(\solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[11] ),
        .O(lanes_solid_ns[1]));
  LUT6 #(
    .INIT(64'hFFFEEEEEEEEEEEEE)) 
    \lanes_solid_r[1]_i_2 
       (.I0(\solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[6] ),
        .I1(\solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[5] ),
        .I2(\solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[1] ),
        .I3(\solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[2] ),
        .I4(\solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[3] ),
        .I5(\solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[4] ),
        .O(\lanes_solid_r[1]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \lanes_solid_r[1]_i_3 
       (.I0(\solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[9] ),
        .I1(\solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[8] ),
        .I2(\solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[7] ),
        .O(\lanes_solid_r[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFAA80)) 
    \lanes_solid_r[2]_i_1 
       (.I0(\solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[10] ),
        .I1(\lanes_solid_r[2]_i_2_n_0 ),
        .I2(\lanes_solid_r[2]_i_3_n_0 ),
        .I3(lanes_solid_prev_r[2]),
        .I4(\solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[11] ),
        .O(lanes_solid_ns[2]));
  LUT6 #(
    .INIT(64'hFFFEEEEEEEEEEEEE)) 
    \lanes_solid_r[2]_i_2 
       (.I0(\solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[6] ),
        .I1(\solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[5] ),
        .I2(\solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[1] ),
        .I3(\solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[2] ),
        .I4(\solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[3] ),
        .I5(\solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[4] ),
        .O(\lanes_solid_r[2]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \lanes_solid_r[2]_i_3 
       (.I0(\solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[9] ),
        .I1(\solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[8] ),
        .I2(\solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[7] ),
        .O(\lanes_solid_r[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFAA80)) 
    \lanes_solid_r[3]_i_1 
       (.I0(\solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[10] ),
        .I1(\lanes_solid_r[3]_i_2_n_0 ),
        .I2(\lanes_solid_r[3]_i_3_n_0 ),
        .I3(lanes_solid_prev_r[3]),
        .I4(\solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[11] ),
        .O(lanes_solid_ns[3]));
  LUT6 #(
    .INIT(64'hFFFEEEEEEEEEEEEE)) 
    \lanes_solid_r[3]_i_2 
       (.I0(\solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[6] ),
        .I1(\solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[5] ),
        .I2(\solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[1] ),
        .I3(\solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[2] ),
        .I4(\solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[3] ),
        .I5(\solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[4] ),
        .O(\lanes_solid_r[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \lanes_solid_r[3]_i_3 
       (.I0(\solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[9] ),
        .I1(\solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[8] ),
        .I2(\solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[7] ),
        .O(\lanes_solid_r[3]_i_3_n_0 ));
  FDRE \lanes_solid_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(lanes_solid_ns[0]),
        .Q(\lanes_solid_prev_r_reg[0]_0 ),
        .R(1'b0));
  FDRE \lanes_solid_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(lanes_solid_ns[1]),
        .Q(\lanes_solid_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \lanes_solid_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(lanes_solid_ns[2]),
        .Q(\lanes_solid_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \lanes_solid_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(lanes_solid_ns[3]),
        .Q(\lanes_solid_r_reg_n_0_[3] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \mux_bw_fall0_r[0]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_bw_n0[8]),
        .O(\mux_bw_fall0_r_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \mux_bw_fall0_r[1]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_bw_n0[9]),
        .O(\mux_bw_fall0_r_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \mux_bw_fall0_r[2]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_bw_n0[10]),
        .O(\mux_bw_fall0_r_reg[3] [2]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \mux_bw_fall0_r[3]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_bw_n0[11]),
        .O(\mux_bw_fall0_r_reg[3] [3]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \mux_bw_fall1_r[0]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_bw_n0[0]),
        .O(\mux_bw_fall1_r_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \mux_bw_fall1_r[1]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_bw_n0[1]),
        .O(\mux_bw_fall1_r_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \mux_bw_fall1_r[2]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_bw_n0[2]),
        .O(\mux_bw_fall1_r_reg[3] [2]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \mux_bw_fall1_r[3]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_bw_n0[3]),
        .O(\mux_bw_fall1_r_reg[3] [3]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \mux_bw_rise0_r[0]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_bw_n0[12]),
        .O(\mux_bw_rise0_r_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \mux_bw_rise0_r[1]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_bw_n0[13]),
        .O(\mux_bw_rise0_r_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \mux_bw_rise0_r[2]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_bw_n0[14]),
        .O(\mux_bw_rise0_r_reg[3] [2]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \mux_bw_rise0_r[3]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_bw_n0[15]),
        .O(\mux_bw_rise0_r_reg[3] [3]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \mux_bw_rise1_r[0]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_bw_n0[4]),
        .O(\mux_bw_rise1_r_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \mux_bw_rise1_r[1]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_bw_n0[5]),
        .O(\mux_bw_rise1_r_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \mux_bw_rise1_r[2]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_bw_n0[6]),
        .O(\mux_bw_rise1_r_reg[3] [2]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \mux_bw_rise1_r[3]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_bw_n0[7]),
        .O(\mux_bw_rise1_r_reg[3] [3]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall0_r[0]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[72]),
        .I4(init_wr_data0[27]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall0_r_reg[35] [0]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall0_r[10]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[82]),
        .I4(init_wr_data0[28]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall0_r_reg[35] [10]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall0_r[11]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[83]),
        .I4(init_wr_data0[29]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall0_r_reg[35] [11]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall0_r[12]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[84]),
        .I4(init_wr_data0[30]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall0_r_reg[35] [12]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall0_r[13]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[85]),
        .I4(init_wr_data0[31]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall0_r_reg[35] [13]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall0_r[14]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[86]),
        .I4(init_wr_data0[32]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall0_r_reg[35] [14]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall0_r[15]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[87]),
        .I4(init_wr_data0[33]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall0_r_reg[35] [15]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall0_r[16]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[88]),
        .I4(init_wr_data0[34]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall0_r_reg[35] [16]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall0_r[17]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[89]),
        .I4(init_wr_data0[35]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall0_r_reg[35] [17]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall0_r[18]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[90]),
        .I4(init_wr_data0[27]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall0_r_reg[35] [18]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall0_r[19]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[91]),
        .I4(init_wr_data0[28]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall0_r_reg[35] [19]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall0_r[1]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[73]),
        .I4(init_wr_data0[28]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall0_r_reg[35] [1]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall0_r[20]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[92]),
        .I4(init_wr_data0[29]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall0_r_reg[35] [20]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall0_r[21]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[93]),
        .I4(init_wr_data0[30]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall0_r_reg[35] [21]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall0_r[22]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[94]),
        .I4(init_wr_data0[31]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall0_r_reg[35] [22]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall0_r[23]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[95]),
        .I4(init_wr_data0[32]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall0_r_reg[35] [23]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall0_r[24]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[96]),
        .I4(init_wr_data0[33]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall0_r_reg[35] [24]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall0_r[25]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[97]),
        .I4(init_wr_data0[34]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall0_r_reg[35] [25]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall0_r[26]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[98]),
        .I4(init_wr_data0[35]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall0_r_reg[35] [26]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall0_r[27]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[99]),
        .I4(init_wr_data0[27]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall0_r_reg[35] [27]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall0_r[28]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[100]),
        .I4(init_wr_data0[28]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall0_r_reg[35] [28]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall0_r[29]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[101]),
        .I4(init_wr_data0[29]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall0_r_reg[35] [29]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall0_r[2]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[74]),
        .I4(init_wr_data0[29]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall0_r_reg[35] [2]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall0_r[30]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[102]),
        .I4(init_wr_data0[30]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall0_r_reg[35] [30]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall0_r[31]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[103]),
        .I4(init_wr_data0[31]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall0_r_reg[35] [31]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall0_r[32]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[104]),
        .I4(init_wr_data0[32]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall0_r_reg[35] [32]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall0_r[33]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[105]),
        .I4(init_wr_data0[33]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall0_r_reg[35] [33]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall0_r[34]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[106]),
        .I4(init_wr_data0[34]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall0_r_reg[35] [34]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall0_r[35]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[107]),
        .I4(init_wr_data0[35]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall0_r_reg[35] [35]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall0_r[3]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[75]),
        .I4(init_wr_data0[30]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall0_r_reg[35] [3]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall0_r[4]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[76]),
        .I4(init_wr_data0[31]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall0_r_reg[35] [4]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall0_r[5]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[77]),
        .I4(init_wr_data0[32]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall0_r_reg[35] [5]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall0_r[6]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[78]),
        .I4(init_wr_data0[33]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall0_r_reg[35] [6]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall0_r[7]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[79]),
        .I4(init_wr_data0[34]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall0_r_reg[35] [7]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall0_r[8]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[80]),
        .I4(init_wr_data0[35]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall0_r_reg[35] [8]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall0_r[9]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[81]),
        .I4(init_wr_data0[27]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall0_r_reg[35] [9]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall1_r[0]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[0]),
        .I4(init_wr_data1[27]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall1_r_reg[35] [0]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall1_r[10]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[10]),
        .I4(init_wr_data1[28]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall1_r_reg[35] [10]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall1_r[11]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[11]),
        .I4(init_wr_data1[29]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall1_r_reg[35] [11]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall1_r[12]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[12]),
        .I4(init_wr_data1[30]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall1_r_reg[35] [12]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall1_r[13]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[13]),
        .I4(init_wr_data1[31]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall1_r_reg[35] [13]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall1_r[14]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[14]),
        .I4(init_wr_data1[32]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall1_r_reg[35] [14]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall1_r[15]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[15]),
        .I4(init_wr_data1[33]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall1_r_reg[35] [15]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall1_r[16]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[16]),
        .I4(init_wr_data1[34]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall1_r_reg[35] [16]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall1_r[17]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[17]),
        .I4(init_wr_data1[35]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall1_r_reg[35] [17]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall1_r[18]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[18]),
        .I4(init_wr_data1[27]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall1_r_reg[35] [18]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall1_r[19]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[19]),
        .I4(init_wr_data1[28]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall1_r_reg[35] [19]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall1_r[1]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[1]),
        .I4(init_wr_data1[28]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall1_r_reg[35] [1]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall1_r[20]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[20]),
        .I4(init_wr_data1[29]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall1_r_reg[35] [20]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall1_r[21]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[21]),
        .I4(init_wr_data1[30]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall1_r_reg[35] [21]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall1_r[22]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[22]),
        .I4(init_wr_data1[31]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall1_r_reg[35] [22]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall1_r[23]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[23]),
        .I4(init_wr_data1[32]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall1_r_reg[35] [23]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall1_r[24]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[24]),
        .I4(init_wr_data1[33]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall1_r_reg[35] [24]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall1_r[25]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[25]),
        .I4(init_wr_data1[34]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall1_r_reg[35] [25]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall1_r[26]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[26]),
        .I4(init_wr_data1[35]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall1_r_reg[35] [26]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall1_r[27]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[27]),
        .I4(init_wr_data1[27]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall1_r_reg[35] [27]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall1_r[28]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[28]),
        .I4(init_wr_data1[28]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall1_r_reg[35] [28]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall1_r[29]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[29]),
        .I4(init_wr_data1[29]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall1_r_reg[35] [29]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall1_r[2]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[2]),
        .I4(init_wr_data1[29]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall1_r_reg[35] [2]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall1_r[30]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[30]),
        .I4(init_wr_data1[30]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall1_r_reg[35] [30]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall1_r[31]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[31]),
        .I4(init_wr_data1[31]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall1_r_reg[35] [31]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall1_r[32]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[32]),
        .I4(init_wr_data1[32]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall1_r_reg[35] [32]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall1_r[33]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[33]),
        .I4(init_wr_data1[33]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall1_r_reg[35] [33]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall1_r[34]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[34]),
        .I4(init_wr_data1[34]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall1_r_reg[35] [34]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall1_r[35]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[35]),
        .I4(init_wr_data1[35]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall1_r_reg[35] [35]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall1_r[3]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[3]),
        .I4(init_wr_data1[30]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall1_r_reg[35] [3]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall1_r[4]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[4]),
        .I4(init_wr_data1[31]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall1_r_reg[35] [4]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall1_r[5]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[5]),
        .I4(init_wr_data1[32]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall1_r_reg[35] [5]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall1_r[6]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[6]),
        .I4(init_wr_data1[33]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall1_r_reg[35] [6]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall1_r[7]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[7]),
        .I4(init_wr_data1[34]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall1_r_reg[35] [7]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall1_r[8]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[8]),
        .I4(init_wr_data1[35]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall1_r_reg[35] [8]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_fall1_r[9]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[9]),
        .I4(init_wr_data1[27]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_fall1_r_reg[35] [9]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise0_r[0]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[108]),
        .I4(init_wr_data0[63]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise0_r_reg[35] [0]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise0_r[10]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[118]),
        .I4(init_wr_data0[64]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise0_r_reg[35] [10]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise0_r[11]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[119]),
        .I4(init_wr_data0[65]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise0_r_reg[35] [11]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise0_r[12]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[120]),
        .I4(init_wr_data0[66]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise0_r_reg[35] [12]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise0_r[13]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[121]),
        .I4(init_wr_data0[67]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise0_r_reg[35] [13]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise0_r[14]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[122]),
        .I4(init_wr_data0[68]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise0_r_reg[35] [14]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise0_r[15]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[123]),
        .I4(init_wr_data0[69]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise0_r_reg[35] [15]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise0_r[16]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[124]),
        .I4(init_wr_data0[70]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise0_r_reg[35] [16]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise0_r[17]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[125]),
        .I4(init_wr_data0[71]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise0_r_reg[35] [17]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise0_r[18]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[126]),
        .I4(init_wr_data0[63]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise0_r_reg[35] [18]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise0_r[19]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[127]),
        .I4(init_wr_data0[64]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise0_r_reg[35] [19]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise0_r[1]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[109]),
        .I4(init_wr_data0[64]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise0_r_reg[35] [1]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise0_r[20]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[128]),
        .I4(init_wr_data0[65]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise0_r_reg[35] [20]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise0_r[21]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[129]),
        .I4(init_wr_data0[66]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise0_r_reg[35] [21]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise0_r[22]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[130]),
        .I4(init_wr_data0[67]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise0_r_reg[35] [22]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise0_r[23]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[131]),
        .I4(init_wr_data0[68]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise0_r_reg[35] [23]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise0_r[24]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[132]),
        .I4(init_wr_data0[69]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise0_r_reg[35] [24]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise0_r[25]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[133]),
        .I4(init_wr_data0[70]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise0_r_reg[35] [25]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise0_r[26]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[134]),
        .I4(init_wr_data0[71]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise0_r_reg[35] [26]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise0_r[27]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[135]),
        .I4(init_wr_data0[63]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise0_r_reg[35] [27]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise0_r[28]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[136]),
        .I4(init_wr_data0[64]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise0_r_reg[35] [28]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise0_r[29]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[137]),
        .I4(init_wr_data0[65]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise0_r_reg[35] [29]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise0_r[2]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[110]),
        .I4(init_wr_data0[65]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise0_r_reg[35] [2]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise0_r[30]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[138]),
        .I4(init_wr_data0[66]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise0_r_reg[35] [30]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise0_r[31]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[139]),
        .I4(init_wr_data0[67]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise0_r_reg[35] [31]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise0_r[32]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[140]),
        .I4(init_wr_data0[68]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise0_r_reg[35] [32]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise0_r[33]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[141]),
        .I4(init_wr_data0[69]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise0_r_reg[35] [33]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise0_r[34]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[142]),
        .I4(init_wr_data0[70]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise0_r_reg[35] [34]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise0_r[35]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[143]),
        .I4(init_wr_data0[71]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise0_r_reg[35] [35]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise0_r[3]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[111]),
        .I4(init_wr_data0[66]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise0_r_reg[35] [3]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise0_r[4]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[112]),
        .I4(init_wr_data0[67]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise0_r_reg[35] [4]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise0_r[5]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[113]),
        .I4(init_wr_data0[68]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise0_r_reg[35] [5]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise0_r[6]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[114]),
        .I4(init_wr_data0[69]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise0_r_reg[35] [6]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise0_r[7]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[115]),
        .I4(init_wr_data0[70]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise0_r_reg[35] [7]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise0_r[8]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[116]),
        .I4(init_wr_data0[71]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise0_r_reg[35] [8]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise0_r[9]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[117]),
        .I4(init_wr_data0[63]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise0_r_reg[35] [9]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise1_r[0]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[36]),
        .I4(init_wr_data1[63]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise1_r_reg[35] [0]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise1_r[10]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[46]),
        .I4(init_wr_data1[64]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise1_r_reg[35] [10]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise1_r[11]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[47]),
        .I4(init_wr_data1[65]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise1_r_reg[35] [11]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise1_r[12]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[48]),
        .I4(init_wr_data1[66]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise1_r_reg[35] [12]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise1_r[13]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[49]),
        .I4(init_wr_data1[67]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise1_r_reg[35] [13]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise1_r[14]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[50]),
        .I4(init_wr_data1[68]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise1_r_reg[35] [14]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise1_r[15]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[51]),
        .I4(init_wr_data1[69]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise1_r_reg[35] [15]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise1_r[16]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[52]),
        .I4(init_wr_data1[70]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise1_r_reg[35] [16]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise1_r[17]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[53]),
        .I4(init_wr_data1[71]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise1_r_reg[35] [17]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise1_r[18]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[54]),
        .I4(init_wr_data1[63]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise1_r_reg[35] [18]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise1_r[19]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[55]),
        .I4(init_wr_data1[64]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise1_r_reg[35] [19]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise1_r[1]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[37]),
        .I4(init_wr_data1[64]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise1_r_reg[35] [1]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise1_r[20]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[56]),
        .I4(init_wr_data1[65]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise1_r_reg[35] [20]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise1_r[21]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[57]),
        .I4(init_wr_data1[66]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise1_r_reg[35] [21]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise1_r[22]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[58]),
        .I4(init_wr_data1[67]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise1_r_reg[35] [22]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise1_r[23]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[59]),
        .I4(init_wr_data1[68]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise1_r_reg[35] [23]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise1_r[24]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[60]),
        .I4(init_wr_data1[69]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise1_r_reg[35] [24]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise1_r[25]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[61]),
        .I4(init_wr_data1[70]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise1_r_reg[35] [25]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise1_r[26]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[62]),
        .I4(init_wr_data1[71]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise1_r_reg[35] [26]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise1_r[27]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[63]),
        .I4(init_wr_data1[63]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise1_r_reg[35] [27]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise1_r[28]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[64]),
        .I4(init_wr_data1[64]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise1_r_reg[35] [28]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise1_r[29]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[65]),
        .I4(init_wr_data1[65]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise1_r_reg[35] [29]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise1_r[2]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[38]),
        .I4(init_wr_data1[65]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise1_r_reg[35] [2]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise1_r[30]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[66]),
        .I4(init_wr_data1[66]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise1_r_reg[35] [30]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise1_r[31]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[67]),
        .I4(init_wr_data1[67]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise1_r_reg[35] [31]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise1_r[32]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[68]),
        .I4(init_wr_data1[68]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise1_r_reg[35] [32]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise1_r[33]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[69]),
        .I4(init_wr_data1[69]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise1_r_reg[35] [33]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise1_r[34]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[70]),
        .I4(init_wr_data1[70]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise1_r_reg[35] [34]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise1_r[35]_i_1 
       (.I0(init_calib_complete),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[71]),
        .I4(init_wr_data1[71]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise1_r_reg[35] [35]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise1_r[3]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[39]),
        .I4(init_wr_data1[66]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise1_r_reg[35] [3]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise1_r[4]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[40]),
        .I4(init_wr_data1[67]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise1_r_reg[35] [4]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise1_r[5]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[41]),
        .I4(init_wr_data1[68]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise1_r_reg[35] [5]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise1_r[6]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[42]),
        .I4(init_wr_data1[69]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise1_r_reg[35] [6]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise1_r[7]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[43]),
        .I4(init_wr_data1[70]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise1_r_reg[35] [7]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise1_r[8]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[44]),
        .I4(init_wr_data1[71]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise1_r_reg[35] [8]));
  LUT6 #(
    .INIT(64'hFD55A800A800A800)) 
    \mux_data_rise1_r[9]_i_1 
       (.I0(\mux_data_rise1_r_reg[16] ),
        .I1(app_wr_cmd0),
        .I2(app_wr_cmd1),
        .I3(app_wr_data0[45]),
        .I4(init_wr_data1[63]),
        .I5(init_wr_cmd_0),
        .O(\mux_data_rise1_r_reg[35] [9]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_lane_r[0]_i_1 
       (.I0(\next_lane_r_reg[2]_0 ),
        .I1(\next_lane_r[2]_i_3_n_0 ),
        .O(\next_lane_r_reg[2] [0]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \next_lane_r[2]_i_1 
       (.I0(\next_lane_r_reg[2]_0 ),
        .I1(\next_lane_r[2]_i_3_n_0 ),
        .O(\next_lane_r_reg[2] [1]));
  LUT6 #(
    .INIT(64'h7477307777773077)) 
    \next_lane_r[2]_i_2 
       (.I0(\seen_valid_r_reg[3]_0 [0]),
        .I1(first_lane_r),
        .I2(\rdlvl_work_lane_r_reg[1] [1]),
        .I3(rdlvl_stg1_cal_bytes),
        .I4(\seen_valid_r_reg[3]_0 [1]),
        .I5(\rdlvl_work_lane_r_reg[1] [0]),
        .O(\next_lane_r_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h3000300033307777)) 
    \next_lane_r[2]_i_3 
       (.I0(\seen_valid_r_reg[3]_0 [0]),
        .I1(first_lane_r),
        .I2(\rdlvl_work_lane_r_reg[1] [0]),
        .I3(\rdlvl_work_lane_r_reg[1] [1]),
        .I4(\seen_valid_r_reg[3]_0 [1]),
        .I5(\seen_valid_r_reg[3]_0 [2]),
        .O(\next_lane_r[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    of_cmd_wr_en_i_4
       (.I0(\sm_r_reg[0] ),
        .I1(phy_ctl_ready),
        .O(of_cmd_wr_en_reg));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    pause_r_i_6
       (.I0(\phy_init_r_reg_n_0_[0] ),
        .I1(\phy_init_r_reg_n_0_[9] ),
        .I2(\phy_init_r_reg_n_0_[11] ),
        .I3(\phy_init_r_reg_n_0_[14] ),
        .I4(\phy_init_r_reg_n_0_[4] ),
        .O(victim_rot_done_r_reg_1));
  LUT2 #(
    .INIT(4'h8)) 
    \phy_init_r[10]_i_1 
       (.I0(\phy_init_r[10]_i_2_n_0 ),
        .I1(\phy_init_r_reg_n_0_[9] ),
        .O(\phy_init_r[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \phy_init_r[10]_i_2 
       (.I0(sm_cntr_r_reg__0[7]),
        .I1(\phy_init_r[12]_i_2_n_0 ),
        .I2(sm_cntr_r_reg__0[6]),
        .I3(sm_cntr_r_reg__0[8]),
        .O(\phy_init_r[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \phy_init_r[12]_i_1 
       (.I0(\phy_init_r_reg_n_0_[9] ),
        .I1(sm_cntr_r_reg__0[8]),
        .I2(sm_cntr_r_reg__0[6]),
        .I3(\phy_init_r[12]_i_2_n_0 ),
        .I4(sm_cntr_r_reg__0[7]),
        .O(\phy_init_r[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \phy_init_r[12]_i_2 
       (.I0(sm_cntr_r_reg__0[4]),
        .I1(sm_cntr_r_reg__0[2]),
        .I2(sm_cntr_r_reg__0[0]),
        .I3(sm_cntr_r_reg__0[1]),
        .I4(sm_cntr_r_reg__0[3]),
        .I5(sm_cntr_r_reg__0[5]),
        .O(\phy_init_r[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \phy_init_r[13]_i_1 
       (.I0(\phy_init_r_reg_n_0_[14] ),
        .I1(edge_adv_cal_done_reg),
        .O(\phy_init_r[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEEFEEE)) 
    \phy_init_r[14]_i_1 
       (.I0(\phy_init_r[14]_i_3_n_0 ),
        .I1(\phy_init_r[14]_i_4_n_0 ),
        .I2(\phy_init_r[14]_i_5_n_0 ),
        .I3(\phy_init_r[14]_i_6_n_0 ),
        .I4(\phy_init_r_reg_n_0_[5] ),
        .I5(\phy_init_r[14]_i_7_n_0 ),
        .O(phy_init_ns));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h00010116)) 
    \phy_init_r[14]_i_10 
       (.I0(\phy_init_r_reg_n_0_[5] ),
        .I1(\phy_init_r_reg_n_0_[6] ),
        .I2(\phy_init_r_reg_n_0_[7] ),
        .I3(\phy_init_r_reg_n_0_[8] ),
        .I4(\phy_init_r_reg_n_0_[9] ),
        .O(\phy_init_r[14]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'hFFFEFEE8)) 
    \phy_init_r[14]_i_11 
       (.I0(\phy_init_r_reg_n_0_[5] ),
        .I1(\phy_init_r_reg_n_0_[6] ),
        .I2(\phy_init_r_reg_n_0_[7] ),
        .I3(\phy_init_r_reg_n_0_[8] ),
        .I4(\phy_init_r_reg_n_0_[9] ),
        .O(\phy_init_r[14]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h00010116)) 
    \phy_init_r[14]_i_12 
       (.I0(\phy_init_r_reg_n_0_[10] ),
        .I1(\phy_init_r_reg_n_0_[11] ),
        .I2(\phy_init_r_reg_n_0_[12] ),
        .I3(\phy_init_r_reg_n_0_[13] ),
        .I4(\phy_init_r_reg_n_0_[14] ),
        .O(\phy_init_r[14]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hFFFEFEE8)) 
    \phy_init_r[14]_i_13 
       (.I0(\phy_init_r_reg_n_0_[10] ),
        .I1(\phy_init_r_reg_n_0_[11] ),
        .I2(\phy_init_r_reg_n_0_[12] ),
        .I3(\phy_init_r_reg_n_0_[13] ),
        .I4(\phy_init_r_reg_n_0_[14] ),
        .O(\phy_init_r[14]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \phy_init_r[14]_i_14 
       (.I0(edge_adv_cal_done_reg),
        .I1(sm_cntr_r_reg__0[8]),
        .I2(sm_cntr_r_reg__0[6]),
        .I3(\phy_init_r[12]_i_2_n_0 ),
        .I4(sm_cntr_r_reg__0[7]),
        .O(\phy_init_r[14]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \phy_init_r[14]_i_15 
       (.I0(\phy_init_r_reg_n_0_[4] ),
        .I1(\phy_init_r_reg_n_0_[14] ),
        .O(\phy_init_r[14]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \phy_init_r[14]_i_2 
       (.I0(\phy_init_r_reg_n_0_[4] ),
        .I1(K_is_at_center_r_reg),
        .O(\phy_init_r[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB333000000000)) 
    \phy_init_r[14]_i_3 
       (.I0(cal_done_reg),
        .I1(\phy_init_r[10]_i_2_n_0 ),
        .I2(\phy_init_r_reg_n_0_[7] ),
        .I3(\phy_init_r_reg_n_0_[3] ),
        .I4(\phy_init_r_reg_n_0_[9] ),
        .I5(\phy_init_r[14]_i_6_n_0 ),
        .O(\phy_init_r[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF00EA00EA00EA00)) 
    \phy_init_r[14]_i_4 
       (.I0(\phy_init_r_reg_n_0_[0] ),
        .I1(\phy_init_r_reg_n_0_[6] ),
        .I2(wrcal_adj_done),
        .I3(\phy_init_r[14]_i_6_n_0 ),
        .I4(K_is_at_center_r_reg),
        .I5(\phy_init_r_reg_n_0_[4] ),
        .O(\phy_init_r[14]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \phy_init_r[14]_i_5 
       (.I0(\phy_init_r_reg_n_0_[10] ),
        .I1(victim_rot_done_r),
        .I2(\phy_init_r_reg_n_0_[1] ),
        .O(\phy_init_r[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010012)) 
    \phy_init_r[14]_i_6 
       (.I0(\phy_init_r[14]_i_8_n_0 ),
        .I1(\phy_init_r[14]_i_9_n_0 ),
        .I2(\phy_init_r[14]_i_10_n_0 ),
        .I3(\phy_init_r[14]_i_11_n_0 ),
        .I4(\phy_init_r[14]_i_12_n_0 ),
        .I5(\phy_init_r[14]_i_13_n_0 ),
        .O(\phy_init_r[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFE0E0E000000000)) 
    \phy_init_r[14]_i_7 
       (.I0(\phy_init_r_reg_n_0_[11] ),
        .I1(\phy_init_r_reg_n_0_[2] ),
        .I2(rdlvl_stg1_done_r_reg_0),
        .I3(\phy_init_r[14]_i_14_n_0 ),
        .I4(\phy_init_r[14]_i_15_n_0 ),
        .I5(\phy_init_r[14]_i_6_n_0 ),
        .O(\phy_init_r[14]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h00010116)) 
    \phy_init_r[14]_i_8 
       (.I0(\phy_init_r_reg_n_0_[0] ),
        .I1(\phy_init_r_reg_n_0_[1] ),
        .I2(\phy_init_r_reg_n_0_[2] ),
        .I3(\phy_init_r_reg_n_0_[3] ),
        .I4(\phy_init_r_reg_n_0_[4] ),
        .O(\phy_init_r[14]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'hFFFEFEE8)) 
    \phy_init_r[14]_i_9 
       (.I0(\phy_init_r_reg_n_0_[0] ),
        .I1(\phy_init_r_reg_n_0_[1] ),
        .I2(\phy_init_r_reg_n_0_[2] ),
        .I3(\phy_init_r_reg_n_0_[3] ),
        .I4(\phy_init_r_reg_n_0_[4] ),
        .O(\phy_init_r[14]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \phy_init_r[1]_i_1 
       (.I0(\phy_init_r[3]_i_2_n_0 ),
        .I1(\phy_init_r_reg_n_0_[3] ),
        .I2(\phy_init_r_reg_n_0_[5] ),
        .I3(\phy_init_r_reg_n_0_[9] ),
        .I4(\phy_init_r[1]_i_2_n_0 ),
        .I5(\phy_init_r_reg[1]_0 ),
        .O(\phy_init_r[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \phy_init_r[1]_i_2 
       (.I0(\phy_init_r_reg_n_0_[14] ),
        .I1(\phy_init_r_reg_n_0_[4] ),
        .I2(\phy_init_r_reg_n_0_[11] ),
        .O(\phy_init_r[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \phy_init_r[1]_i_3 
       (.I0(\phy_init_r_reg_n_0_[7] ),
        .I1(\phy_init_r_reg_n_0_[2] ),
        .I2(\phy_init_r_reg_n_0_[6] ),
        .I3(\phy_init_r_reg_n_0_[1] ),
        .I4(\phy_init_r_reg_n_0_[10] ),
        .O(\phy_init_r_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h33333333AAFAAAAA)) 
    \phy_init_r[3]_i_1 
       (.I0(\phy_init_r_reg_n_0_[2] ),
        .I1(\phy_init_r[3]_i_2_n_0 ),
        .I2(\phy_init_r[6]_i_2_n_0 ),
        .I3(K_is_at_center_r_reg),
        .I4(\phy_init_r_reg_n_0_[4] ),
        .I5(\phy_init_r_reg_n_0_[0] ),
        .O(\phy_init_r[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \phy_init_r[3]_i_2 
       (.I0(\seen_valid_r_reg_n_0_[1] ),
        .I1(\seen_valid_r_reg_n_0_[0] ),
        .I2(\seen_valid_r_reg_n_0_[3] ),
        .I3(\seen_valid_r_reg_n_0_[2] ),
        .O(\phy_init_r[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \phy_init_r[6]_i_1 
       (.I0(K_is_at_center_r_reg),
        .I1(\phy_init_r_reg_n_0_[4] ),
        .I2(\phy_init_r[6]_i_2_n_0 ),
        .O(\phy_init_r[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \phy_init_r[6]_i_2 
       (.I0(wrcal_samp_cnt_r[2]),
        .I1(wrcal_samp_cnt_r[0]),
        .I2(wrcal_samp_cnt_r[1]),
        .I3(\phy_init_r[6]_i_3_n_0 ),
        .I4(\phy_init_r[6]_i_4_n_0 ),
        .I5(wrcal_samp_cnt_r[3]),
        .O(\phy_init_r[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \phy_init_r[6]_i_3 
       (.I0(wrcal_samp_cnt_r[5]),
        .I1(wrcal_samp_cnt_r[4]),
        .I2(wrcal_samp_cnt_r[7]),
        .I3(wrcal_samp_cnt_r[6]),
        .O(\phy_init_r[6]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \phy_init_r[6]_i_4 
       (.I0(wrcal_samp_cnt_r[9]),
        .I1(wrcal_samp_cnt_r[8]),
        .I2(wrcal_samp_cnt_r[11]),
        .I3(wrcal_samp_cnt_r[10]),
        .O(\phy_init_r[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \phy_init_r[7]_i_1 
       (.I0(\phy_init_r_reg_n_0_[14] ),
        .I1(edge_adv_cal_done_reg),
        .O(\phy_init_r[7]_i_1_n_0 ));
  FDSE \phy_init_r_reg[0] 
       (.C(CLK),
        .CE(phy_init_ns),
        .D(\phy_init_r_reg_n_0_[6] ),
        .Q(\phy_init_r_reg_n_0_[0] ),
        .S(po_delay_done_reg));
  FDRE \phy_init_r_reg[10] 
       (.C(CLK),
        .CE(phy_init_ns),
        .D(\phy_init_r[10]_i_1_n_0 ),
        .Q(\phy_init_r_reg_n_0_[10] ),
        .R(po_delay_done_reg));
  FDRE \phy_init_r_reg[11] 
       (.C(CLK),
        .CE(phy_init_ns),
        .D(\phy_init_r_reg_n_0_[10] ),
        .Q(\phy_init_r_reg_n_0_[11] ),
        .R(po_delay_done_reg));
  FDRE \phy_init_r_reg[12] 
       (.C(CLK),
        .CE(phy_init_ns),
        .D(\phy_init_r[12]_i_1_n_0 ),
        .Q(\phy_init_r_reg_n_0_[12] ),
        .R(po_delay_done_reg));
  FDRE \phy_init_r_reg[13] 
       (.C(CLK),
        .CE(phy_init_ns),
        .D(\phy_init_r[13]_i_1_n_0 ),
        .Q(\phy_init_r_reg_n_0_[13] ),
        .R(po_delay_done_reg));
  FDRE \phy_init_r_reg[14] 
       (.C(CLK),
        .CE(phy_init_ns),
        .D(\phy_init_r[14]_i_2_n_0 ),
        .Q(\phy_init_r_reg_n_0_[14] ),
        .R(po_delay_done_reg));
  FDRE \phy_init_r_reg[1] 
       (.C(CLK),
        .CE(phy_init_ns),
        .D(\phy_init_r[1]_i_1_n_0 ),
        .Q(\phy_init_r_reg_n_0_[1] ),
        .R(po_delay_done_reg));
  FDRE \phy_init_r_reg[2] 
       (.C(CLK),
        .CE(phy_init_ns),
        .D(\phy_init_r_reg_n_0_[1] ),
        .Q(\phy_init_r_reg_n_0_[2] ),
        .R(po_delay_done_reg));
  FDRE \phy_init_r_reg[3] 
       (.C(CLK),
        .CE(phy_init_ns),
        .D(\phy_init_r[3]_i_1_n_0 ),
        .Q(\phy_init_r_reg_n_0_[3] ),
        .R(po_delay_done_reg));
  FDRE \phy_init_r_reg[4] 
       (.C(CLK),
        .CE(phy_init_ns),
        .D(\phy_init_r_reg_n_0_[3] ),
        .Q(\phy_init_r_reg_n_0_[4] ),
        .R(po_delay_done_reg));
  FDRE \phy_init_r_reg[5] 
       (.C(CLK),
        .CE(phy_init_ns),
        .D(\phy_init_r_reg_n_0_[7] ),
        .Q(\phy_init_r_reg_n_0_[5] ),
        .R(po_delay_done_reg));
  FDRE \phy_init_r_reg[6] 
       (.C(CLK),
        .CE(phy_init_ns),
        .D(\phy_init_r[6]_i_1_n_0 ),
        .Q(\phy_init_r_reg_n_0_[6] ),
        .R(po_delay_done_reg));
  FDRE \phy_init_r_reg[7] 
       (.C(CLK),
        .CE(phy_init_ns),
        .D(\phy_init_r[7]_i_1_n_0 ),
        .Q(\phy_init_r_reg_n_0_[7] ),
        .R(po_delay_done_reg));
  FDRE \phy_init_r_reg[8] 
       (.C(CLK),
        .CE(phy_init_ns),
        .D(\phy_init_r_reg_n_0_[11] ),
        .Q(\phy_init_r_reg_n_0_[8] ),
        .R(po_delay_done_reg));
  FDRE \phy_init_r_reg[9] 
       (.C(CLK),
        .CE(phy_init_ns),
        .D(\phy_init_r_reg_n_0_[5] ),
        .Q(\phy_init_r_reg_n_0_[9] ),
        .R(po_delay_done_reg));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h8)) 
    pi_edge_adv_2r_i_1
       (.I0(\sm_r_reg[0] ),
        .I1(pi_edge_adv_r),
        .O(pi_edge_adv_2r_reg));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h8)) 
    pi_edge_adv_r_i_1
       (.I0(\sm_r_reg[0] ),
        .I1(pi_edge_adv_reg),
        .O(pi_edge_adv_r_reg));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    po_en_r_i_7
       (.I0(po_su_rdy_r_reg),
        .I1(\sm_r_reg[0]_1 ),
        .I2(\lanes_solid_r_reg_n_0_[3] ),
        .I3(\lanes_solid_prev_r_reg[0]_0 ),
        .I4(\lanes_solid_r_reg_n_0_[1] ),
        .I5(\lanes_solid_r_reg_n_0_[2] ),
        .O(po_en_r_reg));
  LUT5 #(
    .INIT(32'h00002E22)) 
    po_fine_enable_i_1
       (.I0(po_cnt_dec),
        .I1(po_delay_done_reg_0),
        .I2(\mux_data_rise1_r_reg[16] ),
        .I3(wrcal_po_en),
        .I4(po_fine_enable_i_2_n_0),
        .O(po_fine_enable_reg));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'hF7FFF7F5)) 
    po_fine_enable_i_2
       (.I0(\sm_r_reg[0] ),
        .I1(wrcal_adj_rdy_r_reg_0),
        .I2(\mux_data_rise1_r_reg[16] ),
        .I3(po_delay_done_reg_0),
        .I4(po_dec_done_reg),
        .O(po_fine_enable_i_2_n_0));
  LUT5 #(
    .INIT(32'h00008000)) 
    po_fine_inc_i_1
       (.I0(\sm_r_reg[0] ),
        .I1(wrcal_inc),
        .I2(wrcal_adj_rdy_r_reg_0),
        .I3(po_delay_done_reg_0),
        .I4(\mux_data_rise1_r_reg[16] ),
        .O(po_fine_inc_reg));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \po_gap_enforcer[3]_i_1 
       (.I0(\sm_r_reg[0] ),
        .I1(po_cnt_dec),
        .O(SS));
  LUT6 #(
    .INIT(64'h00000000A0880088)) 
    po_sel_fine_oclk_delay_i_1
       (.I0(\sm_r_reg[0] ),
        .I1(po_sel_fine_oclk_delay_reg_0),
        .I2(wrcal_stg3),
        .I3(po_delay_done_reg_0),
        .I4(wrcal_adj_rdy_r_reg_0),
        .I5(\mux_data_rise1_r_reg[16] ),
        .O(po_sel_fine_oclk_delay_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \rdlvl_stg1_cal_bytes_r[0]_i_1 
       (.I0(\seen_valid_r_reg_n_0_[0] ),
        .O(\rdlvl_stg1_cal_bytes_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rdlvl_stg1_cal_bytes_r[1]_i_1 
       (.I0(\seen_valid_r_reg_n_0_[1] ),
        .O(\rdlvl_stg1_cal_bytes_r[1]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rdlvl_stg1_cal_bytes_r[2]_i_1 
       (.I0(\seen_valid_r_reg_n_0_[2] ),
        .O(\rdlvl_stg1_cal_bytes_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4FF4444)) 
    \rdlvl_stg1_cal_bytes_r[3]_i_1 
       (.I0(init_wr_addr1_ns),
        .I1(victim_rot_done_r),
        .I2(\init_rd_addr0_r[12]_i_1_n_0 ),
        .I3(rdlvl_stg1_done_r_reg_0),
        .I4(cmplx_rdcal_start),
        .I5(po_delay_done_reg),
        .O(cmplx_rdcal_start_ns6_out));
  LUT1 #(
    .INIT(2'h1)) 
    \rdlvl_stg1_cal_bytes_r[3]_i_2 
       (.I0(\seen_valid_r_reg_n_0_[3] ),
        .O(\rdlvl_stg1_cal_bytes_r[3]_i_2_n_0 ));
  FDSE \rdlvl_stg1_cal_bytes_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rdlvl_stg1_cal_bytes_r[0]_i_1_n_0 ),
        .Q(\seen_valid_r_reg[3]_0 [0]),
        .S(cmplx_rdcal_start_ns6_out));
  FDSE \rdlvl_stg1_cal_bytes_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rdlvl_stg1_cal_bytes_r[1]_i_1_n_0 ),
        .Q(\seen_valid_r_reg[3]_0 [1]),
        .S(cmplx_rdcal_start_ns6_out));
  FDSE \rdlvl_stg1_cal_bytes_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rdlvl_stg1_cal_bytes_r[2]_i_1_n_0 ),
        .Q(rdlvl_stg1_cal_bytes),
        .S(cmplx_rdcal_start_ns6_out));
  FDSE \rdlvl_stg1_cal_bytes_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rdlvl_stg1_cal_bytes_r[3]_i_2_n_0 ),
        .Q(\seen_valid_r_reg[3]_0 [2]),
        .S(cmplx_rdcal_start_ns6_out));
  LUT5 #(
    .INIT(32'hABBBA888)) 
    rdlvl_stg1_start_r_i_1
       (.I0(\phy_init_r[14]_i_5_n_0 ),
        .I1(rdlvl_stg1_start_r_i_2_n_0),
        .I2(rdlvl_stg1_start_r_i_3_n_0),
        .I3(rdlvl_stg1_start_r_i_4_n_0),
        .I4(rdlvl_stg1_start_r_reg_0),
        .O(rdlvl_stg1_start_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    rdlvl_stg1_start_r_i_2
       (.I0(\phy_init_r_reg_n_0_[5] ),
        .I1(\phy_init_r_reg_n_0_[4] ),
        .I2(rdlvl_stg1_start_r_i_5_n_0),
        .I3(rdlvl_stg1_start_r_i_6_n_0),
        .I4(init_wr_addr1_ns),
        .I5(victim_rot_done_r),
        .O(rdlvl_stg1_start_r_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h0088F000)) 
    rdlvl_stg1_start_r_i_3
       (.I0(\phy_init_r[10]_i_2_n_0 ),
        .I1(cal_done_reg),
        .I2(\phy_init_r[3]_i_2_n_0 ),
        .I3(\phy_init_r_reg_n_0_[0] ),
        .I4(\phy_init_r_reg_n_0_[9] ),
        .O(rdlvl_stg1_start_r_i_3_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    rdlvl_stg1_start_r_i_4
       (.I0(\phy_init_r_reg_n_0_[10] ),
        .I1(\phy_init_r_reg_n_0_[11] ),
        .I2(\phy_init_r_reg_n_0_[14] ),
        .I3(\init_rd_addr0_r[12]_i_2_n_0 ),
        .O(rdlvl_stg1_start_r_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    rdlvl_stg1_start_r_i_5
       (.I0(\phy_init_r_reg_n_0_[14] ),
        .I1(\phy_init_r_reg_n_0_[11] ),
        .I2(\phy_init_r_reg_n_0_[9] ),
        .I3(\phy_init_r_reg_n_0_[0] ),
        .O(rdlvl_stg1_start_r_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    rdlvl_stg1_start_r_i_6
       (.I0(\seen_valid_r[3]_i_3_n_0 ),
        .I1(\phy_init_r_reg_n_0_[1] ),
        .I2(\phy_init_r_reg_n_0_[10] ),
        .I3(\phy_init_r_reg_n_0_[6] ),
        .I4(\phy_init_r_reg_n_0_[2] ),
        .I5(\phy_init_r_reg_n_0_[7] ),
        .O(rdlvl_stg1_start_r_i_6_n_0));
  FDRE rdlvl_stg1_start_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rdlvl_stg1_start_r_i_1_n_0),
        .Q(rdlvl_stg1_start_r_reg_0),
        .R(po_delay_done_reg));
  LUT2 #(
    .INIT(4'h8)) 
    \rdlvl_work_lane_r[2]_i_1 
       (.I0(rdlvl_stg1_start_r_reg_0),
        .I1(rdlvl_stg1_start_r),
        .O(\left_r_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    rst_clk_INST_0
       (.I0(\sm_r_reg[0] ),
        .O(rst_clk));
  FDRE rst_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r1_reg_rep__4),
        .Q(rst_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD5D5D5D5D5D5D5FF)) 
    rst_stg1_r_i_1
       (.I0(\sm_r_reg[0] ),
        .I1(\phy_init_r[3]_i_2_n_0 ),
        .I2(wrcal_adj_done),
        .I3(init_wr_addr1_ns),
        .I4(victim_rot_done_r),
        .I5(po_delay_done_reg),
        .O(rst_stg1_ns));
  FDRE rst_stg1_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rst_stg1_ns),
        .Q(rdlvl_stg1_done_r_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    rst_stg2_r_i_1
       (.I0(rst_stg2_r_i_2_n_0),
        .I1(\phy_init_r_reg_n_0_[5] ),
        .I2(\phy_init_r_reg_n_0_[11] ),
        .I3(\phy_init_r_reg_n_0_[14] ),
        .I4(\phy_init_r_reg_n_0_[2] ),
        .I5(wrcal_adj_rdy_r_i_2_n_0),
        .O(rst_stg2_ns));
  LUT5 #(
    .INIT(32'h22220C00)) 
    rst_stg2_r_i_2
       (.I0(wrcal_adj_done),
        .I1(\phy_init_r_reg_n_0_[4] ),
        .I2(rst_stg2_r_i_3_n_0),
        .I3(\phy_init_r[6]_i_2_n_0 ),
        .I4(\phy_init_r_reg_n_0_[6] ),
        .O(rst_stg2_r_i_2_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFFFFE)) 
    rst_stg2_r_i_3
       (.I0(K_is_at_center_r_reg),
        .I1(sm_cntr_r_reg__0[7]),
        .I2(\phy_init_r[12]_i_2_n_0 ),
        .I3(sm_cntr_r_reg__0[6]),
        .I4(sm_cntr_r_reg__0[8]),
        .I5(edge_adv_cal_done_reg),
        .O(rst_stg2_r_i_3_n_0));
  FDSE rst_stg2_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rst_stg2_ns),
        .Q(clkdiv_phase_cal_done_5r_reg),
        .S(po_delay_done_reg));
  LUT3 #(
    .INIT(8'hF8)) 
    \seen_valid_r[0]_i_1 
       (.I0(\seen_valid_r_reg[3]_0 [0]),
        .I1(lanes_solid_ns[0]),
        .I2(\seen_valid_r_reg_n_0_[0] ),
        .O(\seen_valid_r[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \seen_valid_r[1]_i_1 
       (.I0(\seen_valid_r_reg[3]_0 [1]),
        .I1(lanes_solid_ns[1]),
        .I2(\seen_valid_r_reg_n_0_[1] ),
        .O(\seen_valid_r[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \seen_valid_r[2]_i_1 
       (.I0(rdlvl_stg1_cal_bytes),
        .I1(lanes_solid_ns[2]),
        .I2(\seen_valid_r_reg_n_0_[2] ),
        .O(\seen_valid_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \seen_valid_r[3]_i_1 
       (.I0(\seen_valid_r[3]_i_3_n_0 ),
        .I1(\phy_init_r_reg_n_0_[1] ),
        .I2(\phy_init_r_reg_n_0_[6] ),
        .I3(\phy_init_r_reg_n_0_[10] ),
        .I4(\seen_valid_r[3]_i_4_n_0 ),
        .I5(\seen_valid_r[3]_i_5_n_0 ),
        .O(seen_valid_ns));
  LUT3 #(
    .INIT(8'hF8)) 
    \seen_valid_r[3]_i_2 
       (.I0(\seen_valid_r_reg[3]_0 [2]),
        .I1(lanes_solid_ns[3]),
        .I2(\seen_valid_r_reg_n_0_[3] ),
        .O(\seen_valid_r[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \seen_valid_r[3]_i_3 
       (.I0(\phy_init_r_reg_n_0_[3] ),
        .I1(\phy_init_r_reg_n_0_[8] ),
        .I2(\phy_init_r_reg_n_0_[12] ),
        .I3(\phy_init_r_reg_n_0_[13] ),
        .O(\seen_valid_r[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \seen_valid_r[3]_i_4 
       (.I0(\phy_init_r_reg_n_0_[2] ),
        .I1(\phy_init_r_reg_n_0_[7] ),
        .O(\seen_valid_r[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \seen_valid_r[3]_i_5 
       (.I0(\phy_init_r_reg_n_0_[5] ),
        .I1(\phy_init_r_reg_n_0_[4] ),
        .I2(\phy_init_r_reg_n_0_[0] ),
        .I3(\phy_init_r_reg_n_0_[9] ),
        .I4(\phy_init_r_reg_n_0_[11] ),
        .I5(\phy_init_r_reg_n_0_[14] ),
        .O(\seen_valid_r[3]_i_5_n_0 ));
  FDRE \seen_valid_r_reg[0] 
       (.C(CLK),
        .CE(seen_valid_ns),
        .D(\seen_valid_r[0]_i_1_n_0 ),
        .Q(\seen_valid_r_reg_n_0_[0] ),
        .R(po_delay_done_reg));
  FDRE \seen_valid_r_reg[1] 
       (.C(CLK),
        .CE(seen_valid_ns),
        .D(\seen_valid_r[1]_i_1_n_0 ),
        .Q(\seen_valid_r_reg_n_0_[1] ),
        .R(po_delay_done_reg));
  FDRE \seen_valid_r_reg[2] 
       (.C(CLK),
        .CE(seen_valid_ns),
        .D(\seen_valid_r[2]_i_1_n_0 ),
        .Q(\seen_valid_r_reg_n_0_[2] ),
        .R(po_delay_done_reg));
  FDRE \seen_valid_r_reg[3] 
       (.C(CLK),
        .CE(seen_valid_ns),
        .D(\seen_valid_r[3]_i_2_n_0 ),
        .Q(\seen_valid_r_reg_n_0_[3] ),
        .R(po_delay_done_reg));
  LUT3 #(
    .INIT(8'hCB)) 
    \seg_num_r[4]_i_10 
       (.I0(victim_rot_done_r),
        .I1(\phy_init_r_reg_n_0_[10] ),
        .I2(\phy_init_r_reg_n_0_[11] ),
        .O(\seg_num_r[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \seg_num_r[4]_i_4 
       (.I0(po_delay_done_reg),
        .I1(\phy_init_r_reg_n_0_[9] ),
        .I2(\phy_init_r_reg_n_0_[0] ),
        .I3(\seg_num_r[4]_i_10_n_0 ),
        .I4(\init_rd_addr0_r[12]_i_2_n_0 ),
        .I5(\phy_init_r_reg_n_0_[14] ),
        .O(cmplx_seq_rst));
  LUT2 #(
    .INIT(4'hE)) 
    \seg_run_r[5]_i_1 
       (.I0(cmplx_seq_rst),
        .I1(\seg_run_r_reg[4] ),
        .O(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFFFE)) 
    \sm_cntr_r[0]_i_1 
       (.I0(\sm_cntr_r[0]_i_2_n_0 ),
        .I1(\sm_cntr_r[3]_i_4_n_0 ),
        .I2(\sm_cntr_r[0]_i_3_n_0 ),
        .I3(\sm_cntr_r[0]_i_4_n_0 ),
        .I4(\sm_cntr_r[0]_i_5_n_0 ),
        .I5(\sm_cntr_r[0]_i_6_n_0 ),
        .O(sm_cntr_ns[0]));
  LUT6 #(
    .INIT(64'h00000000FFFFFEEE)) 
    \sm_cntr_r[0]_i_2 
       (.I0(cq_stable_r_reg_0),
        .I1(\seen_valid_r[3]_i_3_n_0 ),
        .I2(\phy_init_r_reg_n_0_[4] ),
        .I3(\phy_init_r_reg_n_0_[5] ),
        .I4(\sm_cntr_r[0]_i_7_n_0 ),
        .I5(sm_cntr_r_reg__0[0]),
        .O(\sm_cntr_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAAA0000ABAF)) 
    \sm_cntr_r[0]_i_3 
       (.I0(\phy_init_r_reg_n_0_[9] ),
        .I1(K_is_at_center_r_reg),
        .I2(\phy_init_r_reg_n_0_[5] ),
        .I3(\phy_init_r_reg_n_0_[4] ),
        .I4(sm_cntr_r_reg__0[0]),
        .I5(\phy_init_r_reg_n_0_[0] ),
        .O(\sm_cntr_r[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \sm_cntr_r[0]_i_4 
       (.I0(\phy_init_r_reg_n_0_[9] ),
        .I1(cal_done_reg),
        .I2(\phy_init_r_reg_n_0_[0] ),
        .O(\sm_cntr_r[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sm_cntr_r[0]_i_5 
       (.I0(\phy_init_r_reg_n_0_[11] ),
        .I1(\phy_init_r_reg_n_0_[4] ),
        .I2(\phy_init_r_reg_n_0_[14] ),
        .I3(\wrcal_samp_cnt_r_reg[0]_0 ),
        .O(\sm_cntr_r[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \sm_cntr_r[0]_i_6 
       (.I0(sm_cntr_r_reg__0[0]),
        .I1(\phy_init_r_reg_n_0_[0] ),
        .I2(\phy_init_r_reg_n_0_[5] ),
        .I3(\phy_init_r_reg_n_0_[4] ),
        .O(\sm_cntr_r[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sm_cntr_r[0]_i_7 
       (.I0(\phy_init_r_reg_n_0_[11] ),
        .I1(\phy_init_r_reg_n_0_[14] ),
        .O(\sm_cntr_r[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFF82FF82FFFFFF82)) 
    \sm_cntr_r[1]_i_1 
       (.I0(\sm_cntr_r[3]_i_2_n_0 ),
        .I1(sm_cntr_r_reg__0[1]),
        .I2(sm_cntr_r_reg__0[0]),
        .I3(\sm_cntr_r[3]_i_4_n_0 ),
        .I4(\phy_init_r_reg_n_0_[9] ),
        .I5(\phy_init_r[10]_i_2_n_0 ),
        .O(sm_cntr_ns[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8882)) 
    \sm_cntr_r[2]_i_1 
       (.I0(\sm_cntr_r[4]_i_2_n_0 ),
        .I1(sm_cntr_r_reg__0[2]),
        .I2(sm_cntr_r_reg__0[0]),
        .I3(sm_cntr_r_reg__0[1]),
        .I4(\sm_cntr_r[8]_i_4_n_0 ),
        .I5(\sm_cntr_r[4]_i_4_n_0 ),
        .O(sm_cntr_ns[2]));
  LUT6 #(
    .INIT(64'hFF82FF82FFFFFF82)) 
    \sm_cntr_r[3]_i_1 
       (.I0(\sm_cntr_r[3]_i_2_n_0 ),
        .I1(sm_cntr_r_reg__0[3]),
        .I2(\sm_cntr_r[3]_i_3_n_0 ),
        .I3(\sm_cntr_r[3]_i_4_n_0 ),
        .I4(\phy_init_r_reg_n_0_[9] ),
        .I5(\phy_init_r[10]_i_2_n_0 ),
        .O(sm_cntr_ns[3]));
  LUT6 #(
    .INIT(64'hFFFFFCFCFDFDFFF0)) 
    \sm_cntr_r[3]_i_2 
       (.I0(cal_done_reg),
        .I1(\sm_cntr_r[3]_i_5_n_0 ),
        .I2(\sm_cntr_r[3]_i_6_n_0 ),
        .I3(\sm_cntr_r[3]_i_7_n_0 ),
        .I4(\phy_init_r_reg_n_0_[9] ),
        .I5(\phy_init_r_reg_n_0_[0] ),
        .O(\sm_cntr_r[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \sm_cntr_r[3]_i_3 
       (.I0(sm_cntr_r_reg__0[1]),
        .I1(sm_cntr_r_reg__0[0]),
        .I2(sm_cntr_r_reg__0[2]),
        .O(\sm_cntr_r[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0A0E0A0A0A0A0A0A)) 
    \sm_cntr_r[3]_i_4 
       (.I0(\sm_cntr_r[8]_i_11_n_0 ),
        .I1(\sm_cntr_r[8]_i_12_n_0 ),
        .I2(\wrcal_samp_cnt_r_reg[0]_0 ),
        .I3(K_is_at_center_r_reg),
        .I4(edge_adv_cal_done_reg),
        .I5(\phy_init_r[6]_i_2_n_0 ),
        .O(\sm_cntr_r[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sm_cntr_r[3]_i_5 
       (.I0(\phy_init_r_reg_n_0_[4] ),
        .I1(\phy_init_r_reg_n_0_[5] ),
        .O(\sm_cntr_r[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFFFF)) 
    \sm_cntr_r[3]_i_6 
       (.I0(\sm_cntr_r[3]_i_8_n_0 ),
        .I1(\seen_valid_r[3]_i_3_n_0 ),
        .I2(\phy_init_r_reg[1]_0 ),
        .I3(\sm_r_reg[0] ),
        .I4(po_delay_done_reg_2),
        .I5(po_delay_done_reg_1),
        .O(\sm_cntr_r[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h13)) 
    \sm_cntr_r[3]_i_7 
       (.I0(K_is_at_center_r_reg),
        .I1(\phy_init_r_reg_n_0_[5] ),
        .I2(\phy_init_r_reg_n_0_[4] ),
        .O(\sm_cntr_r[3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \sm_cntr_r[3]_i_8 
       (.I0(\phy_init_r_reg_n_0_[4] ),
        .I1(\phy_init_r_reg_n_0_[5] ),
        .I2(\phy_init_r_reg_n_0_[14] ),
        .I3(\phy_init_r_reg_n_0_[11] ),
        .O(\sm_cntr_r[3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF82)) 
    \sm_cntr_r[4]_i_1 
       (.I0(\sm_cntr_r[4]_i_2_n_0 ),
        .I1(sm_cntr_r_reg__0[4]),
        .I2(\sm_cntr_r[4]_i_3_n_0 ),
        .I3(\sm_cntr_r[8]_i_4_n_0 ),
        .I4(\sm_cntr_r[4]_i_4_n_0 ),
        .O(sm_cntr_ns[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFD3)) 
    \sm_cntr_r[4]_i_2 
       (.I0(cal_done_reg),
        .I1(\phy_init_r_reg_n_0_[0] ),
        .I2(\phy_init_r_reg_n_0_[9] ),
        .I3(\phy_init_r_reg_n_0_[11] ),
        .I4(\phy_init_r[14]_i_15_n_0 ),
        .I5(\wrcal_samp_cnt_r_reg[0]_0 ),
        .O(\sm_cntr_r[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sm_cntr_r[4]_i_3 
       (.I0(sm_cntr_r_reg__0[2]),
        .I1(sm_cntr_r_reg__0[0]),
        .I2(sm_cntr_r_reg__0[1]),
        .I3(sm_cntr_r_reg__0[3]),
        .O(\sm_cntr_r[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h200020002000FFFF)) 
    \sm_cntr_r[4]_i_4 
       (.I0(\sm_cntr_r[8]_i_12_n_0 ),
        .I1(\wrcal_samp_cnt_r_reg[0]_0 ),
        .I2(\phy_init_r[6]_i_2_n_0 ),
        .I3(edge_adv_cal_done_reg),
        .I4(\phy_init_r_reg_n_0_[0] ),
        .I5(\phy_init_r[10]_i_2_n_0 ),
        .O(\sm_cntr_r[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F0FEF0F0F0FE)) 
    \sm_cntr_r[5]_i_1 
       (.I0(\sm_cntr_r[6]_i_2_n_0 ),
        .I1(\sm_cntr_r[5]_i_2_n_0 ),
        .I2(\sm_cntr_r[8]_i_7_n_0 ),
        .I3(sm_cntr_r_reg__0[5]),
        .I4(\sm_cntr_r[5]_i_3_n_0 ),
        .I5(\sm_cntr_r[7]_i_3_n_0 ),
        .O(sm_cntr_ns[5]));
  LUT3 #(
    .INIT(8'hE0)) 
    \sm_cntr_r[5]_i_2 
       (.I0(\phy_init_r_reg_n_0_[3] ),
        .I1(\sm_cntr_r[8]_i_18_n_0 ),
        .I2(sm_cntr_r_reg__0[6]),
        .O(\sm_cntr_r[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \sm_cntr_r[5]_i_3 
       (.I0(sm_cntr_r_reg__0[3]),
        .I1(sm_cntr_r_reg__0[1]),
        .I2(sm_cntr_r_reg__0[0]),
        .I3(sm_cntr_r_reg__0[2]),
        .I4(sm_cntr_r_reg__0[4]),
        .O(\sm_cntr_r[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFAAAAAEE)) 
    \sm_cntr_r[6]_i_1 
       (.I0(\sm_cntr_r[8]_i_7_n_0 ),
        .I1(\sm_cntr_r[6]_i_2_n_0 ),
        .I2(\sm_cntr_r[7]_i_3_n_0 ),
        .I3(\phy_init_r[12]_i_2_n_0 ),
        .I4(sm_cntr_r_reg__0[6]),
        .O(sm_cntr_ns[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFCFC)) 
    \sm_cntr_r[6]_i_2 
       (.I0(sm_cntr_r_reg__0[7]),
        .I1(\sm_cntr_r[7]_i_5_n_0 ),
        .I2(\sm_cntr_r[6]_i_3_n_0 ),
        .I3(sm_cntr_r_reg__0[8]),
        .I4(\sm_cntr_r[7]_i_4_n_0 ),
        .I5(\sm_cntr_r[8]_i_17_n_0 ),
        .O(\sm_cntr_r[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFFFF)) 
    \sm_cntr_r[6]_i_3 
       (.I0(\phy_init_r_reg_n_0_[5] ),
        .I1(\wrcal_samp_cnt_r_reg[0]_1 ),
        .I2(\phy_init_r_reg[1]_0 ),
        .I3(\sm_r_reg[0] ),
        .I4(po_delay_done_reg_2),
        .I5(po_delay_done_reg_1),
        .O(\sm_cntr_r[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFAFAFAAAAAAAAAEE)) 
    \sm_cntr_r[7]_i_1 
       (.I0(\sm_cntr_r[8]_i_7_n_0 ),
        .I1(\sm_cntr_r[7]_i_2_n_0 ),
        .I2(\sm_cntr_r[7]_i_3_n_0 ),
        .I3(sm_cntr_r_reg__0[6]),
        .I4(\phy_init_r[12]_i_2_n_0 ),
        .I5(sm_cntr_r_reg__0[7]),
        .O(sm_cntr_ns[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \sm_cntr_r[7]_i_2 
       (.I0(\sm_cntr_r[8]_i_17_n_0 ),
        .I1(\sm_cntr_r[7]_i_4_n_0 ),
        .I2(sm_cntr_r_reg__0[8]),
        .I3(\phy_init_r_reg_n_0_[5] ),
        .I4(po_delay_done_reg_3),
        .I5(\sm_cntr_r[7]_i_5_n_0 ),
        .O(\sm_cntr_r[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sm_cntr_r[7]_i_3 
       (.I0(\sm_cntr_r[8]_i_17_n_0 ),
        .I1(\seen_valid_r[3]_i_3_n_0 ),
        .I2(\phy_init_r_reg[1]_0 ),
        .I3(po_delay_done_reg),
        .I4(\phy_init_r_reg_n_0_[5] ),
        .I5(\sm_cntr_r[8]_i_18_n_0 ),
        .O(\sm_cntr_r[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFAE)) 
    \sm_cntr_r[7]_i_4 
       (.I0(\sm_cntr_r[7]_i_6_n_0 ),
        .I1(\phy_init_r_reg_n_0_[4] ),
        .I2(edge_adv_cal_done_reg),
        .I3(\phy_init_r_reg_n_0_[3] ),
        .O(\sm_cntr_r[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hCCCCCCC8)) 
    \sm_cntr_r[7]_i_5 
       (.I0(\phy_init_r_reg_n_0_[0] ),
        .I1(\phy_init_r_reg_n_0_[3] ),
        .I2(\phy_init_r_reg_n_0_[14] ),
        .I3(\phy_init_r_reg_n_0_[4] ),
        .I4(\phy_init_r_reg_n_0_[11] ),
        .O(\sm_cntr_r[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000103)) 
    \sm_cntr_r[7]_i_6 
       (.I0(rdlvl_stg1_done_r_reg_0),
        .I1(\phy_init_r_reg_n_0_[4] ),
        .I2(\phy_init_r_reg_n_0_[14] ),
        .I3(\phy_init_r_reg_n_0_[11] ),
        .I4(\phy_init_r_reg_n_0_[9] ),
        .I5(\phy_init_r_reg_n_0_[0] ),
        .O(\sm_cntr_r[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    \sm_cntr_r[8]_i_1 
       (.I0(\sm_cntr_r[8]_i_3_n_0 ),
        .I1(\lanes_solid_prev_r[3]_i_2_n_0 ),
        .I2(\phy_init_r[10]_i_2_n_0 ),
        .I3(\sm_cntr_r[8]_i_4_n_0 ),
        .I4(\phy_init_r[6]_i_2_n_0 ),
        .I5(\sm_cntr_r[8]_i_5_n_0 ),
        .O(\sm_cntr_r[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000380008)) 
    \sm_cntr_r[8]_i_11 
       (.I0(rdlvl_stg1_done_r_reg_0),
        .I1(\phy_init_r_reg_n_0_[11] ),
        .I2(\phy_init_r_reg_n_0_[14] ),
        .I3(\phy_init_r_reg_n_0_[4] ),
        .I4(edge_adv_cal_done_reg),
        .I5(\wrcal_samp_cnt_r[11]_i_11_n_0 ),
        .O(\sm_cntr_r[8]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \sm_cntr_r[8]_i_12 
       (.I0(\phy_init_r_reg_n_0_[4] ),
        .I1(\phy_init_r_reg_n_0_[0] ),
        .I2(\phy_init_r_reg_n_0_[9] ),
        .I3(\phy_init_r_reg_n_0_[11] ),
        .I4(\phy_init_r_reg_n_0_[14] ),
        .O(\sm_cntr_r[8]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \sm_cntr_r[8]_i_13 
       (.I0(\phy_init_r_reg_n_0_[14] ),
        .I1(\phy_init_r_reg_n_0_[11] ),
        .I2(\wrcal_samp_cnt_r[11]_i_11_n_0 ),
        .I3(\phy_init_r_reg_n_0_[5] ),
        .I4(\phy_init_r_reg_n_0_[4] ),
        .I5(\seen_valid_r[3]_i_3_n_0 ),
        .O(\sm_cntr_r[8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \sm_cntr_r[8]_i_14 
       (.I0(\seen_valid_r[3]_i_3_n_0 ),
        .I1(\sm_cntr_r[8]_i_20_n_0 ),
        .I2(po_delay_done_reg_1),
        .I3(po_delay_done_reg_2),
        .I4(\sm_r_reg[0] ),
        .I5(\phy_init_r_reg[1]_0 ),
        .O(\sm_cntr_r[8]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \sm_cntr_r[8]_i_15 
       (.I0(\sm_cntr_r[8]_i_21_n_0 ),
        .I1(sm_cntr_r_reg__0[8]),
        .I2(sm_cntr_r_reg__0[6]),
        .I3(\phy_init_r[12]_i_2_n_0 ),
        .I4(sm_cntr_r_reg__0[7]),
        .O(\sm_cntr_r[8]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \sm_cntr_r[8]_i_16 
       (.I0(\phy_init_r_reg_n_0_[14] ),
        .I1(\phy_init_r_reg_n_0_[4] ),
        .I2(\phy_init_r_reg_n_0_[11] ),
        .O(\sm_cntr_r[8]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF02)) 
    \sm_cntr_r[8]_i_17 
       (.I0(\sm_cntr_r[8]_i_22_n_0 ),
        .I1(\phy_init_r[6]_i_4_n_0 ),
        .I2(\phy_init_r[6]_i_3_n_0 ),
        .I3(\sm_cntr_r[8]_i_23_n_0 ),
        .I4(\sm_cntr_r[8]_i_24_n_0 ),
        .O(\sm_cntr_r[8]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h5555000355550033)) 
    \sm_cntr_r[8]_i_18 
       (.I0(edge_adv_cal_done_reg),
        .I1(\wrcal_samp_cnt_r[11]_i_11_n_0 ),
        .I2(\phy_init_r_reg_n_0_[11] ),
        .I3(\phy_init_r_reg_n_0_[14] ),
        .I4(\phy_init_r_reg_n_0_[4] ),
        .I5(rdlvl_stg1_done_r_reg_0),
        .O(\sm_cntr_r[8]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \sm_cntr_r[8]_i_19 
       (.I0(sm_cntr_r_reg__0[6]),
        .I1(\phy_init_r[12]_i_2_n_0 ),
        .I2(sm_cntr_r_reg__0[7]),
        .O(\sm_cntr_r[8]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFCFCFFFE)) 
    \sm_cntr_r[8]_i_2 
       (.I0(\sm_cntr_r[8]_i_6_n_0 ),
        .I1(\sm_cntr_r[8]_i_7_n_0 ),
        .I2(\sm_cntr_r[8]_i_8_n_0 ),
        .I3(\phy_init_r[13]_i_1_n_0 ),
        .I4(\phy_init_r[10]_i_2_n_0 ),
        .I5(\sm_cntr_r[8]_i_9_n_0 ),
        .O(sm_cntr_ns[8]));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \sm_cntr_r[8]_i_20 
       (.I0(\phy_init_r_reg_n_0_[4] ),
        .I1(\phy_init_r_reg_n_0_[5] ),
        .I2(\phy_init_r_reg_n_0_[0] ),
        .I3(\phy_init_r_reg_n_0_[9] ),
        .I4(\phy_init_r_reg_n_0_[11] ),
        .I5(\phy_init_r_reg_n_0_[14] ),
        .O(\sm_cntr_r[8]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100010001)) 
    \sm_cntr_r[8]_i_21 
       (.I0(\phy_init_r_reg_n_0_[3] ),
        .I1(\phy_init_r_reg_n_0_[0] ),
        .I2(\phy_init_r_reg_n_0_[14] ),
        .I3(\phy_init_r_reg_n_0_[4] ),
        .I4(\phy_init_r_reg_n_0_[11] ),
        .I5(rdlvl_stg1_done_r_reg_0),
        .O(\sm_cntr_r[8]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \sm_cntr_r[8]_i_22 
       (.I0(\phy_init_r_reg_n_0_[4] ),
        .I1(wrcal_samp_cnt_r[0]),
        .I2(wrcal_samp_cnt_r[1]),
        .I3(wrcal_samp_cnt_r[3]),
        .I4(wrcal_samp_cnt_r[2]),
        .O(\sm_cntr_r[8]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hFCFCFCD0)) 
    \sm_cntr_r[8]_i_23 
       (.I0(cal_done_reg),
        .I1(\phy_init_r_reg_n_0_[0] ),
        .I2(\phy_init_r_reg_n_0_[9] ),
        .I3(\phy_init_r_reg_n_0_[11] ),
        .I4(\phy_init_r_reg_n_0_[14] ),
        .O(\sm_cntr_r[8]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFCDCFCDCFCDCFCD0)) 
    \sm_cntr_r[8]_i_24 
       (.I0(edge_adv_cal_done_reg),
        .I1(\phy_init_r_reg_n_0_[4] ),
        .I2(\phy_init_r_reg_n_0_[14] ),
        .I3(\phy_init_r_reg_n_0_[11] ),
        .I4(\phy_init_r_reg_n_0_[9] ),
        .I5(\phy_init_r_reg_n_0_[0] ),
        .O(\sm_cntr_r[8]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \sm_cntr_r[8]_i_3 
       (.I0(\phy_init_r_reg_n_0_[3] ),
        .I1(\seen_valid_r[3]_i_5_n_0 ),
        .I2(\phy_init_r_reg_n_0_[13] ),
        .I3(\phy_init_r_reg_n_0_[12] ),
        .I4(\phy_init_r_reg_n_0_[8] ),
        .I5(cq_stable_r_reg_0),
        .O(\sm_cntr_r[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h32223222FFFF3222)) 
    \sm_cntr_r[8]_i_4 
       (.I0(\sm_cntr_r[8]_i_11_n_0 ),
        .I1(\wrcal_samp_cnt_r_reg[0]_0 ),
        .I2(\sm_cntr_r[8]_i_12_n_0 ),
        .I3(K_is_at_center_r_reg),
        .I4(\sm_cntr_r[8]_i_13_n_0 ),
        .I5(cq_stable_r_reg_0),
        .O(\sm_cntr_r[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \sm_cntr_r[8]_i_5 
       (.I0(\phy_init_r_reg_n_0_[14] ),
        .I1(\phy_init_r_reg_n_0_[11] ),
        .I2(\phy_init_r_reg_n_0_[9] ),
        .I3(\phy_init_r_reg_n_0_[0] ),
        .I4(\phy_init_r_reg_n_0_[4] ),
        .I5(\wrcal_samp_cnt_r_reg[0]_0 ),
        .O(\sm_cntr_r[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF0E0)) 
    \sm_cntr_r[8]_i_6 
       (.I0(\phy_init_r_reg_n_0_[11] ),
        .I1(\phy_init_r[14]_i_15_n_0 ),
        .I2(\phy_init_r_reg_n_0_[3] ),
        .I3(\phy_init_r_reg_n_0_[0] ),
        .I4(po_delay_done_reg_3),
        .I5(\phy_init_r_reg_n_0_[5] ),
        .O(\sm_cntr_r[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAAEA)) 
    \sm_cntr_r[8]_i_7 
       (.I0(\sm_cntr_r[8]_i_14_n_0 ),
        .I1(K_is_at_center_r_reg),
        .I2(\sm_cntr_r[8]_i_12_n_0 ),
        .I3(\wrcal_samp_cnt_r_reg[0]_0 ),
        .I4(\phy_init_r[12]_i_1_n_0 ),
        .I5(\sm_cntr_r[8]_i_15_n_0 ),
        .O(\sm_cntr_r[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h3333333033001100)) 
    \sm_cntr_r[8]_i_8 
       (.I0(\phy_init_r[6]_i_2_n_0 ),
        .I1(\phy_init_r[10]_i_2_n_0 ),
        .I2(\phy_init_r_reg_n_0_[11] ),
        .I3(\phy_init_r_reg_n_0_[4] ),
        .I4(\phy_init_r_reg_n_0_[14] ),
        .I5(\phy_init_r_reg_n_0_[0] ),
        .O(\sm_cntr_r[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFC00000000AAAA)) 
    \sm_cntr_r[8]_i_9 
       (.I0(\sm_cntr_r[8]_i_16_n_0 ),
        .I1(\sm_cntr_r[8]_i_17_n_0 ),
        .I2(\wrcal_samp_cnt_r_reg[0]_0 ),
        .I3(\sm_cntr_r[8]_i_18_n_0 ),
        .I4(\sm_cntr_r[8]_i_19_n_0 ),
        .I5(sm_cntr_r_reg__0[8]),
        .O(\sm_cntr_r[8]_i_9_n_0 ));
  FDRE \sm_cntr_r_reg[0] 
       (.C(CLK),
        .CE(\sm_cntr_r[8]_i_1_n_0 ),
        .D(sm_cntr_ns[0]),
        .Q(sm_cntr_r_reg__0[0]),
        .R(1'b0));
  FDRE \sm_cntr_r_reg[1] 
       (.C(CLK),
        .CE(\sm_cntr_r[8]_i_1_n_0 ),
        .D(sm_cntr_ns[1]),
        .Q(sm_cntr_r_reg__0[1]),
        .R(1'b0));
  FDRE \sm_cntr_r_reg[2] 
       (.C(CLK),
        .CE(\sm_cntr_r[8]_i_1_n_0 ),
        .D(sm_cntr_ns[2]),
        .Q(sm_cntr_r_reg__0[2]),
        .R(1'b0));
  FDRE \sm_cntr_r_reg[3] 
       (.C(CLK),
        .CE(\sm_cntr_r[8]_i_1_n_0 ),
        .D(sm_cntr_ns[3]),
        .Q(sm_cntr_r_reg__0[3]),
        .R(1'b0));
  FDRE \sm_cntr_r_reg[4] 
       (.C(CLK),
        .CE(\sm_cntr_r[8]_i_1_n_0 ),
        .D(sm_cntr_ns[4]),
        .Q(sm_cntr_r_reg__0[4]),
        .R(1'b0));
  FDRE \sm_cntr_r_reg[5] 
       (.C(CLK),
        .CE(\sm_cntr_r[8]_i_1_n_0 ),
        .D(sm_cntr_ns[5]),
        .Q(sm_cntr_r_reg__0[5]),
        .R(1'b0));
  FDRE \sm_cntr_r_reg[6] 
       (.C(CLK),
        .CE(\sm_cntr_r[8]_i_1_n_0 ),
        .D(sm_cntr_ns[6]),
        .Q(sm_cntr_r_reg__0[6]),
        .R(1'b0));
  FDRE \sm_cntr_r_reg[7] 
       (.C(CLK),
        .CE(\sm_cntr_r[8]_i_1_n_0 ),
        .D(sm_cntr_ns[7]),
        .Q(sm_cntr_r_reg__0[7]),
        .R(1'b0));
  FDRE \sm_cntr_r_reg[8] 
       (.C(CLK),
        .CE(\sm_cntr_r[8]_i_1_n_0 ),
        .D(sm_cntr_ns[8]),
        .Q(sm_cntr_r_reg__0[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sm_r[0]_i_1 
       (.I0(\sm_r_reg[0] ),
        .I1(\sm_r_reg[3] [0]),
        .O(\sm_r_reg[0]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \solid_cntr_present[0].byte_comp_cnt_r[0]_i_1 
       (.I0(\lanes_solid_prev_r[3]_i_2_n_0 ),
        .I1(rstdiv0_sync_r1_reg_rep__4),
        .O(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h51000000)) 
    \solid_cntr_present[0].byte_comp_cnt_r[0]_i_2 
       (.I0(K_is_at_center_r_reg),
        .I1(\phy_init_r[10]_i_2_n_0 ),
        .I2(edge_adv_cal_done_reg),
        .I3(\sm_cntr_r[8]_i_5_n_0 ),
        .I4(\phase_valid_reg[3] [0]),
        .O(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \solid_cntr_present[0].byte_comp_cnt_r[0]_i_4 
       (.I0(\solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[3] ),
        .O(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \solid_cntr_present[0].byte_comp_cnt_r[0]_i_5 
       (.I0(\solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[2] ),
        .O(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \solid_cntr_present[0].byte_comp_cnt_r[0]_i_6 
       (.I0(\solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[1] ),
        .O(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \solid_cntr_present[0].byte_comp_cnt_r[0]_i_7 
       (.I0(\solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[0] ),
        .O(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \solid_cntr_present[0].byte_comp_cnt_r[4]_i_2 
       (.I0(\solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[7] ),
        .O(\solid_cntr_present[0].byte_comp_cnt_r[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \solid_cntr_present[0].byte_comp_cnt_r[4]_i_3 
       (.I0(\solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[6] ),
        .O(\solid_cntr_present[0].byte_comp_cnt_r[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \solid_cntr_present[0].byte_comp_cnt_r[4]_i_4 
       (.I0(\solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[5] ),
        .O(\solid_cntr_present[0].byte_comp_cnt_r[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \solid_cntr_present[0].byte_comp_cnt_r[4]_i_5 
       (.I0(\solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[4] ),
        .O(\solid_cntr_present[0].byte_comp_cnt_r[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \solid_cntr_present[0].byte_comp_cnt_r[8]_i_2 
       (.I0(\solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[11] ),
        .O(\solid_cntr_present[0].byte_comp_cnt_r[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \solid_cntr_present[0].byte_comp_cnt_r[8]_i_3 
       (.I0(\solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[10] ),
        .O(\solid_cntr_present[0].byte_comp_cnt_r[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \solid_cntr_present[0].byte_comp_cnt_r[8]_i_4 
       (.I0(\solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[9] ),
        .O(\solid_cntr_present[0].byte_comp_cnt_r[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \solid_cntr_present[0].byte_comp_cnt_r[8]_i_5 
       (.I0(\solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[8] ),
        .O(\solid_cntr_present[0].byte_comp_cnt_r[8]_i_5_n_0 ));
  FDRE \solid_cntr_present[0].byte_comp_cnt_r_reg[0] 
       (.C(CLK),
        .CE(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_2_n_0 ),
        .D(\solid_cntr_present[0].byte_comp_cnt_r_reg[0]_i_3_n_7 ),
        .Q(\solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[0] ),
        .R(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_1_n_0 ));
  CARRY4 \solid_cntr_present[0].byte_comp_cnt_r_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\solid_cntr_present[0].byte_comp_cnt_r_reg[0]_i_3_n_0 ,\solid_cntr_present[0].byte_comp_cnt_r_reg[0]_i_3_n_1 ,\solid_cntr_present[0].byte_comp_cnt_r_reg[0]_i_3_n_2 ,\solid_cntr_present[0].byte_comp_cnt_r_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\solid_cntr_present[0].byte_comp_cnt_r_reg[0]_i_3_n_4 ,\solid_cntr_present[0].byte_comp_cnt_r_reg[0]_i_3_n_5 ,\solid_cntr_present[0].byte_comp_cnt_r_reg[0]_i_3_n_6 ,\solid_cntr_present[0].byte_comp_cnt_r_reg[0]_i_3_n_7 }),
        .S({\solid_cntr_present[0].byte_comp_cnt_r[0]_i_4_n_0 ,\solid_cntr_present[0].byte_comp_cnt_r[0]_i_5_n_0 ,\solid_cntr_present[0].byte_comp_cnt_r[0]_i_6_n_0 ,\solid_cntr_present[0].byte_comp_cnt_r[0]_i_7_n_0 }));
  FDRE \solid_cntr_present[0].byte_comp_cnt_r_reg[10] 
       (.C(CLK),
        .CE(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_2_n_0 ),
        .D(\solid_cntr_present[0].byte_comp_cnt_r_reg[8]_i_1_n_5 ),
        .Q(\solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[10] ),
        .R(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_1_n_0 ));
  FDRE \solid_cntr_present[0].byte_comp_cnt_r_reg[11] 
       (.C(CLK),
        .CE(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_2_n_0 ),
        .D(\solid_cntr_present[0].byte_comp_cnt_r_reg[8]_i_1_n_4 ),
        .Q(\solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[11] ),
        .R(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_1_n_0 ));
  FDRE \solid_cntr_present[0].byte_comp_cnt_r_reg[1] 
       (.C(CLK),
        .CE(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_2_n_0 ),
        .D(\solid_cntr_present[0].byte_comp_cnt_r_reg[0]_i_3_n_6 ),
        .Q(\solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[1] ),
        .R(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_1_n_0 ));
  FDRE \solid_cntr_present[0].byte_comp_cnt_r_reg[2] 
       (.C(CLK),
        .CE(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_2_n_0 ),
        .D(\solid_cntr_present[0].byte_comp_cnt_r_reg[0]_i_3_n_5 ),
        .Q(\solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[2] ),
        .R(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_1_n_0 ));
  FDRE \solid_cntr_present[0].byte_comp_cnt_r_reg[3] 
       (.C(CLK),
        .CE(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_2_n_0 ),
        .D(\solid_cntr_present[0].byte_comp_cnt_r_reg[0]_i_3_n_4 ),
        .Q(\solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[3] ),
        .R(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_1_n_0 ));
  FDRE \solid_cntr_present[0].byte_comp_cnt_r_reg[4] 
       (.C(CLK),
        .CE(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_2_n_0 ),
        .D(\solid_cntr_present[0].byte_comp_cnt_r_reg[4]_i_1_n_7 ),
        .Q(\solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[4] ),
        .R(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_1_n_0 ));
  CARRY4 \solid_cntr_present[0].byte_comp_cnt_r_reg[4]_i_1 
       (.CI(\solid_cntr_present[0].byte_comp_cnt_r_reg[0]_i_3_n_0 ),
        .CO({\solid_cntr_present[0].byte_comp_cnt_r_reg[4]_i_1_n_0 ,\solid_cntr_present[0].byte_comp_cnt_r_reg[4]_i_1_n_1 ,\solid_cntr_present[0].byte_comp_cnt_r_reg[4]_i_1_n_2 ,\solid_cntr_present[0].byte_comp_cnt_r_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\solid_cntr_present[0].byte_comp_cnt_r_reg[4]_i_1_n_4 ,\solid_cntr_present[0].byte_comp_cnt_r_reg[4]_i_1_n_5 ,\solid_cntr_present[0].byte_comp_cnt_r_reg[4]_i_1_n_6 ,\solid_cntr_present[0].byte_comp_cnt_r_reg[4]_i_1_n_7 }),
        .S({\solid_cntr_present[0].byte_comp_cnt_r[4]_i_2_n_0 ,\solid_cntr_present[0].byte_comp_cnt_r[4]_i_3_n_0 ,\solid_cntr_present[0].byte_comp_cnt_r[4]_i_4_n_0 ,\solid_cntr_present[0].byte_comp_cnt_r[4]_i_5_n_0 }));
  FDRE \solid_cntr_present[0].byte_comp_cnt_r_reg[5] 
       (.C(CLK),
        .CE(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_2_n_0 ),
        .D(\solid_cntr_present[0].byte_comp_cnt_r_reg[4]_i_1_n_6 ),
        .Q(\solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[5] ),
        .R(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_1_n_0 ));
  FDRE \solid_cntr_present[0].byte_comp_cnt_r_reg[6] 
       (.C(CLK),
        .CE(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_2_n_0 ),
        .D(\solid_cntr_present[0].byte_comp_cnt_r_reg[4]_i_1_n_5 ),
        .Q(\solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[6] ),
        .R(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_1_n_0 ));
  FDRE \solid_cntr_present[0].byte_comp_cnt_r_reg[7] 
       (.C(CLK),
        .CE(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_2_n_0 ),
        .D(\solid_cntr_present[0].byte_comp_cnt_r_reg[4]_i_1_n_4 ),
        .Q(\solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[7] ),
        .R(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_1_n_0 ));
  FDRE \solid_cntr_present[0].byte_comp_cnt_r_reg[8] 
       (.C(CLK),
        .CE(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_2_n_0 ),
        .D(\solid_cntr_present[0].byte_comp_cnt_r_reg[8]_i_1_n_7 ),
        .Q(\solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[8] ),
        .R(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_1_n_0 ));
  CARRY4 \solid_cntr_present[0].byte_comp_cnt_r_reg[8]_i_1 
       (.CI(\solid_cntr_present[0].byte_comp_cnt_r_reg[4]_i_1_n_0 ),
        .CO({\NLW_solid_cntr_present[0].byte_comp_cnt_r_reg[8]_i_1_CO_UNCONNECTED [3],\solid_cntr_present[0].byte_comp_cnt_r_reg[8]_i_1_n_1 ,\solid_cntr_present[0].byte_comp_cnt_r_reg[8]_i_1_n_2 ,\solid_cntr_present[0].byte_comp_cnt_r_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\solid_cntr_present[0].byte_comp_cnt_r_reg[8]_i_1_n_4 ,\solid_cntr_present[0].byte_comp_cnt_r_reg[8]_i_1_n_5 ,\solid_cntr_present[0].byte_comp_cnt_r_reg[8]_i_1_n_6 ,\solid_cntr_present[0].byte_comp_cnt_r_reg[8]_i_1_n_7 }),
        .S({\solid_cntr_present[0].byte_comp_cnt_r[8]_i_2_n_0 ,\solid_cntr_present[0].byte_comp_cnt_r[8]_i_3_n_0 ,\solid_cntr_present[0].byte_comp_cnt_r[8]_i_4_n_0 ,\solid_cntr_present[0].byte_comp_cnt_r[8]_i_5_n_0 }));
  FDRE \solid_cntr_present[0].byte_comp_cnt_r_reg[9] 
       (.C(CLK),
        .CE(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_2_n_0 ),
        .D(\solid_cntr_present[0].byte_comp_cnt_r_reg[8]_i_1_n_6 ),
        .Q(\solid_cntr_present[0].byte_comp_cnt_r_reg_n_0_[9] ),
        .R(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h51000000)) 
    \solid_cntr_present[1].byte_comp_cnt_r[0]_i_1 
       (.I0(K_is_at_center_r_reg),
        .I1(\phy_init_r[10]_i_2_n_0 ),
        .I2(edge_adv_cal_done_reg),
        .I3(\sm_cntr_r[8]_i_5_n_0 ),
        .I4(\phase_valid_reg[3] [1]),
        .O(\solid_cntr_present[1].byte_comp_cnt_r[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \solid_cntr_present[1].byte_comp_cnt_r[0]_i_3 
       (.I0(\solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[3] ),
        .O(\solid_cntr_present[1].byte_comp_cnt_r[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \solid_cntr_present[1].byte_comp_cnt_r[0]_i_4 
       (.I0(\solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[2] ),
        .O(\solid_cntr_present[1].byte_comp_cnt_r[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \solid_cntr_present[1].byte_comp_cnt_r[0]_i_5 
       (.I0(\solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[1] ),
        .O(\solid_cntr_present[1].byte_comp_cnt_r[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \solid_cntr_present[1].byte_comp_cnt_r[0]_i_6 
       (.I0(\solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[0] ),
        .O(\solid_cntr_present[1].byte_comp_cnt_r[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \solid_cntr_present[1].byte_comp_cnt_r[4]_i_2 
       (.I0(\solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[7] ),
        .O(\solid_cntr_present[1].byte_comp_cnt_r[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \solid_cntr_present[1].byte_comp_cnt_r[4]_i_3 
       (.I0(\solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[6] ),
        .O(\solid_cntr_present[1].byte_comp_cnt_r[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \solid_cntr_present[1].byte_comp_cnt_r[4]_i_4 
       (.I0(\solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[5] ),
        .O(\solid_cntr_present[1].byte_comp_cnt_r[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \solid_cntr_present[1].byte_comp_cnt_r[4]_i_5 
       (.I0(\solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[4] ),
        .O(\solid_cntr_present[1].byte_comp_cnt_r[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \solid_cntr_present[1].byte_comp_cnt_r[8]_i_2 
       (.I0(\solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[11] ),
        .O(\solid_cntr_present[1].byte_comp_cnt_r[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \solid_cntr_present[1].byte_comp_cnt_r[8]_i_3 
       (.I0(\solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[10] ),
        .O(\solid_cntr_present[1].byte_comp_cnt_r[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \solid_cntr_present[1].byte_comp_cnt_r[8]_i_4 
       (.I0(\solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[9] ),
        .O(\solid_cntr_present[1].byte_comp_cnt_r[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \solid_cntr_present[1].byte_comp_cnt_r[8]_i_5 
       (.I0(\solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[8] ),
        .O(\solid_cntr_present[1].byte_comp_cnt_r[8]_i_5_n_0 ));
  FDRE \solid_cntr_present[1].byte_comp_cnt_r_reg[0] 
       (.C(CLK),
        .CE(\solid_cntr_present[1].byte_comp_cnt_r[0]_i_1_n_0 ),
        .D(\solid_cntr_present[1].byte_comp_cnt_r_reg[0]_i_2_n_7 ),
        .Q(\solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[0] ),
        .R(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_1_n_0 ));
  CARRY4 \solid_cntr_present[1].byte_comp_cnt_r_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\solid_cntr_present[1].byte_comp_cnt_r_reg[0]_i_2_n_0 ,\solid_cntr_present[1].byte_comp_cnt_r_reg[0]_i_2_n_1 ,\solid_cntr_present[1].byte_comp_cnt_r_reg[0]_i_2_n_2 ,\solid_cntr_present[1].byte_comp_cnt_r_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\solid_cntr_present[1].byte_comp_cnt_r_reg[0]_i_2_n_4 ,\solid_cntr_present[1].byte_comp_cnt_r_reg[0]_i_2_n_5 ,\solid_cntr_present[1].byte_comp_cnt_r_reg[0]_i_2_n_6 ,\solid_cntr_present[1].byte_comp_cnt_r_reg[0]_i_2_n_7 }),
        .S({\solid_cntr_present[1].byte_comp_cnt_r[0]_i_3_n_0 ,\solid_cntr_present[1].byte_comp_cnt_r[0]_i_4_n_0 ,\solid_cntr_present[1].byte_comp_cnt_r[0]_i_5_n_0 ,\solid_cntr_present[1].byte_comp_cnt_r[0]_i_6_n_0 }));
  FDRE \solid_cntr_present[1].byte_comp_cnt_r_reg[10] 
       (.C(CLK),
        .CE(\solid_cntr_present[1].byte_comp_cnt_r[0]_i_1_n_0 ),
        .D(\solid_cntr_present[1].byte_comp_cnt_r_reg[8]_i_1_n_5 ),
        .Q(\solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[10] ),
        .R(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_1_n_0 ));
  FDRE \solid_cntr_present[1].byte_comp_cnt_r_reg[11] 
       (.C(CLK),
        .CE(\solid_cntr_present[1].byte_comp_cnt_r[0]_i_1_n_0 ),
        .D(\solid_cntr_present[1].byte_comp_cnt_r_reg[8]_i_1_n_4 ),
        .Q(\solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[11] ),
        .R(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_1_n_0 ));
  FDRE \solid_cntr_present[1].byte_comp_cnt_r_reg[1] 
       (.C(CLK),
        .CE(\solid_cntr_present[1].byte_comp_cnt_r[0]_i_1_n_0 ),
        .D(\solid_cntr_present[1].byte_comp_cnt_r_reg[0]_i_2_n_6 ),
        .Q(\solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[1] ),
        .R(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_1_n_0 ));
  FDRE \solid_cntr_present[1].byte_comp_cnt_r_reg[2] 
       (.C(CLK),
        .CE(\solid_cntr_present[1].byte_comp_cnt_r[0]_i_1_n_0 ),
        .D(\solid_cntr_present[1].byte_comp_cnt_r_reg[0]_i_2_n_5 ),
        .Q(\solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[2] ),
        .R(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_1_n_0 ));
  FDRE \solid_cntr_present[1].byte_comp_cnt_r_reg[3] 
       (.C(CLK),
        .CE(\solid_cntr_present[1].byte_comp_cnt_r[0]_i_1_n_0 ),
        .D(\solid_cntr_present[1].byte_comp_cnt_r_reg[0]_i_2_n_4 ),
        .Q(\solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[3] ),
        .R(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_1_n_0 ));
  FDRE \solid_cntr_present[1].byte_comp_cnt_r_reg[4] 
       (.C(CLK),
        .CE(\solid_cntr_present[1].byte_comp_cnt_r[0]_i_1_n_0 ),
        .D(\solid_cntr_present[1].byte_comp_cnt_r_reg[4]_i_1_n_7 ),
        .Q(\solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[4] ),
        .R(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_1_n_0 ));
  CARRY4 \solid_cntr_present[1].byte_comp_cnt_r_reg[4]_i_1 
       (.CI(\solid_cntr_present[1].byte_comp_cnt_r_reg[0]_i_2_n_0 ),
        .CO({\solid_cntr_present[1].byte_comp_cnt_r_reg[4]_i_1_n_0 ,\solid_cntr_present[1].byte_comp_cnt_r_reg[4]_i_1_n_1 ,\solid_cntr_present[1].byte_comp_cnt_r_reg[4]_i_1_n_2 ,\solid_cntr_present[1].byte_comp_cnt_r_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\solid_cntr_present[1].byte_comp_cnt_r_reg[4]_i_1_n_4 ,\solid_cntr_present[1].byte_comp_cnt_r_reg[4]_i_1_n_5 ,\solid_cntr_present[1].byte_comp_cnt_r_reg[4]_i_1_n_6 ,\solid_cntr_present[1].byte_comp_cnt_r_reg[4]_i_1_n_7 }),
        .S({\solid_cntr_present[1].byte_comp_cnt_r[4]_i_2_n_0 ,\solid_cntr_present[1].byte_comp_cnt_r[4]_i_3_n_0 ,\solid_cntr_present[1].byte_comp_cnt_r[4]_i_4_n_0 ,\solid_cntr_present[1].byte_comp_cnt_r[4]_i_5_n_0 }));
  FDRE \solid_cntr_present[1].byte_comp_cnt_r_reg[5] 
       (.C(CLK),
        .CE(\solid_cntr_present[1].byte_comp_cnt_r[0]_i_1_n_0 ),
        .D(\solid_cntr_present[1].byte_comp_cnt_r_reg[4]_i_1_n_6 ),
        .Q(\solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[5] ),
        .R(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_1_n_0 ));
  FDRE \solid_cntr_present[1].byte_comp_cnt_r_reg[6] 
       (.C(CLK),
        .CE(\solid_cntr_present[1].byte_comp_cnt_r[0]_i_1_n_0 ),
        .D(\solid_cntr_present[1].byte_comp_cnt_r_reg[4]_i_1_n_5 ),
        .Q(\solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[6] ),
        .R(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_1_n_0 ));
  FDRE \solid_cntr_present[1].byte_comp_cnt_r_reg[7] 
       (.C(CLK),
        .CE(\solid_cntr_present[1].byte_comp_cnt_r[0]_i_1_n_0 ),
        .D(\solid_cntr_present[1].byte_comp_cnt_r_reg[4]_i_1_n_4 ),
        .Q(\solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[7] ),
        .R(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_1_n_0 ));
  FDRE \solid_cntr_present[1].byte_comp_cnt_r_reg[8] 
       (.C(CLK),
        .CE(\solid_cntr_present[1].byte_comp_cnt_r[0]_i_1_n_0 ),
        .D(\solid_cntr_present[1].byte_comp_cnt_r_reg[8]_i_1_n_7 ),
        .Q(\solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[8] ),
        .R(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_1_n_0 ));
  CARRY4 \solid_cntr_present[1].byte_comp_cnt_r_reg[8]_i_1 
       (.CI(\solid_cntr_present[1].byte_comp_cnt_r_reg[4]_i_1_n_0 ),
        .CO({\NLW_solid_cntr_present[1].byte_comp_cnt_r_reg[8]_i_1_CO_UNCONNECTED [3],\solid_cntr_present[1].byte_comp_cnt_r_reg[8]_i_1_n_1 ,\solid_cntr_present[1].byte_comp_cnt_r_reg[8]_i_1_n_2 ,\solid_cntr_present[1].byte_comp_cnt_r_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\solid_cntr_present[1].byte_comp_cnt_r_reg[8]_i_1_n_4 ,\solid_cntr_present[1].byte_comp_cnt_r_reg[8]_i_1_n_5 ,\solid_cntr_present[1].byte_comp_cnt_r_reg[8]_i_1_n_6 ,\solid_cntr_present[1].byte_comp_cnt_r_reg[8]_i_1_n_7 }),
        .S({\solid_cntr_present[1].byte_comp_cnt_r[8]_i_2_n_0 ,\solid_cntr_present[1].byte_comp_cnt_r[8]_i_3_n_0 ,\solid_cntr_present[1].byte_comp_cnt_r[8]_i_4_n_0 ,\solid_cntr_present[1].byte_comp_cnt_r[8]_i_5_n_0 }));
  FDRE \solid_cntr_present[1].byte_comp_cnt_r_reg[9] 
       (.C(CLK),
        .CE(\solid_cntr_present[1].byte_comp_cnt_r[0]_i_1_n_0 ),
        .D(\solid_cntr_present[1].byte_comp_cnt_r_reg[8]_i_1_n_6 ),
        .Q(\solid_cntr_present[1].byte_comp_cnt_r_reg_n_0_[9] ),
        .R(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h51000000)) 
    \solid_cntr_present[2].byte_comp_cnt_r[0]_i_1 
       (.I0(K_is_at_center_r_reg),
        .I1(\phy_init_r[10]_i_2_n_0 ),
        .I2(edge_adv_cal_done_reg),
        .I3(\sm_cntr_r[8]_i_5_n_0 ),
        .I4(\phase_valid_reg[3] [2]),
        .O(\solid_cntr_present[2].byte_comp_cnt_r[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \solid_cntr_present[2].byte_comp_cnt_r[0]_i_3 
       (.I0(\solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[3] ),
        .O(\solid_cntr_present[2].byte_comp_cnt_r[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \solid_cntr_present[2].byte_comp_cnt_r[0]_i_4 
       (.I0(\solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[2] ),
        .O(\solid_cntr_present[2].byte_comp_cnt_r[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \solid_cntr_present[2].byte_comp_cnt_r[0]_i_5 
       (.I0(\solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[1] ),
        .O(\solid_cntr_present[2].byte_comp_cnt_r[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \solid_cntr_present[2].byte_comp_cnt_r[0]_i_6 
       (.I0(\solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[0] ),
        .O(\solid_cntr_present[2].byte_comp_cnt_r[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \solid_cntr_present[2].byte_comp_cnt_r[4]_i_2 
       (.I0(\solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[7] ),
        .O(\solid_cntr_present[2].byte_comp_cnt_r[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \solid_cntr_present[2].byte_comp_cnt_r[4]_i_3 
       (.I0(\solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[6] ),
        .O(\solid_cntr_present[2].byte_comp_cnt_r[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \solid_cntr_present[2].byte_comp_cnt_r[4]_i_4 
       (.I0(\solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[5] ),
        .O(\solid_cntr_present[2].byte_comp_cnt_r[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \solid_cntr_present[2].byte_comp_cnt_r[4]_i_5 
       (.I0(\solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[4] ),
        .O(\solid_cntr_present[2].byte_comp_cnt_r[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \solid_cntr_present[2].byte_comp_cnt_r[8]_i_2 
       (.I0(\solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[11] ),
        .O(\solid_cntr_present[2].byte_comp_cnt_r[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \solid_cntr_present[2].byte_comp_cnt_r[8]_i_3 
       (.I0(\solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[10] ),
        .O(\solid_cntr_present[2].byte_comp_cnt_r[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \solid_cntr_present[2].byte_comp_cnt_r[8]_i_4 
       (.I0(\solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[9] ),
        .O(\solid_cntr_present[2].byte_comp_cnt_r[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \solid_cntr_present[2].byte_comp_cnt_r[8]_i_5 
       (.I0(\solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[8] ),
        .O(\solid_cntr_present[2].byte_comp_cnt_r[8]_i_5_n_0 ));
  FDRE \solid_cntr_present[2].byte_comp_cnt_r_reg[0] 
       (.C(CLK),
        .CE(\solid_cntr_present[2].byte_comp_cnt_r[0]_i_1_n_0 ),
        .D(\solid_cntr_present[2].byte_comp_cnt_r_reg[0]_i_2_n_7 ),
        .Q(\solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[0] ),
        .R(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_1_n_0 ));
  CARRY4 \solid_cntr_present[2].byte_comp_cnt_r_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\solid_cntr_present[2].byte_comp_cnt_r_reg[0]_i_2_n_0 ,\solid_cntr_present[2].byte_comp_cnt_r_reg[0]_i_2_n_1 ,\solid_cntr_present[2].byte_comp_cnt_r_reg[0]_i_2_n_2 ,\solid_cntr_present[2].byte_comp_cnt_r_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\solid_cntr_present[2].byte_comp_cnt_r_reg[0]_i_2_n_4 ,\solid_cntr_present[2].byte_comp_cnt_r_reg[0]_i_2_n_5 ,\solid_cntr_present[2].byte_comp_cnt_r_reg[0]_i_2_n_6 ,\solid_cntr_present[2].byte_comp_cnt_r_reg[0]_i_2_n_7 }),
        .S({\solid_cntr_present[2].byte_comp_cnt_r[0]_i_3_n_0 ,\solid_cntr_present[2].byte_comp_cnt_r[0]_i_4_n_0 ,\solid_cntr_present[2].byte_comp_cnt_r[0]_i_5_n_0 ,\solid_cntr_present[2].byte_comp_cnt_r[0]_i_6_n_0 }));
  FDRE \solid_cntr_present[2].byte_comp_cnt_r_reg[10] 
       (.C(CLK),
        .CE(\solid_cntr_present[2].byte_comp_cnt_r[0]_i_1_n_0 ),
        .D(\solid_cntr_present[2].byte_comp_cnt_r_reg[8]_i_1_n_5 ),
        .Q(\solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[10] ),
        .R(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_1_n_0 ));
  FDRE \solid_cntr_present[2].byte_comp_cnt_r_reg[11] 
       (.C(CLK),
        .CE(\solid_cntr_present[2].byte_comp_cnt_r[0]_i_1_n_0 ),
        .D(\solid_cntr_present[2].byte_comp_cnt_r_reg[8]_i_1_n_4 ),
        .Q(\solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[11] ),
        .R(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_1_n_0 ));
  FDRE \solid_cntr_present[2].byte_comp_cnt_r_reg[1] 
       (.C(CLK),
        .CE(\solid_cntr_present[2].byte_comp_cnt_r[0]_i_1_n_0 ),
        .D(\solid_cntr_present[2].byte_comp_cnt_r_reg[0]_i_2_n_6 ),
        .Q(\solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[1] ),
        .R(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_1_n_0 ));
  FDRE \solid_cntr_present[2].byte_comp_cnt_r_reg[2] 
       (.C(CLK),
        .CE(\solid_cntr_present[2].byte_comp_cnt_r[0]_i_1_n_0 ),
        .D(\solid_cntr_present[2].byte_comp_cnt_r_reg[0]_i_2_n_5 ),
        .Q(\solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[2] ),
        .R(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_1_n_0 ));
  FDRE \solid_cntr_present[2].byte_comp_cnt_r_reg[3] 
       (.C(CLK),
        .CE(\solid_cntr_present[2].byte_comp_cnt_r[0]_i_1_n_0 ),
        .D(\solid_cntr_present[2].byte_comp_cnt_r_reg[0]_i_2_n_4 ),
        .Q(\solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[3] ),
        .R(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_1_n_0 ));
  FDRE \solid_cntr_present[2].byte_comp_cnt_r_reg[4] 
       (.C(CLK),
        .CE(\solid_cntr_present[2].byte_comp_cnt_r[0]_i_1_n_0 ),
        .D(\solid_cntr_present[2].byte_comp_cnt_r_reg[4]_i_1_n_7 ),
        .Q(\solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[4] ),
        .R(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_1_n_0 ));
  CARRY4 \solid_cntr_present[2].byte_comp_cnt_r_reg[4]_i_1 
       (.CI(\solid_cntr_present[2].byte_comp_cnt_r_reg[0]_i_2_n_0 ),
        .CO({\solid_cntr_present[2].byte_comp_cnt_r_reg[4]_i_1_n_0 ,\solid_cntr_present[2].byte_comp_cnt_r_reg[4]_i_1_n_1 ,\solid_cntr_present[2].byte_comp_cnt_r_reg[4]_i_1_n_2 ,\solid_cntr_present[2].byte_comp_cnt_r_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\solid_cntr_present[2].byte_comp_cnt_r_reg[4]_i_1_n_4 ,\solid_cntr_present[2].byte_comp_cnt_r_reg[4]_i_1_n_5 ,\solid_cntr_present[2].byte_comp_cnt_r_reg[4]_i_1_n_6 ,\solid_cntr_present[2].byte_comp_cnt_r_reg[4]_i_1_n_7 }),
        .S({\solid_cntr_present[2].byte_comp_cnt_r[4]_i_2_n_0 ,\solid_cntr_present[2].byte_comp_cnt_r[4]_i_3_n_0 ,\solid_cntr_present[2].byte_comp_cnt_r[4]_i_4_n_0 ,\solid_cntr_present[2].byte_comp_cnt_r[4]_i_5_n_0 }));
  FDRE \solid_cntr_present[2].byte_comp_cnt_r_reg[5] 
       (.C(CLK),
        .CE(\solid_cntr_present[2].byte_comp_cnt_r[0]_i_1_n_0 ),
        .D(\solid_cntr_present[2].byte_comp_cnt_r_reg[4]_i_1_n_6 ),
        .Q(\solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[5] ),
        .R(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_1_n_0 ));
  FDRE \solid_cntr_present[2].byte_comp_cnt_r_reg[6] 
       (.C(CLK),
        .CE(\solid_cntr_present[2].byte_comp_cnt_r[0]_i_1_n_0 ),
        .D(\solid_cntr_present[2].byte_comp_cnt_r_reg[4]_i_1_n_5 ),
        .Q(\solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[6] ),
        .R(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_1_n_0 ));
  FDRE \solid_cntr_present[2].byte_comp_cnt_r_reg[7] 
       (.C(CLK),
        .CE(\solid_cntr_present[2].byte_comp_cnt_r[0]_i_1_n_0 ),
        .D(\solid_cntr_present[2].byte_comp_cnt_r_reg[4]_i_1_n_4 ),
        .Q(\solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[7] ),
        .R(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_1_n_0 ));
  FDRE \solid_cntr_present[2].byte_comp_cnt_r_reg[8] 
       (.C(CLK),
        .CE(\solid_cntr_present[2].byte_comp_cnt_r[0]_i_1_n_0 ),
        .D(\solid_cntr_present[2].byte_comp_cnt_r_reg[8]_i_1_n_7 ),
        .Q(\solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[8] ),
        .R(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_1_n_0 ));
  CARRY4 \solid_cntr_present[2].byte_comp_cnt_r_reg[8]_i_1 
       (.CI(\solid_cntr_present[2].byte_comp_cnt_r_reg[4]_i_1_n_0 ),
        .CO({\NLW_solid_cntr_present[2].byte_comp_cnt_r_reg[8]_i_1_CO_UNCONNECTED [3],\solid_cntr_present[2].byte_comp_cnt_r_reg[8]_i_1_n_1 ,\solid_cntr_present[2].byte_comp_cnt_r_reg[8]_i_1_n_2 ,\solid_cntr_present[2].byte_comp_cnt_r_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\solid_cntr_present[2].byte_comp_cnt_r_reg[8]_i_1_n_4 ,\solid_cntr_present[2].byte_comp_cnt_r_reg[8]_i_1_n_5 ,\solid_cntr_present[2].byte_comp_cnt_r_reg[8]_i_1_n_6 ,\solid_cntr_present[2].byte_comp_cnt_r_reg[8]_i_1_n_7 }),
        .S({\solid_cntr_present[2].byte_comp_cnt_r[8]_i_2_n_0 ,\solid_cntr_present[2].byte_comp_cnt_r[8]_i_3_n_0 ,\solid_cntr_present[2].byte_comp_cnt_r[8]_i_4_n_0 ,\solid_cntr_present[2].byte_comp_cnt_r[8]_i_5_n_0 }));
  FDRE \solid_cntr_present[2].byte_comp_cnt_r_reg[9] 
       (.C(CLK),
        .CE(\solid_cntr_present[2].byte_comp_cnt_r[0]_i_1_n_0 ),
        .D(\solid_cntr_present[2].byte_comp_cnt_r_reg[8]_i_1_n_6 ),
        .Q(\solid_cntr_present[2].byte_comp_cnt_r_reg_n_0_[9] ),
        .R(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h51000000)) 
    \solid_cntr_present[3].byte_comp_cnt_r[0]_i_1 
       (.I0(K_is_at_center_r_reg),
        .I1(\phy_init_r[10]_i_2_n_0 ),
        .I2(edge_adv_cal_done_reg),
        .I3(\sm_cntr_r[8]_i_5_n_0 ),
        .I4(\phase_valid_reg[3] [3]),
        .O(byte_comp_cnt_ns));
  LUT1 #(
    .INIT(2'h2)) 
    \solid_cntr_present[3].byte_comp_cnt_r[0]_i_3 
       (.I0(\solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[3] ),
        .O(\solid_cntr_present[3].byte_comp_cnt_r[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \solid_cntr_present[3].byte_comp_cnt_r[0]_i_4 
       (.I0(\solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[2] ),
        .O(\solid_cntr_present[3].byte_comp_cnt_r[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \solid_cntr_present[3].byte_comp_cnt_r[0]_i_5 
       (.I0(\solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[1] ),
        .O(\solid_cntr_present[3].byte_comp_cnt_r[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \solid_cntr_present[3].byte_comp_cnt_r[0]_i_6 
       (.I0(\solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[0] ),
        .O(\solid_cntr_present[3].byte_comp_cnt_r[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \solid_cntr_present[3].byte_comp_cnt_r[4]_i_2 
       (.I0(\solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[7] ),
        .O(\solid_cntr_present[3].byte_comp_cnt_r[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \solid_cntr_present[3].byte_comp_cnt_r[4]_i_3 
       (.I0(\solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[6] ),
        .O(\solid_cntr_present[3].byte_comp_cnt_r[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \solid_cntr_present[3].byte_comp_cnt_r[4]_i_4 
       (.I0(\solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[5] ),
        .O(\solid_cntr_present[3].byte_comp_cnt_r[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \solid_cntr_present[3].byte_comp_cnt_r[4]_i_5 
       (.I0(\solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[4] ),
        .O(\solid_cntr_present[3].byte_comp_cnt_r[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \solid_cntr_present[3].byte_comp_cnt_r[8]_i_2 
       (.I0(\solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[11] ),
        .O(\solid_cntr_present[3].byte_comp_cnt_r[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \solid_cntr_present[3].byte_comp_cnt_r[8]_i_3 
       (.I0(\solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[10] ),
        .O(\solid_cntr_present[3].byte_comp_cnt_r[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \solid_cntr_present[3].byte_comp_cnt_r[8]_i_4 
       (.I0(\solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[9] ),
        .O(\solid_cntr_present[3].byte_comp_cnt_r[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \solid_cntr_present[3].byte_comp_cnt_r[8]_i_5 
       (.I0(\solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[8] ),
        .O(\solid_cntr_present[3].byte_comp_cnt_r[8]_i_5_n_0 ));
  FDRE \solid_cntr_present[3].byte_comp_cnt_r_reg[0] 
       (.C(CLK),
        .CE(byte_comp_cnt_ns),
        .D(\solid_cntr_present[3].byte_comp_cnt_r_reg[0]_i_2_n_7 ),
        .Q(\solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[0] ),
        .R(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_1_n_0 ));
  CARRY4 \solid_cntr_present[3].byte_comp_cnt_r_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\solid_cntr_present[3].byte_comp_cnt_r_reg[0]_i_2_n_0 ,\solid_cntr_present[3].byte_comp_cnt_r_reg[0]_i_2_n_1 ,\solid_cntr_present[3].byte_comp_cnt_r_reg[0]_i_2_n_2 ,\solid_cntr_present[3].byte_comp_cnt_r_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\solid_cntr_present[3].byte_comp_cnt_r_reg[0]_i_2_n_4 ,\solid_cntr_present[3].byte_comp_cnt_r_reg[0]_i_2_n_5 ,\solid_cntr_present[3].byte_comp_cnt_r_reg[0]_i_2_n_6 ,\solid_cntr_present[3].byte_comp_cnt_r_reg[0]_i_2_n_7 }),
        .S({\solid_cntr_present[3].byte_comp_cnt_r[0]_i_3_n_0 ,\solid_cntr_present[3].byte_comp_cnt_r[0]_i_4_n_0 ,\solid_cntr_present[3].byte_comp_cnt_r[0]_i_5_n_0 ,\solid_cntr_present[3].byte_comp_cnt_r[0]_i_6_n_0 }));
  FDRE \solid_cntr_present[3].byte_comp_cnt_r_reg[10] 
       (.C(CLK),
        .CE(byte_comp_cnt_ns),
        .D(\solid_cntr_present[3].byte_comp_cnt_r_reg[8]_i_1_n_5 ),
        .Q(\solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[10] ),
        .R(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_1_n_0 ));
  FDRE \solid_cntr_present[3].byte_comp_cnt_r_reg[11] 
       (.C(CLK),
        .CE(byte_comp_cnt_ns),
        .D(\solid_cntr_present[3].byte_comp_cnt_r_reg[8]_i_1_n_4 ),
        .Q(\solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[11] ),
        .R(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_1_n_0 ));
  FDRE \solid_cntr_present[3].byte_comp_cnt_r_reg[1] 
       (.C(CLK),
        .CE(byte_comp_cnt_ns),
        .D(\solid_cntr_present[3].byte_comp_cnt_r_reg[0]_i_2_n_6 ),
        .Q(\solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[1] ),
        .R(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_1_n_0 ));
  FDRE \solid_cntr_present[3].byte_comp_cnt_r_reg[2] 
       (.C(CLK),
        .CE(byte_comp_cnt_ns),
        .D(\solid_cntr_present[3].byte_comp_cnt_r_reg[0]_i_2_n_5 ),
        .Q(\solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[2] ),
        .R(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_1_n_0 ));
  FDRE \solid_cntr_present[3].byte_comp_cnt_r_reg[3] 
       (.C(CLK),
        .CE(byte_comp_cnt_ns),
        .D(\solid_cntr_present[3].byte_comp_cnt_r_reg[0]_i_2_n_4 ),
        .Q(\solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[3] ),
        .R(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_1_n_0 ));
  FDRE \solid_cntr_present[3].byte_comp_cnt_r_reg[4] 
       (.C(CLK),
        .CE(byte_comp_cnt_ns),
        .D(\solid_cntr_present[3].byte_comp_cnt_r_reg[4]_i_1_n_7 ),
        .Q(\solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[4] ),
        .R(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_1_n_0 ));
  CARRY4 \solid_cntr_present[3].byte_comp_cnt_r_reg[4]_i_1 
       (.CI(\solid_cntr_present[3].byte_comp_cnt_r_reg[0]_i_2_n_0 ),
        .CO({\solid_cntr_present[3].byte_comp_cnt_r_reg[4]_i_1_n_0 ,\solid_cntr_present[3].byte_comp_cnt_r_reg[4]_i_1_n_1 ,\solid_cntr_present[3].byte_comp_cnt_r_reg[4]_i_1_n_2 ,\solid_cntr_present[3].byte_comp_cnt_r_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\solid_cntr_present[3].byte_comp_cnt_r_reg[4]_i_1_n_4 ,\solid_cntr_present[3].byte_comp_cnt_r_reg[4]_i_1_n_5 ,\solid_cntr_present[3].byte_comp_cnt_r_reg[4]_i_1_n_6 ,\solid_cntr_present[3].byte_comp_cnt_r_reg[4]_i_1_n_7 }),
        .S({\solid_cntr_present[3].byte_comp_cnt_r[4]_i_2_n_0 ,\solid_cntr_present[3].byte_comp_cnt_r[4]_i_3_n_0 ,\solid_cntr_present[3].byte_comp_cnt_r[4]_i_4_n_0 ,\solid_cntr_present[3].byte_comp_cnt_r[4]_i_5_n_0 }));
  FDRE \solid_cntr_present[3].byte_comp_cnt_r_reg[5] 
       (.C(CLK),
        .CE(byte_comp_cnt_ns),
        .D(\solid_cntr_present[3].byte_comp_cnt_r_reg[4]_i_1_n_6 ),
        .Q(\solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[5] ),
        .R(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_1_n_0 ));
  FDRE \solid_cntr_present[3].byte_comp_cnt_r_reg[6] 
       (.C(CLK),
        .CE(byte_comp_cnt_ns),
        .D(\solid_cntr_present[3].byte_comp_cnt_r_reg[4]_i_1_n_5 ),
        .Q(\solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[6] ),
        .R(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_1_n_0 ));
  FDRE \solid_cntr_present[3].byte_comp_cnt_r_reg[7] 
       (.C(CLK),
        .CE(byte_comp_cnt_ns),
        .D(\solid_cntr_present[3].byte_comp_cnt_r_reg[4]_i_1_n_4 ),
        .Q(\solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[7] ),
        .R(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_1_n_0 ));
  FDRE \solid_cntr_present[3].byte_comp_cnt_r_reg[8] 
       (.C(CLK),
        .CE(byte_comp_cnt_ns),
        .D(\solid_cntr_present[3].byte_comp_cnt_r_reg[8]_i_1_n_7 ),
        .Q(\solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[8] ),
        .R(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_1_n_0 ));
  CARRY4 \solid_cntr_present[3].byte_comp_cnt_r_reg[8]_i_1 
       (.CI(\solid_cntr_present[3].byte_comp_cnt_r_reg[4]_i_1_n_0 ),
        .CO({\NLW_solid_cntr_present[3].byte_comp_cnt_r_reg[8]_i_1_CO_UNCONNECTED [3],\solid_cntr_present[3].byte_comp_cnt_r_reg[8]_i_1_n_1 ,\solid_cntr_present[3].byte_comp_cnt_r_reg[8]_i_1_n_2 ,\solid_cntr_present[3].byte_comp_cnt_r_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\solid_cntr_present[3].byte_comp_cnt_r_reg[8]_i_1_n_4 ,\solid_cntr_present[3].byte_comp_cnt_r_reg[8]_i_1_n_5 ,\solid_cntr_present[3].byte_comp_cnt_r_reg[8]_i_1_n_6 ,\solid_cntr_present[3].byte_comp_cnt_r_reg[8]_i_1_n_7 }),
        .S({\solid_cntr_present[3].byte_comp_cnt_r[8]_i_2_n_0 ,\solid_cntr_present[3].byte_comp_cnt_r[8]_i_3_n_0 ,\solid_cntr_present[3].byte_comp_cnt_r[8]_i_4_n_0 ,\solid_cntr_present[3].byte_comp_cnt_r[8]_i_5_n_0 }));
  FDRE \solid_cntr_present[3].byte_comp_cnt_r_reg[9] 
       (.C(CLK),
        .CE(byte_comp_cnt_ns),
        .D(\solid_cntr_present[3].byte_comp_cnt_r_reg[8]_i_1_n_6 ),
        .Q(\solid_cntr_present[3].byte_comp_cnt_r_reg_n_0_[9] ),
        .R(\solid_cntr_present[0].byte_comp_cnt_r[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    u_dll_off_n_obuf_i_1
       (.I0(rst_r),
        .O(iob_dll_off_n));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \victim_bit_r[0]_i_1 
       (.I0(cmplx_victim_bit[3]),
        .I1(cmplx_victim_bit[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \victim_bit_r[1]_i_1 
       (.I0(cmplx_victim_bit[0]),
        .I1(cmplx_victim_bit[1]),
        .I2(cmplx_victim_bit[3]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \victim_bit_r[2]_i_1 
       (.I0(cmplx_victim_bit[0]),
        .I1(cmplx_victim_bit[1]),
        .I2(cmplx_victim_bit[2]),
        .I3(cmplx_victim_bit[3]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \victim_bit_r[3]_i_2 
       (.I0(cmplx_victim_bit[3]),
        .I1(cmplx_victim_bit[2]),
        .I2(cmplx_victim_bit[1]),
        .I3(cmplx_victim_bit[0]),
        .O(p_0_in[3]));
  LUT5 #(
    .INIT(32'h4444444F)) 
    \victim_bit_r[3]_i_3 
       (.I0(\wrcal_samp_cnt_r_reg[0]_0 ),
        .I1(victim_rot_done_r_reg_1),
        .I2(init_wr_addr1_ns),
        .I3(victim_rot_done_r),
        .I4(po_delay_done_reg),
        .O(victim_rot_done_r_reg_0));
  FDRE \victim_bit_r_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in[0]),
        .Q(cmplx_victim_bit[0]),
        .R(rst_clk));
  FDRE \victim_bit_r_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in[1]),
        .Q(cmplx_victim_bit[1]),
        .R(rst_clk));
  FDRE \victim_bit_r_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in[2]),
        .Q(cmplx_victim_bit[2]),
        .R(rst_clk));
  FDRE \victim_bit_r_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in[3]),
        .Q(cmplx_victim_bit[3]),
        .R(rst_clk));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    victim_rot_done_r_i_1
       (.I0(victim_rot_done_r_reg_0),
        .I1(\seg_run_r_reg[4] ),
        .I2(\seg_num_r_reg[0] ),
        .I3(cmplx_seq_rst),
        .I4(cmplx_victim_bit[3]),
        .I5(\sm_r_reg[0] ),
        .O(victim_rot_done_r_i_1_n_0));
  FDRE victim_rot_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(victim_rot_done_r_i_1_n_0),
        .Q(victim_rot_done_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \wr_done_shftr_r_reg[2]_srl2_i_1 
       (.I0(\phy_init_r_reg_n_0_[4] ),
        .I1(\phy_init_r_reg_n_0_[14] ),
        .I2(\phy_init_r_reg_n_0_[11] ),
        .I3(\phy_init_r_reg_n_0_[9] ),
        .I4(\phy_init_r_reg_n_0_[0] ),
        .I5(\wrcal_samp_cnt_r_reg[0]_0 ),
        .O(cmplx_wr_done));
  LUT6 #(
    .INIT(64'h000000000000FE00)) 
    wrcal_adj_done_r_i_11
       (.I0(\lanes_solid_r_reg_n_0_[3] ),
        .I1(\lanes_solid_r_reg_n_0_[2] ),
        .I2(\lanes_solid_r_reg_n_0_[1] ),
        .I3(\sm_r_reg[1] ),
        .I4(\sm_r_reg[3] [1]),
        .I5(\byte_sel_r_reg[1] ),
        .O(wrcal_adj_done_r_reg));
  LUT4 #(
    .INIT(16'h8000)) 
    wrcal_adj_done_r_i_6
       (.I0(\lanes_solid_r_reg_n_0_[2] ),
        .I1(\lanes_solid_r_reg_n_0_[1] ),
        .I2(\lanes_solid_prev_r_reg[0]_0 ),
        .I3(\lanes_solid_r_reg_n_0_[3] ),
        .O(wrcal_adj_done_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    wrcal_adj_done_r_i_8
       (.I0(\lanes_solid_r_reg_n_0_[2] ),
        .I1(\lanes_solid_r_reg_n_0_[1] ),
        .I2(all_lanes_stg2_min_eyes_r),
        .I3(\lanes_solid_r_reg_n_0_[3] ),
        .O(byte_sel_ns146_out));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    wrcal_adj_rdy_r_i_1
       (.I0(init_calib_complete_r_i_7_n_0),
        .I1(wrcal_adj_done),
        .I2(\phy_init_r_reg_n_0_[6] ),
        .I3(\phy_init_r_reg_n_0_[4] ),
        .I4(\phy_init_r_reg_n_0_[2] ),
        .I5(wrcal_adj_rdy_r_i_2_n_0),
        .O(wrcal_adj_rdy_ns));
  LUT4 #(
    .INIT(16'h0001)) 
    wrcal_adj_rdy_r_i_2
       (.I0(\phy_init_r_reg_n_0_[1] ),
        .I1(\phy_init_r_reg_n_0_[3] ),
        .I2(\init_wr_data0_r[71]_i_3_n_0 ),
        .I3(\phy_init_r_reg_n_0_[10] ),
        .O(wrcal_adj_rdy_r_i_2_n_0));
  FDRE wrcal_adj_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrcal_adj_rdy_ns),
        .Q(wrcal_adj_rdy_r_reg_0),
        .R(po_delay_done_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \wrcal_samp_cnt_r[0]_i_1 
       (.I0(wrcal_samp_cnt_r[0]),
        .O(\wrcal_samp_cnt_r[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wrcal_samp_cnt_r[11]_i_1 
       (.I0(\wrcal_samp_cnt_r[11]_i_2_n_0 ),
        .I1(\phy_init_r_reg_n_0_[3] ),
        .O(\wrcal_samp_cnt_r[11]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wrcal_samp_cnt_r[11]_i_10 
       (.I0(wrcal_samp_cnt_r[9]),
        .O(\wrcal_samp_cnt_r[11]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \wrcal_samp_cnt_r[11]_i_11 
       (.I0(\phy_init_r_reg_n_0_[0] ),
        .I1(\phy_init_r_reg_n_0_[9] ),
        .O(\wrcal_samp_cnt_r[11]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \wrcal_samp_cnt_r[11]_i_12 
       (.I0(\phy_init_r_reg_n_0_[13] ),
        .I1(\phy_init_r_reg_n_0_[12] ),
        .I2(\phy_init_r_reg_n_0_[8] ),
        .O(\wrcal_samp_cnt_r_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h040404FF04040404)) 
    \wrcal_samp_cnt_r[11]_i_2 
       (.I0(\phy_init_r[10]_i_2_n_0 ),
        .I1(\wrcal_samp_cnt_r[11]_i_4_n_0 ),
        .I2(po_delay_done_reg_3),
        .I3(\phy_init_r[1]_i_2_n_0 ),
        .I4(\wrcal_samp_cnt_r_reg[0]_0 ),
        .I5(\wrcal_samp_cnt_r[11]_i_7_n_0 ),
        .O(\wrcal_samp_cnt_r[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \wrcal_samp_cnt_r[11]_i_4 
       (.I0(\phy_init_r_reg_n_0_[14] ),
        .I1(\phy_init_r_reg_n_0_[11] ),
        .I2(\wrcal_samp_cnt_r[11]_i_11_n_0 ),
        .I3(\phy_init_r_reg_n_0_[4] ),
        .I4(\phy_init_r_reg_n_0_[5] ),
        .I5(\phy_init_r_reg_n_0_[3] ),
        .O(\wrcal_samp_cnt_r[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \wrcal_samp_cnt_r[11]_i_6 
       (.I0(\seen_valid_r[3]_i_3_n_0 ),
        .I1(\phy_init_r_reg[1]_0 ),
        .I2(\sm_r_reg[0] ),
        .I3(po_delay_done_reg_2),
        .I4(po_delay_done_reg_1),
        .I5(\phy_init_r_reg_n_0_[5] ),
        .O(\wrcal_samp_cnt_r_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wrcal_samp_cnt_r[11]_i_7 
       (.I0(\phy_init_r_reg_n_0_[0] ),
        .I1(\phy_init_r_reg_n_0_[9] ),
        .O(\wrcal_samp_cnt_r[11]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wrcal_samp_cnt_r[11]_i_8 
       (.I0(wrcal_samp_cnt_r[11]),
        .O(\wrcal_samp_cnt_r[11]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wrcal_samp_cnt_r[11]_i_9 
       (.I0(wrcal_samp_cnt_r[10]),
        .O(\wrcal_samp_cnt_r[11]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wrcal_samp_cnt_r[4]_i_2 
       (.I0(wrcal_samp_cnt_r[4]),
        .O(\wrcal_samp_cnt_r[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wrcal_samp_cnt_r[4]_i_3 
       (.I0(wrcal_samp_cnt_r[3]),
        .O(\wrcal_samp_cnt_r[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wrcal_samp_cnt_r[4]_i_4 
       (.I0(wrcal_samp_cnt_r[2]),
        .O(\wrcal_samp_cnt_r[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wrcal_samp_cnt_r[4]_i_5 
       (.I0(wrcal_samp_cnt_r[1]),
        .O(\wrcal_samp_cnt_r[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wrcal_samp_cnt_r[8]_i_2 
       (.I0(wrcal_samp_cnt_r[8]),
        .O(\wrcal_samp_cnt_r[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wrcal_samp_cnt_r[8]_i_3 
       (.I0(wrcal_samp_cnt_r[7]),
        .O(\wrcal_samp_cnt_r[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wrcal_samp_cnt_r[8]_i_4 
       (.I0(wrcal_samp_cnt_r[6]),
        .O(\wrcal_samp_cnt_r[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wrcal_samp_cnt_r[8]_i_5 
       (.I0(wrcal_samp_cnt_r[5]),
        .O(\wrcal_samp_cnt_r[8]_i_5_n_0 ));
  FDRE \wrcal_samp_cnt_r_reg[0] 
       (.C(CLK),
        .CE(\wrcal_samp_cnt_r[11]_i_2_n_0 ),
        .D(\wrcal_samp_cnt_r[0]_i_1_n_0 ),
        .Q(wrcal_samp_cnt_r[0]),
        .R(\wrcal_samp_cnt_r[11]_i_1_n_0 ));
  FDRE \wrcal_samp_cnt_r_reg[10] 
       (.C(CLK),
        .CE(\wrcal_samp_cnt_r[11]_i_2_n_0 ),
        .D(\wrcal_samp_cnt_r_reg[11]_i_3_n_6 ),
        .Q(wrcal_samp_cnt_r[10]),
        .R(\wrcal_samp_cnt_r[11]_i_1_n_0 ));
  FDRE \wrcal_samp_cnt_r_reg[11] 
       (.C(CLK),
        .CE(\wrcal_samp_cnt_r[11]_i_2_n_0 ),
        .D(\wrcal_samp_cnt_r_reg[11]_i_3_n_5 ),
        .Q(wrcal_samp_cnt_r[11]),
        .R(\wrcal_samp_cnt_r[11]_i_1_n_0 ));
  CARRY4 \wrcal_samp_cnt_r_reg[11]_i_3 
       (.CI(\wrcal_samp_cnt_r_reg[8]_i_1_n_0 ),
        .CO({\NLW_wrcal_samp_cnt_r_reg[11]_i_3_CO_UNCONNECTED [3:2],\wrcal_samp_cnt_r_reg[11]_i_3_n_2 ,\wrcal_samp_cnt_r_reg[11]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_wrcal_samp_cnt_r_reg[11]_i_3_O_UNCONNECTED [3],\wrcal_samp_cnt_r_reg[11]_i_3_n_5 ,\wrcal_samp_cnt_r_reg[11]_i_3_n_6 ,\wrcal_samp_cnt_r_reg[11]_i_3_n_7 }),
        .S({1'b0,\wrcal_samp_cnt_r[11]_i_8_n_0 ,\wrcal_samp_cnt_r[11]_i_9_n_0 ,\wrcal_samp_cnt_r[11]_i_10_n_0 }));
  FDRE \wrcal_samp_cnt_r_reg[1] 
       (.C(CLK),
        .CE(\wrcal_samp_cnt_r[11]_i_2_n_0 ),
        .D(\wrcal_samp_cnt_r_reg[4]_i_1_n_7 ),
        .Q(wrcal_samp_cnt_r[1]),
        .R(\wrcal_samp_cnt_r[11]_i_1_n_0 ));
  FDRE \wrcal_samp_cnt_r_reg[2] 
       (.C(CLK),
        .CE(\wrcal_samp_cnt_r[11]_i_2_n_0 ),
        .D(\wrcal_samp_cnt_r_reg[4]_i_1_n_6 ),
        .Q(wrcal_samp_cnt_r[2]),
        .R(\wrcal_samp_cnt_r[11]_i_1_n_0 ));
  FDRE \wrcal_samp_cnt_r_reg[3] 
       (.C(CLK),
        .CE(\wrcal_samp_cnt_r[11]_i_2_n_0 ),
        .D(\wrcal_samp_cnt_r_reg[4]_i_1_n_5 ),
        .Q(wrcal_samp_cnt_r[3]),
        .R(\wrcal_samp_cnt_r[11]_i_1_n_0 ));
  FDRE \wrcal_samp_cnt_r_reg[4] 
       (.C(CLK),
        .CE(\wrcal_samp_cnt_r[11]_i_2_n_0 ),
        .D(\wrcal_samp_cnt_r_reg[4]_i_1_n_4 ),
        .Q(wrcal_samp_cnt_r[4]),
        .R(\wrcal_samp_cnt_r[11]_i_1_n_0 ));
  CARRY4 \wrcal_samp_cnt_r_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\wrcal_samp_cnt_r_reg[4]_i_1_n_0 ,\wrcal_samp_cnt_r_reg[4]_i_1_n_1 ,\wrcal_samp_cnt_r_reg[4]_i_1_n_2 ,\wrcal_samp_cnt_r_reg[4]_i_1_n_3 }),
        .CYINIT(wrcal_samp_cnt_r[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wrcal_samp_cnt_r_reg[4]_i_1_n_4 ,\wrcal_samp_cnt_r_reg[4]_i_1_n_5 ,\wrcal_samp_cnt_r_reg[4]_i_1_n_6 ,\wrcal_samp_cnt_r_reg[4]_i_1_n_7 }),
        .S({\wrcal_samp_cnt_r[4]_i_2_n_0 ,\wrcal_samp_cnt_r[4]_i_3_n_0 ,\wrcal_samp_cnt_r[4]_i_4_n_0 ,\wrcal_samp_cnt_r[4]_i_5_n_0 }));
  FDRE \wrcal_samp_cnt_r_reg[5] 
       (.C(CLK),
        .CE(\wrcal_samp_cnt_r[11]_i_2_n_0 ),
        .D(\wrcal_samp_cnt_r_reg[8]_i_1_n_7 ),
        .Q(wrcal_samp_cnt_r[5]),
        .R(\wrcal_samp_cnt_r[11]_i_1_n_0 ));
  FDRE \wrcal_samp_cnt_r_reg[6] 
       (.C(CLK),
        .CE(\wrcal_samp_cnt_r[11]_i_2_n_0 ),
        .D(\wrcal_samp_cnt_r_reg[8]_i_1_n_6 ),
        .Q(wrcal_samp_cnt_r[6]),
        .R(\wrcal_samp_cnt_r[11]_i_1_n_0 ));
  FDRE \wrcal_samp_cnt_r_reg[7] 
       (.C(CLK),
        .CE(\wrcal_samp_cnt_r[11]_i_2_n_0 ),
        .D(\wrcal_samp_cnt_r_reg[8]_i_1_n_5 ),
        .Q(wrcal_samp_cnt_r[7]),
        .R(\wrcal_samp_cnt_r[11]_i_1_n_0 ));
  FDRE \wrcal_samp_cnt_r_reg[8] 
       (.C(CLK),
        .CE(\wrcal_samp_cnt_r[11]_i_2_n_0 ),
        .D(\wrcal_samp_cnt_r_reg[8]_i_1_n_4 ),
        .Q(wrcal_samp_cnt_r[8]),
        .R(\wrcal_samp_cnt_r[11]_i_1_n_0 ));
  CARRY4 \wrcal_samp_cnt_r_reg[8]_i_1 
       (.CI(\wrcal_samp_cnt_r_reg[4]_i_1_n_0 ),
        .CO({\wrcal_samp_cnt_r_reg[8]_i_1_n_0 ,\wrcal_samp_cnt_r_reg[8]_i_1_n_1 ,\wrcal_samp_cnt_r_reg[8]_i_1_n_2 ,\wrcal_samp_cnt_r_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wrcal_samp_cnt_r_reg[8]_i_1_n_4 ,\wrcal_samp_cnt_r_reg[8]_i_1_n_5 ,\wrcal_samp_cnt_r_reg[8]_i_1_n_6 ,\wrcal_samp_cnt_r_reg[8]_i_1_n_7 }),
        .S({\wrcal_samp_cnt_r[8]_i_2_n_0 ,\wrcal_samp_cnt_r[8]_i_3_n_0 ,\wrcal_samp_cnt_r[8]_i_4_n_0 ,\wrcal_samp_cnt_r[8]_i_5_n_0 }));
  FDRE \wrcal_samp_cnt_r_reg[9] 
       (.C(CLK),
        .CE(\wrcal_samp_cnt_r[11]_i_2_n_0 ),
        .D(\wrcal_samp_cnt_r_reg[11]_i_3_n_7 ),
        .Q(wrcal_samp_cnt_r[9]),
        .R(\wrcal_samp_cnt_r[11]_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_phy_wr_po_adj" *) 
module sram_migmig_7series_v2_4_qdr_phy_wr_po_adj
   (all_lanes_stg2_min_eyes_r,
    Q,
    stg3_r_reg_0,
    wrcal_po_en_r_reg,
    K_is_at_center_r_reg_0,
    mmcm_edge_detect_rdy_r_reg_0,
    ktap_at_right_edge_r_reg_0,
    ktap_at_left_edge_r_reg_0,
    inc_r_reg_0,
    K_is_at_center_r_reg_1,
    byte_sel_ns118_in,
    po_en_r_reg_0,
    D,
    \calib_zero_inputs_reg[1] ,
    \rise_lead_r_reg[6] ,
    new_command,
    \byte_sel_r_reg[0]_0 ,
    \eye_sz_cnt_r_reg[12]_0 ,
    wrcal_adj_done_r_reg,
    wrcal_adj_done_r_reg_0,
    stg3_0_r2,
    stg3_1_r2,
    CLK,
    SR,
    done_r_reg,
    po_adj_done_r2_reg,
    po_su_rdy_r_reg,
    \lanes_solid_r_reg[2] ,
    all_lanes_stg2_min_eyes_r_reg_0,
    po_adj_done_r2_reg_0,
    cq_stable_r_reg,
    done_r_reg_0,
    poc_backup_r_reg_0,
    edge_aligned_r_reg,
    po_adj_done_r2_reg_1,
    byte_sel_ns146_out,
    wrcal_stg3,
    wrcal_adj_rdy_r_reg,
    po_delay_done_reg,
    cq_stable_r_reg_0,
    stg3_r_reg_1,
    wrcal_adj_done,
    wrcal_inc,
    wrcal_adj_rdy_r_reg_0,
    \lanes_solid_r_reg[0] ,
    byte_sel_ns1,
    \lanes_solid_r_reg[2]_0 ,
    po_adj_done_r2_reg_2,
    po_su_rdy_r_reg_0,
    \lanes_solid_r_reg[3] ,
    \stg3_0_r_reg[3] ,
    \po_counter_read_val_reg[5] ,
    \stg3_1_r_reg[3] ,
    \stg3_1_r_reg[2] ,
    \stg3_0_r_reg[2] ,
    \stg3_0_r_reg[1] ,
    \stg3_0_r_reg[0] ,
    \stg3_0_r_reg[5] ,
    \stg3_0_r_reg[4] ,
    \stg3_1_r_reg[1] ,
    \stg3_1_r_reg[0] ,
    \stg3_1_r_reg[5] ,
    \stg3_1_r_reg[4] ,
    cq_stable_r_reg_1);
  output all_lanes_stg2_min_eyes_r;
  output [1:0]Q;
  output stg3_r_reg_0;
  output wrcal_po_en_r_reg;
  output K_is_at_center_r_reg_0;
  output mmcm_edge_detect_rdy_r_reg_0;
  output ktap_at_right_edge_r_reg_0;
  output ktap_at_left_edge_r_reg_0;
  output inc_r_reg_0;
  output [2:0]K_is_at_center_r_reg_1;
  output byte_sel_ns118_in;
  output po_en_r_reg_0;
  output [0:0]D;
  output \calib_zero_inputs_reg[1] ;
  output \rise_lead_r_reg[6] ;
  output new_command;
  output \byte_sel_r_reg[0]_0 ;
  output \eye_sz_cnt_r_reg[12]_0 ;
  output wrcal_adj_done_r_reg;
  output wrcal_adj_done_r_reg_0;
  output stg3_0_r2;
  output stg3_1_r2;
  input CLK;
  input [0:0]SR;
  input [0:0]done_r_reg;
  input po_adj_done_r2_reg;
  input po_su_rdy_r_reg;
  input \lanes_solid_r_reg[2] ;
  input all_lanes_stg2_min_eyes_r_reg_0;
  input po_adj_done_r2_reg_0;
  input cq_stable_r_reg;
  input done_r_reg_0;
  input poc_backup_r_reg_0;
  input edge_aligned_r_reg;
  input po_adj_done_r2_reg_1;
  input byte_sel_ns146_out;
  input wrcal_stg3;
  input wrcal_adj_rdy_r_reg;
  input po_delay_done_reg;
  input cq_stable_r_reg_0;
  input stg3_r_reg_1;
  input wrcal_adj_done;
  input wrcal_inc;
  input wrcal_adj_rdy_r_reg_0;
  input [0:0]\lanes_solid_r_reg[0] ;
  input byte_sel_ns1;
  input \lanes_solid_r_reg[2]_0 ;
  input po_adj_done_r2_reg_2;
  input po_su_rdy_r_reg_0;
  input \lanes_solid_r_reg[3] ;
  input \stg3_0_r_reg[3] ;
  input [5:0]\po_counter_read_val_reg[5] ;
  input \stg3_1_r_reg[3] ;
  input \stg3_1_r_reg[2] ;
  input \stg3_0_r_reg[2] ;
  input \stg3_0_r_reg[1] ;
  input \stg3_0_r_reg[0] ;
  input \stg3_0_r_reg[5] ;
  input \stg3_0_r_reg[4] ;
  input \stg3_1_r_reg[1] ;
  input \stg3_1_r_reg[0] ;
  input \stg3_1_r_reg[5] ;
  input \stg3_1_r_reg[4] ;
  input [0:0]cq_stable_r_reg_1;

  wire CLK;
  wire [0:0]D;
  wire K_is_at_center_r_i_1_n_0;
  wire K_is_at_center_r_reg_0;
  wire [2:0]K_is_at_center_r_reg_1;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [4:0]add_bit;
  wire all_lanes_stg2_min_eyes_ns;
  wire all_lanes_stg2_min_eyes_r;
  wire all_lanes_stg2_min_eyes_r_i_2_n_0;
  wire all_lanes_stg2_min_eyes_r_i_3_n_0;
  wire all_lanes_stg2_min_eyes_r_reg_0;
  wire [1:0]byte_sel;
  wire byte_sel_ns1;
  wire byte_sel_ns117_in;
  wire byte_sel_ns118_in;
  wire byte_sel_ns146_out;
  wire \byte_sel_r[0]_i_2_n_0 ;
  wire \byte_sel_r[0]_i_3_n_0 ;
  wire \byte_sel_r[0]_i_4_n_0 ;
  wire \byte_sel_r[1]_i_10_n_0 ;
  wire \byte_sel_r[1]_i_11_n_0 ;
  wire \byte_sel_r[1]_i_12_n_0 ;
  wire \byte_sel_r[1]_i_13_n_0 ;
  wire \byte_sel_r[1]_i_14_n_0 ;
  wire \byte_sel_r[1]_i_15_n_0 ;
  wire \byte_sel_r[1]_i_2_n_0 ;
  wire \byte_sel_r[1]_i_3_n_0 ;
  wire \byte_sel_r[1]_i_4_n_0 ;
  wire \byte_sel_r[1]_i_5_n_0 ;
  wire \byte_sel_r[1]_i_6_n_0 ;
  wire \byte_sel_r[1]_i_9_n_0 ;
  wire \byte_sel_r_reg[0]_0 ;
  wire \calib_zero_inputs_reg[1] ;
  wire cq_stable_r_reg;
  wire cq_stable_r_reg_0;
  wire [0:0]cq_stable_r_reg_1;
  wire [0:0]done_r_reg;
  wire done_r_reg_0;
  wire edge_aligned_r_reg;
  wire [15:0]eye_sz_cnt_inc;
  wire [13:1]eye_sz_cnt_ns;
  wire [13:9]eye_sz_cnt_ns04_out;
  wire \eye_sz_cnt_r[0]_i_1_n_0 ;
  wire \eye_sz_cnt_r[10]_i_1_n_0 ;
  wire \eye_sz_cnt_r[11]_i_2_n_0 ;
  wire \eye_sz_cnt_r[11]_i_5_n_0 ;
  wire \eye_sz_cnt_r[11]_i_6_n_0 ;
  wire \eye_sz_cnt_r[11]_i_7_n_0 ;
  wire \eye_sz_cnt_r[11]_i_8_n_0 ;
  wire \eye_sz_cnt_r[12]_i_1_n_0 ;
  wire \eye_sz_cnt_r[12]_i_2_n_0 ;
  wire \eye_sz_cnt_r[13]_i_1_n_0 ;
  wire \eye_sz_cnt_r[13]_i_2_n_0 ;
  wire \eye_sz_cnt_r[14]_i_1_n_0 ;
  wire \eye_sz_cnt_r[14]_i_2_n_0 ;
  wire \eye_sz_cnt_r[15]_i_10_n_0 ;
  wire \eye_sz_cnt_r[15]_i_12_n_0 ;
  wire \eye_sz_cnt_r[15]_i_13_n_0 ;
  wire \eye_sz_cnt_r[15]_i_14_n_0 ;
  wire \eye_sz_cnt_r[15]_i_16_n_0 ;
  wire \eye_sz_cnt_r[15]_i_21_n_0 ;
  wire \eye_sz_cnt_r[15]_i_22_n_0 ;
  wire \eye_sz_cnt_r[15]_i_23_n_0 ;
  wire \eye_sz_cnt_r[15]_i_24_n_0 ;
  wire \eye_sz_cnt_r[15]_i_25_n_0 ;
  wire \eye_sz_cnt_r[15]_i_26_n_0 ;
  wire \eye_sz_cnt_r[15]_i_27_n_0 ;
  wire \eye_sz_cnt_r[15]_i_28_n_0 ;
  wire \eye_sz_cnt_r[15]_i_29_n_0 ;
  wire \eye_sz_cnt_r[15]_i_2_n_0 ;
  wire \eye_sz_cnt_r[15]_i_3_n_0 ;
  wire \eye_sz_cnt_r[15]_i_4_n_0 ;
  wire \eye_sz_cnt_r[15]_i_5_n_0 ;
  wire \eye_sz_cnt_r[15]_i_7_n_0 ;
  wire \eye_sz_cnt_r[15]_i_8_n_0 ;
  wire \eye_sz_cnt_r[15]_i_9_n_0 ;
  wire \eye_sz_cnt_r[1]_i_1_n_0 ;
  wire \eye_sz_cnt_r[2]_i_1_n_0 ;
  wire \eye_sz_cnt_r[3]_i_2_n_0 ;
  wire \eye_sz_cnt_r[3]_i_5_n_0 ;
  wire \eye_sz_cnt_r[3]_i_6_n_0 ;
  wire \eye_sz_cnt_r[3]_i_7_n_0 ;
  wire \eye_sz_cnt_r[3]_i_8_n_0 ;
  wire \eye_sz_cnt_r[4]_i_1_n_0 ;
  wire \eye_sz_cnt_r[5]_i_1_n_0 ;
  wire \eye_sz_cnt_r[6]_i_1_n_0 ;
  wire \eye_sz_cnt_r[7]_i_2_n_0 ;
  wire \eye_sz_cnt_r[7]_i_5_n_0 ;
  wire \eye_sz_cnt_r[7]_i_6_n_0 ;
  wire \eye_sz_cnt_r[7]_i_7_n_0 ;
  wire \eye_sz_cnt_r[7]_i_8_n_0 ;
  wire \eye_sz_cnt_r[8]_i_1_n_0 ;
  wire \eye_sz_cnt_r[9]_i_1_n_0 ;
  wire \eye_sz_cnt_r_reg[11]_i_4_n_0 ;
  wire \eye_sz_cnt_r_reg[11]_i_4_n_1 ;
  wire \eye_sz_cnt_r_reg[11]_i_4_n_2 ;
  wire \eye_sz_cnt_r_reg[11]_i_4_n_3 ;
  wire \eye_sz_cnt_r_reg[12]_0 ;
  wire \eye_sz_cnt_r_reg[15]_i_11_n_1 ;
  wire \eye_sz_cnt_r_reg[15]_i_11_n_2 ;
  wire \eye_sz_cnt_r_reg[15]_i_11_n_3 ;
  wire \eye_sz_cnt_r_reg[3]_i_4_n_0 ;
  wire \eye_sz_cnt_r_reg[3]_i_4_n_1 ;
  wire \eye_sz_cnt_r_reg[3]_i_4_n_2 ;
  wire \eye_sz_cnt_r_reg[3]_i_4_n_3 ;
  wire \eye_sz_cnt_r_reg[7]_i_4_n_0 ;
  wire \eye_sz_cnt_r_reg[7]_i_4_n_1 ;
  wire \eye_sz_cnt_r_reg[7]_i_4_n_2 ;
  wire \eye_sz_cnt_r_reg[7]_i_4_n_3 ;
  wire \eye_sz_cnt_r_reg_n_0_[0] ;
  wire \eye_sz_cnt_r_reg_n_0_[10] ;
  wire \eye_sz_cnt_r_reg_n_0_[11] ;
  wire \eye_sz_cnt_r_reg_n_0_[12] ;
  wire \eye_sz_cnt_r_reg_n_0_[13] ;
  wire \eye_sz_cnt_r_reg_n_0_[14] ;
  wire \eye_sz_cnt_r_reg_n_0_[15] ;
  wire \eye_sz_cnt_r_reg_n_0_[1] ;
  wire \eye_sz_cnt_r_reg_n_0_[2] ;
  wire \eye_sz_cnt_r_reg_n_0_[3] ;
  wire \eye_sz_cnt_r_reg_n_0_[8] ;
  wire \eye_sz_cnt_r_reg_n_0_[9] ;
  wire \eye_sz_indx_r_reg_n_0_[2] ;
  wire \eye_sz_indx_r_reg_n_0_[3] ;
  wire inc_ns1;
  wire inc_r_i_1_n_0;
  wire inc_r_i_2_n_0;
  wire inc_r_i_3_n_0;
  wire inc_r_i_4_n_0;
  wire inc_r_i_6_n_0;
  wire inc_r_reg_0;
  wire k_left_cnt_ns;
  wire [5:0]k_left_cnt_r;
  wire \k_left_cnt_r[0]_i_1_n_0 ;
  wire \k_left_cnt_r[1]_i_1_n_0 ;
  wire \k_left_cnt_r[2]_i_1_n_0 ;
  wire \k_left_cnt_r[3]_i_1_n_0 ;
  wire \k_left_cnt_r[4]_i_1_n_0 ;
  wire \k_left_cnt_r[4]_i_2_n_0 ;
  wire \k_left_cnt_r[5]_i_2_n_0 ;
  wire \k_left_cnt_r[5]_i_3_n_0 ;
  wire klane_stg3_left_ns;
  wire \klane_stg3_left_r_reg_n_0_[0] ;
  wire \klane_stg3_left_r_reg_n_0_[1] ;
  wire \klane_stg3_left_r_reg_n_0_[2] ;
  wire \klane_stg3_left_r_reg_n_0_[3] ;
  wire \klane_stg3_left_r_reg_n_0_[4] ;
  wire \klane_stg3_left_r_reg_n_0_[5] ;
  wire ktap_at_left_edge_r_i_1_n_0;
  wire ktap_at_left_edge_r_reg_0;
  wire ktap_at_right_edge_r_i_1_n_0;
  wire ktap_at_right_edge_r_reg_0;
  wire lane_stg2_min_eye;
  wire [0:0]\lanes_solid_r_reg[0] ;
  wire \lanes_solid_r_reg[2] ;
  wire \lanes_solid_r_reg[2]_0 ;
  wire \lanes_solid_r_reg[3] ;
  wire mmcm_edge_detect_rdy_ns0;
  wire mmcm_edge_detect_rdy_r_i_1_n_0;
  wire mmcm_edge_detect_rdy_r_i_2_n_0;
  wire mmcm_edge_detect_rdy_r_i_3_n_0;
  wire mmcm_edge_detect_rdy_r_reg_0;
  wire new_command;
  wire [3:0]p_0_in;
  wire po_adj_done_r2_reg;
  wire po_adj_done_r2_reg_0;
  wire po_adj_done_r2_reg_1;
  wire po_adj_done_r2_reg_2;
  wire [5:0]\po_counter_read_val_reg[5] ;
  wire po_delay_done_reg;
  wire po_en_r_i_10_n_0;
  wire po_en_r_i_11_n_0;
  wire po_en_r_i_12_n_0;
  wire po_en_r_i_13_n_0;
  wire po_en_r_i_14_n_0;
  wire po_en_r_i_15_n_0;
  wire po_en_r_i_18_n_0;
  wire po_en_r_i_19_n_0;
  wire po_en_r_i_1_n_0;
  wire po_en_r_i_20_n_0;
  wire po_en_r_i_22_n_0;
  wire po_en_r_i_23_n_0;
  wire po_en_r_i_24_n_0;
  wire po_en_r_i_25_n_0;
  wire po_en_r_i_26_n_0;
  wire po_en_r_i_27_n_0;
  wire po_en_r_i_28_n_0;
  wire po_en_r_i_29_n_0;
  wire po_en_r_i_2_n_0;
  wire po_en_r_i_30_n_0;
  wire po_en_r_i_31_n_0;
  wire po_en_r_i_32_n_0;
  wire po_en_r_i_33_n_0;
  wire po_en_r_i_34_n_0;
  wire po_en_r_i_35_n_0;
  wire po_en_r_i_36_n_0;
  wire po_en_r_i_3_n_0;
  wire po_en_r_i_4_n_0;
  wire po_en_r_i_6_n_0;
  wire po_en_r_i_8_n_0;
  wire po_en_r_i_9_n_0;
  wire po_en_r_reg_0;
  wire po_en_r_reg_i_17_n_0;
  wire po_en_r_reg_i_17_n_1;
  wire po_en_r_reg_i_17_n_2;
  wire po_en_r_reg_i_17_n_3;
  wire po_en_r_reg_i_21_n_3;
  wire po_su_rdy_r_reg;
  wire po_su_rdy_r_reg_0;
  wire \po_wait_r[3]_i_5_n_0 ;
  wire \po_wait_r[3]_i_6_n_0 ;
  wire \po_wait_r[3]_i_7_n_0 ;
  wire poc_backup_r;
  wire poc_backup_r_i_1__0_n_0;
  wire poc_backup_r_i_2_n_0;
  wire poc_backup_r_reg_0;
  wire \rise_lead_r_reg[6] ;
  wire \sm_r[1]_i_1_n_0 ;
  wire \sm_r[2]_i_1_n_0 ;
  wire \sm_r[3]_i_10_n_0 ;
  wire \sm_r[3]_i_11_n_0 ;
  wire \sm_r[3]_i_2_n_0 ;
  wire \sm_r[3]_i_3_n_0 ;
  wire \sm_r[3]_i_4_n_0 ;
  wire \sm_r[3]_i_5_n_0 ;
  wire \sm_r[3]_i_6_n_0 ;
  wire \sm_r[3]_i_8_n_0 ;
  wire \sm_r[3]_i_9_n_0 ;
  wire \sm_r_reg_n_0_[2] ;
  wire solid_valid_r;
  wire solid_valid_r_i_1_n_0;
  wire stg3_0_r2;
  wire \stg3_0_r_reg[0] ;
  wire \stg3_0_r_reg[1] ;
  wire \stg3_0_r_reg[2] ;
  wire \stg3_0_r_reg[3] ;
  wire \stg3_0_r_reg[4] ;
  wire \stg3_0_r_reg[5] ;
  wire stg3_1_r2;
  wire \stg3_1_r_reg[0] ;
  wire \stg3_1_r_reg[1] ;
  wire \stg3_1_r_reg[2] ;
  wire \stg3_1_r_reg[3] ;
  wire \stg3_1_r_reg[4] ;
  wire \stg3_1_r_reg[5] ;
  wire [5:0]stg3_at_left0;
  wire stg3_min_eye;
  wire [3:3]stg3_po_cntr;
  wire stg3_r_i_1_n_0;
  wire stg3_r_i_3_n_0;
  wire stg3_r_i_4_n_0;
  wire stg3_r_i_5_n_0;
  wire stg3_r_i_6_n_0;
  wire stg3_r_reg_0;
  wire stg3_r_reg_1;
  wire wrcal_adj_done;
  wire wrcal_adj_done_r_i_10_n_0;
  wire wrcal_adj_done_r_i_2_n_0;
  wire wrcal_adj_done_r_i_3_n_0;
  wire wrcal_adj_done_r_i_4_n_0;
  wire wrcal_adj_done_r_i_5_n_0;
  wire wrcal_adj_done_r_i_7_n_0;
  wire wrcal_adj_done_r_reg;
  wire wrcal_adj_done_r_reg_0;
  wire wrcal_adj_rdy_r_reg;
  wire wrcal_adj_rdy_r_reg_0;
  wire wrcal_inc;
  wire wrcal_po_en_r_reg;
  wire wrcal_stg3;
  wire [3:3]\NLW_eye_sz_cnt_r_reg[15]_i_11_CO_UNCONNECTED ;
  wire [3:1]NLW_po_en_r_reg_i_21_CO_UNCONNECTED;
  wire [3:2]NLW_po_en_r_reg_i_21_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFFFFF00000008)) 
    K_is_at_center_r_i_1
       (.I0(K_is_at_center_r_reg_1[2]),
        .I1(po_adj_done_r2_reg),
        .I2(\sm_r_reg_n_0_[2] ),
        .I3(K_is_at_center_r_reg_1[1]),
        .I4(K_is_at_center_r_reg_1[0]),
        .I5(K_is_at_center_r_reg_0),
        .O(K_is_at_center_r_i_1_n_0));
  FDRE K_is_at_center_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(K_is_at_center_r_i_1_n_0),
        .Q(K_is_at_center_r_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    all_lanes_stg2_min_eyes_r_i_1
       (.I0(all_lanes_stg2_min_eyes_r_i_2_n_0),
        .I1(\eye_sz_cnt_r_reg_n_0_[15] ),
        .I2(\eye_sz_cnt_r_reg_n_0_[14] ),
        .I3(\eye_sz_cnt_r_reg_n_0_[12] ),
        .I4(\eye_sz_cnt_r_reg_n_0_[13] ),
        .I5(all_lanes_stg2_min_eyes_r_i_3_n_0),
        .O(all_lanes_stg2_min_eyes_ns));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    all_lanes_stg2_min_eyes_r_i_2
       (.I0(\eye_sz_cnt_r_reg_n_0_[11] ),
        .I1(\eye_sz_cnt_r_reg_n_0_[10] ),
        .I2(\eye_sz_cnt_r_reg_n_0_[8] ),
        .I3(\eye_sz_cnt_r_reg_n_0_[9] ),
        .O(all_lanes_stg2_min_eyes_r_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    all_lanes_stg2_min_eyes_r_i_3
       (.I0(p_0_in[0]),
        .I1(p_0_in[1]),
        .I2(p_0_in[3]),
        .I3(p_0_in[2]),
        .O(all_lanes_stg2_min_eyes_r_i_3_n_0));
  FDRE all_lanes_stg2_min_eyes_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(all_lanes_stg2_min_eyes_ns),
        .Q(all_lanes_stg2_min_eyes_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFECCCECCCECCC)) 
    \byte_sel_r[0]_i_1 
       (.I0(cq_stable_r_reg),
        .I1(\byte_sel_r[0]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\byte_sel_r[1]_i_3_n_0 ),
        .I4(\byte_sel_r[0]_i_3_n_0 ),
        .I5(\byte_sel_r[1]_i_5_n_0 ),
        .O(byte_sel[0]));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \byte_sel_r[0]_i_2 
       (.I0(\byte_sel_r[0]_i_4_n_0 ),
        .I1(byte_sel_ns118_in),
        .I2(po_adj_done_r2_reg),
        .I3(byte_sel_ns117_in),
        .I4(\byte_sel_r_reg[0]_0 ),
        .I5(\sm_r_reg_n_0_[2] ),
        .O(\byte_sel_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3F4030403F403F40)) 
    \byte_sel_r[0]_i_3 
       (.I0(all_lanes_stg2_min_eyes_r_reg_0),
        .I1(po_adj_done_r2_reg),
        .I2(K_is_at_center_r_reg_1[1]),
        .I3(Q[0]),
        .I4(po_adj_done_r2_reg_0),
        .I5(K_is_at_center_r_reg_1[0]),
        .O(\byte_sel_r[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    \byte_sel_r[0]_i_4 
       (.I0(cq_stable_r_reg),
        .I1(Q[0]),
        .I2(K_is_at_center_r_reg_1[1]),
        .I3(\sm_r_reg_n_0_[2] ),
        .I4(K_is_at_center_r_reg_1[2]),
        .O(\byte_sel_r[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFECCCECCCECCC)) 
    \byte_sel_r[1]_i_1 
       (.I0(cq_stable_r_reg),
        .I1(\byte_sel_r[1]_i_2_n_0 ),
        .I2(Q[1]),
        .I3(\byte_sel_r[1]_i_3_n_0 ),
        .I4(\byte_sel_r[1]_i_4_n_0 ),
        .I5(\byte_sel_r[1]_i_5_n_0 ),
        .O(byte_sel[1]));
  LUT2 #(
    .INIT(4'hB)) 
    \byte_sel_r[1]_i_10 
       (.I0(K_is_at_center_r_reg_1[1]),
        .I1(\sm_r_reg_n_0_[2] ),
        .O(\byte_sel_r[1]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00080800)) 
    \byte_sel_r[1]_i_11 
       (.I0(po_adj_done_r2_reg),
        .I1(K_is_at_center_r_reg_1[1]),
        .I2(all_lanes_stg2_min_eyes_r_reg_0),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\byte_sel_r[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \byte_sel_r[1]_i_12 
       (.I0(p_0_in[2]),
        .I1(p_0_in[3]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\byte_sel_r[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \byte_sel_r[1]_i_13 
       (.I0(\eye_sz_cnt_r_reg_n_0_[12] ),
        .I1(\eye_sz_cnt_r_reg_n_0_[13] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\eye_sz_cnt_r_reg_n_0_[15] ),
        .I5(\eye_sz_cnt_r_reg_n_0_[14] ),
        .O(\byte_sel_r[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \byte_sel_r[1]_i_14 
       (.I0(\eye_sz_cnt_r_reg_n_0_[0] ),
        .I1(\eye_sz_cnt_r_reg_n_0_[1] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\eye_sz_cnt_r_reg_n_0_[3] ),
        .I5(\eye_sz_cnt_r_reg_n_0_[2] ),
        .O(\byte_sel_r[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \byte_sel_r[1]_i_15 
       (.I0(\eye_sz_cnt_r_reg_n_0_[10] ),
        .I1(\eye_sz_cnt_r_reg_n_0_[11] ),
        .I2(\eye_sz_cnt_r_reg_n_0_[8] ),
        .I3(\eye_sz_cnt_r_reg_n_0_[9] ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\byte_sel_r[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \byte_sel_r[1]_i_2 
       (.I0(\byte_sel_r[1]_i_6_n_0 ),
        .I1(byte_sel_ns118_in),
        .I2(po_adj_done_r2_reg),
        .I3(byte_sel_ns117_in),
        .I4(\byte_sel_r_reg[0]_0 ),
        .I5(\sm_r_reg_n_0_[2] ),
        .O(\byte_sel_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00FFFF37)) 
    \byte_sel_r[1]_i_3 
       (.I0(byte_sel_ns118_in),
        .I1(po_adj_done_r2_reg),
        .I2(byte_sel_ns117_in),
        .I3(\byte_sel_r[1]_i_9_n_0 ),
        .I4(\byte_sel_r[1]_i_10_n_0 ),
        .I5(K_is_at_center_r_reg_1[2]),
        .O(\byte_sel_r[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAEEEAEAAAEEEEEE)) 
    \byte_sel_r[1]_i_4 
       (.I0(\byte_sel_r[1]_i_11_n_0 ),
        .I1(Q[1]),
        .I2(po_adj_done_r2_reg_0),
        .I3(po_adj_done_r2_reg),
        .I4(K_is_at_center_r_reg_1[1]),
        .I5(K_is_at_center_r_reg_1[0]),
        .O(\byte_sel_r[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \byte_sel_r[1]_i_5 
       (.I0(cq_stable_r_reg),
        .I1(K_is_at_center_r_reg_1[2]),
        .I2(\sm_r_reg_n_0_[2] ),
        .O(\byte_sel_r[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000200000)) 
    \byte_sel_r[1]_i_6 
       (.I0(cq_stable_r_reg),
        .I1(K_is_at_center_r_reg_1[1]),
        .I2(\sm_r_reg_n_0_[2] ),
        .I3(K_is_at_center_r_reg_1[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\byte_sel_r[1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \byte_sel_r[1]_i_7 
       (.I0(\byte_sel_r[1]_i_12_n_0 ),
        .I1(\byte_sel_r[1]_i_13_n_0 ),
        .I2(\byte_sel_r[1]_i_14_n_0 ),
        .I3(\byte_sel_r[1]_i_15_n_0 ),
        .O(byte_sel_ns118_in));
  LUT2 #(
    .INIT(4'h2)) 
    \byte_sel_r[1]_i_8 
       (.I0(K_is_at_center_r_reg_1[0]),
        .I1(K_is_at_center_r_reg_1[1]),
        .O(\byte_sel_r_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \byte_sel_r[1]_i_9 
       (.I0(K_is_at_center_r_reg_1[1]),
        .I1(K_is_at_center_r_reg_1[0]),
        .I2(\sm_r_reg_n_0_[2] ),
        .O(\byte_sel_r[1]_i_9_n_0 ));
  FDRE \byte_sel_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(byte_sel[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \byte_sel_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(byte_sel[1]),
        .Q(Q[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000001F000000)) 
    \calib_sel[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(wrcal_stg3),
        .I3(wrcal_adj_rdy_r_reg),
        .I4(po_delay_done_reg),
        .I5(cq_stable_r_reg_0),
        .O(D));
  LUT3 #(
    .INIT(8'h57)) 
    \calib_zero_inputs[1]_i_2 
       (.I0(wrcal_stg3),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\calib_zero_inputs_reg[1] ));
  LUT2 #(
    .INIT(4'h1)) 
    edge_aligned_r_i_3
       (.I0(ktap_at_left_edge_r_reg_0),
        .I1(ktap_at_right_edge_r_reg_0),
        .O(\rise_lead_r_reg[6] ));
  LUT6 #(
    .INIT(64'hFFFF010001000100)) 
    \eye_sz_cnt_r[0]_i_1 
       (.I0(\eye_sz_cnt_r[12]_i_2_n_0 ),
        .I1(\eye_sz_indx_r_reg_n_0_[3] ),
        .I2(\eye_sz_indx_r_reg_n_0_[2] ),
        .I3(\eye_sz_cnt_r[15]_i_10_n_0 ),
        .I4(eye_sz_cnt_inc[0]),
        .I5(\eye_sz_cnt_r[15]_i_12_n_0 ),
        .O(\eye_sz_cnt_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF100010001000)) 
    \eye_sz_cnt_r[10]_i_1 
       (.I0(\eye_sz_cnt_r[14]_i_2_n_0 ),
        .I1(\eye_sz_indx_r_reg_n_0_[2] ),
        .I2(\eye_sz_indx_r_reg_n_0_[3] ),
        .I3(\eye_sz_cnt_r[15]_i_10_n_0 ),
        .I4(eye_sz_cnt_inc[10]),
        .I5(\eye_sz_cnt_r[15]_i_12_n_0 ),
        .O(\eye_sz_cnt_r[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAAEEAAEEAA)) 
    \eye_sz_cnt_r[11]_i_1 
       (.I0(\eye_sz_cnt_r[15]_i_3_n_0 ),
        .I1(\eye_sz_cnt_r[15]_i_4_n_0 ),
        .I2(\eye_sz_cnt_r[15]_i_5_n_0 ),
        .I3(eye_sz_cnt_ns04_out[9]),
        .I4(\eye_sz_cnt_r[15]_i_7_n_0 ),
        .I5(\eye_sz_cnt_r[15]_i_8_n_0 ),
        .O(eye_sz_cnt_ns[9]));
  LUT6 #(
    .INIT(64'hFFFF100010001000)) 
    \eye_sz_cnt_r[11]_i_2 
       (.I0(\eye_sz_cnt_r[15]_i_9_n_0 ),
        .I1(\eye_sz_indx_r_reg_n_0_[2] ),
        .I2(\eye_sz_indx_r_reg_n_0_[3] ),
        .I3(\eye_sz_cnt_r[15]_i_10_n_0 ),
        .I4(eye_sz_cnt_inc[11]),
        .I5(\eye_sz_cnt_r[15]_i_12_n_0 ),
        .O(\eye_sz_cnt_r[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \eye_sz_cnt_r[11]_i_3 
       (.I0(\eye_sz_indx_r_reg_n_0_[3] ),
        .I1(\eye_sz_indx_r_reg_n_0_[2] ),
        .O(eye_sz_cnt_ns04_out[9]));
  LUT1 #(
    .INIT(2'h2)) 
    \eye_sz_cnt_r[11]_i_5 
       (.I0(\eye_sz_cnt_r_reg_n_0_[11] ),
        .O(\eye_sz_cnt_r[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \eye_sz_cnt_r[11]_i_6 
       (.I0(\eye_sz_cnt_r_reg_n_0_[10] ),
        .O(\eye_sz_cnt_r[11]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \eye_sz_cnt_r[11]_i_7 
       (.I0(\eye_sz_cnt_r_reg_n_0_[9] ),
        .O(\eye_sz_cnt_r[11]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \eye_sz_cnt_r[11]_i_8 
       (.I0(\eye_sz_cnt_r_reg_n_0_[8] ),
        .I1(\eye_sz_indx_r_reg_n_0_[2] ),
        .I2(\eye_sz_indx_r_reg_n_0_[3] ),
        .O(\eye_sz_cnt_r[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF400040004000)) 
    \eye_sz_cnt_r[12]_i_1 
       (.I0(\eye_sz_cnt_r[12]_i_2_n_0 ),
        .I1(\eye_sz_indx_r_reg_n_0_[3] ),
        .I2(\eye_sz_indx_r_reg_n_0_[2] ),
        .I3(\eye_sz_cnt_r[15]_i_10_n_0 ),
        .I4(eye_sz_cnt_inc[12]),
        .I5(\eye_sz_cnt_r[15]_i_12_n_0 ),
        .O(\eye_sz_cnt_r[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \eye_sz_cnt_r[12]_i_2 
       (.I0(\eye_sz_cnt_r_reg_n_0_[8] ),
        .I1(\eye_sz_cnt_r_reg_n_0_[12] ),
        .I2(\eye_sz_indx_r_reg_n_0_[3] ),
        .I3(\eye_sz_indx_r_reg_n_0_[2] ),
        .I4(\eye_sz_cnt_r_reg_n_0_[0] ),
        .I5(p_0_in[0]),
        .O(\eye_sz_cnt_r[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF400040004000)) 
    \eye_sz_cnt_r[13]_i_1 
       (.I0(\eye_sz_cnt_r[13]_i_2_n_0 ),
        .I1(\eye_sz_indx_r_reg_n_0_[3] ),
        .I2(\eye_sz_indx_r_reg_n_0_[2] ),
        .I3(\eye_sz_cnt_r[15]_i_10_n_0 ),
        .I4(eye_sz_cnt_inc[13]),
        .I5(\eye_sz_cnt_r[15]_i_12_n_0 ),
        .O(\eye_sz_cnt_r[13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \eye_sz_cnt_r[13]_i_2 
       (.I0(\eye_sz_cnt_r[12]_i_2_n_0 ),
        .I1(\eye_sz_cnt_r[15]_i_22_n_0 ),
        .O(\eye_sz_cnt_r[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF400040004000)) 
    \eye_sz_cnt_r[14]_i_1 
       (.I0(\eye_sz_cnt_r[14]_i_2_n_0 ),
        .I1(\eye_sz_indx_r_reg_n_0_[3] ),
        .I2(\eye_sz_indx_r_reg_n_0_[2] ),
        .I3(\eye_sz_cnt_r[15]_i_10_n_0 ),
        .I4(eye_sz_cnt_inc[14]),
        .I5(\eye_sz_cnt_r[15]_i_12_n_0 ),
        .O(\eye_sz_cnt_r[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \eye_sz_cnt_r[14]_i_2 
       (.I0(\eye_sz_cnt_r[15]_i_22_n_0 ),
        .I1(\eye_sz_cnt_r[12]_i_2_n_0 ),
        .I2(\eye_sz_cnt_r[15]_i_21_n_0 ),
        .O(\eye_sz_cnt_r[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAAEEAAEEAA)) 
    \eye_sz_cnt_r[15]_i_1 
       (.I0(\eye_sz_cnt_r[15]_i_3_n_0 ),
        .I1(\eye_sz_cnt_r[15]_i_4_n_0 ),
        .I2(\eye_sz_cnt_r[15]_i_5_n_0 ),
        .I3(eye_sz_cnt_ns04_out[13]),
        .I4(\eye_sz_cnt_r[15]_i_7_n_0 ),
        .I5(\eye_sz_cnt_r[15]_i_8_n_0 ),
        .O(eye_sz_cnt_ns[13]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h000F7700)) 
    \eye_sz_cnt_r[15]_i_10 
       (.I0(po_adj_done_r2_reg),
        .I1(byte_sel_ns117_in),
        .I2(K_is_at_center_r_reg_1[1]),
        .I3(\sm_r_reg_n_0_[2] ),
        .I4(K_is_at_center_r_reg_1[0]),
        .O(\eye_sz_cnt_r[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h2203E2C32200E2C0)) 
    \eye_sz_cnt_r[15]_i_12 
       (.I0(\lanes_solid_r_reg[2]_0 ),
        .I1(\sm_r_reg_n_0_[2] ),
        .I2(K_is_at_center_r_reg_1[0]),
        .I3(K_is_at_center_r_reg_1[1]),
        .I4(\sm_r[3]_i_11_n_0 ),
        .I5(\lanes_solid_r_reg[0] ),
        .O(\eye_sz_cnt_r[15]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \eye_sz_cnt_r[15]_i_13 
       (.I0(K_is_at_center_r_reg_1[0]),
        .I1(K_is_at_center_r_reg_1[2]),
        .O(\eye_sz_cnt_r[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h000000003F0F0808)) 
    \eye_sz_cnt_r[15]_i_14 
       (.I0(po_su_rdy_r_reg),
        .I1(\lanes_solid_r_reg[2] ),
        .I2(stg3_min_eye),
        .I3(solid_valid_r),
        .I4(po_adj_done_r2_reg),
        .I5(\byte_sel_r[1]_i_10_n_0 ),
        .O(\eye_sz_cnt_r[15]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \eye_sz_cnt_r[15]_i_16 
       (.I0(K_is_at_center_r_reg_1[1]),
        .I1(\sm_r_reg_n_0_[2] ),
        .O(\eye_sz_cnt_r[15]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hEFEFEEEF)) 
    \eye_sz_cnt_r[15]_i_18 
       (.I0(\eye_sz_cnt_r[15]_i_28_n_0 ),
        .I1(\eye_sz_cnt_r[15]_i_29_n_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(all_lanes_stg2_min_eyes_r_i_3_n_0),
        .O(lane_stg2_min_eye));
  LUT6 #(
    .INIT(64'hFFFF400040004000)) 
    \eye_sz_cnt_r[15]_i_2 
       (.I0(\eye_sz_cnt_r[15]_i_9_n_0 ),
        .I1(\eye_sz_indx_r_reg_n_0_[3] ),
        .I2(\eye_sz_indx_r_reg_n_0_[2] ),
        .I3(\eye_sz_cnt_r[15]_i_10_n_0 ),
        .I4(eye_sz_cnt_inc[15]),
        .I5(\eye_sz_cnt_r[15]_i_12_n_0 ),
        .O(\eye_sz_cnt_r[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \eye_sz_cnt_r[15]_i_20 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\eye_sz_cnt_r_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \eye_sz_cnt_r[15]_i_21 
       (.I0(\eye_sz_cnt_r_reg_n_0_[10] ),
        .I1(\eye_sz_cnt_r_reg_n_0_[14] ),
        .I2(\eye_sz_indx_r_reg_n_0_[3] ),
        .I3(\eye_sz_indx_r_reg_n_0_[2] ),
        .I4(\eye_sz_cnt_r_reg_n_0_[2] ),
        .I5(p_0_in[2]),
        .O(\eye_sz_cnt_r[15]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \eye_sz_cnt_r[15]_i_22 
       (.I0(\eye_sz_cnt_r_reg_n_0_[9] ),
        .I1(\eye_sz_cnt_r_reg_n_0_[13] ),
        .I2(\eye_sz_indx_r_reg_n_0_[3] ),
        .I3(\eye_sz_indx_r_reg_n_0_[2] ),
        .I4(\eye_sz_cnt_r_reg_n_0_[1] ),
        .I5(p_0_in[1]),
        .O(\eye_sz_cnt_r[15]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \eye_sz_cnt_r[15]_i_23 
       (.I0(\eye_sz_cnt_r_reg_n_0_[11] ),
        .I1(\eye_sz_cnt_r_reg_n_0_[15] ),
        .I2(\eye_sz_indx_r_reg_n_0_[3] ),
        .I3(\eye_sz_indx_r_reg_n_0_[2] ),
        .I4(\eye_sz_cnt_r_reg_n_0_[3] ),
        .I5(p_0_in[3]),
        .O(\eye_sz_cnt_r[15]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \eye_sz_cnt_r[15]_i_24 
       (.I0(\eye_sz_cnt_r_reg_n_0_[15] ),
        .O(\eye_sz_cnt_r[15]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \eye_sz_cnt_r[15]_i_25 
       (.I0(\eye_sz_cnt_r_reg_n_0_[14] ),
        .O(\eye_sz_cnt_r[15]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \eye_sz_cnt_r[15]_i_26 
       (.I0(\eye_sz_cnt_r_reg_n_0_[13] ),
        .O(\eye_sz_cnt_r[15]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \eye_sz_cnt_r[15]_i_27 
       (.I0(\eye_sz_cnt_r_reg_n_0_[12] ),
        .I1(\eye_sz_indx_r_reg_n_0_[3] ),
        .I2(\eye_sz_indx_r_reg_n_0_[2] ),
        .O(\eye_sz_cnt_r[15]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \eye_sz_cnt_r[15]_i_28 
       (.I0(\eye_sz_cnt_r_reg_n_0_[10] ),
        .I1(\eye_sz_cnt_r_reg_n_0_[11] ),
        .I2(\eye_sz_cnt_r_reg_n_0_[9] ),
        .I3(\eye_sz_cnt_r_reg_n_0_[8] ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\eye_sz_cnt_r[15]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \eye_sz_cnt_r[15]_i_29 
       (.I0(\eye_sz_cnt_r_reg_n_0_[14] ),
        .I1(\eye_sz_cnt_r_reg_n_0_[15] ),
        .I2(\eye_sz_cnt_r_reg_n_0_[13] ),
        .I3(\eye_sz_cnt_r_reg_n_0_[12] ),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\eye_sz_cnt_r[15]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h888888888A888888)) 
    \eye_sz_cnt_r[15]_i_3 
       (.I0(\eye_sz_cnt_r[15]_i_13_n_0 ),
        .I1(\eye_sz_cnt_r[15]_i_14_n_0 ),
        .I2(po_adj_done_r2_reg_2),
        .I3(\eye_sz_cnt_r[15]_i_16_n_0 ),
        .I4(\lanes_solid_r_reg[2]_0 ),
        .I5(lane_stg2_min_eye),
        .O(\eye_sz_cnt_r[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00200020002088A8)) 
    \eye_sz_cnt_r[15]_i_4 
       (.I0(wrcal_adj_done_r_i_10_n_0),
        .I1(K_is_at_center_r_reg_1[1]),
        .I2(byte_sel_ns1),
        .I3(byte_sel_ns118_in),
        .I4(\lanes_solid_r_reg[2]_0 ),
        .I5(po_adj_done_r2_reg_2),
        .O(\eye_sz_cnt_r[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0500040005FF0400)) 
    \eye_sz_cnt_r[15]_i_5 
       (.I0(byte_sel_ns118_in),
        .I1(po_su_rdy_r_reg),
        .I2(\eye_sz_cnt_r_reg[12]_0 ),
        .I3(\sm_r_reg_n_0_[2] ),
        .I4(po_adj_done_r2_reg),
        .I5(\lanes_solid_r_reg[0] ),
        .O(\eye_sz_cnt_r[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \eye_sz_cnt_r[15]_i_6 
       (.I0(\eye_sz_indx_r_reg_n_0_[2] ),
        .I1(\eye_sz_indx_r_reg_n_0_[3] ),
        .O(eye_sz_cnt_ns04_out[13]));
  LUT5 #(
    .INIT(32'hF0004400)) 
    \eye_sz_cnt_r[15]_i_7 
       (.I0(stg3_min_eye),
        .I1(\lanes_solid_r_reg[0] ),
        .I2(byte_sel_ns117_in),
        .I3(po_adj_done_r2_reg),
        .I4(\sm_r_reg_n_0_[2] ),
        .O(\eye_sz_cnt_r[15]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \eye_sz_cnt_r[15]_i_8 
       (.I0(K_is_at_center_r_reg_1[1]),
        .I1(K_is_at_center_r_reg_1[0]),
        .I2(K_is_at_center_r_reg_1[2]),
        .O(\eye_sz_cnt_r[15]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \eye_sz_cnt_r[15]_i_9 
       (.I0(\eye_sz_cnt_r[15]_i_21_n_0 ),
        .I1(\eye_sz_cnt_r[12]_i_2_n_0 ),
        .I2(\eye_sz_cnt_r[15]_i_22_n_0 ),
        .I3(\eye_sz_cnt_r[15]_i_23_n_0 ),
        .O(\eye_sz_cnt_r[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF010001000100)) 
    \eye_sz_cnt_r[1]_i_1 
       (.I0(\eye_sz_cnt_r[13]_i_2_n_0 ),
        .I1(\eye_sz_indx_r_reg_n_0_[3] ),
        .I2(\eye_sz_indx_r_reg_n_0_[2] ),
        .I3(\eye_sz_cnt_r[15]_i_10_n_0 ),
        .I4(eye_sz_cnt_inc[1]),
        .I5(\eye_sz_cnt_r[15]_i_12_n_0 ),
        .O(\eye_sz_cnt_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF010001000100)) 
    \eye_sz_cnt_r[2]_i_1 
       (.I0(\eye_sz_cnt_r[14]_i_2_n_0 ),
        .I1(\eye_sz_indx_r_reg_n_0_[3] ),
        .I2(\eye_sz_indx_r_reg_n_0_[2] ),
        .I3(\eye_sz_cnt_r[15]_i_10_n_0 ),
        .I4(eye_sz_cnt_inc[2]),
        .I5(\eye_sz_cnt_r[15]_i_12_n_0 ),
        .O(\eye_sz_cnt_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAAEEAAEEAA)) 
    \eye_sz_cnt_r[3]_i_1 
       (.I0(\eye_sz_cnt_r[15]_i_3_n_0 ),
        .I1(\eye_sz_cnt_r[15]_i_4_n_0 ),
        .I2(\eye_sz_cnt_r[15]_i_5_n_0 ),
        .I3(add_bit[0]),
        .I4(\eye_sz_cnt_r[15]_i_7_n_0 ),
        .I5(\eye_sz_cnt_r[15]_i_8_n_0 ),
        .O(eye_sz_cnt_ns[1]));
  LUT6 #(
    .INIT(64'hFFFF010001000100)) 
    \eye_sz_cnt_r[3]_i_2 
       (.I0(\eye_sz_cnt_r[15]_i_9_n_0 ),
        .I1(\eye_sz_indx_r_reg_n_0_[3] ),
        .I2(\eye_sz_indx_r_reg_n_0_[2] ),
        .I3(\eye_sz_cnt_r[15]_i_10_n_0 ),
        .I4(eye_sz_cnt_inc[3]),
        .I5(\eye_sz_cnt_r[15]_i_12_n_0 ),
        .O(\eye_sz_cnt_r[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \eye_sz_cnt_r[3]_i_3 
       (.I0(\eye_sz_indx_r_reg_n_0_[2] ),
        .I1(\eye_sz_indx_r_reg_n_0_[3] ),
        .O(add_bit[0]));
  LUT1 #(
    .INIT(2'h2)) 
    \eye_sz_cnt_r[3]_i_5 
       (.I0(\eye_sz_cnt_r_reg_n_0_[3] ),
        .O(\eye_sz_cnt_r[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \eye_sz_cnt_r[3]_i_6 
       (.I0(\eye_sz_cnt_r_reg_n_0_[2] ),
        .O(\eye_sz_cnt_r[3]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \eye_sz_cnt_r[3]_i_7 
       (.I0(\eye_sz_cnt_r_reg_n_0_[1] ),
        .O(\eye_sz_cnt_r[3]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \eye_sz_cnt_r[3]_i_8 
       (.I0(\eye_sz_cnt_r_reg_n_0_[0] ),
        .I1(\eye_sz_indx_r_reg_n_0_[3] ),
        .I2(\eye_sz_indx_r_reg_n_0_[2] ),
        .O(\eye_sz_cnt_r[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF100010001000)) 
    \eye_sz_cnt_r[4]_i_1 
       (.I0(\eye_sz_cnt_r[12]_i_2_n_0 ),
        .I1(\eye_sz_indx_r_reg_n_0_[3] ),
        .I2(\eye_sz_indx_r_reg_n_0_[2] ),
        .I3(\eye_sz_cnt_r[15]_i_10_n_0 ),
        .I4(eye_sz_cnt_inc[4]),
        .I5(\eye_sz_cnt_r[15]_i_12_n_0 ),
        .O(\eye_sz_cnt_r[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF100010001000)) 
    \eye_sz_cnt_r[5]_i_1 
       (.I0(\eye_sz_cnt_r[13]_i_2_n_0 ),
        .I1(\eye_sz_indx_r_reg_n_0_[3] ),
        .I2(\eye_sz_indx_r_reg_n_0_[2] ),
        .I3(\eye_sz_cnt_r[15]_i_10_n_0 ),
        .I4(eye_sz_cnt_inc[5]),
        .I5(\eye_sz_cnt_r[15]_i_12_n_0 ),
        .O(\eye_sz_cnt_r[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF100010001000)) 
    \eye_sz_cnt_r[6]_i_1 
       (.I0(\eye_sz_cnt_r[14]_i_2_n_0 ),
        .I1(\eye_sz_indx_r_reg_n_0_[3] ),
        .I2(\eye_sz_indx_r_reg_n_0_[2] ),
        .I3(\eye_sz_cnt_r[15]_i_10_n_0 ),
        .I4(eye_sz_cnt_inc[6]),
        .I5(\eye_sz_cnt_r[15]_i_12_n_0 ),
        .O(\eye_sz_cnt_r[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAAEEAAEEAA)) 
    \eye_sz_cnt_r[7]_i_1 
       (.I0(\eye_sz_cnt_r[15]_i_3_n_0 ),
        .I1(\eye_sz_cnt_r[15]_i_4_n_0 ),
        .I2(\eye_sz_cnt_r[15]_i_5_n_0 ),
        .I3(add_bit[4]),
        .I4(\eye_sz_cnt_r[15]_i_7_n_0 ),
        .I5(\eye_sz_cnt_r[15]_i_8_n_0 ),
        .O(eye_sz_cnt_ns[5]));
  LUT6 #(
    .INIT(64'hFFFF100010001000)) 
    \eye_sz_cnt_r[7]_i_2 
       (.I0(\eye_sz_cnt_r[15]_i_9_n_0 ),
        .I1(\eye_sz_indx_r_reg_n_0_[3] ),
        .I2(\eye_sz_indx_r_reg_n_0_[2] ),
        .I3(\eye_sz_cnt_r[15]_i_10_n_0 ),
        .I4(eye_sz_cnt_inc[7]),
        .I5(\eye_sz_cnt_r[15]_i_12_n_0 ),
        .O(\eye_sz_cnt_r[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \eye_sz_cnt_r[7]_i_3 
       (.I0(\eye_sz_indx_r_reg_n_0_[2] ),
        .I1(\eye_sz_indx_r_reg_n_0_[3] ),
        .O(add_bit[4]));
  LUT1 #(
    .INIT(2'h2)) 
    \eye_sz_cnt_r[7]_i_5 
       (.I0(p_0_in[3]),
        .O(\eye_sz_cnt_r[7]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \eye_sz_cnt_r[7]_i_6 
       (.I0(p_0_in[2]),
        .O(\eye_sz_cnt_r[7]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \eye_sz_cnt_r[7]_i_7 
       (.I0(p_0_in[1]),
        .O(\eye_sz_cnt_r[7]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \eye_sz_cnt_r[7]_i_8 
       (.I0(p_0_in[0]),
        .I1(\eye_sz_indx_r_reg_n_0_[3] ),
        .I2(\eye_sz_indx_r_reg_n_0_[2] ),
        .O(\eye_sz_cnt_r[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF100010001000)) 
    \eye_sz_cnt_r[8]_i_1 
       (.I0(\eye_sz_cnt_r[12]_i_2_n_0 ),
        .I1(\eye_sz_indx_r_reg_n_0_[2] ),
        .I2(\eye_sz_indx_r_reg_n_0_[3] ),
        .I3(\eye_sz_cnt_r[15]_i_10_n_0 ),
        .I4(eye_sz_cnt_inc[8]),
        .I5(\eye_sz_cnt_r[15]_i_12_n_0 ),
        .O(\eye_sz_cnt_r[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF100010001000)) 
    \eye_sz_cnt_r[9]_i_1 
       (.I0(\eye_sz_cnt_r[13]_i_2_n_0 ),
        .I1(\eye_sz_indx_r_reg_n_0_[2] ),
        .I2(\eye_sz_indx_r_reg_n_0_[3] ),
        .I3(\eye_sz_cnt_r[15]_i_10_n_0 ),
        .I4(eye_sz_cnt_inc[9]),
        .I5(\eye_sz_cnt_r[15]_i_12_n_0 ),
        .O(\eye_sz_cnt_r[9]_i_1_n_0 ));
  FDRE \eye_sz_cnt_r_reg[0] 
       (.C(CLK),
        .CE(eye_sz_cnt_ns[1]),
        .D(\eye_sz_cnt_r[0]_i_1_n_0 ),
        .Q(\eye_sz_cnt_r_reg_n_0_[0] ),
        .R(SR));
  FDRE \eye_sz_cnt_r_reg[10] 
       (.C(CLK),
        .CE(eye_sz_cnt_ns[9]),
        .D(\eye_sz_cnt_r[10]_i_1_n_0 ),
        .Q(\eye_sz_cnt_r_reg_n_0_[10] ),
        .R(SR));
  FDRE \eye_sz_cnt_r_reg[11] 
       (.C(CLK),
        .CE(eye_sz_cnt_ns[9]),
        .D(\eye_sz_cnt_r[11]_i_2_n_0 ),
        .Q(\eye_sz_cnt_r_reg_n_0_[11] ),
        .R(SR));
  CARRY4 \eye_sz_cnt_r_reg[11]_i_4 
       (.CI(\eye_sz_cnt_r_reg[7]_i_4_n_0 ),
        .CO({\eye_sz_cnt_r_reg[11]_i_4_n_0 ,\eye_sz_cnt_r_reg[11]_i_4_n_1 ,\eye_sz_cnt_r_reg[11]_i_4_n_2 ,\eye_sz_cnt_r_reg[11]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\eye_sz_cnt_r_reg_n_0_[11] ,\eye_sz_cnt_r_reg_n_0_[10] ,\eye_sz_cnt_r_reg_n_0_[9] ,\eye_sz_cnt_r_reg_n_0_[8] }),
        .O(eye_sz_cnt_inc[11:8]),
        .S({\eye_sz_cnt_r[11]_i_5_n_0 ,\eye_sz_cnt_r[11]_i_6_n_0 ,\eye_sz_cnt_r[11]_i_7_n_0 ,\eye_sz_cnt_r[11]_i_8_n_0 }));
  FDRE \eye_sz_cnt_r_reg[12] 
       (.C(CLK),
        .CE(eye_sz_cnt_ns[13]),
        .D(\eye_sz_cnt_r[12]_i_1_n_0 ),
        .Q(\eye_sz_cnt_r_reg_n_0_[12] ),
        .R(SR));
  FDRE \eye_sz_cnt_r_reg[13] 
       (.C(CLK),
        .CE(eye_sz_cnt_ns[13]),
        .D(\eye_sz_cnt_r[13]_i_1_n_0 ),
        .Q(\eye_sz_cnt_r_reg_n_0_[13] ),
        .R(SR));
  FDRE \eye_sz_cnt_r_reg[14] 
       (.C(CLK),
        .CE(eye_sz_cnt_ns[13]),
        .D(\eye_sz_cnt_r[14]_i_1_n_0 ),
        .Q(\eye_sz_cnt_r_reg_n_0_[14] ),
        .R(SR));
  FDRE \eye_sz_cnt_r_reg[15] 
       (.C(CLK),
        .CE(eye_sz_cnt_ns[13]),
        .D(\eye_sz_cnt_r[15]_i_2_n_0 ),
        .Q(\eye_sz_cnt_r_reg_n_0_[15] ),
        .R(SR));
  CARRY4 \eye_sz_cnt_r_reg[15]_i_11 
       (.CI(\eye_sz_cnt_r_reg[11]_i_4_n_0 ),
        .CO({\NLW_eye_sz_cnt_r_reg[15]_i_11_CO_UNCONNECTED [3],\eye_sz_cnt_r_reg[15]_i_11_n_1 ,\eye_sz_cnt_r_reg[15]_i_11_n_2 ,\eye_sz_cnt_r_reg[15]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\eye_sz_cnt_r_reg_n_0_[14] ,\eye_sz_cnt_r_reg_n_0_[13] ,\eye_sz_cnt_r_reg_n_0_[12] }),
        .O(eye_sz_cnt_inc[15:12]),
        .S({\eye_sz_cnt_r[15]_i_24_n_0 ,\eye_sz_cnt_r[15]_i_25_n_0 ,\eye_sz_cnt_r[15]_i_26_n_0 ,\eye_sz_cnt_r[15]_i_27_n_0 }));
  FDRE \eye_sz_cnt_r_reg[1] 
       (.C(CLK),
        .CE(eye_sz_cnt_ns[1]),
        .D(\eye_sz_cnt_r[1]_i_1_n_0 ),
        .Q(\eye_sz_cnt_r_reg_n_0_[1] ),
        .R(SR));
  FDRE \eye_sz_cnt_r_reg[2] 
       (.C(CLK),
        .CE(eye_sz_cnt_ns[1]),
        .D(\eye_sz_cnt_r[2]_i_1_n_0 ),
        .Q(\eye_sz_cnt_r_reg_n_0_[2] ),
        .R(SR));
  FDRE \eye_sz_cnt_r_reg[3] 
       (.C(CLK),
        .CE(eye_sz_cnt_ns[1]),
        .D(\eye_sz_cnt_r[3]_i_2_n_0 ),
        .Q(\eye_sz_cnt_r_reg_n_0_[3] ),
        .R(SR));
  CARRY4 \eye_sz_cnt_r_reg[3]_i_4 
       (.CI(1'b0),
        .CO({\eye_sz_cnt_r_reg[3]_i_4_n_0 ,\eye_sz_cnt_r_reg[3]_i_4_n_1 ,\eye_sz_cnt_r_reg[3]_i_4_n_2 ,\eye_sz_cnt_r_reg[3]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\eye_sz_cnt_r_reg_n_0_[3] ,\eye_sz_cnt_r_reg_n_0_[2] ,\eye_sz_cnt_r_reg_n_0_[1] ,\eye_sz_cnt_r_reg_n_0_[0] }),
        .O(eye_sz_cnt_inc[3:0]),
        .S({\eye_sz_cnt_r[3]_i_5_n_0 ,\eye_sz_cnt_r[3]_i_6_n_0 ,\eye_sz_cnt_r[3]_i_7_n_0 ,\eye_sz_cnt_r[3]_i_8_n_0 }));
  FDRE \eye_sz_cnt_r_reg[4] 
       (.C(CLK),
        .CE(eye_sz_cnt_ns[5]),
        .D(\eye_sz_cnt_r[4]_i_1_n_0 ),
        .Q(p_0_in[0]),
        .R(SR));
  FDRE \eye_sz_cnt_r_reg[5] 
       (.C(CLK),
        .CE(eye_sz_cnt_ns[5]),
        .D(\eye_sz_cnt_r[5]_i_1_n_0 ),
        .Q(p_0_in[1]),
        .R(SR));
  FDRE \eye_sz_cnt_r_reg[6] 
       (.C(CLK),
        .CE(eye_sz_cnt_ns[5]),
        .D(\eye_sz_cnt_r[6]_i_1_n_0 ),
        .Q(p_0_in[2]),
        .R(SR));
  FDRE \eye_sz_cnt_r_reg[7] 
       (.C(CLK),
        .CE(eye_sz_cnt_ns[5]),
        .D(\eye_sz_cnt_r[7]_i_2_n_0 ),
        .Q(p_0_in[3]),
        .R(SR));
  CARRY4 \eye_sz_cnt_r_reg[7]_i_4 
       (.CI(\eye_sz_cnt_r_reg[3]_i_4_n_0 ),
        .CO({\eye_sz_cnt_r_reg[7]_i_4_n_0 ,\eye_sz_cnt_r_reg[7]_i_4_n_1 ,\eye_sz_cnt_r_reg[7]_i_4_n_2 ,\eye_sz_cnt_r_reg[7]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in),
        .O(eye_sz_cnt_inc[7:4]),
        .S({\eye_sz_cnt_r[7]_i_5_n_0 ,\eye_sz_cnt_r[7]_i_6_n_0 ,\eye_sz_cnt_r[7]_i_7_n_0 ,\eye_sz_cnt_r[7]_i_8_n_0 }));
  FDRE \eye_sz_cnt_r_reg[8] 
       (.C(CLK),
        .CE(eye_sz_cnt_ns[9]),
        .D(\eye_sz_cnt_r[8]_i_1_n_0 ),
        .Q(\eye_sz_cnt_r_reg_n_0_[8] ),
        .R(SR));
  FDRE \eye_sz_cnt_r_reg[9] 
       (.C(CLK),
        .CE(eye_sz_cnt_ns[9]),
        .D(\eye_sz_cnt_r[9]_i_1_n_0 ),
        .Q(\eye_sz_cnt_r_reg_n_0_[9] ),
        .R(SR));
  FDRE \eye_sz_indx_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(Q[0]),
        .Q(\eye_sz_indx_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \eye_sz_indx_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\eye_sz_indx_r_reg_n_0_[3] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFE0002)) 
    inc_r_i_1
       (.I0(inc_r_reg_0),
        .I1(mmcm_edge_detect_rdy_r_i_2_n_0),
        .I2(\sm_r[3]_i_6_n_0 ),
        .I3(inc_r_i_2_n_0),
        .I4(inc_r_i_3_n_0),
        .I5(done_r_reg),
        .O(inc_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h7775757575757575)) 
    inc_r_i_2
       (.I0(cq_stable_r_reg),
        .I1(\sm_r_reg_n_0_[2] ),
        .I2(inc_r_i_4_n_0),
        .I3(byte_sel_ns118_in),
        .I4(po_adj_done_r2_reg_1),
        .I5(\eye_sz_cnt_r[15]_i_13_n_0 ),
        .O(inc_r_i_2_n_0));
  LUT6 #(
    .INIT(64'hDFDDDDDDDDDDDDDD)) 
    inc_r_i_3
       (.I0(cq_stable_r_reg),
        .I1(inc_r_i_6_n_0),
        .I2(mmcm_edge_detect_rdy_r_reg_0),
        .I3(\sm_r_reg_n_0_[2] ),
        .I4(po_adj_done_r2_reg),
        .I5(K_is_at_center_r_reg_1[1]),
        .O(inc_r_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    inc_r_i_4
       (.I0(K_is_at_center_r_reg_1[0]),
        .I1(K_is_at_center_r_reg_1[1]),
        .I2(po_adj_done_r2_reg),
        .I3(\lanes_solid_r_reg[0] ),
        .I4(K_is_at_center_r_reg_1[2]),
        .I5(stg3_min_eye),
        .O(inc_r_i_4_n_0));
  LUT6 #(
    .INIT(64'h000000008C8C8C80)) 
    inc_r_i_6
       (.I0(byte_sel_ns146_out),
        .I1(K_is_at_center_r_reg_1[0]),
        .I2(K_is_at_center_r_reg_1[1]),
        .I3(po_adj_done_r2_reg),
        .I4(po_su_rdy_r_reg),
        .I5(\sm_r_reg_n_0_[2] ),
        .O(inc_r_i_6_n_0));
  FDRE inc_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(inc_r_i_1_n_0),
        .Q(inc_r_reg_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h14)) 
    \k_left_cnt_r[0]_i_1 
       (.I0(K_is_at_center_r_reg_1[0]),
        .I1(k_left_cnt_r[0]),
        .I2(po_adj_done_r2_reg),
        .O(\k_left_cnt_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00B4)) 
    \k_left_cnt_r[1]_i_1 
       (.I0(k_left_cnt_r[0]),
        .I1(po_adj_done_r2_reg),
        .I2(k_left_cnt_r[1]),
        .I3(K_is_at_center_r_reg_1[0]),
        .O(\k_left_cnt_r[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h54550100)) 
    \k_left_cnt_r[2]_i_1 
       (.I0(K_is_at_center_r_reg_1[0]),
        .I1(k_left_cnt_r[1]),
        .I2(k_left_cnt_r[0]),
        .I3(po_adj_done_r2_reg),
        .I4(k_left_cnt_r[2]),
        .O(\k_left_cnt_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEF0010)) 
    \k_left_cnt_r[3]_i_1 
       (.I0(k_left_cnt_r[1]),
        .I1(k_left_cnt_r[0]),
        .I2(po_adj_done_r2_reg),
        .I3(k_left_cnt_r[2]),
        .I4(k_left_cnt_r[3]),
        .I5(K_is_at_center_r_reg_1[0]),
        .O(\k_left_cnt_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555400000001)) 
    \k_left_cnt_r[4]_i_1 
       (.I0(K_is_at_center_r_reg_1[0]),
        .I1(k_left_cnt_r[3]),
        .I2(k_left_cnt_r[1]),
        .I3(\k_left_cnt_r[4]_i_2_n_0 ),
        .I4(k_left_cnt_r[2]),
        .I5(k_left_cnt_r[4]),
        .O(\k_left_cnt_r[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \k_left_cnt_r[4]_i_2 
       (.I0(k_left_cnt_r[0]),
        .I1(po_adj_done_r2_reg),
        .O(\k_left_cnt_r[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h02080000)) 
    \k_left_cnt_r[5]_i_1 
       (.I0(cq_stable_r_reg),
        .I1(K_is_at_center_r_reg_1[1]),
        .I2(K_is_at_center_r_reg_1[2]),
        .I3(K_is_at_center_r_reg_1[0]),
        .I4(\sm_r_reg_n_0_[2] ),
        .O(k_left_cnt_ns));
  LUT5 #(
    .INIT(32'h0000FE01)) 
    \k_left_cnt_r[5]_i_2 
       (.I0(k_left_cnt_r[3]),
        .I1(\k_left_cnt_r[5]_i_3_n_0 ),
        .I2(k_left_cnt_r[4]),
        .I3(k_left_cnt_r[5]),
        .I4(K_is_at_center_r_reg_1[0]),
        .O(\k_left_cnt_r[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \k_left_cnt_r[5]_i_3 
       (.I0(k_left_cnt_r[1]),
        .I1(k_left_cnt_r[0]),
        .I2(po_adj_done_r2_reg),
        .I3(k_left_cnt_r[2]),
        .O(\k_left_cnt_r[5]_i_3_n_0 ));
  FDRE \k_left_cnt_r_reg[0] 
       (.C(CLK),
        .CE(k_left_cnt_ns),
        .D(\k_left_cnt_r[0]_i_1_n_0 ),
        .Q(k_left_cnt_r[0]),
        .R(1'b0));
  FDRE \k_left_cnt_r_reg[1] 
       (.C(CLK),
        .CE(k_left_cnt_ns),
        .D(\k_left_cnt_r[1]_i_1_n_0 ),
        .Q(k_left_cnt_r[1]),
        .R(1'b0));
  FDRE \k_left_cnt_r_reg[2] 
       (.C(CLK),
        .CE(k_left_cnt_ns),
        .D(\k_left_cnt_r[2]_i_1_n_0 ),
        .Q(k_left_cnt_r[2]),
        .R(1'b0));
  FDRE \k_left_cnt_r_reg[3] 
       (.C(CLK),
        .CE(k_left_cnt_ns),
        .D(\k_left_cnt_r[3]_i_1_n_0 ),
        .Q(k_left_cnt_r[3]),
        .R(1'b0));
  FDRE \k_left_cnt_r_reg[4] 
       (.C(CLK),
        .CE(k_left_cnt_ns),
        .D(\k_left_cnt_r[4]_i_1_n_0 ),
        .Q(k_left_cnt_r[4]),
        .R(1'b0));
  FDRE \k_left_cnt_r_reg[5] 
       (.C(CLK),
        .CE(k_left_cnt_ns),
        .D(\k_left_cnt_r[5]_i_2_n_0 ),
        .Q(k_left_cnt_r[5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \klane_stg3_left_r[5]_i_1 
       (.I0(cq_stable_r_reg),
        .I1(K_is_at_center_r_reg_1[1]),
        .I2(K_is_at_center_r_reg_1[2]),
        .I3(K_is_at_center_r_reg_1[0]),
        .I4(\sm_r_reg_n_0_[2] ),
        .I5(po_adj_done_r2_reg_0),
        .O(klane_stg3_left_ns));
  FDRE \klane_stg3_left_r_reg[0] 
       (.C(CLK),
        .CE(klane_stg3_left_ns),
        .D(\po_counter_read_val_reg[5] [0]),
        .Q(\klane_stg3_left_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \klane_stg3_left_r_reg[1] 
       (.C(CLK),
        .CE(klane_stg3_left_ns),
        .D(\po_counter_read_val_reg[5] [1]),
        .Q(\klane_stg3_left_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \klane_stg3_left_r_reg[2] 
       (.C(CLK),
        .CE(klane_stg3_left_ns),
        .D(\po_counter_read_val_reg[5] [2]),
        .Q(\klane_stg3_left_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \klane_stg3_left_r_reg[3] 
       (.C(CLK),
        .CE(klane_stg3_left_ns),
        .D(\po_counter_read_val_reg[5] [3]),
        .Q(\klane_stg3_left_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \klane_stg3_left_r_reg[4] 
       (.C(CLK),
        .CE(klane_stg3_left_ns),
        .D(\po_counter_read_val_reg[5] [4]),
        .Q(\klane_stg3_left_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \klane_stg3_left_r_reg[5] 
       (.C(CLK),
        .CE(klane_stg3_left_ns),
        .D(\po_counter_read_val_reg[5] [5]),
        .Q(\klane_stg3_left_r_reg_n_0_[5] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hF0888888)) 
    ktap_at_left_edge_r_i_1
       (.I0(cq_stable_r_reg),
        .I1(ktap_at_left_edge_r_reg_0),
        .I2(ktap_at_right_edge_r_reg_0),
        .I3(mmcm_edge_detect_rdy_r_reg_0),
        .I4(done_r_reg_0),
        .O(ktap_at_left_edge_r_i_1_n_0));
  FDRE ktap_at_left_edge_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ktap_at_left_edge_r_i_1_n_0),
        .Q(ktap_at_left_edge_r_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000A808A808A808)) 
    ktap_at_right_edge_r_i_1
       (.I0(cq_stable_r_reg),
        .I1(ktap_at_right_edge_r_reg_0),
        .I2(\sm_r[3]_i_4_n_0 ),
        .I3(mmcm_edge_detect_rdy_ns0),
        .I4(mmcm_edge_detect_rdy_r_reg_0),
        .I5(done_r_reg_0),
        .O(ktap_at_right_edge_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ktap_at_right_edge_r_i_2
       (.I0(k_left_cnt_r[1]),
        .I1(k_left_cnt_r[4]),
        .I2(k_left_cnt_r[5]),
        .I3(k_left_cnt_r[3]),
        .I4(k_left_cnt_r[2]),
        .I5(\k_left_cnt_r[4]_i_2_n_0 ),
        .O(mmcm_edge_detect_rdy_ns0));
  FDRE ktap_at_right_edge_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ktap_at_right_edge_r_i_1_n_0),
        .Q(ktap_at_right_edge_r_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000A800AA02A800)) 
    mmcm_edge_detect_rdy_r_i_1
       (.I0(cq_stable_r_reg),
        .I1(\sm_r[3]_i_4_n_0 ),
        .I2(mmcm_edge_detect_rdy_r_i_2_n_0),
        .I3(mmcm_edge_detect_rdy_r_i_3_n_0),
        .I4(mmcm_edge_detect_rdy_r_reg_0),
        .I5(done_r_reg_0),
        .O(mmcm_edge_detect_rdy_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    mmcm_edge_detect_rdy_r_i_2
       (.I0(K_is_at_center_r_reg_1[1]),
        .I1(\eye_sz_cnt_r[15]_i_13_n_0 ),
        .I2(\sm_r_reg_n_0_[2] ),
        .I3(po_en_r_i_8_n_0),
        .I4(po_adj_done_r2_reg),
        .I5(mmcm_edge_detect_rdy_r_reg_0),
        .O(mmcm_edge_detect_rdy_r_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F20)) 
    mmcm_edge_detect_rdy_r_i_3
       (.I0(po_adj_done_r2_reg),
        .I1(mmcm_edge_detect_rdy_r_reg_0),
        .I2(K_is_at_center_r_reg_1[0]),
        .I3(mmcm_edge_detect_rdy_ns0),
        .O(mmcm_edge_detect_rdy_r_i_3_n_0));
  FDRE mmcm_edge_detect_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(mmcm_edge_detect_rdy_r_i_1_n_0),
        .Q(mmcm_edge_detect_rdy_r_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF3333AAAAA000)) 
    po_en_r_i_1
       (.I0(cq_stable_r_reg),
        .I1(edge_aligned_r_reg),
        .I2(po_en_r_i_2_n_0),
        .I3(po_en_r_i_3_n_0),
        .I4(po_en_r_i_4_n_0),
        .I5(inc_ns1),
        .O(po_en_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h005500F000440000)) 
    po_en_r_i_10
       (.I0(byte_sel_ns118_in),
        .I1(po_adj_done_r2_reg),
        .I2(po_en_r_i_19_n_0),
        .I3(K_is_at_center_r_reg_1[1]),
        .I4(K_is_at_center_r_reg_1[0]),
        .I5(po_su_rdy_r_reg),
        .O(po_en_r_i_10_n_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    po_en_r_i_11
       (.I0(K_is_at_center_r_reg_1[2]),
        .I1(poc_backup_r),
        .I2(po_su_rdy_r_reg),
        .I3(K_is_at_center_r_reg_1[1]),
        .I4(K_is_at_center_r_reg_1[0]),
        .O(po_en_r_i_11_n_0));
  LUT6 #(
    .INIT(64'h000E000E000E0000)) 
    po_en_r_i_12
       (.I0(po_su_rdy_r_reg),
        .I1(po_adj_done_r2_reg),
        .I2(K_is_at_center_r_reg_1[0]),
        .I3(K_is_at_center_r_reg_1[1]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(po_en_r_i_12_n_0));
  LUT6 #(
    .INIT(64'h4444444444004000)) 
    po_en_r_i_13
       (.I0(K_is_at_center_r_reg_1[0]),
        .I1(K_is_at_center_r_reg_1[1]),
        .I2(po_en_r_i_20_n_0),
        .I3(po_adj_done_r2_reg),
        .I4(k_left_cnt_r[0]),
        .I5(po_su_rdy_r_reg),
        .O(po_en_r_i_13_n_0));
  LUT6 #(
    .INIT(64'h56FF56FF56FFFF56)) 
    po_en_r_i_14
       (.I0(stg3_at_left0[5]),
        .I1(po_en_r_i_22_n_0),
        .I2(po_en_r_i_23_n_0),
        .I3(stg3_at_left0[4]),
        .I4(po_en_r_i_24_n_0),
        .I5(po_en_r_i_25_n_0),
        .O(po_en_r_i_14_n_0));
  LUT5 #(
    .INIT(32'h00BFFF40)) 
    po_en_r_i_15
       (.I0(stg3_1_r2),
        .I1(\eye_sz_indx_r_reg_n_0_[2] ),
        .I2(\stg3_1_r_reg[2] ),
        .I3(po_en_r_i_26_n_0),
        .I4(stg3_at_left0[2]),
        .O(po_en_r_i_15_n_0));
  LUT6 #(
    .INIT(64'hF0F0E4E4FF00E4E4)) 
    po_en_r_i_16
       (.I0(stg3_0_r2),
        .I1(\stg3_0_r_reg[3] ),
        .I2(\po_counter_read_val_reg[5] [3]),
        .I3(\stg3_1_r_reg[3] ),
        .I4(\eye_sz_indx_r_reg_n_0_[2] ),
        .I5(stg3_1_r2),
        .O(stg3_po_cntr));
  LUT6 #(
    .INIT(64'h56FF56FF56FFFF56)) 
    po_en_r_i_18
       (.I0(stg3_at_left0[1]),
        .I1(po_en_r_i_31_n_0),
        .I2(po_en_r_i_32_n_0),
        .I3(stg3_at_left0[0]),
        .I4(po_en_r_i_33_n_0),
        .I5(po_en_r_i_34_n_0),
        .O(po_en_r_i_18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'hDFFFFFFF)) 
    po_en_r_i_19
       (.I0(\eye_sz_cnt_r[15]_i_21_n_0 ),
        .I1(\eye_sz_cnt_r[15]_i_23_n_0 ),
        .I2(\eye_sz_cnt_r[12]_i_2_n_0 ),
        .I3(\eye_sz_cnt_r[15]_i_22_n_0 ),
        .I4(\lanes_solid_r_reg[0] ),
        .O(po_en_r_i_19_n_0));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEFEEE)) 
    po_en_r_i_2
       (.I0(po_en_r_i_6_n_0),
        .I1(po_su_rdy_r_reg_0),
        .I2(po_en_r_reg_0),
        .I3(K_is_at_center_r_reg_1[0]),
        .I4(mmcm_edge_detect_rdy_r_reg_0),
        .I5(po_en_r_i_8_n_0),
        .O(po_en_r_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    po_en_r_i_20
       (.I0(k_left_cnt_r[2]),
        .I1(k_left_cnt_r[3]),
        .I2(k_left_cnt_r[5]),
        .I3(k_left_cnt_r[4]),
        .I4(k_left_cnt_r[1]),
        .O(po_en_r_i_20_n_0));
  LUT6 #(
    .INIT(64'hA0000000CACCCCCC)) 
    po_en_r_i_22
       (.I0(\po_counter_read_val_reg[5] [5]),
        .I1(\stg3_0_r_reg[5] ),
        .I2(Q[0]),
        .I3(stg3_r_reg_0),
        .I4(po_adj_done_r2_reg),
        .I5(\eye_sz_indx_r_reg_n_0_[2] ),
        .O(po_en_r_i_22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h7F000000)) 
    po_en_r_i_23
       (.I0(po_adj_done_r2_reg),
        .I1(stg3_r_reg_0),
        .I2(Q[0]),
        .I3(\eye_sz_indx_r_reg_n_0_[2] ),
        .I4(\stg3_1_r_reg[5] ),
        .O(po_en_r_i_23_n_0));
  LUT6 #(
    .INIT(64'hA0000000CACCCCCC)) 
    po_en_r_i_24
       (.I0(\po_counter_read_val_reg[5] [4]),
        .I1(\stg3_0_r_reg[4] ),
        .I2(Q[0]),
        .I3(stg3_r_reg_0),
        .I4(po_adj_done_r2_reg),
        .I5(\eye_sz_indx_r_reg_n_0_[2] ),
        .O(po_en_r_i_24_n_0));
  LUT5 #(
    .INIT(32'h7F000000)) 
    po_en_r_i_25
       (.I0(po_adj_done_r2_reg),
        .I1(stg3_r_reg_0),
        .I2(Q[0]),
        .I3(\eye_sz_indx_r_reg_n_0_[2] ),
        .I4(\stg3_1_r_reg[4] ),
        .O(po_en_r_i_25_n_0));
  LUT6 #(
    .INIT(64'hA0000000CACCCCCC)) 
    po_en_r_i_26
       (.I0(\po_counter_read_val_reg[5] [2]),
        .I1(\stg3_0_r_reg[2] ),
        .I2(Q[0]),
        .I3(stg3_r_reg_0),
        .I4(po_adj_done_r2_reg),
        .I5(\eye_sz_indx_r_reg_n_0_[2] ),
        .O(po_en_r_i_26_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    po_en_r_i_27
       (.I0(\klane_stg3_left_r_reg_n_0_[3] ),
        .O(po_en_r_i_27_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    po_en_r_i_28
       (.I0(\klane_stg3_left_r_reg_n_0_[2] ),
        .O(po_en_r_i_28_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    po_en_r_i_29
       (.I0(\klane_stg3_left_r_reg_n_0_[1] ),
        .O(po_en_r_i_29_n_0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h2)) 
    po_en_r_i_3
       (.I0(\sm_r_reg_n_0_[2] ),
        .I1(K_is_at_center_r_reg_1[2]),
        .O(po_en_r_i_3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    po_en_r_i_30
       (.I0(\klane_stg3_left_r_reg_n_0_[0] ),
        .O(po_en_r_i_30_n_0));
  LUT6 #(
    .INIT(64'hA0000000CACCCCCC)) 
    po_en_r_i_31
       (.I0(\po_counter_read_val_reg[5] [1]),
        .I1(\stg3_0_r_reg[1] ),
        .I2(Q[0]),
        .I3(stg3_r_reg_0),
        .I4(po_adj_done_r2_reg),
        .I5(\eye_sz_indx_r_reg_n_0_[2] ),
        .O(po_en_r_i_31_n_0));
  LUT5 #(
    .INIT(32'h7F000000)) 
    po_en_r_i_32
       (.I0(po_adj_done_r2_reg),
        .I1(stg3_r_reg_0),
        .I2(Q[0]),
        .I3(\eye_sz_indx_r_reg_n_0_[2] ),
        .I4(\stg3_1_r_reg[1] ),
        .O(po_en_r_i_32_n_0));
  LUT6 #(
    .INIT(64'hA0000000CACCCCCC)) 
    po_en_r_i_33
       (.I0(\po_counter_read_val_reg[5] [0]),
        .I1(\stg3_0_r_reg[0] ),
        .I2(Q[0]),
        .I3(stg3_r_reg_0),
        .I4(po_adj_done_r2_reg),
        .I5(\eye_sz_indx_r_reg_n_0_[2] ),
        .O(po_en_r_i_33_n_0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h7F000000)) 
    po_en_r_i_34
       (.I0(po_adj_done_r2_reg),
        .I1(stg3_r_reg_0),
        .I2(Q[0]),
        .I3(\eye_sz_indx_r_reg_n_0_[2] ),
        .I4(\stg3_1_r_reg[0] ),
        .O(po_en_r_i_34_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    po_en_r_i_35
       (.I0(\klane_stg3_left_r_reg_n_0_[5] ),
        .O(po_en_r_i_35_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    po_en_r_i_36
       (.I0(\klane_stg3_left_r_reg_n_0_[4] ),
        .O(po_en_r_i_36_n_0));
  LUT6 #(
    .INIT(64'h1111111100001110)) 
    po_en_r_i_4
       (.I0(\sm_r_reg_n_0_[2] ),
        .I1(inc_ns1),
        .I2(po_en_r_i_9_n_0),
        .I3(po_en_r_i_10_n_0),
        .I4(K_is_at_center_r_reg_1[2]),
        .I5(po_en_r_i_11_n_0),
        .O(po_en_r_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    po_en_r_i_5
       (.I0(mmcm_edge_detect_rdy_r_reg_0),
        .I1(done_r_reg_0),
        .O(inc_ns1));
  LUT6 #(
    .INIT(64'hF2FFF2F2F2F2F2F2)) 
    po_en_r_i_6
       (.I0(po_en_r_i_12_n_0),
        .I1(byte_sel_ns118_in),
        .I2(po_en_r_i_13_n_0),
        .I3(stg3_min_eye),
        .I4(\byte_sel_r_reg[0]_0 ),
        .I5(po_adj_done_r2_reg),
        .O(po_en_r_i_6_n_0));
  LUT6 #(
    .INIT(64'h5555555557555557)) 
    po_en_r_i_8
       (.I0(ktap_at_left_edge_r_reg_0),
        .I1(po_en_r_i_14_n_0),
        .I2(po_en_r_i_15_n_0),
        .I3(stg3_po_cntr),
        .I4(stg3_at_left0[3]),
        .I5(po_en_r_i_18_n_0),
        .O(po_en_r_i_8_n_0));
  LUT6 #(
    .INIT(64'h0400400044004000)) 
    po_en_r_i_9
       (.I0(\eye_sz_cnt_r_reg[12]_0 ),
        .I1(po_su_rdy_r_reg),
        .I2(K_is_at_center_r_reg_1[0]),
        .I3(K_is_at_center_r_reg_1[1]),
        .I4(\lanes_solid_r_reg[2]_0 ),
        .I5(lane_stg2_min_eye),
        .O(po_en_r_i_9_n_0));
  FDRE po_en_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_en_r_i_1_n_0),
        .Q(wrcal_po_en_r_reg),
        .R(1'b0));
  CARRY4 po_en_r_reg_i_17
       (.CI(1'b0),
        .CO({po_en_r_reg_i_17_n_0,po_en_r_reg_i_17_n_1,po_en_r_reg_i_17_n_2,po_en_r_reg_i_17_n_3}),
        .CYINIT(1'b0),
        .DI({\klane_stg3_left_r_reg_n_0_[3] ,\klane_stg3_left_r_reg_n_0_[2] ,\klane_stg3_left_r_reg_n_0_[1] ,\klane_stg3_left_r_reg_n_0_[0] }),
        .O(stg3_at_left0[3:0]),
        .S({po_en_r_i_27_n_0,po_en_r_i_28_n_0,po_en_r_i_29_n_0,po_en_r_i_30_n_0}));
  CARRY4 po_en_r_reg_i_21
       (.CI(po_en_r_reg_i_17_n_0),
        .CO({NLW_po_en_r_reg_i_21_CO_UNCONNECTED[3:1],po_en_r_reg_i_21_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\klane_stg3_left_r_reg_n_0_[4] }),
        .O({NLW_po_en_r_reg_i_21_O_UNCONNECTED[3:2],stg3_at_left0[5:4]}),
        .S({1'b0,1'b0,po_en_r_i_35_n_0,po_en_r_i_36_n_0}));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \po_wait_r[3]_i_2 
       (.I0(stg3_r_reg_1),
        .I1(\po_wait_r[3]_i_5_n_0 ),
        .I2(\po_wait_r[3]_i_6_n_0 ),
        .I3(\po_wait_r[3]_i_7_n_0 ),
        .O(new_command));
  LUT5 #(
    .INIT(32'h040F0F04)) 
    \po_wait_r[3]_i_5 
       (.I0(wrcal_stg3),
        .I1(stg3_r_reg_0),
        .I2(wrcal_adj_done),
        .I3(\eye_sz_indx_r_reg_n_0_[3] ),
        .I4(Q[1]),
        .O(\po_wait_r[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h02020F02)) 
    \po_wait_r[3]_i_6 
       (.I0(Q[0]),
        .I1(\eye_sz_indx_r_reg_n_0_[2] ),
        .I2(wrcal_adj_done),
        .I3(inc_r_reg_0),
        .I4(wrcal_inc),
        .O(\po_wait_r[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h02020F02)) 
    \po_wait_r[3]_i_7 
       (.I0(\eye_sz_indx_r_reg_n_0_[2] ),
        .I1(Q[0]),
        .I2(wrcal_adj_done),
        .I3(wrcal_adj_rdy_r_reg),
        .I4(wrcal_adj_rdy_r_reg_0),
        .O(\po_wait_r[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hC000CAAAC000C000)) 
    poc_backup_r_i_1__0
       (.I0(cq_stable_r_reg),
        .I1(poc_backup_r_reg_0),
        .I2(mmcm_edge_detect_rdy_r_reg_0),
        .I3(done_r_reg_0),
        .I4(poc_backup_r_i_2_n_0),
        .I5(poc_backup_r),
        .O(poc_backup_r_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00000008)) 
    poc_backup_r_i_2
       (.I0(K_is_at_center_r_reg_1[2]),
        .I1(po_su_rdy_r_reg),
        .I2(\sm_r_reg_n_0_[2] ),
        .I3(K_is_at_center_r_reg_1[1]),
        .I4(K_is_at_center_r_reg_1[0]),
        .O(poc_backup_r_i_2_n_0));
  FDRE poc_backup_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(poc_backup_r_i_1__0_n_0),
        .Q(poc_backup_r),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h28)) 
    \sm_r[1]_i_1 
       (.I0(cq_stable_r_reg),
        .I1(K_is_at_center_r_reg_1[0]),
        .I2(K_is_at_center_r_reg_1[1]),
        .O(\sm_r[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAA80)) 
    \sm_r[2]_i_1 
       (.I0(cq_stable_r_reg),
        .I1(K_is_at_center_r_reg_1[0]),
        .I2(K_is_at_center_r_reg_1[1]),
        .I3(\sm_r_reg_n_0_[2] ),
        .O(\sm_r[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \sm_r[3]_i_10 
       (.I0(po_adj_done_r2_reg),
        .I1(K_is_at_center_r_reg_1[2]),
        .I2(K_is_at_center_r_reg_1[1]),
        .I3(\sm_r_reg_n_0_[2] ),
        .I4(all_lanes_stg2_min_eyes_r_reg_0),
        .O(\sm_r[3]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \sm_r[3]_i_11 
       (.I0(po_adj_done_r2_reg),
        .I1(stg3_min_eye),
        .I2(solid_valid_r),
        .I3(\lanes_solid_r_reg[2] ),
        .O(\sm_r[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFFFDFD)) 
    \sm_r[3]_i_2 
       (.I0(cq_stable_r_reg),
        .I1(\sm_r[3]_i_3_n_0 ),
        .I2(\sm_r[3]_i_4_n_0 ),
        .I3(\sm_r_reg_n_0_[2] ),
        .I4(\sm_r[3]_i_5_n_0 ),
        .I5(\sm_r[3]_i_6_n_0 ),
        .O(\sm_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \sm_r[3]_i_3 
       (.I0(\sm_r_reg_n_0_[2] ),
        .I1(K_is_at_center_r_reg_1[2]),
        .I2(K_is_at_center_r_reg_1[0]),
        .I3(K_is_at_center_r_reg_1[1]),
        .I4(po_adj_done_r2_reg),
        .I5(byte_sel_ns117_in),
        .O(\sm_r[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \sm_r[3]_i_4 
       (.I0(\sm_r_reg_n_0_[2] ),
        .I1(K_is_at_center_r_reg_1[2]),
        .I2(K_is_at_center_r_reg_1[1]),
        .I3(K_is_at_center_r_reg_1[0]),
        .I4(mmcm_edge_detect_rdy_ns0),
        .O(\sm_r[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \sm_r[3]_i_5 
       (.I0(stg3_min_eye),
        .I1(K_is_at_center_r_reg_1[2]),
        .I2(\lanes_solid_r_reg[0] ),
        .I3(po_adj_done_r2_reg),
        .I4(\sm_r[3]_i_8_n_0 ),
        .I5(\sm_r[3]_i_9_n_0 ),
        .O(\sm_r[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAEAAAAAA)) 
    \sm_r[3]_i_6 
       (.I0(\sm_r[3]_i_10_n_0 ),
        .I1(\sm_r[3]_i_11_n_0 ),
        .I2(K_is_at_center_r_reg_1[2]),
        .I3(K_is_at_center_r_reg_1[0]),
        .I4(\sm_r_reg_n_0_[2] ),
        .I5(K_is_at_center_r_reg_1[1]),
        .O(\sm_r[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \sm_r[3]_i_7 
       (.I0(\eye_sz_cnt_r[15]_i_22_n_0 ),
        .I1(\eye_sz_cnt_r[12]_i_2_n_0 ),
        .I2(\eye_sz_cnt_r[15]_i_23_n_0 ),
        .I3(\eye_sz_cnt_r[15]_i_21_n_0 ),
        .O(stg3_min_eye));
  LUT2 #(
    .INIT(4'h1)) 
    \sm_r[3]_i_8 
       (.I0(K_is_at_center_r_reg_1[0]),
        .I1(K_is_at_center_r_reg_1[1]),
        .O(\sm_r[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000222000000000)) 
    \sm_r[3]_i_9 
       (.I0(K_is_at_center_r_reg_1[0]),
        .I1(K_is_at_center_r_reg_1[2]),
        .I2(po_adj_done_r2_reg),
        .I3(po_su_rdy_r_reg),
        .I4(K_is_at_center_r_reg_1[1]),
        .I5(byte_sel_ns118_in),
        .O(\sm_r[3]_i_9_n_0 ));
  FDRE \sm_r_reg[0] 
       (.C(CLK),
        .CE(\sm_r[3]_i_2_n_0 ),
        .D(cq_stable_r_reg_1),
        .Q(K_is_at_center_r_reg_1[0]),
        .R(done_r_reg));
  FDRE \sm_r_reg[1] 
       (.C(CLK),
        .CE(\sm_r[3]_i_2_n_0 ),
        .D(\sm_r[1]_i_1_n_0 ),
        .Q(K_is_at_center_r_reg_1[1]),
        .R(done_r_reg));
  FDRE \sm_r_reg[2] 
       (.C(CLK),
        .CE(\sm_r[3]_i_2_n_0 ),
        .D(\sm_r[2]_i_1_n_0 ),
        .Q(\sm_r_reg_n_0_[2] ),
        .R(done_r_reg));
  FDSE \sm_r_reg[3] 
       (.C(CLK),
        .CE(\sm_r[3]_i_2_n_0 ),
        .D(1'b0),
        .Q(K_is_at_center_r_reg_1[2]),
        .S(done_r_reg));
  LUT6 #(
    .INIT(64'hFFFFFF5F00800000)) 
    solid_valid_r_i_1
       (.I0(cq_stable_r_reg),
        .I1(wrcal_adj_done_r_i_4_n_0),
        .I2(po_en_r_i_3_n_0),
        .I3(K_is_at_center_r_reg_1[1]),
        .I4(K_is_at_center_r_reg_1[0]),
        .I5(solid_valid_r),
        .O(solid_valid_r_i_1_n_0));
  FDRE solid_valid_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(solid_valid_r_i_1_n_0),
        .Q(solid_valid_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \stg3_0_r[5]_i_1 
       (.I0(po_adj_done_r2_reg),
        .I1(stg3_r_reg_0),
        .I2(Q[0]),
        .O(stg3_0_r2));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \stg3_1_r[5]_i_1 
       (.I0(po_adj_done_r2_reg),
        .I1(stg3_r_reg_0),
        .I2(Q[0]),
        .O(stg3_1_r2));
  LUT5 #(
    .INIT(32'h888F8880)) 
    stg3_r_i_1
       (.I0(\sm_r_reg_n_0_[2] ),
        .I1(byte_sel_ns117_in),
        .I2(\sm_r[3]_i_3_n_0 ),
        .I3(stg3_r_i_3_n_0),
        .I4(stg3_r_reg_0),
        .O(stg3_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    stg3_r_i_2
       (.I0(stg3_r_i_4_n_0),
        .I1(\eye_sz_cnt_r_reg_n_0_[1] ),
        .I2(\eye_sz_cnt_r_reg_n_0_[0] ),
        .I3(\eye_sz_cnt_r_reg_n_0_[3] ),
        .I4(\eye_sz_cnt_r_reg_n_0_[2] ),
        .I5(stg3_r_i_5_n_0),
        .O(byte_sel_ns117_in));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    stg3_r_i_3
       (.I0(K_is_at_center_r_reg_1[1]),
        .I1(K_is_at_center_r_reg_1[2]),
        .I2(K_is_at_center_r_reg_1[0]),
        .I3(\sm_r_reg_n_0_[2] ),
        .I4(po_adj_done_r2_reg_0),
        .O(stg3_r_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    stg3_r_i_4
       (.I0(p_0_in[3]),
        .I1(p_0_in[2]),
        .I2(p_0_in[1]),
        .I3(p_0_in[0]),
        .O(stg3_r_i_4_n_0));
  LUT5 #(
    .INIT(32'h00010000)) 
    stg3_r_i_5
       (.I0(\eye_sz_cnt_r_reg_n_0_[12] ),
        .I1(\eye_sz_cnt_r_reg_n_0_[13] ),
        .I2(\eye_sz_cnt_r_reg_n_0_[14] ),
        .I3(\eye_sz_cnt_r_reg_n_0_[15] ),
        .I4(stg3_r_i_6_n_0),
        .O(stg3_r_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    stg3_r_i_6
       (.I0(\eye_sz_cnt_r_reg_n_0_[11] ),
        .I1(\eye_sz_cnt_r_reg_n_0_[10] ),
        .I2(\eye_sz_cnt_r_reg_n_0_[9] ),
        .I3(\eye_sz_cnt_r_reg_n_0_[8] ),
        .O(stg3_r_i_6_n_0));
  FDSE stg3_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(stg3_r_i_1_n_0),
        .Q(stg3_r_reg_0),
        .S(SR));
  LUT6 #(
    .INIT(64'hFEEEFEEEEEEEFEEE)) 
    wrcal_adj_done_r_i_1
       (.I0(wrcal_adj_done_r_i_2_n_0),
        .I1(wrcal_adj_done_r_i_3_n_0),
        .I2(wrcal_adj_done_r_i_4_n_0),
        .I3(wrcal_adj_done_r_i_5_n_0),
        .I4(solid_valid_r),
        .I5(\lanes_solid_r_reg[2] ),
        .O(wrcal_adj_done_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h04)) 
    wrcal_adj_done_r_i_10
       (.I0(K_is_at_center_r_reg_1[2]),
        .I1(K_is_at_center_r_reg_1[0]),
        .I2(\sm_r_reg_n_0_[2] ),
        .O(wrcal_adj_done_r_i_10_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    wrcal_adj_done_r_i_12
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(wrcal_adj_done_r_reg_0));
  LUT6 #(
    .INIT(64'h0000008A00000000)) 
    wrcal_adj_done_r_i_2
       (.I0(cq_stable_r_reg),
        .I1(po_adj_done_r2_reg),
        .I2(K_is_at_center_r_reg_1[2]),
        .I3(\sm_r_reg_n_0_[2] ),
        .I4(K_is_at_center_r_reg_1[0]),
        .I5(wrcal_adj_done_r_i_7_n_0),
        .O(wrcal_adj_done_r_i_2_n_0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    wrcal_adj_done_r_i_3
       (.I0(cq_stable_r_reg),
        .I1(byte_sel_ns146_out),
        .I2(po_en_r_reg_0),
        .I3(wrcal_adj_done_r_i_10_n_0),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(wrcal_adj_done_r_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    wrcal_adj_done_r_i_4
       (.I0(stg3_min_eye),
        .I1(po_adj_done_r2_reg),
        .O(wrcal_adj_done_r_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    wrcal_adj_done_r_i_5
       (.I0(cq_stable_r_reg),
        .I1(\sm_r_reg_n_0_[2] ),
        .I2(K_is_at_center_r_reg_1[0]),
        .I3(K_is_at_center_r_reg_1[2]),
        .I4(K_is_at_center_r_reg_1[1]),
        .O(wrcal_adj_done_r_i_5_n_0));
  LUT6 #(
    .INIT(64'hCCCCCCCCEFFFEEEE)) 
    wrcal_adj_done_r_i_7
       (.I0(K_is_at_center_r_reg_1[2]),
        .I1(\lanes_solid_r_reg[3] ),
        .I2(stg3_min_eye),
        .I3(\lanes_solid_r_reg[0] ),
        .I4(po_adj_done_r2_reg),
        .I5(K_is_at_center_r_reg_1[1]),
        .O(wrcal_adj_done_r_i_7_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    wrcal_adj_done_r_i_9
       (.I0(K_is_at_center_r_reg_1[1]),
        .I1(po_adj_done_r2_reg),
        .O(po_en_r_reg_0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_phy_wr_po_cntlr" *) 
module sram_migmig_7series_v2_4_qdr_phy_wr_po_cntlr
   (wrcal_stg3,
    wrcal_inc,
    K_is_at_center_r_reg,
    \po_wait_r_reg[1]_0 ,
    wrcal_adj_done,
    \po_wait_r_reg[2]_0 ,
    wrcal_po_en,
    \po_wait_r_reg[1]_1 ,
    \klane_stg3_left_r_reg[0] ,
    inc_r_reg_0,
    byte_sel_ns1,
    mmcm_edge_detect_rdy_r_reg,
    mmcm_edge_detect_rdy_r_reg_0,
    mmcm_edge_detect_rdy_r_reg_1,
    mmcm_edge_detect_rdy_r_reg_2,
    mmcm_edge_detect_rdy_r_reg_3,
    mmcm_edge_detect_rdy_r_reg_4,
    mmcm_edge_detect_rdy_r_reg_5,
    mmcm_edge_detect_rdy_r_reg_6,
    mmcm_edge_detect_rdy_r_reg_7,
    mmcm_edge_detect_rdy_r_reg_8,
    mmcm_edge_detect_rdy_r_reg_9,
    mmcm_edge_detect_rdy_r_reg_10,
    stg3_r_reg_0,
    CLK,
    inc_r_reg_1,
    wrcal_adj_rdy_r_reg_0,
    solid_valid_r_reg,
    po_en_r_reg,
    cq_stable_r_reg,
    new_command,
    byte_sel_ns118_in,
    \sm_r_reg[1] ,
    stg3_0_r2,
    \po_counter_read_val_reg[5] ,
    stg3_1_r2,
    SR);
  output wrcal_stg3;
  output wrcal_inc;
  output K_is_at_center_r_reg;
  output \po_wait_r_reg[1]_0 ;
  output wrcal_adj_done;
  output \po_wait_r_reg[2]_0 ;
  output wrcal_po_en;
  output \po_wait_r_reg[1]_1 ;
  output \klane_stg3_left_r_reg[0] ;
  output inc_r_reg_0;
  output byte_sel_ns1;
  output mmcm_edge_detect_rdy_r_reg;
  output mmcm_edge_detect_rdy_r_reg_0;
  output mmcm_edge_detect_rdy_r_reg_1;
  output mmcm_edge_detect_rdy_r_reg_2;
  output mmcm_edge_detect_rdy_r_reg_3;
  output mmcm_edge_detect_rdy_r_reg_4;
  output mmcm_edge_detect_rdy_r_reg_5;
  output mmcm_edge_detect_rdy_r_reg_6;
  output mmcm_edge_detect_rdy_r_reg_7;
  output mmcm_edge_detect_rdy_r_reg_8;
  output mmcm_edge_detect_rdy_r_reg_9;
  output mmcm_edge_detect_rdy_r_reg_10;
  input stg3_r_reg_0;
  input CLK;
  input inc_r_reg_1;
  input wrcal_adj_rdy_r_reg_0;
  input solid_valid_r_reg;
  input po_en_r_reg;
  input cq_stable_r_reg;
  input new_command;
  input byte_sel_ns118_in;
  input [0:0]\sm_r_reg[1] ;
  input stg3_0_r2;
  input [5:0]\po_counter_read_val_reg[5] ;
  input stg3_1_r2;
  input [0:0]SR;

  wire CLK;
  wire K_is_at_center_r_reg;
  wire [0:0]SR;
  wire byte_sel_ns1;
  wire byte_sel_ns118_in;
  wire cq_stable_r_reg;
  wire inc_r_reg_0;
  wire inc_r_reg_1;
  wire \klane_stg3_left_r_reg[0] ;
  wire mmcm_edge_detect_rdy_r_reg;
  wire mmcm_edge_detect_rdy_r_reg_0;
  wire mmcm_edge_detect_rdy_r_reg_1;
  wire mmcm_edge_detect_rdy_r_reg_10;
  wire mmcm_edge_detect_rdy_r_reg_2;
  wire mmcm_edge_detect_rdy_r_reg_3;
  wire mmcm_edge_detect_rdy_r_reg_4;
  wire mmcm_edge_detect_rdy_r_reg_5;
  wire mmcm_edge_detect_rdy_r_reg_6;
  wire mmcm_edge_detect_rdy_r_reg_7;
  wire mmcm_edge_detect_rdy_r_reg_8;
  wire mmcm_edge_detect_rdy_r_reg_9;
  wire new_command;
  wire po_adj_done_ns;
  wire po_adj_done_r;
  wire [5:0]\po_counter_read_val_reg[5] ;
  wire po_en_r_reg;
  wire po_setup_r;
  wire po_setup_r_i_1_n_0;
  wire po_su_rdy_ns;
  wire [3:2]po_wait_ns;
  wire [3:0]po_wait_r;
  wire \po_wait_r[0]_i_1_n_0 ;
  wire \po_wait_r[1]_i_1_n_0 ;
  wire \po_wait_r[1]_i_2_n_0 ;
  wire \po_wait_r[2]_i_2_n_0 ;
  wire \po_wait_r[3]_i_3_n_0 ;
  wire \po_wait_r_reg[1]_0 ;
  wire \po_wait_r_reg[1]_1 ;
  wire \po_wait_r_reg[2]_0 ;
  wire [0:0]\sm_r_reg[1] ;
  wire solid_valid_r_reg;
  wire stg3_0_r2;
  wire stg3_1_r2;
  wire stg3_r_reg_0;
  wire wrcal_adj_done;
  wire wrcal_adj_rdy_r_reg_0;
  wire wrcal_inc;
  wire wrcal_po_en;
  wire wrcal_stg3;

  LUT2 #(
    .INIT(4'hE)) 
    \eye_sz_cnt_r[15]_i_19 
       (.I0(\po_wait_r_reg[2]_0 ),
        .I1(K_is_at_center_r_reg),
        .O(byte_sel_ns1));
  LUT3 #(
    .INIT(8'h0E)) 
    inc_r_i_5
       (.I0(K_is_at_center_r_reg),
        .I1(\po_wait_r_reg[2]_0 ),
        .I2(\sm_r_reg[1] ),
        .O(inc_r_reg_0));
  FDRE inc_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(inc_r_reg_1),
        .Q(wrcal_inc),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h1F)) 
    \klane_stg3_left_r[5]_i_3 
       (.I0(K_is_at_center_r_reg),
        .I1(\po_wait_r_reg[2]_0 ),
        .I2(byte_sel_ns118_in),
        .O(\klane_stg3_left_r_reg[0] ));
  FDRE po_adj_done_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_adj_done_r),
        .Q(K_is_at_center_r_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    po_adj_done_r_i_1
       (.I0(cq_stable_r_reg),
        .I1(\po_wait_r[1]_i_1_n_0 ),
        .I2(po_wait_ns[2]),
        .I3(po_setup_r),
        .I4(po_wait_ns[3]),
        .I5(\po_wait_r[0]_i_1_n_0 ),
        .O(po_adj_done_ns));
  FDRE po_adj_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_adj_done_ns),
        .Q(po_adj_done_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h000000A8)) 
    po_setup_r_i_1
       (.I0(cq_stable_r_reg),
        .I1(po_setup_r),
        .I2(new_command),
        .I3(\po_wait_r_reg[2]_0 ),
        .I4(po_en_r_reg),
        .O(po_setup_r_i_1_n_0));
  FDRE po_setup_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_setup_r_i_1_n_0),
        .Q(po_setup_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    po_su_rdy_r_i_1
       (.I0(cq_stable_r_reg),
        .I1(\po_wait_r[1]_i_1_n_0 ),
        .I2(po_wait_ns[2]),
        .I3(po_setup_r),
        .I4(po_wait_ns[3]),
        .I5(\po_wait_r[0]_i_1_n_0 ),
        .O(po_su_rdy_ns));
  FDRE po_su_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_su_rdy_ns),
        .Q(\po_wait_r_reg[2]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBBBBBBBA)) 
    \po_wait_r[0]_i_1 
       (.I0(new_command),
        .I1(po_wait_r[0]),
        .I2(po_wait_r[1]),
        .I3(po_wait_r[3]),
        .I4(po_wait_r[2]),
        .I5(\po_wait_r[1]_i_2_n_0 ),
        .O(\po_wait_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAAAAFE)) 
    \po_wait_r[1]_i_1 
       (.I0(\po_wait_r[1]_i_2_n_0 ),
        .I1(po_wait_r[2]),
        .I2(po_wait_r[3]),
        .I3(po_wait_r[0]),
        .I4(po_wait_r[1]),
        .I5(new_command),
        .O(\po_wait_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \po_wait_r[1]_i_2 
       (.I0(\po_wait_r_reg[2]_0 ),
        .I1(po_en_r_reg),
        .O(\po_wait_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAA2AAA0AAA0AAA2)) 
    \po_wait_r[2]_i_1 
       (.I0(cq_stable_r_reg),
        .I1(new_command),
        .I2(po_en_r_reg),
        .I3(\po_wait_r_reg[2]_0 ),
        .I4(\po_wait_r[2]_i_2_n_0 ),
        .I5(po_wait_r[2]),
        .O(po_wait_ns[2]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hFFF1)) 
    \po_wait_r[2]_i_2 
       (.I0(po_wait_r[2]),
        .I1(po_wait_r[3]),
        .I2(po_wait_r[0]),
        .I3(po_wait_r[1]),
        .O(\po_wait_r[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAA2AAA0AAA0AAA2)) 
    \po_wait_r[3]_i_1 
       (.I0(cq_stable_r_reg),
        .I1(new_command),
        .I2(po_en_r_reg),
        .I3(\po_wait_r_reg[2]_0 ),
        .I4(\po_wait_r[3]_i_3_n_0 ),
        .I5(po_wait_r[3]),
        .O(po_wait_ns[3]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \po_wait_r[3]_i_3 
       (.I0(po_wait_r[1]),
        .I1(po_wait_r[0]),
        .I2(po_wait_r[3]),
        .I3(po_wait_r[2]),
        .O(\po_wait_r[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h02020F02)) 
    \po_wait_r[3]_i_4 
       (.I0(wrcal_stg3),
        .I1(stg3_r_reg_0),
        .I2(wrcal_adj_done),
        .I3(wrcal_inc),
        .I4(inc_r_reg_1),
        .O(\po_wait_r_reg[1]_1 ));
  FDRE \po_wait_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\po_wait_r[0]_i_1_n_0 ),
        .Q(po_wait_r[0]),
        .R(SR));
  FDRE \po_wait_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\po_wait_r[1]_i_1_n_0 ),
        .Q(po_wait_r[1]),
        .R(SR));
  FDRE \po_wait_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(po_wait_ns[2]),
        .Q(po_wait_r[2]),
        .R(1'b0));
  FDRE \po_wait_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(po_wait_ns[3]),
        .Q(po_wait_r[3]),
        .R(1'b0));
  FDRE \stg3_0_r_reg[0] 
       (.C(CLK),
        .CE(stg3_0_r2),
        .D(\po_counter_read_val_reg[5] [0]),
        .Q(mmcm_edge_detect_rdy_r_reg_4),
        .R(1'b0));
  FDRE \stg3_0_r_reg[1] 
       (.C(CLK),
        .CE(stg3_0_r2),
        .D(\po_counter_read_val_reg[5] [1]),
        .Q(mmcm_edge_detect_rdy_r_reg_3),
        .R(1'b0));
  FDRE \stg3_0_r_reg[2] 
       (.C(CLK),
        .CE(stg3_0_r2),
        .D(\po_counter_read_val_reg[5] [2]),
        .Q(mmcm_edge_detect_rdy_r_reg_2),
        .R(1'b0));
  FDRE \stg3_0_r_reg[3] 
       (.C(CLK),
        .CE(stg3_0_r2),
        .D(\po_counter_read_val_reg[5] [3]),
        .Q(mmcm_edge_detect_rdy_r_reg_1),
        .R(1'b0));
  FDRE \stg3_0_r_reg[4] 
       (.C(CLK),
        .CE(stg3_0_r2),
        .D(\po_counter_read_val_reg[5] [4]),
        .Q(mmcm_edge_detect_rdy_r_reg_0),
        .R(1'b0));
  FDRE \stg3_0_r_reg[5] 
       (.C(CLK),
        .CE(stg3_0_r2),
        .D(\po_counter_read_val_reg[5] [5]),
        .Q(mmcm_edge_detect_rdy_r_reg),
        .R(1'b0));
  FDRE \stg3_1_r_reg[0] 
       (.C(CLK),
        .CE(stg3_1_r2),
        .D(\po_counter_read_val_reg[5] [0]),
        .Q(mmcm_edge_detect_rdy_r_reg_10),
        .R(1'b0));
  FDRE \stg3_1_r_reg[1] 
       (.C(CLK),
        .CE(stg3_1_r2),
        .D(\po_counter_read_val_reg[5] [1]),
        .Q(mmcm_edge_detect_rdy_r_reg_9),
        .R(1'b0));
  FDRE \stg3_1_r_reg[2] 
       (.C(CLK),
        .CE(stg3_1_r2),
        .D(\po_counter_read_val_reg[5] [2]),
        .Q(mmcm_edge_detect_rdy_r_reg_8),
        .R(1'b0));
  FDRE \stg3_1_r_reg[3] 
       (.C(CLK),
        .CE(stg3_1_r2),
        .D(\po_counter_read_val_reg[5] [3]),
        .Q(mmcm_edge_detect_rdy_r_reg_7),
        .R(1'b0));
  FDRE \stg3_1_r_reg[4] 
       (.C(CLK),
        .CE(stg3_1_r2),
        .D(\po_counter_read_val_reg[5] [4]),
        .Q(mmcm_edge_detect_rdy_r_reg_6),
        .R(1'b0));
  FDRE \stg3_1_r_reg[5] 
       (.C(CLK),
        .CE(stg3_1_r2),
        .D(\po_counter_read_val_reg[5] [5]),
        .Q(mmcm_edge_detect_rdy_r_reg_5),
        .R(1'b0));
  FDRE stg3_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(stg3_r_reg_0),
        .Q(wrcal_stg3),
        .R(1'b0));
  FDRE wrcal_adj_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(solid_valid_r_reg),
        .Q(wrcal_adj_done),
        .R(1'b0));
  FDRE wrcal_adj_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrcal_adj_rdy_r_reg_0),
        .Q(\po_wait_r_reg[1]_0 ),
        .R(1'b0));
  FDRE wrcal_po_en_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_en_r_reg),
        .Q(wrcal_po_en),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_phy_wr_po_init" *) 
module sram_migmig_7series_v2_4_qdr_phy_wr_po_init
   (po_cnt_dec,
    \wait_cnt_reg[3] ,
    \wait_cnt_reg[3]_0 ,
    \wait_cnt_reg[3]_1 ,
    \wait_cnt_reg[3]_2 ,
    \wait_cnt_reg[3]_3 ,
    \calib_sel_reg[0] ,
    \wait_cnt_reg[3]_4 ,
    \wait_cnt_reg[0] ,
    \wait_cnt_reg[0]_0 ,
    \wait_cnt_reg[0]_1 ,
    \wait_cnt_reg[3]_5 ,
    \wait_cnt_reg[3]_6 ,
    CLK,
    cq_stable_r_reg,
    cq_stable_r_reg_0,
    A_po_delay_done,
    B_po_delay_done,
    C_po_delay_done,
    D_po_delay_done,
    \byte_sel_cnt_reg[2] ,
    \byte_sel_cnt_reg[1] ,
    \byte_sel_cnt_reg[0] ,
    po_delay_done_reg,
    cq_stable_r_reg_1,
    A_po_delay_done_0,
    B_po_delay_done_1,
    C_po_delay_done_2,
    D_po_delay_done_3,
    A_po_delay_done_4,
    B_po_delay_done_5,
    \po_counter_read_val_reg[6] ,
    \po_counter_read_val_reg[7] ,
    \po_counter_read_val_reg[8] ,
    \po_counter_read_val_reg[5] ,
    io_fifo_rden_cal_done_r_reg,
    SS);
  output po_cnt_dec;
  output \wait_cnt_reg[3] ;
  output [0:0]\wait_cnt_reg[3]_0 ;
  output [0:0]\wait_cnt_reg[3]_1 ;
  output [0:0]\wait_cnt_reg[3]_2 ;
  output [0:0]\wait_cnt_reg[3]_3 ;
  output \calib_sel_reg[0] ;
  output [0:0]\wait_cnt_reg[3]_4 ;
  output [0:0]\wait_cnt_reg[0] ;
  output [0:0]\wait_cnt_reg[0]_0 ;
  output [0:0]\wait_cnt_reg[0]_1 ;
  output [0:0]\wait_cnt_reg[3]_5 ;
  output [0:0]\wait_cnt_reg[3]_6 ;
  input CLK;
  input [0:0]cq_stable_r_reg;
  input cq_stable_r_reg_0;
  input A_po_delay_done;
  input B_po_delay_done;
  input C_po_delay_done;
  input D_po_delay_done;
  input \byte_sel_cnt_reg[2] ;
  input \byte_sel_cnt_reg[1] ;
  input \byte_sel_cnt_reg[0] ;
  input po_delay_done_reg;
  input cq_stable_r_reg_1;
  input A_po_delay_done_0;
  input B_po_delay_done_1;
  input C_po_delay_done_2;
  input D_po_delay_done_3;
  input A_po_delay_done_4;
  input B_po_delay_done_5;
  input \po_counter_read_val_reg[6] ;
  input \po_counter_read_val_reg[7] ;
  input \po_counter_read_val_reg[8] ;
  input [5:0]\po_counter_read_val_reg[5] ;
  input io_fifo_rden_cal_done_r_reg;
  input [0:0]SS;

  wire A_po_delay_done;
  wire A_po_delay_done_0;
  wire A_po_delay_done_4;
  wire B_po_delay_done;
  wire B_po_delay_done_1;
  wire B_po_delay_done_5;
  wire CLK;
  wire C_po_delay_done;
  wire C_po_delay_done_2;
  wire D_po_delay_done;
  wire D_po_delay_done_3;
  wire [0:0]SS;
  wire \byte_sel_cnt_reg[0] ;
  wire \byte_sel_cnt_reg[1] ;
  wire \byte_sel_cnt_reg[2] ;
  wire \calib_sel_reg[0] ;
  wire [0:0]cq_stable_r_reg;
  wire cq_stable_r_reg_0;
  wire cq_stable_r_reg_1;
  wire io_fifo_rden_cal_done_r_reg;
  wire \io_fifo_rden_cal_done_r_reg_n_0_[0] ;
  wire p_0_in2_in;
  wire [8:0]p_1_in;
  wire p_1_in_0;
  wire po_cnt_dec;
  wire po_cnt_dec0;
  wire po_cnt_dec_i_1_n_0;
  wire [5:0]\po_counter_read_val_reg[5] ;
  wire \po_counter_read_val_reg[6] ;
  wire \po_counter_read_val_reg[7] ;
  wire \po_counter_read_val_reg[8] ;
  wire po_dec_done_i_1_n_0;
  wire po_dec_done_i_2_n_0;
  wire po_dec_done_i_3_n_0;
  wire po_delay_done_reg;
  wire [3:0]po_gap_enforcer;
  wire \po_gap_enforcer[0]_i_1_n_0 ;
  wire \po_gap_enforcer[1]_i_1_n_0 ;
  wire \po_gap_enforcer[2]_i_1_n_0 ;
  wire \po_gap_enforcer[3]_i_2_n_0 ;
  wire po_rdval_cnt1;
  wire po_rdval_cnt16_out;
  wire \po_rdval_cnt[3]_i_2_n_0 ;
  wire \po_rdval_cnt[4]_i_2_n_0 ;
  wire \po_rdval_cnt[6]_i_3_n_0 ;
  wire \po_rdval_cnt[8]_i_1_n_0 ;
  wire \po_rdval_cnt[8]_i_3_n_0 ;
  wire \po_rdval_cnt[8]_i_7_n_0 ;
  wire \po_rdval_cnt_reg_n_0_[0] ;
  wire \po_rdval_cnt_reg_n_0_[1] ;
  wire \po_rdval_cnt_reg_n_0_[2] ;
  wire \po_rdval_cnt_reg_n_0_[3] ;
  wire \po_rdval_cnt_reg_n_0_[4] ;
  wire \po_rdval_cnt_reg_n_0_[5] ;
  wire \po_rdval_cnt_reg_n_0_[6] ;
  wire \po_rdval_cnt_reg_n_0_[7] ;
  wire \po_rdval_cnt_reg_n_0_[8] ;
  wire [0:0]\wait_cnt_reg[0] ;
  wire [0:0]\wait_cnt_reg[0]_0 ;
  wire [0:0]\wait_cnt_reg[0]_1 ;
  wire \wait_cnt_reg[3] ;
  wire [0:0]\wait_cnt_reg[3]_0 ;
  wire [0:0]\wait_cnt_reg[3]_1 ;
  wire [0:0]\wait_cnt_reg[3]_2 ;
  wire [0:0]\wait_cnt_reg[3]_3 ;
  wire [0:0]\wait_cnt_reg[3]_4 ;
  wire [0:0]\wait_cnt_reg[3]_5 ;
  wire [0:0]\wait_cnt_reg[3]_6 ;

  LUT6 #(
    .INIT(64'hFFFFFFFF0000EFFF)) 
    \calib_sel[0]_i_3 
       (.I0(\byte_sel_cnt_reg[2] ),
        .I1(\byte_sel_cnt_reg[1] ),
        .I2(\byte_sel_cnt_reg[0] ),
        .I3(\wait_cnt_reg[3] ),
        .I4(po_delay_done_reg),
        .I5(cq_stable_r_reg_1),
        .O(\calib_sel_reg[0] ));
  FDRE \io_fifo_rden_cal_done_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(io_fifo_rden_cal_done_r_reg),
        .Q(\io_fifo_rden_cal_done_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \io_fifo_rden_cal_done_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\io_fifo_rden_cal_done_r_reg_n_0_[0] ),
        .Q(p_1_in_0),
        .R(1'b0));
  FDRE \io_fifo_rden_cal_done_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_1_in_0),
        .Q(p_0_in2_in),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2208)) 
    po_cnt_dec_i_1
       (.I0(cq_stable_r_reg_0),
        .I1(po_cnt_dec),
        .I2(\po_rdval_cnt[8]_i_3_n_0 ),
        .I3(po_cnt_dec0),
        .O(po_cnt_dec_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    po_cnt_dec_i_2
       (.I0(po_gap_enforcer[0]),
        .I1(po_gap_enforcer[1]),
        .I2(po_gap_enforcer[2]),
        .I3(p_0_in2_in),
        .I4(po_gap_enforcer[3]),
        .I5(po_rdval_cnt1),
        .O(po_cnt_dec0));
  FDRE po_cnt_dec_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_cnt_dec_i_1_n_0),
        .Q(po_cnt_dec),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    po_coarse_inc_w_i_1
       (.I0(\wait_cnt_reg[3] ),
        .I1(B_po_delay_done_1),
        .O(\wait_cnt_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    po_coarse_inc_w_i_1__0
       (.I0(\wait_cnt_reg[3] ),
        .I1(C_po_delay_done_2),
        .O(\wait_cnt_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    po_coarse_inc_w_i_1__1
       (.I0(\wait_cnt_reg[3] ),
        .I1(D_po_delay_done_3),
        .O(\wait_cnt_reg[0]_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    po_coarse_inc_w_i_1__2
       (.I0(\wait_cnt_reg[3] ),
        .I1(A_po_delay_done_4),
        .O(\wait_cnt_reg[3]_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    po_coarse_inc_w_i_1__3
       (.I0(\wait_cnt_reg[3] ),
        .I1(B_po_delay_done_5),
        .O(\wait_cnt_reg[3]_6 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004001)) 
    po_dec_done_i_1
       (.I0(po_dec_done_i_2_n_0),
        .I1(\po_rdval_cnt_reg_n_0_[3] ),
        .I2(\po_rdval_cnt_reg_n_0_[2] ),
        .I3(\po_rdval_cnt_reg_n_0_[1] ),
        .I4(po_dec_done_i_3_n_0),
        .I5(\wait_cnt_reg[3] ),
        .O(po_dec_done_i_1_n_0));
  LUT6 #(
    .INIT(64'h9BFFFF9BFFFFFF9B)) 
    po_dec_done_i_2
       (.I0(\po_rdval_cnt_reg_n_0_[0] ),
        .I1(\po_rdval_cnt_reg_n_0_[1] ),
        .I2(po_cnt_dec),
        .I3(\po_rdval_cnt_reg_n_0_[4] ),
        .I4(\po_rdval_cnt_reg_n_0_[3] ),
        .I5(p_0_in2_in),
        .O(po_dec_done_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    po_dec_done_i_3
       (.I0(\po_rdval_cnt_reg_n_0_[7] ),
        .I1(\po_rdval_cnt_reg_n_0_[8] ),
        .I2(\po_rdval_cnt_reg_n_0_[6] ),
        .I3(\po_rdval_cnt_reg_n_0_[5] ),
        .O(po_dec_done_i_3_n_0));
  FDRE po_dec_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_dec_done_i_1_n_0),
        .Q(\wait_cnt_reg[3] ),
        .R(cq_stable_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h3332)) 
    \po_gap_enforcer[0]_i_1 
       (.I0(po_gap_enforcer[3]),
        .I1(po_gap_enforcer[0]),
        .I2(po_gap_enforcer[1]),
        .I3(po_gap_enforcer[2]),
        .O(\po_gap_enforcer[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hC3C2)) 
    \po_gap_enforcer[1]_i_1 
       (.I0(po_gap_enforcer[3]),
        .I1(po_gap_enforcer[0]),
        .I2(po_gap_enforcer[1]),
        .I3(po_gap_enforcer[2]),
        .O(\po_gap_enforcer[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hFC02)) 
    \po_gap_enforcer[2]_i_1 
       (.I0(po_gap_enforcer[3]),
        .I1(po_gap_enforcer[0]),
        .I2(po_gap_enforcer[1]),
        .I3(po_gap_enforcer[2]),
        .O(\po_gap_enforcer[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \po_gap_enforcer[3]_i_2 
       (.I0(po_gap_enforcer[3]),
        .I1(po_gap_enforcer[0]),
        .I2(po_gap_enforcer[1]),
        .I3(po_gap_enforcer[2]),
        .O(\po_gap_enforcer[3]_i_2_n_0 ));
  FDSE \po_gap_enforcer_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\po_gap_enforcer[0]_i_1_n_0 ),
        .Q(po_gap_enforcer[0]),
        .S(SS));
  FDSE \po_gap_enforcer_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\po_gap_enforcer[1]_i_1_n_0 ),
        .Q(po_gap_enforcer[1]),
        .S(SS));
  FDSE \po_gap_enforcer_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\po_gap_enforcer[2]_i_1_n_0 ),
        .Q(po_gap_enforcer[2]),
        .S(SS));
  FDSE \po_gap_enforcer_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\po_gap_enforcer[3]_i_2_n_0 ),
        .Q(po_gap_enforcer[3]),
        .S(SS));
  LUT5 #(
    .INIT(32'h6666F066)) 
    \po_rdval_cnt[0]_i_1 
       (.I0(po_rdval_cnt1),
        .I1(\po_rdval_cnt_reg_n_0_[0] ),
        .I2(\po_counter_read_val_reg[5] [0]),
        .I3(p_1_in_0),
        .I4(p_0_in2_in),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'hFBFB080808FBFB08)) 
    \po_rdval_cnt[1]_i_1 
       (.I0(\po_counter_read_val_reg[5] [1]),
        .I1(p_1_in_0),
        .I2(p_0_in2_in),
        .I3(po_rdval_cnt1),
        .I4(\po_rdval_cnt_reg_n_0_[1] ),
        .I5(\po_rdval_cnt_reg_n_0_[0] ),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'hBB88BB88BB888BB8)) 
    \po_rdval_cnt[2]_i_1 
       (.I0(\po_counter_read_val_reg[5] [2]),
        .I1(po_rdval_cnt16_out),
        .I2(po_rdval_cnt1),
        .I3(\po_rdval_cnt_reg_n_0_[2] ),
        .I4(\po_rdval_cnt_reg_n_0_[0] ),
        .I5(\po_rdval_cnt_reg_n_0_[1] ),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'hFBFB080808FBFB08)) 
    \po_rdval_cnt[3]_i_1 
       (.I0(\po_counter_read_val_reg[5] [3]),
        .I1(p_1_in_0),
        .I2(p_0_in2_in),
        .I3(po_rdval_cnt1),
        .I4(\po_rdval_cnt_reg_n_0_[3] ),
        .I5(\po_rdval_cnt[3]_i_2_n_0 ),
        .O(p_1_in[3]));
  LUT3 #(
    .INIT(8'hFE)) 
    \po_rdval_cnt[3]_i_2 
       (.I0(\po_rdval_cnt_reg_n_0_[1] ),
        .I1(\po_rdval_cnt_reg_n_0_[0] ),
        .I2(\po_rdval_cnt_reg_n_0_[2] ),
        .O(\po_rdval_cnt[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCAACCCC3CAA3C3C)) 
    \po_rdval_cnt[4]_i_1 
       (.I0(\po_counter_read_val_reg[5] [4]),
        .I1(\po_rdval_cnt_reg_n_0_[4] ),
        .I2(po_rdval_cnt1),
        .I3(p_0_in2_in),
        .I4(p_1_in_0),
        .I5(\po_rdval_cnt[4]_i_2_n_0 ),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \po_rdval_cnt[4]_i_2 
       (.I0(\po_rdval_cnt_reg_n_0_[2] ),
        .I1(\po_rdval_cnt_reg_n_0_[0] ),
        .I2(\po_rdval_cnt_reg_n_0_[1] ),
        .I3(\po_rdval_cnt_reg_n_0_[3] ),
        .O(\po_rdval_cnt[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC3CCC3CCAAAAC3CC)) 
    \po_rdval_cnt[5]_i_1 
       (.I0(\po_counter_read_val_reg[5] [5]),
        .I1(\po_rdval_cnt_reg_n_0_[5] ),
        .I2(\po_rdval_cnt[6]_i_3_n_0 ),
        .I3(po_rdval_cnt1),
        .I4(p_1_in_0),
        .I5(p_0_in2_in),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'hAAAAF0F0AAAAC3F0)) 
    \po_rdval_cnt[6]_i_1 
       (.I0(\po_counter_read_val_reg[6] ),
        .I1(\po_rdval_cnt_reg_n_0_[5] ),
        .I2(\po_rdval_cnt_reg_n_0_[6] ),
        .I3(po_rdval_cnt1),
        .I4(po_rdval_cnt16_out),
        .I5(\po_rdval_cnt[6]_i_3_n_0 ),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \po_rdval_cnt[6]_i_3 
       (.I0(\po_rdval_cnt_reg_n_0_[3] ),
        .I1(\po_rdval_cnt_reg_n_0_[1] ),
        .I2(\po_rdval_cnt_reg_n_0_[0] ),
        .I3(\po_rdval_cnt_reg_n_0_[2] ),
        .I4(\po_rdval_cnt_reg_n_0_[4] ),
        .O(\po_rdval_cnt[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC3CCC3CCAAAAC3CC)) 
    \po_rdval_cnt[7]_i_1 
       (.I0(\po_counter_read_val_reg[7] ),
        .I1(\po_rdval_cnt_reg_n_0_[7] ),
        .I2(\po_rdval_cnt[8]_i_7_n_0 ),
        .I3(po_rdval_cnt1),
        .I4(p_1_in_0),
        .I5(p_0_in2_in),
        .O(p_1_in[7]));
  LUT5 #(
    .INIT(32'hFF22F2F2)) 
    \po_rdval_cnt[8]_i_1 
       (.I0(p_1_in_0),
        .I1(p_0_in2_in),
        .I2(\po_rdval_cnt[8]_i_3_n_0 ),
        .I3(po_cnt_dec),
        .I4(po_rdval_cnt1),
        .O(\po_rdval_cnt[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAC3CC)) 
    \po_rdval_cnt[8]_i_2 
       (.I0(\po_counter_read_val_reg[8] ),
        .I1(\po_rdval_cnt_reg_n_0_[8] ),
        .I2(\po_rdval_cnt_reg_n_0_[7] ),
        .I3(po_rdval_cnt1),
        .I4(po_rdval_cnt16_out),
        .I5(\po_rdval_cnt[8]_i_7_n_0 ),
        .O(p_1_in[8]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \po_rdval_cnt[8]_i_3 
       (.I0(po_dec_done_i_3_n_0),
        .I1(\po_rdval_cnt_reg_n_0_[3] ),
        .I2(\po_rdval_cnt_reg_n_0_[4] ),
        .I3(\po_rdval_cnt_reg_n_0_[2] ),
        .I4(\po_rdval_cnt_reg_n_0_[0] ),
        .I5(\po_rdval_cnt_reg_n_0_[1] ),
        .O(\po_rdval_cnt[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    \po_rdval_cnt[8]_i_4 
       (.I0(\po_rdval_cnt_reg_n_0_[3] ),
        .I1(\po_rdval_cnt_reg_n_0_[4] ),
        .I2(\po_rdval_cnt_reg_n_0_[2] ),
        .I3(\po_rdval_cnt_reg_n_0_[1] ),
        .I4(\po_rdval_cnt_reg_n_0_[0] ),
        .I5(po_dec_done_i_3_n_0),
        .O(po_rdval_cnt1));
  LUT2 #(
    .INIT(4'h2)) 
    \po_rdval_cnt[8]_i_6 
       (.I0(p_1_in_0),
        .I1(p_0_in2_in),
        .O(po_rdval_cnt16_out));
  LUT3 #(
    .INIT(8'hFE)) 
    \po_rdval_cnt[8]_i_7 
       (.I0(\po_rdval_cnt_reg_n_0_[6] ),
        .I1(\po_rdval_cnt_reg_n_0_[5] ),
        .I2(\po_rdval_cnt[6]_i_3_n_0 ),
        .O(\po_rdval_cnt[8]_i_7_n_0 ));
  FDRE \po_rdval_cnt_reg[0] 
       (.C(CLK),
        .CE(\po_rdval_cnt[8]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(\po_rdval_cnt_reg_n_0_[0] ),
        .R(cq_stable_r_reg));
  FDRE \po_rdval_cnt_reg[1] 
       (.C(CLK),
        .CE(\po_rdval_cnt[8]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(\po_rdval_cnt_reg_n_0_[1] ),
        .R(cq_stable_r_reg));
  FDRE \po_rdval_cnt_reg[2] 
       (.C(CLK),
        .CE(\po_rdval_cnt[8]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(\po_rdval_cnt_reg_n_0_[2] ),
        .R(cq_stable_r_reg));
  FDRE \po_rdval_cnt_reg[3] 
       (.C(CLK),
        .CE(\po_rdval_cnt[8]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(\po_rdval_cnt_reg_n_0_[3] ),
        .R(cq_stable_r_reg));
  FDRE \po_rdval_cnt_reg[4] 
       (.C(CLK),
        .CE(\po_rdval_cnt[8]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(\po_rdval_cnt_reg_n_0_[4] ),
        .R(cq_stable_r_reg));
  FDRE \po_rdval_cnt_reg[5] 
       (.C(CLK),
        .CE(\po_rdval_cnt[8]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(\po_rdval_cnt_reg_n_0_[5] ),
        .R(cq_stable_r_reg));
  FDRE \po_rdval_cnt_reg[6] 
       (.C(CLK),
        .CE(\po_rdval_cnt[8]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(\po_rdval_cnt_reg_n_0_[6] ),
        .R(cq_stable_r_reg));
  FDRE \po_rdval_cnt_reg[7] 
       (.C(CLK),
        .CE(\po_rdval_cnt[8]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(\po_rdval_cnt_reg_n_0_[7] ),
        .R(cq_stable_r_reg));
  FDRE \po_rdval_cnt_reg[8] 
       (.C(CLK),
        .CE(\po_rdval_cnt[8]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(\po_rdval_cnt_reg_n_0_[8] ),
        .R(cq_stable_r_reg));
  LUT2 #(
    .INIT(4'h2)) 
    \wait_cnt[3]_i_1 
       (.I0(\wait_cnt_reg[3] ),
        .I1(A_po_delay_done),
        .O(\wait_cnt_reg[3]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wait_cnt[3]_i_1__0 
       (.I0(\wait_cnt_reg[3] ),
        .I1(B_po_delay_done),
        .O(\wait_cnt_reg[3]_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wait_cnt[3]_i_1__1 
       (.I0(\wait_cnt_reg[3] ),
        .I1(C_po_delay_done),
        .O(\wait_cnt_reg[3]_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wait_cnt[3]_i_1__2 
       (.I0(\wait_cnt_reg[3] ),
        .I1(D_po_delay_done),
        .O(\wait_cnt_reg[3]_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wait_cnt[3]_i_1__3 
       (.I0(\wait_cnt_reg[3] ),
        .I1(A_po_delay_done_0),
        .O(\wait_cnt_reg[3]_4 ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_phy_wr_top" *) 
module sram_migmig_7series_v2_4_qdr_phy_wr_top
   (d_in,
    SR,
    phy_dout,
    of_cmd_wr_en,
    of_data_wr_en,
    wrcal_adj_rdy,
    PHYCTLWD,
    \pc_seq_reg[0] ,
    po_dec_done,
    cq_stable_r,
    rdlvl_stg1_done_r_reg,
    cmplx_rdcal_start,
    init_calib_complete,
    clkdiv_phase_cal_done_5r_reg,
    kill_rd_valid,
    rdlvl_stg1_start_r_reg,
    edge_adv_cal_start_r_reg,
    cal_stage2_start_r_reg,
    out,
    po_fine_enable_reg,
    E,
    calib_in_common_reg,
    po_fine_inc_reg,
    po_sel_fine_oclk_delay_reg,
    D,
    \calib_zero_inputs_reg[2] ,
    byte_sel_cnt1,
    pi_edge_adv_r_reg,
    pi_edge_adv_2r_reg,
    in0,
    \wait_cnt_reg[3] ,
    \wait_cnt_reg[3]_0 ,
    \wait_cnt_reg[3]_1 ,
    \wait_cnt_reg[3]_2 ,
    \byte_sel_cnt_reg[1] ,
    \byte_sel_cnt_reg[0] ,
    \calib_sel_reg[1] ,
    \calib_sel_reg[0] ,
    \wait_cnt_reg[3]_3 ,
    \wait_cnt_reg[0] ,
    \wait_cnt_reg[0]_0 ,
    \wait_cnt_reg[0]_1 ,
    \wait_cnt_reg[3]_4 ,
    \wait_cnt_reg[3]_5 ,
    cmplx_rd_data_valid_r_reg,
    cmplx_rd_data_valid_r_reg_0,
    cmplx_rd_data_valid_r_reg_1,
    cmplx_rd_data_valid_r_reg_2,
    p_1_out,
    \phy_init_r_reg[1] ,
    \wrcal_samp_cnt_r_reg[0] ,
    \seen_valid_r_reg[3] ,
    iob_dll_off_n,
    \left_r_reg[0] ,
    \next_lane_r_reg[2] ,
    \next_lane_r_reg[2]_0 ,
    rd_data_comp_ns,
    \rd_data_comp_r_reg[1] ,
    CLK,
    mmcm_ps_clk,
    tmp_lb_clk,
    rst_sync_r1,
    \FSM_sequential_pc_ctl_ns_reg[0] ,
    pc_command_offset,
    pc_cntr_cmd,
    \FSM_sequential_pc_ctl_ns_reg[0]_0 ,
    rstdiv0_sync_r1_reg_rep__0,
    rstdiv0_sync_r1_reg_rep__4,
    rstdiv0_sync_r1_reg_rep__3,
    po_delay_done_reg,
    po_delay_done_reg_0,
    poc_sample_pd,
    app_wr_cmd0,
    app_wr_cmd1,
    app_wr_bw_n0,
    app_wr_data0,
    po_sel_fine_oclk_delay_reg_0,
    rdlvl_stg1_done_r_reg_0,
    \byte_cnt_reg[2] ,
    \pi_lane_r_reg[0] ,
    \byte_cnt_reg[0] ,
    wrcal_adj_rdy_r_reg,
    pi_edge_adv_reg,
    pi_edge_adv_r,
    phy_ctl_ready,
    _phy_ctl_a_full_p,
    _phy_ctl_a_full_p__0,
    A_po_delay_done,
    B_po_delay_done,
    C_po_delay_done,
    D_po_delay_done,
    \byte_cnt_reg[1] ,
    \byte_sel_cnt_reg[1]_0 ,
    \byte_sel_cnt_reg[0]_0 ,
    \byte_cnt_reg[2]_0 ,
    \byte_sel_cnt_reg[2] ,
    A_po_delay_done_0,
    B_po_delay_done_1,
    C_po_delay_done_2,
    D_po_delay_done_3,
    A_po_delay_done_4,
    B_po_delay_done_5,
    \valid_latency_reg[1] ,
    Q,
    \valid_latency_reg[3] ,
    \valid_latency_reg[4] ,
    \valid_latency_reg[3]_0 ,
    \valid_latency_reg[2] ,
    cq_stable_r_reg,
    po_delay_done_reg_1,
    po_delay_done_reg_2,
    po_delay_done_reg_3,
    cal_done_reg,
    edge_adv_cal_done_reg,
    \phase_valid_reg[3] ,
    rdlvl_stg1_start_r,
    first_lane_r,
    \rdlvl_work_lane_r_reg[1] ,
    \rd_data_lane_r_reg[26] ,
    \rd_data_lane_r_reg[35] ,
    \rd_data_lane_r_reg[34] ,
    \rd_data_lane_r_reg[33] ,
    \rd_data_lane_r_reg[32] ,
    \rd_data_lane_r_reg[31] ,
    \rd_data_lane_r_reg[30] ,
    \rd_data_lane_r_reg[29] ,
    \rd_data_lane_r_reg[28] ,
    \rd_data_lane_r_reg[27] ,
    app_wr_addr0,
    app_rd_addr0,
    \po_counter_read_val_reg[5] ,
    \FSM_sequential_pc_ctl_ns_reg[1] ,
    po_coarse_enable_w_reg,
    of_ctl_full,
    addr,
    psdone,
    app_rd_cmd0,
    rdlvl_valid,
    \FSM_sequential_pc_ctl_ns_reg[0]_1 ,
    \po_counter_read_val_reg[6] ,
    \po_counter_read_val_reg[7] ,
    \po_counter_read_val_reg[8] );
  output [20:0]d_in;
  output [0:0]SR;
  output [178:0]phy_dout;
  output of_cmd_wr_en;
  output of_data_wr_en;
  output wrcal_adj_rdy;
  output [7:0]PHYCTLWD;
  output \pc_seq_reg[0] ;
  output po_dec_done;
  output cq_stable_r;
  output rdlvl_stg1_done_r_reg;
  output cmplx_rdcal_start;
  output init_calib_complete;
  output clkdiv_phase_cal_done_5r_reg;
  output kill_rd_valid;
  output rdlvl_stg1_start_r_reg;
  output edge_adv_cal_start_r_reg;
  output cal_stage2_start_r_reg;
  output [1:0]out;
  output po_fine_enable_reg;
  output [0:0]E;
  output calib_in_common_reg;
  output po_fine_inc_reg;
  output po_sel_fine_oclk_delay_reg;
  output [1:0]D;
  output [2:0]\calib_zero_inputs_reg[2] ;
  output byte_sel_cnt1;
  output pi_edge_adv_r_reg;
  output pi_edge_adv_2r_reg;
  output [0:0]in0;
  output [0:0]\wait_cnt_reg[3] ;
  output [0:0]\wait_cnt_reg[3]_0 ;
  output [0:0]\wait_cnt_reg[3]_1 ;
  output [0:0]\wait_cnt_reg[3]_2 ;
  output \byte_sel_cnt_reg[1] ;
  output \byte_sel_cnt_reg[0] ;
  output \calib_sel_reg[1] ;
  output \calib_sel_reg[0] ;
  output [0:0]\wait_cnt_reg[3]_3 ;
  output [0:0]\wait_cnt_reg[0] ;
  output [0:0]\wait_cnt_reg[0]_0 ;
  output [0:0]\wait_cnt_reg[0]_1 ;
  output [0:0]\wait_cnt_reg[3]_4 ;
  output [0:0]\wait_cnt_reg[3]_5 ;
  output cmplx_rd_data_valid_r_reg;
  output cmplx_rd_data_valid_r_reg_0;
  output cmplx_rd_data_valid_r_reg_1;
  output cmplx_rd_data_valid_r_reg_2;
  output p_1_out;
  output \phy_init_r_reg[1] ;
  output \wrcal_samp_cnt_r_reg[0] ;
  output [2:0]\seen_valid_r_reg[3] ;
  output iob_dll_off_n;
  output \left_r_reg[0] ;
  output [1:0]\next_lane_r_reg[2] ;
  output \next_lane_r_reg[2]_0 ;
  output [1:0]rd_data_comp_ns;
  output [1:0]\rd_data_comp_r_reg[1] ;
  input CLK;
  input mmcm_ps_clk;
  input [0:0]tmp_lb_clk;
  input rst_sync_r1;
  input \FSM_sequential_pc_ctl_ns_reg[0] ;
  input [0:0]pc_command_offset;
  input [0:0]pc_cntr_cmd;
  input \FSM_sequential_pc_ctl_ns_reg[0]_0 ;
  input rstdiv0_sync_r1_reg_rep__0;
  input rstdiv0_sync_r1_reg_rep__4;
  input rstdiv0_sync_r1_reg_rep__3;
  input po_delay_done_reg;
  input po_delay_done_reg_0;
  input poc_sample_pd;
  input app_wr_cmd0;
  input app_wr_cmd1;
  input [15:0]app_wr_bw_n0;
  input [143:0]app_wr_data0;
  input po_sel_fine_oclk_delay_reg_0;
  input rdlvl_stg1_done_r_reg_0;
  input \byte_cnt_reg[2] ;
  input \pi_lane_r_reg[0] ;
  input \byte_cnt_reg[0] ;
  input wrcal_adj_rdy_r_reg;
  input pi_edge_adv_reg;
  input pi_edge_adv_r;
  input phy_ctl_ready;
  input [0:0]_phy_ctl_a_full_p;
  input [0:0]_phy_ctl_a_full_p__0;
  input A_po_delay_done;
  input B_po_delay_done;
  input C_po_delay_done;
  input D_po_delay_done;
  input \byte_cnt_reg[1] ;
  input \byte_sel_cnt_reg[1]_0 ;
  input \byte_sel_cnt_reg[0]_0 ;
  input \byte_cnt_reg[2]_0 ;
  input \byte_sel_cnt_reg[2] ;
  input A_po_delay_done_0;
  input B_po_delay_done_1;
  input C_po_delay_done_2;
  input D_po_delay_done_3;
  input A_po_delay_done_4;
  input B_po_delay_done_5;
  input \valid_latency_reg[1] ;
  input [1:0]Q;
  input \valid_latency_reg[3] ;
  input \valid_latency_reg[4] ;
  input \valid_latency_reg[3]_0 ;
  input \valid_latency_reg[2] ;
  input cq_stable_r_reg;
  input po_delay_done_reg_1;
  input po_delay_done_reg_2;
  input po_delay_done_reg_3;
  input cal_done_reg;
  input edge_adv_cal_done_reg;
  input [3:0]\phase_valid_reg[3] ;
  input rdlvl_stg1_start_r;
  input first_lane_r;
  input [1:0]\rdlvl_work_lane_r_reg[1] ;
  input [26:0]\rd_data_lane_r_reg[26] ;
  input \rd_data_lane_r_reg[35] ;
  input \rd_data_lane_r_reg[34] ;
  input \rd_data_lane_r_reg[33] ;
  input \rd_data_lane_r_reg[32] ;
  input \rd_data_lane_r_reg[31] ;
  input \rd_data_lane_r_reg[30] ;
  input \rd_data_lane_r_reg[29] ;
  input \rd_data_lane_r_reg[28] ;
  input \rd_data_lane_r_reg[27] ;
  input [18:0]app_wr_addr0;
  input [18:0]app_rd_addr0;
  input [5:0]\po_counter_read_val_reg[5] ;
  input [0:0]\FSM_sequential_pc_ctl_ns_reg[1] ;
  input po_coarse_enable_w_reg;
  input of_ctl_full;
  input [3:0]addr;
  input psdone;
  input app_rd_cmd0;
  input rdlvl_valid;
  input \FSM_sequential_pc_ctl_ns_reg[0]_1 ;
  input \po_counter_read_val_reg[6] ;
  input \po_counter_read_val_reg[7] ;
  input \po_counter_read_val_reg[8] ;

  wire A_po_delay_done;
  wire A_po_delay_done_0;
  wire A_po_delay_done_4;
  wire B_po_delay_done;
  wire B_po_delay_done_1;
  wire B_po_delay_done_5;
  wire CLK;
  wire C_po_delay_done;
  wire C_po_delay_done_2;
  wire [1:0]D;
  wire D_po_delay_done;
  wire D_po_delay_done_3;
  wire [0:0]E;
  wire \FSM_sequential_pc_ctl_ns_reg[0] ;
  wire \FSM_sequential_pc_ctl_ns_reg[0]_0 ;
  wire \FSM_sequential_pc_ctl_ns_reg[0]_1 ;
  wire [0:0]\FSM_sequential_pc_ctl_ns_reg[1] ;
  wire [7:0]PHYCTLWD;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]_phy_ctl_a_full_p;
  wire [0:0]_phy_ctl_a_full_p__0;
  wire [3:0]addr;
  wire all_lanes_stg2_min_eyes_r;
  wire [18:0]app_rd_addr0;
  wire app_rd_cmd0;
  wire [18:0]app_wr_addr0;
  wire [15:0]app_wr_bw_n0;
  wire app_wr_cmd0;
  wire app_wr_cmd1;
  wire [143:0]app_wr_data0;
  wire \byte_cnt_reg[0] ;
  wire \byte_cnt_reg[1] ;
  wire \byte_cnt_reg[2] ;
  wire \byte_cnt_reg[2]_0 ;
  wire byte_sel_cnt1;
  wire \byte_sel_cnt_reg[0] ;
  wire \byte_sel_cnt_reg[0]_0 ;
  wire \byte_sel_cnt_reg[1] ;
  wire \byte_sel_cnt_reg[1]_0 ;
  wire \byte_sel_cnt_reg[2] ;
  wire byte_sel_ns1;
  wire byte_sel_ns118_in;
  wire byte_sel_ns146_out;
  wire cal_done_reg;
  wire cal_stage2_start_r_reg;
  wire calib_in_common_reg;
  wire \calib_sel_reg[0] ;
  wire \calib_sel_reg[1] ;
  wire [2:0]\calib_zero_inputs_reg[2] ;
  wire clkdiv_phase_cal_done_5r_reg;
  wire [12:9]cmplx_addr_r;
  wire cmplx_pause;
  wire [35:0]cmplx_rd_burst_bytes;
  wire cmplx_rd_data_valid_r_reg;
  wire cmplx_rd_data_valid_r_reg_0;
  wire cmplx_rd_data_valid_r_reg_1;
  wire cmplx_rd_data_valid_r_reg_2;
  wire cmplx_rdcal_start;
  wire [8:0]cmplx_seq_addr;
  wire cmplx_seq_rst;
  wire cmplx_wr_done;
  wire cq_stable_r;
  wire cq_stable_r_reg;
  wire [20:0]d_in;
  wire edge_adv_cal_done_reg;
  wire edge_adv_cal_start_r_reg;
  wire first_lane_r;
  wire [0:0]in0;
  wire init_calib_complete;
  wire iob_dll_off_n;
  wire kill_rd_valid;
  wire \left_r_reg[0] ;
  wire mmcm_ps_clk;
  wire [3:0]mux_bw_fall0;
  wire [3:0]mux_bw_fall1;
  wire [3:0]mux_bw_rise0;
  wire [3:0]mux_bw_rise1;
  wire new_command;
  wire [1:0]\next_lane_r_reg[2] ;
  wire \next_lane_r_reg[2]_0 ;
  wire of_cmd_wr_en;
  wire of_ctl_full;
  wire of_data_wr_en;
  wire [1:0]out;
  wire p_1_out;
  wire [0:0]pc_cntr_cmd;
  wire [0:0]pc_command_offset;
  wire \pc_seq_reg[0] ;
  wire pd_out_selected;
  wire [3:0]\phase_valid_reg[3] ;
  wire phy_ctl_ready;
  wire [178:0]phy_dout;
  wire \phy_init_r_reg[1] ;
  wire pi_edge_adv_2r_reg;
  wire pi_edge_adv_r;
  wire pi_edge_adv_r_reg;
  wire pi_edge_adv_reg;
  wire \pi_lane_r_reg[0] ;
  wire po_cnt_dec;
  wire po_coarse_enable_w_reg;
  wire [5:0]\po_counter_read_val_reg[5] ;
  wire \po_counter_read_val_reg[6] ;
  wire \po_counter_read_val_reg[7] ;
  wire \po_counter_read_val_reg[8] ;
  wire po_dec_done;
  wire po_delay_done_reg;
  wire po_delay_done_reg_0;
  wire po_delay_done_reg_1;
  wire po_delay_done_reg_2;
  wire po_delay_done_reg_3;
  wire po_fine_enable_reg;
  wire po_fine_inc_reg;
  wire po_sel_fine_oclk_delay_reg;
  wire po_sel_fine_oclk_delay_reg_0;
  wire poc_sample_pd;
  wire psdone;
  wire [12:0]rd_addr0_r;
  wire [1:0]rd_data_comp_ns;
  wire [1:0]\rd_data_comp_r_reg[1] ;
  wire [26:0]\rd_data_lane_r_reg[26] ;
  wire \rd_data_lane_r_reg[27] ;
  wire \rd_data_lane_r_reg[28] ;
  wire \rd_data_lane_r_reg[29] ;
  wire \rd_data_lane_r_reg[30] ;
  wire \rd_data_lane_r_reg[31] ;
  wire \rd_data_lane_r_reg[32] ;
  wire \rd_data_lane_r_reg[33] ;
  wire \rd_data_lane_r_reg[34] ;
  wire \rd_data_lane_r_reg[35] ;
  wire rdlvl_stg1_done_r_reg;
  wire rdlvl_stg1_done_r_reg_0;
  wire rdlvl_stg1_start_r;
  wire rdlvl_stg1_start_r_reg;
  wire rdlvl_valid;
  wire [1:0]\rdlvl_work_lane_r_reg[1] ;
  wire rst_sync_r1;
  wire rstdiv0_sync_r1_reg_rep__0;
  wire rstdiv0_sync_r1_reg_rep__3;
  wire rstdiv0_sync_r1_reg_rep__4;
  wire [2:0]\seen_valid_r_reg[3] ;
  wire [3:3]sm_r;
  wire stg3_0_r2;
  wire stg3_1_r2;
  wire [0:0]tmp_lb_clk;
  wire \u_cmplx_rdcal_seq/seg_run_ns ;
  wire u_qdr_phy_cmplx_rdcal_n_10;
  wire u_qdr_phy_cmplx_rdcal_n_11;
  wire u_qdr_phy_cmplx_rdcal_n_49;
  wire u_qdr_phy_cmplx_rdcal_n_50;
  wire u_qdr_phy_cmplx_rdcal_n_51;
  wire u_qdr_phy_cmplx_rdcal_n_52;
  wire u_qdr_phy_cmplx_rdcal_n_53;
  wire u_qdr_phy_cmplx_rdcal_n_54;
  wire u_qdr_phy_cmplx_rdcal_n_55;
  wire u_qdr_phy_cmplx_rdcal_n_56;
  wire u_qdr_phy_po_adj_n_11;
  wire u_qdr_phy_po_adj_n_12;
  wire u_qdr_phy_po_adj_n_14;
  wire u_qdr_phy_po_adj_n_16;
  wire u_qdr_phy_po_adj_n_17;
  wire u_qdr_phy_po_adj_n_19;
  wire u_qdr_phy_po_adj_n_20;
  wire u_qdr_phy_po_adj_n_21;
  wire u_qdr_phy_po_adj_n_22;
  wire u_qdr_phy_po_adj_n_3;
  wire u_qdr_phy_po_adj_n_4;
  wire u_qdr_phy_po_adj_n_5;
  wire u_qdr_phy_po_adj_n_6;
  wire u_qdr_phy_po_adj_n_7;
  wire u_qdr_phy_po_adj_n_8;
  wire u_qdr_phy_po_adj_n_9;
  wire u_qdr_phy_po_cntlr_n_11;
  wire u_qdr_phy_po_cntlr_n_12;
  wire u_qdr_phy_po_cntlr_n_13;
  wire u_qdr_phy_po_cntlr_n_14;
  wire u_qdr_phy_po_cntlr_n_15;
  wire u_qdr_phy_po_cntlr_n_16;
  wire u_qdr_phy_po_cntlr_n_17;
  wire u_qdr_phy_po_cntlr_n_18;
  wire u_qdr_phy_po_cntlr_n_19;
  wire u_qdr_phy_po_cntlr_n_2;
  wire u_qdr_phy_po_cntlr_n_20;
  wire u_qdr_phy_po_cntlr_n_21;
  wire u_qdr_phy_po_cntlr_n_22;
  wire u_qdr_phy_po_cntlr_n_3;
  wire u_qdr_phy_po_cntlr_n_5;
  wire u_qdr_phy_po_cntlr_n_7;
  wire u_qdr_phy_po_cntlr_n_8;
  wire u_qdr_phy_po_cntlr_n_9;
  wire u_qdr_phy_poc_n_0;
  wire u_qdr_phy_poc_n_1;
  wire u_qdr_phy_poc_n_2;
  wire u_qdr_phy_poc_n_4;
  wire u_qdr_phy_wr_init_sm_n_100;
  wire u_qdr_phy_wr_init_sm_n_101;
  wire u_qdr_phy_wr_init_sm_n_102;
  wire u_qdr_phy_wr_init_sm_n_103;
  wire u_qdr_phy_wr_init_sm_n_104;
  wire u_qdr_phy_wr_init_sm_n_105;
  wire u_qdr_phy_wr_init_sm_n_106;
  wire u_qdr_phy_wr_init_sm_n_107;
  wire u_qdr_phy_wr_init_sm_n_108;
  wire u_qdr_phy_wr_init_sm_n_109;
  wire u_qdr_phy_wr_init_sm_n_110;
  wire u_qdr_phy_wr_init_sm_n_111;
  wire u_qdr_phy_wr_init_sm_n_112;
  wire u_qdr_phy_wr_init_sm_n_113;
  wire u_qdr_phy_wr_init_sm_n_114;
  wire u_qdr_phy_wr_init_sm_n_115;
  wire u_qdr_phy_wr_init_sm_n_116;
  wire u_qdr_phy_wr_init_sm_n_117;
  wire u_qdr_phy_wr_init_sm_n_118;
  wire u_qdr_phy_wr_init_sm_n_119;
  wire u_qdr_phy_wr_init_sm_n_120;
  wire u_qdr_phy_wr_init_sm_n_121;
  wire u_qdr_phy_wr_init_sm_n_122;
  wire u_qdr_phy_wr_init_sm_n_123;
  wire u_qdr_phy_wr_init_sm_n_124;
  wire u_qdr_phy_wr_init_sm_n_125;
  wire u_qdr_phy_wr_init_sm_n_126;
  wire u_qdr_phy_wr_init_sm_n_127;
  wire u_qdr_phy_wr_init_sm_n_128;
  wire u_qdr_phy_wr_init_sm_n_129;
  wire u_qdr_phy_wr_init_sm_n_130;
  wire u_qdr_phy_wr_init_sm_n_131;
  wire u_qdr_phy_wr_init_sm_n_132;
  wire u_qdr_phy_wr_init_sm_n_133;
  wire u_qdr_phy_wr_init_sm_n_134;
  wire u_qdr_phy_wr_init_sm_n_135;
  wire u_qdr_phy_wr_init_sm_n_136;
  wire u_qdr_phy_wr_init_sm_n_137;
  wire u_qdr_phy_wr_init_sm_n_138;
  wire u_qdr_phy_wr_init_sm_n_139;
  wire u_qdr_phy_wr_init_sm_n_14;
  wire u_qdr_phy_wr_init_sm_n_140;
  wire u_qdr_phy_wr_init_sm_n_141;
  wire u_qdr_phy_wr_init_sm_n_142;
  wire u_qdr_phy_wr_init_sm_n_143;
  wire u_qdr_phy_wr_init_sm_n_144;
  wire u_qdr_phy_wr_init_sm_n_145;
  wire u_qdr_phy_wr_init_sm_n_146;
  wire u_qdr_phy_wr_init_sm_n_147;
  wire u_qdr_phy_wr_init_sm_n_148;
  wire u_qdr_phy_wr_init_sm_n_149;
  wire u_qdr_phy_wr_init_sm_n_150;
  wire u_qdr_phy_wr_init_sm_n_151;
  wire u_qdr_phy_wr_init_sm_n_152;
  wire u_qdr_phy_wr_init_sm_n_153;
  wire u_qdr_phy_wr_init_sm_n_154;
  wire u_qdr_phy_wr_init_sm_n_155;
  wire u_qdr_phy_wr_init_sm_n_156;
  wire u_qdr_phy_wr_init_sm_n_157;
  wire u_qdr_phy_wr_init_sm_n_158;
  wire u_qdr_phy_wr_init_sm_n_159;
  wire u_qdr_phy_wr_init_sm_n_16;
  wire u_qdr_phy_wr_init_sm_n_160;
  wire u_qdr_phy_wr_init_sm_n_161;
  wire u_qdr_phy_wr_init_sm_n_162;
  wire u_qdr_phy_wr_init_sm_n_163;
  wire u_qdr_phy_wr_init_sm_n_164;
  wire u_qdr_phy_wr_init_sm_n_165;
  wire u_qdr_phy_wr_init_sm_n_166;
  wire u_qdr_phy_wr_init_sm_n_167;
  wire u_qdr_phy_wr_init_sm_n_168;
  wire u_qdr_phy_wr_init_sm_n_169;
  wire u_qdr_phy_wr_init_sm_n_170;
  wire u_qdr_phy_wr_init_sm_n_171;
  wire u_qdr_phy_wr_init_sm_n_172;
  wire u_qdr_phy_wr_init_sm_n_173;
  wire u_qdr_phy_wr_init_sm_n_174;
  wire u_qdr_phy_wr_init_sm_n_175;
  wire u_qdr_phy_wr_init_sm_n_176;
  wire u_qdr_phy_wr_init_sm_n_177;
  wire u_qdr_phy_wr_init_sm_n_178;
  wire u_qdr_phy_wr_init_sm_n_183;
  wire u_qdr_phy_wr_init_sm_n_190;
  wire u_qdr_phy_wr_init_sm_n_191;
  wire u_qdr_phy_wr_init_sm_n_192;
  wire u_qdr_phy_wr_init_sm_n_197;
  wire u_qdr_phy_wr_init_sm_n_200;
  wire u_qdr_phy_wr_init_sm_n_201;
  wire u_qdr_phy_wr_init_sm_n_211;
  wire u_qdr_phy_wr_init_sm_n_212;
  wire u_qdr_phy_wr_init_sm_n_213;
  wire u_qdr_phy_wr_init_sm_n_214;
  wire u_qdr_phy_wr_init_sm_n_215;
  wire u_qdr_phy_wr_init_sm_n_216;
  wire u_qdr_phy_wr_init_sm_n_217;
  wire u_qdr_phy_wr_init_sm_n_218;
  wire u_qdr_phy_wr_init_sm_n_220;
  wire u_qdr_phy_wr_init_sm_n_221;
  wire u_qdr_phy_wr_init_sm_n_35;
  wire u_qdr_phy_wr_init_sm_n_36;
  wire u_qdr_phy_wr_init_sm_n_37;
  wire u_qdr_phy_wr_init_sm_n_38;
  wire u_qdr_phy_wr_init_sm_n_39;
  wire u_qdr_phy_wr_init_sm_n_40;
  wire u_qdr_phy_wr_init_sm_n_41;
  wire u_qdr_phy_wr_init_sm_n_42;
  wire u_qdr_phy_wr_init_sm_n_43;
  wire u_qdr_phy_wr_init_sm_n_44;
  wire u_qdr_phy_wr_init_sm_n_45;
  wire u_qdr_phy_wr_init_sm_n_46;
  wire u_qdr_phy_wr_init_sm_n_47;
  wire u_qdr_phy_wr_init_sm_n_48;
  wire u_qdr_phy_wr_init_sm_n_49;
  wire u_qdr_phy_wr_init_sm_n_50;
  wire u_qdr_phy_wr_init_sm_n_51;
  wire u_qdr_phy_wr_init_sm_n_52;
  wire u_qdr_phy_wr_init_sm_n_53;
  wire u_qdr_phy_wr_init_sm_n_54;
  wire u_qdr_phy_wr_init_sm_n_55;
  wire u_qdr_phy_wr_init_sm_n_56;
  wire u_qdr_phy_wr_init_sm_n_57;
  wire u_qdr_phy_wr_init_sm_n_58;
  wire u_qdr_phy_wr_init_sm_n_59;
  wire u_qdr_phy_wr_init_sm_n_60;
  wire u_qdr_phy_wr_init_sm_n_61;
  wire u_qdr_phy_wr_init_sm_n_62;
  wire u_qdr_phy_wr_init_sm_n_63;
  wire u_qdr_phy_wr_init_sm_n_64;
  wire u_qdr_phy_wr_init_sm_n_65;
  wire u_qdr_phy_wr_init_sm_n_66;
  wire u_qdr_phy_wr_init_sm_n_67;
  wire u_qdr_phy_wr_init_sm_n_68;
  wire u_qdr_phy_wr_init_sm_n_69;
  wire u_qdr_phy_wr_init_sm_n_70;
  wire u_qdr_phy_wr_init_sm_n_71;
  wire u_qdr_phy_wr_init_sm_n_72;
  wire u_qdr_phy_wr_init_sm_n_73;
  wire u_qdr_phy_wr_init_sm_n_74;
  wire u_qdr_phy_wr_init_sm_n_75;
  wire u_qdr_phy_wr_init_sm_n_76;
  wire u_qdr_phy_wr_init_sm_n_77;
  wire u_qdr_phy_wr_init_sm_n_78;
  wire u_qdr_phy_wr_init_sm_n_79;
  wire u_qdr_phy_wr_init_sm_n_80;
  wire u_qdr_phy_wr_init_sm_n_81;
  wire u_qdr_phy_wr_init_sm_n_82;
  wire u_qdr_phy_wr_init_sm_n_83;
  wire u_qdr_phy_wr_init_sm_n_84;
  wire u_qdr_phy_wr_init_sm_n_85;
  wire u_qdr_phy_wr_init_sm_n_86;
  wire u_qdr_phy_wr_init_sm_n_87;
  wire u_qdr_phy_wr_init_sm_n_88;
  wire u_qdr_phy_wr_init_sm_n_89;
  wire u_qdr_phy_wr_init_sm_n_90;
  wire u_qdr_phy_wr_init_sm_n_91;
  wire u_qdr_phy_wr_init_sm_n_92;
  wire u_qdr_phy_wr_init_sm_n_93;
  wire u_qdr_phy_wr_init_sm_n_94;
  wire u_qdr_phy_wr_init_sm_n_95;
  wire u_qdr_phy_wr_init_sm_n_96;
  wire u_qdr_phy_wr_init_sm_n_97;
  wire u_qdr_phy_wr_init_sm_n_98;
  wire u_qdr_phy_wr_init_sm_n_99;
  wire u_qdr_rld_phy_cntrl_init_n_11;
  wire \valid_latency_reg[1] ;
  wire \valid_latency_reg[2] ;
  wire \valid_latency_reg[3] ;
  wire \valid_latency_reg[3]_0 ;
  wire \valid_latency_reg[4] ;
  wire victim_bit_r0;
  wire [0:0]\wait_cnt_reg[0] ;
  wire [0:0]\wait_cnt_reg[0]_0 ;
  wire [0:0]\wait_cnt_reg[0]_1 ;
  wire [0:0]\wait_cnt_reg[3] ;
  wire [0:0]\wait_cnt_reg[3]_0 ;
  wire [0:0]\wait_cnt_reg[3]_1 ;
  wire [0:0]\wait_cnt_reg[3]_2 ;
  wire [0:0]\wait_cnt_reg[3]_3 ;
  wire [0:0]\wait_cnt_reg[3]_4 ;
  wire [0:0]\wait_cnt_reg[3]_5 ;
  wire [12:0]wr_addr1_r;
  wire wrcal_adj_done;
  wire wrcal_adj_rdy;
  wire wrcal_adj_rdy_r_reg;
  wire [1:0]wrcal_byte_sel;
  wire wrcal_inc;
  wire wrcal_po_en;
  wire \wrcal_samp_cnt_r_reg[0] ;
  wire wrcal_stg3;

  sram_migmig_7series_v2_4_qdr_rld_phy_cmplx_rdcal u_qdr_phy_cmplx_rdcal
       (.A({addr[2:1],\valid_latency_reg[1] ,addr[0],Q[0]}),
        .CLK(CLK),
        .D(cmplx_addr_r),
        .E(victim_bit_r0),
        .Q(cmplx_seq_addr),
        .SR(\u_cmplx_rdcal_seq/seg_run_ns ),
        .addr(addr[3]),
        .cmplx_pause(cmplx_pause),
        .cmplx_rd_data_valid_r_reg(cmplx_rd_data_valid_r_reg),
        .cmplx_rd_data_valid_r_reg_0(cmplx_rd_data_valid_r_reg_0),
        .cmplx_rd_data_valid_r_reg_1(cmplx_rd_data_valid_r_reg_1),
        .cmplx_rd_data_valid_r_reg_2(cmplx_rd_data_valid_r_reg_2),
        .cmplx_seq_rst(cmplx_seq_rst),
        .cmplx_wr_done(cmplx_wr_done),
        .cq_stable_r_reg(u_qdr_phy_wr_init_sm_n_197),
        .\init_wr_data0_r_reg[28] (u_qdr_phy_cmplx_rdcal_n_49),
        .\init_wr_data0_r_reg[30] (u_qdr_phy_cmplx_rdcal_n_50),
        .\init_wr_data0_r_reg[32] (u_qdr_phy_cmplx_rdcal_n_51),
        .\init_wr_data0_r_reg[34] (u_qdr_phy_cmplx_rdcal_n_52),
        .\init_wr_data0_r_reg[64] (u_qdr_phy_cmplx_rdcal_n_53),
        .\init_wr_data0_r_reg[66] (u_qdr_phy_cmplx_rdcal_n_54),
        .\init_wr_data0_r_reg[68] (u_qdr_phy_cmplx_rdcal_n_55),
        .\init_wr_data0_r_reg[70] (u_qdr_phy_cmplx_rdcal_n_56),
        .\init_wr_data1_r_reg[71] ({cmplx_rd_burst_bytes[35:17],cmplx_rd_burst_bytes[15],cmplx_rd_burst_bytes[13],cmplx_rd_burst_bytes[11],cmplx_rd_burst_bytes[9:8],cmplx_rd_burst_bytes[6],cmplx_rd_burst_bytes[4],cmplx_rd_burst_bytes[2],cmplx_rd_burst_bytes[0]}),
        .pause_r_reg(u_qdr_phy_wr_init_sm_n_16),
        .\phy_init_r_reg[0] (u_qdr_phy_wr_init_sm_n_201),
        .\phy_init_r_reg[10] (u_qdr_phy_wr_init_sm_n_211),
        .rd_data_comp_ns(rd_data_comp_ns),
        .\rd_data_comp_r_reg[1] (\rd_data_comp_r_reg[1] ),
        .\rd_data_lane_r_reg[26] (\rd_data_lane_r_reg[26] ),
        .\rd_data_lane_r_reg[27] (\rd_data_lane_r_reg[27] ),
        .\rd_data_lane_r_reg[28] (\rd_data_lane_r_reg[28] ),
        .\rd_data_lane_r_reg[29] (\rd_data_lane_r_reg[29] ),
        .\rd_data_lane_r_reg[30] (\rd_data_lane_r_reg[30] ),
        .\rd_data_lane_r_reg[31] (\rd_data_lane_r_reg[31] ),
        .\rd_data_lane_r_reg[32] (\rd_data_lane_r_reg[32] ),
        .\rd_data_lane_r_reg[33] (\rd_data_lane_r_reg[33] ),
        .\rd_data_lane_r_reg[34] (\rd_data_lane_r_reg[34] ),
        .\rd_data_lane_r_reg[35] (\rd_data_lane_r_reg[35] ),
        .\seg_num_r_reg[4] (u_qdr_phy_cmplx_rdcal_n_10),
        .\valid_latency_reg[1] (Q[1]),
        .\valid_latency_reg[2] (\valid_latency_reg[2] ),
        .\valid_latency_reg[3] (\valid_latency_reg[3] ),
        .\valid_latency_reg[3]_0 (\valid_latency_reg[3]_0 ),
        .\valid_latency_reg[4] (\valid_latency_reg[4] ),
        .victim_rot_done_r_reg(u_qdr_phy_cmplx_rdcal_n_11),
        .victim_rot_done_r_reg_0(u_qdr_phy_wr_init_sm_n_200));
  sram_migmig_7series_v2_4_qdr_phy_wr_po_adj u_qdr_phy_po_adj
       (.CLK(CLK),
        .D(D[0]),
        .K_is_at_center_r_reg_0(u_qdr_phy_po_adj_n_5),
        .K_is_at_center_r_reg_1({sm_r,u_qdr_phy_po_adj_n_11,u_qdr_phy_po_adj_n_12}),
        .Q(wrcal_byte_sel),
        .SR(SR),
        .all_lanes_stg2_min_eyes_r(all_lanes_stg2_min_eyes_r),
        .all_lanes_stg2_min_eyes_r_reg_0(u_qdr_phy_wr_init_sm_n_217),
        .byte_sel_ns1(byte_sel_ns1),
        .byte_sel_ns118_in(byte_sel_ns118_in),
        .byte_sel_ns146_out(byte_sel_ns146_out),
        .\byte_sel_r_reg[0]_0 (u_qdr_phy_po_adj_n_19),
        .\calib_zero_inputs_reg[1] (u_qdr_phy_po_adj_n_16),
        .cq_stable_r_reg(cq_stable_r),
        .cq_stable_r_reg_0(byte_sel_cnt1),
        .cq_stable_r_reg_1(u_qdr_phy_wr_init_sm_n_192),
        .done_r_reg(u_qdr_phy_poc_n_4),
        .done_r_reg_0(u_qdr_phy_poc_n_0),
        .edge_aligned_r_reg(u_qdr_phy_poc_n_2),
        .\eye_sz_cnt_r_reg[12]_0 (u_qdr_phy_po_adj_n_20),
        .inc_r_reg_0(u_qdr_phy_po_adj_n_9),
        .ktap_at_left_edge_r_reg_0(u_qdr_phy_po_adj_n_8),
        .ktap_at_right_edge_r_reg_0(u_qdr_phy_po_adj_n_7),
        .\lanes_solid_r_reg[0] (u_qdr_phy_wr_init_sm_n_214),
        .\lanes_solid_r_reg[2] (u_qdr_phy_wr_init_sm_n_216),
        .\lanes_solid_r_reg[2]_0 (u_qdr_phy_wr_init_sm_n_213),
        .\lanes_solid_r_reg[3] (u_qdr_phy_wr_init_sm_n_212),
        .mmcm_edge_detect_rdy_r_reg_0(u_qdr_phy_po_adj_n_6),
        .new_command(new_command),
        .po_adj_done_r2_reg(u_qdr_phy_po_cntlr_n_2),
        .po_adj_done_r2_reg_0(u_qdr_phy_po_cntlr_n_8),
        .po_adj_done_r2_reg_1(u_qdr_phy_po_cntlr_n_9),
        .po_adj_done_r2_reg_2(u_qdr_phy_wr_init_sm_n_218),
        .\po_counter_read_val_reg[5] (\po_counter_read_val_reg[5] ),
        .po_delay_done_reg(po_delay_done_reg_0),
        .po_en_r_reg_0(u_qdr_phy_po_adj_n_14),
        .po_su_rdy_r_reg(u_qdr_phy_po_cntlr_n_5),
        .po_su_rdy_r_reg_0(u_qdr_phy_wr_init_sm_n_215),
        .poc_backup_r_reg_0(u_qdr_phy_poc_n_1),
        .\rise_lead_r_reg[6] (u_qdr_phy_po_adj_n_17),
        .stg3_0_r2(stg3_0_r2),
        .\stg3_0_r_reg[0] (u_qdr_phy_po_cntlr_n_16),
        .\stg3_0_r_reg[1] (u_qdr_phy_po_cntlr_n_15),
        .\stg3_0_r_reg[2] (u_qdr_phy_po_cntlr_n_14),
        .\stg3_0_r_reg[3] (u_qdr_phy_po_cntlr_n_13),
        .\stg3_0_r_reg[4] (u_qdr_phy_po_cntlr_n_12),
        .\stg3_0_r_reg[5] (u_qdr_phy_po_cntlr_n_11),
        .stg3_1_r2(stg3_1_r2),
        .\stg3_1_r_reg[0] (u_qdr_phy_po_cntlr_n_22),
        .\stg3_1_r_reg[1] (u_qdr_phy_po_cntlr_n_21),
        .\stg3_1_r_reg[2] (u_qdr_phy_po_cntlr_n_20),
        .\stg3_1_r_reg[3] (u_qdr_phy_po_cntlr_n_19),
        .\stg3_1_r_reg[4] (u_qdr_phy_po_cntlr_n_18),
        .\stg3_1_r_reg[5] (u_qdr_phy_po_cntlr_n_17),
        .stg3_r_reg_0(u_qdr_phy_po_adj_n_3),
        .stg3_r_reg_1(u_qdr_phy_po_cntlr_n_7),
        .wrcal_adj_done(wrcal_adj_done),
        .wrcal_adj_done_r_reg(u_qdr_phy_po_adj_n_21),
        .wrcal_adj_done_r_reg_0(u_qdr_phy_po_adj_n_22),
        .wrcal_adj_rdy_r_reg(wrcal_adj_rdy),
        .wrcal_adj_rdy_r_reg_0(u_qdr_phy_po_cntlr_n_3),
        .wrcal_inc(wrcal_inc),
        .wrcal_po_en_r_reg(u_qdr_phy_po_adj_n_4),
        .wrcal_stg3(wrcal_stg3));
  sram_migmig_7series_v2_4_qdr_phy_wr_po_cntlr u_qdr_phy_po_cntlr
       (.CLK(CLK),
        .K_is_at_center_r_reg(u_qdr_phy_po_cntlr_n_2),
        .SR(SR),
        .byte_sel_ns1(byte_sel_ns1),
        .byte_sel_ns118_in(byte_sel_ns118_in),
        .cq_stable_r_reg(cq_stable_r),
        .inc_r_reg_0(u_qdr_phy_po_cntlr_n_9),
        .inc_r_reg_1(u_qdr_phy_po_adj_n_9),
        .\klane_stg3_left_r_reg[0] (u_qdr_phy_po_cntlr_n_8),
        .mmcm_edge_detect_rdy_r_reg(u_qdr_phy_po_cntlr_n_11),
        .mmcm_edge_detect_rdy_r_reg_0(u_qdr_phy_po_cntlr_n_12),
        .mmcm_edge_detect_rdy_r_reg_1(u_qdr_phy_po_cntlr_n_13),
        .mmcm_edge_detect_rdy_r_reg_10(u_qdr_phy_po_cntlr_n_22),
        .mmcm_edge_detect_rdy_r_reg_2(u_qdr_phy_po_cntlr_n_14),
        .mmcm_edge_detect_rdy_r_reg_3(u_qdr_phy_po_cntlr_n_15),
        .mmcm_edge_detect_rdy_r_reg_4(u_qdr_phy_po_cntlr_n_16),
        .mmcm_edge_detect_rdy_r_reg_5(u_qdr_phy_po_cntlr_n_17),
        .mmcm_edge_detect_rdy_r_reg_6(u_qdr_phy_po_cntlr_n_18),
        .mmcm_edge_detect_rdy_r_reg_7(u_qdr_phy_po_cntlr_n_19),
        .mmcm_edge_detect_rdy_r_reg_8(u_qdr_phy_po_cntlr_n_20),
        .mmcm_edge_detect_rdy_r_reg_9(u_qdr_phy_po_cntlr_n_21),
        .new_command(new_command),
        .\po_counter_read_val_reg[5] (\po_counter_read_val_reg[5] ),
        .po_en_r_reg(u_qdr_phy_po_adj_n_4),
        .\po_wait_r_reg[1]_0 (u_qdr_phy_po_cntlr_n_3),
        .\po_wait_r_reg[1]_1 (u_qdr_phy_po_cntlr_n_7),
        .\po_wait_r_reg[2]_0 (u_qdr_phy_po_cntlr_n_5),
        .\sm_r_reg[1] (u_qdr_phy_po_adj_n_11),
        .solid_valid_r_reg(u_qdr_phy_po_adj_n_21),
        .stg3_0_r2(stg3_0_r2),
        .stg3_1_r2(stg3_1_r2),
        .stg3_r_reg_0(u_qdr_phy_po_adj_n_3),
        .wrcal_adj_done(wrcal_adj_done),
        .wrcal_adj_rdy_r_reg_0(wrcal_adj_rdy),
        .wrcal_inc(wrcal_inc),
        .wrcal_po_en(wrcal_po_en),
        .wrcal_stg3(wrcal_stg3));
  sram_migmig_7series_v2_4_poc_top u_qdr_phy_poc
       (.CLK(CLK),
        .E(E),
        .SR(SR),
        .cq_stable_r_reg(cq_stable_r),
        .ktap_at_left_edge_r_reg(u_qdr_phy_po_adj_n_8),
        .ktap_at_left_edge_r_reg_0(u_qdr_phy_po_adj_n_17),
        .ktap_at_right_edge_r_reg(u_qdr_phy_po_adj_n_7),
        .mmcm_edge_detect_rdy_r_reg(u_qdr_phy_po_adj_n_6),
        .pd_out_selected(pd_out_selected),
        .poc_backup_r_reg(u_qdr_phy_poc_n_1),
        .poc_sample_pd(poc_sample_pd),
        .psdone(psdone),
        .\sm_r_reg[3] (u_qdr_phy_poc_n_0),
        .\sm_r_reg[3]_0 (u_qdr_phy_poc_n_2),
        .\sm_r_reg[3]_1 (u_qdr_phy_poc_n_4));
  sram_migmig_7series_v2_4_poc_pd u_qdr_phy_poc_pd0
       (.CLK(CLK),
        .mmcm_ps_clk(mmcm_ps_clk),
        .pd_out_selected(pd_out_selected),
        .rst_sync_r1(rst_sync_r1),
        .tmp_lb_clk(tmp_lb_clk));
  sram_migmig_7series_v2_4_poc_pd_11 u_qdr_phy_poc_pd1
       (.mmcm_ps_clk(mmcm_ps_clk),
        .rst_sync_r1(rst_sync_r1));
  sram_migmig_7series_v2_4_qdr_phy_wr_control_io u_qdr_phy_wr_control
       (.CLK(CLK),
        .D(wr_addr1_r),
        .SR(SR),
        .app_rd_addr0(app_rd_addr0[18:13]),
        .app_wr_addr0(app_wr_addr0[18:13]),
        .d_in(d_in),
        .init_calib_complete_r_reg_rep(u_qdr_phy_wr_init_sm_n_220),
        .init_calib_complete_r_reg_rep_0(u_qdr_phy_wr_init_sm_n_221),
        .init_calib_complete_r_reg_rep_1(u_qdr_phy_wr_init_sm_n_14),
        .init_calib_complete_r_reg_rep_2(rd_addr0_r),
        .p_1_out(p_1_out),
        .phy_dout(phy_dout[18:0]));
  sram_migmig_7series_v2_4_qdr_phy_wr_data_io u_qdr_phy_wr_data
       (.CLK(CLK),
        .D({u_qdr_phy_wr_init_sm_n_143,u_qdr_phy_wr_init_sm_n_144,u_qdr_phy_wr_init_sm_n_145,u_qdr_phy_wr_init_sm_n_146,u_qdr_phy_wr_init_sm_n_147,u_qdr_phy_wr_init_sm_n_148,u_qdr_phy_wr_init_sm_n_149,u_qdr_phy_wr_init_sm_n_150,u_qdr_phy_wr_init_sm_n_151,u_qdr_phy_wr_init_sm_n_152,u_qdr_phy_wr_init_sm_n_153,u_qdr_phy_wr_init_sm_n_154,u_qdr_phy_wr_init_sm_n_155,u_qdr_phy_wr_init_sm_n_156,u_qdr_phy_wr_init_sm_n_157,u_qdr_phy_wr_init_sm_n_158,u_qdr_phy_wr_init_sm_n_159,u_qdr_phy_wr_init_sm_n_160,u_qdr_phy_wr_init_sm_n_161,u_qdr_phy_wr_init_sm_n_162,u_qdr_phy_wr_init_sm_n_163,u_qdr_phy_wr_init_sm_n_164,u_qdr_phy_wr_init_sm_n_165,u_qdr_phy_wr_init_sm_n_166,u_qdr_phy_wr_init_sm_n_167,u_qdr_phy_wr_init_sm_n_168,u_qdr_phy_wr_init_sm_n_169,u_qdr_phy_wr_init_sm_n_170,u_qdr_phy_wr_init_sm_n_171,u_qdr_phy_wr_init_sm_n_172,u_qdr_phy_wr_init_sm_n_173,u_qdr_phy_wr_init_sm_n_174,u_qdr_phy_wr_init_sm_n_175,u_qdr_phy_wr_init_sm_n_176,u_qdr_phy_wr_init_sm_n_177,u_qdr_phy_wr_init_sm_n_178}),
        .SR(SR),
        .init_calib_complete_r_reg({u_qdr_phy_wr_init_sm_n_35,u_qdr_phy_wr_init_sm_n_36,u_qdr_phy_wr_init_sm_n_37,u_qdr_phy_wr_init_sm_n_38,u_qdr_phy_wr_init_sm_n_39,u_qdr_phy_wr_init_sm_n_40,u_qdr_phy_wr_init_sm_n_41,u_qdr_phy_wr_init_sm_n_42,u_qdr_phy_wr_init_sm_n_43,u_qdr_phy_wr_init_sm_n_44,u_qdr_phy_wr_init_sm_n_45,u_qdr_phy_wr_init_sm_n_46,u_qdr_phy_wr_init_sm_n_47,u_qdr_phy_wr_init_sm_n_48,u_qdr_phy_wr_init_sm_n_49,u_qdr_phy_wr_init_sm_n_50,u_qdr_phy_wr_init_sm_n_51,u_qdr_phy_wr_init_sm_n_52,u_qdr_phy_wr_init_sm_n_53,u_qdr_phy_wr_init_sm_n_54,u_qdr_phy_wr_init_sm_n_55,u_qdr_phy_wr_init_sm_n_56,u_qdr_phy_wr_init_sm_n_57,u_qdr_phy_wr_init_sm_n_58,u_qdr_phy_wr_init_sm_n_59,u_qdr_phy_wr_init_sm_n_60,u_qdr_phy_wr_init_sm_n_61,u_qdr_phy_wr_init_sm_n_62,u_qdr_phy_wr_init_sm_n_63,u_qdr_phy_wr_init_sm_n_64,u_qdr_phy_wr_init_sm_n_65,u_qdr_phy_wr_init_sm_n_66,u_qdr_phy_wr_init_sm_n_67,u_qdr_phy_wr_init_sm_n_68,u_qdr_phy_wr_init_sm_n_69,u_qdr_phy_wr_init_sm_n_70}),
        .init_calib_complete_r_reg_0({u_qdr_phy_wr_init_sm_n_71,u_qdr_phy_wr_init_sm_n_72,u_qdr_phy_wr_init_sm_n_73,u_qdr_phy_wr_init_sm_n_74,u_qdr_phy_wr_init_sm_n_75,u_qdr_phy_wr_init_sm_n_76,u_qdr_phy_wr_init_sm_n_77,u_qdr_phy_wr_init_sm_n_78,u_qdr_phy_wr_init_sm_n_79,u_qdr_phy_wr_init_sm_n_80,u_qdr_phy_wr_init_sm_n_81,u_qdr_phy_wr_init_sm_n_82,u_qdr_phy_wr_init_sm_n_83,u_qdr_phy_wr_init_sm_n_84,u_qdr_phy_wr_init_sm_n_85,u_qdr_phy_wr_init_sm_n_86,u_qdr_phy_wr_init_sm_n_87,u_qdr_phy_wr_init_sm_n_88,u_qdr_phy_wr_init_sm_n_89,u_qdr_phy_wr_init_sm_n_90,u_qdr_phy_wr_init_sm_n_91,u_qdr_phy_wr_init_sm_n_92,u_qdr_phy_wr_init_sm_n_93,u_qdr_phy_wr_init_sm_n_94,u_qdr_phy_wr_init_sm_n_95,u_qdr_phy_wr_init_sm_n_96,u_qdr_phy_wr_init_sm_n_97,u_qdr_phy_wr_init_sm_n_98,u_qdr_phy_wr_init_sm_n_99,u_qdr_phy_wr_init_sm_n_100,u_qdr_phy_wr_init_sm_n_101,u_qdr_phy_wr_init_sm_n_102,u_qdr_phy_wr_init_sm_n_103,u_qdr_phy_wr_init_sm_n_104,u_qdr_phy_wr_init_sm_n_105,u_qdr_phy_wr_init_sm_n_106}),
        .init_calib_complete_r_reg_1({u_qdr_phy_wr_init_sm_n_107,u_qdr_phy_wr_init_sm_n_108,u_qdr_phy_wr_init_sm_n_109,u_qdr_phy_wr_init_sm_n_110,u_qdr_phy_wr_init_sm_n_111,u_qdr_phy_wr_init_sm_n_112,u_qdr_phy_wr_init_sm_n_113,u_qdr_phy_wr_init_sm_n_114,u_qdr_phy_wr_init_sm_n_115,u_qdr_phy_wr_init_sm_n_116,u_qdr_phy_wr_init_sm_n_117,u_qdr_phy_wr_init_sm_n_118,u_qdr_phy_wr_init_sm_n_119,u_qdr_phy_wr_init_sm_n_120,u_qdr_phy_wr_init_sm_n_121,u_qdr_phy_wr_init_sm_n_122,u_qdr_phy_wr_init_sm_n_123,u_qdr_phy_wr_init_sm_n_124,u_qdr_phy_wr_init_sm_n_125,u_qdr_phy_wr_init_sm_n_126,u_qdr_phy_wr_init_sm_n_127,u_qdr_phy_wr_init_sm_n_128,u_qdr_phy_wr_init_sm_n_129,u_qdr_phy_wr_init_sm_n_130,u_qdr_phy_wr_init_sm_n_131,u_qdr_phy_wr_init_sm_n_132,u_qdr_phy_wr_init_sm_n_133,u_qdr_phy_wr_init_sm_n_134,u_qdr_phy_wr_init_sm_n_135,u_qdr_phy_wr_init_sm_n_136,u_qdr_phy_wr_init_sm_n_137,u_qdr_phy_wr_init_sm_n_138,u_qdr_phy_wr_init_sm_n_139,u_qdr_phy_wr_init_sm_n_140,u_qdr_phy_wr_init_sm_n_141,u_qdr_phy_wr_init_sm_n_142}),
        .init_calib_complete_r_reg_2(mux_bw_fall0),
        .init_calib_complete_r_reg_3(mux_bw_rise1),
        .init_calib_complete_r_reg_rep(mux_bw_fall1),
        .init_calib_complete_r_reg_rep_0(mux_bw_rise0),
        .phy_dout(phy_dout[178:19]));
  sram_migmig_7series_v2_4_qdr_phy_wr_init_sm u_qdr_phy_wr_init_sm
       (.CLK(CLK),
        .D(cmplx_addr_r),
        .E(victim_bit_r0),
        .K_is_at_center_r_reg(u_qdr_phy_po_adj_n_5),
        .Q(wrcal_byte_sel),
        .SR(\u_cmplx_rdcal_seq/seg_run_ns ),
        .SS(u_qdr_phy_wr_init_sm_n_191),
        .all_lanes_stg2_min_eyes_r(all_lanes_stg2_min_eyes_r),
        .app_rd_addr0(app_rd_addr0[12:0]),
        .app_rd_cmd0(app_rd_cmd0),
        .app_wr_addr0(app_wr_addr0[12:0]),
        .app_wr_bw_n0(app_wr_bw_n0),
        .app_wr_cmd0(app_wr_cmd0),
        .app_wr_cmd1(app_wr_cmd1),
        .app_wr_data0(app_wr_data0),
        .\byte_cnt_reg[0] (\byte_cnt_reg[0] ),
        .\byte_cnt_reg[1] (\byte_cnt_reg[1] ),
        .\byte_cnt_reg[2] (\byte_cnt_reg[2] ),
        .\byte_cnt_reg[2]_0 (\byte_cnt_reg[2]_0 ),
        .\byte_sel_cnt_reg[0] (\byte_sel_cnt_reg[0] ),
        .\byte_sel_cnt_reg[0]_0 (\byte_sel_cnt_reg[0]_0 ),
        .\byte_sel_cnt_reg[1] (\byte_sel_cnt_reg[1] ),
        .\byte_sel_cnt_reg[1]_0 (\byte_sel_cnt_reg[1]_0 ),
        .byte_sel_ns146_out(byte_sel_ns146_out),
        .\byte_sel_r_reg[0] (u_qdr_phy_wr_init_sm_n_217),
        .\byte_sel_r_reg[1] (u_qdr_phy_po_adj_n_22),
        .\byte_sel_r_reg[1]_0 (u_qdr_phy_po_adj_n_20),
        .cal_done_reg(cal_done_reg),
        .cal_stage2_start_r_reg_0(cal_stage2_start_r_reg),
        .calib_in_common_reg(calib_in_common_reg),
        .\calib_sel_reg[0] (u_qdr_phy_wr_init_sm_n_183),
        .\calib_sel_reg[1] (\calib_sel_reg[1] ),
        .\calib_sel_reg[4] (D[1]),
        .\calib_zero_inputs_reg[2] (\calib_zero_inputs_reg[2] ),
        .\calib_zero_inputs_reg[2]_0 (byte_sel_cnt1),
        .clkdiv_phase_cal_done_5r_reg(clkdiv_phase_cal_done_5r_reg),
        .\cmplx_burst_bytes_r_reg[10] (u_qdr_phy_cmplx_rdcal_n_53),
        .\cmplx_burst_bytes_r_reg[12] (u_qdr_phy_cmplx_rdcal_n_54),
        .\cmplx_burst_bytes_r_reg[14] (u_qdr_phy_cmplx_rdcal_n_55),
        .\cmplx_burst_bytes_r_reg[16] (u_qdr_phy_cmplx_rdcal_n_56),
        .\cmplx_burst_bytes_r_reg[1] (u_qdr_phy_cmplx_rdcal_n_49),
        .\cmplx_burst_bytes_r_reg[35] ({cmplx_rd_burst_bytes[35:17],cmplx_rd_burst_bytes[15],cmplx_rd_burst_bytes[13],cmplx_rd_burst_bytes[11],cmplx_rd_burst_bytes[9:8],cmplx_rd_burst_bytes[6],cmplx_rd_burst_bytes[4],cmplx_rd_burst_bytes[2],cmplx_rd_burst_bytes[0]}),
        .\cmplx_burst_bytes_r_reg[3] (u_qdr_phy_cmplx_rdcal_n_50),
        .\cmplx_burst_bytes_r_reg[5] (u_qdr_phy_cmplx_rdcal_n_51),
        .\cmplx_burst_bytes_r_reg[7] (u_qdr_phy_cmplx_rdcal_n_52),
        .cmplx_pause(cmplx_pause),
        .cmplx_rdcal_start(cmplx_rdcal_start),
        .cmplx_seq_rst(cmplx_seq_rst),
        .cmplx_wr_done(cmplx_wr_done),
        .cq_stable_r_reg_0(cq_stable_r_reg),
        .\data_valid_shftr_r_reg[2] (u_qdr_phy_wr_init_sm_n_16),
        .edge_adv_cal_done_reg(edge_adv_cal_done_reg),
        .edge_adv_cal_start_r_reg_0(edge_adv_cal_start_r_reg),
        .\eye_sz_cnt_r_reg[12] (u_qdr_phy_wr_init_sm_n_213),
        .\eye_sz_cnt_r_reg[12]_0 (u_qdr_phy_wr_init_sm_n_218),
        .first_lane_r(first_lane_r),
        .init_calib_complete(init_calib_complete),
        .\init_wr_data0_r_reg[71]_0 (u_qdr_phy_wr_init_sm_n_211),
        .\int_rd_cmd_n_reg[0] (u_qdr_phy_wr_init_sm_n_220),
        .\int_wr_cmd_n_reg[1] (u_qdr_phy_wr_init_sm_n_221),
        .\iob_addr_rise0_reg[12] (rd_addr0_r),
        .\iob_addr_rise1_reg[12] (wr_addr1_r),
        .iob_dll_off_n(iob_dll_off_n),
        .kill_rd_valid(kill_rd_valid),
        .\lanes_solid_prev_r_reg[0]_0 (u_qdr_phy_wr_init_sm_n_214),
        .\left_r_reg[0] (\left_r_reg[0] ),
        .\mux_bw_fall0_r_reg[3] (mux_bw_fall0),
        .\mux_bw_fall1_r_reg[3] (mux_bw_fall1),
        .\mux_bw_rise0_r_reg[3] (mux_bw_rise0),
        .\mux_bw_rise1_r_reg[3] (mux_bw_rise1),
        .\mux_data_fall0_r_reg[35] ({u_qdr_phy_wr_init_sm_n_71,u_qdr_phy_wr_init_sm_n_72,u_qdr_phy_wr_init_sm_n_73,u_qdr_phy_wr_init_sm_n_74,u_qdr_phy_wr_init_sm_n_75,u_qdr_phy_wr_init_sm_n_76,u_qdr_phy_wr_init_sm_n_77,u_qdr_phy_wr_init_sm_n_78,u_qdr_phy_wr_init_sm_n_79,u_qdr_phy_wr_init_sm_n_80,u_qdr_phy_wr_init_sm_n_81,u_qdr_phy_wr_init_sm_n_82,u_qdr_phy_wr_init_sm_n_83,u_qdr_phy_wr_init_sm_n_84,u_qdr_phy_wr_init_sm_n_85,u_qdr_phy_wr_init_sm_n_86,u_qdr_phy_wr_init_sm_n_87,u_qdr_phy_wr_init_sm_n_88,u_qdr_phy_wr_init_sm_n_89,u_qdr_phy_wr_init_sm_n_90,u_qdr_phy_wr_init_sm_n_91,u_qdr_phy_wr_init_sm_n_92,u_qdr_phy_wr_init_sm_n_93,u_qdr_phy_wr_init_sm_n_94,u_qdr_phy_wr_init_sm_n_95,u_qdr_phy_wr_init_sm_n_96,u_qdr_phy_wr_init_sm_n_97,u_qdr_phy_wr_init_sm_n_98,u_qdr_phy_wr_init_sm_n_99,u_qdr_phy_wr_init_sm_n_100,u_qdr_phy_wr_init_sm_n_101,u_qdr_phy_wr_init_sm_n_102,u_qdr_phy_wr_init_sm_n_103,u_qdr_phy_wr_init_sm_n_104,u_qdr_phy_wr_init_sm_n_105,u_qdr_phy_wr_init_sm_n_106}),
        .\mux_data_fall1_r_reg[35] ({u_qdr_phy_wr_init_sm_n_143,u_qdr_phy_wr_init_sm_n_144,u_qdr_phy_wr_init_sm_n_145,u_qdr_phy_wr_init_sm_n_146,u_qdr_phy_wr_init_sm_n_147,u_qdr_phy_wr_init_sm_n_148,u_qdr_phy_wr_init_sm_n_149,u_qdr_phy_wr_init_sm_n_150,u_qdr_phy_wr_init_sm_n_151,u_qdr_phy_wr_init_sm_n_152,u_qdr_phy_wr_init_sm_n_153,u_qdr_phy_wr_init_sm_n_154,u_qdr_phy_wr_init_sm_n_155,u_qdr_phy_wr_init_sm_n_156,u_qdr_phy_wr_init_sm_n_157,u_qdr_phy_wr_init_sm_n_158,u_qdr_phy_wr_init_sm_n_159,u_qdr_phy_wr_init_sm_n_160,u_qdr_phy_wr_init_sm_n_161,u_qdr_phy_wr_init_sm_n_162,u_qdr_phy_wr_init_sm_n_163,u_qdr_phy_wr_init_sm_n_164,u_qdr_phy_wr_init_sm_n_165,u_qdr_phy_wr_init_sm_n_166,u_qdr_phy_wr_init_sm_n_167,u_qdr_phy_wr_init_sm_n_168,u_qdr_phy_wr_init_sm_n_169,u_qdr_phy_wr_init_sm_n_170,u_qdr_phy_wr_init_sm_n_171,u_qdr_phy_wr_init_sm_n_172,u_qdr_phy_wr_init_sm_n_173,u_qdr_phy_wr_init_sm_n_174,u_qdr_phy_wr_init_sm_n_175,u_qdr_phy_wr_init_sm_n_176,u_qdr_phy_wr_init_sm_n_177,u_qdr_phy_wr_init_sm_n_178}),
        .\mux_data_rise0_r_reg[35] ({u_qdr_phy_wr_init_sm_n_35,u_qdr_phy_wr_init_sm_n_36,u_qdr_phy_wr_init_sm_n_37,u_qdr_phy_wr_init_sm_n_38,u_qdr_phy_wr_init_sm_n_39,u_qdr_phy_wr_init_sm_n_40,u_qdr_phy_wr_init_sm_n_41,u_qdr_phy_wr_init_sm_n_42,u_qdr_phy_wr_init_sm_n_43,u_qdr_phy_wr_init_sm_n_44,u_qdr_phy_wr_init_sm_n_45,u_qdr_phy_wr_init_sm_n_46,u_qdr_phy_wr_init_sm_n_47,u_qdr_phy_wr_init_sm_n_48,u_qdr_phy_wr_init_sm_n_49,u_qdr_phy_wr_init_sm_n_50,u_qdr_phy_wr_init_sm_n_51,u_qdr_phy_wr_init_sm_n_52,u_qdr_phy_wr_init_sm_n_53,u_qdr_phy_wr_init_sm_n_54,u_qdr_phy_wr_init_sm_n_55,u_qdr_phy_wr_init_sm_n_56,u_qdr_phy_wr_init_sm_n_57,u_qdr_phy_wr_init_sm_n_58,u_qdr_phy_wr_init_sm_n_59,u_qdr_phy_wr_init_sm_n_60,u_qdr_phy_wr_init_sm_n_61,u_qdr_phy_wr_init_sm_n_62,u_qdr_phy_wr_init_sm_n_63,u_qdr_phy_wr_init_sm_n_64,u_qdr_phy_wr_init_sm_n_65,u_qdr_phy_wr_init_sm_n_66,u_qdr_phy_wr_init_sm_n_67,u_qdr_phy_wr_init_sm_n_68,u_qdr_phy_wr_init_sm_n_69,u_qdr_phy_wr_init_sm_n_70}),
        .\mux_data_rise1_r_reg[16] (u_qdr_phy_wr_init_sm_n_14),
        .\mux_data_rise1_r_reg[35] ({u_qdr_phy_wr_init_sm_n_107,u_qdr_phy_wr_init_sm_n_108,u_qdr_phy_wr_init_sm_n_109,u_qdr_phy_wr_init_sm_n_110,u_qdr_phy_wr_init_sm_n_111,u_qdr_phy_wr_init_sm_n_112,u_qdr_phy_wr_init_sm_n_113,u_qdr_phy_wr_init_sm_n_114,u_qdr_phy_wr_init_sm_n_115,u_qdr_phy_wr_init_sm_n_116,u_qdr_phy_wr_init_sm_n_117,u_qdr_phy_wr_init_sm_n_118,u_qdr_phy_wr_init_sm_n_119,u_qdr_phy_wr_init_sm_n_120,u_qdr_phy_wr_init_sm_n_121,u_qdr_phy_wr_init_sm_n_122,u_qdr_phy_wr_init_sm_n_123,u_qdr_phy_wr_init_sm_n_124,u_qdr_phy_wr_init_sm_n_125,u_qdr_phy_wr_init_sm_n_126,u_qdr_phy_wr_init_sm_n_127,u_qdr_phy_wr_init_sm_n_128,u_qdr_phy_wr_init_sm_n_129,u_qdr_phy_wr_init_sm_n_130,u_qdr_phy_wr_init_sm_n_131,u_qdr_phy_wr_init_sm_n_132,u_qdr_phy_wr_init_sm_n_133,u_qdr_phy_wr_init_sm_n_134,u_qdr_phy_wr_init_sm_n_135,u_qdr_phy_wr_init_sm_n_136,u_qdr_phy_wr_init_sm_n_137,u_qdr_phy_wr_init_sm_n_138,u_qdr_phy_wr_init_sm_n_139,u_qdr_phy_wr_init_sm_n_140,u_qdr_phy_wr_init_sm_n_141,u_qdr_phy_wr_init_sm_n_142}),
        .\next_lane_r_reg[2] (\next_lane_r_reg[2] ),
        .\next_lane_r_reg[2]_0 (\next_lane_r_reg[2]_0 ),
        .of_cmd_wr_en_reg(u_qdr_phy_wr_init_sm_n_190),
        .\phase_valid_reg[3] (\phase_valid_reg[3] ),
        .phy_ctl_ready(phy_ctl_ready),
        .\phy_init_r_reg[1]_0 (\phy_init_r_reg[1] ),
        .pi_edge_adv_2r_reg(pi_edge_adv_2r_reg),
        .pi_edge_adv_r(pi_edge_adv_r),
        .pi_edge_adv_r_reg(pi_edge_adv_r_reg),
        .pi_edge_adv_reg(pi_edge_adv_reg),
        .\pi_lane_r_reg[0] (\pi_lane_r_reg[0] ),
        .po_adj_done_r2_reg(u_qdr_phy_po_cntlr_n_2),
        .po_cnt_dec(po_cnt_dec),
        .po_dec_done_reg(po_dec_done),
        .po_delay_done_reg(po_delay_done_reg),
        .po_delay_done_reg_0(po_delay_done_reg_0),
        .po_delay_done_reg_1(po_delay_done_reg_1),
        .po_delay_done_reg_2(po_delay_done_reg_2),
        .po_delay_done_reg_3(po_delay_done_reg_3),
        .po_en_r_reg(u_qdr_phy_wr_init_sm_n_215),
        .po_fine_enable_reg(po_fine_enable_reg),
        .po_fine_inc_reg(po_fine_inc_reg),
        .po_sel_fine_oclk_delay_reg(po_sel_fine_oclk_delay_reg),
        .po_sel_fine_oclk_delay_reg_0(po_sel_fine_oclk_delay_reg_0),
        .po_su_rdy_r_reg(u_qdr_phy_po_cntlr_n_5),
        .rdlvl_stg1_done_r_reg(rdlvl_stg1_done_r_reg),
        .rdlvl_stg1_done_r_reg_0(rdlvl_stg1_done_r_reg_0),
        .rdlvl_stg1_start_r(rdlvl_stg1_start_r),
        .rdlvl_stg1_start_r_reg_0(rdlvl_stg1_start_r_reg),
        .rdlvl_valid(rdlvl_valid),
        .\rdlvl_work_lane_r_reg[1] (\rdlvl_work_lane_r_reg[1] ),
        .rst_clk(SR),
        .rstdiv0_sync_r1_reg_rep__0(rstdiv0_sync_r1_reg_rep__0),
        .rstdiv0_sync_r1_reg_rep__3(rstdiv0_sync_r1_reg_rep__3),
        .rstdiv0_sync_r1_reg_rep__4(rstdiv0_sync_r1_reg_rep__4),
        .\seen_valid_r_reg[3]_0 (\seen_valid_r_reg[3] ),
        .\seg_num_r_reg[0] (u_qdr_phy_cmplx_rdcal_n_11),
        .\seg_run_r_reg[4] (u_qdr_phy_cmplx_rdcal_n_10),
        .\seq_addr_r_reg[8] (cmplx_seq_addr),
        .\sm_r_reg[0] (cq_stable_r),
        .\sm_r_reg[0]_0 (u_qdr_phy_wr_init_sm_n_192),
        .\sm_r_reg[0]_1 (u_qdr_phy_po_adj_n_19),
        .\sm_r_reg[1] (u_qdr_phy_po_adj_n_14),
        .\sm_r_reg[3] ({sm_r,u_qdr_phy_po_adj_n_12}),
        .stg3_r_reg(u_qdr_phy_po_adj_n_16),
        .victim_rot_done_r_reg_0(u_qdr_phy_wr_init_sm_n_200),
        .victim_rot_done_r_reg_1(u_qdr_phy_wr_init_sm_n_201),
        .wrcal_adj_done(wrcal_adj_done),
        .wrcal_adj_done_r_reg(u_qdr_phy_wr_init_sm_n_212),
        .wrcal_adj_done_r_reg_0(u_qdr_phy_wr_init_sm_n_216),
        .wrcal_adj_rdy_r_reg_0(wrcal_adj_rdy),
        .wrcal_adj_rdy_r_reg_1(wrcal_adj_rdy_r_reg),
        .wrcal_inc(wrcal_inc),
        .wrcal_po_en(wrcal_po_en),
        .\wrcal_samp_cnt_r_reg[0]_0 (u_qdr_phy_wr_init_sm_n_197),
        .\wrcal_samp_cnt_r_reg[0]_1 (\wrcal_samp_cnt_r_reg[0] ),
        .wrcal_stg3(wrcal_stg3));
  sram_migmig_7series_v2_4_qdr_phy_wr_po_init u_qdr_phy_wr_po_init
       (.A_po_delay_done(A_po_delay_done),
        .A_po_delay_done_0(A_po_delay_done_0),
        .A_po_delay_done_4(A_po_delay_done_4),
        .B_po_delay_done(B_po_delay_done),
        .B_po_delay_done_1(B_po_delay_done_1),
        .B_po_delay_done_5(B_po_delay_done_5),
        .CLK(CLK),
        .C_po_delay_done(C_po_delay_done),
        .C_po_delay_done_2(C_po_delay_done_2),
        .D_po_delay_done(D_po_delay_done),
        .D_po_delay_done_3(D_po_delay_done_3),
        .SS(u_qdr_phy_wr_init_sm_n_191),
        .\byte_sel_cnt_reg[0] (\byte_sel_cnt_reg[0]_0 ),
        .\byte_sel_cnt_reg[1] (\byte_sel_cnt_reg[1]_0 ),
        .\byte_sel_cnt_reg[2] (\byte_sel_cnt_reg[2] ),
        .\calib_sel_reg[0] (\calib_sel_reg[0] ),
        .cq_stable_r_reg(SR),
        .cq_stable_r_reg_0(cq_stable_r),
        .cq_stable_r_reg_1(u_qdr_phy_wr_init_sm_n_183),
        .io_fifo_rden_cal_done_r_reg(u_qdr_rld_phy_cntrl_init_n_11),
        .po_cnt_dec(po_cnt_dec),
        .\po_counter_read_val_reg[5] (\po_counter_read_val_reg[5] ),
        .\po_counter_read_val_reg[6] (\po_counter_read_val_reg[6] ),
        .\po_counter_read_val_reg[7] (\po_counter_read_val_reg[7] ),
        .\po_counter_read_val_reg[8] (\po_counter_read_val_reg[8] ),
        .po_delay_done_reg(po_delay_done_reg_0),
        .\wait_cnt_reg[0] (\wait_cnt_reg[0] ),
        .\wait_cnt_reg[0]_0 (\wait_cnt_reg[0]_0 ),
        .\wait_cnt_reg[0]_1 (\wait_cnt_reg[0]_1 ),
        .\wait_cnt_reg[3] (po_dec_done),
        .\wait_cnt_reg[3]_0 (\wait_cnt_reg[3] ),
        .\wait_cnt_reg[3]_1 (\wait_cnt_reg[3]_0 ),
        .\wait_cnt_reg[3]_2 (\wait_cnt_reg[3]_1 ),
        .\wait_cnt_reg[3]_3 (\wait_cnt_reg[3]_2 ),
        .\wait_cnt_reg[3]_4 (\wait_cnt_reg[3]_3 ),
        .\wait_cnt_reg[3]_5 (\wait_cnt_reg[3]_4 ),
        .\wait_cnt_reg[3]_6 (\wait_cnt_reg[3]_5 ));
  sram_migmig_7series_v2_4_qdr_rld_phy_cntrl_init u_qdr_rld_phy_cntrl_init
       (.CLK(CLK),
        .\FSM_sequential_pc_ctl_ns_reg[0]_0 (\FSM_sequential_pc_ctl_ns_reg[0] ),
        .\FSM_sequential_pc_ctl_ns_reg[0]_1 (\FSM_sequential_pc_ctl_ns_reg[0]_0 ),
        .\FSM_sequential_pc_ctl_ns_reg[0]_2 (\FSM_sequential_pc_ctl_ns_reg[0]_1 ),
        .\FSM_sequential_pc_ctl_ns_reg[1]_0 (\FSM_sequential_pc_ctl_ns_reg[1] ),
        .PHYCTLWD(PHYCTLWD),
        ._phy_ctl_a_full_p(_phy_ctl_a_full_p),
        ._phy_ctl_a_full_p__0(_phy_ctl_a_full_p__0),
        .cq_stable_r_reg(SR),
        .cq_stable_r_reg_0(u_qdr_phy_wr_init_sm_n_190),
        .in0(in0),
        .\io_fifo_rden_cal_done_r_reg[0] (u_qdr_rld_phy_cntrl_init_n_11),
        .of_cmd_wr_en(of_cmd_wr_en),
        .of_ctl_full(of_ctl_full),
        .of_data_wr_en(of_data_wr_en),
        .out(out),
        .pc_cntr_cmd(pc_cntr_cmd),
        .pc_command_offset(pc_command_offset),
        .\pc_seq_reg[0]_0 (\pc_seq_reg[0] ),
        .po_coarse_enable_w_reg(po_coarse_enable_w_reg));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_rld_byte_group_io" *) 
module sram_migmig_7series_v2_4_qdr_rld_byte_group_io
   (O,
    oserdes_clk,
    oserdes_clkdiv,
    oserdes_d,
    os_rst);
  output [10:0]O;
  input oserdes_clk;
  input oserdes_clkdiv;
  input [43:0]oserdes_d;
  input os_rst;

  wire [10:0]O;
  wire os_rst;
  wire oserdes_clk;
  wire oserdes_clkdiv;
  wire [43:0]oserdes_d;
  wire \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[0]),
        .D2(oserdes_d[1]),
        .D3(oserdes_d[2]),
        .D4(oserdes_d[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[0]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[36]),
        .D2(oserdes_d[37]),
        .D3(oserdes_d[38]),
        .D4(oserdes_d[39]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[9]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[40]),
        .D2(oserdes_d[41]),
        .D3(oserdes_d[42]),
        .D4(oserdes_d[43]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[10]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[4]),
        .D2(oserdes_d[5]),
        .D3(oserdes_d[6]),
        .D4(oserdes_d[7]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[1]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[8]),
        .D2(oserdes_d[9]),
        .D3(oserdes_d[10]),
        .D4(oserdes_d[11]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[2]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[12]),
        .D2(oserdes_d[13]),
        .D3(oserdes_d[14]),
        .D4(oserdes_d[15]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[3]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[16]),
        .D2(oserdes_d[17]),
        .D3(oserdes_d[18]),
        .D4(oserdes_d[19]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[4]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[20]),
        .D2(oserdes_d[21]),
        .D3(oserdes_d[22]),
        .D4(oserdes_d[23]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[5]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[24]),
        .D2(oserdes_d[25]),
        .D3(oserdes_d[26]),
        .D4(oserdes_d[27]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[6]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[28]),
        .D2(oserdes_d[29]),
        .D3(oserdes_d[30]),
        .D4(oserdes_d[31]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[7]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[32]),
        .D2(oserdes_d[33]),
        .D3(oserdes_d[34]),
        .D4(oserdes_d[35]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[8]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_rld_byte_group_io" *) 
module sram_migmig_7series_v2_4_qdr_rld_byte_group_io__parameterized0
   (O,
    oserdes_clk,
    oserdes_clkdiv,
    oserdes_d,
    os_rst);
  output [9:0]O;
  input oserdes_clk;
  input oserdes_clkdiv;
  input [39:0]oserdes_d;
  input os_rst;

  wire [9:0]O;
  wire os_rst;
  wire oserdes_clk;
  wire oserdes_clkdiv;
  wire [39:0]oserdes_d;
  wire \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[0]),
        .D2(oserdes_d[1]),
        .D3(oserdes_d[2]),
        .D4(oserdes_d[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[0]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[32]),
        .D2(oserdes_d[33]),
        .D3(oserdes_d[34]),
        .D4(oserdes_d[35]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[8]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[36]),
        .D2(oserdes_d[37]),
        .D3(oserdes_d[38]),
        .D4(oserdes_d[39]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[9]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[4]),
        .D2(oserdes_d[5]),
        .D3(oserdes_d[6]),
        .D4(oserdes_d[7]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[1]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[8]),
        .D2(oserdes_d[9]),
        .D3(oserdes_d[10]),
        .D4(oserdes_d[11]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[2]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[12]),
        .D2(oserdes_d[13]),
        .D3(oserdes_d[14]),
        .D4(oserdes_d[15]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[3]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[16]),
        .D2(oserdes_d[17]),
        .D3(oserdes_d[18]),
        .D4(oserdes_d[19]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[4]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[20]),
        .D2(oserdes_d[21]),
        .D3(oserdes_d[22]),
        .D4(oserdes_d[23]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[5]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[24]),
        .D2(oserdes_d[25]),
        .D3(oserdes_d[26]),
        .D4(oserdes_d[27]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[6]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[28]),
        .D2(oserdes_d[29]),
        .D3(oserdes_d[30]),
        .D4(oserdes_d[31]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[7]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_rld_byte_group_io" *) 
module sram_migmig_7series_v2_4_qdr_rld_byte_group_io__parameterized1
   (O,
    oserdes_clk,
    oserdes_clkdiv,
    oserdes_d,
    os_rst);
  output [8:0]O;
  input oserdes_clk;
  input oserdes_clkdiv;
  input [35:0]oserdes_d;
  input os_rst;

  wire [8:0]O;
  wire os_rst;
  wire oserdes_clk;
  wire oserdes_clkdiv;
  wire [35:0]oserdes_d;
  wire \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[0]),
        .D2(oserdes_d[1]),
        .D3(oserdes_d[2]),
        .D4(oserdes_d[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[0]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[4]),
        .D2(oserdes_d[5]),
        .D3(oserdes_d[6]),
        .D4(oserdes_d[7]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[1]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[8]),
        .D2(oserdes_d[9]),
        .D3(oserdes_d[10]),
        .D4(oserdes_d[11]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[2]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[12]),
        .D2(oserdes_d[13]),
        .D3(oserdes_d[14]),
        .D4(oserdes_d[15]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[3]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[16]),
        .D2(oserdes_d[17]),
        .D3(oserdes_d[18]),
        .D4(oserdes_d[19]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[4]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[20]),
        .D2(oserdes_d[21]),
        .D3(oserdes_d[22]),
        .D4(oserdes_d[23]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[5]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[24]),
        .D2(oserdes_d[25]),
        .D3(oserdes_d[26]),
        .D4(oserdes_d[27]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[6]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[28]),
        .D2(oserdes_d[29]),
        .D3(oserdes_d[30]),
        .D4(oserdes_d[31]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[7]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[32]),
        .D2(oserdes_d[33]),
        .D3(oserdes_d[34]),
        .D4(oserdes_d[35]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[8]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_rld_byte_group_io" *) 
module sram_migmig_7series_v2_4_qdr_rld_byte_group_io__parameterized2
   (O,
    oserdes_clk,
    oserdes_clkdiv,
    oserdes_d,
    os_rst);
  output [9:0]O;
  input oserdes_clk;
  input oserdes_clkdiv;
  input [39:0]oserdes_d;
  input os_rst;

  wire [9:0]O;
  wire os_rst;
  wire oserdes_clk;
  wire oserdes_clkdiv;
  wire [39:0]oserdes_d;
  wire \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[0]),
        .D2(oserdes_d[1]),
        .D3(oserdes_d[2]),
        .D4(oserdes_d[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[0]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[32]),
        .D2(oserdes_d[33]),
        .D3(oserdes_d[34]),
        .D4(oserdes_d[35]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[8]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[36]),
        .D2(oserdes_d[37]),
        .D3(oserdes_d[38]),
        .D4(oserdes_d[39]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[9]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[4]),
        .D2(oserdes_d[5]),
        .D3(oserdes_d[6]),
        .D4(oserdes_d[7]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[1]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[8]),
        .D2(oserdes_d[9]),
        .D3(oserdes_d[10]),
        .D4(oserdes_d[11]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[2]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[12]),
        .D2(oserdes_d[13]),
        .D3(oserdes_d[14]),
        .D4(oserdes_d[15]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[3]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[16]),
        .D2(oserdes_d[17]),
        .D3(oserdes_d[18]),
        .D4(oserdes_d[19]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[4]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[20]),
        .D2(oserdes_d[21]),
        .D3(oserdes_d[22]),
        .D4(oserdes_d[23]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[5]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[24]),
        .D2(oserdes_d[25]),
        .D3(oserdes_d[26]),
        .D4(oserdes_d[27]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[6]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[28]),
        .D2(oserdes_d[29]),
        .D3(oserdes_d[30]),
        .D4(oserdes_d[31]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[7]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_rld_byte_group_io" *) 
module sram_migmig_7series_v2_4_qdr_rld_byte_group_io__parameterized3
   (O,
    oserdes_clk,
    oserdes_clkdiv,
    oserdes_d,
    os_rst);
  output [10:0]O;
  input oserdes_clk;
  input oserdes_clkdiv;
  input [43:0]oserdes_d;
  input os_rst;

  wire [10:0]O;
  wire os_rst;
  wire oserdes_clk;
  wire oserdes_clkdiv;
  wire [43:0]oserdes_d;
  wire \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[36]),
        .D2(oserdes_d[37]),
        .D3(oserdes_d[38]),
        .D4(oserdes_d[39]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[9]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[40]),
        .D2(oserdes_d[41]),
        .D3(oserdes_d[42]),
        .D4(oserdes_d[43]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[10]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[0]),
        .D2(oserdes_d[1]),
        .D3(oserdes_d[2]),
        .D4(oserdes_d[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[0]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[4]),
        .D2(oserdes_d[5]),
        .D3(oserdes_d[6]),
        .D4(oserdes_d[7]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[1]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[8]),
        .D2(oserdes_d[9]),
        .D3(oserdes_d[10]),
        .D4(oserdes_d[11]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[2]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[12]),
        .D2(oserdes_d[13]),
        .D3(oserdes_d[14]),
        .D4(oserdes_d[15]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[3]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[16]),
        .D2(oserdes_d[17]),
        .D3(oserdes_d[18]),
        .D4(oserdes_d[19]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[4]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[20]),
        .D2(oserdes_d[21]),
        .D3(oserdes_d[22]),
        .D4(oserdes_d[23]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[5]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[24]),
        .D2(oserdes_d[25]),
        .D3(oserdes_d[26]),
        .D4(oserdes_d[27]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[6]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[28]),
        .D2(oserdes_d[29]),
        .D3(oserdes_d[30]),
        .D4(oserdes_d[31]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[7]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[32]),
        .D2(oserdes_d[33]),
        .D3(oserdes_d[34]),
        .D4(oserdes_d[35]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[8]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_rld_byte_group_io" *) 
module sram_migmig_7series_v2_4_qdr_rld_byte_group_io__parameterized4
   (O,
    oserdes_clk,
    oserdes_clkdiv,
    oserdes_d,
    os_rst);
  output [9:0]O;
  input oserdes_clk;
  input oserdes_clkdiv;
  input [39:0]oserdes_d;
  input os_rst;

  wire [9:0]O;
  wire os_rst;
  wire oserdes_clk;
  wire oserdes_clkdiv;
  wire [39:0]oserdes_d;
  wire \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;
  wire \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ;
  wire \NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[32]),
        .D2(oserdes_d[33]),
        .D3(oserdes_d[34]),
        .D4(oserdes_d[35]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[8]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[36]),
        .D2(oserdes_d[37]),
        .D3(oserdes_d[38]),
        .D4(oserdes_d[39]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[9]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[0]),
        .D2(oserdes_d[1]),
        .D3(oserdes_d[2]),
        .D4(oserdes_d[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[0]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[4]),
        .D2(oserdes_d[5]),
        .D3(oserdes_d[6]),
        .D4(oserdes_d[7]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[1]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[8]),
        .D2(oserdes_d[9]),
        .D3(oserdes_d[10]),
        .D4(oserdes_d[11]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[2]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[12]),
        .D2(oserdes_d[13]),
        .D3(oserdes_d[14]),
        .D4(oserdes_d[15]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[3]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[16]),
        .D2(oserdes_d[17]),
        .D3(oserdes_d[18]),
        .D4(oserdes_d[19]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[4]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[20]),
        .D2(oserdes_d[21]),
        .D3(oserdes_d[22]),
        .D4(oserdes_d[23]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[5]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[24]),
        .D2(oserdes_d[25]),
        .D3(oserdes_d[26]),
        .D4(oserdes_d[27]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[6]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_d[28]),
        .D2(oserdes_d[29]),
        .D3(oserdes_d[30]),
        .D4(oserdes_d[31]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED ),
        .OQ(O[7]),
        .RST(os_rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED ),
        .TQ(\NLW_o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_rld_byte_group_io" *) 
module sram_migmig_7series_v2_4_qdr_rld_byte_group_io__parameterized5
   (iserdes_q,
    iserdes_clk,
    skewd_iserdes_clkb,
    iserdes_clkdiv,
    CLK,
    I,
    idelay_ld,
    is_rst,
    \dlyval_dq_r_reg[179] );
  output [35:0]iserdes_q;
  input iserdes_clk;
  input skewd_iserdes_clkb;
  input iserdes_clkdiv;
  input CLK;
  input [8:0]I;
  input idelay_ld;
  input is_rst;
  input [4:0]\dlyval_dq_r_reg[179] ;

  wire CLK;
  wire [8:0]I;
  wire data_in_dly_1;
  wire data_in_dly_10;
  wire data_in_dly_11;
  wire data_in_dly_2;
  wire data_in_dly_3;
  wire data_in_dly_5;
  wire data_in_dly_6;
  wire data_in_dly_7;
  wire data_in_dly_9;
  wire [4:0]\dlyval_dq_r_reg[179] ;
  wire \i_serdesq_[10].gen_iserdes.idelaye2_n_1 ;
  wire \i_serdesq_[10].gen_iserdes.idelaye2_n_2 ;
  wire \i_serdesq_[10].gen_iserdes.idelaye2_n_3 ;
  wire \i_serdesq_[10].gen_iserdes.idelaye2_n_4 ;
  wire \i_serdesq_[10].gen_iserdes.idelaye2_n_5 ;
  wire \i_serdesq_[11].gen_iserdes.idelaye2_n_1 ;
  wire \i_serdesq_[11].gen_iserdes.idelaye2_n_2 ;
  wire \i_serdesq_[11].gen_iserdes.idelaye2_n_3 ;
  wire \i_serdesq_[11].gen_iserdes.idelaye2_n_4 ;
  wire \i_serdesq_[11].gen_iserdes.idelaye2_n_5 ;
  wire \i_serdesq_[1].gen_iserdes.idelaye2_n_1 ;
  wire \i_serdesq_[1].gen_iserdes.idelaye2_n_2 ;
  wire \i_serdesq_[1].gen_iserdes.idelaye2_n_3 ;
  wire \i_serdesq_[1].gen_iserdes.idelaye2_n_4 ;
  wire \i_serdesq_[1].gen_iserdes.idelaye2_n_5 ;
  wire \i_serdesq_[2].gen_iserdes.idelaye2_n_1 ;
  wire \i_serdesq_[2].gen_iserdes.idelaye2_n_2 ;
  wire \i_serdesq_[2].gen_iserdes.idelaye2_n_3 ;
  wire \i_serdesq_[2].gen_iserdes.idelaye2_n_4 ;
  wire \i_serdesq_[2].gen_iserdes.idelaye2_n_5 ;
  wire \i_serdesq_[3].gen_iserdes.idelaye2_n_1 ;
  wire \i_serdesq_[3].gen_iserdes.idelaye2_n_2 ;
  wire \i_serdesq_[3].gen_iserdes.idelaye2_n_3 ;
  wire \i_serdesq_[3].gen_iserdes.idelaye2_n_4 ;
  wire \i_serdesq_[3].gen_iserdes.idelaye2_n_5 ;
  wire \i_serdesq_[5].gen_iserdes.idelaye2_n_1 ;
  wire \i_serdesq_[5].gen_iserdes.idelaye2_n_2 ;
  wire \i_serdesq_[5].gen_iserdes.idelaye2_n_3 ;
  wire \i_serdesq_[5].gen_iserdes.idelaye2_n_4 ;
  wire \i_serdesq_[5].gen_iserdes.idelaye2_n_5 ;
  wire \i_serdesq_[6].gen_iserdes.idelaye2_n_1 ;
  wire \i_serdesq_[6].gen_iserdes.idelaye2_n_2 ;
  wire \i_serdesq_[6].gen_iserdes.idelaye2_n_3 ;
  wire \i_serdesq_[6].gen_iserdes.idelaye2_n_4 ;
  wire \i_serdesq_[6].gen_iserdes.idelaye2_n_5 ;
  wire \i_serdesq_[7].gen_iserdes.idelaye2_n_1 ;
  wire \i_serdesq_[7].gen_iserdes.idelaye2_n_2 ;
  wire \i_serdesq_[7].gen_iserdes.idelaye2_n_3 ;
  wire \i_serdesq_[7].gen_iserdes.idelaye2_n_4 ;
  wire \i_serdesq_[7].gen_iserdes.idelaye2_n_5 ;
  wire \i_serdesq_[9].gen_iserdes.idelaye2_n_1 ;
  wire \i_serdesq_[9].gen_iserdes.idelaye2_n_2 ;
  wire \i_serdesq_[9].gen_iserdes.idelaye2_n_3 ;
  wire \i_serdesq_[9].gen_iserdes.idelaye2_n_4 ;
  wire \i_serdesq_[9].gen_iserdes.idelaye2_n_5 ;
  wire idelay_ld;
  wire is_rst;
  wire iserdes_clk;
  wire iserdes_clkdiv;
  wire [35:0]iserdes_q;
  wire skewd_iserdes_clkb;
  wire \NLW_i_serdesq_[10].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ;
  wire \NLW_i_serdesq_[10].gen_iserdes.iserdesq_D_UNCONNECTED ;
  wire \NLW_i_serdesq_[10].gen_iserdes.iserdesq_O_UNCONNECTED ;
  wire \NLW_i_serdesq_[10].gen_iserdes.iserdesq_OCLK_UNCONNECTED ;
  wire \NLW_i_serdesq_[10].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ;
  wire \NLW_i_serdesq_[10].gen_iserdes.iserdesq_OFB_UNCONNECTED ;
  wire \NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q5_UNCONNECTED ;
  wire \NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q6_UNCONNECTED ;
  wire \NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q7_UNCONNECTED ;
  wire \NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q8_UNCONNECTED ;
  wire \NLW_i_serdesq_[10].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_i_serdesq_[10].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_i_serdesq_[11].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ;
  wire \NLW_i_serdesq_[11].gen_iserdes.iserdesq_D_UNCONNECTED ;
  wire \NLW_i_serdesq_[11].gen_iserdes.iserdesq_O_UNCONNECTED ;
  wire \NLW_i_serdesq_[11].gen_iserdes.iserdesq_OCLK_UNCONNECTED ;
  wire \NLW_i_serdesq_[11].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ;
  wire \NLW_i_serdesq_[11].gen_iserdes.iserdesq_OFB_UNCONNECTED ;
  wire \NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q5_UNCONNECTED ;
  wire \NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q6_UNCONNECTED ;
  wire \NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q7_UNCONNECTED ;
  wire \NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q8_UNCONNECTED ;
  wire \NLW_i_serdesq_[11].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_i_serdesq_[11].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_i_serdesq_[1].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ;
  wire \NLW_i_serdesq_[1].gen_iserdes.iserdesq_D_UNCONNECTED ;
  wire \NLW_i_serdesq_[1].gen_iserdes.iserdesq_O_UNCONNECTED ;
  wire \NLW_i_serdesq_[1].gen_iserdes.iserdesq_OCLK_UNCONNECTED ;
  wire \NLW_i_serdesq_[1].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ;
  wire \NLW_i_serdesq_[1].gen_iserdes.iserdesq_OFB_UNCONNECTED ;
  wire \NLW_i_serdesq_[1].gen_iserdes.iserdesq_Q5_UNCONNECTED ;
  wire \NLW_i_serdesq_[1].gen_iserdes.iserdesq_Q6_UNCONNECTED ;
  wire \NLW_i_serdesq_[1].gen_iserdes.iserdesq_Q7_UNCONNECTED ;
  wire \NLW_i_serdesq_[1].gen_iserdes.iserdesq_Q8_UNCONNECTED ;
  wire \NLW_i_serdesq_[1].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_i_serdesq_[1].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_i_serdesq_[2].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ;
  wire \NLW_i_serdesq_[2].gen_iserdes.iserdesq_D_UNCONNECTED ;
  wire \NLW_i_serdesq_[2].gen_iserdes.iserdesq_O_UNCONNECTED ;
  wire \NLW_i_serdesq_[2].gen_iserdes.iserdesq_OCLK_UNCONNECTED ;
  wire \NLW_i_serdesq_[2].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ;
  wire \NLW_i_serdesq_[2].gen_iserdes.iserdesq_OFB_UNCONNECTED ;
  wire \NLW_i_serdesq_[2].gen_iserdes.iserdesq_Q5_UNCONNECTED ;
  wire \NLW_i_serdesq_[2].gen_iserdes.iserdesq_Q6_UNCONNECTED ;
  wire \NLW_i_serdesq_[2].gen_iserdes.iserdesq_Q7_UNCONNECTED ;
  wire \NLW_i_serdesq_[2].gen_iserdes.iserdesq_Q8_UNCONNECTED ;
  wire \NLW_i_serdesq_[2].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_i_serdesq_[2].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_i_serdesq_[3].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ;
  wire \NLW_i_serdesq_[3].gen_iserdes.iserdesq_D_UNCONNECTED ;
  wire \NLW_i_serdesq_[3].gen_iserdes.iserdesq_O_UNCONNECTED ;
  wire \NLW_i_serdesq_[3].gen_iserdes.iserdesq_OCLK_UNCONNECTED ;
  wire \NLW_i_serdesq_[3].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ;
  wire \NLW_i_serdesq_[3].gen_iserdes.iserdesq_OFB_UNCONNECTED ;
  wire \NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q5_UNCONNECTED ;
  wire \NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q6_UNCONNECTED ;
  wire \NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q7_UNCONNECTED ;
  wire \NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q8_UNCONNECTED ;
  wire \NLW_i_serdesq_[3].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_i_serdesq_[3].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_i_serdesq_[5].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ;
  wire \NLW_i_serdesq_[5].gen_iserdes.iserdesq_D_UNCONNECTED ;
  wire \NLW_i_serdesq_[5].gen_iserdes.iserdesq_O_UNCONNECTED ;
  wire \NLW_i_serdesq_[5].gen_iserdes.iserdesq_OCLK_UNCONNECTED ;
  wire \NLW_i_serdesq_[5].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ;
  wire \NLW_i_serdesq_[5].gen_iserdes.iserdesq_OFB_UNCONNECTED ;
  wire \NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q5_UNCONNECTED ;
  wire \NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q6_UNCONNECTED ;
  wire \NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q7_UNCONNECTED ;
  wire \NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q8_UNCONNECTED ;
  wire \NLW_i_serdesq_[5].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_i_serdesq_[5].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_i_serdesq_[6].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ;
  wire \NLW_i_serdesq_[6].gen_iserdes.iserdesq_D_UNCONNECTED ;
  wire \NLW_i_serdesq_[6].gen_iserdes.iserdesq_O_UNCONNECTED ;
  wire \NLW_i_serdesq_[6].gen_iserdes.iserdesq_OCLK_UNCONNECTED ;
  wire \NLW_i_serdesq_[6].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ;
  wire \NLW_i_serdesq_[6].gen_iserdes.iserdesq_OFB_UNCONNECTED ;
  wire \NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q5_UNCONNECTED ;
  wire \NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q6_UNCONNECTED ;
  wire \NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q7_UNCONNECTED ;
  wire \NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q8_UNCONNECTED ;
  wire \NLW_i_serdesq_[6].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_i_serdesq_[6].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_i_serdesq_[7].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ;
  wire \NLW_i_serdesq_[7].gen_iserdes.iserdesq_D_UNCONNECTED ;
  wire \NLW_i_serdesq_[7].gen_iserdes.iserdesq_O_UNCONNECTED ;
  wire \NLW_i_serdesq_[7].gen_iserdes.iserdesq_OCLK_UNCONNECTED ;
  wire \NLW_i_serdesq_[7].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ;
  wire \NLW_i_serdesq_[7].gen_iserdes.iserdesq_OFB_UNCONNECTED ;
  wire \NLW_i_serdesq_[7].gen_iserdes.iserdesq_Q5_UNCONNECTED ;
  wire \NLW_i_serdesq_[7].gen_iserdes.iserdesq_Q6_UNCONNECTED ;
  wire \NLW_i_serdesq_[7].gen_iserdes.iserdesq_Q7_UNCONNECTED ;
  wire \NLW_i_serdesq_[7].gen_iserdes.iserdesq_Q8_UNCONNECTED ;
  wire \NLW_i_serdesq_[7].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_i_serdesq_[7].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_i_serdesq_[9].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ;
  wire \NLW_i_serdesq_[9].gen_iserdes.iserdesq_D_UNCONNECTED ;
  wire \NLW_i_serdesq_[9].gen_iserdes.iserdesq_O_UNCONNECTED ;
  wire \NLW_i_serdesq_[9].gen_iserdes.iserdesq_OCLK_UNCONNECTED ;
  wire \NLW_i_serdesq_[9].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ;
  wire \NLW_i_serdesq_[9].gen_iserdes.iserdesq_OFB_UNCONNECTED ;
  wire \NLW_i_serdesq_[9].gen_iserdes.iserdesq_Q5_UNCONNECTED ;
  wire \NLW_i_serdesq_[9].gen_iserdes.iserdesq_Q6_UNCONNECTED ;
  wire \NLW_i_serdesq_[9].gen_iserdes.iserdesq_Q7_UNCONNECTED ;
  wire \NLW_i_serdesq_[9].gen_iserdes.iserdesq_Q8_UNCONNECTED ;
  wire \NLW_i_serdesq_[9].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_i_serdesq_[9].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "SRAM_MIG_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \i_serdesq_[10].gen_iserdes.idelaye2 
       (.C(CLK),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\dlyval_dq_r_reg[179] ),
        .CNTVALUEOUT({\i_serdesq_[10].gen_iserdes.idelaye2_n_1 ,\i_serdesq_[10].gen_iserdes.idelaye2_n_2 ,\i_serdesq_[10].gen_iserdes.idelaye2_n_3 ,\i_serdesq_[10].gen_iserdes.idelaye2_n_4 ,\i_serdesq_[10].gen_iserdes.idelaye2_n_5 }),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_10),
        .IDATAIN(I[7]),
        .INC(1'b0),
        .LD(idelay_ld),
        .LDPIPEEN(1'b0),
        .REGRST(is_rst));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \i_serdesq_[10].gen_iserdes.iserdesq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(iserdes_clk),
        .CLKB(skewd_iserdes_clkb),
        .CLKDIV(\NLW_i_serdesq_[10].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(\NLW_i_serdesq_[10].gen_iserdes.iserdesq_D_UNCONNECTED ),
        .DDLY(data_in_dly_10),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_i_serdesq_[10].gen_iserdes.iserdesq_O_UNCONNECTED ),
        .OCLK(\NLW_i_serdesq_[10].gen_iserdes.iserdesq_OCLK_UNCONNECTED ),
        .OCLKB(\NLW_i_serdesq_[10].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_i_serdesq_[10].gen_iserdes.iserdesq_OFB_UNCONNECTED ),
        .Q1(iserdes_q[31]),
        .Q2(iserdes_q[30]),
        .Q3(iserdes_q[29]),
        .Q4(iserdes_q[28]),
        .Q5(\NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q5_UNCONNECTED ),
        .Q6(\NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q6_UNCONNECTED ),
        .Q7(\NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q7_UNCONNECTED ),
        .Q8(\NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_i_serdesq_[10].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_i_serdesq_[10].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "SRAM_MIG_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \i_serdesq_[11].gen_iserdes.idelaye2 
       (.C(CLK),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\dlyval_dq_r_reg[179] ),
        .CNTVALUEOUT({\i_serdesq_[11].gen_iserdes.idelaye2_n_1 ,\i_serdesq_[11].gen_iserdes.idelaye2_n_2 ,\i_serdesq_[11].gen_iserdes.idelaye2_n_3 ,\i_serdesq_[11].gen_iserdes.idelaye2_n_4 ,\i_serdesq_[11].gen_iserdes.idelaye2_n_5 }),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_11),
        .IDATAIN(I[8]),
        .INC(1'b0),
        .LD(idelay_ld),
        .LDPIPEEN(1'b0),
        .REGRST(is_rst));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \i_serdesq_[11].gen_iserdes.iserdesq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(iserdes_clk),
        .CLKB(skewd_iserdes_clkb),
        .CLKDIV(\NLW_i_serdesq_[11].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(\NLW_i_serdesq_[11].gen_iserdes.iserdesq_D_UNCONNECTED ),
        .DDLY(data_in_dly_11),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_i_serdesq_[11].gen_iserdes.iserdesq_O_UNCONNECTED ),
        .OCLK(\NLW_i_serdesq_[11].gen_iserdes.iserdesq_OCLK_UNCONNECTED ),
        .OCLKB(\NLW_i_serdesq_[11].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_i_serdesq_[11].gen_iserdes.iserdesq_OFB_UNCONNECTED ),
        .Q1(iserdes_q[35]),
        .Q2(iserdes_q[34]),
        .Q3(iserdes_q[33]),
        .Q4(iserdes_q[32]),
        .Q5(\NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q5_UNCONNECTED ),
        .Q6(\NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q6_UNCONNECTED ),
        .Q7(\NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q7_UNCONNECTED ),
        .Q8(\NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_i_serdesq_[11].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_i_serdesq_[11].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "SRAM_MIG_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \i_serdesq_[1].gen_iserdes.idelaye2 
       (.C(CLK),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\dlyval_dq_r_reg[179] ),
        .CNTVALUEOUT({\i_serdesq_[1].gen_iserdes.idelaye2_n_1 ,\i_serdesq_[1].gen_iserdes.idelaye2_n_2 ,\i_serdesq_[1].gen_iserdes.idelaye2_n_3 ,\i_serdesq_[1].gen_iserdes.idelaye2_n_4 ,\i_serdesq_[1].gen_iserdes.idelaye2_n_5 }),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_1),
        .IDATAIN(I[0]),
        .INC(1'b0),
        .LD(idelay_ld),
        .LDPIPEEN(1'b0),
        .REGRST(is_rst));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \i_serdesq_[1].gen_iserdes.iserdesq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(iserdes_clk),
        .CLKB(skewd_iserdes_clkb),
        .CLKDIV(\NLW_i_serdesq_[1].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(\NLW_i_serdesq_[1].gen_iserdes.iserdesq_D_UNCONNECTED ),
        .DDLY(data_in_dly_1),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_i_serdesq_[1].gen_iserdes.iserdesq_O_UNCONNECTED ),
        .OCLK(\NLW_i_serdesq_[1].gen_iserdes.iserdesq_OCLK_UNCONNECTED ),
        .OCLKB(\NLW_i_serdesq_[1].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_i_serdesq_[1].gen_iserdes.iserdesq_OFB_UNCONNECTED ),
        .Q1(iserdes_q[3]),
        .Q2(iserdes_q[2]),
        .Q3(iserdes_q[1]),
        .Q4(iserdes_q[0]),
        .Q5(\NLW_i_serdesq_[1].gen_iserdes.iserdesq_Q5_UNCONNECTED ),
        .Q6(\NLW_i_serdesq_[1].gen_iserdes.iserdesq_Q6_UNCONNECTED ),
        .Q7(\NLW_i_serdesq_[1].gen_iserdes.iserdesq_Q7_UNCONNECTED ),
        .Q8(\NLW_i_serdesq_[1].gen_iserdes.iserdesq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_i_serdesq_[1].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_i_serdesq_[1].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "SRAM_MIG_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \i_serdesq_[2].gen_iserdes.idelaye2 
       (.C(CLK),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\dlyval_dq_r_reg[179] ),
        .CNTVALUEOUT({\i_serdesq_[2].gen_iserdes.idelaye2_n_1 ,\i_serdesq_[2].gen_iserdes.idelaye2_n_2 ,\i_serdesq_[2].gen_iserdes.idelaye2_n_3 ,\i_serdesq_[2].gen_iserdes.idelaye2_n_4 ,\i_serdesq_[2].gen_iserdes.idelaye2_n_5 }),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_2),
        .IDATAIN(I[1]),
        .INC(1'b0),
        .LD(idelay_ld),
        .LDPIPEEN(1'b0),
        .REGRST(is_rst));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \i_serdesq_[2].gen_iserdes.iserdesq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(iserdes_clk),
        .CLKB(skewd_iserdes_clkb),
        .CLKDIV(\NLW_i_serdesq_[2].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(\NLW_i_serdesq_[2].gen_iserdes.iserdesq_D_UNCONNECTED ),
        .DDLY(data_in_dly_2),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_i_serdesq_[2].gen_iserdes.iserdesq_O_UNCONNECTED ),
        .OCLK(\NLW_i_serdesq_[2].gen_iserdes.iserdesq_OCLK_UNCONNECTED ),
        .OCLKB(\NLW_i_serdesq_[2].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_i_serdesq_[2].gen_iserdes.iserdesq_OFB_UNCONNECTED ),
        .Q1(iserdes_q[7]),
        .Q2(iserdes_q[6]),
        .Q3(iserdes_q[5]),
        .Q4(iserdes_q[4]),
        .Q5(\NLW_i_serdesq_[2].gen_iserdes.iserdesq_Q5_UNCONNECTED ),
        .Q6(\NLW_i_serdesq_[2].gen_iserdes.iserdesq_Q6_UNCONNECTED ),
        .Q7(\NLW_i_serdesq_[2].gen_iserdes.iserdesq_Q7_UNCONNECTED ),
        .Q8(\NLW_i_serdesq_[2].gen_iserdes.iserdesq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_i_serdesq_[2].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_i_serdesq_[2].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "SRAM_MIG_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \i_serdesq_[3].gen_iserdes.idelaye2 
       (.C(CLK),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\dlyval_dq_r_reg[179] ),
        .CNTVALUEOUT({\i_serdesq_[3].gen_iserdes.idelaye2_n_1 ,\i_serdesq_[3].gen_iserdes.idelaye2_n_2 ,\i_serdesq_[3].gen_iserdes.idelaye2_n_3 ,\i_serdesq_[3].gen_iserdes.idelaye2_n_4 ,\i_serdesq_[3].gen_iserdes.idelaye2_n_5 }),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_3),
        .IDATAIN(I[2]),
        .INC(1'b0),
        .LD(idelay_ld),
        .LDPIPEEN(1'b0),
        .REGRST(is_rst));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \i_serdesq_[3].gen_iserdes.iserdesq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(iserdes_clk),
        .CLKB(skewd_iserdes_clkb),
        .CLKDIV(\NLW_i_serdesq_[3].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(\NLW_i_serdesq_[3].gen_iserdes.iserdesq_D_UNCONNECTED ),
        .DDLY(data_in_dly_3),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_i_serdesq_[3].gen_iserdes.iserdesq_O_UNCONNECTED ),
        .OCLK(\NLW_i_serdesq_[3].gen_iserdes.iserdesq_OCLK_UNCONNECTED ),
        .OCLKB(\NLW_i_serdesq_[3].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_i_serdesq_[3].gen_iserdes.iserdesq_OFB_UNCONNECTED ),
        .Q1(iserdes_q[11]),
        .Q2(iserdes_q[10]),
        .Q3(iserdes_q[9]),
        .Q4(iserdes_q[8]),
        .Q5(\NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q5_UNCONNECTED ),
        .Q6(\NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q6_UNCONNECTED ),
        .Q7(\NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q7_UNCONNECTED ),
        .Q8(\NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_i_serdesq_[3].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_i_serdesq_[3].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "SRAM_MIG_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \i_serdesq_[5].gen_iserdes.idelaye2 
       (.C(CLK),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\dlyval_dq_r_reg[179] ),
        .CNTVALUEOUT({\i_serdesq_[5].gen_iserdes.idelaye2_n_1 ,\i_serdesq_[5].gen_iserdes.idelaye2_n_2 ,\i_serdesq_[5].gen_iserdes.idelaye2_n_3 ,\i_serdesq_[5].gen_iserdes.idelaye2_n_4 ,\i_serdesq_[5].gen_iserdes.idelaye2_n_5 }),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_5),
        .IDATAIN(I[3]),
        .INC(1'b0),
        .LD(idelay_ld),
        .LDPIPEEN(1'b0),
        .REGRST(is_rst));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \i_serdesq_[5].gen_iserdes.iserdesq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(iserdes_clk),
        .CLKB(skewd_iserdes_clkb),
        .CLKDIV(\NLW_i_serdesq_[5].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(\NLW_i_serdesq_[5].gen_iserdes.iserdesq_D_UNCONNECTED ),
        .DDLY(data_in_dly_5),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_i_serdesq_[5].gen_iserdes.iserdesq_O_UNCONNECTED ),
        .OCLK(\NLW_i_serdesq_[5].gen_iserdes.iserdesq_OCLK_UNCONNECTED ),
        .OCLKB(\NLW_i_serdesq_[5].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_i_serdesq_[5].gen_iserdes.iserdesq_OFB_UNCONNECTED ),
        .Q1(iserdes_q[15]),
        .Q2(iserdes_q[14]),
        .Q3(iserdes_q[13]),
        .Q4(iserdes_q[12]),
        .Q5(\NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q5_UNCONNECTED ),
        .Q6(\NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q6_UNCONNECTED ),
        .Q7(\NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q7_UNCONNECTED ),
        .Q8(\NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_i_serdesq_[5].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_i_serdesq_[5].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "SRAM_MIG_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \i_serdesq_[6].gen_iserdes.idelaye2 
       (.C(CLK),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\dlyval_dq_r_reg[179] ),
        .CNTVALUEOUT({\i_serdesq_[6].gen_iserdes.idelaye2_n_1 ,\i_serdesq_[6].gen_iserdes.idelaye2_n_2 ,\i_serdesq_[6].gen_iserdes.idelaye2_n_3 ,\i_serdesq_[6].gen_iserdes.idelaye2_n_4 ,\i_serdesq_[6].gen_iserdes.idelaye2_n_5 }),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_6),
        .IDATAIN(I[4]),
        .INC(1'b0),
        .LD(idelay_ld),
        .LDPIPEEN(1'b0),
        .REGRST(is_rst));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \i_serdesq_[6].gen_iserdes.iserdesq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(iserdes_clk),
        .CLKB(skewd_iserdes_clkb),
        .CLKDIV(\NLW_i_serdesq_[6].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(\NLW_i_serdesq_[6].gen_iserdes.iserdesq_D_UNCONNECTED ),
        .DDLY(data_in_dly_6),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_i_serdesq_[6].gen_iserdes.iserdesq_O_UNCONNECTED ),
        .OCLK(\NLW_i_serdesq_[6].gen_iserdes.iserdesq_OCLK_UNCONNECTED ),
        .OCLKB(\NLW_i_serdesq_[6].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_i_serdesq_[6].gen_iserdes.iserdesq_OFB_UNCONNECTED ),
        .Q1(iserdes_q[19]),
        .Q2(iserdes_q[18]),
        .Q3(iserdes_q[17]),
        .Q4(iserdes_q[16]),
        .Q5(\NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q5_UNCONNECTED ),
        .Q6(\NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q6_UNCONNECTED ),
        .Q7(\NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q7_UNCONNECTED ),
        .Q8(\NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_i_serdesq_[6].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_i_serdesq_[6].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "SRAM_MIG_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \i_serdesq_[7].gen_iserdes.idelaye2 
       (.C(CLK),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\dlyval_dq_r_reg[179] ),
        .CNTVALUEOUT({\i_serdesq_[7].gen_iserdes.idelaye2_n_1 ,\i_serdesq_[7].gen_iserdes.idelaye2_n_2 ,\i_serdesq_[7].gen_iserdes.idelaye2_n_3 ,\i_serdesq_[7].gen_iserdes.idelaye2_n_4 ,\i_serdesq_[7].gen_iserdes.idelaye2_n_5 }),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_7),
        .IDATAIN(I[5]),
        .INC(1'b0),
        .LD(idelay_ld),
        .LDPIPEEN(1'b0),
        .REGRST(is_rst));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \i_serdesq_[7].gen_iserdes.iserdesq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(iserdes_clk),
        .CLKB(skewd_iserdes_clkb),
        .CLKDIV(\NLW_i_serdesq_[7].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(\NLW_i_serdesq_[7].gen_iserdes.iserdesq_D_UNCONNECTED ),
        .DDLY(data_in_dly_7),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_i_serdesq_[7].gen_iserdes.iserdesq_O_UNCONNECTED ),
        .OCLK(\NLW_i_serdesq_[7].gen_iserdes.iserdesq_OCLK_UNCONNECTED ),
        .OCLKB(\NLW_i_serdesq_[7].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_i_serdesq_[7].gen_iserdes.iserdesq_OFB_UNCONNECTED ),
        .Q1(iserdes_q[23]),
        .Q2(iserdes_q[22]),
        .Q3(iserdes_q[21]),
        .Q4(iserdes_q[20]),
        .Q5(\NLW_i_serdesq_[7].gen_iserdes.iserdesq_Q5_UNCONNECTED ),
        .Q6(\NLW_i_serdesq_[7].gen_iserdes.iserdesq_Q6_UNCONNECTED ),
        .Q7(\NLW_i_serdesq_[7].gen_iserdes.iserdesq_Q7_UNCONNECTED ),
        .Q8(\NLW_i_serdesq_[7].gen_iserdes.iserdesq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_i_serdesq_[7].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_i_serdesq_[7].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "SRAM_MIG_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \i_serdesq_[9].gen_iserdes.idelaye2 
       (.C(CLK),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\dlyval_dq_r_reg[179] ),
        .CNTVALUEOUT({\i_serdesq_[9].gen_iserdes.idelaye2_n_1 ,\i_serdesq_[9].gen_iserdes.idelaye2_n_2 ,\i_serdesq_[9].gen_iserdes.idelaye2_n_3 ,\i_serdesq_[9].gen_iserdes.idelaye2_n_4 ,\i_serdesq_[9].gen_iserdes.idelaye2_n_5 }),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_9),
        .IDATAIN(I[6]),
        .INC(1'b0),
        .LD(idelay_ld),
        .LDPIPEEN(1'b0),
        .REGRST(is_rst));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \i_serdesq_[9].gen_iserdes.iserdesq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(iserdes_clk),
        .CLKB(skewd_iserdes_clkb),
        .CLKDIV(\NLW_i_serdesq_[9].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(\NLW_i_serdesq_[9].gen_iserdes.iserdesq_D_UNCONNECTED ),
        .DDLY(data_in_dly_9),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_i_serdesq_[9].gen_iserdes.iserdesq_O_UNCONNECTED ),
        .OCLK(\NLW_i_serdesq_[9].gen_iserdes.iserdesq_OCLK_UNCONNECTED ),
        .OCLKB(\NLW_i_serdesq_[9].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_i_serdesq_[9].gen_iserdes.iserdesq_OFB_UNCONNECTED ),
        .Q1(iserdes_q[27]),
        .Q2(iserdes_q[26]),
        .Q3(iserdes_q[25]),
        .Q4(iserdes_q[24]),
        .Q5(\NLW_i_serdesq_[9].gen_iserdes.iserdesq_Q5_UNCONNECTED ),
        .Q6(\NLW_i_serdesq_[9].gen_iserdes.iserdesq_Q6_UNCONNECTED ),
        .Q7(\NLW_i_serdesq_[9].gen_iserdes.iserdesq_Q7_UNCONNECTED ),
        .Q8(\NLW_i_serdesq_[9].gen_iserdes.iserdesq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_i_serdesq_[9].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_i_serdesq_[9].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_rld_byte_group_io" *) 
module sram_migmig_7series_v2_4_qdr_rld_byte_group_io__parameterized6
   (iserdes_q,
    iserdes_clk,
    skewd_iserdes_clkb_3,
    iserdes_clkdiv,
    CLK,
    I,
    idelay_ld,
    is_rst,
    \dlyval_dq_r_reg[134] );
  output [35:0]iserdes_q;
  input iserdes_clk;
  input skewd_iserdes_clkb_3;
  input iserdes_clkdiv;
  input CLK;
  input [8:0]I;
  input idelay_ld;
  input is_rst;
  input [4:0]\dlyval_dq_r_reg[134] ;

  wire CLK;
  wire [8:0]I;
  wire data_in_dly_0;
  wire data_in_dly_1;
  wire data_in_dly_10;
  wire data_in_dly_11;
  wire data_in_dly_2;
  wire data_in_dly_3;
  wire data_in_dly_4;
  wire data_in_dly_5;
  wire data_in_dly_6;
  wire [4:0]\dlyval_dq_r_reg[134] ;
  wire \i_serdesq_[0].gen_iserdes.idelaye2_n_1 ;
  wire \i_serdesq_[0].gen_iserdes.idelaye2_n_2 ;
  wire \i_serdesq_[0].gen_iserdes.idelaye2_n_3 ;
  wire \i_serdesq_[0].gen_iserdes.idelaye2_n_4 ;
  wire \i_serdesq_[0].gen_iserdes.idelaye2_n_5 ;
  wire \i_serdesq_[10].gen_iserdes.idelaye2_n_1 ;
  wire \i_serdesq_[10].gen_iserdes.idelaye2_n_2 ;
  wire \i_serdesq_[10].gen_iserdes.idelaye2_n_3 ;
  wire \i_serdesq_[10].gen_iserdes.idelaye2_n_4 ;
  wire \i_serdesq_[10].gen_iserdes.idelaye2_n_5 ;
  wire \i_serdesq_[11].gen_iserdes.idelaye2_n_1 ;
  wire \i_serdesq_[11].gen_iserdes.idelaye2_n_2 ;
  wire \i_serdesq_[11].gen_iserdes.idelaye2_n_3 ;
  wire \i_serdesq_[11].gen_iserdes.idelaye2_n_4 ;
  wire \i_serdesq_[11].gen_iserdes.idelaye2_n_5 ;
  wire \i_serdesq_[1].gen_iserdes.idelaye2_n_1 ;
  wire \i_serdesq_[1].gen_iserdes.idelaye2_n_2 ;
  wire \i_serdesq_[1].gen_iserdes.idelaye2_n_3 ;
  wire \i_serdesq_[1].gen_iserdes.idelaye2_n_4 ;
  wire \i_serdesq_[1].gen_iserdes.idelaye2_n_5 ;
  wire \i_serdesq_[2].gen_iserdes.idelaye2_n_1 ;
  wire \i_serdesq_[2].gen_iserdes.idelaye2_n_2 ;
  wire \i_serdesq_[2].gen_iserdes.idelaye2_n_3 ;
  wire \i_serdesq_[2].gen_iserdes.idelaye2_n_4 ;
  wire \i_serdesq_[2].gen_iserdes.idelaye2_n_5 ;
  wire \i_serdesq_[3].gen_iserdes.idelaye2_n_1 ;
  wire \i_serdesq_[3].gen_iserdes.idelaye2_n_2 ;
  wire \i_serdesq_[3].gen_iserdes.idelaye2_n_3 ;
  wire \i_serdesq_[3].gen_iserdes.idelaye2_n_4 ;
  wire \i_serdesq_[3].gen_iserdes.idelaye2_n_5 ;
  wire \i_serdesq_[4].gen_iserdes.idelaye2_n_1 ;
  wire \i_serdesq_[4].gen_iserdes.idelaye2_n_2 ;
  wire \i_serdesq_[4].gen_iserdes.idelaye2_n_3 ;
  wire \i_serdesq_[4].gen_iserdes.idelaye2_n_4 ;
  wire \i_serdesq_[4].gen_iserdes.idelaye2_n_5 ;
  wire \i_serdesq_[5].gen_iserdes.idelaye2_n_1 ;
  wire \i_serdesq_[5].gen_iserdes.idelaye2_n_2 ;
  wire \i_serdesq_[5].gen_iserdes.idelaye2_n_3 ;
  wire \i_serdesq_[5].gen_iserdes.idelaye2_n_4 ;
  wire \i_serdesq_[5].gen_iserdes.idelaye2_n_5 ;
  wire \i_serdesq_[6].gen_iserdes.idelaye2_n_1 ;
  wire \i_serdesq_[6].gen_iserdes.idelaye2_n_2 ;
  wire \i_serdesq_[6].gen_iserdes.idelaye2_n_3 ;
  wire \i_serdesq_[6].gen_iserdes.idelaye2_n_4 ;
  wire \i_serdesq_[6].gen_iserdes.idelaye2_n_5 ;
  wire idelay_ld;
  wire is_rst;
  wire iserdes_clk;
  wire iserdes_clkdiv;
  wire [35:0]iserdes_q;
  wire skewd_iserdes_clkb_3;
  wire \NLW_i_serdesq_[0].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ;
  wire \NLW_i_serdesq_[0].gen_iserdes.iserdesq_D_UNCONNECTED ;
  wire \NLW_i_serdesq_[0].gen_iserdes.iserdesq_O_UNCONNECTED ;
  wire \NLW_i_serdesq_[0].gen_iserdes.iserdesq_OCLK_UNCONNECTED ;
  wire \NLW_i_serdesq_[0].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ;
  wire \NLW_i_serdesq_[0].gen_iserdes.iserdesq_OFB_UNCONNECTED ;
  wire \NLW_i_serdesq_[0].gen_iserdes.iserdesq_Q5_UNCONNECTED ;
  wire \NLW_i_serdesq_[0].gen_iserdes.iserdesq_Q6_UNCONNECTED ;
  wire \NLW_i_serdesq_[0].gen_iserdes.iserdesq_Q7_UNCONNECTED ;
  wire \NLW_i_serdesq_[0].gen_iserdes.iserdesq_Q8_UNCONNECTED ;
  wire \NLW_i_serdesq_[0].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_i_serdesq_[0].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_i_serdesq_[10].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ;
  wire \NLW_i_serdesq_[10].gen_iserdes.iserdesq_D_UNCONNECTED ;
  wire \NLW_i_serdesq_[10].gen_iserdes.iserdesq_O_UNCONNECTED ;
  wire \NLW_i_serdesq_[10].gen_iserdes.iserdesq_OCLK_UNCONNECTED ;
  wire \NLW_i_serdesq_[10].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ;
  wire \NLW_i_serdesq_[10].gen_iserdes.iserdesq_OFB_UNCONNECTED ;
  wire \NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q5_UNCONNECTED ;
  wire \NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q6_UNCONNECTED ;
  wire \NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q7_UNCONNECTED ;
  wire \NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q8_UNCONNECTED ;
  wire \NLW_i_serdesq_[10].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_i_serdesq_[10].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_i_serdesq_[11].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ;
  wire \NLW_i_serdesq_[11].gen_iserdes.iserdesq_D_UNCONNECTED ;
  wire \NLW_i_serdesq_[11].gen_iserdes.iserdesq_O_UNCONNECTED ;
  wire \NLW_i_serdesq_[11].gen_iserdes.iserdesq_OCLK_UNCONNECTED ;
  wire \NLW_i_serdesq_[11].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ;
  wire \NLW_i_serdesq_[11].gen_iserdes.iserdesq_OFB_UNCONNECTED ;
  wire \NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q5_UNCONNECTED ;
  wire \NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q6_UNCONNECTED ;
  wire \NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q7_UNCONNECTED ;
  wire \NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q8_UNCONNECTED ;
  wire \NLW_i_serdesq_[11].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_i_serdesq_[11].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_i_serdesq_[1].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ;
  wire \NLW_i_serdesq_[1].gen_iserdes.iserdesq_D_UNCONNECTED ;
  wire \NLW_i_serdesq_[1].gen_iserdes.iserdesq_O_UNCONNECTED ;
  wire \NLW_i_serdesq_[1].gen_iserdes.iserdesq_OCLK_UNCONNECTED ;
  wire \NLW_i_serdesq_[1].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ;
  wire \NLW_i_serdesq_[1].gen_iserdes.iserdesq_OFB_UNCONNECTED ;
  wire \NLW_i_serdesq_[1].gen_iserdes.iserdesq_Q5_UNCONNECTED ;
  wire \NLW_i_serdesq_[1].gen_iserdes.iserdesq_Q6_UNCONNECTED ;
  wire \NLW_i_serdesq_[1].gen_iserdes.iserdesq_Q7_UNCONNECTED ;
  wire \NLW_i_serdesq_[1].gen_iserdes.iserdesq_Q8_UNCONNECTED ;
  wire \NLW_i_serdesq_[1].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_i_serdesq_[1].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_i_serdesq_[2].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ;
  wire \NLW_i_serdesq_[2].gen_iserdes.iserdesq_D_UNCONNECTED ;
  wire \NLW_i_serdesq_[2].gen_iserdes.iserdesq_O_UNCONNECTED ;
  wire \NLW_i_serdesq_[2].gen_iserdes.iserdesq_OCLK_UNCONNECTED ;
  wire \NLW_i_serdesq_[2].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ;
  wire \NLW_i_serdesq_[2].gen_iserdes.iserdesq_OFB_UNCONNECTED ;
  wire \NLW_i_serdesq_[2].gen_iserdes.iserdesq_Q5_UNCONNECTED ;
  wire \NLW_i_serdesq_[2].gen_iserdes.iserdesq_Q6_UNCONNECTED ;
  wire \NLW_i_serdesq_[2].gen_iserdes.iserdesq_Q7_UNCONNECTED ;
  wire \NLW_i_serdesq_[2].gen_iserdes.iserdesq_Q8_UNCONNECTED ;
  wire \NLW_i_serdesq_[2].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_i_serdesq_[2].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_i_serdesq_[3].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ;
  wire \NLW_i_serdesq_[3].gen_iserdes.iserdesq_D_UNCONNECTED ;
  wire \NLW_i_serdesq_[3].gen_iserdes.iserdesq_O_UNCONNECTED ;
  wire \NLW_i_serdesq_[3].gen_iserdes.iserdesq_OCLK_UNCONNECTED ;
  wire \NLW_i_serdesq_[3].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ;
  wire \NLW_i_serdesq_[3].gen_iserdes.iserdesq_OFB_UNCONNECTED ;
  wire \NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q5_UNCONNECTED ;
  wire \NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q6_UNCONNECTED ;
  wire \NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q7_UNCONNECTED ;
  wire \NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q8_UNCONNECTED ;
  wire \NLW_i_serdesq_[3].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_i_serdesq_[3].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_i_serdesq_[4].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ;
  wire \NLW_i_serdesq_[4].gen_iserdes.iserdesq_D_UNCONNECTED ;
  wire \NLW_i_serdesq_[4].gen_iserdes.iserdesq_O_UNCONNECTED ;
  wire \NLW_i_serdesq_[4].gen_iserdes.iserdesq_OCLK_UNCONNECTED ;
  wire \NLW_i_serdesq_[4].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ;
  wire \NLW_i_serdesq_[4].gen_iserdes.iserdesq_OFB_UNCONNECTED ;
  wire \NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q5_UNCONNECTED ;
  wire \NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q6_UNCONNECTED ;
  wire \NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q7_UNCONNECTED ;
  wire \NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q8_UNCONNECTED ;
  wire \NLW_i_serdesq_[4].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_i_serdesq_[4].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_i_serdesq_[5].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ;
  wire \NLW_i_serdesq_[5].gen_iserdes.iserdesq_D_UNCONNECTED ;
  wire \NLW_i_serdesq_[5].gen_iserdes.iserdesq_O_UNCONNECTED ;
  wire \NLW_i_serdesq_[5].gen_iserdes.iserdesq_OCLK_UNCONNECTED ;
  wire \NLW_i_serdesq_[5].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ;
  wire \NLW_i_serdesq_[5].gen_iserdes.iserdesq_OFB_UNCONNECTED ;
  wire \NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q5_UNCONNECTED ;
  wire \NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q6_UNCONNECTED ;
  wire \NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q7_UNCONNECTED ;
  wire \NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q8_UNCONNECTED ;
  wire \NLW_i_serdesq_[5].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_i_serdesq_[5].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_i_serdesq_[6].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ;
  wire \NLW_i_serdesq_[6].gen_iserdes.iserdesq_D_UNCONNECTED ;
  wire \NLW_i_serdesq_[6].gen_iserdes.iserdesq_O_UNCONNECTED ;
  wire \NLW_i_serdesq_[6].gen_iserdes.iserdesq_OCLK_UNCONNECTED ;
  wire \NLW_i_serdesq_[6].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ;
  wire \NLW_i_serdesq_[6].gen_iserdes.iserdesq_OFB_UNCONNECTED ;
  wire \NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q5_UNCONNECTED ;
  wire \NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q6_UNCONNECTED ;
  wire \NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q7_UNCONNECTED ;
  wire \NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q8_UNCONNECTED ;
  wire \NLW_i_serdesq_[6].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_i_serdesq_[6].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "SRAM_MIG_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \i_serdesq_[0].gen_iserdes.idelaye2 
       (.C(CLK),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\dlyval_dq_r_reg[134] ),
        .CNTVALUEOUT({\i_serdesq_[0].gen_iserdes.idelaye2_n_1 ,\i_serdesq_[0].gen_iserdes.idelaye2_n_2 ,\i_serdesq_[0].gen_iserdes.idelaye2_n_3 ,\i_serdesq_[0].gen_iserdes.idelaye2_n_4 ,\i_serdesq_[0].gen_iserdes.idelaye2_n_5 }),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_0),
        .IDATAIN(I[0]),
        .INC(1'b0),
        .LD(idelay_ld),
        .LDPIPEEN(1'b0),
        .REGRST(is_rst));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \i_serdesq_[0].gen_iserdes.iserdesq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(iserdes_clk),
        .CLKB(skewd_iserdes_clkb_3),
        .CLKDIV(\NLW_i_serdesq_[0].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(\NLW_i_serdesq_[0].gen_iserdes.iserdesq_D_UNCONNECTED ),
        .DDLY(data_in_dly_0),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_i_serdesq_[0].gen_iserdes.iserdesq_O_UNCONNECTED ),
        .OCLK(\NLW_i_serdesq_[0].gen_iserdes.iserdesq_OCLK_UNCONNECTED ),
        .OCLKB(\NLW_i_serdesq_[0].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_i_serdesq_[0].gen_iserdes.iserdesq_OFB_UNCONNECTED ),
        .Q1(iserdes_q[3]),
        .Q2(iserdes_q[2]),
        .Q3(iserdes_q[1]),
        .Q4(iserdes_q[0]),
        .Q5(\NLW_i_serdesq_[0].gen_iserdes.iserdesq_Q5_UNCONNECTED ),
        .Q6(\NLW_i_serdesq_[0].gen_iserdes.iserdesq_Q6_UNCONNECTED ),
        .Q7(\NLW_i_serdesq_[0].gen_iserdes.iserdesq_Q7_UNCONNECTED ),
        .Q8(\NLW_i_serdesq_[0].gen_iserdes.iserdesq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_i_serdesq_[0].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_i_serdesq_[0].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "SRAM_MIG_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \i_serdesq_[10].gen_iserdes.idelaye2 
       (.C(CLK),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\dlyval_dq_r_reg[134] ),
        .CNTVALUEOUT({\i_serdesq_[10].gen_iserdes.idelaye2_n_1 ,\i_serdesq_[10].gen_iserdes.idelaye2_n_2 ,\i_serdesq_[10].gen_iserdes.idelaye2_n_3 ,\i_serdesq_[10].gen_iserdes.idelaye2_n_4 ,\i_serdesq_[10].gen_iserdes.idelaye2_n_5 }),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_10),
        .IDATAIN(I[7]),
        .INC(1'b0),
        .LD(idelay_ld),
        .LDPIPEEN(1'b0),
        .REGRST(is_rst));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \i_serdesq_[10].gen_iserdes.iserdesq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(iserdes_clk),
        .CLKB(skewd_iserdes_clkb_3),
        .CLKDIV(\NLW_i_serdesq_[10].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(\NLW_i_serdesq_[10].gen_iserdes.iserdesq_D_UNCONNECTED ),
        .DDLY(data_in_dly_10),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_i_serdesq_[10].gen_iserdes.iserdesq_O_UNCONNECTED ),
        .OCLK(\NLW_i_serdesq_[10].gen_iserdes.iserdesq_OCLK_UNCONNECTED ),
        .OCLKB(\NLW_i_serdesq_[10].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_i_serdesq_[10].gen_iserdes.iserdesq_OFB_UNCONNECTED ),
        .Q1(iserdes_q[31]),
        .Q2(iserdes_q[30]),
        .Q3(iserdes_q[29]),
        .Q4(iserdes_q[28]),
        .Q5(\NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q5_UNCONNECTED ),
        .Q6(\NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q6_UNCONNECTED ),
        .Q7(\NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q7_UNCONNECTED ),
        .Q8(\NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_i_serdesq_[10].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_i_serdesq_[10].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "SRAM_MIG_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \i_serdesq_[11].gen_iserdes.idelaye2 
       (.C(CLK),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\dlyval_dq_r_reg[134] ),
        .CNTVALUEOUT({\i_serdesq_[11].gen_iserdes.idelaye2_n_1 ,\i_serdesq_[11].gen_iserdes.idelaye2_n_2 ,\i_serdesq_[11].gen_iserdes.idelaye2_n_3 ,\i_serdesq_[11].gen_iserdes.idelaye2_n_4 ,\i_serdesq_[11].gen_iserdes.idelaye2_n_5 }),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_11),
        .IDATAIN(I[8]),
        .INC(1'b0),
        .LD(idelay_ld),
        .LDPIPEEN(1'b0),
        .REGRST(is_rst));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \i_serdesq_[11].gen_iserdes.iserdesq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(iserdes_clk),
        .CLKB(skewd_iserdes_clkb_3),
        .CLKDIV(\NLW_i_serdesq_[11].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(\NLW_i_serdesq_[11].gen_iserdes.iserdesq_D_UNCONNECTED ),
        .DDLY(data_in_dly_11),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_i_serdesq_[11].gen_iserdes.iserdesq_O_UNCONNECTED ),
        .OCLK(\NLW_i_serdesq_[11].gen_iserdes.iserdesq_OCLK_UNCONNECTED ),
        .OCLKB(\NLW_i_serdesq_[11].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_i_serdesq_[11].gen_iserdes.iserdesq_OFB_UNCONNECTED ),
        .Q1(iserdes_q[35]),
        .Q2(iserdes_q[34]),
        .Q3(iserdes_q[33]),
        .Q4(iserdes_q[32]),
        .Q5(\NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q5_UNCONNECTED ),
        .Q6(\NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q6_UNCONNECTED ),
        .Q7(\NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q7_UNCONNECTED ),
        .Q8(\NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_i_serdesq_[11].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_i_serdesq_[11].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "SRAM_MIG_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \i_serdesq_[1].gen_iserdes.idelaye2 
       (.C(CLK),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\dlyval_dq_r_reg[134] ),
        .CNTVALUEOUT({\i_serdesq_[1].gen_iserdes.idelaye2_n_1 ,\i_serdesq_[1].gen_iserdes.idelaye2_n_2 ,\i_serdesq_[1].gen_iserdes.idelaye2_n_3 ,\i_serdesq_[1].gen_iserdes.idelaye2_n_4 ,\i_serdesq_[1].gen_iserdes.idelaye2_n_5 }),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_1),
        .IDATAIN(I[1]),
        .INC(1'b0),
        .LD(idelay_ld),
        .LDPIPEEN(1'b0),
        .REGRST(is_rst));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \i_serdesq_[1].gen_iserdes.iserdesq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(iserdes_clk),
        .CLKB(skewd_iserdes_clkb_3),
        .CLKDIV(\NLW_i_serdesq_[1].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(\NLW_i_serdesq_[1].gen_iserdes.iserdesq_D_UNCONNECTED ),
        .DDLY(data_in_dly_1),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_i_serdesq_[1].gen_iserdes.iserdesq_O_UNCONNECTED ),
        .OCLK(\NLW_i_serdesq_[1].gen_iserdes.iserdesq_OCLK_UNCONNECTED ),
        .OCLKB(\NLW_i_serdesq_[1].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_i_serdesq_[1].gen_iserdes.iserdesq_OFB_UNCONNECTED ),
        .Q1(iserdes_q[7]),
        .Q2(iserdes_q[6]),
        .Q3(iserdes_q[5]),
        .Q4(iserdes_q[4]),
        .Q5(\NLW_i_serdesq_[1].gen_iserdes.iserdesq_Q5_UNCONNECTED ),
        .Q6(\NLW_i_serdesq_[1].gen_iserdes.iserdesq_Q6_UNCONNECTED ),
        .Q7(\NLW_i_serdesq_[1].gen_iserdes.iserdesq_Q7_UNCONNECTED ),
        .Q8(\NLW_i_serdesq_[1].gen_iserdes.iserdesq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_i_serdesq_[1].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_i_serdesq_[1].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "SRAM_MIG_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \i_serdesq_[2].gen_iserdes.idelaye2 
       (.C(CLK),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\dlyval_dq_r_reg[134] ),
        .CNTVALUEOUT({\i_serdesq_[2].gen_iserdes.idelaye2_n_1 ,\i_serdesq_[2].gen_iserdes.idelaye2_n_2 ,\i_serdesq_[2].gen_iserdes.idelaye2_n_3 ,\i_serdesq_[2].gen_iserdes.idelaye2_n_4 ,\i_serdesq_[2].gen_iserdes.idelaye2_n_5 }),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_2),
        .IDATAIN(I[2]),
        .INC(1'b0),
        .LD(idelay_ld),
        .LDPIPEEN(1'b0),
        .REGRST(is_rst));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \i_serdesq_[2].gen_iserdes.iserdesq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(iserdes_clk),
        .CLKB(skewd_iserdes_clkb_3),
        .CLKDIV(\NLW_i_serdesq_[2].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(\NLW_i_serdesq_[2].gen_iserdes.iserdesq_D_UNCONNECTED ),
        .DDLY(data_in_dly_2),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_i_serdesq_[2].gen_iserdes.iserdesq_O_UNCONNECTED ),
        .OCLK(\NLW_i_serdesq_[2].gen_iserdes.iserdesq_OCLK_UNCONNECTED ),
        .OCLKB(\NLW_i_serdesq_[2].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_i_serdesq_[2].gen_iserdes.iserdesq_OFB_UNCONNECTED ),
        .Q1(iserdes_q[11]),
        .Q2(iserdes_q[10]),
        .Q3(iserdes_q[9]),
        .Q4(iserdes_q[8]),
        .Q5(\NLW_i_serdesq_[2].gen_iserdes.iserdesq_Q5_UNCONNECTED ),
        .Q6(\NLW_i_serdesq_[2].gen_iserdes.iserdesq_Q6_UNCONNECTED ),
        .Q7(\NLW_i_serdesq_[2].gen_iserdes.iserdesq_Q7_UNCONNECTED ),
        .Q8(\NLW_i_serdesq_[2].gen_iserdes.iserdesq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_i_serdesq_[2].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_i_serdesq_[2].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "SRAM_MIG_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \i_serdesq_[3].gen_iserdes.idelaye2 
       (.C(CLK),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\dlyval_dq_r_reg[134] ),
        .CNTVALUEOUT({\i_serdesq_[3].gen_iserdes.idelaye2_n_1 ,\i_serdesq_[3].gen_iserdes.idelaye2_n_2 ,\i_serdesq_[3].gen_iserdes.idelaye2_n_3 ,\i_serdesq_[3].gen_iserdes.idelaye2_n_4 ,\i_serdesq_[3].gen_iserdes.idelaye2_n_5 }),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_3),
        .IDATAIN(I[3]),
        .INC(1'b0),
        .LD(idelay_ld),
        .LDPIPEEN(1'b0),
        .REGRST(is_rst));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \i_serdesq_[3].gen_iserdes.iserdesq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(iserdes_clk),
        .CLKB(skewd_iserdes_clkb_3),
        .CLKDIV(\NLW_i_serdesq_[3].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(\NLW_i_serdesq_[3].gen_iserdes.iserdesq_D_UNCONNECTED ),
        .DDLY(data_in_dly_3),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_i_serdesq_[3].gen_iserdes.iserdesq_O_UNCONNECTED ),
        .OCLK(\NLW_i_serdesq_[3].gen_iserdes.iserdesq_OCLK_UNCONNECTED ),
        .OCLKB(\NLW_i_serdesq_[3].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_i_serdesq_[3].gen_iserdes.iserdesq_OFB_UNCONNECTED ),
        .Q1(iserdes_q[15]),
        .Q2(iserdes_q[14]),
        .Q3(iserdes_q[13]),
        .Q4(iserdes_q[12]),
        .Q5(\NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q5_UNCONNECTED ),
        .Q6(\NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q6_UNCONNECTED ),
        .Q7(\NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q7_UNCONNECTED ),
        .Q8(\NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_i_serdesq_[3].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_i_serdesq_[3].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "SRAM_MIG_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \i_serdesq_[4].gen_iserdes.idelaye2 
       (.C(CLK),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\dlyval_dq_r_reg[134] ),
        .CNTVALUEOUT({\i_serdesq_[4].gen_iserdes.idelaye2_n_1 ,\i_serdesq_[4].gen_iserdes.idelaye2_n_2 ,\i_serdesq_[4].gen_iserdes.idelaye2_n_3 ,\i_serdesq_[4].gen_iserdes.idelaye2_n_4 ,\i_serdesq_[4].gen_iserdes.idelaye2_n_5 }),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_4),
        .IDATAIN(I[4]),
        .INC(1'b0),
        .LD(idelay_ld),
        .LDPIPEEN(1'b0),
        .REGRST(is_rst));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \i_serdesq_[4].gen_iserdes.iserdesq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(iserdes_clk),
        .CLKB(skewd_iserdes_clkb_3),
        .CLKDIV(\NLW_i_serdesq_[4].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(\NLW_i_serdesq_[4].gen_iserdes.iserdesq_D_UNCONNECTED ),
        .DDLY(data_in_dly_4),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_i_serdesq_[4].gen_iserdes.iserdesq_O_UNCONNECTED ),
        .OCLK(\NLW_i_serdesq_[4].gen_iserdes.iserdesq_OCLK_UNCONNECTED ),
        .OCLKB(\NLW_i_serdesq_[4].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_i_serdesq_[4].gen_iserdes.iserdesq_OFB_UNCONNECTED ),
        .Q1(iserdes_q[19]),
        .Q2(iserdes_q[18]),
        .Q3(iserdes_q[17]),
        .Q4(iserdes_q[16]),
        .Q5(\NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q5_UNCONNECTED ),
        .Q6(\NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q6_UNCONNECTED ),
        .Q7(\NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q7_UNCONNECTED ),
        .Q8(\NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_i_serdesq_[4].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_i_serdesq_[4].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "SRAM_MIG_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \i_serdesq_[5].gen_iserdes.idelaye2 
       (.C(CLK),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\dlyval_dq_r_reg[134] ),
        .CNTVALUEOUT({\i_serdesq_[5].gen_iserdes.idelaye2_n_1 ,\i_serdesq_[5].gen_iserdes.idelaye2_n_2 ,\i_serdesq_[5].gen_iserdes.idelaye2_n_3 ,\i_serdesq_[5].gen_iserdes.idelaye2_n_4 ,\i_serdesq_[5].gen_iserdes.idelaye2_n_5 }),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_5),
        .IDATAIN(I[5]),
        .INC(1'b0),
        .LD(idelay_ld),
        .LDPIPEEN(1'b0),
        .REGRST(is_rst));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \i_serdesq_[5].gen_iserdes.iserdesq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(iserdes_clk),
        .CLKB(skewd_iserdes_clkb_3),
        .CLKDIV(\NLW_i_serdesq_[5].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(\NLW_i_serdesq_[5].gen_iserdes.iserdesq_D_UNCONNECTED ),
        .DDLY(data_in_dly_5),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_i_serdesq_[5].gen_iserdes.iserdesq_O_UNCONNECTED ),
        .OCLK(\NLW_i_serdesq_[5].gen_iserdes.iserdesq_OCLK_UNCONNECTED ),
        .OCLKB(\NLW_i_serdesq_[5].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_i_serdesq_[5].gen_iserdes.iserdesq_OFB_UNCONNECTED ),
        .Q1(iserdes_q[23]),
        .Q2(iserdes_q[22]),
        .Q3(iserdes_q[21]),
        .Q4(iserdes_q[20]),
        .Q5(\NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q5_UNCONNECTED ),
        .Q6(\NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q6_UNCONNECTED ),
        .Q7(\NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q7_UNCONNECTED ),
        .Q8(\NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_i_serdesq_[5].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_i_serdesq_[5].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "SRAM_MIG_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \i_serdesq_[6].gen_iserdes.idelaye2 
       (.C(CLK),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\dlyval_dq_r_reg[134] ),
        .CNTVALUEOUT({\i_serdesq_[6].gen_iserdes.idelaye2_n_1 ,\i_serdesq_[6].gen_iserdes.idelaye2_n_2 ,\i_serdesq_[6].gen_iserdes.idelaye2_n_3 ,\i_serdesq_[6].gen_iserdes.idelaye2_n_4 ,\i_serdesq_[6].gen_iserdes.idelaye2_n_5 }),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_6),
        .IDATAIN(I[6]),
        .INC(1'b0),
        .LD(idelay_ld),
        .LDPIPEEN(1'b0),
        .REGRST(is_rst));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \i_serdesq_[6].gen_iserdes.iserdesq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(iserdes_clk),
        .CLKB(skewd_iserdes_clkb_3),
        .CLKDIV(\NLW_i_serdesq_[6].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(\NLW_i_serdesq_[6].gen_iserdes.iserdesq_D_UNCONNECTED ),
        .DDLY(data_in_dly_6),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_i_serdesq_[6].gen_iserdes.iserdesq_O_UNCONNECTED ),
        .OCLK(\NLW_i_serdesq_[6].gen_iserdes.iserdesq_OCLK_UNCONNECTED ),
        .OCLKB(\NLW_i_serdesq_[6].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_i_serdesq_[6].gen_iserdes.iserdesq_OFB_UNCONNECTED ),
        .Q1(iserdes_q[27]),
        .Q2(iserdes_q[26]),
        .Q3(iserdes_q[25]),
        .Q4(iserdes_q[24]),
        .Q5(\NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q5_UNCONNECTED ),
        .Q6(\NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q6_UNCONNECTED ),
        .Q7(\NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q7_UNCONNECTED ),
        .Q8(\NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_i_serdesq_[6].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_i_serdesq_[6].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_rld_byte_group_io" *) 
module sram_migmig_7series_v2_4_qdr_rld_byte_group_io__parameterized7
   (iserdes_q,
    iserdes_clk,
    skewd_iserdes_clkb_4,
    iserdes_clkdiv,
    CLK,
    I,
    idelay_ld,
    is_rst,
    \dlyval_dq_r_reg[89] );
  output [35:0]iserdes_q;
  input iserdes_clk;
  input skewd_iserdes_clkb_4;
  input iserdes_clkdiv;
  input CLK;
  input [8:0]I;
  input idelay_ld;
  input is_rst;
  input [4:0]\dlyval_dq_r_reg[89] ;

  wire CLK;
  wire [8:0]I;
  wire data_in_dly_10;
  wire data_in_dly_11;
  wire data_in_dly_3;
  wire data_in_dly_4;
  wire data_in_dly_5;
  wire data_in_dly_6;
  wire data_in_dly_7;
  wire data_in_dly_8;
  wire data_in_dly_9;
  wire [4:0]\dlyval_dq_r_reg[89] ;
  wire \i_serdesq_[10].gen_iserdes.idelaye2_n_1 ;
  wire \i_serdesq_[10].gen_iserdes.idelaye2_n_2 ;
  wire \i_serdesq_[10].gen_iserdes.idelaye2_n_3 ;
  wire \i_serdesq_[10].gen_iserdes.idelaye2_n_4 ;
  wire \i_serdesq_[10].gen_iserdes.idelaye2_n_5 ;
  wire \i_serdesq_[11].gen_iserdes.idelaye2_n_1 ;
  wire \i_serdesq_[11].gen_iserdes.idelaye2_n_2 ;
  wire \i_serdesq_[11].gen_iserdes.idelaye2_n_3 ;
  wire \i_serdesq_[11].gen_iserdes.idelaye2_n_4 ;
  wire \i_serdesq_[11].gen_iserdes.idelaye2_n_5 ;
  wire \i_serdesq_[3].gen_iserdes.idelaye2_n_1 ;
  wire \i_serdesq_[3].gen_iserdes.idelaye2_n_2 ;
  wire \i_serdesq_[3].gen_iserdes.idelaye2_n_3 ;
  wire \i_serdesq_[3].gen_iserdes.idelaye2_n_4 ;
  wire \i_serdesq_[3].gen_iserdes.idelaye2_n_5 ;
  wire \i_serdesq_[4].gen_iserdes.idelaye2_n_1 ;
  wire \i_serdesq_[4].gen_iserdes.idelaye2_n_2 ;
  wire \i_serdesq_[4].gen_iserdes.idelaye2_n_3 ;
  wire \i_serdesq_[4].gen_iserdes.idelaye2_n_4 ;
  wire \i_serdesq_[4].gen_iserdes.idelaye2_n_5 ;
  wire \i_serdesq_[5].gen_iserdes.idelaye2_n_1 ;
  wire \i_serdesq_[5].gen_iserdes.idelaye2_n_2 ;
  wire \i_serdesq_[5].gen_iserdes.idelaye2_n_3 ;
  wire \i_serdesq_[5].gen_iserdes.idelaye2_n_4 ;
  wire \i_serdesq_[5].gen_iserdes.idelaye2_n_5 ;
  wire \i_serdesq_[6].gen_iserdes.idelaye2_n_1 ;
  wire \i_serdesq_[6].gen_iserdes.idelaye2_n_2 ;
  wire \i_serdesq_[6].gen_iserdes.idelaye2_n_3 ;
  wire \i_serdesq_[6].gen_iserdes.idelaye2_n_4 ;
  wire \i_serdesq_[6].gen_iserdes.idelaye2_n_5 ;
  wire \i_serdesq_[7].gen_iserdes.idelaye2_n_1 ;
  wire \i_serdesq_[7].gen_iserdes.idelaye2_n_2 ;
  wire \i_serdesq_[7].gen_iserdes.idelaye2_n_3 ;
  wire \i_serdesq_[7].gen_iserdes.idelaye2_n_4 ;
  wire \i_serdesq_[7].gen_iserdes.idelaye2_n_5 ;
  wire \i_serdesq_[8].gen_iserdes.idelaye2_n_1 ;
  wire \i_serdesq_[8].gen_iserdes.idelaye2_n_2 ;
  wire \i_serdesq_[8].gen_iserdes.idelaye2_n_3 ;
  wire \i_serdesq_[8].gen_iserdes.idelaye2_n_4 ;
  wire \i_serdesq_[8].gen_iserdes.idelaye2_n_5 ;
  wire \i_serdesq_[9].gen_iserdes.idelaye2_n_1 ;
  wire \i_serdesq_[9].gen_iserdes.idelaye2_n_2 ;
  wire \i_serdesq_[9].gen_iserdes.idelaye2_n_3 ;
  wire \i_serdesq_[9].gen_iserdes.idelaye2_n_4 ;
  wire \i_serdesq_[9].gen_iserdes.idelaye2_n_5 ;
  wire idelay_ld;
  wire is_rst;
  wire iserdes_clk;
  wire iserdes_clkdiv;
  wire [35:0]iserdes_q;
  wire skewd_iserdes_clkb_4;
  wire \NLW_i_serdesq_[10].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ;
  wire \NLW_i_serdesq_[10].gen_iserdes.iserdesq_D_UNCONNECTED ;
  wire \NLW_i_serdesq_[10].gen_iserdes.iserdesq_O_UNCONNECTED ;
  wire \NLW_i_serdesq_[10].gen_iserdes.iserdesq_OCLK_UNCONNECTED ;
  wire \NLW_i_serdesq_[10].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ;
  wire \NLW_i_serdesq_[10].gen_iserdes.iserdesq_OFB_UNCONNECTED ;
  wire \NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q5_UNCONNECTED ;
  wire \NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q6_UNCONNECTED ;
  wire \NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q7_UNCONNECTED ;
  wire \NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q8_UNCONNECTED ;
  wire \NLW_i_serdesq_[10].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_i_serdesq_[10].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_i_serdesq_[11].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ;
  wire \NLW_i_serdesq_[11].gen_iserdes.iserdesq_D_UNCONNECTED ;
  wire \NLW_i_serdesq_[11].gen_iserdes.iserdesq_O_UNCONNECTED ;
  wire \NLW_i_serdesq_[11].gen_iserdes.iserdesq_OCLK_UNCONNECTED ;
  wire \NLW_i_serdesq_[11].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ;
  wire \NLW_i_serdesq_[11].gen_iserdes.iserdesq_OFB_UNCONNECTED ;
  wire \NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q5_UNCONNECTED ;
  wire \NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q6_UNCONNECTED ;
  wire \NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q7_UNCONNECTED ;
  wire \NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q8_UNCONNECTED ;
  wire \NLW_i_serdesq_[11].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_i_serdesq_[11].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_i_serdesq_[3].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ;
  wire \NLW_i_serdesq_[3].gen_iserdes.iserdesq_D_UNCONNECTED ;
  wire \NLW_i_serdesq_[3].gen_iserdes.iserdesq_O_UNCONNECTED ;
  wire \NLW_i_serdesq_[3].gen_iserdes.iserdesq_OCLK_UNCONNECTED ;
  wire \NLW_i_serdesq_[3].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ;
  wire \NLW_i_serdesq_[3].gen_iserdes.iserdesq_OFB_UNCONNECTED ;
  wire \NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q5_UNCONNECTED ;
  wire \NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q6_UNCONNECTED ;
  wire \NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q7_UNCONNECTED ;
  wire \NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q8_UNCONNECTED ;
  wire \NLW_i_serdesq_[3].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_i_serdesq_[3].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_i_serdesq_[4].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ;
  wire \NLW_i_serdesq_[4].gen_iserdes.iserdesq_D_UNCONNECTED ;
  wire \NLW_i_serdesq_[4].gen_iserdes.iserdesq_O_UNCONNECTED ;
  wire \NLW_i_serdesq_[4].gen_iserdes.iserdesq_OCLK_UNCONNECTED ;
  wire \NLW_i_serdesq_[4].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ;
  wire \NLW_i_serdesq_[4].gen_iserdes.iserdesq_OFB_UNCONNECTED ;
  wire \NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q5_UNCONNECTED ;
  wire \NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q6_UNCONNECTED ;
  wire \NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q7_UNCONNECTED ;
  wire \NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q8_UNCONNECTED ;
  wire \NLW_i_serdesq_[4].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_i_serdesq_[4].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_i_serdesq_[5].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ;
  wire \NLW_i_serdesq_[5].gen_iserdes.iserdesq_D_UNCONNECTED ;
  wire \NLW_i_serdesq_[5].gen_iserdes.iserdesq_O_UNCONNECTED ;
  wire \NLW_i_serdesq_[5].gen_iserdes.iserdesq_OCLK_UNCONNECTED ;
  wire \NLW_i_serdesq_[5].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ;
  wire \NLW_i_serdesq_[5].gen_iserdes.iserdesq_OFB_UNCONNECTED ;
  wire \NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q5_UNCONNECTED ;
  wire \NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q6_UNCONNECTED ;
  wire \NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q7_UNCONNECTED ;
  wire \NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q8_UNCONNECTED ;
  wire \NLW_i_serdesq_[5].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_i_serdesq_[5].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_i_serdesq_[6].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ;
  wire \NLW_i_serdesq_[6].gen_iserdes.iserdesq_D_UNCONNECTED ;
  wire \NLW_i_serdesq_[6].gen_iserdes.iserdesq_O_UNCONNECTED ;
  wire \NLW_i_serdesq_[6].gen_iserdes.iserdesq_OCLK_UNCONNECTED ;
  wire \NLW_i_serdesq_[6].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ;
  wire \NLW_i_serdesq_[6].gen_iserdes.iserdesq_OFB_UNCONNECTED ;
  wire \NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q5_UNCONNECTED ;
  wire \NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q6_UNCONNECTED ;
  wire \NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q7_UNCONNECTED ;
  wire \NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q8_UNCONNECTED ;
  wire \NLW_i_serdesq_[6].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_i_serdesq_[6].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_i_serdesq_[7].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ;
  wire \NLW_i_serdesq_[7].gen_iserdes.iserdesq_D_UNCONNECTED ;
  wire \NLW_i_serdesq_[7].gen_iserdes.iserdesq_O_UNCONNECTED ;
  wire \NLW_i_serdesq_[7].gen_iserdes.iserdesq_OCLK_UNCONNECTED ;
  wire \NLW_i_serdesq_[7].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ;
  wire \NLW_i_serdesq_[7].gen_iserdes.iserdesq_OFB_UNCONNECTED ;
  wire \NLW_i_serdesq_[7].gen_iserdes.iserdesq_Q5_UNCONNECTED ;
  wire \NLW_i_serdesq_[7].gen_iserdes.iserdesq_Q6_UNCONNECTED ;
  wire \NLW_i_serdesq_[7].gen_iserdes.iserdesq_Q7_UNCONNECTED ;
  wire \NLW_i_serdesq_[7].gen_iserdes.iserdesq_Q8_UNCONNECTED ;
  wire \NLW_i_serdesq_[7].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_i_serdesq_[7].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_i_serdesq_[8].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ;
  wire \NLW_i_serdesq_[8].gen_iserdes.iserdesq_D_UNCONNECTED ;
  wire \NLW_i_serdesq_[8].gen_iserdes.iserdesq_O_UNCONNECTED ;
  wire \NLW_i_serdesq_[8].gen_iserdes.iserdesq_OCLK_UNCONNECTED ;
  wire \NLW_i_serdesq_[8].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ;
  wire \NLW_i_serdesq_[8].gen_iserdes.iserdesq_OFB_UNCONNECTED ;
  wire \NLW_i_serdesq_[8].gen_iserdes.iserdesq_Q5_UNCONNECTED ;
  wire \NLW_i_serdesq_[8].gen_iserdes.iserdesq_Q6_UNCONNECTED ;
  wire \NLW_i_serdesq_[8].gen_iserdes.iserdesq_Q7_UNCONNECTED ;
  wire \NLW_i_serdesq_[8].gen_iserdes.iserdesq_Q8_UNCONNECTED ;
  wire \NLW_i_serdesq_[8].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_i_serdesq_[8].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_i_serdesq_[9].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ;
  wire \NLW_i_serdesq_[9].gen_iserdes.iserdesq_D_UNCONNECTED ;
  wire \NLW_i_serdesq_[9].gen_iserdes.iserdesq_O_UNCONNECTED ;
  wire \NLW_i_serdesq_[9].gen_iserdes.iserdesq_OCLK_UNCONNECTED ;
  wire \NLW_i_serdesq_[9].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ;
  wire \NLW_i_serdesq_[9].gen_iserdes.iserdesq_OFB_UNCONNECTED ;
  wire \NLW_i_serdesq_[9].gen_iserdes.iserdesq_Q5_UNCONNECTED ;
  wire \NLW_i_serdesq_[9].gen_iserdes.iserdesq_Q6_UNCONNECTED ;
  wire \NLW_i_serdesq_[9].gen_iserdes.iserdesq_Q7_UNCONNECTED ;
  wire \NLW_i_serdesq_[9].gen_iserdes.iserdesq_Q8_UNCONNECTED ;
  wire \NLW_i_serdesq_[9].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_i_serdesq_[9].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "SRAM_MIG_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \i_serdesq_[10].gen_iserdes.idelaye2 
       (.C(CLK),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\dlyval_dq_r_reg[89] ),
        .CNTVALUEOUT({\i_serdesq_[10].gen_iserdes.idelaye2_n_1 ,\i_serdesq_[10].gen_iserdes.idelaye2_n_2 ,\i_serdesq_[10].gen_iserdes.idelaye2_n_3 ,\i_serdesq_[10].gen_iserdes.idelaye2_n_4 ,\i_serdesq_[10].gen_iserdes.idelaye2_n_5 }),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_10),
        .IDATAIN(I[7]),
        .INC(1'b0),
        .LD(idelay_ld),
        .LDPIPEEN(1'b0),
        .REGRST(is_rst));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \i_serdesq_[10].gen_iserdes.iserdesq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(iserdes_clk),
        .CLKB(skewd_iserdes_clkb_4),
        .CLKDIV(\NLW_i_serdesq_[10].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(\NLW_i_serdesq_[10].gen_iserdes.iserdesq_D_UNCONNECTED ),
        .DDLY(data_in_dly_10),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_i_serdesq_[10].gen_iserdes.iserdesq_O_UNCONNECTED ),
        .OCLK(\NLW_i_serdesq_[10].gen_iserdes.iserdesq_OCLK_UNCONNECTED ),
        .OCLKB(\NLW_i_serdesq_[10].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_i_serdesq_[10].gen_iserdes.iserdesq_OFB_UNCONNECTED ),
        .Q1(iserdes_q[31]),
        .Q2(iserdes_q[30]),
        .Q3(iserdes_q[29]),
        .Q4(iserdes_q[28]),
        .Q5(\NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q5_UNCONNECTED ),
        .Q6(\NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q6_UNCONNECTED ),
        .Q7(\NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q7_UNCONNECTED ),
        .Q8(\NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_i_serdesq_[10].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_i_serdesq_[10].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "SRAM_MIG_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \i_serdesq_[11].gen_iserdes.idelaye2 
       (.C(CLK),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\dlyval_dq_r_reg[89] ),
        .CNTVALUEOUT({\i_serdesq_[11].gen_iserdes.idelaye2_n_1 ,\i_serdesq_[11].gen_iserdes.idelaye2_n_2 ,\i_serdesq_[11].gen_iserdes.idelaye2_n_3 ,\i_serdesq_[11].gen_iserdes.idelaye2_n_4 ,\i_serdesq_[11].gen_iserdes.idelaye2_n_5 }),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_11),
        .IDATAIN(I[8]),
        .INC(1'b0),
        .LD(idelay_ld),
        .LDPIPEEN(1'b0),
        .REGRST(is_rst));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \i_serdesq_[11].gen_iserdes.iserdesq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(iserdes_clk),
        .CLKB(skewd_iserdes_clkb_4),
        .CLKDIV(\NLW_i_serdesq_[11].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(\NLW_i_serdesq_[11].gen_iserdes.iserdesq_D_UNCONNECTED ),
        .DDLY(data_in_dly_11),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_i_serdesq_[11].gen_iserdes.iserdesq_O_UNCONNECTED ),
        .OCLK(\NLW_i_serdesq_[11].gen_iserdes.iserdesq_OCLK_UNCONNECTED ),
        .OCLKB(\NLW_i_serdesq_[11].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_i_serdesq_[11].gen_iserdes.iserdesq_OFB_UNCONNECTED ),
        .Q1(iserdes_q[35]),
        .Q2(iserdes_q[34]),
        .Q3(iserdes_q[33]),
        .Q4(iserdes_q[32]),
        .Q5(\NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q5_UNCONNECTED ),
        .Q6(\NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q6_UNCONNECTED ),
        .Q7(\NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q7_UNCONNECTED ),
        .Q8(\NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_i_serdesq_[11].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_i_serdesq_[11].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "SRAM_MIG_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \i_serdesq_[3].gen_iserdes.idelaye2 
       (.C(CLK),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\dlyval_dq_r_reg[89] ),
        .CNTVALUEOUT({\i_serdesq_[3].gen_iserdes.idelaye2_n_1 ,\i_serdesq_[3].gen_iserdes.idelaye2_n_2 ,\i_serdesq_[3].gen_iserdes.idelaye2_n_3 ,\i_serdesq_[3].gen_iserdes.idelaye2_n_4 ,\i_serdesq_[3].gen_iserdes.idelaye2_n_5 }),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_3),
        .IDATAIN(I[0]),
        .INC(1'b0),
        .LD(idelay_ld),
        .LDPIPEEN(1'b0),
        .REGRST(is_rst));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \i_serdesq_[3].gen_iserdes.iserdesq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(iserdes_clk),
        .CLKB(skewd_iserdes_clkb_4),
        .CLKDIV(\NLW_i_serdesq_[3].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(\NLW_i_serdesq_[3].gen_iserdes.iserdesq_D_UNCONNECTED ),
        .DDLY(data_in_dly_3),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_i_serdesq_[3].gen_iserdes.iserdesq_O_UNCONNECTED ),
        .OCLK(\NLW_i_serdesq_[3].gen_iserdes.iserdesq_OCLK_UNCONNECTED ),
        .OCLKB(\NLW_i_serdesq_[3].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_i_serdesq_[3].gen_iserdes.iserdesq_OFB_UNCONNECTED ),
        .Q1(iserdes_q[3]),
        .Q2(iserdes_q[2]),
        .Q3(iserdes_q[1]),
        .Q4(iserdes_q[0]),
        .Q5(\NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q5_UNCONNECTED ),
        .Q6(\NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q6_UNCONNECTED ),
        .Q7(\NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q7_UNCONNECTED ),
        .Q8(\NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_i_serdesq_[3].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_i_serdesq_[3].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "SRAM_MIG_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \i_serdesq_[4].gen_iserdes.idelaye2 
       (.C(CLK),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\dlyval_dq_r_reg[89] ),
        .CNTVALUEOUT({\i_serdesq_[4].gen_iserdes.idelaye2_n_1 ,\i_serdesq_[4].gen_iserdes.idelaye2_n_2 ,\i_serdesq_[4].gen_iserdes.idelaye2_n_3 ,\i_serdesq_[4].gen_iserdes.idelaye2_n_4 ,\i_serdesq_[4].gen_iserdes.idelaye2_n_5 }),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_4),
        .IDATAIN(I[1]),
        .INC(1'b0),
        .LD(idelay_ld),
        .LDPIPEEN(1'b0),
        .REGRST(is_rst));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \i_serdesq_[4].gen_iserdes.iserdesq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(iserdes_clk),
        .CLKB(skewd_iserdes_clkb_4),
        .CLKDIV(\NLW_i_serdesq_[4].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(\NLW_i_serdesq_[4].gen_iserdes.iserdesq_D_UNCONNECTED ),
        .DDLY(data_in_dly_4),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_i_serdesq_[4].gen_iserdes.iserdesq_O_UNCONNECTED ),
        .OCLK(\NLW_i_serdesq_[4].gen_iserdes.iserdesq_OCLK_UNCONNECTED ),
        .OCLKB(\NLW_i_serdesq_[4].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_i_serdesq_[4].gen_iserdes.iserdesq_OFB_UNCONNECTED ),
        .Q1(iserdes_q[7]),
        .Q2(iserdes_q[6]),
        .Q3(iserdes_q[5]),
        .Q4(iserdes_q[4]),
        .Q5(\NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q5_UNCONNECTED ),
        .Q6(\NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q6_UNCONNECTED ),
        .Q7(\NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q7_UNCONNECTED ),
        .Q8(\NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_i_serdesq_[4].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_i_serdesq_[4].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "SRAM_MIG_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \i_serdesq_[5].gen_iserdes.idelaye2 
       (.C(CLK),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\dlyval_dq_r_reg[89] ),
        .CNTVALUEOUT({\i_serdesq_[5].gen_iserdes.idelaye2_n_1 ,\i_serdesq_[5].gen_iserdes.idelaye2_n_2 ,\i_serdesq_[5].gen_iserdes.idelaye2_n_3 ,\i_serdesq_[5].gen_iserdes.idelaye2_n_4 ,\i_serdesq_[5].gen_iserdes.idelaye2_n_5 }),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_5),
        .IDATAIN(I[2]),
        .INC(1'b0),
        .LD(idelay_ld),
        .LDPIPEEN(1'b0),
        .REGRST(is_rst));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \i_serdesq_[5].gen_iserdes.iserdesq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(iserdes_clk),
        .CLKB(skewd_iserdes_clkb_4),
        .CLKDIV(\NLW_i_serdesq_[5].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(\NLW_i_serdesq_[5].gen_iserdes.iserdesq_D_UNCONNECTED ),
        .DDLY(data_in_dly_5),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_i_serdesq_[5].gen_iserdes.iserdesq_O_UNCONNECTED ),
        .OCLK(\NLW_i_serdesq_[5].gen_iserdes.iserdesq_OCLK_UNCONNECTED ),
        .OCLKB(\NLW_i_serdesq_[5].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_i_serdesq_[5].gen_iserdes.iserdesq_OFB_UNCONNECTED ),
        .Q1(iserdes_q[11]),
        .Q2(iserdes_q[10]),
        .Q3(iserdes_q[9]),
        .Q4(iserdes_q[8]),
        .Q5(\NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q5_UNCONNECTED ),
        .Q6(\NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q6_UNCONNECTED ),
        .Q7(\NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q7_UNCONNECTED ),
        .Q8(\NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_i_serdesq_[5].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_i_serdesq_[5].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "SRAM_MIG_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \i_serdesq_[6].gen_iserdes.idelaye2 
       (.C(CLK),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\dlyval_dq_r_reg[89] ),
        .CNTVALUEOUT({\i_serdesq_[6].gen_iserdes.idelaye2_n_1 ,\i_serdesq_[6].gen_iserdes.idelaye2_n_2 ,\i_serdesq_[6].gen_iserdes.idelaye2_n_3 ,\i_serdesq_[6].gen_iserdes.idelaye2_n_4 ,\i_serdesq_[6].gen_iserdes.idelaye2_n_5 }),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_6),
        .IDATAIN(I[3]),
        .INC(1'b0),
        .LD(idelay_ld),
        .LDPIPEEN(1'b0),
        .REGRST(is_rst));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \i_serdesq_[6].gen_iserdes.iserdesq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(iserdes_clk),
        .CLKB(skewd_iserdes_clkb_4),
        .CLKDIV(\NLW_i_serdesq_[6].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(\NLW_i_serdesq_[6].gen_iserdes.iserdesq_D_UNCONNECTED ),
        .DDLY(data_in_dly_6),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_i_serdesq_[6].gen_iserdes.iserdesq_O_UNCONNECTED ),
        .OCLK(\NLW_i_serdesq_[6].gen_iserdes.iserdesq_OCLK_UNCONNECTED ),
        .OCLKB(\NLW_i_serdesq_[6].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_i_serdesq_[6].gen_iserdes.iserdesq_OFB_UNCONNECTED ),
        .Q1(iserdes_q[15]),
        .Q2(iserdes_q[14]),
        .Q3(iserdes_q[13]),
        .Q4(iserdes_q[12]),
        .Q5(\NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q5_UNCONNECTED ),
        .Q6(\NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q6_UNCONNECTED ),
        .Q7(\NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q7_UNCONNECTED ),
        .Q8(\NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_i_serdesq_[6].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_i_serdesq_[6].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "SRAM_MIG_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \i_serdesq_[7].gen_iserdes.idelaye2 
       (.C(CLK),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\dlyval_dq_r_reg[89] ),
        .CNTVALUEOUT({\i_serdesq_[7].gen_iserdes.idelaye2_n_1 ,\i_serdesq_[7].gen_iserdes.idelaye2_n_2 ,\i_serdesq_[7].gen_iserdes.idelaye2_n_3 ,\i_serdesq_[7].gen_iserdes.idelaye2_n_4 ,\i_serdesq_[7].gen_iserdes.idelaye2_n_5 }),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_7),
        .IDATAIN(I[4]),
        .INC(1'b0),
        .LD(idelay_ld),
        .LDPIPEEN(1'b0),
        .REGRST(is_rst));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \i_serdesq_[7].gen_iserdes.iserdesq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(iserdes_clk),
        .CLKB(skewd_iserdes_clkb_4),
        .CLKDIV(\NLW_i_serdesq_[7].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(\NLW_i_serdesq_[7].gen_iserdes.iserdesq_D_UNCONNECTED ),
        .DDLY(data_in_dly_7),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_i_serdesq_[7].gen_iserdes.iserdesq_O_UNCONNECTED ),
        .OCLK(\NLW_i_serdesq_[7].gen_iserdes.iserdesq_OCLK_UNCONNECTED ),
        .OCLKB(\NLW_i_serdesq_[7].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_i_serdesq_[7].gen_iserdes.iserdesq_OFB_UNCONNECTED ),
        .Q1(iserdes_q[19]),
        .Q2(iserdes_q[18]),
        .Q3(iserdes_q[17]),
        .Q4(iserdes_q[16]),
        .Q5(\NLW_i_serdesq_[7].gen_iserdes.iserdesq_Q5_UNCONNECTED ),
        .Q6(\NLW_i_serdesq_[7].gen_iserdes.iserdesq_Q6_UNCONNECTED ),
        .Q7(\NLW_i_serdesq_[7].gen_iserdes.iserdesq_Q7_UNCONNECTED ),
        .Q8(\NLW_i_serdesq_[7].gen_iserdes.iserdesq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_i_serdesq_[7].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_i_serdesq_[7].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "SRAM_MIG_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \i_serdesq_[8].gen_iserdes.idelaye2 
       (.C(CLK),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\dlyval_dq_r_reg[89] ),
        .CNTVALUEOUT({\i_serdesq_[8].gen_iserdes.idelaye2_n_1 ,\i_serdesq_[8].gen_iserdes.idelaye2_n_2 ,\i_serdesq_[8].gen_iserdes.idelaye2_n_3 ,\i_serdesq_[8].gen_iserdes.idelaye2_n_4 ,\i_serdesq_[8].gen_iserdes.idelaye2_n_5 }),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_8),
        .IDATAIN(I[5]),
        .INC(1'b0),
        .LD(idelay_ld),
        .LDPIPEEN(1'b0),
        .REGRST(is_rst));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \i_serdesq_[8].gen_iserdes.iserdesq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(iserdes_clk),
        .CLKB(skewd_iserdes_clkb_4),
        .CLKDIV(\NLW_i_serdesq_[8].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(\NLW_i_serdesq_[8].gen_iserdes.iserdesq_D_UNCONNECTED ),
        .DDLY(data_in_dly_8),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_i_serdesq_[8].gen_iserdes.iserdesq_O_UNCONNECTED ),
        .OCLK(\NLW_i_serdesq_[8].gen_iserdes.iserdesq_OCLK_UNCONNECTED ),
        .OCLKB(\NLW_i_serdesq_[8].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_i_serdesq_[8].gen_iserdes.iserdesq_OFB_UNCONNECTED ),
        .Q1(iserdes_q[23]),
        .Q2(iserdes_q[22]),
        .Q3(iserdes_q[21]),
        .Q4(iserdes_q[20]),
        .Q5(\NLW_i_serdesq_[8].gen_iserdes.iserdesq_Q5_UNCONNECTED ),
        .Q6(\NLW_i_serdesq_[8].gen_iserdes.iserdesq_Q6_UNCONNECTED ),
        .Q7(\NLW_i_serdesq_[8].gen_iserdes.iserdesq_Q7_UNCONNECTED ),
        .Q8(\NLW_i_serdesq_[8].gen_iserdes.iserdesq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_i_serdesq_[8].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_i_serdesq_[8].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "SRAM_MIG_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \i_serdesq_[9].gen_iserdes.idelaye2 
       (.C(CLK),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\dlyval_dq_r_reg[89] ),
        .CNTVALUEOUT({\i_serdesq_[9].gen_iserdes.idelaye2_n_1 ,\i_serdesq_[9].gen_iserdes.idelaye2_n_2 ,\i_serdesq_[9].gen_iserdes.idelaye2_n_3 ,\i_serdesq_[9].gen_iserdes.idelaye2_n_4 ,\i_serdesq_[9].gen_iserdes.idelaye2_n_5 }),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_9),
        .IDATAIN(I[6]),
        .INC(1'b0),
        .LD(idelay_ld),
        .LDPIPEEN(1'b0),
        .REGRST(is_rst));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \i_serdesq_[9].gen_iserdes.iserdesq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(iserdes_clk),
        .CLKB(skewd_iserdes_clkb_4),
        .CLKDIV(\NLW_i_serdesq_[9].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(\NLW_i_serdesq_[9].gen_iserdes.iserdesq_D_UNCONNECTED ),
        .DDLY(data_in_dly_9),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_i_serdesq_[9].gen_iserdes.iserdesq_O_UNCONNECTED ),
        .OCLK(\NLW_i_serdesq_[9].gen_iserdes.iserdesq_OCLK_UNCONNECTED ),
        .OCLKB(\NLW_i_serdesq_[9].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_i_serdesq_[9].gen_iserdes.iserdesq_OFB_UNCONNECTED ),
        .Q1(iserdes_q[27]),
        .Q2(iserdes_q[26]),
        .Q3(iserdes_q[25]),
        .Q4(iserdes_q[24]),
        .Q5(\NLW_i_serdesq_[9].gen_iserdes.iserdesq_Q5_UNCONNECTED ),
        .Q6(\NLW_i_serdesq_[9].gen_iserdes.iserdesq_Q6_UNCONNECTED ),
        .Q7(\NLW_i_serdesq_[9].gen_iserdes.iserdesq_Q7_UNCONNECTED ),
        .Q8(\NLW_i_serdesq_[9].gen_iserdes.iserdesq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_i_serdesq_[9].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_i_serdesq_[9].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_rld_byte_group_io" *) 
module sram_migmig_7series_v2_4_qdr_rld_byte_group_io__parameterized8
   (iserdes_q,
    iserdes_clk,
    skewd_iserdes_clkb_5,
    iserdes_clkdiv,
    CLK,
    I,
    idelay_ld,
    is_rst,
    \dlyval_dq_r_reg[44] );
  output [35:0]iserdes_q;
  input iserdes_clk;
  input skewd_iserdes_clkb_5;
  input iserdes_clkdiv;
  input CLK;
  input [8:0]I;
  input idelay_ld;
  input is_rst;
  input [4:0]\dlyval_dq_r_reg[44] ;

  wire CLK;
  wire [8:0]I;
  wire data_in_dly_10;
  wire data_in_dly_11;
  wire data_in_dly_3;
  wire data_in_dly_4;
  wire data_in_dly_5;
  wire data_in_dly_6;
  wire data_in_dly_7;
  wire data_in_dly_8;
  wire data_in_dly_9;
  wire [4:0]\dlyval_dq_r_reg[44] ;
  wire \i_serdesq_[10].gen_iserdes.idelaye2_n_1 ;
  wire \i_serdesq_[10].gen_iserdes.idelaye2_n_2 ;
  wire \i_serdesq_[10].gen_iserdes.idelaye2_n_3 ;
  wire \i_serdesq_[10].gen_iserdes.idelaye2_n_4 ;
  wire \i_serdesq_[10].gen_iserdes.idelaye2_n_5 ;
  wire \i_serdesq_[11].gen_iserdes.idelaye2_n_1 ;
  wire \i_serdesq_[11].gen_iserdes.idelaye2_n_2 ;
  wire \i_serdesq_[11].gen_iserdes.idelaye2_n_3 ;
  wire \i_serdesq_[11].gen_iserdes.idelaye2_n_4 ;
  wire \i_serdesq_[11].gen_iserdes.idelaye2_n_5 ;
  wire \i_serdesq_[3].gen_iserdes.idelaye2_n_1 ;
  wire \i_serdesq_[3].gen_iserdes.idelaye2_n_2 ;
  wire \i_serdesq_[3].gen_iserdes.idelaye2_n_3 ;
  wire \i_serdesq_[3].gen_iserdes.idelaye2_n_4 ;
  wire \i_serdesq_[3].gen_iserdes.idelaye2_n_5 ;
  wire \i_serdesq_[4].gen_iserdes.idelaye2_n_1 ;
  wire \i_serdesq_[4].gen_iserdes.idelaye2_n_2 ;
  wire \i_serdesq_[4].gen_iserdes.idelaye2_n_3 ;
  wire \i_serdesq_[4].gen_iserdes.idelaye2_n_4 ;
  wire \i_serdesq_[4].gen_iserdes.idelaye2_n_5 ;
  wire \i_serdesq_[5].gen_iserdes.idelaye2_n_1 ;
  wire \i_serdesq_[5].gen_iserdes.idelaye2_n_2 ;
  wire \i_serdesq_[5].gen_iserdes.idelaye2_n_3 ;
  wire \i_serdesq_[5].gen_iserdes.idelaye2_n_4 ;
  wire \i_serdesq_[5].gen_iserdes.idelaye2_n_5 ;
  wire \i_serdesq_[6].gen_iserdes.idelaye2_n_1 ;
  wire \i_serdesq_[6].gen_iserdes.idelaye2_n_2 ;
  wire \i_serdesq_[6].gen_iserdes.idelaye2_n_3 ;
  wire \i_serdesq_[6].gen_iserdes.idelaye2_n_4 ;
  wire \i_serdesq_[6].gen_iserdes.idelaye2_n_5 ;
  wire \i_serdesq_[7].gen_iserdes.idelaye2_n_1 ;
  wire \i_serdesq_[7].gen_iserdes.idelaye2_n_2 ;
  wire \i_serdesq_[7].gen_iserdes.idelaye2_n_3 ;
  wire \i_serdesq_[7].gen_iserdes.idelaye2_n_4 ;
  wire \i_serdesq_[7].gen_iserdes.idelaye2_n_5 ;
  wire \i_serdesq_[8].gen_iserdes.idelaye2_n_1 ;
  wire \i_serdesq_[8].gen_iserdes.idelaye2_n_2 ;
  wire \i_serdesq_[8].gen_iserdes.idelaye2_n_3 ;
  wire \i_serdesq_[8].gen_iserdes.idelaye2_n_4 ;
  wire \i_serdesq_[8].gen_iserdes.idelaye2_n_5 ;
  wire \i_serdesq_[9].gen_iserdes.idelaye2_n_1 ;
  wire \i_serdesq_[9].gen_iserdes.idelaye2_n_2 ;
  wire \i_serdesq_[9].gen_iserdes.idelaye2_n_3 ;
  wire \i_serdesq_[9].gen_iserdes.idelaye2_n_4 ;
  wire \i_serdesq_[9].gen_iserdes.idelaye2_n_5 ;
  wire idelay_ld;
  wire is_rst;
  wire iserdes_clk;
  wire iserdes_clkdiv;
  wire [35:0]iserdes_q;
  wire skewd_iserdes_clkb_5;
  wire \NLW_i_serdesq_[10].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ;
  wire \NLW_i_serdesq_[10].gen_iserdes.iserdesq_D_UNCONNECTED ;
  wire \NLW_i_serdesq_[10].gen_iserdes.iserdesq_O_UNCONNECTED ;
  wire \NLW_i_serdesq_[10].gen_iserdes.iserdesq_OCLK_UNCONNECTED ;
  wire \NLW_i_serdesq_[10].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ;
  wire \NLW_i_serdesq_[10].gen_iserdes.iserdesq_OFB_UNCONNECTED ;
  wire \NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q5_UNCONNECTED ;
  wire \NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q6_UNCONNECTED ;
  wire \NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q7_UNCONNECTED ;
  wire \NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q8_UNCONNECTED ;
  wire \NLW_i_serdesq_[10].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_i_serdesq_[10].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_i_serdesq_[11].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ;
  wire \NLW_i_serdesq_[11].gen_iserdes.iserdesq_D_UNCONNECTED ;
  wire \NLW_i_serdesq_[11].gen_iserdes.iserdesq_O_UNCONNECTED ;
  wire \NLW_i_serdesq_[11].gen_iserdes.iserdesq_OCLK_UNCONNECTED ;
  wire \NLW_i_serdesq_[11].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ;
  wire \NLW_i_serdesq_[11].gen_iserdes.iserdesq_OFB_UNCONNECTED ;
  wire \NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q5_UNCONNECTED ;
  wire \NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q6_UNCONNECTED ;
  wire \NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q7_UNCONNECTED ;
  wire \NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q8_UNCONNECTED ;
  wire \NLW_i_serdesq_[11].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_i_serdesq_[11].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_i_serdesq_[3].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ;
  wire \NLW_i_serdesq_[3].gen_iserdes.iserdesq_D_UNCONNECTED ;
  wire \NLW_i_serdesq_[3].gen_iserdes.iserdesq_O_UNCONNECTED ;
  wire \NLW_i_serdesq_[3].gen_iserdes.iserdesq_OCLK_UNCONNECTED ;
  wire \NLW_i_serdesq_[3].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ;
  wire \NLW_i_serdesq_[3].gen_iserdes.iserdesq_OFB_UNCONNECTED ;
  wire \NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q5_UNCONNECTED ;
  wire \NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q6_UNCONNECTED ;
  wire \NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q7_UNCONNECTED ;
  wire \NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q8_UNCONNECTED ;
  wire \NLW_i_serdesq_[3].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_i_serdesq_[3].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_i_serdesq_[4].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ;
  wire \NLW_i_serdesq_[4].gen_iserdes.iserdesq_D_UNCONNECTED ;
  wire \NLW_i_serdesq_[4].gen_iserdes.iserdesq_O_UNCONNECTED ;
  wire \NLW_i_serdesq_[4].gen_iserdes.iserdesq_OCLK_UNCONNECTED ;
  wire \NLW_i_serdesq_[4].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ;
  wire \NLW_i_serdesq_[4].gen_iserdes.iserdesq_OFB_UNCONNECTED ;
  wire \NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q5_UNCONNECTED ;
  wire \NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q6_UNCONNECTED ;
  wire \NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q7_UNCONNECTED ;
  wire \NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q8_UNCONNECTED ;
  wire \NLW_i_serdesq_[4].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_i_serdesq_[4].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_i_serdesq_[5].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ;
  wire \NLW_i_serdesq_[5].gen_iserdes.iserdesq_D_UNCONNECTED ;
  wire \NLW_i_serdesq_[5].gen_iserdes.iserdesq_O_UNCONNECTED ;
  wire \NLW_i_serdesq_[5].gen_iserdes.iserdesq_OCLK_UNCONNECTED ;
  wire \NLW_i_serdesq_[5].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ;
  wire \NLW_i_serdesq_[5].gen_iserdes.iserdesq_OFB_UNCONNECTED ;
  wire \NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q5_UNCONNECTED ;
  wire \NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q6_UNCONNECTED ;
  wire \NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q7_UNCONNECTED ;
  wire \NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q8_UNCONNECTED ;
  wire \NLW_i_serdesq_[5].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_i_serdesq_[5].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_i_serdesq_[6].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ;
  wire \NLW_i_serdesq_[6].gen_iserdes.iserdesq_D_UNCONNECTED ;
  wire \NLW_i_serdesq_[6].gen_iserdes.iserdesq_O_UNCONNECTED ;
  wire \NLW_i_serdesq_[6].gen_iserdes.iserdesq_OCLK_UNCONNECTED ;
  wire \NLW_i_serdesq_[6].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ;
  wire \NLW_i_serdesq_[6].gen_iserdes.iserdesq_OFB_UNCONNECTED ;
  wire \NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q5_UNCONNECTED ;
  wire \NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q6_UNCONNECTED ;
  wire \NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q7_UNCONNECTED ;
  wire \NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q8_UNCONNECTED ;
  wire \NLW_i_serdesq_[6].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_i_serdesq_[6].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_i_serdesq_[7].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ;
  wire \NLW_i_serdesq_[7].gen_iserdes.iserdesq_D_UNCONNECTED ;
  wire \NLW_i_serdesq_[7].gen_iserdes.iserdesq_O_UNCONNECTED ;
  wire \NLW_i_serdesq_[7].gen_iserdes.iserdesq_OCLK_UNCONNECTED ;
  wire \NLW_i_serdesq_[7].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ;
  wire \NLW_i_serdesq_[7].gen_iserdes.iserdesq_OFB_UNCONNECTED ;
  wire \NLW_i_serdesq_[7].gen_iserdes.iserdesq_Q5_UNCONNECTED ;
  wire \NLW_i_serdesq_[7].gen_iserdes.iserdesq_Q6_UNCONNECTED ;
  wire \NLW_i_serdesq_[7].gen_iserdes.iserdesq_Q7_UNCONNECTED ;
  wire \NLW_i_serdesq_[7].gen_iserdes.iserdesq_Q8_UNCONNECTED ;
  wire \NLW_i_serdesq_[7].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_i_serdesq_[7].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_i_serdesq_[8].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ;
  wire \NLW_i_serdesq_[8].gen_iserdes.iserdesq_D_UNCONNECTED ;
  wire \NLW_i_serdesq_[8].gen_iserdes.iserdesq_O_UNCONNECTED ;
  wire \NLW_i_serdesq_[8].gen_iserdes.iserdesq_OCLK_UNCONNECTED ;
  wire \NLW_i_serdesq_[8].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ;
  wire \NLW_i_serdesq_[8].gen_iserdes.iserdesq_OFB_UNCONNECTED ;
  wire \NLW_i_serdesq_[8].gen_iserdes.iserdesq_Q5_UNCONNECTED ;
  wire \NLW_i_serdesq_[8].gen_iserdes.iserdesq_Q6_UNCONNECTED ;
  wire \NLW_i_serdesq_[8].gen_iserdes.iserdesq_Q7_UNCONNECTED ;
  wire \NLW_i_serdesq_[8].gen_iserdes.iserdesq_Q8_UNCONNECTED ;
  wire \NLW_i_serdesq_[8].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_i_serdesq_[8].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_i_serdesq_[9].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ;
  wire \NLW_i_serdesq_[9].gen_iserdes.iserdesq_D_UNCONNECTED ;
  wire \NLW_i_serdesq_[9].gen_iserdes.iserdesq_O_UNCONNECTED ;
  wire \NLW_i_serdesq_[9].gen_iserdes.iserdesq_OCLK_UNCONNECTED ;
  wire \NLW_i_serdesq_[9].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ;
  wire \NLW_i_serdesq_[9].gen_iserdes.iserdesq_OFB_UNCONNECTED ;
  wire \NLW_i_serdesq_[9].gen_iserdes.iserdesq_Q5_UNCONNECTED ;
  wire \NLW_i_serdesq_[9].gen_iserdes.iserdesq_Q6_UNCONNECTED ;
  wire \NLW_i_serdesq_[9].gen_iserdes.iserdesq_Q7_UNCONNECTED ;
  wire \NLW_i_serdesq_[9].gen_iserdes.iserdesq_Q8_UNCONNECTED ;
  wire \NLW_i_serdesq_[9].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_i_serdesq_[9].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "SRAM_MIG_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \i_serdesq_[10].gen_iserdes.idelaye2 
       (.C(CLK),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\dlyval_dq_r_reg[44] ),
        .CNTVALUEOUT({\i_serdesq_[10].gen_iserdes.idelaye2_n_1 ,\i_serdesq_[10].gen_iserdes.idelaye2_n_2 ,\i_serdesq_[10].gen_iserdes.idelaye2_n_3 ,\i_serdesq_[10].gen_iserdes.idelaye2_n_4 ,\i_serdesq_[10].gen_iserdes.idelaye2_n_5 }),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_10),
        .IDATAIN(I[7]),
        .INC(1'b0),
        .LD(idelay_ld),
        .LDPIPEEN(1'b0),
        .REGRST(is_rst));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \i_serdesq_[10].gen_iserdes.iserdesq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(iserdes_clk),
        .CLKB(skewd_iserdes_clkb_5),
        .CLKDIV(\NLW_i_serdesq_[10].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(\NLW_i_serdesq_[10].gen_iserdes.iserdesq_D_UNCONNECTED ),
        .DDLY(data_in_dly_10),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_i_serdesq_[10].gen_iserdes.iserdesq_O_UNCONNECTED ),
        .OCLK(\NLW_i_serdesq_[10].gen_iserdes.iserdesq_OCLK_UNCONNECTED ),
        .OCLKB(\NLW_i_serdesq_[10].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_i_serdesq_[10].gen_iserdes.iserdesq_OFB_UNCONNECTED ),
        .Q1(iserdes_q[31]),
        .Q2(iserdes_q[30]),
        .Q3(iserdes_q[29]),
        .Q4(iserdes_q[28]),
        .Q5(\NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q5_UNCONNECTED ),
        .Q6(\NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q6_UNCONNECTED ),
        .Q7(\NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q7_UNCONNECTED ),
        .Q8(\NLW_i_serdesq_[10].gen_iserdes.iserdesq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_i_serdesq_[10].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_i_serdesq_[10].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "SRAM_MIG_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \i_serdesq_[11].gen_iserdes.idelaye2 
       (.C(CLK),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\dlyval_dq_r_reg[44] ),
        .CNTVALUEOUT({\i_serdesq_[11].gen_iserdes.idelaye2_n_1 ,\i_serdesq_[11].gen_iserdes.idelaye2_n_2 ,\i_serdesq_[11].gen_iserdes.idelaye2_n_3 ,\i_serdesq_[11].gen_iserdes.idelaye2_n_4 ,\i_serdesq_[11].gen_iserdes.idelaye2_n_5 }),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_11),
        .IDATAIN(I[8]),
        .INC(1'b0),
        .LD(idelay_ld),
        .LDPIPEEN(1'b0),
        .REGRST(is_rst));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \i_serdesq_[11].gen_iserdes.iserdesq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(iserdes_clk),
        .CLKB(skewd_iserdes_clkb_5),
        .CLKDIV(\NLW_i_serdesq_[11].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(\NLW_i_serdesq_[11].gen_iserdes.iserdesq_D_UNCONNECTED ),
        .DDLY(data_in_dly_11),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_i_serdesq_[11].gen_iserdes.iserdesq_O_UNCONNECTED ),
        .OCLK(\NLW_i_serdesq_[11].gen_iserdes.iserdesq_OCLK_UNCONNECTED ),
        .OCLKB(\NLW_i_serdesq_[11].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_i_serdesq_[11].gen_iserdes.iserdesq_OFB_UNCONNECTED ),
        .Q1(iserdes_q[35]),
        .Q2(iserdes_q[34]),
        .Q3(iserdes_q[33]),
        .Q4(iserdes_q[32]),
        .Q5(\NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q5_UNCONNECTED ),
        .Q6(\NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q6_UNCONNECTED ),
        .Q7(\NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q7_UNCONNECTED ),
        .Q8(\NLW_i_serdesq_[11].gen_iserdes.iserdesq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_i_serdesq_[11].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_i_serdesq_[11].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "SRAM_MIG_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \i_serdesq_[3].gen_iserdes.idelaye2 
       (.C(CLK),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\dlyval_dq_r_reg[44] ),
        .CNTVALUEOUT({\i_serdesq_[3].gen_iserdes.idelaye2_n_1 ,\i_serdesq_[3].gen_iserdes.idelaye2_n_2 ,\i_serdesq_[3].gen_iserdes.idelaye2_n_3 ,\i_serdesq_[3].gen_iserdes.idelaye2_n_4 ,\i_serdesq_[3].gen_iserdes.idelaye2_n_5 }),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_3),
        .IDATAIN(I[0]),
        .INC(1'b0),
        .LD(idelay_ld),
        .LDPIPEEN(1'b0),
        .REGRST(is_rst));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \i_serdesq_[3].gen_iserdes.iserdesq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(iserdes_clk),
        .CLKB(skewd_iserdes_clkb_5),
        .CLKDIV(\NLW_i_serdesq_[3].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(\NLW_i_serdesq_[3].gen_iserdes.iserdesq_D_UNCONNECTED ),
        .DDLY(data_in_dly_3),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_i_serdesq_[3].gen_iserdes.iserdesq_O_UNCONNECTED ),
        .OCLK(\NLW_i_serdesq_[3].gen_iserdes.iserdesq_OCLK_UNCONNECTED ),
        .OCLKB(\NLW_i_serdesq_[3].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_i_serdesq_[3].gen_iserdes.iserdesq_OFB_UNCONNECTED ),
        .Q1(iserdes_q[3]),
        .Q2(iserdes_q[2]),
        .Q3(iserdes_q[1]),
        .Q4(iserdes_q[0]),
        .Q5(\NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q5_UNCONNECTED ),
        .Q6(\NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q6_UNCONNECTED ),
        .Q7(\NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q7_UNCONNECTED ),
        .Q8(\NLW_i_serdesq_[3].gen_iserdes.iserdesq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_i_serdesq_[3].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_i_serdesq_[3].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "SRAM_MIG_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \i_serdesq_[4].gen_iserdes.idelaye2 
       (.C(CLK),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\dlyval_dq_r_reg[44] ),
        .CNTVALUEOUT({\i_serdesq_[4].gen_iserdes.idelaye2_n_1 ,\i_serdesq_[4].gen_iserdes.idelaye2_n_2 ,\i_serdesq_[4].gen_iserdes.idelaye2_n_3 ,\i_serdesq_[4].gen_iserdes.idelaye2_n_4 ,\i_serdesq_[4].gen_iserdes.idelaye2_n_5 }),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_4),
        .IDATAIN(I[1]),
        .INC(1'b0),
        .LD(idelay_ld),
        .LDPIPEEN(1'b0),
        .REGRST(is_rst));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \i_serdesq_[4].gen_iserdes.iserdesq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(iserdes_clk),
        .CLKB(skewd_iserdes_clkb_5),
        .CLKDIV(\NLW_i_serdesq_[4].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(\NLW_i_serdesq_[4].gen_iserdes.iserdesq_D_UNCONNECTED ),
        .DDLY(data_in_dly_4),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_i_serdesq_[4].gen_iserdes.iserdesq_O_UNCONNECTED ),
        .OCLK(\NLW_i_serdesq_[4].gen_iserdes.iserdesq_OCLK_UNCONNECTED ),
        .OCLKB(\NLW_i_serdesq_[4].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_i_serdesq_[4].gen_iserdes.iserdesq_OFB_UNCONNECTED ),
        .Q1(iserdes_q[7]),
        .Q2(iserdes_q[6]),
        .Q3(iserdes_q[5]),
        .Q4(iserdes_q[4]),
        .Q5(\NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q5_UNCONNECTED ),
        .Q6(\NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q6_UNCONNECTED ),
        .Q7(\NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q7_UNCONNECTED ),
        .Q8(\NLW_i_serdesq_[4].gen_iserdes.iserdesq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_i_serdesq_[4].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_i_serdesq_[4].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "SRAM_MIG_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \i_serdesq_[5].gen_iserdes.idelaye2 
       (.C(CLK),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\dlyval_dq_r_reg[44] ),
        .CNTVALUEOUT({\i_serdesq_[5].gen_iserdes.idelaye2_n_1 ,\i_serdesq_[5].gen_iserdes.idelaye2_n_2 ,\i_serdesq_[5].gen_iserdes.idelaye2_n_3 ,\i_serdesq_[5].gen_iserdes.idelaye2_n_4 ,\i_serdesq_[5].gen_iserdes.idelaye2_n_5 }),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_5),
        .IDATAIN(I[2]),
        .INC(1'b0),
        .LD(idelay_ld),
        .LDPIPEEN(1'b0),
        .REGRST(is_rst));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \i_serdesq_[5].gen_iserdes.iserdesq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(iserdes_clk),
        .CLKB(skewd_iserdes_clkb_5),
        .CLKDIV(\NLW_i_serdesq_[5].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(\NLW_i_serdesq_[5].gen_iserdes.iserdesq_D_UNCONNECTED ),
        .DDLY(data_in_dly_5),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_i_serdesq_[5].gen_iserdes.iserdesq_O_UNCONNECTED ),
        .OCLK(\NLW_i_serdesq_[5].gen_iserdes.iserdesq_OCLK_UNCONNECTED ),
        .OCLKB(\NLW_i_serdesq_[5].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_i_serdesq_[5].gen_iserdes.iserdesq_OFB_UNCONNECTED ),
        .Q1(iserdes_q[11]),
        .Q2(iserdes_q[10]),
        .Q3(iserdes_q[9]),
        .Q4(iserdes_q[8]),
        .Q5(\NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q5_UNCONNECTED ),
        .Q6(\NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q6_UNCONNECTED ),
        .Q7(\NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q7_UNCONNECTED ),
        .Q8(\NLW_i_serdesq_[5].gen_iserdes.iserdesq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_i_serdesq_[5].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_i_serdesq_[5].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "SRAM_MIG_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \i_serdesq_[6].gen_iserdes.idelaye2 
       (.C(CLK),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\dlyval_dq_r_reg[44] ),
        .CNTVALUEOUT({\i_serdesq_[6].gen_iserdes.idelaye2_n_1 ,\i_serdesq_[6].gen_iserdes.idelaye2_n_2 ,\i_serdesq_[6].gen_iserdes.idelaye2_n_3 ,\i_serdesq_[6].gen_iserdes.idelaye2_n_4 ,\i_serdesq_[6].gen_iserdes.idelaye2_n_5 }),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_6),
        .IDATAIN(I[3]),
        .INC(1'b0),
        .LD(idelay_ld),
        .LDPIPEEN(1'b0),
        .REGRST(is_rst));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \i_serdesq_[6].gen_iserdes.iserdesq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(iserdes_clk),
        .CLKB(skewd_iserdes_clkb_5),
        .CLKDIV(\NLW_i_serdesq_[6].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(\NLW_i_serdesq_[6].gen_iserdes.iserdesq_D_UNCONNECTED ),
        .DDLY(data_in_dly_6),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_i_serdesq_[6].gen_iserdes.iserdesq_O_UNCONNECTED ),
        .OCLK(\NLW_i_serdesq_[6].gen_iserdes.iserdesq_OCLK_UNCONNECTED ),
        .OCLKB(\NLW_i_serdesq_[6].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_i_serdesq_[6].gen_iserdes.iserdesq_OFB_UNCONNECTED ),
        .Q1(iserdes_q[15]),
        .Q2(iserdes_q[14]),
        .Q3(iserdes_q[13]),
        .Q4(iserdes_q[12]),
        .Q5(\NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q5_UNCONNECTED ),
        .Q6(\NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q6_UNCONNECTED ),
        .Q7(\NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q7_UNCONNECTED ),
        .Q8(\NLW_i_serdesq_[6].gen_iserdes.iserdesq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_i_serdesq_[6].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_i_serdesq_[6].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "SRAM_MIG_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \i_serdesq_[7].gen_iserdes.idelaye2 
       (.C(CLK),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\dlyval_dq_r_reg[44] ),
        .CNTVALUEOUT({\i_serdesq_[7].gen_iserdes.idelaye2_n_1 ,\i_serdesq_[7].gen_iserdes.idelaye2_n_2 ,\i_serdesq_[7].gen_iserdes.idelaye2_n_3 ,\i_serdesq_[7].gen_iserdes.idelaye2_n_4 ,\i_serdesq_[7].gen_iserdes.idelaye2_n_5 }),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_7),
        .IDATAIN(I[4]),
        .INC(1'b0),
        .LD(idelay_ld),
        .LDPIPEEN(1'b0),
        .REGRST(is_rst));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \i_serdesq_[7].gen_iserdes.iserdesq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(iserdes_clk),
        .CLKB(skewd_iserdes_clkb_5),
        .CLKDIV(\NLW_i_serdesq_[7].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(\NLW_i_serdesq_[7].gen_iserdes.iserdesq_D_UNCONNECTED ),
        .DDLY(data_in_dly_7),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_i_serdesq_[7].gen_iserdes.iserdesq_O_UNCONNECTED ),
        .OCLK(\NLW_i_serdesq_[7].gen_iserdes.iserdesq_OCLK_UNCONNECTED ),
        .OCLKB(\NLW_i_serdesq_[7].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_i_serdesq_[7].gen_iserdes.iserdesq_OFB_UNCONNECTED ),
        .Q1(iserdes_q[19]),
        .Q2(iserdes_q[18]),
        .Q3(iserdes_q[17]),
        .Q4(iserdes_q[16]),
        .Q5(\NLW_i_serdesq_[7].gen_iserdes.iserdesq_Q5_UNCONNECTED ),
        .Q6(\NLW_i_serdesq_[7].gen_iserdes.iserdesq_Q6_UNCONNECTED ),
        .Q7(\NLW_i_serdesq_[7].gen_iserdes.iserdesq_Q7_UNCONNECTED ),
        .Q8(\NLW_i_serdesq_[7].gen_iserdes.iserdesq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_i_serdesq_[7].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_i_serdesq_[7].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "SRAM_MIG_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \i_serdesq_[8].gen_iserdes.idelaye2 
       (.C(CLK),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\dlyval_dq_r_reg[44] ),
        .CNTVALUEOUT({\i_serdesq_[8].gen_iserdes.idelaye2_n_1 ,\i_serdesq_[8].gen_iserdes.idelaye2_n_2 ,\i_serdesq_[8].gen_iserdes.idelaye2_n_3 ,\i_serdesq_[8].gen_iserdes.idelaye2_n_4 ,\i_serdesq_[8].gen_iserdes.idelaye2_n_5 }),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_8),
        .IDATAIN(I[5]),
        .INC(1'b0),
        .LD(idelay_ld),
        .LDPIPEEN(1'b0),
        .REGRST(is_rst));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \i_serdesq_[8].gen_iserdes.iserdesq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(iserdes_clk),
        .CLKB(skewd_iserdes_clkb_5),
        .CLKDIV(\NLW_i_serdesq_[8].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(\NLW_i_serdesq_[8].gen_iserdes.iserdesq_D_UNCONNECTED ),
        .DDLY(data_in_dly_8),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_i_serdesq_[8].gen_iserdes.iserdesq_O_UNCONNECTED ),
        .OCLK(\NLW_i_serdesq_[8].gen_iserdes.iserdesq_OCLK_UNCONNECTED ),
        .OCLKB(\NLW_i_serdesq_[8].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_i_serdesq_[8].gen_iserdes.iserdesq_OFB_UNCONNECTED ),
        .Q1(iserdes_q[23]),
        .Q2(iserdes_q[22]),
        .Q3(iserdes_q[21]),
        .Q4(iserdes_q[20]),
        .Q5(\NLW_i_serdesq_[8].gen_iserdes.iserdesq_Q5_UNCONNECTED ),
        .Q6(\NLW_i_serdesq_[8].gen_iserdes.iserdesq_Q6_UNCONNECTED ),
        .Q7(\NLW_i_serdesq_[8].gen_iserdes.iserdesq_Q7_UNCONNECTED ),
        .Q8(\NLW_i_serdesq_[8].gen_iserdes.iserdesq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_i_serdesq_[8].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_i_serdesq_[8].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "SRAM_MIG_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \i_serdesq_[9].gen_iserdes.idelaye2 
       (.C(CLK),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\dlyval_dq_r_reg[44] ),
        .CNTVALUEOUT({\i_serdesq_[9].gen_iserdes.idelaye2_n_1 ,\i_serdesq_[9].gen_iserdes.idelaye2_n_2 ,\i_serdesq_[9].gen_iserdes.idelaye2_n_3 ,\i_serdesq_[9].gen_iserdes.idelaye2_n_4 ,\i_serdesq_[9].gen_iserdes.idelaye2_n_5 }),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_9),
        .IDATAIN(I[6]),
        .INC(1'b0),
        .LD(idelay_ld),
        .LDPIPEEN(1'b0),
        .REGRST(is_rst));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \i_serdesq_[9].gen_iserdes.iserdesq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(iserdes_clk),
        .CLKB(skewd_iserdes_clkb_5),
        .CLKDIV(\NLW_i_serdesq_[9].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(\NLW_i_serdesq_[9].gen_iserdes.iserdesq_D_UNCONNECTED ),
        .DDLY(data_in_dly_9),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_i_serdesq_[9].gen_iserdes.iserdesq_O_UNCONNECTED ),
        .OCLK(\NLW_i_serdesq_[9].gen_iserdes.iserdesq_OCLK_UNCONNECTED ),
        .OCLKB(\NLW_i_serdesq_[9].gen_iserdes.iserdesq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_i_serdesq_[9].gen_iserdes.iserdesq_OFB_UNCONNECTED ),
        .Q1(iserdes_q[27]),
        .Q2(iserdes_q[26]),
        .Q3(iserdes_q[25]),
        .Q4(iserdes_q[24]),
        .Q5(\NLW_i_serdesq_[9].gen_iserdes.iserdesq_Q5_UNCONNECTED ),
        .Q6(\NLW_i_serdesq_[9].gen_iserdes.iserdesq_Q6_UNCONNECTED ),
        .Q7(\NLW_i_serdesq_[9].gen_iserdes.iserdesq_Q7_UNCONNECTED ),
        .Q8(\NLW_i_serdesq_[9].gen_iserdes.iserdesq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_i_serdesq_[9].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_i_serdesq_[9].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_rld_byte_lane" *) 
module sram_migmig_7series_v2_4_qdr_rld_byte_lane
   (init_calib_complete_r_reg_rep,
    COUNTERREADVAL,
    init_calib_complete_r_reg_rep_0,
    of_ctl_full,
    \wrcal_samp_cnt_r_reg[0] ,
    \wrcal_samp_cnt_r_reg[0]_0 ,
    O,
    rstdiv0_sync_r1_reg_rep__1,
    CLK,
    po_dec_done_reg,
    rstdiv0_sync_r1_reg_rep__0,
    OUTBURSTPENDING,
    freq_refclk,
    mem_refclk,
    rstdiv0_sync_r1,
    A_po_sel_fine_oclk_delay_reg,
    sync_pulse,
    po_delay_done_w,
    po_delay_done_reg_0,
    cq_stable_r,
    of_cmd_wr_en,
    rstdiv0_sync_r1_reg_rep__4,
    po_dec_done,
    A_po_fine_enable,
    A_po_fine_inc,
    B_of_full,
    d_in,
    \phy_init_r_reg[7] ,
    \phy_init_r_reg[13] ,
    SS);
  output init_calib_complete_r_reg_rep;
  output [8:0]COUNTERREADVAL;
  output init_calib_complete_r_reg_rep_0;
  output of_ctl_full;
  output \wrcal_samp_cnt_r_reg[0] ;
  output \wrcal_samp_cnt_r_reg[0]_0 ;
  output [10:0]O;
  input rstdiv0_sync_r1_reg_rep__1;
  input CLK;
  input [0:0]po_dec_done_reg;
  input rstdiv0_sync_r1_reg_rep__0;
  input [0:0]OUTBURSTPENDING;
  input freq_refclk;
  input mem_refclk;
  input rstdiv0_sync_r1;
  input A_po_sel_fine_oclk_delay_reg;
  input sync_pulse;
  input [0:0]po_delay_done_w;
  input po_delay_done_reg_0;
  input cq_stable_r;
  input of_cmd_wr_en;
  input rstdiv0_sync_r1_reg_rep__4;
  input po_dec_done;
  input A_po_fine_enable;
  input A_po_fine_inc;
  input B_of_full;
  input [20:0]d_in;
  input \phy_init_r_reg[7] ;
  input \phy_init_r_reg[13] ;
  input [0:0]SS;

  wire A_of_a_full;
  wire A_of_empty;
  wire A_of_full;
  wire A_po_coarse_overflow;
  wire A_po_fine_enable;
  wire A_po_fine_inc;
  wire A_po_fine_overflow;
  wire A_po_sel_fine_oclk_delay_reg;
  wire B_of_full;
  wire CLK;
  wire [8:0]COUNTERREADVAL;
  wire [10:0]O;
  wire [0:0]OUTBURSTPENDING;
  wire [0:0]SS;
  wire [2:0]coarse_delay_cnt;
  wire \coarse_delay_cnt[0]_i_1_n_0 ;
  wire \coarse_delay_cnt[1]_i_1_n_0 ;
  wire \coarse_delay_cnt[2]_i_1_n_0 ;
  wire \coarse_delay_cnt[2]_i_2__7_n_0 ;
  wire \coarse_delay_cnt[2]_i_3__3_n_0 ;
  wire cq_stable_r;
  wire [20:0]d_in;
  wire [5:0]fine_delay_cnt0;
  wire \fine_delay_cnt[1]_i_1__7_n_0 ;
  wire [5:0]fine_delay_cnt_reg__0;
  wire freq_refclk;
  wire init_calib_complete_r_reg_rep;
  wire init_calib_complete_r_reg_rep_0;
  wire mem_refclk;
  wire of_cmd_wr_en;
  wire of_ctl_full;
  wire [3:0]of_q0;
  wire [3:0]of_q1;
  wire [3:0]of_q2;
  wire [3:0]of_q3;
  wire [3:0]of_q4;
  wire [7:0]of_q5;
  wire [7:0]of_q6;
  wire [3:0]of_q7;
  wire [3:0]of_q8;
  wire [3:0]of_q9;
  wire of_wren;
  wire os_rst;
  wire oserdes_clk;
  wire oserdes_clkdiv;
  wire [1:0]oserdes_dqts_in;
  wire \out_fifo_inst.out_fifo_n_0 ;
  wire [3:0]p_0_in;
  wire \phy_init_r_reg[13] ;
  wire \phy_init_r_reg[7] ;
  wire po_coarse_enable_w;
  wire po_coarse_enable_w_i_1__3_n_0;
  wire po_coarse_inc_w;
  wire po_coarse_skew_delay_en;
  wire po_coarse_skew_delay_en_i_1__3_n_0;
  wire po_coarse_skew_delay_en_i_2__3_n_0;
  wire po_dec_done;
  wire [0:0]po_dec_done_reg;
  wire po_delay_done0;
  wire po_delay_done_i_2__4_n_0;
  wire po_delay_done_reg_0;
  wire [0:0]po_delay_done_w;
  wire po_fine_enable_w;
  wire po_fine_enable_w_i_1__3_n_0;
  wire po_fine_inc_w;
  wire po_fine_inc_w_i_1__3_n_0;
  wire po_fine_skew_delay_en;
  wire po_fine_skew_delay_en0;
  wire po_rd_enable;
  wire [77:0]pre_fifo_dout;
  wire rstdiv0_sync_r1;
  wire rstdiv0_sync_r1_reg_rep__0;
  wire rstdiv0_sync_r1_reg_rep__1;
  wire rstdiv0_sync_r1_reg_rep__4;
  wire sync_pulse;
  wire [3:0]wait_cnt_reg__0;
  wire \wrcal_samp_cnt_r_reg[0] ;
  wire \wrcal_samp_cnt_r_reg[0]_0 ;
  wire \NLW_PHASER_OUT_inst.phaser_out_OCLKDELAYED_UNCONNECTED ;
  wire [1:0]\NLW_PHASER_OUT_inst.phaser_out_CTSBUS_UNCONNECTED ;
  wire [1:0]\NLW_PHASER_OUT_inst.phaser_out_DQSBUS_UNCONNECTED ;

  sram_migmig_7series_v2_4_qdr_rld_of_pre_fifo_10 \GEN_PRE_FIFO.u_qdr_rld_pre_fifo 
       (.A_of_full(A_of_full),
        .CLK(CLK),
        .d_in(d_in),
        .of_cmd_wr_en(of_cmd_wr_en),
        .of_wren(of_wren),
        .pre_fifo_dout({pre_fifo_dout[77:70],pre_fifo_dout[63:0]}),
        .rstdiv0_sync_r1_reg_rep__1(rstdiv0_sync_r1_reg_rep__1),
        .rstdiv0_sync_r1_reg_rep__4(rstdiv0_sync_r1_reg_rep__4));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PHASER_OUT_PHY #(
    .CLKOUT_DIV(2),
    .COARSE_BYPASS("FALSE"),
    .COARSE_DELAY(0),
    .DATA_CTL_N("TRUE"),
    .DATA_RD_CYCLES("FALSE"),
    .FINE_DELAY(60),
    .IS_RST_INVERTED(1'b0),
    .MEMREFCLK_PERIOD(2.000000),
    .OCLKDELAY_INV("TRUE"),
    .OCLK_DELAY(1),
    .OUTPUT_CLK_SRC("DELAYED_REF"),
    .PHASEREFCLK_PERIOD(2.000000),
    .PO(3'b111),
    .REFCLK_PERIOD(2.000000),
    .SYNC_IN_DIV_RST("TRUE")) 
    \PHASER_OUT_inst.phaser_out 
       (.BURSTPENDINGPHY(OUTBURSTPENDING),
        .COARSEENABLE(po_coarse_enable_w),
        .COARSEINC(po_coarse_inc_w),
        .COARSEOVERFLOW(A_po_coarse_overflow),
        .COUNTERLOADEN(1'b0),
        .COUNTERLOADVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .COUNTERREADEN(1'b1),
        .COUNTERREADVAL(COUNTERREADVAL),
        .CTSBUS(\NLW_PHASER_OUT_inst.phaser_out_CTSBUS_UNCONNECTED [1:0]),
        .DQSBUS(\NLW_PHASER_OUT_inst.phaser_out_DQSBUS_UNCONNECTED [1:0]),
        .DTSBUS(oserdes_dqts_in),
        .ENCALIBPHY({1'b0,1'b0}),
        .FINEENABLE(po_fine_enable_w),
        .FINEINC(po_fine_inc_w),
        .FINEOVERFLOW(A_po_fine_overflow),
        .FREQREFCLK(freq_refclk),
        .MEMREFCLK(mem_refclk),
        .OCLK(oserdes_clk),
        .OCLKDELAYED(\NLW_PHASER_OUT_inst.phaser_out_OCLKDELAYED_UNCONNECTED ),
        .OCLKDIV(oserdes_clkdiv),
        .OSERDESRST(os_rst),
        .PHASEREFCLK(1'b0),
        .RDENABLE(po_rd_enable),
        .RST(rstdiv0_sync_r1),
        .SELFINEOCLKDELAY(A_po_sel_fine_oclk_delay_reg),
        .SYNCIN(sync_pulse),
        .SYSCLK(CLK));
  LUT2 #(
    .INIT(4'h6)) 
    \coarse_delay_cnt[0]_i_1 
       (.I0(\coarse_delay_cnt[2]_i_2__7_n_0 ),
        .I1(coarse_delay_cnt[0]),
        .O(\coarse_delay_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \coarse_delay_cnt[1]_i_1 
       (.I0(coarse_delay_cnt[0]),
        .I1(\coarse_delay_cnt[2]_i_2__7_n_0 ),
        .I2(coarse_delay_cnt[1]),
        .O(\coarse_delay_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hEF10)) 
    \coarse_delay_cnt[2]_i_1 
       (.I0(coarse_delay_cnt[1]),
        .I1(coarse_delay_cnt[0]),
        .I2(\coarse_delay_cnt[2]_i_2__7_n_0 ),
        .I3(coarse_delay_cnt[2]),
        .O(\coarse_delay_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \coarse_delay_cnt[2]_i_2__7 
       (.I0(\coarse_delay_cnt[2]_i_3__3_n_0 ),
        .I1(wait_cnt_reg__0[1]),
        .I2(wait_cnt_reg__0[0]),
        .I3(wait_cnt_reg__0[3]),
        .I4(wait_cnt_reg__0[2]),
        .I5(po_dec_done),
        .O(\coarse_delay_cnt[2]_i_2__7_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \coarse_delay_cnt[2]_i_3__3 
       (.I0(coarse_delay_cnt[2]),
        .I1(coarse_delay_cnt[1]),
        .I2(coarse_delay_cnt[0]),
        .O(\coarse_delay_cnt[2]_i_3__3_n_0 ));
  FDRE \coarse_delay_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\coarse_delay_cnt[0]_i_1_n_0 ),
        .Q(coarse_delay_cnt[0]),
        .R(rstdiv0_sync_r1_reg_rep__0));
  FDRE \coarse_delay_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\coarse_delay_cnt[1]_i_1_n_0 ),
        .Q(coarse_delay_cnt[1]),
        .R(rstdiv0_sync_r1_reg_rep__0));
  FDRE \coarse_delay_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\coarse_delay_cnt[2]_i_1_n_0 ),
        .Q(coarse_delay_cnt[2]),
        .R(rstdiv0_sync_r1_reg_rep__0));
  LUT1 #(
    .INIT(2'h1)) 
    \fine_delay_cnt[0]_i_1__7 
       (.I0(fine_delay_cnt_reg__0[0]),
        .O(fine_delay_cnt0[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \fine_delay_cnt[1]_i_1__7 
       (.I0(fine_delay_cnt_reg__0[0]),
        .I1(fine_delay_cnt_reg__0[1]),
        .O(\fine_delay_cnt[1]_i_1__7_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \fine_delay_cnt[2]_i_1__7 
       (.I0(fine_delay_cnt_reg__0[2]),
        .I1(fine_delay_cnt_reg__0[1]),
        .I2(fine_delay_cnt_reg__0[0]),
        .O(fine_delay_cnt0[2]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \fine_delay_cnt[3]_i_1__7 
       (.I0(fine_delay_cnt_reg__0[3]),
        .I1(fine_delay_cnt_reg__0[2]),
        .I2(fine_delay_cnt_reg__0[0]),
        .I3(fine_delay_cnt_reg__0[1]),
        .O(fine_delay_cnt0[3]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \fine_delay_cnt[4]_i_1__7 
       (.I0(fine_delay_cnt_reg__0[4]),
        .I1(fine_delay_cnt_reg__0[2]),
        .I2(fine_delay_cnt_reg__0[3]),
        .I3(fine_delay_cnt_reg__0[0]),
        .I4(fine_delay_cnt_reg__0[1]),
        .O(fine_delay_cnt0[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \fine_delay_cnt[5]_i_1__7 
       (.I0(fine_delay_cnt_reg__0[5]),
        .I1(fine_delay_cnt_reg__0[4]),
        .I2(fine_delay_cnt_reg__0[1]),
        .I3(fine_delay_cnt_reg__0[0]),
        .I4(fine_delay_cnt_reg__0[3]),
        .I5(fine_delay_cnt_reg__0[2]),
        .O(fine_delay_cnt0[5]));
  FDSE \fine_delay_cnt_reg[0] 
       (.C(CLK),
        .CE(po_fine_skew_delay_en0),
        .D(fine_delay_cnt0[0]),
        .Q(fine_delay_cnt_reg__0[0]),
        .S(SS));
  FDRE \fine_delay_cnt_reg[1] 
       (.C(CLK),
        .CE(po_fine_skew_delay_en0),
        .D(\fine_delay_cnt[1]_i_1__7_n_0 ),
        .Q(fine_delay_cnt_reg__0[1]),
        .R(rstdiv0_sync_r1_reg_rep__0));
  FDRE \fine_delay_cnt_reg[2] 
       (.C(CLK),
        .CE(po_fine_skew_delay_en0),
        .D(fine_delay_cnt0[2]),
        .Q(fine_delay_cnt_reg__0[2]),
        .R(rstdiv0_sync_r1_reg_rep__0));
  FDRE \fine_delay_cnt_reg[3] 
       (.C(CLK),
        .CE(po_fine_skew_delay_en0),
        .D(fine_delay_cnt0[3]),
        .Q(fine_delay_cnt_reg__0[3]),
        .R(rstdiv0_sync_r1_reg_rep__0));
  FDRE \fine_delay_cnt_reg[4] 
       (.C(CLK),
        .CE(po_fine_skew_delay_en0),
        .D(fine_delay_cnt0[4]),
        .Q(fine_delay_cnt_reg__0[4]),
        .R(rstdiv0_sync_r1_reg_rep__0));
  FDSE \fine_delay_cnt_reg[5] 
       (.C(CLK),
        .CE(po_fine_skew_delay_en0),
        .D(fine_delay_cnt0[5]),
        .Q(fine_delay_cnt_reg__0[5]),
        .S(SS));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    init_calib_complete_r_i_1
       (.I0(init_calib_complete_r_reg_rep),
        .I1(po_delay_done_w),
        .I2(po_delay_done_reg_0),
        .I3(cq_stable_r),
        .O(init_calib_complete_r_reg_rep_0));
  LUT2 #(
    .INIT(4'hE)) 
    of_cmd_wr_en_i_3
       (.I0(A_of_full),
        .I1(B_of_full),
        .O(of_ctl_full));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  OUT_FIFO #(
    .ALMOST_EMPTY_VALUE(1),
    .ALMOST_FULL_VALUE(1),
    .ARRAY_MODE("ARRAY_MODE_4_X_4"),
    .OUTPUT_DISABLE("TRUE"),
    .SYNCHRONOUS_MODE("FALSE")) 
    \out_fifo_inst.out_fifo 
       (.ALMOSTEMPTY(\out_fifo_inst.out_fifo_n_0 ),
        .ALMOSTFULL(A_of_a_full),
        .D0(pre_fifo_dout[7:0]),
        .D1(pre_fifo_dout[15:8]),
        .D2(pre_fifo_dout[23:16]),
        .D3(pre_fifo_dout[31:24]),
        .D4(pre_fifo_dout[39:32]),
        .D5(pre_fifo_dout[47:40]),
        .D6(pre_fifo_dout[55:48]),
        .D7(pre_fifo_dout[63:56]),
        .D8({pre_fifo_dout[71:70],pre_fifo_dout[63:60],pre_fifo_dout[71:70]}),
        .D9({pre_fifo_dout[61:60],pre_fifo_dout[77:72]}),
        .EMPTY(A_of_empty),
        .FULL(A_of_full),
        .Q0(of_q0),
        .Q1(of_q1),
        .Q2(of_q2),
        .Q3(of_q3),
        .Q4(of_q4),
        .Q5(of_q5),
        .Q6(of_q6),
        .Q7(of_q7),
        .Q8(of_q8),
        .Q9(of_q9),
        .RDCLK(oserdes_clkdiv),
        .RDEN(po_rd_enable),
        .RESET(os_rst),
        .WRCLK(CLK),
        .WREN(of_wren));
  LUT3 #(
    .INIT(8'h20)) 
    po_coarse_enable_w_i_1__3
       (.I0(po_coarse_skew_delay_en),
        .I1(init_calib_complete_r_reg_rep),
        .I2(po_dec_done),
        .O(po_coarse_enable_w_i_1__3_n_0));
  FDRE po_coarse_enable_w_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_coarse_enable_w_i_1__3_n_0),
        .Q(po_coarse_enable_w),
        .R(rstdiv0_sync_r1_reg_rep__0));
  FDSE po_coarse_inc_w_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_dec_done_reg),
        .Q(po_coarse_inc_w),
        .S(rstdiv0_sync_r1_reg_rep__1));
  LUT6 #(
    .INIT(64'h0000000055540000)) 
    po_coarse_skew_delay_en_i_1__3
       (.I0(po_coarse_skew_delay_en_i_2__3_n_0),
        .I1(coarse_delay_cnt[2]),
        .I2(coarse_delay_cnt[1]),
        .I3(coarse_delay_cnt[0]),
        .I4(po_dec_done),
        .I5(rstdiv0_sync_r1_reg_rep__4),
        .O(po_coarse_skew_delay_en_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    po_coarse_skew_delay_en_i_2__3
       (.I0(wait_cnt_reg__0[1]),
        .I1(wait_cnt_reg__0[0]),
        .I2(wait_cnt_reg__0[3]),
        .I3(wait_cnt_reg__0[2]),
        .O(po_coarse_skew_delay_en_i_2__3_n_0));
  FDRE po_coarse_skew_delay_en_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_coarse_skew_delay_en_i_1__3_n_0),
        .Q(po_coarse_skew_delay_en),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000008)) 
    po_delay_done_i_1__7
       (.I0(po_delay_done_i_2__4_n_0),
        .I1(po_dec_done),
        .I2(coarse_delay_cnt[2]),
        .I3(coarse_delay_cnt[1]),
        .I4(coarse_delay_cnt[0]),
        .O(po_delay_done0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    po_delay_done_i_2__4
       (.I0(fine_delay_cnt_reg__0[2]),
        .I1(fine_delay_cnt_reg__0[3]),
        .I2(fine_delay_cnt_reg__0[0]),
        .I3(fine_delay_cnt_reg__0[1]),
        .I4(fine_delay_cnt_reg__0[5]),
        .I5(fine_delay_cnt_reg__0[4]),
        .O(po_delay_done_i_2__4_n_0));
  FDRE po_delay_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_delay_done0),
        .Q(init_calib_complete_r_reg_rep),
        .R(rstdiv0_sync_r1_reg_rep__1));
  LUT4 #(
    .INIT(16'hFB08)) 
    po_fine_enable_w_i_1__3
       (.I0(po_fine_skew_delay_en),
        .I1(po_dec_done),
        .I2(init_calib_complete_r_reg_rep),
        .I3(A_po_fine_enable),
        .O(po_fine_enable_w_i_1__3_n_0));
  FDRE po_fine_enable_w_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_fine_enable_w_i_1__3_n_0),
        .Q(po_fine_enable_w),
        .R(rstdiv0_sync_r1_reg_rep__1));
  LUT3 #(
    .INIT(8'hBA)) 
    po_fine_inc_w_i_1__3
       (.I0(A_po_fine_inc),
        .I1(init_calib_complete_r_reg_rep),
        .I2(po_dec_done),
        .O(po_fine_inc_w_i_1__3_n_0));
  FDSE po_fine_inc_w_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_fine_inc_w_i_1__3_n_0),
        .Q(po_fine_inc_w),
        .S(rstdiv0_sync_r1_reg_rep__0));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    po_fine_skew_delay_en_i_1__2
       (.I0(wait_cnt_reg__0[1]),
        .I1(wait_cnt_reg__0[0]),
        .I2(wait_cnt_reg__0[3]),
        .I3(wait_cnt_reg__0[2]),
        .I4(po_dec_done),
        .I5(po_delay_done_i_2__4_n_0),
        .O(po_fine_skew_delay_en0));
  FDRE po_fine_skew_delay_en_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_fine_skew_delay_en0),
        .Q(po_fine_skew_delay_en),
        .R(rstdiv0_sync_r1_reg_rep__0));
  sram_migmig_7series_v2_4_qdr_rld_byte_group_io qdr_rld_byte_group_io
       (.O(O),
        .os_rst(os_rst),
        .oserdes_clk(oserdes_clk),
        .oserdes_clkdiv(oserdes_clkdiv),
        .oserdes_d({of_q6[7:4],of_q5[7:4],of_q9,of_q7,of_q6[3:0],of_q5[3:0],of_q4,of_q3,of_q2,of_q1,of_q0}));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_cnt[0]_i_1__7 
       (.I0(wait_cnt_reg__0[0]),
        .O(p_0_in[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \wait_cnt[1]_i_1__7 
       (.I0(wait_cnt_reg__0[0]),
        .I1(wait_cnt_reg__0[1]),
        .O(p_0_in[1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \wait_cnt[2]_i_1__7 
       (.I0(wait_cnt_reg__0[2]),
        .I1(wait_cnt_reg__0[0]),
        .I2(wait_cnt_reg__0[1]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \wait_cnt[3]_i_1__7 
       (.I0(wait_cnt_reg__0[3]),
        .I1(wait_cnt_reg__0[0]),
        .I2(wait_cnt_reg__0[1]),
        .I3(wait_cnt_reg__0[2]),
        .O(p_0_in[3]));
  FDRE \wait_cnt_reg[0] 
       (.C(CLK),
        .CE(po_dec_done_reg),
        .D(p_0_in[0]),
        .Q(wait_cnt_reg__0[0]),
        .R(rstdiv0_sync_r1_reg_rep__0));
  FDRE \wait_cnt_reg[1] 
       (.C(CLK),
        .CE(po_dec_done_reg),
        .D(p_0_in[1]),
        .Q(wait_cnt_reg__0[1]),
        .R(rstdiv0_sync_r1_reg_rep__0));
  FDRE \wait_cnt_reg[2] 
       (.C(CLK),
        .CE(po_dec_done_reg),
        .D(p_0_in[2]),
        .Q(wait_cnt_reg__0[2]),
        .R(rstdiv0_sync_r1_reg_rep__0));
  FDRE \wait_cnt_reg[3] 
       (.C(CLK),
        .CE(po_dec_done_reg),
        .D(p_0_in[3]),
        .Q(wait_cnt_reg__0[3]),
        .R(rstdiv0_sync_r1_reg_rep__0));
  LUT2 #(
    .INIT(4'h7)) 
    \wrcal_samp_cnt_r[11]_i_13 
       (.I0(init_calib_complete_r_reg_rep),
        .I1(po_delay_done_w),
        .O(\wrcal_samp_cnt_r_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \wrcal_samp_cnt_r[11]_i_5 
       (.I0(init_calib_complete_r_reg_rep),
        .I1(po_delay_done_w),
        .I2(po_delay_done_reg_0),
        .I3(cq_stable_r),
        .I4(\phy_init_r_reg[7] ),
        .I5(\phy_init_r_reg[13] ),
        .O(\wrcal_samp_cnt_r_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_rld_byte_lane" *) 
module sram_migmig_7series_v2_4_qdr_rld_byte_lane__parameterized0
   (po_fine_enable_w_reg_0,
    B_of_full,
    O,
    D,
    rstdiv0_sync_r1_reg_rep__1,
    CLK,
    po_dec_done_reg,
    rstdiv0_sync_r1_reg_rep__0,
    OUTBURSTPENDING,
    freq_refclk,
    mem_refclk,
    rstdiv0_sync_r1,
    B_po_sel_fine_oclk_delay_reg,
    sync_pulse,
    of_cmd_wr_en,
    rstdiv0_sync_r1_reg_rep__4,
    po_dec_done,
    B_po_fine_enable,
    B_po_fine_inc,
    phy_dout,
    COUNTERREADVAL,
    \calib_sel_reg[1] ,
    \calib_sel_reg[0] );
  output po_fine_enable_w_reg_0;
  output B_of_full;
  output [9:0]O;
  output [8:0]D;
  input rstdiv0_sync_r1_reg_rep__1;
  input CLK;
  input [0:0]po_dec_done_reg;
  input rstdiv0_sync_r1_reg_rep__0;
  input [0:0]OUTBURSTPENDING;
  input freq_refclk;
  input mem_refclk;
  input rstdiv0_sync_r1;
  input B_po_sel_fine_oclk_delay_reg;
  input sync_pulse;
  input of_cmd_wr_en;
  input rstdiv0_sync_r1_reg_rep__4;
  input po_dec_done;
  input B_po_fine_enable;
  input B_po_fine_inc;
  input [18:0]phy_dout;
  input [8:0]COUNTERREADVAL;
  input \calib_sel_reg[1] ;
  input \calib_sel_reg[0] ;

  wire B_of_a_full;
  wire B_of_empty;
  wire B_of_full;
  wire B_po_coarse_overflow;
  wire [8:0]B_po_counter_read_val;
  wire B_po_fine_enable;
  wire B_po_fine_inc;
  wire B_po_fine_overflow;
  wire B_po_sel_fine_oclk_delay_reg;
  wire CLK;
  wire [8:0]COUNTERREADVAL;
  wire [8:0]D;
  wire [9:0]O;
  wire [0:0]OUTBURSTPENDING;
  wire \calib_sel_reg[0] ;
  wire \calib_sel_reg[1] ;
  wire [2:0]coarse_delay_cnt;
  wire \coarse_delay_cnt[0]_i_1_n_0 ;
  wire \coarse_delay_cnt[1]_i_1_n_0 ;
  wire \coarse_delay_cnt[2]_i_1_n_0 ;
  wire \coarse_delay_cnt[2]_i_2__8_n_0 ;
  wire \coarse_delay_cnt[2]_i_3__4_n_0 ;
  wire [5:0]fine_delay_cnt0__0;
  wire \fine_delay_cnt[1]_i_1__8_n_0 ;
  wire [5:0]fine_delay_cnt_reg__0;
  wire freq_refclk;
  wire mem_refclk;
  wire of_cmd_wr_en;
  wire [3:0]of_q0;
  wire [3:0]of_q1;
  wire [3:0]of_q2;
  wire [3:0]of_q3;
  wire [3:0]of_q4;
  wire [7:0]of_q5;
  wire [7:0]of_q6;
  wire [3:0]of_q7;
  wire [3:0]of_q8;
  wire [3:0]of_q9;
  wire of_wren;
  wire os_rst;
  wire oserdes_clk;
  wire oserdes_clkdiv;
  wire [1:0]oserdes_dqts_in;
  wire \out_fifo_inst.out_fifo_n_0 ;
  wire [3:0]p_0_in__0;
  wire [18:0]phy_dout;
  wire po_coarse_enable_w;
  wire po_coarse_enable_w_i_1__4_n_0;
  wire po_coarse_inc_w;
  wire po_coarse_skew_delay_en;
  wire po_coarse_skew_delay_en_i_1__4_n_0;
  wire po_coarse_skew_delay_en_i_2__4_n_0;
  wire po_dec_done;
  wire [0:0]po_dec_done_reg;
  wire po_delay_done0;
  wire po_delay_done_i_2__5_n_0;
  wire po_fine_enable_w;
  wire po_fine_enable_w_i_1__4_n_0;
  wire po_fine_enable_w_reg_0;
  wire po_fine_inc_w;
  wire po_fine_inc_w_i_1__4_n_0;
  wire po_fine_skew_delay_en;
  wire po_fine_skew_delay_en0;
  wire po_rd_enable;
  wire [77:0]pre_fifo_dout;
  wire rstdiv0_sync_r1;
  wire rstdiv0_sync_r1_reg_rep__0;
  wire rstdiv0_sync_r1_reg_rep__1;
  wire rstdiv0_sync_r1_reg_rep__4;
  wire sync_pulse;
  wire [3:0]wait_cnt_reg__0;
  wire \NLW_PHASER_OUT_inst.phaser_out_OCLKDELAYED_UNCONNECTED ;
  wire [1:0]\NLW_PHASER_OUT_inst.phaser_out_CTSBUS_UNCONNECTED ;
  wire [1:0]\NLW_PHASER_OUT_inst.phaser_out_DQSBUS_UNCONNECTED ;

  sram_migmig_7series_v2_4_qdr_rld_of_pre_fifo_9 \GEN_PRE_FIFO.u_qdr_rld_pre_fifo 
       (.CLK(CLK),
        .of_cmd_wr_en(of_cmd_wr_en),
        .of_wren(of_wren),
        .phy_dout(phy_dout),
        .po_coarse_enable_w_reg(B_of_full),
        .pre_fifo_dout({pre_fifo_dout[77:42],pre_fifo_dout[35:0]}),
        .rstdiv0_sync_r1_reg_rep__1(rstdiv0_sync_r1_reg_rep__1),
        .rstdiv0_sync_r1_reg_rep__4(rstdiv0_sync_r1_reg_rep__4));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PHASER_OUT_PHY #(
    .CLKOUT_DIV(2),
    .COARSE_BYPASS("FALSE"),
    .COARSE_DELAY(0),
    .DATA_CTL_N("TRUE"),
    .DATA_RD_CYCLES("FALSE"),
    .FINE_DELAY(60),
    .IS_RST_INVERTED(1'b0),
    .MEMREFCLK_PERIOD(2.000000),
    .OCLKDELAY_INV("TRUE"),
    .OCLK_DELAY(1),
    .OUTPUT_CLK_SRC("DELAYED_REF"),
    .PHASEREFCLK_PERIOD(2.000000),
    .PO(3'b111),
    .REFCLK_PERIOD(2.000000),
    .SYNC_IN_DIV_RST("TRUE")) 
    \PHASER_OUT_inst.phaser_out 
       (.BURSTPENDINGPHY(OUTBURSTPENDING),
        .COARSEENABLE(po_coarse_enable_w),
        .COARSEINC(po_coarse_inc_w),
        .COARSEOVERFLOW(B_po_coarse_overflow),
        .COUNTERLOADEN(1'b0),
        .COUNTERLOADVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .COUNTERREADEN(1'b1),
        .COUNTERREADVAL(B_po_counter_read_val),
        .CTSBUS(\NLW_PHASER_OUT_inst.phaser_out_CTSBUS_UNCONNECTED [1:0]),
        .DQSBUS(\NLW_PHASER_OUT_inst.phaser_out_DQSBUS_UNCONNECTED [1:0]),
        .DTSBUS(oserdes_dqts_in),
        .ENCALIBPHY({1'b0,1'b0}),
        .FINEENABLE(po_fine_enable_w),
        .FINEINC(po_fine_inc_w),
        .FINEOVERFLOW(B_po_fine_overflow),
        .FREQREFCLK(freq_refclk),
        .MEMREFCLK(mem_refclk),
        .OCLK(oserdes_clk),
        .OCLKDELAYED(\NLW_PHASER_OUT_inst.phaser_out_OCLKDELAYED_UNCONNECTED ),
        .OCLKDIV(oserdes_clkdiv),
        .OSERDESRST(os_rst),
        .PHASEREFCLK(1'b0),
        .RDENABLE(po_rd_enable),
        .RST(rstdiv0_sync_r1),
        .SELFINEOCLKDELAY(B_po_sel_fine_oclk_delay_reg),
        .SYNCIN(sync_pulse),
        .SYSCLK(CLK));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \coarse_delay_cnt[0]_i_1 
       (.I0(\coarse_delay_cnt[2]_i_2__8_n_0 ),
        .I1(coarse_delay_cnt[0]),
        .O(\coarse_delay_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \coarse_delay_cnt[1]_i_1 
       (.I0(coarse_delay_cnt[0]),
        .I1(\coarse_delay_cnt[2]_i_2__8_n_0 ),
        .I2(coarse_delay_cnt[1]),
        .O(\coarse_delay_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hEF10)) 
    \coarse_delay_cnt[2]_i_1 
       (.I0(coarse_delay_cnt[1]),
        .I1(coarse_delay_cnt[0]),
        .I2(\coarse_delay_cnt[2]_i_2__8_n_0 ),
        .I3(coarse_delay_cnt[2]),
        .O(\coarse_delay_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \coarse_delay_cnt[2]_i_2__8 
       (.I0(\coarse_delay_cnt[2]_i_3__4_n_0 ),
        .I1(wait_cnt_reg__0[1]),
        .I2(wait_cnt_reg__0[0]),
        .I3(wait_cnt_reg__0[3]),
        .I4(wait_cnt_reg__0[2]),
        .I5(po_dec_done),
        .O(\coarse_delay_cnt[2]_i_2__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \coarse_delay_cnt[2]_i_3__4 
       (.I0(coarse_delay_cnt[2]),
        .I1(coarse_delay_cnt[1]),
        .I2(coarse_delay_cnt[0]),
        .O(\coarse_delay_cnt[2]_i_3__4_n_0 ));
  FDRE \coarse_delay_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\coarse_delay_cnt[0]_i_1_n_0 ),
        .Q(coarse_delay_cnt[0]),
        .R(rstdiv0_sync_r1_reg_rep__0));
  FDRE \coarse_delay_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\coarse_delay_cnt[1]_i_1_n_0 ),
        .Q(coarse_delay_cnt[1]),
        .R(rstdiv0_sync_r1_reg_rep__0));
  FDRE \coarse_delay_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\coarse_delay_cnt[2]_i_1_n_0 ),
        .Q(coarse_delay_cnt[2]),
        .R(rstdiv0_sync_r1_reg_rep__0));
  LUT1 #(
    .INIT(2'h1)) 
    \fine_delay_cnt[0]_i_1__8 
       (.I0(fine_delay_cnt_reg__0[0]),
        .O(fine_delay_cnt0__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \fine_delay_cnt[1]_i_1__8 
       (.I0(fine_delay_cnt_reg__0[0]),
        .I1(fine_delay_cnt_reg__0[1]),
        .O(\fine_delay_cnt[1]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \fine_delay_cnt[2]_i_1__8 
       (.I0(fine_delay_cnt_reg__0[2]),
        .I1(fine_delay_cnt_reg__0[1]),
        .I2(fine_delay_cnt_reg__0[0]),
        .O(fine_delay_cnt0__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \fine_delay_cnt[3]_i_1__8 
       (.I0(fine_delay_cnt_reg__0[3]),
        .I1(fine_delay_cnt_reg__0[2]),
        .I2(fine_delay_cnt_reg__0[0]),
        .I3(fine_delay_cnt_reg__0[1]),
        .O(fine_delay_cnt0__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \fine_delay_cnt[4]_i_1__8 
       (.I0(fine_delay_cnt_reg__0[4]),
        .I1(fine_delay_cnt_reg__0[2]),
        .I2(fine_delay_cnt_reg__0[3]),
        .I3(fine_delay_cnt_reg__0[0]),
        .I4(fine_delay_cnt_reg__0[1]),
        .O(fine_delay_cnt0__0[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \fine_delay_cnt[5]_i_1__8 
       (.I0(fine_delay_cnt_reg__0[5]),
        .I1(fine_delay_cnt_reg__0[4]),
        .I2(fine_delay_cnt_reg__0[1]),
        .I3(fine_delay_cnt_reg__0[0]),
        .I4(fine_delay_cnt_reg__0[3]),
        .I5(fine_delay_cnt_reg__0[2]),
        .O(fine_delay_cnt0__0[5]));
  FDSE \fine_delay_cnt_reg[0] 
       (.C(CLK),
        .CE(po_fine_skew_delay_en0),
        .D(fine_delay_cnt0__0[0]),
        .Q(fine_delay_cnt_reg__0[0]),
        .S(rstdiv0_sync_r1));
  FDRE \fine_delay_cnt_reg[1] 
       (.C(CLK),
        .CE(po_fine_skew_delay_en0),
        .D(\fine_delay_cnt[1]_i_1__8_n_0 ),
        .Q(fine_delay_cnt_reg__0[1]),
        .R(rstdiv0_sync_r1_reg_rep__0));
  FDRE \fine_delay_cnt_reg[2] 
       (.C(CLK),
        .CE(po_fine_skew_delay_en0),
        .D(fine_delay_cnt0__0[2]),
        .Q(fine_delay_cnt_reg__0[2]),
        .R(rstdiv0_sync_r1_reg_rep__0));
  FDRE \fine_delay_cnt_reg[3] 
       (.C(CLK),
        .CE(po_fine_skew_delay_en0),
        .D(fine_delay_cnt0__0[3]),
        .Q(fine_delay_cnt_reg__0[3]),
        .R(rstdiv0_sync_r1_reg_rep__0));
  FDRE \fine_delay_cnt_reg[4] 
       (.C(CLK),
        .CE(po_fine_skew_delay_en0),
        .D(fine_delay_cnt0__0[4]),
        .Q(fine_delay_cnt_reg__0[4]),
        .R(rstdiv0_sync_r1_reg_rep__0));
  FDSE \fine_delay_cnt_reg[5] 
       (.C(CLK),
        .CE(po_fine_skew_delay_en0),
        .D(fine_delay_cnt0__0[5]),
        .Q(fine_delay_cnt_reg__0[5]),
        .S(rstdiv0_sync_r1));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  OUT_FIFO #(
    .ALMOST_EMPTY_VALUE(1),
    .ALMOST_FULL_VALUE(1),
    .ARRAY_MODE("ARRAY_MODE_4_X_4"),
    .OUTPUT_DISABLE("TRUE"),
    .SYNCHRONOUS_MODE("FALSE")) 
    \out_fifo_inst.out_fifo 
       (.ALMOSTEMPTY(\out_fifo_inst.out_fifo_n_0 ),
        .ALMOSTFULL(B_of_a_full),
        .D0(pre_fifo_dout[7:0]),
        .D1(pre_fifo_dout[15:8]),
        .D2(pre_fifo_dout[23:16]),
        .D3(pre_fifo_dout[31:24]),
        .D4({pre_fifo_dout[27:24],pre_fifo_dout[35:32]}),
        .D5({pre_fifo_dout[47:42],pre_fifo_dout[29:28]}),
        .D6(pre_fifo_dout[55:48]),
        .D7(pre_fifo_dout[63:56]),
        .D8(pre_fifo_dout[71:64]),
        .D9({pre_fifo_dout[25:24],pre_fifo_dout[77:72]}),
        .EMPTY(B_of_empty),
        .FULL(B_of_full),
        .Q0(of_q0),
        .Q1(of_q1),
        .Q2(of_q2),
        .Q3(of_q3),
        .Q4(of_q4),
        .Q5(of_q5),
        .Q6(of_q6),
        .Q7(of_q7),
        .Q8(of_q8),
        .Q9(of_q9),
        .RDCLK(oserdes_clkdiv),
        .RDEN(po_rd_enable),
        .RESET(os_rst),
        .WRCLK(CLK),
        .WREN(of_wren));
  LUT3 #(
    .INIT(8'h20)) 
    po_coarse_enable_w_i_1__4
       (.I0(po_coarse_skew_delay_en),
        .I1(po_fine_enable_w_reg_0),
        .I2(po_dec_done),
        .O(po_coarse_enable_w_i_1__4_n_0));
  FDRE po_coarse_enable_w_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_coarse_enable_w_i_1__4_n_0),
        .Q(po_coarse_enable_w),
        .R(rstdiv0_sync_r1_reg_rep__0));
  FDSE po_coarse_inc_w_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_dec_done_reg),
        .Q(po_coarse_inc_w),
        .S(rstdiv0_sync_r1_reg_rep__1));
  LUT6 #(
    .INIT(64'h0000000055540000)) 
    po_coarse_skew_delay_en_i_1__4
       (.I0(po_coarse_skew_delay_en_i_2__4_n_0),
        .I1(coarse_delay_cnt[2]),
        .I2(coarse_delay_cnt[1]),
        .I3(coarse_delay_cnt[0]),
        .I4(po_dec_done),
        .I5(rstdiv0_sync_r1_reg_rep__4),
        .O(po_coarse_skew_delay_en_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    po_coarse_skew_delay_en_i_2__4
       (.I0(wait_cnt_reg__0[1]),
        .I1(wait_cnt_reg__0[0]),
        .I2(wait_cnt_reg__0[3]),
        .I3(wait_cnt_reg__0[2]),
        .O(po_coarse_skew_delay_en_i_2__4_n_0));
  FDRE po_coarse_skew_delay_en_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_coarse_skew_delay_en_i_1__4_n_0),
        .Q(po_coarse_skew_delay_en),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \po_counter_read_val[0]_i_1__0 
       (.I0(B_po_counter_read_val[0]),
        .I1(COUNTERREADVAL[0]),
        .I2(\calib_sel_reg[1] ),
        .I3(\calib_sel_reg[0] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \po_counter_read_val[1]_i_1__0 
       (.I0(B_po_counter_read_val[1]),
        .I1(COUNTERREADVAL[1]),
        .I2(\calib_sel_reg[1] ),
        .I3(\calib_sel_reg[0] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \po_counter_read_val[2]_i_1__0 
       (.I0(B_po_counter_read_val[2]),
        .I1(COUNTERREADVAL[2]),
        .I2(\calib_sel_reg[1] ),
        .I3(\calib_sel_reg[0] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \po_counter_read_val[3]_i_1__0 
       (.I0(B_po_counter_read_val[3]),
        .I1(COUNTERREADVAL[3]),
        .I2(\calib_sel_reg[1] ),
        .I3(\calib_sel_reg[0] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \po_counter_read_val[4]_i_1__0 
       (.I0(B_po_counter_read_val[4]),
        .I1(COUNTERREADVAL[4]),
        .I2(\calib_sel_reg[1] ),
        .I3(\calib_sel_reg[0] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \po_counter_read_val[5]_i_1__0 
       (.I0(B_po_counter_read_val[5]),
        .I1(COUNTERREADVAL[5]),
        .I2(\calib_sel_reg[1] ),
        .I3(\calib_sel_reg[0] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \po_counter_read_val[6]_i_1__0 
       (.I0(B_po_counter_read_val[6]),
        .I1(COUNTERREADVAL[6]),
        .I2(\calib_sel_reg[1] ),
        .I3(\calib_sel_reg[0] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \po_counter_read_val[7]_i_1__0 
       (.I0(B_po_counter_read_val[7]),
        .I1(COUNTERREADVAL[7]),
        .I2(\calib_sel_reg[1] ),
        .I3(\calib_sel_reg[0] ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \po_counter_read_val[8]_i_1__0 
       (.I0(B_po_counter_read_val[8]),
        .I1(COUNTERREADVAL[8]),
        .I2(\calib_sel_reg[1] ),
        .I3(\calib_sel_reg[0] ),
        .O(D[8]));
  LUT5 #(
    .INIT(32'h00000008)) 
    po_delay_done_i_1__8
       (.I0(po_delay_done_i_2__5_n_0),
        .I1(po_dec_done),
        .I2(coarse_delay_cnt[2]),
        .I3(coarse_delay_cnt[1]),
        .I4(coarse_delay_cnt[0]),
        .O(po_delay_done0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    po_delay_done_i_2__5
       (.I0(fine_delay_cnt_reg__0[2]),
        .I1(fine_delay_cnt_reg__0[3]),
        .I2(fine_delay_cnt_reg__0[0]),
        .I3(fine_delay_cnt_reg__0[1]),
        .I4(fine_delay_cnt_reg__0[5]),
        .I5(fine_delay_cnt_reg__0[4]),
        .O(po_delay_done_i_2__5_n_0));
  FDRE po_delay_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_delay_done0),
        .Q(po_fine_enable_w_reg_0),
        .R(rstdiv0_sync_r1_reg_rep__1));
  LUT4 #(
    .INIT(16'hFB08)) 
    po_fine_enable_w_i_1__4
       (.I0(po_fine_skew_delay_en),
        .I1(po_dec_done),
        .I2(po_fine_enable_w_reg_0),
        .I3(B_po_fine_enable),
        .O(po_fine_enable_w_i_1__4_n_0));
  FDRE po_fine_enable_w_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_fine_enable_w_i_1__4_n_0),
        .Q(po_fine_enable_w),
        .R(rstdiv0_sync_r1_reg_rep__1));
  LUT3 #(
    .INIT(8'hBA)) 
    po_fine_inc_w_i_1__4
       (.I0(B_po_fine_inc),
        .I1(po_fine_enable_w_reg_0),
        .I2(po_dec_done),
        .O(po_fine_inc_w_i_1__4_n_0));
  FDSE po_fine_inc_w_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_fine_inc_w_i_1__4_n_0),
        .Q(po_fine_inc_w),
        .S(rstdiv0_sync_r1_reg_rep__0));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    po_fine_skew_delay_en_i_1__3
       (.I0(wait_cnt_reg__0[1]),
        .I1(wait_cnt_reg__0[0]),
        .I2(wait_cnt_reg__0[3]),
        .I3(wait_cnt_reg__0[2]),
        .I4(po_dec_done),
        .I5(po_delay_done_i_2__5_n_0),
        .O(po_fine_skew_delay_en0));
  FDRE po_fine_skew_delay_en_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_fine_skew_delay_en0),
        .Q(po_fine_skew_delay_en),
        .R(rstdiv0_sync_r1_reg_rep__0));
  sram_migmig_7series_v2_4_qdr_rld_byte_group_io__parameterized0 qdr_rld_byte_group_io
       (.O(O),
        .os_rst(os_rst),
        .oserdes_clk(oserdes_clk),
        .oserdes_clkdiv(oserdes_clkdiv),
        .oserdes_d({of_q6[7:4],of_q5[7:4],of_q9,of_q8,of_q7,of_q6[3:0],of_q4,of_q2,of_q1,of_q0}));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_cnt[0]_i_1__8 
       (.I0(wait_cnt_reg__0[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wait_cnt[1]_i_1__8 
       (.I0(wait_cnt_reg__0[0]),
        .I1(wait_cnt_reg__0[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \wait_cnt[2]_i_1__8 
       (.I0(wait_cnt_reg__0[2]),
        .I1(wait_cnt_reg__0[0]),
        .I2(wait_cnt_reg__0[1]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \wait_cnt[3]_i_1__8 
       (.I0(wait_cnt_reg__0[3]),
        .I1(wait_cnt_reg__0[0]),
        .I2(wait_cnt_reg__0[1]),
        .I3(wait_cnt_reg__0[2]),
        .O(p_0_in__0[3]));
  FDRE \wait_cnt_reg[0] 
       (.C(CLK),
        .CE(po_dec_done_reg),
        .D(p_0_in__0[0]),
        .Q(wait_cnt_reg__0[0]),
        .R(rstdiv0_sync_r1_reg_rep__0));
  FDRE \wait_cnt_reg[1] 
       (.C(CLK),
        .CE(po_dec_done_reg),
        .D(p_0_in__0[1]),
        .Q(wait_cnt_reg__0[1]),
        .R(rstdiv0_sync_r1_reg_rep__0));
  FDRE \wait_cnt_reg[2] 
       (.C(CLK),
        .CE(po_dec_done_reg),
        .D(p_0_in__0[2]),
        .Q(wait_cnt_reg__0[2]),
        .R(rstdiv0_sync_r1_reg_rep__0));
  FDRE \wait_cnt_reg[3] 
       (.C(CLK),
        .CE(po_dec_done_reg),
        .D(p_0_in__0[3]),
        .Q(wait_cnt_reg__0[3]),
        .R(rstdiv0_sync_r1_reg_rep__0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_rld_byte_lane" *) 
module sram_migmig_7series_v2_4_qdr_rld_byte_lane__parameterized1
   (tmp_lb_clk,
    COUNTERREADVAL,
    po_fine_enable_w_reg_0,
    of_cmd_wr_en_reg,
    O,
    qdriip_k_p,
    qdriip_k_n,
    OUTBURSTPENDING,
    freq_refclk,
    mem_refclk,
    rstdiv0_sync_r1,
    A_po_sel_fine_oclk_delay_reg,
    sync_pulse,
    CLK,
    rstdiv0_sync_r1_reg_rep__2,
    E,
    of_data_wr_en,
    rstdiv0_sync_r1_reg_rep__4,
    po_dec_done,
    A_po_fine_enable,
    A_po_fine_inc,
    phy_dout,
    B_of_full,
    D_of_full,
    C_of_full,
    rstdiv0_sync_r1_reg_rep__0);
  output [0:0]tmp_lb_clk;
  output [8:0]COUNTERREADVAL;
  output po_fine_enable_w_reg_0;
  output of_cmd_wr_en_reg;
  output [8:0]O;
  inout [0:0]qdriip_k_p;
  inout [0:0]qdriip_k_n;
  input [0:0]OUTBURSTPENDING;
  input freq_refclk;
  input mem_refclk;
  input rstdiv0_sync_r1;
  input A_po_sel_fine_oclk_delay_reg;
  input sync_pulse;
  input CLK;
  input rstdiv0_sync_r1_reg_rep__2;
  input [0:0]E;
  input of_data_wr_en;
  input rstdiv0_sync_r1_reg_rep__4;
  input po_dec_done;
  input A_po_fine_enable;
  input A_po_fine_inc;
  input [35:0]phy_dout;
  input B_of_full;
  input D_of_full;
  input C_of_full;
  input rstdiv0_sync_r1_reg_rep__0;

  wire A_of_full;
  wire A_po_fine_enable;
  wire A_po_fine_inc;
  wire A_po_sel_fine_oclk_delay_reg;
  wire B_of_full;
  wire CLK;
  wire [8:0]COUNTERREADVAL;
  wire C_of_full;
  wire D_of_full;
  wire [0:0]E;
  wire [8:0]O;
  wire [0:0]OUTBURSTPENDING;
  wire \PHASER_OUT_inst.phaser_out_n_0 ;
  wire \PHASER_OUT_inst.phaser_out_n_1 ;
  wire [2:0]coarse_delay_cnt;
  wire \coarse_delay_cnt[0]_i_1_n_0 ;
  wire \coarse_delay_cnt[1]_i_1_n_0 ;
  wire \coarse_delay_cnt[2]_i_1_n_0 ;
  wire \coarse_delay_cnt[2]_i_2__3_n_0 ;
  wire \coarse_delay_cnt[2]_i_3_n_0 ;
  wire ddr_clock_out_sel;
  wire [5:0]fine_delay_cnt0;
  wire \fine_delay_cnt[1]_i_1__3_n_0 ;
  wire \fine_delay_cnt[5]_i_3_n_0 ;
  wire [5:0]fine_delay_cnt_reg__0;
  wire freq_refclk;
  wire lut_tristate;
  wire mem_refclk;
  wire of_cmd_wr_en_reg;
  wire of_data_wr_en;
  wire [3:0]of_q0;
  wire [3:0]of_q1;
  wire [3:0]of_q2;
  wire [3:0]of_q3;
  wire [3:0]of_q4;
  wire [7:0]of_q5;
  wire [7:0]of_q6;
  wire [3:0]of_q7;
  wire [3:0]of_q8;
  wire [3:0]of_q9;
  wire of_wren;
  wire os_rst;
  wire oserdes_clk;
  wire oserdes_clk_delayed;
  wire oserdes_clkdiv;
  wire [1:0]oserdes_dqts_in;
  wire \out_fifo_inst.out_fifo_n_0 ;
  wire \out_fifo_inst.out_fifo_n_1 ;
  wire \out_fifo_inst.out_fifo_n_2 ;
  wire [3:0]p_0_in;
  wire [35:0]phy_dout;
  wire po_coarse_enable_w;
  wire po_coarse_enable_w_i_1_n_0;
  wire po_coarse_inc_w;
  wire po_coarse_skew_delay_en;
  wire po_coarse_skew_delay_en_i_1_n_0;
  wire po_coarse_skew_delay_en_i_2_n_0;
  wire po_dec_done;
  wire po_delay_done0;
  wire po_fine_enable_w;
  wire po_fine_enable_w_i_1_n_0;
  wire po_fine_enable_w_reg_0;
  wire po_fine_inc_w;
  wire po_fine_inc_w_i_1_n_0;
  wire po_fine_skew_delay_en;
  wire po_fine_skew_delay_en0;
  wire po_rd_enable;
  wire [77:0]pre_fifo_dout;
  wire [0:0]qdriip_k_n;
  wire [0:0]qdriip_k_p;
  wire rstdiv0_sync_r1;
  wire rstdiv0_sync_r1_reg_rep__0;
  wire rstdiv0_sync_r1_reg_rep__2;
  wire rstdiv0_sync_r1_reg_rep__4;
  wire sync_pulse;
  wire [0:0]tmp_lb_clk;
  wire [3:0]wait_cnt_reg__0;
  wire [1:0]\NLW_PHASER_OUT_inst.phaser_out_CTSBUS_UNCONNECTED ;
  wire [1:0]\NLW_PHASER_OUT_inst.phaser_out_DQSBUS_UNCONNECTED ;
  wire \NLW_gen_ddr_dk.gen_diff_ddr_dk.ddr_dk_S_UNCONNECTED ;

  sram_migmig_7series_v2_4_qdr_rld_of_pre_fifo_8 \GEN_PRE_FIFO.u_qdr_rld_pre_fifo 
       (.A_of_full(A_of_full),
        .CLK(CLK),
        .of_data_wr_en(of_data_wr_en),
        .of_wren(of_wren),
        .phy_dout(phy_dout),
        .pre_fifo_dout({pre_fifo_dout[77:70],pre_fifo_dout[63:0]}),
        .rstdiv0_sync_r1_reg_rep__2(rstdiv0_sync_r1_reg_rep__2),
        .rstdiv0_sync_r1_reg_rep__4(rstdiv0_sync_r1_reg_rep__4));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PHASER_OUT_PHY #(
    .CLKOUT_DIV(2),
    .COARSE_BYPASS("FALSE"),
    .COARSE_DELAY(0),
    .DATA_CTL_N("TRUE"),
    .DATA_RD_CYCLES("FALSE"),
    .FINE_DELAY(60),
    .IS_RST_INVERTED(1'b0),
    .MEMREFCLK_PERIOD(2.000000),
    .OCLKDELAY_INV("TRUE"),
    .OCLK_DELAY(1),
    .OUTPUT_CLK_SRC("DELAYED_REF"),
    .PHASEREFCLK_PERIOD(2.000000),
    .PO(3'b111),
    .REFCLK_PERIOD(2.000000),
    .SYNC_IN_DIV_RST("TRUE")) 
    \PHASER_OUT_inst.phaser_out 
       (.BURSTPENDINGPHY(OUTBURSTPENDING),
        .COARSEENABLE(po_coarse_enable_w),
        .COARSEINC(po_coarse_inc_w),
        .COARSEOVERFLOW(\PHASER_OUT_inst.phaser_out_n_0 ),
        .COUNTERLOADEN(1'b0),
        .COUNTERLOADVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .COUNTERREADEN(1'b1),
        .COUNTERREADVAL(COUNTERREADVAL),
        .CTSBUS(\NLW_PHASER_OUT_inst.phaser_out_CTSBUS_UNCONNECTED [1:0]),
        .DQSBUS(\NLW_PHASER_OUT_inst.phaser_out_DQSBUS_UNCONNECTED [1:0]),
        .DTSBUS(oserdes_dqts_in),
        .ENCALIBPHY({1'b0,1'b0}),
        .FINEENABLE(po_fine_enable_w),
        .FINEINC(po_fine_inc_w),
        .FINEOVERFLOW(\PHASER_OUT_inst.phaser_out_n_1 ),
        .FREQREFCLK(freq_refclk),
        .MEMREFCLK(mem_refclk),
        .OCLK(oserdes_clk),
        .OCLKDELAYED(oserdes_clk_delayed),
        .OCLKDIV(oserdes_clkdiv),
        .OSERDESRST(os_rst),
        .PHASEREFCLK(1'b0),
        .RDENABLE(po_rd_enable),
        .RST(rstdiv0_sync_r1),
        .SELFINEOCLKDELAY(A_po_sel_fine_oclk_delay_reg),
        .SYNCIN(sync_pulse),
        .SYSCLK(CLK));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \coarse_delay_cnt[0]_i_1 
       (.I0(\coarse_delay_cnt[2]_i_2__3_n_0 ),
        .I1(coarse_delay_cnt[0]),
        .O(\coarse_delay_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \coarse_delay_cnt[1]_i_1 
       (.I0(coarse_delay_cnt[0]),
        .I1(\coarse_delay_cnt[2]_i_2__3_n_0 ),
        .I2(coarse_delay_cnt[1]),
        .O(\coarse_delay_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'hEF10)) 
    \coarse_delay_cnt[2]_i_1 
       (.I0(coarse_delay_cnt[1]),
        .I1(coarse_delay_cnt[0]),
        .I2(\coarse_delay_cnt[2]_i_2__3_n_0 ),
        .I3(coarse_delay_cnt[2]),
        .O(\coarse_delay_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \coarse_delay_cnt[2]_i_2__3 
       (.I0(\coarse_delay_cnt[2]_i_3_n_0 ),
        .I1(wait_cnt_reg__0[1]),
        .I2(wait_cnt_reg__0[0]),
        .I3(wait_cnt_reg__0[3]),
        .I4(wait_cnt_reg__0[2]),
        .I5(po_dec_done),
        .O(\coarse_delay_cnt[2]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \coarse_delay_cnt[2]_i_3 
       (.I0(coarse_delay_cnt[2]),
        .I1(coarse_delay_cnt[1]),
        .I2(coarse_delay_cnt[0]),
        .O(\coarse_delay_cnt[2]_i_3_n_0 ));
  FDRE \coarse_delay_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\coarse_delay_cnt[0]_i_1_n_0 ),
        .Q(coarse_delay_cnt[0]),
        .R(rstdiv0_sync_r1_reg_rep__2));
  FDRE \coarse_delay_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\coarse_delay_cnt[1]_i_1_n_0 ),
        .Q(coarse_delay_cnt[1]),
        .R(rstdiv0_sync_r1_reg_rep__2));
  FDRE \coarse_delay_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\coarse_delay_cnt[2]_i_1_n_0 ),
        .Q(coarse_delay_cnt[2]),
        .R(rstdiv0_sync_r1_reg_rep__2));
  LUT1 #(
    .INIT(2'h1)) 
    \fine_delay_cnt[0]_i_1__3 
       (.I0(fine_delay_cnt_reg__0[0]),
        .O(fine_delay_cnt0[0]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \fine_delay_cnt[1]_i_1__3 
       (.I0(fine_delay_cnt_reg__0[0]),
        .I1(fine_delay_cnt_reg__0[1]),
        .O(\fine_delay_cnt[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \fine_delay_cnt[2]_i_1__3 
       (.I0(fine_delay_cnt_reg__0[2]),
        .I1(fine_delay_cnt_reg__0[1]),
        .I2(fine_delay_cnt_reg__0[0]),
        .O(fine_delay_cnt0[2]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \fine_delay_cnt[3]_i_1__3 
       (.I0(fine_delay_cnt_reg__0[3]),
        .I1(fine_delay_cnt_reg__0[2]),
        .I2(fine_delay_cnt_reg__0[0]),
        .I3(fine_delay_cnt_reg__0[1]),
        .O(fine_delay_cnt0[3]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \fine_delay_cnt[4]_i_1__3 
       (.I0(fine_delay_cnt_reg__0[4]),
        .I1(fine_delay_cnt_reg__0[2]),
        .I2(fine_delay_cnt_reg__0[3]),
        .I3(fine_delay_cnt_reg__0[0]),
        .I4(fine_delay_cnt_reg__0[1]),
        .O(fine_delay_cnt0[4]));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \fine_delay_cnt[5]_i_1__3 
       (.I0(wait_cnt_reg__0[1]),
        .I1(wait_cnt_reg__0[0]),
        .I2(wait_cnt_reg__0[3]),
        .I3(wait_cnt_reg__0[2]),
        .I4(po_dec_done),
        .I5(\fine_delay_cnt[5]_i_3_n_0 ),
        .O(po_fine_skew_delay_en0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \fine_delay_cnt[5]_i_2__3 
       (.I0(fine_delay_cnt_reg__0[5]),
        .I1(fine_delay_cnt_reg__0[4]),
        .I2(fine_delay_cnt_reg__0[1]),
        .I3(fine_delay_cnt_reg__0[0]),
        .I4(fine_delay_cnt_reg__0[3]),
        .I5(fine_delay_cnt_reg__0[2]),
        .O(fine_delay_cnt0[5]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \fine_delay_cnt[5]_i_3 
       (.I0(fine_delay_cnt_reg__0[2]),
        .I1(fine_delay_cnt_reg__0[3]),
        .I2(fine_delay_cnt_reg__0[0]),
        .I3(fine_delay_cnt_reg__0[1]),
        .I4(fine_delay_cnt_reg__0[5]),
        .I5(fine_delay_cnt_reg__0[4]),
        .O(\fine_delay_cnt[5]_i_3_n_0 ));
  FDRE \fine_delay_cnt_reg[0] 
       (.C(CLK),
        .CE(po_fine_skew_delay_en0),
        .D(fine_delay_cnt0[0]),
        .Q(fine_delay_cnt_reg__0[0]),
        .R(rstdiv0_sync_r1_reg_rep__0));
  FDRE \fine_delay_cnt_reg[1] 
       (.C(CLK),
        .CE(po_fine_skew_delay_en0),
        .D(\fine_delay_cnt[1]_i_1__3_n_0 ),
        .Q(fine_delay_cnt_reg__0[1]),
        .R(rstdiv0_sync_r1_reg_rep__0));
  FDRE \fine_delay_cnt_reg[2] 
       (.C(CLK),
        .CE(po_fine_skew_delay_en0),
        .D(fine_delay_cnt0[2]),
        .Q(fine_delay_cnt_reg__0[2]),
        .R(rstdiv0_sync_r1_reg_rep__0));
  FDRE \fine_delay_cnt_reg[3] 
       (.C(CLK),
        .CE(po_fine_skew_delay_en0),
        .D(fine_delay_cnt0[3]),
        .Q(fine_delay_cnt_reg__0[3]),
        .R(rstdiv0_sync_r1_reg_rep__0));
  FDRE \fine_delay_cnt_reg[4] 
       (.C(CLK),
        .CE(po_fine_skew_delay_en0),
        .D(fine_delay_cnt0[4]),
        .Q(fine_delay_cnt_reg__0[4]),
        .R(rstdiv0_sync_r1_reg_rep__0));
  FDRE \fine_delay_cnt_reg[5] 
       (.C(CLK),
        .CE(po_fine_skew_delay_en0),
        .D(fine_delay_cnt0[5]),
        .Q(fine_delay_cnt_reg__0[5]),
        .R(rstdiv0_sync_r1_reg_rep__0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* DONT_TOUCH *) 
  LUT1 #(
    .INIT(2'h2)) 
    \gen_ddr_dk.gen_diff_ddr_dk.LUT1_tri 
       (.I0(1'b0),
        .O(lut_tristate));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \gen_ddr_dk.gen_diff_ddr_dk.ddr_dk 
       (.C(oserdes_clk_delayed),
        .CE(1'b1),
        .D1(1'b0),
        .D2(1'b1),
        .Q(ddr_clock_out_sel),
        .R(1'b0),
        .S(\NLW_gen_ddr_dk.gen_diff_ddr_dk.ddr_dk_S_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUFDS #(
    .DQS_BIAS("FALSE"),
    .IOSTANDARD("DEFAULT")) 
    \gen_ddr_dk.gen_diff_ddr_dk.gen_lb_clk.loopback_iobuf_diff 
       (.I(ddr_clock_out_sel),
        .IO(qdriip_k_p),
        .IOB(qdriip_k_n),
        .O(tmp_lb_clk),
        .T(lut_tristate));
  LUT4 #(
    .INIT(16'hFFFE)) 
    of_cmd_wr_en_i_2
       (.I0(A_of_full),
        .I1(B_of_full),
        .I2(D_of_full),
        .I3(C_of_full),
        .O(of_cmd_wr_en_reg));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  OUT_FIFO #(
    .ALMOST_EMPTY_VALUE(1),
    .ALMOST_FULL_VALUE(1),
    .ARRAY_MODE("ARRAY_MODE_4_X_4"),
    .OUTPUT_DISABLE("TRUE"),
    .SYNCHRONOUS_MODE("FALSE")) 
    \out_fifo_inst.out_fifo 
       (.ALMOSTEMPTY(\out_fifo_inst.out_fifo_n_0 ),
        .ALMOSTFULL(\out_fifo_inst.out_fifo_n_1 ),
        .D0(pre_fifo_dout[7:0]),
        .D1(pre_fifo_dout[15:8]),
        .D2(pre_fifo_dout[23:16]),
        .D3(pre_fifo_dout[31:24]),
        .D4(pre_fifo_dout[39:32]),
        .D5(pre_fifo_dout[47:40]),
        .D6(pre_fifo_dout[55:48]),
        .D7(pre_fifo_dout[63:56]),
        .D8({pre_fifo_dout[71:70],pre_fifo_dout[63:60],pre_fifo_dout[71:70]}),
        .D9({pre_fifo_dout[61:60],pre_fifo_dout[77:72]}),
        .EMPTY(\out_fifo_inst.out_fifo_n_2 ),
        .FULL(A_of_full),
        .Q0(of_q0),
        .Q1(of_q1),
        .Q2(of_q2),
        .Q3(of_q3),
        .Q4(of_q4),
        .Q5(of_q5),
        .Q6(of_q6),
        .Q7(of_q7),
        .Q8(of_q8),
        .Q9(of_q9),
        .RDCLK(oserdes_clkdiv),
        .RDEN(po_rd_enable),
        .RESET(os_rst),
        .WRCLK(CLK),
        .WREN(of_wren));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h40)) 
    po_coarse_enable_w_i_1
       (.I0(po_fine_enable_w_reg_0),
        .I1(po_dec_done),
        .I2(po_coarse_skew_delay_en),
        .O(po_coarse_enable_w_i_1_n_0));
  FDRE po_coarse_enable_w_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_coarse_enable_w_i_1_n_0),
        .Q(po_coarse_enable_w),
        .R(rstdiv0_sync_r1_reg_rep__2));
  FDSE po_coarse_inc_w_reg
       (.C(CLK),
        .CE(1'b1),
        .D(E),
        .Q(po_coarse_inc_w),
        .S(rstdiv0_sync_r1_reg_rep__2));
  LUT6 #(
    .INIT(64'h0000000055540000)) 
    po_coarse_skew_delay_en_i_1
       (.I0(po_coarse_skew_delay_en_i_2_n_0),
        .I1(coarse_delay_cnt[2]),
        .I2(coarse_delay_cnt[1]),
        .I3(coarse_delay_cnt[0]),
        .I4(po_dec_done),
        .I5(rstdiv0_sync_r1_reg_rep__4),
        .O(po_coarse_skew_delay_en_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    po_coarse_skew_delay_en_i_2
       (.I0(wait_cnt_reg__0[1]),
        .I1(wait_cnt_reg__0[0]),
        .I2(wait_cnt_reg__0[3]),
        .I3(wait_cnt_reg__0[2]),
        .O(po_coarse_skew_delay_en_i_2_n_0));
  FDRE po_coarse_skew_delay_en_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_coarse_skew_delay_en_i_1_n_0),
        .Q(po_coarse_skew_delay_en),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000008)) 
    po_delay_done_i_1__3
       (.I0(\fine_delay_cnt[5]_i_3_n_0 ),
        .I1(po_dec_done),
        .I2(coarse_delay_cnt[2]),
        .I3(coarse_delay_cnt[1]),
        .I4(coarse_delay_cnt[0]),
        .O(po_delay_done0));
  FDRE po_delay_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_delay_done0),
        .Q(po_fine_enable_w_reg_0),
        .R(rstdiv0_sync_r1_reg_rep__2));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    po_fine_enable_w_i_1
       (.I0(po_fine_skew_delay_en),
        .I1(po_dec_done),
        .I2(po_fine_enable_w_reg_0),
        .I3(A_po_fine_enable),
        .O(po_fine_enable_w_i_1_n_0));
  FDRE po_fine_enable_w_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_fine_enable_w_i_1_n_0),
        .Q(po_fine_enable_w),
        .R(rstdiv0_sync_r1_reg_rep__2));
  LUT3 #(
    .INIT(8'hBA)) 
    po_fine_inc_w_i_1
       (.I0(A_po_fine_inc),
        .I1(po_fine_enable_w_reg_0),
        .I2(po_dec_done),
        .O(po_fine_inc_w_i_1_n_0));
  FDSE po_fine_inc_w_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_fine_inc_w_i_1_n_0),
        .Q(po_fine_inc_w),
        .S(rstdiv0_sync_r1_reg_rep__2));
  FDRE po_fine_skew_delay_en_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_fine_skew_delay_en0),
        .Q(po_fine_skew_delay_en),
        .R(rstdiv0_sync_r1_reg_rep__2));
  sram_migmig_7series_v2_4_qdr_rld_byte_group_io__parameterized1 qdr_rld_byte_group_io
       (.O(O),
        .os_rst(os_rst),
        .oserdes_clk(oserdes_clk),
        .oserdes_clkdiv(oserdes_clkdiv),
        .oserdes_d({of_q9,of_q7,of_q6[3:0],of_q5[3:0],of_q4,of_q3,of_q2,of_q1,of_q0}));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_cnt[0]_i_1__3 
       (.I0(wait_cnt_reg__0[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wait_cnt[1]_i_1__3 
       (.I0(wait_cnt_reg__0[0]),
        .I1(wait_cnt_reg__0[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \wait_cnt[2]_i_1__3 
       (.I0(wait_cnt_reg__0[2]),
        .I1(wait_cnt_reg__0[0]),
        .I2(wait_cnt_reg__0[1]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \wait_cnt[3]_i_2__3 
       (.I0(wait_cnt_reg__0[3]),
        .I1(wait_cnt_reg__0[0]),
        .I2(wait_cnt_reg__0[1]),
        .I3(wait_cnt_reg__0[2]),
        .O(p_0_in[3]));
  FDRE \wait_cnt_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in[0]),
        .Q(wait_cnt_reg__0[0]),
        .R(rstdiv0_sync_r1_reg_rep__0));
  FDRE \wait_cnt_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in[1]),
        .Q(wait_cnt_reg__0[1]),
        .R(rstdiv0_sync_r1_reg_rep__0));
  FDRE \wait_cnt_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in[2]),
        .Q(wait_cnt_reg__0[2]),
        .R(rstdiv0_sync_r1_reg_rep__0));
  FDRE \wait_cnt_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in[3]),
        .Q(wait_cnt_reg__0[3]),
        .R(rstdiv0_sync_r1_reg_rep__0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_rld_byte_lane" *) 
module sram_migmig_7series_v2_4_qdr_rld_byte_lane__parameterized2
   (po_fine_enable_w_reg_0,
    COUNTERREADVAL,
    B_of_full,
    O,
    rstdiv0_sync_r1_reg_rep__2,
    CLK,
    rstdiv0_sync_r1_reg_rep__1,
    po_dec_done_reg,
    OUTBURSTPENDING,
    freq_refclk,
    mem_refclk,
    rstdiv0_sync_r1,
    B_po_sel_fine_oclk_delay_reg,
    sync_pulse,
    of_data_wr_en,
    rstdiv0_sync_r1_reg_rep__4,
    po_dec_done,
    B_po_fine_enable,
    B_po_fine_inc,
    phy_dout,
    rstdiv0_sync_r1_reg_rep__3);
  output po_fine_enable_w_reg_0;
  output [8:0]COUNTERREADVAL;
  output B_of_full;
  output [9:0]O;
  input rstdiv0_sync_r1_reg_rep__2;
  input CLK;
  input rstdiv0_sync_r1_reg_rep__1;
  input [0:0]po_dec_done_reg;
  input [0:0]OUTBURSTPENDING;
  input freq_refclk;
  input mem_refclk;
  input rstdiv0_sync_r1;
  input B_po_sel_fine_oclk_delay_reg;
  input sync_pulse;
  input of_data_wr_en;
  input rstdiv0_sync_r1_reg_rep__4;
  input po_dec_done;
  input B_po_fine_enable;
  input B_po_fine_inc;
  input [39:0]phy_dout;
  input rstdiv0_sync_r1_reg_rep__3;

  wire B_of_a_full;
  wire B_of_empty;
  wire B_of_full;
  wire B_po_coarse_overflow;
  wire B_po_fine_enable;
  wire B_po_fine_inc;
  wire B_po_fine_overflow;
  wire B_po_sel_fine_oclk_delay_reg;
  wire CLK;
  wire [8:0]COUNTERREADVAL;
  wire [9:0]O;
  wire [0:0]OUTBURSTPENDING;
  wire [2:0]coarse_delay_cnt;
  wire \coarse_delay_cnt[0]_i_1__0_n_0 ;
  wire \coarse_delay_cnt[1]_i_1__0_n_0 ;
  wire \coarse_delay_cnt[2]_i_1__0_n_0 ;
  wire \coarse_delay_cnt[2]_i_2__4_n_0 ;
  wire \coarse_delay_cnt[2]_i_3__0_n_0 ;
  wire [5:0]fine_delay_cnt0;
  wire \fine_delay_cnt[1]_i_1__4_n_0 ;
  wire [5:0]fine_delay_cnt_reg__0__0;
  wire freq_refclk;
  wire mem_refclk;
  wire of_data_wr_en;
  wire [3:0]of_q0;
  wire [3:0]of_q1;
  wire [3:0]of_q2;
  wire [3:0]of_q3;
  wire [3:0]of_q4;
  wire [7:0]of_q5;
  wire [7:0]of_q6;
  wire [3:0]of_q7;
  wire [3:0]of_q8;
  wire [3:0]of_q9;
  wire of_wren;
  wire os_rst;
  wire oserdes_clk;
  wire oserdes_clkdiv;
  wire [1:0]oserdes_dqts_in;
  wire \out_fifo_inst.out_fifo_n_0 ;
  wire [3:0]p_0_in;
  wire [39:0]phy_dout;
  wire po_coarse_enable_w;
  wire po_coarse_enable_w_i_1__0_n_0;
  wire po_coarse_inc_w;
  wire po_coarse_skew_delay_en;
  wire po_coarse_skew_delay_en_i_1__0_n_0;
  wire po_coarse_skew_delay_en_i_2__0_n_0;
  wire po_dec_done;
  wire [0:0]po_dec_done_reg;
  wire po_delay_done0;
  wire po_fine_enable_w;
  wire po_fine_enable_w_i_1__0_n_0;
  wire po_fine_enable_w_reg_0;
  wire po_fine_inc_w;
  wire po_fine_inc_w_i_1__0_n_0;
  wire po_fine_skew_delay_en;
  wire po_fine_skew_delay_en0;
  wire po_fine_skew_delay_en_i_2_n_0;
  wire po_rd_enable;
  wire [71:0]pre_fifo_dout;
  wire rstdiv0_sync_r1;
  wire rstdiv0_sync_r1_reg_rep__1;
  wire rstdiv0_sync_r1_reg_rep__2;
  wire rstdiv0_sync_r1_reg_rep__3;
  wire rstdiv0_sync_r1_reg_rep__4;
  wire sync_pulse;
  wire [3:0]wait_cnt_reg__0__0;
  wire \NLW_PHASER_OUT_inst.phaser_out_OCLKDELAYED_UNCONNECTED ;
  wire [1:0]\NLW_PHASER_OUT_inst.phaser_out_CTSBUS_UNCONNECTED ;
  wire [1:0]\NLW_PHASER_OUT_inst.phaser_out_DQSBUS_UNCONNECTED ;

  sram_migmig_7series_v2_4_qdr_rld_of_pre_fifo_7 \GEN_PRE_FIFO.u_qdr_rld_pre_fifo 
       (.CLK(CLK),
        .of_data_wr_en(of_data_wr_en),
        .of_wren(of_wren),
        .phy_dout(phy_dout),
        .po_coarse_enable_w_reg(B_of_full),
        .pre_fifo_dout({pre_fifo_dout[71:70],pre_fifo_dout[63:0]}),
        .rstdiv0_sync_r1_reg_rep__1(rstdiv0_sync_r1_reg_rep__1),
        .rstdiv0_sync_r1_reg_rep__2(rstdiv0_sync_r1_reg_rep__2),
        .rstdiv0_sync_r1_reg_rep__4(rstdiv0_sync_r1_reg_rep__4));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PHASER_OUT_PHY #(
    .CLKOUT_DIV(2),
    .COARSE_BYPASS("FALSE"),
    .COARSE_DELAY(0),
    .DATA_CTL_N("TRUE"),
    .DATA_RD_CYCLES("FALSE"),
    .FINE_DELAY(60),
    .IS_RST_INVERTED(1'b0),
    .MEMREFCLK_PERIOD(2.000000),
    .OCLKDELAY_INV("TRUE"),
    .OCLK_DELAY(1),
    .OUTPUT_CLK_SRC("DELAYED_REF"),
    .PHASEREFCLK_PERIOD(2.000000),
    .PO(3'b111),
    .REFCLK_PERIOD(2.000000),
    .SYNC_IN_DIV_RST("TRUE")) 
    \PHASER_OUT_inst.phaser_out 
       (.BURSTPENDINGPHY(OUTBURSTPENDING),
        .COARSEENABLE(po_coarse_enable_w),
        .COARSEINC(po_coarse_inc_w),
        .COARSEOVERFLOW(B_po_coarse_overflow),
        .COUNTERLOADEN(1'b0),
        .COUNTERLOADVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .COUNTERREADEN(1'b1),
        .COUNTERREADVAL(COUNTERREADVAL),
        .CTSBUS(\NLW_PHASER_OUT_inst.phaser_out_CTSBUS_UNCONNECTED [1:0]),
        .DQSBUS(\NLW_PHASER_OUT_inst.phaser_out_DQSBUS_UNCONNECTED [1:0]),
        .DTSBUS(oserdes_dqts_in),
        .ENCALIBPHY({1'b0,1'b0}),
        .FINEENABLE(po_fine_enable_w),
        .FINEINC(po_fine_inc_w),
        .FINEOVERFLOW(B_po_fine_overflow),
        .FREQREFCLK(freq_refclk),
        .MEMREFCLK(mem_refclk),
        .OCLK(oserdes_clk),
        .OCLKDELAYED(\NLW_PHASER_OUT_inst.phaser_out_OCLKDELAYED_UNCONNECTED ),
        .OCLKDIV(oserdes_clkdiv),
        .OSERDESRST(os_rst),
        .PHASEREFCLK(1'b0),
        .RDENABLE(po_rd_enable),
        .RST(rstdiv0_sync_r1),
        .SELFINEOCLKDELAY(B_po_sel_fine_oclk_delay_reg),
        .SYNCIN(sync_pulse),
        .SYSCLK(CLK));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \coarse_delay_cnt[0]_i_1__0 
       (.I0(\coarse_delay_cnt[2]_i_2__4_n_0 ),
        .I1(coarse_delay_cnt[0]),
        .O(\coarse_delay_cnt[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \coarse_delay_cnt[1]_i_1__0 
       (.I0(coarse_delay_cnt[0]),
        .I1(\coarse_delay_cnt[2]_i_2__4_n_0 ),
        .I2(coarse_delay_cnt[1]),
        .O(\coarse_delay_cnt[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'hEF10)) 
    \coarse_delay_cnt[2]_i_1__0 
       (.I0(coarse_delay_cnt[1]),
        .I1(coarse_delay_cnt[0]),
        .I2(\coarse_delay_cnt[2]_i_2__4_n_0 ),
        .I3(coarse_delay_cnt[2]),
        .O(\coarse_delay_cnt[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \coarse_delay_cnt[2]_i_2__4 
       (.I0(\coarse_delay_cnt[2]_i_3__0_n_0 ),
        .I1(wait_cnt_reg__0__0[1]),
        .I2(wait_cnt_reg__0__0[0]),
        .I3(wait_cnt_reg__0__0[3]),
        .I4(wait_cnt_reg__0__0[2]),
        .I5(po_dec_done),
        .O(\coarse_delay_cnt[2]_i_2__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \coarse_delay_cnt[2]_i_3__0 
       (.I0(coarse_delay_cnt[2]),
        .I1(coarse_delay_cnt[1]),
        .I2(coarse_delay_cnt[0]),
        .O(\coarse_delay_cnt[2]_i_3__0_n_0 ));
  FDRE \coarse_delay_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\coarse_delay_cnt[0]_i_1__0_n_0 ),
        .Q(coarse_delay_cnt[0]),
        .R(rstdiv0_sync_r1_reg_rep__2));
  FDRE \coarse_delay_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\coarse_delay_cnt[1]_i_1__0_n_0 ),
        .Q(coarse_delay_cnt[1]),
        .R(rstdiv0_sync_r1_reg_rep__2));
  FDRE \coarse_delay_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\coarse_delay_cnt[2]_i_1__0_n_0 ),
        .Q(coarse_delay_cnt[2]),
        .R(rstdiv0_sync_r1_reg_rep__2));
  LUT1 #(
    .INIT(2'h1)) 
    \fine_delay_cnt[0]_i_1__4 
       (.I0(fine_delay_cnt_reg__0__0[0]),
        .O(fine_delay_cnt0[0]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \fine_delay_cnt[1]_i_1__4 
       (.I0(fine_delay_cnt_reg__0__0[0]),
        .I1(fine_delay_cnt_reg__0__0[1]),
        .O(\fine_delay_cnt[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \fine_delay_cnt[2]_i_1__4 
       (.I0(fine_delay_cnt_reg__0__0[2]),
        .I1(fine_delay_cnt_reg__0__0[1]),
        .I2(fine_delay_cnt_reg__0__0[0]),
        .O(fine_delay_cnt0[2]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \fine_delay_cnt[3]_i_1__4 
       (.I0(fine_delay_cnt_reg__0__0[3]),
        .I1(fine_delay_cnt_reg__0__0[2]),
        .I2(fine_delay_cnt_reg__0__0[0]),
        .I3(fine_delay_cnt_reg__0__0[1]),
        .O(fine_delay_cnt0[3]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \fine_delay_cnt[4]_i_1__4 
       (.I0(fine_delay_cnt_reg__0__0[4]),
        .I1(fine_delay_cnt_reg__0__0[2]),
        .I2(fine_delay_cnt_reg__0__0[3]),
        .I3(fine_delay_cnt_reg__0__0[0]),
        .I4(fine_delay_cnt_reg__0__0[1]),
        .O(fine_delay_cnt0[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \fine_delay_cnt[5]_i_1__4 
       (.I0(fine_delay_cnt_reg__0__0[5]),
        .I1(fine_delay_cnt_reg__0__0[4]),
        .I2(fine_delay_cnt_reg__0__0[1]),
        .I3(fine_delay_cnt_reg__0__0[0]),
        .I4(fine_delay_cnt_reg__0__0[3]),
        .I5(fine_delay_cnt_reg__0__0[2]),
        .O(fine_delay_cnt0[5]));
  FDRE \fine_delay_cnt_reg[0] 
       (.C(CLK),
        .CE(po_fine_skew_delay_en0),
        .D(fine_delay_cnt0[0]),
        .Q(fine_delay_cnt_reg__0__0[0]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \fine_delay_cnt_reg[1] 
       (.C(CLK),
        .CE(po_fine_skew_delay_en0),
        .D(\fine_delay_cnt[1]_i_1__4_n_0 ),
        .Q(fine_delay_cnt_reg__0__0[1]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \fine_delay_cnt_reg[2] 
       (.C(CLK),
        .CE(po_fine_skew_delay_en0),
        .D(fine_delay_cnt0[2]),
        .Q(fine_delay_cnt_reg__0__0[2]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \fine_delay_cnt_reg[3] 
       (.C(CLK),
        .CE(po_fine_skew_delay_en0),
        .D(fine_delay_cnt0[3]),
        .Q(fine_delay_cnt_reg__0__0[3]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \fine_delay_cnt_reg[4] 
       (.C(CLK),
        .CE(po_fine_skew_delay_en0),
        .D(fine_delay_cnt0[4]),
        .Q(fine_delay_cnt_reg__0__0[4]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \fine_delay_cnt_reg[5] 
       (.C(CLK),
        .CE(po_fine_skew_delay_en0),
        .D(fine_delay_cnt0[5]),
        .Q(fine_delay_cnt_reg__0__0[5]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  OUT_FIFO #(
    .ALMOST_EMPTY_VALUE(1),
    .ALMOST_FULL_VALUE(1),
    .ARRAY_MODE("ARRAY_MODE_4_X_4"),
    .OUTPUT_DISABLE("TRUE"),
    .SYNCHRONOUS_MODE("FALSE")) 
    \out_fifo_inst.out_fifo 
       (.ALMOSTEMPTY(\out_fifo_inst.out_fifo_n_0 ),
        .ALMOSTFULL(B_of_a_full),
        .D0(pre_fifo_dout[7:0]),
        .D1(pre_fifo_dout[15:8]),
        .D2(pre_fifo_dout[23:16]),
        .D3(pre_fifo_dout[31:24]),
        .D4(pre_fifo_dout[39:32]),
        .D5(pre_fifo_dout[47:40]),
        .D6(pre_fifo_dout[55:48]),
        .D7(pre_fifo_dout[63:56]),
        .D8({pre_fifo_dout[71:70],pre_fifo_dout[63:60],pre_fifo_dout[71:70]}),
        .D9({pre_fifo_dout[61:60],pre_fifo_dout[71:70],pre_fifo_dout[63:60]}),
        .EMPTY(B_of_empty),
        .FULL(B_of_full),
        .Q0(of_q0),
        .Q1(of_q1),
        .Q2(of_q2),
        .Q3(of_q3),
        .Q4(of_q4),
        .Q5(of_q5),
        .Q6(of_q6),
        .Q7(of_q7),
        .Q8(of_q8),
        .Q9(of_q9),
        .RDCLK(oserdes_clkdiv),
        .RDEN(po_rd_enable),
        .RESET(os_rst),
        .WRCLK(CLK),
        .WREN(of_wren));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h20)) 
    po_coarse_enable_w_i_1__0
       (.I0(po_coarse_skew_delay_en),
        .I1(po_fine_enable_w_reg_0),
        .I2(po_dec_done),
        .O(po_coarse_enable_w_i_1__0_n_0));
  FDRE po_coarse_enable_w_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_coarse_enable_w_i_1__0_n_0),
        .Q(po_coarse_enable_w),
        .R(rstdiv0_sync_r1_reg_rep__1));
  FDSE po_coarse_inc_w_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_dec_done_reg),
        .Q(po_coarse_inc_w),
        .S(rstdiv0_sync_r1_reg_rep__1));
  LUT6 #(
    .INIT(64'h0000000055540000)) 
    po_coarse_skew_delay_en_i_1__0
       (.I0(po_coarse_skew_delay_en_i_2__0_n_0),
        .I1(coarse_delay_cnt[2]),
        .I2(coarse_delay_cnt[1]),
        .I3(coarse_delay_cnt[0]),
        .I4(po_dec_done),
        .I5(rstdiv0_sync_r1_reg_rep__4),
        .O(po_coarse_skew_delay_en_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    po_coarse_skew_delay_en_i_2__0
       (.I0(wait_cnt_reg__0__0[1]),
        .I1(wait_cnt_reg__0__0[0]),
        .I2(wait_cnt_reg__0__0[3]),
        .I3(wait_cnt_reg__0__0[2]),
        .O(po_coarse_skew_delay_en_i_2__0_n_0));
  FDRE po_coarse_skew_delay_en_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_coarse_skew_delay_en_i_1__0_n_0),
        .Q(po_coarse_skew_delay_en),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000008)) 
    po_delay_done_i_1__4
       (.I0(po_fine_skew_delay_en_i_2_n_0),
        .I1(po_dec_done),
        .I2(coarse_delay_cnt[2]),
        .I3(coarse_delay_cnt[1]),
        .I4(coarse_delay_cnt[0]),
        .O(po_delay_done0));
  FDRE po_delay_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_delay_done0),
        .Q(po_fine_enable_w_reg_0),
        .R(rstdiv0_sync_r1_reg_rep__1));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    po_fine_enable_w_i_1__0
       (.I0(po_fine_skew_delay_en),
        .I1(po_dec_done),
        .I2(po_fine_enable_w_reg_0),
        .I3(B_po_fine_enable),
        .O(po_fine_enable_w_i_1__0_n_0));
  FDRE po_fine_enable_w_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_fine_enable_w_i_1__0_n_0),
        .Q(po_fine_enable_w),
        .R(rstdiv0_sync_r1_reg_rep__1));
  LUT3 #(
    .INIT(8'hBA)) 
    po_fine_inc_w_i_1__0
       (.I0(B_po_fine_inc),
        .I1(po_fine_enable_w_reg_0),
        .I2(po_dec_done),
        .O(po_fine_inc_w_i_1__0_n_0));
  FDSE po_fine_inc_w_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_fine_inc_w_i_1__0_n_0),
        .Q(po_fine_inc_w),
        .S(rstdiv0_sync_r1_reg_rep__2));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    po_fine_skew_delay_en_i_1
       (.I0(wait_cnt_reg__0__0[1]),
        .I1(wait_cnt_reg__0__0[0]),
        .I2(wait_cnt_reg__0__0[3]),
        .I3(wait_cnt_reg__0__0[2]),
        .I4(po_dec_done),
        .I5(po_fine_skew_delay_en_i_2_n_0),
        .O(po_fine_skew_delay_en0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    po_fine_skew_delay_en_i_2
       (.I0(fine_delay_cnt_reg__0__0[2]),
        .I1(fine_delay_cnt_reg__0__0[3]),
        .I2(fine_delay_cnt_reg__0__0[0]),
        .I3(fine_delay_cnt_reg__0__0[1]),
        .I4(fine_delay_cnt_reg__0__0[5]),
        .I5(fine_delay_cnt_reg__0__0[4]),
        .O(po_fine_skew_delay_en_i_2_n_0));
  FDRE po_fine_skew_delay_en_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_fine_skew_delay_en0),
        .Q(po_fine_skew_delay_en),
        .R(rstdiv0_sync_r1_reg_rep__1));
  sram_migmig_7series_v2_4_qdr_rld_byte_group_io__parameterized2 qdr_rld_byte_group_io
       (.O(O),
        .os_rst(os_rst),
        .oserdes_clk(oserdes_clk),
        .oserdes_clkdiv(oserdes_clkdiv),
        .oserdes_d({of_q6[7:4],of_q5[7:4],of_q7,of_q6[3:0],of_q5[3:0],of_q4,of_q3,of_q2,of_q1,of_q0}));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_cnt[0]_i_1__4 
       (.I0(wait_cnt_reg__0__0[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wait_cnt[1]_i_1__4 
       (.I0(wait_cnt_reg__0__0[0]),
        .I1(wait_cnt_reg__0__0[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \wait_cnt[2]_i_1__4 
       (.I0(wait_cnt_reg__0__0[2]),
        .I1(wait_cnt_reg__0__0[0]),
        .I2(wait_cnt_reg__0__0[1]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \wait_cnt[3]_i_1__4 
       (.I0(wait_cnt_reg__0__0[3]),
        .I1(wait_cnt_reg__0__0[0]),
        .I2(wait_cnt_reg__0__0[1]),
        .I3(wait_cnt_reg__0__0[2]),
        .O(p_0_in[3]));
  FDRE \wait_cnt_reg[0] 
       (.C(CLK),
        .CE(po_dec_done_reg),
        .D(p_0_in[0]),
        .Q(wait_cnt_reg__0__0[0]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \wait_cnt_reg[1] 
       (.C(CLK),
        .CE(po_dec_done_reg),
        .D(p_0_in[1]),
        .Q(wait_cnt_reg__0__0[1]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \wait_cnt_reg[2] 
       (.C(CLK),
        .CE(po_dec_done_reg),
        .D(p_0_in[2]),
        .Q(wait_cnt_reg__0__0[2]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \wait_cnt_reg[3] 
       (.C(CLK),
        .CE(po_dec_done_reg),
        .D(p_0_in[3]),
        .Q(wait_cnt_reg__0__0[3]),
        .R(rstdiv0_sync_r1_reg_rep__3));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_rld_byte_lane" *) 
module sram_migmig_7series_v2_4_qdr_rld_byte_lane__parameterized3
   (po_fine_enable_w_reg_0,
    COUNTERREADVAL,
    C_of_full,
    \calib_sel_reg[0] ,
    \byte_sel_cnt_reg[2] ,
    init_calib_complete_r_reg_rep,
    \sm_cntr_r_reg[0] ,
    O,
    rstdiv0_sync_r1_reg_rep__2,
    CLK,
    po_dec_done_reg,
    rstdiv0_sync_r1_reg_rep__1,
    OUTBURSTPENDING,
    freq_refclk,
    mem_refclk,
    rstdiv0_sync_r1,
    C_po_sel_fine_oclk_delay_reg,
    sync_pulse,
    of_data_wr_en,
    rstdiv0_sync_r1_reg_rep__4,
    po_dec_done,
    wrcal_adj_rdy,
    C_po_fine_enable,
    C_po_fine_inc,
    phy_dout,
    po_delay_done_w,
    A_po_delay_done_5,
    B_po_delay_done_4,
    po_delay_done_reg_0,
    po_delay_done_reg_1,
    po_delay_done_reg_2,
    \phy_init_r_reg[7] ,
    cq_stable_r,
    rstdiv0_sync_r1_reg_rep__3);
  output po_fine_enable_w_reg_0;
  output [8:0]COUNTERREADVAL;
  output C_of_full;
  output \calib_sel_reg[0] ;
  output \byte_sel_cnt_reg[2] ;
  output init_calib_complete_r_reg_rep;
  output \sm_cntr_r_reg[0] ;
  output [10:0]O;
  input rstdiv0_sync_r1_reg_rep__2;
  input CLK;
  input [0:0]po_dec_done_reg;
  input rstdiv0_sync_r1_reg_rep__1;
  input [0:0]OUTBURSTPENDING;
  input freq_refclk;
  input mem_refclk;
  input rstdiv0_sync_r1;
  input C_po_sel_fine_oclk_delay_reg;
  input sync_pulse;
  input of_data_wr_en;
  input rstdiv0_sync_r1_reg_rep__4;
  input po_dec_done;
  input wrcal_adj_rdy;
  input C_po_fine_enable;
  input C_po_fine_inc;
  input [43:0]phy_dout;
  input [0:0]po_delay_done_w;
  input A_po_delay_done_5;
  input B_po_delay_done_4;
  input po_delay_done_reg_0;
  input po_delay_done_reg_1;
  input po_delay_done_reg_2;
  input \phy_init_r_reg[7] ;
  input cq_stable_r;
  input rstdiv0_sync_r1_reg_rep__3;

  wire A_po_delay_done_5;
  wire B_po_delay_done_4;
  wire CLK;
  wire [8:0]COUNTERREADVAL;
  wire C_of_a_full;
  wire C_of_empty;
  wire C_of_full;
  wire C_po_coarse_overflow;
  wire C_po_fine_enable;
  wire C_po_fine_inc;
  wire C_po_fine_overflow;
  wire C_po_sel_fine_oclk_delay_reg;
  wire [10:0]O;
  wire [0:0]OUTBURSTPENDING;
  wire \byte_sel_cnt_reg[2] ;
  wire \calib_sel_reg[0] ;
  wire [2:0]coarse_delay_cnt;
  wire \coarse_delay_cnt[0]_i_1__0_n_0 ;
  wire \coarse_delay_cnt[1]_i_1__0_n_0 ;
  wire \coarse_delay_cnt[2]_i_1__0_n_0 ;
  wire \coarse_delay_cnt[2]_i_2__5_n_0 ;
  wire \coarse_delay_cnt[2]_i_3__1_n_0 ;
  wire cq_stable_r;
  wire [5:0]fine_delay_cnt0__0;
  wire \fine_delay_cnt[1]_i_1__5_n_0 ;
  wire [5:0]fine_delay_cnt_reg__0__0;
  wire freq_refclk;
  wire init_calib_complete_r_reg_rep;
  wire mem_refclk;
  wire of_data_wr_en;
  wire [3:0]of_q0;
  wire [3:0]of_q1;
  wire [3:0]of_q2;
  wire [3:0]of_q3;
  wire [3:0]of_q4;
  wire [7:0]of_q5;
  wire [7:0]of_q6;
  wire [3:0]of_q7;
  wire [3:0]of_q8;
  wire [3:0]of_q9;
  wire of_wren;
  wire os_rst;
  wire oserdes_clk;
  wire oserdes_clkdiv;
  wire [1:0]oserdes_dqts_in;
  wire \out_fifo_inst.out_fifo_n_0 ;
  wire [3:0]p_0_in__0;
  wire [43:0]phy_dout;
  wire \phy_init_r_reg[7] ;
  wire po_coarse_enable_w;
  wire po_coarse_enable_w_i_1__1_n_0;
  wire po_coarse_inc_w;
  wire po_coarse_skew_delay_en;
  wire po_coarse_skew_delay_en_i_1__1_n_0;
  wire po_coarse_skew_delay_en_i_2__1_n_0;
  wire po_dec_done;
  wire [0:0]po_dec_done_reg;
  wire po_delay_done0;
  wire po_delay_done_i_2__3_n_0;
  wire po_delay_done_reg_0;
  wire po_delay_done_reg_1;
  wire po_delay_done_reg_2;
  wire [0:0]po_delay_done_w;
  wire po_fine_enable_w;
  wire po_fine_enable_w_i_1__1_n_0;
  wire po_fine_enable_w_reg_0;
  wire po_fine_inc_w;
  wire po_fine_inc_w_i_1__1_n_0;
  wire po_fine_skew_delay_en;
  wire po_fine_skew_delay_en0;
  wire po_rd_enable;
  wire [77:0]pre_fifo_dout;
  wire rstdiv0_sync_r1;
  wire rstdiv0_sync_r1_reg_rep__1;
  wire rstdiv0_sync_r1_reg_rep__2;
  wire rstdiv0_sync_r1_reg_rep__3;
  wire rstdiv0_sync_r1_reg_rep__4;
  wire \sm_cntr_r_reg[0] ;
  wire sync_pulse;
  wire [3:0]wait_cnt_reg__0__0;
  wire wrcal_adj_rdy;
  wire \NLW_PHASER_OUT_inst.phaser_out_OCLKDELAYED_UNCONNECTED ;
  wire [1:0]\NLW_PHASER_OUT_inst.phaser_out_CTSBUS_UNCONNECTED ;
  wire [1:0]\NLW_PHASER_OUT_inst.phaser_out_DQSBUS_UNCONNECTED ;

  sram_migmig_7series_v2_4_qdr_rld_of_pre_fifo_6 \GEN_PRE_FIFO.u_qdr_rld_pre_fifo 
       (.CLK(CLK),
        .of_data_wr_en(of_data_wr_en),
        .of_wren(of_wren),
        .phy_dout(phy_dout),
        .po_coarse_enable_w_reg(C_of_full),
        .pre_fifo_dout(pre_fifo_dout),
        .rstdiv0_sync_r1_reg_rep__1(rstdiv0_sync_r1_reg_rep__1),
        .rstdiv0_sync_r1_reg_rep__2(rstdiv0_sync_r1_reg_rep__2),
        .rstdiv0_sync_r1_reg_rep__4(rstdiv0_sync_r1_reg_rep__4));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PHASER_OUT_PHY #(
    .CLKOUT_DIV(2),
    .COARSE_BYPASS("FALSE"),
    .COARSE_DELAY(0),
    .DATA_CTL_N("TRUE"),
    .DATA_RD_CYCLES("FALSE"),
    .FINE_DELAY(60),
    .IS_RST_INVERTED(1'b0),
    .MEMREFCLK_PERIOD(2.000000),
    .OCLKDELAY_INV("TRUE"),
    .OCLK_DELAY(1),
    .OUTPUT_CLK_SRC("DELAYED_REF"),
    .PHASEREFCLK_PERIOD(2.000000),
    .PO(3'b111),
    .REFCLK_PERIOD(2.000000),
    .SYNC_IN_DIV_RST("TRUE")) 
    \PHASER_OUT_inst.phaser_out 
       (.BURSTPENDINGPHY(OUTBURSTPENDING),
        .COARSEENABLE(po_coarse_enable_w),
        .COARSEINC(po_coarse_inc_w),
        .COARSEOVERFLOW(C_po_coarse_overflow),
        .COUNTERLOADEN(1'b0),
        .COUNTERLOADVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .COUNTERREADEN(1'b1),
        .COUNTERREADVAL(COUNTERREADVAL),
        .CTSBUS(\NLW_PHASER_OUT_inst.phaser_out_CTSBUS_UNCONNECTED [1:0]),
        .DQSBUS(\NLW_PHASER_OUT_inst.phaser_out_DQSBUS_UNCONNECTED [1:0]),
        .DTSBUS(oserdes_dqts_in),
        .ENCALIBPHY({1'b0,1'b0}),
        .FINEENABLE(po_fine_enable_w),
        .FINEINC(po_fine_inc_w),
        .FINEOVERFLOW(C_po_fine_overflow),
        .FREQREFCLK(freq_refclk),
        .MEMREFCLK(mem_refclk),
        .OCLK(oserdes_clk),
        .OCLKDELAYED(\NLW_PHASER_OUT_inst.phaser_out_OCLKDELAYED_UNCONNECTED ),
        .OCLKDIV(oserdes_clkdiv),
        .OSERDESRST(os_rst),
        .PHASEREFCLK(1'b0),
        .RDENABLE(po_rd_enable),
        .RST(rstdiv0_sync_r1),
        .SELFINEOCLKDELAY(C_po_sel_fine_oclk_delay_reg),
        .SYNCIN(sync_pulse),
        .SYSCLK(CLK));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \byte_sel_cnt[2]_i_2 
       (.I0(init_calib_complete_r_reg_rep),
        .I1(po_delay_done_w),
        .I2(A_po_delay_done_5),
        .O(\byte_sel_cnt_reg[2] ));
  LUT2 #(
    .INIT(4'h2)) 
    \calib_sel[0]_i_2 
       (.I0(\byte_sel_cnt_reg[2] ),
        .I1(wrcal_adj_rdy),
        .O(\calib_sel_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \coarse_delay_cnt[0]_i_1__0 
       (.I0(\coarse_delay_cnt[2]_i_2__5_n_0 ),
        .I1(coarse_delay_cnt[0]),
        .O(\coarse_delay_cnt[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \coarse_delay_cnt[1]_i_1__0 
       (.I0(coarse_delay_cnt[0]),
        .I1(\coarse_delay_cnt[2]_i_2__5_n_0 ),
        .I2(coarse_delay_cnt[1]),
        .O(\coarse_delay_cnt[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hEF10)) 
    \coarse_delay_cnt[2]_i_1__0 
       (.I0(coarse_delay_cnt[1]),
        .I1(coarse_delay_cnt[0]),
        .I2(\coarse_delay_cnt[2]_i_2__5_n_0 ),
        .I3(coarse_delay_cnt[2]),
        .O(\coarse_delay_cnt[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \coarse_delay_cnt[2]_i_2__5 
       (.I0(\coarse_delay_cnt[2]_i_3__1_n_0 ),
        .I1(wait_cnt_reg__0__0[1]),
        .I2(wait_cnt_reg__0__0[0]),
        .I3(wait_cnt_reg__0__0[3]),
        .I4(wait_cnt_reg__0__0[2]),
        .I5(po_dec_done),
        .O(\coarse_delay_cnt[2]_i_2__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \coarse_delay_cnt[2]_i_3__1 
       (.I0(coarse_delay_cnt[2]),
        .I1(coarse_delay_cnt[1]),
        .I2(coarse_delay_cnt[0]),
        .O(\coarse_delay_cnt[2]_i_3__1_n_0 ));
  FDRE \coarse_delay_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\coarse_delay_cnt[0]_i_1__0_n_0 ),
        .Q(coarse_delay_cnt[0]),
        .R(rstdiv0_sync_r1_reg_rep__1));
  FDRE \coarse_delay_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\coarse_delay_cnt[1]_i_1__0_n_0 ),
        .Q(coarse_delay_cnt[1]),
        .R(rstdiv0_sync_r1_reg_rep__1));
  FDRE \coarse_delay_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\coarse_delay_cnt[2]_i_1__0_n_0 ),
        .Q(coarse_delay_cnt[2]),
        .R(rstdiv0_sync_r1_reg_rep__1));
  LUT1 #(
    .INIT(2'h1)) 
    \fine_delay_cnt[0]_i_1__5 
       (.I0(fine_delay_cnt_reg__0__0[0]),
        .O(fine_delay_cnt0__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \fine_delay_cnt[1]_i_1__5 
       (.I0(fine_delay_cnt_reg__0__0[0]),
        .I1(fine_delay_cnt_reg__0__0[1]),
        .O(\fine_delay_cnt[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \fine_delay_cnt[2]_i_1__5 
       (.I0(fine_delay_cnt_reg__0__0[2]),
        .I1(fine_delay_cnt_reg__0__0[1]),
        .I2(fine_delay_cnt_reg__0__0[0]),
        .O(fine_delay_cnt0__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \fine_delay_cnt[3]_i_1__5 
       (.I0(fine_delay_cnt_reg__0__0[3]),
        .I1(fine_delay_cnt_reg__0__0[2]),
        .I2(fine_delay_cnt_reg__0__0[0]),
        .I3(fine_delay_cnt_reg__0__0[1]),
        .O(fine_delay_cnt0__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \fine_delay_cnt[4]_i_1__5 
       (.I0(fine_delay_cnt_reg__0__0[4]),
        .I1(fine_delay_cnt_reg__0__0[2]),
        .I2(fine_delay_cnt_reg__0__0[3]),
        .I3(fine_delay_cnt_reg__0__0[0]),
        .I4(fine_delay_cnt_reg__0__0[1]),
        .O(fine_delay_cnt0__0[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \fine_delay_cnt[5]_i_1__5 
       (.I0(fine_delay_cnt_reg__0__0[5]),
        .I1(fine_delay_cnt_reg__0__0[4]),
        .I2(fine_delay_cnt_reg__0__0[1]),
        .I3(fine_delay_cnt_reg__0__0[0]),
        .I4(fine_delay_cnt_reg__0__0[3]),
        .I5(fine_delay_cnt_reg__0__0[2]),
        .O(fine_delay_cnt0__0[5]));
  FDRE \fine_delay_cnt_reg[0] 
       (.C(CLK),
        .CE(po_fine_skew_delay_en0),
        .D(fine_delay_cnt0__0[0]),
        .Q(fine_delay_cnt_reg__0__0[0]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \fine_delay_cnt_reg[1] 
       (.C(CLK),
        .CE(po_fine_skew_delay_en0),
        .D(\fine_delay_cnt[1]_i_1__5_n_0 ),
        .Q(fine_delay_cnt_reg__0__0[1]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \fine_delay_cnt_reg[2] 
       (.C(CLK),
        .CE(po_fine_skew_delay_en0),
        .D(fine_delay_cnt0__0[2]),
        .Q(fine_delay_cnt_reg__0__0[2]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \fine_delay_cnt_reg[3] 
       (.C(CLK),
        .CE(po_fine_skew_delay_en0),
        .D(fine_delay_cnt0__0[3]),
        .Q(fine_delay_cnt_reg__0__0[3]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \fine_delay_cnt_reg[4] 
       (.C(CLK),
        .CE(po_fine_skew_delay_en0),
        .D(fine_delay_cnt0__0[4]),
        .Q(fine_delay_cnt_reg__0__0[4]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \fine_delay_cnt_reg[5] 
       (.C(CLK),
        .CE(po_fine_skew_delay_en0),
        .D(fine_delay_cnt0__0[5]),
        .Q(fine_delay_cnt_reg__0__0[5]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  LUT5 #(
    .INIT(32'h80000000)) 
    init_calib_complete_r_i_4
       (.I0(B_po_delay_done_4),
        .I1(po_fine_enable_w_reg_0),
        .I2(po_delay_done_reg_0),
        .I3(po_delay_done_reg_1),
        .I4(po_delay_done_reg_2),
        .O(init_calib_complete_r_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  OUT_FIFO #(
    .ALMOST_EMPTY_VALUE(1),
    .ALMOST_FULL_VALUE(1),
    .ARRAY_MODE("ARRAY_MODE_4_X_4"),
    .OUTPUT_DISABLE("TRUE"),
    .SYNCHRONOUS_MODE("FALSE")) 
    \out_fifo_inst.out_fifo 
       (.ALMOSTEMPTY(\out_fifo_inst.out_fifo_n_0 ),
        .ALMOSTFULL(C_of_a_full),
        .D0(pre_fifo_dout[7:0]),
        .D1(pre_fifo_dout[15:8]),
        .D2(pre_fifo_dout[23:16]),
        .D3(pre_fifo_dout[31:24]),
        .D4(pre_fifo_dout[39:32]),
        .D5(pre_fifo_dout[47:40]),
        .D6(pre_fifo_dout[55:48]),
        .D7(pre_fifo_dout[63:56]),
        .D8(pre_fifo_dout[71:64]),
        .D9({pre_fifo_dout[1:0],pre_fifo_dout[77:72]}),
        .EMPTY(C_of_empty),
        .FULL(C_of_full),
        .Q0(of_q0),
        .Q1(of_q1),
        .Q2(of_q2),
        .Q3(of_q3),
        .Q4(of_q4),
        .Q5(of_q5),
        .Q6(of_q6),
        .Q7(of_q7),
        .Q8(of_q8),
        .Q9(of_q9),
        .RDCLK(oserdes_clkdiv),
        .RDEN(po_rd_enable),
        .RESET(os_rst),
        .WRCLK(CLK),
        .WREN(of_wren));
  LUT3 #(
    .INIT(8'h20)) 
    po_coarse_enable_w_i_1__1
       (.I0(po_coarse_skew_delay_en),
        .I1(po_fine_enable_w_reg_0),
        .I2(po_dec_done),
        .O(po_coarse_enable_w_i_1__1_n_0));
  FDRE po_coarse_enable_w_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_coarse_enable_w_i_1__1_n_0),
        .Q(po_coarse_enable_w),
        .R(rstdiv0_sync_r1_reg_rep__1));
  FDSE po_coarse_inc_w_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_dec_done_reg),
        .Q(po_coarse_inc_w),
        .S(rstdiv0_sync_r1_reg_rep__2));
  LUT6 #(
    .INIT(64'h0000000055540000)) 
    po_coarse_skew_delay_en_i_1__1
       (.I0(po_coarse_skew_delay_en_i_2__1_n_0),
        .I1(coarse_delay_cnt[2]),
        .I2(coarse_delay_cnt[1]),
        .I3(coarse_delay_cnt[0]),
        .I4(po_dec_done),
        .I5(rstdiv0_sync_r1_reg_rep__4),
        .O(po_coarse_skew_delay_en_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    po_coarse_skew_delay_en_i_2__1
       (.I0(wait_cnt_reg__0__0[1]),
        .I1(wait_cnt_reg__0__0[0]),
        .I2(wait_cnt_reg__0__0[3]),
        .I3(wait_cnt_reg__0__0[2]),
        .O(po_coarse_skew_delay_en_i_2__1_n_0));
  FDRE po_coarse_skew_delay_en_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_coarse_skew_delay_en_i_1__1_n_0),
        .Q(po_coarse_skew_delay_en),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000008)) 
    po_delay_done_i_1__5
       (.I0(po_delay_done_i_2__3_n_0),
        .I1(po_dec_done),
        .I2(coarse_delay_cnt[2]),
        .I3(coarse_delay_cnt[1]),
        .I4(coarse_delay_cnt[0]),
        .O(po_delay_done0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    po_delay_done_i_2__3
       (.I0(fine_delay_cnt_reg__0__0[2]),
        .I1(fine_delay_cnt_reg__0__0[3]),
        .I2(fine_delay_cnt_reg__0__0[0]),
        .I3(fine_delay_cnt_reg__0__0[1]),
        .I4(fine_delay_cnt_reg__0__0[5]),
        .I5(fine_delay_cnt_reg__0__0[4]),
        .O(po_delay_done_i_2__3_n_0));
  FDRE po_delay_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_delay_done0),
        .Q(po_fine_enable_w_reg_0),
        .R(rstdiv0_sync_r1_reg_rep__2));
  LUT4 #(
    .INIT(16'hFB08)) 
    po_fine_enable_w_i_1__1
       (.I0(po_fine_skew_delay_en),
        .I1(po_dec_done),
        .I2(po_fine_enable_w_reg_0),
        .I3(C_po_fine_enable),
        .O(po_fine_enable_w_i_1__1_n_0));
  FDRE po_fine_enable_w_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_fine_enable_w_i_1__1_n_0),
        .Q(po_fine_enable_w),
        .R(rstdiv0_sync_r1_reg_rep__2));
  LUT3 #(
    .INIT(8'hBA)) 
    po_fine_inc_w_i_1__1
       (.I0(C_po_fine_inc),
        .I1(po_fine_enable_w_reg_0),
        .I2(po_dec_done),
        .O(po_fine_inc_w_i_1__1_n_0));
  FDSE po_fine_inc_w_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_fine_inc_w_i_1__1_n_0),
        .Q(po_fine_inc_w),
        .S(rstdiv0_sync_r1_reg_rep__1));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    po_fine_skew_delay_en_i_1__0
       (.I0(wait_cnt_reg__0__0[1]),
        .I1(wait_cnt_reg__0__0[0]),
        .I2(wait_cnt_reg__0__0[3]),
        .I3(wait_cnt_reg__0__0[2]),
        .I4(po_dec_done),
        .I5(po_delay_done_i_2__3_n_0),
        .O(po_fine_skew_delay_en0));
  FDRE po_fine_skew_delay_en_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_fine_skew_delay_en0),
        .Q(po_fine_skew_delay_en),
        .R(rstdiv0_sync_r1_reg_rep__1));
  sram_migmig_7series_v2_4_qdr_rld_byte_group_io__parameterized3 qdr_rld_byte_group_io
       (.O(O),
        .os_rst(os_rst),
        .oserdes_clk(oserdes_clk),
        .oserdes_clkdiv(oserdes_clkdiv),
        .oserdes_d({of_q6[7:4],of_q5[7:4],of_q9,of_q8,of_q7,of_q6[3:0],of_q5[3:0],of_q4,of_q3,of_q2,of_q1}));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \sm_cntr_r[8]_i_10 
       (.I0(\phy_init_r_reg[7] ),
        .I1(cq_stable_r),
        .I2(init_calib_complete_r_reg_rep),
        .I3(po_delay_done_w),
        .I4(A_po_delay_done_5),
        .O(\sm_cntr_r_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_cnt[0]_i_1__5 
       (.I0(wait_cnt_reg__0__0[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wait_cnt[1]_i_1__5 
       (.I0(wait_cnt_reg__0__0[0]),
        .I1(wait_cnt_reg__0__0[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \wait_cnt[2]_i_1__5 
       (.I0(wait_cnt_reg__0__0[2]),
        .I1(wait_cnt_reg__0__0[0]),
        .I2(wait_cnt_reg__0__0[1]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \wait_cnt[3]_i_1__5 
       (.I0(wait_cnt_reg__0__0[3]),
        .I1(wait_cnt_reg__0__0[0]),
        .I2(wait_cnt_reg__0__0[1]),
        .I3(wait_cnt_reg__0__0[2]),
        .O(p_0_in__0[3]));
  FDRE \wait_cnt_reg[0] 
       (.C(CLK),
        .CE(po_dec_done_reg),
        .D(p_0_in__0[0]),
        .Q(wait_cnt_reg__0__0[0]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \wait_cnt_reg[1] 
       (.C(CLK),
        .CE(po_dec_done_reg),
        .D(p_0_in__0[1]),
        .Q(wait_cnt_reg__0__0[1]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \wait_cnt_reg[2] 
       (.C(CLK),
        .CE(po_dec_done_reg),
        .D(p_0_in__0[2]),
        .Q(wait_cnt_reg__0__0[2]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \wait_cnt_reg[3] 
       (.C(CLK),
        .CE(po_dec_done_reg),
        .D(p_0_in__0[3]),
        .Q(wait_cnt_reg__0__0[3]),
        .R(rstdiv0_sync_r1_reg_rep__3));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_rld_byte_lane" *) 
module sram_migmig_7series_v2_4_qdr_rld_byte_lane__parameterized4
   (po_fine_enable_w_reg_0,
    D_of_full,
    O,
    D,
    rstdiv0_sync_r1_reg_rep__2,
    CLK,
    rstdiv0_sync_r1_reg_rep__1,
    po_dec_done_reg,
    OUTBURSTPENDING,
    freq_refclk,
    mem_refclk,
    rstdiv0_sync_r1,
    D_po_sel_fine_oclk_delay_reg,
    sync_pulse,
    of_data_wr_en,
    rstdiv0_sync_r1_reg_rep__4,
    po_dec_done,
    D_po_fine_enable,
    D_po_fine_inc,
    phy_dout,
    rstdiv0_sync_r1_reg_rep__3,
    COUNTERREADVAL,
    po_coarse_enable_w_reg_0,
    \calib_sel_reg[1] ,
    po_coarse_enable_w_reg_1,
    \calib_sel_reg[0] );
  output po_fine_enable_w_reg_0;
  output D_of_full;
  output [9:0]O;
  output [8:0]D;
  input rstdiv0_sync_r1_reg_rep__2;
  input CLK;
  input rstdiv0_sync_r1_reg_rep__1;
  input [0:0]po_dec_done_reg;
  input [0:0]OUTBURSTPENDING;
  input freq_refclk;
  input mem_refclk;
  input rstdiv0_sync_r1;
  input D_po_sel_fine_oclk_delay_reg;
  input sync_pulse;
  input of_data_wr_en;
  input rstdiv0_sync_r1_reg_rep__4;
  input po_dec_done;
  input D_po_fine_enable;
  input D_po_fine_inc;
  input [39:0]phy_dout;
  input rstdiv0_sync_r1_reg_rep__3;
  input [8:0]COUNTERREADVAL;
  input [8:0]po_coarse_enable_w_reg_0;
  input \calib_sel_reg[1] ;
  input [8:0]po_coarse_enable_w_reg_1;
  input \calib_sel_reg[0] ;

  wire CLK;
  wire [8:0]COUNTERREADVAL;
  wire [8:0]D;
  wire D_of_a_full;
  wire D_of_empty;
  wire D_of_full;
  wire D_po_coarse_overflow;
  wire [8:0]D_po_counter_read_val;
  wire D_po_fine_enable;
  wire D_po_fine_inc;
  wire D_po_fine_overflow;
  wire D_po_sel_fine_oclk_delay_reg;
  wire [9:0]O;
  wire [0:0]OUTBURSTPENDING;
  wire \calib_sel_reg[0] ;
  wire \calib_sel_reg[1] ;
  wire [2:0]coarse_delay_cnt;
  wire \coarse_delay_cnt[0]_i_1__0_n_0 ;
  wire \coarse_delay_cnt[1]_i_1__0_n_0 ;
  wire \coarse_delay_cnt[2]_i_1__0_n_0 ;
  wire \coarse_delay_cnt[2]_i_2__6_n_0 ;
  wire \coarse_delay_cnt[2]_i_3__2_n_0 ;
  wire [5:0]fine_delay_cnt0__1;
  wire \fine_delay_cnt[1]_i_1__6_n_0 ;
  wire [5:0]fine_delay_cnt_reg__0__0;
  wire freq_refclk;
  wire mem_refclk;
  wire of_data_wr_en;
  wire [3:0]of_q0;
  wire [3:0]of_q1;
  wire [3:0]of_q2;
  wire [3:0]of_q3;
  wire [3:0]of_q4;
  wire [7:0]of_q5;
  wire [7:0]of_q6;
  wire [3:0]of_q7;
  wire [3:0]of_q8;
  wire [3:0]of_q9;
  wire of_wren;
  wire os_rst;
  wire oserdes_clk;
  wire oserdes_clkdiv;
  wire [1:0]oserdes_dqts_in;
  wire \out_fifo_inst.out_fifo_n_0 ;
  wire [3:0]p_0_in__1;
  wire [39:0]phy_dout;
  wire po_coarse_enable_w;
  wire po_coarse_enable_w_i_1__2_n_0;
  wire [8:0]po_coarse_enable_w_reg_0;
  wire [8:0]po_coarse_enable_w_reg_1;
  wire po_coarse_inc_w;
  wire po_coarse_skew_delay_en;
  wire po_coarse_skew_delay_en_i_1__2_n_0;
  wire po_coarse_skew_delay_en_i_2__2_n_0;
  wire po_dec_done;
  wire [0:0]po_dec_done_reg;
  wire po_delay_done0;
  wire po_fine_enable_w;
  wire po_fine_enable_w_i_1__2_n_0;
  wire po_fine_enable_w_reg_0;
  wire po_fine_inc_w;
  wire po_fine_inc_w_i_1__2_n_0;
  wire po_fine_skew_delay_en;
  wire po_fine_skew_delay_en0;
  wire po_fine_skew_delay_en_i_2__0_n_0;
  wire po_rd_enable;
  wire [77:0]pre_fifo_dout;
  wire rstdiv0_sync_r1;
  wire rstdiv0_sync_r1_reg_rep__1;
  wire rstdiv0_sync_r1_reg_rep__2;
  wire rstdiv0_sync_r1_reg_rep__3;
  wire rstdiv0_sync_r1_reg_rep__4;
  wire sync_pulse;
  wire [3:0]wait_cnt_reg__0__0;
  wire \NLW_PHASER_OUT_inst.phaser_out_OCLKDELAYED_UNCONNECTED ;
  wire [1:0]\NLW_PHASER_OUT_inst.phaser_out_CTSBUS_UNCONNECTED ;
  wire [1:0]\NLW_PHASER_OUT_inst.phaser_out_DQSBUS_UNCONNECTED ;

  sram_migmig_7series_v2_4_qdr_rld_of_pre_fifo \GEN_PRE_FIFO.u_qdr_rld_pre_fifo 
       (.CLK(CLK),
        .of_data_wr_en(of_data_wr_en),
        .of_wren(of_wren),
        .phy_dout(phy_dout),
        .po_coarse_enable_w_reg(D_of_full),
        .pre_fifo_dout({pre_fifo_dout[77:24],pre_fifo_dout[11:0]}),
        .rstdiv0_sync_r1_reg_rep__1(rstdiv0_sync_r1_reg_rep__1),
        .rstdiv0_sync_r1_reg_rep__2(rstdiv0_sync_r1_reg_rep__2),
        .rstdiv0_sync_r1_reg_rep__4(rstdiv0_sync_r1_reg_rep__4));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PHASER_OUT_PHY #(
    .CLKOUT_DIV(2),
    .COARSE_BYPASS("FALSE"),
    .COARSE_DELAY(0),
    .DATA_CTL_N("TRUE"),
    .DATA_RD_CYCLES("FALSE"),
    .FINE_DELAY(60),
    .IS_RST_INVERTED(1'b0),
    .MEMREFCLK_PERIOD(2.000000),
    .OCLKDELAY_INV("TRUE"),
    .OCLK_DELAY(1),
    .OUTPUT_CLK_SRC("DELAYED_REF"),
    .PHASEREFCLK_PERIOD(2.000000),
    .PO(3'b111),
    .REFCLK_PERIOD(2.000000),
    .SYNC_IN_DIV_RST("TRUE")) 
    \PHASER_OUT_inst.phaser_out 
       (.BURSTPENDINGPHY(OUTBURSTPENDING),
        .COARSEENABLE(po_coarse_enable_w),
        .COARSEINC(po_coarse_inc_w),
        .COARSEOVERFLOW(D_po_coarse_overflow),
        .COUNTERLOADEN(1'b0),
        .COUNTERLOADVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .COUNTERREADEN(1'b1),
        .COUNTERREADVAL(D_po_counter_read_val),
        .CTSBUS(\NLW_PHASER_OUT_inst.phaser_out_CTSBUS_UNCONNECTED [1:0]),
        .DQSBUS(\NLW_PHASER_OUT_inst.phaser_out_DQSBUS_UNCONNECTED [1:0]),
        .DTSBUS(oserdes_dqts_in),
        .ENCALIBPHY({1'b0,1'b0}),
        .FINEENABLE(po_fine_enable_w),
        .FINEINC(po_fine_inc_w),
        .FINEOVERFLOW(D_po_fine_overflow),
        .FREQREFCLK(freq_refclk),
        .MEMREFCLK(mem_refclk),
        .OCLK(oserdes_clk),
        .OCLKDELAYED(\NLW_PHASER_OUT_inst.phaser_out_OCLKDELAYED_UNCONNECTED ),
        .OCLKDIV(oserdes_clkdiv),
        .OSERDESRST(os_rst),
        .PHASEREFCLK(1'b0),
        .RDENABLE(po_rd_enable),
        .RST(rstdiv0_sync_r1),
        .SELFINEOCLKDELAY(D_po_sel_fine_oclk_delay_reg),
        .SYNCIN(sync_pulse),
        .SYSCLK(CLK));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \coarse_delay_cnt[0]_i_1__0 
       (.I0(\coarse_delay_cnt[2]_i_2__6_n_0 ),
        .I1(coarse_delay_cnt[0]),
        .O(\coarse_delay_cnt[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \coarse_delay_cnt[1]_i_1__0 
       (.I0(coarse_delay_cnt[0]),
        .I1(\coarse_delay_cnt[2]_i_2__6_n_0 ),
        .I2(coarse_delay_cnt[1]),
        .O(\coarse_delay_cnt[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'hEF10)) 
    \coarse_delay_cnt[2]_i_1__0 
       (.I0(coarse_delay_cnt[1]),
        .I1(coarse_delay_cnt[0]),
        .I2(\coarse_delay_cnt[2]_i_2__6_n_0 ),
        .I3(coarse_delay_cnt[2]),
        .O(\coarse_delay_cnt[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \coarse_delay_cnt[2]_i_2__6 
       (.I0(\coarse_delay_cnt[2]_i_3__2_n_0 ),
        .I1(wait_cnt_reg__0__0[1]),
        .I2(wait_cnt_reg__0__0[0]),
        .I3(wait_cnt_reg__0__0[3]),
        .I4(wait_cnt_reg__0__0[2]),
        .I5(po_dec_done),
        .O(\coarse_delay_cnt[2]_i_2__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \coarse_delay_cnt[2]_i_3__2 
       (.I0(coarse_delay_cnt[2]),
        .I1(coarse_delay_cnt[1]),
        .I2(coarse_delay_cnt[0]),
        .O(\coarse_delay_cnt[2]_i_3__2_n_0 ));
  FDRE \coarse_delay_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\coarse_delay_cnt[0]_i_1__0_n_0 ),
        .Q(coarse_delay_cnt[0]),
        .R(rstdiv0_sync_r1_reg_rep__2));
  FDRE \coarse_delay_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\coarse_delay_cnt[1]_i_1__0_n_0 ),
        .Q(coarse_delay_cnt[1]),
        .R(rstdiv0_sync_r1_reg_rep__2));
  FDRE \coarse_delay_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\coarse_delay_cnt[2]_i_1__0_n_0 ),
        .Q(coarse_delay_cnt[2]),
        .R(rstdiv0_sync_r1_reg_rep__2));
  LUT1 #(
    .INIT(2'h1)) 
    \fine_delay_cnt[0]_i_1__6 
       (.I0(fine_delay_cnt_reg__0__0[0]),
        .O(fine_delay_cnt0__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \fine_delay_cnt[1]_i_1__6 
       (.I0(fine_delay_cnt_reg__0__0[0]),
        .I1(fine_delay_cnt_reg__0__0[1]),
        .O(\fine_delay_cnt[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \fine_delay_cnt[2]_i_1__6 
       (.I0(fine_delay_cnt_reg__0__0[2]),
        .I1(fine_delay_cnt_reg__0__0[1]),
        .I2(fine_delay_cnt_reg__0__0[0]),
        .O(fine_delay_cnt0__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \fine_delay_cnt[3]_i_1__6 
       (.I0(fine_delay_cnt_reg__0__0[3]),
        .I1(fine_delay_cnt_reg__0__0[2]),
        .I2(fine_delay_cnt_reg__0__0[0]),
        .I3(fine_delay_cnt_reg__0__0[1]),
        .O(fine_delay_cnt0__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \fine_delay_cnt[4]_i_1__6 
       (.I0(fine_delay_cnt_reg__0__0[4]),
        .I1(fine_delay_cnt_reg__0__0[2]),
        .I2(fine_delay_cnt_reg__0__0[3]),
        .I3(fine_delay_cnt_reg__0__0[0]),
        .I4(fine_delay_cnt_reg__0__0[1]),
        .O(fine_delay_cnt0__1[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \fine_delay_cnt[5]_i_1__6 
       (.I0(fine_delay_cnt_reg__0__0[5]),
        .I1(fine_delay_cnt_reg__0__0[4]),
        .I2(fine_delay_cnt_reg__0__0[1]),
        .I3(fine_delay_cnt_reg__0__0[0]),
        .I4(fine_delay_cnt_reg__0__0[3]),
        .I5(fine_delay_cnt_reg__0__0[2]),
        .O(fine_delay_cnt0__1[5]));
  FDRE \fine_delay_cnt_reg[0] 
       (.C(CLK),
        .CE(po_fine_skew_delay_en0),
        .D(fine_delay_cnt0__1[0]),
        .Q(fine_delay_cnt_reg__0__0[0]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \fine_delay_cnt_reg[1] 
       (.C(CLK),
        .CE(po_fine_skew_delay_en0),
        .D(\fine_delay_cnt[1]_i_1__6_n_0 ),
        .Q(fine_delay_cnt_reg__0__0[1]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \fine_delay_cnt_reg[2] 
       (.C(CLK),
        .CE(po_fine_skew_delay_en0),
        .D(fine_delay_cnt0__1[2]),
        .Q(fine_delay_cnt_reg__0__0[2]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \fine_delay_cnt_reg[3] 
       (.C(CLK),
        .CE(po_fine_skew_delay_en0),
        .D(fine_delay_cnt0__1[3]),
        .Q(fine_delay_cnt_reg__0__0[3]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \fine_delay_cnt_reg[4] 
       (.C(CLK),
        .CE(po_fine_skew_delay_en0),
        .D(fine_delay_cnt0__1[4]),
        .Q(fine_delay_cnt_reg__0__0[4]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \fine_delay_cnt_reg[5] 
       (.C(CLK),
        .CE(po_fine_skew_delay_en0),
        .D(fine_delay_cnt0__1[5]),
        .Q(fine_delay_cnt_reg__0__0[5]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  OUT_FIFO #(
    .ALMOST_EMPTY_VALUE(1),
    .ALMOST_FULL_VALUE(1),
    .ARRAY_MODE("ARRAY_MODE_4_X_4"),
    .OUTPUT_DISABLE("TRUE"),
    .SYNCHRONOUS_MODE("FALSE")) 
    \out_fifo_inst.out_fifo 
       (.ALMOSTEMPTY(\out_fifo_inst.out_fifo_n_0 ),
        .ALMOSTFULL(D_of_a_full),
        .D0(pre_fifo_dout[7:0]),
        .D1({pre_fifo_dout[3:0],pre_fifo_dout[11:8]}),
        .D2({pre_fifo_dout[5:0],pre_fifo_dout[5:4]}),
        .D3(pre_fifo_dout[31:24]),
        .D4(pre_fifo_dout[39:32]),
        .D5(pre_fifo_dout[47:40]),
        .D6(pre_fifo_dout[55:48]),
        .D7(pre_fifo_dout[63:56]),
        .D8(pre_fifo_dout[71:64]),
        .D9({pre_fifo_dout[1:0],pre_fifo_dout[77:72]}),
        .EMPTY(D_of_empty),
        .FULL(D_of_full),
        .Q0(of_q0),
        .Q1(of_q1),
        .Q2(of_q2),
        .Q3(of_q3),
        .Q4(of_q4),
        .Q5(of_q5),
        .Q6(of_q6),
        .Q7(of_q7),
        .Q8(of_q8),
        .Q9(of_q9),
        .RDCLK(oserdes_clkdiv),
        .RDEN(po_rd_enable),
        .RESET(os_rst),
        .WRCLK(CLK),
        .WREN(of_wren));
  LUT3 #(
    .INIT(8'h20)) 
    po_coarse_enable_w_i_1__2
       (.I0(po_coarse_skew_delay_en),
        .I1(po_fine_enable_w_reg_0),
        .I2(po_dec_done),
        .O(po_coarse_enable_w_i_1__2_n_0));
  FDRE po_coarse_enable_w_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_coarse_enable_w_i_1__2_n_0),
        .Q(po_coarse_enable_w),
        .R(rstdiv0_sync_r1_reg_rep__2));
  FDSE po_coarse_inc_w_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_dec_done_reg),
        .Q(po_coarse_inc_w),
        .S(rstdiv0_sync_r1_reg_rep__1));
  LUT6 #(
    .INIT(64'h0000000055540000)) 
    po_coarse_skew_delay_en_i_1__2
       (.I0(po_coarse_skew_delay_en_i_2__2_n_0),
        .I1(coarse_delay_cnt[2]),
        .I2(coarse_delay_cnt[1]),
        .I3(coarse_delay_cnt[0]),
        .I4(po_dec_done),
        .I5(rstdiv0_sync_r1_reg_rep__4),
        .O(po_coarse_skew_delay_en_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    po_coarse_skew_delay_en_i_2__2
       (.I0(wait_cnt_reg__0__0[1]),
        .I1(wait_cnt_reg__0__0[0]),
        .I2(wait_cnt_reg__0__0[3]),
        .I3(wait_cnt_reg__0__0[2]),
        .O(po_coarse_skew_delay_en_i_2__2_n_0));
  FDRE po_coarse_skew_delay_en_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_coarse_skew_delay_en_i_1__2_n_0),
        .Q(po_coarse_skew_delay_en),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \po_counter_read_val[0]_i_1 
       (.I0(D_po_counter_read_val[0]),
        .I1(COUNTERREADVAL[0]),
        .I2(po_coarse_enable_w_reg_0[0]),
        .I3(\calib_sel_reg[1] ),
        .I4(po_coarse_enable_w_reg_1[0]),
        .I5(\calib_sel_reg[0] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \po_counter_read_val[1]_i_1 
       (.I0(D_po_counter_read_val[1]),
        .I1(COUNTERREADVAL[1]),
        .I2(po_coarse_enable_w_reg_0[1]),
        .I3(\calib_sel_reg[1] ),
        .I4(po_coarse_enable_w_reg_1[1]),
        .I5(\calib_sel_reg[0] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \po_counter_read_val[2]_i_1 
       (.I0(D_po_counter_read_val[2]),
        .I1(COUNTERREADVAL[2]),
        .I2(po_coarse_enable_w_reg_0[2]),
        .I3(\calib_sel_reg[1] ),
        .I4(po_coarse_enable_w_reg_1[2]),
        .I5(\calib_sel_reg[0] ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \po_counter_read_val[3]_i_1 
       (.I0(D_po_counter_read_val[3]),
        .I1(COUNTERREADVAL[3]),
        .I2(po_coarse_enable_w_reg_0[3]),
        .I3(\calib_sel_reg[1] ),
        .I4(po_coarse_enable_w_reg_1[3]),
        .I5(\calib_sel_reg[0] ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \po_counter_read_val[4]_i_1 
       (.I0(D_po_counter_read_val[4]),
        .I1(COUNTERREADVAL[4]),
        .I2(po_coarse_enable_w_reg_0[4]),
        .I3(\calib_sel_reg[1] ),
        .I4(po_coarse_enable_w_reg_1[4]),
        .I5(\calib_sel_reg[0] ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \po_counter_read_val[5]_i_1 
       (.I0(D_po_counter_read_val[5]),
        .I1(COUNTERREADVAL[5]),
        .I2(po_coarse_enable_w_reg_0[5]),
        .I3(\calib_sel_reg[1] ),
        .I4(po_coarse_enable_w_reg_1[5]),
        .I5(\calib_sel_reg[0] ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \po_counter_read_val[6]_i_1 
       (.I0(D_po_counter_read_val[6]),
        .I1(COUNTERREADVAL[6]),
        .I2(po_coarse_enable_w_reg_0[6]),
        .I3(\calib_sel_reg[1] ),
        .I4(po_coarse_enable_w_reg_1[6]),
        .I5(\calib_sel_reg[0] ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \po_counter_read_val[7]_i_1 
       (.I0(D_po_counter_read_val[7]),
        .I1(COUNTERREADVAL[7]),
        .I2(po_coarse_enable_w_reg_0[7]),
        .I3(\calib_sel_reg[1] ),
        .I4(po_coarse_enable_w_reg_1[7]),
        .I5(\calib_sel_reg[0] ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \po_counter_read_val[8]_i_1 
       (.I0(D_po_counter_read_val[8]),
        .I1(COUNTERREADVAL[8]),
        .I2(po_coarse_enable_w_reg_0[8]),
        .I3(\calib_sel_reg[1] ),
        .I4(po_coarse_enable_w_reg_1[8]),
        .I5(\calib_sel_reg[0] ),
        .O(D[8]));
  LUT5 #(
    .INIT(32'h00000008)) 
    po_delay_done_i_1__6
       (.I0(po_fine_skew_delay_en_i_2__0_n_0),
        .I1(po_dec_done),
        .I2(coarse_delay_cnt[2]),
        .I3(coarse_delay_cnt[1]),
        .I4(coarse_delay_cnt[0]),
        .O(po_delay_done0));
  FDRE po_delay_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_delay_done0),
        .Q(po_fine_enable_w_reg_0),
        .R(rstdiv0_sync_r1_reg_rep__1));
  LUT4 #(
    .INIT(16'hFB08)) 
    po_fine_enable_w_i_1__2
       (.I0(po_fine_skew_delay_en),
        .I1(po_dec_done),
        .I2(po_fine_enable_w_reg_0),
        .I3(D_po_fine_enable),
        .O(po_fine_enable_w_i_1__2_n_0));
  FDRE po_fine_enable_w_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_fine_enable_w_i_1__2_n_0),
        .Q(po_fine_enable_w),
        .R(rstdiv0_sync_r1_reg_rep__1));
  LUT3 #(
    .INIT(8'hBA)) 
    po_fine_inc_w_i_1__2
       (.I0(D_po_fine_inc),
        .I1(po_fine_enable_w_reg_0),
        .I2(po_dec_done),
        .O(po_fine_inc_w_i_1__2_n_0));
  FDSE po_fine_inc_w_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_fine_inc_w_i_1__2_n_0),
        .Q(po_fine_inc_w),
        .S(rstdiv0_sync_r1_reg_rep__2));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    po_fine_skew_delay_en_i_1__1
       (.I0(wait_cnt_reg__0__0[1]),
        .I1(wait_cnt_reg__0__0[0]),
        .I2(wait_cnt_reg__0__0[3]),
        .I3(wait_cnt_reg__0__0[2]),
        .I4(po_dec_done),
        .I5(po_fine_skew_delay_en_i_2__0_n_0),
        .O(po_fine_skew_delay_en0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    po_fine_skew_delay_en_i_2__0
       (.I0(fine_delay_cnt_reg__0__0[2]),
        .I1(fine_delay_cnt_reg__0__0[3]),
        .I2(fine_delay_cnt_reg__0__0[0]),
        .I3(fine_delay_cnt_reg__0__0[1]),
        .I4(fine_delay_cnt_reg__0__0[5]),
        .I5(fine_delay_cnt_reg__0__0[4]),
        .O(po_fine_skew_delay_en_i_2__0_n_0));
  FDRE po_fine_skew_delay_en_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_fine_skew_delay_en0),
        .Q(po_fine_skew_delay_en),
        .R(rstdiv0_sync_r1_reg_rep__2));
  sram_migmig_7series_v2_4_qdr_rld_byte_group_io__parameterized4 qdr_rld_byte_group_io
       (.O(O),
        .os_rst(os_rst),
        .oserdes_clk(oserdes_clk),
        .oserdes_clkdiv(oserdes_clkdiv),
        .oserdes_d({of_q6[7:4],of_q5[7:4],of_q9,of_q8,of_q7,of_q6[3:0],of_q5[3:0],of_q4,of_q3,of_q1}));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_cnt[0]_i_1__6 
       (.I0(wait_cnt_reg__0__0[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wait_cnt[1]_i_1__6 
       (.I0(wait_cnt_reg__0__0[0]),
        .I1(wait_cnt_reg__0__0[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \wait_cnt[2]_i_1__6 
       (.I0(wait_cnt_reg__0__0[2]),
        .I1(wait_cnt_reg__0__0[0]),
        .I2(wait_cnt_reg__0__0[1]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \wait_cnt[3]_i_1__6 
       (.I0(wait_cnt_reg__0__0[3]),
        .I1(wait_cnt_reg__0__0[0]),
        .I2(wait_cnt_reg__0__0[1]),
        .I3(wait_cnt_reg__0__0[2]),
        .O(p_0_in__1[3]));
  FDRE \wait_cnt_reg[0] 
       (.C(CLK),
        .CE(po_dec_done_reg),
        .D(p_0_in__1[0]),
        .Q(wait_cnt_reg__0__0[0]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \wait_cnt_reg[1] 
       (.C(CLK),
        .CE(po_dec_done_reg),
        .D(p_0_in__1[1]),
        .Q(wait_cnt_reg__0__0[1]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \wait_cnt_reg[2] 
       (.C(CLK),
        .CE(po_dec_done_reg),
        .D(p_0_in__1[2]),
        .Q(wait_cnt_reg__0__0[2]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \wait_cnt_reg[3] 
       (.C(CLK),
        .CE(po_dec_done_reg),
        .D(p_0_in__1[3]),
        .Q(wait_cnt_reg__0__0[3]),
        .R(rstdiv0_sync_r1_reg_rep__3));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_rld_byte_lane" *) 
module sram_migmig_7series_v2_4_qdr_rld_byte_lane__parameterized5
   (\wr_ptr_reg[1] ,
    COUNTERREADVAL,
    A_po_delay_done,
    if_empty_r_reg,
    rd_data_map,
    A_pi_counter_read_en_reg,
    A_pi_edge_adv,
    A_pi_fine_enable_reg,
    A_pi_fine_inc_reg,
    freq_refclk,
    mem_refclk,
    \qdriip_cq_n[0] ,
    SR,
    sync_pulse,
    CLK,
    rstdiv0_sync_r1,
    if_empty_2r,
    po_dec_done,
    D_pi_counter_read_en_reg,
    my_empty_reg,
    skewd_iserdes_clkb,
    I,
    idelay_ld,
    \dlyval_dq_r_reg[179] ,
    SS,
    po_dec_done_reg);
  output \wr_ptr_reg[1] ;
  output [5:0]COUNTERREADVAL;
  output A_po_delay_done;
  output if_empty_r_reg;
  output [35:0]rd_data_map;
  input A_pi_counter_read_en_reg;
  input A_pi_edge_adv;
  input A_pi_fine_enable_reg;
  input A_pi_fine_inc_reg;
  input freq_refclk;
  input mem_refclk;
  input \qdriip_cq_n[0] ;
  input [0:0]SR;
  input sync_pulse;
  input CLK;
  input rstdiv0_sync_r1;
  input if_empty_2r;
  input po_dec_done;
  input D_pi_counter_read_en_reg;
  input my_empty_reg;
  input skewd_iserdes_clkb;
  input [8:0]I;
  input idelay_ld;
  input [4:0]\dlyval_dq_r_reg[179] ;
  input [0:0]SS;
  input [0:0]po_dec_done_reg;

  wire A_if_a_empty;
  wire A_if_full;
  wire A_pi_counter_read_en_reg;
  wire A_pi_edge_adv;
  wire A_pi_fine_enable_reg;
  wire A_pi_fine_inc_reg;
  wire A_po_delay_done;
  wire CLK;
  wire [5:0]COUNTERREADVAL;
  wire D_pi_counter_read_en_reg;
  wire [8:0]I;
  wire \PHASER_IN_inst.phaser_in_n_0 ;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [2:0]coarse_delay_cnt;
  wire \coarse_delay_cnt[0]_i_1_n_0 ;
  wire \coarse_delay_cnt[1]_i_1_n_0 ;
  wire \coarse_delay_cnt[2]_i_1_n_0 ;
  wire \coarse_delay_cnt[2]_i_2_n_0 ;
  wire [4:0]\dlyval_dq_r_reg[179] ;
  wire [5:0]fine_delay_cnt0;
  wire fine_delay_cnt0_0;
  wire [5:0]fine_delay_cnt_reg__0;
  wire freq_refclk;
  wire idelay_ld;
  wire if_empty_2r;
  wire if_empty_r_reg;
  wire \in_fifo_inst.in_fifo_n_1 ;
  wire \in_fifo_inst.in_fifo_n_2 ;
  wire is_rst;
  wire iserdes_clkdiv;
  wire [47:0]iserdes_dout;
  wire mem_refclk;
  wire my_empty_reg;
  wire [3:0]p_0_in;
  wire po_dec_done;
  wire [0:0]po_dec_done_reg;
  wire po_delay_done0;
  wire po_delay_done_i_2_n_0;
  wire \qdriip_cq_n[0] ;
  wire [79:0]rd_data;
  wire [35:0]rd_data_map;
  wire rstdiv0_sync_r1;
  wire skewd_iserdes_clkb;
  wire sync_pulse;
  wire [3:0]wait_cnt_reg__0;
  wire \wr_ptr_reg[1] ;
  wire \NLW_PHASER_IN_inst.phaser_in_RCLK_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  PHASER_IN #(
    .CLKOUT_DIV(2),
    .DQS_BIAS_MODE("FALSE"),
    .EN_ISERDES_RST("TRUE"),
    .FINE_DELAY(33),
    .FREQ_REF_DIV("NONE"),
    .IS_RST_INVERTED(1'b0),
    .MEMREFCLK_PERIOD(2.000000),
    .OUTPUT_CLK_SRC("DELAYED_PHASE_REF"),
    .PHASEREFCLK_PERIOD(2.000000),
    .REFCLK_PERIOD(2.000000),
    .SEL_CLK_OFFSET(5),
    .SYNC_IN_DIV_RST("TRUE")) 
    \PHASER_IN_inst.phaser_in 
       (.COUNTERLOADEN(1'b0),
        .COUNTERLOADVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .COUNTERREADEN(A_pi_counter_read_en_reg),
        .COUNTERREADVAL(COUNTERREADVAL),
        .DIVIDERST(1'b0),
        .EDGEADV(A_pi_edge_adv),
        .FINEENABLE(A_pi_fine_enable_reg),
        .FINEINC(A_pi_fine_inc_reg),
        .FINEOVERFLOW(\PHASER_IN_inst.phaser_in_n_0 ),
        .FREQREFCLK(freq_refclk),
        .ICLK(\wr_ptr_reg[1] ),
        .ICLKDIV(iserdes_clkdiv),
        .ISERDESRST(is_rst),
        .MEMREFCLK(mem_refclk),
        .PHASEREFCLK(\qdriip_cq_n[0] ),
        .RANKSEL({1'b0,1'b0}),
        .RCLK(\NLW_PHASER_IN_inst.phaser_in_RCLK_UNCONNECTED ),
        .RST(SR),
        .SYNCIN(sync_pulse),
        .SYSCLK(CLK));
  LUT4 #(
    .INIT(16'h5A58)) 
    \coarse_delay_cnt[0]_i_1 
       (.I0(\coarse_delay_cnt[2]_i_2_n_0 ),
        .I1(coarse_delay_cnt[2]),
        .I2(coarse_delay_cnt[0]),
        .I3(coarse_delay_cnt[1]),
        .O(\coarse_delay_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'hF508)) 
    \coarse_delay_cnt[1]_i_1 
       (.I0(\coarse_delay_cnt[2]_i_2_n_0 ),
        .I1(coarse_delay_cnt[2]),
        .I2(coarse_delay_cnt[0]),
        .I3(coarse_delay_cnt[1]),
        .O(\coarse_delay_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'hCCC4)) 
    \coarse_delay_cnt[2]_i_1 
       (.I0(\coarse_delay_cnt[2]_i_2_n_0 ),
        .I1(coarse_delay_cnt[2]),
        .I2(coarse_delay_cnt[0]),
        .I3(coarse_delay_cnt[1]),
        .O(\coarse_delay_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \coarse_delay_cnt[2]_i_2 
       (.I0(wait_cnt_reg__0[3]),
        .I1(po_dec_done),
        .I2(wait_cnt_reg__0[2]),
        .I3(wait_cnt_reg__0[0]),
        .I4(wait_cnt_reg__0[1]),
        .O(\coarse_delay_cnt[2]_i_2_n_0 ));
  FDRE \coarse_delay_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\coarse_delay_cnt[0]_i_1_n_0 ),
        .Q(coarse_delay_cnt[0]),
        .R(rstdiv0_sync_r1));
  FDRE \coarse_delay_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\coarse_delay_cnt[1]_i_1_n_0 ),
        .Q(coarse_delay_cnt[1]),
        .R(rstdiv0_sync_r1));
  FDRE \coarse_delay_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\coarse_delay_cnt[2]_i_1_n_0 ),
        .Q(coarse_delay_cnt[2]),
        .R(rstdiv0_sync_r1));
  LUT1 #(
    .INIT(2'h1)) 
    \fine_delay_cnt[0]_i_1 
       (.I0(fine_delay_cnt_reg__0[0]),
        .O(fine_delay_cnt0[0]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \fine_delay_cnt[1]_i_1 
       (.I0(fine_delay_cnt_reg__0[1]),
        .I1(fine_delay_cnt_reg__0[0]),
        .O(fine_delay_cnt0[1]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \fine_delay_cnt[2]_i_1 
       (.I0(fine_delay_cnt_reg__0[2]),
        .I1(fine_delay_cnt_reg__0[0]),
        .I2(fine_delay_cnt_reg__0[1]),
        .O(fine_delay_cnt0[2]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \fine_delay_cnt[3]_i_1 
       (.I0(fine_delay_cnt_reg__0[3]),
        .I1(fine_delay_cnt_reg__0[1]),
        .I2(fine_delay_cnt_reg__0[0]),
        .I3(fine_delay_cnt_reg__0[2]),
        .O(fine_delay_cnt0[3]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \fine_delay_cnt[4]_i_1 
       (.I0(fine_delay_cnt_reg__0[4]),
        .I1(fine_delay_cnt_reg__0[2]),
        .I2(fine_delay_cnt_reg__0[0]),
        .I3(fine_delay_cnt_reg__0[1]),
        .I4(fine_delay_cnt_reg__0[3]),
        .O(fine_delay_cnt0[4]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \fine_delay_cnt[5]_i_1 
       (.I0(wait_cnt_reg__0[1]),
        .I1(wait_cnt_reg__0[0]),
        .I2(wait_cnt_reg__0[2]),
        .I3(po_dec_done),
        .I4(wait_cnt_reg__0[3]),
        .I5(po_delay_done_i_2_n_0),
        .O(fine_delay_cnt0_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \fine_delay_cnt[5]_i_2 
       (.I0(fine_delay_cnt_reg__0[5]),
        .I1(fine_delay_cnt_reg__0[3]),
        .I2(fine_delay_cnt_reg__0[1]),
        .I3(fine_delay_cnt_reg__0[0]),
        .I4(fine_delay_cnt_reg__0[2]),
        .I5(fine_delay_cnt_reg__0[4]),
        .O(fine_delay_cnt0[5]));
  FDRE \fine_delay_cnt_reg[0] 
       (.C(CLK),
        .CE(fine_delay_cnt0_0),
        .D(fine_delay_cnt0[0]),
        .Q(fine_delay_cnt_reg__0[0]),
        .R(SS));
  FDRE \fine_delay_cnt_reg[1] 
       (.C(CLK),
        .CE(fine_delay_cnt0_0),
        .D(fine_delay_cnt0[1]),
        .Q(fine_delay_cnt_reg__0[1]),
        .R(SS));
  FDRE \fine_delay_cnt_reg[2] 
       (.C(CLK),
        .CE(fine_delay_cnt0_0),
        .D(fine_delay_cnt0[2]),
        .Q(fine_delay_cnt_reg__0[2]),
        .R(SS));
  FDRE \fine_delay_cnt_reg[3] 
       (.C(CLK),
        .CE(fine_delay_cnt0_0),
        .D(fine_delay_cnt0[3]),
        .Q(fine_delay_cnt_reg__0[3]),
        .R(SS));
  FDRE \fine_delay_cnt_reg[4] 
       (.C(CLK),
        .CE(fine_delay_cnt0_0),
        .D(fine_delay_cnt0[4]),
        .Q(fine_delay_cnt_reg__0[4]),
        .R(SS));
  FDRE \fine_delay_cnt_reg[5] 
       (.C(CLK),
        .CE(fine_delay_cnt0_0),
        .D(fine_delay_cnt0[5]),
        .Q(fine_delay_cnt_reg__0[5]),
        .R(SS));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  IN_FIFO #(
    .ALMOST_EMPTY_VALUE(1),
    .ALMOST_FULL_VALUE(1),
    .ARRAY_MODE("ARRAY_MODE_4_X_4"),
    .SYNCHRONOUS_MODE("FALSE")) 
    \in_fifo_inst.in_fifo 
       (.ALMOSTEMPTY(A_if_a_empty),
        .ALMOSTFULL(\in_fifo_inst.in_fifo_n_1 ),
        .D0(iserdes_dout[3:0]),
        .D1(iserdes_dout[7:4]),
        .D2(iserdes_dout[11:8]),
        .D3(iserdes_dout[15:12]),
        .D4(iserdes_dout[19:16]),
        .D5({iserdes_dout[43:40],iserdes_dout[23:20]}),
        .D6({iserdes_dout[47:44],iserdes_dout[27:24]}),
        .D7(iserdes_dout[31:28]),
        .D8(iserdes_dout[35:32]),
        .D9(iserdes_dout[39:36]),
        .EMPTY(\in_fifo_inst.in_fifo_n_2 ),
        .FULL(A_if_full),
        .Q0(rd_data[7:0]),
        .Q1(rd_data[15:8]),
        .Q2(rd_data[23:16]),
        .Q3(rd_data[31:24]),
        .Q4(rd_data[39:32]),
        .Q5(rd_data[47:40]),
        .Q6(rd_data[55:48]),
        .Q7(rd_data[63:56]),
        .Q8(rd_data[71:64]),
        .Q9(rd_data[79:72]),
        .RDCLK(CLK),
        .RDEN(1'b1),
        .RESET(is_rst),
        .WRCLK(iserdes_clkdiv),
        .WREN(1'b1));
  LUT5 #(
    .INIT(32'h00000100)) 
    po_delay_done_i_1
       (.I0(coarse_delay_cnt[1]),
        .I1(coarse_delay_cnt[0]),
        .I2(coarse_delay_cnt[2]),
        .I3(po_dec_done),
        .I4(po_delay_done_i_2_n_0),
        .O(po_delay_done0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    po_delay_done_i_2
       (.I0(fine_delay_cnt_reg__0[4]),
        .I1(fine_delay_cnt_reg__0[2]),
        .I2(fine_delay_cnt_reg__0[0]),
        .I3(fine_delay_cnt_reg__0[1]),
        .I4(fine_delay_cnt_reg__0[3]),
        .I5(fine_delay_cnt_reg__0[5]),
        .O(po_delay_done_i_2_n_0));
  FDRE po_delay_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_delay_done0),
        .Q(A_po_delay_done),
        .R(rstdiv0_sync_r1));
  sram_migmig_7series_v2_4_qdr_rld_if_post_fifo_5 \post_fifo.qdr_rld_if_post_fifo 
       (.A_pi_counter_read_en_reg(\in_fifo_inst.in_fifo_n_2 ),
        .CLK(CLK),
        .D_pi_counter_read_en_reg(D_pi_counter_read_en_reg),
        .d_in({rd_data[77:72],rd_data[59:36],rd_data[29:6]}),
        .if_empty_2r(if_empty_2r),
        .if_empty_r_reg(if_empty_r_reg),
        .my_empty_reg_0(my_empty_reg),
        .rd_data_map(rd_data_map),
        .rstdiv0_sync_r1(rstdiv0_sync_r1));
  sram_migmig_7series_v2_4_qdr_rld_byte_group_io__parameterized5 qdr_rld_byte_group_io
       (.CLK(CLK),
        .I(I),
        .\dlyval_dq_r_reg[179] (\dlyval_dq_r_reg[179] ),
        .idelay_ld(idelay_ld),
        .is_rst(is_rst),
        .iserdes_clk(\wr_ptr_reg[1] ),
        .iserdes_clkdiv(iserdes_clkdiv),
        .iserdes_q({iserdes_dout[47:36],iserdes_dout[31:20],iserdes_dout[15:4]}),
        .skewd_iserdes_clkb(skewd_iserdes_clkb));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_cnt[0]_i_1 
       (.I0(wait_cnt_reg__0[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wait_cnt[1]_i_1 
       (.I0(wait_cnt_reg__0[0]),
        .I1(wait_cnt_reg__0[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wait_cnt[2]_i_1 
       (.I0(wait_cnt_reg__0[1]),
        .I1(wait_cnt_reg__0[0]),
        .I2(wait_cnt_reg__0[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wait_cnt[3]_i_2 
       (.I0(wait_cnt_reg__0[2]),
        .I1(wait_cnt_reg__0[0]),
        .I2(wait_cnt_reg__0[1]),
        .I3(wait_cnt_reg__0[3]),
        .O(p_0_in[3]));
  FDRE \wait_cnt_reg[0] 
       (.C(CLK),
        .CE(po_dec_done_reg),
        .D(p_0_in[0]),
        .Q(wait_cnt_reg__0[0]),
        .R(SS));
  FDRE \wait_cnt_reg[1] 
       (.C(CLK),
        .CE(po_dec_done_reg),
        .D(p_0_in[1]),
        .Q(wait_cnt_reg__0[1]),
        .R(SS));
  FDRE \wait_cnt_reg[2] 
       (.C(CLK),
        .CE(po_dec_done_reg),
        .D(p_0_in[2]),
        .Q(wait_cnt_reg__0[2]),
        .R(SS));
  FDRE \wait_cnt_reg[3] 
       (.C(CLK),
        .CE(po_dec_done_reg),
        .D(p_0_in[3]),
        .Q(wait_cnt_reg__0[3]),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_rld_byte_lane" *) 
module sram_migmig_7series_v2_4_qdr_rld_byte_lane__parameterized6
   (my_full_reg,
    COUNTERREADVAL,
    my_full_reg_0,
    B_po_delay_done,
    my_full_reg_1,
    rd_data_map,
    B_pi_counter_read_en_reg,
    B_pi_edge_adv,
    B_pi_fine_enable_reg,
    B_pi_fine_inc_reg,
    freq_refclk,
    mem_refclk,
    \qdriip_cq_n[0] ,
    SR,
    sync_pulse,
    CLK,
    rstdiv0_sync_r1,
    if_empty_2r,
    po_dec_done,
    skewd_iserdes_clkb_3,
    I,
    idelay_ld,
    \dlyval_dq_r_reg[134] ,
    SS,
    po_dec_done_reg);
  output my_full_reg;
  output [5:0]COUNTERREADVAL;
  output my_full_reg_0;
  output B_po_delay_done;
  output my_full_reg_1;
  output [35:0]rd_data_map;
  input B_pi_counter_read_en_reg;
  input B_pi_edge_adv;
  input B_pi_fine_enable_reg;
  input B_pi_fine_inc_reg;
  input freq_refclk;
  input mem_refclk;
  input \qdriip_cq_n[0] ;
  input [0:0]SR;
  input sync_pulse;
  input CLK;
  input rstdiv0_sync_r1;
  input if_empty_2r;
  input po_dec_done;
  input skewd_iserdes_clkb_3;
  input [8:0]I;
  input idelay_ld;
  input [4:0]\dlyval_dq_r_reg[134] ;
  input [0:0]SS;
  input [0:0]po_dec_done_reg;

  wire B_if_a_empty;
  wire B_if_full;
  wire B_pi_counter_read_en_reg;
  wire B_pi_edge_adv;
  wire B_pi_fine_enable_reg;
  wire B_pi_fine_inc_reg;
  wire B_po_delay_done;
  wire CLK;
  wire [5:0]COUNTERREADVAL;
  wire [8:0]I;
  wire \PHASER_IN_inst.phaser_in_n_0 ;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [2:0]coarse_delay_cnt;
  wire \coarse_delay_cnt[0]_i_1_n_0 ;
  wire \coarse_delay_cnt[1]_i_1_n_0 ;
  wire \coarse_delay_cnt[2]_i_1_n_0 ;
  wire \coarse_delay_cnt[2]_i_2__0_n_0 ;
  wire [4:0]\dlyval_dq_r_reg[134] ;
  wire fine_delay_cnt0;
  wire [5:0]fine_delay_cnt0__0;
  wire [5:0]fine_delay_cnt_reg__0;
  wire freq_refclk;
  wire idelay_ld;
  wire if_empty_2r;
  wire \in_fifo_inst.in_fifo_n_1 ;
  wire is_rst;
  wire iserdes_clkdiv;
  wire [47:0]iserdes_dout;
  wire mem_refclk;
  wire my_full_reg;
  wire my_full_reg_0;
  wire my_full_reg_1;
  wire [3:0]p_0_in__0;
  wire po_dec_done;
  wire [0:0]po_dec_done_reg;
  wire po_delay_done0;
  wire po_delay_done_i_2__0_n_0;
  wire \qdriip_cq_n[0] ;
  wire [79:0]rd_data;
  wire [35:0]rd_data_map;
  wire rstdiv0_sync_r1;
  wire skewd_iserdes_clkb_3;
  wire sync_pulse;
  wire [3:0]wait_cnt_reg__0;
  wire \NLW_PHASER_IN_inst.phaser_in_RCLK_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  PHASER_IN #(
    .CLKOUT_DIV(2),
    .DQS_BIAS_MODE("FALSE"),
    .EN_ISERDES_RST("TRUE"),
    .FINE_DELAY(33),
    .FREQ_REF_DIV("NONE"),
    .IS_RST_INVERTED(1'b0),
    .MEMREFCLK_PERIOD(2.000000),
    .OUTPUT_CLK_SRC("DELAYED_PHASE_REF"),
    .PHASEREFCLK_PERIOD(2.000000),
    .REFCLK_PERIOD(2.000000),
    .SEL_CLK_OFFSET(5),
    .SYNC_IN_DIV_RST("TRUE")) 
    \PHASER_IN_inst.phaser_in 
       (.COUNTERLOADEN(1'b0),
        .COUNTERLOADVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .COUNTERREADEN(B_pi_counter_read_en_reg),
        .COUNTERREADVAL(COUNTERREADVAL),
        .DIVIDERST(1'b0),
        .EDGEADV(B_pi_edge_adv),
        .FINEENABLE(B_pi_fine_enable_reg),
        .FINEINC(B_pi_fine_inc_reg),
        .FINEOVERFLOW(\PHASER_IN_inst.phaser_in_n_0 ),
        .FREQREFCLK(freq_refclk),
        .ICLK(my_full_reg),
        .ICLKDIV(iserdes_clkdiv),
        .ISERDESRST(is_rst),
        .MEMREFCLK(mem_refclk),
        .PHASEREFCLK(\qdriip_cq_n[0] ),
        .RANKSEL({1'b0,1'b0}),
        .RCLK(\NLW_PHASER_IN_inst.phaser_in_RCLK_UNCONNECTED ),
        .RST(SR),
        .SYNCIN(sync_pulse),
        .SYSCLK(CLK));
  LUT4 #(
    .INIT(16'h5A58)) 
    \coarse_delay_cnt[0]_i_1 
       (.I0(\coarse_delay_cnt[2]_i_2__0_n_0 ),
        .I1(coarse_delay_cnt[2]),
        .I2(coarse_delay_cnt[0]),
        .I3(coarse_delay_cnt[1]),
        .O(\coarse_delay_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'hF508)) 
    \coarse_delay_cnt[1]_i_1 
       (.I0(\coarse_delay_cnt[2]_i_2__0_n_0 ),
        .I1(coarse_delay_cnt[2]),
        .I2(coarse_delay_cnt[0]),
        .I3(coarse_delay_cnt[1]),
        .O(\coarse_delay_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'hCCC4)) 
    \coarse_delay_cnt[2]_i_1 
       (.I0(\coarse_delay_cnt[2]_i_2__0_n_0 ),
        .I1(coarse_delay_cnt[2]),
        .I2(coarse_delay_cnt[0]),
        .I3(coarse_delay_cnt[1]),
        .O(\coarse_delay_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \coarse_delay_cnt[2]_i_2__0 
       (.I0(wait_cnt_reg__0[3]),
        .I1(po_dec_done),
        .I2(wait_cnt_reg__0[2]),
        .I3(wait_cnt_reg__0[0]),
        .I4(wait_cnt_reg__0[1]),
        .O(\coarse_delay_cnt[2]_i_2__0_n_0 ));
  FDRE \coarse_delay_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\coarse_delay_cnt[0]_i_1_n_0 ),
        .Q(coarse_delay_cnt[0]),
        .R(rstdiv0_sync_r1));
  FDRE \coarse_delay_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\coarse_delay_cnt[1]_i_1_n_0 ),
        .Q(coarse_delay_cnt[1]),
        .R(rstdiv0_sync_r1));
  FDRE \coarse_delay_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\coarse_delay_cnt[2]_i_1_n_0 ),
        .Q(coarse_delay_cnt[2]),
        .R(rstdiv0_sync_r1));
  LUT1 #(
    .INIT(2'h1)) 
    \fine_delay_cnt[0]_i_1__0 
       (.I0(fine_delay_cnt_reg__0[0]),
        .O(fine_delay_cnt0__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \fine_delay_cnt[1]_i_1__0 
       (.I0(fine_delay_cnt_reg__0[1]),
        .I1(fine_delay_cnt_reg__0[0]),
        .O(fine_delay_cnt0__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \fine_delay_cnt[2]_i_1__0 
       (.I0(fine_delay_cnt_reg__0[2]),
        .I1(fine_delay_cnt_reg__0[0]),
        .I2(fine_delay_cnt_reg__0[1]),
        .O(fine_delay_cnt0__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \fine_delay_cnt[3]_i_1__0 
       (.I0(fine_delay_cnt_reg__0[3]),
        .I1(fine_delay_cnt_reg__0[1]),
        .I2(fine_delay_cnt_reg__0[0]),
        .I3(fine_delay_cnt_reg__0[2]),
        .O(fine_delay_cnt0__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \fine_delay_cnt[4]_i_1__0 
       (.I0(fine_delay_cnt_reg__0[4]),
        .I1(fine_delay_cnt_reg__0[2]),
        .I2(fine_delay_cnt_reg__0[0]),
        .I3(fine_delay_cnt_reg__0[1]),
        .I4(fine_delay_cnt_reg__0[3]),
        .O(fine_delay_cnt0__0[4]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \fine_delay_cnt[5]_i_1__0 
       (.I0(wait_cnt_reg__0[1]),
        .I1(wait_cnt_reg__0[0]),
        .I2(wait_cnt_reg__0[2]),
        .I3(po_dec_done),
        .I4(wait_cnt_reg__0[3]),
        .I5(po_delay_done_i_2__0_n_0),
        .O(fine_delay_cnt0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \fine_delay_cnt[5]_i_2__0 
       (.I0(fine_delay_cnt_reg__0[5]),
        .I1(fine_delay_cnt_reg__0[3]),
        .I2(fine_delay_cnt_reg__0[1]),
        .I3(fine_delay_cnt_reg__0[0]),
        .I4(fine_delay_cnt_reg__0[2]),
        .I5(fine_delay_cnt_reg__0[4]),
        .O(fine_delay_cnt0__0[5]));
  FDRE \fine_delay_cnt_reg[0] 
       (.C(CLK),
        .CE(fine_delay_cnt0),
        .D(fine_delay_cnt0__0[0]),
        .Q(fine_delay_cnt_reg__0[0]),
        .R(SS));
  FDRE \fine_delay_cnt_reg[1] 
       (.C(CLK),
        .CE(fine_delay_cnt0),
        .D(fine_delay_cnt0__0[1]),
        .Q(fine_delay_cnt_reg__0[1]),
        .R(SS));
  FDRE \fine_delay_cnt_reg[2] 
       (.C(CLK),
        .CE(fine_delay_cnt0),
        .D(fine_delay_cnt0__0[2]),
        .Q(fine_delay_cnt_reg__0[2]),
        .R(SS));
  FDRE \fine_delay_cnt_reg[3] 
       (.C(CLK),
        .CE(fine_delay_cnt0),
        .D(fine_delay_cnt0__0[3]),
        .Q(fine_delay_cnt_reg__0[3]),
        .R(SS));
  FDRE \fine_delay_cnt_reg[4] 
       (.C(CLK),
        .CE(fine_delay_cnt0),
        .D(fine_delay_cnt0__0[4]),
        .Q(fine_delay_cnt_reg__0[4]),
        .R(SS));
  FDRE \fine_delay_cnt_reg[5] 
       (.C(CLK),
        .CE(fine_delay_cnt0),
        .D(fine_delay_cnt0__0[5]),
        .Q(fine_delay_cnt_reg__0[5]),
        .R(SS));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  IN_FIFO #(
    .ALMOST_EMPTY_VALUE(1),
    .ALMOST_FULL_VALUE(1),
    .ARRAY_MODE("ARRAY_MODE_4_X_4"),
    .SYNCHRONOUS_MODE("FALSE")) 
    \in_fifo_inst.in_fifo 
       (.ALMOSTEMPTY(B_if_a_empty),
        .ALMOSTFULL(\in_fifo_inst.in_fifo_n_1 ),
        .D0(iserdes_dout[3:0]),
        .D1(iserdes_dout[7:4]),
        .D2(iserdes_dout[11:8]),
        .D3(iserdes_dout[15:12]),
        .D4(iserdes_dout[19:16]),
        .D5({iserdes_dout[43:40],iserdes_dout[23:20]}),
        .D6({iserdes_dout[47:44],iserdes_dout[27:24]}),
        .D7(iserdes_dout[31:28]),
        .D8(iserdes_dout[35:32]),
        .D9(iserdes_dout[39:36]),
        .EMPTY(my_full_reg_0),
        .FULL(B_if_full),
        .Q0(rd_data[7:0]),
        .Q1(rd_data[15:8]),
        .Q2(rd_data[23:16]),
        .Q3(rd_data[31:24]),
        .Q4(rd_data[39:32]),
        .Q5(rd_data[47:40]),
        .Q6(rd_data[55:48]),
        .Q7(rd_data[63:56]),
        .Q8(rd_data[71:64]),
        .Q9(rd_data[79:72]),
        .RDCLK(CLK),
        .RDEN(1'b1),
        .RESET(is_rst),
        .WRCLK(iserdes_clkdiv),
        .WREN(1'b1));
  LUT5 #(
    .INIT(32'h00000100)) 
    po_delay_done_i_1__0
       (.I0(coarse_delay_cnt[1]),
        .I1(coarse_delay_cnt[0]),
        .I2(coarse_delay_cnt[2]),
        .I3(po_dec_done),
        .I4(po_delay_done_i_2__0_n_0),
        .O(po_delay_done0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    po_delay_done_i_2__0
       (.I0(fine_delay_cnt_reg__0[4]),
        .I1(fine_delay_cnt_reg__0[2]),
        .I2(fine_delay_cnt_reg__0[0]),
        .I3(fine_delay_cnt_reg__0[1]),
        .I4(fine_delay_cnt_reg__0[3]),
        .I5(fine_delay_cnt_reg__0[5]),
        .O(po_delay_done_i_2__0_n_0));
  FDRE po_delay_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_delay_done0),
        .Q(B_po_delay_done),
        .R(rstdiv0_sync_r1));
  sram_migmig_7series_v2_4_qdr_rld_if_post_fifo_4 \post_fifo.qdr_rld_if_post_fifo 
       (.B_pi_counter_read_en_reg(my_full_reg_0),
        .CLK(CLK),
        .I236(rd_data[59:0]),
        .if_empty_2r(if_empty_2r),
        .my_full_reg_0(my_full_reg_1),
        .rd_data_map(rd_data_map),
        .rstdiv0_sync_r1(rstdiv0_sync_r1));
  sram_migmig_7series_v2_4_qdr_rld_byte_group_io__parameterized6 qdr_rld_byte_group_io
       (.CLK(CLK),
        .I(I),
        .\dlyval_dq_r_reg[134] (\dlyval_dq_r_reg[134] ),
        .idelay_ld(idelay_ld),
        .is_rst(is_rst),
        .iserdes_clk(my_full_reg),
        .iserdes_clkdiv(iserdes_clkdiv),
        .iserdes_q({iserdes_dout[47:40],iserdes_dout[27:0]}),
        .skewd_iserdes_clkb_3(skewd_iserdes_clkb_3));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_cnt[0]_i_1__0 
       (.I0(wait_cnt_reg__0[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wait_cnt[1]_i_1__0 
       (.I0(wait_cnt_reg__0[0]),
        .I1(wait_cnt_reg__0[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wait_cnt[2]_i_1__0 
       (.I0(wait_cnt_reg__0[1]),
        .I1(wait_cnt_reg__0[0]),
        .I2(wait_cnt_reg__0[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wait_cnt[3]_i_2__0 
       (.I0(wait_cnt_reg__0[2]),
        .I1(wait_cnt_reg__0[0]),
        .I2(wait_cnt_reg__0[1]),
        .I3(wait_cnt_reg__0[3]),
        .O(p_0_in__0[3]));
  FDRE \wait_cnt_reg[0] 
       (.C(CLK),
        .CE(po_dec_done_reg),
        .D(p_0_in__0[0]),
        .Q(wait_cnt_reg__0[0]),
        .R(SS));
  FDRE \wait_cnt_reg[1] 
       (.C(CLK),
        .CE(po_dec_done_reg),
        .D(p_0_in__0[1]),
        .Q(wait_cnt_reg__0[1]),
        .R(SS));
  FDRE \wait_cnt_reg[2] 
       (.C(CLK),
        .CE(po_dec_done_reg),
        .D(p_0_in__0[2]),
        .Q(wait_cnt_reg__0[2]),
        .R(SS));
  FDRE \wait_cnt_reg[3] 
       (.C(CLK),
        .CE(po_dec_done_reg),
        .D(p_0_in__0[3]),
        .Q(wait_cnt_reg__0[3]),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_rld_byte_lane" *) 
module sram_migmig_7series_v2_4_qdr_rld_byte_lane__parameterized7
   (if_empty_r_reg,
    COUNTERREADVAL,
    C_po_delay_done,
    if_empty_r_reg_0,
    po_delay_done_w,
    rd_data_map,
    C_pi_counter_read_en_reg,
    C_pi_edge_adv,
    C_pi_fine_enable_reg,
    C_pi_fine_inc_reg,
    freq_refclk,
    mem_refclk,
    \qdriip_cq_n[0] ,
    SR,
    sync_pulse,
    CLK,
    rstdiv0_sync_r1,
    my_empty_reg,
    B_pi_counter_read_en_reg,
    my_empty_reg_0,
    rstdiv0_sync_r1_reg_rep__4,
    if_empty_2r,
    po_dec_done,
    D_po_delay_done,
    A_po_delay_done,
    B_po_delay_done,
    skewd_iserdes_clkb_4,
    I,
    idelay_ld,
    \dlyval_dq_r_reg[89] ,
    SS,
    po_dec_done_reg);
  output if_empty_r_reg;
  output [5:0]COUNTERREADVAL;
  output C_po_delay_done;
  output if_empty_r_reg_0;
  output [0:0]po_delay_done_w;
  output [35:0]rd_data_map;
  input C_pi_counter_read_en_reg;
  input C_pi_edge_adv;
  input C_pi_fine_enable_reg;
  input C_pi_fine_inc_reg;
  input freq_refclk;
  input mem_refclk;
  input \qdriip_cq_n[0] ;
  input [0:0]SR;
  input sync_pulse;
  input CLK;
  input rstdiv0_sync_r1;
  input my_empty_reg;
  input B_pi_counter_read_en_reg;
  input my_empty_reg_0;
  input rstdiv0_sync_r1_reg_rep__4;
  input if_empty_2r;
  input po_dec_done;
  input D_po_delay_done;
  input A_po_delay_done;
  input B_po_delay_done;
  input skewd_iserdes_clkb_4;
  input [8:0]I;
  input idelay_ld;
  input [4:0]\dlyval_dq_r_reg[89] ;
  input [0:0]SS;
  input [0:0]po_dec_done_reg;

  wire A_po_delay_done;
  wire B_pi_counter_read_en_reg;
  wire B_po_delay_done;
  wire CLK;
  wire [5:0]COUNTERREADVAL;
  wire C_if_a_empty;
  wire C_if_full;
  wire C_pi_counter_read_en_reg;
  wire C_pi_edge_adv;
  wire C_pi_fine_enable_reg;
  wire C_pi_fine_inc_reg;
  wire C_po_delay_done;
  wire D_po_delay_done;
  wire [8:0]I;
  wire \PHASER_IN_inst.phaser_in_n_0 ;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [2:0]coarse_delay_cnt;
  wire \coarse_delay_cnt[0]_i_1_n_0 ;
  wire \coarse_delay_cnt[1]_i_1_n_0 ;
  wire \coarse_delay_cnt[2]_i_1_n_0 ;
  wire \coarse_delay_cnt[2]_i_2__1_n_0 ;
  wire [4:0]\dlyval_dq_r_reg[89] ;
  wire fine_delay_cnt0;
  wire [5:0]fine_delay_cnt0__1;
  wire [5:0]fine_delay_cnt_reg__0;
  wire freq_refclk;
  wire idelay_ld;
  wire if_empty_2r;
  wire if_empty_r_reg;
  wire if_empty_r_reg_0;
  wire \in_fifo_inst.in_fifo_n_1 ;
  wire \in_fifo_inst.in_fifo_n_2 ;
  wire is_rst;
  wire iserdes_clkdiv;
  wire [47:0]iserdes_dout;
  wire mem_refclk;
  wire my_empty_reg;
  wire my_empty_reg_0;
  wire [3:0]p_0_in__1;
  wire po_dec_done;
  wire [0:0]po_dec_done_reg;
  wire po_delay_done0;
  wire po_delay_done_i_2__1_n_0;
  wire [0:0]po_delay_done_w;
  wire \qdriip_cq_n[0] ;
  wire [79:0]rd_data;
  wire [35:0]rd_data_map;
  wire rstdiv0_sync_r1;
  wire rstdiv0_sync_r1_reg_rep__4;
  wire skewd_iserdes_clkb_4;
  wire sync_pulse;
  wire [3:0]wait_cnt_reg__0;
  wire \NLW_PHASER_IN_inst.phaser_in_RCLK_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  PHASER_IN #(
    .CLKOUT_DIV(2),
    .DQS_BIAS_MODE("FALSE"),
    .EN_ISERDES_RST("TRUE"),
    .FINE_DELAY(33),
    .FREQ_REF_DIV("NONE"),
    .IS_RST_INVERTED(1'b0),
    .MEMREFCLK_PERIOD(2.000000),
    .OUTPUT_CLK_SRC("DELAYED_PHASE_REF"),
    .PHASEREFCLK_PERIOD(2.000000),
    .REFCLK_PERIOD(2.000000),
    .SEL_CLK_OFFSET(5),
    .SYNC_IN_DIV_RST("TRUE")) 
    \PHASER_IN_inst.phaser_in 
       (.COUNTERLOADEN(1'b0),
        .COUNTERLOADVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .COUNTERREADEN(C_pi_counter_read_en_reg),
        .COUNTERREADVAL(COUNTERREADVAL),
        .DIVIDERST(1'b0),
        .EDGEADV(C_pi_edge_adv),
        .FINEENABLE(C_pi_fine_enable_reg),
        .FINEINC(C_pi_fine_inc_reg),
        .FINEOVERFLOW(\PHASER_IN_inst.phaser_in_n_0 ),
        .FREQREFCLK(freq_refclk),
        .ICLK(if_empty_r_reg),
        .ICLKDIV(iserdes_clkdiv),
        .ISERDESRST(is_rst),
        .MEMREFCLK(mem_refclk),
        .PHASEREFCLK(\qdriip_cq_n[0] ),
        .RANKSEL({1'b0,1'b0}),
        .RCLK(\NLW_PHASER_IN_inst.phaser_in_RCLK_UNCONNECTED ),
        .RST(SR),
        .SYNCIN(sync_pulse),
        .SYSCLK(CLK));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h5A58)) 
    \coarse_delay_cnt[0]_i_1 
       (.I0(\coarse_delay_cnt[2]_i_2__1_n_0 ),
        .I1(coarse_delay_cnt[2]),
        .I2(coarse_delay_cnt[0]),
        .I3(coarse_delay_cnt[1]),
        .O(\coarse_delay_cnt[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF508)) 
    \coarse_delay_cnt[1]_i_1 
       (.I0(\coarse_delay_cnt[2]_i_2__1_n_0 ),
        .I1(coarse_delay_cnt[2]),
        .I2(coarse_delay_cnt[0]),
        .I3(coarse_delay_cnt[1]),
        .O(\coarse_delay_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'hCCC4)) 
    \coarse_delay_cnt[2]_i_1 
       (.I0(\coarse_delay_cnt[2]_i_2__1_n_0 ),
        .I1(coarse_delay_cnt[2]),
        .I2(coarse_delay_cnt[0]),
        .I3(coarse_delay_cnt[1]),
        .O(\coarse_delay_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \coarse_delay_cnt[2]_i_2__1 
       (.I0(wait_cnt_reg__0[3]),
        .I1(po_dec_done),
        .I2(wait_cnt_reg__0[2]),
        .I3(wait_cnt_reg__0[0]),
        .I4(wait_cnt_reg__0[1]),
        .O(\coarse_delay_cnt[2]_i_2__1_n_0 ));
  FDRE \coarse_delay_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\coarse_delay_cnt[0]_i_1_n_0 ),
        .Q(coarse_delay_cnt[0]),
        .R(SS));
  FDRE \coarse_delay_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\coarse_delay_cnt[1]_i_1_n_0 ),
        .Q(coarse_delay_cnt[1]),
        .R(SS));
  FDRE \coarse_delay_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\coarse_delay_cnt[2]_i_1_n_0 ),
        .Q(coarse_delay_cnt[2]),
        .R(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \fine_delay_cnt[0]_i_1__1 
       (.I0(fine_delay_cnt_reg__0[0]),
        .O(fine_delay_cnt0__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \fine_delay_cnt[1]_i_1__1 
       (.I0(fine_delay_cnt_reg__0[1]),
        .I1(fine_delay_cnt_reg__0[0]),
        .O(fine_delay_cnt0__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \fine_delay_cnt[2]_i_1__1 
       (.I0(fine_delay_cnt_reg__0[2]),
        .I1(fine_delay_cnt_reg__0[0]),
        .I2(fine_delay_cnt_reg__0[1]),
        .O(fine_delay_cnt0__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \fine_delay_cnt[3]_i_1__1 
       (.I0(fine_delay_cnt_reg__0[3]),
        .I1(fine_delay_cnt_reg__0[1]),
        .I2(fine_delay_cnt_reg__0[0]),
        .I3(fine_delay_cnt_reg__0[2]),
        .O(fine_delay_cnt0__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \fine_delay_cnt[4]_i_1__1 
       (.I0(fine_delay_cnt_reg__0[4]),
        .I1(fine_delay_cnt_reg__0[2]),
        .I2(fine_delay_cnt_reg__0[0]),
        .I3(fine_delay_cnt_reg__0[1]),
        .I4(fine_delay_cnt_reg__0[3]),
        .O(fine_delay_cnt0__1[4]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \fine_delay_cnt[5]_i_1__1 
       (.I0(wait_cnt_reg__0[1]),
        .I1(wait_cnt_reg__0[0]),
        .I2(wait_cnt_reg__0[2]),
        .I3(po_dec_done),
        .I4(wait_cnt_reg__0[3]),
        .I5(po_delay_done_i_2__1_n_0),
        .O(fine_delay_cnt0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \fine_delay_cnt[5]_i_2__1 
       (.I0(fine_delay_cnt_reg__0[5]),
        .I1(fine_delay_cnt_reg__0[3]),
        .I2(fine_delay_cnt_reg__0[1]),
        .I3(fine_delay_cnt_reg__0[0]),
        .I4(fine_delay_cnt_reg__0[2]),
        .I5(fine_delay_cnt_reg__0[4]),
        .O(fine_delay_cnt0__1[5]));
  FDRE \fine_delay_cnt_reg[0] 
       (.C(CLK),
        .CE(fine_delay_cnt0),
        .D(fine_delay_cnt0__1[0]),
        .Q(fine_delay_cnt_reg__0[0]),
        .R(SS));
  FDRE \fine_delay_cnt_reg[1] 
       (.C(CLK),
        .CE(fine_delay_cnt0),
        .D(fine_delay_cnt0__1[1]),
        .Q(fine_delay_cnt_reg__0[1]),
        .R(SS));
  FDRE \fine_delay_cnt_reg[2] 
       (.C(CLK),
        .CE(fine_delay_cnt0),
        .D(fine_delay_cnt0__1[2]),
        .Q(fine_delay_cnt_reg__0[2]),
        .R(SS));
  FDRE \fine_delay_cnt_reg[3] 
       (.C(CLK),
        .CE(fine_delay_cnt0),
        .D(fine_delay_cnt0__1[3]),
        .Q(fine_delay_cnt_reg__0[3]),
        .R(SS));
  FDRE \fine_delay_cnt_reg[4] 
       (.C(CLK),
        .CE(fine_delay_cnt0),
        .D(fine_delay_cnt0__1[4]),
        .Q(fine_delay_cnt_reg__0[4]),
        .R(SS));
  FDRE \fine_delay_cnt_reg[5] 
       (.C(CLK),
        .CE(fine_delay_cnt0),
        .D(fine_delay_cnt0__1[5]),
        .Q(fine_delay_cnt_reg__0[5]),
        .R(SS));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  IN_FIFO #(
    .ALMOST_EMPTY_VALUE(1),
    .ALMOST_FULL_VALUE(1),
    .ARRAY_MODE("ARRAY_MODE_4_X_4"),
    .SYNCHRONOUS_MODE("FALSE")) 
    \in_fifo_inst.in_fifo 
       (.ALMOSTEMPTY(C_if_a_empty),
        .ALMOSTFULL(\in_fifo_inst.in_fifo_n_1 ),
        .D0(iserdes_dout[3:0]),
        .D1(iserdes_dout[7:4]),
        .D2(iserdes_dout[11:8]),
        .D3(iserdes_dout[15:12]),
        .D4(iserdes_dout[19:16]),
        .D5({iserdes_dout[43:40],iserdes_dout[23:20]}),
        .D6({iserdes_dout[47:44],iserdes_dout[27:24]}),
        .D7(iserdes_dout[31:28]),
        .D8(iserdes_dout[35:32]),
        .D9(iserdes_dout[39:36]),
        .EMPTY(\in_fifo_inst.in_fifo_n_2 ),
        .FULL(C_if_full),
        .Q0(rd_data[7:0]),
        .Q1(rd_data[15:8]),
        .Q2(rd_data[23:16]),
        .Q3(rd_data[31:24]),
        .Q4(rd_data[39:32]),
        .Q5(rd_data[47:40]),
        .Q6(rd_data[55:48]),
        .Q7(rd_data[63:56]),
        .Q8(rd_data[71:64]),
        .Q9(rd_data[79:72]),
        .RDCLK(CLK),
        .RDEN(1'b1),
        .RESET(is_rst),
        .WRCLK(iserdes_clkdiv),
        .WREN(1'b1));
  LUT4 #(
    .INIT(16'h8000)) 
    init_calib_complete_r_i_3
       (.I0(C_po_delay_done),
        .I1(D_po_delay_done),
        .I2(A_po_delay_done),
        .I3(B_po_delay_done),
        .O(po_delay_done_w));
  LUT5 #(
    .INIT(32'h00000100)) 
    po_delay_done_i_1__1
       (.I0(coarse_delay_cnt[1]),
        .I1(coarse_delay_cnt[0]),
        .I2(coarse_delay_cnt[2]),
        .I3(po_dec_done),
        .I4(po_delay_done_i_2__1_n_0),
        .O(po_delay_done0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    po_delay_done_i_2__1
       (.I0(fine_delay_cnt_reg__0[4]),
        .I1(fine_delay_cnt_reg__0[2]),
        .I2(fine_delay_cnt_reg__0[0]),
        .I3(fine_delay_cnt_reg__0[1]),
        .I4(fine_delay_cnt_reg__0[3]),
        .I5(fine_delay_cnt_reg__0[5]),
        .O(po_delay_done_i_2__1_n_0));
  FDRE po_delay_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_delay_done0),
        .Q(C_po_delay_done),
        .R(rstdiv0_sync_r1));
  sram_migmig_7series_v2_4_qdr_rld_if_post_fifo_3 \post_fifo.qdr_rld_if_post_fifo 
       (.B_pi_counter_read_en_reg(B_pi_counter_read_en_reg),
        .CLK(CLK),
        .C_pi_counter_read_en_reg(\in_fifo_inst.in_fifo_n_2 ),
        .I247(rd_data[77:24]),
        .if_empty_2r(if_empty_2r),
        .if_empty_r_reg(if_empty_r_reg_0),
        .my_empty_reg_0(my_empty_reg),
        .my_empty_reg_1(my_empty_reg_0),
        .rd_data_map(rd_data_map),
        .rstdiv0_sync_r1(rstdiv0_sync_r1),
        .rstdiv0_sync_r1_reg_rep__4(rstdiv0_sync_r1_reg_rep__4));
  sram_migmig_7series_v2_4_qdr_rld_byte_group_io__parameterized7 qdr_rld_byte_group_io
       (.CLK(CLK),
        .I(I),
        .\dlyval_dq_r_reg[89] (\dlyval_dq_r_reg[89] ),
        .idelay_ld(idelay_ld),
        .is_rst(is_rst),
        .iserdes_clk(if_empty_r_reg),
        .iserdes_clkdiv(iserdes_clkdiv),
        .iserdes_q(iserdes_dout[47:12]),
        .skewd_iserdes_clkb_4(skewd_iserdes_clkb_4));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_cnt[0]_i_1__1 
       (.I0(wait_cnt_reg__0[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wait_cnt[1]_i_1__1 
       (.I0(wait_cnt_reg__0[0]),
        .I1(wait_cnt_reg__0[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wait_cnt[2]_i_1__1 
       (.I0(wait_cnt_reg__0[1]),
        .I1(wait_cnt_reg__0[0]),
        .I2(wait_cnt_reg__0[2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wait_cnt[3]_i_2__1 
       (.I0(wait_cnt_reg__0[2]),
        .I1(wait_cnt_reg__0[0]),
        .I2(wait_cnt_reg__0[1]),
        .I3(wait_cnt_reg__0[3]),
        .O(p_0_in__1[3]));
  FDRE \wait_cnt_reg[0] 
       (.C(CLK),
        .CE(po_dec_done_reg),
        .D(p_0_in__1[0]),
        .Q(wait_cnt_reg__0[0]),
        .R(SS));
  FDRE \wait_cnt_reg[1] 
       (.C(CLK),
        .CE(po_dec_done_reg),
        .D(p_0_in__1[1]),
        .Q(wait_cnt_reg__0[1]),
        .R(SS));
  FDRE \wait_cnt_reg[2] 
       (.C(CLK),
        .CE(po_dec_done_reg),
        .D(p_0_in__1[2]),
        .Q(wait_cnt_reg__0[2]),
        .R(SS));
  FDRE \wait_cnt_reg[3] 
       (.C(CLK),
        .CE(po_dec_done_reg),
        .D(p_0_in__1[3]),
        .Q(wait_cnt_reg__0[3]),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_rld_byte_lane" *) 
module sram_migmig_7series_v2_4_qdr_rld_byte_lane__parameterized8
   (my_full_reg,
    my_full_reg_0,
    D_po_delay_done,
    my_full_reg_1,
    rd_data_map,
    D,
    D_pi_counter_read_en_reg,
    D_pi_edge_adv,
    D_pi_fine_enable_reg,
    D_pi_fine_inc_reg,
    freq_refclk,
    mem_refclk,
    \qdriip_cq_n[0] ,
    SR,
    sync_pulse,
    CLK,
    rstdiv0_sync_r1,
    if_empty_2r,
    po_dec_done,
    skewd_iserdes_clkb_5,
    I,
    idelay_ld,
    \dlyval_dq_r_reg[44] ,
    SS,
    rstdiv0_sync_r1_reg_rep__0,
    po_dec_done_reg,
    COUNTERREADVAL,
    \calib_sel_reg[0] ,
    C_pi_counter_read_en_reg,
    \calib_sel_reg[1] ,
    A_pi_counter_read_en_reg);
  output my_full_reg;
  output my_full_reg_0;
  output D_po_delay_done;
  output my_full_reg_1;
  output [35:0]rd_data_map;
  output [5:0]D;
  input D_pi_counter_read_en_reg;
  input D_pi_edge_adv;
  input D_pi_fine_enable_reg;
  input D_pi_fine_inc_reg;
  input freq_refclk;
  input mem_refclk;
  input \qdriip_cq_n[0] ;
  input [0:0]SR;
  input sync_pulse;
  input CLK;
  input rstdiv0_sync_r1;
  input if_empty_2r;
  input po_dec_done;
  input skewd_iserdes_clkb_5;
  input [8:0]I;
  input idelay_ld;
  input [4:0]\dlyval_dq_r_reg[44] ;
  input [0:0]SS;
  input rstdiv0_sync_r1_reg_rep__0;
  input [0:0]po_dec_done_reg;
  input [5:0]COUNTERREADVAL;
  input \calib_sel_reg[0] ;
  input [5:0]C_pi_counter_read_en_reg;
  input \calib_sel_reg[1] ;
  input [5:0]A_pi_counter_read_en_reg;

  wire [5:0]A_pi_counter_read_en_reg;
  wire CLK;
  wire [5:0]COUNTERREADVAL;
  wire [5:0]C_pi_counter_read_en_reg;
  wire [5:0]D;
  wire D_if_a_empty;
  wire D_if_full;
  wire D_pi_counter_read_en_reg;
  wire [5:0]D_pi_counter_read_val;
  wire D_pi_edge_adv;
  wire D_pi_fine_enable_reg;
  wire D_pi_fine_inc_reg;
  wire D_po_delay_done;
  wire [8:0]I;
  wire \PHASER_IN_inst.phaser_in_n_0 ;
  wire [0:0]SR;
  wire [0:0]SS;
  wire \calib_sel_reg[0] ;
  wire \calib_sel_reg[1] ;
  wire [2:0]coarse_delay_cnt;
  wire \coarse_delay_cnt[0]_i_1_n_0 ;
  wire \coarse_delay_cnt[1]_i_1_n_0 ;
  wire \coarse_delay_cnt[2]_i_1_n_0 ;
  wire \coarse_delay_cnt[2]_i_2__2_n_0 ;
  wire [4:0]\dlyval_dq_r_reg[44] ;
  wire fine_delay_cnt0;
  wire [5:0]fine_delay_cnt0__2;
  wire [5:0]fine_delay_cnt_reg__0;
  wire freq_refclk;
  wire idelay_ld;
  wire if_empty_2r;
  wire \in_fifo_inst.in_fifo_n_1 ;
  wire is_rst;
  wire iserdes_clkdiv;
  wire [47:0]iserdes_dout;
  wire mem_refclk;
  wire my_full_reg;
  wire my_full_reg_0;
  wire my_full_reg_1;
  wire [3:0]p_0_in__2;
  wire po_dec_done;
  wire [0:0]po_dec_done_reg;
  wire po_delay_done0;
  wire po_delay_done_i_2__2_n_0;
  wire \qdriip_cq_n[0] ;
  wire [79:0]rd_data;
  wire [35:0]rd_data_map;
  wire rstdiv0_sync_r1;
  wire rstdiv0_sync_r1_reg_rep__0;
  wire skewd_iserdes_clkb_5;
  wire sync_pulse;
  wire [3:0]wait_cnt_reg__0;
  wire \NLW_PHASER_IN_inst.phaser_in_RCLK_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  PHASER_IN #(
    .CLKOUT_DIV(2),
    .DQS_BIAS_MODE("FALSE"),
    .EN_ISERDES_RST("TRUE"),
    .FINE_DELAY(33),
    .FREQ_REF_DIV("NONE"),
    .IS_RST_INVERTED(1'b0),
    .MEMREFCLK_PERIOD(2.000000),
    .OUTPUT_CLK_SRC("DELAYED_PHASE_REF"),
    .PHASEREFCLK_PERIOD(2.000000),
    .REFCLK_PERIOD(2.000000),
    .SEL_CLK_OFFSET(5),
    .SYNC_IN_DIV_RST("TRUE")) 
    \PHASER_IN_inst.phaser_in 
       (.COUNTERLOADEN(1'b0),
        .COUNTERLOADVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .COUNTERREADEN(D_pi_counter_read_en_reg),
        .COUNTERREADVAL(D_pi_counter_read_val),
        .DIVIDERST(1'b0),
        .EDGEADV(D_pi_edge_adv),
        .FINEENABLE(D_pi_fine_enable_reg),
        .FINEINC(D_pi_fine_inc_reg),
        .FINEOVERFLOW(\PHASER_IN_inst.phaser_in_n_0 ),
        .FREQREFCLK(freq_refclk),
        .ICLK(my_full_reg),
        .ICLKDIV(iserdes_clkdiv),
        .ISERDESRST(is_rst),
        .MEMREFCLK(mem_refclk),
        .PHASEREFCLK(\qdriip_cq_n[0] ),
        .RANKSEL({1'b0,1'b0}),
        .RCLK(\NLW_PHASER_IN_inst.phaser_in_RCLK_UNCONNECTED ),
        .RST(SR),
        .SYNCIN(sync_pulse),
        .SYSCLK(CLK));
  LUT4 #(
    .INIT(16'h5A58)) 
    \coarse_delay_cnt[0]_i_1 
       (.I0(\coarse_delay_cnt[2]_i_2__2_n_0 ),
        .I1(coarse_delay_cnt[2]),
        .I2(coarse_delay_cnt[0]),
        .I3(coarse_delay_cnt[1]),
        .O(\coarse_delay_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'hF508)) 
    \coarse_delay_cnt[1]_i_1 
       (.I0(\coarse_delay_cnt[2]_i_2__2_n_0 ),
        .I1(coarse_delay_cnt[2]),
        .I2(coarse_delay_cnt[0]),
        .I3(coarse_delay_cnt[1]),
        .O(\coarse_delay_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'hCCC4)) 
    \coarse_delay_cnt[2]_i_1 
       (.I0(\coarse_delay_cnt[2]_i_2__2_n_0 ),
        .I1(coarse_delay_cnt[2]),
        .I2(coarse_delay_cnt[0]),
        .I3(coarse_delay_cnt[1]),
        .O(\coarse_delay_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \coarse_delay_cnt[2]_i_2__2 
       (.I0(wait_cnt_reg__0[3]),
        .I1(po_dec_done),
        .I2(wait_cnt_reg__0[2]),
        .I3(wait_cnt_reg__0[0]),
        .I4(wait_cnt_reg__0[1]),
        .O(\coarse_delay_cnt[2]_i_2__2_n_0 ));
  FDRE \coarse_delay_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\coarse_delay_cnt[0]_i_1_n_0 ),
        .Q(coarse_delay_cnt[0]),
        .R(SS));
  FDRE \coarse_delay_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\coarse_delay_cnt[1]_i_1_n_0 ),
        .Q(coarse_delay_cnt[1]),
        .R(SS));
  FDRE \coarse_delay_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\coarse_delay_cnt[2]_i_1_n_0 ),
        .Q(coarse_delay_cnt[2]),
        .R(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \fine_delay_cnt[0]_i_1__2 
       (.I0(fine_delay_cnt_reg__0[0]),
        .O(fine_delay_cnt0__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \fine_delay_cnt[1]_i_1__2 
       (.I0(fine_delay_cnt_reg__0[1]),
        .I1(fine_delay_cnt_reg__0[0]),
        .O(fine_delay_cnt0__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \fine_delay_cnt[2]_i_1__2 
       (.I0(fine_delay_cnt_reg__0[2]),
        .I1(fine_delay_cnt_reg__0[0]),
        .I2(fine_delay_cnt_reg__0[1]),
        .O(fine_delay_cnt0__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \fine_delay_cnt[3]_i_1__2 
       (.I0(fine_delay_cnt_reg__0[3]),
        .I1(fine_delay_cnt_reg__0[1]),
        .I2(fine_delay_cnt_reg__0[0]),
        .I3(fine_delay_cnt_reg__0[2]),
        .O(fine_delay_cnt0__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \fine_delay_cnt[4]_i_1__2 
       (.I0(fine_delay_cnt_reg__0[4]),
        .I1(fine_delay_cnt_reg__0[2]),
        .I2(fine_delay_cnt_reg__0[0]),
        .I3(fine_delay_cnt_reg__0[1]),
        .I4(fine_delay_cnt_reg__0[3]),
        .O(fine_delay_cnt0__2[4]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \fine_delay_cnt[5]_i_1__2 
       (.I0(wait_cnt_reg__0[1]),
        .I1(wait_cnt_reg__0[0]),
        .I2(wait_cnt_reg__0[2]),
        .I3(po_dec_done),
        .I4(wait_cnt_reg__0[3]),
        .I5(po_delay_done_i_2__2_n_0),
        .O(fine_delay_cnt0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \fine_delay_cnt[5]_i_2__2 
       (.I0(fine_delay_cnt_reg__0[5]),
        .I1(fine_delay_cnt_reg__0[3]),
        .I2(fine_delay_cnt_reg__0[1]),
        .I3(fine_delay_cnt_reg__0[0]),
        .I4(fine_delay_cnt_reg__0[2]),
        .I5(fine_delay_cnt_reg__0[4]),
        .O(fine_delay_cnt0__2[5]));
  FDRE \fine_delay_cnt_reg[0] 
       (.C(CLK),
        .CE(fine_delay_cnt0),
        .D(fine_delay_cnt0__2[0]),
        .Q(fine_delay_cnt_reg__0[0]),
        .R(SS));
  FDRE \fine_delay_cnt_reg[1] 
       (.C(CLK),
        .CE(fine_delay_cnt0),
        .D(fine_delay_cnt0__2[1]),
        .Q(fine_delay_cnt_reg__0[1]),
        .R(SS));
  FDRE \fine_delay_cnt_reg[2] 
       (.C(CLK),
        .CE(fine_delay_cnt0),
        .D(fine_delay_cnt0__2[2]),
        .Q(fine_delay_cnt_reg__0[2]),
        .R(SS));
  FDRE \fine_delay_cnt_reg[3] 
       (.C(CLK),
        .CE(fine_delay_cnt0),
        .D(fine_delay_cnt0__2[3]),
        .Q(fine_delay_cnt_reg__0[3]),
        .R(SS));
  FDRE \fine_delay_cnt_reg[4] 
       (.C(CLK),
        .CE(fine_delay_cnt0),
        .D(fine_delay_cnt0__2[4]),
        .Q(fine_delay_cnt_reg__0[4]),
        .R(SS));
  FDRE \fine_delay_cnt_reg[5] 
       (.C(CLK),
        .CE(fine_delay_cnt0),
        .D(fine_delay_cnt0__2[5]),
        .Q(fine_delay_cnt_reg__0[5]),
        .R(SS));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  IN_FIFO #(
    .ALMOST_EMPTY_VALUE(1),
    .ALMOST_FULL_VALUE(1),
    .ARRAY_MODE("ARRAY_MODE_4_X_4"),
    .SYNCHRONOUS_MODE("FALSE")) 
    \in_fifo_inst.in_fifo 
       (.ALMOSTEMPTY(D_if_a_empty),
        .ALMOSTFULL(\in_fifo_inst.in_fifo_n_1 ),
        .D0(iserdes_dout[3:0]),
        .D1(iserdes_dout[7:4]),
        .D2(iserdes_dout[11:8]),
        .D3(iserdes_dout[15:12]),
        .D4(iserdes_dout[19:16]),
        .D5({iserdes_dout[43:40],iserdes_dout[23:20]}),
        .D6({iserdes_dout[47:44],iserdes_dout[27:24]}),
        .D7(iserdes_dout[31:28]),
        .D8(iserdes_dout[35:32]),
        .D9(iserdes_dout[39:36]),
        .EMPTY(my_full_reg_0),
        .FULL(D_if_full),
        .Q0(rd_data[7:0]),
        .Q1(rd_data[15:8]),
        .Q2(rd_data[23:16]),
        .Q3(rd_data[31:24]),
        .Q4(rd_data[39:32]),
        .Q5(rd_data[47:40]),
        .Q6(rd_data[55:48]),
        .Q7(rd_data[63:56]),
        .Q8(rd_data[71:64]),
        .Q9(rd_data[79:72]),
        .RDCLK(CLK),
        .RDEN(1'b1),
        .RESET(is_rst),
        .WRCLK(iserdes_clkdiv),
        .WREN(1'b1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pi_counter_read_val[0]_i_1 
       (.I0(D_pi_counter_read_val[0]),
        .I1(COUNTERREADVAL[0]),
        .I2(\calib_sel_reg[0] ),
        .I3(C_pi_counter_read_en_reg[0]),
        .I4(\calib_sel_reg[1] ),
        .I5(A_pi_counter_read_en_reg[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pi_counter_read_val[1]_i_1 
       (.I0(D_pi_counter_read_val[1]),
        .I1(COUNTERREADVAL[1]),
        .I2(\calib_sel_reg[0] ),
        .I3(C_pi_counter_read_en_reg[1]),
        .I4(\calib_sel_reg[1] ),
        .I5(A_pi_counter_read_en_reg[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pi_counter_read_val[2]_i_1 
       (.I0(D_pi_counter_read_val[2]),
        .I1(COUNTERREADVAL[2]),
        .I2(\calib_sel_reg[0] ),
        .I3(C_pi_counter_read_en_reg[2]),
        .I4(\calib_sel_reg[1] ),
        .I5(A_pi_counter_read_en_reg[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pi_counter_read_val[3]_i_1 
       (.I0(D_pi_counter_read_val[3]),
        .I1(COUNTERREADVAL[3]),
        .I2(\calib_sel_reg[0] ),
        .I3(C_pi_counter_read_en_reg[3]),
        .I4(\calib_sel_reg[1] ),
        .I5(A_pi_counter_read_en_reg[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pi_counter_read_val[4]_i_1 
       (.I0(D_pi_counter_read_val[4]),
        .I1(COUNTERREADVAL[4]),
        .I2(\calib_sel_reg[0] ),
        .I3(C_pi_counter_read_en_reg[4]),
        .I4(\calib_sel_reg[1] ),
        .I5(A_pi_counter_read_en_reg[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pi_counter_read_val[5]_i_1 
       (.I0(D_pi_counter_read_val[5]),
        .I1(COUNTERREADVAL[5]),
        .I2(\calib_sel_reg[0] ),
        .I3(C_pi_counter_read_en_reg[5]),
        .I4(\calib_sel_reg[1] ),
        .I5(A_pi_counter_read_en_reg[5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h00000100)) 
    po_delay_done_i_1__2
       (.I0(coarse_delay_cnt[1]),
        .I1(coarse_delay_cnt[0]),
        .I2(coarse_delay_cnt[2]),
        .I3(po_dec_done),
        .I4(po_delay_done_i_2__2_n_0),
        .O(po_delay_done0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    po_delay_done_i_2__2
       (.I0(fine_delay_cnt_reg__0[4]),
        .I1(fine_delay_cnt_reg__0[2]),
        .I2(fine_delay_cnt_reg__0[0]),
        .I3(fine_delay_cnt_reg__0[1]),
        .I4(fine_delay_cnt_reg__0[3]),
        .I5(fine_delay_cnt_reg__0[5]),
        .O(po_delay_done_i_2__2_n_0));
  FDRE po_delay_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_delay_done0),
        .Q(D_po_delay_done),
        .R(rstdiv0_sync_r1));
  sram_migmig_7series_v2_4_qdr_rld_if_post_fifo \post_fifo.qdr_rld_if_post_fifo 
       (.CLK(CLK),
        .D_pi_counter_read_en_reg(my_full_reg_0),
        .I258(rd_data[77:24]),
        .if_empty_2r(if_empty_2r),
        .my_full_reg_0(my_full_reg_1),
        .rd_data_map(rd_data_map),
        .rstdiv0_sync_r1(rstdiv0_sync_r1));
  sram_migmig_7series_v2_4_qdr_rld_byte_group_io__parameterized8 qdr_rld_byte_group_io
       (.CLK(CLK),
        .I(I),
        .\dlyval_dq_r_reg[44] (\dlyval_dq_r_reg[44] ),
        .idelay_ld(idelay_ld),
        .is_rst(is_rst),
        .iserdes_clk(my_full_reg),
        .iserdes_clkdiv(iserdes_clkdiv),
        .iserdes_q(iserdes_dout[47:12]),
        .skewd_iserdes_clkb_5(skewd_iserdes_clkb_5));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_cnt[0]_i_1__2 
       (.I0(wait_cnt_reg__0[0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wait_cnt[1]_i_1__2 
       (.I0(wait_cnt_reg__0[0]),
        .I1(wait_cnt_reg__0[1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wait_cnt[2]_i_1__2 
       (.I0(wait_cnt_reg__0[1]),
        .I1(wait_cnt_reg__0[0]),
        .I2(wait_cnt_reg__0[2]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wait_cnt[3]_i_2__2 
       (.I0(wait_cnt_reg__0[2]),
        .I1(wait_cnt_reg__0[0]),
        .I2(wait_cnt_reg__0[1]),
        .I3(wait_cnt_reg__0[3]),
        .O(p_0_in__2[3]));
  FDRE \wait_cnt_reg[0] 
       (.C(CLK),
        .CE(po_dec_done_reg),
        .D(p_0_in__2[0]),
        .Q(wait_cnt_reg__0[0]),
        .R(rstdiv0_sync_r1_reg_rep__0));
  FDRE \wait_cnt_reg[1] 
       (.C(CLK),
        .CE(po_dec_done_reg),
        .D(p_0_in__2[1]),
        .Q(wait_cnt_reg__0[1]),
        .R(rstdiv0_sync_r1_reg_rep__0));
  FDRE \wait_cnt_reg[2] 
       (.C(CLK),
        .CE(po_dec_done_reg),
        .D(p_0_in__2[2]),
        .Q(wait_cnt_reg__0[2]),
        .R(rstdiv0_sync_r1_reg_rep__0));
  FDRE \wait_cnt_reg[3] 
       (.C(CLK),
        .CE(po_dec_done_reg),
        .D(p_0_in__2[3]),
        .Q(wait_cnt_reg__0[3]),
        .R(rstdiv0_sync_r1_reg_rep__0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_rld_if_post_fifo" *) 
module sram_migmig_7series_v2_4_qdr_rld_if_post_fifo
   (my_full_reg_0,
    rd_data_map,
    rstdiv0_sync_r1,
    CLK,
    if_empty_2r,
    D_pi_counter_read_en_reg,
    I258);
  output my_full_reg_0;
  output [35:0]rd_data_map;
  input rstdiv0_sync_r1;
  input CLK;
  input if_empty_2r;
  input D_pi_counter_read_en_reg;
  input [53:0]I258;

  wire CLK;
  wire D_pi_counter_read_en_reg;
  wire [53:0]I258;
  wire if_empty_2r;
  wire mem_reg_0_3_24_29_n_0;
  wire mem_reg_0_3_24_29_n_1;
  wire mem_reg_0_3_24_29_n_2;
  wire mem_reg_0_3_24_29_n_3;
  wire mem_reg_0_3_24_29_n_4;
  wire mem_reg_0_3_24_29_n_5;
  wire mem_reg_0_3_30_35_n_0;
  wire mem_reg_0_3_30_35_n_1;
  wire mem_reg_0_3_30_35_n_2;
  wire mem_reg_0_3_30_35_n_3;
  wire mem_reg_0_3_30_35_n_4;
  wire mem_reg_0_3_30_35_n_5;
  wire mem_reg_0_3_36_41_n_0;
  wire mem_reg_0_3_36_41_n_1;
  wire mem_reg_0_3_36_41_n_2;
  wire mem_reg_0_3_36_41_n_3;
  wire mem_reg_0_3_36_41_n_4;
  wire mem_reg_0_3_36_41_n_5;
  wire mem_reg_0_3_42_47_n_0;
  wire mem_reg_0_3_42_47_n_1;
  wire mem_reg_0_3_42_47_n_2;
  wire mem_reg_0_3_42_47_n_3;
  wire mem_reg_0_3_42_47_n_4;
  wire mem_reg_0_3_42_47_n_5;
  wire mem_reg_0_3_48_53_n_0;
  wire mem_reg_0_3_48_53_n_1;
  wire mem_reg_0_3_48_53_n_2;
  wire mem_reg_0_3_48_53_n_3;
  wire mem_reg_0_3_48_53_n_4;
  wire mem_reg_0_3_48_53_n_5;
  wire mem_reg_0_3_54_59_n_0;
  wire mem_reg_0_3_54_59_n_1;
  wire mem_reg_0_3_54_59_n_2;
  wire mem_reg_0_3_54_59_n_3;
  wire mem_reg_0_3_54_59_n_4;
  wire mem_reg_0_3_54_59_n_5;
  wire mem_reg_0_3_60_65_n_0;
  wire mem_reg_0_3_60_65_n_1;
  wire mem_reg_0_3_60_65_n_2;
  wire mem_reg_0_3_60_65_n_3;
  wire mem_reg_0_3_60_65_n_4;
  wire mem_reg_0_3_60_65_n_5;
  wire mem_reg_0_3_66_71_n_0;
  wire mem_reg_0_3_66_71_n_1;
  wire mem_reg_0_3_66_71_n_2;
  wire mem_reg_0_3_66_71_n_3;
  wire mem_reg_0_3_66_71_n_4;
  wire mem_reg_0_3_66_71_n_5;
  wire mem_reg_0_3_72_77_n_0;
  wire mem_reg_0_3_72_77_n_1;
  wire mem_reg_0_3_72_77_n_2;
  wire mem_reg_0_3_72_77_n_3;
  wire mem_reg_0_3_72_77_n_4;
  wire mem_reg_0_3_72_77_n_5;
  wire my_empty1_out;
  wire my_empty_i_1__2_n_0;
  wire my_full2_out;
  wire my_full_i_1__2_n_0;
  wire my_full_reg_0;
  wire my_full_reg_n_0;
  wire [35:0]rd_data_map;
  wire [1:0]rd_ptr;
  wire \rd_ptr[0]_i_1__8_n_0 ;
  wire \rd_ptr[1]_i_1__8_n_0 ;
  wire rstdiv0_sync_r1;
  wire wr_en;
  wire [1:0]wr_ptr;
  wire \wr_ptr[0]_i_1__9_n_0 ;
  wire \wr_ptr[1]_i_1__9_n_0 ;
  wire [1:0]NLW_mem_reg_0_3_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_36_41_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_42_47_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_48_53_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_54_59_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_60_65_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_66_71_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_72_77_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_24_29
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(I258[1:0]),
        .DIB(I258[3:2]),
        .DIC(I258[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_3_24_29_n_0,mem_reg_0_3_24_29_n_1}),
        .DOB({mem_reg_0_3_24_29_n_2,mem_reg_0_3_24_29_n_3}),
        .DOC({mem_reg_0_3_24_29_n_4,mem_reg_0_3_24_29_n_5}),
        .DOD(NLW_mem_reg_0_3_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  LUT4 #(
    .INIT(16'h0213)) 
    mem_reg_0_3_24_29_i_1__0
       (.I0(if_empty_2r),
        .I1(D_pi_counter_read_en_reg),
        .I2(my_full_reg_n_0),
        .I3(my_full_reg_0),
        .O(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_30_35
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(I258[7:6]),
        .DIB(I258[9:8]),
        .DIC(I258[11:10]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_3_30_35_n_0,mem_reg_0_3_30_35_n_1}),
        .DOB({mem_reg_0_3_30_35_n_2,mem_reg_0_3_30_35_n_3}),
        .DOC({mem_reg_0_3_30_35_n_4,mem_reg_0_3_30_35_n_5}),
        .DOD(NLW_mem_reg_0_3_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_36_41
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(I258[13:12]),
        .DIB(I258[15:14]),
        .DIC(I258[17:16]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_3_36_41_n_0,mem_reg_0_3_36_41_n_1}),
        .DOB({mem_reg_0_3_36_41_n_2,mem_reg_0_3_36_41_n_3}),
        .DOC({mem_reg_0_3_36_41_n_4,mem_reg_0_3_36_41_n_5}),
        .DOD(NLW_mem_reg_0_3_36_41_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_42_47
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(I258[19:18]),
        .DIB(I258[21:20]),
        .DIC(I258[23:22]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_3_42_47_n_0,mem_reg_0_3_42_47_n_1}),
        .DOB({mem_reg_0_3_42_47_n_2,mem_reg_0_3_42_47_n_3}),
        .DOC({mem_reg_0_3_42_47_n_4,mem_reg_0_3_42_47_n_5}),
        .DOD(NLW_mem_reg_0_3_42_47_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_48_53
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(I258[25:24]),
        .DIB(I258[27:26]),
        .DIC(I258[29:28]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_3_48_53_n_0,mem_reg_0_3_48_53_n_1}),
        .DOB({mem_reg_0_3_48_53_n_2,mem_reg_0_3_48_53_n_3}),
        .DOC({mem_reg_0_3_48_53_n_4,mem_reg_0_3_48_53_n_5}),
        .DOD(NLW_mem_reg_0_3_48_53_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_54_59
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(I258[31:30]),
        .DIB(I258[33:32]),
        .DIC(I258[35:34]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_3_54_59_n_0,mem_reg_0_3_54_59_n_1}),
        .DOB({mem_reg_0_3_54_59_n_2,mem_reg_0_3_54_59_n_3}),
        .DOC({mem_reg_0_3_54_59_n_4,mem_reg_0_3_54_59_n_5}),
        .DOD(NLW_mem_reg_0_3_54_59_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_60_65
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(I258[37:36]),
        .DIB(I258[39:38]),
        .DIC(I258[41:40]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_3_60_65_n_0,mem_reg_0_3_60_65_n_1}),
        .DOB({mem_reg_0_3_60_65_n_2,mem_reg_0_3_60_65_n_3}),
        .DOC({mem_reg_0_3_60_65_n_4,mem_reg_0_3_60_65_n_5}),
        .DOD(NLW_mem_reg_0_3_60_65_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_66_71
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(I258[43:42]),
        .DIB(I258[45:44]),
        .DIC(I258[47:46]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_3_66_71_n_0,mem_reg_0_3_66_71_n_1}),
        .DOB({mem_reg_0_3_66_71_n_2,mem_reg_0_3_66_71_n_3}),
        .DOC({mem_reg_0_3_66_71_n_4,mem_reg_0_3_66_71_n_5}),
        .DOD(NLW_mem_reg_0_3_66_71_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_72_77
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(I258[49:48]),
        .DIB(I258[51:50]),
        .DIC(I258[53:52]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_3_72_77_n_0,mem_reg_0_3_72_77_n_1}),
        .DOB({mem_reg_0_3_72_77_n_2,mem_reg_0_3_72_77_n_3}),
        .DOC({mem_reg_0_3_72_77_n_4,mem_reg_0_3_72_77_n_5}),
        .DOD(NLW_mem_reg_0_3_72_77_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd0_0_reg_0_15_0_3_i_1
       (.I0(I258[21]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_42_47_n_2),
        .O(rd_data_map[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd0_0_reg_0_15_0_3_i_2
       (.I0(I258[29]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_48_53_n_4),
        .O(rd_data_map[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd0_0_reg_0_15_0_3_i_3
       (.I0(I258[41]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_60_65_n_4),
        .O(rd_data_map[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd0_0_reg_0_15_0_3_i_4
       (.I0(I258[1]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_24_29_n_0),
        .O(rd_data_map[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd0_1_reg_0_15_0_4_i_1
       (.I0(I258[17]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_36_41_n_4),
        .O(rd_data_map[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd0_1_reg_0_15_0_4_i_2
       (.I0(I258[9]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_30_35_n_2),
        .O(rd_data_map[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd0_1_reg_0_15_0_4_i_3
       (.I0(I258[25]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_48_53_n_0),
        .O(rd_data_map[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd0_1_reg_0_15_0_4_i_4
       (.I0(I258[49]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_72_77_n_0),
        .O(rd_data_map[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd0_1_reg_0_15_0_4_i_5
       (.I0(I258[33]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_54_59_n_2),
        .O(rd_data_map[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd1_0_reg_0_15_0_3_i_1
       (.I0(I258[23]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_42_47_n_4),
        .O(rd_data_map[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd1_0_reg_0_15_0_3_i_2
       (.I0(I258[31]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_54_59_n_0),
        .O(rd_data_map[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd1_0_reg_0_15_0_3_i_3
       (.I0(I258[43]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_66_71_n_0),
        .O(rd_data_map[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd1_0_reg_0_15_0_3_i_4
       (.I0(I258[3]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_24_29_n_2),
        .O(rd_data_map[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd1_1_reg_0_15_0_4_i_1
       (.I0(I258[19]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_42_47_n_0),
        .O(rd_data_map[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd1_1_reg_0_15_0_4_i_2
       (.I0(I258[11]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_30_35_n_4),
        .O(rd_data_map[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd1_1_reg_0_15_0_4_i_3
       (.I0(I258[27]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_48_53_n_2),
        .O(rd_data_map[34]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd1_1_reg_0_15_0_4_i_4
       (.I0(I258[51]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_72_77_n_2),
        .O(rd_data_map[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd1_1_reg_0_15_0_4_i_5
       (.I0(I258[35]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_54_59_n_4),
        .O(rd_data_map[35]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd0_0_reg_0_15_0_3_i_1
       (.I0(I258[20]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_42_47_n_3),
        .O(rd_data_map[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd0_0_reg_0_15_0_3_i_2
       (.I0(I258[28]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_48_53_n_5),
        .O(rd_data_map[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd0_0_reg_0_15_0_3_i_3
       (.I0(I258[40]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_60_65_n_5),
        .O(rd_data_map[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd0_0_reg_0_15_0_3_i_4
       (.I0(I258[0]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_24_29_n_1),
        .O(rd_data_map[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd0_1_reg_0_15_0_4_i_1
       (.I0(I258[16]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_36_41_n_5),
        .O(rd_data_map[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd0_1_reg_0_15_0_4_i_2
       (.I0(I258[8]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_30_35_n_3),
        .O(rd_data_map[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd0_1_reg_0_15_0_4_i_3
       (.I0(I258[24]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_48_53_n_1),
        .O(rd_data_map[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd0_1_reg_0_15_0_4_i_4
       (.I0(I258[48]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_72_77_n_1),
        .O(rd_data_map[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd0_1_reg_0_15_0_4_i_5
       (.I0(I258[32]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_54_59_n_3),
        .O(rd_data_map[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd1_0_reg_0_15_0_3_i_1
       (.I0(I258[22]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_42_47_n_5),
        .O(rd_data_map[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd1_0_reg_0_15_0_3_i_2
       (.I0(I258[30]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_54_59_n_1),
        .O(rd_data_map[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd1_0_reg_0_15_0_3_i_3
       (.I0(I258[42]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_66_71_n_1),
        .O(rd_data_map[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd1_0_reg_0_15_0_3_i_4
       (.I0(I258[2]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_24_29_n_3),
        .O(rd_data_map[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd1_1_reg_0_15_0_4_i_1
       (.I0(I258[18]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_42_47_n_1),
        .O(rd_data_map[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd1_1_reg_0_15_0_4_i_2
       (.I0(I258[10]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_30_35_n_5),
        .O(rd_data_map[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd1_1_reg_0_15_0_4_i_3
       (.I0(I258[26]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_48_53_n_3),
        .O(rd_data_map[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd1_1_reg_0_15_0_4_i_4
       (.I0(I258[50]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_72_77_n_3),
        .O(rd_data_map[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd1_1_reg_0_15_0_4_i_5
       (.I0(I258[34]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_54_59_n_5),
        .O(rd_data_map[26]));
  LUT5 #(
    .INIT(32'hFFFD0400)) 
    my_empty_i_1__2
       (.I0(if_empty_2r),
        .I1(my_empty1_out),
        .I2(my_full_reg_n_0),
        .I3(D_pi_counter_read_en_reg),
        .I4(my_full_reg_0),
        .O(my_empty_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'h04101004)) 
    my_empty_i_2__2
       (.I0(if_empty_2r),
        .I1(wr_ptr[0]),
        .I2(rd_ptr[0]),
        .I3(rd_ptr[1]),
        .I4(wr_ptr[1]),
        .O(my_empty1_out));
  FDSE my_empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(my_empty_i_1__2_n_0),
        .Q(my_full_reg_0),
        .S(rstdiv0_sync_r1));
  LUT5 #(
    .INIT(32'hFEFF0008)) 
    my_full_i_1__2
       (.I0(if_empty_2r),
        .I1(my_full2_out),
        .I2(my_full_reg_0),
        .I3(D_pi_counter_read_en_reg),
        .I4(my_full_reg_n_0),
        .O(my_full_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'h08202008)) 
    my_full_i_2__2
       (.I0(if_empty_2r),
        .I1(rd_ptr[0]),
        .I2(wr_ptr[0]),
        .I3(wr_ptr[1]),
        .I4(rd_ptr[1]),
        .O(my_full2_out));
  FDRE my_full_reg
       (.C(CLK),
        .CE(1'b1),
        .D(my_full_i_1__2_n_0),
        .Q(my_full_reg_n_0),
        .R(rstdiv0_sync_r1));
  LUT3 #(
    .INIT(8'hE1)) 
    \rd_ptr[0]_i_1__8 
       (.I0(if_empty_2r),
        .I1(my_full_reg_0),
        .I2(rd_ptr[0]),
        .O(\rd_ptr[0]_i_1__8_n_0 ));
  LUT4 #(
    .INIT(16'hFB04)) 
    \rd_ptr[1]_i_1__8 
       (.I0(if_empty_2r),
        .I1(rd_ptr[0]),
        .I2(my_full_reg_0),
        .I3(rd_ptr[1]),
        .O(\rd_ptr[1]_i_1__8_n_0 ));
  FDRE \rd_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_ptr[0]_i_1__8_n_0 ),
        .Q(rd_ptr[0]),
        .R(rstdiv0_sync_r1));
  FDRE \rd_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_ptr[1]_i_1__8_n_0 ),
        .Q(rd_ptr[1]),
        .R(rstdiv0_sync_r1));
  LUT5 #(
    .INIT(32'hFDEC0213)) 
    \wr_ptr[0]_i_1__9 
       (.I0(if_empty_2r),
        .I1(D_pi_counter_read_en_reg),
        .I2(my_full_reg_n_0),
        .I3(my_full_reg_0),
        .I4(wr_ptr[0]),
        .O(\wr_ptr[0]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7FBF30008040C)) 
    \wr_ptr[1]_i_1__9 
       (.I0(if_empty_2r),
        .I1(wr_ptr[0]),
        .I2(D_pi_counter_read_en_reg),
        .I3(my_full_reg_n_0),
        .I4(my_full_reg_0),
        .I5(wr_ptr[1]),
        .O(\wr_ptr[1]_i_1__9_n_0 ));
  FDRE \wr_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_ptr[0]_i_1__9_n_0 ),
        .Q(wr_ptr[0]),
        .R(rstdiv0_sync_r1));
  FDRE \wr_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_ptr[1]_i_1__9_n_0 ),
        .Q(wr_ptr[1]),
        .R(rstdiv0_sync_r1));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_rld_if_post_fifo" *) 
module sram_migmig_7series_v2_4_qdr_rld_if_post_fifo_3
   (if_empty_r_reg,
    rd_data_map,
    rstdiv0_sync_r1,
    CLK,
    C_pi_counter_read_en_reg,
    my_empty_reg_0,
    B_pi_counter_read_en_reg,
    my_empty_reg_1,
    rstdiv0_sync_r1_reg_rep__4,
    if_empty_2r,
    I247);
  output if_empty_r_reg;
  output [35:0]rd_data_map;
  input rstdiv0_sync_r1;
  input CLK;
  input C_pi_counter_read_en_reg;
  input my_empty_reg_0;
  input B_pi_counter_read_en_reg;
  input my_empty_reg_1;
  input rstdiv0_sync_r1_reg_rep__4;
  input if_empty_2r;
  input [53:0]I247;

  wire B_pi_counter_read_en_reg;
  wire CLK;
  wire C_pi_counter_read_en_reg;
  wire [53:0]I247;
  wire if_empty_2r;
  wire if_empty_r_reg;
  wire mem_reg_0_3_24_29_n_0;
  wire mem_reg_0_3_24_29_n_1;
  wire mem_reg_0_3_24_29_n_2;
  wire mem_reg_0_3_24_29_n_3;
  wire mem_reg_0_3_24_29_n_4;
  wire mem_reg_0_3_24_29_n_5;
  wire mem_reg_0_3_30_35_n_0;
  wire mem_reg_0_3_30_35_n_1;
  wire mem_reg_0_3_30_35_n_2;
  wire mem_reg_0_3_30_35_n_3;
  wire mem_reg_0_3_30_35_n_4;
  wire mem_reg_0_3_30_35_n_5;
  wire mem_reg_0_3_36_41_n_0;
  wire mem_reg_0_3_36_41_n_1;
  wire mem_reg_0_3_36_41_n_2;
  wire mem_reg_0_3_36_41_n_3;
  wire mem_reg_0_3_36_41_n_4;
  wire mem_reg_0_3_36_41_n_5;
  wire mem_reg_0_3_42_47_n_0;
  wire mem_reg_0_3_42_47_n_1;
  wire mem_reg_0_3_42_47_n_2;
  wire mem_reg_0_3_42_47_n_3;
  wire mem_reg_0_3_42_47_n_4;
  wire mem_reg_0_3_42_47_n_5;
  wire mem_reg_0_3_48_53_n_0;
  wire mem_reg_0_3_48_53_n_1;
  wire mem_reg_0_3_48_53_n_2;
  wire mem_reg_0_3_48_53_n_3;
  wire mem_reg_0_3_48_53_n_4;
  wire mem_reg_0_3_48_53_n_5;
  wire mem_reg_0_3_54_59_n_0;
  wire mem_reg_0_3_54_59_n_1;
  wire mem_reg_0_3_54_59_n_2;
  wire mem_reg_0_3_54_59_n_3;
  wire mem_reg_0_3_54_59_n_4;
  wire mem_reg_0_3_54_59_n_5;
  wire mem_reg_0_3_60_65_n_0;
  wire mem_reg_0_3_60_65_n_1;
  wire mem_reg_0_3_60_65_n_2;
  wire mem_reg_0_3_60_65_n_3;
  wire mem_reg_0_3_60_65_n_4;
  wire mem_reg_0_3_60_65_n_5;
  wire mem_reg_0_3_66_71_n_0;
  wire mem_reg_0_3_66_71_n_1;
  wire mem_reg_0_3_66_71_n_2;
  wire mem_reg_0_3_66_71_n_3;
  wire mem_reg_0_3_66_71_n_4;
  wire mem_reg_0_3_66_71_n_5;
  wire mem_reg_0_3_72_77_n_0;
  wire mem_reg_0_3_72_77_n_1;
  wire mem_reg_0_3_72_77_n_2;
  wire mem_reg_0_3_72_77_n_3;
  wire mem_reg_0_3_72_77_n_4;
  wire mem_reg_0_3_72_77_n_5;
  wire my_empty1_out;
  wire my_empty_i_1__1_n_0;
  wire my_empty_reg_0;
  wire my_empty_reg_1;
  wire my_empty_reg_n_0;
  wire my_full2_out;
  wire my_full_i_1__1_n_0;
  wire my_full_reg_n_0;
  wire [35:0]rd_data_map;
  wire [1:0]rd_ptr;
  wire \rd_ptr[0]_i_1__7_n_0 ;
  wire \rd_ptr[1]_i_1__7_n_0 ;
  wire rstdiv0_sync_r1;
  wire rstdiv0_sync_r1_reg_rep__4;
  wire wr_en;
  wire [1:0]wr_ptr;
  wire \wr_ptr[0]_i_1__8_n_0 ;
  wire \wr_ptr[1]_i_1__8_n_0 ;
  wire [1:0]NLW_mem_reg_0_3_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_36_41_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_42_47_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_48_53_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_54_59_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_60_65_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_66_71_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_72_77_DOD_UNCONNECTED;

  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    if_empty_r_i_1
       (.I0(my_empty_reg_n_0),
        .I1(C_pi_counter_read_en_reg),
        .I2(my_empty_reg_0),
        .I3(B_pi_counter_read_en_reg),
        .I4(my_empty_reg_1),
        .I5(rstdiv0_sync_r1_reg_rep__4),
        .O(if_empty_r_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_24_29
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(I247[1:0]),
        .DIB(I247[3:2]),
        .DIC(I247[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_3_24_29_n_0,mem_reg_0_3_24_29_n_1}),
        .DOB({mem_reg_0_3_24_29_n_2,mem_reg_0_3_24_29_n_3}),
        .DOC({mem_reg_0_3_24_29_n_4,mem_reg_0_3_24_29_n_5}),
        .DOD(NLW_mem_reg_0_3_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  LUT4 #(
    .INIT(16'h0213)) 
    mem_reg_0_3_24_29_i_1
       (.I0(if_empty_2r),
        .I1(C_pi_counter_read_en_reg),
        .I2(my_full_reg_n_0),
        .I3(my_empty_reg_n_0),
        .O(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_30_35
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(I247[7:6]),
        .DIB(I247[9:8]),
        .DIC(I247[11:10]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_3_30_35_n_0,mem_reg_0_3_30_35_n_1}),
        .DOB({mem_reg_0_3_30_35_n_2,mem_reg_0_3_30_35_n_3}),
        .DOC({mem_reg_0_3_30_35_n_4,mem_reg_0_3_30_35_n_5}),
        .DOD(NLW_mem_reg_0_3_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_36_41
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(I247[13:12]),
        .DIB(I247[15:14]),
        .DIC(I247[17:16]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_3_36_41_n_0,mem_reg_0_3_36_41_n_1}),
        .DOB({mem_reg_0_3_36_41_n_2,mem_reg_0_3_36_41_n_3}),
        .DOC({mem_reg_0_3_36_41_n_4,mem_reg_0_3_36_41_n_5}),
        .DOD(NLW_mem_reg_0_3_36_41_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_42_47
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(I247[19:18]),
        .DIB(I247[21:20]),
        .DIC(I247[23:22]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_3_42_47_n_0,mem_reg_0_3_42_47_n_1}),
        .DOB({mem_reg_0_3_42_47_n_2,mem_reg_0_3_42_47_n_3}),
        .DOC({mem_reg_0_3_42_47_n_4,mem_reg_0_3_42_47_n_5}),
        .DOD(NLW_mem_reg_0_3_42_47_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_48_53
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(I247[25:24]),
        .DIB(I247[27:26]),
        .DIC(I247[29:28]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_3_48_53_n_0,mem_reg_0_3_48_53_n_1}),
        .DOB({mem_reg_0_3_48_53_n_2,mem_reg_0_3_48_53_n_3}),
        .DOC({mem_reg_0_3_48_53_n_4,mem_reg_0_3_48_53_n_5}),
        .DOD(NLW_mem_reg_0_3_48_53_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_54_59
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(I247[31:30]),
        .DIB(I247[33:32]),
        .DIC(I247[35:34]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_3_54_59_n_0,mem_reg_0_3_54_59_n_1}),
        .DOB({mem_reg_0_3_54_59_n_2,mem_reg_0_3_54_59_n_3}),
        .DOC({mem_reg_0_3_54_59_n_4,mem_reg_0_3_54_59_n_5}),
        .DOD(NLW_mem_reg_0_3_54_59_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_60_65
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(I247[37:36]),
        .DIB(I247[39:38]),
        .DIC(I247[41:40]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_3_60_65_n_0,mem_reg_0_3_60_65_n_1}),
        .DOB({mem_reg_0_3_60_65_n_2,mem_reg_0_3_60_65_n_3}),
        .DOC({mem_reg_0_3_60_65_n_4,mem_reg_0_3_60_65_n_5}),
        .DOD(NLW_mem_reg_0_3_60_65_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_66_71
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(I247[43:42]),
        .DIB(I247[45:44]),
        .DIC(I247[47:46]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_3_66_71_n_0,mem_reg_0_3_66_71_n_1}),
        .DOB({mem_reg_0_3_66_71_n_2,mem_reg_0_3_66_71_n_3}),
        .DOC({mem_reg_0_3_66_71_n_4,mem_reg_0_3_66_71_n_5}),
        .DOD(NLW_mem_reg_0_3_66_71_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_72_77
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(I247[49:48]),
        .DIB(I247[51:50]),
        .DIC(I247[53:52]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_3_72_77_n_0,mem_reg_0_3_72_77_n_1}),
        .DOB({mem_reg_0_3_72_77_n_2,mem_reg_0_3_72_77_n_3}),
        .DOC({mem_reg_0_3_72_77_n_4,mem_reg_0_3_72_77_n_5}),
        .DOD(NLW_mem_reg_0_3_72_77_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd0_0_reg_0_15_0_3_i_1__0
       (.I0(I247[21]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_42_47_n_2),
        .O(rd_data_map[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd0_0_reg_0_15_0_3_i_2__0
       (.I0(I247[9]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_30_35_n_2),
        .O(rd_data_map[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd0_0_reg_0_15_0_3_i_3__0
       (.I0(I247[29]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_48_53_n_4),
        .O(rd_data_map[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd0_0_reg_0_15_0_3_i_4__0
       (.I0(I247[17]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_36_41_n_4),
        .O(rd_data_map[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd0_1_reg_0_15_0_4_i_1__0
       (.I0(I247[25]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_48_53_n_0),
        .O(rd_data_map[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd0_1_reg_0_15_0_4_i_2__0
       (.I0(I247[41]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_60_65_n_4),
        .O(rd_data_map[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd0_1_reg_0_15_0_4_i_3__0
       (.I0(I247[49]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_72_77_n_0),
        .O(rd_data_map[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd0_1_reg_0_15_0_4_i_4__0
       (.I0(I247[33]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_54_59_n_2),
        .O(rd_data_map[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd0_1_reg_0_15_0_4_i_5__0
       (.I0(I247[1]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_24_29_n_0),
        .O(rd_data_map[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd1_0_reg_0_15_0_3_i_1__0
       (.I0(I247[23]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_42_47_n_4),
        .O(rd_data_map[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd1_0_reg_0_15_0_3_i_2__0
       (.I0(I247[11]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_30_35_n_4),
        .O(rd_data_map[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd1_0_reg_0_15_0_3_i_3__0
       (.I0(I247[31]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_54_59_n_0),
        .O(rd_data_map[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd1_0_reg_0_15_0_3_i_4__0
       (.I0(I247[19]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_42_47_n_0),
        .O(rd_data_map[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd1_1_reg_0_15_0_4_i_1__0
       (.I0(I247[27]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_48_53_n_2),
        .O(rd_data_map[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd1_1_reg_0_15_0_4_i_2__0
       (.I0(I247[43]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_66_71_n_0),
        .O(rd_data_map[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd1_1_reg_0_15_0_4_i_3__0
       (.I0(I247[51]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_72_77_n_2),
        .O(rd_data_map[34]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd1_1_reg_0_15_0_4_i_4__0
       (.I0(I247[35]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_54_59_n_4),
        .O(rd_data_map[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd1_1_reg_0_15_0_4_i_5__0
       (.I0(I247[3]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_24_29_n_2),
        .O(rd_data_map[35]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd0_0_reg_0_15_0_3_i_1__0
       (.I0(I247[20]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_42_47_n_3),
        .O(rd_data_map[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd0_0_reg_0_15_0_3_i_2__0
       (.I0(I247[8]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_30_35_n_3),
        .O(rd_data_map[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd0_0_reg_0_15_0_3_i_3__0
       (.I0(I247[28]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_48_53_n_5),
        .O(rd_data_map[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd0_0_reg_0_15_0_3_i_4__0
       (.I0(I247[16]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_36_41_n_5),
        .O(rd_data_map[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd0_1_reg_0_15_0_4_i_1__0
       (.I0(I247[24]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_48_53_n_1),
        .O(rd_data_map[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd0_1_reg_0_15_0_4_i_2__0
       (.I0(I247[40]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_60_65_n_5),
        .O(rd_data_map[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd0_1_reg_0_15_0_4_i_3__0
       (.I0(I247[48]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_72_77_n_1),
        .O(rd_data_map[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd0_1_reg_0_15_0_4_i_4__0
       (.I0(I247[32]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_54_59_n_3),
        .O(rd_data_map[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd0_1_reg_0_15_0_4_i_5__0
       (.I0(I247[0]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_24_29_n_1),
        .O(rd_data_map[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd1_0_reg_0_15_0_3_i_1__0
       (.I0(I247[22]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_42_47_n_5),
        .O(rd_data_map[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd1_0_reg_0_15_0_3_i_2__0
       (.I0(I247[10]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_30_35_n_5),
        .O(rd_data_map[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd1_0_reg_0_15_0_3_i_3__0
       (.I0(I247[30]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_54_59_n_1),
        .O(rd_data_map[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd1_0_reg_0_15_0_3_i_4__0
       (.I0(I247[18]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_42_47_n_1),
        .O(rd_data_map[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd1_1_reg_0_15_0_4_i_1__0
       (.I0(I247[26]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_48_53_n_3),
        .O(rd_data_map[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd1_1_reg_0_15_0_4_i_2__0
       (.I0(I247[42]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_66_71_n_1),
        .O(rd_data_map[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd1_1_reg_0_15_0_4_i_3__0
       (.I0(I247[50]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_72_77_n_3),
        .O(rd_data_map[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd1_1_reg_0_15_0_4_i_4__0
       (.I0(I247[34]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_54_59_n_5),
        .O(rd_data_map[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd1_1_reg_0_15_0_4_i_5__0
       (.I0(I247[2]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_24_29_n_3),
        .O(rd_data_map[26]));
  LUT5 #(
    .INIT(32'hFFFD0400)) 
    my_empty_i_1__1
       (.I0(if_empty_2r),
        .I1(my_empty1_out),
        .I2(my_full_reg_n_0),
        .I3(C_pi_counter_read_en_reg),
        .I4(my_empty_reg_n_0),
        .O(my_empty_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'h04101004)) 
    my_empty_i_2__1
       (.I0(if_empty_2r),
        .I1(wr_ptr[0]),
        .I2(rd_ptr[0]),
        .I3(rd_ptr[1]),
        .I4(wr_ptr[1]),
        .O(my_empty1_out));
  FDSE my_empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(my_empty_i_1__1_n_0),
        .Q(my_empty_reg_n_0),
        .S(rstdiv0_sync_r1));
  LUT5 #(
    .INIT(32'hFEFF0008)) 
    my_full_i_1__1
       (.I0(if_empty_2r),
        .I1(my_full2_out),
        .I2(my_empty_reg_n_0),
        .I3(C_pi_counter_read_en_reg),
        .I4(my_full_reg_n_0),
        .O(my_full_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'h08202008)) 
    my_full_i_2__1
       (.I0(if_empty_2r),
        .I1(rd_ptr[0]),
        .I2(wr_ptr[0]),
        .I3(wr_ptr[1]),
        .I4(rd_ptr[1]),
        .O(my_full2_out));
  FDRE my_full_reg
       (.C(CLK),
        .CE(1'b1),
        .D(my_full_i_1__1_n_0),
        .Q(my_full_reg_n_0),
        .R(rstdiv0_sync_r1));
  LUT3 #(
    .INIT(8'hE1)) 
    \rd_ptr[0]_i_1__7 
       (.I0(if_empty_2r),
        .I1(my_empty_reg_n_0),
        .I2(rd_ptr[0]),
        .O(\rd_ptr[0]_i_1__7_n_0 ));
  LUT4 #(
    .INIT(16'hFB04)) 
    \rd_ptr[1]_i_1__7 
       (.I0(if_empty_2r),
        .I1(rd_ptr[0]),
        .I2(my_empty_reg_n_0),
        .I3(rd_ptr[1]),
        .O(\rd_ptr[1]_i_1__7_n_0 ));
  FDRE \rd_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_ptr[0]_i_1__7_n_0 ),
        .Q(rd_ptr[0]),
        .R(rstdiv0_sync_r1));
  FDRE \rd_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_ptr[1]_i_1__7_n_0 ),
        .Q(rd_ptr[1]),
        .R(rstdiv0_sync_r1));
  LUT5 #(
    .INIT(32'hFDEC0213)) 
    \wr_ptr[0]_i_1__8 
       (.I0(if_empty_2r),
        .I1(C_pi_counter_read_en_reg),
        .I2(my_full_reg_n_0),
        .I3(my_empty_reg_n_0),
        .I4(wr_ptr[0]),
        .O(\wr_ptr[0]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7FBF30008040C)) 
    \wr_ptr[1]_i_1__8 
       (.I0(if_empty_2r),
        .I1(wr_ptr[0]),
        .I2(C_pi_counter_read_en_reg),
        .I3(my_full_reg_n_0),
        .I4(my_empty_reg_n_0),
        .I5(wr_ptr[1]),
        .O(\wr_ptr[1]_i_1__8_n_0 ));
  FDRE \wr_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_ptr[0]_i_1__8_n_0 ),
        .Q(wr_ptr[0]),
        .R(rstdiv0_sync_r1));
  FDRE \wr_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_ptr[1]_i_1__8_n_0 ),
        .Q(wr_ptr[1]),
        .R(rstdiv0_sync_r1));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_rld_if_post_fifo" *) 
module sram_migmig_7series_v2_4_qdr_rld_if_post_fifo_4
   (my_full_reg_0,
    rd_data_map,
    rstdiv0_sync_r1,
    CLK,
    if_empty_2r,
    B_pi_counter_read_en_reg,
    I236);
  output my_full_reg_0;
  output [35:0]rd_data_map;
  input rstdiv0_sync_r1;
  input CLK;
  input if_empty_2r;
  input B_pi_counter_read_en_reg;
  input [59:0]I236;

  wire B_pi_counter_read_en_reg;
  wire CLK;
  wire [59:0]I236;
  wire if_empty_2r;
  wire mem_reg_0_3_0_5_n_0;
  wire mem_reg_0_3_0_5_n_1;
  wire mem_reg_0_3_0_5_n_2;
  wire mem_reg_0_3_0_5_n_3;
  wire mem_reg_0_3_0_5_n_4;
  wire mem_reg_0_3_0_5_n_5;
  wire mem_reg_0_3_12_17_n_0;
  wire mem_reg_0_3_12_17_n_1;
  wire mem_reg_0_3_12_17_n_2;
  wire mem_reg_0_3_12_17_n_3;
  wire mem_reg_0_3_12_17_n_4;
  wire mem_reg_0_3_12_17_n_5;
  wire mem_reg_0_3_18_23_n_0;
  wire mem_reg_0_3_18_23_n_1;
  wire mem_reg_0_3_18_23_n_2;
  wire mem_reg_0_3_18_23_n_3;
  wire mem_reg_0_3_18_23_n_4;
  wire mem_reg_0_3_18_23_n_5;
  wire mem_reg_0_3_24_29_n_0;
  wire mem_reg_0_3_24_29_n_1;
  wire mem_reg_0_3_24_29_n_2;
  wire mem_reg_0_3_24_29_n_3;
  wire mem_reg_0_3_24_29_n_4;
  wire mem_reg_0_3_24_29_n_5;
  wire mem_reg_0_3_30_35_n_0;
  wire mem_reg_0_3_30_35_n_1;
  wire mem_reg_0_3_30_35_n_2;
  wire mem_reg_0_3_30_35_n_3;
  wire mem_reg_0_3_30_35_n_4;
  wire mem_reg_0_3_30_35_n_5;
  wire mem_reg_0_3_36_41_n_0;
  wire mem_reg_0_3_36_41_n_1;
  wire mem_reg_0_3_36_41_n_2;
  wire mem_reg_0_3_36_41_n_3;
  wire mem_reg_0_3_36_41_n_4;
  wire mem_reg_0_3_36_41_n_5;
  wire mem_reg_0_3_42_47_n_0;
  wire mem_reg_0_3_42_47_n_1;
  wire mem_reg_0_3_42_47_n_2;
  wire mem_reg_0_3_42_47_n_3;
  wire mem_reg_0_3_42_47_n_4;
  wire mem_reg_0_3_42_47_n_5;
  wire mem_reg_0_3_48_53_n_0;
  wire mem_reg_0_3_48_53_n_1;
  wire mem_reg_0_3_48_53_n_2;
  wire mem_reg_0_3_48_53_n_3;
  wire mem_reg_0_3_48_53_n_4;
  wire mem_reg_0_3_48_53_n_5;
  wire mem_reg_0_3_54_59_n_0;
  wire mem_reg_0_3_54_59_n_1;
  wire mem_reg_0_3_54_59_n_2;
  wire mem_reg_0_3_54_59_n_3;
  wire mem_reg_0_3_54_59_n_4;
  wire mem_reg_0_3_54_59_n_5;
  wire mem_reg_0_3_6_11_n_0;
  wire mem_reg_0_3_6_11_n_1;
  wire mem_reg_0_3_6_11_n_2;
  wire mem_reg_0_3_6_11_n_3;
  wire mem_reg_0_3_6_11_n_4;
  wire mem_reg_0_3_6_11_n_5;
  wire my_empty1_out;
  wire my_empty_i_1__0_n_0;
  wire my_full2_out;
  wire my_full_i_1__0_n_0;
  wire my_full_reg_0;
  wire my_full_reg_n_0;
  wire [35:0]rd_data_map;
  wire [1:0]rd_ptr;
  wire \rd_ptr[0]_i_1__6_n_0 ;
  wire \rd_ptr[1]_i_1__6_n_0 ;
  wire rstdiv0_sync_r1;
  wire wr_en;
  wire [1:0]wr_ptr;
  wire \wr_ptr[0]_i_1__7_n_0 ;
  wire \wr_ptr[1]_i_1__7_n_0 ;
  wire [1:0]NLW_mem_reg_0_3_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_36_41_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_42_47_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_48_53_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_54_59_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_0_5
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(I236[1:0]),
        .DIB(I236[3:2]),
        .DIC(I236[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_3_0_5_n_0,mem_reg_0_3_0_5_n_1}),
        .DOB({mem_reg_0_3_0_5_n_2,mem_reg_0_3_0_5_n_3}),
        .DOC({mem_reg_0_3_0_5_n_4,mem_reg_0_3_0_5_n_5}),
        .DOD(NLW_mem_reg_0_3_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  LUT4 #(
    .INIT(16'h0213)) 
    mem_reg_0_3_0_5_i_1
       (.I0(if_empty_2r),
        .I1(B_pi_counter_read_en_reg),
        .I2(my_full_reg_n_0),
        .I3(my_full_reg_0),
        .O(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_12_17
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(I236[13:12]),
        .DIB(I236[15:14]),
        .DIC(I236[17:16]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_3_12_17_n_0,mem_reg_0_3_12_17_n_1}),
        .DOB({mem_reg_0_3_12_17_n_2,mem_reg_0_3_12_17_n_3}),
        .DOC({mem_reg_0_3_12_17_n_4,mem_reg_0_3_12_17_n_5}),
        .DOD(NLW_mem_reg_0_3_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_18_23
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(I236[19:18]),
        .DIB(I236[21:20]),
        .DIC(I236[23:22]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_3_18_23_n_0,mem_reg_0_3_18_23_n_1}),
        .DOB({mem_reg_0_3_18_23_n_2,mem_reg_0_3_18_23_n_3}),
        .DOC({mem_reg_0_3_18_23_n_4,mem_reg_0_3_18_23_n_5}),
        .DOD(NLW_mem_reg_0_3_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_24_29
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(I236[25:24]),
        .DIB(I236[27:26]),
        .DIC(I236[29:28]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_3_24_29_n_0,mem_reg_0_3_24_29_n_1}),
        .DOB({mem_reg_0_3_24_29_n_2,mem_reg_0_3_24_29_n_3}),
        .DOC({mem_reg_0_3_24_29_n_4,mem_reg_0_3_24_29_n_5}),
        .DOD(NLW_mem_reg_0_3_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_30_35
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(I236[31:30]),
        .DIB(I236[33:32]),
        .DIC(I236[35:34]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_3_30_35_n_0,mem_reg_0_3_30_35_n_1}),
        .DOB({mem_reg_0_3_30_35_n_2,mem_reg_0_3_30_35_n_3}),
        .DOC({mem_reg_0_3_30_35_n_4,mem_reg_0_3_30_35_n_5}),
        .DOD(NLW_mem_reg_0_3_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_36_41
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(I236[37:36]),
        .DIB(I236[39:38]),
        .DIC(I236[41:40]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_3_36_41_n_0,mem_reg_0_3_36_41_n_1}),
        .DOB({mem_reg_0_3_36_41_n_2,mem_reg_0_3_36_41_n_3}),
        .DOC({mem_reg_0_3_36_41_n_4,mem_reg_0_3_36_41_n_5}),
        .DOD(NLW_mem_reg_0_3_36_41_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_42_47
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(I236[43:42]),
        .DIB(I236[45:44]),
        .DIC(I236[47:46]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_3_42_47_n_0,mem_reg_0_3_42_47_n_1}),
        .DOB({mem_reg_0_3_42_47_n_2,mem_reg_0_3_42_47_n_3}),
        .DOC({mem_reg_0_3_42_47_n_4,mem_reg_0_3_42_47_n_5}),
        .DOD(NLW_mem_reg_0_3_42_47_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_48_53
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(I236[49:48]),
        .DIB(I236[51:50]),
        .DIC(I236[53:52]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_3_48_53_n_0,mem_reg_0_3_48_53_n_1}),
        .DOB({mem_reg_0_3_48_53_n_2,mem_reg_0_3_48_53_n_3}),
        .DOC({mem_reg_0_3_48_53_n_4,mem_reg_0_3_48_53_n_5}),
        .DOD(NLW_mem_reg_0_3_48_53_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_54_59
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(I236[55:54]),
        .DIB(I236[57:56]),
        .DIC(I236[59:58]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_3_54_59_n_0,mem_reg_0_3_54_59_n_1}),
        .DOB({mem_reg_0_3_54_59_n_2,mem_reg_0_3_54_59_n_3}),
        .DOC({mem_reg_0_3_54_59_n_4,mem_reg_0_3_54_59_n_5}),
        .DOD(NLW_mem_reg_0_3_54_59_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_6_11
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(I236[7:6]),
        .DIB(I236[9:8]),
        .DIC(I236[11:10]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_3_6_11_n_0,mem_reg_0_3_6_11_n_1}),
        .DOB({mem_reg_0_3_6_11_n_2,mem_reg_0_3_6_11_n_3}),
        .DOC({mem_reg_0_3_6_11_n_4,mem_reg_0_3_6_11_n_5}),
        .DOD(NLW_mem_reg_0_3_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd0_0_reg_0_15_0_3_i_1__1
       (.I0(I236[53]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_48_53_n_4),
        .O(rd_data_map[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd0_0_reg_0_15_0_3_i_2__1
       (.I0(I236[25]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_24_29_n_0),
        .O(rd_data_map[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd0_0_reg_0_15_0_3_i_3__1
       (.I0(I236[17]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_12_17_n_4),
        .O(rd_data_map[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd0_0_reg_0_15_0_3_i_4__1
       (.I0(I236[45]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_42_47_n_2),
        .O(rd_data_map[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd0_1_reg_0_15_0_4_i_1__1
       (.I0(I236[41]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_36_41_n_4),
        .O(rd_data_map[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd0_1_reg_0_15_0_4_i_2__1
       (.I0(I236[49]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_48_53_n_0),
        .O(rd_data_map[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd0_1_reg_0_15_0_4_i_3__1
       (.I0(I236[1]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_0_5_n_0),
        .O(rd_data_map[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd0_1_reg_0_15_0_4_i_4__1
       (.I0(I236[33]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_30_35_n_2),
        .O(rd_data_map[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd0_1_reg_0_15_0_4_i_5__1
       (.I0(I236[9]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_6_11_n_2),
        .O(rd_data_map[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd1_0_reg_0_15_0_3_i_1__1
       (.I0(I236[55]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_54_59_n_0),
        .O(rd_data_map[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd1_0_reg_0_15_0_3_i_2__1
       (.I0(I236[27]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_24_29_n_2),
        .O(rd_data_map[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd1_0_reg_0_15_0_3_i_3__1
       (.I0(I236[19]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_18_23_n_0),
        .O(rd_data_map[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd1_0_reg_0_15_0_3_i_4__1
       (.I0(I236[47]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_42_47_n_4),
        .O(rd_data_map[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd1_1_reg_0_15_0_4_i_1__1
       (.I0(I236[43]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_42_47_n_0),
        .O(rd_data_map[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd1_1_reg_0_15_0_4_i_2__1
       (.I0(I236[51]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_48_53_n_2),
        .O(rd_data_map[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd1_1_reg_0_15_0_4_i_3__1
       (.I0(I236[3]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_0_5_n_2),
        .O(rd_data_map[34]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd1_1_reg_0_15_0_4_i_4__1
       (.I0(I236[35]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_30_35_n_4),
        .O(rd_data_map[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd1_1_reg_0_15_0_4_i_5__1
       (.I0(I236[11]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_6_11_n_4),
        .O(rd_data_map[35]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd0_0_reg_0_15_0_3_i_1__1
       (.I0(I236[52]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_48_53_n_5),
        .O(rd_data_map[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd0_0_reg_0_15_0_3_i_2__1
       (.I0(I236[24]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_24_29_n_1),
        .O(rd_data_map[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd0_0_reg_0_15_0_3_i_3__1
       (.I0(I236[16]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_12_17_n_5),
        .O(rd_data_map[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd0_0_reg_0_15_0_3_i_4__1
       (.I0(I236[44]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_42_47_n_3),
        .O(rd_data_map[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd0_1_reg_0_15_0_4_i_1__1
       (.I0(I236[40]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_36_41_n_5),
        .O(rd_data_map[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd0_1_reg_0_15_0_4_i_2__1
       (.I0(I236[48]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_48_53_n_1),
        .O(rd_data_map[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd0_1_reg_0_15_0_4_i_3__1
       (.I0(I236[0]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_0_5_n_1),
        .O(rd_data_map[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd0_1_reg_0_15_0_4_i_4__1
       (.I0(I236[32]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_30_35_n_3),
        .O(rd_data_map[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd0_1_reg_0_15_0_4_i_5__1
       (.I0(I236[8]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_6_11_n_3),
        .O(rd_data_map[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd1_0_reg_0_15_0_3_i_1__1
       (.I0(I236[54]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_54_59_n_1),
        .O(rd_data_map[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd1_0_reg_0_15_0_3_i_2__1
       (.I0(I236[26]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_24_29_n_3),
        .O(rd_data_map[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd1_0_reg_0_15_0_3_i_3__1
       (.I0(I236[18]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_18_23_n_1),
        .O(rd_data_map[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd1_0_reg_0_15_0_3_i_4__1
       (.I0(I236[46]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_42_47_n_5),
        .O(rd_data_map[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd1_1_reg_0_15_0_4_i_1__1
       (.I0(I236[42]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_42_47_n_1),
        .O(rd_data_map[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd1_1_reg_0_15_0_4_i_2__1
       (.I0(I236[50]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_48_53_n_3),
        .O(rd_data_map[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd1_1_reg_0_15_0_4_i_3__1
       (.I0(I236[2]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_0_5_n_3),
        .O(rd_data_map[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd1_1_reg_0_15_0_4_i_4__1
       (.I0(I236[34]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_30_35_n_5),
        .O(rd_data_map[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd1_1_reg_0_15_0_4_i_5__1
       (.I0(I236[10]),
        .I1(my_full_reg_0),
        .I2(mem_reg_0_3_6_11_n_5),
        .O(rd_data_map[26]));
  LUT5 #(
    .INIT(32'hFFFD0400)) 
    my_empty_i_1__0
       (.I0(if_empty_2r),
        .I1(my_empty1_out),
        .I2(my_full_reg_n_0),
        .I3(B_pi_counter_read_en_reg),
        .I4(my_full_reg_0),
        .O(my_empty_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h04101004)) 
    my_empty_i_2__0
       (.I0(if_empty_2r),
        .I1(wr_ptr[0]),
        .I2(rd_ptr[0]),
        .I3(rd_ptr[1]),
        .I4(wr_ptr[1]),
        .O(my_empty1_out));
  FDSE my_empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(my_empty_i_1__0_n_0),
        .Q(my_full_reg_0),
        .S(rstdiv0_sync_r1));
  LUT5 #(
    .INIT(32'hFEFF0008)) 
    my_full_i_1__0
       (.I0(if_empty_2r),
        .I1(my_full2_out),
        .I2(my_full_reg_0),
        .I3(B_pi_counter_read_en_reg),
        .I4(my_full_reg_n_0),
        .O(my_full_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h08202008)) 
    my_full_i_2__0
       (.I0(if_empty_2r),
        .I1(rd_ptr[0]),
        .I2(wr_ptr[0]),
        .I3(wr_ptr[1]),
        .I4(rd_ptr[1]),
        .O(my_full2_out));
  FDRE my_full_reg
       (.C(CLK),
        .CE(1'b1),
        .D(my_full_i_1__0_n_0),
        .Q(my_full_reg_n_0),
        .R(rstdiv0_sync_r1));
  LUT3 #(
    .INIT(8'hE1)) 
    \rd_ptr[0]_i_1__6 
       (.I0(if_empty_2r),
        .I1(my_full_reg_0),
        .I2(rd_ptr[0]),
        .O(\rd_ptr[0]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'hFB04)) 
    \rd_ptr[1]_i_1__6 
       (.I0(if_empty_2r),
        .I1(rd_ptr[0]),
        .I2(my_full_reg_0),
        .I3(rd_ptr[1]),
        .O(\rd_ptr[1]_i_1__6_n_0 ));
  FDRE \rd_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_ptr[0]_i_1__6_n_0 ),
        .Q(rd_ptr[0]),
        .R(rstdiv0_sync_r1));
  FDRE \rd_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_ptr[1]_i_1__6_n_0 ),
        .Q(rd_ptr[1]),
        .R(rstdiv0_sync_r1));
  LUT5 #(
    .INIT(32'hFDEC0213)) 
    \wr_ptr[0]_i_1__7 
       (.I0(if_empty_2r),
        .I1(B_pi_counter_read_en_reg),
        .I2(my_full_reg_n_0),
        .I3(my_full_reg_0),
        .I4(wr_ptr[0]),
        .O(\wr_ptr[0]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7FBF30008040C)) 
    \wr_ptr[1]_i_1__7 
       (.I0(if_empty_2r),
        .I1(wr_ptr[0]),
        .I2(B_pi_counter_read_en_reg),
        .I3(my_full_reg_n_0),
        .I4(my_full_reg_0),
        .I5(wr_ptr[1]),
        .O(\wr_ptr[1]_i_1__7_n_0 ));
  FDRE \wr_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_ptr[0]_i_1__7_n_0 ),
        .Q(wr_ptr[0]),
        .R(rstdiv0_sync_r1));
  FDRE \wr_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_ptr[1]_i_1__7_n_0 ),
        .Q(wr_ptr[1]),
        .R(rstdiv0_sync_r1));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_rld_if_post_fifo" *) 
module sram_migmig_7series_v2_4_qdr_rld_if_post_fifo_5
   (if_empty_r_reg,
    rd_data_map,
    rstdiv0_sync_r1,
    CLK,
    if_empty_2r,
    A_pi_counter_read_en_reg,
    D_pi_counter_read_en_reg,
    my_empty_reg_0,
    d_in);
  output if_empty_r_reg;
  output [35:0]rd_data_map;
  input rstdiv0_sync_r1;
  input CLK;
  input if_empty_2r;
  input A_pi_counter_read_en_reg;
  input D_pi_counter_read_en_reg;
  input my_empty_reg_0;
  input [53:0]d_in;

  wire A_pi_counter_read_en_reg;
  wire CLK;
  wire D_pi_counter_read_en_reg;
  wire [53:0]d_in;
  wire if_empty_2r;
  wire if_empty_r_reg;
  wire mem_reg_0_3_12_17_n_0;
  wire mem_reg_0_3_12_17_n_1;
  wire mem_reg_0_3_12_17_n_2;
  wire mem_reg_0_3_12_17_n_3;
  wire mem_reg_0_3_12_17_n_4;
  wire mem_reg_0_3_12_17_n_5;
  wire mem_reg_0_3_18_23_n_0;
  wire mem_reg_0_3_18_23_n_1;
  wire mem_reg_0_3_18_23_n_2;
  wire mem_reg_0_3_18_23_n_3;
  wire mem_reg_0_3_18_23_n_4;
  wire mem_reg_0_3_18_23_n_5;
  wire mem_reg_0_3_24_29_n_0;
  wire mem_reg_0_3_24_29_n_1;
  wire mem_reg_0_3_24_29_n_2;
  wire mem_reg_0_3_24_29_n_3;
  wire mem_reg_0_3_24_29_n_4;
  wire mem_reg_0_3_24_29_n_5;
  wire mem_reg_0_3_36_41_n_0;
  wire mem_reg_0_3_36_41_n_1;
  wire mem_reg_0_3_36_41_n_2;
  wire mem_reg_0_3_36_41_n_3;
  wire mem_reg_0_3_36_41_n_4;
  wire mem_reg_0_3_36_41_n_5;
  wire mem_reg_0_3_42_47_n_0;
  wire mem_reg_0_3_42_47_n_1;
  wire mem_reg_0_3_42_47_n_2;
  wire mem_reg_0_3_42_47_n_3;
  wire mem_reg_0_3_42_47_n_4;
  wire mem_reg_0_3_42_47_n_5;
  wire mem_reg_0_3_48_53_n_0;
  wire mem_reg_0_3_48_53_n_1;
  wire mem_reg_0_3_48_53_n_2;
  wire mem_reg_0_3_48_53_n_3;
  wire mem_reg_0_3_48_53_n_4;
  wire mem_reg_0_3_48_53_n_5;
  wire mem_reg_0_3_54_59_n_0;
  wire mem_reg_0_3_54_59_n_1;
  wire mem_reg_0_3_54_59_n_2;
  wire mem_reg_0_3_54_59_n_3;
  wire mem_reg_0_3_54_59_n_4;
  wire mem_reg_0_3_54_59_n_5;
  wire mem_reg_0_3_6_11_n_0;
  wire mem_reg_0_3_6_11_n_1;
  wire mem_reg_0_3_6_11_n_2;
  wire mem_reg_0_3_6_11_n_3;
  wire mem_reg_0_3_6_11_n_4;
  wire mem_reg_0_3_6_11_n_5;
  wire mem_reg_0_3_72_77_n_0;
  wire mem_reg_0_3_72_77_n_1;
  wire mem_reg_0_3_72_77_n_2;
  wire mem_reg_0_3_72_77_n_3;
  wire mem_reg_0_3_72_77_n_4;
  wire mem_reg_0_3_72_77_n_5;
  wire my_empty1_out;
  wire my_empty_i_1_n_0;
  wire my_empty_reg_0;
  wire my_empty_reg_n_0;
  wire my_full2_out;
  wire my_full_i_1_n_0;
  wire my_full_reg_n_0;
  wire [35:0]rd_data_map;
  wire [1:0]rd_ptr;
  wire \rd_ptr[0]_i_1__5_n_0 ;
  wire \rd_ptr[1]_i_1__5_n_0 ;
  wire rstdiv0_sync_r1;
  wire wr_en;
  wire [1:0]wr_ptr;
  wire \wr_ptr[0]_i_1__6_n_0 ;
  wire \wr_ptr[1]_i_1__6_n_0 ;
  wire [1:0]NLW_mem_reg_0_3_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_36_41_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_42_47_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_48_53_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_54_59_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_6_11_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_72_77_DOD_UNCONNECTED;

  LUT4 #(
    .INIT(16'hF888)) 
    if_empty_r_i_2
       (.I0(A_pi_counter_read_en_reg),
        .I1(my_empty_reg_n_0),
        .I2(D_pi_counter_read_en_reg),
        .I3(my_empty_reg_0),
        .O(if_empty_r_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_12_17
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(d_in[7:6]),
        .DIB(d_in[9:8]),
        .DIC(d_in[11:10]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_3_12_17_n_0,mem_reg_0_3_12_17_n_1}),
        .DOB({mem_reg_0_3_12_17_n_2,mem_reg_0_3_12_17_n_3}),
        .DOC({mem_reg_0_3_12_17_n_4,mem_reg_0_3_12_17_n_5}),
        .DOD(NLW_mem_reg_0_3_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_18_23
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(d_in[13:12]),
        .DIB(d_in[15:14]),
        .DIC(d_in[17:16]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_3_18_23_n_0,mem_reg_0_3_18_23_n_1}),
        .DOB({mem_reg_0_3_18_23_n_2,mem_reg_0_3_18_23_n_3}),
        .DOC({mem_reg_0_3_18_23_n_4,mem_reg_0_3_18_23_n_5}),
        .DOD(NLW_mem_reg_0_3_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_24_29
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(d_in[19:18]),
        .DIB(d_in[21:20]),
        .DIC(d_in[23:22]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_3_24_29_n_0,mem_reg_0_3_24_29_n_1}),
        .DOB({mem_reg_0_3_24_29_n_2,mem_reg_0_3_24_29_n_3}),
        .DOC({mem_reg_0_3_24_29_n_4,mem_reg_0_3_24_29_n_5}),
        .DOD(NLW_mem_reg_0_3_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_36_41
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(d_in[25:24]),
        .DIB(d_in[27:26]),
        .DIC(d_in[29:28]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_3_36_41_n_0,mem_reg_0_3_36_41_n_1}),
        .DOB({mem_reg_0_3_36_41_n_2,mem_reg_0_3_36_41_n_3}),
        .DOC({mem_reg_0_3_36_41_n_4,mem_reg_0_3_36_41_n_5}),
        .DOD(NLW_mem_reg_0_3_36_41_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_42_47
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(d_in[31:30]),
        .DIB(d_in[33:32]),
        .DIC(d_in[35:34]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_3_42_47_n_0,mem_reg_0_3_42_47_n_1}),
        .DOB({mem_reg_0_3_42_47_n_2,mem_reg_0_3_42_47_n_3}),
        .DOC({mem_reg_0_3_42_47_n_4,mem_reg_0_3_42_47_n_5}),
        .DOD(NLW_mem_reg_0_3_42_47_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_48_53
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(d_in[37:36]),
        .DIB(d_in[39:38]),
        .DIC(d_in[41:40]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_3_48_53_n_0,mem_reg_0_3_48_53_n_1}),
        .DOB({mem_reg_0_3_48_53_n_2,mem_reg_0_3_48_53_n_3}),
        .DOC({mem_reg_0_3_48_53_n_4,mem_reg_0_3_48_53_n_5}),
        .DOD(NLW_mem_reg_0_3_48_53_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_54_59
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(d_in[43:42]),
        .DIB(d_in[45:44]),
        .DIC(d_in[47:46]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_3_54_59_n_0,mem_reg_0_3_54_59_n_1}),
        .DOB({mem_reg_0_3_54_59_n_2,mem_reg_0_3_54_59_n_3}),
        .DOC({mem_reg_0_3_54_59_n_4,mem_reg_0_3_54_59_n_5}),
        .DOD(NLW_mem_reg_0_3_54_59_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_6_11
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(d_in[1:0]),
        .DIB(d_in[3:2]),
        .DIC(d_in[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_3_6_11_n_0,mem_reg_0_3_6_11_n_1}),
        .DOB({mem_reg_0_3_6_11_n_2,mem_reg_0_3_6_11_n_3}),
        .DOC({mem_reg_0_3_6_11_n_4,mem_reg_0_3_6_11_n_5}),
        .DOD(NLW_mem_reg_0_3_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  LUT4 #(
    .INIT(16'h0213)) 
    mem_reg_0_3_6_11_i_1
       (.I0(if_empty_2r),
        .I1(A_pi_counter_read_en_reg),
        .I2(my_full_reg_n_0),
        .I3(my_empty_reg_n_0),
        .O(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_72_77
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(d_in[49:48]),
        .DIB(d_in[51:50]),
        .DIC(d_in[53:52]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_3_72_77_n_0,mem_reg_0_3_72_77_n_1}),
        .DOB({mem_reg_0_3_72_77_n_2,mem_reg_0_3_72_77_n_3}),
        .DOC({mem_reg_0_3_72_77_n_4,mem_reg_0_3_72_77_n_5}),
        .DOD(NLW_mem_reg_0_3_72_77_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd0_0_reg_0_15_0_3_i_1__2
       (.I0(d_in[45]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_54_59_n_2),
        .O(rd_data_map[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd0_0_reg_0_15_0_3_i_2__2
       (.I0(d_in[37]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_48_53_n_0),
        .O(rd_data_map[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd0_0_reg_0_15_0_3_i_3__2
       (.I0(d_in[3]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_6_11_n_2),
        .O(rd_data_map[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd0_0_reg_0_15_0_3_i_4__2
       (.I0(d_in[29]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_36_41_n_4),
        .O(rd_data_map[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd0_1_reg_0_15_0_4_i_1__2
       (.I0(d_in[41]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_48_53_n_4),
        .O(rd_data_map[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd0_1_reg_0_15_0_4_i_2__2
       (.I0(d_in[49]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_72_77_n_0),
        .O(rd_data_map[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd0_1_reg_0_15_0_4_i_3__2
       (.I0(d_in[33]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_42_47_n_2),
        .O(rd_data_map[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd0_1_reg_0_15_0_4_i_4__2
       (.I0(d_in[19]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_24_29_n_0),
        .O(rd_data_map[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd0_1_reg_0_15_0_4_i_5__2
       (.I0(d_in[11]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_12_17_n_4),
        .O(rd_data_map[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd1_0_reg_0_15_0_3_i_1__2
       (.I0(d_in[47]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_54_59_n_4),
        .O(rd_data_map[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd1_0_reg_0_15_0_3_i_2__2
       (.I0(d_in[39]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_48_53_n_2),
        .O(rd_data_map[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd1_0_reg_0_15_0_3_i_3__2
       (.I0(d_in[5]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_6_11_n_4),
        .O(rd_data_map[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd1_0_reg_0_15_0_3_i_4__2
       (.I0(d_in[31]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_42_47_n_0),
        .O(rd_data_map[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd1_1_reg_0_15_0_4_i_1__2
       (.I0(d_in[43]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_54_59_n_0),
        .O(rd_data_map[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd1_1_reg_0_15_0_4_i_2__2
       (.I0(d_in[51]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_72_77_n_2),
        .O(rd_data_map[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd1_1_reg_0_15_0_4_i_3__2
       (.I0(d_in[35]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_42_47_n_4),
        .O(rd_data_map[34]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd1_1_reg_0_15_0_4_i_4__2
       (.I0(d_in[21]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_24_29_n_2),
        .O(rd_data_map[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_fd1_1_reg_0_15_0_4_i_5__2
       (.I0(d_in[13]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_18_23_n_0),
        .O(rd_data_map[35]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd0_0_reg_0_15_0_3_i_1__2
       (.I0(d_in[44]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_54_59_n_3),
        .O(rd_data_map[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd0_0_reg_0_15_0_3_i_2__2
       (.I0(d_in[36]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_48_53_n_1),
        .O(rd_data_map[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd0_0_reg_0_15_0_3_i_3__2
       (.I0(d_in[2]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_6_11_n_3),
        .O(rd_data_map[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd0_0_reg_0_15_0_3_i_4__2
       (.I0(d_in[28]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_36_41_n_5),
        .O(rd_data_map[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd0_1_reg_0_15_0_4_i_1__2
       (.I0(d_in[40]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_48_53_n_5),
        .O(rd_data_map[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd0_1_reg_0_15_0_4_i_2__2
       (.I0(d_in[48]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_72_77_n_1),
        .O(rd_data_map[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd0_1_reg_0_15_0_4_i_3__2
       (.I0(d_in[32]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_42_47_n_3),
        .O(rd_data_map[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd0_1_reg_0_15_0_4_i_4__2
       (.I0(d_in[18]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_24_29_n_1),
        .O(rd_data_map[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd0_1_reg_0_15_0_4_i_5__2
       (.I0(d_in[10]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_12_17_n_5),
        .O(rd_data_map[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd1_0_reg_0_15_0_3_i_1__2
       (.I0(d_in[46]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_54_59_n_5),
        .O(rd_data_map[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd1_0_reg_0_15_0_3_i_2__2
       (.I0(d_in[38]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_48_53_n_3),
        .O(rd_data_map[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd1_0_reg_0_15_0_3_i_3__2
       (.I0(d_in[4]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_6_11_n_5),
        .O(rd_data_map[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd1_0_reg_0_15_0_3_i_4__2
       (.I0(d_in[30]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_42_47_n_1),
        .O(rd_data_map[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd1_1_reg_0_15_0_4_i_1__2
       (.I0(d_in[42]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_54_59_n_1),
        .O(rd_data_map[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd1_1_reg_0_15_0_4_i_2__2
       (.I0(d_in[50]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_72_77_n_3),
        .O(rd_data_map[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd1_1_reg_0_15_0_4_i_3__2
       (.I0(d_in[34]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_42_47_n_5),
        .O(rd_data_map[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd1_1_reg_0_15_0_4_i_4__2
       (.I0(d_in[20]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_24_29_n_3),
        .O(rd_data_map[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_rd1_1_reg_0_15_0_4_i_5__2
       (.I0(d_in[12]),
        .I1(my_empty_reg_n_0),
        .I2(mem_reg_0_3_18_23_n_1),
        .O(rd_data_map[26]));
  LUT5 #(
    .INIT(32'hFFFD0400)) 
    my_empty_i_1
       (.I0(if_empty_2r),
        .I1(my_empty1_out),
        .I2(my_full_reg_n_0),
        .I3(A_pi_counter_read_en_reg),
        .I4(my_empty_reg_n_0),
        .O(my_empty_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'h04101004)) 
    my_empty_i_2
       (.I0(if_empty_2r),
        .I1(wr_ptr[0]),
        .I2(rd_ptr[0]),
        .I3(rd_ptr[1]),
        .I4(wr_ptr[1]),
        .O(my_empty1_out));
  FDSE my_empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(my_empty_i_1_n_0),
        .Q(my_empty_reg_n_0),
        .S(rstdiv0_sync_r1));
  LUT5 #(
    .INIT(32'hFEFF0008)) 
    my_full_i_1
       (.I0(if_empty_2r),
        .I1(my_full2_out),
        .I2(my_empty_reg_n_0),
        .I3(A_pi_counter_read_en_reg),
        .I4(my_full_reg_n_0),
        .O(my_full_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'h08202008)) 
    my_full_i_2
       (.I0(if_empty_2r),
        .I1(rd_ptr[0]),
        .I2(wr_ptr[0]),
        .I3(wr_ptr[1]),
        .I4(rd_ptr[1]),
        .O(my_full2_out));
  FDRE my_full_reg
       (.C(CLK),
        .CE(1'b1),
        .D(my_full_i_1_n_0),
        .Q(my_full_reg_n_0),
        .R(rstdiv0_sync_r1));
  LUT3 #(
    .INIT(8'hE1)) 
    \rd_ptr[0]_i_1__5 
       (.I0(if_empty_2r),
        .I1(my_empty_reg_n_0),
        .I2(rd_ptr[0]),
        .O(\rd_ptr[0]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hFB04)) 
    \rd_ptr[1]_i_1__5 
       (.I0(if_empty_2r),
        .I1(rd_ptr[0]),
        .I2(my_empty_reg_n_0),
        .I3(rd_ptr[1]),
        .O(\rd_ptr[1]_i_1__5_n_0 ));
  FDRE \rd_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_ptr[0]_i_1__5_n_0 ),
        .Q(rd_ptr[0]),
        .R(rstdiv0_sync_r1));
  FDRE \rd_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_ptr[1]_i_1__5_n_0 ),
        .Q(rd_ptr[1]),
        .R(rstdiv0_sync_r1));
  LUT5 #(
    .INIT(32'hFDEC0213)) 
    \wr_ptr[0]_i_1__6 
       (.I0(if_empty_2r),
        .I1(A_pi_counter_read_en_reg),
        .I2(my_full_reg_n_0),
        .I3(my_empty_reg_n_0),
        .I4(wr_ptr[0]),
        .O(\wr_ptr[0]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7FBF30008040C)) 
    \wr_ptr[1]_i_1__6 
       (.I0(if_empty_2r),
        .I1(wr_ptr[0]),
        .I2(A_pi_counter_read_en_reg),
        .I3(my_full_reg_n_0),
        .I4(my_empty_reg_n_0),
        .I5(wr_ptr[1]),
        .O(\wr_ptr[1]_i_1__6_n_0 ));
  FDRE \wr_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_ptr[0]_i_1__6_n_0 ),
        .Q(wr_ptr[0]),
        .R(rstdiv0_sync_r1));
  FDRE \wr_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_ptr[1]_i_1__6_n_0 ),
        .Q(wr_ptr[1]),
        .R(rstdiv0_sync_r1));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_rld_mc_phy" *) 
module sram_migmig_7series_v2_4_qdr_rld_mc_phy
   (tmp_lb_clk,
    \wr_ptr_reg[1] ,
    my_full_reg,
    if_empty_r_reg,
    my_full_reg_0,
    A_po_delay_done,
    B_po_delay_done,
    C_po_delay_done,
    D_po_delay_done,
    A_po_delay_done_0,
    C_po_delay_done_1,
    _phy_ctl_a_full_p,
    B_po_delay_done_2,
    D_po_delay_done_3,
    B_calib_in_common,
    B_po_delay_done_4,
    A_po_delay_done_5,
    _phy_ctl_a_full_p__0,
    init_calib_complete_r_reg_rep,
    init_calib_complete_r_reg_rep_0,
    D,
    if_empty_r_reg_0,
    phy_ctl_ready,
    rst_sync_r1_reg,
    \FSM_sequential_pc_ctl_ns_reg[0] ,
    phy_ctl_wr_reg,
    phy_ctl_wr_reg_0,
    pc_cntr_cmd,
    \pc_data_offset_reg[5] ,
    pc_command_offset,
    \calib_sel_reg[0] ,
    \byte_sel_cnt_reg[2] ,
    of_cmd_wr_en_reg,
    of_ctl_full,
    \wrcal_samp_cnt_r_reg[0] ,
    \wrcal_samp_cnt_r_reg[0]_0 ,
    \sm_cntr_r_reg[0] ,
    O,
    rd_data_map,
    \stg3_0_r_reg[5] ,
    \po_rdval_cnt_reg[6] ,
    \po_rdval_cnt_reg[7] ,
    \po_rdval_cnt_reg[8] ,
    qdriip_k_p,
    qdriip_k_n,
    qdriip_cq_n,
    qdriip_cq_p,
    freq_refclk,
    mem_refclk,
    SR,
    sync_pulse,
    CLK,
    Q,
    rstdiv0_sync_r1,
    \calib_zero_inputs_reg[2] ,
    rdlvl_pi_stg2_f_incdec_r_reg,
    rdlvl_pi_en_stg2_f_r_reg,
    rdlvl_pi_stg2_f_incdec_r_reg_0,
    rdlvl_pi_en_stg2_f_r_reg_0,
    rdlvl_pi_stg2_f_incdec_r_reg_1,
    rdlvl_pi_en_stg2_f_r_reg_1,
    rdlvl_pi_stg2_f_incdec_r_reg_2,
    rdlvl_pi_en_stg2_f_r_reg_2,
    rstdiv0_sync_r1_reg_rep__2,
    E,
    po_dec_done_reg,
    rstdiv0_sync_r1_reg_rep__1,
    phy_ctl_wr_reg_1,
    pll_locked,
    PHYCTLWD,
    po_dec_done_reg_0,
    po_dec_done_reg_1,
    calib_in_common_reg,
    po_dec_done_reg_2,
    po_dec_done_reg_3,
    rstdiv0_sync_r1_reg_rep__0,
    of_data_wr_en,
    rstdiv0_sync_r1_reg_rep__4,
    po_dec_done,
    cq_stable_r,
    of_cmd_wr_en,
    \calib_sel_reg[4] ,
    po_sel_fine_oclk_delay_reg,
    \calib_sel_reg[0]_0 ,
    \calib_sel_reg[1] ,
    po_fine_enable,
    po_fine_inc,
    if_empty_2r,
    iodelay_ctrl_rdy,
    \sm_r_reg[0] ,
    sys_rst,
    out,
    in0,
    pi_edge_adv_2r,
    wrcal_adj_rdy,
    phy_dout,
    d_in,
    \phy_init_r_reg[7] ,
    \phy_init_r_reg[13] ,
    skewd_iserdes_clkb,
    I,
    idelay_ld,
    \dlyval_dq_r_reg[179] ,
    skewd_iserdes_clkb_3,
    skewd_iserdes_clkb_4,
    skewd_iserdes_clkb_5,
    SS,
    po_dec_done_reg_4,
    po_dec_done_reg_5,
    po_dec_done_reg_6,
    po_dec_done_reg_7,
    rstdiv0_sync_r1_reg_rep__3);
  output [0:0]tmp_lb_clk;
  output \wr_ptr_reg[1] ;
  output my_full_reg;
  output if_empty_r_reg;
  output my_full_reg_0;
  output A_po_delay_done;
  output B_po_delay_done;
  output C_po_delay_done;
  output D_po_delay_done;
  output A_po_delay_done_0;
  output C_po_delay_done_1;
  output [0:0]_phy_ctl_a_full_p;
  output B_po_delay_done_2;
  output D_po_delay_done_3;
  output B_calib_in_common;
  output B_po_delay_done_4;
  output A_po_delay_done_5;
  output [0:0]_phy_ctl_a_full_p__0;
  output init_calib_complete_r_reg_rep;
  output init_calib_complete_r_reg_rep_0;
  output [5:0]D;
  output if_empty_r_reg_0;
  output phy_ctl_ready;
  output rst_sync_r1_reg;
  output \FSM_sequential_pc_ctl_ns_reg[0] ;
  output phy_ctl_wr_reg;
  output phy_ctl_wr_reg_0;
  output [0:0]pc_cntr_cmd;
  output [0:0]\pc_data_offset_reg[5] ;
  output [0:0]pc_command_offset;
  output \calib_sel_reg[0] ;
  output \byte_sel_cnt_reg[2] ;
  output of_cmd_wr_en_reg;
  output of_ctl_full;
  output \wrcal_samp_cnt_r_reg[0] ;
  output \wrcal_samp_cnt_r_reg[0]_0 ;
  output \sm_cntr_r_reg[0] ;
  output [60:0]O;
  output [143:0]rd_data_map;
  output [5:0]\stg3_0_r_reg[5] ;
  output \po_rdval_cnt_reg[6] ;
  output \po_rdval_cnt_reg[7] ;
  output \po_rdval_cnt_reg[8] ;
  inout [0:0]qdriip_k_p;
  inout [0:0]qdriip_k_n;
  input [0:0]qdriip_cq_n;
  input [0:0]qdriip_cq_p;
  input freq_refclk;
  input mem_refclk;
  input [0:0]SR;
  input sync_pulse;
  input CLK;
  input [0:0]Q;
  input rstdiv0_sync_r1;
  input [2:0]\calib_zero_inputs_reg[2] ;
  input rdlvl_pi_stg2_f_incdec_r_reg;
  input rdlvl_pi_en_stg2_f_r_reg;
  input rdlvl_pi_stg2_f_incdec_r_reg_0;
  input rdlvl_pi_en_stg2_f_r_reg_0;
  input rdlvl_pi_stg2_f_incdec_r_reg_1;
  input rdlvl_pi_en_stg2_f_r_reg_1;
  input rdlvl_pi_stg2_f_incdec_r_reg_2;
  input rdlvl_pi_en_stg2_f_r_reg_2;
  input rstdiv0_sync_r1_reg_rep__2;
  input [0:0]E;
  input [0:0]po_dec_done_reg;
  input rstdiv0_sync_r1_reg_rep__1;
  input phy_ctl_wr_reg_1;
  input pll_locked;
  input [7:0]PHYCTLWD;
  input [0:0]po_dec_done_reg_0;
  input [0:0]po_dec_done_reg_1;
  input calib_in_common_reg;
  input [0:0]po_dec_done_reg_2;
  input [0:0]po_dec_done_reg_3;
  input rstdiv0_sync_r1_reg_rep__0;
  input of_data_wr_en;
  input rstdiv0_sync_r1_reg_rep__4;
  input po_dec_done;
  input cq_stable_r;
  input of_cmd_wr_en;
  input [1:0]\calib_sel_reg[4] ;
  input po_sel_fine_oclk_delay_reg;
  input \calib_sel_reg[0]_0 ;
  input \calib_sel_reg[1] ;
  input po_fine_enable;
  input po_fine_inc;
  input if_empty_2r;
  input [0:0]iodelay_ctrl_rdy;
  input \sm_r_reg[0] ;
  input sys_rst;
  input [1:0]out;
  input [0:0]in0;
  input pi_edge_adv_2r;
  input wrcal_adj_rdy;
  input [198:0]phy_dout;
  input [0:0]d_in;
  input \phy_init_r_reg[7] ;
  input \phy_init_r_reg[13] ;
  input skewd_iserdes_clkb;
  input [35:0]I;
  input idelay_ld;
  input [19:0]\dlyval_dq_r_reg[179] ;
  input skewd_iserdes_clkb_3;
  input skewd_iserdes_clkb_4;
  input skewd_iserdes_clkb_5;
  input [0:0]SS;
  input [0:0]po_dec_done_reg_4;
  input [0:0]po_dec_done_reg_5;
  input [0:0]po_dec_done_reg_6;
  input [0:0]po_dec_done_reg_7;
  input rstdiv0_sync_r1_reg_rep__3;

  wire A_po_delay_done;
  wire A_po_delay_done_0;
  wire A_po_delay_done_5;
  wire B_calib_in_common;
  wire B_po_delay_done;
  wire B_po_delay_done_2;
  wire B_po_delay_done_4;
  wire CLK;
  wire C_po_delay_done;
  wire C_po_delay_done_1;
  wire [5:0]D;
  wire D_po_delay_done;
  wire D_po_delay_done_3;
  wire [0:0]E;
  wire \FSM_sequential_pc_ctl_ns_reg[0] ;
  wire [35:0]I;
  wire [60:0]O;
  wire [7:0]PHYCTLWD;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [0:0]_phy_ctl_a_full_p;
  wire [0:0]_phy_ctl_a_full_p__0;
  wire \byte_sel_cnt_reg[2] ;
  wire calib_in_common_reg;
  wire \calib_sel_reg[0] ;
  wire \calib_sel_reg[0]_0 ;
  wire \calib_sel_reg[1] ;
  wire [1:0]\calib_sel_reg[4] ;
  wire [2:0]\calib_zero_inputs_reg[2] ;
  wire cq_stable_r;
  wire [0:0]d_in;
  wire [19:0]\dlyval_dq_r_reg[179] ;
  wire [3:3]drive_on_calib_in_common_1;
  wire \drive_on_calib_in_common_1[3]_i_1_n_0 ;
  wire drive_on_calib_in_common_2;
  wire \drive_on_calib_in_common_2[0]_i_1_n_0 ;
  wire freq_refclk;
  wire idelay_ld;
  wire if_empty_2r;
  wire if_empty_r_reg;
  wire if_empty_r_reg_0;
  wire [0:0]in0;
  wire init_calib_complete_r_reg_rep;
  wire init_calib_complete_r_reg_rep_0;
  wire [0:0]iodelay_ctrl_rdy;
  wire mem_refclk;
  wire my_full_reg;
  wire my_full_reg_0;
  wire of_cmd_wr_en;
  wire of_cmd_wr_en_reg;
  wire of_ctl_full;
  wire of_data_wr_en;
  wire [1:0]out;
  wire [0:0]pc_cntr_cmd;
  wire [0:0]pc_command_offset;
  wire [0:0]\pc_data_offset_reg[5] ;
  wire phy_ctl_mstr_empty;
  wire phy_ctl_ready;
  wire phy_ctl_wr_reg;
  wire phy_ctl_wr_reg_0;
  wire phy_ctl_wr_reg_1;
  wire [198:0]phy_dout;
  wire \phy_init_r_reg[13] ;
  wire \phy_init_r_reg[7] ;
  wire pi_edge_adv_2r;
  wire pll_locked;
  wire po_dec_done;
  wire [0:0]po_dec_done_reg;
  wire [0:0]po_dec_done_reg_0;
  wire [0:0]po_dec_done_reg_1;
  wire [0:0]po_dec_done_reg_2;
  wire [0:0]po_dec_done_reg_3;
  wire [0:0]po_dec_done_reg_4;
  wire [0:0]po_dec_done_reg_5;
  wire [0:0]po_dec_done_reg_6;
  wire [0:0]po_dec_done_reg_7;
  wire [2:2]po_delay_done_w;
  wire po_fine_enable;
  wire po_fine_inc;
  wire \po_rdval_cnt_reg[6] ;
  wire \po_rdval_cnt_reg[7] ;
  wire \po_rdval_cnt_reg[8] ;
  wire po_sel_fine_oclk_delay_reg;
  wire \qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes_n_10 ;
  wire \qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes_n_3 ;
  wire \qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes_n_36 ;
  wire \qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes_n_37 ;
  wire \qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes_n_38 ;
  wire \qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes_n_39 ;
  wire \qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes_n_40 ;
  wire \qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes_n_41 ;
  wire \qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes_n_42 ;
  wire \qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes_n_43 ;
  wire \qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes_n_44 ;
  wire \qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes_n_5 ;
  wire \qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes_n_6 ;
  wire \qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes_n_7 ;
  wire \qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes_n_8 ;
  wire \qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes_n_9 ;
  wire \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes_n_8 ;
  wire [0:0]qdriip_cq_n;
  wire [0:0]qdriip_cq_p;
  wire [0:0]qdriip_k_n;
  wire [0:0]qdriip_k_p;
  wire [143:0]rd_data_map;
  wire rdlvl_pi_en_stg2_f_r_reg;
  wire rdlvl_pi_en_stg2_f_r_reg_0;
  wire rdlvl_pi_en_stg2_f_r_reg_1;
  wire rdlvl_pi_en_stg2_f_r_reg_2;
  wire rdlvl_pi_stg2_f_incdec_r_reg;
  wire rdlvl_pi_stg2_f_incdec_r_reg_0;
  wire rdlvl_pi_stg2_f_incdec_r_reg_1;
  wire rdlvl_pi_stg2_f_incdec_r_reg_2;
  wire ref_dll_lock_w_0;
  wire ref_dll_lock_w_1;
  wire rst_sync_r1_reg;
  wire rstdiv0_sync_r1;
  wire rstdiv0_sync_r1_reg_rep__0;
  wire rstdiv0_sync_r1_reg_rep__1;
  wire rstdiv0_sync_r1_reg_rep__2;
  wire rstdiv0_sync_r1_reg_rep__3;
  wire rstdiv0_sync_r1_reg_rep__4;
  wire skewd_iserdes_clkb;
  wire skewd_iserdes_clkb_3;
  wire skewd_iserdes_clkb_4;
  wire skewd_iserdes_clkb_5;
  wire \sm_cntr_r_reg[0] ;
  wire \sm_r_reg[0] ;
  wire [5:0]\stg3_0_r_reg[5] ;
  wire sync_pulse;
  wire sys_rst;
  wire [0:0]tmp_lb_clk;
  wire \wr_ptr_reg[1] ;
  wire wrcal_adj_rdy;
  wire \wrcal_samp_cnt_r_reg[0] ;
  wire \wrcal_samp_cnt_r_reg[0]_0 ;

  FDRE B_calib_in_common_reg
       (.C(CLK),
        .CE(1'b1),
        .D(calib_in_common_reg),
        .Q(B_calib_in_common),
        .R(rstdiv0_sync_r1_reg_rep__1));
  LUT2 #(
    .INIT(4'hB)) 
    \drive_on_calib_in_common_1[3]_i_1 
       (.I0(\calib_sel_reg[4] [0]),
        .I1(\calib_sel_reg[4] [1]),
        .O(\drive_on_calib_in_common_1[3]_i_1_n_0 ));
  FDRE \drive_on_calib_in_common_1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\drive_on_calib_in_common_1[3]_i_1_n_0 ),
        .Q(drive_on_calib_in_common_1),
        .R(rstdiv0_sync_r1_reg_rep__0));
  LUT2 #(
    .INIT(4'h2)) 
    \drive_on_calib_in_common_2[0]_i_1 
       (.I0(\calib_sel_reg[4] [1]),
        .I1(\calib_sel_reg[4] [0]),
        .O(\drive_on_calib_in_common_2[0]_i_1_n_0 ));
  FDRE \drive_on_calib_in_common_2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\drive_on_calib_in_common_2[0]_i_1_n_0 ),
        .Q(drive_on_calib_in_common_2),
        .R(rstdiv0_sync_r1_reg_rep__1));
  sram_migmig_7series_v2_4_qdr_rld_phy_4lanes \qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes 
       (.A_po_fine_enable_reg_0(\qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes_n_6 ),
        .A_po_fine_inc_reg_0(\qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes_n_7 ),
        .A_po_sel_fine_oclk_delay_reg_0(\qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes_n_9 ),
        .B_calib_in_common_reg(B_calib_in_common),
        .B_po_fine_enable_reg_0(\qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes_n_8 ),
        .B_po_fine_inc_reg_0(\qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes_n_5 ),
        .B_po_sel_fine_oclk_delay_reg_0(\qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes_n_10 ),
        .CLK(CLK),
        .O(O[20:0]),
        .PHYCTLWD(PHYCTLWD),
        .Q(Q),
        .SS(SS),
        .\calib_sel_reg[0] (\calib_sel_reg[0]_0 ),
        .\calib_sel_reg[1] (\calib_sel_reg[1] ),
        .\calib_zero_inputs_reg[0] (\calib_zero_inputs_reg[2] [0]),
        .cq_stable_r(cq_stable_r),
        .d_in(d_in),
        .\drive_on_calib_in_common_1_reg[3] (\qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes_n_8 ),
        .freq_refclk(freq_refclk),
        .init_calib_complete_r_reg_rep(A_po_delay_done_5),
        .init_calib_complete_r_reg_rep_0(init_calib_complete_r_reg_rep),
        .mem_refclk(mem_refclk),
        .of_cmd_wr_en(of_cmd_wr_en),
        .of_ctl_full(of_ctl_full),
        .\pc_cntr_cmd_reg[4] (\qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes_n_3 ),
        .\pc_command_offset_reg[4] (_phy_ctl_a_full_p__0),
        .phy_ctl_mstr_empty(phy_ctl_mstr_empty),
        .phy_ctl_wr_reg(phy_ctl_wr_reg_1),
        .phy_dout(phy_dout[38:0]),
        .\phy_init_r_reg[13] (\phy_init_r_reg[13] ),
        .\phy_init_r_reg[7] (\phy_init_r_reg[7] ),
        .pll_locked(pll_locked),
        .po_dec_done(po_dec_done),
        .po_dec_done_reg(po_dec_done_reg_2),
        .po_dec_done_reg_0(po_dec_done_reg_3),
        .po_delay_done_reg(init_calib_complete_r_reg_rep_0),
        .po_delay_done_w(po_delay_done_w),
        .po_fine_enable(po_fine_enable),
        .po_fine_enable_w_reg(B_po_delay_done_4),
        .po_fine_inc(po_fine_inc),
        .\po_rdval_cnt_reg[8] ({\qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes_n_36 ,\qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes_n_37 ,\qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes_n_38 ,\qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes_n_39 ,\qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes_n_40 ,\qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes_n_41 ,\qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes_n_42 ,\qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes_n_43 ,\qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes_n_44 }),
        .po_sel_fine_oclk_delay_reg(po_sel_fine_oclk_delay_reg),
        .ref_dll_lock_w_0(ref_dll_lock_w_0),
        .rstdiv0_sync_r1(rstdiv0_sync_r1),
        .rstdiv0_sync_r1_reg_rep__0(rstdiv0_sync_r1_reg_rep__0),
        .rstdiv0_sync_r1_reg_rep__1(rstdiv0_sync_r1_reg_rep__1),
        .rstdiv0_sync_r1_reg_rep__4(rstdiv0_sync_r1_reg_rep__4),
        .sync_pulse(sync_pulse),
        .\wrcal_samp_cnt_r_reg[0] (\wrcal_samp_cnt_r_reg[0] ),
        .\wrcal_samp_cnt_r_reg[0]_0 (\wrcal_samp_cnt_r_reg[0]_0 ));
  sram_migmig_7series_v2_4_qdr_rld_phy_4lanes__parameterized0 \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes 
       (.A_po_delay_done_5(A_po_delay_done_5),
        .B_calib_in_common_reg(B_calib_in_common),
        .B_po_delay_done_4(B_po_delay_done_4),
        .B_po_fine_inc_reg_0(\qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes_n_8 ),
        .CLK(CLK),
        .E(E),
        .\FSM_sequential_pc_ctl_ns_reg[0] (\FSM_sequential_pc_ctl_ns_reg[0] ),
        .O(O[60:21]),
        .PHYCTLWD(PHYCTLWD),
        .Q(Q),
        .\byte_sel_cnt_reg[2] (\byte_sel_cnt_reg[2] ),
        .\calib_sel_reg[0] (\calib_sel_reg[0] ),
        .\calib_sel_reg[0]_0 (\calib_sel_reg[0]_0 ),
        .\calib_sel_reg[1] (\calib_sel_reg[1] ),
        .\calib_sel_reg[4] (\calib_sel_reg[4] ),
        .\calib_zero_inputs_reg[1] (\calib_zero_inputs_reg[2] [1]),
        .cq_stable_r(cq_stable_r),
        .drive_on_calib_in_common_1(drive_on_calib_in_common_1),
        .freq_refclk(freq_refclk),
        .in0(in0),
        .init_calib_complete_r_reg_rep(init_calib_complete_r_reg_rep_0),
        .mem_refclk(mem_refclk),
        .of_cmd_wr_en_reg(of_cmd_wr_en_reg),
        .of_data_wr_en(of_data_wr_en),
        .out(out),
        .pc_cntr_cmd(pc_cntr_cmd),
        .\pc_cntr_cmd_reg[4] (phy_ctl_ready),
        .pc_command_offset(pc_command_offset),
        .\pc_command_offset_reg[4] (_phy_ctl_a_full_p),
        .\pc_data_offset_reg[5] (\pc_data_offset_reg[5] ),
        .phy_ctl_mstr_empty(phy_ctl_mstr_empty),
        .phy_ctl_wr_reg(phy_ctl_wr_reg),
        .phy_ctl_wr_reg_0(phy_ctl_wr_reg_0),
        .phy_ctl_wr_reg_1(phy_ctl_wr_reg_1),
        .phy_ctl_wr_reg_2(\qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes_n_3 ),
        .phy_ctl_wr_reg_3(_phy_ctl_a_full_p__0),
        .phy_dout(phy_dout[198:39]),
        .\phy_init_r_reg[7] (\phy_init_r_reg[7] ),
        .pll_locked(pll_locked),
        .\po_counter_read_val_reg[8]_0 ({\qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes_n_36 ,\qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes_n_37 ,\qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes_n_38 ,\qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes_n_39 ,\qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes_n_40 ,\qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes_n_41 ,\qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes_n_42 ,\qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes_n_43 ,\qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes_n_44 }),
        .po_dec_done(po_dec_done),
        .po_dec_done_reg(po_dec_done_reg),
        .po_dec_done_reg_0(po_dec_done_reg_0),
        .po_dec_done_reg_1(po_dec_done_reg_1),
        .po_delay_done_w(po_delay_done_w),
        .po_fine_enable(po_fine_enable),
        .po_fine_enable_reg(\qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes_n_6 ),
        .po_fine_enable_reg_0(\qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes_n_8 ),
        .po_fine_enable_w_reg(A_po_delay_done_0),
        .po_fine_enable_w_reg_0(C_po_delay_done_1),
        .po_fine_enable_w_reg_1(B_po_delay_done_2),
        .po_fine_enable_w_reg_2(D_po_delay_done_3),
        .po_fine_inc(po_fine_inc),
        .po_fine_inc_reg(\qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes_n_7 ),
        .po_fine_inc_reg_0(\qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes_n_5 ),
        .\po_rdval_cnt_reg[6] (\po_rdval_cnt_reg[6] ),
        .\po_rdval_cnt_reg[7] (\po_rdval_cnt_reg[7] ),
        .\po_rdval_cnt_reg[8] (\po_rdval_cnt_reg[8] ),
        .po_sel_fine_oclk_delay_reg(\qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes_n_9 ),
        .po_sel_fine_oclk_delay_reg_0(\qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes_n_10 ),
        .po_sel_fine_oclk_delay_reg_1(po_sel_fine_oclk_delay_reg),
        .qdriip_k_n(qdriip_k_n),
        .qdriip_k_p(qdriip_k_p),
        .ref_dll_lock_w_1(ref_dll_lock_w_1),
        .rstdiv0_sync_r1(rstdiv0_sync_r1),
        .rstdiv0_sync_r1_reg_rep__0(rstdiv0_sync_r1_reg_rep__0),
        .rstdiv0_sync_r1_reg_rep__1(rstdiv0_sync_r1_reg_rep__1),
        .rstdiv0_sync_r1_reg_rep__2(rstdiv0_sync_r1_reg_rep__2),
        .rstdiv0_sync_r1_reg_rep__3(rstdiv0_sync_r1_reg_rep__3),
        .rstdiv0_sync_r1_reg_rep__4(rstdiv0_sync_r1_reg_rep__4),
        .\sm_cntr_r_reg[0] (\sm_cntr_r_reg[0] ),
        .\stg3_0_r_reg[5] (\stg3_0_r_reg[5] ),
        .sync_pulse(sync_pulse),
        .tmp_lb_clk(tmp_lb_clk),
        .wrcal_adj_rdy(wrcal_adj_rdy));
  sram_migmig_7series_v2_4_qdr_rld_phy_4lanes__parameterized1 \qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes 
       (.A_po_delay_done(A_po_delay_done),
        .B_calib_in_common_reg(B_calib_in_common),
        .B_po_delay_done(B_po_delay_done),
        .CLK(CLK),
        .C_po_delay_done(C_po_delay_done),
        .D(D),
        .D_po_delay_done(D_po_delay_done),
        .I(I),
        .Q(Q),
        .SR(SR),
        .SS(SS),
        .\calib_sel_reg[0] (\calib_sel_reg[0]_0 ),
        .\calib_sel_reg[1] (\calib_sel_reg[1] ),
        .\calib_sel_reg[4] (\calib_sel_reg[4] ),
        .\calib_zero_inputs_reg[2] (\calib_zero_inputs_reg[2] [2]),
        .\dlyval_dq_r_reg[179] (\dlyval_dq_r_reg[179] ),
        .drive_on_calib_in_common_2(drive_on_calib_in_common_2),
        .freq_refclk(freq_refclk),
        .idelay_ld(idelay_ld),
        .if_empty_2r(if_empty_2r),
        .if_empty_r_reg(if_empty_r_reg),
        .if_empty_r_reg_0(if_empty_r_reg_0),
        .iodelay_ctrl_rdy(iodelay_ctrl_rdy),
        .iserdes_clk(\wr_ptr_reg[1] ),
        .mem_refclk(mem_refclk),
        .my_full_reg(my_full_reg),
        .my_full_reg_0(my_full_reg_0),
        .pi_edge_adv_2r(pi_edge_adv_2r),
        .po_dec_done(po_dec_done),
        .po_dec_done_reg(po_dec_done_reg_4),
        .po_dec_done_reg_0(po_dec_done_reg_5),
        .po_dec_done_reg_1(po_dec_done_reg_6),
        .po_dec_done_reg_2(po_dec_done_reg_7),
        .po_delay_done_w(po_delay_done_w),
        .qdriip_cq_n(qdriip_cq_n),
        .qdriip_cq_p(qdriip_cq_p),
        .rd_data_map(rd_data_map),
        .rdlvl_pi_en_stg2_f_r_reg(rdlvl_pi_en_stg2_f_r_reg),
        .rdlvl_pi_en_stg2_f_r_reg_0(rdlvl_pi_en_stg2_f_r_reg_0),
        .rdlvl_pi_en_stg2_f_r_reg_1(rdlvl_pi_en_stg2_f_r_reg_1),
        .rdlvl_pi_en_stg2_f_r_reg_2(rdlvl_pi_en_stg2_f_r_reg_2),
        .rdlvl_pi_stg2_f_incdec_r_reg(rdlvl_pi_stg2_f_incdec_r_reg),
        .rdlvl_pi_stg2_f_incdec_r_reg_0(rdlvl_pi_stg2_f_incdec_r_reg_0),
        .rdlvl_pi_stg2_f_incdec_r_reg_1(rdlvl_pi_stg2_f_incdec_r_reg_1),
        .rdlvl_pi_stg2_f_incdec_r_reg_2(rdlvl_pi_stg2_f_incdec_r_reg_2),
        .ref_dll_lock_w_0(ref_dll_lock_w_0),
        .ref_dll_lock_w_1(ref_dll_lock_w_1),
        .rst_sync_r1_reg(rst_sync_r1_reg),
        .rstdiv0_sync_r1(rstdiv0_sync_r1),
        .rstdiv0_sync_r1_reg_rep__0(rstdiv0_sync_r1_reg_rep__0),
        .rstdiv0_sync_r1_reg_rep__4(rstdiv0_sync_r1_reg_rep__4),
        .skewd_iserdes_clkb(skewd_iserdes_clkb),
        .skewd_iserdes_clkb_3(skewd_iserdes_clkb_3),
        .skewd_iserdes_clkb_4(skewd_iserdes_clkb_4),
        .skewd_iserdes_clkb_5(skewd_iserdes_clkb_5),
        .\sm_r_reg[0] (\sm_r_reg[0] ),
        .sync_pulse(sync_pulse),
        .sys_rst(sys_rst));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_rld_of_pre_fifo" *) 
module sram_migmig_7series_v2_4_qdr_rld_of_pre_fifo
   (of_wren,
    pre_fifo_dout,
    CLK,
    po_coarse_enable_w_reg,
    of_data_wr_en,
    rstdiv0_sync_r1_reg_rep__4,
    phy_dout,
    rstdiv0_sync_r1_reg_rep__2,
    rstdiv0_sync_r1_reg_rep__1);
  output of_wren;
  output [65:0]pre_fifo_dout;
  input CLK;
  input po_coarse_enable_w_reg;
  input of_data_wr_en;
  input rstdiv0_sync_r1_reg_rep__4;
  input [39:0]phy_dout;
  input rstdiv0_sync_r1_reg_rep__2;
  input rstdiv0_sync_r1_reg_rep__1;

  wire CLK;
  wire [77:0]mem_out;
  wire mem_reg_0_7_0_5_i_1__2_n_0;
  wire \my_empty[1]_i_1_n_0 ;
  wire \my_empty[1]_i_2__0_n_0 ;
  wire \my_full[3]_i_1__2_n_0 ;
  wire \my_full[3]_i_2__0_n_0 ;
  wire \my_full_reg_n_0_[3] ;
  wire of_data_wr_en;
  wire of_wren;
  wire p_0_in;
  wire [39:0]phy_dout;
  wire po_coarse_enable_w_reg;
  wire [65:0]pre_fifo_dout;
  wire [2:0]rd_ptr;
  wire \rd_ptr[0]_i_1__2_n_0 ;
  wire \rd_ptr[1]_i_1__2_n_0 ;
  wire \rd_ptr[2]_i_1__2_n_0 ;
  wire rstdiv0_sync_r1_reg_rep__1;
  wire rstdiv0_sync_r1_reg_rep__2;
  wire rstdiv0_sync_r1_reg_rep__4;
  wire [2:0]wr_ptr;
  wire \wr_ptr[0]_i_1__3_n_0 ;
  wire \wr_ptr[1]_i_1__3_n_0 ;
  wire \wr_ptr[2]_i_1__3_n_0 ;
  wire \wr_ptr[2]_i_2__2_n_0 ;
  wire [1:0]NLW_mem_reg_0_7_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_36_41_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_42_47_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_48_53_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_54_59_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_60_65_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_66_71_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_6_11_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_72_77_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_0_5
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[1:0]),
        .DOB(mem_out[3:2]),
        .DOC(mem_out[5:4]),
        .DOD(NLW_mem_reg_0_7_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__2_n_0));
  LUT4 #(
    .INIT(16'h202A)) 
    mem_reg_0_7_0_5_i_1__2
       (.I0(of_data_wr_en),
        .I1(\my_full_reg_n_0_[3] ),
        .I2(po_coarse_enable_w_reg),
        .I3(p_0_in),
        .O(mem_reg_0_7_0_5_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_24_29
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA(phy_dout[5:4]),
        .DIB(phy_dout[7:6]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[25:24]),
        .DOB(mem_out[27:26]),
        .DOC(mem_out[29:28]),
        .DOD(NLW_mem_reg_0_7_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_30_35
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB(phy_dout[9:8]),
        .DIC(phy_dout[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[31:30]),
        .DOB(mem_out[33:32]),
        .DOC(mem_out[35:34]),
        .DOD(NLW_mem_reg_0_7_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_36_41
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC(phy_dout[13:12]),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[37:36]),
        .DOB(mem_out[39:38]),
        .DOC(mem_out[41:40]),
        .DOD(NLW_mem_reg_0_7_36_41_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_42_47
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA(phy_dout[15:14]),
        .DIB(phy_dout[17:16]),
        .DIC(phy_dout[19:18]),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[43:42]),
        .DOB(mem_out[45:44]),
        .DOC(mem_out[47:46]),
        .DOD(NLW_mem_reg_0_7_42_47_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_48_53
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA(phy_dout[21:20]),
        .DIB(phy_dout[23:22]),
        .DIC(phy_dout[25:24]),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[49:48]),
        .DOB(mem_out[51:50]),
        .DOC(mem_out[53:52]),
        .DOD(NLW_mem_reg_0_7_48_53_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_54_59
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA(phy_dout[27:26]),
        .DIB(phy_dout[29:28]),
        .DIC(phy_dout[31:30]),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[55:54]),
        .DOB(mem_out[57:56]),
        .DOC(mem_out[59:58]),
        .DOD(NLW_mem_reg_0_7_54_59_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_60_65
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC(phy_dout[33:32]),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[61:60]),
        .DOB(mem_out[63:62]),
        .DOC(mem_out[65:64]),
        .DOD(NLW_mem_reg_0_7_60_65_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_66_71
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA(phy_dout[35:34]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[67:66]),
        .DOB(mem_out[69:68]),
        .DOC(mem_out[71:70]),
        .DOD(NLW_mem_reg_0_7_66_71_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_6_11
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB(phy_dout[1:0]),
        .DIC(phy_dout[3:2]),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[7:6]),
        .DOB(mem_out[9:8]),
        .DOC(mem_out[11:10]),
        .DOD(NLW_mem_reg_0_7_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_72_77
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA(phy_dout[37:36]),
        .DIB(phy_dout[39:38]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[73:72]),
        .DOB(mem_out[75:74]),
        .DOC(mem_out[77:76]),
        .DOD(NLW_mem_reg_0_7_72_77_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'hF3FF0002)) 
    \my_empty[1]_i_1 
       (.I0(\my_empty[1]_i_2__0_n_0 ),
        .I1(po_coarse_enable_w_reg),
        .I2(\my_full_reg_n_0_[3] ),
        .I3(of_data_wr_en),
        .I4(p_0_in),
        .O(\my_empty[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    \my_empty[1]_i_2__0 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[2]),
        .I2(rd_ptr[2]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[0]),
        .I5(wr_ptr[1]),
        .O(\my_empty[1]_i_2__0_n_0 ));
  FDSE \my_empty_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_empty[1]_i_1_n_0 ),
        .Q(p_0_in),
        .S(rstdiv0_sync_r1_reg_rep__2));
  LUT6 #(
    .INIT(64'h00000000CCECCCC0)) 
    \my_full[3]_i_1__2 
       (.I0(\my_full[3]_i_2__0_n_0 ),
        .I1(\my_full_reg_n_0_[3] ),
        .I2(po_coarse_enable_w_reg),
        .I3(p_0_in),
        .I4(of_data_wr_en),
        .I5(rstdiv0_sync_r1_reg_rep__4),
        .O(\my_full[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    \my_full[3]_i_2__0 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[2]),
        .I2(wr_ptr[2]),
        .I3(wr_ptr[1]),
        .I4(wr_ptr[0]),
        .I5(rd_ptr[1]),
        .O(\my_full[3]_i_2__0_n_0 ));
  FDRE \my_full_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_full[3]_i_1__2_n_0 ),
        .Q(\my_full_reg_n_0_[3] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_10__2 
       (.I0(phy_dout[3]),
        .I1(p_0_in),
        .I2(mem_out[11]),
        .O(pre_fifo_dout[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_11__2 
       (.I0(phy_dout[2]),
        .I1(p_0_in),
        .I2(mem_out[10]),
        .O(pre_fifo_dout[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_12__2 
       (.I0(phy_dout[1]),
        .I1(p_0_in),
        .I2(mem_out[9]),
        .O(pre_fifo_dout[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_13__2 
       (.I0(phy_dout[0]),
        .I1(p_0_in),
        .I2(mem_out[8]),
        .O(pre_fifo_dout[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_14__2 
       (.I0(mem_out[31]),
        .I1(p_0_in),
        .O(pre_fifo_dout[19]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_15__2 
       (.I0(mem_out[30]),
        .I1(p_0_in),
        .O(pre_fifo_dout[18]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_16__2 
       (.I0(mem_out[29]),
        .I1(p_0_in),
        .O(pre_fifo_dout[17]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_17__2 
       (.I0(mem_out[28]),
        .I1(p_0_in),
        .O(pre_fifo_dout[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_18__2 
       (.I0(phy_dout[7]),
        .I1(p_0_in),
        .I2(mem_out[27]),
        .O(pre_fifo_dout[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_19__2 
       (.I0(phy_dout[6]),
        .I1(p_0_in),
        .I2(mem_out[26]),
        .O(pre_fifo_dout[14]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h31)) 
    \out_fifo_inst.out_fifo_i_1__2 
       (.I0(p_0_in),
        .I1(po_coarse_enable_w_reg),
        .I2(of_data_wr_en),
        .O(of_wren));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_20__2 
       (.I0(phy_dout[5]),
        .I1(p_0_in),
        .I2(mem_out[25]),
        .O(pre_fifo_dout[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_21__2 
       (.I0(phy_dout[4]),
        .I1(p_0_in),
        .I2(mem_out[24]),
        .O(pre_fifo_dout[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_22__2 
       (.I0(mem_out[39]),
        .I1(p_0_in),
        .O(pre_fifo_dout[27]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_23__2 
       (.I0(mem_out[38]),
        .I1(p_0_in),
        .O(pre_fifo_dout[26]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_24__2 
       (.I0(mem_out[37]),
        .I1(p_0_in),
        .O(pre_fifo_dout[25]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_25__2 
       (.I0(mem_out[36]),
        .I1(p_0_in),
        .O(pre_fifo_dout[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_26__2 
       (.I0(phy_dout[11]),
        .I1(p_0_in),
        .I2(mem_out[35]),
        .O(pre_fifo_dout[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_27__2 
       (.I0(phy_dout[10]),
        .I1(p_0_in),
        .I2(mem_out[34]),
        .O(pre_fifo_dout[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_28__2 
       (.I0(phy_dout[9]),
        .I1(p_0_in),
        .I2(mem_out[33]),
        .O(pre_fifo_dout[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_29__2 
       (.I0(phy_dout[8]),
        .I1(p_0_in),
        .I2(mem_out[32]),
        .O(pre_fifo_dout[20]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_2__2 
       (.I0(mem_out[7]),
        .I1(p_0_in),
        .O(pre_fifo_dout[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_30__2 
       (.I0(phy_dout[19]),
        .I1(p_0_in),
        .I2(mem_out[47]),
        .O(pre_fifo_dout[35]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_31__2 
       (.I0(phy_dout[18]),
        .I1(p_0_in),
        .I2(mem_out[46]),
        .O(pre_fifo_dout[34]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_32__2 
       (.I0(phy_dout[17]),
        .I1(p_0_in),
        .I2(mem_out[45]),
        .O(pre_fifo_dout[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_33__2 
       (.I0(phy_dout[16]),
        .I1(p_0_in),
        .I2(mem_out[44]),
        .O(pre_fifo_dout[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_34__2 
       (.I0(phy_dout[15]),
        .I1(p_0_in),
        .I2(mem_out[43]),
        .O(pre_fifo_dout[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_35__2 
       (.I0(phy_dout[14]),
        .I1(p_0_in),
        .I2(mem_out[42]),
        .O(pre_fifo_dout[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_36__2 
       (.I0(phy_dout[13]),
        .I1(p_0_in),
        .I2(mem_out[41]),
        .O(pre_fifo_dout[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_37__2 
       (.I0(phy_dout[12]),
        .I1(p_0_in),
        .I2(mem_out[40]),
        .O(pre_fifo_dout[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_38__2 
       (.I0(phy_dout[27]),
        .I1(p_0_in),
        .I2(mem_out[55]),
        .O(pre_fifo_dout[43]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_39__2 
       (.I0(phy_dout[26]),
        .I1(p_0_in),
        .I2(mem_out[54]),
        .O(pre_fifo_dout[42]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_3__2 
       (.I0(mem_out[6]),
        .I1(p_0_in),
        .O(pre_fifo_dout[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_40__2 
       (.I0(phy_dout[25]),
        .I1(p_0_in),
        .I2(mem_out[53]),
        .O(pre_fifo_dout[41]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_41__2 
       (.I0(phy_dout[24]),
        .I1(p_0_in),
        .I2(mem_out[52]),
        .O(pre_fifo_dout[40]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_42__2 
       (.I0(phy_dout[23]),
        .I1(p_0_in),
        .I2(mem_out[51]),
        .O(pre_fifo_dout[39]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_43__2 
       (.I0(phy_dout[22]),
        .I1(p_0_in),
        .I2(mem_out[50]),
        .O(pre_fifo_dout[38]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_44__2 
       (.I0(phy_dout[21]),
        .I1(p_0_in),
        .I2(mem_out[49]),
        .O(pre_fifo_dout[37]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_45__2 
       (.I0(phy_dout[20]),
        .I1(p_0_in),
        .I2(mem_out[48]),
        .O(pre_fifo_dout[36]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_46__2 
       (.I0(mem_out[63]),
        .I1(p_0_in),
        .O(pre_fifo_dout[51]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_47__2 
       (.I0(mem_out[62]),
        .I1(p_0_in),
        .O(pre_fifo_dout[50]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_48__2 
       (.I0(mem_out[61]),
        .I1(p_0_in),
        .O(pre_fifo_dout[49]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_49__2 
       (.I0(mem_out[60]),
        .I1(p_0_in),
        .O(pre_fifo_dout[48]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_4__2 
       (.I0(mem_out[5]),
        .I1(p_0_in),
        .O(pre_fifo_dout[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_50__2 
       (.I0(phy_dout[31]),
        .I1(p_0_in),
        .I2(mem_out[59]),
        .O(pre_fifo_dout[47]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_51__2 
       (.I0(phy_dout[30]),
        .I1(p_0_in),
        .I2(mem_out[58]),
        .O(pre_fifo_dout[46]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_52__2 
       (.I0(phy_dout[29]),
        .I1(p_0_in),
        .I2(mem_out[57]),
        .O(pre_fifo_dout[45]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_53__2 
       (.I0(phy_dout[28]),
        .I1(p_0_in),
        .I2(mem_out[56]),
        .O(pre_fifo_dout[44]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_54__2 
       (.I0(mem_out[71]),
        .I1(p_0_in),
        .O(pre_fifo_dout[59]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_55__2 
       (.I0(mem_out[70]),
        .I1(p_0_in),
        .O(pre_fifo_dout[58]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_56__2 
       (.I0(mem_out[69]),
        .I1(p_0_in),
        .O(pre_fifo_dout[57]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_57__2 
       (.I0(mem_out[68]),
        .I1(p_0_in),
        .O(pre_fifo_dout[56]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_58__2 
       (.I0(phy_dout[35]),
        .I1(p_0_in),
        .I2(mem_out[67]),
        .O(pre_fifo_dout[55]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_59__2 
       (.I0(phy_dout[34]),
        .I1(p_0_in),
        .I2(mem_out[66]),
        .O(pre_fifo_dout[54]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_5__2 
       (.I0(mem_out[4]),
        .I1(p_0_in),
        .O(pre_fifo_dout[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_60__2 
       (.I0(phy_dout[33]),
        .I1(p_0_in),
        .I2(mem_out[65]),
        .O(pre_fifo_dout[53]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_61__2 
       (.I0(phy_dout[32]),
        .I1(p_0_in),
        .I2(mem_out[64]),
        .O(pre_fifo_dout[52]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_62__2 
       (.I0(mem_out[77]),
        .I1(p_0_in),
        .O(pre_fifo_dout[65]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_63__2 
       (.I0(mem_out[76]),
        .I1(p_0_in),
        .O(pre_fifo_dout[64]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_64__2 
       (.I0(phy_dout[39]),
        .I1(p_0_in),
        .I2(mem_out[75]),
        .O(pre_fifo_dout[63]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_65__2 
       (.I0(phy_dout[38]),
        .I1(p_0_in),
        .I2(mem_out[74]),
        .O(pre_fifo_dout[62]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_66__2 
       (.I0(phy_dout[37]),
        .I1(p_0_in),
        .I2(mem_out[73]),
        .O(pre_fifo_dout[61]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_67__2 
       (.I0(phy_dout[36]),
        .I1(p_0_in),
        .I2(mem_out[72]),
        .O(pre_fifo_dout[60]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_6__2 
       (.I0(mem_out[3]),
        .I1(p_0_in),
        .O(pre_fifo_dout[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_7__2 
       (.I0(mem_out[2]),
        .I1(p_0_in),
        .O(pre_fifo_dout[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_8__2 
       (.I0(mem_out[1]),
        .I1(p_0_in),
        .O(pre_fifo_dout[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_9__2 
       (.I0(mem_out[0]),
        .I1(p_0_in),
        .O(pre_fifo_dout[0]));
  LUT3 #(
    .INIT(8'hE1)) 
    \rd_ptr[0]_i_1__2 
       (.I0(po_coarse_enable_w_reg),
        .I1(p_0_in),
        .I2(rd_ptr[0]),
        .O(\rd_ptr[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD02)) 
    \rd_ptr[1]_i_1__2 
       (.I0(rd_ptr[0]),
        .I1(po_coarse_enable_w_reg),
        .I2(p_0_in),
        .I3(rd_ptr[1]),
        .O(\rd_ptr[1]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70008)) 
    \rd_ptr[2]_i_1__2 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .I2(po_coarse_enable_w_reg),
        .I3(p_0_in),
        .I4(rd_ptr[2]),
        .O(\rd_ptr[2]_i_1__2_n_0 ));
  FDRE \rd_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_ptr[0]_i_1__2_n_0 ),
        .Q(rd_ptr[0]),
        .R(rstdiv0_sync_r1_reg_rep__1));
  FDRE \rd_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_ptr[1]_i_1__2_n_0 ),
        .Q(rd_ptr[1]),
        .R(rstdiv0_sync_r1_reg_rep__1));
  FDRE \rd_ptr_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_ptr[2]_i_1__2_n_0 ),
        .Q(rd_ptr[2]),
        .R(rstdiv0_sync_r1_reg_rep__1));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'hB8FF4700)) 
    \wr_ptr[0]_i_1__3 
       (.I0(\my_full_reg_n_0_[3] ),
        .I1(po_coarse_enable_w_reg),
        .I2(p_0_in),
        .I3(of_data_wr_en),
        .I4(wr_ptr[0]),
        .O(\wr_ptr[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hDFD5FFFF202A0000)) 
    \wr_ptr[1]_i_1__3 
       (.I0(wr_ptr[0]),
        .I1(\my_full_reg_n_0_[3] ),
        .I2(po_coarse_enable_w_reg),
        .I3(p_0_in),
        .I4(of_data_wr_en),
        .I5(wr_ptr[1]),
        .O(\wr_ptr[1]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \wr_ptr[2]_i_1__3 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[1]),
        .I2(\wr_ptr[2]_i_2__2_n_0 ),
        .I3(wr_ptr[2]),
        .O(\wr_ptr[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \wr_ptr[2]_i_2__2 
       (.I0(\my_full_reg_n_0_[3] ),
        .I1(po_coarse_enable_w_reg),
        .I2(p_0_in),
        .I3(of_data_wr_en),
        .O(\wr_ptr[2]_i_2__2_n_0 ));
  FDRE \wr_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_ptr[0]_i_1__3_n_0 ),
        .Q(wr_ptr[0]),
        .R(rstdiv0_sync_r1_reg_rep__1));
  FDRE \wr_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_ptr[1]_i_1__3_n_0 ),
        .Q(wr_ptr[1]),
        .R(rstdiv0_sync_r1_reg_rep__1));
  FDRE \wr_ptr_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_ptr[2]_i_1__3_n_0 ),
        .Q(wr_ptr[2]),
        .R(rstdiv0_sync_r1_reg_rep__1));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_rld_of_pre_fifo" *) 
module sram_migmig_7series_v2_4_qdr_rld_of_pre_fifo_10
   (of_wren,
    pre_fifo_dout,
    CLK,
    A_of_full,
    of_cmd_wr_en,
    rstdiv0_sync_r1_reg_rep__4,
    d_in,
    rstdiv0_sync_r1_reg_rep__1);
  output of_wren;
  output [71:0]pre_fifo_dout;
  input CLK;
  input A_of_full;
  input of_cmd_wr_en;
  input rstdiv0_sync_r1_reg_rep__4;
  input [20:0]d_in;
  input rstdiv0_sync_r1_reg_rep__1;

  wire A_of_full;
  wire CLK;
  wire [20:0]d_in;
  wire [77:0]mem_out;
  wire mem_reg_0_7_0_5_i_1__3_n_0;
  wire my_empty0;
  wire \my_empty[1]_i_1_n_0 ;
  wire my_full0;
  wire \my_full[3]_i_1__3_n_0 ;
  wire \my_full_reg_n_0_[3] ;
  wire of_cmd_wr_en;
  wire of_wren;
  wire p_0_in;
  wire [71:0]pre_fifo_dout;
  wire [2:0]rd_ptr;
  wire \rd_ptr[0]_i_1__4_n_0 ;
  wire \rd_ptr[1]_i_1__4_n_0 ;
  wire \rd_ptr[2]_i_1__4_n_0 ;
  wire rstdiv0_sync_r1_reg_rep__1;
  wire rstdiv0_sync_r1_reg_rep__4;
  wire [2:0]wr_ptr;
  wire \wr_ptr[0]_i_1__5_n_0 ;
  wire \wr_ptr[1]_i_1__5_n_0 ;
  wire \wr_ptr[2]_i_1__5_n_0 ;
  wire \wr_ptr[2]_i_2__3_n_0 ;
  wire [1:0]NLW_mem_reg_0_7_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_36_41_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_42_47_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_48_53_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_54_59_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_60_65_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_6_11_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_72_77_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_0_5
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA({d_in[0],d_in[0]}),
        .DIB({d_in[1],d_in[1]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[1:0]),
        .DOB(mem_out[3:2]),
        .DOC(mem_out[5:4]),
        .DOD(NLW_mem_reg_0_7_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__3_n_0));
  LUT4 #(
    .INIT(16'h202A)) 
    mem_reg_0_7_0_5_i_1__3
       (.I0(of_cmd_wr_en),
        .I1(\my_full_reg_n_0_[3] ),
        .I2(A_of_full),
        .I3(p_0_in),
        .O(mem_reg_0_7_0_5_i_1__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_12_17
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({d_in[3],d_in[3]}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[13:12]),
        .DOB(mem_out[15:14]),
        .DOC(mem_out[17:16]),
        .DOD(NLW_mem_reg_0_7_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_18_23
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA({d_in[4],d_in[4]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[19:18]),
        .DOB(mem_out[21:20]),
        .DOC(mem_out[23:22]),
        .DOD(NLW_mem_reg_0_7_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_24_29
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA({d_in[5],d_in[5]}),
        .DIB({d_in[6],d_in[6]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[25:24]),
        .DOB(mem_out[27:26]),
        .DOC(mem_out[29:28]),
        .DOD(NLW_mem_reg_0_7_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_30_35
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({d_in[7],d_in[7]}),
        .DIC({d_in[8],d_in[8]}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[31:30]),
        .DOB(mem_out[33:32]),
        .DOC(mem_out[35:34]),
        .DOD(NLW_mem_reg_0_7_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_36_41
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({d_in[9],d_in[9]}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[37:36]),
        .DOB(mem_out[39:38]),
        .DOC(mem_out[41:40]),
        .DOD(NLW_mem_reg_0_7_36_41_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_42_47
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA({d_in[10],d_in[10]}),
        .DIB({d_in[11],d_in[11]}),
        .DIC({d_in[12],d_in[12]}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[43:42]),
        .DOB(mem_out[45:44]),
        .DOC(mem_out[47:46]),
        .DOD(NLW_mem_reg_0_7_42_47_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_48_53
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA({d_in[13],d_in[13]}),
        .DIB({d_in[14],d_in[14]}),
        .DIC({d_in[15],d_in[15]}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[49:48]),
        .DOB(mem_out[51:50]),
        .DOC(mem_out[53:52]),
        .DOD(NLW_mem_reg_0_7_48_53_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_54_59
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA({d_in[16],d_in[16]}),
        .DIB({d_in[17],d_in[17]}),
        .DIC({d_in[18],d_in[18]}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[55:54]),
        .DOB(mem_out[57:56]),
        .DOC(mem_out[59:58]),
        .DOD(NLW_mem_reg_0_7_54_59_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_60_65
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[61:60]),
        .DOB(mem_out[63:62]),
        .DOC(mem_out[71:70]),
        .DOD(NLW_mem_reg_0_7_60_65_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_6_11
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({d_in[2],d_in[2]}),
        .DIC({1'b1,1'b1}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[7:6]),
        .DOB(mem_out[9:8]),
        .DOC(mem_out[11:10]),
        .DOD(NLW_mem_reg_0_7_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_72_77
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA({d_in[19],d_in[19]}),
        .DIB({d_in[20],d_in[20]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[73:72]),
        .DOB(mem_out[75:74]),
        .DOC(mem_out[77:76]),
        .DOD(NLW_mem_reg_0_7_72_77_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'hF3FF0002)) 
    \my_empty[1]_i_1 
       (.I0(my_empty0),
        .I1(A_of_full),
        .I2(\my_full_reg_n_0_[3] ),
        .I3(of_cmd_wr_en),
        .I4(p_0_in),
        .O(\my_empty[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    \my_empty[1]_i_2__4 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[2]),
        .I2(rd_ptr[2]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[0]),
        .I5(wr_ptr[1]),
        .O(my_empty0));
  FDSE \my_empty_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_empty[1]_i_1_n_0 ),
        .Q(p_0_in),
        .S(rstdiv0_sync_r1_reg_rep__1));
  LUT6 #(
    .INIT(64'h00000000CCECCCC0)) 
    \my_full[3]_i_1__3 
       (.I0(my_full0),
        .I1(\my_full_reg_n_0_[3] ),
        .I2(A_of_full),
        .I3(p_0_in),
        .I4(of_cmd_wr_en),
        .I5(rstdiv0_sync_r1_reg_rep__4),
        .O(\my_full[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    \my_full[3]_i_2__4 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[2]),
        .I2(wr_ptr[2]),
        .I3(wr_ptr[1]),
        .I4(wr_ptr[0]),
        .I5(rd_ptr[1]),
        .O(my_full0));
  FDRE \my_full_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_full[3]_i_1__3_n_0 ),
        .Q(\my_full_reg_n_0_[3] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_10__3 
       (.I0(mem_out[15]),
        .I1(p_0_in),
        .O(pre_fifo_dout[15]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_11__3 
       (.I0(mem_out[14]),
        .I1(p_0_in),
        .O(pre_fifo_dout[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_12__3 
       (.I0(mem_out[13]),
        .I1(p_0_in),
        .O(pre_fifo_dout[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_13__3 
       (.I0(mem_out[12]),
        .I1(p_0_in),
        .O(pre_fifo_dout[12]));
  LUT2 #(
    .INIT(4'hE)) 
    \out_fifo_inst.out_fifo_i_14__4 
       (.I0(p_0_in),
        .I1(mem_out[11]),
        .O(pre_fifo_dout[11]));
  LUT2 #(
    .INIT(4'hE)) 
    \out_fifo_inst.out_fifo_i_15__4 
       (.I0(p_0_in),
        .I1(mem_out[10]),
        .O(pre_fifo_dout[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_16__3 
       (.I0(d_in[2]),
        .I1(p_0_in),
        .I2(mem_out[9]),
        .O(pre_fifo_dout[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_17__3 
       (.I0(d_in[2]),
        .I1(p_0_in),
        .I2(mem_out[8]),
        .O(pre_fifo_dout[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_18__3 
       (.I0(mem_out[23]),
        .I1(p_0_in),
        .O(pre_fifo_dout[23]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_19__3 
       (.I0(mem_out[22]),
        .I1(p_0_in),
        .O(pre_fifo_dout[22]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h31)) 
    \out_fifo_inst.out_fifo_i_1__3 
       (.I0(p_0_in),
        .I1(A_of_full),
        .I2(of_cmd_wr_en),
        .O(of_wren));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_20__3 
       (.I0(mem_out[21]),
        .I1(p_0_in),
        .O(pre_fifo_dout[21]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_21__3 
       (.I0(mem_out[20]),
        .I1(p_0_in),
        .O(pre_fifo_dout[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_22__3 
       (.I0(d_in[4]),
        .I1(p_0_in),
        .I2(mem_out[19]),
        .O(pre_fifo_dout[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_23__3 
       (.I0(d_in[4]),
        .I1(p_0_in),
        .I2(mem_out[18]),
        .O(pre_fifo_dout[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_24__3 
       (.I0(d_in[3]),
        .I1(p_0_in),
        .I2(mem_out[17]),
        .O(pre_fifo_dout[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_25__3 
       (.I0(d_in[3]),
        .I1(p_0_in),
        .I2(mem_out[16]),
        .O(pre_fifo_dout[16]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_26__3 
       (.I0(mem_out[31]),
        .I1(p_0_in),
        .O(pre_fifo_dout[31]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_27__3 
       (.I0(mem_out[30]),
        .I1(p_0_in),
        .O(pre_fifo_dout[30]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_28__3 
       (.I0(mem_out[29]),
        .I1(p_0_in),
        .O(pre_fifo_dout[29]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_29__3 
       (.I0(mem_out[28]),
        .I1(p_0_in),
        .O(pre_fifo_dout[28]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_2__3 
       (.I0(mem_out[7]),
        .I1(p_0_in),
        .O(pre_fifo_dout[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_30__3 
       (.I0(d_in[6]),
        .I1(p_0_in),
        .I2(mem_out[27]),
        .O(pre_fifo_dout[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_31__3 
       (.I0(d_in[6]),
        .I1(p_0_in),
        .I2(mem_out[26]),
        .O(pre_fifo_dout[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_32__3 
       (.I0(d_in[5]),
        .I1(p_0_in),
        .I2(mem_out[25]),
        .O(pre_fifo_dout[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_33__3 
       (.I0(d_in[5]),
        .I1(p_0_in),
        .I2(mem_out[24]),
        .O(pre_fifo_dout[24]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_34__3 
       (.I0(mem_out[39]),
        .I1(p_0_in),
        .O(pre_fifo_dout[39]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_35__3 
       (.I0(mem_out[38]),
        .I1(p_0_in),
        .O(pre_fifo_dout[38]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_36__3 
       (.I0(mem_out[37]),
        .I1(p_0_in),
        .O(pre_fifo_dout[37]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_37__3 
       (.I0(mem_out[36]),
        .I1(p_0_in),
        .O(pre_fifo_dout[36]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_38__3 
       (.I0(d_in[8]),
        .I1(p_0_in),
        .I2(mem_out[35]),
        .O(pre_fifo_dout[35]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_39__3 
       (.I0(d_in[8]),
        .I1(p_0_in),
        .I2(mem_out[34]),
        .O(pre_fifo_dout[34]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_3__3 
       (.I0(mem_out[6]),
        .I1(p_0_in),
        .O(pre_fifo_dout[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_40__3 
       (.I0(d_in[7]),
        .I1(p_0_in),
        .I2(mem_out[33]),
        .O(pre_fifo_dout[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_41__3 
       (.I0(d_in[7]),
        .I1(p_0_in),
        .I2(mem_out[32]),
        .O(pre_fifo_dout[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_42__3 
       (.I0(d_in[12]),
        .I1(p_0_in),
        .I2(mem_out[47]),
        .O(pre_fifo_dout[47]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_43__3 
       (.I0(d_in[12]),
        .I1(p_0_in),
        .I2(mem_out[46]),
        .O(pre_fifo_dout[46]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_44__3 
       (.I0(d_in[11]),
        .I1(p_0_in),
        .I2(mem_out[45]),
        .O(pre_fifo_dout[45]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_45__3 
       (.I0(d_in[11]),
        .I1(p_0_in),
        .I2(mem_out[44]),
        .O(pre_fifo_dout[44]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_46__3 
       (.I0(d_in[10]),
        .I1(p_0_in),
        .I2(mem_out[43]),
        .O(pre_fifo_dout[43]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_47__3 
       (.I0(d_in[10]),
        .I1(p_0_in),
        .I2(mem_out[42]),
        .O(pre_fifo_dout[42]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_48__3 
       (.I0(d_in[9]),
        .I1(p_0_in),
        .I2(mem_out[41]),
        .O(pre_fifo_dout[41]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_49__3 
       (.I0(d_in[9]),
        .I1(p_0_in),
        .I2(mem_out[40]),
        .O(pre_fifo_dout[40]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_4__3 
       (.I0(mem_out[5]),
        .I1(p_0_in),
        .O(pre_fifo_dout[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_50__3 
       (.I0(d_in[16]),
        .I1(p_0_in),
        .I2(mem_out[55]),
        .O(pre_fifo_dout[55]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_51__3 
       (.I0(d_in[16]),
        .I1(p_0_in),
        .I2(mem_out[54]),
        .O(pre_fifo_dout[54]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_52__3 
       (.I0(d_in[15]),
        .I1(p_0_in),
        .I2(mem_out[53]),
        .O(pre_fifo_dout[53]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_53__3 
       (.I0(d_in[15]),
        .I1(p_0_in),
        .I2(mem_out[52]),
        .O(pre_fifo_dout[52]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_54__3 
       (.I0(d_in[14]),
        .I1(p_0_in),
        .I2(mem_out[51]),
        .O(pre_fifo_dout[51]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_55__3 
       (.I0(d_in[14]),
        .I1(p_0_in),
        .I2(mem_out[50]),
        .O(pre_fifo_dout[50]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_56__3 
       (.I0(d_in[13]),
        .I1(p_0_in),
        .I2(mem_out[49]),
        .O(pre_fifo_dout[49]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_57__3 
       (.I0(d_in[13]),
        .I1(p_0_in),
        .I2(mem_out[48]),
        .O(pre_fifo_dout[48]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_58__3 
       (.I0(mem_out[63]),
        .I1(p_0_in),
        .O(pre_fifo_dout[63]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_59__3 
       (.I0(mem_out[62]),
        .I1(p_0_in),
        .O(pre_fifo_dout[62]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_5__3 
       (.I0(mem_out[4]),
        .I1(p_0_in),
        .O(pre_fifo_dout[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_60__3 
       (.I0(mem_out[61]),
        .I1(p_0_in),
        .O(pre_fifo_dout[61]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_61__3 
       (.I0(mem_out[60]),
        .I1(p_0_in),
        .O(pre_fifo_dout[60]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_62__3 
       (.I0(d_in[18]),
        .I1(p_0_in),
        .I2(mem_out[59]),
        .O(pre_fifo_dout[59]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_63__3 
       (.I0(d_in[18]),
        .I1(p_0_in),
        .I2(mem_out[58]),
        .O(pre_fifo_dout[58]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_64__3 
       (.I0(d_in[17]),
        .I1(p_0_in),
        .I2(mem_out[57]),
        .O(pre_fifo_dout[57]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_65__3 
       (.I0(d_in[17]),
        .I1(p_0_in),
        .I2(mem_out[56]),
        .O(pre_fifo_dout[56]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_66__3 
       (.I0(mem_out[71]),
        .I1(p_0_in),
        .O(pre_fifo_dout[65]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_67__3 
       (.I0(mem_out[70]),
        .I1(p_0_in),
        .O(pre_fifo_dout[64]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_68__1 
       (.I0(mem_out[77]),
        .I1(p_0_in),
        .O(pre_fifo_dout[71]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_69__1 
       (.I0(mem_out[76]),
        .I1(p_0_in),
        .O(pre_fifo_dout[70]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_6__3 
       (.I0(d_in[1]),
        .I1(p_0_in),
        .I2(mem_out[3]),
        .O(pre_fifo_dout[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_70__1 
       (.I0(d_in[20]),
        .I1(p_0_in),
        .I2(mem_out[75]),
        .O(pre_fifo_dout[69]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_71__1 
       (.I0(d_in[20]),
        .I1(p_0_in),
        .I2(mem_out[74]),
        .O(pre_fifo_dout[68]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_72__1 
       (.I0(d_in[19]),
        .I1(p_0_in),
        .I2(mem_out[73]),
        .O(pre_fifo_dout[67]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_73__1 
       (.I0(d_in[19]),
        .I1(p_0_in),
        .I2(mem_out[72]),
        .O(pre_fifo_dout[66]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_7__3 
       (.I0(d_in[1]),
        .I1(p_0_in),
        .I2(mem_out[2]),
        .O(pre_fifo_dout[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_8__3 
       (.I0(d_in[0]),
        .I1(p_0_in),
        .I2(mem_out[1]),
        .O(pre_fifo_dout[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_9__3 
       (.I0(d_in[0]),
        .I1(p_0_in),
        .I2(mem_out[0]),
        .O(pre_fifo_dout[0]));
  LUT3 #(
    .INIT(8'hE1)) 
    \rd_ptr[0]_i_1__4 
       (.I0(A_of_full),
        .I1(p_0_in),
        .I2(rd_ptr[0]),
        .O(\rd_ptr[0]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD02)) 
    \rd_ptr[1]_i_1__4 
       (.I0(rd_ptr[0]),
        .I1(A_of_full),
        .I2(p_0_in),
        .I3(rd_ptr[1]),
        .O(\rd_ptr[1]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70008)) 
    \rd_ptr[2]_i_1__4 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .I2(A_of_full),
        .I3(p_0_in),
        .I4(rd_ptr[2]),
        .O(\rd_ptr[2]_i_1__4_n_0 ));
  FDRE \rd_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_ptr[0]_i_1__4_n_0 ),
        .Q(rd_ptr[0]),
        .R(rstdiv0_sync_r1_reg_rep__1));
  FDRE \rd_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_ptr[1]_i_1__4_n_0 ),
        .Q(rd_ptr[1]),
        .R(rstdiv0_sync_r1_reg_rep__1));
  FDRE \rd_ptr_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_ptr[2]_i_1__4_n_0 ),
        .Q(rd_ptr[2]),
        .R(rstdiv0_sync_r1_reg_rep__1));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'hB8FF4700)) 
    \wr_ptr[0]_i_1__5 
       (.I0(\my_full_reg_n_0_[3] ),
        .I1(A_of_full),
        .I2(p_0_in),
        .I3(of_cmd_wr_en),
        .I4(wr_ptr[0]),
        .O(\wr_ptr[0]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hDFD5FFFF202A0000)) 
    \wr_ptr[1]_i_1__5 
       (.I0(wr_ptr[0]),
        .I1(\my_full_reg_n_0_[3] ),
        .I2(A_of_full),
        .I3(p_0_in),
        .I4(of_cmd_wr_en),
        .I5(wr_ptr[1]),
        .O(\wr_ptr[1]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \wr_ptr[2]_i_1__5 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[1]),
        .I2(\wr_ptr[2]_i_2__3_n_0 ),
        .I3(wr_ptr[2]),
        .O(\wr_ptr[2]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \wr_ptr[2]_i_2__3 
       (.I0(\my_full_reg_n_0_[3] ),
        .I1(A_of_full),
        .I2(p_0_in),
        .I3(of_cmd_wr_en),
        .O(\wr_ptr[2]_i_2__3_n_0 ));
  FDRE \wr_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_ptr[0]_i_1__5_n_0 ),
        .Q(wr_ptr[0]),
        .R(rstdiv0_sync_r1_reg_rep__1));
  FDRE \wr_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_ptr[1]_i_1__5_n_0 ),
        .Q(wr_ptr[1]),
        .R(rstdiv0_sync_r1_reg_rep__1));
  FDRE \wr_ptr_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_ptr[2]_i_1__5_n_0 ),
        .Q(wr_ptr[2]),
        .R(rstdiv0_sync_r1_reg_rep__1));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_rld_of_pre_fifo" *) 
module sram_migmig_7series_v2_4_qdr_rld_of_pre_fifo_6
   (of_wren,
    pre_fifo_dout,
    CLK,
    po_coarse_enable_w_reg,
    of_data_wr_en,
    rstdiv0_sync_r1_reg_rep__4,
    phy_dout,
    rstdiv0_sync_r1_reg_rep__2,
    rstdiv0_sync_r1_reg_rep__1);
  output of_wren;
  output [77:0]pre_fifo_dout;
  input CLK;
  input po_coarse_enable_w_reg;
  input of_data_wr_en;
  input rstdiv0_sync_r1_reg_rep__4;
  input [43:0]phy_dout;
  input rstdiv0_sync_r1_reg_rep__2;
  input rstdiv0_sync_r1_reg_rep__1;

  wire CLK;
  wire [77:0]mem_out;
  wire mem_reg_0_7_0_5_i_1__1_n_0;
  wire \my_empty[1]_i_1_n_0 ;
  wire \my_empty[1]_i_2__1_n_0 ;
  wire \my_full[3]_i_1__1_n_0 ;
  wire \my_full[3]_i_2__1_n_0 ;
  wire \my_full_reg_n_0_[3] ;
  wire of_data_wr_en;
  wire of_wren;
  wire p_0_in;
  wire [43:0]phy_dout;
  wire po_coarse_enable_w_reg;
  wire [77:0]pre_fifo_dout;
  wire [2:0]rd_ptr;
  wire \rd_ptr[0]_i_1__0_n_0 ;
  wire \rd_ptr[1]_i_1__0_n_0 ;
  wire \rd_ptr[2]_i_1__0_n_0 ;
  wire rstdiv0_sync_r1_reg_rep__1;
  wire rstdiv0_sync_r1_reg_rep__2;
  wire rstdiv0_sync_r1_reg_rep__4;
  wire [2:0]wr_ptr;
  wire \wr_ptr[0]_i_1__1_n_0 ;
  wire \wr_ptr[1]_i_1__1_n_0 ;
  wire \wr_ptr[2]_i_1__1_n_0 ;
  wire \wr_ptr[2]_i_2__1_n_0 ;
  wire [1:0]NLW_mem_reg_0_7_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_36_41_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_42_47_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_48_53_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_54_59_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_60_65_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_66_71_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_6_11_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_72_77_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_0_5
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[1:0]),
        .DOB(mem_out[3:2]),
        .DOC(mem_out[5:4]),
        .DOD(NLW_mem_reg_0_7_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__1_n_0));
  LUT4 #(
    .INIT(16'h202A)) 
    mem_reg_0_7_0_5_i_1__1
       (.I0(of_data_wr_en),
        .I1(\my_full_reg_n_0_[3] ),
        .I2(po_coarse_enable_w_reg),
        .I3(p_0_in),
        .O(mem_reg_0_7_0_5_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_12_17
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC(phy_dout[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[13:12]),
        .DOB(mem_out[15:14]),
        .DOC(mem_out[17:16]),
        .DOD(NLW_mem_reg_0_7_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_18_23
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA(phy_dout[7:6]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[19:18]),
        .DOB(mem_out[21:20]),
        .DOC(mem_out[23:22]),
        .DOD(NLW_mem_reg_0_7_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_24_29
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA(phy_dout[9:8]),
        .DIB(phy_dout[11:10]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[25:24]),
        .DOB(mem_out[27:26]),
        .DOC(mem_out[29:28]),
        .DOD(NLW_mem_reg_0_7_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_30_35
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB(phy_dout[13:12]),
        .DIC(phy_dout[15:14]),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[31:30]),
        .DOB(mem_out[33:32]),
        .DOC(mem_out[35:34]),
        .DOD(NLW_mem_reg_0_7_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_36_41
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC(phy_dout[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[37:36]),
        .DOB(mem_out[39:38]),
        .DOC(mem_out[41:40]),
        .DOD(NLW_mem_reg_0_7_36_41_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_42_47
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA(phy_dout[19:18]),
        .DIB(phy_dout[21:20]),
        .DIC(phy_dout[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[43:42]),
        .DOB(mem_out[45:44]),
        .DOC(mem_out[47:46]),
        .DOD(NLW_mem_reg_0_7_42_47_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_48_53
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA(phy_dout[25:24]),
        .DIB(phy_dout[27:26]),
        .DIC(phy_dout[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[49:48]),
        .DOB(mem_out[51:50]),
        .DOC(mem_out[53:52]),
        .DOD(NLW_mem_reg_0_7_48_53_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_54_59
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA(phy_dout[31:30]),
        .DIB(phy_dout[33:32]),
        .DIC(phy_dout[35:34]),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[55:54]),
        .DOB(mem_out[57:56]),
        .DOC(mem_out[59:58]),
        .DOD(NLW_mem_reg_0_7_54_59_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_60_65
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC(phy_dout[37:36]),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[61:60]),
        .DOB(mem_out[63:62]),
        .DOC(mem_out[65:64]),
        .DOD(NLW_mem_reg_0_7_60_65_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_66_71
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA(phy_dout[39:38]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[67:66]),
        .DOB(mem_out[69:68]),
        .DOC(mem_out[71:70]),
        .DOD(NLW_mem_reg_0_7_66_71_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_6_11
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB(phy_dout[1:0]),
        .DIC(phy_dout[3:2]),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[7:6]),
        .DOB(mem_out[9:8]),
        .DOC(mem_out[11:10]),
        .DOD(NLW_mem_reg_0_7_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_72_77
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA(phy_dout[41:40]),
        .DIB(phy_dout[43:42]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[73:72]),
        .DOB(mem_out[75:74]),
        .DOC(mem_out[77:76]),
        .DOD(NLW_mem_reg_0_7_72_77_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'hF3FF0002)) 
    \my_empty[1]_i_1 
       (.I0(\my_empty[1]_i_2__1_n_0 ),
        .I1(po_coarse_enable_w_reg),
        .I2(\my_full_reg_n_0_[3] ),
        .I3(of_data_wr_en),
        .I4(p_0_in),
        .O(\my_empty[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    \my_empty[1]_i_2__1 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[2]),
        .I2(rd_ptr[2]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[0]),
        .I5(wr_ptr[1]),
        .O(\my_empty[1]_i_2__1_n_0 ));
  FDSE \my_empty_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_empty[1]_i_1_n_0 ),
        .Q(p_0_in),
        .S(rstdiv0_sync_r1_reg_rep__1));
  LUT6 #(
    .INIT(64'h00000000CCECCCC0)) 
    \my_full[3]_i_1__1 
       (.I0(\my_full[3]_i_2__1_n_0 ),
        .I1(\my_full_reg_n_0_[3] ),
        .I2(po_coarse_enable_w_reg),
        .I3(p_0_in),
        .I4(of_data_wr_en),
        .I5(rstdiv0_sync_r1_reg_rep__4),
        .O(\my_full[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    \my_full[3]_i_2__1 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[2]),
        .I2(wr_ptr[2]),
        .I3(wr_ptr[1]),
        .I4(wr_ptr[0]),
        .I5(rd_ptr[1]),
        .O(\my_full[3]_i_2__1_n_0 ));
  FDRE \my_full_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_full[3]_i_1__1_n_0 ),
        .Q(\my_full_reg_n_0_[3] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_10__1 
       (.I0(mem_out[15]),
        .I1(p_0_in),
        .O(pre_fifo_dout[15]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_11__1 
       (.I0(mem_out[14]),
        .I1(p_0_in),
        .O(pre_fifo_dout[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_12__1 
       (.I0(mem_out[13]),
        .I1(p_0_in),
        .O(pre_fifo_dout[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_13__1 
       (.I0(mem_out[12]),
        .I1(p_0_in),
        .O(pre_fifo_dout[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_14__1 
       (.I0(phy_dout[3]),
        .I1(p_0_in),
        .I2(mem_out[11]),
        .O(pre_fifo_dout[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_15__1 
       (.I0(phy_dout[2]),
        .I1(p_0_in),
        .I2(mem_out[10]),
        .O(pre_fifo_dout[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_16__1 
       (.I0(phy_dout[1]),
        .I1(p_0_in),
        .I2(mem_out[9]),
        .O(pre_fifo_dout[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_17__1 
       (.I0(phy_dout[0]),
        .I1(p_0_in),
        .I2(mem_out[8]),
        .O(pre_fifo_dout[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_18__1 
       (.I0(mem_out[23]),
        .I1(p_0_in),
        .O(pre_fifo_dout[23]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_19__1 
       (.I0(mem_out[22]),
        .I1(p_0_in),
        .O(pre_fifo_dout[22]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h31)) 
    \out_fifo_inst.out_fifo_i_1__1 
       (.I0(p_0_in),
        .I1(po_coarse_enable_w_reg),
        .I2(of_data_wr_en),
        .O(of_wren));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_20__1 
       (.I0(mem_out[21]),
        .I1(p_0_in),
        .O(pre_fifo_dout[21]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_21__1 
       (.I0(mem_out[20]),
        .I1(p_0_in),
        .O(pre_fifo_dout[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_22__1 
       (.I0(phy_dout[7]),
        .I1(p_0_in),
        .I2(mem_out[19]),
        .O(pre_fifo_dout[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_23__1 
       (.I0(phy_dout[6]),
        .I1(p_0_in),
        .I2(mem_out[18]),
        .O(pre_fifo_dout[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_24__1 
       (.I0(phy_dout[5]),
        .I1(p_0_in),
        .I2(mem_out[17]),
        .O(pre_fifo_dout[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_25__1 
       (.I0(phy_dout[4]),
        .I1(p_0_in),
        .I2(mem_out[16]),
        .O(pre_fifo_dout[16]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_26__1 
       (.I0(mem_out[31]),
        .I1(p_0_in),
        .O(pre_fifo_dout[31]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_27__1 
       (.I0(mem_out[30]),
        .I1(p_0_in),
        .O(pre_fifo_dout[30]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_28__1 
       (.I0(mem_out[29]),
        .I1(p_0_in),
        .O(pre_fifo_dout[29]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_29__1 
       (.I0(mem_out[28]),
        .I1(p_0_in),
        .O(pre_fifo_dout[28]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_2__1 
       (.I0(mem_out[7]),
        .I1(p_0_in),
        .O(pre_fifo_dout[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_30__1 
       (.I0(phy_dout[11]),
        .I1(p_0_in),
        .I2(mem_out[27]),
        .O(pre_fifo_dout[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_31__1 
       (.I0(phy_dout[10]),
        .I1(p_0_in),
        .I2(mem_out[26]),
        .O(pre_fifo_dout[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_32__1 
       (.I0(phy_dout[9]),
        .I1(p_0_in),
        .I2(mem_out[25]),
        .O(pre_fifo_dout[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_33__1 
       (.I0(phy_dout[8]),
        .I1(p_0_in),
        .I2(mem_out[24]),
        .O(pre_fifo_dout[24]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_34__1 
       (.I0(mem_out[39]),
        .I1(p_0_in),
        .O(pre_fifo_dout[39]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_35__1 
       (.I0(mem_out[38]),
        .I1(p_0_in),
        .O(pre_fifo_dout[38]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_36__1 
       (.I0(mem_out[37]),
        .I1(p_0_in),
        .O(pre_fifo_dout[37]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_37__1 
       (.I0(mem_out[36]),
        .I1(p_0_in),
        .O(pre_fifo_dout[36]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_38__1 
       (.I0(phy_dout[15]),
        .I1(p_0_in),
        .I2(mem_out[35]),
        .O(pre_fifo_dout[35]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_39__1 
       (.I0(phy_dout[14]),
        .I1(p_0_in),
        .I2(mem_out[34]),
        .O(pre_fifo_dout[34]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_3__1 
       (.I0(mem_out[6]),
        .I1(p_0_in),
        .O(pre_fifo_dout[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_40__1 
       (.I0(phy_dout[13]),
        .I1(p_0_in),
        .I2(mem_out[33]),
        .O(pre_fifo_dout[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_41__1 
       (.I0(phy_dout[12]),
        .I1(p_0_in),
        .I2(mem_out[32]),
        .O(pre_fifo_dout[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_42__1 
       (.I0(phy_dout[23]),
        .I1(p_0_in),
        .I2(mem_out[47]),
        .O(pre_fifo_dout[47]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_43__1 
       (.I0(phy_dout[22]),
        .I1(p_0_in),
        .I2(mem_out[46]),
        .O(pre_fifo_dout[46]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_44__1 
       (.I0(phy_dout[21]),
        .I1(p_0_in),
        .I2(mem_out[45]),
        .O(pre_fifo_dout[45]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_45__1 
       (.I0(phy_dout[20]),
        .I1(p_0_in),
        .I2(mem_out[44]),
        .O(pre_fifo_dout[44]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_46__1 
       (.I0(phy_dout[19]),
        .I1(p_0_in),
        .I2(mem_out[43]),
        .O(pre_fifo_dout[43]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_47__1 
       (.I0(phy_dout[18]),
        .I1(p_0_in),
        .I2(mem_out[42]),
        .O(pre_fifo_dout[42]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_48__1 
       (.I0(phy_dout[17]),
        .I1(p_0_in),
        .I2(mem_out[41]),
        .O(pre_fifo_dout[41]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_49__1 
       (.I0(phy_dout[16]),
        .I1(p_0_in),
        .I2(mem_out[40]),
        .O(pre_fifo_dout[40]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_4__1 
       (.I0(mem_out[5]),
        .I1(p_0_in),
        .O(pre_fifo_dout[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_50__1 
       (.I0(phy_dout[31]),
        .I1(p_0_in),
        .I2(mem_out[55]),
        .O(pre_fifo_dout[55]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_51__1 
       (.I0(phy_dout[30]),
        .I1(p_0_in),
        .I2(mem_out[54]),
        .O(pre_fifo_dout[54]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_52__1 
       (.I0(phy_dout[29]),
        .I1(p_0_in),
        .I2(mem_out[53]),
        .O(pre_fifo_dout[53]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_53__1 
       (.I0(phy_dout[28]),
        .I1(p_0_in),
        .I2(mem_out[52]),
        .O(pre_fifo_dout[52]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_54__1 
       (.I0(phy_dout[27]),
        .I1(p_0_in),
        .I2(mem_out[51]),
        .O(pre_fifo_dout[51]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_55__1 
       (.I0(phy_dout[26]),
        .I1(p_0_in),
        .I2(mem_out[50]),
        .O(pre_fifo_dout[50]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_56__1 
       (.I0(phy_dout[25]),
        .I1(p_0_in),
        .I2(mem_out[49]),
        .O(pre_fifo_dout[49]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_57__1 
       (.I0(phy_dout[24]),
        .I1(p_0_in),
        .I2(mem_out[48]),
        .O(pre_fifo_dout[48]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_58__1 
       (.I0(mem_out[63]),
        .I1(p_0_in),
        .O(pre_fifo_dout[63]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_59__1 
       (.I0(mem_out[62]),
        .I1(p_0_in),
        .O(pre_fifo_dout[62]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_5__1 
       (.I0(mem_out[4]),
        .I1(p_0_in),
        .O(pre_fifo_dout[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_60__1 
       (.I0(mem_out[61]),
        .I1(p_0_in),
        .O(pre_fifo_dout[61]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_61__1 
       (.I0(mem_out[60]),
        .I1(p_0_in),
        .O(pre_fifo_dout[60]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_62__1 
       (.I0(phy_dout[35]),
        .I1(p_0_in),
        .I2(mem_out[59]),
        .O(pre_fifo_dout[59]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_63__1 
       (.I0(phy_dout[34]),
        .I1(p_0_in),
        .I2(mem_out[58]),
        .O(pre_fifo_dout[58]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_64__1 
       (.I0(phy_dout[33]),
        .I1(p_0_in),
        .I2(mem_out[57]),
        .O(pre_fifo_dout[57]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_65__1 
       (.I0(phy_dout[32]),
        .I1(p_0_in),
        .I2(mem_out[56]),
        .O(pre_fifo_dout[56]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_66__1 
       (.I0(mem_out[71]),
        .I1(p_0_in),
        .O(pre_fifo_dout[71]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_67__1 
       (.I0(mem_out[70]),
        .I1(p_0_in),
        .O(pre_fifo_dout[70]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_68__0 
       (.I0(mem_out[69]),
        .I1(p_0_in),
        .O(pre_fifo_dout[69]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_69__0 
       (.I0(mem_out[68]),
        .I1(p_0_in),
        .O(pre_fifo_dout[68]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_6__1 
       (.I0(mem_out[3]),
        .I1(p_0_in),
        .O(pre_fifo_dout[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_70__0 
       (.I0(phy_dout[39]),
        .I1(p_0_in),
        .I2(mem_out[67]),
        .O(pre_fifo_dout[67]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_71__0 
       (.I0(phy_dout[38]),
        .I1(p_0_in),
        .I2(mem_out[66]),
        .O(pre_fifo_dout[66]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_72__0 
       (.I0(phy_dout[37]),
        .I1(p_0_in),
        .I2(mem_out[65]),
        .O(pre_fifo_dout[65]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_73__0 
       (.I0(phy_dout[36]),
        .I1(p_0_in),
        .I2(mem_out[64]),
        .O(pre_fifo_dout[64]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_74 
       (.I0(mem_out[77]),
        .I1(p_0_in),
        .O(pre_fifo_dout[77]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_75 
       (.I0(mem_out[76]),
        .I1(p_0_in),
        .O(pre_fifo_dout[76]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_76 
       (.I0(phy_dout[43]),
        .I1(p_0_in),
        .I2(mem_out[75]),
        .O(pre_fifo_dout[75]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_77 
       (.I0(phy_dout[42]),
        .I1(p_0_in),
        .I2(mem_out[74]),
        .O(pre_fifo_dout[74]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_78 
       (.I0(phy_dout[41]),
        .I1(p_0_in),
        .I2(mem_out[73]),
        .O(pre_fifo_dout[73]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_79 
       (.I0(phy_dout[40]),
        .I1(p_0_in),
        .I2(mem_out[72]),
        .O(pre_fifo_dout[72]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_7__1 
       (.I0(mem_out[2]),
        .I1(p_0_in),
        .O(pre_fifo_dout[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_8__1 
       (.I0(mem_out[1]),
        .I1(p_0_in),
        .O(pre_fifo_dout[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_9__1 
       (.I0(mem_out[0]),
        .I1(p_0_in),
        .O(pre_fifo_dout[0]));
  LUT3 #(
    .INIT(8'hE1)) 
    \rd_ptr[0]_i_1__0 
       (.I0(po_coarse_enable_w_reg),
        .I1(p_0_in),
        .I2(rd_ptr[0]),
        .O(\rd_ptr[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD02)) 
    \rd_ptr[1]_i_1__0 
       (.I0(rd_ptr[0]),
        .I1(po_coarse_enable_w_reg),
        .I2(p_0_in),
        .I3(rd_ptr[1]),
        .O(\rd_ptr[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70008)) 
    \rd_ptr[2]_i_1__0 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .I2(po_coarse_enable_w_reg),
        .I3(p_0_in),
        .I4(rd_ptr[2]),
        .O(\rd_ptr[2]_i_1__0_n_0 ));
  FDRE \rd_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_ptr[0]_i_1__0_n_0 ),
        .Q(rd_ptr[0]),
        .R(rstdiv0_sync_r1_reg_rep__2));
  FDRE \rd_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_ptr[1]_i_1__0_n_0 ),
        .Q(rd_ptr[1]),
        .R(rstdiv0_sync_r1_reg_rep__2));
  FDRE \rd_ptr_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_ptr[2]_i_1__0_n_0 ),
        .Q(rd_ptr[2]),
        .R(rstdiv0_sync_r1_reg_rep__2));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'hB8FF4700)) 
    \wr_ptr[0]_i_1__1 
       (.I0(\my_full_reg_n_0_[3] ),
        .I1(po_coarse_enable_w_reg),
        .I2(p_0_in),
        .I3(of_data_wr_en),
        .I4(wr_ptr[0]),
        .O(\wr_ptr[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hDFD5FFFF202A0000)) 
    \wr_ptr[1]_i_1__1 
       (.I0(wr_ptr[0]),
        .I1(\my_full_reg_n_0_[3] ),
        .I2(po_coarse_enable_w_reg),
        .I3(p_0_in),
        .I4(of_data_wr_en),
        .I5(wr_ptr[1]),
        .O(\wr_ptr[1]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \wr_ptr[2]_i_1__1 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[1]),
        .I2(\wr_ptr[2]_i_2__1_n_0 ),
        .I3(wr_ptr[2]),
        .O(\wr_ptr[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \wr_ptr[2]_i_2__1 
       (.I0(\my_full_reg_n_0_[3] ),
        .I1(po_coarse_enable_w_reg),
        .I2(p_0_in),
        .I3(of_data_wr_en),
        .O(\wr_ptr[2]_i_2__1_n_0 ));
  FDRE \wr_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_ptr[0]_i_1__1_n_0 ),
        .Q(wr_ptr[0]),
        .R(rstdiv0_sync_r1_reg_rep__2));
  FDRE \wr_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_ptr[1]_i_1__1_n_0 ),
        .Q(wr_ptr[1]),
        .R(rstdiv0_sync_r1_reg_rep__2));
  FDRE \wr_ptr_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_ptr[2]_i_1__1_n_0 ),
        .Q(wr_ptr[2]),
        .R(rstdiv0_sync_r1_reg_rep__2));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_rld_of_pre_fifo" *) 
module sram_migmig_7series_v2_4_qdr_rld_of_pre_fifo_7
   (of_wren,
    pre_fifo_dout,
    CLK,
    po_coarse_enable_w_reg,
    of_data_wr_en,
    rstdiv0_sync_r1_reg_rep__4,
    phy_dout,
    rstdiv0_sync_r1_reg_rep__2,
    rstdiv0_sync_r1_reg_rep__1);
  output of_wren;
  output [65:0]pre_fifo_dout;
  input CLK;
  input po_coarse_enable_w_reg;
  input of_data_wr_en;
  input rstdiv0_sync_r1_reg_rep__4;
  input [39:0]phy_dout;
  input rstdiv0_sync_r1_reg_rep__2;
  input rstdiv0_sync_r1_reg_rep__1;

  wire CLK;
  wire [71:0]mem_out;
  wire mem_reg_0_7_0_5_i_1__0_n_0;
  wire \my_empty[1]_i_1_n_0 ;
  wire \my_empty[1]_i_2__2_n_0 ;
  wire \my_full[3]_i_1__0_n_0 ;
  wire \my_full[3]_i_2__2_n_0 ;
  wire \my_full_reg_n_0_[3] ;
  wire of_data_wr_en;
  wire of_wren;
  wire p_0_in;
  wire [39:0]phy_dout;
  wire po_coarse_enable_w_reg;
  wire [65:0]pre_fifo_dout;
  wire [2:0]rd_ptr;
  wire \rd_ptr[0]_i_1__1_n_0 ;
  wire \rd_ptr[1]_i_1__1_n_0 ;
  wire \rd_ptr[2]_i_1__1_n_0 ;
  wire rstdiv0_sync_r1_reg_rep__1;
  wire rstdiv0_sync_r1_reg_rep__2;
  wire rstdiv0_sync_r1_reg_rep__4;
  wire [2:0]wr_ptr;
  wire \wr_ptr[0]_i_1__2_n_0 ;
  wire \wr_ptr[1]_i_1__2_n_0 ;
  wire \wr_ptr[2]_i_1__2_n_0 ;
  wire \wr_ptr[2]_i_2__0_n_0 ;
  wire [1:0]NLW_mem_reg_0_7_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_36_41_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_42_47_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_48_53_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_54_59_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_60_65_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_0_5
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA(phy_dout[1:0]),
        .DIB(phy_dout[3:2]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[1:0]),
        .DOB(mem_out[3:2]),
        .DOC(mem_out[5:4]),
        .DOD(NLW_mem_reg_0_7_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h202A)) 
    mem_reg_0_7_0_5_i_1__0
       (.I0(of_data_wr_en),
        .I1(\my_full_reg_n_0_[3] ),
        .I2(po_coarse_enable_w_reg),
        .I3(p_0_in),
        .O(mem_reg_0_7_0_5_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_12_17
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC(phy_dout[9:8]),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[13:12]),
        .DOB(mem_out[15:14]),
        .DOC(mem_out[17:16]),
        .DOD(NLW_mem_reg_0_7_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_18_23
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA(phy_dout[11:10]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[19:18]),
        .DOB(mem_out[21:20]),
        .DOC(mem_out[23:22]),
        .DOD(NLW_mem_reg_0_7_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_24_29
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA(phy_dout[13:12]),
        .DIB(phy_dout[15:14]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[25:24]),
        .DOB(mem_out[27:26]),
        .DOC(mem_out[29:28]),
        .DOD(NLW_mem_reg_0_7_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_30_35
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB(phy_dout[17:16]),
        .DIC(phy_dout[19:18]),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[31:30]),
        .DOB(mem_out[33:32]),
        .DOC(mem_out[35:34]),
        .DOD(NLW_mem_reg_0_7_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_36_41
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC(phy_dout[21:20]),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[37:36]),
        .DOB(mem_out[39:38]),
        .DOC(mem_out[41:40]),
        .DOD(NLW_mem_reg_0_7_36_41_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_42_47
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA(phy_dout[23:22]),
        .DIB(phy_dout[25:24]),
        .DIC(phy_dout[27:26]),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[43:42]),
        .DOB(mem_out[45:44]),
        .DOC(mem_out[47:46]),
        .DOD(NLW_mem_reg_0_7_42_47_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_48_53
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA(phy_dout[29:28]),
        .DIB(phy_dout[31:30]),
        .DIC(phy_dout[33:32]),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[49:48]),
        .DOB(mem_out[51:50]),
        .DOC(mem_out[53:52]),
        .DOD(NLW_mem_reg_0_7_48_53_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_54_59
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA(phy_dout[35:34]),
        .DIB(phy_dout[37:36]),
        .DIC(phy_dout[39:38]),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[55:54]),
        .DOB(mem_out[57:56]),
        .DOC(mem_out[59:58]),
        .DOD(NLW_mem_reg_0_7_54_59_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_60_65
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[61:60]),
        .DOB(mem_out[63:62]),
        .DOC(mem_out[71:70]),
        .DOD(NLW_mem_reg_0_7_60_65_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_6_11
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB(phy_dout[5:4]),
        .DIC(phy_dout[7:6]),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[7:6]),
        .DOB(mem_out[9:8]),
        .DOC(mem_out[11:10]),
        .DOD(NLW_mem_reg_0_7_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'hF3FF0002)) 
    \my_empty[1]_i_1 
       (.I0(\my_empty[1]_i_2__2_n_0 ),
        .I1(po_coarse_enable_w_reg),
        .I2(\my_full_reg_n_0_[3] ),
        .I3(of_data_wr_en),
        .I4(p_0_in),
        .O(\my_empty[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    \my_empty[1]_i_2__2 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[2]),
        .I2(rd_ptr[2]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[0]),
        .I5(wr_ptr[1]),
        .O(\my_empty[1]_i_2__2_n_0 ));
  FDSE \my_empty_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_empty[1]_i_1_n_0 ),
        .Q(p_0_in),
        .S(rstdiv0_sync_r1_reg_rep__1));
  LUT6 #(
    .INIT(64'h00000000CCECCCC0)) 
    \my_full[3]_i_1__0 
       (.I0(\my_full[3]_i_2__2_n_0 ),
        .I1(\my_full_reg_n_0_[3] ),
        .I2(po_coarse_enable_w_reg),
        .I3(p_0_in),
        .I4(of_data_wr_en),
        .I5(rstdiv0_sync_r1_reg_rep__4),
        .O(\my_full[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    \my_full[3]_i_2__2 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[2]),
        .I2(wr_ptr[2]),
        .I3(wr_ptr[1]),
        .I4(wr_ptr[0]),
        .I5(rd_ptr[1]),
        .O(\my_full[3]_i_2__2_n_0 ));
  FDRE \my_full_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_full[3]_i_1__0_n_0 ),
        .Q(\my_full_reg_n_0_[3] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_10__0 
       (.I0(mem_out[15]),
        .I1(p_0_in),
        .O(pre_fifo_dout[15]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_11__0 
       (.I0(mem_out[14]),
        .I1(p_0_in),
        .O(pre_fifo_dout[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_12__0 
       (.I0(mem_out[13]),
        .I1(p_0_in),
        .O(pre_fifo_dout[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_13__0 
       (.I0(mem_out[12]),
        .I1(p_0_in),
        .O(pre_fifo_dout[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_14__0 
       (.I0(phy_dout[7]),
        .I1(p_0_in),
        .I2(mem_out[11]),
        .O(pre_fifo_dout[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_15__0 
       (.I0(phy_dout[6]),
        .I1(p_0_in),
        .I2(mem_out[10]),
        .O(pre_fifo_dout[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_16__0 
       (.I0(phy_dout[5]),
        .I1(p_0_in),
        .I2(mem_out[9]),
        .O(pre_fifo_dout[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_17__0 
       (.I0(phy_dout[4]),
        .I1(p_0_in),
        .I2(mem_out[8]),
        .O(pre_fifo_dout[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_18__0 
       (.I0(mem_out[23]),
        .I1(p_0_in),
        .O(pre_fifo_dout[23]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_19__0 
       (.I0(mem_out[22]),
        .I1(p_0_in),
        .O(pre_fifo_dout[22]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h31)) 
    \out_fifo_inst.out_fifo_i_1__0 
       (.I0(p_0_in),
        .I1(po_coarse_enable_w_reg),
        .I2(of_data_wr_en),
        .O(of_wren));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_20__0 
       (.I0(mem_out[21]),
        .I1(p_0_in),
        .O(pre_fifo_dout[21]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_21__0 
       (.I0(mem_out[20]),
        .I1(p_0_in),
        .O(pre_fifo_dout[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_22__0 
       (.I0(phy_dout[11]),
        .I1(p_0_in),
        .I2(mem_out[19]),
        .O(pre_fifo_dout[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_23__0 
       (.I0(phy_dout[10]),
        .I1(p_0_in),
        .I2(mem_out[18]),
        .O(pre_fifo_dout[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_24__0 
       (.I0(phy_dout[9]),
        .I1(p_0_in),
        .I2(mem_out[17]),
        .O(pre_fifo_dout[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_25__0 
       (.I0(phy_dout[8]),
        .I1(p_0_in),
        .I2(mem_out[16]),
        .O(pre_fifo_dout[16]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_26__0 
       (.I0(mem_out[31]),
        .I1(p_0_in),
        .O(pre_fifo_dout[31]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_27__0 
       (.I0(mem_out[30]),
        .I1(p_0_in),
        .O(pre_fifo_dout[30]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_28__0 
       (.I0(mem_out[29]),
        .I1(p_0_in),
        .O(pre_fifo_dout[29]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_29__0 
       (.I0(mem_out[28]),
        .I1(p_0_in),
        .O(pre_fifo_dout[28]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_2__0 
       (.I0(mem_out[7]),
        .I1(p_0_in),
        .O(pre_fifo_dout[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_30__0 
       (.I0(phy_dout[15]),
        .I1(p_0_in),
        .I2(mem_out[27]),
        .O(pre_fifo_dout[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_31__0 
       (.I0(phy_dout[14]),
        .I1(p_0_in),
        .I2(mem_out[26]),
        .O(pre_fifo_dout[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_32__0 
       (.I0(phy_dout[13]),
        .I1(p_0_in),
        .I2(mem_out[25]),
        .O(pre_fifo_dout[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_33__0 
       (.I0(phy_dout[12]),
        .I1(p_0_in),
        .I2(mem_out[24]),
        .O(pre_fifo_dout[24]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_34__0 
       (.I0(mem_out[39]),
        .I1(p_0_in),
        .O(pre_fifo_dout[39]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_35__0 
       (.I0(mem_out[38]),
        .I1(p_0_in),
        .O(pre_fifo_dout[38]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_36__0 
       (.I0(mem_out[37]),
        .I1(p_0_in),
        .O(pre_fifo_dout[37]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_37__0 
       (.I0(mem_out[36]),
        .I1(p_0_in),
        .O(pre_fifo_dout[36]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_38__0 
       (.I0(phy_dout[19]),
        .I1(p_0_in),
        .I2(mem_out[35]),
        .O(pre_fifo_dout[35]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_39__0 
       (.I0(phy_dout[18]),
        .I1(p_0_in),
        .I2(mem_out[34]),
        .O(pre_fifo_dout[34]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_3__0 
       (.I0(mem_out[6]),
        .I1(p_0_in),
        .O(pre_fifo_dout[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_40__0 
       (.I0(phy_dout[17]),
        .I1(p_0_in),
        .I2(mem_out[33]),
        .O(pre_fifo_dout[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_41__0 
       (.I0(phy_dout[16]),
        .I1(p_0_in),
        .I2(mem_out[32]),
        .O(pre_fifo_dout[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_42__0 
       (.I0(phy_dout[27]),
        .I1(p_0_in),
        .I2(mem_out[47]),
        .O(pre_fifo_dout[47]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_43__0 
       (.I0(phy_dout[26]),
        .I1(p_0_in),
        .I2(mem_out[46]),
        .O(pre_fifo_dout[46]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_44__0 
       (.I0(phy_dout[25]),
        .I1(p_0_in),
        .I2(mem_out[45]),
        .O(pre_fifo_dout[45]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_45__0 
       (.I0(phy_dout[24]),
        .I1(p_0_in),
        .I2(mem_out[44]),
        .O(pre_fifo_dout[44]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_46__0 
       (.I0(phy_dout[23]),
        .I1(p_0_in),
        .I2(mem_out[43]),
        .O(pre_fifo_dout[43]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_47__0 
       (.I0(phy_dout[22]),
        .I1(p_0_in),
        .I2(mem_out[42]),
        .O(pre_fifo_dout[42]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_48__0 
       (.I0(phy_dout[21]),
        .I1(p_0_in),
        .I2(mem_out[41]),
        .O(pre_fifo_dout[41]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_49__0 
       (.I0(phy_dout[20]),
        .I1(p_0_in),
        .I2(mem_out[40]),
        .O(pre_fifo_dout[40]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_4__0 
       (.I0(mem_out[5]),
        .I1(p_0_in),
        .O(pre_fifo_dout[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_50__0 
       (.I0(phy_dout[35]),
        .I1(p_0_in),
        .I2(mem_out[55]),
        .O(pre_fifo_dout[55]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_51__0 
       (.I0(phy_dout[34]),
        .I1(p_0_in),
        .I2(mem_out[54]),
        .O(pre_fifo_dout[54]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_52__0 
       (.I0(phy_dout[33]),
        .I1(p_0_in),
        .I2(mem_out[53]),
        .O(pre_fifo_dout[53]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_53__0 
       (.I0(phy_dout[32]),
        .I1(p_0_in),
        .I2(mem_out[52]),
        .O(pre_fifo_dout[52]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_54__0 
       (.I0(phy_dout[31]),
        .I1(p_0_in),
        .I2(mem_out[51]),
        .O(pre_fifo_dout[51]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_55__0 
       (.I0(phy_dout[30]),
        .I1(p_0_in),
        .I2(mem_out[50]),
        .O(pre_fifo_dout[50]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_56__0 
       (.I0(phy_dout[29]),
        .I1(p_0_in),
        .I2(mem_out[49]),
        .O(pre_fifo_dout[49]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_57__0 
       (.I0(phy_dout[28]),
        .I1(p_0_in),
        .I2(mem_out[48]),
        .O(pre_fifo_dout[48]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_58__0 
       (.I0(mem_out[63]),
        .I1(p_0_in),
        .O(pre_fifo_dout[63]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_59__0 
       (.I0(mem_out[62]),
        .I1(p_0_in),
        .O(pre_fifo_dout[62]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_5__0 
       (.I0(mem_out[4]),
        .I1(p_0_in),
        .O(pre_fifo_dout[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_60__0 
       (.I0(mem_out[61]),
        .I1(p_0_in),
        .O(pre_fifo_dout[61]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_61__0 
       (.I0(mem_out[60]),
        .I1(p_0_in),
        .O(pre_fifo_dout[60]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_62__0 
       (.I0(phy_dout[39]),
        .I1(p_0_in),
        .I2(mem_out[59]),
        .O(pre_fifo_dout[59]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_63__0 
       (.I0(phy_dout[38]),
        .I1(p_0_in),
        .I2(mem_out[58]),
        .O(pre_fifo_dout[58]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_64__0 
       (.I0(phy_dout[37]),
        .I1(p_0_in),
        .I2(mem_out[57]),
        .O(pre_fifo_dout[57]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_65__0 
       (.I0(phy_dout[36]),
        .I1(p_0_in),
        .I2(mem_out[56]),
        .O(pre_fifo_dout[56]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_66__0 
       (.I0(mem_out[71]),
        .I1(p_0_in),
        .O(pre_fifo_dout[65]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_67__0 
       (.I0(mem_out[70]),
        .I1(p_0_in),
        .O(pre_fifo_dout[64]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_6__0 
       (.I0(phy_dout[3]),
        .I1(p_0_in),
        .I2(mem_out[3]),
        .O(pre_fifo_dout[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_7__0 
       (.I0(phy_dout[2]),
        .I1(p_0_in),
        .I2(mem_out[2]),
        .O(pre_fifo_dout[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_8__0 
       (.I0(phy_dout[1]),
        .I1(p_0_in),
        .I2(mem_out[1]),
        .O(pre_fifo_dout[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_9__0 
       (.I0(phy_dout[0]),
        .I1(p_0_in),
        .I2(mem_out[0]),
        .O(pre_fifo_dout[0]));
  LUT3 #(
    .INIT(8'hE1)) 
    \rd_ptr[0]_i_1__1 
       (.I0(po_coarse_enable_w_reg),
        .I1(p_0_in),
        .I2(rd_ptr[0]),
        .O(\rd_ptr[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD02)) 
    \rd_ptr[1]_i_1__1 
       (.I0(rd_ptr[0]),
        .I1(po_coarse_enable_w_reg),
        .I2(p_0_in),
        .I3(rd_ptr[1]),
        .O(\rd_ptr[1]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70008)) 
    \rd_ptr[2]_i_1__1 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .I2(po_coarse_enable_w_reg),
        .I3(p_0_in),
        .I4(rd_ptr[2]),
        .O(\rd_ptr[2]_i_1__1_n_0 ));
  FDRE \rd_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_ptr[0]_i_1__1_n_0 ),
        .Q(rd_ptr[0]),
        .R(rstdiv0_sync_r1_reg_rep__2));
  FDRE \rd_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_ptr[1]_i_1__1_n_0 ),
        .Q(rd_ptr[1]),
        .R(rstdiv0_sync_r1_reg_rep__2));
  FDRE \rd_ptr_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_ptr[2]_i_1__1_n_0 ),
        .Q(rd_ptr[2]),
        .R(rstdiv0_sync_r1_reg_rep__2));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'hB8FF4700)) 
    \wr_ptr[0]_i_1__2 
       (.I0(\my_full_reg_n_0_[3] ),
        .I1(po_coarse_enable_w_reg),
        .I2(p_0_in),
        .I3(of_data_wr_en),
        .I4(wr_ptr[0]),
        .O(\wr_ptr[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hDFD5FFFF202A0000)) 
    \wr_ptr[1]_i_1__2 
       (.I0(wr_ptr[0]),
        .I1(\my_full_reg_n_0_[3] ),
        .I2(po_coarse_enable_w_reg),
        .I3(p_0_in),
        .I4(of_data_wr_en),
        .I5(wr_ptr[1]),
        .O(\wr_ptr[1]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \wr_ptr[2]_i_1__2 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[1]),
        .I2(\wr_ptr[2]_i_2__0_n_0 ),
        .I3(wr_ptr[2]),
        .O(\wr_ptr[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \wr_ptr[2]_i_2__0 
       (.I0(\my_full_reg_n_0_[3] ),
        .I1(po_coarse_enable_w_reg),
        .I2(p_0_in),
        .I3(of_data_wr_en),
        .O(\wr_ptr[2]_i_2__0_n_0 ));
  FDRE \wr_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_ptr[0]_i_1__2_n_0 ),
        .Q(wr_ptr[0]),
        .R(rstdiv0_sync_r1_reg_rep__2));
  FDRE \wr_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_ptr[1]_i_1__2_n_0 ),
        .Q(wr_ptr[1]),
        .R(rstdiv0_sync_r1_reg_rep__2));
  FDRE \wr_ptr_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_ptr[2]_i_1__2_n_0 ),
        .Q(wr_ptr[2]),
        .R(rstdiv0_sync_r1_reg_rep__2));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_rld_of_pre_fifo" *) 
module sram_migmig_7series_v2_4_qdr_rld_of_pre_fifo_8
   (of_wren,
    pre_fifo_dout,
    CLK,
    A_of_full,
    of_data_wr_en,
    rstdiv0_sync_r1_reg_rep__4,
    phy_dout,
    rstdiv0_sync_r1_reg_rep__2);
  output of_wren;
  output [71:0]pre_fifo_dout;
  input CLK;
  input A_of_full;
  input of_data_wr_en;
  input rstdiv0_sync_r1_reg_rep__4;
  input [35:0]phy_dout;
  input rstdiv0_sync_r1_reg_rep__2;

  wire A_of_full;
  wire CLK;
  wire [77:0]mem_out;
  wire mem_reg_0_7_0_5_i_1_n_0;
  wire \my_empty[1]_i_1_n_0 ;
  wire \my_empty[1]_i_2_n_0 ;
  wire \my_full[3]_i_1_n_0 ;
  wire \my_full[3]_i_2_n_0 ;
  wire \my_full_reg_n_0_[3] ;
  wire of_data_wr_en;
  wire of_wren;
  wire p_0_in;
  wire [35:0]phy_dout;
  wire [71:0]pre_fifo_dout;
  wire [2:0]rd_ptr;
  wire \rd_ptr[0]_i_1_n_0 ;
  wire \rd_ptr[1]_i_1_n_0 ;
  wire \rd_ptr[2]_i_1_n_0 ;
  wire rstdiv0_sync_r1_reg_rep__2;
  wire rstdiv0_sync_r1_reg_rep__4;
  wire [2:0]wr_ptr;
  wire \wr_ptr[0]_i_1__0_n_0 ;
  wire \wr_ptr[1]_i_1__0_n_0 ;
  wire \wr_ptr[2]_i_1__0_n_0 ;
  wire \wr_ptr[2]_i_2_n_0 ;
  wire [1:0]NLW_mem_reg_0_7_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_36_41_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_42_47_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_48_53_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_54_59_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_60_65_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_6_11_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_72_77_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_0_5
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA(phy_dout[1:0]),
        .DIB(phy_dout[3:2]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[1:0]),
        .DOB(mem_out[3:2]),
        .DOC(mem_out[5:4]),
        .DOD(NLW_mem_reg_0_7_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1_n_0));
  LUT4 #(
    .INIT(16'h202A)) 
    mem_reg_0_7_0_5_i_1
       (.I0(of_data_wr_en),
        .I1(\my_full_reg_n_0_[3] ),
        .I2(A_of_full),
        .I3(p_0_in),
        .O(mem_reg_0_7_0_5_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_12_17
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC(phy_dout[9:8]),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[13:12]),
        .DOB(mem_out[15:14]),
        .DOC(mem_out[17:16]),
        .DOD(NLW_mem_reg_0_7_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_18_23
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA(phy_dout[11:10]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[19:18]),
        .DOB(mem_out[21:20]),
        .DOC(mem_out[23:22]),
        .DOD(NLW_mem_reg_0_7_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_24_29
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA(phy_dout[13:12]),
        .DIB(phy_dout[15:14]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[25:24]),
        .DOB(mem_out[27:26]),
        .DOC(mem_out[29:28]),
        .DOD(NLW_mem_reg_0_7_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_30_35
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB(phy_dout[17:16]),
        .DIC(phy_dout[19:18]),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[31:30]),
        .DOB(mem_out[33:32]),
        .DOC(mem_out[35:34]),
        .DOD(NLW_mem_reg_0_7_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_36_41
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC(phy_dout[21:20]),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[37:36]),
        .DOB(mem_out[39:38]),
        .DOC(mem_out[41:40]),
        .DOD(NLW_mem_reg_0_7_36_41_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_42_47
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA(phy_dout[23:22]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[43:42]),
        .DOB(mem_out[45:44]),
        .DOC(mem_out[47:46]),
        .DOD(NLW_mem_reg_0_7_42_47_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_48_53
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA(phy_dout[25:24]),
        .DIB(phy_dout[27:26]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[49:48]),
        .DOB(mem_out[51:50]),
        .DOC(mem_out[53:52]),
        .DOD(NLW_mem_reg_0_7_48_53_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_54_59
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB(phy_dout[29:28]),
        .DIC(phy_dout[31:30]),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[55:54]),
        .DOB(mem_out[57:56]),
        .DOC(mem_out[59:58]),
        .DOD(NLW_mem_reg_0_7_54_59_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_60_65
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[61:60]),
        .DOB(mem_out[63:62]),
        .DOC(mem_out[71:70]),
        .DOD(NLW_mem_reg_0_7_60_65_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_6_11
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB(phy_dout[5:4]),
        .DIC(phy_dout[7:6]),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[7:6]),
        .DOB(mem_out[9:8]),
        .DOC(mem_out[11:10]),
        .DOD(NLW_mem_reg_0_7_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_72_77
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA(phy_dout[33:32]),
        .DIB(phy_dout[35:34]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[73:72]),
        .DOB(mem_out[75:74]),
        .DOC(mem_out[77:76]),
        .DOD(NLW_mem_reg_0_7_72_77_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'hF3FF0002)) 
    \my_empty[1]_i_1 
       (.I0(\my_empty[1]_i_2_n_0 ),
        .I1(A_of_full),
        .I2(\my_full_reg_n_0_[3] ),
        .I3(of_data_wr_en),
        .I4(p_0_in),
        .O(\my_empty[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    \my_empty[1]_i_2 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[2]),
        .I2(rd_ptr[2]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[0]),
        .I5(wr_ptr[1]),
        .O(\my_empty[1]_i_2_n_0 ));
  FDSE \my_empty_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_empty[1]_i_1_n_0 ),
        .Q(p_0_in),
        .S(rstdiv0_sync_r1_reg_rep__2));
  LUT6 #(
    .INIT(64'h00000000CCECCCC0)) 
    \my_full[3]_i_1 
       (.I0(\my_full[3]_i_2_n_0 ),
        .I1(\my_full_reg_n_0_[3] ),
        .I2(A_of_full),
        .I3(p_0_in),
        .I4(of_data_wr_en),
        .I5(rstdiv0_sync_r1_reg_rep__4),
        .O(\my_full[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    \my_full[3]_i_2 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[2]),
        .I2(wr_ptr[2]),
        .I3(wr_ptr[1]),
        .I4(wr_ptr[0]),
        .I5(rd_ptr[1]),
        .O(\my_full[3]_i_2_n_0 ));
  FDRE \my_full_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_full[3]_i_1_n_0 ),
        .Q(\my_full_reg_n_0_[3] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h31)) 
    \out_fifo_inst.out_fifo_i_1 
       (.I0(p_0_in),
        .I1(A_of_full),
        .I2(of_data_wr_en),
        .O(of_wren));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_10 
       (.I0(mem_out[15]),
        .I1(p_0_in),
        .O(pre_fifo_dout[15]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_11 
       (.I0(mem_out[14]),
        .I1(p_0_in),
        .O(pre_fifo_dout[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_12 
       (.I0(mem_out[13]),
        .I1(p_0_in),
        .O(pre_fifo_dout[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_13 
       (.I0(mem_out[12]),
        .I1(p_0_in),
        .O(pre_fifo_dout[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_14 
       (.I0(phy_dout[7]),
        .I1(p_0_in),
        .I2(mem_out[11]),
        .O(pre_fifo_dout[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_15 
       (.I0(phy_dout[6]),
        .I1(p_0_in),
        .I2(mem_out[10]),
        .O(pre_fifo_dout[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_16 
       (.I0(phy_dout[5]),
        .I1(p_0_in),
        .I2(mem_out[9]),
        .O(pre_fifo_dout[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_17 
       (.I0(phy_dout[4]),
        .I1(p_0_in),
        .I2(mem_out[8]),
        .O(pre_fifo_dout[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_18 
       (.I0(mem_out[23]),
        .I1(p_0_in),
        .O(pre_fifo_dout[23]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_19 
       (.I0(mem_out[22]),
        .I1(p_0_in),
        .O(pre_fifo_dout[22]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_2 
       (.I0(mem_out[7]),
        .I1(p_0_in),
        .O(pre_fifo_dout[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_20 
       (.I0(mem_out[21]),
        .I1(p_0_in),
        .O(pre_fifo_dout[21]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_21 
       (.I0(mem_out[20]),
        .I1(p_0_in),
        .O(pre_fifo_dout[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_22 
       (.I0(phy_dout[11]),
        .I1(p_0_in),
        .I2(mem_out[19]),
        .O(pre_fifo_dout[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_23 
       (.I0(phy_dout[10]),
        .I1(p_0_in),
        .I2(mem_out[18]),
        .O(pre_fifo_dout[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_24 
       (.I0(phy_dout[9]),
        .I1(p_0_in),
        .I2(mem_out[17]),
        .O(pre_fifo_dout[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_25 
       (.I0(phy_dout[8]),
        .I1(p_0_in),
        .I2(mem_out[16]),
        .O(pre_fifo_dout[16]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_26 
       (.I0(mem_out[31]),
        .I1(p_0_in),
        .O(pre_fifo_dout[31]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_27 
       (.I0(mem_out[30]),
        .I1(p_0_in),
        .O(pre_fifo_dout[30]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_28 
       (.I0(mem_out[29]),
        .I1(p_0_in),
        .O(pre_fifo_dout[29]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_29 
       (.I0(mem_out[28]),
        .I1(p_0_in),
        .O(pre_fifo_dout[28]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_3 
       (.I0(mem_out[6]),
        .I1(p_0_in),
        .O(pre_fifo_dout[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_30 
       (.I0(phy_dout[15]),
        .I1(p_0_in),
        .I2(mem_out[27]),
        .O(pre_fifo_dout[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_31 
       (.I0(phy_dout[14]),
        .I1(p_0_in),
        .I2(mem_out[26]),
        .O(pre_fifo_dout[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_32 
       (.I0(phy_dout[13]),
        .I1(p_0_in),
        .I2(mem_out[25]),
        .O(pre_fifo_dout[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_33 
       (.I0(phy_dout[12]),
        .I1(p_0_in),
        .I2(mem_out[24]),
        .O(pre_fifo_dout[24]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_34 
       (.I0(mem_out[39]),
        .I1(p_0_in),
        .O(pre_fifo_dout[39]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_35 
       (.I0(mem_out[38]),
        .I1(p_0_in),
        .O(pre_fifo_dout[38]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_36 
       (.I0(mem_out[37]),
        .I1(p_0_in),
        .O(pre_fifo_dout[37]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_37 
       (.I0(mem_out[36]),
        .I1(p_0_in),
        .O(pre_fifo_dout[36]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_38 
       (.I0(phy_dout[19]),
        .I1(p_0_in),
        .I2(mem_out[35]),
        .O(pre_fifo_dout[35]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_39 
       (.I0(phy_dout[18]),
        .I1(p_0_in),
        .I2(mem_out[34]),
        .O(pre_fifo_dout[34]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_4 
       (.I0(mem_out[5]),
        .I1(p_0_in),
        .O(pre_fifo_dout[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_40 
       (.I0(phy_dout[17]),
        .I1(p_0_in),
        .I2(mem_out[33]),
        .O(pre_fifo_dout[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_41 
       (.I0(phy_dout[16]),
        .I1(p_0_in),
        .I2(mem_out[32]),
        .O(pre_fifo_dout[32]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_42 
       (.I0(mem_out[47]),
        .I1(p_0_in),
        .O(pre_fifo_dout[47]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_43 
       (.I0(mem_out[46]),
        .I1(p_0_in),
        .O(pre_fifo_dout[46]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_44 
       (.I0(mem_out[45]),
        .I1(p_0_in),
        .O(pre_fifo_dout[45]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_45 
       (.I0(mem_out[44]),
        .I1(p_0_in),
        .O(pre_fifo_dout[44]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_46 
       (.I0(phy_dout[23]),
        .I1(p_0_in),
        .I2(mem_out[43]),
        .O(pre_fifo_dout[43]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_47 
       (.I0(phy_dout[22]),
        .I1(p_0_in),
        .I2(mem_out[42]),
        .O(pre_fifo_dout[42]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_48 
       (.I0(phy_dout[21]),
        .I1(p_0_in),
        .I2(mem_out[41]),
        .O(pre_fifo_dout[41]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_49 
       (.I0(phy_dout[20]),
        .I1(p_0_in),
        .I2(mem_out[40]),
        .O(pre_fifo_dout[40]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_5 
       (.I0(mem_out[4]),
        .I1(p_0_in),
        .O(pre_fifo_dout[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_50 
       (.I0(mem_out[55]),
        .I1(p_0_in),
        .O(pre_fifo_dout[55]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_51 
       (.I0(mem_out[54]),
        .I1(p_0_in),
        .O(pre_fifo_dout[54]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_52 
       (.I0(mem_out[53]),
        .I1(p_0_in),
        .O(pre_fifo_dout[53]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_53 
       (.I0(mem_out[52]),
        .I1(p_0_in),
        .O(pre_fifo_dout[52]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_54 
       (.I0(phy_dout[27]),
        .I1(p_0_in),
        .I2(mem_out[51]),
        .O(pre_fifo_dout[51]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_55 
       (.I0(phy_dout[26]),
        .I1(p_0_in),
        .I2(mem_out[50]),
        .O(pre_fifo_dout[50]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_56 
       (.I0(phy_dout[25]),
        .I1(p_0_in),
        .I2(mem_out[49]),
        .O(pre_fifo_dout[49]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_57 
       (.I0(phy_dout[24]),
        .I1(p_0_in),
        .I2(mem_out[48]),
        .O(pre_fifo_dout[48]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_58 
       (.I0(mem_out[63]),
        .I1(p_0_in),
        .O(pre_fifo_dout[63]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_59 
       (.I0(mem_out[62]),
        .I1(p_0_in),
        .O(pre_fifo_dout[62]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_6 
       (.I0(phy_dout[3]),
        .I1(p_0_in),
        .I2(mem_out[3]),
        .O(pre_fifo_dout[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_60 
       (.I0(mem_out[61]),
        .I1(p_0_in),
        .O(pre_fifo_dout[61]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_61 
       (.I0(mem_out[60]),
        .I1(p_0_in),
        .O(pre_fifo_dout[60]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_62 
       (.I0(phy_dout[31]),
        .I1(p_0_in),
        .I2(mem_out[59]),
        .O(pre_fifo_dout[59]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_63 
       (.I0(phy_dout[30]),
        .I1(p_0_in),
        .I2(mem_out[58]),
        .O(pre_fifo_dout[58]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_64 
       (.I0(phy_dout[29]),
        .I1(p_0_in),
        .I2(mem_out[57]),
        .O(pre_fifo_dout[57]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_65 
       (.I0(phy_dout[28]),
        .I1(p_0_in),
        .I2(mem_out[56]),
        .O(pre_fifo_dout[56]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_66 
       (.I0(mem_out[71]),
        .I1(p_0_in),
        .O(pre_fifo_dout[65]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_67 
       (.I0(mem_out[70]),
        .I1(p_0_in),
        .O(pre_fifo_dout[64]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_68 
       (.I0(mem_out[77]),
        .I1(p_0_in),
        .O(pre_fifo_dout[71]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_69 
       (.I0(mem_out[76]),
        .I1(p_0_in),
        .O(pre_fifo_dout[70]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_7 
       (.I0(phy_dout[2]),
        .I1(p_0_in),
        .I2(mem_out[2]),
        .O(pre_fifo_dout[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_70 
       (.I0(phy_dout[35]),
        .I1(p_0_in),
        .I2(mem_out[75]),
        .O(pre_fifo_dout[69]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_71 
       (.I0(phy_dout[34]),
        .I1(p_0_in),
        .I2(mem_out[74]),
        .O(pre_fifo_dout[68]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_72 
       (.I0(phy_dout[33]),
        .I1(p_0_in),
        .I2(mem_out[73]),
        .O(pre_fifo_dout[67]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_73 
       (.I0(phy_dout[32]),
        .I1(p_0_in),
        .I2(mem_out[72]),
        .O(pre_fifo_dout[66]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_8 
       (.I0(phy_dout[1]),
        .I1(p_0_in),
        .I2(mem_out[1]),
        .O(pre_fifo_dout[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_9 
       (.I0(phy_dout[0]),
        .I1(p_0_in),
        .I2(mem_out[0]),
        .O(pre_fifo_dout[0]));
  LUT3 #(
    .INIT(8'hE1)) 
    \rd_ptr[0]_i_1 
       (.I0(A_of_full),
        .I1(p_0_in),
        .I2(rd_ptr[0]),
        .O(\rd_ptr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD02)) 
    \rd_ptr[1]_i_1 
       (.I0(rd_ptr[0]),
        .I1(A_of_full),
        .I2(p_0_in),
        .I3(rd_ptr[1]),
        .O(\rd_ptr[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70008)) 
    \rd_ptr[2]_i_1 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .I2(A_of_full),
        .I3(p_0_in),
        .I4(rd_ptr[2]),
        .O(\rd_ptr[2]_i_1_n_0 ));
  FDRE \rd_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_ptr[0]_i_1_n_0 ),
        .Q(rd_ptr[0]),
        .R(rstdiv0_sync_r1_reg_rep__2));
  FDRE \rd_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_ptr[1]_i_1_n_0 ),
        .Q(rd_ptr[1]),
        .R(rstdiv0_sync_r1_reg_rep__2));
  FDRE \rd_ptr_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_ptr[2]_i_1_n_0 ),
        .Q(rd_ptr[2]),
        .R(rstdiv0_sync_r1_reg_rep__2));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'hB8FF4700)) 
    \wr_ptr[0]_i_1__0 
       (.I0(\my_full_reg_n_0_[3] ),
        .I1(A_of_full),
        .I2(p_0_in),
        .I3(of_data_wr_en),
        .I4(wr_ptr[0]),
        .O(\wr_ptr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hDFD5FFFF202A0000)) 
    \wr_ptr[1]_i_1__0 
       (.I0(wr_ptr[0]),
        .I1(\my_full_reg_n_0_[3] ),
        .I2(A_of_full),
        .I3(p_0_in),
        .I4(of_data_wr_en),
        .I5(wr_ptr[1]),
        .O(\wr_ptr[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \wr_ptr[2]_i_1__0 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[1]),
        .I2(\wr_ptr[2]_i_2_n_0 ),
        .I3(wr_ptr[2]),
        .O(\wr_ptr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \wr_ptr[2]_i_2 
       (.I0(\my_full_reg_n_0_[3] ),
        .I1(A_of_full),
        .I2(p_0_in),
        .I3(of_data_wr_en),
        .O(\wr_ptr[2]_i_2_n_0 ));
  FDRE \wr_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_ptr[0]_i_1__0_n_0 ),
        .Q(wr_ptr[0]),
        .R(rstdiv0_sync_r1_reg_rep__2));
  FDRE \wr_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_ptr[1]_i_1__0_n_0 ),
        .Q(wr_ptr[1]),
        .R(rstdiv0_sync_r1_reg_rep__2));
  FDRE \wr_ptr_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_ptr[2]_i_1__0_n_0 ),
        .Q(wr_ptr[2]),
        .R(rstdiv0_sync_r1_reg_rep__2));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_rld_of_pre_fifo" *) 
module sram_migmig_7series_v2_4_qdr_rld_of_pre_fifo_9
   (of_wren,
    pre_fifo_dout,
    CLK,
    po_coarse_enable_w_reg,
    of_cmd_wr_en,
    rstdiv0_sync_r1_reg_rep__4,
    phy_dout,
    rstdiv0_sync_r1_reg_rep__1);
  output of_wren;
  output [71:0]pre_fifo_dout;
  input CLK;
  input po_coarse_enable_w_reg;
  input of_cmd_wr_en;
  input rstdiv0_sync_r1_reg_rep__4;
  input [18:0]phy_dout;
  input rstdiv0_sync_r1_reg_rep__1;

  wire CLK;
  wire [77:0]mem_out;
  wire mem_reg_0_7_0_5_i_1__4_n_0;
  wire \my_empty[1]_i_1_n_0 ;
  wire \my_empty[1]_i_2__3_n_0 ;
  wire \my_full[3]_i_1__4_n_0 ;
  wire \my_full[3]_i_2__3_n_0 ;
  wire \my_full_reg_n_0_[3] ;
  wire of_cmd_wr_en;
  wire of_wren;
  wire p_0_in;
  wire [18:0]phy_dout;
  wire po_coarse_enable_w_reg;
  wire [71:0]pre_fifo_dout;
  wire [2:0]rd_ptr;
  wire \rd_ptr[0]_i_1__3_n_0 ;
  wire \rd_ptr[1]_i_1__3_n_0 ;
  wire \rd_ptr[2]_i_1__3_n_0 ;
  wire rstdiv0_sync_r1_reg_rep__1;
  wire rstdiv0_sync_r1_reg_rep__4;
  wire [2:0]wr_ptr;
  wire \wr_ptr[0]_i_1__4_n_0 ;
  wire \wr_ptr[1]_i_1__4_n_0 ;
  wire \wr_ptr[2]_i_1__4_n_0 ;
  wire \wr_ptr[2]_i_2__4_n_0 ;
  wire [1:0]NLW_mem_reg_0_7_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_42_47_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_48_53_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_54_59_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_60_65_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_66_71_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_6_11_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_72_77_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_0_5
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA({phy_dout[0],phy_dout[0]}),
        .DIB({phy_dout[1],phy_dout[1]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[1:0]),
        .DOB(mem_out[3:2]),
        .DOC(mem_out[5:4]),
        .DOD(NLW_mem_reg_0_7_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__4_n_0));
  LUT4 #(
    .INIT(16'h202A)) 
    mem_reg_0_7_0_5_i_1__4
       (.I0(of_cmd_wr_en),
        .I1(\my_full_reg_n_0_[3] ),
        .I2(po_coarse_enable_w_reg),
        .I3(p_0_in),
        .O(mem_reg_0_7_0_5_i_1__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_12_17
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({phy_dout[4],phy_dout[4]}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[13:12]),
        .DOB(mem_out[15:14]),
        .DOC(mem_out[17:16]),
        .DOD(NLW_mem_reg_0_7_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_18_23
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA({phy_dout[5],phy_dout[5]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[19:18]),
        .DOB(mem_out[21:20]),
        .DOC(mem_out[23:22]),
        .DOD(NLW_mem_reg_0_7_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_24_29
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[25:24]),
        .DOB(mem_out[27:26]),
        .DOC(mem_out[29:28]),
        .DOD(NLW_mem_reg_0_7_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_30_35
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({phy_dout[6],phy_dout[6]}),
        .DIC({phy_dout[7],phy_dout[7]}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[31:30]),
        .DOB(mem_out[33:32]),
        .DOC(mem_out[35:34]),
        .DOD(NLW_mem_reg_0_7_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_42_47
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({phy_dout[8],phy_dout[8]}),
        .DIC({phy_dout[9],phy_dout[9]}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[43:42]),
        .DOB(mem_out[45:44]),
        .DOC(mem_out[47:46]),
        .DOD(NLW_mem_reg_0_7_42_47_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_48_53
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA({phy_dout[10],phy_dout[10]}),
        .DIB({phy_dout[11],phy_dout[11]}),
        .DIC({phy_dout[12],phy_dout[12]}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[49:48]),
        .DOB(mem_out[51:50]),
        .DOC(mem_out[53:52]),
        .DOD(NLW_mem_reg_0_7_48_53_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_54_59
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA({phy_dout[13],phy_dout[13]}),
        .DIB({phy_dout[14],phy_dout[14]}),
        .DIC({phy_dout[15],phy_dout[15]}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[55:54]),
        .DOB(mem_out[57:56]),
        .DOC(mem_out[59:58]),
        .DOD(NLW_mem_reg_0_7_54_59_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_60_65
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({phy_dout[16],phy_dout[16]}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[61:60]),
        .DOB(mem_out[63:62]),
        .DOC(mem_out[65:64]),
        .DOD(NLW_mem_reg_0_7_60_65_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_66_71
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA({phy_dout[17],phy_dout[17]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[67:66]),
        .DOB(mem_out[69:68]),
        .DOC(mem_out[71:70]),
        .DOD(NLW_mem_reg_0_7_66_71_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_6_11
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({phy_dout[2],phy_dout[2]}),
        .DIC({phy_dout[3],phy_dout[3]}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[7:6]),
        .DOB(mem_out[9:8]),
        .DOC(mem_out[11:10]),
        .DOD(NLW_mem_reg_0_7_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_7_72_77
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,wr_ptr}),
        .DIA({1'b1,1'b1}),
        .DIB({phy_dout[18],phy_dout[18]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[73:72]),
        .DOB(mem_out[75:74]),
        .DOC(mem_out[77:76]),
        .DOD(NLW_mem_reg_0_7_72_77_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(mem_reg_0_7_0_5_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'hF3FF0002)) 
    \my_empty[1]_i_1 
       (.I0(\my_empty[1]_i_2__3_n_0 ),
        .I1(po_coarse_enable_w_reg),
        .I2(\my_full_reg_n_0_[3] ),
        .I3(of_cmd_wr_en),
        .I4(p_0_in),
        .O(\my_empty[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    \my_empty[1]_i_2__3 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[2]),
        .I2(rd_ptr[2]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[0]),
        .I5(wr_ptr[1]),
        .O(\my_empty[1]_i_2__3_n_0 ));
  FDSE \my_empty_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_empty[1]_i_1_n_0 ),
        .Q(p_0_in),
        .S(rstdiv0_sync_r1_reg_rep__1));
  LUT6 #(
    .INIT(64'h00000000CCECCCC0)) 
    \my_full[3]_i_1__4 
       (.I0(\my_full[3]_i_2__3_n_0 ),
        .I1(\my_full_reg_n_0_[3] ),
        .I2(po_coarse_enable_w_reg),
        .I3(p_0_in),
        .I4(of_cmd_wr_en),
        .I5(rstdiv0_sync_r1_reg_rep__4),
        .O(\my_full[3]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    \my_full[3]_i_2__3 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[2]),
        .I2(wr_ptr[2]),
        .I3(wr_ptr[1]),
        .I4(wr_ptr[0]),
        .I5(rd_ptr[1]),
        .O(\my_full[3]_i_2__3_n_0 ));
  FDRE \my_full_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_full[3]_i_1__4_n_0 ),
        .Q(\my_full_reg_n_0_[3] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_10__4 
       (.I0(mem_out[15]),
        .I1(p_0_in),
        .O(pre_fifo_dout[15]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_11__4 
       (.I0(mem_out[14]),
        .I1(p_0_in),
        .O(pre_fifo_dout[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_12__4 
       (.I0(mem_out[13]),
        .I1(p_0_in),
        .O(pre_fifo_dout[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_13__4 
       (.I0(mem_out[12]),
        .I1(p_0_in),
        .O(pre_fifo_dout[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_14__3 
       (.I0(phy_dout[3]),
        .I1(p_0_in),
        .I2(mem_out[11]),
        .O(pre_fifo_dout[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_15__3 
       (.I0(phy_dout[3]),
        .I1(p_0_in),
        .I2(mem_out[10]),
        .O(pre_fifo_dout[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_16__4 
       (.I0(phy_dout[2]),
        .I1(p_0_in),
        .I2(mem_out[9]),
        .O(pre_fifo_dout[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_17__4 
       (.I0(phy_dout[2]),
        .I1(p_0_in),
        .I2(mem_out[8]),
        .O(pre_fifo_dout[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_18__4 
       (.I0(mem_out[23]),
        .I1(p_0_in),
        .O(pre_fifo_dout[23]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_19__4 
       (.I0(mem_out[22]),
        .I1(p_0_in),
        .O(pre_fifo_dout[22]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h31)) 
    \out_fifo_inst.out_fifo_i_1__4 
       (.I0(p_0_in),
        .I1(po_coarse_enable_w_reg),
        .I2(of_cmd_wr_en),
        .O(of_wren));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_20__4 
       (.I0(mem_out[21]),
        .I1(p_0_in),
        .O(pre_fifo_dout[21]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_21__4 
       (.I0(mem_out[20]),
        .I1(p_0_in),
        .O(pre_fifo_dout[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_22__4 
       (.I0(phy_dout[5]),
        .I1(p_0_in),
        .I2(mem_out[19]),
        .O(pre_fifo_dout[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_23__4 
       (.I0(phy_dout[5]),
        .I1(p_0_in),
        .I2(mem_out[18]),
        .O(pre_fifo_dout[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_24__4 
       (.I0(phy_dout[4]),
        .I1(p_0_in),
        .I2(mem_out[17]),
        .O(pre_fifo_dout[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_25__4 
       (.I0(phy_dout[4]),
        .I1(p_0_in),
        .I2(mem_out[16]),
        .O(pre_fifo_dout[16]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_26__4 
       (.I0(mem_out[31]),
        .I1(p_0_in),
        .O(pre_fifo_dout[31]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_27__4 
       (.I0(mem_out[30]),
        .I1(p_0_in),
        .O(pre_fifo_dout[30]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_28__4 
       (.I0(mem_out[29]),
        .I1(p_0_in),
        .O(pre_fifo_dout[29]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_29__4 
       (.I0(mem_out[28]),
        .I1(p_0_in),
        .O(pre_fifo_dout[28]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_2__4 
       (.I0(mem_out[7]),
        .I1(p_0_in),
        .O(pre_fifo_dout[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_30__4 
       (.I0(mem_out[27]),
        .I1(p_0_in),
        .O(pre_fifo_dout[27]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_31__4 
       (.I0(mem_out[26]),
        .I1(p_0_in),
        .O(pre_fifo_dout[26]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_32__4 
       (.I0(mem_out[25]),
        .I1(p_0_in),
        .O(pre_fifo_dout[25]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_33__4 
       (.I0(mem_out[24]),
        .I1(p_0_in),
        .O(pre_fifo_dout[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_34__4 
       (.I0(phy_dout[7]),
        .I1(p_0_in),
        .I2(mem_out[35]),
        .O(pre_fifo_dout[35]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_35__4 
       (.I0(phy_dout[7]),
        .I1(p_0_in),
        .I2(mem_out[34]),
        .O(pre_fifo_dout[34]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_36__4 
       (.I0(phy_dout[6]),
        .I1(p_0_in),
        .I2(mem_out[33]),
        .O(pre_fifo_dout[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_37__4 
       (.I0(phy_dout[6]),
        .I1(p_0_in),
        .I2(mem_out[32]),
        .O(pre_fifo_dout[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_38__4 
       (.I0(phy_dout[9]),
        .I1(p_0_in),
        .I2(mem_out[47]),
        .O(pre_fifo_dout[41]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_39__4 
       (.I0(phy_dout[9]),
        .I1(p_0_in),
        .I2(mem_out[46]),
        .O(pre_fifo_dout[40]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_3__4 
       (.I0(mem_out[6]),
        .I1(p_0_in),
        .O(pre_fifo_dout[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_40__4 
       (.I0(phy_dout[8]),
        .I1(p_0_in),
        .I2(mem_out[45]),
        .O(pre_fifo_dout[39]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_41__4 
       (.I0(phy_dout[8]),
        .I1(p_0_in),
        .I2(mem_out[44]),
        .O(pre_fifo_dout[38]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_42__4 
       (.I0(mem_out[43]),
        .I1(p_0_in),
        .O(pre_fifo_dout[37]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_43__4 
       (.I0(mem_out[42]),
        .I1(p_0_in),
        .O(pre_fifo_dout[36]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_44__4 
       (.I0(phy_dout[13]),
        .I1(p_0_in),
        .I2(mem_out[55]),
        .O(pre_fifo_dout[49]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_45__4 
       (.I0(phy_dout[13]),
        .I1(p_0_in),
        .I2(mem_out[54]),
        .O(pre_fifo_dout[48]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_46__4 
       (.I0(phy_dout[12]),
        .I1(p_0_in),
        .I2(mem_out[53]),
        .O(pre_fifo_dout[47]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_47__4 
       (.I0(phy_dout[12]),
        .I1(p_0_in),
        .I2(mem_out[52]),
        .O(pre_fifo_dout[46]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_48__4 
       (.I0(phy_dout[11]),
        .I1(p_0_in),
        .I2(mem_out[51]),
        .O(pre_fifo_dout[45]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_49__4 
       (.I0(phy_dout[11]),
        .I1(p_0_in),
        .I2(mem_out[50]),
        .O(pre_fifo_dout[44]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_4__4 
       (.I0(mem_out[5]),
        .I1(p_0_in),
        .O(pre_fifo_dout[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_50__4 
       (.I0(phy_dout[10]),
        .I1(p_0_in),
        .I2(mem_out[49]),
        .O(pre_fifo_dout[43]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_51__4 
       (.I0(phy_dout[10]),
        .I1(p_0_in),
        .I2(mem_out[48]),
        .O(pre_fifo_dout[42]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_52__4 
       (.I0(mem_out[63]),
        .I1(p_0_in),
        .O(pre_fifo_dout[57]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_53__4 
       (.I0(mem_out[62]),
        .I1(p_0_in),
        .O(pre_fifo_dout[56]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_54__4 
       (.I0(mem_out[61]),
        .I1(p_0_in),
        .O(pre_fifo_dout[55]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_55__4 
       (.I0(mem_out[60]),
        .I1(p_0_in),
        .O(pre_fifo_dout[54]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_56__4 
       (.I0(phy_dout[15]),
        .I1(p_0_in),
        .I2(mem_out[59]),
        .O(pre_fifo_dout[53]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_57__4 
       (.I0(phy_dout[15]),
        .I1(p_0_in),
        .I2(mem_out[58]),
        .O(pre_fifo_dout[52]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_58__4 
       (.I0(phy_dout[14]),
        .I1(p_0_in),
        .I2(mem_out[57]),
        .O(pre_fifo_dout[51]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_59__4 
       (.I0(phy_dout[14]),
        .I1(p_0_in),
        .I2(mem_out[56]),
        .O(pre_fifo_dout[50]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_5__4 
       (.I0(mem_out[4]),
        .I1(p_0_in),
        .O(pre_fifo_dout[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_60__4 
       (.I0(mem_out[71]),
        .I1(p_0_in),
        .O(pre_fifo_dout[65]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_61__4 
       (.I0(mem_out[70]),
        .I1(p_0_in),
        .O(pre_fifo_dout[64]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_62__4 
       (.I0(mem_out[69]),
        .I1(p_0_in),
        .O(pre_fifo_dout[63]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_63__4 
       (.I0(mem_out[68]),
        .I1(p_0_in),
        .O(pre_fifo_dout[62]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_64__4 
       (.I0(phy_dout[17]),
        .I1(p_0_in),
        .I2(mem_out[67]),
        .O(pre_fifo_dout[61]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_65__4 
       (.I0(phy_dout[17]),
        .I1(p_0_in),
        .I2(mem_out[66]),
        .O(pre_fifo_dout[60]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_66__4 
       (.I0(phy_dout[16]),
        .I1(p_0_in),
        .I2(mem_out[65]),
        .O(pre_fifo_dout[59]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_67__4 
       (.I0(phy_dout[16]),
        .I1(p_0_in),
        .I2(mem_out[64]),
        .O(pre_fifo_dout[58]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_68__2 
       (.I0(mem_out[77]),
        .I1(p_0_in),
        .O(pre_fifo_dout[71]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_fifo_inst.out_fifo_i_69__2 
       (.I0(mem_out[76]),
        .I1(p_0_in),
        .O(pre_fifo_dout[70]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_6__4 
       (.I0(phy_dout[1]),
        .I1(p_0_in),
        .I2(mem_out[3]),
        .O(pre_fifo_dout[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_70__2 
       (.I0(phy_dout[18]),
        .I1(p_0_in),
        .I2(mem_out[75]),
        .O(pre_fifo_dout[69]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_71__2 
       (.I0(phy_dout[18]),
        .I1(p_0_in),
        .I2(mem_out[74]),
        .O(pre_fifo_dout[68]));
  LUT2 #(
    .INIT(4'hE)) 
    \out_fifo_inst.out_fifo_i_72__2 
       (.I0(p_0_in),
        .I1(mem_out[73]),
        .O(pre_fifo_dout[67]));
  LUT2 #(
    .INIT(4'hE)) 
    \out_fifo_inst.out_fifo_i_73__2 
       (.I0(p_0_in),
        .I1(mem_out[72]),
        .O(pre_fifo_dout[66]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_7__4 
       (.I0(phy_dout[1]),
        .I1(p_0_in),
        .I2(mem_out[2]),
        .O(pre_fifo_dout[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_8__4 
       (.I0(phy_dout[0]),
        .I1(p_0_in),
        .I2(mem_out[1]),
        .O(pre_fifo_dout[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_fifo_inst.out_fifo_i_9__4 
       (.I0(phy_dout[0]),
        .I1(p_0_in),
        .I2(mem_out[0]),
        .O(pre_fifo_dout[0]));
  LUT3 #(
    .INIT(8'hE1)) 
    \rd_ptr[0]_i_1__3 
       (.I0(po_coarse_enable_w_reg),
        .I1(p_0_in),
        .I2(rd_ptr[0]),
        .O(\rd_ptr[0]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD02)) 
    \rd_ptr[1]_i_1__3 
       (.I0(rd_ptr[0]),
        .I1(po_coarse_enable_w_reg),
        .I2(p_0_in),
        .I3(rd_ptr[1]),
        .O(\rd_ptr[1]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70008)) 
    \rd_ptr[2]_i_1__3 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .I2(po_coarse_enable_w_reg),
        .I3(p_0_in),
        .I4(rd_ptr[2]),
        .O(\rd_ptr[2]_i_1__3_n_0 ));
  FDRE \rd_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_ptr[0]_i_1__3_n_0 ),
        .Q(rd_ptr[0]),
        .R(rstdiv0_sync_r1_reg_rep__1));
  FDRE \rd_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_ptr[1]_i_1__3_n_0 ),
        .Q(rd_ptr[1]),
        .R(rstdiv0_sync_r1_reg_rep__1));
  FDRE \rd_ptr_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_ptr[2]_i_1__3_n_0 ),
        .Q(rd_ptr[2]),
        .R(rstdiv0_sync_r1_reg_rep__1));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'hB8FF4700)) 
    \wr_ptr[0]_i_1__4 
       (.I0(\my_full_reg_n_0_[3] ),
        .I1(po_coarse_enable_w_reg),
        .I2(p_0_in),
        .I3(of_cmd_wr_en),
        .I4(wr_ptr[0]),
        .O(\wr_ptr[0]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hDFD5FFFF202A0000)) 
    \wr_ptr[1]_i_1__4 
       (.I0(wr_ptr[0]),
        .I1(\my_full_reg_n_0_[3] ),
        .I2(po_coarse_enable_w_reg),
        .I3(p_0_in),
        .I4(of_cmd_wr_en),
        .I5(wr_ptr[1]),
        .O(\wr_ptr[1]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \wr_ptr[2]_i_1__4 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[1]),
        .I2(\wr_ptr[2]_i_2__4_n_0 ),
        .I3(wr_ptr[2]),
        .O(\wr_ptr[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \wr_ptr[2]_i_2__4 
       (.I0(\my_full_reg_n_0_[3] ),
        .I1(po_coarse_enable_w_reg),
        .I2(p_0_in),
        .I3(of_cmd_wr_en),
        .O(\wr_ptr[2]_i_2__4_n_0 ));
  FDRE \wr_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_ptr[0]_i_1__4_n_0 ),
        .Q(wr_ptr[0]),
        .R(rstdiv0_sync_r1_reg_rep__1));
  FDRE \wr_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_ptr[1]_i_1__4_n_0 ),
        .Q(wr_ptr[1]),
        .R(rstdiv0_sync_r1_reg_rep__1));
  FDRE \wr_ptr_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_ptr[2]_i_1__4_n_0 ),
        .Q(wr_ptr[2]),
        .R(rstdiv0_sync_r1_reg_rep__1));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_rld_phy_4lanes" *) 
module sram_migmig_7series_v2_4_qdr_rld_phy_4lanes
   (po_fine_enable_w_reg,
    init_calib_complete_r_reg_rep,
    \pc_command_offset_reg[4] ,
    \pc_cntr_cmd_reg[4] ,
    ref_dll_lock_w_0,
    B_po_fine_inc_reg_0,
    A_po_fine_enable_reg_0,
    A_po_fine_inc_reg_0,
    B_po_fine_enable_reg_0,
    A_po_sel_fine_oclk_delay_reg_0,
    B_po_sel_fine_oclk_delay_reg_0,
    init_calib_complete_r_reg_rep_0,
    of_ctl_full,
    \wrcal_samp_cnt_r_reg[0] ,
    \wrcal_samp_cnt_r_reg[0]_0 ,
    O,
    \po_rdval_cnt_reg[8] ,
    rstdiv0_sync_r1_reg_rep__1,
    CLK,
    po_dec_done_reg,
    po_dec_done_reg_0,
    mem_refclk,
    phy_ctl_mstr_empty,
    phy_ctl_wr_reg,
    pll_locked,
    rstdiv0_sync_r1,
    sync_pulse,
    PHYCTLWD,
    rstdiv0_sync_r1_reg_rep__0,
    freq_refclk,
    Q,
    \calib_zero_inputs_reg[0] ,
    \drive_on_calib_in_common_1_reg[3] ,
    po_delay_done_w,
    po_delay_done_reg,
    cq_stable_r,
    of_cmd_wr_en,
    rstdiv0_sync_r1_reg_rep__4,
    po_dec_done,
    po_sel_fine_oclk_delay_reg,
    \calib_sel_reg[0] ,
    \calib_sel_reg[1] ,
    B_calib_in_common_reg,
    po_fine_enable,
    po_fine_inc,
    phy_dout,
    d_in,
    \phy_init_r_reg[7] ,
    \phy_init_r_reg[13] ,
    SS);
  output po_fine_enable_w_reg;
  output init_calib_complete_r_reg_rep;
  output \pc_command_offset_reg[4] ;
  output \pc_cntr_cmd_reg[4] ;
  output ref_dll_lock_w_0;
  output B_po_fine_inc_reg_0;
  output A_po_fine_enable_reg_0;
  output A_po_fine_inc_reg_0;
  output B_po_fine_enable_reg_0;
  output A_po_sel_fine_oclk_delay_reg_0;
  output B_po_sel_fine_oclk_delay_reg_0;
  output init_calib_complete_r_reg_rep_0;
  output of_ctl_full;
  output \wrcal_samp_cnt_r_reg[0] ;
  output \wrcal_samp_cnt_r_reg[0]_0 ;
  output [20:0]O;
  output [8:0]\po_rdval_cnt_reg[8] ;
  input rstdiv0_sync_r1_reg_rep__1;
  input CLK;
  input [0:0]po_dec_done_reg;
  input [0:0]po_dec_done_reg_0;
  input mem_refclk;
  input phy_ctl_mstr_empty;
  input phy_ctl_wr_reg;
  input pll_locked;
  input rstdiv0_sync_r1;
  input sync_pulse;
  input [7:0]PHYCTLWD;
  input rstdiv0_sync_r1_reg_rep__0;
  input freq_refclk;
  input [0:0]Q;
  input [0:0]\calib_zero_inputs_reg[0] ;
  input \drive_on_calib_in_common_1_reg[3] ;
  input [0:0]po_delay_done_w;
  input po_delay_done_reg;
  input cq_stable_r;
  input of_cmd_wr_en;
  input rstdiv0_sync_r1_reg_rep__4;
  input po_dec_done;
  input po_sel_fine_oclk_delay_reg;
  input \calib_sel_reg[0] ;
  input \calib_sel_reg[1] ;
  input B_calib_in_common_reg;
  input po_fine_enable;
  input po_fine_inc;
  input [38:0]phy_dout;
  input [0:0]d_in;
  input \phy_init_r_reg[7] ;
  input \phy_init_r_reg[13] ;
  input [0:0]SS;

  wire [8:0]A_po_counter_read_val;
  wire A_po_fine_enable;
  wire A_po_fine_enable_reg_0;
  wire A_po_fine_inc;
  wire A_po_fine_inc_reg_0;
  wire A_po_sel_fine_oclk_delay_reg_0;
  wire A_po_sel_fine_oclk_delay_reg_n_0;
  wire B_calib_in_common_reg;
  wire B_of_full;
  wire B_po_fine_enable;
  wire B_po_fine_enable_reg_0;
  wire B_po_fine_inc;
  wire B_po_fine_inc_reg_0;
  wire B_po_sel_fine_oclk_delay_reg_0;
  wire B_po_sel_fine_oclk_delay_reg_n_0;
  wire CLK;
  wire [20:0]O;
  wire [7:0]PHYCTLWD;
  wire \PHY_CONTROL_INST.phy_control_i_n_1 ;
  wire \PHY_CONTROL_INST.phy_control_i_n_22 ;
  wire \PHY_CONTROL_INST.phy_control_i_n_23 ;
  wire \PHY_CONTROL_INST.phy_control_i_n_24 ;
  wire \PHY_CONTROL_INST.phy_control_i_n_25 ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire [0:0]_phy_ctl_full_p;
  wire \calib_sel_reg[0] ;
  wire \calib_sel_reg[1] ;
  wire [0:0]\calib_zero_inputs_reg[0] ;
  wire cq_stable_r;
  wire [0:0]d_in;
  wire \drive_on_calib_in_common_1_reg[3] ;
  wire freq_refclk;
  wire init_calib_complete_r_reg_rep;
  wire init_calib_complete_r_reg_rep_0;
  wire mem_refclk;
  wire of_cmd_wr_en;
  wire of_ctl_full;
  wire \pc_cntr_cmd_reg[4] ;
  wire \pc_command_offset_reg[4] ;
  wire phy_ctl_mstr_empty;
  wire phy_ctl_wr_reg;
  wire [38:0]phy_dout;
  wire \phy_init_r_reg[13] ;
  wire \phy_init_r_reg[7] ;
  wire pll_locked;
  wire po_dec_done;
  wire [0:0]po_dec_done_reg;
  wire [0:0]po_dec_done_reg_0;
  wire po_delay_done_reg;
  wire [0:0]po_delay_done_w;
  wire po_fine_enable;
  wire po_fine_enable_w_reg;
  wire po_fine_inc;
  wire [8:0]\po_rdval_cnt_reg[8] ;
  wire po_sel_fine_oclk_delay_reg;
  wire \qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_12 ;
  wire \qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_13 ;
  wire \qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_14 ;
  wire \qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_15 ;
  wire \qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_16 ;
  wire \qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_17 ;
  wire \qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_18 ;
  wire \qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_19 ;
  wire \qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_20 ;
  wire ref_dll_lock_w_0;
  wire rstdiv0_sync_r1;
  wire rstdiv0_sync_r1_reg_rep__0;
  wire rstdiv0_sync_r1_reg_rep__1;
  wire rstdiv0_sync_r1_reg_rep__4;
  wire sync_pulse;
  wire \wrcal_samp_cnt_r_reg[0] ;
  wire \wrcal_samp_cnt_r_reg[0]_0 ;
  wire [3:0]\NLW_PHY_CONTROL_INST.phy_control_i_AUXOUTPUT_UNCONNECTED ;
  wire [3:0]\NLW_PHY_CONTROL_INST.phy_control_i_INBURSTPENDING_UNCONNECTED ;
  wire [1:0]\NLW_PHY_CONTROL_INST.phy_control_i_INRANKA_UNCONNECTED ;
  wire [1:0]\NLW_PHY_CONTROL_INST.phy_control_i_INRANKB_UNCONNECTED ;
  wire [1:0]\NLW_PHY_CONTROL_INST.phy_control_i_INRANKC_UNCONNECTED ;
  wire [1:0]\NLW_PHY_CONTROL_INST.phy_control_i_INRANKD_UNCONNECTED ;
  wire [1:0]\NLW_PHY_CONTROL_INST.phy_control_i_PCENABLECALIB_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hAA02)) 
    A_po_fine_enable_i_1
       (.I0(po_fine_enable),
        .I1(\calib_sel_reg[0] ),
        .I2(\calib_sel_reg[1] ),
        .I3(B_calib_in_common_reg),
        .O(A_po_fine_enable_reg_0));
  FDRE A_po_fine_enable_reg
       (.C(CLK),
        .CE(\drive_on_calib_in_common_1_reg[3] ),
        .D(A_po_fine_enable_reg_0),
        .Q(A_po_fine_enable),
        .R(\calib_zero_inputs_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'hAA02)) 
    A_po_fine_inc_i_1
       (.I0(po_fine_inc),
        .I1(\calib_sel_reg[0] ),
        .I2(\calib_sel_reg[1] ),
        .I3(B_calib_in_common_reg),
        .O(A_po_fine_inc_reg_0));
  FDRE A_po_fine_inc_reg
       (.C(CLK),
        .CE(\drive_on_calib_in_common_1_reg[3] ),
        .D(A_po_fine_inc_reg_0),
        .Q(A_po_fine_inc),
        .R(\calib_zero_inputs_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hAA02)) 
    A_po_sel_fine_oclk_delay_i_2
       (.I0(po_sel_fine_oclk_delay_reg),
        .I1(\calib_sel_reg[0] ),
        .I2(\calib_sel_reg[1] ),
        .I3(B_calib_in_common_reg),
        .O(A_po_sel_fine_oclk_delay_reg_0));
  FDRE A_po_sel_fine_oclk_delay_reg
       (.C(CLK),
        .CE(\drive_on_calib_in_common_1_reg[3] ),
        .D(A_po_sel_fine_oclk_delay_reg_0),
        .Q(A_po_sel_fine_oclk_delay_reg_n_0),
        .R(\calib_zero_inputs_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    B_po_fine_enable_i_1
       (.I0(po_fine_enable),
        .I1(\calib_sel_reg[0] ),
        .I2(\calib_sel_reg[1] ),
        .I3(B_calib_in_common_reg),
        .O(B_po_fine_enable_reg_0));
  FDRE B_po_fine_enable_reg
       (.C(CLK),
        .CE(\drive_on_calib_in_common_1_reg[3] ),
        .D(B_po_fine_enable_reg_0),
        .Q(B_po_fine_enable),
        .R(\calib_zero_inputs_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    B_po_fine_inc_i_1
       (.I0(po_fine_inc),
        .I1(\calib_sel_reg[0] ),
        .I2(\calib_sel_reg[1] ),
        .I3(B_calib_in_common_reg),
        .O(B_po_fine_inc_reg_0));
  FDRE B_po_fine_inc_reg
       (.C(CLK),
        .CE(\drive_on_calib_in_common_1_reg[3] ),
        .D(B_po_fine_inc_reg_0),
        .Q(B_po_fine_inc),
        .R(\calib_zero_inputs_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    B_po_sel_fine_oclk_delay_i_1
       (.I0(po_sel_fine_oclk_delay_reg),
        .I1(\calib_sel_reg[0] ),
        .I2(\calib_sel_reg[1] ),
        .I3(B_calib_in_common_reg),
        .O(B_po_sel_fine_oclk_delay_reg_0));
  FDRE B_po_sel_fine_oclk_delay_reg
       (.C(CLK),
        .CE(\drive_on_calib_in_common_1_reg[3] ),
        .D(B_po_sel_fine_oclk_delay_reg_0),
        .Q(B_po_sel_fine_oclk_delay_reg_n_0),
        .R(\calib_zero_inputs_reg[0] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PHY_CONTROL #(
    .AO_TOGGLE(5),
    .AO_WRLVL_EN(4'b0000),
    .BURST_MODE("TRUE"),
    .CLK_RATIO(2),
    .CMD_OFFSET(0),
    .CO_DURATION(1),
    .DATA_CTL_A_N("TRUE"),
    .DATA_CTL_B_N("TRUE"),
    .DATA_CTL_C_N("TRUE"),
    .DATA_CTL_D_N("TRUE"),
    .DISABLE_SEQ_MATCH("TRUE"),
    .DI_DURATION(1),
    .DO_DURATION(1),
    .EVENTS_DELAY(18),
    .FOUR_WINDOW_CLOCKS(63),
    .MULTI_REGION("TRUE"),
    .PHY_COUNT_ENABLE("TRUE"),
    .RD_CMD_OFFSET_0(0),
    .RD_CMD_OFFSET_1(0),
    .RD_CMD_OFFSET_2(0),
    .RD_CMD_OFFSET_3(0),
    .RD_DURATION_0(0),
    .RD_DURATION_1(0),
    .RD_DURATION_2(0),
    .RD_DURATION_3(0),
    .SYNC_MODE("FALSE"),
    .WR_CMD_OFFSET_0(5),
    .WR_CMD_OFFSET_1(5),
    .WR_CMD_OFFSET_2(5),
    .WR_CMD_OFFSET_3(5),
    .WR_DURATION_0(6),
    .WR_DURATION_1(6),
    .WR_DURATION_2(6),
    .WR_DURATION_3(6)) 
    \PHY_CONTROL_INST.phy_control_i 
       (.AUXOUTPUT(\NLW_PHY_CONTROL_INST.phy_control_i_AUXOUTPUT_UNCONNECTED [3:0]),
        .INBURSTPENDING(\NLW_PHY_CONTROL_INST.phy_control_i_INBURSTPENDING_UNCONNECTED [3:0]),
        .INRANKA(\NLW_PHY_CONTROL_INST.phy_control_i_INRANKA_UNCONNECTED [1:0]),
        .INRANKB(\NLW_PHY_CONTROL_INST.phy_control_i_INRANKB_UNCONNECTED [1:0]),
        .INRANKC(\NLW_PHY_CONTROL_INST.phy_control_i_INRANKC_UNCONNECTED [1:0]),
        .INRANKD(\NLW_PHY_CONTROL_INST.phy_control_i_INRANKD_UNCONNECTED [1:0]),
        .MEMREFCLK(mem_refclk),
        .OUTBURSTPENDING({\PHY_CONTROL_INST.phy_control_i_n_22 ,\PHY_CONTROL_INST.phy_control_i_n_23 ,\PHY_CONTROL_INST.phy_control_i_n_24 ,\PHY_CONTROL_INST.phy_control_i_n_25 }),
        .PCENABLECALIB(\NLW_PHY_CONTROL_INST.phy_control_i_PCENABLECALIB_UNCONNECTED [1:0]),
        .PHYCLK(CLK),
        .PHYCTLALMOSTFULL(\pc_command_offset_reg[4] ),
        .PHYCTLEMPTY(\PHY_CONTROL_INST.phy_control_i_n_1 ),
        .PHYCTLFULL(_phy_ctl_full_p),
        .PHYCTLMSTREMPTY(phy_ctl_mstr_empty),
        .PHYCTLREADY(\pc_cntr_cmd_reg[4] ),
        .PHYCTLWD({1'b0,1'b1,PHYCTLWD[7],PHYCTLWD[7],PHYCTLWD[7],PHYCTLWD[7],PHYCTLWD[7:4],1'b0,1'b0,1'b0,PHYCTLWD[4:3],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PHYCTLWD[2],PHYCTLWD[2],PHYCTLWD[2],PHYCTLWD[2],PHYCTLWD[2:1],1'b0,PHYCTLWD[0]}),
        .PHYCTLWRENABLE(phy_ctl_wr_reg),
        .PLLLOCK(pll_locked),
        .READCALIBENABLE(1'b0),
        .REFDLLLOCK(ref_dll_lock_w_0),
        .RESET(rstdiv0_sync_r1),
        .SYNCIN(sync_pulse),
        .WRITECALIBENABLE(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PHASER_REF #(
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0)) 
    phaser_ref_i
       (.CLKIN(freq_refclk),
        .LOCKED(ref_dll_lock_w_0),
        .PWRDWN(1'b0),
        .RST(Q));
  FDRE \po_counter_read_val_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_20 ),
        .Q(\po_rdval_cnt_reg[8] [0]),
        .R(1'b0));
  FDRE \po_counter_read_val_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_19 ),
        .Q(\po_rdval_cnt_reg[8] [1]),
        .R(1'b0));
  FDRE \po_counter_read_val_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_18 ),
        .Q(\po_rdval_cnt_reg[8] [2]),
        .R(1'b0));
  FDRE \po_counter_read_val_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_17 ),
        .Q(\po_rdval_cnt_reg[8] [3]),
        .R(1'b0));
  FDRE \po_counter_read_val_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_16 ),
        .Q(\po_rdval_cnt_reg[8] [4]),
        .R(1'b0));
  FDRE \po_counter_read_val_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_15 ),
        .Q(\po_rdval_cnt_reg[8] [5]),
        .R(1'b0));
  FDRE \po_counter_read_val_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_14 ),
        .Q(\po_rdval_cnt_reg[8] [6]),
        .R(1'b0));
  FDRE \po_counter_read_val_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_13 ),
        .Q(\po_rdval_cnt_reg[8] [7]),
        .R(1'b0));
  FDRE \po_counter_read_val_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_12 ),
        .Q(\po_rdval_cnt_reg[8] [8]),
        .R(1'b0));
  sram_migmig_7series_v2_4_qdr_rld_byte_lane \qdr_rld_byte_lane_A.qdr_rld_byte_lane_A 
       (.A_po_fine_enable(A_po_fine_enable),
        .A_po_fine_inc(A_po_fine_inc),
        .A_po_sel_fine_oclk_delay_reg(A_po_sel_fine_oclk_delay_reg_n_0),
        .B_of_full(B_of_full),
        .CLK(CLK),
        .COUNTERREADVAL(A_po_counter_read_val),
        .O(O[10:0]),
        .OUTBURSTPENDING(\PHY_CONTROL_INST.phy_control_i_n_25 ),
        .SS(SS),
        .cq_stable_r(cq_stable_r),
        .d_in({phy_dout[19:2],d_in,phy_dout[1:0]}),
        .freq_refclk(freq_refclk),
        .init_calib_complete_r_reg_rep(init_calib_complete_r_reg_rep),
        .init_calib_complete_r_reg_rep_0(init_calib_complete_r_reg_rep_0),
        .mem_refclk(mem_refclk),
        .of_cmd_wr_en(of_cmd_wr_en),
        .of_ctl_full(of_ctl_full),
        .\phy_init_r_reg[13] (\phy_init_r_reg[13] ),
        .\phy_init_r_reg[7] (\phy_init_r_reg[7] ),
        .po_dec_done(po_dec_done),
        .po_dec_done_reg(po_dec_done_reg_0),
        .po_delay_done_reg_0(po_delay_done_reg),
        .po_delay_done_w(po_delay_done_w),
        .rstdiv0_sync_r1(rstdiv0_sync_r1),
        .rstdiv0_sync_r1_reg_rep__0(rstdiv0_sync_r1_reg_rep__0),
        .rstdiv0_sync_r1_reg_rep__1(rstdiv0_sync_r1_reg_rep__1),
        .rstdiv0_sync_r1_reg_rep__4(rstdiv0_sync_r1_reg_rep__4),
        .sync_pulse(sync_pulse),
        .\wrcal_samp_cnt_r_reg[0] (\wrcal_samp_cnt_r_reg[0] ),
        .\wrcal_samp_cnt_r_reg[0]_0 (\wrcal_samp_cnt_r_reg[0]_0 ));
  sram_migmig_7series_v2_4_qdr_rld_byte_lane__parameterized0 \qdr_rld_byte_lane_B.qdr_rld_byte_lane_B 
       (.B_of_full(B_of_full),
        .B_po_fine_enable(B_po_fine_enable),
        .B_po_fine_inc(B_po_fine_inc),
        .B_po_sel_fine_oclk_delay_reg(B_po_sel_fine_oclk_delay_reg_n_0),
        .CLK(CLK),
        .COUNTERREADVAL(A_po_counter_read_val),
        .D({\qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_12 ,\qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_13 ,\qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_14 ,\qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_15 ,\qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_16 ,\qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_17 ,\qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_18 ,\qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_19 ,\qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_20 }),
        .O(O[20:11]),
        .OUTBURSTPENDING(\PHY_CONTROL_INST.phy_control_i_n_24 ),
        .\calib_sel_reg[0] (\calib_sel_reg[0] ),
        .\calib_sel_reg[1] (\calib_sel_reg[1] ),
        .freq_refclk(freq_refclk),
        .mem_refclk(mem_refclk),
        .of_cmd_wr_en(of_cmd_wr_en),
        .phy_dout(phy_dout[38:20]),
        .po_dec_done(po_dec_done),
        .po_dec_done_reg(po_dec_done_reg),
        .po_fine_enable_w_reg_0(po_fine_enable_w_reg),
        .rstdiv0_sync_r1(rstdiv0_sync_r1),
        .rstdiv0_sync_r1_reg_rep__0(rstdiv0_sync_r1_reg_rep__0),
        .rstdiv0_sync_r1_reg_rep__1(rstdiv0_sync_r1_reg_rep__1),
        .rstdiv0_sync_r1_reg_rep__4(rstdiv0_sync_r1_reg_rep__4),
        .sync_pulse(sync_pulse));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_rld_phy_4lanes" *) 
module sram_migmig_7series_v2_4_qdr_rld_phy_4lanes__parameterized0
   (tmp_lb_clk,
    po_fine_enable_w_reg,
    po_fine_enable_w_reg_0,
    \pc_command_offset_reg[4] ,
    phy_ctl_mstr_empty,
    ref_dll_lock_w_1,
    po_fine_enable_w_reg_1,
    po_fine_enable_w_reg_2,
    B_po_fine_inc_reg_0,
    \pc_cntr_cmd_reg[4] ,
    \FSM_sequential_pc_ctl_ns_reg[0] ,
    phy_ctl_wr_reg,
    phy_ctl_wr_reg_0,
    pc_cntr_cmd,
    \pc_data_offset_reg[5] ,
    pc_command_offset,
    \calib_sel_reg[0] ,
    \byte_sel_cnt_reg[2] ,
    of_cmd_wr_en_reg,
    init_calib_complete_r_reg_rep,
    \sm_cntr_r_reg[0] ,
    O,
    \stg3_0_r_reg[5] ,
    \po_rdval_cnt_reg[6] ,
    \po_rdval_cnt_reg[7] ,
    \po_rdval_cnt_reg[8] ,
    qdriip_k_p,
    qdriip_k_n,
    freq_refclk,
    mem_refclk,
    rstdiv0_sync_r1,
    sync_pulse,
    CLK,
    rstdiv0_sync_r1_reg_rep__2,
    E,
    po_dec_done_reg,
    rstdiv0_sync_r1_reg_rep__1,
    phy_ctl_wr_reg_1,
    pll_locked,
    PHYCTLWD,
    po_dec_done_reg_0,
    po_dec_done_reg_1,
    \calib_zero_inputs_reg[1] ,
    po_sel_fine_oclk_delay_reg,
    po_fine_enable_reg,
    po_fine_inc_reg,
    Q,
    po_fine_inc_reg_0,
    po_fine_enable_reg_0,
    po_sel_fine_oclk_delay_reg_0,
    of_data_wr_en,
    rstdiv0_sync_r1_reg_rep__4,
    po_dec_done,
    drive_on_calib_in_common_1,
    B_calib_in_common_reg,
    phy_ctl_wr_reg_2,
    phy_ctl_wr_reg_3,
    out,
    in0,
    wrcal_adj_rdy,
    phy_dout,
    po_delay_done_w,
    A_po_delay_done_5,
    B_po_delay_done_4,
    \phy_init_r_reg[7] ,
    cq_stable_r,
    rstdiv0_sync_r1_reg_rep__0,
    rstdiv0_sync_r1_reg_rep__3,
    \calib_sel_reg[1] ,
    \calib_sel_reg[0]_0 ,
    po_sel_fine_oclk_delay_reg_1,
    po_fine_enable,
    po_fine_inc,
    \calib_sel_reg[4] ,
    \po_counter_read_val_reg[8]_0 );
  output [0:0]tmp_lb_clk;
  output po_fine_enable_w_reg;
  output po_fine_enable_w_reg_0;
  output \pc_command_offset_reg[4] ;
  output phy_ctl_mstr_empty;
  output ref_dll_lock_w_1;
  output po_fine_enable_w_reg_1;
  output po_fine_enable_w_reg_2;
  output B_po_fine_inc_reg_0;
  output \pc_cntr_cmd_reg[4] ;
  output \FSM_sequential_pc_ctl_ns_reg[0] ;
  output phy_ctl_wr_reg;
  output phy_ctl_wr_reg_0;
  output [0:0]pc_cntr_cmd;
  output [0:0]\pc_data_offset_reg[5] ;
  output [0:0]pc_command_offset;
  output \calib_sel_reg[0] ;
  output \byte_sel_cnt_reg[2] ;
  output of_cmd_wr_en_reg;
  output init_calib_complete_r_reg_rep;
  output \sm_cntr_r_reg[0] ;
  output [39:0]O;
  output [5:0]\stg3_0_r_reg[5] ;
  output \po_rdval_cnt_reg[6] ;
  output \po_rdval_cnt_reg[7] ;
  output \po_rdval_cnt_reg[8] ;
  inout [0:0]qdriip_k_p;
  inout [0:0]qdriip_k_n;
  input freq_refclk;
  input mem_refclk;
  input rstdiv0_sync_r1;
  input sync_pulse;
  input CLK;
  input rstdiv0_sync_r1_reg_rep__2;
  input [0:0]E;
  input [0:0]po_dec_done_reg;
  input rstdiv0_sync_r1_reg_rep__1;
  input phy_ctl_wr_reg_1;
  input pll_locked;
  input [7:0]PHYCTLWD;
  input [0:0]po_dec_done_reg_0;
  input [0:0]po_dec_done_reg_1;
  input [0:0]\calib_zero_inputs_reg[1] ;
  input po_sel_fine_oclk_delay_reg;
  input po_fine_enable_reg;
  input po_fine_inc_reg;
  input [0:0]Q;
  input po_fine_inc_reg_0;
  input po_fine_enable_reg_0;
  input po_sel_fine_oclk_delay_reg_0;
  input of_data_wr_en;
  input rstdiv0_sync_r1_reg_rep__4;
  input po_dec_done;
  input [0:0]drive_on_calib_in_common_1;
  input B_calib_in_common_reg;
  input phy_ctl_wr_reg_2;
  input phy_ctl_wr_reg_3;
  input [1:0]out;
  input [0:0]in0;
  input wrcal_adj_rdy;
  input [159:0]phy_dout;
  input [0:0]po_delay_done_w;
  input A_po_delay_done_5;
  input B_po_delay_done_4;
  input \phy_init_r_reg[7] ;
  input cq_stable_r;
  input rstdiv0_sync_r1_reg_rep__0;
  input rstdiv0_sync_r1_reg_rep__3;
  input \calib_sel_reg[1] ;
  input \calib_sel_reg[0]_0 ;
  input po_sel_fine_oclk_delay_reg_1;
  input po_fine_enable;
  input po_fine_inc;
  input [1:0]\calib_sel_reg[4] ;
  input [8:0]\po_counter_read_val_reg[8]_0 ;

  wire [8:0]A_po_counter_read_val;
  wire A_po_delay_done_5;
  wire A_po_fine_enable;
  wire A_po_fine_inc;
  wire A_po_sel_fine_oclk_delay_reg_n_0;
  wire B_calib_in_common_reg;
  wire B_of_full;
  wire [8:0]B_po_counter_read_val;
  wire B_po_delay_done_4;
  wire B_po_fine_enable;
  wire B_po_fine_inc;
  wire B_po_fine_inc_reg_0;
  wire B_po_sel_fine_oclk_delay_reg_n_0;
  wire CLK;
  wire C_of_full;
  wire [8:0]C_po_counter_read_val;
  wire C_po_fine_enable;
  wire C_po_fine_enable_i_1_n_0;
  wire C_po_fine_inc;
  wire C_po_fine_inc_i_1_n_0;
  wire C_po_sel_fine_oclk_delay_i_1_n_0;
  wire C_po_sel_fine_oclk_delay_reg_n_0;
  wire D_of_full;
  wire D_po_fine_enable;
  wire D_po_fine_enable_i_1_n_0;
  wire D_po_fine_inc;
  wire D_po_fine_inc_i_1_n_0;
  wire D_po_sel_fine_oclk_delay_i_1_n_0;
  wire D_po_sel_fine_oclk_delay_reg_n_0;
  wire [0:0]E;
  wire \FSM_sequential_pc_ctl_ns_reg[0] ;
  wire [39:0]O;
  wire [7:0]PHYCTLWD;
  wire \PHY_CONTROL_INST.phy_control_i_n_2 ;
  wire \PHY_CONTROL_INST.phy_control_i_n_22 ;
  wire \PHY_CONTROL_INST.phy_control_i_n_23 ;
  wire \PHY_CONTROL_INST.phy_control_i_n_24 ;
  wire \PHY_CONTROL_INST.phy_control_i_n_25 ;
  wire \PHY_CONTROL_INST.phy_control_i_n_3 ;
  wire [0:0]Q;
  wire \byte_sel_cnt_reg[2] ;
  wire \calib_sel_reg[0] ;
  wire \calib_sel_reg[0]_0 ;
  wire \calib_sel_reg[1] ;
  wire [1:0]\calib_sel_reg[4] ;
  wire [0:0]\calib_zero_inputs_reg[1] ;
  wire cq_stable_r;
  wire [0:0]drive_on_calib_in_common_1;
  wire freq_refclk;
  wire [0:0]in0;
  wire init_calib_complete_r_reg_rep;
  wire mem_refclk;
  wire of_cmd_wr_en_reg;
  wire of_data_wr_en;
  wire [1:0]out;
  wire [0:0]pc_cntr_cmd;
  wire \pc_cntr_cmd_reg[4] ;
  wire [0:0]pc_command_offset;
  wire \pc_command_offset_reg[4] ;
  wire [0:0]\pc_data_offset_reg[5] ;
  wire phy_ctl_mstr_empty;
  wire phy_ctl_wr_reg;
  wire phy_ctl_wr_reg_0;
  wire phy_ctl_wr_reg_1;
  wire phy_ctl_wr_reg_2;
  wire phy_ctl_wr_reg_3;
  wire [159:0]phy_dout;
  wire \phy_init_r_reg[7] ;
  wire pll_locked;
  wire [8:0]\po_counter_read_val_reg[8]_0 ;
  wire [8:0]\po_counter_read_val_w[1]_33 ;
  wire po_dec_done;
  wire [0:0]po_dec_done_reg;
  wire [0:0]po_dec_done_reg_0;
  wire [0:0]po_dec_done_reg_1;
  wire [0:0]po_delay_done_w;
  wire po_fine_enable;
  wire po_fine_enable_reg;
  wire po_fine_enable_reg_0;
  wire po_fine_enable_w_reg;
  wire po_fine_enable_w_reg_0;
  wire po_fine_enable_w_reg_1;
  wire po_fine_enable_w_reg_2;
  wire po_fine_inc;
  wire po_fine_inc_reg;
  wire po_fine_inc_reg_0;
  wire \po_rdval_cnt_reg[6] ;
  wire \po_rdval_cnt_reg[7] ;
  wire \po_rdval_cnt_reg[8] ;
  wire po_sel_fine_oclk_delay_reg;
  wire po_sel_fine_oclk_delay_reg_0;
  wire po_sel_fine_oclk_delay_reg_1;
  wire \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_12 ;
  wire \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_13 ;
  wire \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_14 ;
  wire \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_15 ;
  wire \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_16 ;
  wire \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_17 ;
  wire \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_18 ;
  wire \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_19 ;
  wire \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_20 ;
  wire [0:0]qdriip_k_n;
  wire [0:0]qdriip_k_p;
  wire ref_dll_lock_w_1;
  wire rstdiv0_sync_r1;
  wire rstdiv0_sync_r1_reg_rep__0;
  wire rstdiv0_sync_r1_reg_rep__1;
  wire rstdiv0_sync_r1_reg_rep__2;
  wire rstdiv0_sync_r1_reg_rep__3;
  wire rstdiv0_sync_r1_reg_rep__4;
  wire \sm_cntr_r_reg[0] ;
  wire [5:0]\stg3_0_r_reg[5] ;
  wire sync_pulse;
  wire [0:0]tmp_lb_clk;
  wire wrcal_adj_rdy;
  wire [3:0]\NLW_PHY_CONTROL_INST.phy_control_i_AUXOUTPUT_UNCONNECTED ;
  wire [3:0]\NLW_PHY_CONTROL_INST.phy_control_i_INBURSTPENDING_UNCONNECTED ;
  wire [1:0]\NLW_PHY_CONTROL_INST.phy_control_i_INRANKA_UNCONNECTED ;
  wire [1:0]\NLW_PHY_CONTROL_INST.phy_control_i_INRANKB_UNCONNECTED ;
  wire [1:0]\NLW_PHY_CONTROL_INST.phy_control_i_INRANKC_UNCONNECTED ;
  wire [1:0]\NLW_PHY_CONTROL_INST.phy_control_i_INRANKD_UNCONNECTED ;
  wire [1:0]\NLW_PHY_CONTROL_INST.phy_control_i_PCENABLECALIB_UNCONNECTED ;

  FDRE A_po_fine_enable_reg
       (.C(CLK),
        .CE(B_po_fine_inc_reg_0),
        .D(po_fine_enable_reg),
        .Q(A_po_fine_enable),
        .R(\calib_zero_inputs_reg[1] ));
  FDRE A_po_fine_inc_reg
       (.C(CLK),
        .CE(B_po_fine_inc_reg_0),
        .D(po_fine_inc_reg),
        .Q(A_po_fine_inc),
        .R(\calib_zero_inputs_reg[1] ));
  LUT2 #(
    .INIT(4'hB)) 
    A_po_sel_fine_oclk_delay_i_1
       (.I0(drive_on_calib_in_common_1),
        .I1(B_calib_in_common_reg),
        .O(B_po_fine_inc_reg_0));
  FDRE A_po_sel_fine_oclk_delay_reg
       (.C(CLK),
        .CE(B_po_fine_inc_reg_0),
        .D(po_sel_fine_oclk_delay_reg),
        .Q(A_po_sel_fine_oclk_delay_reg_n_0),
        .R(\calib_zero_inputs_reg[1] ));
  FDRE B_po_fine_enable_reg
       (.C(CLK),
        .CE(B_po_fine_inc_reg_0),
        .D(po_fine_enable_reg_0),
        .Q(B_po_fine_enable),
        .R(\calib_zero_inputs_reg[1] ));
  FDRE B_po_fine_inc_reg
       (.C(CLK),
        .CE(B_po_fine_inc_reg_0),
        .D(po_fine_inc_reg_0),
        .Q(B_po_fine_inc),
        .R(\calib_zero_inputs_reg[1] ));
  FDRE B_po_sel_fine_oclk_delay_reg
       (.C(CLK),
        .CE(B_po_fine_inc_reg_0),
        .D(po_sel_fine_oclk_delay_reg_0),
        .Q(B_po_sel_fine_oclk_delay_reg_n_0),
        .R(\calib_zero_inputs_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    C_po_fine_enable_i_1
       (.I0(po_fine_enable),
        .I1(\calib_sel_reg[1] ),
        .I2(\calib_sel_reg[0]_0 ),
        .I3(B_calib_in_common_reg),
        .O(C_po_fine_enable_i_1_n_0));
  FDRE C_po_fine_enable_reg
       (.C(CLK),
        .CE(B_po_fine_inc_reg_0),
        .D(C_po_fine_enable_i_1_n_0),
        .Q(C_po_fine_enable),
        .R(\calib_zero_inputs_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    C_po_fine_inc_i_1
       (.I0(po_fine_inc),
        .I1(\calib_sel_reg[1] ),
        .I2(\calib_sel_reg[0]_0 ),
        .I3(B_calib_in_common_reg),
        .O(C_po_fine_inc_i_1_n_0));
  FDRE C_po_fine_inc_reg
       (.C(CLK),
        .CE(B_po_fine_inc_reg_0),
        .D(C_po_fine_inc_i_1_n_0),
        .Q(C_po_fine_inc),
        .R(\calib_zero_inputs_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    C_po_sel_fine_oclk_delay_i_1
       (.I0(po_sel_fine_oclk_delay_reg_1),
        .I1(\calib_sel_reg[1] ),
        .I2(\calib_sel_reg[0]_0 ),
        .I3(B_calib_in_common_reg),
        .O(C_po_sel_fine_oclk_delay_i_1_n_0));
  FDRE C_po_sel_fine_oclk_delay_reg
       (.C(CLK),
        .CE(B_po_fine_inc_reg_0),
        .D(C_po_sel_fine_oclk_delay_i_1_n_0),
        .Q(C_po_sel_fine_oclk_delay_reg_n_0),
        .R(\calib_zero_inputs_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'hAA80)) 
    D_po_fine_enable_i_1
       (.I0(po_fine_enable),
        .I1(\calib_sel_reg[0]_0 ),
        .I2(\calib_sel_reg[1] ),
        .I3(B_calib_in_common_reg),
        .O(D_po_fine_enable_i_1_n_0));
  FDRE D_po_fine_enable_reg
       (.C(CLK),
        .CE(B_po_fine_inc_reg_0),
        .D(D_po_fine_enable_i_1_n_0),
        .Q(D_po_fine_enable),
        .R(\calib_zero_inputs_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'hAA80)) 
    D_po_fine_inc_i_1
       (.I0(po_fine_inc),
        .I1(\calib_sel_reg[0]_0 ),
        .I2(\calib_sel_reg[1] ),
        .I3(B_calib_in_common_reg),
        .O(D_po_fine_inc_i_1_n_0));
  FDRE D_po_fine_inc_reg
       (.C(CLK),
        .CE(B_po_fine_inc_reg_0),
        .D(D_po_fine_inc_i_1_n_0),
        .Q(D_po_fine_inc),
        .R(\calib_zero_inputs_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'hAA80)) 
    D_po_sel_fine_oclk_delay_i_1
       (.I0(po_sel_fine_oclk_delay_reg_1),
        .I1(\calib_sel_reg[0]_0 ),
        .I2(\calib_sel_reg[1] ),
        .I3(B_calib_in_common_reg),
        .O(D_po_sel_fine_oclk_delay_i_1_n_0));
  FDRE D_po_sel_fine_oclk_delay_reg
       (.C(CLK),
        .CE(B_po_fine_inc_reg_0),
        .D(D_po_sel_fine_oclk_delay_i_1_n_0),
        .Q(D_po_sel_fine_oclk_delay_reg_n_0),
        .R(\calib_zero_inputs_reg[1] ));
  LUT6 #(
    .INIT(64'hFFEEEEF011EEEEF0)) 
    \FSM_sequential_pc_ctl_ns[0]_i_1 
       (.I0(\pc_command_offset_reg[4] ),
        .I1(phy_ctl_wr_reg_3),
        .I2(\pc_cntr_cmd_reg[4] ),
        .I3(out[0]),
        .I4(out[1]),
        .I5(in0),
        .O(\FSM_sequential_pc_ctl_ns_reg[0] ));
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_pc_ctl_ns[0]_i_2 
       (.I0(rstdiv0_sync_r1_reg_rep__4),
        .I1(\PHY_CONTROL_INST.phy_control_i_n_3 ),
        .I2(phy_ctl_wr_reg_2),
        .O(\pc_cntr_cmd_reg[4] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PHY_CONTROL #(
    .AO_TOGGLE(5),
    .AO_WRLVL_EN(4'b0000),
    .BURST_MODE("TRUE"),
    .CLK_RATIO(2),
    .CMD_OFFSET(0),
    .CO_DURATION(1),
    .DATA_CTL_A_N("TRUE"),
    .DATA_CTL_B_N("TRUE"),
    .DATA_CTL_C_N("TRUE"),
    .DATA_CTL_D_N("TRUE"),
    .DISABLE_SEQ_MATCH("TRUE"),
    .DI_DURATION(1),
    .DO_DURATION(1),
    .EVENTS_DELAY(18),
    .FOUR_WINDOW_CLOCKS(63),
    .MULTI_REGION("TRUE"),
    .PHY_COUNT_ENABLE("TRUE"),
    .RD_CMD_OFFSET_0(0),
    .RD_CMD_OFFSET_1(0),
    .RD_CMD_OFFSET_2(0),
    .RD_CMD_OFFSET_3(0),
    .RD_DURATION_0(0),
    .RD_DURATION_1(0),
    .RD_DURATION_2(0),
    .RD_DURATION_3(0),
    .SYNC_MODE("FALSE"),
    .WR_CMD_OFFSET_0(5),
    .WR_CMD_OFFSET_1(5),
    .WR_CMD_OFFSET_2(5),
    .WR_CMD_OFFSET_3(5),
    .WR_DURATION_0(6),
    .WR_DURATION_1(6),
    .WR_DURATION_2(6),
    .WR_DURATION_3(6)) 
    \PHY_CONTROL_INST.phy_control_i 
       (.AUXOUTPUT(\NLW_PHY_CONTROL_INST.phy_control_i_AUXOUTPUT_UNCONNECTED [3:0]),
        .INBURSTPENDING(\NLW_PHY_CONTROL_INST.phy_control_i_INBURSTPENDING_UNCONNECTED [3:0]),
        .INRANKA(\NLW_PHY_CONTROL_INST.phy_control_i_INRANKA_UNCONNECTED [1:0]),
        .INRANKB(\NLW_PHY_CONTROL_INST.phy_control_i_INRANKB_UNCONNECTED [1:0]),
        .INRANKC(\NLW_PHY_CONTROL_INST.phy_control_i_INRANKC_UNCONNECTED [1:0]),
        .INRANKD(\NLW_PHY_CONTROL_INST.phy_control_i_INRANKD_UNCONNECTED [1:0]),
        .MEMREFCLK(mem_refclk),
        .OUTBURSTPENDING({\PHY_CONTROL_INST.phy_control_i_n_22 ,\PHY_CONTROL_INST.phy_control_i_n_23 ,\PHY_CONTROL_INST.phy_control_i_n_24 ,\PHY_CONTROL_INST.phy_control_i_n_25 }),
        .PCENABLECALIB(\NLW_PHY_CONTROL_INST.phy_control_i_PCENABLECALIB_UNCONNECTED [1:0]),
        .PHYCLK(CLK),
        .PHYCTLALMOSTFULL(\pc_command_offset_reg[4] ),
        .PHYCTLEMPTY(phy_ctl_mstr_empty),
        .PHYCTLFULL(\PHY_CONTROL_INST.phy_control_i_n_2 ),
        .PHYCTLMSTREMPTY(phy_ctl_mstr_empty),
        .PHYCTLREADY(\PHY_CONTROL_INST.phy_control_i_n_3 ),
        .PHYCTLWD({1'b0,1'b1,PHYCTLWD[7],PHYCTLWD[7],PHYCTLWD[7],PHYCTLWD[7],PHYCTLWD[7:4],1'b0,1'b0,1'b0,PHYCTLWD[4:3],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PHYCTLWD[2],PHYCTLWD[2],PHYCTLWD[2],PHYCTLWD[2],PHYCTLWD[2:1],1'b0,PHYCTLWD[0]}),
        .PHYCTLWRENABLE(phy_ctl_wr_reg_1),
        .PLLLOCK(pll_locked),
        .READCALIBENABLE(1'b0),
        .REFDLLLOCK(ref_dll_lock_w_1),
        .RESET(rstdiv0_sync_r1),
        .SYNCIN(sync_pulse),
        .WRITECALIBENABLE(1'b0));
  LUT4 #(
    .INIT(16'h0B08)) 
    \klane_stg3_left_r[0]_i_1 
       (.I0(\po_counter_read_val_w[1]_33 [0]),
        .I1(\calib_sel_reg[4] [0]),
        .I2(\calib_sel_reg[4] [1]),
        .I3(\po_counter_read_val_reg[8]_0 [0]),
        .O(\stg3_0_r_reg[5] [0]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \klane_stg3_left_r[1]_i_1 
       (.I0(\po_counter_read_val_w[1]_33 [1]),
        .I1(\calib_sel_reg[4] [0]),
        .I2(\calib_sel_reg[4] [1]),
        .I3(\po_counter_read_val_reg[8]_0 [1]),
        .O(\stg3_0_r_reg[5] [1]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \klane_stg3_left_r[2]_i_1 
       (.I0(\po_counter_read_val_w[1]_33 [2]),
        .I1(\calib_sel_reg[4] [0]),
        .I2(\calib_sel_reg[4] [1]),
        .I3(\po_counter_read_val_reg[8]_0 [2]),
        .O(\stg3_0_r_reg[5] [2]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \klane_stg3_left_r[3]_i_1 
       (.I0(\po_counter_read_val_w[1]_33 [3]),
        .I1(\calib_sel_reg[4] [0]),
        .I2(\calib_sel_reg[4] [1]),
        .I3(\po_counter_read_val_reg[8]_0 [3]),
        .O(\stg3_0_r_reg[5] [3]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \klane_stg3_left_r[4]_i_1 
       (.I0(\po_counter_read_val_w[1]_33 [4]),
        .I1(\calib_sel_reg[4] [0]),
        .I2(\calib_sel_reg[4] [1]),
        .I3(\po_counter_read_val_reg[8]_0 [4]),
        .O(\stg3_0_r_reg[5] [4]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \klane_stg3_left_r[5]_i_2 
       (.I0(\po_counter_read_val_w[1]_33 [5]),
        .I1(\calib_sel_reg[4] [0]),
        .I2(\calib_sel_reg[4] [1]),
        .I3(\po_counter_read_val_reg[8]_0 [5]),
        .O(\stg3_0_r_reg[5] [5]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'h1F1F1F10)) 
    \pc_cmd[2]_i_1 
       (.I0(\pc_command_offset_reg[4] ),
        .I1(phy_ctl_wr_reg_3),
        .I2(out[0]),
        .I3(out[1]),
        .I4(\pc_cntr_cmd_reg[4] ),
        .O(phy_ctl_wr_reg));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'hFEFEFFF0)) 
    \pc_cntr_cmd[4]_i_1 
       (.I0(\pc_command_offset_reg[4] ),
        .I1(phy_ctl_wr_reg_3),
        .I2(out[1]),
        .I3(\pc_cntr_cmd_reg[4] ),
        .I4(out[0]),
        .O(pc_cntr_cmd));
  LUT4 #(
    .INIT(16'hE0F0)) 
    \pc_command_offset[4]_i_1 
       (.I0(\pc_command_offset_reg[4] ),
        .I1(phy_ctl_wr_reg_3),
        .I2(out[0]),
        .I3(out[1]),
        .O(pc_command_offset));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \pc_data_offset[5]_i_1 
       (.I0(\pc_command_offset_reg[4] ),
        .I1(phy_ctl_wr_reg_3),
        .I2(out[1]),
        .I3(out[0]),
        .O(\pc_data_offset_reg[5] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PHASER_REF #(
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0)) 
    phaser_ref_i
       (.CLKIN(freq_refclk),
        .LOCKED(ref_dll_lock_w_1),
        .PWRDWN(1'b0),
        .RST(Q));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'hF1F1FFF0)) 
    phy_ctl_wr_i_1
       (.I0(\pc_command_offset_reg[4] ),
        .I1(phy_ctl_wr_reg_3),
        .I2(out[0]),
        .I3(\pc_cntr_cmd_reg[4] ),
        .I4(out[1]),
        .O(phy_ctl_wr_reg_0));
  FDRE \po_counter_read_val_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_20 ),
        .Q(\po_counter_read_val_w[1]_33 [0]),
        .R(1'b0));
  FDRE \po_counter_read_val_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_19 ),
        .Q(\po_counter_read_val_w[1]_33 [1]),
        .R(1'b0));
  FDRE \po_counter_read_val_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_18 ),
        .Q(\po_counter_read_val_w[1]_33 [2]),
        .R(1'b0));
  FDRE \po_counter_read_val_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_17 ),
        .Q(\po_counter_read_val_w[1]_33 [3]),
        .R(1'b0));
  FDRE \po_counter_read_val_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_16 ),
        .Q(\po_counter_read_val_w[1]_33 [4]),
        .R(1'b0));
  FDRE \po_counter_read_val_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_15 ),
        .Q(\po_counter_read_val_w[1]_33 [5]),
        .R(1'b0));
  FDRE \po_counter_read_val_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_14 ),
        .Q(\po_counter_read_val_w[1]_33 [6]),
        .R(1'b0));
  FDRE \po_counter_read_val_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_13 ),
        .Q(\po_counter_read_val_w[1]_33 [7]),
        .R(1'b0));
  FDRE \po_counter_read_val_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_12 ),
        .Q(\po_counter_read_val_w[1]_33 [8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0B08)) 
    \po_rdval_cnt[6]_i_2 
       (.I0(\po_counter_read_val_w[1]_33 [6]),
        .I1(\calib_sel_reg[4] [0]),
        .I2(\calib_sel_reg[4] [1]),
        .I3(\po_counter_read_val_reg[8]_0 [6]),
        .O(\po_rdval_cnt_reg[6] ));
  LUT4 #(
    .INIT(16'h0B08)) 
    \po_rdval_cnt[7]_i_2 
       (.I0(\po_counter_read_val_w[1]_33 [7]),
        .I1(\calib_sel_reg[4] [0]),
        .I2(\calib_sel_reg[4] [1]),
        .I3(\po_counter_read_val_reg[8]_0 [7]),
        .O(\po_rdval_cnt_reg[7] ));
  LUT4 #(
    .INIT(16'h0B08)) 
    \po_rdval_cnt[8]_i_5 
       (.I0(\po_counter_read_val_w[1]_33 [8]),
        .I1(\calib_sel_reg[4] [0]),
        .I2(\calib_sel_reg[4] [1]),
        .I3(\po_counter_read_val_reg[8]_0 [8]),
        .O(\po_rdval_cnt_reg[8] ));
  sram_migmig_7series_v2_4_qdr_rld_byte_lane__parameterized1 \qdr_rld_byte_lane_A.qdr_rld_byte_lane_A 
       (.A_po_fine_enable(A_po_fine_enable),
        .A_po_fine_inc(A_po_fine_inc),
        .A_po_sel_fine_oclk_delay_reg(A_po_sel_fine_oclk_delay_reg_n_0),
        .B_of_full(B_of_full),
        .CLK(CLK),
        .COUNTERREADVAL(A_po_counter_read_val),
        .C_of_full(C_of_full),
        .D_of_full(D_of_full),
        .E(E),
        .O(O[8:0]),
        .OUTBURSTPENDING(\PHY_CONTROL_INST.phy_control_i_n_25 ),
        .freq_refclk(freq_refclk),
        .mem_refclk(mem_refclk),
        .of_cmd_wr_en_reg(of_cmd_wr_en_reg),
        .of_data_wr_en(of_data_wr_en),
        .phy_dout(phy_dout[35:0]),
        .po_dec_done(po_dec_done),
        .po_fine_enable_w_reg_0(po_fine_enable_w_reg),
        .qdriip_k_n(qdriip_k_n),
        .qdriip_k_p(qdriip_k_p),
        .rstdiv0_sync_r1(rstdiv0_sync_r1),
        .rstdiv0_sync_r1_reg_rep__0(rstdiv0_sync_r1_reg_rep__0),
        .rstdiv0_sync_r1_reg_rep__2(rstdiv0_sync_r1_reg_rep__2),
        .rstdiv0_sync_r1_reg_rep__4(rstdiv0_sync_r1_reg_rep__4),
        .sync_pulse(sync_pulse),
        .tmp_lb_clk(tmp_lb_clk));
  sram_migmig_7series_v2_4_qdr_rld_byte_lane__parameterized2 \qdr_rld_byte_lane_B.qdr_rld_byte_lane_B 
       (.B_of_full(B_of_full),
        .B_po_fine_enable(B_po_fine_enable),
        .B_po_fine_inc(B_po_fine_inc),
        .B_po_sel_fine_oclk_delay_reg(B_po_sel_fine_oclk_delay_reg_n_0),
        .CLK(CLK),
        .COUNTERREADVAL(B_po_counter_read_val),
        .O(O[18:9]),
        .OUTBURSTPENDING(\PHY_CONTROL_INST.phy_control_i_n_24 ),
        .freq_refclk(freq_refclk),
        .mem_refclk(mem_refclk),
        .of_data_wr_en(of_data_wr_en),
        .phy_dout(phy_dout[75:36]),
        .po_dec_done(po_dec_done),
        .po_dec_done_reg(po_dec_done_reg_0),
        .po_fine_enable_w_reg_0(po_fine_enable_w_reg_1),
        .rstdiv0_sync_r1(rstdiv0_sync_r1),
        .rstdiv0_sync_r1_reg_rep__1(rstdiv0_sync_r1_reg_rep__1),
        .rstdiv0_sync_r1_reg_rep__2(rstdiv0_sync_r1_reg_rep__2),
        .rstdiv0_sync_r1_reg_rep__3(rstdiv0_sync_r1_reg_rep__3),
        .rstdiv0_sync_r1_reg_rep__4(rstdiv0_sync_r1_reg_rep__4),
        .sync_pulse(sync_pulse));
  sram_migmig_7series_v2_4_qdr_rld_byte_lane__parameterized3 \qdr_rld_byte_lane_C.qdr_rld_byte_lane_C 
       (.A_po_delay_done_5(A_po_delay_done_5),
        .B_po_delay_done_4(B_po_delay_done_4),
        .CLK(CLK),
        .COUNTERREADVAL(C_po_counter_read_val),
        .C_of_full(C_of_full),
        .C_po_fine_enable(C_po_fine_enable),
        .C_po_fine_inc(C_po_fine_inc),
        .C_po_sel_fine_oclk_delay_reg(C_po_sel_fine_oclk_delay_reg_n_0),
        .O(O[29:19]),
        .OUTBURSTPENDING(\PHY_CONTROL_INST.phy_control_i_n_23 ),
        .\byte_sel_cnt_reg[2] (\byte_sel_cnt_reg[2] ),
        .\calib_sel_reg[0] (\calib_sel_reg[0] ),
        .cq_stable_r(cq_stable_r),
        .freq_refclk(freq_refclk),
        .init_calib_complete_r_reg_rep(init_calib_complete_r_reg_rep),
        .mem_refclk(mem_refclk),
        .of_data_wr_en(of_data_wr_en),
        .phy_dout(phy_dout[119:76]),
        .\phy_init_r_reg[7] (\phy_init_r_reg[7] ),
        .po_dec_done(po_dec_done),
        .po_dec_done_reg(po_dec_done_reg),
        .po_delay_done_reg_0(po_fine_enable_w_reg_2),
        .po_delay_done_reg_1(po_fine_enable_w_reg_1),
        .po_delay_done_reg_2(po_fine_enable_w_reg),
        .po_delay_done_w(po_delay_done_w),
        .po_fine_enable_w_reg_0(po_fine_enable_w_reg_0),
        .rstdiv0_sync_r1(rstdiv0_sync_r1),
        .rstdiv0_sync_r1_reg_rep__1(rstdiv0_sync_r1_reg_rep__1),
        .rstdiv0_sync_r1_reg_rep__2(rstdiv0_sync_r1_reg_rep__2),
        .rstdiv0_sync_r1_reg_rep__3(rstdiv0_sync_r1_reg_rep__3),
        .rstdiv0_sync_r1_reg_rep__4(rstdiv0_sync_r1_reg_rep__4),
        .\sm_cntr_r_reg[0] (\sm_cntr_r_reg[0] ),
        .sync_pulse(sync_pulse),
        .wrcal_adj_rdy(wrcal_adj_rdy));
  sram_migmig_7series_v2_4_qdr_rld_byte_lane__parameterized4 \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D 
       (.CLK(CLK),
        .COUNTERREADVAL(B_po_counter_read_val),
        .D({\qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_12 ,\qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_13 ,\qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_14 ,\qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_15 ,\qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_16 ,\qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_17 ,\qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_18 ,\qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_19 ,\qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_20 }),
        .D_of_full(D_of_full),
        .D_po_fine_enable(D_po_fine_enable),
        .D_po_fine_inc(D_po_fine_inc),
        .D_po_sel_fine_oclk_delay_reg(D_po_sel_fine_oclk_delay_reg_n_0),
        .O(O[39:30]),
        .OUTBURSTPENDING(\PHY_CONTROL_INST.phy_control_i_n_22 ),
        .\calib_sel_reg[0] (\calib_sel_reg[0]_0 ),
        .\calib_sel_reg[1] (\calib_sel_reg[1] ),
        .freq_refclk(freq_refclk),
        .mem_refclk(mem_refclk),
        .of_data_wr_en(of_data_wr_en),
        .phy_dout(phy_dout[159:120]),
        .po_coarse_enable_w_reg_0(C_po_counter_read_val),
        .po_coarse_enable_w_reg_1(A_po_counter_read_val),
        .po_dec_done(po_dec_done),
        .po_dec_done_reg(po_dec_done_reg_1),
        .po_fine_enable_w_reg_0(po_fine_enable_w_reg_2),
        .rstdiv0_sync_r1(rstdiv0_sync_r1),
        .rstdiv0_sync_r1_reg_rep__1(rstdiv0_sync_r1_reg_rep__1),
        .rstdiv0_sync_r1_reg_rep__2(rstdiv0_sync_r1_reg_rep__2),
        .rstdiv0_sync_r1_reg_rep__3(rstdiv0_sync_r1_reg_rep__3),
        .rstdiv0_sync_r1_reg_rep__4(rstdiv0_sync_r1_reg_rep__4),
        .sync_pulse(sync_pulse));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_rld_phy_4lanes" *) 
module sram_migmig_7series_v2_4_qdr_rld_phy_4lanes__parameterized1
   (iserdes_clk,
    my_full_reg,
    if_empty_r_reg,
    my_full_reg_0,
    A_po_delay_done,
    B_po_delay_done,
    C_po_delay_done,
    D_po_delay_done,
    D,
    if_empty_r_reg_0,
    rst_sync_r1_reg,
    po_delay_done_w,
    rd_data_map,
    qdriip_cq_n,
    qdriip_cq_p,
    freq_refclk,
    mem_refclk,
    SR,
    sync_pulse,
    CLK,
    Q,
    rstdiv0_sync_r1,
    \calib_zero_inputs_reg[2] ,
    rdlvl_pi_stg2_f_incdec_r_reg,
    rdlvl_pi_en_stg2_f_r_reg,
    rdlvl_pi_stg2_f_incdec_r_reg_0,
    rdlvl_pi_en_stg2_f_r_reg_0,
    rdlvl_pi_stg2_f_incdec_r_reg_1,
    rdlvl_pi_en_stg2_f_r_reg_1,
    rdlvl_pi_stg2_f_incdec_r_reg_2,
    rdlvl_pi_en_stg2_f_r_reg_2,
    drive_on_calib_in_common_2,
    B_calib_in_common_reg,
    \calib_sel_reg[4] ,
    rstdiv0_sync_r1_reg_rep__4,
    if_empty_2r,
    ref_dll_lock_w_0,
    ref_dll_lock_w_1,
    iodelay_ctrl_rdy,
    \sm_r_reg[0] ,
    sys_rst,
    po_dec_done,
    pi_edge_adv_2r,
    \calib_sel_reg[0] ,
    \calib_sel_reg[1] ,
    skewd_iserdes_clkb,
    I,
    idelay_ld,
    \dlyval_dq_r_reg[179] ,
    skewd_iserdes_clkb_3,
    skewd_iserdes_clkb_4,
    skewd_iserdes_clkb_5,
    SS,
    po_dec_done_reg,
    po_dec_done_reg_0,
    po_dec_done_reg_1,
    rstdiv0_sync_r1_reg_rep__0,
    po_dec_done_reg_2);
  output iserdes_clk;
  output my_full_reg;
  output if_empty_r_reg;
  output my_full_reg_0;
  output A_po_delay_done;
  output B_po_delay_done;
  output C_po_delay_done;
  output D_po_delay_done;
  output [5:0]D;
  output if_empty_r_reg_0;
  output rst_sync_r1_reg;
  output [0:0]po_delay_done_w;
  output [143:0]rd_data_map;
  input [0:0]qdriip_cq_n;
  input [0:0]qdriip_cq_p;
  input freq_refclk;
  input mem_refclk;
  input [0:0]SR;
  input sync_pulse;
  input CLK;
  input [0:0]Q;
  input rstdiv0_sync_r1;
  input [0:0]\calib_zero_inputs_reg[2] ;
  input rdlvl_pi_stg2_f_incdec_r_reg;
  input rdlvl_pi_en_stg2_f_r_reg;
  input rdlvl_pi_stg2_f_incdec_r_reg_0;
  input rdlvl_pi_en_stg2_f_r_reg_0;
  input rdlvl_pi_stg2_f_incdec_r_reg_1;
  input rdlvl_pi_en_stg2_f_r_reg_1;
  input rdlvl_pi_stg2_f_incdec_r_reg_2;
  input rdlvl_pi_en_stg2_f_r_reg_2;
  input drive_on_calib_in_common_2;
  input B_calib_in_common_reg;
  input [1:0]\calib_sel_reg[4] ;
  input rstdiv0_sync_r1_reg_rep__4;
  input if_empty_2r;
  input ref_dll_lock_w_0;
  input ref_dll_lock_w_1;
  input [0:0]iodelay_ctrl_rdy;
  input \sm_r_reg[0] ;
  input sys_rst;
  input po_dec_done;
  input pi_edge_adv_2r;
  input \calib_sel_reg[0] ;
  input \calib_sel_reg[1] ;
  input skewd_iserdes_clkb;
  input [35:0]I;
  input idelay_ld;
  input [19:0]\dlyval_dq_r_reg[179] ;
  input skewd_iserdes_clkb_3;
  input skewd_iserdes_clkb_4;
  input skewd_iserdes_clkb_5;
  input [0:0]SS;
  input [0:0]po_dec_done_reg;
  input [0:0]po_dec_done_reg_0;
  input [0:0]po_dec_done_reg_1;
  input rstdiv0_sync_r1_reg_rep__0;
  input [0:0]po_dec_done_reg_2;

  wire A_pi_counter_read_en_i_1_n_0;
  wire A_pi_counter_read_en_reg_n_0;
  wire [5:0]A_pi_counter_read_val;
  wire A_pi_edge_adv;
  wire A_pi_edge_adv_i_1_n_0;
  wire A_pi_edge_adv_i_2_n_0;
  wire A_pi_fine_enable_reg_n_0;
  wire A_pi_fine_inc_reg_n_0;
  wire A_po_delay_done;
  wire B_calib_in_common_reg;
  wire B_pi_counter_read_en_i_1_n_0;
  wire B_pi_counter_read_en_reg_n_0;
  wire [5:0]B_pi_counter_read_val;
  wire B_pi_edge_adv;
  wire B_pi_edge_adv_i_1_n_0;
  wire B_pi_fine_enable_reg_n_0;
  wire B_pi_fine_inc_reg_n_0;
  wire B_po_delay_done;
  wire CLK;
  wire C_pi_counter_read_en_i_1_n_0;
  wire C_pi_counter_read_en_reg_n_0;
  wire [5:0]C_pi_counter_read_val;
  wire C_pi_edge_adv;
  wire C_pi_edge_adv_i_1_n_0;
  wire C_pi_fine_enable_reg_n_0;
  wire C_pi_fine_inc_reg_n_0;
  wire C_po_delay_done;
  wire [5:0]D;
  wire D_pi_counter_read_en_i_1_n_0;
  wire D_pi_counter_read_en_reg_n_0;
  wire D_pi_edge_adv;
  wire D_pi_edge_adv_i_1_n_0;
  wire D_pi_fine_enable_reg_n_0;
  wire D_pi_fine_inc_reg_n_0;
  wire D_po_delay_done;
  wire [35:0]I;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire \calib_sel_reg[0] ;
  wire \calib_sel_reg[1] ;
  wire [1:0]\calib_sel_reg[4] ;
  wire [0:0]\calib_zero_inputs_reg[2] ;
  wire [0:0]cq_buf_clk;
  wire [0:0]cqn_buf_clk;
  wire [19:0]\dlyval_dq_r_reg[179] ;
  wire drive_on_calib_in_common_2;
  wire freq_refclk;
  wire \gen_ibuf_cq.bufmr_cq_n_0 ;
  wire \gen_ibuf_cq.bufmr_cqn_n_0 ;
  wire idelay_ld;
  wire if_empty_2r;
  wire if_empty_r_reg;
  wire if_empty_r_reg_0;
  wire [0:0]iodelay_ctrl_rdy;
  wire iserdes_clk;
  wire mem_refclk;
  wire my_full_reg;
  wire my_full_reg_0;
  wire [5:0]\pi_counter_read_val_w[2]_0 ;
  wire pi_edge_adv_2r;
  wire po_dec_done;
  wire [0:0]po_dec_done_reg;
  wire [0:0]po_dec_done_reg_0;
  wire [0:0]po_dec_done_reg_1;
  wire [0:0]po_dec_done_reg_2;
  wire [0:0]po_delay_done_w;
  wire \qdr_rld_byte_lane_A.qdr_rld_byte_lane_A_n_8 ;
  wire \qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_7 ;
  wire \qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_9 ;
  wire \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_1 ;
  wire \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_3 ;
  wire \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_40 ;
  wire \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_41 ;
  wire \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_42 ;
  wire \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_43 ;
  wire \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_44 ;
  wire \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_45 ;
  wire [0:0]qdriip_cq_n;
  wire [0:0]qdriip_cq_p;
  wire [143:0]rd_data_map;
  wire rdlvl_pi_en_stg2_f_r_reg;
  wire rdlvl_pi_en_stg2_f_r_reg_0;
  wire rdlvl_pi_en_stg2_f_r_reg_1;
  wire rdlvl_pi_en_stg2_f_r_reg_2;
  wire rdlvl_pi_stg2_f_incdec_r_reg;
  wire rdlvl_pi_stg2_f_incdec_r_reg_0;
  wire rdlvl_pi_stg2_f_incdec_r_reg_1;
  wire rdlvl_pi_stg2_f_incdec_r_reg_2;
  wire ref_dll_lock_w_0;
  wire ref_dll_lock_w_1;
  wire ref_dll_lock_w_2;
  wire rst_sync_r1_reg;
  wire rstdiv0_sync_r1;
  wire rstdiv0_sync_r1_reg_rep__0;
  wire rstdiv0_sync_r1_reg_rep__4;
  wire skewd_iserdes_clkb;
  wire skewd_iserdes_clkb_3;
  wire skewd_iserdes_clkb_4;
  wire skewd_iserdes_clkb_5;
  wire \sm_r_reg[0] ;
  wire sync_pulse;
  wire sys_rst;

  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    A_pi_counter_read_en_i_1
       (.I0(B_calib_in_common_reg),
        .I1(\calib_sel_reg[1] ),
        .I2(\calib_sel_reg[0] ),
        .O(A_pi_counter_read_en_i_1_n_0));
  FDRE A_pi_counter_read_en_reg
       (.C(CLK),
        .CE(A_pi_edge_adv_i_1_n_0),
        .D(A_pi_counter_read_en_i_1_n_0),
        .Q(A_pi_counter_read_en_reg_n_0),
        .R(\calib_zero_inputs_reg[2] ));
  LUT2 #(
    .INIT(4'hB)) 
    A_pi_edge_adv_i_1
       (.I0(drive_on_calib_in_common_2),
        .I1(B_calib_in_common_reg),
        .O(A_pi_edge_adv_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'hAA02)) 
    A_pi_edge_adv_i_2
       (.I0(pi_edge_adv_2r),
        .I1(\calib_sel_reg[0] ),
        .I2(\calib_sel_reg[1] ),
        .I3(B_calib_in_common_reg),
        .O(A_pi_edge_adv_i_2_n_0));
  FDRE A_pi_edge_adv_reg
       (.C(CLK),
        .CE(A_pi_edge_adv_i_1_n_0),
        .D(A_pi_edge_adv_i_2_n_0),
        .Q(A_pi_edge_adv),
        .R(\calib_zero_inputs_reg[2] ));
  FDRE A_pi_fine_enable_reg
       (.C(CLK),
        .CE(A_pi_edge_adv_i_1_n_0),
        .D(rdlvl_pi_en_stg2_f_r_reg),
        .Q(A_pi_fine_enable_reg_n_0),
        .R(\calib_zero_inputs_reg[2] ));
  FDRE A_pi_fine_inc_reg
       (.C(CLK),
        .CE(A_pi_edge_adv_i_1_n_0),
        .D(rdlvl_pi_stg2_f_incdec_r_reg),
        .Q(A_pi_fine_inc_reg_n_0),
        .R(\calib_zero_inputs_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    B_pi_counter_read_en_i_1
       (.I0(B_calib_in_common_reg),
        .I1(\calib_sel_reg[1] ),
        .I2(\calib_sel_reg[0] ),
        .O(B_pi_counter_read_en_i_1_n_0));
  FDRE B_pi_counter_read_en_reg
       (.C(CLK),
        .CE(A_pi_edge_adv_i_1_n_0),
        .D(B_pi_counter_read_en_i_1_n_0),
        .Q(B_pi_counter_read_en_reg_n_0),
        .R(\calib_zero_inputs_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    B_pi_edge_adv_i_1
       (.I0(pi_edge_adv_2r),
        .I1(\calib_sel_reg[0] ),
        .I2(\calib_sel_reg[1] ),
        .I3(B_calib_in_common_reg),
        .O(B_pi_edge_adv_i_1_n_0));
  FDRE B_pi_edge_adv_reg
       (.C(CLK),
        .CE(A_pi_edge_adv_i_1_n_0),
        .D(B_pi_edge_adv_i_1_n_0),
        .Q(B_pi_edge_adv),
        .R(\calib_zero_inputs_reg[2] ));
  FDRE B_pi_fine_enable_reg
       (.C(CLK),
        .CE(A_pi_edge_adv_i_1_n_0),
        .D(rdlvl_pi_en_stg2_f_r_reg_0),
        .Q(B_pi_fine_enable_reg_n_0),
        .R(\calib_zero_inputs_reg[2] ));
  FDRE B_pi_fine_inc_reg
       (.C(CLK),
        .CE(A_pi_edge_adv_i_1_n_0),
        .D(rdlvl_pi_stg2_f_incdec_r_reg_0),
        .Q(B_pi_fine_inc_reg_n_0),
        .R(\calib_zero_inputs_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    C_pi_counter_read_en_i_1
       (.I0(B_calib_in_common_reg),
        .I1(\calib_sel_reg[0] ),
        .I2(\calib_sel_reg[1] ),
        .O(C_pi_counter_read_en_i_1_n_0));
  FDRE C_pi_counter_read_en_reg
       (.C(CLK),
        .CE(A_pi_edge_adv_i_1_n_0),
        .D(C_pi_counter_read_en_i_1_n_0),
        .Q(C_pi_counter_read_en_reg_n_0),
        .R(\calib_zero_inputs_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    C_pi_edge_adv_i_1
       (.I0(pi_edge_adv_2r),
        .I1(\calib_sel_reg[1] ),
        .I2(\calib_sel_reg[0] ),
        .I3(B_calib_in_common_reg),
        .O(C_pi_edge_adv_i_1_n_0));
  FDRE C_pi_edge_adv_reg
       (.C(CLK),
        .CE(A_pi_edge_adv_i_1_n_0),
        .D(C_pi_edge_adv_i_1_n_0),
        .Q(C_pi_edge_adv),
        .R(\calib_zero_inputs_reg[2] ));
  FDRE C_pi_fine_enable_reg
       (.C(CLK),
        .CE(A_pi_edge_adv_i_1_n_0),
        .D(rdlvl_pi_en_stg2_f_r_reg_1),
        .Q(C_pi_fine_enable_reg_n_0),
        .R(\calib_zero_inputs_reg[2] ));
  FDRE C_pi_fine_inc_reg
       (.C(CLK),
        .CE(A_pi_edge_adv_i_1_n_0),
        .D(rdlvl_pi_stg2_f_incdec_r_reg_1),
        .Q(C_pi_fine_inc_reg_n_0),
        .R(\calib_zero_inputs_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    D_pi_counter_read_en_i_1
       (.I0(B_calib_in_common_reg),
        .I1(\calib_sel_reg[1] ),
        .I2(\calib_sel_reg[0] ),
        .O(D_pi_counter_read_en_i_1_n_0));
  FDRE D_pi_counter_read_en_reg
       (.C(CLK),
        .CE(A_pi_edge_adv_i_1_n_0),
        .D(D_pi_counter_read_en_i_1_n_0),
        .Q(D_pi_counter_read_en_reg_n_0),
        .R(\calib_zero_inputs_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'hAA80)) 
    D_pi_edge_adv_i_1
       (.I0(pi_edge_adv_2r),
        .I1(\calib_sel_reg[0] ),
        .I2(\calib_sel_reg[1] ),
        .I3(B_calib_in_common_reg),
        .O(D_pi_edge_adv_i_1_n_0));
  FDRE D_pi_edge_adv_reg
       (.C(CLK),
        .CE(A_pi_edge_adv_i_1_n_0),
        .D(D_pi_edge_adv_i_1_n_0),
        .Q(D_pi_edge_adv),
        .R(\calib_zero_inputs_reg[2] ));
  FDRE D_pi_fine_enable_reg
       (.C(CLK),
        .CE(A_pi_edge_adv_i_1_n_0),
        .D(rdlvl_pi_en_stg2_f_r_reg_2),
        .Q(D_pi_fine_enable_reg_n_0),
        .R(\calib_zero_inputs_reg[2] ));
  FDRE D_pi_fine_inc_reg
       (.C(CLK),
        .CE(A_pi_edge_adv_i_1_n_0),
        .D(rdlvl_pi_stg2_f_incdec_r_reg_2),
        .Q(D_pi_fine_inc_reg_n_0),
        .R(\calib_zero_inputs_reg[2] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_ibuf_cq.buf_cq 
       (.I(qdriip_cq_n),
        .O(cq_buf_clk));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_ibuf_cq.buf_cqn 
       (.I(qdriip_cq_p),
        .O(cqn_buf_clk));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFMR \gen_ibuf_cq.bufmr_cq 
       (.I(cq_buf_clk),
        .O(\gen_ibuf_cq.bufmr_cq_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFMR \gen_ibuf_cq.bufmr_cqn 
       (.I(cqn_buf_clk),
        .O(\gen_ibuf_cq.bufmr_cqn_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PHASER_REF #(
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0)) 
    phaser_ref_i
       (.CLKIN(freq_refclk),
        .LOCKED(ref_dll_lock_w_2),
        .PWRDWN(1'b0),
        .RST(Q));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \pi_counter_read_val_r[0]_i_1 
       (.I0(\pi_counter_read_val_w[2]_0 [0]),
        .I1(\calib_sel_reg[4] [1]),
        .I2(\calib_sel_reg[4] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \pi_counter_read_val_r[1]_i_1 
       (.I0(\pi_counter_read_val_w[2]_0 [1]),
        .I1(\calib_sel_reg[4] [1]),
        .I2(\calib_sel_reg[4] [0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \pi_counter_read_val_r[2]_i_1 
       (.I0(\pi_counter_read_val_w[2]_0 [2]),
        .I1(\calib_sel_reg[4] [1]),
        .I2(\calib_sel_reg[4] [0]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \pi_counter_read_val_r[3]_i_1 
       (.I0(\pi_counter_read_val_w[2]_0 [3]),
        .I1(\calib_sel_reg[4] [1]),
        .I2(\calib_sel_reg[4] [0]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \pi_counter_read_val_r[4]_i_1 
       (.I0(\pi_counter_read_val_w[2]_0 [4]),
        .I1(\calib_sel_reg[4] [1]),
        .I2(\calib_sel_reg[4] [0]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \pi_counter_read_val_r[5]_i_1 
       (.I0(\pi_counter_read_val_w[2]_0 [5]),
        .I1(\calib_sel_reg[4] [1]),
        .I2(\calib_sel_reg[4] [0]),
        .O(D[5]));
  FDRE \pi_counter_read_val_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_45 ),
        .Q(\pi_counter_read_val_w[2]_0 [0]),
        .R(1'b0));
  FDRE \pi_counter_read_val_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_44 ),
        .Q(\pi_counter_read_val_w[2]_0 [1]),
        .R(1'b0));
  FDRE \pi_counter_read_val_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_43 ),
        .Q(\pi_counter_read_val_w[2]_0 [2]),
        .R(1'b0));
  FDRE \pi_counter_read_val_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_42 ),
        .Q(\pi_counter_read_val_w[2]_0 [3]),
        .R(1'b0));
  FDRE \pi_counter_read_val_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_41 ),
        .Q(\pi_counter_read_val_w[2]_0 [4]),
        .R(1'b0));
  FDRE \pi_counter_read_val_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_40 ),
        .Q(\pi_counter_read_val_w[2]_0 [5]),
        .R(1'b0));
  sram_migmig_7series_v2_4_qdr_rld_byte_lane__parameterized5 \qdr_rld_byte_lane_A.qdr_rld_byte_lane_A 
       (.A_pi_counter_read_en_reg(A_pi_counter_read_en_reg_n_0),
        .A_pi_edge_adv(A_pi_edge_adv),
        .A_pi_fine_enable_reg(A_pi_fine_enable_reg_n_0),
        .A_pi_fine_inc_reg(A_pi_fine_inc_reg_n_0),
        .A_po_delay_done(A_po_delay_done),
        .CLK(CLK),
        .COUNTERREADVAL(A_pi_counter_read_val),
        .D_pi_counter_read_en_reg(\qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_1 ),
        .I(I[8:0]),
        .SR(SR),
        .SS(SS),
        .\dlyval_dq_r_reg[179] (\dlyval_dq_r_reg[179] [19:15]),
        .freq_refclk(freq_refclk),
        .idelay_ld(idelay_ld),
        .if_empty_2r(if_empty_2r),
        .if_empty_r_reg(\qdr_rld_byte_lane_A.qdr_rld_byte_lane_A_n_8 ),
        .mem_refclk(mem_refclk),
        .my_empty_reg(\qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_3 ),
        .po_dec_done(po_dec_done),
        .po_dec_done_reg(po_dec_done_reg),
        .\qdriip_cq_n[0] (\gen_ibuf_cq.bufmr_cq_n_0 ),
        .rd_data_map({rd_data_map[143:135],rd_data_map[107:99],rd_data_map[71:63],rd_data_map[35:27]}),
        .rstdiv0_sync_r1(rstdiv0_sync_r1),
        .skewd_iserdes_clkb(skewd_iserdes_clkb),
        .sync_pulse(sync_pulse),
        .\wr_ptr_reg[1] (iserdes_clk));
  sram_migmig_7series_v2_4_qdr_rld_byte_lane__parameterized6 \qdr_rld_byte_lane_B.qdr_rld_byte_lane_B 
       (.B_pi_counter_read_en_reg(B_pi_counter_read_en_reg_n_0),
        .B_pi_edge_adv(B_pi_edge_adv),
        .B_pi_fine_enable_reg(B_pi_fine_enable_reg_n_0),
        .B_pi_fine_inc_reg(B_pi_fine_inc_reg_n_0),
        .B_po_delay_done(B_po_delay_done),
        .CLK(CLK),
        .COUNTERREADVAL(B_pi_counter_read_val),
        .I(I[17:9]),
        .SR(SR),
        .SS(SS),
        .\dlyval_dq_r_reg[134] (\dlyval_dq_r_reg[179] [14:10]),
        .freq_refclk(freq_refclk),
        .idelay_ld(idelay_ld),
        .if_empty_2r(if_empty_2r),
        .mem_refclk(mem_refclk),
        .my_full_reg(my_full_reg),
        .my_full_reg_0(\qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_7 ),
        .my_full_reg_1(\qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_9 ),
        .po_dec_done(po_dec_done),
        .po_dec_done_reg(po_dec_done_reg_0),
        .\qdriip_cq_n[0] (\gen_ibuf_cq.bufmr_cq_n_0 ),
        .rd_data_map({rd_data_map[134:126],rd_data_map[98:90],rd_data_map[62:54],rd_data_map[26:18]}),
        .rstdiv0_sync_r1(rstdiv0_sync_r1),
        .skewd_iserdes_clkb_3(skewd_iserdes_clkb_3),
        .sync_pulse(sync_pulse));
  sram_migmig_7series_v2_4_qdr_rld_byte_lane__parameterized7 \qdr_rld_byte_lane_C.qdr_rld_byte_lane_C 
       (.A_po_delay_done(A_po_delay_done),
        .B_pi_counter_read_en_reg(\qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_7 ),
        .B_po_delay_done(B_po_delay_done),
        .CLK(CLK),
        .COUNTERREADVAL(C_pi_counter_read_val),
        .C_pi_counter_read_en_reg(C_pi_counter_read_en_reg_n_0),
        .C_pi_edge_adv(C_pi_edge_adv),
        .C_pi_fine_enable_reg(C_pi_fine_enable_reg_n_0),
        .C_pi_fine_inc_reg(C_pi_fine_inc_reg_n_0),
        .C_po_delay_done(C_po_delay_done),
        .D_po_delay_done(D_po_delay_done),
        .I(I[26:18]),
        .SR(SR),
        .SS(SS),
        .\dlyval_dq_r_reg[89] (\dlyval_dq_r_reg[179] [9:5]),
        .freq_refclk(freq_refclk),
        .idelay_ld(idelay_ld),
        .if_empty_2r(if_empty_2r),
        .if_empty_r_reg(if_empty_r_reg),
        .if_empty_r_reg_0(if_empty_r_reg_0),
        .mem_refclk(mem_refclk),
        .my_empty_reg(\qdr_rld_byte_lane_B.qdr_rld_byte_lane_B_n_9 ),
        .my_empty_reg_0(\qdr_rld_byte_lane_A.qdr_rld_byte_lane_A_n_8 ),
        .po_dec_done(po_dec_done),
        .po_dec_done_reg(po_dec_done_reg_1),
        .po_delay_done_w(po_delay_done_w),
        .\qdriip_cq_n[0] (\gen_ibuf_cq.bufmr_cq_n_0 ),
        .rd_data_map({rd_data_map[125:117],rd_data_map[89:81],rd_data_map[53:45],rd_data_map[17:9]}),
        .rstdiv0_sync_r1(rstdiv0_sync_r1),
        .rstdiv0_sync_r1_reg_rep__4(rstdiv0_sync_r1_reg_rep__4),
        .skewd_iserdes_clkb_4(skewd_iserdes_clkb_4),
        .sync_pulse(sync_pulse));
  sram_migmig_7series_v2_4_qdr_rld_byte_lane__parameterized8 \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D 
       (.A_pi_counter_read_en_reg(A_pi_counter_read_val),
        .CLK(CLK),
        .COUNTERREADVAL(B_pi_counter_read_val),
        .C_pi_counter_read_en_reg(C_pi_counter_read_val),
        .D({\qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_40 ,\qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_41 ,\qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_42 ,\qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_43 ,\qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_44 ,\qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_45 }),
        .D_pi_counter_read_en_reg(D_pi_counter_read_en_reg_n_0),
        .D_pi_edge_adv(D_pi_edge_adv),
        .D_pi_fine_enable_reg(D_pi_fine_enable_reg_n_0),
        .D_pi_fine_inc_reg(D_pi_fine_inc_reg_n_0),
        .D_po_delay_done(D_po_delay_done),
        .I(I[35:27]),
        .SR(SR),
        .SS(SS),
        .\calib_sel_reg[0] (\calib_sel_reg[0] ),
        .\calib_sel_reg[1] (\calib_sel_reg[1] ),
        .\dlyval_dq_r_reg[44] (\dlyval_dq_r_reg[179] [4:0]),
        .freq_refclk(freq_refclk),
        .idelay_ld(idelay_ld),
        .if_empty_2r(if_empty_2r),
        .mem_refclk(mem_refclk),
        .my_full_reg(my_full_reg_0),
        .my_full_reg_0(\qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_1 ),
        .my_full_reg_1(\qdr_rld_byte_lane_D.qdr_rld_byte_lane_D_n_3 ),
        .po_dec_done(po_dec_done),
        .po_dec_done_reg(po_dec_done_reg_2),
        .\qdriip_cq_n[0] (\gen_ibuf_cq.bufmr_cq_n_0 ),
        .rd_data_map({rd_data_map[116:108],rd_data_map[80:72],rd_data_map[44:36],rd_data_map[8:0]}),
        .rstdiv0_sync_r1(rstdiv0_sync_r1),
        .rstdiv0_sync_r1_reg_rep__0(rstdiv0_sync_r1_reg_rep__0),
        .skewd_iserdes_clkb_5(skewd_iserdes_clkb_5),
        .sync_pulse(sync_pulse));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \rstdiv0_sync_r[11]_i_1 
       (.I0(ref_dll_lock_w_2),
        .I1(ref_dll_lock_w_0),
        .I2(ref_dll_lock_w_1),
        .I3(iodelay_ctrl_rdy),
        .I4(\sm_r_reg[0] ),
        .I5(sys_rst),
        .O(rst_sync_r1_reg));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_rld_phy_cmplx_rdcal" *) 
module sram_migmig_7series_v2_4_qdr_rld_phy_cmplx_rdcal
   (cmplx_pause,
    Q,
    \seg_num_r_reg[4] ,
    victim_rot_done_r_reg,
    cmplx_rd_data_valid_r_reg,
    cmplx_rd_data_valid_r_reg_0,
    cmplx_rd_data_valid_r_reg_1,
    cmplx_rd_data_valid_r_reg_2,
    E,
    rd_data_comp_ns,
    \rd_data_comp_r_reg[1] ,
    \init_wr_data1_r_reg[71] ,
    \init_wr_data0_r_reg[28] ,
    \init_wr_data0_r_reg[30] ,
    \init_wr_data0_r_reg[32] ,
    \init_wr_data0_r_reg[34] ,
    \init_wr_data0_r_reg[64] ,
    \init_wr_data0_r_reg[66] ,
    \init_wr_data0_r_reg[68] ,
    \init_wr_data0_r_reg[70] ,
    CLK,
    cmplx_wr_done,
    pause_r_reg,
    cmplx_seq_rst,
    cq_stable_r_reg,
    \phy_init_r_reg[0] ,
    A,
    \valid_latency_reg[1] ,
    \valid_latency_reg[3] ,
    \valid_latency_reg[4] ,
    \valid_latency_reg[3]_0 ,
    \valid_latency_reg[2] ,
    D,
    victim_rot_done_r_reg_0,
    \rd_data_lane_r_reg[26] ,
    \rd_data_lane_r_reg[35] ,
    \rd_data_lane_r_reg[34] ,
    \rd_data_lane_r_reg[33] ,
    \rd_data_lane_r_reg[32] ,
    \rd_data_lane_r_reg[31] ,
    \rd_data_lane_r_reg[30] ,
    \rd_data_lane_r_reg[29] ,
    \rd_data_lane_r_reg[28] ,
    \rd_data_lane_r_reg[27] ,
    \phy_init_r_reg[10] ,
    addr,
    SR);
  output cmplx_pause;
  output [8:0]Q;
  output \seg_num_r_reg[4] ;
  output victim_rot_done_r_reg;
  output cmplx_rd_data_valid_r_reg;
  output cmplx_rd_data_valid_r_reg_0;
  output cmplx_rd_data_valid_r_reg_1;
  output cmplx_rd_data_valid_r_reg_2;
  output [0:0]E;
  output [1:0]rd_data_comp_ns;
  output [1:0]\rd_data_comp_r_reg[1] ;
  output [27:0]\init_wr_data1_r_reg[71] ;
  output \init_wr_data0_r_reg[28] ;
  output \init_wr_data0_r_reg[30] ;
  output \init_wr_data0_r_reg[32] ;
  output \init_wr_data0_r_reg[34] ;
  output \init_wr_data0_r_reg[64] ;
  output \init_wr_data0_r_reg[66] ;
  output \init_wr_data0_r_reg[68] ;
  output \init_wr_data0_r_reg[70] ;
  input CLK;
  input cmplx_wr_done;
  input pause_r_reg;
  input cmplx_seq_rst;
  input cq_stable_r_reg;
  input \phy_init_r_reg[0] ;
  input [4:0]A;
  input [0:0]\valid_latency_reg[1] ;
  input \valid_latency_reg[3] ;
  input \valid_latency_reg[4] ;
  input \valid_latency_reg[3]_0 ;
  input \valid_latency_reg[2] ;
  input [3:0]D;
  input victim_rot_done_r_reg_0;
  input [26:0]\rd_data_lane_r_reg[26] ;
  input \rd_data_lane_r_reg[35] ;
  input \rd_data_lane_r_reg[34] ;
  input \rd_data_lane_r_reg[33] ;
  input \rd_data_lane_r_reg[32] ;
  input \rd_data_lane_r_reg[31] ;
  input \rd_data_lane_r_reg[30] ;
  input \rd_data_lane_r_reg[29] ;
  input \rd_data_lane_r_reg[28] ;
  input \rd_data_lane_r_reg[27] ;
  input \phy_init_r_reg[10] ;
  input [0:0]addr;
  input [0:0]SR;

  wire [4:0]A;
  wire CLK;
  wire [3:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire [0:0]SR;
  wire [0:0]addr;
  wire cmplx_pause;
  wire cmplx_rd_data_valid_r_reg;
  wire cmplx_rd_data_valid_r_reg_0;
  wire cmplx_rd_data_valid_r_reg_1;
  wire cmplx_rd_data_valid_r_reg_2;
  wire cmplx_seq_rst;
  wire cmplx_wr_done;
  wire cq_stable_r_reg;
  wire \init_wr_data0_r_reg[28] ;
  wire \init_wr_data0_r_reg[30] ;
  wire \init_wr_data0_r_reg[32] ;
  wire \init_wr_data0_r_reg[34] ;
  wire \init_wr_data0_r_reg[64] ;
  wire \init_wr_data0_r_reg[66] ;
  wire \init_wr_data0_r_reg[68] ;
  wire \init_wr_data0_r_reg[70] ;
  wire [27:0]\init_wr_data1_r_reg[71] ;
  wire pause_r_reg;
  wire \phy_init_r_reg[0] ;
  wire \phy_init_r_reg[10] ;
  wire [1:0]rd_data_comp_ns;
  wire [1:0]\rd_data_comp_r_reg[1] ;
  wire [26:0]\rd_data_lane_r_reg[26] ;
  wire \rd_data_lane_r_reg[27] ;
  wire \rd_data_lane_r_reg[28] ;
  wire \rd_data_lane_r_reg[29] ;
  wire \rd_data_lane_r_reg[30] ;
  wire \rd_data_lane_r_reg[31] ;
  wire \rd_data_lane_r_reg[32] ;
  wire \rd_data_lane_r_reg[33] ;
  wire \rd_data_lane_r_reg[34] ;
  wire \rd_data_lane_r_reg[35] ;
  wire \seg_num_r_reg[4] ;
  wire [0:0]\valid_latency_reg[1] ;
  wire \valid_latency_reg[2] ;
  wire \valid_latency_reg[3] ;
  wire \valid_latency_reg[3]_0 ;
  wire \valid_latency_reg[4] ;
  wire victim_rot_done_r_reg;
  wire victim_rot_done_r_reg_0;

  sram_migmig_7series_v2_4_qdr_rld_phy_cmplx_rdcal_cntlr u_cmplx_rdcal_cntlr
       (.A(A),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .addr(addr),
        .cmplx_rd_data_valid_r_reg(cmplx_rd_data_valid_r_reg),
        .cmplx_rd_data_valid_r_reg_0(cmplx_rd_data_valid_r_reg_0),
        .cmplx_rd_data_valid_r_reg_1(cmplx_rd_data_valid_r_reg_1),
        .cmplx_rd_data_valid_r_reg_2(cmplx_rd_data_valid_r_reg_2),
        .cmplx_wr_done(cmplx_wr_done),
        .\init_wr_data0_r_reg[28] (\init_wr_data0_r_reg[28] ),
        .\init_wr_data0_r_reg[30] (\init_wr_data0_r_reg[30] ),
        .\init_wr_data0_r_reg[32] (\init_wr_data0_r_reg[32] ),
        .\init_wr_data0_r_reg[34] (\init_wr_data0_r_reg[34] ),
        .\init_wr_data0_r_reg[64] (\init_wr_data0_r_reg[64] ),
        .\init_wr_data0_r_reg[66] (\init_wr_data0_r_reg[66] ),
        .\init_wr_data0_r_reg[68] (\init_wr_data0_r_reg[68] ),
        .\init_wr_data0_r_reg[70] (\init_wr_data0_r_reg[70] ),
        .\init_wr_data1_r_reg[71] (\init_wr_data1_r_reg[71] ),
        .pause_r_reg(pause_r_reg),
        .\phy_init_r_reg[10] (\phy_init_r_reg[10] ),
        .rd_data_comp_ns(rd_data_comp_ns),
        .\rd_data_comp_r_reg[1] (\rd_data_comp_r_reg[1] ),
        .\rd_data_lane_r_reg[26] (\rd_data_lane_r_reg[26] ),
        .\rd_data_lane_r_reg[27] (\rd_data_lane_r_reg[27] ),
        .\rd_data_lane_r_reg[28] (\rd_data_lane_r_reg[28] ),
        .\rd_data_lane_r_reg[29] (\rd_data_lane_r_reg[29] ),
        .\rd_data_lane_r_reg[30] (\rd_data_lane_r_reg[30] ),
        .\rd_data_lane_r_reg[31] (\rd_data_lane_r_reg[31] ),
        .\rd_data_lane_r_reg[32] (\rd_data_lane_r_reg[32] ),
        .\rd_data_lane_r_reg[33] (\rd_data_lane_r_reg[33] ),
        .\rd_data_lane_r_reg[34] (\rd_data_lane_r_reg[34] ),
        .\rd_data_lane_r_reg[35] (\rd_data_lane_r_reg[35] ),
        .\valid_latency_reg[1] (\valid_latency_reg[1] ),
        .\valid_latency_reg[2] (\valid_latency_reg[2] ),
        .\valid_latency_reg[3] (\valid_latency_reg[3] ),
        .\valid_latency_reg[3]_0 (\valid_latency_reg[3]_0 ),
        .\valid_latency_reg[4] (\valid_latency_reg[4] ));
  sram_migmig_7series_v2_4_qdr_rld_phy_cmplx_rdcal_seq u_cmplx_rdcal_seq
       (.CLK(CLK),
        .E(\seg_num_r_reg[4] ),
        .Q(Q),
        .SR(SR),
        .cmplx_seq_rst(cmplx_seq_rst),
        .cmplx_wr_done(cmplx_wr_done),
        .cq_stable_r_reg(cq_stable_r_reg),
        .\phy_init_r_reg[0] (\phy_init_r_reg[0] ),
        .\seq_addr_r_reg[0]_0 (cmplx_pause),
        .\victim_bit_r_reg[3] (E),
        .victim_rot_done_r_reg(victim_rot_done_r_reg),
        .victim_rot_done_r_reg_0(victim_rot_done_r_reg_0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_rld_phy_cmplx_rdcal_cntlr" *) 
module sram_migmig_7series_v2_4_qdr_rld_phy_cmplx_rdcal_cntlr
   (cmplx_rd_data_valid_r_reg,
    cmplx_rd_data_valid_r_reg_0,
    cmplx_rd_data_valid_r_reg_1,
    cmplx_rd_data_valid_r_reg_2,
    rd_data_comp_ns,
    \rd_data_comp_r_reg[1] ,
    \init_wr_data1_r_reg[71] ,
    \init_wr_data0_r_reg[28] ,
    \init_wr_data0_r_reg[30] ,
    \init_wr_data0_r_reg[32] ,
    \init_wr_data0_r_reg[34] ,
    \init_wr_data0_r_reg[64] ,
    \init_wr_data0_r_reg[66] ,
    \init_wr_data0_r_reg[68] ,
    \init_wr_data0_r_reg[70] ,
    cmplx_wr_done,
    CLK,
    pause_r_reg,
    A,
    \valid_latency_reg[1] ,
    \valid_latency_reg[3] ,
    \valid_latency_reg[4] ,
    \valid_latency_reg[3]_0 ,
    \valid_latency_reg[2] ,
    D,
    Q,
    \rd_data_lane_r_reg[26] ,
    \rd_data_lane_r_reg[35] ,
    \rd_data_lane_r_reg[34] ,
    \rd_data_lane_r_reg[33] ,
    \rd_data_lane_r_reg[32] ,
    \rd_data_lane_r_reg[31] ,
    \rd_data_lane_r_reg[30] ,
    \rd_data_lane_r_reg[29] ,
    \rd_data_lane_r_reg[28] ,
    \rd_data_lane_r_reg[27] ,
    \phy_init_r_reg[10] ,
    addr);
  output cmplx_rd_data_valid_r_reg;
  output cmplx_rd_data_valid_r_reg_0;
  output cmplx_rd_data_valid_r_reg_1;
  output cmplx_rd_data_valid_r_reg_2;
  output [1:0]rd_data_comp_ns;
  output [1:0]\rd_data_comp_r_reg[1] ;
  output [27:0]\init_wr_data1_r_reg[71] ;
  output \init_wr_data0_r_reg[28] ;
  output \init_wr_data0_r_reg[30] ;
  output \init_wr_data0_r_reg[32] ;
  output \init_wr_data0_r_reg[34] ;
  output \init_wr_data0_r_reg[64] ;
  output \init_wr_data0_r_reg[66] ;
  output \init_wr_data0_r_reg[68] ;
  output \init_wr_data0_r_reg[70] ;
  input cmplx_wr_done;
  input CLK;
  input pause_r_reg;
  input [4:0]A;
  input [0:0]\valid_latency_reg[1] ;
  input \valid_latency_reg[3] ;
  input \valid_latency_reg[4] ;
  input \valid_latency_reg[3]_0 ;
  input \valid_latency_reg[2] ;
  input [3:0]D;
  input [8:0]Q;
  input [26:0]\rd_data_lane_r_reg[26] ;
  input \rd_data_lane_r_reg[35] ;
  input \rd_data_lane_r_reg[34] ;
  input \rd_data_lane_r_reg[33] ;
  input \rd_data_lane_r_reg[32] ;
  input \rd_data_lane_r_reg[31] ;
  input \rd_data_lane_r_reg[30] ;
  input \rd_data_lane_r_reg[29] ;
  input \rd_data_lane_r_reg[28] ;
  input \rd_data_lane_r_reg[27] ;
  input \phy_init_r_reg[10] ;
  input [0:0]addr;

  wire [4:0]A;
  wire CLK;
  wire [3:0]D;
  wire [8:0]Q;
  wire [0:0]addr;
  wire \addr_shftr_r_reg[32][0]_mux_n_0 ;
  wire \addr_shftr_r_reg[32][0]_srl32__0_n_0 ;
  wire \addr_shftr_r_reg[32][0]_srl32_n_0 ;
  wire \addr_shftr_r_reg[32][0]_srl32_n_1 ;
  wire \addr_shftr_r_reg[32][1]_mux_n_0 ;
  wire \addr_shftr_r_reg[32][1]_srl32__0_n_0 ;
  wire \addr_shftr_r_reg[32][1]_srl32_n_0 ;
  wire \addr_shftr_r_reg[32][1]_srl32_n_1 ;
  wire \addr_shftr_r_reg[32][2]_mux_n_0 ;
  wire \addr_shftr_r_reg[32][2]_srl32__0_n_0 ;
  wire \addr_shftr_r_reg[32][2]_srl32_n_0 ;
  wire \addr_shftr_r_reg[32][2]_srl32_n_1 ;
  wire \addr_shftr_r_reg[32][3]_mux_n_0 ;
  wire \addr_shftr_r_reg[32][3]_srl32__0_n_0 ;
  wire \addr_shftr_r_reg[32][3]_srl32_n_0 ;
  wire \addr_shftr_r_reg[32][3]_srl32_n_1 ;
  wire \addr_shftr_r_reg[32][4]_mux_n_0 ;
  wire \addr_shftr_r_reg[32][4]_srl32__0_n_0 ;
  wire \addr_shftr_r_reg[32][4]_srl32_n_0 ;
  wire \addr_shftr_r_reg[32][4]_srl32_n_1 ;
  wire \addr_shftr_r_reg[32][5]_mux_n_0 ;
  wire \addr_shftr_r_reg[32][5]_srl32__0_n_0 ;
  wire \addr_shftr_r_reg[32][5]_srl32_n_0 ;
  wire \addr_shftr_r_reg[32][5]_srl32_n_1 ;
  wire \addr_shftr_r_reg[32][6]_mux_n_0 ;
  wire \addr_shftr_r_reg[32][6]_srl32__0_n_0 ;
  wire \addr_shftr_r_reg[32][6]_srl32_n_0 ;
  wire \addr_shftr_r_reg[32][6]_srl32_n_1 ;
  wire \addr_shftr_r_reg[32][7]_mux_n_0 ;
  wire \addr_shftr_r_reg[32][7]_srl32__0_n_0 ;
  wire \addr_shftr_r_reg[32][7]_srl32_n_0 ;
  wire \addr_shftr_r_reg[32][7]_srl32_n_1 ;
  wire \addr_shftr_r_reg[32][8]_mux_n_0 ;
  wire \addr_shftr_r_reg[32][8]_srl32__0_n_0 ;
  wire \addr_shftr_r_reg[32][8]_srl32_n_0 ;
  wire \addr_shftr_r_reg[32][8]_srl32_n_1 ;
  wire [35:0]cmplx_burst_bytes_ns;
  wire \cmplx_burst_bytes_r[17]_i_10_n_0 ;
  wire \cmplx_burst_bytes_r[17]_i_11_n_0 ;
  wire \cmplx_burst_bytes_r[17]_i_12_n_0 ;
  wire \cmplx_burst_bytes_r[17]_i_13_n_0 ;
  wire \cmplx_burst_bytes_r[17]_i_14_n_0 ;
  wire \cmplx_burst_bytes_r[17]_i_15_n_0 ;
  wire \cmplx_burst_bytes_r[17]_i_16_n_0 ;
  wire \cmplx_burst_bytes_r[17]_i_17_n_0 ;
  wire \cmplx_burst_bytes_r[17]_i_18_n_0 ;
  wire \cmplx_burst_bytes_r[17]_i_8_n_0 ;
  wire \cmplx_burst_bytes_r[17]_i_9_n_0 ;
  wire \cmplx_burst_bytes_r[26]_i_10_n_0 ;
  wire \cmplx_burst_bytes_r[26]_i_11_n_0 ;
  wire \cmplx_burst_bytes_r[26]_i_12_n_0 ;
  wire \cmplx_burst_bytes_r[26]_i_13_n_0 ;
  wire \cmplx_burst_bytes_r[26]_i_14_n_0 ;
  wire \cmplx_burst_bytes_r[26]_i_15_n_0 ;
  wire \cmplx_burst_bytes_r[26]_i_16_n_0 ;
  wire \cmplx_burst_bytes_r[26]_i_17_n_0 ;
  wire \cmplx_burst_bytes_r[26]_i_18_n_0 ;
  wire \cmplx_burst_bytes_r[26]_i_19_n_0 ;
  wire \cmplx_burst_bytes_r[26]_i_8_n_0 ;
  wire \cmplx_burst_bytes_r[26]_i_9_n_0 ;
  wire \cmplx_burst_bytes_r[27]_i_2_n_0 ;
  wire \cmplx_burst_bytes_r[28]_i_2_n_0 ;
  wire \cmplx_burst_bytes_r[29]_i_2_n_0 ;
  wire \cmplx_burst_bytes_r[30]_i_2_n_0 ;
  wire \cmplx_burst_bytes_r[30]_i_3_n_0 ;
  wire \cmplx_burst_bytes_r[31]_i_2_n_0 ;
  wire \cmplx_burst_bytes_r[32]_i_2_n_0 ;
  wire \cmplx_burst_bytes_r[32]_i_3_n_0 ;
  wire \cmplx_burst_bytes_r[33]_i_2_n_0 ;
  wire \cmplx_burst_bytes_r[33]_i_3_n_0 ;
  wire \cmplx_burst_bytes_r[34]_i_2_n_0 ;
  wire \cmplx_burst_bytes_r[34]_i_3_n_0 ;
  wire \cmplx_burst_bytes_r[34]_i_4_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_12_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_18_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_19_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_20_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_21_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_22_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_23_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_24_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_25_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_26_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_27_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_28_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_29_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_2_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_30_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_31_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_32_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_33_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_34_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_35_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_36_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_37_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_38_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_39_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_3_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_40_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_41_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_43_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_45_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_46_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_47_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_48_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_49_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_50_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_51_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_52_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_53_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_54_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_55_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_56_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_57_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_58_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_59_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_5_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_60_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_61_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_62_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_63_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_64_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_65_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_66_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_67_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_68_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_69_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_70_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_71_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_72_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_73_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_74_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_75_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_76_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_77_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_78_n_0 ;
  wire \cmplx_burst_bytes_r[35]_i_79_n_0 ;
  wire \cmplx_burst_bytes_r[8]_i_10_n_0 ;
  wire \cmplx_burst_bytes_r[8]_i_11_n_0 ;
  wire \cmplx_burst_bytes_r[8]_i_12_n_0 ;
  wire \cmplx_burst_bytes_r[8]_i_13_n_0 ;
  wire \cmplx_burst_bytes_r[8]_i_14_n_0 ;
  wire \cmplx_burst_bytes_r[8]_i_15_n_0 ;
  wire \cmplx_burst_bytes_r[8]_i_16_n_0 ;
  wire \cmplx_burst_bytes_r[8]_i_17_n_0 ;
  wire \cmplx_burst_bytes_r[8]_i_18_n_0 ;
  wire \cmplx_burst_bytes_r[8]_i_19_n_0 ;
  wire \cmplx_burst_bytes_r[8]_i_8_n_0 ;
  wire \cmplx_burst_bytes_r[8]_i_9_n_0 ;
  wire \cmplx_burst_bytes_r_reg[17]_i_2_n_0 ;
  wire \cmplx_burst_bytes_r_reg[17]_i_3_n_0 ;
  wire \cmplx_burst_bytes_r_reg[26]_i_2_n_0 ;
  wire \cmplx_burst_bytes_r_reg[26]_i_3_n_0 ;
  wire \cmplx_burst_bytes_r_reg[35]_i_10_n_0 ;
  wire \cmplx_burst_bytes_r_reg[35]_i_11_n_0 ;
  wire \cmplx_burst_bytes_r_reg[35]_i_4_n_0 ;
  wire \cmplx_burst_bytes_r_reg[35]_i_6_n_0 ;
  wire \cmplx_burst_bytes_r_reg[35]_i_7_n_0 ;
  wire \cmplx_burst_bytes_r_reg[35]_i_8_n_0 ;
  wire \cmplx_burst_bytes_r_reg[8]_i_2_n_0 ;
  wire \cmplx_burst_bytes_r_reg[8]_i_3_n_0 ;
  wire [16:1]cmplx_rd_burst_bytes;
  wire cmplx_rd_data_valid_r_i_10_n_0;
  wire cmplx_rd_data_valid_r_i_11_n_0;
  wire cmplx_rd_data_valid_r_i_12_n_0;
  wire cmplx_rd_data_valid_r_i_13_n_0;
  wire cmplx_rd_data_valid_r_i_14_n_0;
  wire cmplx_rd_data_valid_r_i_15_n_0;
  wire cmplx_rd_data_valid_r_i_8_n_0;
  wire cmplx_rd_data_valid_r_i_9_n_0;
  wire cmplx_rd_data_valid_r_reg;
  wire cmplx_rd_data_valid_r_reg_0;
  wire cmplx_rd_data_valid_r_reg_1;
  wire cmplx_rd_data_valid_r_reg_2;
  wire cmplx_wr_done;
  wire \data_valid_shftr_r_reg[1]_srl2_n_0 ;
  wire \data_valid_shftr_r_reg_n_0_[30] ;
  wire \data_valid_shftr_r_reg_n_0_[31] ;
  wire \data_valid_shftr_r_reg_n_0_[32] ;
  wire \data_valid_shftr_r_reg_n_0_[33] ;
  wire \init_wr_data0_r_reg[28] ;
  wire \init_wr_data0_r_reg[30] ;
  wire \init_wr_data0_r_reg[32] ;
  wire \init_wr_data0_r_reg[34] ;
  wire \init_wr_data0_r_reg[64] ;
  wire \init_wr_data0_r_reg[66] ;
  wire \init_wr_data0_r_reg[68] ;
  wire \init_wr_data0_r_reg[70] ;
  wire [27:0]\init_wr_data1_r_reg[71] ;
  wire [15:0]mem_out;
  wire [0:0]p_0_in;
  wire p_10_in;
  wire p_11_in;
  wire p_12_in;
  wire p_13_in;
  wire p_14_in;
  wire p_15_in;
  wire p_16_in;
  wire p_17_in;
  wire p_18_in;
  wire p_19_in;
  wire p_20_in;
  wire p_21_in;
  wire p_22_in;
  wire p_23_in;
  wire p_24_in;
  wire p_25_in;
  wire p_26_in;
  wire p_27_in;
  wire p_28_in;
  wire p_29_in;
  wire p_30_in;
  wire p_3_in;
  wire p_4_in;
  wire p_5_in;
  wire p_6_in;
  wire p_7_in;
  wire p_8_in;
  wire p_9_in;
  wire pause_r_reg;
  wire \phy_init_r_reg[10] ;
  wire [0:0]rd_addr_r;
  wire \rd_addr_r_reg_n_0_[1] ;
  wire \rd_addr_r_reg_n_0_[2] ;
  wire \rd_addr_r_reg_n_0_[3] ;
  wire \rd_addr_r_reg_n_0_[4] ;
  wire \rd_addr_r_reg_n_0_[5] ;
  wire \rd_addr_r_reg_n_0_[6] ;
  wire \rd_addr_r_reg_n_0_[7] ;
  wire \rd_addr_r_reg_n_0_[8] ;
  wire [1:0]rd_data_comp_ns;
  wire \rd_data_comp_r[0]_i_2_n_0 ;
  wire \rd_data_comp_r[0]_i_3_n_0 ;
  wire \rd_data_comp_r[0]_i_4_n_0 ;
  wire \rd_data_comp_r[1]_i_2_n_0 ;
  wire \rd_data_comp_r[1]_i_3_n_0 ;
  wire \rd_data_comp_r[1]_i_4_n_0 ;
  wire \rd_data_comp_r[2]_i_2_n_0 ;
  wire \rd_data_comp_r[2]_i_3_n_0 ;
  wire \rd_data_comp_r[2]_i_4_n_0 ;
  wire \rd_data_comp_r[3]_i_2_n_0 ;
  wire \rd_data_comp_r[3]_i_3_n_0 ;
  wire \rd_data_comp_r[3]_i_4_n_0 ;
  wire \rd_data_comp_r_reg[0]_i_1_n_2 ;
  wire \rd_data_comp_r_reg[0]_i_1_n_3 ;
  wire [1:0]\rd_data_comp_r_reg[1] ;
  wire \rd_data_comp_r_reg[1]_i_1_n_2 ;
  wire \rd_data_comp_r_reg[1]_i_1_n_3 ;
  wire \rd_data_comp_r_reg[2]_i_1_n_2 ;
  wire \rd_data_comp_r_reg[2]_i_1_n_3 ;
  wire \rd_data_comp_r_reg[3]_i_1_n_2 ;
  wire \rd_data_comp_r_reg[3]_i_1_n_3 ;
  wire [26:0]\rd_data_lane_r_reg[26] ;
  wire \rd_data_lane_r_reg[27] ;
  wire \rd_data_lane_r_reg[28] ;
  wire \rd_data_lane_r_reg[29] ;
  wire \rd_data_lane_r_reg[30] ;
  wire \rd_data_lane_r_reg[31] ;
  wire \rd_data_lane_r_reg[32] ;
  wire \rd_data_lane_r_reg[33] ;
  wire \rd_data_lane_r_reg[34] ;
  wire \rd_data_lane_r_reg[35] ;
  wire [0:0]\valid_latency_reg[1] ;
  wire \valid_latency_reg[2] ;
  wire \valid_latency_reg[3] ;
  wire \valid_latency_reg[3]_0 ;
  wire \valid_latency_reg[4] ;
  wire [3:0]\victim_shftr_r_reg[10]_10 ;
  wire [3:0]\victim_shftr_r_reg[11]_11 ;
  wire [3:0]\victim_shftr_r_reg[12]_12 ;
  wire [3:0]\victim_shftr_r_reg[13]_13 ;
  wire [3:0]\victim_shftr_r_reg[14]_14 ;
  wire [3:0]\victim_shftr_r_reg[15]_15 ;
  wire [3:0]\victim_shftr_r_reg[16]_16 ;
  wire [3:0]\victim_shftr_r_reg[17]_17 ;
  wire [3:0]\victim_shftr_r_reg[18]_18 ;
  wire [3:0]\victim_shftr_r_reg[19]_19 ;
  wire [3:0]\victim_shftr_r_reg[1]_1 ;
  wire [3:0]\victim_shftr_r_reg[20]_20 ;
  wire [3:0]\victim_shftr_r_reg[21]_21 ;
  wire [3:0]\victim_shftr_r_reg[22]_22 ;
  wire [3:0]\victim_shftr_r_reg[23]_23 ;
  wire [3:0]\victim_shftr_r_reg[24]_24 ;
  wire [3:0]\victim_shftr_r_reg[25]_25 ;
  wire [3:0]\victim_shftr_r_reg[26]_26 ;
  wire [3:0]\victim_shftr_r_reg[27]_27 ;
  wire [3:0]\victim_shftr_r_reg[28]_28 ;
  wire [3:0]\victim_shftr_r_reg[29]_29 ;
  wire [3:0]\victim_shftr_r_reg[2]_2 ;
  wire [3:0]\victim_shftr_r_reg[30]_30 ;
  wire [3:0]\victim_shftr_r_reg[31]_31 ;
  wire [3:0]\victim_shftr_r_reg[32]_32 ;
  wire [3:0]\victim_shftr_r_reg[3]_3 ;
  wire [3:0]\victim_shftr_r_reg[4]_4 ;
  wire [3:0]\victim_shftr_r_reg[5]_5 ;
  wire [3:0]\victim_shftr_r_reg[6]_6 ;
  wire [3:0]\victim_shftr_r_reg[7]_7 ;
  wire [3:0]\victim_shftr_r_reg[8]_8 ;
  wire [3:0]\victim_shftr_r_reg[9]_9 ;
  wire \wr_done_shftr_r_reg[2]_srl2_n_0 ;
  wire \NLW_addr_shftr_r_reg[32][0]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_addr_shftr_r_reg[32][1]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_addr_shftr_r_reg[32][2]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_addr_shftr_r_reg[32][3]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_addr_shftr_r_reg[32][4]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_addr_shftr_r_reg[32][5]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_addr_shftr_r_reg[32][6]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_addr_shftr_r_reg[32][7]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_addr_shftr_r_reg[32][8]_srl32__0_Q31_UNCONNECTED ;
  wire [3:3]\NLW_rd_data_comp_r_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_rd_data_comp_r_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_rd_data_comp_r_reg[1]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_rd_data_comp_r_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_rd_data_comp_r_reg[2]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_rd_data_comp_r_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_rd_data_comp_r_reg[3]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_rd_data_comp_r_reg[3]_i_1_O_UNCONNECTED ;

  MUXF7 \addr_shftr_r_reg[32][0]_mux 
       (.I0(\addr_shftr_r_reg[32][0]_srl32_n_0 ),
        .I1(\addr_shftr_r_reg[32][0]_srl32__0_n_0 ),
        .O(\addr_shftr_r_reg[32][0]_mux_n_0 ),
        .S(addr));
  (* srl_bus_name = "\u_sram_mig_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32] " *) 
  (* srl_name = "\u_sram_mig_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32][0]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \addr_shftr_r_reg[32][0]_srl32 
       (.A(A),
        .CE(1'b1),
        .CLK(CLK),
        .D(Q[0]),
        .Q(\addr_shftr_r_reg[32][0]_srl32_n_0 ),
        .Q31(\addr_shftr_r_reg[32][0]_srl32_n_1 ));
  (* srl_bus_name = "\u_sram_mig_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32] " *) 
  (* srl_name = "\u_sram_mig_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32][0]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \addr_shftr_r_reg[32][0]_srl32__0 
       (.A(A),
        .CE(1'b1),
        .CLK(CLK),
        .D(\addr_shftr_r_reg[32][0]_srl32_n_1 ),
        .Q(\addr_shftr_r_reg[32][0]_srl32__0_n_0 ),
        .Q31(\NLW_addr_shftr_r_reg[32][0]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \addr_shftr_r_reg[32][1]_mux 
       (.I0(\addr_shftr_r_reg[32][1]_srl32_n_0 ),
        .I1(\addr_shftr_r_reg[32][1]_srl32__0_n_0 ),
        .O(\addr_shftr_r_reg[32][1]_mux_n_0 ),
        .S(addr));
  (* srl_bus_name = "\u_sram_mig_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32] " *) 
  (* srl_name = "\u_sram_mig_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32][1]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \addr_shftr_r_reg[32][1]_srl32 
       (.A(A),
        .CE(1'b1),
        .CLK(CLK),
        .D(Q[1]),
        .Q(\addr_shftr_r_reg[32][1]_srl32_n_0 ),
        .Q31(\addr_shftr_r_reg[32][1]_srl32_n_1 ));
  (* srl_bus_name = "\u_sram_mig_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32] " *) 
  (* srl_name = "\u_sram_mig_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32][1]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \addr_shftr_r_reg[32][1]_srl32__0 
       (.A(A),
        .CE(1'b1),
        .CLK(CLK),
        .D(\addr_shftr_r_reg[32][1]_srl32_n_1 ),
        .Q(\addr_shftr_r_reg[32][1]_srl32__0_n_0 ),
        .Q31(\NLW_addr_shftr_r_reg[32][1]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \addr_shftr_r_reg[32][2]_mux 
       (.I0(\addr_shftr_r_reg[32][2]_srl32_n_0 ),
        .I1(\addr_shftr_r_reg[32][2]_srl32__0_n_0 ),
        .O(\addr_shftr_r_reg[32][2]_mux_n_0 ),
        .S(addr));
  (* srl_bus_name = "\u_sram_mig_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32] " *) 
  (* srl_name = "\u_sram_mig_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32][2]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \addr_shftr_r_reg[32][2]_srl32 
       (.A(A),
        .CE(1'b1),
        .CLK(CLK),
        .D(Q[2]),
        .Q(\addr_shftr_r_reg[32][2]_srl32_n_0 ),
        .Q31(\addr_shftr_r_reg[32][2]_srl32_n_1 ));
  (* srl_bus_name = "\u_sram_mig_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32] " *) 
  (* srl_name = "\u_sram_mig_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32][2]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \addr_shftr_r_reg[32][2]_srl32__0 
       (.A(A),
        .CE(1'b1),
        .CLK(CLK),
        .D(\addr_shftr_r_reg[32][2]_srl32_n_1 ),
        .Q(\addr_shftr_r_reg[32][2]_srl32__0_n_0 ),
        .Q31(\NLW_addr_shftr_r_reg[32][2]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \addr_shftr_r_reg[32][3]_mux 
       (.I0(\addr_shftr_r_reg[32][3]_srl32_n_0 ),
        .I1(\addr_shftr_r_reg[32][3]_srl32__0_n_0 ),
        .O(\addr_shftr_r_reg[32][3]_mux_n_0 ),
        .S(addr));
  (* srl_bus_name = "\u_sram_mig_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32] " *) 
  (* srl_name = "\u_sram_mig_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32][3]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \addr_shftr_r_reg[32][3]_srl32 
       (.A(A),
        .CE(1'b1),
        .CLK(CLK),
        .D(Q[3]),
        .Q(\addr_shftr_r_reg[32][3]_srl32_n_0 ),
        .Q31(\addr_shftr_r_reg[32][3]_srl32_n_1 ));
  (* srl_bus_name = "\u_sram_mig_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32] " *) 
  (* srl_name = "\u_sram_mig_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32][3]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \addr_shftr_r_reg[32][3]_srl32__0 
       (.A(A),
        .CE(1'b1),
        .CLK(CLK),
        .D(\addr_shftr_r_reg[32][3]_srl32_n_1 ),
        .Q(\addr_shftr_r_reg[32][3]_srl32__0_n_0 ),
        .Q31(\NLW_addr_shftr_r_reg[32][3]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \addr_shftr_r_reg[32][4]_mux 
       (.I0(\addr_shftr_r_reg[32][4]_srl32_n_0 ),
        .I1(\addr_shftr_r_reg[32][4]_srl32__0_n_0 ),
        .O(\addr_shftr_r_reg[32][4]_mux_n_0 ),
        .S(addr));
  (* srl_bus_name = "\u_sram_mig_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32] " *) 
  (* srl_name = "\u_sram_mig_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32][4]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \addr_shftr_r_reg[32][4]_srl32 
       (.A(A),
        .CE(1'b1),
        .CLK(CLK),
        .D(Q[4]),
        .Q(\addr_shftr_r_reg[32][4]_srl32_n_0 ),
        .Q31(\addr_shftr_r_reg[32][4]_srl32_n_1 ));
  (* srl_bus_name = "\u_sram_mig_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32] " *) 
  (* srl_name = "\u_sram_mig_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32][4]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \addr_shftr_r_reg[32][4]_srl32__0 
       (.A(A),
        .CE(1'b1),
        .CLK(CLK),
        .D(\addr_shftr_r_reg[32][4]_srl32_n_1 ),
        .Q(\addr_shftr_r_reg[32][4]_srl32__0_n_0 ),
        .Q31(\NLW_addr_shftr_r_reg[32][4]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \addr_shftr_r_reg[32][5]_mux 
       (.I0(\addr_shftr_r_reg[32][5]_srl32_n_0 ),
        .I1(\addr_shftr_r_reg[32][5]_srl32__0_n_0 ),
        .O(\addr_shftr_r_reg[32][5]_mux_n_0 ),
        .S(addr));
  (* srl_bus_name = "\u_sram_mig_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32] " *) 
  (* srl_name = "\u_sram_mig_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32][5]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \addr_shftr_r_reg[32][5]_srl32 
       (.A(A),
        .CE(1'b1),
        .CLK(CLK),
        .D(Q[5]),
        .Q(\addr_shftr_r_reg[32][5]_srl32_n_0 ),
        .Q31(\addr_shftr_r_reg[32][5]_srl32_n_1 ));
  (* srl_bus_name = "\u_sram_mig_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32] " *) 
  (* srl_name = "\u_sram_mig_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32][5]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \addr_shftr_r_reg[32][5]_srl32__0 
       (.A(A),
        .CE(1'b1),
        .CLK(CLK),
        .D(\addr_shftr_r_reg[32][5]_srl32_n_1 ),
        .Q(\addr_shftr_r_reg[32][5]_srl32__0_n_0 ),
        .Q31(\NLW_addr_shftr_r_reg[32][5]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \addr_shftr_r_reg[32][6]_mux 
       (.I0(\addr_shftr_r_reg[32][6]_srl32_n_0 ),
        .I1(\addr_shftr_r_reg[32][6]_srl32__0_n_0 ),
        .O(\addr_shftr_r_reg[32][6]_mux_n_0 ),
        .S(addr));
  (* srl_bus_name = "\u_sram_mig_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32] " *) 
  (* srl_name = "\u_sram_mig_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32][6]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \addr_shftr_r_reg[32][6]_srl32 
       (.A(A),
        .CE(1'b1),
        .CLK(CLK),
        .D(Q[6]),
        .Q(\addr_shftr_r_reg[32][6]_srl32_n_0 ),
        .Q31(\addr_shftr_r_reg[32][6]_srl32_n_1 ));
  (* srl_bus_name = "\u_sram_mig_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32] " *) 
  (* srl_name = "\u_sram_mig_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32][6]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \addr_shftr_r_reg[32][6]_srl32__0 
       (.A(A),
        .CE(1'b1),
        .CLK(CLK),
        .D(\addr_shftr_r_reg[32][6]_srl32_n_1 ),
        .Q(\addr_shftr_r_reg[32][6]_srl32__0_n_0 ),
        .Q31(\NLW_addr_shftr_r_reg[32][6]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \addr_shftr_r_reg[32][7]_mux 
       (.I0(\addr_shftr_r_reg[32][7]_srl32_n_0 ),
        .I1(\addr_shftr_r_reg[32][7]_srl32__0_n_0 ),
        .O(\addr_shftr_r_reg[32][7]_mux_n_0 ),
        .S(addr));
  (* srl_bus_name = "\u_sram_mig_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32] " *) 
  (* srl_name = "\u_sram_mig_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32][7]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \addr_shftr_r_reg[32][7]_srl32 
       (.A(A),
        .CE(1'b1),
        .CLK(CLK),
        .D(Q[7]),
        .Q(\addr_shftr_r_reg[32][7]_srl32_n_0 ),
        .Q31(\addr_shftr_r_reg[32][7]_srl32_n_1 ));
  (* srl_bus_name = "\u_sram_mig_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32] " *) 
  (* srl_name = "\u_sram_mig_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32][7]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \addr_shftr_r_reg[32][7]_srl32__0 
       (.A(A),
        .CE(1'b1),
        .CLK(CLK),
        .D(\addr_shftr_r_reg[32][7]_srl32_n_1 ),
        .Q(\addr_shftr_r_reg[32][7]_srl32__0_n_0 ),
        .Q31(\NLW_addr_shftr_r_reg[32][7]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \addr_shftr_r_reg[32][8]_mux 
       (.I0(\addr_shftr_r_reg[32][8]_srl32_n_0 ),
        .I1(\addr_shftr_r_reg[32][8]_srl32__0_n_0 ),
        .O(\addr_shftr_r_reg[32][8]_mux_n_0 ),
        .S(addr));
  (* srl_bus_name = "\u_sram_mig_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32] " *) 
  (* srl_name = "\u_sram_mig_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32][8]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \addr_shftr_r_reg[32][8]_srl32 
       (.A(A),
        .CE(1'b1),
        .CLK(CLK),
        .D(Q[8]),
        .Q(\addr_shftr_r_reg[32][8]_srl32_n_0 ),
        .Q31(\addr_shftr_r_reg[32][8]_srl32_n_1 ));
  (* srl_bus_name = "\u_sram_mig_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32] " *) 
  (* srl_name = "\u_sram_mig_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/addr_shftr_r_reg[32][8]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \addr_shftr_r_reg[32][8]_srl32__0 
       (.A(A),
        .CE(1'b1),
        .CLK(CLK),
        .D(\addr_shftr_r_reg[32][8]_srl32_n_1 ),
        .Q(\addr_shftr_r_reg[32][8]_srl32__0_n_0 ),
        .Q31(\NLW_addr_shftr_r_reg[32][8]_srl32__0_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT6 #(
    .INIT(64'hFFD0FFDF2F002000)) 
    \cmplx_burst_bytes_r[0]_i_1 
       (.I0(\cmplx_burst_bytes_r[35]_i_2_n_0 ),
        .I1(\cmplx_burst_bytes_r[30]_i_2_n_0 ),
        .I2(cmplx_wr_done),
        .I3(\cmplx_burst_bytes_r_reg[8]_i_2_n_0 ),
        .I4(\cmplx_burst_bytes_r[27]_i_2_n_0 ),
        .I5(\cmplx_burst_bytes_r_reg[8]_i_3_n_0 ),
        .O(cmplx_burst_bytes_ns[0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT6 #(
    .INIT(64'hFFD0FFDF2F002000)) 
    \cmplx_burst_bytes_r[10]_i_1 
       (.I0(\cmplx_burst_bytes_r[32]_i_2_n_0 ),
        .I1(\cmplx_burst_bytes_r[30]_i_2_n_0 ),
        .I2(cmplx_wr_done),
        .I3(\cmplx_burst_bytes_r_reg[17]_i_2_n_0 ),
        .I4(\cmplx_burst_bytes_r[28]_i_2_n_0 ),
        .I5(\cmplx_burst_bytes_r_reg[17]_i_3_n_0 ),
        .O(cmplx_burst_bytes_ns[10]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT6 #(
    .INIT(64'hFFD0FFDF2F002000)) 
    \cmplx_burst_bytes_r[11]_i_1 
       (.I0(\cmplx_burst_bytes_r[33]_i_2_n_0 ),
        .I1(\cmplx_burst_bytes_r[30]_i_2_n_0 ),
        .I2(cmplx_wr_done),
        .I3(\cmplx_burst_bytes_r_reg[17]_i_2_n_0 ),
        .I4(\cmplx_burst_bytes_r[29]_i_2_n_0 ),
        .I5(\cmplx_burst_bytes_r_reg[17]_i_3_n_0 ),
        .O(cmplx_burst_bytes_ns[11]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT6 #(
    .INIT(64'hFFD0FFDF2F002000)) 
    \cmplx_burst_bytes_r[12]_i_1 
       (.I0(\cmplx_burst_bytes_r[34]_i_2_n_0 ),
        .I1(\cmplx_burst_bytes_r[30]_i_2_n_0 ),
        .I2(cmplx_wr_done),
        .I3(\cmplx_burst_bytes_r_reg[17]_i_2_n_0 ),
        .I4(\cmplx_burst_bytes_r[30]_i_3_n_0 ),
        .I5(\cmplx_burst_bytes_r_reg[17]_i_3_n_0 ),
        .O(cmplx_burst_bytes_ns[12]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT6 #(
    .INIT(64'hFFD0FFDF2F002000)) 
    \cmplx_burst_bytes_r[13]_i_1 
       (.I0(\cmplx_burst_bytes_r[35]_i_2_n_0 ),
        .I1(\cmplx_burst_bytes_r[34]_i_3_n_0 ),
        .I2(cmplx_wr_done),
        .I3(\cmplx_burst_bytes_r_reg[17]_i_2_n_0 ),
        .I4(\cmplx_burst_bytes_r[31]_i_2_n_0 ),
        .I5(\cmplx_burst_bytes_r_reg[17]_i_3_n_0 ),
        .O(cmplx_burst_bytes_ns[13]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT6 #(
    .INIT(64'hFFD0FFDF2F002000)) 
    \cmplx_burst_bytes_r[14]_i_1 
       (.I0(\cmplx_burst_bytes_r[32]_i_2_n_0 ),
        .I1(\cmplx_burst_bytes_r[34]_i_3_n_0 ),
        .I2(cmplx_wr_done),
        .I3(\cmplx_burst_bytes_r_reg[17]_i_2_n_0 ),
        .I4(\cmplx_burst_bytes_r[32]_i_3_n_0 ),
        .I5(\cmplx_burst_bytes_r_reg[17]_i_3_n_0 ),
        .O(cmplx_burst_bytes_ns[14]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT6 #(
    .INIT(64'hFFD0FFDF2F002000)) 
    \cmplx_burst_bytes_r[15]_i_1 
       (.I0(\cmplx_burst_bytes_r[33]_i_2_n_0 ),
        .I1(\cmplx_burst_bytes_r[34]_i_3_n_0 ),
        .I2(cmplx_wr_done),
        .I3(\cmplx_burst_bytes_r_reg[17]_i_2_n_0 ),
        .I4(\cmplx_burst_bytes_r[33]_i_3_n_0 ),
        .I5(\cmplx_burst_bytes_r_reg[17]_i_3_n_0 ),
        .O(cmplx_burst_bytes_ns[15]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT6 #(
    .INIT(64'hFFD0FFDF2F002000)) 
    \cmplx_burst_bytes_r[16]_i_1 
       (.I0(\cmplx_burst_bytes_r[34]_i_2_n_0 ),
        .I1(\cmplx_burst_bytes_r[34]_i_3_n_0 ),
        .I2(cmplx_wr_done),
        .I3(\cmplx_burst_bytes_r_reg[17]_i_2_n_0 ),
        .I4(\cmplx_burst_bytes_r[34]_i_4_n_0 ),
        .I5(\cmplx_burst_bytes_r_reg[17]_i_3_n_0 ),
        .O(cmplx_burst_bytes_ns[16]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT6 #(
    .INIT(64'hFFD0FFDF2F002000)) 
    \cmplx_burst_bytes_r[17]_i_1 
       (.I0(\cmplx_burst_bytes_r[35]_i_2_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_3_n_0 ),
        .I2(cmplx_wr_done),
        .I3(\cmplx_burst_bytes_r_reg[17]_i_2_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_5_n_0 ),
        .I5(\cmplx_burst_bytes_r_reg[17]_i_3_n_0 ),
        .O(cmplx_burst_bytes_ns[17]));
  LUT6 #(
    .INIT(64'h389A1E1C25F317F2)) 
    \cmplx_burst_bytes_r[17]_i_10 
       (.I0(\cmplx_burst_bytes_r[35]_i_79_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_78_n_0 ),
        .I2(\cmplx_burst_bytes_r[35]_i_77_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_76_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_75_n_0 ),
        .I5(\cmplx_burst_bytes_r[35]_i_74_n_0 ),
        .O(\cmplx_burst_bytes_r[17]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000330165A7)) 
    \cmplx_burst_bytes_r[17]_i_11 
       (.I0(\cmplx_burst_bytes_r[35]_i_74_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_75_n_0 ),
        .I2(\cmplx_burst_bytes_r[35]_i_76_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_77_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_78_n_0 ),
        .I5(\cmplx_burst_bytes_r[35]_i_79_n_0 ),
        .O(\cmplx_burst_bytes_r[17]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hD1CB82EF34241892)) 
    \cmplx_burst_bytes_r[17]_i_12 
       (.I0(\cmplx_burst_bytes_r[35]_i_79_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_78_n_0 ),
        .I2(\cmplx_burst_bytes_r[35]_i_77_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_75_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_74_n_0 ),
        .I5(\cmplx_burst_bytes_r[35]_i_76_n_0 ),
        .O(\cmplx_burst_bytes_r[17]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFE044D21F2E16C7C)) 
    \cmplx_burst_bytes_r[17]_i_13 
       (.I0(\cmplx_burst_bytes_r[35]_i_79_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_78_n_0 ),
        .I2(\cmplx_burst_bytes_r[35]_i_77_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_75_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_76_n_0 ),
        .I5(\cmplx_burst_bytes_r[35]_i_74_n_0 ),
        .O(\cmplx_burst_bytes_r[17]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h000000006700069D)) 
    \cmplx_burst_bytes_r[17]_i_14 
       (.I0(\cmplx_burst_bytes_r[35]_i_75_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_74_n_0 ),
        .I2(\cmplx_burst_bytes_r[35]_i_76_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_77_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_78_n_0 ),
        .I5(\cmplx_burst_bytes_r[35]_i_79_n_0 ),
        .O(\cmplx_burst_bytes_r[17]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h900220006025411C)) 
    \cmplx_burst_bytes_r[17]_i_15 
       (.I0(\cmplx_burst_bytes_r[35]_i_79_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_78_n_0 ),
        .I2(\cmplx_burst_bytes_r[35]_i_77_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_76_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_74_n_0 ),
        .I5(\cmplx_burst_bytes_r[35]_i_75_n_0 ),
        .O(\cmplx_burst_bytes_r[17]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hD4D4707E431535D0)) 
    \cmplx_burst_bytes_r[17]_i_16 
       (.I0(\cmplx_burst_bytes_r[35]_i_79_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_78_n_0 ),
        .I2(\cmplx_burst_bytes_r[35]_i_77_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_76_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_75_n_0 ),
        .I5(\cmplx_burst_bytes_r[35]_i_74_n_0 ),
        .O(\cmplx_burst_bytes_r[17]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h000000003C03F15D)) 
    \cmplx_burst_bytes_r[17]_i_17 
       (.I0(\cmplx_burst_bytes_r[35]_i_76_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_75_n_0 ),
        .I2(\cmplx_burst_bytes_r[35]_i_74_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_77_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_78_n_0 ),
        .I5(\cmplx_burst_bytes_r[35]_i_79_n_0 ),
        .O(\cmplx_burst_bytes_r[17]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h106A834334CB2256)) 
    \cmplx_burst_bytes_r[17]_i_18 
       (.I0(\cmplx_burst_bytes_r[35]_i_79_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_78_n_0 ),
        .I2(\cmplx_burst_bytes_r[35]_i_77_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_75_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_76_n_0 ),
        .I5(\cmplx_burst_bytes_r[35]_i_74_n_0 ),
        .O(\cmplx_burst_bytes_r[17]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \cmplx_burst_bytes_r[17]_i_4 
       (.I0(\cmplx_burst_bytes_r[17]_i_8_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_27_n_0 ),
        .I2(\cmplx_burst_bytes_r[17]_i_9_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_29_n_0 ),
        .I4(\cmplx_burst_bytes_r[17]_i_10_n_0 ),
        .O(mem_out[6]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \cmplx_burst_bytes_r[17]_i_5 
       (.I0(\cmplx_burst_bytes_r[17]_i_11_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_27_n_0 ),
        .I2(\cmplx_burst_bytes_r[17]_i_12_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_29_n_0 ),
        .I4(\cmplx_burst_bytes_r[17]_i_13_n_0 ),
        .O(mem_out[2]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \cmplx_burst_bytes_r[17]_i_6 
       (.I0(\cmplx_burst_bytes_r[17]_i_14_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_27_n_0 ),
        .I2(\cmplx_burst_bytes_r[17]_i_15_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_29_n_0 ),
        .I4(\cmplx_burst_bytes_r[17]_i_16_n_0 ),
        .O(mem_out[14]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \cmplx_burst_bytes_r[17]_i_7 
       (.I0(\cmplx_burst_bytes_r[17]_i_17_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_27_n_0 ),
        .I2(\cmplx_burst_bytes_r[35]_i_35_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_29_n_0 ),
        .I4(\cmplx_burst_bytes_r[17]_i_18_n_0 ),
        .O(mem_out[10]));
  LUT6 #(
    .INIT(64'h000000003210E817)) 
    \cmplx_burst_bytes_r[17]_i_8 
       (.I0(\cmplx_burst_bytes_r[35]_i_74_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_75_n_0 ),
        .I2(\cmplx_burst_bytes_r[35]_i_76_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_77_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_78_n_0 ),
        .I5(\cmplx_burst_bytes_r[35]_i_79_n_0 ),
        .O(\cmplx_burst_bytes_r[17]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9892595924C3A6AE)) 
    \cmplx_burst_bytes_r[17]_i_9 
       (.I0(\cmplx_burst_bytes_r[35]_i_79_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_78_n_0 ),
        .I2(\cmplx_burst_bytes_r[35]_i_77_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_75_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_76_n_0 ),
        .I5(\cmplx_burst_bytes_r[35]_i_74_n_0 ),
        .O(\cmplx_burst_bytes_r[17]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT6 #(
    .INIT(64'hFFD0FFDF2F002000)) 
    \cmplx_burst_bytes_r[18]_i_1 
       (.I0(\cmplx_burst_bytes_r[35]_i_2_n_0 ),
        .I1(\cmplx_burst_bytes_r[30]_i_2_n_0 ),
        .I2(cmplx_wr_done),
        .I3(\cmplx_burst_bytes_r_reg[26]_i_2_n_0 ),
        .I4(\cmplx_burst_bytes_r[27]_i_2_n_0 ),
        .I5(\cmplx_burst_bytes_r_reg[26]_i_3_n_0 ),
        .O(cmplx_burst_bytes_ns[18]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT6 #(
    .INIT(64'hFFD0FFDF2F002000)) 
    \cmplx_burst_bytes_r[19]_i_1 
       (.I0(\cmplx_burst_bytes_r[32]_i_2_n_0 ),
        .I1(\cmplx_burst_bytes_r[30]_i_2_n_0 ),
        .I2(cmplx_wr_done),
        .I3(\cmplx_burst_bytes_r_reg[26]_i_2_n_0 ),
        .I4(\cmplx_burst_bytes_r[28]_i_2_n_0 ),
        .I5(\cmplx_burst_bytes_r_reg[26]_i_3_n_0 ),
        .O(cmplx_burst_bytes_ns[19]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT6 #(
    .INIT(64'hFFD0FFDF2F002000)) 
    \cmplx_burst_bytes_r[1]_i_1 
       (.I0(\cmplx_burst_bytes_r[32]_i_2_n_0 ),
        .I1(\cmplx_burst_bytes_r[30]_i_2_n_0 ),
        .I2(cmplx_wr_done),
        .I3(\cmplx_burst_bytes_r_reg[8]_i_2_n_0 ),
        .I4(\cmplx_burst_bytes_r[28]_i_2_n_0 ),
        .I5(\cmplx_burst_bytes_r_reg[8]_i_3_n_0 ),
        .O(cmplx_burst_bytes_ns[1]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT6 #(
    .INIT(64'hFFD0FFDF2F002000)) 
    \cmplx_burst_bytes_r[20]_i_1 
       (.I0(\cmplx_burst_bytes_r[33]_i_2_n_0 ),
        .I1(\cmplx_burst_bytes_r[30]_i_2_n_0 ),
        .I2(cmplx_wr_done),
        .I3(\cmplx_burst_bytes_r_reg[26]_i_2_n_0 ),
        .I4(\cmplx_burst_bytes_r[29]_i_2_n_0 ),
        .I5(\cmplx_burst_bytes_r_reg[26]_i_3_n_0 ),
        .O(cmplx_burst_bytes_ns[20]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT6 #(
    .INIT(64'hFFD0FFDF2F002000)) 
    \cmplx_burst_bytes_r[21]_i_1 
       (.I0(\cmplx_burst_bytes_r[34]_i_2_n_0 ),
        .I1(\cmplx_burst_bytes_r[30]_i_2_n_0 ),
        .I2(cmplx_wr_done),
        .I3(\cmplx_burst_bytes_r_reg[26]_i_2_n_0 ),
        .I4(\cmplx_burst_bytes_r[30]_i_3_n_0 ),
        .I5(\cmplx_burst_bytes_r_reg[26]_i_3_n_0 ),
        .O(cmplx_burst_bytes_ns[21]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT6 #(
    .INIT(64'hFFD0FFDF2F002000)) 
    \cmplx_burst_bytes_r[22]_i_1 
       (.I0(\cmplx_burst_bytes_r[35]_i_2_n_0 ),
        .I1(\cmplx_burst_bytes_r[34]_i_3_n_0 ),
        .I2(cmplx_wr_done),
        .I3(\cmplx_burst_bytes_r_reg[26]_i_2_n_0 ),
        .I4(\cmplx_burst_bytes_r[31]_i_2_n_0 ),
        .I5(\cmplx_burst_bytes_r_reg[26]_i_3_n_0 ),
        .O(cmplx_burst_bytes_ns[22]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT6 #(
    .INIT(64'hFFD0FFDF2F002000)) 
    \cmplx_burst_bytes_r[23]_i_1 
       (.I0(\cmplx_burst_bytes_r[32]_i_2_n_0 ),
        .I1(\cmplx_burst_bytes_r[34]_i_3_n_0 ),
        .I2(cmplx_wr_done),
        .I3(\cmplx_burst_bytes_r_reg[26]_i_2_n_0 ),
        .I4(\cmplx_burst_bytes_r[32]_i_3_n_0 ),
        .I5(\cmplx_burst_bytes_r_reg[26]_i_3_n_0 ),
        .O(cmplx_burst_bytes_ns[23]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT6 #(
    .INIT(64'hFFD0FFDF2F002000)) 
    \cmplx_burst_bytes_r[24]_i_1 
       (.I0(\cmplx_burst_bytes_r[33]_i_2_n_0 ),
        .I1(\cmplx_burst_bytes_r[34]_i_3_n_0 ),
        .I2(cmplx_wr_done),
        .I3(\cmplx_burst_bytes_r_reg[26]_i_2_n_0 ),
        .I4(\cmplx_burst_bytes_r[33]_i_3_n_0 ),
        .I5(\cmplx_burst_bytes_r_reg[26]_i_3_n_0 ),
        .O(cmplx_burst_bytes_ns[24]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT6 #(
    .INIT(64'hFFD0FFDF2F002000)) 
    \cmplx_burst_bytes_r[25]_i_1 
       (.I0(\cmplx_burst_bytes_r[34]_i_2_n_0 ),
        .I1(\cmplx_burst_bytes_r[34]_i_3_n_0 ),
        .I2(cmplx_wr_done),
        .I3(\cmplx_burst_bytes_r_reg[26]_i_2_n_0 ),
        .I4(\cmplx_burst_bytes_r[34]_i_4_n_0 ),
        .I5(\cmplx_burst_bytes_r_reg[26]_i_3_n_0 ),
        .O(cmplx_burst_bytes_ns[25]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT6 #(
    .INIT(64'hFFD0FFDF2F002000)) 
    \cmplx_burst_bytes_r[26]_i_1 
       (.I0(\cmplx_burst_bytes_r[35]_i_2_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_3_n_0 ),
        .I2(cmplx_wr_done),
        .I3(\cmplx_burst_bytes_r_reg[26]_i_2_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_5_n_0 ),
        .I5(\cmplx_burst_bytes_r_reg[26]_i_3_n_0 ),
        .O(cmplx_burst_bytes_ns[26]));
  LUT6 #(
    .INIT(64'h185B30F0B7129BE9)) 
    \cmplx_burst_bytes_r[26]_i_10 
       (.I0(\cmplx_burst_bytes_r[35]_i_79_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_78_n_0 ),
        .I2(\cmplx_burst_bytes_r[35]_i_77_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_75_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_76_n_0 ),
        .I5(\cmplx_burst_bytes_r[35]_i_74_n_0 ),
        .O(\cmplx_burst_bytes_r[26]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h000000002210848D)) 
    \cmplx_burst_bytes_r[26]_i_11 
       (.I0(\cmplx_burst_bytes_r[35]_i_75_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_74_n_0 ),
        .I2(\cmplx_burst_bytes_r[35]_i_76_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_77_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_78_n_0 ),
        .I5(\cmplx_burst_bytes_r[35]_i_79_n_0 ),
        .O(\cmplx_burst_bytes_r[26]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hDF9A654565E79AA2)) 
    \cmplx_burst_bytes_r[26]_i_12 
       (.I0(\cmplx_burst_bytes_r[35]_i_79_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_77_n_0 ),
        .I2(\cmplx_burst_bytes_r[35]_i_78_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_75_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_76_n_0 ),
        .I5(\cmplx_burst_bytes_r[35]_i_74_n_0 ),
        .O(\cmplx_burst_bytes_r[26]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h6D4DFAE0E06B7885)) 
    \cmplx_burst_bytes_r[26]_i_13 
       (.I0(\cmplx_burst_bytes_r[35]_i_79_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_78_n_0 ),
        .I2(\cmplx_burst_bytes_r[35]_i_77_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_76_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_74_n_0 ),
        .I5(\cmplx_burst_bytes_r[35]_i_75_n_0 ),
        .O(\cmplx_burst_bytes_r[26]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h000000000010B427)) 
    \cmplx_burst_bytes_r[26]_i_14 
       (.I0(\cmplx_burst_bytes_r[35]_i_74_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_75_n_0 ),
        .I2(\cmplx_burst_bytes_r[35]_i_76_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_77_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_78_n_0 ),
        .I5(\cmplx_burst_bytes_r[35]_i_79_n_0 ),
        .O(\cmplx_burst_bytes_r[26]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h7C396BF4D36B7BC9)) 
    \cmplx_burst_bytes_r[26]_i_15 
       (.I0(\cmplx_burst_bytes_r[35]_i_79_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_78_n_0 ),
        .I2(\cmplx_burst_bytes_r[35]_i_77_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_76_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_74_n_0 ),
        .I5(\cmplx_burst_bytes_r[35]_i_75_n_0 ),
        .O(\cmplx_burst_bytes_r[26]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h7EBDDE92F1B8F54B)) 
    \cmplx_burst_bytes_r[26]_i_16 
       (.I0(\cmplx_burst_bytes_r[35]_i_79_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_78_n_0 ),
        .I2(\cmplx_burst_bytes_r[35]_i_77_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_75_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_76_n_0 ),
        .I5(\cmplx_burst_bytes_r[35]_i_74_n_0 ),
        .O(\cmplx_burst_bytes_r[26]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000000011014F61)) 
    \cmplx_burst_bytes_r[26]_i_17 
       (.I0(\cmplx_burst_bytes_r[35]_i_74_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_75_n_0 ),
        .I2(\cmplx_burst_bytes_r[35]_i_76_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_77_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_78_n_0 ),
        .I5(\cmplx_burst_bytes_r[35]_i_79_n_0 ),
        .O(\cmplx_burst_bytes_r[26]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF1FDC3DA0A75FA41)) 
    \cmplx_burst_bytes_r[26]_i_18 
       (.I0(\cmplx_burst_bytes_r[35]_i_79_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_78_n_0 ),
        .I2(\cmplx_burst_bytes_r[35]_i_77_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_76_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_75_n_0 ),
        .I5(\cmplx_burst_bytes_r[35]_i_74_n_0 ),
        .O(\cmplx_burst_bytes_r[26]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0B291C0E8E01DA2F)) 
    \cmplx_burst_bytes_r[26]_i_19 
       (.I0(\cmplx_burst_bytes_r[35]_i_79_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_78_n_0 ),
        .I2(\cmplx_burst_bytes_r[35]_i_77_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_76_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_74_n_0 ),
        .I5(\cmplx_burst_bytes_r[35]_i_75_n_0 ),
        .O(\cmplx_burst_bytes_r[26]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \cmplx_burst_bytes_r[26]_i_4 
       (.I0(\cmplx_burst_bytes_r[26]_i_8_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_27_n_0 ),
        .I2(\cmplx_burst_bytes_r[26]_i_9_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_29_n_0 ),
        .I4(\cmplx_burst_bytes_r[26]_i_10_n_0 ),
        .O(mem_out[5]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \cmplx_burst_bytes_r[26]_i_5 
       (.I0(\cmplx_burst_bytes_r[26]_i_11_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_27_n_0 ),
        .I2(\cmplx_burst_bytes_r[26]_i_12_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_29_n_0 ),
        .I4(\cmplx_burst_bytes_r[26]_i_13_n_0 ),
        .O(mem_out[1]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \cmplx_burst_bytes_r[26]_i_6 
       (.I0(\cmplx_burst_bytes_r[26]_i_14_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_27_n_0 ),
        .I2(\cmplx_burst_bytes_r[26]_i_15_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_29_n_0 ),
        .I4(\cmplx_burst_bytes_r[26]_i_16_n_0 ),
        .O(mem_out[13]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \cmplx_burst_bytes_r[26]_i_7 
       (.I0(\cmplx_burst_bytes_r[26]_i_17_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_27_n_0 ),
        .I2(\cmplx_burst_bytes_r[26]_i_18_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_29_n_0 ),
        .I4(\cmplx_burst_bytes_r[26]_i_19_n_0 ),
        .O(mem_out[9]));
  LUT6 #(
    .INIT(64'h00000000330038C9)) 
    \cmplx_burst_bytes_r[26]_i_8 
       (.I0(\cmplx_burst_bytes_r[35]_i_75_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_74_n_0 ),
        .I2(\cmplx_burst_bytes_r[35]_i_76_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_77_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_78_n_0 ),
        .I5(\cmplx_burst_bytes_r[35]_i_79_n_0 ),
        .O(\cmplx_burst_bytes_r[26]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h5924108AE7DBE759)) 
    \cmplx_burst_bytes_r[26]_i_9 
       (.I0(\cmplx_burst_bytes_r[35]_i_79_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_78_n_0 ),
        .I2(\cmplx_burst_bytes_r[35]_i_77_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_74_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_75_n_0 ),
        .I5(\cmplx_burst_bytes_r[35]_i_76_n_0 ),
        .O(\cmplx_burst_bytes_r[26]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT6 #(
    .INIT(64'hFFD0FFDF2F002000)) 
    \cmplx_burst_bytes_r[27]_i_1 
       (.I0(\cmplx_burst_bytes_r[35]_i_2_n_0 ),
        .I1(\cmplx_burst_bytes_r[30]_i_2_n_0 ),
        .I2(cmplx_wr_done),
        .I3(\cmplx_burst_bytes_r_reg[35]_i_4_n_0 ),
        .I4(\cmplx_burst_bytes_r[27]_i_2_n_0 ),
        .I5(\cmplx_burst_bytes_r_reg[35]_i_6_n_0 ),
        .O(cmplx_burst_bytes_ns[27]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \cmplx_burst_bytes_r[27]_i_2 
       (.I0(\victim_shftr_r_reg[2]_2 [1]),
        .I1(\victim_shftr_r_reg[2]_2 [0]),
        .I2(\victim_shftr_r_reg[2]_2 [3]),
        .I3(\victim_shftr_r_reg[2]_2 [2]),
        .O(\cmplx_burst_bytes_r[27]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT6 #(
    .INIT(64'hFFD0FFDF2F002000)) 
    \cmplx_burst_bytes_r[28]_i_1 
       (.I0(\cmplx_burst_bytes_r[32]_i_2_n_0 ),
        .I1(\cmplx_burst_bytes_r[30]_i_2_n_0 ),
        .I2(cmplx_wr_done),
        .I3(\cmplx_burst_bytes_r_reg[35]_i_4_n_0 ),
        .I4(\cmplx_burst_bytes_r[28]_i_2_n_0 ),
        .I5(\cmplx_burst_bytes_r_reg[35]_i_6_n_0 ),
        .O(cmplx_burst_bytes_ns[28]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \cmplx_burst_bytes_r[28]_i_2 
       (.I0(\victim_shftr_r_reg[2]_2 [1]),
        .I1(\victim_shftr_r_reg[2]_2 [0]),
        .I2(\victim_shftr_r_reg[2]_2 [3]),
        .I3(\victim_shftr_r_reg[2]_2 [2]),
        .O(\cmplx_burst_bytes_r[28]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT6 #(
    .INIT(64'hFFD0FFDF2F002000)) 
    \cmplx_burst_bytes_r[29]_i_1 
       (.I0(\cmplx_burst_bytes_r[33]_i_2_n_0 ),
        .I1(\cmplx_burst_bytes_r[30]_i_2_n_0 ),
        .I2(cmplx_wr_done),
        .I3(\cmplx_burst_bytes_r_reg[35]_i_4_n_0 ),
        .I4(\cmplx_burst_bytes_r[29]_i_2_n_0 ),
        .I5(\cmplx_burst_bytes_r_reg[35]_i_6_n_0 ),
        .O(cmplx_burst_bytes_ns[29]));
  LUT4 #(
    .INIT(16'h0004)) 
    \cmplx_burst_bytes_r[29]_i_2 
       (.I0(\victim_shftr_r_reg[2]_2 [0]),
        .I1(\victim_shftr_r_reg[2]_2 [1]),
        .I2(\victim_shftr_r_reg[2]_2 [3]),
        .I3(\victim_shftr_r_reg[2]_2 [2]),
        .O(\cmplx_burst_bytes_r[29]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT6 #(
    .INIT(64'hFFD0FFDF2F002000)) 
    \cmplx_burst_bytes_r[2]_i_1 
       (.I0(\cmplx_burst_bytes_r[33]_i_2_n_0 ),
        .I1(\cmplx_burst_bytes_r[30]_i_2_n_0 ),
        .I2(cmplx_wr_done),
        .I3(\cmplx_burst_bytes_r_reg[8]_i_2_n_0 ),
        .I4(\cmplx_burst_bytes_r[29]_i_2_n_0 ),
        .I5(\cmplx_burst_bytes_r_reg[8]_i_3_n_0 ),
        .O(cmplx_burst_bytes_ns[2]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT6 #(
    .INIT(64'hFFD0FFDF2F002000)) 
    \cmplx_burst_bytes_r[30]_i_1 
       (.I0(\cmplx_burst_bytes_r[34]_i_2_n_0 ),
        .I1(\cmplx_burst_bytes_r[30]_i_2_n_0 ),
        .I2(cmplx_wr_done),
        .I3(\cmplx_burst_bytes_r_reg[35]_i_4_n_0 ),
        .I4(\cmplx_burst_bytes_r[30]_i_3_n_0 ),
        .I5(\cmplx_burst_bytes_r_reg[35]_i_6_n_0 ),
        .O(cmplx_burst_bytes_ns[30]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hFAFFCACF)) 
    \cmplx_burst_bytes_r[30]_i_2 
       (.I0(\cmplx_burst_bytes_r_reg[35]_i_11_n_0 ),
        .I1(\victim_shftr_r_reg[32]_32 [3]),
        .I2(\valid_latency_reg[3] ),
        .I3(\cmplx_burst_bytes_r_reg[35]_i_10_n_0 ),
        .I4(\victim_shftr_r_reg[32]_32 [2]),
        .O(\cmplx_burst_bytes_r[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \cmplx_burst_bytes_r[30]_i_3 
       (.I0(\victim_shftr_r_reg[2]_2 [1]),
        .I1(\victim_shftr_r_reg[2]_2 [0]),
        .I2(\victim_shftr_r_reg[2]_2 [3]),
        .I3(\victim_shftr_r_reg[2]_2 [2]),
        .O(\cmplx_burst_bytes_r[30]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT6 #(
    .INIT(64'hFFD0FFDF2F002000)) 
    \cmplx_burst_bytes_r[31]_i_1 
       (.I0(\cmplx_burst_bytes_r[35]_i_2_n_0 ),
        .I1(\cmplx_burst_bytes_r[34]_i_3_n_0 ),
        .I2(cmplx_wr_done),
        .I3(\cmplx_burst_bytes_r_reg[35]_i_4_n_0 ),
        .I4(\cmplx_burst_bytes_r[31]_i_2_n_0 ),
        .I5(\cmplx_burst_bytes_r_reg[35]_i_6_n_0 ),
        .O(cmplx_burst_bytes_ns[31]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \cmplx_burst_bytes_r[31]_i_2 
       (.I0(\victim_shftr_r_reg[2]_2 [1]),
        .I1(\victim_shftr_r_reg[2]_2 [0]),
        .I2(\victim_shftr_r_reg[2]_2 [3]),
        .I3(\victim_shftr_r_reg[2]_2 [2]),
        .O(\cmplx_burst_bytes_r[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT6 #(
    .INIT(64'hFFD0FFDF2F002000)) 
    \cmplx_burst_bytes_r[32]_i_1 
       (.I0(\cmplx_burst_bytes_r[32]_i_2_n_0 ),
        .I1(\cmplx_burst_bytes_r[34]_i_3_n_0 ),
        .I2(cmplx_wr_done),
        .I3(\cmplx_burst_bytes_r_reg[35]_i_4_n_0 ),
        .I4(\cmplx_burst_bytes_r[32]_i_3_n_0 ),
        .I5(\cmplx_burst_bytes_r_reg[35]_i_6_n_0 ),
        .O(cmplx_burst_bytes_ns[32]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h30350005)) 
    \cmplx_burst_bytes_r[32]_i_2 
       (.I0(\cmplx_burst_bytes_r_reg[35]_i_8_n_0 ),
        .I1(\victim_shftr_r_reg[32]_32 [1]),
        .I2(\valid_latency_reg[3] ),
        .I3(\cmplx_burst_bytes_r_reg[35]_i_7_n_0 ),
        .I4(\victim_shftr_r_reg[32]_32 [0]),
        .O(\cmplx_burst_bytes_r[32]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \cmplx_burst_bytes_r[32]_i_3 
       (.I0(\victim_shftr_r_reg[2]_2 [3]),
        .I1(\victim_shftr_r_reg[2]_2 [2]),
        .I2(\victim_shftr_r_reg[2]_2 [1]),
        .I3(\victim_shftr_r_reg[2]_2 [0]),
        .O(\cmplx_burst_bytes_r[32]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT6 #(
    .INIT(64'hFFD0FFDF2F002000)) 
    \cmplx_burst_bytes_r[33]_i_1 
       (.I0(\cmplx_burst_bytes_r[33]_i_2_n_0 ),
        .I1(\cmplx_burst_bytes_r[34]_i_3_n_0 ),
        .I2(cmplx_wr_done),
        .I3(\cmplx_burst_bytes_r_reg[35]_i_4_n_0 ),
        .I4(\cmplx_burst_bytes_r[33]_i_3_n_0 ),
        .I5(\cmplx_burst_bytes_r_reg[35]_i_6_n_0 ),
        .O(cmplx_burst_bytes_ns[33]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h0A00CAC0)) 
    \cmplx_burst_bytes_r[33]_i_2 
       (.I0(\cmplx_burst_bytes_r_reg[35]_i_8_n_0 ),
        .I1(\victim_shftr_r_reg[32]_32 [1]),
        .I2(\valid_latency_reg[3] ),
        .I3(\cmplx_burst_bytes_r_reg[35]_i_7_n_0 ),
        .I4(\victim_shftr_r_reg[32]_32 [0]),
        .O(\cmplx_burst_bytes_r[33]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \cmplx_burst_bytes_r[33]_i_3 
       (.I0(\victim_shftr_r_reg[2]_2 [3]),
        .I1(\victim_shftr_r_reg[2]_2 [2]),
        .I2(\victim_shftr_r_reg[2]_2 [0]),
        .I3(\victim_shftr_r_reg[2]_2 [1]),
        .O(\cmplx_burst_bytes_r[33]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT6 #(
    .INIT(64'hFFD0FFDF2F002000)) 
    \cmplx_burst_bytes_r[34]_i_1 
       (.I0(\cmplx_burst_bytes_r[34]_i_2_n_0 ),
        .I1(\cmplx_burst_bytes_r[34]_i_3_n_0 ),
        .I2(cmplx_wr_done),
        .I3(\cmplx_burst_bytes_r_reg[35]_i_4_n_0 ),
        .I4(\cmplx_burst_bytes_r[34]_i_4_n_0 ),
        .I5(\cmplx_burst_bytes_r_reg[35]_i_6_n_0 ),
        .O(cmplx_burst_bytes_ns[34]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hC0CA000A)) 
    \cmplx_burst_bytes_r[34]_i_2 
       (.I0(\cmplx_burst_bytes_r_reg[35]_i_8_n_0 ),
        .I1(\victim_shftr_r_reg[32]_32 [1]),
        .I2(\valid_latency_reg[3] ),
        .I3(\cmplx_burst_bytes_r_reg[35]_i_7_n_0 ),
        .I4(\victim_shftr_r_reg[32]_32 [0]),
        .O(\cmplx_burst_bytes_r[34]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFA33FA)) 
    \cmplx_burst_bytes_r[34]_i_3 
       (.I0(\cmplx_burst_bytes_r_reg[35]_i_10_n_0 ),
        .I1(\victim_shftr_r_reg[32]_32 [2]),
        .I2(\cmplx_burst_bytes_r_reg[35]_i_11_n_0 ),
        .I3(\valid_latency_reg[3] ),
        .I4(\victim_shftr_r_reg[32]_32 [3]),
        .O(\cmplx_burst_bytes_r[34]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \cmplx_burst_bytes_r[34]_i_4 
       (.I0(\victim_shftr_r_reg[2]_2 [1]),
        .I1(\victim_shftr_r_reg[2]_2 [0]),
        .I2(\victim_shftr_r_reg[2]_2 [3]),
        .I3(\victim_shftr_r_reg[2]_2 [2]),
        .O(\cmplx_burst_bytes_r[34]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT6 #(
    .INIT(64'hFFD0FFDF2F002000)) 
    \cmplx_burst_bytes_r[35]_i_1 
       (.I0(\cmplx_burst_bytes_r[35]_i_2_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_3_n_0 ),
        .I2(cmplx_wr_done),
        .I3(\cmplx_burst_bytes_r_reg[35]_i_4_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_5_n_0 ),
        .I5(\cmplx_burst_bytes_r_reg[35]_i_6_n_0 ),
        .O(cmplx_burst_bytes_ns[35]));
  LUT3 #(
    .INIT(8'hB8)) 
    \cmplx_burst_bytes_r[35]_i_12 
       (.I0(rd_addr_r),
        .I1(p_0_in),
        .I2(Q[0]),
        .O(\cmplx_burst_bytes_r[35]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \cmplx_burst_bytes_r[35]_i_13 
       (.I0(\cmplx_burst_bytes_r[35]_i_26_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_27_n_0 ),
        .I2(\cmplx_burst_bytes_r[35]_i_28_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_29_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_30_n_0 ),
        .O(mem_out[4]));
  LUT5 #(
    .INIT(32'hFCBBFC88)) 
    \cmplx_burst_bytes_r[35]_i_14 
       (.I0(\cmplx_burst_bytes_r[35]_i_31_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_27_n_0 ),
        .I2(\cmplx_burst_bytes_r[35]_i_32_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_29_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_33_n_0 ),
        .O(mem_out[0]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \cmplx_burst_bytes_r[35]_i_15 
       (.I0(\cmplx_burst_bytes_r[35]_i_34_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_27_n_0 ),
        .I2(\cmplx_burst_bytes_r[35]_i_35_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_29_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_36_n_0 ),
        .O(mem_out[12]));
  LUT5 #(
    .INIT(32'hFCBBFC88)) 
    \cmplx_burst_bytes_r[35]_i_16 
       (.I0(\cmplx_burst_bytes_r[35]_i_37_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_27_n_0 ),
        .I2(\cmplx_burst_bytes_r[35]_i_38_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_29_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_39_n_0 ),
        .O(mem_out[8]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \cmplx_burst_bytes_r[35]_i_18 
       (.I0(\cmplx_burst_bytes_r[35]_i_40_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_41_n_0 ),
        .I2(\valid_latency_reg[3]_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_43_n_0 ),
        .I4(\valid_latency_reg[2] ),
        .I5(\cmplx_burst_bytes_r[35]_i_45_n_0 ),
        .O(\cmplx_burst_bytes_r[35]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h05F5030305F5F3F3)) 
    \cmplx_burst_bytes_r[35]_i_19 
       (.I0(\cmplx_burst_bytes_r[35]_i_46_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_47_n_0 ),
        .I2(\valid_latency_reg[3]_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_48_n_0 ),
        .I4(\valid_latency_reg[2] ),
        .I5(\cmplx_burst_bytes_r[35]_i_49_n_0 ),
        .O(\cmplx_burst_bytes_r[35]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h000A330A)) 
    \cmplx_burst_bytes_r[35]_i_2 
       (.I0(\cmplx_burst_bytes_r_reg[35]_i_7_n_0 ),
        .I1(\victim_shftr_r_reg[32]_32 [0]),
        .I2(\cmplx_burst_bytes_r_reg[35]_i_8_n_0 ),
        .I3(\valid_latency_reg[3] ),
        .I4(\victim_shftr_r_reg[32]_32 [1]),
        .O(\cmplx_burst_bytes_r[35]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cmplx_burst_bytes_r[35]_i_20 
       (.I0(\cmplx_burst_bytes_r[35]_i_50_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_51_n_0 ),
        .I2(\valid_latency_reg[3]_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_52_n_0 ),
        .I4(\valid_latency_reg[2] ),
        .I5(\cmplx_burst_bytes_r[35]_i_53_n_0 ),
        .O(\cmplx_burst_bytes_r[35]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cmplx_burst_bytes_r[35]_i_21 
       (.I0(\cmplx_burst_bytes_r[35]_i_54_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_55_n_0 ),
        .I2(\valid_latency_reg[3]_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_56_n_0 ),
        .I4(\valid_latency_reg[2] ),
        .I5(\cmplx_burst_bytes_r[35]_i_57_n_0 ),
        .O(\cmplx_burst_bytes_r[35]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \cmplx_burst_bytes_r[35]_i_22 
       (.I0(\cmplx_burst_bytes_r[35]_i_58_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_59_n_0 ),
        .I2(\valid_latency_reg[3]_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_60_n_0 ),
        .I4(\valid_latency_reg[2] ),
        .I5(\cmplx_burst_bytes_r[35]_i_61_n_0 ),
        .O(\cmplx_burst_bytes_r[35]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h05F5030305F5F3F3)) 
    \cmplx_burst_bytes_r[35]_i_23 
       (.I0(\cmplx_burst_bytes_r[35]_i_62_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_63_n_0 ),
        .I2(\valid_latency_reg[3]_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_64_n_0 ),
        .I4(\valid_latency_reg[2] ),
        .I5(\cmplx_burst_bytes_r[35]_i_65_n_0 ),
        .O(\cmplx_burst_bytes_r[35]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cmplx_burst_bytes_r[35]_i_24 
       (.I0(\cmplx_burst_bytes_r[35]_i_66_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_67_n_0 ),
        .I2(\valid_latency_reg[3]_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_68_n_0 ),
        .I4(\valid_latency_reg[2] ),
        .I5(\cmplx_burst_bytes_r[35]_i_69_n_0 ),
        .O(\cmplx_burst_bytes_r[35]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cmplx_burst_bytes_r[35]_i_25 
       (.I0(\cmplx_burst_bytes_r[35]_i_70_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_71_n_0 ),
        .I2(\valid_latency_reg[3]_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_72_n_0 ),
        .I4(\valid_latency_reg[2] ),
        .I5(\cmplx_burst_bytes_r[35]_i_73_n_0 ),
        .O(\cmplx_burst_bytes_r[35]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h00000000330176C4)) 
    \cmplx_burst_bytes_r[35]_i_26 
       (.I0(\cmplx_burst_bytes_r[35]_i_74_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_75_n_0 ),
        .I2(\cmplx_burst_bytes_r[35]_i_76_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_77_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_78_n_0 ),
        .I5(\cmplx_burst_bytes_r[35]_i_79_n_0 ),
        .O(\cmplx_burst_bytes_r[35]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cmplx_burst_bytes_r[35]_i_27 
       (.I0(\rd_addr_r_reg_n_0_[8] ),
        .I1(p_0_in),
        .I2(Q[8]),
        .O(\cmplx_burst_bytes_r[35]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hED59BEA675D318CB)) 
    \cmplx_burst_bytes_r[35]_i_28 
       (.I0(\cmplx_burst_bytes_r[35]_i_79_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_78_n_0 ),
        .I2(\cmplx_burst_bytes_r[35]_i_77_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_76_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_74_n_0 ),
        .I5(\cmplx_burst_bytes_r[35]_i_75_n_0 ),
        .O(\cmplx_burst_bytes_r[35]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cmplx_burst_bytes_r[35]_i_29 
       (.I0(\rd_addr_r_reg_n_0_[7] ),
        .I1(p_0_in),
        .I2(Q[7]),
        .O(\cmplx_burst_bytes_r[35]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hCC5FFF5F)) 
    \cmplx_burst_bytes_r[35]_i_3 
       (.I0(\cmplx_burst_bytes_r_reg[35]_i_10_n_0 ),
        .I1(\victim_shftr_r_reg[32]_32 [2]),
        .I2(\cmplx_burst_bytes_r_reg[35]_i_11_n_0 ),
        .I3(\valid_latency_reg[3] ),
        .I4(\victim_shftr_r_reg[32]_32 [3]),
        .O(\cmplx_burst_bytes_r[35]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h10285F789FB7AAE0)) 
    \cmplx_burst_bytes_r[35]_i_30 
       (.I0(\cmplx_burst_bytes_r[35]_i_79_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_78_n_0 ),
        .I2(\cmplx_burst_bytes_r[35]_i_77_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_76_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_75_n_0 ),
        .I5(\cmplx_burst_bytes_r[35]_i_74_n_0 ),
        .O(\cmplx_burst_bytes_r[35]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC8E2ADED)) 
    \cmplx_burst_bytes_r[35]_i_31 
       (.I0(\cmplx_burst_bytes_r[35]_i_76_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_74_n_0 ),
        .I2(\cmplx_burst_bytes_r[35]_i_77_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_75_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_78_n_0 ),
        .I5(\cmplx_burst_bytes_r[35]_i_79_n_0 ),
        .O(\cmplx_burst_bytes_r[35]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hD1C3BEB682CB7DD3)) 
    \cmplx_burst_bytes_r[35]_i_32 
       (.I0(\cmplx_burst_bytes_r[35]_i_79_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_78_n_0 ),
        .I2(\cmplx_burst_bytes_r[35]_i_77_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_75_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_76_n_0 ),
        .I5(\cmplx_burst_bytes_r[35]_i_74_n_0 ),
        .O(\cmplx_burst_bytes_r[35]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h66DD6E4AE668F00E)) 
    \cmplx_burst_bytes_r[35]_i_33 
       (.I0(\cmplx_burst_bytes_r[35]_i_79_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_78_n_0 ),
        .I2(\cmplx_burst_bytes_r[35]_i_76_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_77_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_75_n_0 ),
        .I5(\cmplx_burst_bytes_r[35]_i_74_n_0 ),
        .O(\cmplx_burst_bytes_r[35]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h000000005A04E062)) 
    \cmplx_burst_bytes_r[35]_i_34 
       (.I0(\cmplx_burst_bytes_r[35]_i_75_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_76_n_0 ),
        .I2(\cmplx_burst_bytes_r[35]_i_74_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_77_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_78_n_0 ),
        .I5(\cmplx_burst_bytes_r[35]_i_79_n_0 ),
        .O(\cmplx_burst_bytes_r[35]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hB00220206225410C)) 
    \cmplx_burst_bytes_r[35]_i_35 
       (.I0(\cmplx_burst_bytes_r[35]_i_79_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_78_n_0 ),
        .I2(\cmplx_burst_bytes_r[35]_i_77_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_76_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_74_n_0 ),
        .I5(\cmplx_burst_bytes_r[35]_i_75_n_0 ),
        .O(\cmplx_burst_bytes_r[35]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h54C6311A717100C2)) 
    \cmplx_burst_bytes_r[35]_i_36 
       (.I0(\cmplx_burst_bytes_r[35]_i_79_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_78_n_0 ),
        .I2(\cmplx_burst_bytes_r[35]_i_77_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_76_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_75_n_0 ),
        .I5(\cmplx_burst_bytes_r[35]_i_74_n_0 ),
        .O(\cmplx_burst_bytes_r[35]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFB813A59)) 
    \cmplx_burst_bytes_r[35]_i_37 
       (.I0(\cmplx_burst_bytes_r[35]_i_74_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_76_n_0 ),
        .I2(\cmplx_burst_bytes_r[35]_i_75_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_77_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_78_n_0 ),
        .I5(\cmplx_burst_bytes_r[35]_i_79_n_0 ),
        .O(\cmplx_burst_bytes_r[35]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hB02000204251250D)) 
    \cmplx_burst_bytes_r[35]_i_38 
       (.I0(\cmplx_burst_bytes_r[35]_i_79_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_78_n_0 ),
        .I2(\cmplx_burst_bytes_r[35]_i_77_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_74_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_76_n_0 ),
        .I5(\cmplx_burst_bytes_r[35]_i_75_n_0 ),
        .O(\cmplx_burst_bytes_r[35]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h089100A00006D2A4)) 
    \cmplx_burst_bytes_r[35]_i_39 
       (.I0(\cmplx_burst_bytes_r[35]_i_79_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_78_n_0 ),
        .I2(\cmplx_burst_bytes_r[35]_i_76_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_77_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_75_n_0 ),
        .I5(\cmplx_burst_bytes_r[35]_i_74_n_0 ),
        .O(\cmplx_burst_bytes_r[35]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \cmplx_burst_bytes_r[35]_i_40 
       (.I0(\victim_shftr_r_reg[8]_8 [0]),
        .I1(\victim_shftr_r_reg[9]_9 [0]),
        .I2(\valid_latency_reg[1] ),
        .I3(A[0]),
        .I4(\victim_shftr_r_reg[10]_10 [0]),
        .I5(\victim_shftr_r_reg[11]_11 [0]),
        .O(\cmplx_burst_bytes_r[35]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \cmplx_burst_bytes_r[35]_i_41 
       (.I0(\victim_shftr_r_reg[12]_12 [0]),
        .I1(\victim_shftr_r_reg[13]_13 [0]),
        .I2(\valid_latency_reg[1] ),
        .I3(A[0]),
        .I4(\victim_shftr_r_reg[14]_14 [0]),
        .I5(\victim_shftr_r_reg[15]_15 [0]),
        .O(\cmplx_burst_bytes_r[35]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \cmplx_burst_bytes_r[35]_i_43 
       (.I0(D[0]),
        .I1(\victim_shftr_r_reg[1]_1 [0]),
        .I2(\valid_latency_reg[1] ),
        .I3(A[0]),
        .I4(\victim_shftr_r_reg[2]_2 [0]),
        .I5(\victim_shftr_r_reg[3]_3 [0]),
        .O(\cmplx_burst_bytes_r[35]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \cmplx_burst_bytes_r[35]_i_45 
       (.I0(\victim_shftr_r_reg[4]_4 [0]),
        .I1(\victim_shftr_r_reg[5]_5 [0]),
        .I2(\valid_latency_reg[1] ),
        .I3(A[0]),
        .I4(\victim_shftr_r_reg[6]_6 [0]),
        .I5(\victim_shftr_r_reg[7]_7 [0]),
        .O(\cmplx_burst_bytes_r[35]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \cmplx_burst_bytes_r[35]_i_46 
       (.I0(\victim_shftr_r_reg[16]_16 [0]),
        .I1(\victim_shftr_r_reg[17]_17 [0]),
        .I2(\valid_latency_reg[1] ),
        .I3(A[0]),
        .I4(\victim_shftr_r_reg[18]_18 [0]),
        .I5(\victim_shftr_r_reg[19]_19 [0]),
        .O(\cmplx_burst_bytes_r[35]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \cmplx_burst_bytes_r[35]_i_47 
       (.I0(\victim_shftr_r_reg[20]_20 [0]),
        .I1(\victim_shftr_r_reg[21]_21 [0]),
        .I2(\valid_latency_reg[1] ),
        .I3(A[0]),
        .I4(\victim_shftr_r_reg[22]_22 [0]),
        .I5(\victim_shftr_r_reg[23]_23 [0]),
        .O(\cmplx_burst_bytes_r[35]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \cmplx_burst_bytes_r[35]_i_48 
       (.I0(\victim_shftr_r_reg[24]_24 [0]),
        .I1(\victim_shftr_r_reg[25]_25 [0]),
        .I2(\valid_latency_reg[1] ),
        .I3(A[0]),
        .I4(\victim_shftr_r_reg[26]_26 [0]),
        .I5(\victim_shftr_r_reg[27]_27 [0]),
        .O(\cmplx_burst_bytes_r[35]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \cmplx_burst_bytes_r[35]_i_49 
       (.I0(\victim_shftr_r_reg[28]_28 [0]),
        .I1(\victim_shftr_r_reg[29]_29 [0]),
        .I2(\valid_latency_reg[1] ),
        .I3(A[0]),
        .I4(\victim_shftr_r_reg[30]_30 [0]),
        .I5(\victim_shftr_r_reg[31]_31 [0]),
        .O(\cmplx_burst_bytes_r[35]_i_49_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \cmplx_burst_bytes_r[35]_i_5 
       (.I0(\victim_shftr_r_reg[2]_2 [1]),
        .I1(\victim_shftr_r_reg[2]_2 [0]),
        .I2(\victim_shftr_r_reg[2]_2 [3]),
        .I3(\victim_shftr_r_reg[2]_2 [2]),
        .O(\cmplx_burst_bytes_r[35]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \cmplx_burst_bytes_r[35]_i_50 
       (.I0(\victim_shftr_r_reg[8]_8 [1]),
        .I1(\victim_shftr_r_reg[9]_9 [1]),
        .I2(\valid_latency_reg[1] ),
        .I3(A[0]),
        .I4(\victim_shftr_r_reg[10]_10 [1]),
        .I5(\victim_shftr_r_reg[11]_11 [1]),
        .O(\cmplx_burst_bytes_r[35]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \cmplx_burst_bytes_r[35]_i_51 
       (.I0(\victim_shftr_r_reg[12]_12 [1]),
        .I1(\victim_shftr_r_reg[13]_13 [1]),
        .I2(\valid_latency_reg[1] ),
        .I3(A[0]),
        .I4(\victim_shftr_r_reg[14]_14 [1]),
        .I5(\victim_shftr_r_reg[15]_15 [1]),
        .O(\cmplx_burst_bytes_r[35]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \cmplx_burst_bytes_r[35]_i_52 
       (.I0(D[1]),
        .I1(\victim_shftr_r_reg[1]_1 [1]),
        .I2(\valid_latency_reg[1] ),
        .I3(A[0]),
        .I4(\victim_shftr_r_reg[2]_2 [1]),
        .I5(\victim_shftr_r_reg[3]_3 [1]),
        .O(\cmplx_burst_bytes_r[35]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \cmplx_burst_bytes_r[35]_i_53 
       (.I0(\victim_shftr_r_reg[4]_4 [1]),
        .I1(\victim_shftr_r_reg[5]_5 [1]),
        .I2(\valid_latency_reg[1] ),
        .I3(A[0]),
        .I4(\victim_shftr_r_reg[6]_6 [1]),
        .I5(\victim_shftr_r_reg[7]_7 [1]),
        .O(\cmplx_burst_bytes_r[35]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \cmplx_burst_bytes_r[35]_i_54 
       (.I0(\victim_shftr_r_reg[24]_24 [1]),
        .I1(\victim_shftr_r_reg[25]_25 [1]),
        .I2(\valid_latency_reg[1] ),
        .I3(A[0]),
        .I4(\victim_shftr_r_reg[26]_26 [1]),
        .I5(\victim_shftr_r_reg[27]_27 [1]),
        .O(\cmplx_burst_bytes_r[35]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \cmplx_burst_bytes_r[35]_i_55 
       (.I0(\victim_shftr_r_reg[28]_28 [1]),
        .I1(\victim_shftr_r_reg[29]_29 [1]),
        .I2(\valid_latency_reg[1] ),
        .I3(A[0]),
        .I4(\victim_shftr_r_reg[30]_30 [1]),
        .I5(\victim_shftr_r_reg[31]_31 [1]),
        .O(\cmplx_burst_bytes_r[35]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \cmplx_burst_bytes_r[35]_i_56 
       (.I0(\victim_shftr_r_reg[16]_16 [1]),
        .I1(\victim_shftr_r_reg[17]_17 [1]),
        .I2(\valid_latency_reg[1] ),
        .I3(A[0]),
        .I4(\victim_shftr_r_reg[18]_18 [1]),
        .I5(\victim_shftr_r_reg[19]_19 [1]),
        .O(\cmplx_burst_bytes_r[35]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \cmplx_burst_bytes_r[35]_i_57 
       (.I0(\victim_shftr_r_reg[20]_20 [1]),
        .I1(\victim_shftr_r_reg[21]_21 [1]),
        .I2(\valid_latency_reg[1] ),
        .I3(A[0]),
        .I4(\victim_shftr_r_reg[22]_22 [1]),
        .I5(\victim_shftr_r_reg[23]_23 [1]),
        .O(\cmplx_burst_bytes_r[35]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \cmplx_burst_bytes_r[35]_i_58 
       (.I0(\victim_shftr_r_reg[8]_8 [2]),
        .I1(\victim_shftr_r_reg[9]_9 [2]),
        .I2(\valid_latency_reg[1] ),
        .I3(A[0]),
        .I4(\victim_shftr_r_reg[10]_10 [2]),
        .I5(\victim_shftr_r_reg[11]_11 [2]),
        .O(\cmplx_burst_bytes_r[35]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \cmplx_burst_bytes_r[35]_i_59 
       (.I0(\victim_shftr_r_reg[12]_12 [2]),
        .I1(\victim_shftr_r_reg[13]_13 [2]),
        .I2(\valid_latency_reg[1] ),
        .I3(A[0]),
        .I4(\victim_shftr_r_reg[14]_14 [2]),
        .I5(\victim_shftr_r_reg[15]_15 [2]),
        .O(\cmplx_burst_bytes_r[35]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \cmplx_burst_bytes_r[35]_i_60 
       (.I0(D[2]),
        .I1(\victim_shftr_r_reg[1]_1 [2]),
        .I2(\valid_latency_reg[1] ),
        .I3(A[0]),
        .I4(\victim_shftr_r_reg[2]_2 [2]),
        .I5(\victim_shftr_r_reg[3]_3 [2]),
        .O(\cmplx_burst_bytes_r[35]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \cmplx_burst_bytes_r[35]_i_61 
       (.I0(\victim_shftr_r_reg[4]_4 [2]),
        .I1(\victim_shftr_r_reg[5]_5 [2]),
        .I2(\valid_latency_reg[1] ),
        .I3(A[0]),
        .I4(\victim_shftr_r_reg[6]_6 [2]),
        .I5(\victim_shftr_r_reg[7]_7 [2]),
        .O(\cmplx_burst_bytes_r[35]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \cmplx_burst_bytes_r[35]_i_62 
       (.I0(\victim_shftr_r_reg[16]_16 [2]),
        .I1(\victim_shftr_r_reg[17]_17 [2]),
        .I2(\valid_latency_reg[1] ),
        .I3(A[0]),
        .I4(\victim_shftr_r_reg[18]_18 [2]),
        .I5(\victim_shftr_r_reg[19]_19 [2]),
        .O(\cmplx_burst_bytes_r[35]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \cmplx_burst_bytes_r[35]_i_63 
       (.I0(\victim_shftr_r_reg[20]_20 [2]),
        .I1(\victim_shftr_r_reg[21]_21 [2]),
        .I2(\valid_latency_reg[1] ),
        .I3(A[0]),
        .I4(\victim_shftr_r_reg[22]_22 [2]),
        .I5(\victim_shftr_r_reg[23]_23 [2]),
        .O(\cmplx_burst_bytes_r[35]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \cmplx_burst_bytes_r[35]_i_64 
       (.I0(\victim_shftr_r_reg[24]_24 [2]),
        .I1(\victim_shftr_r_reg[25]_25 [2]),
        .I2(\valid_latency_reg[1] ),
        .I3(A[0]),
        .I4(\victim_shftr_r_reg[26]_26 [2]),
        .I5(\victim_shftr_r_reg[27]_27 [2]),
        .O(\cmplx_burst_bytes_r[35]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \cmplx_burst_bytes_r[35]_i_65 
       (.I0(\victim_shftr_r_reg[28]_28 [2]),
        .I1(\victim_shftr_r_reg[29]_29 [2]),
        .I2(\valid_latency_reg[1] ),
        .I3(A[0]),
        .I4(\victim_shftr_r_reg[30]_30 [2]),
        .I5(\victim_shftr_r_reg[31]_31 [2]),
        .O(\cmplx_burst_bytes_r[35]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \cmplx_burst_bytes_r[35]_i_66 
       (.I0(\victim_shftr_r_reg[8]_8 [3]),
        .I1(\victim_shftr_r_reg[9]_9 [3]),
        .I2(\valid_latency_reg[1] ),
        .I3(A[0]),
        .I4(\victim_shftr_r_reg[10]_10 [3]),
        .I5(\victim_shftr_r_reg[11]_11 [3]),
        .O(\cmplx_burst_bytes_r[35]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \cmplx_burst_bytes_r[35]_i_67 
       (.I0(\victim_shftr_r_reg[12]_12 [3]),
        .I1(\victim_shftr_r_reg[13]_13 [3]),
        .I2(\valid_latency_reg[1] ),
        .I3(A[0]),
        .I4(\victim_shftr_r_reg[14]_14 [3]),
        .I5(\victim_shftr_r_reg[15]_15 [3]),
        .O(\cmplx_burst_bytes_r[35]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \cmplx_burst_bytes_r[35]_i_68 
       (.I0(D[3]),
        .I1(\victim_shftr_r_reg[1]_1 [3]),
        .I2(\valid_latency_reg[1] ),
        .I3(A[0]),
        .I4(\victim_shftr_r_reg[2]_2 [3]),
        .I5(\victim_shftr_r_reg[3]_3 [3]),
        .O(\cmplx_burst_bytes_r[35]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \cmplx_burst_bytes_r[35]_i_69 
       (.I0(\victim_shftr_r_reg[4]_4 [3]),
        .I1(\victim_shftr_r_reg[5]_5 [3]),
        .I2(\valid_latency_reg[1] ),
        .I3(A[0]),
        .I4(\victim_shftr_r_reg[6]_6 [3]),
        .I5(\victim_shftr_r_reg[7]_7 [3]),
        .O(\cmplx_burst_bytes_r[35]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \cmplx_burst_bytes_r[35]_i_70 
       (.I0(\victim_shftr_r_reg[24]_24 [3]),
        .I1(\victim_shftr_r_reg[25]_25 [3]),
        .I2(\valid_latency_reg[1] ),
        .I3(A[0]),
        .I4(\victim_shftr_r_reg[26]_26 [3]),
        .I5(\victim_shftr_r_reg[27]_27 [3]),
        .O(\cmplx_burst_bytes_r[35]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \cmplx_burst_bytes_r[35]_i_71 
       (.I0(\victim_shftr_r_reg[28]_28 [3]),
        .I1(\victim_shftr_r_reg[29]_29 [3]),
        .I2(\valid_latency_reg[1] ),
        .I3(A[0]),
        .I4(\victim_shftr_r_reg[30]_30 [3]),
        .I5(\victim_shftr_r_reg[31]_31 [3]),
        .O(\cmplx_burst_bytes_r[35]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \cmplx_burst_bytes_r[35]_i_72 
       (.I0(\victim_shftr_r_reg[16]_16 [3]),
        .I1(\victim_shftr_r_reg[17]_17 [3]),
        .I2(\valid_latency_reg[1] ),
        .I3(A[0]),
        .I4(\victim_shftr_r_reg[18]_18 [3]),
        .I5(\victim_shftr_r_reg[19]_19 [3]),
        .O(\cmplx_burst_bytes_r[35]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \cmplx_burst_bytes_r[35]_i_73 
       (.I0(\victim_shftr_r_reg[20]_20 [3]),
        .I1(\victim_shftr_r_reg[21]_21 [3]),
        .I2(\valid_latency_reg[1] ),
        .I3(A[0]),
        .I4(\victim_shftr_r_reg[22]_22 [3]),
        .I5(\victim_shftr_r_reg[23]_23 [3]),
        .O(\cmplx_burst_bytes_r[35]_i_73_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cmplx_burst_bytes_r[35]_i_74 
       (.I0(\rd_addr_r_reg_n_0_[3] ),
        .I1(p_0_in),
        .I2(Q[3]),
        .O(\cmplx_burst_bytes_r[35]_i_74_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cmplx_burst_bytes_r[35]_i_75 
       (.I0(\rd_addr_r_reg_n_0_[4] ),
        .I1(p_0_in),
        .I2(Q[4]),
        .O(\cmplx_burst_bytes_r[35]_i_75_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cmplx_burst_bytes_r[35]_i_76 
       (.I0(\rd_addr_r_reg_n_0_[1] ),
        .I1(p_0_in),
        .I2(Q[1]),
        .O(\cmplx_burst_bytes_r[35]_i_76_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cmplx_burst_bytes_r[35]_i_77 
       (.I0(\rd_addr_r_reg_n_0_[2] ),
        .I1(p_0_in),
        .I2(Q[2]),
        .O(\cmplx_burst_bytes_r[35]_i_77_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cmplx_burst_bytes_r[35]_i_78 
       (.I0(\rd_addr_r_reg_n_0_[5] ),
        .I1(p_0_in),
        .I2(Q[5]),
        .O(\cmplx_burst_bytes_r[35]_i_78_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cmplx_burst_bytes_r[35]_i_79 
       (.I0(\rd_addr_r_reg_n_0_[6] ),
        .I1(p_0_in),
        .I2(Q[6]),
        .O(\cmplx_burst_bytes_r[35]_i_79_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT6 #(
    .INIT(64'hFFD0FFDF2F002000)) 
    \cmplx_burst_bytes_r[3]_i_1 
       (.I0(\cmplx_burst_bytes_r[34]_i_2_n_0 ),
        .I1(\cmplx_burst_bytes_r[30]_i_2_n_0 ),
        .I2(cmplx_wr_done),
        .I3(\cmplx_burst_bytes_r_reg[8]_i_2_n_0 ),
        .I4(\cmplx_burst_bytes_r[30]_i_3_n_0 ),
        .I5(\cmplx_burst_bytes_r_reg[8]_i_3_n_0 ),
        .O(cmplx_burst_bytes_ns[3]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT6 #(
    .INIT(64'hFFD0FFDF2F002000)) 
    \cmplx_burst_bytes_r[4]_i_1 
       (.I0(\cmplx_burst_bytes_r[35]_i_2_n_0 ),
        .I1(\cmplx_burst_bytes_r[34]_i_3_n_0 ),
        .I2(cmplx_wr_done),
        .I3(\cmplx_burst_bytes_r_reg[8]_i_2_n_0 ),
        .I4(\cmplx_burst_bytes_r[31]_i_2_n_0 ),
        .I5(\cmplx_burst_bytes_r_reg[8]_i_3_n_0 ),
        .O(cmplx_burst_bytes_ns[4]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT6 #(
    .INIT(64'hFFD0FFDF2F002000)) 
    \cmplx_burst_bytes_r[5]_i_1 
       (.I0(\cmplx_burst_bytes_r[32]_i_2_n_0 ),
        .I1(\cmplx_burst_bytes_r[34]_i_3_n_0 ),
        .I2(cmplx_wr_done),
        .I3(\cmplx_burst_bytes_r_reg[8]_i_2_n_0 ),
        .I4(\cmplx_burst_bytes_r[32]_i_3_n_0 ),
        .I5(\cmplx_burst_bytes_r_reg[8]_i_3_n_0 ),
        .O(cmplx_burst_bytes_ns[5]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT6 #(
    .INIT(64'hFFD0FFDF2F002000)) 
    \cmplx_burst_bytes_r[6]_i_1 
       (.I0(\cmplx_burst_bytes_r[33]_i_2_n_0 ),
        .I1(\cmplx_burst_bytes_r[34]_i_3_n_0 ),
        .I2(cmplx_wr_done),
        .I3(\cmplx_burst_bytes_r_reg[8]_i_2_n_0 ),
        .I4(\cmplx_burst_bytes_r[33]_i_3_n_0 ),
        .I5(\cmplx_burst_bytes_r_reg[8]_i_3_n_0 ),
        .O(cmplx_burst_bytes_ns[6]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT6 #(
    .INIT(64'hFFD0FFDF2F002000)) 
    \cmplx_burst_bytes_r[7]_i_1 
       (.I0(\cmplx_burst_bytes_r[34]_i_2_n_0 ),
        .I1(\cmplx_burst_bytes_r[34]_i_3_n_0 ),
        .I2(cmplx_wr_done),
        .I3(\cmplx_burst_bytes_r_reg[8]_i_2_n_0 ),
        .I4(\cmplx_burst_bytes_r[34]_i_4_n_0 ),
        .I5(\cmplx_burst_bytes_r_reg[8]_i_3_n_0 ),
        .O(cmplx_burst_bytes_ns[7]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT6 #(
    .INIT(64'hFFD0FFDF2F002000)) 
    \cmplx_burst_bytes_r[8]_i_1 
       (.I0(\cmplx_burst_bytes_r[35]_i_2_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_3_n_0 ),
        .I2(cmplx_wr_done),
        .I3(\cmplx_burst_bytes_r_reg[8]_i_2_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_5_n_0 ),
        .I5(\cmplx_burst_bytes_r_reg[8]_i_3_n_0 ),
        .O(cmplx_burst_bytes_ns[8]));
  LUT6 #(
    .INIT(64'h93929A1D89539F53)) 
    \cmplx_burst_bytes_r[8]_i_10 
       (.I0(\cmplx_burst_bytes_r[35]_i_79_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_78_n_0 ),
        .I2(\cmplx_burst_bytes_r[35]_i_77_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_76_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_75_n_0 ),
        .I5(\cmplx_burst_bytes_r[35]_i_74_n_0 ),
        .O(\cmplx_burst_bytes_r[8]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000022100629)) 
    \cmplx_burst_bytes_r[8]_i_11 
       (.I0(\cmplx_burst_bytes_r[35]_i_75_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_74_n_0 ),
        .I2(\cmplx_burst_bytes_r[35]_i_76_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_77_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_78_n_0 ),
        .I5(\cmplx_burst_bytes_r[35]_i_79_n_0 ),
        .O(\cmplx_burst_bytes_r[8]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h77244951599AA608)) 
    \cmplx_burst_bytes_r[8]_i_12 
       (.I0(\cmplx_burst_bytes_r[35]_i_79_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_78_n_0 ),
        .I2(\cmplx_burst_bytes_r[35]_i_77_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_75_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_76_n_0 ),
        .I5(\cmplx_burst_bytes_r[35]_i_74_n_0 ),
        .O(\cmplx_burst_bytes_r[8]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h1C45FA94812969F5)) 
    \cmplx_burst_bytes_r[8]_i_13 
       (.I0(\cmplx_burst_bytes_r[35]_i_79_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_78_n_0 ),
        .I2(\cmplx_burst_bytes_r[35]_i_77_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_76_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_74_n_0 ),
        .I5(\cmplx_burst_bytes_r[35]_i_75_n_0 ),
        .O(\cmplx_burst_bytes_r[8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h000000000113A57E)) 
    \cmplx_burst_bytes_r[8]_i_14 
       (.I0(\cmplx_burst_bytes_r[35]_i_74_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_75_n_0 ),
        .I2(\cmplx_burst_bytes_r[35]_i_76_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_77_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_78_n_0 ),
        .I5(\cmplx_burst_bytes_r[35]_i_79_n_0 ),
        .O(\cmplx_burst_bytes_r[8]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h7C3977A4DB6B5BE9)) 
    \cmplx_burst_bytes_r[8]_i_15 
       (.I0(\cmplx_burst_bytes_r[35]_i_79_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_78_n_0 ),
        .I2(\cmplx_burst_bytes_r[35]_i_77_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_76_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_74_n_0 ),
        .I5(\cmplx_burst_bytes_r[35]_i_75_n_0 ),
        .O(\cmplx_burst_bytes_r[8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h5FF67CF7EFB5BD79)) 
    \cmplx_burst_bytes_r[8]_i_16 
       (.I0(\cmplx_burst_bytes_r[35]_i_79_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_78_n_0 ),
        .I2(\cmplx_burst_bytes_r[35]_i_77_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_76_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_75_n_0 ),
        .I5(\cmplx_burst_bytes_r[35]_i_74_n_0 ),
        .O(\cmplx_burst_bytes_r[8]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h000000001101DA81)) 
    \cmplx_burst_bytes_r[8]_i_17 
       (.I0(\cmplx_burst_bytes_r[35]_i_74_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_75_n_0 ),
        .I2(\cmplx_burst_bytes_r[35]_i_76_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_77_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_78_n_0 ),
        .I5(\cmplx_burst_bytes_r[35]_i_79_n_0 ),
        .O(\cmplx_burst_bytes_r[8]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h743DD3CA0AF57A41)) 
    \cmplx_burst_bytes_r[8]_i_18 
       (.I0(\cmplx_burst_bytes_r[35]_i_79_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_78_n_0 ),
        .I2(\cmplx_burst_bytes_r[35]_i_77_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_76_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_75_n_0 ),
        .I5(\cmplx_burst_bytes_r[35]_i_74_n_0 ),
        .O(\cmplx_burst_bytes_r[8]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h7829945AEFC3CB57)) 
    \cmplx_burst_bytes_r[8]_i_19 
       (.I0(\cmplx_burst_bytes_r[35]_i_79_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_78_n_0 ),
        .I2(\cmplx_burst_bytes_r[35]_i_77_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_76_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_74_n_0 ),
        .I5(\cmplx_burst_bytes_r[35]_i_75_n_0 ),
        .O(\cmplx_burst_bytes_r[8]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \cmplx_burst_bytes_r[8]_i_4 
       (.I0(\cmplx_burst_bytes_r[8]_i_8_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_27_n_0 ),
        .I2(\cmplx_burst_bytes_r[8]_i_9_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_29_n_0 ),
        .I4(\cmplx_burst_bytes_r[8]_i_10_n_0 ),
        .O(mem_out[7]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \cmplx_burst_bytes_r[8]_i_5 
       (.I0(\cmplx_burst_bytes_r[8]_i_11_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_27_n_0 ),
        .I2(\cmplx_burst_bytes_r[8]_i_12_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_29_n_0 ),
        .I4(\cmplx_burst_bytes_r[8]_i_13_n_0 ),
        .O(mem_out[3]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \cmplx_burst_bytes_r[8]_i_6 
       (.I0(\cmplx_burst_bytes_r[8]_i_14_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_27_n_0 ),
        .I2(\cmplx_burst_bytes_r[8]_i_15_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_29_n_0 ),
        .I4(\cmplx_burst_bytes_r[8]_i_16_n_0 ),
        .O(mem_out[15]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \cmplx_burst_bytes_r[8]_i_7 
       (.I0(\cmplx_burst_bytes_r[8]_i_17_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_27_n_0 ),
        .I2(\cmplx_burst_bytes_r[8]_i_18_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_29_n_0 ),
        .I4(\cmplx_burst_bytes_r[8]_i_19_n_0 ),
        .O(mem_out[11]));
  LUT6 #(
    .INIT(64'h000000000A40598A)) 
    \cmplx_burst_bytes_r[8]_i_8 
       (.I0(\cmplx_burst_bytes_r[35]_i_76_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_75_n_0 ),
        .I2(\cmplx_burst_bytes_r[35]_i_74_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_77_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_78_n_0 ),
        .I5(\cmplx_burst_bytes_r[35]_i_79_n_0 ),
        .O(\cmplx_burst_bytes_r[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6FFF7D3C08241824)) 
    \cmplx_burst_bytes_r[8]_i_9 
       (.I0(\cmplx_burst_bytes_r[35]_i_79_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_78_n_0 ),
        .I2(\cmplx_burst_bytes_r[35]_i_77_n_0 ),
        .I3(\cmplx_burst_bytes_r[35]_i_74_n_0 ),
        .I4(\cmplx_burst_bytes_r[35]_i_75_n_0 ),
        .I5(\cmplx_burst_bytes_r[35]_i_76_n_0 ),
        .O(\cmplx_burst_bytes_r[8]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT6 #(
    .INIT(64'hFFD0FFDF2F002000)) 
    \cmplx_burst_bytes_r[9]_i_1 
       (.I0(\cmplx_burst_bytes_r[35]_i_2_n_0 ),
        .I1(\cmplx_burst_bytes_r[30]_i_2_n_0 ),
        .I2(cmplx_wr_done),
        .I3(\cmplx_burst_bytes_r_reg[17]_i_2_n_0 ),
        .I4(\cmplx_burst_bytes_r[27]_i_2_n_0 ),
        .I5(\cmplx_burst_bytes_r_reg[17]_i_3_n_0 ),
        .O(cmplx_burst_bytes_ns[9]));
  FDRE \cmplx_burst_bytes_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(cmplx_burst_bytes_ns[0]),
        .Q(\init_wr_data1_r_reg[71] [0]),
        .R(1'b0));
  FDRE \cmplx_burst_bytes_r_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(cmplx_burst_bytes_ns[10]),
        .Q(cmplx_rd_burst_bytes[10]),
        .R(1'b0));
  FDRE \cmplx_burst_bytes_r_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(cmplx_burst_bytes_ns[11]),
        .Q(\init_wr_data1_r_reg[71] [6]),
        .R(1'b0));
  FDRE \cmplx_burst_bytes_r_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(cmplx_burst_bytes_ns[12]),
        .Q(cmplx_rd_burst_bytes[12]),
        .R(1'b0));
  FDRE \cmplx_burst_bytes_r_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(cmplx_burst_bytes_ns[13]),
        .Q(\init_wr_data1_r_reg[71] [7]),
        .R(1'b0));
  FDRE \cmplx_burst_bytes_r_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(cmplx_burst_bytes_ns[14]),
        .Q(cmplx_rd_burst_bytes[14]),
        .R(1'b0));
  FDRE \cmplx_burst_bytes_r_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(cmplx_burst_bytes_ns[15]),
        .Q(\init_wr_data1_r_reg[71] [8]),
        .R(1'b0));
  FDRE \cmplx_burst_bytes_r_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(cmplx_burst_bytes_ns[16]),
        .Q(cmplx_rd_burst_bytes[16]),
        .R(1'b0));
  FDRE \cmplx_burst_bytes_r_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(cmplx_burst_bytes_ns[17]),
        .Q(\init_wr_data1_r_reg[71] [9]),
        .R(1'b0));
  MUXF7 \cmplx_burst_bytes_r_reg[17]_i_2 
       (.I0(mem_out[6]),
        .I1(mem_out[2]),
        .O(\cmplx_burst_bytes_r_reg[17]_i_2_n_0 ),
        .S(\cmplx_burst_bytes_r[35]_i_12_n_0 ));
  MUXF7 \cmplx_burst_bytes_r_reg[17]_i_3 
       (.I0(mem_out[14]),
        .I1(mem_out[10]),
        .O(\cmplx_burst_bytes_r_reg[17]_i_3_n_0 ),
        .S(\cmplx_burst_bytes_r[35]_i_12_n_0 ));
  FDRE \cmplx_burst_bytes_r_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(cmplx_burst_bytes_ns[18]),
        .Q(\init_wr_data1_r_reg[71] [10]),
        .R(1'b0));
  FDRE \cmplx_burst_bytes_r_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(cmplx_burst_bytes_ns[19]),
        .Q(\init_wr_data1_r_reg[71] [11]),
        .R(1'b0));
  FDRE \cmplx_burst_bytes_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(cmplx_burst_bytes_ns[1]),
        .Q(cmplx_rd_burst_bytes[1]),
        .R(1'b0));
  FDRE \cmplx_burst_bytes_r_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(cmplx_burst_bytes_ns[20]),
        .Q(\init_wr_data1_r_reg[71] [12]),
        .R(1'b0));
  FDRE \cmplx_burst_bytes_r_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(cmplx_burst_bytes_ns[21]),
        .Q(\init_wr_data1_r_reg[71] [13]),
        .R(1'b0));
  FDRE \cmplx_burst_bytes_r_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(cmplx_burst_bytes_ns[22]),
        .Q(\init_wr_data1_r_reg[71] [14]),
        .R(1'b0));
  FDRE \cmplx_burst_bytes_r_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(cmplx_burst_bytes_ns[23]),
        .Q(\init_wr_data1_r_reg[71] [15]),
        .R(1'b0));
  FDRE \cmplx_burst_bytes_r_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(cmplx_burst_bytes_ns[24]),
        .Q(\init_wr_data1_r_reg[71] [16]),
        .R(1'b0));
  FDRE \cmplx_burst_bytes_r_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(cmplx_burst_bytes_ns[25]),
        .Q(\init_wr_data1_r_reg[71] [17]),
        .R(1'b0));
  FDRE \cmplx_burst_bytes_r_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(cmplx_burst_bytes_ns[26]),
        .Q(\init_wr_data1_r_reg[71] [18]),
        .R(1'b0));
  MUXF7 \cmplx_burst_bytes_r_reg[26]_i_2 
       (.I0(mem_out[5]),
        .I1(mem_out[1]),
        .O(\cmplx_burst_bytes_r_reg[26]_i_2_n_0 ),
        .S(\cmplx_burst_bytes_r[35]_i_12_n_0 ));
  MUXF7 \cmplx_burst_bytes_r_reg[26]_i_3 
       (.I0(mem_out[13]),
        .I1(mem_out[9]),
        .O(\cmplx_burst_bytes_r_reg[26]_i_3_n_0 ),
        .S(\cmplx_burst_bytes_r[35]_i_12_n_0 ));
  FDRE \cmplx_burst_bytes_r_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(cmplx_burst_bytes_ns[27]),
        .Q(\init_wr_data1_r_reg[71] [19]),
        .R(1'b0));
  FDRE \cmplx_burst_bytes_r_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(cmplx_burst_bytes_ns[28]),
        .Q(\init_wr_data1_r_reg[71] [20]),
        .R(1'b0));
  FDRE \cmplx_burst_bytes_r_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(cmplx_burst_bytes_ns[29]),
        .Q(\init_wr_data1_r_reg[71] [21]),
        .R(1'b0));
  FDRE \cmplx_burst_bytes_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(cmplx_burst_bytes_ns[2]),
        .Q(\init_wr_data1_r_reg[71] [1]),
        .R(1'b0));
  FDRE \cmplx_burst_bytes_r_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(cmplx_burst_bytes_ns[30]),
        .Q(\init_wr_data1_r_reg[71] [22]),
        .R(1'b0));
  FDRE \cmplx_burst_bytes_r_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(cmplx_burst_bytes_ns[31]),
        .Q(\init_wr_data1_r_reg[71] [23]),
        .R(1'b0));
  FDRE \cmplx_burst_bytes_r_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(cmplx_burst_bytes_ns[32]),
        .Q(\init_wr_data1_r_reg[71] [24]),
        .R(1'b0));
  FDRE \cmplx_burst_bytes_r_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(cmplx_burst_bytes_ns[33]),
        .Q(\init_wr_data1_r_reg[71] [25]),
        .R(1'b0));
  FDRE \cmplx_burst_bytes_r_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(cmplx_burst_bytes_ns[34]),
        .Q(\init_wr_data1_r_reg[71] [26]),
        .R(1'b0));
  FDRE \cmplx_burst_bytes_r_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(cmplx_burst_bytes_ns[35]),
        .Q(\init_wr_data1_r_reg[71] [27]),
        .R(1'b0));
  MUXF7 \cmplx_burst_bytes_r_reg[35]_i_10 
       (.I0(\cmplx_burst_bytes_r[35]_i_22_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_23_n_0 ),
        .O(\cmplx_burst_bytes_r_reg[35]_i_10_n_0 ),
        .S(\valid_latency_reg[4] ));
  MUXF7 \cmplx_burst_bytes_r_reg[35]_i_11 
       (.I0(\cmplx_burst_bytes_r[35]_i_24_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_25_n_0 ),
        .O(\cmplx_burst_bytes_r_reg[35]_i_11_n_0 ),
        .S(\valid_latency_reg[4] ));
  MUXF7 \cmplx_burst_bytes_r_reg[35]_i_4 
       (.I0(mem_out[4]),
        .I1(mem_out[0]),
        .O(\cmplx_burst_bytes_r_reg[35]_i_4_n_0 ),
        .S(\cmplx_burst_bytes_r[35]_i_12_n_0 ));
  MUXF7 \cmplx_burst_bytes_r_reg[35]_i_6 
       (.I0(mem_out[12]),
        .I1(mem_out[8]),
        .O(\cmplx_burst_bytes_r_reg[35]_i_6_n_0 ),
        .S(\cmplx_burst_bytes_r[35]_i_12_n_0 ));
  MUXF7 \cmplx_burst_bytes_r_reg[35]_i_7 
       (.I0(\cmplx_burst_bytes_r[35]_i_18_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_19_n_0 ),
        .O(\cmplx_burst_bytes_r_reg[35]_i_7_n_0 ),
        .S(\valid_latency_reg[4] ));
  MUXF7 \cmplx_burst_bytes_r_reg[35]_i_8 
       (.I0(\cmplx_burst_bytes_r[35]_i_20_n_0 ),
        .I1(\cmplx_burst_bytes_r[35]_i_21_n_0 ),
        .O(\cmplx_burst_bytes_r_reg[35]_i_8_n_0 ),
        .S(\valid_latency_reg[4] ));
  FDRE \cmplx_burst_bytes_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(cmplx_burst_bytes_ns[3]),
        .Q(cmplx_rd_burst_bytes[3]),
        .R(1'b0));
  FDRE \cmplx_burst_bytes_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(cmplx_burst_bytes_ns[4]),
        .Q(\init_wr_data1_r_reg[71] [2]),
        .R(1'b0));
  FDRE \cmplx_burst_bytes_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(cmplx_burst_bytes_ns[5]),
        .Q(cmplx_rd_burst_bytes[5]),
        .R(1'b0));
  FDRE \cmplx_burst_bytes_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(cmplx_burst_bytes_ns[6]),
        .Q(\init_wr_data1_r_reg[71] [3]),
        .R(1'b0));
  FDRE \cmplx_burst_bytes_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(cmplx_burst_bytes_ns[7]),
        .Q(cmplx_rd_burst_bytes[7]),
        .R(1'b0));
  FDRE \cmplx_burst_bytes_r_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(cmplx_burst_bytes_ns[8]),
        .Q(\init_wr_data1_r_reg[71] [4]),
        .R(1'b0));
  MUXF7 \cmplx_burst_bytes_r_reg[8]_i_2 
       (.I0(mem_out[7]),
        .I1(mem_out[3]),
        .O(\cmplx_burst_bytes_r_reg[8]_i_2_n_0 ),
        .S(\cmplx_burst_bytes_r[35]_i_12_n_0 ));
  MUXF7 \cmplx_burst_bytes_r_reg[8]_i_3 
       (.I0(mem_out[15]),
        .I1(mem_out[11]),
        .O(\cmplx_burst_bytes_r_reg[8]_i_3_n_0 ),
        .S(\cmplx_burst_bytes_r[35]_i_12_n_0 ));
  FDRE \cmplx_burst_bytes_r_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(cmplx_burst_bytes_ns[9]),
        .Q(\init_wr_data1_r_reg[71] [5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    cmplx_rd_data_valid_r_i_10
       (.I0(p_21_in),
        .I1(p_22_in),
        .I2(\valid_latency_reg[1] ),
        .I3(p_19_in),
        .I4(A[0]),
        .I5(p_20_in),
        .O(cmplx_rd_data_valid_r_i_10_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    cmplx_rd_data_valid_r_i_11
       (.I0(p_17_in),
        .I1(p_18_in),
        .I2(\valid_latency_reg[1] ),
        .I3(p_15_in),
        .I4(A[0]),
        .I5(p_16_in),
        .O(cmplx_rd_data_valid_r_i_11_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    cmplx_rd_data_valid_r_i_12
       (.I0(p_13_in),
        .I1(p_14_in),
        .I2(\valid_latency_reg[1] ),
        .I3(p_11_in),
        .I4(A[0]),
        .I5(p_12_in),
        .O(cmplx_rd_data_valid_r_i_12_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    cmplx_rd_data_valid_r_i_13
       (.I0(p_9_in),
        .I1(p_10_in),
        .I2(\valid_latency_reg[1] ),
        .I3(p_7_in),
        .I4(A[0]),
        .I5(p_8_in),
        .O(cmplx_rd_data_valid_r_i_13_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    cmplx_rd_data_valid_r_i_14
       (.I0(p_5_in),
        .I1(p_6_in),
        .I2(\valid_latency_reg[1] ),
        .I3(p_3_in),
        .I4(A[0]),
        .I5(p_4_in),
        .O(cmplx_rd_data_valid_r_i_14_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    cmplx_rd_data_valid_r_i_15
       (.I0(\data_valid_shftr_r_reg_n_0_[31] ),
        .I1(\data_valid_shftr_r_reg_n_0_[30] ),
        .I2(\valid_latency_reg[1] ),
        .I3(\data_valid_shftr_r_reg_n_0_[33] ),
        .I4(A[0]),
        .I5(\data_valid_shftr_r_reg_n_0_[32] ),
        .O(cmplx_rd_data_valid_r_i_15_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    cmplx_rd_data_valid_r_i_8
       (.I0(p_29_in),
        .I1(p_30_in),
        .I2(\valid_latency_reg[1] ),
        .I3(p_27_in),
        .I4(A[0]),
        .I5(p_28_in),
        .O(cmplx_rd_data_valid_r_i_8_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    cmplx_rd_data_valid_r_i_9
       (.I0(p_25_in),
        .I1(p_26_in),
        .I2(\valid_latency_reg[1] ),
        .I3(p_23_in),
        .I4(A[0]),
        .I5(p_24_in),
        .O(cmplx_rd_data_valid_r_i_9_n_0));
  MUXF7 cmplx_rd_data_valid_r_reg_i_4
       (.I0(cmplx_rd_data_valid_r_i_8_n_0),
        .I1(cmplx_rd_data_valid_r_i_9_n_0),
        .O(cmplx_rd_data_valid_r_reg),
        .S(A[2]));
  MUXF7 cmplx_rd_data_valid_r_reg_i_5
       (.I0(cmplx_rd_data_valid_r_i_10_n_0),
        .I1(cmplx_rd_data_valid_r_i_11_n_0),
        .O(cmplx_rd_data_valid_r_reg_0),
        .S(A[2]));
  MUXF7 cmplx_rd_data_valid_r_reg_i_6
       (.I0(cmplx_rd_data_valid_r_i_12_n_0),
        .I1(cmplx_rd_data_valid_r_i_13_n_0),
        .O(cmplx_rd_data_valid_r_reg_1),
        .S(A[2]));
  MUXF7 cmplx_rd_data_valid_r_reg_i_7
       (.I0(cmplx_rd_data_valid_r_i_14_n_0),
        .I1(cmplx_rd_data_valid_r_i_15_n_0),
        .O(cmplx_rd_data_valid_r_reg_2),
        .S(A[2]));
  FDRE \data_valid_shftr_r_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_23_in),
        .Q(p_22_in),
        .R(1'b0));
  FDRE \data_valid_shftr_r_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_22_in),
        .Q(p_21_in),
        .R(1'b0));
  FDRE \data_valid_shftr_r_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_21_in),
        .Q(p_20_in),
        .R(1'b0));
  FDRE \data_valid_shftr_r_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_20_in),
        .Q(p_19_in),
        .R(1'b0));
  FDRE \data_valid_shftr_r_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_19_in),
        .Q(p_18_in),
        .R(1'b0));
  FDRE \data_valid_shftr_r_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_18_in),
        .Q(p_17_in),
        .R(1'b0));
  FDRE \data_valid_shftr_r_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_17_in),
        .Q(p_16_in),
        .R(1'b0));
  FDRE \data_valid_shftr_r_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_16_in),
        .Q(p_15_in),
        .R(1'b0));
  FDRE \data_valid_shftr_r_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_15_in),
        .Q(p_14_in),
        .R(1'b0));
  FDRE \data_valid_shftr_r_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_14_in),
        .Q(p_13_in),
        .R(1'b0));
  (* srl_bus_name = "\u_sram_mig_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/data_valid_shftr_r_reg " *) 
  (* srl_name = "\u_sram_mig_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/data_valid_shftr_r_reg[1]_srl2 " *) 
  SRL16E \data_valid_shftr_r_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(pause_r_reg),
        .Q(\data_valid_shftr_r_reg[1]_srl2_n_0 ));
  FDRE \data_valid_shftr_r_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_13_in),
        .Q(p_12_in),
        .R(1'b0));
  FDRE \data_valid_shftr_r_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_12_in),
        .Q(p_11_in),
        .R(1'b0));
  FDRE \data_valid_shftr_r_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_11_in),
        .Q(p_10_in),
        .R(1'b0));
  FDRE \data_valid_shftr_r_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_10_in),
        .Q(p_9_in),
        .R(1'b0));
  FDRE \data_valid_shftr_r_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_9_in),
        .Q(p_8_in),
        .R(1'b0));
  FDRE \data_valid_shftr_r_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_8_in),
        .Q(p_7_in),
        .R(1'b0));
  FDRE \data_valid_shftr_r_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_7_in),
        .Q(p_6_in),
        .R(1'b0));
  FDRE \data_valid_shftr_r_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_6_in),
        .Q(p_5_in),
        .R(1'b0));
  FDRE \data_valid_shftr_r_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_5_in),
        .Q(p_4_in),
        .R(1'b0));
  FDRE \data_valid_shftr_r_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_4_in),
        .Q(p_3_in),
        .R(1'b0));
  FDRE \data_valid_shftr_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_valid_shftr_r_reg[1]_srl2_n_0 ),
        .Q(p_30_in),
        .R(1'b0));
  FDRE \data_valid_shftr_r_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_3_in),
        .Q(\data_valid_shftr_r_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_valid_shftr_r_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_valid_shftr_r_reg_n_0_[30] ),
        .Q(\data_valid_shftr_r_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_valid_shftr_r_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_valid_shftr_r_reg_n_0_[31] ),
        .Q(\data_valid_shftr_r_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_valid_shftr_r_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_valid_shftr_r_reg_n_0_[32] ),
        .Q(\data_valid_shftr_r_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \data_valid_shftr_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_30_in),
        .Q(p_29_in),
        .R(1'b0));
  FDRE \data_valid_shftr_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_29_in),
        .Q(p_28_in),
        .R(1'b0));
  FDRE \data_valid_shftr_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_28_in),
        .Q(p_27_in),
        .R(1'b0));
  FDRE \data_valid_shftr_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_27_in),
        .Q(p_26_in),
        .R(1'b0));
  FDRE \data_valid_shftr_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_26_in),
        .Q(p_25_in),
        .R(1'b0));
  FDRE \data_valid_shftr_r_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_25_in),
        .Q(p_24_in),
        .R(1'b0));
  FDRE \data_valid_shftr_r_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_24_in),
        .Q(p_23_in),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \init_wr_data0_r[28]_i_1 
       (.I0(cmplx_rd_burst_bytes[1]),
        .I1(\phy_init_r_reg[10] ),
        .O(\init_wr_data0_r_reg[28] ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_wr_data0_r[30]_i_1 
       (.I0(cmplx_rd_burst_bytes[3]),
        .I1(\phy_init_r_reg[10] ),
        .O(\init_wr_data0_r_reg[30] ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_wr_data0_r[32]_i_1 
       (.I0(cmplx_rd_burst_bytes[5]),
        .I1(\phy_init_r_reg[10] ),
        .O(\init_wr_data0_r_reg[32] ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_wr_data0_r[34]_i_2 
       (.I0(cmplx_rd_burst_bytes[7]),
        .I1(\phy_init_r_reg[10] ),
        .O(\init_wr_data0_r_reg[34] ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_wr_data0_r[64]_i_1 
       (.I0(cmplx_rd_burst_bytes[10]),
        .I1(\phy_init_r_reg[10] ),
        .O(\init_wr_data0_r_reg[64] ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_wr_data0_r[66]_i_1 
       (.I0(cmplx_rd_burst_bytes[12]),
        .I1(\phy_init_r_reg[10] ),
        .O(\init_wr_data0_r_reg[66] ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_wr_data0_r[68]_i_1 
       (.I0(cmplx_rd_burst_bytes[14]),
        .I1(\phy_init_r_reg[10] ),
        .O(\init_wr_data0_r_reg[68] ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_wr_data0_r[70]_i_2 
       (.I0(cmplx_rd_burst_bytes[16]),
        .I1(\phy_init_r_reg[10] ),
        .O(\init_wr_data0_r_reg[70] ));
  FDRE \rd_addr_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\addr_shftr_r_reg[32][0]_mux_n_0 ),
        .Q(rd_addr_r),
        .R(1'b0));
  FDRE \rd_addr_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\addr_shftr_r_reg[32][1]_mux_n_0 ),
        .Q(\rd_addr_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \rd_addr_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\addr_shftr_r_reg[32][2]_mux_n_0 ),
        .Q(\rd_addr_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \rd_addr_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\addr_shftr_r_reg[32][3]_mux_n_0 ),
        .Q(\rd_addr_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \rd_addr_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\addr_shftr_r_reg[32][4]_mux_n_0 ),
        .Q(\rd_addr_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \rd_addr_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\addr_shftr_r_reg[32][5]_mux_n_0 ),
        .Q(\rd_addr_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \rd_addr_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\addr_shftr_r_reg[32][6]_mux_n_0 ),
        .Q(\rd_addr_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \rd_addr_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\addr_shftr_r_reg[32][7]_mux_n_0 ),
        .Q(\rd_addr_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \rd_addr_r_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\addr_shftr_r_reg[32][8]_mux_n_0 ),
        .Q(\rd_addr_r_reg_n_0_[8] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rd_data_comp_r[0]_i_2 
       (.I0(\init_wr_data1_r_reg[71] [4]),
        .I1(\rd_data_lane_r_reg[26] [8]),
        .I2(cmplx_rd_burst_bytes[7]),
        .I3(\rd_data_lane_r_reg[26] [7]),
        .I4(\rd_data_lane_r_reg[26] [6]),
        .I5(\init_wr_data1_r_reg[71] [3]),
        .O(\rd_data_comp_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rd_data_comp_r[0]_i_3 
       (.I0(cmplx_rd_burst_bytes[5]),
        .I1(\rd_data_lane_r_reg[26] [5]),
        .I2(\init_wr_data1_r_reg[71] [2]),
        .I3(\rd_data_lane_r_reg[26] [4]),
        .I4(\rd_data_lane_r_reg[26] [3]),
        .I5(cmplx_rd_burst_bytes[3]),
        .O(\rd_data_comp_r[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rd_data_comp_r[0]_i_4 
       (.I0(\init_wr_data1_r_reg[71] [1]),
        .I1(\rd_data_lane_r_reg[26] [2]),
        .I2(cmplx_rd_burst_bytes[1]),
        .I3(\rd_data_lane_r_reg[26] [1]),
        .I4(\rd_data_lane_r_reg[26] [0]),
        .I5(\init_wr_data1_r_reg[71] [0]),
        .O(\rd_data_comp_r[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rd_data_comp_r[1]_i_2 
       (.I0(\init_wr_data1_r_reg[71] [9]),
        .I1(\rd_data_lane_r_reg[26] [17]),
        .I2(cmplx_rd_burst_bytes[16]),
        .I3(\rd_data_lane_r_reg[26] [16]),
        .I4(\rd_data_lane_r_reg[26] [15]),
        .I5(\init_wr_data1_r_reg[71] [8]),
        .O(\rd_data_comp_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rd_data_comp_r[1]_i_3 
       (.I0(cmplx_rd_burst_bytes[14]),
        .I1(\rd_data_lane_r_reg[26] [14]),
        .I2(\init_wr_data1_r_reg[71] [7]),
        .I3(\rd_data_lane_r_reg[26] [13]),
        .I4(\rd_data_lane_r_reg[26] [12]),
        .I5(cmplx_rd_burst_bytes[12]),
        .O(\rd_data_comp_r[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rd_data_comp_r[1]_i_4 
       (.I0(\init_wr_data1_r_reg[71] [6]),
        .I1(\rd_data_lane_r_reg[26] [11]),
        .I2(cmplx_rd_burst_bytes[10]),
        .I3(\rd_data_lane_r_reg[26] [10]),
        .I4(\rd_data_lane_r_reg[26] [9]),
        .I5(\init_wr_data1_r_reg[71] [5]),
        .O(\rd_data_comp_r[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rd_data_comp_r[2]_i_2 
       (.I0(\init_wr_data1_r_reg[71] [18]),
        .I1(\rd_data_lane_r_reg[26] [26]),
        .I2(\init_wr_data1_r_reg[71] [17]),
        .I3(\rd_data_lane_r_reg[26] [25]),
        .I4(\rd_data_lane_r_reg[26] [24]),
        .I5(\init_wr_data1_r_reg[71] [16]),
        .O(\rd_data_comp_r[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rd_data_comp_r[2]_i_3 
       (.I0(\init_wr_data1_r_reg[71] [15]),
        .I1(\rd_data_lane_r_reg[26] [23]),
        .I2(\init_wr_data1_r_reg[71] [14]),
        .I3(\rd_data_lane_r_reg[26] [22]),
        .I4(\rd_data_lane_r_reg[26] [21]),
        .I5(\init_wr_data1_r_reg[71] [13]),
        .O(\rd_data_comp_r[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rd_data_comp_r[2]_i_4 
       (.I0(\init_wr_data1_r_reg[71] [12]),
        .I1(\rd_data_lane_r_reg[26] [20]),
        .I2(\init_wr_data1_r_reg[71] [11]),
        .I3(\rd_data_lane_r_reg[26] [19]),
        .I4(\rd_data_lane_r_reg[26] [18]),
        .I5(\init_wr_data1_r_reg[71] [10]),
        .O(\rd_data_comp_r[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rd_data_comp_r[3]_i_2 
       (.I0(\init_wr_data1_r_reg[71] [27]),
        .I1(\rd_data_lane_r_reg[35] ),
        .I2(\init_wr_data1_r_reg[71] [26]),
        .I3(\rd_data_lane_r_reg[34] ),
        .I4(\rd_data_lane_r_reg[33] ),
        .I5(\init_wr_data1_r_reg[71] [25]),
        .O(\rd_data_comp_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rd_data_comp_r[3]_i_3 
       (.I0(\init_wr_data1_r_reg[71] [24]),
        .I1(\rd_data_lane_r_reg[32] ),
        .I2(\init_wr_data1_r_reg[71] [23]),
        .I3(\rd_data_lane_r_reg[31] ),
        .I4(\rd_data_lane_r_reg[30] ),
        .I5(\init_wr_data1_r_reg[71] [22]),
        .O(\rd_data_comp_r[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rd_data_comp_r[3]_i_4 
       (.I0(\init_wr_data1_r_reg[71] [21]),
        .I1(\rd_data_lane_r_reg[29] ),
        .I2(\init_wr_data1_r_reg[71] [20]),
        .I3(\rd_data_lane_r_reg[28] ),
        .I4(\rd_data_lane_r_reg[27] ),
        .I5(\init_wr_data1_r_reg[71] [19]),
        .O(\rd_data_comp_r[3]_i_4_n_0 ));
  CARRY4 \rd_data_comp_r_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\NLW_rd_data_comp_r_reg[0]_i_1_CO_UNCONNECTED [3],\rd_data_comp_r_reg[1] [0],\rd_data_comp_r_reg[0]_i_1_n_2 ,\rd_data_comp_r_reg[0]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_rd_data_comp_r_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\rd_data_comp_r[0]_i_2_n_0 ,\rd_data_comp_r[0]_i_3_n_0 ,\rd_data_comp_r[0]_i_4_n_0 }));
  CARRY4 \rd_data_comp_r_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\NLW_rd_data_comp_r_reg[1]_i_1_CO_UNCONNECTED [3],\rd_data_comp_r_reg[1] [1],\rd_data_comp_r_reg[1]_i_1_n_2 ,\rd_data_comp_r_reg[1]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_rd_data_comp_r_reg[1]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\rd_data_comp_r[1]_i_2_n_0 ,\rd_data_comp_r[1]_i_3_n_0 ,\rd_data_comp_r[1]_i_4_n_0 }));
  CARRY4 \rd_data_comp_r_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\NLW_rd_data_comp_r_reg[2]_i_1_CO_UNCONNECTED [3],rd_data_comp_ns[0],\rd_data_comp_r_reg[2]_i_1_n_2 ,\rd_data_comp_r_reg[2]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_rd_data_comp_r_reg[2]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\rd_data_comp_r[2]_i_2_n_0 ,\rd_data_comp_r[2]_i_3_n_0 ,\rd_data_comp_r[2]_i_4_n_0 }));
  CARRY4 \rd_data_comp_r_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\NLW_rd_data_comp_r_reg[3]_i_1_CO_UNCONNECTED [3],rd_data_comp_ns[1],\rd_data_comp_r_reg[3]_i_1_n_2 ,\rd_data_comp_r_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_rd_data_comp_r_reg[3]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\rd_data_comp_r[3]_i_2_n_0 ,\rd_data_comp_r[3]_i_3_n_0 ,\rd_data_comp_r[3]_i_4_n_0 }));
  FDRE \victim_shftr_r_reg[10][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[9]_9 [0]),
        .Q(\victim_shftr_r_reg[10]_10 [0]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[10][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[9]_9 [1]),
        .Q(\victim_shftr_r_reg[10]_10 [1]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[10][2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[9]_9 [2]),
        .Q(\victim_shftr_r_reg[10]_10 [2]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[10][3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[9]_9 [3]),
        .Q(\victim_shftr_r_reg[10]_10 [3]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[11][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[10]_10 [0]),
        .Q(\victim_shftr_r_reg[11]_11 [0]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[11][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[10]_10 [1]),
        .Q(\victim_shftr_r_reg[11]_11 [1]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[11][2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[10]_10 [2]),
        .Q(\victim_shftr_r_reg[11]_11 [2]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[11][3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[10]_10 [3]),
        .Q(\victim_shftr_r_reg[11]_11 [3]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[12][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[11]_11 [0]),
        .Q(\victim_shftr_r_reg[12]_12 [0]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[12][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[11]_11 [1]),
        .Q(\victim_shftr_r_reg[12]_12 [1]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[12][2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[11]_11 [2]),
        .Q(\victim_shftr_r_reg[12]_12 [2]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[12][3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[11]_11 [3]),
        .Q(\victim_shftr_r_reg[12]_12 [3]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[13][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[12]_12 [0]),
        .Q(\victim_shftr_r_reg[13]_13 [0]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[13][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[12]_12 [1]),
        .Q(\victim_shftr_r_reg[13]_13 [1]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[13][2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[12]_12 [2]),
        .Q(\victim_shftr_r_reg[13]_13 [2]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[13][3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[12]_12 [3]),
        .Q(\victim_shftr_r_reg[13]_13 [3]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[14][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[13]_13 [0]),
        .Q(\victim_shftr_r_reg[14]_14 [0]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[14][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[13]_13 [1]),
        .Q(\victim_shftr_r_reg[14]_14 [1]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[14][2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[13]_13 [2]),
        .Q(\victim_shftr_r_reg[14]_14 [2]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[14][3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[13]_13 [3]),
        .Q(\victim_shftr_r_reg[14]_14 [3]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[15][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[14]_14 [0]),
        .Q(\victim_shftr_r_reg[15]_15 [0]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[15][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[14]_14 [1]),
        .Q(\victim_shftr_r_reg[15]_15 [1]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[15][2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[14]_14 [2]),
        .Q(\victim_shftr_r_reg[15]_15 [2]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[15][3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[14]_14 [3]),
        .Q(\victim_shftr_r_reg[15]_15 [3]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[16][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[15]_15 [0]),
        .Q(\victim_shftr_r_reg[16]_16 [0]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[16][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[15]_15 [1]),
        .Q(\victim_shftr_r_reg[16]_16 [1]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[16][2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[15]_15 [2]),
        .Q(\victim_shftr_r_reg[16]_16 [2]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[16][3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[15]_15 [3]),
        .Q(\victim_shftr_r_reg[16]_16 [3]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[17][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[16]_16 [0]),
        .Q(\victim_shftr_r_reg[17]_17 [0]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[17][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[16]_16 [1]),
        .Q(\victim_shftr_r_reg[17]_17 [1]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[17][2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[16]_16 [2]),
        .Q(\victim_shftr_r_reg[17]_17 [2]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[17][3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[16]_16 [3]),
        .Q(\victim_shftr_r_reg[17]_17 [3]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[18][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[17]_17 [0]),
        .Q(\victim_shftr_r_reg[18]_18 [0]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[18][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[17]_17 [1]),
        .Q(\victim_shftr_r_reg[18]_18 [1]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[18][2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[17]_17 [2]),
        .Q(\victim_shftr_r_reg[18]_18 [2]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[18][3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[17]_17 [3]),
        .Q(\victim_shftr_r_reg[18]_18 [3]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[19][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[18]_18 [0]),
        .Q(\victim_shftr_r_reg[19]_19 [0]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[19][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[18]_18 [1]),
        .Q(\victim_shftr_r_reg[19]_19 [1]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[19][2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[18]_18 [2]),
        .Q(\victim_shftr_r_reg[19]_19 [2]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[19][3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[18]_18 [3]),
        .Q(\victim_shftr_r_reg[19]_19 [3]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[1][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\victim_shftr_r_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[1][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\victim_shftr_r_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[1][2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\victim_shftr_r_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[1][3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\victim_shftr_r_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[20][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[19]_19 [0]),
        .Q(\victim_shftr_r_reg[20]_20 [0]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[20][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[19]_19 [1]),
        .Q(\victim_shftr_r_reg[20]_20 [1]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[20][2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[19]_19 [2]),
        .Q(\victim_shftr_r_reg[20]_20 [2]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[20][3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[19]_19 [3]),
        .Q(\victim_shftr_r_reg[20]_20 [3]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[21][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[20]_20 [0]),
        .Q(\victim_shftr_r_reg[21]_21 [0]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[21][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[20]_20 [1]),
        .Q(\victim_shftr_r_reg[21]_21 [1]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[21][2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[20]_20 [2]),
        .Q(\victim_shftr_r_reg[21]_21 [2]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[21][3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[20]_20 [3]),
        .Q(\victim_shftr_r_reg[21]_21 [3]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[22][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[21]_21 [0]),
        .Q(\victim_shftr_r_reg[22]_22 [0]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[22][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[21]_21 [1]),
        .Q(\victim_shftr_r_reg[22]_22 [1]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[22][2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[21]_21 [2]),
        .Q(\victim_shftr_r_reg[22]_22 [2]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[22][3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[21]_21 [3]),
        .Q(\victim_shftr_r_reg[22]_22 [3]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[23][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[22]_22 [0]),
        .Q(\victim_shftr_r_reg[23]_23 [0]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[23][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[22]_22 [1]),
        .Q(\victim_shftr_r_reg[23]_23 [1]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[23][2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[22]_22 [2]),
        .Q(\victim_shftr_r_reg[23]_23 [2]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[23][3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[22]_22 [3]),
        .Q(\victim_shftr_r_reg[23]_23 [3]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[24][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[23]_23 [0]),
        .Q(\victim_shftr_r_reg[24]_24 [0]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[24][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[23]_23 [1]),
        .Q(\victim_shftr_r_reg[24]_24 [1]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[24][2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[23]_23 [2]),
        .Q(\victim_shftr_r_reg[24]_24 [2]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[24][3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[23]_23 [3]),
        .Q(\victim_shftr_r_reg[24]_24 [3]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[25][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[24]_24 [0]),
        .Q(\victim_shftr_r_reg[25]_25 [0]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[25][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[24]_24 [1]),
        .Q(\victim_shftr_r_reg[25]_25 [1]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[25][2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[24]_24 [2]),
        .Q(\victim_shftr_r_reg[25]_25 [2]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[25][3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[24]_24 [3]),
        .Q(\victim_shftr_r_reg[25]_25 [3]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[26][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[25]_25 [0]),
        .Q(\victim_shftr_r_reg[26]_26 [0]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[26][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[25]_25 [1]),
        .Q(\victim_shftr_r_reg[26]_26 [1]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[26][2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[25]_25 [2]),
        .Q(\victim_shftr_r_reg[26]_26 [2]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[26][3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[25]_25 [3]),
        .Q(\victim_shftr_r_reg[26]_26 [3]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[27][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[26]_26 [0]),
        .Q(\victim_shftr_r_reg[27]_27 [0]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[27][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[26]_26 [1]),
        .Q(\victim_shftr_r_reg[27]_27 [1]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[27][2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[26]_26 [2]),
        .Q(\victim_shftr_r_reg[27]_27 [2]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[27][3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[26]_26 [3]),
        .Q(\victim_shftr_r_reg[27]_27 [3]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[28][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[27]_27 [0]),
        .Q(\victim_shftr_r_reg[28]_28 [0]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[28][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[27]_27 [1]),
        .Q(\victim_shftr_r_reg[28]_28 [1]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[28][2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[27]_27 [2]),
        .Q(\victim_shftr_r_reg[28]_28 [2]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[28][3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[27]_27 [3]),
        .Q(\victim_shftr_r_reg[28]_28 [3]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[29][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[28]_28 [0]),
        .Q(\victim_shftr_r_reg[29]_29 [0]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[29][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[28]_28 [1]),
        .Q(\victim_shftr_r_reg[29]_29 [1]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[29][2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[28]_28 [2]),
        .Q(\victim_shftr_r_reg[29]_29 [2]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[29][3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[28]_28 [3]),
        .Q(\victim_shftr_r_reg[29]_29 [3]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[2][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[1]_1 [0]),
        .Q(\victim_shftr_r_reg[2]_2 [0]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[2][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[1]_1 [1]),
        .Q(\victim_shftr_r_reg[2]_2 [1]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[2][2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[1]_1 [2]),
        .Q(\victim_shftr_r_reg[2]_2 [2]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[2][3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[1]_1 [3]),
        .Q(\victim_shftr_r_reg[2]_2 [3]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[30][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[29]_29 [0]),
        .Q(\victim_shftr_r_reg[30]_30 [0]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[30][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[29]_29 [1]),
        .Q(\victim_shftr_r_reg[30]_30 [1]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[30][2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[29]_29 [2]),
        .Q(\victim_shftr_r_reg[30]_30 [2]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[30][3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[29]_29 [3]),
        .Q(\victim_shftr_r_reg[30]_30 [3]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[31][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[30]_30 [0]),
        .Q(\victim_shftr_r_reg[31]_31 [0]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[31][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[30]_30 [1]),
        .Q(\victim_shftr_r_reg[31]_31 [1]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[31][2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[30]_30 [2]),
        .Q(\victim_shftr_r_reg[31]_31 [2]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[31][3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[30]_30 [3]),
        .Q(\victim_shftr_r_reg[31]_31 [3]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[32][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[31]_31 [0]),
        .Q(\victim_shftr_r_reg[32]_32 [0]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[32][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[31]_31 [1]),
        .Q(\victim_shftr_r_reg[32]_32 [1]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[32][2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[31]_31 [2]),
        .Q(\victim_shftr_r_reg[32]_32 [2]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[32][3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[31]_31 [3]),
        .Q(\victim_shftr_r_reg[32]_32 [3]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[3][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[2]_2 [0]),
        .Q(\victim_shftr_r_reg[3]_3 [0]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[3][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[2]_2 [1]),
        .Q(\victim_shftr_r_reg[3]_3 [1]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[3][2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[2]_2 [2]),
        .Q(\victim_shftr_r_reg[3]_3 [2]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[3][3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[2]_2 [3]),
        .Q(\victim_shftr_r_reg[3]_3 [3]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[4][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[3]_3 [0]),
        .Q(\victim_shftr_r_reg[4]_4 [0]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[4][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[3]_3 [1]),
        .Q(\victim_shftr_r_reg[4]_4 [1]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[4][2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[3]_3 [2]),
        .Q(\victim_shftr_r_reg[4]_4 [2]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[4][3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[3]_3 [3]),
        .Q(\victim_shftr_r_reg[4]_4 [3]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[5][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[4]_4 [0]),
        .Q(\victim_shftr_r_reg[5]_5 [0]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[5][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[4]_4 [1]),
        .Q(\victim_shftr_r_reg[5]_5 [1]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[5][2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[4]_4 [2]),
        .Q(\victim_shftr_r_reg[5]_5 [2]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[5][3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[4]_4 [3]),
        .Q(\victim_shftr_r_reg[5]_5 [3]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[6][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[5]_5 [0]),
        .Q(\victim_shftr_r_reg[6]_6 [0]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[6][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[5]_5 [1]),
        .Q(\victim_shftr_r_reg[6]_6 [1]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[6][2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[5]_5 [2]),
        .Q(\victim_shftr_r_reg[6]_6 [2]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[6][3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[5]_5 [3]),
        .Q(\victim_shftr_r_reg[6]_6 [3]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[7][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[6]_6 [0]),
        .Q(\victim_shftr_r_reg[7]_7 [0]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[7][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[6]_6 [1]),
        .Q(\victim_shftr_r_reg[7]_7 [1]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[7][2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[6]_6 [2]),
        .Q(\victim_shftr_r_reg[7]_7 [2]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[7][3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[6]_6 [3]),
        .Q(\victim_shftr_r_reg[7]_7 [3]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[8][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[7]_7 [0]),
        .Q(\victim_shftr_r_reg[8]_8 [0]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[8][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[7]_7 [1]),
        .Q(\victim_shftr_r_reg[8]_8 [1]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[8][2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[7]_7 [2]),
        .Q(\victim_shftr_r_reg[8]_8 [2]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[8][3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[7]_7 [3]),
        .Q(\victim_shftr_r_reg[8]_8 [3]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[9][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[8]_8 [0]),
        .Q(\victim_shftr_r_reg[9]_9 [0]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[9][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[8]_8 [1]),
        .Q(\victim_shftr_r_reg[9]_9 [1]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[9][2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[8]_8 [2]),
        .Q(\victim_shftr_r_reg[9]_9 [2]),
        .R(1'b0));
  FDRE \victim_shftr_r_reg[9][3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\victim_shftr_r_reg[8]_8 [3]),
        .Q(\victim_shftr_r_reg[9]_9 [3]),
        .R(1'b0));
  (* srl_bus_name = "\u_sram_mig_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/wr_done_shftr_r_reg " *) 
  (* srl_name = "\u_sram_mig_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_cmplx_rdcal/u_cmplx_rdcal_cntlr/wr_done_shftr_r_reg[2]_srl2 " *) 
  SRL16E \wr_done_shftr_r_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(cmplx_wr_done),
        .Q(\wr_done_shftr_r_reg[2]_srl2_n_0 ));
  FDRE \wr_done_shftr_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_done_shftr_r_reg[2]_srl2_n_0 ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_rld_phy_cmplx_rdcal_seq" *) 
module sram_migmig_7series_v2_4_qdr_rld_phy_cmplx_rdcal_seq
   (\seq_addr_r_reg[0]_0 ,
    Q,
    E,
    victim_rot_done_r_reg,
    \victim_bit_r_reg[3] ,
    CLK,
    cmplx_seq_rst,
    cmplx_wr_done,
    cq_stable_r_reg,
    \phy_init_r_reg[0] ,
    victim_rot_done_r_reg_0,
    SR);
  output \seq_addr_r_reg[0]_0 ;
  output [8:0]Q;
  output [0:0]E;
  output victim_rot_done_r_reg;
  output [0:0]\victim_bit_r_reg[3] ;
  input CLK;
  input cmplx_seq_rst;
  input cmplx_wr_done;
  input cq_stable_r_reg;
  input \phy_init_r_reg[0] ;
  input victim_rot_done_r_reg_0;
  input [0:0]SR;

  wire CLK;
  wire [0:0]E;
  wire [8:0]Q;
  wire [0:0]SR;
  wire cmplx_seq_rst;
  wire cmplx_wr_done;
  wire cq_stable_r_reg;
  wire [4:1]p_0_in__1;
  wire [5:0]p_0_in__2;
  wire [8:0]p_0_in__3;
  wire p_2_in;
  wire [0:0]pause_cnt_ns;
  wire [3:0]pause_cnt_r;
  wire \pause_cnt_r[1]_i_1_n_0 ;
  wire \pause_cnt_r[2]_i_1_n_0 ;
  wire \pause_cnt_r[2]_i_2_n_0 ;
  wire \pause_cnt_r[3]_i_1_n_0 ;
  wire \pause_cnt_r[3]_i_2_n_0 ;
  wire pause_ns;
  wire pause_r_i_10_n_0;
  wire pause_r_i_11_n_0;
  wire pause_r_i_2_n_0;
  wire pause_r_i_3_n_0;
  wire pause_r_i_4_n_0;
  wire pause_r_i_5_n_0;
  wire pause_r_i_7_n_0;
  wire pause_r_i_8_n_0;
  wire pause_r_i_9_n_0;
  wire \phy_init_r_reg[0] ;
  wire \seg_num_r[0]_i_1_n_0 ;
  wire \seg_num_r[4]_i_11_n_0 ;
  wire \seg_num_r[4]_i_12_n_0 ;
  wire \seg_num_r[4]_i_1_n_0 ;
  wire \seg_num_r[4]_i_5_n_0 ;
  wire \seg_num_r[4]_i_6_n_0 ;
  wire \seg_num_r[4]_i_7_n_0 ;
  wire \seg_num_r[4]_i_8_n_0 ;
  wire \seg_num_r[4]_i_9_n_0 ;
  wire [4:0]seg_num_r_reg__0;
  wire [5:1]seg_run_r_reg__0;
  wire \seg_run_r_reg_n_0_[0] ;
  wire \seq_addr_r[8]_i_2_n_0 ;
  wire \seq_addr_r_reg[0]_0 ;
  wire [0:0]\victim_bit_r_reg[3] ;
  wire victim_rot_done_r_reg;
  wire victim_rot_done_r_reg_0;

  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \pause_cnt_r[0]_i_1 
       (.I0(\pause_cnt_r[2]_i_2_n_0 ),
        .I1(E),
        .I2(cmplx_wr_done),
        .I3(cmplx_seq_rst),
        .O(pause_cnt_ns));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h55140014)) 
    \pause_cnt_r[1]_i_1 
       (.I0(cmplx_seq_rst),
        .I1(\pause_cnt_r[2]_i_2_n_0 ),
        .I2(pause_cnt_r[1]),
        .I3(E),
        .I4(cmplx_wr_done),
        .O(\pause_cnt_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT6 #(
    .INIT(64'h5555451000004510)) 
    \pause_cnt_r[2]_i_1 
       (.I0(cmplx_seq_rst),
        .I1(pause_cnt_r[1]),
        .I2(\pause_cnt_r[2]_i_2_n_0 ),
        .I3(pause_cnt_r[2]),
        .I4(E),
        .I5(cmplx_wr_done),
        .O(\pause_cnt_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h5554)) 
    \pause_cnt_r[2]_i_2 
       (.I0(pause_cnt_r[0]),
        .I1(pause_cnt_r[2]),
        .I2(pause_cnt_r[1]),
        .I3(pause_cnt_r[3]),
        .O(\pause_cnt_r[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT6 #(
    .INIT(64'h5555444000004440)) 
    \pause_cnt_r[3]_i_1 
       (.I0(cmplx_seq_rst),
        .I1(pause_cnt_r[3]),
        .I2(pause_cnt_r[0]),
        .I3(\pause_cnt_r[3]_i_2_n_0 ),
        .I4(E),
        .I5(cmplx_wr_done),
        .O(\pause_cnt_r[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \pause_cnt_r[3]_i_2 
       (.I0(pause_cnt_r[2]),
        .I1(pause_cnt_r[1]),
        .O(\pause_cnt_r[3]_i_2_n_0 ));
  FDRE \pause_cnt_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(pause_cnt_ns),
        .Q(pause_cnt_r[0]),
        .R(1'b0));
  FDRE \pause_cnt_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pause_cnt_r[1]_i_1_n_0 ),
        .Q(pause_cnt_r[1]),
        .R(1'b0));
  FDRE \pause_cnt_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pause_cnt_r[2]_i_1_n_0 ),
        .Q(pause_cnt_r[2]),
        .R(1'b0));
  FDRE \pause_cnt_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pause_cnt_r[3]_i_1_n_0 ),
        .Q(pause_cnt_r[3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00F700FF)) 
    pause_r_i_1
       (.I0(pause_r_i_2_n_0),
        .I1(pause_r_i_3_n_0),
        .I2(pause_r_i_4_n_0),
        .I3(cmplx_seq_rst),
        .I4(pause_r_i_5_n_0),
        .O(pause_ns));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h33CD)) 
    pause_r_i_10
       (.I0(pause_cnt_r[3]),
        .I1(pause_cnt_r[1]),
        .I2(pause_cnt_r[2]),
        .I3(pause_cnt_r[0]),
        .O(pause_r_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT6 #(
    .INIT(64'h5666555565A9AAA6)) 
    pause_r_i_11
       (.I0(seg_run_r_reg__0[2]),
        .I1(seg_num_r_reg__0[4]),
        .I2(seg_num_r_reg__0[2]),
        .I3(seg_num_r_reg__0[0]),
        .I4(seg_num_r_reg__0[1]),
        .I5(seg_num_r_reg__0[3]),
        .O(pause_r_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT6 #(
    .INIT(64'hFFFFFFBF000000B0)) 
    pause_r_i_2
       (.I0(cq_stable_r_reg),
        .I1(\phy_init_r_reg[0] ),
        .I2(\seg_num_r[4]_i_6_n_0 ),
        .I3(pause_r_i_7_n_0),
        .I4(\seg_num_r[4]_i_9_n_0 ),
        .I5(pause_r_i_8_n_0),
        .O(pause_r_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT6 #(
    .INIT(64'hFFFFFFBF000000B0)) 
    pause_r_i_3
       (.I0(cq_stable_r_reg),
        .I1(\phy_init_r_reg[0] ),
        .I2(\seg_num_r[4]_i_6_n_0 ),
        .I3(pause_r_i_7_n_0),
        .I4(\seg_num_r[4]_i_9_n_0 ),
        .I5(pause_r_i_9_n_0),
        .O(pause_r_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT6 #(
    .INIT(64'hFFFFFF2F00000020)) 
    pause_r_i_4
       (.I0(\phy_init_r_reg[0] ),
        .I1(cq_stable_r_reg),
        .I2(\seg_num_r[4]_i_6_n_0 ),
        .I3(pause_r_i_7_n_0),
        .I4(\seg_num_r[4]_i_9_n_0 ),
        .I5(\pause_cnt_r[2]_i_2_n_0 ),
        .O(pause_r_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT6 #(
    .INIT(64'hFFFFFFBF000000B0)) 
    pause_r_i_5
       (.I0(cq_stable_r_reg),
        .I1(\phy_init_r_reg[0] ),
        .I2(\seg_num_r[4]_i_6_n_0 ),
        .I3(pause_r_i_7_n_0),
        .I4(\seg_num_r[4]_i_9_n_0 ),
        .I5(pause_r_i_10_n_0),
        .O(pause_r_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBBF)) 
    pause_r_i_7
       (.I0(\seq_addr_r_reg[0]_0 ),
        .I1(Q[0]),
        .I2(seg_run_r_reg__0[1]),
        .I3(\seg_num_r[4]_i_12_n_0 ),
        .I4(pause_r_i_11_n_0),
        .I5(\seg_num_r[4]_i_8_n_0 ),
        .O(pause_r_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h3637)) 
    pause_r_i_8
       (.I0(pause_cnt_r[0]),
        .I1(pause_cnt_r[2]),
        .I2(pause_cnt_r[1]),
        .I3(pause_cnt_r[3]),
        .O(pause_r_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h01FF)) 
    pause_r_i_9
       (.I0(pause_cnt_r[2]),
        .I1(pause_cnt_r[1]),
        .I2(pause_cnt_r[0]),
        .I3(pause_cnt_r[3]),
        .O(pause_r_i_9_n_0));
  FDRE pause_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pause_ns),
        .Q(\seq_addr_r_reg[0]_0 ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \seg_num_r[0]_i_1 
       (.I0(seg_num_r_reg__0[0]),
        .O(\seg_num_r[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \seg_num_r[1]_i_1 
       (.I0(seg_num_r_reg__0[1]),
        .I1(seg_num_r_reg__0[0]),
        .O(p_0_in__1[1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \seg_num_r[2]_i_1 
       (.I0(seg_num_r_reg__0[2]),
        .I1(seg_num_r_reg__0[0]),
        .I2(seg_num_r_reg__0[1]),
        .O(p_0_in__1[2]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \seg_num_r[3]_i_1 
       (.I0(seg_num_r_reg__0[3]),
        .I1(seg_num_r_reg__0[1]),
        .I2(seg_num_r_reg__0[0]),
        .I3(seg_num_r_reg__0[2]),
        .O(p_0_in__1[3]));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \seg_num_r[4]_i_1 
       (.I0(cmplx_seq_rst),
        .I1(\seg_num_r[4]_i_5_n_0 ),
        .I2(Q[0]),
        .I3(E),
        .O(\seg_num_r[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hAFFAB42F)) 
    \seg_num_r[4]_i_11 
       (.I0(seg_num_r_reg__0[4]),
        .I1(seg_num_r_reg__0[2]),
        .I2(seg_num_r_reg__0[0]),
        .I3(seg_num_r_reg__0[1]),
        .I4(seg_num_r_reg__0[3]),
        .O(\seg_num_r[4]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h0012D555)) 
    \seg_num_r[4]_i_12 
       (.I0(seg_num_r_reg__0[0]),
        .I1(seg_num_r_reg__0[3]),
        .I2(seg_num_r_reg__0[2]),
        .I3(seg_num_r_reg__0[1]),
        .I4(seg_num_r_reg__0[4]),
        .O(\seg_num_r[4]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \seg_num_r[4]_i_2 
       (.I0(\seg_num_r[4]_i_6_n_0 ),
        .I1(\seg_num_r[4]_i_7_n_0 ),
        .I2(\seg_num_r[4]_i_8_n_0 ),
        .I3(\seg_num_r[4]_i_9_n_0 ),
        .O(E));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \seg_num_r[4]_i_3 
       (.I0(seg_num_r_reg__0[4]),
        .I1(seg_num_r_reg__0[2]),
        .I2(seg_num_r_reg__0[0]),
        .I3(seg_num_r_reg__0[1]),
        .I4(seg_num_r_reg__0[3]),
        .O(p_0_in__1[4]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \seg_num_r[4]_i_5 
       (.I0(seg_num_r_reg__0[3]),
        .I1(seg_num_r_reg__0[2]),
        .I2(seg_num_r_reg__0[4]),
        .I3(seg_num_r_reg__0[1]),
        .I4(seg_num_r_reg__0[0]),
        .O(\seg_num_r[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT6 #(
    .INIT(64'h9999999999999995)) 
    \seg_num_r[4]_i_6 
       (.I0(seg_run_r_reg__0[4]),
        .I1(seg_num_r_reg__0[4]),
        .I2(seg_num_r_reg__0[2]),
        .I3(seg_num_r_reg__0[0]),
        .I4(seg_num_r_reg__0[1]),
        .I5(seg_num_r_reg__0[3]),
        .O(\seg_num_r[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFF69FFFFF)) 
    \seg_num_r[4]_i_7 
       (.I0(\seg_num_r[4]_i_11_n_0 ),
        .I1(seg_run_r_reg__0[2]),
        .I2(\seg_num_r[4]_i_12_n_0 ),
        .I3(seg_run_r_reg__0[1]),
        .I4(Q[0]),
        .I5(\seq_addr_r_reg[0]_0 ),
        .O(\seg_num_r[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT6 #(
    .INIT(64'h55555AAA5A5A559A)) 
    \seg_num_r[4]_i_8 
       (.I0(seg_run_r_reg__0[3]),
        .I1(seg_num_r_reg__0[0]),
        .I2(seg_num_r_reg__0[4]),
        .I3(seg_num_r_reg__0[2]),
        .I4(seg_num_r_reg__0[3]),
        .I5(seg_num_r_reg__0[1]),
        .O(\seg_num_r[4]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h1F5FE0A0)) 
    \seg_num_r[4]_i_9 
       (.I0(seg_num_r_reg__0[3]),
        .I1(seg_num_r_reg__0[2]),
        .I2(seg_num_r_reg__0[4]),
        .I3(seg_num_r_reg__0[1]),
        .I4(seg_run_r_reg__0[5]),
        .O(\seg_num_r[4]_i_9_n_0 ));
  FDRE \seg_num_r_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(\seg_num_r[0]_i_1_n_0 ),
        .Q(seg_num_r_reg__0[0]),
        .R(\seg_num_r[4]_i_1_n_0 ));
  FDRE \seg_num_r_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in__1[1]),
        .Q(seg_num_r_reg__0[1]),
        .R(\seg_num_r[4]_i_1_n_0 ));
  FDRE \seg_num_r_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in__1[2]),
        .Q(seg_num_r_reg__0[2]),
        .R(\seg_num_r[4]_i_1_n_0 ));
  FDRE \seg_num_r_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in__1[3]),
        .Q(seg_num_r_reg__0[3]),
        .R(\seg_num_r[4]_i_1_n_0 ));
  FDRE \seg_num_r_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in__1[4]),
        .Q(seg_num_r_reg__0[4]),
        .R(\seg_num_r[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \seg_run_r[0]_i_1 
       (.I0(\seg_run_r_reg_n_0_[0] ),
        .O(p_0_in__2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \seg_run_r[1]_i_1 
       (.I0(\seg_run_r_reg_n_0_[0] ),
        .I1(seg_run_r_reg__0[1]),
        .O(p_0_in__2[1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \seg_run_r[2]_i_1 
       (.I0(seg_run_r_reg__0[2]),
        .I1(seg_run_r_reg__0[1]),
        .I2(\seg_run_r_reg_n_0_[0] ),
        .O(p_0_in__2[2]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \seg_run_r[3]_i_1 
       (.I0(seg_run_r_reg__0[3]),
        .I1(\seg_run_r_reg_n_0_[0] ),
        .I2(seg_run_r_reg__0[1]),
        .I3(seg_run_r_reg__0[2]),
        .O(p_0_in__2[3]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \seg_run_r[4]_i_1 
       (.I0(seg_run_r_reg__0[4]),
        .I1(seg_run_r_reg__0[3]),
        .I2(seg_run_r_reg__0[2]),
        .I3(seg_run_r_reg__0[1]),
        .I4(\seg_run_r_reg_n_0_[0] ),
        .O(p_0_in__2[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \seg_run_r[5]_i_2 
       (.I0(\seq_addr_r_reg[0]_0 ),
        .O(p_2_in));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \seg_run_r[5]_i_3 
       (.I0(seg_run_r_reg__0[5]),
        .I1(\seg_run_r_reg_n_0_[0] ),
        .I2(seg_run_r_reg__0[1]),
        .I3(seg_run_r_reg__0[2]),
        .I4(seg_run_r_reg__0[3]),
        .I5(seg_run_r_reg__0[4]),
        .O(p_0_in__2[5]));
  FDRE \seg_run_r_reg[0] 
       (.C(CLK),
        .CE(p_2_in),
        .D(p_0_in__2[0]),
        .Q(\seg_run_r_reg_n_0_[0] ),
        .R(SR));
  FDRE \seg_run_r_reg[1] 
       (.C(CLK),
        .CE(p_2_in),
        .D(p_0_in__2[1]),
        .Q(seg_run_r_reg__0[1]),
        .R(SR));
  FDRE \seg_run_r_reg[2] 
       (.C(CLK),
        .CE(p_2_in),
        .D(p_0_in__2[2]),
        .Q(seg_run_r_reg__0[2]),
        .R(SR));
  FDRE \seg_run_r_reg[3] 
       (.C(CLK),
        .CE(p_2_in),
        .D(p_0_in__2[3]),
        .Q(seg_run_r_reg__0[3]),
        .R(SR));
  FDRE \seg_run_r_reg[4] 
       (.C(CLK),
        .CE(p_2_in),
        .D(p_0_in__2[4]),
        .Q(seg_run_r_reg__0[4]),
        .R(SR));
  FDRE \seg_run_r_reg[5] 
       (.C(CLK),
        .CE(p_2_in),
        .D(p_0_in__2[5]),
        .Q(seg_run_r_reg__0[5]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \seq_addr_r[0]_i_1 
       (.I0(Q[0]),
        .O(p_0_in__3[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \seq_addr_r[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in__3[1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \seq_addr_r[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(p_0_in__3[2]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \seq_addr_r[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(p_0_in__3[3]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \seq_addr_r[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(p_0_in__3[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \seq_addr_r[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(p_0_in__3[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \seq_addr_r[6]_i_1 
       (.I0(Q[6]),
        .I1(\seq_addr_r[8]_i_2_n_0 ),
        .O(p_0_in__3[6]));
  LUT3 #(
    .INIT(8'h6A)) 
    \seq_addr_r[7]_i_1 
       (.I0(Q[7]),
        .I1(\seq_addr_r[8]_i_2_n_0 ),
        .I2(Q[6]),
        .O(p_0_in__3[7]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \seq_addr_r[8]_i_1 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(\seq_addr_r[8]_i_2_n_0 ),
        .I3(Q[7]),
        .O(p_0_in__3[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \seq_addr_r[8]_i_2 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\seq_addr_r[8]_i_2_n_0 ));
  FDRE \seq_addr_r_reg[0] 
       (.C(CLK),
        .CE(p_2_in),
        .D(p_0_in__3[0]),
        .Q(Q[0]),
        .R(\seg_num_r[4]_i_1_n_0 ));
  FDRE \seq_addr_r_reg[1] 
       (.C(CLK),
        .CE(p_2_in),
        .D(p_0_in__3[1]),
        .Q(Q[1]),
        .R(\seg_num_r[4]_i_1_n_0 ));
  FDRE \seq_addr_r_reg[2] 
       (.C(CLK),
        .CE(p_2_in),
        .D(p_0_in__3[2]),
        .Q(Q[2]),
        .R(\seg_num_r[4]_i_1_n_0 ));
  FDRE \seq_addr_r_reg[3] 
       (.C(CLK),
        .CE(p_2_in),
        .D(p_0_in__3[3]),
        .Q(Q[3]),
        .R(\seg_num_r[4]_i_1_n_0 ));
  FDRE \seq_addr_r_reg[4] 
       (.C(CLK),
        .CE(p_2_in),
        .D(p_0_in__3[4]),
        .Q(Q[4]),
        .R(\seg_num_r[4]_i_1_n_0 ));
  FDRE \seq_addr_r_reg[5] 
       (.C(CLK),
        .CE(p_2_in),
        .D(p_0_in__3[5]),
        .Q(Q[5]),
        .R(\seg_num_r[4]_i_1_n_0 ));
  FDRE \seq_addr_r_reg[6] 
       (.C(CLK),
        .CE(p_2_in),
        .D(p_0_in__3[6]),
        .Q(Q[6]),
        .R(\seg_num_r[4]_i_1_n_0 ));
  FDRE \seq_addr_r_reg[7] 
       (.C(CLK),
        .CE(p_2_in),
        .D(p_0_in__3[7]),
        .Q(Q[7]),
        .R(\seg_num_r[4]_i_1_n_0 ));
  FDRE \seq_addr_r_reg[8] 
       (.C(CLK),
        .CE(p_2_in),
        .D(p_0_in__3[8]),
        .Q(Q[8]),
        .R(\seg_num_r[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \victim_bit_r[3]_i_1 
       (.I0(victim_rot_done_r_reg_0),
        .I1(E),
        .I2(Q[0]),
        .I3(\seg_num_r[4]_i_5_n_0 ),
        .I4(cmplx_seq_rst),
        .O(\victim_bit_r_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    victim_rot_done_r_i_2
       (.I0(seg_num_r_reg__0[0]),
        .I1(seg_num_r_reg__0[1]),
        .I2(seg_num_r_reg__0[4]),
        .I3(seg_num_r_reg__0[2]),
        .I4(seg_num_r_reg__0[3]),
        .I5(Q[0]),
        .O(victim_rot_done_r_reg));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_rld_phy_cntrl_init" *) 
module sram_migmig_7series_v2_4_qdr_rld_phy_cntrl_init
   (of_cmd_wr_en,
    of_data_wr_en,
    PHYCTLWD,
    \pc_seq_reg[0]_0 ,
    \io_fifo_rden_cal_done_r_reg[0] ,
    out,
    in0,
    cq_stable_r_reg,
    \FSM_sequential_pc_ctl_ns_reg[0]_0 ,
    pc_command_offset,
    CLK,
    pc_cntr_cmd,
    \FSM_sequential_pc_ctl_ns_reg[0]_1 ,
    _phy_ctl_a_full_p,
    _phy_ctl_a_full_p__0,
    \FSM_sequential_pc_ctl_ns_reg[1]_0 ,
    po_coarse_enable_w_reg,
    of_ctl_full,
    cq_stable_r_reg_0,
    \FSM_sequential_pc_ctl_ns_reg[0]_2 );
  output of_cmd_wr_en;
  output of_data_wr_en;
  output [7:0]PHYCTLWD;
  output \pc_seq_reg[0]_0 ;
  output \io_fifo_rden_cal_done_r_reg[0] ;
  output [1:0]out;
  output [0:0]in0;
  input [0:0]cq_stable_r_reg;
  input \FSM_sequential_pc_ctl_ns_reg[0]_0 ;
  input [0:0]pc_command_offset;
  input CLK;
  input [0:0]pc_cntr_cmd;
  input \FSM_sequential_pc_ctl_ns_reg[0]_1 ;
  input [0:0]_phy_ctl_a_full_p;
  input [0:0]_phy_ctl_a_full_p__0;
  input [0:0]\FSM_sequential_pc_ctl_ns_reg[1]_0 ;
  input po_coarse_enable_w_reg;
  input of_ctl_full;
  input cq_stable_r_reg_0;
  input \FSM_sequential_pc_ctl_ns_reg[0]_2 ;

  wire CLK;
  wire \FSM_sequential_pc_ctl_ns[1]_i_1_n_0 ;
  wire \FSM_sequential_pc_ctl_ns_reg[0]_0 ;
  wire \FSM_sequential_pc_ctl_ns_reg[0]_1 ;
  wire \FSM_sequential_pc_ctl_ns_reg[0]_2 ;
  wire [0:0]\FSM_sequential_pc_ctl_ns_reg[1]_0 ;
  wire [7:0]PHYCTLWD;
  wire [0:0]_phy_ctl_a_full_p;
  wire [0:0]_phy_ctl_a_full_p__0;
  wire [0:0]cq_stable_r_reg;
  wire cq_stable_r_reg_0;
  (* RTL_KEEP = "yes" *) wire [0:0]in0;
  wire io_fifo_rden_cal_done_r_i_1_n_0;
  wire \io_fifo_rden_cal_done_r_reg[0] ;
  (* RTL_KEEP = "true" *) (* syn_keep = "1" *) wire of_cmd_wr_en;
  wire of_cmd_wr_en_i_1_n_0;
  wire of_ctl_full;
  (* RTL_KEEP = "true" *) (* syn_keep = "1" *) wire of_data_wr_en;
  wire of_data_wr_en_i_1_n_0;
  (* RTL_KEEP = "yes" *) wire [1:1]\^out ;
  wire [2:2]pc_cmd;
  wire [0:0]pc_cntr_cmd;
  wire [0:0]pc_command_offset;
  wire \pc_data_offset[0]_i_1_n_0 ;
  wire \pc_seq[0]_i_1_n_0 ;
  wire \pc_seq[1]_i_1_n_0 ;
  wire \pc_seq_reg[0]_0 ;
  wire po_coarse_enable_w_reg;

  assign out[1] = \^out [1];
  assign out[0] = in0;
  LUT5 #(
    .INIT(32'hFF101F10)) 
    \FSM_sequential_pc_ctl_ns[1]_i_1 
       (.I0(_phy_ctl_a_full_p),
        .I1(_phy_ctl_a_full_p__0),
        .I2(in0),
        .I3(\^out ),
        .I4(\^out ),
        .O(\FSM_sequential_pc_ctl_ns[1]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_pc_ctl_ns_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_sequential_pc_ctl_ns_reg[0]_2 ),
        .Q(in0),
        .R(cq_stable_r_reg));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_pc_ctl_ns_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_sequential_pc_ctl_ns[1]_i_1_n_0 ),
        .Q(\^out ),
        .R(cq_stable_r_reg));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    io_fifo_rden_cal_done_r_i_1
       (.I0(_phy_ctl_a_full_p),
        .I1(_phy_ctl_a_full_p__0),
        .I2(in0),
        .I3(\^out ),
        .I4(\io_fifo_rden_cal_done_r_reg[0] ),
        .O(io_fifo_rden_cal_done_r_i_1_n_0));
  FDRE io_fifo_rden_cal_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(io_fifo_rden_cal_done_r_i_1_n_0),
        .Q(\io_fifo_rden_cal_done_r_reg[0] ),
        .R(cq_stable_r_reg));
  LUT6 #(
    .INIT(64'h00000000FF57AA02)) 
    of_cmd_wr_en_i_1
       (.I0(\io_fifo_rden_cal_done_r_reg[0] ),
        .I1(po_coarse_enable_w_reg),
        .I2(of_ctl_full),
        .I3(of_cmd_wr_en),
        .I4(\pc_seq_reg[0]_0 ),
        .I5(cq_stable_r_reg_0),
        .O(of_cmd_wr_en_i_1_n_0));
  (* KEEP = "yes" *) 
  (* syn_keep = "1" *) 
  FDRE of_cmd_wr_en_reg
       (.C(CLK),
        .CE(1'b1),
        .D(of_cmd_wr_en_i_1_n_0),
        .Q(of_cmd_wr_en),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FF57AA02)) 
    of_data_wr_en_i_1
       (.I0(\io_fifo_rden_cal_done_r_reg[0] ),
        .I1(po_coarse_enable_w_reg),
        .I2(of_ctl_full),
        .I3(of_data_wr_en),
        .I4(\pc_seq_reg[0]_0 ),
        .I5(cq_stable_r_reg_0),
        .O(of_data_wr_en_i_1_n_0));
  (* KEEP = "yes" *) 
  (* syn_keep = "1" *) 
  FDRE of_data_wr_en_reg
       (.C(CLK),
        .CE(1'b1),
        .D(of_data_wr_en_i_1_n_0),
        .Q(of_data_wr_en),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \pc_cmd[2]_i_2 
       (.I0(\^out ),
        .O(pc_cmd));
  FDRE \pc_cmd_reg[0] 
       (.C(CLK),
        .CE(\FSM_sequential_pc_ctl_ns_reg[0]_0 ),
        .D(\^out ),
        .Q(PHYCTLWD[0]),
        .R(cq_stable_r_reg));
  FDSE \pc_cmd_reg[2] 
       (.C(CLK),
        .CE(\FSM_sequential_pc_ctl_ns_reg[0]_0 ),
        .D(pc_cmd),
        .Q(PHYCTLWD[1]),
        .S(cq_stable_r_reg));
  FDSE \pc_cntr_cmd_reg[4] 
       (.C(CLK),
        .CE(\FSM_sequential_pc_ctl_ns_reg[0]_0 ),
        .D(pc_cntr_cmd),
        .Q(PHYCTLWD[7]),
        .S(cq_stable_r_reg));
  FDRE \pc_command_offset_reg[4] 
       (.C(CLK),
        .CE(\FSM_sequential_pc_ctl_ns_reg[0]_0 ),
        .D(pc_command_offset),
        .Q(PHYCTLWD[2]),
        .R(cq_stable_r_reg));
  LUT2 #(
    .INIT(4'h2)) 
    \pc_data_offset[0]_i_1 
       (.I0(in0),
        .I1(\^out ),
        .O(\pc_data_offset[0]_i_1_n_0 ));
  FDRE \pc_data_offset_reg[0] 
       (.C(CLK),
        .CE(\FSM_sequential_pc_ctl_ns_reg[0]_0 ),
        .D(\pc_data_offset[0]_i_1_n_0 ),
        .Q(PHYCTLWD[3]),
        .R(cq_stable_r_reg));
  FDRE \pc_data_offset_reg[5] 
       (.C(CLK),
        .CE(\FSM_sequential_pc_ctl_ns_reg[0]_0 ),
        .D(\FSM_sequential_pc_ctl_ns_reg[1]_0 ),
        .Q(PHYCTLWD[4]),
        .R(cq_stable_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pc_seq[0]_i_1 
       (.I0(\pc_seq_reg[0]_0 ),
        .I1(PHYCTLWD[5]),
        .O(\pc_seq[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \pc_seq[1]_i_1 
       (.I0(PHYCTLWD[5]),
        .I1(\pc_seq_reg[0]_0 ),
        .I2(PHYCTLWD[6]),
        .O(\pc_seq[1]_i_1_n_0 ));
  FDRE \pc_seq_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pc_seq[0]_i_1_n_0 ),
        .Q(PHYCTLWD[5]),
        .R(cq_stable_r_reg));
  FDRE \pc_seq_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pc_seq[1]_i_1_n_0 ),
        .Q(PHYCTLWD[6]),
        .R(cq_stable_r_reg));
  FDRE phy_ctl_wr_reg
       (.C(CLK),
        .CE(\FSM_sequential_pc_ctl_ns_reg[0]_0 ),
        .D(\FSM_sequential_pc_ctl_ns_reg[0]_1 ),
        .Q(\pc_seq_reg[0]_0 ),
        .R(cq_stable_r_reg));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_rld_phy_rdlvl" *) 
module sram_migmig_7series_v2_4_qdr_rld_phy_rdlvl
   (rdlvl_pi_en_stg2_f_r_reg_0,
    samp_result_r,
    \dlyval_dq_r_reg[85]_0 ,
    \next_lane_r_reg[1]_0 ,
    samp_result_r_reg_0,
    hyst_warmup_r,
    stg2_2_zero_r,
    pi_fine_inc,
    cmplx_accum_r,
    out,
    rdlvl_pi_stg2_f_incdec_ns0,
    \cmplx_loop_cnt_r_reg[0]_0 ,
    cmplx_accum_r_reg_0,
    D_pi_fine_enable_reg,
    D_pi_fine_inc_reg,
    C_pi_fine_enable_reg,
    C_pi_fine_inc_reg,
    B_pi_fine_enable_reg,
    B_pi_fine_inc_reg,
    A_pi_fine_enable_reg,
    A_pi_fine_inc_reg,
    \calib_sel_reg[0] ,
    \calib_sel_reg[0]_0 ,
    \byte_sel_cnt_reg[1] ,
    \pi_lane_r_reg[1]_0 ,
    idelay_ld,
    D,
    Q,
    \cmplx_loop_cnt_r_reg[11]_0 ,
    cmplx_accum_r_reg_1,
    \iserdes_comp_r_reg[2]_0 ,
    \iserdes_comp_r_reg[3]_0 ,
    \iserdes_comp_r_reg[3]_1 ,
    \iserdes_comp_r_reg[3]_2 ,
    \iserdes_comp_r_reg[3]_3 ,
    \iserdes_comp_r_reg[3]_4 ,
    \iserdes_comp_r_reg[3]_5 ,
    \iserdes_comp_r_reg[3]_6 ,
    \iserdes_comp_r_reg[3]_7 ,
    \iserdes_comp_r_reg[3]_8 ,
    \wr_ptr_reg[1] ,
    rdlvl_valid,
    rdlvl_pi_stg2_f_incdec_r_reg_0,
    prev_match_r_reg_0,
    hyst_warmup_r_reg_0,
    stg2_2_zero_r_reg_0,
    rdlvl_stg1_start_r_reg_0,
    CLK,
    cmplx_rd_data_valid,
    samp_result_r_reg_1,
    \FSM_sequential_sm_r_reg[2]_0 ,
    \FSM_sequential_sm_r_reg[2]_1 ,
    \FSM_sequential_sm_r_reg[1]_0 ,
    \FSM_sequential_sm_r_reg[1]_1 ,
    cmplx_rdcal_start,
    rdlvl_stg1_start_r_reg_1,
    \calib_sel_reg[0]_1 ,
    \calib_sel_reg[1] ,
    B_calib_in_common,
    wrcal_adj_rdy_r_reg,
    \byte_cnt_reg[0] ,
    \byte_cnt_reg[2] ,
    \byte_sel_cnt_reg[2] ,
    \byte_cnt_reg[1] ,
    \mem_lat_inst[0].fd0_bslip_vld_reg[0] ,
    \mem_lat_inst[1].rd1_bslip_vld_reg[1] ,
    \mem_lat_inst[2].rd0_bslip_vld_reg[2] ,
    \mem_lat_inst[3].rd1_bslip_vld_reg[3] ,
    rstdiv0_sync_r1_reg_rep__4,
    \rdlvl_stg1_cal_bytes_r_reg[3] ,
    \rdlvl_stg1_cal_bytes_r_reg[0] ,
    app_rd_data0,
    \rd_r_ptr_reg_rep[3] ,
    \rd_r_ptr_reg_rep[3]_0 ,
    DOB,
    DOA,
    \rdlvl_stg1_cal_bytes_r_reg[0]_0 ,
    \pi_counter_read_val_reg[5] ,
    \cmplx_burst_bytes_r_reg[17] ,
    \cmplx_burst_bytes_r_reg[35] ,
    rst_stg1_r_reg);
  output rdlvl_pi_en_stg2_f_r_reg_0;
  output samp_result_r;
  output \dlyval_dq_r_reg[85]_0 ;
  output \next_lane_r_reg[1]_0 ;
  output samp_result_r_reg_0;
  output hyst_warmup_r;
  output stg2_2_zero_r;
  output pi_fine_inc;
  output cmplx_accum_r;
  output [2:0]out;
  output rdlvl_pi_stg2_f_incdec_ns0;
  output \cmplx_loop_cnt_r_reg[0]_0 ;
  output cmplx_accum_r_reg_0;
  output D_pi_fine_enable_reg;
  output D_pi_fine_inc_reg;
  output C_pi_fine_enable_reg;
  output C_pi_fine_inc_reg;
  output B_pi_fine_enable_reg;
  output B_pi_fine_inc_reg;
  output A_pi_fine_enable_reg;
  output A_pi_fine_inc_reg;
  output \calib_sel_reg[0] ;
  output \calib_sel_reg[0]_0 ;
  output \byte_sel_cnt_reg[1] ;
  output \pi_lane_r_reg[1]_0 ;
  output idelay_ld;
  output [3:0]D;
  output [1:0]Q;
  output \cmplx_loop_cnt_r_reg[11]_0 ;
  output cmplx_accum_r_reg_1;
  output [26:0]\iserdes_comp_r_reg[2]_0 ;
  output \iserdes_comp_r_reg[3]_0 ;
  output \iserdes_comp_r_reg[3]_1 ;
  output \iserdes_comp_r_reg[3]_2 ;
  output \iserdes_comp_r_reg[3]_3 ;
  output \iserdes_comp_r_reg[3]_4 ;
  output \iserdes_comp_r_reg[3]_5 ;
  output \iserdes_comp_r_reg[3]_6 ;
  output \iserdes_comp_r_reg[3]_7 ;
  output \iserdes_comp_r_reg[3]_8 ;
  output [19:0]\wr_ptr_reg[1] ;
  output rdlvl_valid;
  output rdlvl_pi_stg2_f_incdec_r_reg_0;
  output prev_match_r_reg_0;
  output hyst_warmup_r_reg_0;
  output stg2_2_zero_r_reg_0;
  input rdlvl_stg1_start_r_reg_0;
  input CLK;
  input cmplx_rd_data_valid;
  input samp_result_r_reg_1;
  input \FSM_sequential_sm_r_reg[2]_0 ;
  input \FSM_sequential_sm_r_reg[2]_1 ;
  input \FSM_sequential_sm_r_reg[1]_0 ;
  input \FSM_sequential_sm_r_reg[1]_1 ;
  input cmplx_rdcal_start;
  input rdlvl_stg1_start_r_reg_1;
  input \calib_sel_reg[0]_1 ;
  input \calib_sel_reg[1] ;
  input B_calib_in_common;
  input wrcal_adj_rdy_r_reg;
  input \byte_cnt_reg[0] ;
  input \byte_cnt_reg[2] ;
  input \byte_sel_cnt_reg[2] ;
  input \byte_cnt_reg[1] ;
  input \mem_lat_inst[0].fd0_bslip_vld_reg[0] ;
  input \mem_lat_inst[1].rd1_bslip_vld_reg[1] ;
  input \mem_lat_inst[2].rd0_bslip_vld_reg[2] ;
  input \mem_lat_inst[3].rd1_bslip_vld_reg[3] ;
  input rstdiv0_sync_r1_reg_rep__4;
  input [2:0]\rdlvl_stg1_cal_bytes_r_reg[3] ;
  input \rdlvl_stg1_cal_bytes_r_reg[0] ;
  input [135:0]app_rd_data0;
  input [1:0]\rd_r_ptr_reg_rep[3] ;
  input [1:0]\rd_r_ptr_reg_rep[3]_0 ;
  input [1:0]DOB;
  input [1:0]DOA;
  input [1:0]\rdlvl_stg1_cal_bytes_r_reg[0]_0 ;
  input [5:0]\pi_counter_read_val_reg[5] ;
  input [1:0]\cmplx_burst_bytes_r_reg[17] ;
  input [1:0]\cmplx_burst_bytes_r_reg[35] ;
  input rst_stg1_r_reg;

  wire A_pi_fine_enable_reg;
  wire A_pi_fine_inc_reg;
  wire B_calib_in_common;
  wire B_pi_fine_enable_reg;
  wire B_pi_fine_inc_reg;
  wire CLK;
  wire C_pi_fine_enable_reg;
  wire C_pi_fine_inc_reg;
  wire [3:0]D;
  wire [1:0]DOA;
  wire [1:0]DOB;
  wire D_pi_fine_enable_reg;
  wire D_pi_fine_inc_reg;
  wire \FSM_sequential_sm_r[0]_i_1_n_0 ;
  wire \FSM_sequential_sm_r[0]_i_2_n_0 ;
  wire \FSM_sequential_sm_r[1]_i_1_n_0 ;
  wire \FSM_sequential_sm_r[1]_i_2_n_0 ;
  wire \FSM_sequential_sm_r[1]_i_3_n_0 ;
  wire \FSM_sequential_sm_r[1]_i_4_n_0 ;
  wire \FSM_sequential_sm_r[2]_i_10_n_0 ;
  wire \FSM_sequential_sm_r[2]_i_12_n_0 ;
  wire \FSM_sequential_sm_r[2]_i_15_n_0 ;
  wire \FSM_sequential_sm_r[2]_i_16_n_0 ;
  wire \FSM_sequential_sm_r[2]_i_1_n_0 ;
  wire \FSM_sequential_sm_r[2]_i_2_n_0 ;
  wire \FSM_sequential_sm_r[2]_i_3_n_0 ;
  wire \FSM_sequential_sm_r[2]_i_4_n_0 ;
  wire \FSM_sequential_sm_r[2]_i_5_n_0 ;
  wire \FSM_sequential_sm_r[2]_i_6_n_0 ;
  wire \FSM_sequential_sm_r[2]_i_7_n_0 ;
  wire \FSM_sequential_sm_r[2]_i_8_n_0 ;
  wire \FSM_sequential_sm_r[2]_i_9_n_0 ;
  wire \FSM_sequential_sm_r_reg[1]_0 ;
  wire \FSM_sequential_sm_r_reg[1]_1 ;
  wire \FSM_sequential_sm_r_reg[2]_0 ;
  wire \FSM_sequential_sm_r_reg[2]_1 ;
  wire \FSM_sequential_sm_r_reg[2]_i_11_n_0 ;
  wire \FSM_sequential_sm_r_reg[2]_i_13_n_0 ;
  wire \FSM_sequential_sm_r_reg[2]_i_14_n_0 ;
  wire [1:0]Q;
  wire [135:0]app_rd_data0;
  wire \byte_cnt_reg[0] ;
  wire \byte_cnt_reg[1] ;
  wire \byte_cnt_reg[2] ;
  wire \byte_sel_cnt_reg[1] ;
  wire \byte_sel_cnt_reg[2] ;
  wire \calib_sel_reg[0] ;
  wire \calib_sel_reg[0]_0 ;
  wire \calib_sel_reg[0]_1 ;
  wire \calib_sel_reg[1] ;
  wire cmplx_accum_r;
  wire cmplx_accum_r_i_4_n_0;
  wire cmplx_accum_r_reg_0;
  wire cmplx_accum_r_reg_1;
  wire [1:0]\cmplx_burst_bytes_r_reg[17] ;
  wire [1:0]\cmplx_burst_bytes_r_reg[35] ;
  wire [11:0]cmplx_loop_cnt_r;
  wire \cmplx_loop_cnt_r[0]_i_1_n_0 ;
  wire \cmplx_loop_cnt_r[10]_i_1_n_0 ;
  wire \cmplx_loop_cnt_r[11]_i_10_n_0 ;
  wire \cmplx_loop_cnt_r[11]_i_11_n_0 ;
  wire \cmplx_loop_cnt_r[11]_i_12_n_0 ;
  wire \cmplx_loop_cnt_r[11]_i_1_n_0 ;
  wire \cmplx_loop_cnt_r[11]_i_3_n_0 ;
  wire \cmplx_loop_cnt_r[11]_i_4_n_0 ;
  wire \cmplx_loop_cnt_r[11]_i_5_n_0 ;
  wire \cmplx_loop_cnt_r[11]_i_8_n_0 ;
  wire \cmplx_loop_cnt_r[11]_i_9_n_0 ;
  wire \cmplx_loop_cnt_r[1]_i_1_n_0 ;
  wire \cmplx_loop_cnt_r[2]_i_1_n_0 ;
  wire \cmplx_loop_cnt_r[3]_i_1_n_0 ;
  wire \cmplx_loop_cnt_r[4]_i_1_n_0 ;
  wire \cmplx_loop_cnt_r[4]_i_3_n_0 ;
  wire \cmplx_loop_cnt_r[4]_i_4_n_0 ;
  wire \cmplx_loop_cnt_r[4]_i_5_n_0 ;
  wire \cmplx_loop_cnt_r[4]_i_6_n_0 ;
  wire \cmplx_loop_cnt_r[5]_i_1_n_0 ;
  wire \cmplx_loop_cnt_r[6]_i_1_n_0 ;
  wire \cmplx_loop_cnt_r[7]_i_1_n_0 ;
  wire \cmplx_loop_cnt_r[8]_i_1_n_0 ;
  wire \cmplx_loop_cnt_r[8]_i_3_n_0 ;
  wire \cmplx_loop_cnt_r[8]_i_4_n_0 ;
  wire \cmplx_loop_cnt_r[8]_i_5_n_0 ;
  wire \cmplx_loop_cnt_r[8]_i_6_n_0 ;
  wire \cmplx_loop_cnt_r[9]_i_1_n_0 ;
  wire \cmplx_loop_cnt_r_reg[0]_0 ;
  wire \cmplx_loop_cnt_r_reg[11]_0 ;
  wire \cmplx_loop_cnt_r_reg[11]_i_6_n_2 ;
  wire \cmplx_loop_cnt_r_reg[11]_i_6_n_3 ;
  wire \cmplx_loop_cnt_r_reg[11]_i_6_n_5 ;
  wire \cmplx_loop_cnt_r_reg[11]_i_6_n_6 ;
  wire \cmplx_loop_cnt_r_reg[11]_i_6_n_7 ;
  wire \cmplx_loop_cnt_r_reg[4]_i_2_n_0 ;
  wire \cmplx_loop_cnt_r_reg[4]_i_2_n_1 ;
  wire \cmplx_loop_cnt_r_reg[4]_i_2_n_2 ;
  wire \cmplx_loop_cnt_r_reg[4]_i_2_n_3 ;
  wire \cmplx_loop_cnt_r_reg[4]_i_2_n_4 ;
  wire \cmplx_loop_cnt_r_reg[4]_i_2_n_5 ;
  wire \cmplx_loop_cnt_r_reg[4]_i_2_n_6 ;
  wire \cmplx_loop_cnt_r_reg[4]_i_2_n_7 ;
  wire \cmplx_loop_cnt_r_reg[8]_i_2_n_0 ;
  wire \cmplx_loop_cnt_r_reg[8]_i_2_n_1 ;
  wire \cmplx_loop_cnt_r_reg[8]_i_2_n_2 ;
  wire \cmplx_loop_cnt_r_reg[8]_i_2_n_3 ;
  wire \cmplx_loop_cnt_r_reg[8]_i_2_n_4 ;
  wire \cmplx_loop_cnt_r_reg[8]_i_2_n_5 ;
  wire \cmplx_loop_cnt_r_reg[8]_i_2_n_6 ;
  wire \cmplx_loop_cnt_r_reg[8]_i_2_n_7 ;
  wire \cmplx_min_eye_r[0]_i_1_n_0 ;
  wire \cmplx_min_eye_r[0]_i_2_n_0 ;
  wire \cmplx_min_eye_r[0]_i_3_n_0 ;
  wire \cmplx_min_eye_r[1]_i_1_n_0 ;
  wire \cmplx_min_eye_r[1]_i_2_n_0 ;
  wire \cmplx_min_eye_r[1]_i_3_n_0 ;
  wire \cmplx_min_eye_r[2]_i_1_n_0 ;
  wire \cmplx_min_eye_r[2]_i_2_n_0 ;
  wire \cmplx_min_eye_r[2]_i_3_n_0 ;
  wire \cmplx_min_eye_r[3]_i_1_n_0 ;
  wire \cmplx_min_eye_r[3]_i_2_n_0 ;
  wire \cmplx_min_eye_r[3]_i_3_n_0 ;
  wire \cmplx_min_eye_r[3]_i_4_n_0 ;
  wire \cmplx_min_eye_r_reg_n_0_[0] ;
  wire \cmplx_min_eye_r_reg_n_0_[1] ;
  wire \cmplx_min_eye_r_reg_n_0_[2] ;
  wire \cmplx_min_eye_r_reg_n_0_[3] ;
  wire cmplx_rd_data_valid;
  wire cmplx_rd_data_valid_r_reg_n_0;
  wire cmplx_rdcal_start;
  wire \dlyval_dq_r[134]_i_1_n_0 ;
  wire \dlyval_dq_r[179]_i_1_n_0 ;
  wire \dlyval_dq_r[44]_i_1_n_0 ;
  wire \dlyval_dq_r[89]_i_1_n_0 ;
  wire \dlyval_dq_r_reg[85]_0 ;
  wire [4:3]dlyval_ns;
  wire [4:0]dlyval_r;
  wire \dlyval_r[0]_i_1_n_0 ;
  wire \dlyval_r[0]_i_2_n_0 ;
  wire \dlyval_r[0]_i_3_n_0 ;
  wire \dlyval_r[0]_i_4_n_0 ;
  wire \dlyval_r[1]_i_1_n_0 ;
  wire \dlyval_r[1]_i_3_n_0 ;
  wire \dlyval_r[1]_i_4_n_0 ;
  wire \dlyval_r[1]_i_5_n_0 ;
  wire \dlyval_r[1]_i_6_n_0 ;
  wire \dlyval_r[2]_i_1_n_0 ;
  wire \dlyval_r[2]_i_3_n_0 ;
  wire \dlyval_r[2]_i_4_n_0 ;
  wire \dlyval_r[2]_i_5_n_0 ;
  wire \dlyval_r[2]_i_6_n_0 ;
  wire \dlyval_r[3]_i_1_n_0 ;
  wire \dlyval_r[3]_i_2_n_0 ;
  wire \dlyval_r[3]_i_3_n_0 ;
  wire \dlyval_r[3]_i_4_n_0 ;
  wire \dlyval_r[3]_i_5_n_0 ;
  wire \dlyval_r[3]_i_6_n_0 ;
  wire \dlyval_r[4]_i_1_n_0 ;
  wire \dlyval_r[4]_i_2_n_0 ;
  wire \dlyval_r[4]_i_3_n_0 ;
  wire \dlyval_r[4]_i_4_n_0 ;
  wire \dlyval_r[4]_i_5_n_0 ;
  wire \dlyval_r[4]_i_6_n_0 ;
  wire \dlyval_r[4]_i_7_n_0 ;
  wire \dlyval_r_reg[1]_i_2_n_0 ;
  wire \dlyval_r_reg[2]_i_2_n_0 ;
  wire dlyval_r_zero_ns;
  wire dlyval_r_zero_r;
  wire dlyval_r_zero_r_i_4_n_0;
  wire dlyval_r_zero_r_i_5_n_0;
  wire dlyval_r_zero_r_i_6_n_0;
  wire dlyval_r_zero_r_i_7_n_0;
  wire dlyval_r_zero_r_i_8_n_0;
  wire dlyval_r_zero_r_i_9_n_0;
  wire [5:0]eye_width_r;
  wire \eye_width_r[0]_i_1_n_0 ;
  wire \eye_width_r[1]_i_1_n_0 ;
  wire \eye_width_r[2]_i_1_n_0 ;
  wire \eye_width_r[3]_i_1_n_0 ;
  wire \eye_width_r[4]_i_1_n_0 ;
  wire \eye_width_r[5]_i_1_n_0 ;
  wire \eye_width_r[5]_i_2_n_0 ;
  wire \eye_width_r[5]_i_3_n_0 ;
  wire \eye_width_r[5]_i_4_n_0 ;
  wire \eye_width_r[5]_i_5_n_0 ;
  wire \eye_width_r[5]_i_6_n_0 ;
  wire first_lane_ns;
  wire first_lane_r_i_1_n_0;
  wire hyst_warmup_r;
  wire hyst_warmup_r_reg_0;
  wire idelay_ld;
  wire init_calib_complete_r_i_9_n_0;
  wire iserdes_comp_ns;
  wire \iserdes_comp_r[0]_i_1_n_0 ;
  wire \iserdes_comp_r[0]_i_2_n_0 ;
  wire \iserdes_comp_r[1]_i_1_n_0 ;
  wire \iserdes_comp_r[1]_i_2_n_0 ;
  wire \iserdes_comp_r[2]_i_2_n_0 ;
  wire \iserdes_comp_r[3]_i_1_n_0 ;
  wire \iserdes_comp_r[3]_i_2_n_0 ;
  wire [26:0]\iserdes_comp_r_reg[2]_0 ;
  wire \iserdes_comp_r_reg[3]_0 ;
  wire \iserdes_comp_r_reg[3]_1 ;
  wire \iserdes_comp_r_reg[3]_2 ;
  wire \iserdes_comp_r_reg[3]_3 ;
  wire \iserdes_comp_r_reg[3]_4 ;
  wire \iserdes_comp_r_reg[3]_5 ;
  wire \iserdes_comp_r_reg[3]_6 ;
  wire \iserdes_comp_r_reg[3]_7 ;
  wire \iserdes_comp_r_reg[3]_8 ;
  wire \iserdes_comp_r_reg_n_0_[0] ;
  wire \iserdes_comp_r_reg_n_0_[1] ;
  wire \iserdes_comp_r_reg_n_0_[2] ;
  wire \iserdes_comp_r_reg_n_0_[3] ;
  wire [5:0]left_ns;
  wire \left_r[0]_i_2_n_0 ;
  wire \left_r[1]_i_2_n_0 ;
  wire \left_r[2]_i_2_n_0 ;
  wire \left_r[2]_i_3_n_0 ;
  wire \left_r[2]_i_4_n_0 ;
  wire \left_r[3]_i_2_n_0 ;
  wire \left_r[4]_i_2_n_0 ;
  wire \left_r[5]_i_2_n_0 ;
  wire \left_r[5]_i_3_n_0 ;
  wire \left_r_reg_n_0_[0] ;
  wire \left_r_reg_n_0_[1] ;
  wire \left_r_reg_n_0_[2] ;
  wire \left_r_reg_n_0_[3] ;
  wire \left_r_reg_n_0_[4] ;
  wire \left_r_reg_n_0_[5] ;
  wire [5:0]left_slew_r;
  wire \left_slew_r[0]_i_10_n_0 ;
  wire \left_slew_r[0]_i_12_n_0 ;
  wire \left_slew_r[0]_i_13_n_0 ;
  wire \left_slew_r[0]_i_14_n_0 ;
  wire \left_slew_r[0]_i_15_n_0 ;
  wire \left_slew_r[0]_i_16_n_0 ;
  wire \left_slew_r[0]_i_17_n_0 ;
  wire \left_slew_r[0]_i_18_n_0 ;
  wire \left_slew_r[0]_i_1_n_0 ;
  wire \left_slew_r[0]_i_21_n_0 ;
  wire \left_slew_r[0]_i_22_n_0 ;
  wire \left_slew_r[0]_i_23_n_0 ;
  wire \left_slew_r[0]_i_24_n_0 ;
  wire \left_slew_r[0]_i_25_n_0 ;
  wire \left_slew_r[0]_i_26_n_0 ;
  wire \left_slew_r[0]_i_27_n_0 ;
  wire \left_slew_r[0]_i_2_n_0 ;
  wire \left_slew_r[0]_i_30_n_0 ;
  wire \left_slew_r[0]_i_31_n_0 ;
  wire \left_slew_r[0]_i_33_n_0 ;
  wire \left_slew_r[0]_i_34_n_0 ;
  wire \left_slew_r[0]_i_35_n_0 ;
  wire \left_slew_r[0]_i_36_n_0 ;
  wire \left_slew_r[0]_i_37_n_0 ;
  wire \left_slew_r[0]_i_38_n_0 ;
  wire \left_slew_r[0]_i_39_n_0 ;
  wire \left_slew_r[0]_i_3_n_0 ;
  wire \left_slew_r[0]_i_40_n_0 ;
  wire \left_slew_r[0]_i_41_n_0 ;
  wire \left_slew_r[0]_i_42_n_0 ;
  wire \left_slew_r[0]_i_43_n_0 ;
  wire \left_slew_r[0]_i_46_n_0 ;
  wire \left_slew_r[0]_i_47_n_0 ;
  wire \left_slew_r[0]_i_48_n_0 ;
  wire \left_slew_r[0]_i_49_n_0 ;
  wire \left_slew_r[0]_i_5_n_0 ;
  wire \left_slew_r[0]_i_7_n_0 ;
  wire \left_slew_r[0]_i_9_n_0 ;
  wire \left_slew_r[1]_i_10_n_0 ;
  wire \left_slew_r[1]_i_11_n_0 ;
  wire \left_slew_r[1]_i_12_n_0 ;
  wire \left_slew_r[1]_i_13_n_0 ;
  wire \left_slew_r[1]_i_14_n_0 ;
  wire \left_slew_r[1]_i_15_n_0 ;
  wire \left_slew_r[1]_i_17_n_0 ;
  wire \left_slew_r[1]_i_18_n_0 ;
  wire \left_slew_r[1]_i_20_n_0 ;
  wire \left_slew_r[1]_i_21_n_0 ;
  wire \left_slew_r[1]_i_22_n_0 ;
  wire \left_slew_r[1]_i_25_n_0 ;
  wire \left_slew_r[1]_i_26_n_0 ;
  wire \left_slew_r[1]_i_27_n_0 ;
  wire \left_slew_r[1]_i_28_n_0 ;
  wire \left_slew_r[1]_i_29_n_0 ;
  wire \left_slew_r[1]_i_2_n_0 ;
  wire \left_slew_r[1]_i_30_n_0 ;
  wire \left_slew_r[1]_i_33_n_0 ;
  wire \left_slew_r[1]_i_34_n_0 ;
  wire \left_slew_r[1]_i_35_n_0 ;
  wire \left_slew_r[1]_i_36_n_0 ;
  wire \left_slew_r[1]_i_37_n_0 ;
  wire \left_slew_r[1]_i_38_n_0 ;
  wire \left_slew_r[1]_i_39_n_0 ;
  wire \left_slew_r[1]_i_3_n_0 ;
  wire \left_slew_r[1]_i_40_n_0 ;
  wire \left_slew_r[1]_i_4_n_0 ;
  wire \left_slew_r[1]_i_5_n_0 ;
  wire \left_slew_r[1]_i_6_n_0 ;
  wire \left_slew_r[1]_i_7_n_0 ;
  wire \left_slew_r[1]_i_8_n_0 ;
  wire \left_slew_r[1]_i_9_n_0 ;
  wire \left_slew_r[2]_i_11_n_0 ;
  wire \left_slew_r[2]_i_12_n_0 ;
  wire \left_slew_r[2]_i_13_n_0 ;
  wire \left_slew_r[2]_i_14_n_0 ;
  wire \left_slew_r[2]_i_15_n_0 ;
  wire \left_slew_r[2]_i_16_n_0 ;
  wire \left_slew_r[2]_i_17_n_0 ;
  wire \left_slew_r[2]_i_18_n_0 ;
  wire \left_slew_r[2]_i_19_n_0 ;
  wire \left_slew_r[2]_i_1_n_0 ;
  wire \left_slew_r[2]_i_20_n_0 ;
  wire \left_slew_r[2]_i_21_n_0 ;
  wire \left_slew_r[2]_i_22_n_0 ;
  wire \left_slew_r[2]_i_23_n_0 ;
  wire \left_slew_r[2]_i_24_n_0 ;
  wire \left_slew_r[2]_i_25_n_0 ;
  wire \left_slew_r[2]_i_26_n_0 ;
  wire \left_slew_r[2]_i_27_n_0 ;
  wire \left_slew_r[2]_i_28_n_0 ;
  wire \left_slew_r[2]_i_29_n_0 ;
  wire \left_slew_r[2]_i_30_n_0 ;
  wire \left_slew_r[2]_i_31_n_0 ;
  wire \left_slew_r[2]_i_32_n_0 ;
  wire \left_slew_r[2]_i_33_n_0 ;
  wire \left_slew_r[2]_i_34_n_0 ;
  wire \left_slew_r[2]_i_35_n_0 ;
  wire \left_slew_r[2]_i_36_n_0 ;
  wire \left_slew_r[2]_i_37_n_0 ;
  wire \left_slew_r[2]_i_38_n_0 ;
  wire \left_slew_r[2]_i_4_n_0 ;
  wire \left_slew_r[2]_i_5_n_0 ;
  wire \left_slew_r[2]_i_6_n_0 ;
  wire \left_slew_r[2]_i_9_n_0 ;
  wire \left_slew_r[3]_i_10_n_0 ;
  wire \left_slew_r[3]_i_11_n_0 ;
  wire \left_slew_r[3]_i_12_n_0 ;
  wire \left_slew_r[3]_i_13_n_0 ;
  wire \left_slew_r[3]_i_14_n_0 ;
  wire \left_slew_r[3]_i_15_n_0 ;
  wire \left_slew_r[3]_i_16_n_0 ;
  wire \left_slew_r[3]_i_17_n_0 ;
  wire \left_slew_r[3]_i_18_n_0 ;
  wire \left_slew_r[3]_i_19_n_0 ;
  wire \left_slew_r[3]_i_20_n_0 ;
  wire \left_slew_r[3]_i_21_n_0 ;
  wire \left_slew_r[3]_i_22_n_0 ;
  wire \left_slew_r[3]_i_23_n_0 ;
  wire \left_slew_r[3]_i_24_n_0 ;
  wire \left_slew_r[3]_i_25_n_0 ;
  wire \left_slew_r[3]_i_26_n_0 ;
  wire \left_slew_r[3]_i_27_n_0 ;
  wire \left_slew_r[3]_i_28_n_0 ;
  wire \left_slew_r[3]_i_2_n_0 ;
  wire \left_slew_r[3]_i_3_n_0 ;
  wire \left_slew_r[3]_i_4_n_0 ;
  wire \left_slew_r[3]_i_5_n_0 ;
  wire \left_slew_r[3]_i_7_n_0 ;
  wire \left_slew_r[3]_i_8_n_0 ;
  wire \left_slew_r[4]_i_10_n_0 ;
  wire \left_slew_r[4]_i_11_n_0 ;
  wire \left_slew_r[4]_i_12_n_0 ;
  wire \left_slew_r[4]_i_13_n_0 ;
  wire \left_slew_r[4]_i_14_n_0 ;
  wire \left_slew_r[4]_i_15_n_0 ;
  wire \left_slew_r[4]_i_16_n_0 ;
  wire \left_slew_r[4]_i_17_n_0 ;
  wire \left_slew_r[4]_i_1_n_0 ;
  wire \left_slew_r[4]_i_2_n_0 ;
  wire \left_slew_r[4]_i_3_n_0 ;
  wire \left_slew_r[4]_i_4_n_0 ;
  wire \left_slew_r[4]_i_5_n_0 ;
  wire \left_slew_r[4]_i_6_n_0 ;
  wire \left_slew_r[4]_i_7_n_0 ;
  wire \left_slew_r[4]_i_8_n_0 ;
  wire \left_slew_r[4]_i_9_n_0 ;
  wire \left_slew_r[5]_i_10_n_0 ;
  wire \left_slew_r[5]_i_11_n_0 ;
  wire \left_slew_r[5]_i_1_n_0 ;
  wire \left_slew_r[5]_i_2_n_0 ;
  wire \left_slew_r[5]_i_3_n_0 ;
  wire \left_slew_r[5]_i_4_n_0 ;
  wire \left_slew_r[5]_i_5_n_0 ;
  wire \left_slew_r[5]_i_6_n_0 ;
  wire \left_slew_r[5]_i_7_n_0 ;
  wire \left_slew_r[5]_i_8_n_0 ;
  wire \left_slew_r[5]_i_9_n_0 ;
  wire \left_slew_r_reg[0]_i_11_n_0 ;
  wire \left_slew_r_reg[0]_i_19_n_0 ;
  wire \left_slew_r_reg[0]_i_20_n_0 ;
  wire \left_slew_r_reg[0]_i_28_n_0 ;
  wire \left_slew_r_reg[0]_i_29_n_0 ;
  wire \left_slew_r_reg[0]_i_32_n_0 ;
  wire \left_slew_r_reg[0]_i_44_n_0 ;
  wire \left_slew_r_reg[0]_i_45_n_0 ;
  wire \left_slew_r_reg[0]_i_4_n_0 ;
  wire \left_slew_r_reg[0]_i_6_n_0 ;
  wire \left_slew_r_reg[0]_i_8_n_0 ;
  wire \left_slew_r_reg[1]_i_16_n_0 ;
  wire \left_slew_r_reg[1]_i_19_n_0 ;
  wire \left_slew_r_reg[1]_i_1_n_0 ;
  wire \left_slew_r_reg[1]_i_23_n_0 ;
  wire \left_slew_r_reg[1]_i_24_n_0 ;
  wire \left_slew_r_reg[1]_i_31_n_0 ;
  wire \left_slew_r_reg[1]_i_32_n_0 ;
  wire \left_slew_r_reg[2]_i_10_n_0 ;
  wire \left_slew_r_reg[2]_i_2_n_0 ;
  wire \left_slew_r_reg[2]_i_3_n_0 ;
  wire \left_slew_r_reg[2]_i_7_n_0 ;
  wire \left_slew_r_reg[2]_i_8_n_0 ;
  wire \left_slew_r_reg[3]_i_1_n_0 ;
  wire \left_slew_r_reg[3]_i_6_n_0 ;
  wire \left_slew_r_reg[3]_i_9_n_0 ;
  wire \match_out_r[0]_i_1_n_0 ;
  wire \match_out_r[1]_i_1_n_0 ;
  wire \match_out_r[2]_i_1_n_0 ;
  wire \match_out_r[3]_i_1_n_0 ;
  wire \match_out_r[3]_i_2_n_0 ;
  wire \match_out_r[4]_i_1_n_0 ;
  wire \match_out_r[4]_i_2_n_0 ;
  wire \match_out_r[4]_i_3_n_0 ;
  wire \match_out_r[4]_i_4_n_0 ;
  wire \match_out_r[4]_i_5_n_0 ;
  wire \match_out_r_reg_n_0_[0] ;
  wire \match_out_r_reg_n_0_[1] ;
  wire \match_out_r_reg_n_0_[2] ;
  wire \match_out_r_reg_n_0_[3] ;
  wire \match_out_r_reg_n_0_[4] ;
  wire \mem_lat_inst[0].fd0_bslip_vld_reg[0] ;
  wire \mem_lat_inst[1].rd1_bslip_vld_reg[1] ;
  wire \mem_lat_inst[2].rd0_bslip_vld_reg[2] ;
  wire \mem_lat_inst[3].rd1_bslip_vld_reg[3] ;
  wire min_eye_ns;
  wire min_eye_r;
  wire min_eye_r_i_2_n_0;
  wire [2:0]next_lane_r;
  wire \next_lane_r[1]_i_1_n_0 ;
  wire \next_lane_r[1]_i_2_n_0 ;
  wire \next_lane_r_reg[1]_0 ;
  (* RTL_KEEP = "yes" *) wire [2:0]out;
  wire [5:0]pi_counter_read_val_r;
  wire [5:0]\pi_counter_read_val_reg[5] ;
  wire pi_fine_enable;
  wire pi_fine_inc;
  wire \pi_lane_r[0]_i_1_n_0 ;
  wire \pi_lane_r[0]_i_2_n_0 ;
  wire \pi_lane_r[0]_i_3_n_0 ;
  wire \pi_lane_r[1]_i_1_n_0 ;
  wire \pi_lane_r[1]_i_2_n_0 ;
  wire \pi_lane_r_reg[1]_0 ;
  wire [5:0]pi_step_cnt_r;
  wire \pi_step_cnt_r[0]_i_1_n_0 ;
  wire \pi_step_cnt_r[0]_i_2_n_0 ;
  wire \pi_step_cnt_r[0]_i_3_n_0 ;
  wire \pi_step_cnt_r[0]_i_4_n_0 ;
  wire \pi_step_cnt_r[1]_i_1_n_0 ;
  wire \pi_step_cnt_r[1]_i_2_n_0 ;
  wire \pi_step_cnt_r[1]_i_3_n_0 ;
  wire \pi_step_cnt_r[1]_i_4_n_0 ;
  wire \pi_step_cnt_r[2]_i_1_n_0 ;
  wire \pi_step_cnt_r[2]_i_2_n_0 ;
  wire \pi_step_cnt_r[2]_i_3_n_0 ;
  wire \pi_step_cnt_r[2]_i_4_n_0 ;
  wire \pi_step_cnt_r[3]_i_1_n_0 ;
  wire \pi_step_cnt_r[3]_i_2_n_0 ;
  wire \pi_step_cnt_r[3]_i_3_n_0 ;
  wire \pi_step_cnt_r[3]_i_4_n_0 ;
  wire \pi_step_cnt_r[3]_i_5_n_0 ;
  wire \pi_step_cnt_r[4]_i_1_n_0 ;
  wire \pi_step_cnt_r[4]_i_2_n_0 ;
  wire \pi_step_cnt_r[4]_i_3_n_0 ;
  wire \pi_step_cnt_r[4]_i_4_n_0 ;
  wire \pi_step_cnt_r[4]_i_5_n_0 ;
  wire \pi_step_cnt_r[5]_i_1_n_0 ;
  wire \pi_step_cnt_r[5]_i_2_n_0 ;
  wire \pi_step_cnt_r[5]_i_3_n_0 ;
  wire \pi_step_cnt_r[5]_i_4_n_0 ;
  wire \pi_step_cnt_r[5]_i_5_n_0 ;
  wire \pi_step_cnt_r[5]_i_6_n_0 ;
  wire \pi_step_cnt_r[5]_i_7_n_0 ;
  wire \pi_step_cnt_r[5]_i_8_n_0 ;
  wire [5:0]pi_step_ns;
  wire [5:0]pi_step_r;
  wire \pi_step_r[1]_i_2_n_0 ;
  wire \pi_step_r[2]_i_2_n_0 ;
  wire \pi_step_r[2]_i_3_n_0 ;
  wire \pi_step_r[3]_i_2_n_0 ;
  wire \pi_step_r[3]_i_3_n_0 ;
  wire \pi_step_r[4]_i_2_n_0 ;
  wire \pi_step_r[4]_i_3_n_0 ;
  wire \pi_step_r[5]_i_1_n_0 ;
  wire \pi_step_r[5]_i_3_n_0 ;
  wire \pi_step_r[5]_i_4_n_0 ;
  wire \pi_step_r[5]_i_5_n_0 ;
  wire \pi_step_r[5]_i_6_n_0 ;
  wire \pi_step_r[5]_i_7_n_0 ;
  wire [3:0]pi_wait_ns;
  wire \pi_wait_r[0]_i_1_n_0 ;
  wire \pi_wait_r[1]_i_1_n_0 ;
  wire \pi_wait_r[2]_i_1_n_0 ;
  wire \pi_wait_r[3]_i_1_n_0 ;
  wire \pi_wait_r_reg_n_0_[0] ;
  wire \pi_wait_r_reg_n_0_[1] ;
  wire \pi_wait_r_reg_n_0_[2] ;
  wire \pi_wait_r_reg_n_0_[3] ;
  wire prev_match_r_reg_0;
  wire [7:4]rd_data_comp_ns;
  wire \rd_data_comp_r_reg[4]_i_1_n_2 ;
  wire \rd_data_comp_r_reg[4]_i_1_n_3 ;
  wire \rd_data_comp_r_reg[5]_i_1_n_2 ;
  wire \rd_data_comp_r_reg[5]_i_1_n_3 ;
  wire \rd_data_comp_r_reg[6]_i_1_n_2 ;
  wire \rd_data_comp_r_reg[6]_i_1_n_3 ;
  wire \rd_data_comp_r_reg[7]_i_1_n_2 ;
  wire \rd_data_comp_r_reg[7]_i_1_n_3 ;
  wire \rd_data_comp_r_reg_n_0_[0] ;
  wire \rd_data_comp_r_reg_n_0_[1] ;
  wire \rd_data_comp_r_reg_n_0_[2] ;
  wire \rd_data_comp_r_reg_n_0_[3] ;
  wire \rd_data_comp_r_reg_n_0_[4] ;
  wire \rd_data_comp_r_reg_n_0_[5] ;
  wire \rd_data_comp_r_reg_n_0_[6] ;
  wire \rd_data_comp_r_reg_n_0_[7] ;
  wire [26:0]rd_data_lane_ns;
  wire \rd_data_lane_r[0]_i_2_n_0 ;
  wire \rd_data_lane_r[10]_i_2_n_0 ;
  wire \rd_data_lane_r[11]_i_2_n_0 ;
  wire \rd_data_lane_r[12]_i_2_n_0 ;
  wire \rd_data_lane_r[13]_i_2_n_0 ;
  wire \rd_data_lane_r[14]_i_2_n_0 ;
  wire \rd_data_lane_r[15]_i_2_n_0 ;
  wire \rd_data_lane_r[16]_i_2_n_0 ;
  wire \rd_data_lane_r[17]_i_2_n_0 ;
  wire \rd_data_lane_r[18]_i_2_n_0 ;
  wire \rd_data_lane_r[19]_i_2_n_0 ;
  wire \rd_data_lane_r[1]_i_2_n_0 ;
  wire \rd_data_lane_r[20]_i_2_n_0 ;
  wire \rd_data_lane_r[21]_i_2_n_0 ;
  wire \rd_data_lane_r[22]_i_2_n_0 ;
  wire \rd_data_lane_r[23]_i_2_n_0 ;
  wire \rd_data_lane_r[24]_i_2_n_0 ;
  wire \rd_data_lane_r[25]_i_2_n_0 ;
  wire \rd_data_lane_r[26]_i_2_n_0 ;
  wire \rd_data_lane_r[27]_i_1_n_0 ;
  wire \rd_data_lane_r[28]_i_1_n_0 ;
  wire \rd_data_lane_r[29]_i_1_n_0 ;
  wire \rd_data_lane_r[2]_i_2_n_0 ;
  wire \rd_data_lane_r[30]_i_1_n_0 ;
  wire \rd_data_lane_r[31]_i_1_n_0 ;
  wire \rd_data_lane_r[32]_i_1_n_0 ;
  wire \rd_data_lane_r[33]_i_1_n_0 ;
  wire \rd_data_lane_r[34]_i_1_n_0 ;
  wire \rd_data_lane_r[35]_i_1_n_0 ;
  wire \rd_data_lane_r[3]_i_2_n_0 ;
  wire \rd_data_lane_r[4]_i_2_n_0 ;
  wire \rd_data_lane_r[5]_i_2_n_0 ;
  wire \rd_data_lane_r[6]_i_2_n_0 ;
  wire \rd_data_lane_r[7]_i_2_n_0 ;
  wire \rd_data_lane_r[8]_i_2_n_0 ;
  wire \rd_data_lane_r[9]_i_2_n_0 ;
  wire [1:0]\rd_r_ptr_reg_rep[3] ;
  wire [1:0]\rd_r_ptr_reg_rep[3]_0 ;
  wire rdlvl_pi_en_stg2_f_ns;
  wire rdlvl_pi_en_stg2_f_r_i_10_n_0;
  wire rdlvl_pi_en_stg2_f_r_i_11_n_0;
  wire rdlvl_pi_en_stg2_f_r_i_12_n_0;
  wire rdlvl_pi_en_stg2_f_r_i_13_n_0;
  wire rdlvl_pi_en_stg2_f_r_i_14_n_0;
  wire rdlvl_pi_en_stg2_f_r_i_15_n_0;
  wire rdlvl_pi_en_stg2_f_r_i_16_n_0;
  wire rdlvl_pi_en_stg2_f_r_i_6_n_0;
  wire rdlvl_pi_en_stg2_f_r_i_7_n_0;
  wire rdlvl_pi_en_stg2_f_r_i_8_n_0;
  wire rdlvl_pi_en_stg2_f_r_i_9_n_0;
  wire rdlvl_pi_en_stg2_f_r_reg_0;
  wire rdlvl_pi_stg2_f_incdec_ns0;
  wire rdlvl_pi_stg2_f_incdec_ns4_out;
  wire rdlvl_pi_stg2_f_incdec_r_i_3_n_0;
  wire rdlvl_pi_stg2_f_incdec_r_reg_0;
  wire \rdlvl_stg1_cal_bytes_r_reg[0] ;
  wire [1:0]\rdlvl_stg1_cal_bytes_r_reg[0]_0 ;
  wire [2:0]\rdlvl_stg1_cal_bytes_r_reg[3] ;
  wire rdlvl_stg1_done_ns;
  wire rdlvl_stg1_start_r_reg_0;
  wire rdlvl_stg1_start_r_reg_1;
  wire rdlvl_valid;
  wire [2:2]rdlvl_work_lane_r;
  wire \rdlvl_work_lane_r[0]_i_1_n_0 ;
  wire \rdlvl_work_lane_r[0]_i_2_n_0 ;
  wire \rdlvl_work_lane_r[1]_i_1_n_0 ;
  wire \rdlvl_work_lane_r[1]_i_2_n_0 ;
  wire \rdlvl_work_lane_r[2]_i_2_n_0 ;
  wire \rdlvl_work_lane_r[2]_i_3_n_0 ;
  wire [5:0]right_ns;
  wire \right_r[0]_i_2_n_0 ;
  wire \right_r[1]_i_2_n_0 ;
  wire \right_r[2]_i_2_n_0 ;
  wire \right_r[3]_i_2_n_0 ;
  wire \right_r[3]_i_3_n_0 ;
  wire \right_r[4]_i_2_n_0 ;
  wire \right_r[5]_i_2_n_0 ;
  wire \right_r_reg_n_0_[0] ;
  wire \right_r_reg_n_0_[1] ;
  wire \right_r_reg_n_0_[2] ;
  wire \right_r_reg_n_0_[3] ;
  wire \right_r_reg_n_0_[4] ;
  wire \right_r_reg_n_0_[5] ;
  wire rst_stg1_r_reg;
  wire rstdiv0_sync_r1_reg_rep__4;
  wire [4:0]samp_cnt_ns;
  wire \samp_cnt_r[0]_i_1_n_0 ;
  wire \samp_cnt_r[1]_i_1_n_0 ;
  wire \samp_cnt_r[1]_i_2_n_0 ;
  wire \samp_cnt_r[2]_i_1_n_0 ;
  wire \samp_cnt_r[2]_i_2_n_0 ;
  wire \samp_cnt_r[2]_i_3_n_0 ;
  wire \samp_cnt_r[3]_i_1_n_0 ;
  wire \samp_cnt_r[3]_i_2_n_0 ;
  wire \samp_cnt_r[3]_i_3_n_0 ;
  wire \samp_cnt_r[4]_i_1_n_0 ;
  wire \samp_cnt_r[4]_i_3_n_0 ;
  wire \samp_cnt_r[5]_i_1_n_0 ;
  wire \samp_cnt_r[5]_i_2_n_0 ;
  wire \samp_cnt_r[5]_i_3_n_0 ;
  wire \samp_cnt_r[5]_i_4_n_0 ;
  wire \samp_cnt_r_reg_n_0_[0] ;
  wire \samp_cnt_r_reg_n_0_[1] ;
  wire \samp_cnt_r_reg_n_0_[2] ;
  wire \samp_cnt_r_reg_n_0_[3] ;
  wire \samp_cnt_r_reg_n_0_[4] ;
  wire \samp_cnt_r_reg_n_0_[5] ;
  wire samp_result_ns;
  wire samp_result_r;
  wire samp_result_r_i_2_n_0;
  wire samp_result_r_reg_0;
  wire samp_result_r_reg_1;
  wire \samps_match_r[0]_i_1_n_0 ;
  wire \samps_match_r[1]_i_1_n_0 ;
  wire \samps_match_r[2]_i_1_n_0 ;
  wire \samps_match_r[3]_i_1_n_0 ;
  wire \samps_match_r[4]_i_1_n_0 ;
  wire \samps_match_r[4]_i_2_n_0 ;
  wire \samps_match_r[5]_i_1_n_0 ;
  wire \samps_match_r[5]_i_2_n_0 ;
  wire \samps_match_r[5]_i_3_n_0 ;
  wire \samps_match_r[5]_i_4_n_0 ;
  wire \samps_match_r[5]_i_5_n_0 ;
  wire \samps_match_r[5]_i_6_n_0 ;
  wire \samps_match_r[5]_i_7_n_0 ;
  wire \samps_match_r_reg_n_0_[0] ;
  wire \samps_match_r_reg_n_0_[1] ;
  wire \samps_match_r_reg_n_0_[2] ;
  wire \samps_match_r_reg_n_0_[3] ;
  wire \samps_match_r_reg_n_0_[4] ;
  wire \samps_match_r_reg_n_0_[5] ;
  wire \seq_sm_r[0]_i_1_n_0 ;
  wire \seq_sm_r[0]_i_2_n_0 ;
  wire \seq_sm_r[0]_i_3_n_0 ;
  wire \seq_sm_r[1]_i_1_n_0 ;
  wire \seq_sm_r[1]_i_2_n_0 ;
  wire \seq_sm_r[1]_i_3_n_0 ;
  wire \seq_sm_r[1]_i_4_n_0 ;
  wire \seq_sm_r[1]_i_5_n_0 ;
  wire \seq_sm_r[1]_i_6_n_0 ;
  wire \seq_sm_r_reg_n_0_[0] ;
  wire \seq_sm_r_reg_n_0_[1] ;
  wire \simp_min_eye_r[0]_i_1_n_0 ;
  wire \simp_min_eye_r[0]_i_2_n_0 ;
  wire \simp_min_eye_r[0]_i_3_n_0 ;
  wire \simp_min_eye_r[0]_i_4_n_0 ;
  wire \simp_min_eye_r[1]_i_1_n_0 ;
  wire \simp_min_eye_r[1]_i_2_n_0 ;
  wire \simp_min_eye_r[1]_i_3_n_0 ;
  wire \simp_min_eye_r[1]_i_4_n_0 ;
  wire \simp_min_eye_r[2]_i_1_n_0 ;
  wire \simp_min_eye_r[2]_i_2_n_0 ;
  wire \simp_min_eye_r[2]_i_3_n_0 ;
  wire \simp_min_eye_r[2]_i_4_n_0 ;
  wire \simp_min_eye_r[3]_i_1_n_0 ;
  wire \simp_min_eye_r[3]_i_2_n_0 ;
  wire \simp_min_eye_r[3]_i_3_n_0 ;
  wire \simp_min_eye_r[3]_i_4_n_0 ;
  wire \simp_min_eye_r[3]_i_5_n_0 ;
  wire \simp_min_eye_r[3]_i_6_n_0 ;
  wire \simp_min_eye_r[3]_i_7_n_0 ;
  wire \simp_min_eye_r_reg_n_0_[0] ;
  wire \simp_min_eye_r_reg_n_0_[1] ;
  wire \simp_min_eye_r_reg_n_0_[2] ;
  wire \simp_min_eye_r_reg_n_0_[3] ;
  wire sm_wait_idle;
  wire [4:0]sm_wait_r;
  wire \sm_wait_r[0]_i_1_n_0 ;
  wire \sm_wait_r[0]_i_2_n_0 ;
  wire \sm_wait_r[0]_i_3_n_0 ;
  wire \sm_wait_r[0]_i_4_n_0 ;
  wire \sm_wait_r[0]_i_5_n_0 ;
  wire \sm_wait_r[1]_i_1_n_0 ;
  wire \sm_wait_r[1]_i_2_n_0 ;
  wire \sm_wait_r[1]_i_3_n_0 ;
  wire \sm_wait_r[1]_i_4_n_0 ;
  wire \sm_wait_r[1]_i_5_n_0 ;
  wire \sm_wait_r[1]_i_6_n_0 ;
  wire \sm_wait_r[1]_i_7_n_0 ;
  wire \sm_wait_r[1]_i_8_n_0 ;
  wire \sm_wait_r[2]_i_1_n_0 ;
  wire \sm_wait_r[2]_i_2_n_0 ;
  wire \sm_wait_r[2]_i_3_n_0 ;
  wire \sm_wait_r[2]_i_4_n_0 ;
  wire \sm_wait_r[3]_i_1_n_0 ;
  wire \sm_wait_r[3]_i_2_n_0 ;
  wire \sm_wait_r[3]_i_3_n_0 ;
  wire \sm_wait_r[3]_i_4_n_0 ;
  wire \sm_wait_r[4]_i_10_n_0 ;
  wire \sm_wait_r[4]_i_11_n_0 ;
  wire \sm_wait_r[4]_i_1_n_0 ;
  wire \sm_wait_r[4]_i_2_n_0 ;
  wire \sm_wait_r[4]_i_3_n_0 ;
  wire \sm_wait_r[4]_i_4_n_0 ;
  wire \sm_wait_r[4]_i_5_n_0 ;
  wire \sm_wait_r[4]_i_6_n_0 ;
  wire \sm_wait_r[4]_i_7_n_0 ;
  wire \sm_wait_r[4]_i_8_n_0 ;
  wire stg2_2_zero_r;
  wire stg2_2_zero_r_reg_0;
  wire [19:0]\wr_ptr_reg[1] ;
  wire wrcal_adj_rdy_r_reg;
  wire [3:2]\NLW_cmplx_loop_cnt_r_reg[11]_i_6_CO_UNCONNECTED ;
  wire [3:3]\NLW_cmplx_loop_cnt_r_reg[11]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_rd_data_comp_r_reg[4]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_rd_data_comp_r_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_rd_data_comp_r_reg[5]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_rd_data_comp_r_reg[5]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_rd_data_comp_r_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_rd_data_comp_r_reg[6]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_rd_data_comp_r_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_rd_data_comp_r_reg[7]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'hAA02)) 
    A_pi_fine_enable_i_1
       (.I0(pi_fine_enable),
        .I1(\calib_sel_reg[0]_1 ),
        .I2(\calib_sel_reg[1] ),
        .I3(B_calib_in_common),
        .O(A_pi_fine_enable_reg));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'hAA02)) 
    A_pi_fine_inc_i_1
       (.I0(pi_fine_inc),
        .I1(\calib_sel_reg[0]_1 ),
        .I2(\calib_sel_reg[1] ),
        .I3(B_calib_in_common),
        .O(A_pi_fine_inc_reg));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    B_pi_fine_enable_i_1
       (.I0(pi_fine_enable),
        .I1(\calib_sel_reg[0]_1 ),
        .I2(\calib_sel_reg[1] ),
        .I3(B_calib_in_common),
        .O(B_pi_fine_enable_reg));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    B_pi_fine_inc_i_1
       (.I0(pi_fine_inc),
        .I1(\calib_sel_reg[0]_1 ),
        .I2(\calib_sel_reg[1] ),
        .I3(B_calib_in_common),
        .O(B_pi_fine_inc_reg));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    C_pi_fine_enable_i_1
       (.I0(pi_fine_enable),
        .I1(\calib_sel_reg[1] ),
        .I2(\calib_sel_reg[0]_1 ),
        .I3(B_calib_in_common),
        .O(C_pi_fine_enable_reg));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    C_pi_fine_inc_i_1
       (.I0(pi_fine_inc),
        .I1(\calib_sel_reg[1] ),
        .I2(\calib_sel_reg[0]_1 ),
        .I3(B_calib_in_common),
        .O(C_pi_fine_inc_reg));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'hAA80)) 
    D_pi_fine_enable_i_1
       (.I0(pi_fine_enable),
        .I1(\calib_sel_reg[0]_1 ),
        .I2(\calib_sel_reg[1] ),
        .I3(B_calib_in_common),
        .O(D_pi_fine_enable_reg));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'hAA80)) 
    D_pi_fine_inc_i_1
       (.I0(pi_fine_inc),
        .I1(\calib_sel_reg[0]_1 ),
        .I2(\calib_sel_reg[1] ),
        .I3(B_calib_in_common),
        .O(D_pi_fine_inc_reg));
  LUT6 #(
    .INIT(64'hBABFBABA8A808A8A)) 
    \FSM_sequential_sm_r[0]_i_1 
       (.I0(\FSM_sequential_sm_r[0]_i_2_n_0 ),
        .I1(\FSM_sequential_sm_r[2]_i_4_n_0 ),
        .I2(out[0]),
        .I3(\FSM_sequential_sm_r[2]_i_5_n_0 ),
        .I4(out[1]),
        .I5(out[0]),
        .O(\FSM_sequential_sm_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CFCFFE0E)) 
    \FSM_sequential_sm_r[0]_i_2 
       (.I0(stg2_2_zero_r),
        .I1(\cmplx_loop_cnt_r[11]_i_4_n_0 ),
        .I2(out[2]),
        .I3(\FSM_sequential_sm_r[2]_i_6_n_0 ),
        .I4(out[1]),
        .I5(out[0]),
        .O(\FSM_sequential_sm_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABFBABA8A808A8A)) 
    \FSM_sequential_sm_r[1]_i_1 
       (.I0(\FSM_sequential_sm_r[1]_i_2_n_0 ),
        .I1(\FSM_sequential_sm_r[2]_i_4_n_0 ),
        .I2(out[0]),
        .I3(\FSM_sequential_sm_r[2]_i_5_n_0 ),
        .I4(out[1]),
        .I5(out[1]),
        .O(\FSM_sequential_sm_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7677326676773277)) 
    \FSM_sequential_sm_r[1]_i_2 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(\FSM_sequential_sm_r[1]_i_3_n_0 ),
        .I3(out[2]),
        .I4(\cmplx_loop_cnt_r[11]_i_4_n_0 ),
        .I5(stg2_2_zero_r),
        .O(\FSM_sequential_sm_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD5FFD500D5FFD5FF)) 
    \FSM_sequential_sm_r[1]_i_3 
       (.I0(\seq_sm_r_reg_n_0_[1] ),
        .I1(\sm_wait_r[1]_i_6_n_0 ),
        .I2(samp_result_r),
        .I3(\seq_sm_r_reg_n_0_[0] ),
        .I4(\FSM_sequential_sm_r[1]_i_4_n_0 ),
        .I5(pi_counter_read_val_r[5]),
        .O(\FSM_sequential_sm_r[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \FSM_sequential_sm_r[1]_i_4 
       (.I0(pi_counter_read_val_r[3]),
        .I1(pi_counter_read_val_r[0]),
        .I2(pi_counter_read_val_r[1]),
        .I3(pi_counter_read_val_r[2]),
        .I4(pi_counter_read_val_r[4]),
        .I5(\seq_sm_r_reg_n_0_[1] ),
        .O(\FSM_sequential_sm_r[1]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_sequential_sm_r[2]_i_1 
       (.I0(rdlvl_pi_en_stg2_f_r_reg_0),
        .I1(rdlvl_stg1_start_r_reg_0),
        .O(\FSM_sequential_sm_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \FSM_sequential_sm_r[2]_i_10 
       (.I0(pi_counter_read_val_r[3]),
        .I1(pi_counter_read_val_r[0]),
        .I2(pi_counter_read_val_r[1]),
        .I3(pi_counter_read_val_r[2]),
        .I4(pi_counter_read_val_r[4]),
        .I5(\seq_sm_r_reg_n_0_[1] ),
        .O(\FSM_sequential_sm_r[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hF000F000DF20D020)) 
    \FSM_sequential_sm_r[2]_i_12 
       (.I0(\samps_match_r[5]_i_4_n_0 ),
        .I1(\samp_cnt_r[5]_i_4_n_0 ),
        .I2(out[1]),
        .I3(\samp_cnt_r_reg_n_0_[3] ),
        .I4(\cmplx_loop_cnt_r[11]_i_4_n_0 ),
        .I5(out[2]),
        .O(\FSM_sequential_sm_r[2]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00000200)) 
    \FSM_sequential_sm_r[2]_i_15 
       (.I0(next_lane_r[2]),
        .I1(next_lane_r[1]),
        .I2(next_lane_r[0]),
        .I3(\samp_cnt_r_reg_n_0_[4] ),
        .I4(out[2]),
        .O(\FSM_sequential_sm_r[2]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hC9CCCCCC)) 
    \FSM_sequential_sm_r[2]_i_16 
       (.I0(out[2]),
        .I1(\samp_cnt_r_reg_n_0_[4] ),
        .I2(\samp_cnt_r[5]_i_4_n_0 ),
        .I3(\samps_match_r[5]_i_4_n_0 ),
        .I4(\samp_cnt_r_reg_n_0_[3] ),
        .O(\FSM_sequential_sm_r[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hBABFBABA8A808A8A)) 
    \FSM_sequential_sm_r[2]_i_2 
       (.I0(\FSM_sequential_sm_r[2]_i_3_n_0 ),
        .I1(\FSM_sequential_sm_r[2]_i_4_n_0 ),
        .I2(out[0]),
        .I3(\FSM_sequential_sm_r[2]_i_5_n_0 ),
        .I4(out[1]),
        .I5(out[2]),
        .O(\FSM_sequential_sm_r[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFE99BA88)) 
    \FSM_sequential_sm_r[2]_i_3 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(\FSM_sequential_sm_r[2]_i_6_n_0 ),
        .I3(out[2]),
        .I4(\cmplx_loop_cnt_r[11]_i_4_n_0 ),
        .O(\FSM_sequential_sm_r[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h4F4A)) 
    \FSM_sequential_sm_r[2]_i_4 
       (.I0(out[1]),
        .I1(\pi_step_r[5]_i_4_n_0 ),
        .I2(out[2]),
        .I3(sm_wait_idle),
        .O(\FSM_sequential_sm_r[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888888B8)) 
    \FSM_sequential_sm_r[2]_i_5 
       (.I0(rdlvl_pi_stg2_f_incdec_ns0),
        .I1(out[2]),
        .I2(\samps_match_r[5]_i_4_n_0 ),
        .I3(\FSM_sequential_sm_r[2]_i_7_n_0 ),
        .I4(\FSM_sequential_sm_r[2]_i_8_n_0 ),
        .I5(\FSM_sequential_sm_r[2]_i_9_n_0 ),
        .O(\FSM_sequential_sm_r[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h2AFF2A002A002A00)) 
    \FSM_sequential_sm_r[2]_i_6 
       (.I0(\seq_sm_r_reg_n_0_[1] ),
        .I1(\sm_wait_r[1]_i_6_n_0 ),
        .I2(samp_result_r),
        .I3(\seq_sm_r_reg_n_0_[0] ),
        .I4(\FSM_sequential_sm_r[2]_i_10_n_0 ),
        .I5(pi_counter_read_val_r[5]),
        .O(\FSM_sequential_sm_r[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF5F5F5F5FFF533F5)) 
    \FSM_sequential_sm_r[2]_i_7 
       (.I0(\samp_cnt_r_reg_n_0_[4] ),
        .I1(\FSM_sequential_sm_r_reg[2]_i_11_n_0 ),
        .I2(\samp_cnt_r_reg_n_0_[3] ),
        .I3(rdlvl_stg1_start_r_reg_1),
        .I4(\FSM_sequential_sm_r[2]_i_12_n_0 ),
        .I5(out[0]),
        .O(\FSM_sequential_sm_r[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFAFAFCCAFFFAF)) 
    \FSM_sequential_sm_r[2]_i_8 
       (.I0(\samp_cnt_r_reg_n_0_[2] ),
        .I1(\FSM_sequential_sm_r_reg[2]_i_13_n_0 ),
        .I2(\samp_cnt_r_reg_n_0_[1] ),
        .I3(rdlvl_stg1_start_r_reg_1),
        .I4(\samp_cnt_r[1]_i_2_n_0 ),
        .I5(out[0]),
        .O(\FSM_sequential_sm_r[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFAFCCAFFFAF)) 
    \FSM_sequential_sm_r[2]_i_9 
       (.I0(\samp_cnt_r_reg_n_0_[0] ),
        .I1(samp_cnt_ns[0]),
        .I2(\samp_cnt_r_reg_n_0_[5] ),
        .I3(rdlvl_stg1_start_r_reg_1),
        .I4(\FSM_sequential_sm_r_reg[2]_i_14_n_0 ),
        .I5(out[0]),
        .O(\FSM_sequential_sm_r[2]_i_9_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sm_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_sequential_sm_r[0]_i_1_n_0 ),
        .Q(out[0]),
        .R(\FSM_sequential_sm_r[2]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sm_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_sequential_sm_r[1]_i_1_n_0 ),
        .Q(out[1]),
        .R(\FSM_sequential_sm_r[2]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sm_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_sequential_sm_r[2]_i_2_n_0 ),
        .Q(out[2]),
        .R(\FSM_sequential_sm_r[2]_i_1_n_0 ));
  MUXF7 \FSM_sequential_sm_r_reg[2]_i_11 
       (.I0(\FSM_sequential_sm_r[2]_i_15_n_0 ),
        .I1(\FSM_sequential_sm_r[2]_i_16_n_0 ),
        .O(\FSM_sequential_sm_r_reg[2]_i_11_n_0 ),
        .S(out[1]));
  MUXF7 \FSM_sequential_sm_r_reg[2]_i_13 
       (.I0(\samp_cnt_r[2]_i_3_n_0 ),
        .I1(\samp_cnt_r[2]_i_2_n_0 ),
        .O(\FSM_sequential_sm_r_reg[2]_i_13_n_0 ),
        .S(out[1]));
  MUXF7 \FSM_sequential_sm_r_reg[2]_i_14 
       (.I0(\samp_cnt_r[5]_i_3_n_0 ),
        .I1(\samp_cnt_r[5]_i_2_n_0 ),
        .O(\FSM_sequential_sm_r_reg[2]_i_14_n_0 ),
        .S(out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \byte_sel_cnt[1]_i_2 
       (.I0(\byte_cnt_reg[1] ),
        .I1(\dlyval_dq_r_reg[85]_0 ),
        .I2(\pi_lane_r_reg[1]_0 ),
        .O(\byte_sel_cnt_reg[1] ));
  LUT6 #(
    .INIT(64'h000000001F1F1FDF)) 
    \calib_sel[0]_i_1 
       (.I0(\calib_sel_reg[0]_0 ),
        .I1(\dlyval_dq_r_reg[85]_0 ),
        .I2(wrcal_adj_rdy_r_reg),
        .I3(\byte_cnt_reg[0] ),
        .I4(\byte_cnt_reg[2] ),
        .I5(\byte_sel_cnt_reg[2] ),
        .O(\calib_sel_reg[0] ));
  LUT5 #(
    .INIT(32'h15555555)) 
    cmplx_accum_r_i_2
       (.I0(cmplx_rdcal_start),
        .I1(\iserdes_comp_r_reg_n_0_[2] ),
        .I2(\iserdes_comp_r_reg_n_0_[1] ),
        .I3(\iserdes_comp_r_reg_n_0_[3] ),
        .I4(\iserdes_comp_r_reg_n_0_[0] ),
        .O(cmplx_accum_r_reg_0));
  LUT6 #(
    .INIT(64'h8AAAAAAAAAAAAAAA)) 
    cmplx_accum_r_i_3
       (.I0(cmplx_rdcal_start),
        .I1(cmplx_accum_r_i_4_n_0),
        .I2(\rd_data_comp_r_reg_n_0_[5] ),
        .I3(\rd_data_comp_r_reg_n_0_[6] ),
        .I4(\rd_data_comp_r_reg_n_0_[0] ),
        .I5(\rd_data_comp_r_reg_n_0_[2] ),
        .O(cmplx_accum_r_reg_1));
  LUT4 #(
    .INIT(16'h7FFF)) 
    cmplx_accum_r_i_4
       (.I0(\rd_data_comp_r_reg_n_0_[1] ),
        .I1(\rd_data_comp_r_reg_n_0_[3] ),
        .I2(\rd_data_comp_r_reg_n_0_[4] ),
        .I3(\rd_data_comp_r_reg_n_0_[7] ),
        .O(cmplx_accum_r_i_4_n_0));
  FDRE cmplx_accum_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_sequential_sm_r_reg[1]_1 ),
        .Q(cmplx_accum_r),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \cmplx_loop_cnt_r[0]_i_1 
       (.I0(cmplx_loop_cnt_r[0]),
        .I1(\cmplx_loop_cnt_r_reg[0]_0 ),
        .O(\cmplx_loop_cnt_r[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cmplx_loop_cnt_r[10]_i_1 
       (.I0(\cmplx_loop_cnt_r_reg[11]_i_6_n_6 ),
        .I1(\cmplx_loop_cnt_r_reg[0]_0 ),
        .O(\cmplx_loop_cnt_r[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h10110000)) 
    \cmplx_loop_cnt_r[11]_i_1 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(out[2]),
        .I3(\cmplx_loop_cnt_r[11]_i_4_n_0 ),
        .I4(rdlvl_stg1_start_r_reg_1),
        .O(\cmplx_loop_cnt_r[11]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cmplx_loop_cnt_r[11]_i_10 
       (.I0(cmplx_loop_cnt_r[9]),
        .O(\cmplx_loop_cnt_r[11]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \cmplx_loop_cnt_r[11]_i_11 
       (.I0(cmplx_loop_cnt_r[9]),
        .I1(cmplx_loop_cnt_r[7]),
        .I2(cmplx_loop_cnt_r[5]),
        .I3(cmplx_loop_cnt_r[0]),
        .O(\cmplx_loop_cnt_r[11]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \cmplx_loop_cnt_r[11]_i_12 
       (.I0(cmplx_loop_cnt_r[4]),
        .I1(cmplx_loop_cnt_r[10]),
        .I2(cmplx_loop_cnt_r[8]),
        .I3(cmplx_loop_cnt_r[2]),
        .O(\cmplx_loop_cnt_r[11]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h4540454500000000)) 
    \cmplx_loop_cnt_r[11]_i_2 
       (.I0(out[0]),
        .I1(\cmplx_loop_cnt_r[11]_i_5_n_0 ),
        .I2(out[1]),
        .I3(out[2]),
        .I4(\cmplx_loop_cnt_r[11]_i_4_n_0 ),
        .I5(rdlvl_stg1_start_r_reg_1),
        .O(\cmplx_loop_cnt_r_reg[11]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cmplx_loop_cnt_r[11]_i_3 
       (.I0(\cmplx_loop_cnt_r_reg[11]_i_6_n_5 ),
        .I1(\cmplx_loop_cnt_r_reg[0]_0 ),
        .O(\cmplx_loop_cnt_r[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \cmplx_loop_cnt_r[11]_i_4 
       (.I0(next_lane_r[2]),
        .I1(next_lane_r[1]),
        .I2(next_lane_r[0]),
        .O(\cmplx_loop_cnt_r[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00008880)) 
    \cmplx_loop_cnt_r[11]_i_5 
       (.I0(cmplx_rdcal_start),
        .I1(rdlvl_pi_stg2_f_incdec_ns0),
        .I2(cmplx_rd_data_valid_r_reg_n_0),
        .I3(\cmplx_loop_cnt_r_reg[0]_0 ),
        .I4(out[2]),
        .O(\cmplx_loop_cnt_r[11]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \cmplx_loop_cnt_r[11]_i_7 
       (.I0(cmplx_loop_cnt_r[6]),
        .I1(cmplx_loop_cnt_r[3]),
        .I2(cmplx_loop_cnt_r[11]),
        .I3(cmplx_loop_cnt_r[1]),
        .I4(\cmplx_loop_cnt_r[11]_i_11_n_0 ),
        .I5(\cmplx_loop_cnt_r[11]_i_12_n_0 ),
        .O(\cmplx_loop_cnt_r_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cmplx_loop_cnt_r[11]_i_8 
       (.I0(cmplx_loop_cnt_r[11]),
        .O(\cmplx_loop_cnt_r[11]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cmplx_loop_cnt_r[11]_i_9 
       (.I0(cmplx_loop_cnt_r[10]),
        .O(\cmplx_loop_cnt_r[11]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cmplx_loop_cnt_r[1]_i_1 
       (.I0(\cmplx_loop_cnt_r_reg[4]_i_2_n_7 ),
        .I1(\cmplx_loop_cnt_r_reg[0]_0 ),
        .O(\cmplx_loop_cnt_r[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cmplx_loop_cnt_r[2]_i_1 
       (.I0(\cmplx_loop_cnt_r_reg[4]_i_2_n_6 ),
        .I1(\cmplx_loop_cnt_r_reg[0]_0 ),
        .O(\cmplx_loop_cnt_r[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cmplx_loop_cnt_r[3]_i_1 
       (.I0(\cmplx_loop_cnt_r_reg[4]_i_2_n_5 ),
        .I1(\cmplx_loop_cnt_r_reg[0]_0 ),
        .O(\cmplx_loop_cnt_r[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cmplx_loop_cnt_r[4]_i_1 
       (.I0(\cmplx_loop_cnt_r_reg[4]_i_2_n_4 ),
        .I1(\cmplx_loop_cnt_r_reg[0]_0 ),
        .O(\cmplx_loop_cnt_r[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cmplx_loop_cnt_r[4]_i_3 
       (.I0(cmplx_loop_cnt_r[4]),
        .O(\cmplx_loop_cnt_r[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cmplx_loop_cnt_r[4]_i_4 
       (.I0(cmplx_loop_cnt_r[3]),
        .O(\cmplx_loop_cnt_r[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cmplx_loop_cnt_r[4]_i_5 
       (.I0(cmplx_loop_cnt_r[2]),
        .O(\cmplx_loop_cnt_r[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cmplx_loop_cnt_r[4]_i_6 
       (.I0(cmplx_loop_cnt_r[1]),
        .O(\cmplx_loop_cnt_r[4]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cmplx_loop_cnt_r[5]_i_1 
       (.I0(\cmplx_loop_cnt_r_reg[8]_i_2_n_7 ),
        .I1(\cmplx_loop_cnt_r_reg[0]_0 ),
        .O(\cmplx_loop_cnt_r[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cmplx_loop_cnt_r[6]_i_1 
       (.I0(\cmplx_loop_cnt_r_reg[8]_i_2_n_6 ),
        .I1(\cmplx_loop_cnt_r_reg[0]_0 ),
        .O(\cmplx_loop_cnt_r[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cmplx_loop_cnt_r[7]_i_1 
       (.I0(\cmplx_loop_cnt_r_reg[8]_i_2_n_5 ),
        .I1(\cmplx_loop_cnt_r_reg[0]_0 ),
        .O(\cmplx_loop_cnt_r[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cmplx_loop_cnt_r[8]_i_1 
       (.I0(\cmplx_loop_cnt_r_reg[8]_i_2_n_4 ),
        .I1(\cmplx_loop_cnt_r_reg[0]_0 ),
        .O(\cmplx_loop_cnt_r[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cmplx_loop_cnt_r[8]_i_3 
       (.I0(cmplx_loop_cnt_r[8]),
        .O(\cmplx_loop_cnt_r[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cmplx_loop_cnt_r[8]_i_4 
       (.I0(cmplx_loop_cnt_r[7]),
        .O(\cmplx_loop_cnt_r[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cmplx_loop_cnt_r[8]_i_5 
       (.I0(cmplx_loop_cnt_r[6]),
        .O(\cmplx_loop_cnt_r[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \cmplx_loop_cnt_r[8]_i_6 
       (.I0(cmplx_loop_cnt_r[5]),
        .O(\cmplx_loop_cnt_r[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cmplx_loop_cnt_r[9]_i_1 
       (.I0(\cmplx_loop_cnt_r_reg[11]_i_6_n_7 ),
        .I1(\cmplx_loop_cnt_r_reg[0]_0 ),
        .O(\cmplx_loop_cnt_r[9]_i_1_n_0 ));
  FDRE \cmplx_loop_cnt_r_reg[0] 
       (.C(CLK),
        .CE(\cmplx_loop_cnt_r_reg[11]_0 ),
        .D(\cmplx_loop_cnt_r[0]_i_1_n_0 ),
        .Q(cmplx_loop_cnt_r[0]),
        .R(\cmplx_loop_cnt_r[11]_i_1_n_0 ));
  FDRE \cmplx_loop_cnt_r_reg[10] 
       (.C(CLK),
        .CE(\cmplx_loop_cnt_r_reg[11]_0 ),
        .D(\cmplx_loop_cnt_r[10]_i_1_n_0 ),
        .Q(cmplx_loop_cnt_r[10]),
        .R(\cmplx_loop_cnt_r[11]_i_1_n_0 ));
  FDRE \cmplx_loop_cnt_r_reg[11] 
       (.C(CLK),
        .CE(\cmplx_loop_cnt_r_reg[11]_0 ),
        .D(\cmplx_loop_cnt_r[11]_i_3_n_0 ),
        .Q(cmplx_loop_cnt_r[11]),
        .R(\cmplx_loop_cnt_r[11]_i_1_n_0 ));
  CARRY4 \cmplx_loop_cnt_r_reg[11]_i_6 
       (.CI(\cmplx_loop_cnt_r_reg[8]_i_2_n_0 ),
        .CO({\NLW_cmplx_loop_cnt_r_reg[11]_i_6_CO_UNCONNECTED [3:2],\cmplx_loop_cnt_r_reg[11]_i_6_n_2 ,\cmplx_loop_cnt_r_reg[11]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cmplx_loop_cnt_r_reg[11]_i_6_O_UNCONNECTED [3],\cmplx_loop_cnt_r_reg[11]_i_6_n_5 ,\cmplx_loop_cnt_r_reg[11]_i_6_n_6 ,\cmplx_loop_cnt_r_reg[11]_i_6_n_7 }),
        .S({1'b0,\cmplx_loop_cnt_r[11]_i_8_n_0 ,\cmplx_loop_cnt_r[11]_i_9_n_0 ,\cmplx_loop_cnt_r[11]_i_10_n_0 }));
  FDRE \cmplx_loop_cnt_r_reg[1] 
       (.C(CLK),
        .CE(\cmplx_loop_cnt_r_reg[11]_0 ),
        .D(\cmplx_loop_cnt_r[1]_i_1_n_0 ),
        .Q(cmplx_loop_cnt_r[1]),
        .R(\cmplx_loop_cnt_r[11]_i_1_n_0 ));
  FDRE \cmplx_loop_cnt_r_reg[2] 
       (.C(CLK),
        .CE(\cmplx_loop_cnt_r_reg[11]_0 ),
        .D(\cmplx_loop_cnt_r[2]_i_1_n_0 ),
        .Q(cmplx_loop_cnt_r[2]),
        .R(\cmplx_loop_cnt_r[11]_i_1_n_0 ));
  FDRE \cmplx_loop_cnt_r_reg[3] 
       (.C(CLK),
        .CE(\cmplx_loop_cnt_r_reg[11]_0 ),
        .D(\cmplx_loop_cnt_r[3]_i_1_n_0 ),
        .Q(cmplx_loop_cnt_r[3]),
        .R(\cmplx_loop_cnt_r[11]_i_1_n_0 ));
  FDRE \cmplx_loop_cnt_r_reg[4] 
       (.C(CLK),
        .CE(\cmplx_loop_cnt_r_reg[11]_0 ),
        .D(\cmplx_loop_cnt_r[4]_i_1_n_0 ),
        .Q(cmplx_loop_cnt_r[4]),
        .R(\cmplx_loop_cnt_r[11]_i_1_n_0 ));
  CARRY4 \cmplx_loop_cnt_r_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\cmplx_loop_cnt_r_reg[4]_i_2_n_0 ,\cmplx_loop_cnt_r_reg[4]_i_2_n_1 ,\cmplx_loop_cnt_r_reg[4]_i_2_n_2 ,\cmplx_loop_cnt_r_reg[4]_i_2_n_3 }),
        .CYINIT(cmplx_loop_cnt_r[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cmplx_loop_cnt_r_reg[4]_i_2_n_4 ,\cmplx_loop_cnt_r_reg[4]_i_2_n_5 ,\cmplx_loop_cnt_r_reg[4]_i_2_n_6 ,\cmplx_loop_cnt_r_reg[4]_i_2_n_7 }),
        .S({\cmplx_loop_cnt_r[4]_i_3_n_0 ,\cmplx_loop_cnt_r[4]_i_4_n_0 ,\cmplx_loop_cnt_r[4]_i_5_n_0 ,\cmplx_loop_cnt_r[4]_i_6_n_0 }));
  FDRE \cmplx_loop_cnt_r_reg[5] 
       (.C(CLK),
        .CE(\cmplx_loop_cnt_r_reg[11]_0 ),
        .D(\cmplx_loop_cnt_r[5]_i_1_n_0 ),
        .Q(cmplx_loop_cnt_r[5]),
        .R(\cmplx_loop_cnt_r[11]_i_1_n_0 ));
  FDRE \cmplx_loop_cnt_r_reg[6] 
       (.C(CLK),
        .CE(\cmplx_loop_cnt_r_reg[11]_0 ),
        .D(\cmplx_loop_cnt_r[6]_i_1_n_0 ),
        .Q(cmplx_loop_cnt_r[6]),
        .R(\cmplx_loop_cnt_r[11]_i_1_n_0 ));
  FDRE \cmplx_loop_cnt_r_reg[7] 
       (.C(CLK),
        .CE(\cmplx_loop_cnt_r_reg[11]_0 ),
        .D(\cmplx_loop_cnt_r[7]_i_1_n_0 ),
        .Q(cmplx_loop_cnt_r[7]),
        .R(\cmplx_loop_cnt_r[11]_i_1_n_0 ));
  FDRE \cmplx_loop_cnt_r_reg[8] 
       (.C(CLK),
        .CE(\cmplx_loop_cnt_r_reg[11]_0 ),
        .D(\cmplx_loop_cnt_r[8]_i_1_n_0 ),
        .Q(cmplx_loop_cnt_r[8]),
        .R(\cmplx_loop_cnt_r[11]_i_1_n_0 ));
  CARRY4 \cmplx_loop_cnt_r_reg[8]_i_2 
       (.CI(\cmplx_loop_cnt_r_reg[4]_i_2_n_0 ),
        .CO({\cmplx_loop_cnt_r_reg[8]_i_2_n_0 ,\cmplx_loop_cnt_r_reg[8]_i_2_n_1 ,\cmplx_loop_cnt_r_reg[8]_i_2_n_2 ,\cmplx_loop_cnt_r_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cmplx_loop_cnt_r_reg[8]_i_2_n_4 ,\cmplx_loop_cnt_r_reg[8]_i_2_n_5 ,\cmplx_loop_cnt_r_reg[8]_i_2_n_6 ,\cmplx_loop_cnt_r_reg[8]_i_2_n_7 }),
        .S({\cmplx_loop_cnt_r[8]_i_3_n_0 ,\cmplx_loop_cnt_r[8]_i_4_n_0 ,\cmplx_loop_cnt_r[8]_i_5_n_0 ,\cmplx_loop_cnt_r[8]_i_6_n_0 }));
  FDRE \cmplx_loop_cnt_r_reg[9] 
       (.C(CLK),
        .CE(\cmplx_loop_cnt_r_reg[11]_0 ),
        .D(\cmplx_loop_cnt_r[9]_i_1_n_0 ),
        .Q(cmplx_loop_cnt_r[9]),
        .R(\cmplx_loop_cnt_r[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \cmplx_min_eye_r[0]_i_1 
       (.I0(\cmplx_min_eye_r[0]_i_2_n_0 ),
        .I1(\simp_min_eye_r[3]_i_3_n_0 ),
        .I2(rdlvl_pi_en_stg2_f_r_reg_0),
        .I3(rdlvl_stg1_start_r_reg_0),
        .I4(\cmplx_min_eye_r[0]_i_3_n_0 ),
        .I5(\cmplx_min_eye_r_reg_n_0_[0] ),
        .O(\cmplx_min_eye_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \cmplx_min_eye_r[0]_i_2 
       (.I0(\simp_min_eye_r[3]_i_6_n_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\cmplx_min_eye_r[3]_i_4_n_0 ),
        .O(\cmplx_min_eye_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF02000000)) 
    \cmplx_min_eye_r[0]_i_3 
       (.I0(\cmplx_min_eye_r[0]_i_2_n_0 ),
        .I1(out[0]),
        .I2(out[1]),
        .I3(out[2]),
        .I4(rdlvl_stg1_start_r_reg_1),
        .I5(rstdiv0_sync_r1_reg_rep__4),
        .O(\cmplx_min_eye_r[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \cmplx_min_eye_r[1]_i_1 
       (.I0(\cmplx_min_eye_r[1]_i_2_n_0 ),
        .I1(\simp_min_eye_r[3]_i_3_n_0 ),
        .I2(rdlvl_pi_en_stg2_f_r_reg_0),
        .I3(rdlvl_stg1_start_r_reg_0),
        .I4(\cmplx_min_eye_r[1]_i_3_n_0 ),
        .I5(\cmplx_min_eye_r_reg_n_0_[1] ),
        .O(\cmplx_min_eye_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \cmplx_min_eye_r[1]_i_2 
       (.I0(\simp_min_eye_r[3]_i_6_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\cmplx_min_eye_r[3]_i_4_n_0 ),
        .O(\cmplx_min_eye_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF02000000)) 
    \cmplx_min_eye_r[1]_i_3 
       (.I0(\cmplx_min_eye_r[1]_i_2_n_0 ),
        .I1(out[0]),
        .I2(out[1]),
        .I3(out[2]),
        .I4(rdlvl_stg1_start_r_reg_1),
        .I5(rstdiv0_sync_r1_reg_rep__4),
        .O(\cmplx_min_eye_r[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \cmplx_min_eye_r[2]_i_1 
       (.I0(\cmplx_min_eye_r[2]_i_2_n_0 ),
        .I1(\simp_min_eye_r[3]_i_3_n_0 ),
        .I2(rdlvl_pi_en_stg2_f_r_reg_0),
        .I3(rdlvl_stg1_start_r_reg_0),
        .I4(\cmplx_min_eye_r[2]_i_3_n_0 ),
        .I5(\cmplx_min_eye_r_reg_n_0_[2] ),
        .O(\cmplx_min_eye_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \cmplx_min_eye_r[2]_i_2 
       (.I0(\simp_min_eye_r[3]_i_6_n_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\cmplx_min_eye_r[3]_i_4_n_0 ),
        .O(\cmplx_min_eye_r[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF02000000)) 
    \cmplx_min_eye_r[2]_i_3 
       (.I0(\cmplx_min_eye_r[2]_i_2_n_0 ),
        .I1(out[0]),
        .I2(out[1]),
        .I3(out[2]),
        .I4(rdlvl_stg1_start_r_reg_1),
        .I5(rstdiv0_sync_r1_reg_rep__4),
        .O(\cmplx_min_eye_r[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \cmplx_min_eye_r[3]_i_1 
       (.I0(\cmplx_min_eye_r[3]_i_2_n_0 ),
        .I1(\simp_min_eye_r[3]_i_3_n_0 ),
        .I2(rdlvl_pi_en_stg2_f_r_reg_0),
        .I3(rdlvl_stg1_start_r_reg_0),
        .I4(\cmplx_min_eye_r[3]_i_3_n_0 ),
        .I5(\cmplx_min_eye_r_reg_n_0_[3] ),
        .O(\cmplx_min_eye_r[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \cmplx_min_eye_r[3]_i_2 
       (.I0(\simp_min_eye_r[3]_i_6_n_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\cmplx_min_eye_r[3]_i_4_n_0 ),
        .O(\cmplx_min_eye_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF02000000)) 
    \cmplx_min_eye_r[3]_i_3 
       (.I0(\cmplx_min_eye_r[3]_i_2_n_0 ),
        .I1(out[0]),
        .I2(out[1]),
        .I3(out[2]),
        .I4(rdlvl_stg1_start_r_reg_1),
        .I5(rstdiv0_sync_r1_reg_rep__4),
        .O(\cmplx_min_eye_r[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \cmplx_min_eye_r[3]_i_4 
       (.I0(cmplx_rdcal_start),
        .I1(\seq_sm_r_reg_n_0_[1] ),
        .I2(\seq_sm_r_reg_n_0_[0] ),
        .I3(\sm_wait_r[1]_i_6_n_0 ),
        .O(\cmplx_min_eye_r[3]_i_4_n_0 ));
  FDRE \cmplx_min_eye_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cmplx_min_eye_r[0]_i_1_n_0 ),
        .Q(\cmplx_min_eye_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \cmplx_min_eye_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cmplx_min_eye_r[1]_i_1_n_0 ),
        .Q(\cmplx_min_eye_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \cmplx_min_eye_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cmplx_min_eye_r[2]_i_1_n_0 ),
        .Q(\cmplx_min_eye_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \cmplx_min_eye_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cmplx_min_eye_r[3]_i_1_n_0 ),
        .Q(\cmplx_min_eye_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE cmplx_rd_data_valid_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cmplx_rd_data_valid),
        .Q(cmplx_rd_data_valid_r_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \dlyval_dq_r[134]_i_1 
       (.I0(\rdlvl_work_lane_r[1]_i_1_n_0 ),
        .I1(rdlvl_pi_en_stg2_f_r_reg_0),
        .I2(rdlvl_stg1_start_r_reg_0),
        .I3(\dlyval_dq_r_reg[85]_0 ),
        .I4(cmplx_rdcal_start),
        .I5(\rdlvl_work_lane_r[0]_i_1_n_0 ),
        .O(\dlyval_dq_r[134]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \dlyval_dq_r[179]_i_1 
       (.I0(\rdlvl_work_lane_r[1]_i_1_n_0 ),
        .I1(\rdlvl_work_lane_r[0]_i_1_n_0 ),
        .I2(rdlvl_pi_en_stg2_f_r_reg_0),
        .I3(rdlvl_stg1_start_r_reg_0),
        .I4(\dlyval_dq_r_reg[85]_0 ),
        .I5(cmplx_rdcal_start),
        .O(\dlyval_dq_r[179]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \dlyval_dq_r[44]_i_1 
       (.I0(\rdlvl_work_lane_r[1]_i_1_n_0 ),
        .I1(rdlvl_pi_en_stg2_f_r_reg_0),
        .I2(rdlvl_stg1_start_r_reg_0),
        .I3(\dlyval_dq_r_reg[85]_0 ),
        .I4(cmplx_rdcal_start),
        .I5(\rdlvl_work_lane_r[0]_i_1_n_0 ),
        .O(\dlyval_dq_r[44]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \dlyval_dq_r[89]_i_1 
       (.I0(\rdlvl_work_lane_r[1]_i_1_n_0 ),
        .I1(\rdlvl_work_lane_r[0]_i_1_n_0 ),
        .I2(rdlvl_pi_en_stg2_f_r_reg_0),
        .I3(rdlvl_stg1_start_r_reg_0),
        .I4(\dlyval_dq_r_reg[85]_0 ),
        .I5(cmplx_rdcal_start),
        .O(\dlyval_dq_r[89]_i_1_n_0 ));
  FDRE \dlyval_dq_r_reg[130] 
       (.C(CLK),
        .CE(\dlyval_dq_r[134]_i_1_n_0 ),
        .D(\dlyval_r[0]_i_1_n_0 ),
        .Q(\wr_ptr_reg[1] [10]),
        .R(1'b0));
  FDRE \dlyval_dq_r_reg[131] 
       (.C(CLK),
        .CE(\dlyval_dq_r[134]_i_1_n_0 ),
        .D(\dlyval_r[1]_i_1_n_0 ),
        .Q(\wr_ptr_reg[1] [11]),
        .R(1'b0));
  FDRE \dlyval_dq_r_reg[132] 
       (.C(CLK),
        .CE(\dlyval_dq_r[134]_i_1_n_0 ),
        .D(\dlyval_r[2]_i_1_n_0 ),
        .Q(\wr_ptr_reg[1] [12]),
        .R(1'b0));
  FDRE \dlyval_dq_r_reg[133] 
       (.C(CLK),
        .CE(\dlyval_dq_r[134]_i_1_n_0 ),
        .D(\dlyval_r[3]_i_1_n_0 ),
        .Q(\wr_ptr_reg[1] [13]),
        .R(1'b0));
  FDRE \dlyval_dq_r_reg[134] 
       (.C(CLK),
        .CE(\dlyval_dq_r[134]_i_1_n_0 ),
        .D(\dlyval_r[4]_i_1_n_0 ),
        .Q(\wr_ptr_reg[1] [14]),
        .R(1'b0));
  FDRE \dlyval_dq_r_reg[175] 
       (.C(CLK),
        .CE(\dlyval_dq_r[179]_i_1_n_0 ),
        .D(\dlyval_r[0]_i_1_n_0 ),
        .Q(\wr_ptr_reg[1] [15]),
        .R(1'b0));
  FDRE \dlyval_dq_r_reg[176] 
       (.C(CLK),
        .CE(\dlyval_dq_r[179]_i_1_n_0 ),
        .D(\dlyval_r[1]_i_1_n_0 ),
        .Q(\wr_ptr_reg[1] [16]),
        .R(1'b0));
  FDRE \dlyval_dq_r_reg[177] 
       (.C(CLK),
        .CE(\dlyval_dq_r[179]_i_1_n_0 ),
        .D(\dlyval_r[2]_i_1_n_0 ),
        .Q(\wr_ptr_reg[1] [17]),
        .R(1'b0));
  FDRE \dlyval_dq_r_reg[178] 
       (.C(CLK),
        .CE(\dlyval_dq_r[179]_i_1_n_0 ),
        .D(\dlyval_r[3]_i_1_n_0 ),
        .Q(\wr_ptr_reg[1] [18]),
        .R(1'b0));
  FDRE \dlyval_dq_r_reg[179] 
       (.C(CLK),
        .CE(\dlyval_dq_r[179]_i_1_n_0 ),
        .D(\dlyval_r[4]_i_1_n_0 ),
        .Q(\wr_ptr_reg[1] [19]),
        .R(1'b0));
  FDRE \dlyval_dq_r_reg[40] 
       (.C(CLK),
        .CE(\dlyval_dq_r[44]_i_1_n_0 ),
        .D(\dlyval_r[0]_i_1_n_0 ),
        .Q(\wr_ptr_reg[1] [0]),
        .R(1'b0));
  FDRE \dlyval_dq_r_reg[41] 
       (.C(CLK),
        .CE(\dlyval_dq_r[44]_i_1_n_0 ),
        .D(\dlyval_r[1]_i_1_n_0 ),
        .Q(\wr_ptr_reg[1] [1]),
        .R(1'b0));
  FDRE \dlyval_dq_r_reg[42] 
       (.C(CLK),
        .CE(\dlyval_dq_r[44]_i_1_n_0 ),
        .D(\dlyval_r[2]_i_1_n_0 ),
        .Q(\wr_ptr_reg[1] [2]),
        .R(1'b0));
  FDRE \dlyval_dq_r_reg[43] 
       (.C(CLK),
        .CE(\dlyval_dq_r[44]_i_1_n_0 ),
        .D(\dlyval_r[3]_i_1_n_0 ),
        .Q(\wr_ptr_reg[1] [3]),
        .R(1'b0));
  FDRE \dlyval_dq_r_reg[44] 
       (.C(CLK),
        .CE(\dlyval_dq_r[44]_i_1_n_0 ),
        .D(\dlyval_r[4]_i_1_n_0 ),
        .Q(\wr_ptr_reg[1] [4]),
        .R(1'b0));
  FDRE \dlyval_dq_r_reg[85] 
       (.C(CLK),
        .CE(\dlyval_dq_r[89]_i_1_n_0 ),
        .D(\dlyval_r[0]_i_1_n_0 ),
        .Q(\wr_ptr_reg[1] [5]),
        .R(1'b0));
  FDRE \dlyval_dq_r_reg[86] 
       (.C(CLK),
        .CE(\dlyval_dq_r[89]_i_1_n_0 ),
        .D(\dlyval_r[1]_i_1_n_0 ),
        .Q(\wr_ptr_reg[1] [6]),
        .R(1'b0));
  FDRE \dlyval_dq_r_reg[87] 
       (.C(CLK),
        .CE(\dlyval_dq_r[89]_i_1_n_0 ),
        .D(\dlyval_r[2]_i_1_n_0 ),
        .Q(\wr_ptr_reg[1] [7]),
        .R(1'b0));
  FDRE \dlyval_dq_r_reg[88] 
       (.C(CLK),
        .CE(\dlyval_dq_r[89]_i_1_n_0 ),
        .D(\dlyval_r[3]_i_1_n_0 ),
        .Q(\wr_ptr_reg[1] [8]),
        .R(1'b0));
  FDRE \dlyval_dq_r_reg[89] 
       (.C(CLK),
        .CE(\dlyval_dq_r[89]_i_1_n_0 ),
        .D(\dlyval_r[4]_i_1_n_0 ),
        .Q(\wr_ptr_reg[1] [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0E2000000000000)) 
    \dlyval_r[0]_i_1 
       (.I0(\dlyval_r[0]_i_2_n_0 ),
        .I1(out[1]),
        .I2(dlyval_r[0]),
        .I3(out[0]),
        .I4(rdlvl_pi_en_stg2_f_r_reg_0),
        .I5(rdlvl_stg1_start_r_reg_0),
        .O(\dlyval_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B8FFB8FF)) 
    \dlyval_r[0]_i_2 
       (.I0(\dlyval_r[0]_i_3_n_0 ),
        .I1(\seq_sm_r_reg_n_0_[0] ),
        .I2(\dlyval_r[0]_i_4_n_0 ),
        .I3(out[2]),
        .I4(dlyval_r[0]),
        .I5(\cmplx_loop_cnt_r[11]_i_4_n_0 ),
        .O(\dlyval_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFBABABA45404545)) 
    \dlyval_r[0]_i_3 
       (.I0(\seq_sm_r_reg_n_0_[1] ),
        .I1(min_eye_r),
        .I2(samp_result_r),
        .I3(\match_out_r_reg_n_0_[0] ),
        .I4(dlyval_r_zero_r),
        .I5(dlyval_r[0]),
        .O(\dlyval_r[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEEE1011FEFF1000)) 
    \dlyval_r[0]_i_4 
       (.I0(\seq_sm_r_reg_n_0_[1] ),
        .I1(\seq_sm_r[0]_i_3_n_0 ),
        .I2(\match_out_r_reg_n_0_[0] ),
        .I3(dlyval_r_zero_r),
        .I4(dlyval_r[0]),
        .I5(hyst_warmup_r),
        .O(\dlyval_r[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF0E2000000000000)) 
    \dlyval_r[1]_i_1 
       (.I0(\dlyval_r_reg[1]_i_2_n_0 ),
        .I1(out[1]),
        .I2(dlyval_r[1]),
        .I3(out[0]),
        .I4(rdlvl_pi_en_stg2_f_r_reg_0),
        .I5(rdlvl_stg1_start_r_reg_0),
        .O(\dlyval_r[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \dlyval_r[1]_i_3 
       (.I0(dlyval_r[1]),
        .I1(next_lane_r[0]),
        .I2(next_lane_r[1]),
        .I3(next_lane_r[2]),
        .O(\dlyval_r[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \dlyval_r[1]_i_4 
       (.I0(\dlyval_r[4]_i_5_n_0 ),
        .I1(\dlyval_r[1]_i_5_n_0 ),
        .I2(\seq_sm_r_reg_n_0_[0] ),
        .I3(dlyval_r[1]),
        .I4(\dlyval_r[4]_i_7_n_0 ),
        .I5(\dlyval_r[1]_i_6_n_0 ),
        .O(\dlyval_r[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h70FFF800F80070FF)) 
    \dlyval_r[1]_i_5 
       (.I0(samp_result_r),
        .I1(min_eye_r),
        .I2(\match_out_r_reg_n_0_[1] ),
        .I3(dlyval_r_zero_r),
        .I4(dlyval_r[0]),
        .I5(dlyval_r[1]),
        .O(\dlyval_r[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BB8B88)) 
    \dlyval_r[1]_i_6 
       (.I0(\match_out_r_reg_n_0_[1] ),
        .I1(dlyval_r_zero_r),
        .I2(dlyval_r[0]),
        .I3(hyst_warmup_r),
        .I4(dlyval_r[1]),
        .O(\dlyval_r[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF0E2000000000000)) 
    \dlyval_r[2]_i_1 
       (.I0(\dlyval_r_reg[2]_i_2_n_0 ),
        .I1(out[1]),
        .I2(dlyval_r[2]),
        .I3(out[0]),
        .I4(rdlvl_pi_en_stg2_f_r_reg_0),
        .I5(rdlvl_stg1_start_r_reg_0),
        .O(\dlyval_r[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \dlyval_r[2]_i_3 
       (.I0(dlyval_r[2]),
        .I1(next_lane_r[0]),
        .I2(next_lane_r[1]),
        .I3(next_lane_r[2]),
        .O(\dlyval_r[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \dlyval_r[2]_i_4 
       (.I0(\dlyval_r[4]_i_5_n_0 ),
        .I1(\dlyval_r[2]_i_5_n_0 ),
        .I2(\seq_sm_r_reg_n_0_[0] ),
        .I3(dlyval_r[2]),
        .I4(\dlyval_r[4]_i_7_n_0 ),
        .I5(\dlyval_r[2]_i_6_n_0 ),
        .O(\dlyval_r[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2FE0EF20EF20E02F)) 
    \dlyval_r[2]_i_5 
       (.I0(\match_out_r_reg_n_0_[2] ),
        .I1(\match_out_r[3]_i_2_n_0 ),
        .I2(dlyval_r_zero_r),
        .I3(dlyval_r[2]),
        .I4(dlyval_r[0]),
        .I5(dlyval_r[1]),
        .O(\dlyval_r[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBB888B8888)) 
    \dlyval_r[2]_i_6 
       (.I0(\match_out_r_reg_n_0_[2] ),
        .I1(dlyval_r_zero_r),
        .I2(dlyval_r[0]),
        .I3(dlyval_r[1]),
        .I4(hyst_warmup_r),
        .I5(dlyval_r[2]),
        .O(\dlyval_r[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF0E2000000000000)) 
    \dlyval_r[3]_i_1 
       (.I0(\dlyval_r[3]_i_2_n_0 ),
        .I1(out[1]),
        .I2(dlyval_r[3]),
        .I3(out[0]),
        .I4(rdlvl_pi_en_stg2_f_r_reg_0),
        .I5(rdlvl_stg1_start_r_reg_0),
        .O(\dlyval_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B8FFB8FF)) 
    \dlyval_r[3]_i_2 
       (.I0(\dlyval_r[3]_i_3_n_0 ),
        .I1(\seq_sm_r_reg_n_0_[0] ),
        .I2(\dlyval_r[3]_i_4_n_0 ),
        .I3(out[2]),
        .I4(dlyval_r[3]),
        .I5(\cmplx_loop_cnt_r[11]_i_4_n_0 ),
        .O(\dlyval_r[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8BBB8B88)) 
    \dlyval_r[3]_i_3 
       (.I0(dlyval_r[3]),
        .I1(\dlyval_r[4]_i_5_n_0 ),
        .I2(\dlyval_r[3]_i_5_n_0 ),
        .I3(dlyval_r_zero_r),
        .I4(\dlyval_r[3]_i_6_n_0 ),
        .O(\dlyval_r[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEFEAEFEF45404040)) 
    \dlyval_r[3]_i_4 
       (.I0(\dlyval_r[4]_i_7_n_0 ),
        .I1(\match_out_r_reg_n_0_[3] ),
        .I2(dlyval_r_zero_r),
        .I3(\dlyval_r[3]_i_6_n_0 ),
        .I4(hyst_warmup_r),
        .I5(dlyval_r[3]),
        .O(\dlyval_r[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h955500009555FFFF)) 
    \dlyval_r[3]_i_5 
       (.I0(dlyval_r[3]),
        .I1(dlyval_r[1]),
        .I2(dlyval_r[0]),
        .I3(dlyval_r[2]),
        .I4(\match_out_r[3]_i_2_n_0 ),
        .I5(\match_out_r_reg_n_0_[3] ),
        .O(\dlyval_r[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \dlyval_r[3]_i_6 
       (.I0(dlyval_r[3]),
        .I1(dlyval_r[1]),
        .I2(dlyval_r[0]),
        .I3(dlyval_r[2]),
        .O(\dlyval_r[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF0E2000000000000)) 
    \dlyval_r[4]_i_1 
       (.I0(\dlyval_r[4]_i_2_n_0 ),
        .I1(out[1]),
        .I2(dlyval_r[4]),
        .I3(out[0]),
        .I4(rdlvl_pi_en_stg2_f_r_reg_0),
        .I5(rdlvl_stg1_start_r_reg_0),
        .O(\dlyval_r[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B8FFB8FF)) 
    \dlyval_r[4]_i_2 
       (.I0(\dlyval_r[4]_i_3_n_0 ),
        .I1(\seq_sm_r_reg_n_0_[0] ),
        .I2(\dlyval_r[4]_i_4_n_0 ),
        .I3(out[2]),
        .I4(dlyval_r[4]),
        .I5(\cmplx_loop_cnt_r[11]_i_4_n_0 ),
        .O(\dlyval_r[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \dlyval_r[4]_i_3 
       (.I0(dlyval_r[4]),
        .I1(\dlyval_r[4]_i_5_n_0 ),
        .I2(\match_out_r[4]_i_3_n_0 ),
        .I3(dlyval_r_zero_r),
        .I4(\dlyval_r[4]_i_6_n_0 ),
        .O(\dlyval_r[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEFEAEFEF45404040)) 
    \dlyval_r[4]_i_4 
       (.I0(\dlyval_r[4]_i_7_n_0 ),
        .I1(\match_out_r_reg_n_0_[4] ),
        .I2(dlyval_r_zero_r),
        .I3(\dlyval_r[4]_i_6_n_0 ),
        .I4(hyst_warmup_r),
        .I5(dlyval_r[4]),
        .O(\dlyval_r[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \dlyval_r[4]_i_5 
       (.I0(\seq_sm_r_reg_n_0_[1] ),
        .I1(min_eye_r),
        .I2(samp_result_r),
        .O(\dlyval_r[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \dlyval_r[4]_i_6 
       (.I0(dlyval_r[4]),
        .I1(dlyval_r[3]),
        .I2(dlyval_r[2]),
        .I3(dlyval_r[0]),
        .I4(dlyval_r[1]),
        .O(\dlyval_r[4]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \dlyval_r[4]_i_7 
       (.I0(\seq_sm_r_reg_n_0_[1] ),
        .I1(\seq_sm_r[0]_i_3_n_0 ),
        .O(\dlyval_r[4]_i_7_n_0 ));
  FDRE \dlyval_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dlyval_r[0]_i_1_n_0 ),
        .Q(dlyval_r[0]),
        .R(1'b0));
  FDRE \dlyval_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dlyval_r[1]_i_1_n_0 ),
        .Q(dlyval_r[1]),
        .R(1'b0));
  MUXF7 \dlyval_r_reg[1]_i_2 
       (.I0(\dlyval_r[1]_i_3_n_0 ),
        .I1(\dlyval_r[1]_i_4_n_0 ),
        .O(\dlyval_r_reg[1]_i_2_n_0 ),
        .S(out[2]));
  FDRE \dlyval_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dlyval_r[2]_i_1_n_0 ),
        .Q(dlyval_r[2]),
        .R(1'b0));
  MUXF7 \dlyval_r_reg[2]_i_2 
       (.I0(\dlyval_r[2]_i_3_n_0 ),
        .I1(\dlyval_r[2]_i_4_n_0 ),
        .O(\dlyval_r_reg[2]_i_2_n_0 ),
        .S(out[2]));
  FDRE \dlyval_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dlyval_r[3]_i_1_n_0 ),
        .Q(dlyval_r[3]),
        .R(1'b0));
  FDRE \dlyval_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dlyval_r[4]_i_1_n_0 ),
        .Q(dlyval_r[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000037)) 
    dlyval_r_zero_r_i_1
       (.I0(dlyval_ns[3]),
        .I1(rdlvl_stg1_start_r_reg_1),
        .I2(dlyval_ns[4]),
        .I3(\dlyval_r[1]_i_1_n_0 ),
        .I4(\dlyval_r[0]_i_1_n_0 ),
        .I5(\dlyval_r[2]_i_1_n_0 ),
        .O(dlyval_r_zero_ns));
  LUT6 #(
    .INIT(64'hFEFF1000FEFF1011)) 
    dlyval_r_zero_r_i_2
       (.I0(out[0]),
        .I1(out[1]),
        .I2(dlyval_r_zero_r_i_4_n_0),
        .I3(out[2]),
        .I4(dlyval_r[3]),
        .I5(\cmplx_loop_cnt_r[11]_i_4_n_0 ),
        .O(dlyval_ns[3]));
  LUT6 #(
    .INIT(64'hFEFF1000FEFF1011)) 
    dlyval_r_zero_r_i_3
       (.I0(out[0]),
        .I1(out[1]),
        .I2(dlyval_r_zero_r_i_5_n_0),
        .I3(out[2]),
        .I4(dlyval_r[4]),
        .I5(\cmplx_loop_cnt_r[11]_i_4_n_0 ),
        .O(dlyval_ns[4]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    dlyval_r_zero_r_i_4
       (.I0(\dlyval_r[4]_i_5_n_0 ),
        .I1(dlyval_r_zero_r_i_6_n_0),
        .I2(\seq_sm_r_reg_n_0_[0] ),
        .I3(dlyval_r[3]),
        .I4(\dlyval_r[4]_i_7_n_0 ),
        .I5(dlyval_r_zero_r_i_7_n_0),
        .O(dlyval_r_zero_r_i_4_n_0));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    dlyval_r_zero_r_i_5
       (.I0(\dlyval_r[4]_i_5_n_0 ),
        .I1(dlyval_r_zero_r_i_8_n_0),
        .I2(\seq_sm_r_reg_n_0_[0] ),
        .I3(dlyval_r[4]),
        .I4(\dlyval_r[4]_i_7_n_0 ),
        .I5(dlyval_r_zero_r_i_9_n_0),
        .O(dlyval_r_zero_r_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT6 #(
    .INIT(64'h7474747474747447)) 
    dlyval_r_zero_r_i_6
       (.I0(\dlyval_r[3]_i_5_n_0 ),
        .I1(dlyval_r_zero_r),
        .I2(dlyval_r[3]),
        .I3(dlyval_r[1]),
        .I4(dlyval_r[0]),
        .I5(dlyval_r[2]),
        .O(dlyval_r_zero_r_i_6_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    dlyval_r_zero_r_i_7
       (.I0(\match_out_r_reg_n_0_[3] ),
        .I1(dlyval_r_zero_r),
        .I2(\dlyval_r[3]_i_6_n_0 ),
        .I3(hyst_warmup_r),
        .I4(dlyval_r[3]),
        .O(dlyval_r_zero_r_i_7_n_0));
  LUT6 #(
    .INIT(64'h6F60FFFF6F600000)) 
    dlyval_r_zero_r_i_8
       (.I0(dlyval_r[4]),
        .I1(\match_out_r[4]_i_5_n_0 ),
        .I2(\match_out_r[3]_i_2_n_0 ),
        .I3(\match_out_r_reg_n_0_[4] ),
        .I4(dlyval_r_zero_r),
        .I5(\dlyval_r[4]_i_6_n_0 ),
        .O(dlyval_r_zero_r_i_8_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    dlyval_r_zero_r_i_9
       (.I0(\match_out_r_reg_n_0_[4] ),
        .I1(dlyval_r_zero_r),
        .I2(\dlyval_r[4]_i_6_n_0 ),
        .I3(hyst_warmup_r),
        .I4(dlyval_r[4]),
        .O(dlyval_r_zero_r_i_9_n_0));
  FDRE dlyval_r_zero_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(dlyval_r_zero_ns),
        .Q(dlyval_r_zero_r),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \eye_width_r[0]_i_1 
       (.I0(\eye_width_r[5]_i_5_n_0 ),
        .I1(eye_width_r[0]),
        .O(\eye_width_r[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h28)) 
    \eye_width_r[1]_i_1 
       (.I0(\eye_width_r[5]_i_5_n_0 ),
        .I1(eye_width_r[0]),
        .I2(eye_width_r[1]),
        .O(\eye_width_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \eye_width_r[2]_i_1 
       (.I0(\eye_width_r[5]_i_5_n_0 ),
        .I1(eye_width_r[0]),
        .I2(eye_width_r[1]),
        .I3(eye_width_r[2]),
        .O(\eye_width_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \eye_width_r[3]_i_1 
       (.I0(\eye_width_r[5]_i_5_n_0 ),
        .I1(eye_width_r[1]),
        .I2(eye_width_r[0]),
        .I3(eye_width_r[2]),
        .I4(eye_width_r[3]),
        .O(\eye_width_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \eye_width_r[4]_i_1 
       (.I0(\eye_width_r[5]_i_5_n_0 ),
        .I1(eye_width_r[2]),
        .I2(eye_width_r[0]),
        .I3(eye_width_r[1]),
        .I4(eye_width_r[3]),
        .I5(eye_width_r[4]),
        .O(\eye_width_r[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \eye_width_r[5]_i_1 
       (.I0(out[0]),
        .I1(\cmplx_loop_cnt_r[11]_i_4_n_0 ),
        .I2(out[2]),
        .I3(out[1]),
        .I4(rdlvl_stg1_start_r_reg_1),
        .O(\eye_width_r[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000510100000000)) 
    \eye_width_r[5]_i_2 
       (.I0(out[0]),
        .I1(\cmplx_loop_cnt_r[11]_i_4_n_0 ),
        .I2(out[2]),
        .I3(\eye_width_r[5]_i_4_n_0 ),
        .I4(out[1]),
        .I5(rdlvl_stg1_start_r_reg_1),
        .O(\eye_width_r[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8A20)) 
    \eye_width_r[5]_i_3 
       (.I0(\eye_width_r[5]_i_5_n_0 ),
        .I1(\eye_width_r[5]_i_6_n_0 ),
        .I2(eye_width_r[4]),
        .I3(eye_width_r[5]),
        .O(\eye_width_r[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h00F0FFEE)) 
    \eye_width_r[5]_i_4 
       (.I0(dlyval_r_zero_r),
        .I1(\seq_sm_r[0]_i_3_n_0 ),
        .I2(\sm_wait_r[1]_i_6_n_0 ),
        .I3(\seq_sm_r_reg_n_0_[0] ),
        .I4(\seq_sm_r_reg_n_0_[1] ),
        .O(\eye_width_r[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'hF2FE0202)) 
    \eye_width_r[5]_i_5 
       (.I0(\seq_sm_r[0]_i_3_n_0 ),
        .I1(\seq_sm_r_reg_n_0_[0] ),
        .I2(\seq_sm_r_reg_n_0_[1] ),
        .I3(min_eye_r),
        .I4(samp_result_r),
        .O(\eye_width_r[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \eye_width_r[5]_i_6 
       (.I0(eye_width_r[2]),
        .I1(eye_width_r[0]),
        .I2(eye_width_r[1]),
        .I3(eye_width_r[3]),
        .O(\eye_width_r[5]_i_6_n_0 ));
  FDRE \eye_width_r_reg[0] 
       (.C(CLK),
        .CE(\eye_width_r[5]_i_2_n_0 ),
        .D(\eye_width_r[0]_i_1_n_0 ),
        .Q(eye_width_r[0]),
        .R(\eye_width_r[5]_i_1_n_0 ));
  FDRE \eye_width_r_reg[1] 
       (.C(CLK),
        .CE(\eye_width_r[5]_i_2_n_0 ),
        .D(\eye_width_r[1]_i_1_n_0 ),
        .Q(eye_width_r[1]),
        .R(\eye_width_r[5]_i_1_n_0 ));
  FDRE \eye_width_r_reg[2] 
       (.C(CLK),
        .CE(\eye_width_r[5]_i_2_n_0 ),
        .D(\eye_width_r[2]_i_1_n_0 ),
        .Q(eye_width_r[2]),
        .R(\eye_width_r[5]_i_1_n_0 ));
  FDRE \eye_width_r_reg[3] 
       (.C(CLK),
        .CE(\eye_width_r[5]_i_2_n_0 ),
        .D(\eye_width_r[3]_i_1_n_0 ),
        .Q(eye_width_r[3]),
        .R(\eye_width_r[5]_i_1_n_0 ));
  FDRE \eye_width_r_reg[4] 
       (.C(CLK),
        .CE(\eye_width_r[5]_i_2_n_0 ),
        .D(\eye_width_r[4]_i_1_n_0 ),
        .Q(eye_width_r[4]),
        .R(\eye_width_r[5]_i_1_n_0 ));
  FDRE \eye_width_r_reg[5] 
       (.C(CLK),
        .CE(\eye_width_r[5]_i_2_n_0 ),
        .D(\eye_width_r[5]_i_3_n_0 ),
        .Q(eye_width_r[5]),
        .R(\eye_width_r[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    first_lane_r_i_1
       (.I0(\next_lane_r_reg[1]_0 ),
        .I1(out[0]),
        .I2(out[2]),
        .I3(\cmplx_loop_cnt_r[11]_i_4_n_0 ),
        .I4(out[1]),
        .O(first_lane_r_i_1_n_0));
  FDSE first_lane_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(first_lane_r_i_1_n_0),
        .Q(\next_lane_r_reg[1]_0 ),
        .S(\FSM_sequential_sm_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h11111111FFF0FFFF)) 
    hyst_warmup_r_i_2
       (.I0(\seq_sm_r_reg_n_0_[1] ),
        .I1(\seq_sm_r_reg_n_0_[0] ),
        .I2(next_lane_r[0]),
        .I3(next_lane_r[1]),
        .I4(next_lane_r[2]),
        .I5(out[2]),
        .O(hyst_warmup_r_reg_0));
  FDRE hyst_warmup_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_sequential_sm_r_reg[2]_0 ),
        .Q(hyst_warmup_r),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_serdesq_[1].gen_iserdes.idelaye2_i_1 
       (.I0(\dlyval_dq_r_reg[85]_0 ),
        .O(idelay_ld));
  LUT5 #(
    .INIT(32'h80000000)) 
    init_calib_complete_r_i_8
       (.I0(\cmplx_min_eye_r_reg_n_0_[2] ),
        .I1(\cmplx_min_eye_r_reg_n_0_[3] ),
        .I2(\cmplx_min_eye_r_reg_n_0_[0] ),
        .I3(\cmplx_min_eye_r_reg_n_0_[1] ),
        .I4(init_calib_complete_r_i_9_n_0),
        .O(rdlvl_valid));
  LUT4 #(
    .INIT(16'hFFFE)) 
    init_calib_complete_r_i_9
       (.I0(\simp_min_eye_r_reg_n_0_[1] ),
        .I1(\simp_min_eye_r_reg_n_0_[0] ),
        .I2(\simp_min_eye_r_reg_n_0_[3] ),
        .I3(\simp_min_eye_r_reg_n_0_[2] ),
        .O(init_calib_complete_r_i_9_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    \iserdes_comp_r[0]_i_1 
       (.I0(\iserdes_comp_r_reg[2]_0 [0]),
        .I1(\iserdes_comp_r_reg[2]_0 [1]),
        .I2(\iserdes_comp_r_reg[2]_0 [2]),
        .I3(\iserdes_comp_r[0]_i_2_n_0 ),
        .O(\iserdes_comp_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \iserdes_comp_r[0]_i_2 
       (.I0(\iserdes_comp_r_reg[2]_0 [5]),
        .I1(\iserdes_comp_r_reg[2]_0 [6]),
        .I2(\iserdes_comp_r_reg[2]_0 [3]),
        .I3(\iserdes_comp_r_reg[2]_0 [4]),
        .I4(\iserdes_comp_r_reg[2]_0 [8]),
        .I5(\iserdes_comp_r_reg[2]_0 [7]),
        .O(\iserdes_comp_r[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \iserdes_comp_r[1]_i_1 
       (.I0(\iserdes_comp_r_reg[2]_0 [9]),
        .I1(\iserdes_comp_r_reg[2]_0 [10]),
        .I2(\iserdes_comp_r_reg[2]_0 [11]),
        .I3(\iserdes_comp_r[1]_i_2_n_0 ),
        .O(\iserdes_comp_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \iserdes_comp_r[1]_i_2 
       (.I0(\iserdes_comp_r_reg[2]_0 [14]),
        .I1(\iserdes_comp_r_reg[2]_0 [15]),
        .I2(\iserdes_comp_r_reg[2]_0 [12]),
        .I3(\iserdes_comp_r_reg[2]_0 [13]),
        .I4(\iserdes_comp_r_reg[2]_0 [17]),
        .I5(\iserdes_comp_r_reg[2]_0 [16]),
        .O(\iserdes_comp_r[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \iserdes_comp_r[2]_i_1 
       (.I0(\iserdes_comp_r_reg[2]_0 [18]),
        .I1(\iserdes_comp_r_reg[2]_0 [19]),
        .I2(\iserdes_comp_r_reg[2]_0 [20]),
        .I3(\iserdes_comp_r[2]_i_2_n_0 ),
        .O(iserdes_comp_ns));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \iserdes_comp_r[2]_i_2 
       (.I0(\iserdes_comp_r_reg[2]_0 [23]),
        .I1(\iserdes_comp_r_reg[2]_0 [24]),
        .I2(\iserdes_comp_r_reg[2]_0 [21]),
        .I3(\iserdes_comp_r_reg[2]_0 [22]),
        .I4(\iserdes_comp_r_reg[2]_0 [26]),
        .I5(\iserdes_comp_r_reg[2]_0 [25]),
        .O(\iserdes_comp_r[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \iserdes_comp_r[3]_i_1 
       (.I0(\iserdes_comp_r_reg[3]_0 ),
        .I1(\iserdes_comp_r_reg[3]_1 ),
        .I2(\iserdes_comp_r_reg[3]_2 ),
        .I3(\iserdes_comp_r[3]_i_2_n_0 ),
        .O(\iserdes_comp_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \iserdes_comp_r[3]_i_2 
       (.I0(\iserdes_comp_r_reg[3]_3 ),
        .I1(\iserdes_comp_r_reg[3]_4 ),
        .I2(\iserdes_comp_r_reg[3]_5 ),
        .I3(\iserdes_comp_r_reg[3]_6 ),
        .I4(\iserdes_comp_r_reg[3]_7 ),
        .I5(\iserdes_comp_r_reg[3]_8 ),
        .O(\iserdes_comp_r[3]_i_2_n_0 ));
  FDRE \iserdes_comp_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\iserdes_comp_r[0]_i_1_n_0 ),
        .Q(\iserdes_comp_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \iserdes_comp_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\iserdes_comp_r[1]_i_1_n_0 ),
        .Q(\iserdes_comp_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \iserdes_comp_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(iserdes_comp_ns),
        .Q(\iserdes_comp_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \iserdes_comp_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\iserdes_comp_r[3]_i_1_n_0 ),
        .Q(\iserdes_comp_r_reg_n_0_[3] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \left_r[0]_i_1 
       (.I0(\left_r_reg_n_0_[0] ),
        .I1(out[0]),
        .I2(\left_r[0]_i_2_n_0 ),
        .O(left_ns[0]));
  LUT6 #(
    .INIT(64'hEFFF4000EFAA4000)) 
    \left_r[0]_i_2 
       (.I0(out[1]),
        .I1(pi_counter_read_val_r[0]),
        .I2(\left_r[5]_i_3_n_0 ),
        .I3(out[2]),
        .I4(\left_r_reg_n_0_[0] ),
        .I5(\cmplx_loop_cnt_r[11]_i_4_n_0 ),
        .O(\left_r[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \left_r[1]_i_1 
       (.I0(\left_r_reg_n_0_[1] ),
        .I1(out[0]),
        .I2(\left_r[1]_i_2_n_0 ),
        .O(left_ns[1]));
  LUT6 #(
    .INIT(64'hEFFF4000EFAA4000)) 
    \left_r[1]_i_2 
       (.I0(out[1]),
        .I1(pi_counter_read_val_r[1]),
        .I2(\left_r[5]_i_3_n_0 ),
        .I3(out[2]),
        .I4(\left_r_reg_n_0_[1] ),
        .I5(\cmplx_loop_cnt_r[11]_i_4_n_0 ),
        .O(\left_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFF1000FEEE1000)) 
    \left_r[2]_i_1 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(\left_r[2]_i_2_n_0 ),
        .I3(out[2]),
        .I4(\left_r_reg_n_0_[2] ),
        .I5(\cmplx_loop_cnt_r[11]_i_4_n_0 ),
        .O(left_ns[2]));
  LUT6 #(
    .INIT(64'hCCCECCCCCCC0CCCC)) 
    \left_r[2]_i_2 
       (.I0(\sm_wait_r[1]_i_6_n_0 ),
        .I1(\left_r_reg_n_0_[2] ),
        .I2(\left_r[2]_i_3_n_0 ),
        .I3(\seq_sm_r_reg_n_0_[0] ),
        .I4(\seq_sm_r_reg_n_0_[1] ),
        .I5(pi_counter_read_val_r[2]),
        .O(\left_r[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \left_r[2]_i_3 
       (.I0(eye_width_r[3]),
        .I1(eye_width_r[2]),
        .I2(eye_width_r[4]),
        .I3(eye_width_r[5]),
        .I4(\left_r[2]_i_4_n_0 ),
        .I5(\seq_sm_r[1]_i_4_n_0 ),
        .O(\left_r[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \left_r[2]_i_4 
       (.I0(eye_width_r[0]),
        .I1(eye_width_r[1]),
        .O(\left_r[2]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \left_r[3]_i_1 
       (.I0(\left_r_reg_n_0_[3] ),
        .I1(out[0]),
        .I2(\left_r[3]_i_2_n_0 ),
        .O(left_ns[3]));
  LUT6 #(
    .INIT(64'hEFFF4000EFAA4000)) 
    \left_r[3]_i_2 
       (.I0(out[1]),
        .I1(pi_counter_read_val_r[3]),
        .I2(\left_r[5]_i_3_n_0 ),
        .I3(out[2]),
        .I4(\left_r_reg_n_0_[3] ),
        .I5(\cmplx_loop_cnt_r[11]_i_4_n_0 ),
        .O(\left_r[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \left_r[4]_i_1 
       (.I0(\left_r_reg_n_0_[4] ),
        .I1(out[0]),
        .I2(\left_r[4]_i_2_n_0 ),
        .O(left_ns[4]));
  LUT6 #(
    .INIT(64'hEFFF4000EFAA4000)) 
    \left_r[4]_i_2 
       (.I0(out[1]),
        .I1(pi_counter_read_val_r[4]),
        .I2(\left_r[5]_i_3_n_0 ),
        .I3(out[2]),
        .I4(\left_r_reg_n_0_[4] ),
        .I5(\cmplx_loop_cnt_r[11]_i_4_n_0 ),
        .O(\left_r[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \left_r[5]_i_1 
       (.I0(\left_r_reg_n_0_[5] ),
        .I1(out[0]),
        .I2(\left_r[5]_i_2_n_0 ),
        .O(left_ns[5]));
  LUT6 #(
    .INIT(64'hEFFF4000EFAA4000)) 
    \left_r[5]_i_2 
       (.I0(out[1]),
        .I1(pi_counter_read_val_r[5]),
        .I2(\left_r[5]_i_3_n_0 ),
        .I3(out[2]),
        .I4(\left_r_reg_n_0_[5] ),
        .I5(\cmplx_loop_cnt_r[11]_i_4_n_0 ),
        .O(\left_r[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \left_r[5]_i_3 
       (.I0(\seq_sm_r_reg_n_0_[1] ),
        .I1(\seq_sm_r_reg_n_0_[0] ),
        .I2(\sm_wait_r[1]_i_6_n_0 ),
        .I3(\left_r[2]_i_3_n_0 ),
        .O(\left_r[5]_i_3_n_0 ));
  FDRE \left_r_reg[0] 
       (.C(CLK),
        .CE(rdlvl_stg1_start_r_reg_1),
        .D(left_ns[0]),
        .Q(\left_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \left_r_reg[1] 
       (.C(CLK),
        .CE(rdlvl_stg1_start_r_reg_1),
        .D(left_ns[1]),
        .Q(\left_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \left_r_reg[2] 
       (.C(CLK),
        .CE(rdlvl_stg1_start_r_reg_1),
        .D(left_ns[2]),
        .Q(\left_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \left_r_reg[3] 
       (.C(CLK),
        .CE(rdlvl_stg1_start_r_reg_1),
        .D(left_ns[3]),
        .Q(\left_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \left_r_reg[4] 
       (.C(CLK),
        .CE(rdlvl_stg1_start_r_reg_1),
        .D(left_ns[4]),
        .Q(\left_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \left_r_reg[5] 
       (.C(CLK),
        .CE(rdlvl_stg1_start_r_reg_1),
        .D(left_ns[5]),
        .Q(\left_r_reg_n_0_[5] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAFAFCFC0)) 
    \left_slew_r[0]_i_1 
       (.I0(\left_slew_r[0]_i_2_n_0 ),
        .I1(\left_slew_r[0]_i_3_n_0 ),
        .I2(\right_r_reg_n_0_[5] ),
        .I3(\left_slew_r_reg[0]_i_4_n_0 ),
        .I4(\left_r_reg_n_0_[5] ),
        .O(\left_slew_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \left_slew_r[0]_i_10 
       (.I0(\left_slew_r[0]_i_25_n_0 ),
        .I1(\left_slew_r[0]_i_26_n_0 ),
        .I2(\left_r_reg_n_0_[3] ),
        .I3(\left_slew_r[0]_i_27_n_0 ),
        .I4(\right_r_reg_n_0_[3] ),
        .I5(\left_slew_r[0]_i_24_n_0 ),
        .O(\left_slew_r[0]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \left_slew_r[0]_i_12 
       (.I0(\right_r_reg_n_0_[3] ),
        .I1(\left_slew_r[0]_i_30_n_0 ),
        .I2(\left_r_reg_n_0_[3] ),
        .I3(\left_slew_r[0]_i_7_n_0 ),
        .I4(\left_r_reg_n_0_[4] ),
        .O(\left_slew_r[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \left_slew_r[0]_i_13 
       (.I0(\left_slew_r[0]_i_7_n_0 ),
        .I1(\left_r_reg_n_0_[3] ),
        .I2(\left_slew_r[0]_i_31_n_0 ),
        .I3(\right_r_reg_n_0_[3] ),
        .I4(\left_r_reg_n_0_[4] ),
        .I5(\left_slew_r_reg[0]_i_32_n_0 ),
        .O(\left_slew_r[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hEF3FB36E36E36E33)) 
    \left_slew_r[0]_i_14 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[2] ),
        .I2(\right_r_reg_n_0_[1] ),
        .I3(\right_r_reg_n_0_[0] ),
        .I4(\left_r_reg_n_0_[0] ),
        .I5(\left_r_reg_n_0_[1] ),
        .O(\left_slew_r[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \left_slew_r[0]_i_15 
       (.I0(\left_slew_r[0]_i_33_n_0 ),
        .I1(\left_slew_r[0]_i_26_n_0 ),
        .I2(\left_r_reg_n_0_[3] ),
        .I3(\left_slew_r[0]_i_34_n_0 ),
        .I4(\right_r_reg_n_0_[3] ),
        .I5(\left_slew_r[0]_i_35_n_0 ),
        .O(\left_slew_r[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFDFFFF)) 
    \left_slew_r[0]_i_16 
       (.I0(\right_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[0] ),
        .I2(\left_r_reg_n_0_[0] ),
        .I3(\left_r_reg_n_0_[1] ),
        .I4(\right_r_reg_n_0_[1] ),
        .I5(\left_r_reg_n_0_[2] ),
        .O(\left_slew_r[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hEB3FB3EE3EA3CE33)) 
    \left_slew_r[0]_i_17 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[2] ),
        .I2(\right_r_reg_n_0_[1] ),
        .I3(\right_r_reg_n_0_[0] ),
        .I4(\left_r_reg_n_0_[0] ),
        .I5(\left_r_reg_n_0_[1] ),
        .O(\left_slew_r[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \left_slew_r[0]_i_18 
       (.I0(\left_r_reg_n_0_[0] ),
        .I1(\left_r_reg_n_0_[1] ),
        .O(\left_slew_r[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB888B8)) 
    \left_slew_r[0]_i_2 
       (.I0(\left_slew_r[0]_i_5_n_0 ),
        .I1(\right_r_reg_n_0_[4] ),
        .I2(\left_slew_r_reg[0]_i_6_n_0 ),
        .I3(\left_r_reg_n_0_[3] ),
        .I4(\left_slew_r[0]_i_7_n_0 ),
        .I5(\left_r_reg_n_0_[4] ),
        .O(\left_slew_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h99666666699999B7)) 
    \left_slew_r[0]_i_21 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[2] ),
        .I2(\left_r_reg_n_0_[0] ),
        .I3(\left_r_reg_n_0_[1] ),
        .I4(\right_r_reg_n_0_[1] ),
        .I5(\right_r_reg_n_0_[0] ),
        .O(\left_slew_r[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h7B774880788457F7)) 
    \left_slew_r[0]_i_22 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[2] ),
        .I2(\right_r_reg_n_0_[0] ),
        .I3(\right_r_reg_n_0_[1] ),
        .I4(\left_r_reg_n_0_[1] ),
        .I5(\left_r_reg_n_0_[0] ),
        .O(\left_slew_r[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h78792C842D8673F1)) 
    \left_slew_r[0]_i_23 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[2] ),
        .I2(\right_r_reg_n_0_[0] ),
        .I3(\left_r_reg_n_0_[1] ),
        .I4(\right_r_reg_n_0_[1] ),
        .I5(\left_r_reg_n_0_[0] ),
        .O(\left_slew_r[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h91A7177078E88F89)) 
    \left_slew_r[0]_i_24 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[2] ),
        .I2(\right_r_reg_n_0_[1] ),
        .I3(\right_r_reg_n_0_[0] ),
        .I4(\left_r_reg_n_0_[1] ),
        .I5(\left_r_reg_n_0_[0] ),
        .O(\left_slew_r[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h1666666899979996)) 
    \left_slew_r[0]_i_25 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[2] ),
        .I2(\right_r_reg_n_0_[1] ),
        .I3(\left_r_reg_n_0_[1] ),
        .I4(\left_r_reg_n_0_[0] ),
        .I5(\right_r_reg_n_0_[0] ),
        .O(\left_slew_r[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h77BF4A226AA37F7F)) 
    \left_slew_r[0]_i_26 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[2] ),
        .I2(\right_r_reg_n_0_[1] ),
        .I3(\right_r_reg_n_0_[0] ),
        .I4(\left_r_reg_n_0_[1] ),
        .I5(\left_r_reg_n_0_[0] ),
        .O(\left_slew_r[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h7C7728802882F7FD)) 
    \left_slew_r[0]_i_27 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[2] ),
        .I2(\right_r_reg_n_0_[0] ),
        .I3(\left_r_reg_n_0_[1] ),
        .I4(\right_r_reg_n_0_[1] ),
        .I5(\left_r_reg_n_0_[0] ),
        .O(\left_slew_r[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \left_slew_r[0]_i_3 
       (.I0(\left_slew_r_reg[0]_i_8_n_0 ),
        .I1(\left_slew_r[0]_i_9_n_0 ),
        .I2(\right_r_reg_n_0_[4] ),
        .I3(\left_slew_r[0]_i_10_n_0 ),
        .I4(\left_r_reg_n_0_[4] ),
        .I5(\left_slew_r_reg[0]_i_11_n_0 ),
        .O(\left_slew_r[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEB3FB3EE36E34E33)) 
    \left_slew_r[0]_i_30 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[2] ),
        .I2(\right_r_reg_n_0_[1] ),
        .I3(\right_r_reg_n_0_[0] ),
        .I4(\left_r_reg_n_0_[0] ),
        .I5(\left_r_reg_n_0_[1] ),
        .O(\left_slew_r[0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hEB3FB3EE3EE34E33)) 
    \left_slew_r[0]_i_31 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[2] ),
        .I2(\right_r_reg_n_0_[1] ),
        .I3(\right_r_reg_n_0_[0] ),
        .I4(\left_r_reg_n_0_[0] ),
        .I5(\left_r_reg_n_0_[1] ),
        .O(\left_slew_r[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h875A5A58E5A5A51F)) 
    \left_slew_r[0]_i_33 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\left_r_reg_n_0_[0] ),
        .I2(\right_r_reg_n_0_[2] ),
        .I3(\left_r_reg_n_0_[1] ),
        .I4(\right_r_reg_n_0_[1] ),
        .I5(\right_r_reg_n_0_[0] ),
        .O(\left_slew_r[0]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h78792C802C8273F7)) 
    \left_slew_r[0]_i_34 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[2] ),
        .I2(\right_r_reg_n_0_[0] ),
        .I3(\left_r_reg_n_0_[1] ),
        .I4(\right_r_reg_n_0_[1] ),
        .I5(\left_r_reg_n_0_[0] ),
        .O(\left_slew_r[0]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hD1A7177038E88F89)) 
    \left_slew_r[0]_i_35 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[2] ),
        .I2(\right_r_reg_n_0_[1] ),
        .I3(\right_r_reg_n_0_[0] ),
        .I4(\left_r_reg_n_0_[1] ),
        .I5(\left_r_reg_n_0_[0] ),
        .O(\left_slew_r[0]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h1AF00F78CF0EE18F)) 
    \left_slew_r[0]_i_36 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[2] ),
        .I2(\right_r_reg_n_0_[1] ),
        .I3(\right_r_reg_n_0_[0] ),
        .I4(\left_r_reg_n_0_[0] ),
        .I5(\left_r_reg_n_0_[1] ),
        .O(\left_slew_r[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hCDF334CC334CC333)) 
    \left_slew_r[0]_i_37 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[2] ),
        .I2(\left_r_reg_n_0_[0] ),
        .I3(\right_r_reg_n_0_[1] ),
        .I4(\right_r_reg_n_0_[0] ),
        .I5(\left_r_reg_n_0_[1] ),
        .O(\left_slew_r[0]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hBA5755AA2A55BA55)) 
    \left_slew_r[0]_i_38 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\left_r_reg_n_0_[0] ),
        .I2(\right_r_reg_n_0_[2] ),
        .I3(\right_r_reg_n_0_[1] ),
        .I4(\left_r_reg_n_0_[1] ),
        .I5(\right_r_reg_n_0_[0] ),
        .O(\left_slew_r[0]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h1919E66C939669C9)) 
    \left_slew_r[0]_i_39 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[2] ),
        .I2(\right_r_reg_n_0_[1] ),
        .I3(\left_r_reg_n_0_[0] ),
        .I4(\right_r_reg_n_0_[0] ),
        .I5(\left_r_reg_n_0_[1] ),
        .O(\left_slew_r[0]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h1AF00F1AC10FF0CE)) 
    \left_slew_r[0]_i_40 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[2] ),
        .I2(\right_r_reg_n_0_[1] ),
        .I3(\right_r_reg_n_0_[0] ),
        .I4(\left_r_reg_n_0_[0] ),
        .I5(\left_r_reg_n_0_[1] ),
        .O(\left_slew_r[0]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hCB333CCC34CC8333)) 
    \left_slew_r[0]_i_41 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[2] ),
        .I2(\left_r_reg_n_0_[0] ),
        .I3(\right_r_reg_n_0_[1] ),
        .I4(\right_r_reg_n_0_[0] ),
        .I5(\left_r_reg_n_0_[1] ),
        .O(\left_slew_r[0]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hF00F8F70708FF00F)) 
    \left_slew_r[0]_i_42 
       (.I0(\left_r_reg_n_0_[0] ),
        .I1(\right_r_reg_n_0_[2] ),
        .I2(\left_r_reg_n_0_[2] ),
        .I3(\right_r_reg_n_0_[1] ),
        .I4(\left_r_reg_n_0_[1] ),
        .I5(\right_r_reg_n_0_[0] ),
        .O(\left_slew_r[0]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h1919E66897966989)) 
    \left_slew_r[0]_i_43 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[2] ),
        .I2(\right_r_reg_n_0_[1] ),
        .I3(\left_r_reg_n_0_[0] ),
        .I4(\right_r_reg_n_0_[0] ),
        .I5(\left_r_reg_n_0_[1] ),
        .O(\left_slew_r[0]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hF9AF977038680F89)) 
    \left_slew_r[0]_i_46 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[2] ),
        .I2(\right_r_reg_n_0_[1] ),
        .I3(\right_r_reg_n_0_[0] ),
        .I4(\left_r_reg_n_0_[1] ),
        .I5(\left_r_reg_n_0_[0] ),
        .O(\left_slew_r[0]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h6DF730806880F77F)) 
    \left_slew_r[0]_i_47 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\left_r_reg_n_0_[1] ),
        .I2(\right_r_reg_n_0_[0] ),
        .I3(\right_r_reg_n_0_[2] ),
        .I4(\right_r_reg_n_0_[1] ),
        .I5(\left_r_reg_n_0_[0] ),
        .O(\left_slew_r[0]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'h77BF4A626AA3FF7F)) 
    \left_slew_r[0]_i_48 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[2] ),
        .I2(\right_r_reg_n_0_[1] ),
        .I3(\right_r_reg_n_0_[0] ),
        .I4(\left_r_reg_n_0_[1] ),
        .I5(\left_r_reg_n_0_[0] ),
        .O(\left_slew_r[0]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'h96666668999799D6)) 
    \left_slew_r[0]_i_49 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[2] ),
        .I2(\right_r_reg_n_0_[1] ),
        .I3(\left_r_reg_n_0_[1] ),
        .I4(\left_r_reg_n_0_[0] ),
        .I5(\right_r_reg_n_0_[0] ),
        .O(\left_slew_r[0]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \left_slew_r[0]_i_5 
       (.I0(\left_slew_r[0]_i_7_n_0 ),
        .I1(\left_r_reg_n_0_[3] ),
        .I2(\left_slew_r[0]_i_14_n_0 ),
        .I3(\right_r_reg_n_0_[3] ),
        .I4(\left_r_reg_n_0_[4] ),
        .I5(\left_slew_r[0]_i_15_n_0 ),
        .O(\left_slew_r[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFFFFFFFFFF)) 
    \left_slew_r[0]_i_7 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[1] ),
        .I2(\left_slew_r[0]_i_18_n_0 ),
        .I3(\right_r_reg_n_0_[0] ),
        .I4(\right_r_reg_n_0_[2] ),
        .I5(\right_r_reg_n_0_[3] ),
        .O(\left_slew_r[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \left_slew_r[0]_i_9 
       (.I0(\left_slew_r[0]_i_21_n_0 ),
        .I1(\left_slew_r[0]_i_22_n_0 ),
        .I2(\left_r_reg_n_0_[3] ),
        .I3(\left_slew_r[0]_i_23_n_0 ),
        .I4(\right_r_reg_n_0_[3] ),
        .I5(\left_slew_r[0]_i_24_n_0 ),
        .O(\left_slew_r[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h71E1E1E778707871)) 
    \left_slew_r[1]_i_10 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[2] ),
        .I2(\right_r_reg_n_0_[1] ),
        .I3(\left_r_reg_n_0_[1] ),
        .I4(\left_r_reg_n_0_[0] ),
        .I5(\right_r_reg_n_0_[0] ),
        .O(\left_slew_r[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h2570AFA7100FF0F0)) 
    \left_slew_r[1]_i_11 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[0] ),
        .I2(\right_r_reg_n_0_[2] ),
        .I3(\left_r_reg_n_0_[0] ),
        .I4(\right_r_reg_n_0_[1] ),
        .I5(\left_r_reg_n_0_[1] ),
        .O(\left_slew_r[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFAED1AFA125A855A)) 
    \left_slew_r[1]_i_12 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[0] ),
        .I2(\right_r_reg_n_0_[2] ),
        .I3(\right_r_reg_n_0_[1] ),
        .I4(\left_r_reg_n_0_[0] ),
        .I5(\left_r_reg_n_0_[1] ),
        .O(\left_slew_r[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h62B7AB6676BB6A77)) 
    \left_slew_r[1]_i_13 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[2] ),
        .I2(\left_r_reg_n_0_[0] ),
        .I3(\right_r_reg_n_0_[1] ),
        .I4(\left_r_reg_n_0_[1] ),
        .I5(\right_r_reg_n_0_[0] ),
        .O(\left_slew_r[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \left_slew_r[1]_i_14 
       (.I0(\left_slew_r[1]_i_20_n_0 ),
        .I1(\left_slew_r[2]_i_20_n_0 ),
        .I2(\left_r_reg_n_0_[3] ),
        .I3(\left_slew_r[1]_i_21_n_0 ),
        .I4(\right_r_reg_n_0_[3] ),
        .I5(\left_slew_r[1]_i_22_n_0 ),
        .O(\left_slew_r[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h62F7A96676BB2A77)) 
    \left_slew_r[1]_i_15 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[2] ),
        .I2(\left_r_reg_n_0_[0] ),
        .I3(\right_r_reg_n_0_[1] ),
        .I4(\left_r_reg_n_0_[1] ),
        .I5(\right_r_reg_n_0_[0] ),
        .O(\left_slew_r[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \left_slew_r[1]_i_17 
       (.I0(\left_slew_r[1]_i_25_n_0 ),
        .I1(\left_slew_r[1]_i_26_n_0 ),
        .I2(\left_r_reg_n_0_[3] ),
        .I3(\left_slew_r[1]_i_27_n_0 ),
        .I4(\right_r_reg_n_0_[3] ),
        .I5(\left_slew_r[1]_i_28_n_0 ),
        .O(\left_slew_r[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \left_slew_r[1]_i_18 
       (.I0(\left_slew_r[1]_i_29_n_0 ),
        .I1(\left_slew_r[2]_i_20_n_0 ),
        .I2(\left_r_reg_n_0_[3] ),
        .I3(\left_slew_r[1]_i_30_n_0 ),
        .I4(\right_r_reg_n_0_[3] ),
        .I5(\left_slew_r[1]_i_28_n_0 ),
        .O(\left_slew_r[1]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFDE8E)) 
    \left_slew_r[1]_i_2 
       (.I0(\left_r_reg_n_0_[4] ),
        .I1(\left_slew_r[1]_i_4_n_0 ),
        .I2(\right_r_reg_n_0_[4] ),
        .I3(\left_slew_r[1]_i_5_n_0 ),
        .I4(\left_r_reg_n_0_[5] ),
        .O(\left_slew_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFA05071F5FA000)) 
    \left_slew_r[1]_i_20 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\left_r_reg_n_0_[0] ),
        .I2(\right_r_reg_n_0_[2] ),
        .I3(\left_r_reg_n_0_[1] ),
        .I4(\right_r_reg_n_0_[1] ),
        .I5(\right_r_reg_n_0_[0] ),
        .O(\left_slew_r[1]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h25609FAF700DF0F0)) 
    \left_slew_r[1]_i_21 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[0] ),
        .I2(\right_r_reg_n_0_[2] ),
        .I3(\left_r_reg_n_0_[0] ),
        .I4(\right_r_reg_n_0_[1] ),
        .I5(\left_r_reg_n_0_[1] ),
        .O(\left_slew_r[1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFAED3AFA125A055A)) 
    \left_slew_r[1]_i_22 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[0] ),
        .I2(\right_r_reg_n_0_[2] ),
        .I3(\right_r_reg_n_0_[1] ),
        .I4(\left_r_reg_n_0_[0] ),
        .I5(\left_r_reg_n_0_[1] ),
        .O(\left_slew_r[1]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h5FFA0505175FA080)) 
    \left_slew_r[1]_i_25 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\left_r_reg_n_0_[0] ),
        .I2(\right_r_reg_n_0_[2] ),
        .I3(\left_r_reg_n_0_[1] ),
        .I4(\right_r_reg_n_0_[1] ),
        .I5(\right_r_reg_n_0_[0] ),
        .O(\left_slew_r[1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h19DD1AAE2AAA22AA)) 
    \left_slew_r[1]_i_26 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[2] ),
        .I2(\right_r_reg_n_0_[0] ),
        .I3(\right_r_reg_n_0_[1] ),
        .I4(\left_r_reg_n_0_[0] ),
        .I5(\left_r_reg_n_0_[1] ),
        .O(\left_slew_r[1]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h1949B7BB4C35C8CC)) 
    \left_slew_r[1]_i_27 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[2] ),
        .I2(\right_r_reg_n_0_[0] ),
        .I3(\left_r_reg_n_0_[0] ),
        .I4(\right_r_reg_n_0_[1] ),
        .I5(\left_r_reg_n_0_[1] ),
        .O(\left_slew_r[1]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFAED7AFA125A055A)) 
    \left_slew_r[1]_i_28 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[0] ),
        .I2(\right_r_reg_n_0_[2] ),
        .I3(\right_r_reg_n_0_[1] ),
        .I4(\left_r_reg_n_0_[0] ),
        .I5(\left_r_reg_n_0_[1] ),
        .O(\left_slew_r[1]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hF1E1E1E778707871)) 
    \left_slew_r[1]_i_29 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[2] ),
        .I2(\right_r_reg_n_0_[1] ),
        .I3(\left_r_reg_n_0_[1] ),
        .I4(\left_r_reg_n_0_[0] ),
        .I5(\right_r_reg_n_0_[0] ),
        .O(\left_slew_r[1]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \left_slew_r[1]_i_3 
       (.I0(\left_slew_r[1]_i_6_n_0 ),
        .I1(\right_r_reg_n_0_[4] ),
        .I2(\left_slew_r[1]_i_7_n_0 ),
        .I3(\left_r_reg_n_0_[5] ),
        .I4(\left_slew_r[1]_i_8_n_0 ),
        .O(\left_slew_r[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h43708FCF300BF0F0)) 
    \left_slew_r[1]_i_30 
       (.I0(\right_r_reg_n_0_[0] ),
        .I1(\left_r_reg_n_0_[2] ),
        .I2(\right_r_reg_n_0_[2] ),
        .I3(\left_r_reg_n_0_[0] ),
        .I4(\right_r_reg_n_0_[1] ),
        .I5(\left_r_reg_n_0_[1] ),
        .O(\left_slew_r[1]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h7696661699999799)) 
    \left_slew_r[1]_i_33 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[2] ),
        .I2(\left_r_reg_n_0_[1] ),
        .I3(\right_r_reg_n_0_[0] ),
        .I4(\left_r_reg_n_0_[0] ),
        .I5(\right_r_reg_n_0_[1] ),
        .O(\left_slew_r[1]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h6695AA6656996A55)) 
    \left_slew_r[1]_i_34 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[2] ),
        .I2(\left_r_reg_n_0_[0] ),
        .I3(\right_r_reg_n_0_[1] ),
        .I4(\left_r_reg_n_0_[1] ),
        .I5(\right_r_reg_n_0_[0] ),
        .O(\left_slew_r[1]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'h66C63363)) 
    \left_slew_r[1]_i_35 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[2] ),
        .I2(\right_r_reg_n_0_[0] ),
        .I3(\left_r_reg_n_0_[1] ),
        .I4(\right_r_reg_n_0_[1] ),
        .O(\left_slew_r[1]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h868E8E8C7173F7E7)) 
    \left_slew_r[1]_i_36 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[2] ),
        .I2(\right_r_reg_n_0_[0] ),
        .I3(\left_r_reg_n_0_[0] ),
        .I4(\left_r_reg_n_0_[1] ),
        .I5(\right_r_reg_n_0_[1] ),
        .O(\left_slew_r[1]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h7999679966796668)) 
    \left_slew_r[1]_i_37 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[2] ),
        .I2(\right_r_reg_n_0_[0] ),
        .I3(\right_r_reg_n_0_[1] ),
        .I4(\left_r_reg_n_0_[0] ),
        .I5(\left_r_reg_n_0_[1] ),
        .O(\left_slew_r[1]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h6255A96656992A55)) 
    \left_slew_r[1]_i_38 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[2] ),
        .I2(\left_r_reg_n_0_[0] ),
        .I3(\right_r_reg_n_0_[1] ),
        .I4(\left_r_reg_n_0_[1] ),
        .I5(\right_r_reg_n_0_[0] ),
        .O(\left_slew_r[1]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h3C3C703C0F8F3C0F)) 
    \left_slew_r[1]_i_39 
       (.I0(\left_r_reg_n_0_[0] ),
        .I1(\left_r_reg_n_0_[2] ),
        .I2(\right_r_reg_n_0_[2] ),
        .I3(\right_r_reg_n_0_[0] ),
        .I4(\left_r_reg_n_0_[1] ),
        .I5(\right_r_reg_n_0_[1] ),
        .O(\left_slew_r[1]_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'hB8BB)) 
    \left_slew_r[1]_i_4 
       (.I0(\left_slew_r[0]_i_7_n_0 ),
        .I1(\left_r_reg_n_0_[3] ),
        .I2(\left_slew_r[1]_i_9_n_0 ),
        .I3(\right_r_reg_n_0_[3] ),
        .O(\left_slew_r[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h868E8E887177F7E7)) 
    \left_slew_r[1]_i_40 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[2] ),
        .I2(\right_r_reg_n_0_[0] ),
        .I3(\left_r_reg_n_0_[0] ),
        .I4(\left_r_reg_n_0_[1] ),
        .I5(\right_r_reg_n_0_[1] ),
        .O(\left_slew_r[1]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \left_slew_r[1]_i_5 
       (.I0(\left_slew_r[1]_i_10_n_0 ),
        .I1(\left_slew_r[2]_i_20_n_0 ),
        .I2(\left_r_reg_n_0_[3] ),
        .I3(\left_slew_r[1]_i_11_n_0 ),
        .I4(\right_r_reg_n_0_[3] ),
        .I5(\left_slew_r[1]_i_12_n_0 ),
        .O(\left_slew_r[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \left_slew_r[1]_i_6 
       (.I0(\left_slew_r[0]_i_7_n_0 ),
        .I1(\left_r_reg_n_0_[3] ),
        .I2(\left_slew_r[1]_i_13_n_0 ),
        .I3(\right_r_reg_n_0_[3] ),
        .I4(\left_r_reg_n_0_[4] ),
        .I5(\left_slew_r[1]_i_14_n_0 ),
        .O(\left_slew_r[1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \left_slew_r[1]_i_7 
       (.I0(\right_r_reg_n_0_[3] ),
        .I1(\left_slew_r[1]_i_15_n_0 ),
        .I2(\left_r_reg_n_0_[3] ),
        .I3(\left_slew_r[0]_i_7_n_0 ),
        .I4(\left_r_reg_n_0_[4] ),
        .O(\left_slew_r[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \left_slew_r[1]_i_8 
       (.I0(\left_slew_r_reg[1]_i_16_n_0 ),
        .I1(\left_slew_r[1]_i_17_n_0 ),
        .I2(\right_r_reg_n_0_[4] ),
        .I3(\left_slew_r[1]_i_18_n_0 ),
        .I4(\left_r_reg_n_0_[4] ),
        .I5(\left_slew_r_reg[1]_i_19_n_0 ),
        .O(\left_slew_r[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h62F7A96676BB6A77)) 
    \left_slew_r[1]_i_9 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[2] ),
        .I2(\left_r_reg_n_0_[0] ),
        .I3(\right_r_reg_n_0_[1] ),
        .I4(\left_r_reg_n_0_[1] ),
        .I5(\right_r_reg_n_0_[0] ),
        .O(\left_slew_r[1]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAFAFCFC0)) 
    \left_slew_r[2]_i_1 
       (.I0(\left_slew_r_reg[2]_i_2_n_0 ),
        .I1(\left_slew_r_reg[2]_i_3_n_0 ),
        .I2(\right_r_reg_n_0_[5] ),
        .I3(\left_slew_r[2]_i_4_n_0 ),
        .I4(\left_r_reg_n_0_[5] ),
        .O(\left_slew_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'hB8BB)) 
    \left_slew_r[2]_i_11 
       (.I0(\left_slew_r[0]_i_7_n_0 ),
        .I1(\left_r_reg_n_0_[3] ),
        .I2(\left_slew_r[2]_i_23_n_0 ),
        .I3(\right_r_reg_n_0_[3] ),
        .O(\left_slew_r[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h26B3642232BB6633)) 
    \left_slew_r[2]_i_12 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[2] ),
        .I2(\left_r_reg_n_0_[0] ),
        .I3(\right_r_reg_n_0_[1] ),
        .I4(\left_r_reg_n_0_[1] ),
        .I5(\right_r_reg_n_0_[0] ),
        .O(\left_slew_r[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h26B3662232BB2633)) 
    \left_slew_r[2]_i_13 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[2] ),
        .I2(\left_r_reg_n_0_[0] ),
        .I3(\right_r_reg_n_0_[1] ),
        .I4(\left_r_reg_n_0_[1] ),
        .I5(\right_r_reg_n_0_[0] ),
        .O(\left_slew_r[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \left_slew_r[2]_i_14 
       (.I0(\left_slew_r[2]_i_24_n_0 ),
        .I1(\left_slew_r[2]_i_20_n_0 ),
        .I2(\left_r_reg_n_0_[3] ),
        .I3(\left_slew_r[2]_i_25_n_0 ),
        .I4(\right_r_reg_n_0_[3] ),
        .I5(\left_slew_r[2]_i_26_n_0 ),
        .O(\left_slew_r[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \left_slew_r[2]_i_15 
       (.I0(\left_slew_r[2]_i_27_n_0 ),
        .I1(\left_slew_r[3]_i_27_n_0 ),
        .I2(\left_r_reg_n_0_[3] ),
        .I3(\left_slew_r[2]_i_28_n_0 ),
        .I4(\right_r_reg_n_0_[3] ),
        .I5(\left_slew_r[2]_i_29_n_0 ),
        .O(\left_slew_r[2]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \left_slew_r[2]_i_16 
       (.I0(\left_slew_r[2]_i_9_n_0 ),
        .I1(\left_r_reg_n_0_[3] ),
        .I2(\left_slew_r[2]_i_30_n_0 ),
        .I3(\right_r_reg_n_0_[3] ),
        .I4(\left_slew_r[2]_i_31_n_0 ),
        .O(\left_slew_r[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \left_slew_r[2]_i_17 
       (.I0(\left_slew_r[2]_i_32_n_0 ),
        .I1(\left_slew_r[2]_i_33_n_0 ),
        .I2(\left_r_reg_n_0_[3] ),
        .I3(\left_slew_r[2]_i_34_n_0 ),
        .I4(\right_r_reg_n_0_[3] ),
        .I5(\left_slew_r[2]_i_31_n_0 ),
        .O(\left_slew_r[2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \left_slew_r[2]_i_18 
       (.I0(\left_slew_r[2]_i_35_n_0 ),
        .I1(\left_slew_r[2]_i_36_n_0 ),
        .I2(\left_r_reg_n_0_[3] ),
        .I3(\left_slew_r[2]_i_37_n_0 ),
        .I4(\right_r_reg_n_0_[3] ),
        .I5(\left_slew_r[2]_i_38_n_0 ),
        .O(\left_slew_r[2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDFDF04440000)) 
    \left_slew_r[2]_i_19 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[1] ),
        .I2(\left_r_reg_n_0_[1] ),
        .I3(\left_r_reg_n_0_[0] ),
        .I4(\right_r_reg_n_0_[0] ),
        .I5(\right_r_reg_n_0_[2] ),
        .O(\left_slew_r[2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h3F2ABFAB2A2A2A2A)) 
    \left_slew_r[2]_i_20 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[2] ),
        .I2(\right_r_reg_n_0_[1] ),
        .I3(\left_r_reg_n_0_[0] ),
        .I4(\right_r_reg_n_0_[0] ),
        .I5(\left_r_reg_n_0_[1] ),
        .O(\left_slew_r[2]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h55BDB5AF50F555F5)) 
    \left_slew_r[2]_i_21 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[0] ),
        .I2(\right_r_reg_n_0_[2] ),
        .I3(\left_r_reg_n_0_[1] ),
        .I4(\left_r_reg_n_0_[0] ),
        .I5(\right_r_reg_n_0_[1] ),
        .O(\left_slew_r[2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h2F2AA5AD4A5AAAAA)) 
    \left_slew_r[2]_i_22 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[0] ),
        .I2(\right_r_reg_n_0_[2] ),
        .I3(\left_r_reg_n_0_[0] ),
        .I4(\right_r_reg_n_0_[1] ),
        .I5(\left_r_reg_n_0_[1] ),
        .O(\left_slew_r[2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h26B3642232BB2633)) 
    \left_slew_r[2]_i_23 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[2] ),
        .I2(\left_r_reg_n_0_[0] ),
        .I3(\right_r_reg_n_0_[1] ),
        .I4(\left_r_reg_n_0_[1] ),
        .I5(\right_r_reg_n_0_[0] ),
        .O(\left_slew_r[2]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'hFDFF0040)) 
    \left_slew_r[2]_i_24 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[1] ),
        .I2(\right_r_reg_n_0_[0] ),
        .I3(\left_r_reg_n_0_[1] ),
        .I4(\right_r_reg_n_0_[2] ),
        .O(\left_slew_r[2]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h2F2AB5A52A5AAAAA)) 
    \left_slew_r[2]_i_25 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[0] ),
        .I2(\right_r_reg_n_0_[2] ),
        .I3(\left_r_reg_n_0_[0] ),
        .I4(\right_r_reg_n_0_[1] ),
        .I5(\left_r_reg_n_0_[1] ),
        .O(\left_slew_r[2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h55BD95AF50F555F5)) 
    \left_slew_r[2]_i_26 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[0] ),
        .I2(\right_r_reg_n_0_[2] ),
        .I3(\left_r_reg_n_0_[1] ),
        .I4(\left_r_reg_n_0_[0] ),
        .I5(\right_r_reg_n_0_[1] ),
        .O(\left_slew_r[2]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hBDBDBDBBCCCCCCDC)) 
    \left_slew_r[2]_i_27 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[2] ),
        .I2(\right_r_reg_n_0_[0] ),
        .I3(\left_r_reg_n_0_[0] ),
        .I4(\left_r_reg_n_0_[1] ),
        .I5(\right_r_reg_n_0_[1] ),
        .O(\left_slew_r[2]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h2633642232BB6633)) 
    \left_slew_r[2]_i_28 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[2] ),
        .I2(\left_r_reg_n_0_[0] ),
        .I3(\right_r_reg_n_0_[1] ),
        .I4(\left_r_reg_n_0_[1] ),
        .I5(\right_r_reg_n_0_[0] ),
        .O(\left_slew_r[2]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hFF777F5515011101)) 
    \left_slew_r[2]_i_29 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\left_r_reg_n_0_[1] ),
        .I2(\left_r_reg_n_0_[0] ),
        .I3(\right_r_reg_n_0_[1] ),
        .I4(\right_r_reg_n_0_[0] ),
        .I5(\right_r_reg_n_0_[2] ),
        .O(\left_slew_r[2]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h4F4CC3C30C3CCCCC)) 
    \left_slew_r[2]_i_30 
       (.I0(\right_r_reg_n_0_[0] ),
        .I1(\left_r_reg_n_0_[2] ),
        .I2(\right_r_reg_n_0_[2] ),
        .I3(\left_r_reg_n_0_[0] ),
        .I4(\right_r_reg_n_0_[1] ),
        .I5(\left_r_reg_n_0_[1] ),
        .O(\left_slew_r[2]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h55BDD5AF50F555F5)) 
    \left_slew_r[2]_i_31 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[0] ),
        .I2(\right_r_reg_n_0_[2] ),
        .I3(\left_r_reg_n_0_[1] ),
        .I4(\left_r_reg_n_0_[0] ),
        .I5(\right_r_reg_n_0_[1] ),
        .O(\left_slew_r[2]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hFFF3FFF700003000)) 
    \left_slew_r[2]_i_32 
       (.I0(\left_r_reg_n_0_[0] ),
        .I1(\left_r_reg_n_0_[2] ),
        .I2(\right_r_reg_n_0_[1] ),
        .I3(\right_r_reg_n_0_[0] ),
        .I4(\left_r_reg_n_0_[1] ),
        .I5(\right_r_reg_n_0_[2] ),
        .O(\left_slew_r[2]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h3BFF3AAE2AAA22AA)) 
    \left_slew_r[2]_i_33 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[2] ),
        .I2(\right_r_reg_n_0_[0] ),
        .I3(\right_r_reg_n_0_[1] ),
        .I4(\left_r_reg_n_0_[0] ),
        .I5(\left_r_reg_n_0_[1] ),
        .O(\left_slew_r[2]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h32BB99D926A2AAAA)) 
    \left_slew_r[2]_i_34 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[2] ),
        .I2(\left_r_reg_n_0_[0] ),
        .I3(\right_r_reg_n_0_[0] ),
        .I4(\right_r_reg_n_0_[1] ),
        .I5(\left_r_reg_n_0_[1] ),
        .O(\left_slew_r[2]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hBDBDBDBFCCCCCCDC)) 
    \left_slew_r[2]_i_35 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[2] ),
        .I2(\right_r_reg_n_0_[0] ),
        .I3(\left_r_reg_n_0_[0] ),
        .I4(\left_r_reg_n_0_[1] ),
        .I5(\right_r_reg_n_0_[1] ),
        .O(\left_slew_r[2]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'h0000B2BB)) 
    \left_slew_r[2]_i_36 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[1] ),
        .I2(\left_r_reg_n_0_[1] ),
        .I3(\right_r_reg_n_0_[0] ),
        .I4(\right_r_reg_n_0_[2] ),
        .O(\left_slew_r[2]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h22B3662232BB2633)) 
    \left_slew_r[2]_i_37 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[2] ),
        .I2(\left_r_reg_n_0_[0] ),
        .I3(\right_r_reg_n_0_[1] ),
        .I4(\left_r_reg_n_0_[1] ),
        .I5(\right_r_reg_n_0_[0] ),
        .O(\left_slew_r[2]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hDD5DDFDD04004444)) 
    \left_slew_r[2]_i_38 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[1] ),
        .I2(\left_r_reg_n_0_[0] ),
        .I3(\right_r_reg_n_0_[0] ),
        .I4(\left_r_reg_n_0_[1] ),
        .I5(\right_r_reg_n_0_[2] ),
        .O(\left_slew_r[2]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00FFB8FFB800)) 
    \left_slew_r[2]_i_4 
       (.I0(\left_slew_r[2]_i_9_n_0 ),
        .I1(\left_r_reg_n_0_[3] ),
        .I2(\left_slew_r_reg[2]_i_10_n_0 ),
        .I3(\right_r_reg_n_0_[4] ),
        .I4(\left_slew_r[2]_i_11_n_0 ),
        .I5(\left_r_reg_n_0_[4] ),
        .O(\left_slew_r[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \left_slew_r[2]_i_5 
       (.I0(\right_r_reg_n_0_[3] ),
        .I1(\left_slew_r[2]_i_12_n_0 ),
        .I2(\left_r_reg_n_0_[3] ),
        .I3(\left_slew_r[0]_i_7_n_0 ),
        .I4(\left_r_reg_n_0_[4] ),
        .O(\left_slew_r[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \left_slew_r[2]_i_6 
       (.I0(\left_slew_r[0]_i_7_n_0 ),
        .I1(\left_r_reg_n_0_[3] ),
        .I2(\left_slew_r[2]_i_13_n_0 ),
        .I3(\right_r_reg_n_0_[3] ),
        .I4(\left_r_reg_n_0_[4] ),
        .I5(\left_slew_r[2]_i_14_n_0 ),
        .O(\left_slew_r[2]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \left_slew_r[2]_i_9 
       (.I0(\left_slew_r[2]_i_19_n_0 ),
        .I1(\right_r_reg_n_0_[3] ),
        .I2(\left_slew_r[2]_i_20_n_0 ),
        .O(\left_slew_r[2]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \left_slew_r[3]_i_10 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\left_slew_r[3]_i_21_n_0 ),
        .I2(\right_r_reg_n_0_[2] ),
        .I3(\right_r_reg_n_0_[3] ),
        .O(\left_slew_r[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7FF7DFBDBBEA)) 
    \left_slew_r[3]_i_11 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\left_r_reg_n_0_[1] ),
        .I2(\left_r_reg_n_0_[0] ),
        .I3(\right_r_reg_n_0_[0] ),
        .I4(\right_r_reg_n_0_[1] ),
        .I5(\right_r_reg_n_0_[2] ),
        .O(\left_slew_r[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hE26BF776D7F7D7D7)) 
    \left_slew_r[3]_i_12 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[2] ),
        .I2(\right_r_reg_n_0_[1] ),
        .I3(\right_r_reg_n_0_[0] ),
        .I4(\left_r_reg_n_0_[0] ),
        .I5(\left_r_reg_n_0_[1] ),
        .O(\left_slew_r[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h40CC40CCFCFCCCFC)) 
    \left_slew_r[3]_i_13 
       (.I0(\right_r_reg_n_0_[0] ),
        .I1(\left_r_reg_n_0_[2] ),
        .I2(\left_r_reg_n_0_[1] ),
        .I3(\right_r_reg_n_0_[1] ),
        .I4(\left_r_reg_n_0_[0] ),
        .I5(\right_r_reg_n_0_[2] ),
        .O(\left_slew_r[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFD5FDFFFF)) 
    \left_slew_r[3]_i_14 
       (.I0(\right_r_reg_n_0_[2] ),
        .I1(\left_r_reg_n_0_[1] ),
        .I2(\left_r_reg_n_0_[0] ),
        .I3(\right_r_reg_n_0_[0] ),
        .I4(\right_r_reg_n_0_[1] ),
        .I5(\left_r_reg_n_0_[2] ),
        .O(\left_slew_r[3]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hEFE3ECE0)) 
    \left_slew_r[3]_i_15 
       (.I0(\left_slew_r[3]_i_12_n_0 ),
        .I1(\right_r_reg_n_0_[3] ),
        .I2(\left_r_reg_n_0_[3] ),
        .I3(\left_slew_r[3]_i_22_n_0 ),
        .I4(\left_slew_r[3]_i_14_n_0 ),
        .O(\left_slew_r[3]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \left_slew_r[3]_i_16 
       (.I0(\left_slew_r[3]_i_10_n_0 ),
        .I1(\left_r_reg_n_0_[3] ),
        .I2(\left_slew_r[3]_i_23_n_0 ),
        .I3(\right_r_reg_n_0_[3] ),
        .I4(\left_slew_r[5]_i_6_n_0 ),
        .O(\left_slew_r[3]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \left_slew_r[3]_i_17 
       (.I0(\left_slew_r[3]_i_24_n_0 ),
        .I1(\left_r_reg_n_0_[3] ),
        .I2(\left_slew_r[3]_i_25_n_0 ),
        .I3(\right_r_reg_n_0_[3] ),
        .O(\left_slew_r[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hC400C551D555DD55)) 
    \left_slew_r[3]_i_18 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[2] ),
        .I2(\right_r_reg_n_0_[0] ),
        .I3(\right_r_reg_n_0_[1] ),
        .I4(\left_r_reg_n_0_[0] ),
        .I5(\left_r_reg_n_0_[1] ),
        .O(\left_slew_r[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h22FF2200F000F000)) 
    \left_slew_r[3]_i_19 
       (.I0(\left_slew_r[3]_i_26_n_0 ),
        .I1(\left_r_reg_n_0_[2] ),
        .I2(\left_slew_r[3]_i_27_n_0 ),
        .I3(\left_r_reg_n_0_[3] ),
        .I4(\left_slew_r[3]_i_28_n_0 ),
        .I5(\right_r_reg_n_0_[3] ),
        .O(\left_slew_r[3]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFDE8E)) 
    \left_slew_r[3]_i_2 
       (.I0(\left_r_reg_n_0_[4] ),
        .I1(\left_slew_r[3]_i_4_n_0 ),
        .I2(\right_r_reg_n_0_[4] ),
        .I3(\left_slew_r[3]_i_5_n_0 ),
        .I4(\left_r_reg_n_0_[5] ),
        .O(\left_slew_r[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEFE3ECE0)) 
    \left_slew_r[3]_i_20 
       (.I0(\left_slew_r[3]_i_12_n_0 ),
        .I1(\right_r_reg_n_0_[3] ),
        .I2(\left_r_reg_n_0_[3] ),
        .I3(\left_slew_r[3]_i_13_n_0 ),
        .I4(\left_slew_r[5]_i_6_n_0 ),
        .O(\left_slew_r[3]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'hBEFF)) 
    \left_slew_r[3]_i_21 
       (.I0(\left_r_reg_n_0_[1] ),
        .I1(\left_r_reg_n_0_[0] ),
        .I2(\right_r_reg_n_0_[0] ),
        .I3(\right_r_reg_n_0_[1] ),
        .O(\left_slew_r[3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h2F2ABFAF2A0AAAAA)) 
    \left_slew_r[3]_i_22 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[0] ),
        .I2(\right_r_reg_n_0_[2] ),
        .I3(\left_r_reg_n_0_[0] ),
        .I4(\right_r_reg_n_0_[1] ),
        .I5(\left_r_reg_n_0_[1] ),
        .O(\left_slew_r[3]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7FF7DDBDBBEA)) 
    \left_slew_r[3]_i_23 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\left_r_reg_n_0_[1] ),
        .I2(\left_r_reg_n_0_[0] ),
        .I3(\right_r_reg_n_0_[0] ),
        .I4(\right_r_reg_n_0_[1] ),
        .I5(\right_r_reg_n_0_[2] ),
        .O(\left_slew_r[3]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h2020000045044545)) 
    \left_slew_r[3]_i_24 
       (.I0(\right_r_reg_n_0_[3] ),
        .I1(\left_r_reg_n_0_[2] ),
        .I2(\right_r_reg_n_0_[1] ),
        .I3(\left_r_reg_n_0_[1] ),
        .I4(\right_r_reg_n_0_[0] ),
        .I5(\right_r_reg_n_0_[2] ),
        .O(\left_slew_r[3]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFF77FFF751105510)) 
    \left_slew_r[3]_i_25 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\left_r_reg_n_0_[1] ),
        .I2(\right_r_reg_n_0_[0] ),
        .I3(\right_r_reg_n_0_[1] ),
        .I4(\left_r_reg_n_0_[0] ),
        .I5(\right_r_reg_n_0_[2] ),
        .O(\left_slew_r[3]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'hAA020000)) 
    \left_slew_r[3]_i_26 
       (.I0(\right_r_reg_n_0_[1] ),
        .I1(\left_r_reg_n_0_[1] ),
        .I2(\left_r_reg_n_0_[0] ),
        .I3(\right_r_reg_n_0_[0] ),
        .I4(\right_r_reg_n_0_[2] ),
        .O(\left_slew_r[3]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h00000800CF0CCFCF)) 
    \left_slew_r[3]_i_27 
       (.I0(\left_r_reg_n_0_[0] ),
        .I1(\left_r_reg_n_0_[2] ),
        .I2(\right_r_reg_n_0_[1] ),
        .I3(\left_r_reg_n_0_[1] ),
        .I4(\right_r_reg_n_0_[0] ),
        .I5(\right_r_reg_n_0_[2] ),
        .O(\left_slew_r[3]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7FFF751107510)) 
    \left_slew_r[3]_i_28 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\left_r_reg_n_0_[1] ),
        .I2(\right_r_reg_n_0_[0] ),
        .I3(\right_r_reg_n_0_[1] ),
        .I4(\left_r_reg_n_0_[0] ),
        .I5(\right_r_reg_n_0_[2] ),
        .O(\left_slew_r[3]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \left_slew_r[3]_i_3 
       (.I0(\left_slew_r_reg[3]_i_6_n_0 ),
        .I1(\left_slew_r[3]_i_7_n_0 ),
        .I2(\left_r_reg_n_0_[5] ),
        .I3(\left_slew_r[3]_i_8_n_0 ),
        .I4(\right_r_reg_n_0_[4] ),
        .I5(\left_slew_r_reg[3]_i_9_n_0 ),
        .O(\left_slew_r[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \left_slew_r[3]_i_4 
       (.I0(\left_slew_r[3]_i_10_n_0 ),
        .I1(\left_r_reg_n_0_[3] ),
        .I2(\left_slew_r[3]_i_11_n_0 ),
        .I3(\right_r_reg_n_0_[3] ),
        .I4(\left_slew_r[5]_i_6_n_0 ),
        .O(\left_slew_r[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEFE3ECE0)) 
    \left_slew_r[3]_i_5 
       (.I0(\left_slew_r[3]_i_12_n_0 ),
        .I1(\right_r_reg_n_0_[3] ),
        .I2(\left_r_reg_n_0_[3] ),
        .I3(\left_slew_r[3]_i_13_n_0 ),
        .I4(\left_slew_r[3]_i_14_n_0 ),
        .O(\left_slew_r[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \left_slew_r[3]_i_7 
       (.I0(\left_slew_r[3]_i_4_n_0 ),
        .I1(\left_r_reg_n_0_[4] ),
        .O(\left_slew_r[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \left_slew_r[3]_i_8 
       (.I0(\left_slew_r[3]_i_17_n_0 ),
        .I1(\left_r_reg_n_0_[4] ),
        .I2(\left_slew_r[3]_i_18_n_0 ),
        .I3(\right_r_reg_n_0_[3] ),
        .I4(\left_r_reg_n_0_[3] ),
        .I5(\left_slew_r[4]_i_8_n_0 ),
        .O(\left_slew_r[3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hAFAFCFC0)) 
    \left_slew_r[4]_i_1 
       (.I0(\left_slew_r[4]_i_2_n_0 ),
        .I1(\left_slew_r[4]_i_3_n_0 ),
        .I2(\right_r_reg_n_0_[5] ),
        .I3(\left_slew_r[4]_i_4_n_0 ),
        .I4(\left_r_reg_n_0_[5] ),
        .O(\left_slew_r[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88888888B8888888)) 
    \left_slew_r[4]_i_10 
       (.I0(\left_slew_r[4]_i_17_n_0 ),
        .I1(\right_r_reg_n_0_[3] ),
        .I2(\right_r_reg_n_0_[2] ),
        .I3(\left_slew_r[4]_i_12_n_0 ),
        .I4(\right_r_reg_n_0_[1] ),
        .I5(\left_r_reg_n_0_[2] ),
        .O(\left_slew_r[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hD0D54050D5F55555)) 
    \left_slew_r[4]_i_11 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[0] ),
        .I2(\right_r_reg_n_0_[2] ),
        .I3(\left_r_reg_n_0_[0] ),
        .I4(\right_r_reg_n_0_[1] ),
        .I5(\left_r_reg_n_0_[1] ),
        .O(\left_slew_r[4]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h2B)) 
    \left_slew_r[4]_i_12 
       (.I0(\right_r_reg_n_0_[0] ),
        .I1(\left_r_reg_n_0_[0] ),
        .I2(\left_r_reg_n_0_[1] ),
        .O(\left_slew_r[4]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \left_slew_r[4]_i_13 
       (.I0(\right_r_reg_n_0_[0] ),
        .I1(\left_r_reg_n_0_[0] ),
        .I2(\left_r_reg_n_0_[1] ),
        .I3(\right_r_reg_n_0_[1] ),
        .O(\left_slew_r[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h32BBBBFB22A2AAAA)) 
    \left_slew_r[4]_i_14 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[2] ),
        .I2(\left_r_reg_n_0_[0] ),
        .I3(\right_r_reg_n_0_[0] ),
        .I4(\right_r_reg_n_0_[1] ),
        .I5(\left_r_reg_n_0_[1] ),
        .O(\left_slew_r[4]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h8888B888)) 
    \left_slew_r[4]_i_15 
       (.I0(\left_slew_r[4]_i_17_n_0 ),
        .I1(\right_r_reg_n_0_[3] ),
        .I2(\right_r_reg_n_0_[2] ),
        .I3(\left_slew_r[5]_i_8_n_0 ),
        .I4(\left_r_reg_n_0_[2] ),
        .O(\left_slew_r[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7FFFF3030F330)) 
    \left_slew_r[4]_i_16 
       (.I0(\left_r_reg_n_0_[0] ),
        .I1(\left_r_reg_n_0_[2] ),
        .I2(\right_r_reg_n_0_[1] ),
        .I3(\right_r_reg_n_0_[0] ),
        .I4(\left_r_reg_n_0_[1] ),
        .I5(\right_r_reg_n_0_[2] ),
        .O(\left_slew_r[4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hBF33BF3303033303)) 
    \left_slew_r[4]_i_17 
       (.I0(\right_r_reg_n_0_[0] ),
        .I1(\left_r_reg_n_0_[2] ),
        .I2(\left_r_reg_n_0_[1] ),
        .I3(\right_r_reg_n_0_[1] ),
        .I4(\left_r_reg_n_0_[0] ),
        .I5(\right_r_reg_n_0_[2] ),
        .O(\left_slew_r[4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00FFB8FFB800)) 
    \left_slew_r[4]_i_2 
       (.I0(\left_slew_r[5]_i_5_n_0 ),
        .I1(\left_r_reg_n_0_[3] ),
        .I2(\left_slew_r[4]_i_5_n_0 ),
        .I3(\right_r_reg_n_0_[4] ),
        .I4(\left_slew_r[4]_i_6_n_0 ),
        .I5(\left_r_reg_n_0_[4] ),
        .O(\left_slew_r[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBFCFFFFBBFC0000)) 
    \left_slew_r[4]_i_3 
       (.I0(\left_slew_r[4]_i_7_n_0 ),
        .I1(\left_r_reg_n_0_[4] ),
        .I2(\left_slew_r[4]_i_8_n_0 ),
        .I3(\left_r_reg_n_0_[3] ),
        .I4(\right_r_reg_n_0_[4] ),
        .I5(\left_slew_r[4]_i_9_n_0 ),
        .O(\left_slew_r[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00FFB8FFB800)) 
    \left_slew_r[4]_i_4 
       (.I0(\left_slew_r[5]_i_5_n_0 ),
        .I1(\left_r_reg_n_0_[3] ),
        .I2(\left_slew_r[4]_i_10_n_0 ),
        .I3(\right_r_reg_n_0_[4] ),
        .I4(\left_slew_r[4]_i_6_n_0 ),
        .I5(\left_r_reg_n_0_[4] ),
        .O(\left_slew_r[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88888888B8888888)) 
    \left_slew_r[4]_i_5 
       (.I0(\left_slew_r[4]_i_11_n_0 ),
        .I1(\right_r_reg_n_0_[3] ),
        .I2(\right_r_reg_n_0_[2] ),
        .I3(\left_slew_r[4]_i_12_n_0 ),
        .I4(\right_r_reg_n_0_[1] ),
        .I5(\left_r_reg_n_0_[2] ),
        .O(\left_slew_r[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFEFAFAFEF0AEF)) 
    \left_slew_r[4]_i_6 
       (.I0(\left_r_reg_n_0_[3] ),
        .I1(\left_slew_r[4]_i_13_n_0 ),
        .I2(\right_r_reg_n_0_[3] ),
        .I3(\right_r_reg_n_0_[2] ),
        .I4(\left_slew_r[5]_i_11_n_0 ),
        .I5(\left_r_reg_n_0_[2] ),
        .O(\left_slew_r[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAAAFFBA)) 
    \left_slew_r[4]_i_7 
       (.I0(\right_r_reg_n_0_[2] ),
        .I1(\left_r_reg_n_0_[1] ),
        .I2(\right_r_reg_n_0_[0] ),
        .I3(\right_r_reg_n_0_[1] ),
        .I4(\left_r_reg_n_0_[2] ),
        .I5(\right_r_reg_n_0_[3] ),
        .O(\left_slew_r[4]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \left_slew_r[4]_i_8 
       (.I0(\left_slew_r[4]_i_14_n_0 ),
        .I1(\right_r_reg_n_0_[3] ),
        .I2(\left_slew_r[5]_i_6_n_0 ),
        .O(\left_slew_r[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFAFA0CFCFCFCF)) 
    \left_slew_r[4]_i_9 
       (.I0(\left_slew_r[5]_i_5_n_0 ),
        .I1(\left_slew_r[4]_i_15_n_0 ),
        .I2(\left_r_reg_n_0_[4] ),
        .I3(\right_r_reg_n_0_[3] ),
        .I4(\left_slew_r[4]_i_16_n_0 ),
        .I5(\left_r_reg_n_0_[3] ),
        .O(\left_slew_r[4]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hF3B8)) 
    \left_slew_r[5]_i_1 
       (.I0(\left_slew_r[5]_i_2_n_0 ),
        .I1(\right_r_reg_n_0_[5] ),
        .I2(\left_slew_r[5]_i_3_n_0 ),
        .I3(\left_r_reg_n_0_[5] ),
        .O(\left_slew_r[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \left_slew_r[5]_i_10 
       (.I0(\left_r_reg_n_0_[1] ),
        .I1(\left_r_reg_n_0_[0] ),
        .I2(\right_r_reg_n_0_[0] ),
        .O(\left_slew_r[5]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'hAEFF)) 
    \left_slew_r[5]_i_11 
       (.I0(\left_r_reg_n_0_[1] ),
        .I1(\left_r_reg_n_0_[0] ),
        .I2(\right_r_reg_n_0_[0] ),
        .I3(\right_r_reg_n_0_[1] ),
        .O(\left_slew_r[5]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30008888)) 
    \left_slew_r[5]_i_2 
       (.I0(\left_slew_r[5]_i_4_n_0 ),
        .I1(\right_r_reg_n_0_[4] ),
        .I2(\left_r_reg_n_0_[3] ),
        .I3(\left_slew_r[5]_i_5_n_0 ),
        .I4(\left_r_reg_n_0_[4] ),
        .O(\left_slew_r[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDFDFFD5D4F455404)) 
    \left_slew_r[5]_i_3 
       (.I0(\right_r_reg_n_0_[4] ),
        .I1(\left_slew_r[5]_i_6_n_0 ),
        .I2(\right_r_reg_n_0_[3] ),
        .I3(\left_slew_r[5]_i_7_n_0 ),
        .I4(\left_r_reg_n_0_[3] ),
        .I5(\left_r_reg_n_0_[4] ),
        .O(\left_slew_r[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF400040)) 
    \left_slew_r[5]_i_4 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\left_slew_r[5]_i_8_n_0 ),
        .I2(\right_r_reg_n_0_[2] ),
        .I3(\right_r_reg_n_0_[3] ),
        .I4(\left_slew_r[5]_i_9_n_0 ),
        .I5(\left_r_reg_n_0_[3] ),
        .O(\left_slew_r[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000005D040804)) 
    \left_slew_r[5]_i_5 
       (.I0(\right_r_reg_n_0_[2] ),
        .I1(\left_slew_r[5]_i_10_n_0 ),
        .I2(\right_r_reg_n_0_[1] ),
        .I3(\left_r_reg_n_0_[2] ),
        .I4(\left_slew_r[5]_i_11_n_0 ),
        .I5(\right_r_reg_n_0_[3] ),
        .O(\left_slew_r[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDFDFFFF)) 
    \left_slew_r[5]_i_6 
       (.I0(\right_r_reg_n_0_[2] ),
        .I1(\left_r_reg_n_0_[1] ),
        .I2(\left_r_reg_n_0_[0] ),
        .I3(\right_r_reg_n_0_[0] ),
        .I4(\right_r_reg_n_0_[1] ),
        .I5(\left_r_reg_n_0_[2] ),
        .O(\left_slew_r[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00002000A2A2BAA2)) 
    \left_slew_r[5]_i_7 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[1] ),
        .I2(\left_r_reg_n_0_[1] ),
        .I3(\left_r_reg_n_0_[0] ),
        .I4(\right_r_reg_n_0_[0] ),
        .I5(\right_r_reg_n_0_[2] ),
        .O(\left_slew_r[5]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h5100)) 
    \left_slew_r[5]_i_8 
       (.I0(\left_r_reg_n_0_[1] ),
        .I1(\left_r_reg_n_0_[0] ),
        .I2(\right_r_reg_n_0_[0] ),
        .I3(\right_r_reg_n_0_[1] ),
        .O(\left_slew_r[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hCD444404DD5D5555)) 
    \left_slew_r[5]_i_9 
       (.I0(\left_r_reg_n_0_[2] ),
        .I1(\right_r_reg_n_0_[2] ),
        .I2(\left_r_reg_n_0_[0] ),
        .I3(\right_r_reg_n_0_[0] ),
        .I4(\right_r_reg_n_0_[1] ),
        .I5(\left_r_reg_n_0_[1] ),
        .O(\left_slew_r[5]_i_9_n_0 ));
  FDRE \left_slew_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\left_slew_r[0]_i_1_n_0 ),
        .Q(left_slew_r[0]),
        .R(1'b0));
  MUXF8 \left_slew_r_reg[0]_i_11 
       (.I0(\left_slew_r_reg[0]_i_28_n_0 ),
        .I1(\left_slew_r_reg[0]_i_29_n_0 ),
        .O(\left_slew_r_reg[0]_i_11_n_0 ),
        .S(\left_r_reg_n_0_[3] ));
  MUXF7 \left_slew_r_reg[0]_i_19 
       (.I0(\left_slew_r[0]_i_36_n_0 ),
        .I1(\left_slew_r[0]_i_37_n_0 ),
        .O(\left_slew_r_reg[0]_i_19_n_0 ),
        .S(\right_r_reg_n_0_[3] ));
  MUXF7 \left_slew_r_reg[0]_i_20 
       (.I0(\left_slew_r[0]_i_38_n_0 ),
        .I1(\left_slew_r[0]_i_39_n_0 ),
        .O(\left_slew_r_reg[0]_i_20_n_0 ),
        .S(\right_r_reg_n_0_[3] ));
  MUXF7 \left_slew_r_reg[0]_i_28 
       (.I0(\left_slew_r[0]_i_40_n_0 ),
        .I1(\left_slew_r[0]_i_41_n_0 ),
        .O(\left_slew_r_reg[0]_i_28_n_0 ),
        .S(\right_r_reg_n_0_[3] ));
  MUXF7 \left_slew_r_reg[0]_i_29 
       (.I0(\left_slew_r[0]_i_42_n_0 ),
        .I1(\left_slew_r[0]_i_43_n_0 ),
        .O(\left_slew_r_reg[0]_i_29_n_0 ),
        .S(\right_r_reg_n_0_[3] ));
  MUXF8 \left_slew_r_reg[0]_i_32 
       (.I0(\left_slew_r_reg[0]_i_44_n_0 ),
        .I1(\left_slew_r_reg[0]_i_45_n_0 ),
        .O(\left_slew_r_reg[0]_i_32_n_0 ),
        .S(\left_r_reg_n_0_[3] ));
  MUXF7 \left_slew_r_reg[0]_i_4 
       (.I0(\left_slew_r[0]_i_12_n_0 ),
        .I1(\left_slew_r[0]_i_13_n_0 ),
        .O(\left_slew_r_reg[0]_i_4_n_0 ),
        .S(\right_r_reg_n_0_[4] ));
  MUXF7 \left_slew_r_reg[0]_i_44 
       (.I0(\left_slew_r[0]_i_46_n_0 ),
        .I1(\left_slew_r[0]_i_47_n_0 ),
        .O(\left_slew_r_reg[0]_i_44_n_0 ),
        .S(\right_r_reg_n_0_[3] ));
  MUXF7 \left_slew_r_reg[0]_i_45 
       (.I0(\left_slew_r[0]_i_48_n_0 ),
        .I1(\left_slew_r[0]_i_49_n_0 ),
        .O(\left_slew_r_reg[0]_i_45_n_0 ),
        .S(\right_r_reg_n_0_[3] ));
  MUXF7 \left_slew_r_reg[0]_i_6 
       (.I0(\left_slew_r[0]_i_16_n_0 ),
        .I1(\left_slew_r[0]_i_17_n_0 ),
        .O(\left_slew_r_reg[0]_i_6_n_0 ),
        .S(\right_r_reg_n_0_[3] ));
  MUXF8 \left_slew_r_reg[0]_i_8 
       (.I0(\left_slew_r_reg[0]_i_19_n_0 ),
        .I1(\left_slew_r_reg[0]_i_20_n_0 ),
        .O(\left_slew_r_reg[0]_i_8_n_0 ),
        .S(\left_r_reg_n_0_[3] ));
  FDRE \left_slew_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\left_slew_r_reg[1]_i_1_n_0 ),
        .Q(left_slew_r[1]),
        .R(1'b0));
  MUXF7 \left_slew_r_reg[1]_i_1 
       (.I0(\left_slew_r[1]_i_2_n_0 ),
        .I1(\left_slew_r[1]_i_3_n_0 ),
        .O(\left_slew_r_reg[1]_i_1_n_0 ),
        .S(\right_r_reg_n_0_[5] ));
  MUXF8 \left_slew_r_reg[1]_i_16 
       (.I0(\left_slew_r_reg[1]_i_23_n_0 ),
        .I1(\left_slew_r_reg[1]_i_24_n_0 ),
        .O(\left_slew_r_reg[1]_i_16_n_0 ),
        .S(\left_r_reg_n_0_[3] ));
  MUXF8 \left_slew_r_reg[1]_i_19 
       (.I0(\left_slew_r_reg[1]_i_31_n_0 ),
        .I1(\left_slew_r_reg[1]_i_32_n_0 ),
        .O(\left_slew_r_reg[1]_i_19_n_0 ),
        .S(\left_r_reg_n_0_[3] ));
  MUXF7 \left_slew_r_reg[1]_i_23 
       (.I0(\left_slew_r[1]_i_33_n_0 ),
        .I1(\left_slew_r[1]_i_34_n_0 ),
        .O(\left_slew_r_reg[1]_i_23_n_0 ),
        .S(\right_r_reg_n_0_[3] ));
  MUXF7 \left_slew_r_reg[1]_i_24 
       (.I0(\left_slew_r[1]_i_35_n_0 ),
        .I1(\left_slew_r[1]_i_36_n_0 ),
        .O(\left_slew_r_reg[1]_i_24_n_0 ),
        .S(\right_r_reg_n_0_[3] ));
  MUXF7 \left_slew_r_reg[1]_i_31 
       (.I0(\left_slew_r[1]_i_37_n_0 ),
        .I1(\left_slew_r[1]_i_38_n_0 ),
        .O(\left_slew_r_reg[1]_i_31_n_0 ),
        .S(\right_r_reg_n_0_[3] ));
  MUXF7 \left_slew_r_reg[1]_i_32 
       (.I0(\left_slew_r[1]_i_39_n_0 ),
        .I1(\left_slew_r[1]_i_40_n_0 ),
        .O(\left_slew_r_reg[1]_i_32_n_0 ),
        .S(\right_r_reg_n_0_[3] ));
  FDRE \left_slew_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\left_slew_r[2]_i_1_n_0 ),
        .Q(left_slew_r[2]),
        .R(1'b0));
  MUXF7 \left_slew_r_reg[2]_i_10 
       (.I0(\left_slew_r[2]_i_21_n_0 ),
        .I1(\left_slew_r[2]_i_22_n_0 ),
        .O(\left_slew_r_reg[2]_i_10_n_0 ),
        .S(\right_r_reg_n_0_[3] ));
  MUXF7 \left_slew_r_reg[2]_i_2 
       (.I0(\left_slew_r[2]_i_5_n_0 ),
        .I1(\left_slew_r[2]_i_6_n_0 ),
        .O(\left_slew_r_reg[2]_i_2_n_0 ),
        .S(\right_r_reg_n_0_[4] ));
  MUXF8 \left_slew_r_reg[2]_i_3 
       (.I0(\left_slew_r_reg[2]_i_7_n_0 ),
        .I1(\left_slew_r_reg[2]_i_8_n_0 ),
        .O(\left_slew_r_reg[2]_i_3_n_0 ),
        .S(\right_r_reg_n_0_[4] ));
  MUXF7 \left_slew_r_reg[2]_i_7 
       (.I0(\left_slew_r[2]_i_15_n_0 ),
        .I1(\left_slew_r[2]_i_16_n_0 ),
        .O(\left_slew_r_reg[2]_i_7_n_0 ),
        .S(\left_r_reg_n_0_[4] ));
  MUXF7 \left_slew_r_reg[2]_i_8 
       (.I0(\left_slew_r[2]_i_17_n_0 ),
        .I1(\left_slew_r[2]_i_18_n_0 ),
        .O(\left_slew_r_reg[2]_i_8_n_0 ),
        .S(\left_r_reg_n_0_[4] ));
  FDRE \left_slew_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\left_slew_r_reg[3]_i_1_n_0 ),
        .Q(left_slew_r[3]),
        .R(1'b0));
  MUXF7 \left_slew_r_reg[3]_i_1 
       (.I0(\left_slew_r[3]_i_2_n_0 ),
        .I1(\left_slew_r[3]_i_3_n_0 ),
        .O(\left_slew_r_reg[3]_i_1_n_0 ),
        .S(\right_r_reg_n_0_[5] ));
  MUXF7 \left_slew_r_reg[3]_i_6 
       (.I0(\left_slew_r[3]_i_15_n_0 ),
        .I1(\left_slew_r[3]_i_16_n_0 ),
        .O(\left_slew_r_reg[3]_i_6_n_0 ),
        .S(\left_r_reg_n_0_[4] ));
  MUXF7 \left_slew_r_reg[3]_i_9 
       (.I0(\left_slew_r[3]_i_19_n_0 ),
        .I1(\left_slew_r[3]_i_20_n_0 ),
        .O(\left_slew_r_reg[3]_i_9_n_0 ),
        .S(\left_r_reg_n_0_[4] ));
  FDRE \left_slew_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\left_slew_r[4]_i_1_n_0 ),
        .Q(left_slew_r[4]),
        .R(1'b0));
  FDRE \left_slew_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\left_slew_r[5]_i_1_n_0 ),
        .Q(left_slew_r[5]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \match_out_r[0]_i_1 
       (.I0(dlyval_r[0]),
        .I1(samp_result_r),
        .I2(min_eye_r),
        .I3(\match_out_r_reg_n_0_[0] ),
        .O(\match_out_r[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h6FFF6000)) 
    \match_out_r[1]_i_1 
       (.I0(dlyval_r[1]),
        .I1(dlyval_r[0]),
        .I2(samp_result_r),
        .I3(min_eye_r),
        .I4(\match_out_r_reg_n_0_[1] ),
        .O(\match_out_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3CCCAAAAAAAAAAAA)) 
    \match_out_r[2]_i_1 
       (.I0(\match_out_r_reg_n_0_[2] ),
        .I1(dlyval_r[2]),
        .I2(dlyval_r[0]),
        .I3(dlyval_r[1]),
        .I4(samp_result_r),
        .I5(min_eye_r),
        .O(\match_out_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2EEEEEEEE2222222)) 
    \match_out_r[3]_i_1 
       (.I0(\match_out_r_reg_n_0_[3] ),
        .I1(\match_out_r[3]_i_2_n_0 ),
        .I2(dlyval_r[2]),
        .I3(dlyval_r[0]),
        .I4(dlyval_r[1]),
        .I5(dlyval_r[3]),
        .O(\match_out_r[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \match_out_r[3]_i_2 
       (.I0(samp_result_r),
        .I1(min_eye_r),
        .O(\match_out_r[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \match_out_r[4]_i_1 
       (.I0(out[0]),
        .I1(out[2]),
        .I2(\cmplx_loop_cnt_r[11]_i_4_n_0 ),
        .I3(out[1]),
        .I4(rdlvl_stg1_start_r_reg_1),
        .O(\match_out_r[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000450100000000)) 
    \match_out_r[4]_i_2 
       (.I0(out[0]),
        .I1(out[2]),
        .I2(\cmplx_loop_cnt_r[11]_i_4_n_0 ),
        .I3(\match_out_r[4]_i_4_n_0 ),
        .I4(out[1]),
        .I5(rdlvl_stg1_start_r_reg_1),
        .O(\match_out_r[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h6FFF6000)) 
    \match_out_r[4]_i_3 
       (.I0(dlyval_r[4]),
        .I1(\match_out_r[4]_i_5_n_0 ),
        .I2(samp_result_r),
        .I3(min_eye_r),
        .I4(\match_out_r_reg_n_0_[4] ),
        .O(\match_out_r[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \match_out_r[4]_i_4 
       (.I0(\seq_sm_r_reg_n_0_[0] ),
        .I1(\seq_sm_r_reg_n_0_[1] ),
        .O(\match_out_r[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \match_out_r[4]_i_5 
       (.I0(dlyval_r[1]),
        .I1(dlyval_r[0]),
        .I2(dlyval_r[2]),
        .I3(dlyval_r[3]),
        .O(\match_out_r[4]_i_5_n_0 ));
  FDRE \match_out_r_reg[0] 
       (.C(CLK),
        .CE(\match_out_r[4]_i_2_n_0 ),
        .D(\match_out_r[0]_i_1_n_0 ),
        .Q(\match_out_r_reg_n_0_[0] ),
        .R(\match_out_r[4]_i_1_n_0 ));
  FDRE \match_out_r_reg[1] 
       (.C(CLK),
        .CE(\match_out_r[4]_i_2_n_0 ),
        .D(\match_out_r[1]_i_1_n_0 ),
        .Q(\match_out_r_reg_n_0_[1] ),
        .R(\match_out_r[4]_i_1_n_0 ));
  FDRE \match_out_r_reg[2] 
       (.C(CLK),
        .CE(\match_out_r[4]_i_2_n_0 ),
        .D(\match_out_r[2]_i_1_n_0 ),
        .Q(\match_out_r_reg_n_0_[2] ),
        .R(\match_out_r[4]_i_1_n_0 ));
  FDRE \match_out_r_reg[3] 
       (.C(CLK),
        .CE(\match_out_r[4]_i_2_n_0 ),
        .D(\match_out_r[3]_i_1_n_0 ),
        .Q(\match_out_r_reg_n_0_[3] ),
        .R(\match_out_r[4]_i_1_n_0 ));
  FDRE \match_out_r_reg[4] 
       (.C(CLK),
        .CE(\match_out_r[4]_i_2_n_0 ),
        .D(\match_out_r[4]_i_3_n_0 ),
        .Q(\match_out_r_reg_n_0_[4] ),
        .R(\match_out_r[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFB2)) 
    min_eye_r_i_1
       (.I0(cmplx_rdcal_start),
        .I1(min_eye_r_i_2_n_0),
        .I2(eye_width_r[3]),
        .I3(eye_width_r[4]),
        .I4(eye_width_r[5]),
        .O(min_eye_ns));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    min_eye_r_i_2
       (.I0(eye_width_r[1]),
        .I1(eye_width_r[0]),
        .I2(eye_width_r[2]),
        .O(min_eye_r_i_2_n_0));
  FDRE min_eye_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(min_eye_ns),
        .Q(min_eye_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00BF000000FF00FF)) 
    \next_lane_r[1]_i_1 
       (.I0(\next_lane_r_reg[1]_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\next_lane_r[1]_i_2_n_0 ),
        .I4(\rdlvl_stg1_cal_bytes_r_reg[3] [2]),
        .I5(\rdlvl_stg1_cal_bytes_r_reg[0] ),
        .O(\next_lane_r[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCCCF8888)) 
    \next_lane_r[1]_i_2 
       (.I0(\rdlvl_stg1_cal_bytes_r_reg[3] [0]),
        .I1(\next_lane_r_reg[1]_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\rdlvl_stg1_cal_bytes_r_reg[3] [1]),
        .O(\next_lane_r[1]_i_2_n_0 ));
  FDRE \next_lane_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rdlvl_stg1_cal_bytes_r_reg[0]_0 [0]),
        .Q(next_lane_r[0]),
        .R(1'b0));
  FDRE \next_lane_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\next_lane_r[1]_i_1_n_0 ),
        .Q(next_lane_r[1]),
        .R(1'b0));
  FDRE \next_lane_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rdlvl_stg1_cal_bytes_r_reg[0]_0 [1]),
        .Q(next_lane_r[2]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \phase_valid[0]_i_1 
       (.I0(\simp_min_eye_r_reg_n_0_[0] ),
        .I1(\mem_lat_inst[0].fd0_bslip_vld_reg[0] ),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \phase_valid[1]_i_1 
       (.I0(\simp_min_eye_r_reg_n_0_[1] ),
        .I1(\mem_lat_inst[1].rd1_bslip_vld_reg[1] ),
        .O(D[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \phase_valid[2]_i_1 
       (.I0(\simp_min_eye_r_reg_n_0_[2] ),
        .I1(\mem_lat_inst[2].rd0_bslip_vld_reg[2] ),
        .O(D[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \phase_valid[3]_i_1 
       (.I0(\simp_min_eye_r_reg_n_0_[3] ),
        .I1(\mem_lat_inst[3].rd1_bslip_vld_reg[3] ),
        .O(D[3]));
  FDRE \pi_counter_read_val_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pi_counter_read_val_reg[5] [0]),
        .Q(pi_counter_read_val_r[0]),
        .R(1'b0));
  FDRE \pi_counter_read_val_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pi_counter_read_val_reg[5] [1]),
        .Q(pi_counter_read_val_r[1]),
        .R(1'b0));
  FDRE \pi_counter_read_val_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pi_counter_read_val_reg[5] [2]),
        .Q(pi_counter_read_val_r[2]),
        .R(1'b0));
  FDRE \pi_counter_read_val_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pi_counter_read_val_reg[5] [3]),
        .Q(pi_counter_read_val_r[3]),
        .R(1'b0));
  FDRE \pi_counter_read_val_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pi_counter_read_val_reg[5] [4]),
        .Q(pi_counter_read_val_r[4]),
        .R(1'b0));
  FDRE \pi_counter_read_val_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pi_counter_read_val_reg[5] [5]),
        .Q(pi_counter_read_val_r[5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \pi_lane_r[0]_i_1 
       (.I0(\pi_lane_r[0]_i_2_n_0 ),
        .I1(out[0]),
        .I2(\pi_lane_r[0]_i_3_n_0 ),
        .I3(out[1]),
        .I4(rdlvl_stg1_start_r_reg_1),
        .I5(\calib_sel_reg[0]_0 ),
        .O(\pi_lane_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1F1F1F1F0E0E0F0E)) 
    \pi_lane_r[0]_i_2 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(\calib_sel_reg[0]_0 ),
        .I3(next_lane_r[2]),
        .I4(next_lane_r[1]),
        .I5(next_lane_r[0]),
        .O(\pi_lane_r[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00EF)) 
    \pi_lane_r[0]_i_3 
       (.I0(next_lane_r[0]),
        .I1(next_lane_r[1]),
        .I2(next_lane_r[2]),
        .I3(out[2]),
        .O(\pi_lane_r[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4EFFFFFFE4000000)) 
    \pi_lane_r[1]_i_1 
       (.I0(out[0]),
        .I1(\pi_lane_r[1]_i_2_n_0 ),
        .I2(\calib_sel_reg[0]_0 ),
        .I3(first_lane_ns),
        .I4(rdlvl_stg1_start_r_reg_1),
        .I5(\pi_lane_r_reg[1]_0 ),
        .O(\pi_lane_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h10FFFF1010FEFE10)) 
    \pi_lane_r[1]_i_2 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(next_lane_r[1]),
        .I3(\pi_lane_r_reg[1]_0 ),
        .I4(\calib_sel_reg[0]_0 ),
        .I5(\cmplx_loop_cnt_r[11]_i_4_n_0 ),
        .O(\pi_lane_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005455)) 
    \pi_lane_r[1]_i_3 
       (.I0(out[1]),
        .I1(next_lane_r[0]),
        .I2(next_lane_r[1]),
        .I3(next_lane_r[2]),
        .I4(out[2]),
        .I5(out[0]),
        .O(first_lane_ns));
  FDRE \pi_lane_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pi_lane_r[0]_i_1_n_0 ),
        .Q(\calib_sel_reg[0]_0 ),
        .R(1'b0));
  FDRE \pi_lane_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pi_lane_r[1]_i_1_n_0 ),
        .Q(\pi_lane_r_reg[1]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \pi_step_cnt_r[0]_i_1 
       (.I0(\pi_step_cnt_r[0]_i_2_n_0 ),
        .I1(out[0]),
        .I2(\pi_step_cnt_r[0]_i_3_n_0 ),
        .I3(rdlvl_stg1_start_r_reg_0),
        .I4(rdlvl_pi_en_stg2_f_r_reg_0),
        .I5(\pi_step_cnt_r[0]_i_4_n_0 ),
        .O(\pi_step_cnt_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF10AA00BF10FF55)) 
    \pi_step_cnt_r[0]_i_2 
       (.I0(out[1]),
        .I1(left_slew_r[0]),
        .I2(\pi_step_r[5]_i_4_n_0 ),
        .I3(\pi_step_cnt_r[0]_i_4_n_0 ),
        .I4(out[2]),
        .I5(pi_counter_read_val_r[0]),
        .O(\pi_step_cnt_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFBBFFFF05000000)) 
    \pi_step_cnt_r[0]_i_3 
       (.I0(out[1]),
        .I1(\pi_step_r[5]_i_3_n_0 ),
        .I2(pi_counter_read_val_r[0]),
        .I3(\pi_step_r[5]_i_6_n_0 ),
        .I4(out[2]),
        .I5(\pi_step_cnt_r[0]_i_4_n_0 ),
        .O(\pi_step_cnt_r[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \pi_step_cnt_r[0]_i_4 
       (.I0(\pi_step_cnt_r[3]_i_5_n_0 ),
        .I1(pi_step_r[0]),
        .I2(pi_step_cnt_r[0]),
        .O(\pi_step_cnt_r[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFBF8FFFF0B080000)) 
    \pi_step_cnt_r[1]_i_1 
       (.I0(\pi_step_cnt_r[1]_i_2_n_0 ),
        .I1(out[0]),
        .I2(out[1]),
        .I3(\pi_step_cnt_r[1]_i_3_n_0 ),
        .I4(rdlvl_stg1_start_r_reg_1),
        .I5(\pi_step_cnt_r[1]_i_4_n_0 ),
        .O(\pi_step_cnt_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9F90FFFF9F900000)) 
    \pi_step_cnt_r[1]_i_2 
       (.I0(left_slew_r[1]),
        .I1(left_slew_r[0]),
        .I2(\pi_step_r[5]_i_4_n_0 ),
        .I3(\pi_step_cnt_r[1]_i_4_n_0 ),
        .I4(out[2]),
        .I5(\pi_step_r[1]_i_2_n_0 ),
        .O(\pi_step_cnt_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD755FFFFC3000000)) 
    \pi_step_cnt_r[1]_i_3 
       (.I0(\pi_step_r[5]_i_3_n_0 ),
        .I1(pi_counter_read_val_r[0]),
        .I2(pi_counter_read_val_r[1]),
        .I3(\pi_step_r[5]_i_6_n_0 ),
        .I4(out[2]),
        .I5(\pi_step_cnt_r[1]_i_4_n_0 ),
        .O(\pi_step_cnt_r[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \pi_step_cnt_r[1]_i_4 
       (.I0(\pi_step_cnt_r[3]_i_5_n_0 ),
        .I1(pi_step_r[1]),
        .I2(pi_step_cnt_r[1]),
        .I3(pi_step_cnt_r[0]),
        .O(\pi_step_cnt_r[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \pi_step_cnt_r[2]_i_1 
       (.I0(\pi_step_cnt_r[2]_i_2_n_0 ),
        .I1(out[0]),
        .I2(\pi_step_cnt_r[2]_i_3_n_0 ),
        .I3(rdlvl_stg1_start_r_reg_0),
        .I4(rdlvl_pi_en_stg2_f_r_reg_0),
        .I5(\pi_step_cnt_r[2]_i_4_n_0 ),
        .O(\pi_step_cnt_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEF40FF55EF40AA00)) 
    \pi_step_cnt_r[2]_i_2 
       (.I0(out[1]),
        .I1(\pi_step_r[2]_i_2_n_0 ),
        .I2(\pi_step_r[5]_i_4_n_0 ),
        .I3(\pi_step_cnt_r[2]_i_4_n_0 ),
        .I4(out[2]),
        .I5(\pi_step_r[2]_i_3_n_0 ),
        .O(\pi_step_cnt_r[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFBBBFFFF50000000)) 
    \pi_step_cnt_r[2]_i_3 
       (.I0(out[1]),
        .I1(\pi_step_r[5]_i_3_n_0 ),
        .I2(\pi_step_r[2]_i_3_n_0 ),
        .I3(\pi_step_r[5]_i_6_n_0 ),
        .I4(out[2]),
        .I5(\pi_step_cnt_r[2]_i_4_n_0 ),
        .O(\pi_step_cnt_r[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE0000E)) 
    \pi_step_cnt_r[2]_i_4 
       (.I0(\pi_step_cnt_r[3]_i_5_n_0 ),
        .I1(pi_step_r[2]),
        .I2(pi_step_cnt_r[0]),
        .I3(pi_step_cnt_r[1]),
        .I4(pi_step_cnt_r[2]),
        .O(\pi_step_cnt_r[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0FFFF4F400000)) 
    \pi_step_cnt_r[3]_i_1 
       (.I0(out[1]),
        .I1(\pi_step_cnt_r[3]_i_2_n_0 ),
        .I2(out[0]),
        .I3(\pi_step_cnt_r[3]_i_3_n_0 ),
        .I4(rdlvl_stg1_start_r_reg_1),
        .I5(\pi_step_cnt_r[3]_i_4_n_0 ),
        .O(\pi_step_cnt_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9F90FFFF9F900000)) 
    \pi_step_cnt_r[3]_i_2 
       (.I0(\pi_step_r[3]_i_2_n_0 ),
        .I1(left_slew_r[3]),
        .I2(\pi_step_r[5]_i_4_n_0 ),
        .I3(\pi_step_cnt_r[3]_i_4_n_0 ),
        .I4(out[2]),
        .I5(\pi_step_r[3]_i_3_n_0 ),
        .O(\pi_step_cnt_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFBBBFFFF50000000)) 
    \pi_step_cnt_r[3]_i_3 
       (.I0(out[1]),
        .I1(\pi_step_r[5]_i_3_n_0 ),
        .I2(\pi_step_r[3]_i_3_n_0 ),
        .I3(\pi_step_r[5]_i_6_n_0 ),
        .I4(out[2]),
        .I5(\pi_step_cnt_r[3]_i_4_n_0 ),
        .O(\pi_step_cnt_r[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEE00000000E)) 
    \pi_step_cnt_r[3]_i_4 
       (.I0(\pi_step_cnt_r[3]_i_5_n_0 ),
        .I1(pi_step_r[3]),
        .I2(pi_step_cnt_r[2]),
        .I3(pi_step_cnt_r[1]),
        .I4(pi_step_cnt_r[0]),
        .I5(pi_step_cnt_r[3]),
        .O(\pi_step_cnt_r[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \pi_step_cnt_r[3]_i_5 
       (.I0(\pi_wait_r_reg_n_0_[3] ),
        .I1(\pi_wait_r_reg_n_0_[1] ),
        .I2(\pi_wait_r_reg_n_0_[2] ),
        .I3(\pi_wait_r_reg_n_0_[0] ),
        .I4(rdlvl_pi_en_stg2_f_r_i_15_n_0),
        .O(\pi_step_cnt_r[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0FFFF4F400000)) 
    \pi_step_cnt_r[4]_i_1 
       (.I0(out[1]),
        .I1(\pi_step_cnt_r[4]_i_2_n_0 ),
        .I2(out[0]),
        .I3(\pi_step_cnt_r[4]_i_3_n_0 ),
        .I4(rdlvl_stg1_start_r_reg_1),
        .I5(\pi_step_cnt_r[4]_i_4_n_0 ),
        .O(\pi_step_cnt_r[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9F90FFFF9F900000)) 
    \pi_step_cnt_r[4]_i_2 
       (.I0(\pi_step_r[4]_i_2_n_0 ),
        .I1(left_slew_r[4]),
        .I2(\pi_step_r[5]_i_4_n_0 ),
        .I3(\pi_step_cnt_r[4]_i_4_n_0 ),
        .I4(out[2]),
        .I5(\pi_step_r[4]_i_3_n_0 ),
        .O(\pi_step_cnt_r[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFBBBFFFF50000000)) 
    \pi_step_cnt_r[4]_i_3 
       (.I0(out[1]),
        .I1(\pi_step_r[5]_i_3_n_0 ),
        .I2(\pi_step_r[4]_i_3_n_0 ),
        .I3(\pi_step_r[5]_i_6_n_0 ),
        .I4(out[2]),
        .I5(\pi_step_cnt_r[4]_i_4_n_0 ),
        .O(\pi_step_cnt_r[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF0000FD)) 
    \pi_step_cnt_r[4]_i_4 
       (.I0(\pi_step_cnt_r[5]_i_7_n_0 ),
        .I1(pi_step_cnt_r[5]),
        .I2(pi_step_r[4]),
        .I3(\pi_step_cnt_r[4]_i_5_n_0 ),
        .I4(pi_step_cnt_r[4]),
        .O(\pi_step_cnt_r[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pi_step_cnt_r[4]_i_5 
       (.I0(pi_step_cnt_r[3]),
        .I1(pi_step_cnt_r[0]),
        .I2(pi_step_cnt_r[1]),
        .I3(pi_step_cnt_r[2]),
        .O(\pi_step_cnt_r[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888888B8)) 
    \pi_step_cnt_r[5]_i_1 
       (.I0(\pi_step_cnt_r[5]_i_3_n_0 ),
        .I1(rdlvl_stg1_start_r_reg_1),
        .I2(\pi_wait_r_reg_n_0_[0] ),
        .I3(\pi_wait_r_reg_n_0_[2] ),
        .I4(\pi_wait_r_reg_n_0_[1] ),
        .I5(\pi_wait_r_reg_n_0_[3] ),
        .O(\pi_step_cnt_r[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \pi_step_cnt_r[5]_i_2 
       (.I0(\pi_step_cnt_r[5]_i_4_n_0 ),
        .I1(out[0]),
        .I2(\pi_step_cnt_r[5]_i_5_n_0 ),
        .I3(rdlvl_stg1_start_r_reg_0),
        .I4(rdlvl_pi_en_stg2_f_r_reg_0),
        .I5(\pi_step_cnt_r[5]_i_6_n_0 ),
        .O(\pi_step_cnt_r[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0B080C0C)) 
    \pi_step_cnt_r[5]_i_3 
       (.I0(\pi_step_r[5]_i_4_n_0 ),
        .I1(out[0]),
        .I2(out[1]),
        .I3(\pi_step_r[5]_i_3_n_0 ),
        .I4(out[2]),
        .I5(\pi_step_cnt_r[5]_i_7_n_0 ),
        .O(\pi_step_cnt_r[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEF40FF55EF40AA00)) 
    \pi_step_cnt_r[5]_i_4 
       (.I0(out[1]),
        .I1(\pi_step_r[5]_i_5_n_0 ),
        .I2(\pi_step_r[5]_i_4_n_0 ),
        .I3(\pi_step_cnt_r[5]_i_6_n_0 ),
        .I4(out[2]),
        .I5(\pi_step_r[5]_i_7_n_0 ),
        .O(\pi_step_cnt_r[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFBBBFFFF50000000)) 
    \pi_step_cnt_r[5]_i_5 
       (.I0(out[1]),
        .I1(\pi_step_r[5]_i_3_n_0 ),
        .I2(\pi_step_r[5]_i_7_n_0 ),
        .I3(\pi_step_r[5]_i_6_n_0 ),
        .I4(out[2]),
        .I5(\pi_step_cnt_r[5]_i_6_n_0 ),
        .O(\pi_step_cnt_r[5]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h3C1C)) 
    \pi_step_cnt_r[5]_i_6 
       (.I0(\pi_step_cnt_r[5]_i_7_n_0 ),
        .I1(pi_step_cnt_r[5]),
        .I2(\pi_step_cnt_r[5]_i_8_n_0 ),
        .I3(pi_step_r[5]),
        .O(\pi_step_cnt_r[5]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \pi_step_cnt_r[5]_i_7 
       (.I0(\pi_wait_r_reg_n_0_[0] ),
        .I1(\pi_wait_r_reg_n_0_[2] ),
        .I2(\pi_wait_r_reg_n_0_[1] ),
        .I3(\pi_wait_r_reg_n_0_[3] ),
        .O(\pi_step_cnt_r[5]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \pi_step_cnt_r[5]_i_8 
       (.I0(pi_step_cnt_r[4]),
        .I1(pi_step_cnt_r[2]),
        .I2(pi_step_cnt_r[1]),
        .I3(pi_step_cnt_r[0]),
        .I4(pi_step_cnt_r[3]),
        .O(\pi_step_cnt_r[5]_i_8_n_0 ));
  FDRE \pi_step_cnt_r_reg[0] 
       (.C(CLK),
        .CE(\pi_step_cnt_r[5]_i_1_n_0 ),
        .D(\pi_step_cnt_r[0]_i_1_n_0 ),
        .Q(pi_step_cnt_r[0]),
        .R(1'b0));
  FDRE \pi_step_cnt_r_reg[1] 
       (.C(CLK),
        .CE(\pi_step_cnt_r[5]_i_1_n_0 ),
        .D(\pi_step_cnt_r[1]_i_1_n_0 ),
        .Q(pi_step_cnt_r[1]),
        .R(1'b0));
  FDRE \pi_step_cnt_r_reg[2] 
       (.C(CLK),
        .CE(\pi_step_cnt_r[5]_i_1_n_0 ),
        .D(\pi_step_cnt_r[2]_i_1_n_0 ),
        .Q(pi_step_cnt_r[2]),
        .R(1'b0));
  FDRE \pi_step_cnt_r_reg[3] 
       (.C(CLK),
        .CE(\pi_step_cnt_r[5]_i_1_n_0 ),
        .D(\pi_step_cnt_r[3]_i_1_n_0 ),
        .Q(pi_step_cnt_r[3]),
        .R(1'b0));
  FDRE \pi_step_cnt_r_reg[4] 
       (.C(CLK),
        .CE(\pi_step_cnt_r[5]_i_1_n_0 ),
        .D(\pi_step_cnt_r[4]_i_1_n_0 ),
        .Q(pi_step_cnt_r[4]),
        .R(1'b0));
  FDRE \pi_step_cnt_r_reg[5] 
       (.C(CLK),
        .CE(\pi_step_cnt_r[5]_i_1_n_0 ),
        .D(\pi_step_cnt_r[5]_i_2_n_0 ),
        .Q(pi_step_cnt_r[5]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h440074FF)) 
    \pi_step_r[0]_i_1 
       (.I0(left_slew_r[0]),
        .I1(out[0]),
        .I2(\pi_step_r[5]_i_6_n_0 ),
        .I3(out[2]),
        .I4(pi_counter_read_val_r[0]),
        .O(pi_step_ns[0]));
  LUT6 #(
    .INIT(64'h9F90FFFF90900000)) 
    \pi_step_r[1]_i_1 
       (.I0(left_slew_r[1]),
        .I1(left_slew_r[0]),
        .I2(out[0]),
        .I3(\pi_step_r[5]_i_6_n_0 ),
        .I4(out[2]),
        .I5(\pi_step_r[1]_i_2_n_0 ),
        .O(pi_step_ns[1]));
  LUT2 #(
    .INIT(4'h9)) 
    \pi_step_r[1]_i_2 
       (.I0(pi_counter_read_val_r[0]),
        .I1(pi_counter_read_val_r[1]),
        .O(\pi_step_r[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FF8800)) 
    \pi_step_r[2]_i_1 
       (.I0(\pi_step_r[2]_i_2_n_0 ),
        .I1(out[0]),
        .I2(\pi_step_r[5]_i_6_n_0 ),
        .I3(out[2]),
        .I4(\pi_step_r[2]_i_3_n_0 ),
        .O(pi_step_ns[2]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \pi_step_r[2]_i_2 
       (.I0(left_slew_r[1]),
        .I1(left_slew_r[0]),
        .I2(left_slew_r[2]),
        .O(\pi_step_r[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \pi_step_r[2]_i_3 
       (.I0(pi_counter_read_val_r[0]),
        .I1(pi_counter_read_val_r[1]),
        .I2(pi_counter_read_val_r[2]),
        .O(\pi_step_r[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9F90FFFF90900000)) 
    \pi_step_r[3]_i_1 
       (.I0(\pi_step_r[3]_i_2_n_0 ),
        .I1(left_slew_r[3]),
        .I2(out[0]),
        .I3(\pi_step_r[5]_i_6_n_0 ),
        .I4(out[2]),
        .I5(\pi_step_r[3]_i_3_n_0 ),
        .O(pi_step_ns[3]));
  LUT3 #(
    .INIT(8'hFE)) 
    \pi_step_r[3]_i_2 
       (.I0(left_slew_r[2]),
        .I1(left_slew_r[0]),
        .I2(left_slew_r[1]),
        .O(\pi_step_r[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \pi_step_r[3]_i_3 
       (.I0(pi_counter_read_val_r[2]),
        .I1(pi_counter_read_val_r[1]),
        .I2(pi_counter_read_val_r[0]),
        .I3(pi_counter_read_val_r[3]),
        .O(\pi_step_r[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9F90FFFF90900000)) 
    \pi_step_r[4]_i_1 
       (.I0(\pi_step_r[4]_i_2_n_0 ),
        .I1(left_slew_r[4]),
        .I2(out[0]),
        .I3(\pi_step_r[5]_i_6_n_0 ),
        .I4(out[2]),
        .I5(\pi_step_r[4]_i_3_n_0 ),
        .O(pi_step_ns[4]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pi_step_r[4]_i_2 
       (.I0(left_slew_r[3]),
        .I1(left_slew_r[1]),
        .I2(left_slew_r[0]),
        .I3(left_slew_r[2]),
        .O(\pi_step_r[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \pi_step_r[4]_i_3 
       (.I0(pi_counter_read_val_r[4]),
        .I1(pi_counter_read_val_r[2]),
        .I2(pi_counter_read_val_r[1]),
        .I3(pi_counter_read_val_r[0]),
        .I4(pi_counter_read_val_r[3]),
        .O(\pi_step_r[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0F08030800000000)) 
    \pi_step_r[5]_i_1 
       (.I0(\pi_step_r[5]_i_3_n_0 ),
        .I1(out[2]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(\pi_step_r[5]_i_4_n_0 ),
        .I5(rdlvl_stg1_start_r_reg_1),
        .O(\pi_step_r[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FF8800)) 
    \pi_step_r[5]_i_2 
       (.I0(\pi_step_r[5]_i_5_n_0 ),
        .I1(out[0]),
        .I2(\pi_step_r[5]_i_6_n_0 ),
        .I3(out[2]),
        .I4(\pi_step_r[5]_i_7_n_0 ),
        .O(pi_step_ns[5]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'hB0FFB0CC)) 
    \pi_step_r[5]_i_3 
       (.I0(samp_result_r),
        .I1(\seq_sm_r_reg_n_0_[0] ),
        .I2(\sm_wait_r[1]_i_6_n_0 ),
        .I3(\seq_sm_r_reg_n_0_[1] ),
        .I4(\seq_sm_r[0]_i_3_n_0 ),
        .O(\pi_step_r[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \pi_step_r[5]_i_4 
       (.I0(sm_wait_r[4]),
        .I1(sm_wait_r[3]),
        .I2(sm_wait_r[2]),
        .I3(sm_wait_r[1]),
        .I4(sm_wait_r[0]),
        .O(\pi_step_r[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \pi_step_r[5]_i_5 
       (.I0(left_slew_r[5]),
        .I1(left_slew_r[3]),
        .I2(left_slew_r[1]),
        .I3(left_slew_r[0]),
        .I4(left_slew_r[2]),
        .I5(left_slew_r[4]),
        .O(\pi_step_r[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    \pi_step_r[5]_i_6 
       (.I0(\seq_sm_r_reg_n_0_[1] ),
        .I1(\seq_sm_r_reg_n_0_[0] ),
        .I2(min_eye_r),
        .I3(samp_result_r),
        .O(\pi_step_r[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \pi_step_r[5]_i_7 
       (.I0(pi_counter_read_val_r[5]),
        .I1(pi_counter_read_val_r[4]),
        .I2(pi_counter_read_val_r[3]),
        .I3(pi_counter_read_val_r[0]),
        .I4(pi_counter_read_val_r[1]),
        .I5(pi_counter_read_val_r[2]),
        .O(\pi_step_r[5]_i_7_n_0 ));
  FDRE \pi_step_r_reg[0] 
       (.C(CLK),
        .CE(\pi_step_r[5]_i_1_n_0 ),
        .D(pi_step_ns[0]),
        .Q(pi_step_r[0]),
        .R(1'b0));
  FDRE \pi_step_r_reg[1] 
       (.C(CLK),
        .CE(\pi_step_r[5]_i_1_n_0 ),
        .D(pi_step_ns[1]),
        .Q(pi_step_r[1]),
        .R(1'b0));
  FDRE \pi_step_r_reg[2] 
       (.C(CLK),
        .CE(\pi_step_r[5]_i_1_n_0 ),
        .D(pi_step_ns[2]),
        .Q(pi_step_r[2]),
        .R(1'b0));
  FDRE \pi_step_r_reg[3] 
       (.C(CLK),
        .CE(\pi_step_r[5]_i_1_n_0 ),
        .D(pi_step_ns[3]),
        .Q(pi_step_r[3]),
        .R(1'b0));
  FDRE \pi_step_r_reg[4] 
       (.C(CLK),
        .CE(\pi_step_r[5]_i_1_n_0 ),
        .D(pi_step_ns[4]),
        .Q(pi_step_r[4]),
        .R(1'b0));
  FDRE \pi_step_r_reg[5] 
       (.C(CLK),
        .CE(\pi_step_r[5]_i_1_n_0 ),
        .D(pi_step_ns[5]),
        .Q(pi_step_r[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \pi_wait_r[0]_i_1 
       (.I0(pi_wait_ns[0]),
        .I1(rdlvl_pi_en_stg2_f_r_reg_0),
        .I2(rdlvl_stg1_start_r_reg_0),
        .O(\pi_wait_r[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \pi_wait_r[1]_i_1 
       (.I0(pi_wait_ns[1]),
        .I1(rdlvl_pi_en_stg2_f_r_reg_0),
        .I2(rdlvl_stg1_start_r_reg_0),
        .O(\pi_wait_r[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \pi_wait_r[2]_i_1 
       (.I0(pi_wait_ns[2]),
        .I1(rdlvl_pi_en_stg2_f_r_reg_0),
        .I2(rdlvl_stg1_start_r_reg_0),
        .O(\pi_wait_r[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \pi_wait_r[3]_i_1 
       (.I0(pi_wait_ns[3]),
        .I1(rdlvl_pi_en_stg2_f_r_reg_0),
        .I2(rdlvl_stg1_start_r_reg_0),
        .O(\pi_wait_r[3]_i_1_n_0 ));
  FDRE \pi_wait_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pi_wait_r[0]_i_1_n_0 ),
        .Q(\pi_wait_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \pi_wait_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pi_wait_r[1]_i_1_n_0 ),
        .Q(\pi_wait_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \pi_wait_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pi_wait_r[2]_i_1_n_0 ),
        .Q(\pi_wait_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \pi_wait_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pi_wait_r[3]_i_1_n_0 ),
        .Q(\pi_wait_r_reg_n_0_[3] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000FDFFFD)) 
    prev_match_r_i_2
       (.I0(next_lane_r[2]),
        .I1(next_lane_r[1]),
        .I2(next_lane_r[0]),
        .I3(out[2]),
        .I4(\seq_sm_r_reg_n_0_[1] ),
        .I5(out[1]),
        .O(prev_match_r_reg_0));
  FDRE prev_match_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(samp_result_r_reg_1),
        .Q(samp_result_r_reg_0),
        .R(1'b0));
  FDRE \rd_data_comp_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cmplx_burst_bytes_r_reg[17] [0]),
        .Q(\rd_data_comp_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \rd_data_comp_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cmplx_burst_bytes_r_reg[17] [1]),
        .Q(\rd_data_comp_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \rd_data_comp_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cmplx_burst_bytes_r_reg[35] [0]),
        .Q(\rd_data_comp_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \rd_data_comp_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cmplx_burst_bytes_r_reg[35] [1]),
        .Q(\rd_data_comp_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \rd_data_comp_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data_comp_ns[4]),
        .Q(\rd_data_comp_r_reg_n_0_[4] ),
        .R(1'b0));
  CARRY4 \rd_data_comp_r_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\NLW_rd_data_comp_r_reg[4]_i_1_CO_UNCONNECTED [3],rd_data_comp_ns[4],\rd_data_comp_r_reg[4]_i_1_n_2 ,\rd_data_comp_r_reg[4]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_rd_data_comp_r_reg[4]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b1,1'b1,1'b1}));
  FDRE \rd_data_comp_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data_comp_ns[5]),
        .Q(\rd_data_comp_r_reg_n_0_[5] ),
        .R(1'b0));
  CARRY4 \rd_data_comp_r_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\NLW_rd_data_comp_r_reg[5]_i_1_CO_UNCONNECTED [3],rd_data_comp_ns[5],\rd_data_comp_r_reg[5]_i_1_n_2 ,\rd_data_comp_r_reg[5]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_rd_data_comp_r_reg[5]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b1,1'b1,1'b1}));
  FDRE \rd_data_comp_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data_comp_ns[6]),
        .Q(\rd_data_comp_r_reg_n_0_[6] ),
        .R(1'b0));
  CARRY4 \rd_data_comp_r_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\NLW_rd_data_comp_r_reg[6]_i_1_CO_UNCONNECTED [3],rd_data_comp_ns[6],\rd_data_comp_r_reg[6]_i_1_n_2 ,\rd_data_comp_r_reg[6]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_rd_data_comp_r_reg[6]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b1,1'b1,1'b1}));
  FDRE \rd_data_comp_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data_comp_ns[7]),
        .Q(\rd_data_comp_r_reg_n_0_[7] ),
        .R(1'b0));
  CARRY4 \rd_data_comp_r_reg[7]_i_1 
       (.CI(1'b0),
        .CO({\NLW_rd_data_comp_r_reg[7]_i_1_CO_UNCONNECTED [3],rd_data_comp_ns[7],\rd_data_comp_r_reg[7]_i_1_n_2 ,\rd_data_comp_r_reg[7]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_rd_data_comp_r_reg[7]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b1,1'b1,1'b1}));
  LUT3 #(
    .INIT(8'hB8)) 
    \rd_data_lane_r[0]_i_1 
       (.I0(\rd_data_lane_r[9]_i_2_n_0 ),
        .I1(rdlvl_work_lane_r),
        .I2(\rd_data_lane_r[0]_i_2_n_0 ),
        .O(rd_data_lane_ns[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_lane_r[0]_i_2 
       (.I0(app_rd_data0[99]),
        .I1(app_rd_data0[90]),
        .I2(Q[1]),
        .I3(app_rd_data0[81]),
        .I4(Q[0]),
        .I5(app_rd_data0[72]),
        .O(\rd_data_lane_r[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rd_data_lane_r[10]_i_1 
       (.I0(\rd_data_lane_r[19]_i_2_n_0 ),
        .I1(rdlvl_work_lane_r),
        .I2(\rd_data_lane_r[10]_i_2_n_0 ),
        .O(rd_data_lane_ns[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_lane_r[10]_i_2 
       (.I0(DOA[1]),
        .I1(app_rd_data0[127]),
        .I2(Q[1]),
        .I3(app_rd_data0[118]),
        .I4(Q[0]),
        .I5(app_rd_data0[109]),
        .O(\rd_data_lane_r[10]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rd_data_lane_r[11]_i_1 
       (.I0(\rd_data_lane_r[20]_i_2_n_0 ),
        .I1(rdlvl_work_lane_r),
        .I2(\rd_data_lane_r[11]_i_2_n_0 ),
        .O(rd_data_lane_ns[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_lane_r[11]_i_2 
       (.I0(DOB[0]),
        .I1(app_rd_data0[128]),
        .I2(Q[1]),
        .I3(app_rd_data0[119]),
        .I4(Q[0]),
        .I5(app_rd_data0[110]),
        .O(\rd_data_lane_r[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rd_data_lane_r[12]_i_1 
       (.I0(\rd_data_lane_r[21]_i_2_n_0 ),
        .I1(rdlvl_work_lane_r),
        .I2(\rd_data_lane_r[12]_i_2_n_0 ),
        .O(rd_data_lane_ns[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_lane_r[12]_i_2 
       (.I0(DOB[1]),
        .I1(app_rd_data0[129]),
        .I2(Q[1]),
        .I3(app_rd_data0[120]),
        .I4(Q[0]),
        .I5(app_rd_data0[111]),
        .O(\rd_data_lane_r[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rd_data_lane_r[13]_i_1 
       (.I0(\rd_data_lane_r[22]_i_2_n_0 ),
        .I1(rdlvl_work_lane_r),
        .I2(\rd_data_lane_r[13]_i_2_n_0 ),
        .O(rd_data_lane_ns[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_lane_r[13]_i_2 
       (.I0(\rd_r_ptr_reg_rep[3]_0 [0]),
        .I1(app_rd_data0[130]),
        .I2(Q[1]),
        .I3(app_rd_data0[121]),
        .I4(Q[0]),
        .I5(app_rd_data0[112]),
        .O(\rd_data_lane_r[13]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rd_data_lane_r[14]_i_1 
       (.I0(\rd_data_lane_r[23]_i_2_n_0 ),
        .I1(rdlvl_work_lane_r),
        .I2(\rd_data_lane_r[14]_i_2_n_0 ),
        .O(rd_data_lane_ns[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_lane_r[14]_i_2 
       (.I0(\rd_r_ptr_reg_rep[3]_0 [1]),
        .I1(app_rd_data0[131]),
        .I2(Q[1]),
        .I3(app_rd_data0[122]),
        .I4(Q[0]),
        .I5(app_rd_data0[113]),
        .O(\rd_data_lane_r[14]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rd_data_lane_r[15]_i_1 
       (.I0(\rd_data_lane_r[24]_i_2_n_0 ),
        .I1(rdlvl_work_lane_r),
        .I2(\rd_data_lane_r[15]_i_2_n_0 ),
        .O(rd_data_lane_ns[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_lane_r[15]_i_2 
       (.I0(\rd_r_ptr_reg_rep[3] [0]),
        .I1(app_rd_data0[132]),
        .I2(Q[1]),
        .I3(app_rd_data0[123]),
        .I4(Q[0]),
        .I5(app_rd_data0[114]),
        .O(\rd_data_lane_r[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rd_data_lane_r[16]_i_1 
       (.I0(\rd_data_lane_r[25]_i_2_n_0 ),
        .I1(rdlvl_work_lane_r),
        .I2(\rd_data_lane_r[16]_i_2_n_0 ),
        .O(rd_data_lane_ns[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_lane_r[16]_i_2 
       (.I0(\rd_r_ptr_reg_rep[3] [1]),
        .I1(app_rd_data0[133]),
        .I2(Q[1]),
        .I3(app_rd_data0[124]),
        .I4(Q[0]),
        .I5(app_rd_data0[115]),
        .O(\rd_data_lane_r[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rd_data_lane_r[17]_i_1 
       (.I0(\rd_data_lane_r[26]_i_2_n_0 ),
        .I1(rdlvl_work_lane_r),
        .I2(\rd_data_lane_r[17]_i_2_n_0 ),
        .O(rd_data_lane_ns[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_lane_r[17]_i_2 
       (.I0(app_rd_data0[135]),
        .I1(app_rd_data0[134]),
        .I2(Q[1]),
        .I3(app_rd_data0[125]),
        .I4(Q[0]),
        .I5(app_rd_data0[116]),
        .O(\rd_data_lane_r[17]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rd_data_lane_r[18]_i_1 
       (.I0(\rd_data_lane_r[27]_i_1_n_0 ),
        .I1(rdlvl_work_lane_r),
        .I2(\rd_data_lane_r[18]_i_2_n_0 ),
        .O(rd_data_lane_ns[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_lane_r[18]_i_2 
       (.I0(app_rd_data0[27]),
        .I1(app_rd_data0[18]),
        .I2(Q[1]),
        .I3(app_rd_data0[9]),
        .I4(Q[0]),
        .I5(app_rd_data0[0]),
        .O(\rd_data_lane_r[18]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rd_data_lane_r[19]_i_1 
       (.I0(\rd_data_lane_r[28]_i_1_n_0 ),
        .I1(rdlvl_work_lane_r),
        .I2(\rd_data_lane_r[19]_i_2_n_0 ),
        .O(rd_data_lane_ns[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_lane_r[19]_i_2 
       (.I0(app_rd_data0[28]),
        .I1(app_rd_data0[19]),
        .I2(Q[1]),
        .I3(app_rd_data0[10]),
        .I4(Q[0]),
        .I5(app_rd_data0[1]),
        .O(\rd_data_lane_r[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rd_data_lane_r[1]_i_1 
       (.I0(\rd_data_lane_r[10]_i_2_n_0 ),
        .I1(rdlvl_work_lane_r),
        .I2(\rd_data_lane_r[1]_i_2_n_0 ),
        .O(rd_data_lane_ns[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_lane_r[1]_i_2 
       (.I0(app_rd_data0[100]),
        .I1(app_rd_data0[91]),
        .I2(Q[1]),
        .I3(app_rd_data0[82]),
        .I4(Q[0]),
        .I5(app_rd_data0[73]),
        .O(\rd_data_lane_r[1]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rd_data_lane_r[20]_i_1 
       (.I0(\rd_data_lane_r[29]_i_1_n_0 ),
        .I1(rdlvl_work_lane_r),
        .I2(\rd_data_lane_r[20]_i_2_n_0 ),
        .O(rd_data_lane_ns[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_lane_r[20]_i_2 
       (.I0(app_rd_data0[29]),
        .I1(app_rd_data0[20]),
        .I2(Q[1]),
        .I3(app_rd_data0[11]),
        .I4(Q[0]),
        .I5(app_rd_data0[2]),
        .O(\rd_data_lane_r[20]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rd_data_lane_r[21]_i_1 
       (.I0(\rd_data_lane_r[30]_i_1_n_0 ),
        .I1(rdlvl_work_lane_r),
        .I2(\rd_data_lane_r[21]_i_2_n_0 ),
        .O(rd_data_lane_ns[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_lane_r[21]_i_2 
       (.I0(app_rd_data0[30]),
        .I1(app_rd_data0[21]),
        .I2(Q[1]),
        .I3(app_rd_data0[12]),
        .I4(Q[0]),
        .I5(app_rd_data0[3]),
        .O(\rd_data_lane_r[21]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rd_data_lane_r[22]_i_1 
       (.I0(\rd_data_lane_r[31]_i_1_n_0 ),
        .I1(rdlvl_work_lane_r),
        .I2(\rd_data_lane_r[22]_i_2_n_0 ),
        .O(rd_data_lane_ns[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_lane_r[22]_i_2 
       (.I0(app_rd_data0[31]),
        .I1(app_rd_data0[22]),
        .I2(Q[1]),
        .I3(app_rd_data0[13]),
        .I4(Q[0]),
        .I5(app_rd_data0[4]),
        .O(\rd_data_lane_r[22]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rd_data_lane_r[23]_i_1 
       (.I0(\rd_data_lane_r[32]_i_1_n_0 ),
        .I1(rdlvl_work_lane_r),
        .I2(\rd_data_lane_r[23]_i_2_n_0 ),
        .O(rd_data_lane_ns[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_lane_r[23]_i_2 
       (.I0(app_rd_data0[32]),
        .I1(app_rd_data0[23]),
        .I2(Q[1]),
        .I3(app_rd_data0[14]),
        .I4(Q[0]),
        .I5(app_rd_data0[5]),
        .O(\rd_data_lane_r[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rd_data_lane_r[24]_i_1 
       (.I0(\rd_data_lane_r[33]_i_1_n_0 ),
        .I1(rdlvl_work_lane_r),
        .I2(\rd_data_lane_r[24]_i_2_n_0 ),
        .O(rd_data_lane_ns[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_lane_r[24]_i_2 
       (.I0(app_rd_data0[33]),
        .I1(app_rd_data0[24]),
        .I2(Q[1]),
        .I3(app_rd_data0[15]),
        .I4(Q[0]),
        .I5(app_rd_data0[6]),
        .O(\rd_data_lane_r[24]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rd_data_lane_r[25]_i_1 
       (.I0(\rd_data_lane_r[34]_i_1_n_0 ),
        .I1(rdlvl_work_lane_r),
        .I2(\rd_data_lane_r[25]_i_2_n_0 ),
        .O(rd_data_lane_ns[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_lane_r[25]_i_2 
       (.I0(app_rd_data0[34]),
        .I1(app_rd_data0[25]),
        .I2(Q[1]),
        .I3(app_rd_data0[16]),
        .I4(Q[0]),
        .I5(app_rd_data0[7]),
        .O(\rd_data_lane_r[25]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rd_data_lane_r[26]_i_1 
       (.I0(\rd_data_lane_r[35]_i_1_n_0 ),
        .I1(rdlvl_work_lane_r),
        .I2(\rd_data_lane_r[26]_i_2_n_0 ),
        .O(rd_data_lane_ns[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_lane_r[26]_i_2 
       (.I0(app_rd_data0[35]),
        .I1(app_rd_data0[26]),
        .I2(Q[1]),
        .I3(app_rd_data0[17]),
        .I4(Q[0]),
        .I5(app_rd_data0[8]),
        .O(\rd_data_lane_r[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_lane_r[27]_i_1 
       (.I0(app_rd_data0[63]),
        .I1(app_rd_data0[54]),
        .I2(Q[1]),
        .I3(app_rd_data0[45]),
        .I4(Q[0]),
        .I5(app_rd_data0[36]),
        .O(\rd_data_lane_r[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_lane_r[28]_i_1 
       (.I0(app_rd_data0[64]),
        .I1(app_rd_data0[55]),
        .I2(Q[1]),
        .I3(app_rd_data0[46]),
        .I4(Q[0]),
        .I5(app_rd_data0[37]),
        .O(\rd_data_lane_r[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_lane_r[29]_i_1 
       (.I0(app_rd_data0[65]),
        .I1(app_rd_data0[56]),
        .I2(Q[1]),
        .I3(app_rd_data0[47]),
        .I4(Q[0]),
        .I5(app_rd_data0[38]),
        .O(\rd_data_lane_r[29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rd_data_lane_r[2]_i_1 
       (.I0(\rd_data_lane_r[11]_i_2_n_0 ),
        .I1(rdlvl_work_lane_r),
        .I2(\rd_data_lane_r[2]_i_2_n_0 ),
        .O(rd_data_lane_ns[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_lane_r[2]_i_2 
       (.I0(app_rd_data0[101]),
        .I1(app_rd_data0[92]),
        .I2(Q[1]),
        .I3(app_rd_data0[83]),
        .I4(Q[0]),
        .I5(app_rd_data0[74]),
        .O(\rd_data_lane_r[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_lane_r[30]_i_1 
       (.I0(app_rd_data0[66]),
        .I1(app_rd_data0[57]),
        .I2(Q[1]),
        .I3(app_rd_data0[48]),
        .I4(Q[0]),
        .I5(app_rd_data0[39]),
        .O(\rd_data_lane_r[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_lane_r[31]_i_1 
       (.I0(app_rd_data0[67]),
        .I1(app_rd_data0[58]),
        .I2(Q[1]),
        .I3(app_rd_data0[49]),
        .I4(Q[0]),
        .I5(app_rd_data0[40]),
        .O(\rd_data_lane_r[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_lane_r[32]_i_1 
       (.I0(app_rd_data0[68]),
        .I1(app_rd_data0[59]),
        .I2(Q[1]),
        .I3(app_rd_data0[50]),
        .I4(Q[0]),
        .I5(app_rd_data0[41]),
        .O(\rd_data_lane_r[32]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_lane_r[33]_i_1 
       (.I0(app_rd_data0[69]),
        .I1(app_rd_data0[60]),
        .I2(Q[1]),
        .I3(app_rd_data0[51]),
        .I4(Q[0]),
        .I5(app_rd_data0[42]),
        .O(\rd_data_lane_r[33]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_lane_r[34]_i_1 
       (.I0(app_rd_data0[70]),
        .I1(app_rd_data0[61]),
        .I2(Q[1]),
        .I3(app_rd_data0[52]),
        .I4(Q[0]),
        .I5(app_rd_data0[43]),
        .O(\rd_data_lane_r[34]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_lane_r[35]_i_1 
       (.I0(app_rd_data0[71]),
        .I1(app_rd_data0[62]),
        .I2(Q[1]),
        .I3(app_rd_data0[53]),
        .I4(Q[0]),
        .I5(app_rd_data0[44]),
        .O(\rd_data_lane_r[35]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rd_data_lane_r[3]_i_1 
       (.I0(\rd_data_lane_r[12]_i_2_n_0 ),
        .I1(rdlvl_work_lane_r),
        .I2(\rd_data_lane_r[3]_i_2_n_0 ),
        .O(rd_data_lane_ns[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_lane_r[3]_i_2 
       (.I0(app_rd_data0[102]),
        .I1(app_rd_data0[93]),
        .I2(Q[1]),
        .I3(app_rd_data0[84]),
        .I4(Q[0]),
        .I5(app_rd_data0[75]),
        .O(\rd_data_lane_r[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rd_data_lane_r[4]_i_1 
       (.I0(\rd_data_lane_r[13]_i_2_n_0 ),
        .I1(rdlvl_work_lane_r),
        .I2(\rd_data_lane_r[4]_i_2_n_0 ),
        .O(rd_data_lane_ns[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_lane_r[4]_i_2 
       (.I0(app_rd_data0[103]),
        .I1(app_rd_data0[94]),
        .I2(Q[1]),
        .I3(app_rd_data0[85]),
        .I4(Q[0]),
        .I5(app_rd_data0[76]),
        .O(\rd_data_lane_r[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rd_data_lane_r[5]_i_1 
       (.I0(\rd_data_lane_r[14]_i_2_n_0 ),
        .I1(rdlvl_work_lane_r),
        .I2(\rd_data_lane_r[5]_i_2_n_0 ),
        .O(rd_data_lane_ns[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_lane_r[5]_i_2 
       (.I0(app_rd_data0[104]),
        .I1(app_rd_data0[95]),
        .I2(Q[1]),
        .I3(app_rd_data0[86]),
        .I4(Q[0]),
        .I5(app_rd_data0[77]),
        .O(\rd_data_lane_r[5]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rd_data_lane_r[6]_i_1 
       (.I0(\rd_data_lane_r[15]_i_2_n_0 ),
        .I1(rdlvl_work_lane_r),
        .I2(\rd_data_lane_r[6]_i_2_n_0 ),
        .O(rd_data_lane_ns[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_lane_r[6]_i_2 
       (.I0(app_rd_data0[105]),
        .I1(app_rd_data0[96]),
        .I2(Q[1]),
        .I3(app_rd_data0[87]),
        .I4(Q[0]),
        .I5(app_rd_data0[78]),
        .O(\rd_data_lane_r[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rd_data_lane_r[7]_i_1 
       (.I0(\rd_data_lane_r[16]_i_2_n_0 ),
        .I1(rdlvl_work_lane_r),
        .I2(\rd_data_lane_r[7]_i_2_n_0 ),
        .O(rd_data_lane_ns[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_lane_r[7]_i_2 
       (.I0(app_rd_data0[106]),
        .I1(app_rd_data0[97]),
        .I2(Q[1]),
        .I3(app_rd_data0[88]),
        .I4(Q[0]),
        .I5(app_rd_data0[79]),
        .O(\rd_data_lane_r[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rd_data_lane_r[8]_i_1 
       (.I0(\rd_data_lane_r[17]_i_2_n_0 ),
        .I1(rdlvl_work_lane_r),
        .I2(\rd_data_lane_r[8]_i_2_n_0 ),
        .O(rd_data_lane_ns[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_lane_r[8]_i_2 
       (.I0(app_rd_data0[107]),
        .I1(app_rd_data0[98]),
        .I2(Q[1]),
        .I3(app_rd_data0[89]),
        .I4(Q[0]),
        .I5(app_rd_data0[80]),
        .O(\rd_data_lane_r[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rd_data_lane_r[9]_i_1 
       (.I0(\rd_data_lane_r[18]_i_2_n_0 ),
        .I1(rdlvl_work_lane_r),
        .I2(\rd_data_lane_r[9]_i_2_n_0 ),
        .O(rd_data_lane_ns[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_lane_r[9]_i_2 
       (.I0(DOA[0]),
        .I1(app_rd_data0[126]),
        .I2(Q[1]),
        .I3(app_rd_data0[117]),
        .I4(Q[0]),
        .I5(app_rd_data0[108]),
        .O(\rd_data_lane_r[9]_i_2_n_0 ));
  FDRE \rd_data_lane_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data_lane_ns[0]),
        .Q(\iserdes_comp_r_reg[2]_0 [0]),
        .R(1'b0));
  FDRE \rd_data_lane_r_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data_lane_ns[10]),
        .Q(\iserdes_comp_r_reg[2]_0 [10]),
        .R(1'b0));
  FDRE \rd_data_lane_r_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data_lane_ns[11]),
        .Q(\iserdes_comp_r_reg[2]_0 [11]),
        .R(1'b0));
  FDRE \rd_data_lane_r_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data_lane_ns[12]),
        .Q(\iserdes_comp_r_reg[2]_0 [12]),
        .R(1'b0));
  FDRE \rd_data_lane_r_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data_lane_ns[13]),
        .Q(\iserdes_comp_r_reg[2]_0 [13]),
        .R(1'b0));
  FDRE \rd_data_lane_r_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data_lane_ns[14]),
        .Q(\iserdes_comp_r_reg[2]_0 [14]),
        .R(1'b0));
  FDRE \rd_data_lane_r_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data_lane_ns[15]),
        .Q(\iserdes_comp_r_reg[2]_0 [15]),
        .R(1'b0));
  FDRE \rd_data_lane_r_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data_lane_ns[16]),
        .Q(\iserdes_comp_r_reg[2]_0 [16]),
        .R(1'b0));
  FDRE \rd_data_lane_r_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data_lane_ns[17]),
        .Q(\iserdes_comp_r_reg[2]_0 [17]),
        .R(1'b0));
  FDRE \rd_data_lane_r_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data_lane_ns[18]),
        .Q(\iserdes_comp_r_reg[2]_0 [18]),
        .R(1'b0));
  FDRE \rd_data_lane_r_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data_lane_ns[19]),
        .Q(\iserdes_comp_r_reg[2]_0 [19]),
        .R(1'b0));
  FDRE \rd_data_lane_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data_lane_ns[1]),
        .Q(\iserdes_comp_r_reg[2]_0 [1]),
        .R(1'b0));
  FDRE \rd_data_lane_r_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data_lane_ns[20]),
        .Q(\iserdes_comp_r_reg[2]_0 [20]),
        .R(1'b0));
  FDRE \rd_data_lane_r_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data_lane_ns[21]),
        .Q(\iserdes_comp_r_reg[2]_0 [21]),
        .R(1'b0));
  FDRE \rd_data_lane_r_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data_lane_ns[22]),
        .Q(\iserdes_comp_r_reg[2]_0 [22]),
        .R(1'b0));
  FDRE \rd_data_lane_r_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data_lane_ns[23]),
        .Q(\iserdes_comp_r_reg[2]_0 [23]),
        .R(1'b0));
  FDRE \rd_data_lane_r_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data_lane_ns[24]),
        .Q(\iserdes_comp_r_reg[2]_0 [24]),
        .R(1'b0));
  FDRE \rd_data_lane_r_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data_lane_ns[25]),
        .Q(\iserdes_comp_r_reg[2]_0 [25]),
        .R(1'b0));
  FDRE \rd_data_lane_r_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data_lane_ns[26]),
        .Q(\iserdes_comp_r_reg[2]_0 [26]),
        .R(1'b0));
  FDRE \rd_data_lane_r_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_data_lane_r[27]_i_1_n_0 ),
        .Q(\iserdes_comp_r_reg[3]_0 ),
        .R(rdlvl_work_lane_r));
  FDRE \rd_data_lane_r_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_data_lane_r[28]_i_1_n_0 ),
        .Q(\iserdes_comp_r_reg[3]_1 ),
        .R(rdlvl_work_lane_r));
  FDRE \rd_data_lane_r_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_data_lane_r[29]_i_1_n_0 ),
        .Q(\iserdes_comp_r_reg[3]_2 ),
        .R(rdlvl_work_lane_r));
  FDRE \rd_data_lane_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data_lane_ns[2]),
        .Q(\iserdes_comp_r_reg[2]_0 [2]),
        .R(1'b0));
  FDRE \rd_data_lane_r_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_data_lane_r[30]_i_1_n_0 ),
        .Q(\iserdes_comp_r_reg[3]_5 ),
        .R(rdlvl_work_lane_r));
  FDRE \rd_data_lane_r_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_data_lane_r[31]_i_1_n_0 ),
        .Q(\iserdes_comp_r_reg[3]_6 ),
        .R(rdlvl_work_lane_r));
  FDRE \rd_data_lane_r_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_data_lane_r[32]_i_1_n_0 ),
        .Q(\iserdes_comp_r_reg[3]_3 ),
        .R(rdlvl_work_lane_r));
  FDRE \rd_data_lane_r_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_data_lane_r[33]_i_1_n_0 ),
        .Q(\iserdes_comp_r_reg[3]_4 ),
        .R(rdlvl_work_lane_r));
  FDRE \rd_data_lane_r_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_data_lane_r[34]_i_1_n_0 ),
        .Q(\iserdes_comp_r_reg[3]_8 ),
        .R(rdlvl_work_lane_r));
  FDRE \rd_data_lane_r_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_data_lane_r[35]_i_1_n_0 ),
        .Q(\iserdes_comp_r_reg[3]_7 ),
        .R(rdlvl_work_lane_r));
  FDRE \rd_data_lane_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data_lane_ns[3]),
        .Q(\iserdes_comp_r_reg[2]_0 [3]),
        .R(1'b0));
  FDRE \rd_data_lane_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data_lane_ns[4]),
        .Q(\iserdes_comp_r_reg[2]_0 [4]),
        .R(1'b0));
  FDRE \rd_data_lane_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data_lane_ns[5]),
        .Q(\iserdes_comp_r_reg[2]_0 [5]),
        .R(1'b0));
  FDRE \rd_data_lane_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data_lane_ns[6]),
        .Q(\iserdes_comp_r_reg[2]_0 [6]),
        .R(1'b0));
  FDRE \rd_data_lane_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data_lane_ns[7]),
        .Q(\iserdes_comp_r_reg[2]_0 [7]),
        .R(1'b0));
  FDRE \rd_data_lane_r_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data_lane_ns[8]),
        .Q(\iserdes_comp_r_reg[2]_0 [8]),
        .R(1'b0));
  FDRE \rd_data_lane_r_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data_lane_ns[9]),
        .Q(\iserdes_comp_r_reg[2]_0 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    rdlvl_pi_en_stg2_f_r_i_1
       (.I0(pi_wait_ns[0]),
        .I1(rdlvl_pi_en_stg2_f_r_reg_0),
        .I2(rdlvl_stg1_start_r_reg_0),
        .I3(pi_wait_ns[2]),
        .I4(pi_wait_ns[3]),
        .I5(pi_wait_ns[1]),
        .O(rdlvl_pi_en_stg2_f_ns));
  LUT5 #(
    .INIT(32'hFA40FF40)) 
    rdlvl_pi_en_stg2_f_r_i_10
       (.I0(out[1]),
        .I1(\pi_step_r[5]_i_4_n_0 ),
        .I2(out[2]),
        .I3(rdlvl_pi_en_stg2_f_r_i_11_n_0),
        .I4(rdlvl_pi_en_stg2_f_r_i_14_n_0),
        .O(rdlvl_pi_en_stg2_f_r_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'hFFFC0004)) 
    rdlvl_pi_en_stg2_f_r_i_11
       (.I0(rdlvl_pi_en_stg2_f_r_i_15_n_0),
        .I1(\pi_wait_r_reg_n_0_[0] ),
        .I2(\pi_wait_r_reg_n_0_[2] ),
        .I3(\pi_wait_r_reg_n_0_[1] ),
        .I4(\pi_wait_r_reg_n_0_[3] ),
        .O(rdlvl_pi_en_stg2_f_r_i_11_n_0));
  LUT5 #(
    .INIT(32'hBF0000BF)) 
    rdlvl_pi_en_stg2_f_r_i_12
       (.I0(out[1]),
        .I1(\pi_step_r[5]_i_3_n_0 ),
        .I2(out[2]),
        .I3(rdlvl_pi_en_stg2_f_r_i_7_n_0),
        .I4(\pi_wait_r_reg_n_0_[1] ),
        .O(rdlvl_pi_en_stg2_f_r_i_12_n_0));
  LUT6 #(
    .INIT(64'hBA0000BABF0000BF)) 
    rdlvl_pi_en_stg2_f_r_i_13
       (.I0(out[1]),
        .I1(\pi_step_r[5]_i_4_n_0 ),
        .I2(out[2]),
        .I3(rdlvl_pi_en_stg2_f_r_i_7_n_0),
        .I4(\pi_wait_r_reg_n_0_[1] ),
        .I5(rdlvl_pi_en_stg2_f_r_i_14_n_0),
        .O(rdlvl_pi_en_stg2_f_r_i_13_n_0));
  LUT4 #(
    .INIT(16'hAA8A)) 
    rdlvl_pi_en_stg2_f_r_i_14
       (.I0(sm_wait_idle),
        .I1(pi_counter_read_val_r[5]),
        .I2(rdlvl_pi_en_stg2_f_r_i_16_n_0),
        .I3(pi_counter_read_val_r[4]),
        .O(rdlvl_pi_en_stg2_f_r_i_14_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    rdlvl_pi_en_stg2_f_r_i_15
       (.I0(pi_step_cnt_r[3]),
        .I1(pi_step_cnt_r[0]),
        .I2(pi_step_cnt_r[1]),
        .I3(pi_step_cnt_r[2]),
        .I4(pi_step_cnt_r[4]),
        .I5(pi_step_cnt_r[5]),
        .O(rdlvl_pi_en_stg2_f_r_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    rdlvl_pi_en_stg2_f_r_i_16
       (.I0(pi_counter_read_val_r[3]),
        .I1(pi_counter_read_val_r[0]),
        .I2(pi_counter_read_val_r[1]),
        .I3(pi_counter_read_val_r[2]),
        .O(rdlvl_pi_en_stg2_f_r_i_16_n_0));
  LUT6 #(
    .INIT(64'h88888888B8BBBBBB)) 
    rdlvl_pi_en_stg2_f_r_i_2
       (.I0(rdlvl_pi_en_stg2_f_r_i_6_n_0),
        .I1(out[0]),
        .I2(out[1]),
        .I3(\pi_step_r[5]_i_3_n_0 ),
        .I4(out[2]),
        .I5(rdlvl_pi_en_stg2_f_r_i_7_n_0),
        .O(pi_wait_ns[0]));
  LUT6 #(
    .INIT(64'hF8FBFBFB08080808)) 
    rdlvl_pi_en_stg2_f_r_i_3
       (.I0(rdlvl_pi_en_stg2_f_r_i_8_n_0),
        .I1(out[0]),
        .I2(out[1]),
        .I3(\pi_step_r[5]_i_3_n_0 ),
        .I4(out[2]),
        .I5(rdlvl_pi_en_stg2_f_r_i_9_n_0),
        .O(pi_wait_ns[2]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    rdlvl_pi_en_stg2_f_r_i_4
       (.I0(rdlvl_pi_en_stg2_f_r_i_10_n_0),
        .I1(out[0]),
        .I2(out[1]),
        .I3(\pi_step_r[5]_i_3_n_0 ),
        .I4(out[2]),
        .I5(rdlvl_pi_en_stg2_f_r_i_11_n_0),
        .O(pi_wait_ns[3]));
  LUT5 #(
    .INIT(32'h0500BFBF)) 
    rdlvl_pi_en_stg2_f_r_i_6
       (.I0(out[1]),
        .I1(\pi_step_r[5]_i_4_n_0 ),
        .I2(out[2]),
        .I3(rdlvl_pi_en_stg2_f_r_i_14_n_0),
        .I4(rdlvl_pi_en_stg2_f_r_i_7_n_0),
        .O(rdlvl_pi_en_stg2_f_r_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'hAAAB)) 
    rdlvl_pi_en_stg2_f_r_i_7
       (.I0(\pi_wait_r_reg_n_0_[0] ),
        .I1(\pi_wait_r_reg_n_0_[2] ),
        .I2(\pi_wait_r_reg_n_0_[1] ),
        .I3(\pi_wait_r_reg_n_0_[3] ),
        .O(rdlvl_pi_en_stg2_f_r_i_7_n_0));
  LUT6 #(
    .INIT(64'h4440000477700007)) 
    rdlvl_pi_en_stg2_f_r_i_8
       (.I0(\pi_step_r[5]_i_4_n_0 ),
        .I1(out[2]),
        .I2(\pi_wait_r_reg_n_0_[1] ),
        .I3(rdlvl_pi_en_stg2_f_r_i_7_n_0),
        .I4(\pi_wait_r_reg_n_0_[2] ),
        .I5(rdlvl_pi_en_stg2_f_r_i_14_n_0),
        .O(rdlvl_pi_en_stg2_f_r_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'hC9C8)) 
    rdlvl_pi_en_stg2_f_r_i_9
       (.I0(\pi_wait_r_reg_n_0_[0] ),
        .I1(\pi_wait_r_reg_n_0_[2] ),
        .I2(\pi_wait_r_reg_n_0_[1] ),
        .I3(\pi_wait_r_reg_n_0_[3] ),
        .O(rdlvl_pi_en_stg2_f_r_i_9_n_0));
  FDRE rdlvl_pi_en_stg2_f_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rdlvl_pi_en_stg2_f_ns),
        .Q(pi_fine_enable),
        .R(1'b0));
  MUXF7 rdlvl_pi_en_stg2_f_r_reg_i_5
       (.I0(rdlvl_pi_en_stg2_f_r_i_12_n_0),
        .I1(rdlvl_pi_en_stg2_f_r_i_13_n_0),
        .O(pi_wait_ns[1]),
        .S(out[0]));
  LUT6 #(
    .INIT(64'h0030BB3300308800)) 
    rdlvl_pi_stg2_f_incdec_r_i_2
       (.I0(\pi_step_r[5]_i_4_n_0 ),
        .I1(out[0]),
        .I2(rdlvl_pi_stg2_f_incdec_ns0),
        .I3(out[2]),
        .I4(out[1]),
        .I5(rdlvl_pi_stg2_f_incdec_r_i_3_n_0),
        .O(rdlvl_pi_stg2_f_incdec_r_reg_0));
  LUT6 #(
    .INIT(64'hB8B8B888B8B8B8B8)) 
    rdlvl_pi_stg2_f_incdec_r_i_3
       (.I0(\pi_step_r[5]_i_6_n_0 ),
        .I1(out[2]),
        .I2(stg2_2_zero_r),
        .I3(next_lane_r[0]),
        .I4(next_lane_r[1]),
        .I5(next_lane_r[2]),
        .O(rdlvl_pi_stg2_f_incdec_r_i_3_n_0));
  FDRE rdlvl_pi_stg2_f_incdec_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_sequential_sm_r_reg[1]_0 ),
        .Q(pi_fine_inc),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h20000000)) 
    rdlvl_stg1_done_r_i_1
       (.I0(out[1]),
        .I1(rst_stg1_r_reg),
        .I2(sm_wait_idle),
        .I3(out[2]),
        .I4(out[0]),
        .O(rdlvl_stg1_done_ns));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    rdlvl_stg1_done_r_i_2
       (.I0(sm_wait_r[1]),
        .I1(sm_wait_r[0]),
        .I2(sm_wait_r[2]),
        .I3(sm_wait_r[4]),
        .I4(sm_wait_r[3]),
        .O(sm_wait_idle));
  FDRE rdlvl_stg1_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rdlvl_stg1_done_ns),
        .Q(\dlyval_dq_r_reg[85]_0 ),
        .R(\FSM_sequential_sm_r[2]_i_1_n_0 ));
  FDRE rdlvl_stg1_start_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rdlvl_stg1_start_r_reg_0),
        .Q(rdlvl_pi_en_stg2_f_r_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rdlvl_work_lane_r[0]_i_1 
       (.I0(out[0]),
        .I1(\rdlvl_work_lane_r[0]_i_2_n_0 ),
        .I2(rdlvl_stg1_start_r_reg_0),
        .I3(rdlvl_pi_en_stg2_f_r_reg_0),
        .I4(Q[0]),
        .O(\rdlvl_work_lane_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEEFE11110000)) 
    \rdlvl_work_lane_r[0]_i_2 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(next_lane_r[2]),
        .I3(next_lane_r[1]),
        .I4(next_lane_r[0]),
        .I5(Q[0]),
        .O(\rdlvl_work_lane_r[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rdlvl_work_lane_r[1]_i_1 
       (.I0(out[0]),
        .I1(\rdlvl_work_lane_r[1]_i_2_n_0 ),
        .I2(rdlvl_stg1_start_r_reg_0),
        .I3(rdlvl_pi_en_stg2_f_r_reg_0),
        .I4(Q[1]),
        .O(\rdlvl_work_lane_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF1F1E0E0F1F1F0E0)) 
    \rdlvl_work_lane_r[1]_i_2 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(Q[1]),
        .I3(next_lane_r[2]),
        .I4(next_lane_r[1]),
        .I5(next_lane_r[0]),
        .O(\rdlvl_work_lane_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE0000FFFE0100)) 
    \rdlvl_work_lane_r[2]_i_2 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(out[2]),
        .I3(next_lane_r[2]),
        .I4(rdlvl_work_lane_r),
        .I5(\rdlvl_work_lane_r[2]_i_3_n_0 ),
        .O(\rdlvl_work_lane_r[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rdlvl_work_lane_r[2]_i_3 
       (.I0(next_lane_r[0]),
        .I1(next_lane_r[1]),
        .O(\rdlvl_work_lane_r[2]_i_3_n_0 ));
  FDRE \rdlvl_work_lane_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rdlvl_work_lane_r[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \rdlvl_work_lane_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rdlvl_work_lane_r[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \rdlvl_work_lane_r_reg[2] 
       (.C(CLK),
        .CE(rdlvl_stg1_start_r_reg_1),
        .D(\rdlvl_work_lane_r[2]_i_2_n_0 ),
        .Q(rdlvl_work_lane_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEFF1000FEFF1011)) 
    \right_r[0]_i_1 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(\right_r[0]_i_2_n_0 ),
        .I3(out[2]),
        .I4(\right_r_reg_n_0_[0] ),
        .I5(\cmplx_loop_cnt_r[11]_i_4_n_0 ),
        .O(right_ns[0]));
  LUT5 #(
    .INIT(32'hFF7F0040)) 
    \right_r[0]_i_2 
       (.I0(pi_counter_read_val_r[0]),
        .I1(\seq_sm_r_reg_n_0_[0] ),
        .I2(\seq_sm_r_reg_n_0_[1] ),
        .I3(samp_result_r),
        .I4(\right_r_reg_n_0_[0] ),
        .O(\right_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFF1000FEFF1011)) 
    \right_r[1]_i_1 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(\right_r[1]_i_2_n_0 ),
        .I3(out[2]),
        .I4(\right_r_reg_n_0_[1] ),
        .I5(\cmplx_loop_cnt_r[11]_i_4_n_0 ),
        .O(right_ns[1]));
  LUT6 #(
    .INIT(64'hFFFF9FFF00009000)) 
    \right_r[1]_i_2 
       (.I0(pi_counter_read_val_r[0]),
        .I1(pi_counter_read_val_r[1]),
        .I2(\seq_sm_r_reg_n_0_[0] ),
        .I3(\seq_sm_r_reg_n_0_[1] ),
        .I4(samp_result_r),
        .I5(\right_r_reg_n_0_[1] ),
        .O(\right_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFF1000FEFF1011)) 
    \right_r[2]_i_1 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(\right_r[2]_i_2_n_0 ),
        .I3(out[2]),
        .I4(\right_r_reg_n_0_[2] ),
        .I5(\cmplx_loop_cnt_r[11]_i_4_n_0 ),
        .O(right_ns[2]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'hE1FFE100)) 
    \right_r[2]_i_2 
       (.I0(pi_counter_read_val_r[0]),
        .I1(pi_counter_read_val_r[1]),
        .I2(pi_counter_read_val_r[2]),
        .I3(\right_r[3]_i_3_n_0 ),
        .I4(\right_r_reg_n_0_[2] ),
        .O(\right_r[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFF1000FEFF1011)) 
    \right_r[3]_i_1 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(\right_r[3]_i_2_n_0 ),
        .I3(out[2]),
        .I4(\right_r_reg_n_0_[3] ),
        .I5(\cmplx_loop_cnt_r[11]_i_4_n_0 ),
        .O(right_ns[3]));
  LUT6 #(
    .INIT(64'hFE01FFFFFE010000)) 
    \right_r[3]_i_2 
       (.I0(pi_counter_read_val_r[2]),
        .I1(pi_counter_read_val_r[1]),
        .I2(pi_counter_read_val_r[0]),
        .I3(pi_counter_read_val_r[3]),
        .I4(\right_r[3]_i_3_n_0 ),
        .I5(\right_r_reg_n_0_[3] ),
        .O(\right_r[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \right_r[3]_i_3 
       (.I0(\seq_sm_r_reg_n_0_[0] ),
        .I1(\seq_sm_r_reg_n_0_[1] ),
        .I2(samp_result_r),
        .O(\right_r[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFF1000FEFF1011)) 
    \right_r[4]_i_1 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(\right_r[4]_i_2_n_0 ),
        .I3(out[2]),
        .I4(\right_r_reg_n_0_[4] ),
        .I5(\cmplx_loop_cnt_r[11]_i_4_n_0 ),
        .O(right_ns[4]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \right_r[4]_i_2 
       (.I0(\pi_step_r[4]_i_3_n_0 ),
        .I1(\seq_sm_r_reg_n_0_[0] ),
        .I2(\seq_sm_r_reg_n_0_[1] ),
        .I3(samp_result_r),
        .I4(\right_r_reg_n_0_[4] ),
        .O(\right_r[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFF1000FEFF1011)) 
    \right_r[5]_i_1 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(\right_r[5]_i_2_n_0 ),
        .I3(out[2]),
        .I4(\right_r_reg_n_0_[5] ),
        .I5(\cmplx_loop_cnt_r[11]_i_4_n_0 ),
        .O(right_ns[5]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \right_r[5]_i_2 
       (.I0(\pi_step_r[5]_i_7_n_0 ),
        .I1(\seq_sm_r_reg_n_0_[0] ),
        .I2(\seq_sm_r_reg_n_0_[1] ),
        .I3(samp_result_r),
        .I4(\right_r_reg_n_0_[5] ),
        .O(\right_r[5]_i_2_n_0 ));
  FDRE \right_r_reg[0] 
       (.C(CLK),
        .CE(rdlvl_stg1_start_r_reg_1),
        .D(right_ns[0]),
        .Q(\right_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \right_r_reg[1] 
       (.C(CLK),
        .CE(rdlvl_stg1_start_r_reg_1),
        .D(right_ns[1]),
        .Q(\right_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \right_r_reg[2] 
       (.C(CLK),
        .CE(rdlvl_stg1_start_r_reg_1),
        .D(right_ns[2]),
        .Q(\right_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \right_r_reg[3] 
       (.C(CLK),
        .CE(rdlvl_stg1_start_r_reg_1),
        .D(right_ns[3]),
        .Q(\right_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \right_r_reg[4] 
       (.C(CLK),
        .CE(rdlvl_stg1_start_r_reg_1),
        .D(right_ns[4]),
        .Q(\right_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \right_r_reg[5] 
       (.C(CLK),
        .CE(rdlvl_stg1_start_r_reg_1),
        .D(right_ns[5]),
        .Q(\right_r_reg_n_0_[5] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \samp_cnt_r[0]_i_1 
       (.I0(samp_cnt_ns[0]),
        .I1(rdlvl_stg1_start_r_reg_0),
        .I2(rdlvl_pi_en_stg2_f_r_reg_0),
        .I3(\samp_cnt_r_reg_n_0_[0] ),
        .O(\samp_cnt_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFA00FA00BF40BA40)) 
    \samp_cnt_r[0]_i_2 
       (.I0(out[0]),
        .I1(\samps_match_r[5]_i_4_n_0 ),
        .I2(out[1]),
        .I3(\samp_cnt_r_reg_n_0_[0] ),
        .I4(\cmplx_loop_cnt_r[11]_i_4_n_0 ),
        .I5(out[2]),
        .O(samp_cnt_ns[0]));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \samp_cnt_r[1]_i_1 
       (.I0(out[0]),
        .I1(\samp_cnt_r[1]_i_2_n_0 ),
        .I2(rdlvl_stg1_start_r_reg_0),
        .I3(rdlvl_pi_en_stg2_f_r_reg_0),
        .I4(\samp_cnt_r_reg_n_0_[1] ),
        .O(\samp_cnt_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F000007F708080)) 
    \samp_cnt_r[1]_i_2 
       (.I0(\samp_cnt_r_reg_n_0_[0] ),
        .I1(\samps_match_r[5]_i_4_n_0 ),
        .I2(out[1]),
        .I3(\cmplx_loop_cnt_r[11]_i_4_n_0 ),
        .I4(\samp_cnt_r_reg_n_0_[1] ),
        .I5(out[2]),
        .O(\samp_cnt_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    \samp_cnt_r[2]_i_1 
       (.I0(out[0]),
        .I1(\samp_cnt_r[2]_i_2_n_0 ),
        .I2(out[1]),
        .I3(\samp_cnt_r[2]_i_3_n_0 ),
        .I4(rdlvl_stg1_start_r_reg_1),
        .I5(\samp_cnt_r_reg_n_0_[2] ),
        .O(\samp_cnt_r[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h9CCCCCCC)) 
    \samp_cnt_r[2]_i_2 
       (.I0(out[2]),
        .I1(\samp_cnt_r_reg_n_0_[2] ),
        .I2(\samps_match_r[5]_i_4_n_0 ),
        .I3(\samp_cnt_r_reg_n_0_[0] ),
        .I4(\samp_cnt_r_reg_n_0_[1] ),
        .O(\samp_cnt_r[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000200)) 
    \samp_cnt_r[2]_i_3 
       (.I0(next_lane_r[2]),
        .I1(next_lane_r[1]),
        .I2(next_lane_r[0]),
        .I3(\samp_cnt_r_reg_n_0_[2] ),
        .I4(out[2]),
        .O(\samp_cnt_r[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    \samp_cnt_r[3]_i_1 
       (.I0(out[0]),
        .I1(\samp_cnt_r[3]_i_2_n_0 ),
        .I2(out[1]),
        .I3(\samp_cnt_r[3]_i_3_n_0 ),
        .I4(rdlvl_stg1_start_r_reg_1),
        .I5(\samp_cnt_r_reg_n_0_[3] ),
        .O(\samp_cnt_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9CCCCCCCCCCCCCCC)) 
    \samp_cnt_r[3]_i_2 
       (.I0(out[2]),
        .I1(\samp_cnt_r_reg_n_0_[3] ),
        .I2(\samps_match_r[5]_i_4_n_0 ),
        .I3(\samp_cnt_r_reg_n_0_[2] ),
        .I4(\samp_cnt_r_reg_n_0_[1] ),
        .I5(\samp_cnt_r_reg_n_0_[0] ),
        .O(\samp_cnt_r[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \samp_cnt_r[3]_i_3 
       (.I0(\samp_cnt_r_reg_n_0_[3] ),
        .I1(next_lane_r[2]),
        .I2(next_lane_r[1]),
        .I3(next_lane_r[0]),
        .I4(out[2]),
        .O(\samp_cnt_r[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \samp_cnt_r[4]_i_1 
       (.I0(\samp_cnt_r_reg_n_0_[4] ),
        .I1(rdlvl_pi_en_stg2_f_r_reg_0),
        .I2(rdlvl_stg1_start_r_reg_0),
        .I3(samp_cnt_ns[4]),
        .O(\samp_cnt_r[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFAFA0000BFBA4040)) 
    \samp_cnt_r[4]_i_2 
       (.I0(out[0]),
        .I1(\samp_cnt_r[4]_i_3_n_0 ),
        .I2(out[1]),
        .I3(\cmplx_loop_cnt_r[11]_i_4_n_0 ),
        .I4(\samp_cnt_r_reg_n_0_[4] ),
        .I5(out[2]),
        .O(samp_cnt_ns[4]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \samp_cnt_r[4]_i_3 
       (.I0(\samp_cnt_r_reg_n_0_[3] ),
        .I1(\samps_match_r[5]_i_4_n_0 ),
        .I2(\samp_cnt_r_reg_n_0_[2] ),
        .I3(\samp_cnt_r_reg_n_0_[1] ),
        .I4(\samp_cnt_r_reg_n_0_[0] ),
        .O(\samp_cnt_r[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    \samp_cnt_r[5]_i_1 
       (.I0(out[0]),
        .I1(\samp_cnt_r[5]_i_2_n_0 ),
        .I2(out[1]),
        .I3(\samp_cnt_r[5]_i_3_n_0 ),
        .I4(rdlvl_stg1_start_r_reg_1),
        .I5(\samp_cnt_r_reg_n_0_[5] ),
        .O(\samp_cnt_r[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC9CCCCCCCCCCC)) 
    \samp_cnt_r[5]_i_2 
       (.I0(out[2]),
        .I1(\samp_cnt_r_reg_n_0_[5] ),
        .I2(\samp_cnt_r_reg_n_0_[3] ),
        .I3(\samps_match_r[5]_i_4_n_0 ),
        .I4(\samp_cnt_r[5]_i_4_n_0 ),
        .I5(\samp_cnt_r_reg_n_0_[4] ),
        .O(\samp_cnt_r[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000200)) 
    \samp_cnt_r[5]_i_3 
       (.I0(next_lane_r[2]),
        .I1(next_lane_r[1]),
        .I2(next_lane_r[0]),
        .I3(\samp_cnt_r_reg_n_0_[5] ),
        .I4(out[2]),
        .O(\samp_cnt_r[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \samp_cnt_r[5]_i_4 
       (.I0(\samp_cnt_r_reg_n_0_[2] ),
        .I1(\samp_cnt_r_reg_n_0_[1] ),
        .I2(\samp_cnt_r_reg_n_0_[0] ),
        .O(\samp_cnt_r[5]_i_4_n_0 ));
  FDRE \samp_cnt_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\samp_cnt_r[0]_i_1_n_0 ),
        .Q(\samp_cnt_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \samp_cnt_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\samp_cnt_r[1]_i_1_n_0 ),
        .Q(\samp_cnt_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \samp_cnt_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\samp_cnt_r[2]_i_1_n_0 ),
        .Q(\samp_cnt_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \samp_cnt_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\samp_cnt_r[3]_i_1_n_0 ),
        .Q(\samp_cnt_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \samp_cnt_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\samp_cnt_r[4]_i_1_n_0 ),
        .Q(\samp_cnt_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \samp_cnt_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\samp_cnt_r[5]_i_1_n_0 ),
        .Q(\samp_cnt_r_reg_n_0_[5] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA888)) 
    samp_result_r_i_1
       (.I0(samp_result_r_i_2_n_0),
        .I1(samp_result_r_reg_0),
        .I2(\samps_match_r_reg_n_0_[4] ),
        .I3(\samps_match_r_reg_n_0_[5] ),
        .O(samp_result_ns));
  LUT6 #(
    .INIT(64'hEAEAEAEAEAEAEAAA)) 
    samp_result_r_i_2
       (.I0(\samps_match_r_reg_n_0_[5] ),
        .I1(\samps_match_r_reg_n_0_[4] ),
        .I2(\samps_match_r_reg_n_0_[3] ),
        .I3(\samps_match_r_reg_n_0_[2] ),
        .I4(\samps_match_r_reg_n_0_[0] ),
        .I5(\samps_match_r_reg_n_0_[1] ),
        .O(samp_result_r_i_2_n_0));
  FDRE samp_result_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(samp_result_ns),
        .Q(samp_result_r),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \samps_match_r[0]_i_1 
       (.I0(\samps_match_r[4]_i_2_n_0 ),
        .I1(\samps_match_r_reg_n_0_[0] ),
        .O(\samps_match_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \samps_match_r[1]_i_1 
       (.I0(\samps_match_r_reg_n_0_[1] ),
        .I1(\samps_match_r[4]_i_2_n_0 ),
        .I2(\samps_match_r_reg_n_0_[0] ),
        .O(\samps_match_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \samps_match_r[2]_i_1 
       (.I0(\samps_match_r_reg_n_0_[2] ),
        .I1(\samps_match_r_reg_n_0_[0] ),
        .I2(\samps_match_r[4]_i_2_n_0 ),
        .I3(\samps_match_r_reg_n_0_[1] ),
        .O(\samps_match_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \samps_match_r[3]_i_1 
       (.I0(\samps_match_r_reg_n_0_[3] ),
        .I1(\samps_match_r_reg_n_0_[1] ),
        .I2(\samps_match_r[4]_i_2_n_0 ),
        .I3(\samps_match_r_reg_n_0_[0] ),
        .I4(\samps_match_r_reg_n_0_[2] ),
        .O(\samps_match_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \samps_match_r[4]_i_1 
       (.I0(\samps_match_r_reg_n_0_[4] ),
        .I1(\samps_match_r_reg_n_0_[2] ),
        .I2(\samps_match_r_reg_n_0_[0] ),
        .I3(\samps_match_r[4]_i_2_n_0 ),
        .I4(\samps_match_r_reg_n_0_[1] ),
        .I5(\samps_match_r_reg_n_0_[3] ),
        .O(\samps_match_r[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF7FFF7FFF)) 
    \samps_match_r[4]_i_2 
       (.I0(\iserdes_comp_r_reg_n_0_[0] ),
        .I1(\iserdes_comp_r_reg_n_0_[3] ),
        .I2(\iserdes_comp_r_reg_n_0_[1] ),
        .I3(\iserdes_comp_r_reg_n_0_[2] ),
        .I4(cmplx_accum_r),
        .I5(cmplx_rdcal_start),
        .O(\samps_match_r[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h10110000)) 
    \samps_match_r[5]_i_1 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(out[2]),
        .I3(\cmplx_loop_cnt_r[11]_i_4_n_0 ),
        .I4(rdlvl_stg1_start_r_reg_1),
        .O(\samps_match_r[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0540054500000000)) 
    \samps_match_r[5]_i_2 
       (.I0(out[0]),
        .I1(\samps_match_r[5]_i_4_n_0 ),
        .I2(out[1]),
        .I3(out[2]),
        .I4(\cmplx_loop_cnt_r[11]_i_4_n_0 ),
        .I5(rdlvl_stg1_start_r_reg_1),
        .O(\samps_match_r[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \samps_match_r[5]_i_3 
       (.I0(\samps_match_r_reg_n_0_[5] ),
        .I1(\samps_match_r_reg_n_0_[4] ),
        .I2(\samps_match_r_reg_n_0_[3] ),
        .I3(\samps_match_r[5]_i_5_n_0 ),
        .O(\samps_match_r[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000004044444444)) 
    \samps_match_r[5]_i_4 
       (.I0(\samps_match_r[5]_i_6_n_0 ),
        .I1(sm_wait_idle),
        .I2(\samps_match_r[5]_i_7_n_0 ),
        .I3(\cmplx_loop_cnt_r[11]_i_11_n_0 ),
        .I4(\cmplx_loop_cnt_r[11]_i_12_n_0 ),
        .I5(cmplx_rdcal_start),
        .O(\samps_match_r[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \samps_match_r[5]_i_5 
       (.I0(\samps_match_r_reg_n_0_[2] ),
        .I1(\samps_match_r_reg_n_0_[0] ),
        .I2(\samps_match_r[4]_i_2_n_0 ),
        .I3(\samps_match_r_reg_n_0_[1] ),
        .O(\samps_match_r[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \samps_match_r[5]_i_6 
       (.I0(\pi_wait_r_reg_n_0_[0] ),
        .I1(\pi_wait_r_reg_n_0_[2] ),
        .I2(\pi_wait_r_reg_n_0_[1] ),
        .I3(\pi_wait_r_reg_n_0_[3] ),
        .O(\samps_match_r[5]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \samps_match_r[5]_i_7 
       (.I0(cmplx_loop_cnt_r[1]),
        .I1(cmplx_loop_cnt_r[11]),
        .I2(cmplx_loop_cnt_r[3]),
        .I3(cmplx_loop_cnt_r[6]),
        .O(\samps_match_r[5]_i_7_n_0 ));
  FDRE \samps_match_r_reg[0] 
       (.C(CLK),
        .CE(\samps_match_r[5]_i_2_n_0 ),
        .D(\samps_match_r[0]_i_1_n_0 ),
        .Q(\samps_match_r_reg_n_0_[0] ),
        .R(\samps_match_r[5]_i_1_n_0 ));
  FDRE \samps_match_r_reg[1] 
       (.C(CLK),
        .CE(\samps_match_r[5]_i_2_n_0 ),
        .D(\samps_match_r[1]_i_1_n_0 ),
        .Q(\samps_match_r_reg_n_0_[1] ),
        .R(\samps_match_r[5]_i_1_n_0 ));
  FDRE \samps_match_r_reg[2] 
       (.C(CLK),
        .CE(\samps_match_r[5]_i_2_n_0 ),
        .D(\samps_match_r[2]_i_1_n_0 ),
        .Q(\samps_match_r_reg_n_0_[2] ),
        .R(\samps_match_r[5]_i_1_n_0 ));
  FDRE \samps_match_r_reg[3] 
       (.C(CLK),
        .CE(\samps_match_r[5]_i_2_n_0 ),
        .D(\samps_match_r[3]_i_1_n_0 ),
        .Q(\samps_match_r_reg_n_0_[3] ),
        .R(\samps_match_r[5]_i_1_n_0 ));
  FDRE \samps_match_r_reg[4] 
       (.C(CLK),
        .CE(\samps_match_r[5]_i_2_n_0 ),
        .D(\samps_match_r[4]_i_1_n_0 ),
        .Q(\samps_match_r_reg_n_0_[4] ),
        .R(\samps_match_r[5]_i_1_n_0 ));
  FDRE \samps_match_r_reg[5] 
       (.C(CLK),
        .CE(\samps_match_r[5]_i_2_n_0 ),
        .D(\samps_match_r[5]_i_3_n_0 ),
        .Q(\samps_match_r_reg_n_0_[5] ),
        .R(\samps_match_r[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF2A080000)) 
    \seq_sm_r[0]_i_1 
       (.I0(out[2]),
        .I1(\seq_sm_r_reg_n_0_[1] ),
        .I2(\seq_sm_r[0]_i_2_n_0 ),
        .I3(\seq_sm_r[0]_i_3_n_0 ),
        .I4(\seq_sm_r[1]_i_3_n_0 ),
        .I5(\seq_sm_r_reg_n_0_[0] ),
        .O(\seq_sm_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \seq_sm_r[0]_i_2 
       (.I0(\samps_match_r_reg_n_0_[5] ),
        .I1(\samps_match_r_reg_n_0_[4] ),
        .I2(min_eye_r),
        .O(\seq_sm_r[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00007000)) 
    \seq_sm_r[0]_i_3 
       (.I0(\match_out_r[4]_i_5_n_0 ),
        .I1(dlyval_r[4]),
        .I2(\samps_match_r_reg_n_0_[4] ),
        .I3(\samps_match_r_reg_n_0_[5] ),
        .I4(samp_result_r_reg_0),
        .O(\seq_sm_r[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \seq_sm_r[1]_i_1 
       (.I0(\seq_sm_r[1]_i_2_n_0 ),
        .I1(out[2]),
        .I2(cmplx_rdcal_start),
        .I3(\seq_sm_r[1]_i_3_n_0 ),
        .I4(\seq_sm_r_reg_n_0_[1] ),
        .O(\seq_sm_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT6 #(
    .INIT(64'hF0F02200F0F022FF)) 
    \seq_sm_r[1]_i_2 
       (.I0(min_eye_r),
        .I1(\seq_sm_r[1]_i_4_n_0 ),
        .I2(dlyval_r_zero_r),
        .I3(\seq_sm_r_reg_n_0_[1] ),
        .I4(\seq_sm_r_reg_n_0_[0] ),
        .I5(\seq_sm_r[0]_i_3_n_0 ),
        .O(\seq_sm_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000450100000000)) 
    \seq_sm_r[1]_i_3 
       (.I0(out[0]),
        .I1(out[2]),
        .I2(\cmplx_loop_cnt_r[11]_i_4_n_0 ),
        .I3(\seq_sm_r[1]_i_5_n_0 ),
        .I4(out[1]),
        .I5(rdlvl_stg1_start_r_reg_1),
        .O(\seq_sm_r[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \seq_sm_r[1]_i_4 
       (.I0(\samps_match_r_reg_n_0_[4] ),
        .I1(\samps_match_r_reg_n_0_[5] ),
        .O(\seq_sm_r[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00005D55)) 
    \seq_sm_r[1]_i_5 
       (.I0(\seq_sm_r[1]_i_6_n_0 ),
        .I1(\sm_wait_r[1]_i_6_n_0 ),
        .I2(\seq_sm_r[0]_i_2_n_0 ),
        .I3(\seq_sm_r_reg_n_0_[1] ),
        .I4(\seq_sm_r_reg_n_0_[0] ),
        .I5(\pi_step_r[5]_i_6_n_0 ),
        .O(\seq_sm_r[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \seq_sm_r[1]_i_6 
       (.I0(\seq_sm_r_reg_n_0_[1] ),
        .I1(\seq_sm_r[0]_i_3_n_0 ),
        .I2(dlyval_r_zero_r),
        .O(\seq_sm_r[1]_i_6_n_0 ));
  FDRE \seq_sm_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\seq_sm_r[0]_i_1_n_0 ),
        .Q(\seq_sm_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \seq_sm_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\seq_sm_r[1]_i_1_n_0 ),
        .Q(\seq_sm_r_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8F008FFF80008000)) 
    \simp_min_eye_r[0]_i_1 
       (.I0(\simp_min_eye_r[0]_i_2_n_0 ),
        .I1(\simp_min_eye_r[3]_i_3_n_0 ),
        .I2(\simp_min_eye_r[0]_i_3_n_0 ),
        .I3(rdlvl_stg1_start_r_reg_1),
        .I4(rstdiv0_sync_r1_reg_rep__4),
        .I5(\simp_min_eye_r_reg_n_0_[0] ),
        .O(\simp_min_eye_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \simp_min_eye_r[0]_i_2 
       (.I0(\simp_min_eye_r[3]_i_5_n_0 ),
        .I1(\simp_min_eye_r[3]_i_6_n_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\simp_min_eye_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF1F0F1F1F1F0E0E0)) 
    \simp_min_eye_r[0]_i_3 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(rstdiv0_sync_r1_reg_rep__4),
        .I3(\simp_min_eye_r[0]_i_2_n_0 ),
        .I4(out[2]),
        .I5(\simp_min_eye_r[0]_i_4_n_0 ),
        .O(\simp_min_eye_r[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \simp_min_eye_r[0]_i_4 
       (.I0(rstdiv0_sync_r1_reg_rep__4),
        .I1(next_lane_r[2]),
        .I2(cmplx_rdcal_start),
        .I3(next_lane_r[0]),
        .I4(next_lane_r[1]),
        .O(\simp_min_eye_r[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8F008FFF80008000)) 
    \simp_min_eye_r[1]_i_1 
       (.I0(\simp_min_eye_r[1]_i_2_n_0 ),
        .I1(\simp_min_eye_r[3]_i_3_n_0 ),
        .I2(\simp_min_eye_r[1]_i_3_n_0 ),
        .I3(rdlvl_stg1_start_r_reg_1),
        .I4(rstdiv0_sync_r1_reg_rep__4),
        .I5(\simp_min_eye_r_reg_n_0_[1] ),
        .O(\simp_min_eye_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \simp_min_eye_r[1]_i_2 
       (.I0(\simp_min_eye_r[3]_i_5_n_0 ),
        .I1(\simp_min_eye_r[3]_i_6_n_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\simp_min_eye_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF1F0F1F1F1F0E0E0)) 
    \simp_min_eye_r[1]_i_3 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(rstdiv0_sync_r1_reg_rep__4),
        .I3(\simp_min_eye_r[1]_i_2_n_0 ),
        .I4(out[2]),
        .I5(\simp_min_eye_r[1]_i_4_n_0 ),
        .O(\simp_min_eye_r[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'hAAAAAAAE)) 
    \simp_min_eye_r[1]_i_4 
       (.I0(rstdiv0_sync_r1_reg_rep__4),
        .I1(next_lane_r[0]),
        .I2(cmplx_rdcal_start),
        .I3(next_lane_r[2]),
        .I4(next_lane_r[1]),
        .O(\simp_min_eye_r[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8F008FFF80008000)) 
    \simp_min_eye_r[2]_i_1 
       (.I0(\simp_min_eye_r[2]_i_2_n_0 ),
        .I1(\simp_min_eye_r[3]_i_3_n_0 ),
        .I2(\simp_min_eye_r[2]_i_3_n_0 ),
        .I3(rdlvl_stg1_start_r_reg_1),
        .I4(rstdiv0_sync_r1_reg_rep__4),
        .I5(\simp_min_eye_r_reg_n_0_[2] ),
        .O(\simp_min_eye_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \simp_min_eye_r[2]_i_2 
       (.I0(\simp_min_eye_r[3]_i_5_n_0 ),
        .I1(\simp_min_eye_r[3]_i_6_n_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\simp_min_eye_r[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF1F0F1F1F1F0E0E0)) 
    \simp_min_eye_r[2]_i_3 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(rstdiv0_sync_r1_reg_rep__4),
        .I3(\simp_min_eye_r[2]_i_2_n_0 ),
        .I4(out[2]),
        .I5(\simp_min_eye_r[2]_i_4_n_0 ),
        .O(\simp_min_eye_r[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'hAAAAAABA)) 
    \simp_min_eye_r[2]_i_4 
       (.I0(rstdiv0_sync_r1_reg_rep__4),
        .I1(next_lane_r[0]),
        .I2(next_lane_r[1]),
        .I3(next_lane_r[2]),
        .I4(cmplx_rdcal_start),
        .O(\simp_min_eye_r[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8F008FFF80008000)) 
    \simp_min_eye_r[3]_i_1 
       (.I0(\simp_min_eye_r[3]_i_2_n_0 ),
        .I1(\simp_min_eye_r[3]_i_3_n_0 ),
        .I2(\simp_min_eye_r[3]_i_4_n_0 ),
        .I3(rdlvl_stg1_start_r_reg_1),
        .I4(rstdiv0_sync_r1_reg_rep__4),
        .I5(\simp_min_eye_r_reg_n_0_[3] ),
        .O(\simp_min_eye_r[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \simp_min_eye_r[3]_i_2 
       (.I0(\simp_min_eye_r[3]_i_5_n_0 ),
        .I1(\simp_min_eye_r[3]_i_6_n_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\simp_min_eye_r[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \simp_min_eye_r[3]_i_3 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(out[0]),
        .O(\simp_min_eye_r[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF1F0F1F1F1F0E0E0)) 
    \simp_min_eye_r[3]_i_4 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(rstdiv0_sync_r1_reg_rep__4),
        .I3(\simp_min_eye_r[3]_i_2_n_0 ),
        .I4(out[2]),
        .I5(\simp_min_eye_r[3]_i_7_n_0 ),
        .O(\simp_min_eye_r[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \simp_min_eye_r[3]_i_5 
       (.I0(\seq_sm_r_reg_n_0_[1] ),
        .I1(\seq_sm_r_reg_n_0_[0] ),
        .I2(\sm_wait_r[1]_i_6_n_0 ),
        .I3(cmplx_rdcal_start),
        .O(\simp_min_eye_r[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    \simp_min_eye_r[3]_i_6 
       (.I0(rdlvl_work_lane_r),
        .I1(min_eye_r),
        .I2(\samps_match_r_reg_n_0_[4] ),
        .I3(\samps_match_r_reg_n_0_[5] ),
        .O(\simp_min_eye_r[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'hAAAEAAAA)) 
    \simp_min_eye_r[3]_i_7 
       (.I0(rstdiv0_sync_r1_reg_rep__4),
        .I1(next_lane_r[0]),
        .I2(cmplx_rdcal_start),
        .I3(next_lane_r[2]),
        .I4(next_lane_r[1]),
        .O(\simp_min_eye_r[3]_i_7_n_0 ));
  FDRE \simp_min_eye_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\simp_min_eye_r[0]_i_1_n_0 ),
        .Q(\simp_min_eye_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \simp_min_eye_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\simp_min_eye_r[1]_i_1_n_0 ),
        .Q(\simp_min_eye_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \simp_min_eye_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\simp_min_eye_r[2]_i_1_n_0 ),
        .Q(\simp_min_eye_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \simp_min_eye_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\simp_min_eye_r[3]_i_1_n_0 ),
        .Q(\simp_min_eye_r_reg_n_0_[3] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h45400000EFEAFFFF)) 
    \sm_wait_r[0]_i_1 
       (.I0(out[0]),
        .I1(\sm_wait_r[0]_i_2_n_0 ),
        .I2(out[1]),
        .I3(\sm_wait_r[0]_i_3_n_0 ),
        .I4(rdlvl_stg1_start_r_reg_1),
        .I5(\sm_wait_r[0]_i_4_n_0 ),
        .O(\sm_wait_r[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7F007F7F)) 
    \sm_wait_r[0]_i_2 
       (.I0(\cmplx_loop_cnt_r[11]_i_4_n_0 ),
        .I1(rdlvl_pi_stg2_f_incdec_ns0),
        .I2(out[2]),
        .I3(\sm_wait_r[1]_i_5_n_0 ),
        .I4(sm_wait_r[0]),
        .O(\sm_wait_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA0AF8080A0AFA0AF)) 
    \sm_wait_r[0]_i_3 
       (.I0(\sm_wait_r[1]_i_7_n_0 ),
        .I1(\sm_wait_r[0]_i_5_n_0 ),
        .I2(out[2]),
        .I3(rdlvl_pi_stg2_f_incdec_ns4_out),
        .I4(\sm_wait_r[1]_i_5_n_0 ),
        .I5(sm_wait_r[0]),
        .O(\sm_wait_r[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sm_wait_r[0]_i_4 
       (.I0(sm_wait_r[0]),
        .I1(\sm_wait_r[1]_i_5_n_0 ),
        .O(\sm_wait_r[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sm_wait_r[0]_i_5 
       (.I0(\seq_sm_r_reg_n_0_[1] ),
        .I1(\sm_wait_r[1]_i_6_n_0 ),
        .O(\sm_wait_r[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    \sm_wait_r[1]_i_1 
       (.I0(out[0]),
        .I1(\sm_wait_r[1]_i_2_n_0 ),
        .I2(out[1]),
        .I3(\sm_wait_r[1]_i_3_n_0 ),
        .I4(rdlvl_stg1_start_r_reg_1),
        .I5(\sm_wait_r[1]_i_4_n_0 ),
        .O(\sm_wait_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h007F00000000007F)) 
    \sm_wait_r[1]_i_2 
       (.I0(\cmplx_loop_cnt_r[11]_i_4_n_0 ),
        .I1(rdlvl_pi_stg2_f_incdec_ns0),
        .I2(out[2]),
        .I3(\sm_wait_r[1]_i_5_n_0 ),
        .I4(sm_wait_r[0]),
        .I5(sm_wait_r[1]),
        .O(\sm_wait_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDF000F00DFFF0F00)) 
    \sm_wait_r[1]_i_3 
       (.I0(\seq_sm_r_reg_n_0_[1] ),
        .I1(\sm_wait_r[1]_i_6_n_0 ),
        .I2(\sm_wait_r[1]_i_7_n_0 ),
        .I3(out[2]),
        .I4(\sm_wait_r[1]_i_4_n_0 ),
        .I5(rdlvl_pi_stg2_f_incdec_ns4_out),
        .O(\sm_wait_r[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FBFF)) 
    \sm_wait_r[1]_i_4 
       (.I0(out[0]),
        .I1(\sm_wait_r[4]_i_10_n_0 ),
        .I2(out[1]),
        .I3(rdlvl_stg1_start_r_reg_1),
        .I4(pi_fine_enable),
        .I5(\sm_wait_r[1]_i_8_n_0 ),
        .O(\sm_wait_r[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAEAAAAA)) 
    \sm_wait_r[1]_i_5 
       (.I0(pi_fine_enable),
        .I1(rdlvl_stg1_start_r_reg_0),
        .I2(rdlvl_pi_en_stg2_f_r_reg_0),
        .I3(out[1]),
        .I4(\sm_wait_r[4]_i_10_n_0 ),
        .I5(out[0]),
        .O(\sm_wait_r[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \sm_wait_r[1]_i_6 
       (.I0(pi_counter_read_val_r[2]),
        .I1(pi_counter_read_val_r[3]),
        .I2(pi_counter_read_val_r[4]),
        .I3(pi_counter_read_val_r[5]),
        .I4(pi_counter_read_val_r[1]),
        .I5(pi_counter_read_val_r[0]),
        .O(\sm_wait_r[1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'hF777)) 
    \sm_wait_r[1]_i_7 
       (.I0(\seq_sm_r_reg_n_0_[0] ),
        .I1(\seq_sm_r_reg_n_0_[1] ),
        .I2(\sm_wait_r[1]_i_6_n_0 ),
        .I3(samp_result_r),
        .O(\sm_wait_r[1]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sm_wait_r[1]_i_8 
       (.I0(sm_wait_r[1]),
        .I1(sm_wait_r[0]),
        .O(\sm_wait_r[1]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \sm_wait_r[2]_i_1 
       (.I0(out[0]),
        .I1(\sm_wait_r[2]_i_2_n_0 ),
        .I2(rdlvl_stg1_start_r_reg_0),
        .I3(rdlvl_pi_en_stg2_f_r_reg_0),
        .I4(\sm_wait_r[2]_i_3_n_0 ),
        .O(\sm_wait_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h47CC000047FF0000)) 
    \sm_wait_r[2]_i_2 
       (.I0(\sm_wait_r[4]_i_7_n_0 ),
        .I1(out[1]),
        .I2(\sm_wait_r[4]_i_8_n_0 ),
        .I3(out[2]),
        .I4(\sm_wait_r[2]_i_3_n_0 ),
        .I5(rdlvl_pi_stg2_f_incdec_ns4_out),
        .O(\sm_wait_r[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FBFF)) 
    \sm_wait_r[2]_i_3 
       (.I0(out[0]),
        .I1(\sm_wait_r[4]_i_10_n_0 ),
        .I2(out[1]),
        .I3(rdlvl_stg1_start_r_reg_1),
        .I4(pi_fine_enable),
        .I5(\sm_wait_r[2]_i_4_n_0 ),
        .O(\sm_wait_r[2]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h56)) 
    \sm_wait_r[2]_i_4 
       (.I0(sm_wait_r[2]),
        .I1(sm_wait_r[0]),
        .I2(sm_wait_r[1]),
        .O(\sm_wait_r[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \sm_wait_r[3]_i_1 
       (.I0(out[0]),
        .I1(\sm_wait_r[3]_i_2_n_0 ),
        .I2(rdlvl_stg1_start_r_reg_0),
        .I3(rdlvl_pi_en_stg2_f_r_reg_0),
        .I4(\sm_wait_r[3]_i_3_n_0 ),
        .O(\sm_wait_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFFFCFFF88338800)) 
    \sm_wait_r[3]_i_2 
       (.I0(\sm_wait_r[4]_i_7_n_0 ),
        .I1(out[1]),
        .I2(\sm_wait_r[4]_i_8_n_0 ),
        .I3(out[2]),
        .I4(rdlvl_pi_stg2_f_incdec_ns4_out),
        .I5(\sm_wait_r[3]_i_3_n_0 ),
        .O(\sm_wait_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FBFF)) 
    \sm_wait_r[3]_i_3 
       (.I0(out[0]),
        .I1(\sm_wait_r[4]_i_10_n_0 ),
        .I2(out[1]),
        .I3(rdlvl_stg1_start_r_reg_1),
        .I4(pi_fine_enable),
        .I5(\sm_wait_r[3]_i_4_n_0 ),
        .O(\sm_wait_r[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \sm_wait_r[3]_i_4 
       (.I0(sm_wait_r[3]),
        .I1(sm_wait_r[1]),
        .I2(sm_wait_r[0]),
        .I3(sm_wait_r[2]),
        .O(\sm_wait_r[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \sm_wait_r[4]_i_1 
       (.I0(out[0]),
        .I1(\sm_wait_r[4]_i_3_n_0 ),
        .I2(rdlvl_stg1_start_r_reg_0),
        .I3(rdlvl_pi_en_stg2_f_r_reg_0),
        .I4(\sm_wait_r[4]_i_4_n_0 ),
        .O(\sm_wait_r[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAB0000FFFF)) 
    \sm_wait_r[4]_i_10 
       (.I0(\pi_step_r[5]_i_6_n_0 ),
        .I1(\seq_sm_r_reg_n_0_[1] ),
        .I2(\seq_sm_r_reg_n_0_[0] ),
        .I3(\seq_sm_r[0]_i_3_n_0 ),
        .I4(\cmplx_loop_cnt_r[11]_i_4_n_0 ),
        .I5(out[2]),
        .O(\sm_wait_r[4]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \sm_wait_r[4]_i_11 
       (.I0(sm_wait_r[4]),
        .I1(sm_wait_r[2]),
        .I2(sm_wait_r[0]),
        .I3(sm_wait_r[1]),
        .I4(sm_wait_r[3]),
        .O(\sm_wait_r[4]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \sm_wait_r[4]_i_2 
       (.I0(out[0]),
        .I1(\sm_wait_r[4]_i_5_n_0 ),
        .I2(rdlvl_stg1_start_r_reg_0),
        .I3(rdlvl_pi_en_stg2_f_r_reg_0),
        .I4(\sm_wait_r[4]_i_6_n_0 ),
        .O(\sm_wait_r[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB833FFFFB800)) 
    \sm_wait_r[4]_i_3 
       (.I0(\sm_wait_r[4]_i_7_n_0 ),
        .I1(out[1]),
        .I2(\sm_wait_r[4]_i_8_n_0 ),
        .I3(out[2]),
        .I4(\sm_wait_r[4]_i_4_n_0 ),
        .I5(rdlvl_pi_stg2_f_incdec_ns4_out),
        .O(\sm_wait_r[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0400FFFFFFFF)) 
    \sm_wait_r[4]_i_4 
       (.I0(out[0]),
        .I1(\sm_wait_r[4]_i_10_n_0 ),
        .I2(out[1]),
        .I3(rdlvl_stg1_start_r_reg_1),
        .I4(pi_fine_enable),
        .I5(sm_wait_idle),
        .O(\sm_wait_r[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h47CC000047FF0000)) 
    \sm_wait_r[4]_i_5 
       (.I0(\sm_wait_r[4]_i_7_n_0 ),
        .I1(out[1]),
        .I2(\sm_wait_r[4]_i_8_n_0 ),
        .I3(out[2]),
        .I4(\sm_wait_r[4]_i_6_n_0 ),
        .I5(rdlvl_pi_stg2_f_incdec_ns4_out),
        .O(\sm_wait_r[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0400)) 
    \sm_wait_r[4]_i_6 
       (.I0(out[0]),
        .I1(\sm_wait_r[4]_i_10_n_0 ),
        .I2(out[1]),
        .I3(rdlvl_stg1_start_r_reg_1),
        .I4(pi_fine_enable),
        .I5(\sm_wait_r[4]_i_11_n_0 ),
        .O(\sm_wait_r[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \sm_wait_r[4]_i_7 
       (.I0(rdlvl_pi_stg2_f_incdec_ns0),
        .I1(next_lane_r[0]),
        .I2(next_lane_r[1]),
        .I3(next_lane_r[2]),
        .O(\sm_wait_r[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h4F00)) 
    \sm_wait_r[4]_i_8 
       (.I0(samp_result_r),
        .I1(\seq_sm_r_reg_n_0_[0] ),
        .I2(\sm_wait_r[1]_i_6_n_0 ),
        .I3(\seq_sm_r_reg_n_0_[1] ),
        .O(\sm_wait_r[4]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \sm_wait_r[4]_i_9 
       (.I0(stg2_2_zero_r),
        .I1(next_lane_r[0]),
        .I2(next_lane_r[1]),
        .I3(next_lane_r[2]),
        .O(rdlvl_pi_stg2_f_incdec_ns4_out));
  FDRE \sm_wait_r_reg[0] 
       (.C(CLK),
        .CE(\sm_wait_r[4]_i_1_n_0 ),
        .D(\sm_wait_r[0]_i_1_n_0 ),
        .Q(sm_wait_r[0]),
        .R(1'b0));
  FDRE \sm_wait_r_reg[1] 
       (.C(CLK),
        .CE(\sm_wait_r[4]_i_1_n_0 ),
        .D(\sm_wait_r[1]_i_1_n_0 ),
        .Q(sm_wait_r[1]),
        .R(1'b0));
  FDRE \sm_wait_r_reg[2] 
       (.C(CLK),
        .CE(\sm_wait_r[4]_i_1_n_0 ),
        .D(\sm_wait_r[2]_i_1_n_0 ),
        .Q(sm_wait_r[2]),
        .R(1'b0));
  FDRE \sm_wait_r_reg[3] 
       (.C(CLK),
        .CE(\sm_wait_r[4]_i_1_n_0 ),
        .D(\sm_wait_r[3]_i_1_n_0 ),
        .Q(sm_wait_r[3]),
        .R(1'b0));
  FDRE \sm_wait_r_reg[4] 
       (.C(CLK),
        .CE(\sm_wait_r[4]_i_1_n_0 ),
        .D(\sm_wait_r[4]_i_2_n_0 ),
        .Q(sm_wait_r[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    stg2_2_zero_r_i_2
       (.I0(sm_wait_idle),
        .I1(\pi_wait_r_reg_n_0_[3] ),
        .I2(\pi_wait_r_reg_n_0_[1] ),
        .I3(\pi_wait_r_reg_n_0_[2] ),
        .I4(\pi_wait_r_reg_n_0_[0] ),
        .O(rdlvl_pi_stg2_f_incdec_ns0));
  LUT6 #(
    .INIT(64'h0008300800080008)) 
    stg2_2_zero_r_i_3
       (.I0(sm_wait_idle),
        .I1(out[0]),
        .I2(out[1]),
        .I3(out[2]),
        .I4(\cmplx_loop_cnt_r[11]_i_4_n_0 ),
        .I5(rdlvl_pi_stg2_f_incdec_ns0),
        .O(stg2_2_zero_r_reg_0));
  FDSE stg2_2_zero_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_sequential_sm_r_reg[2]_1 ),
        .Q(stg2_2_zero_r),
        .S(\FSM_sequential_sm_r[2]_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_rld_phy_read_data_align" *) 
module sram_migmig_7series_v2_4_qdr_rld_phy_read_data_align
   (DOA,
    DOB,
    Q,
    \app_rd_data0[77] ,
    \app_rd_data0[79] ,
    app_rd_data0,
    \rd_r_ptr_reg_rep[3]_0 ,
    \rd_r_ptr_reg_rep[3]_1 ,
    \rd_r_ptr_reg_rep[3]_2 ,
    \mem_lat_inst[0].rd1_vld_reg[0] ,
    \mem_lat_inst[0].rd0_vld_reg[0] ,
    \mem_lat_inst[0].rd1_bslip_vld_reg[0] ,
    \mem_lat_inst[0].fd1_vld_reg[0] ,
    \mem_lat_inst[0].fd0_vld_reg[0] ,
    \mem_lat_inst[0].fd1_bslip_vld_reg[0] ,
    CLK,
    rd_data_map,
    rst_stg2_r_reg,
    max_lat_done_r,
    \adj_lat_inst.inc_lat_inst[0].inc_latency_reg[0] ,
    \adj_lat_inst.inc_lat_inst[1].inc_latency_reg[1] ,
    \adj_lat_inst.inc_lat_inst[2].inc_latency_reg[2] ,
    \adj_lat_inst.inc_lat_inst[3].inc_latency_reg[3] );
  output [1:0]DOA;
  output [1:0]DOB;
  output [3:0]Q;
  output [1:0]\app_rd_data0[77] ;
  output [1:0]\app_rd_data0[79] ;
  output [27:0]app_rd_data0;
  output \rd_r_ptr_reg_rep[3]_0 ;
  output \rd_r_ptr_reg_rep[3]_1 ;
  output \rd_r_ptr_reg_rep[3]_2 ;
  output \mem_lat_inst[0].rd1_vld_reg[0] ;
  output \mem_lat_inst[0].rd0_vld_reg[0] ;
  output \mem_lat_inst[0].rd1_bslip_vld_reg[0] ;
  output \mem_lat_inst[0].fd1_vld_reg[0] ;
  output \mem_lat_inst[0].fd0_vld_reg[0] ;
  output \mem_lat_inst[0].fd1_bslip_vld_reg[0] ;
  input CLK;
  input [35:0]rd_data_map;
  input rst_stg2_r_reg;
  input max_lat_done_r;
  input \adj_lat_inst.inc_lat_inst[0].inc_latency_reg[0] ;
  input \adj_lat_inst.inc_lat_inst[1].inc_latency_reg[1] ;
  input \adj_lat_inst.inc_lat_inst[2].inc_latency_reg[2] ;
  input \adj_lat_inst.inc_lat_inst[3].inc_latency_reg[3] ;

  wire CLK;
  wire [1:0]DOA;
  wire [1:0]DOB;
  wire [3:0]Q;
  wire \adj_lat_inst.inc_lat_inst[0].inc_latency_reg[0] ;
  wire \adj_lat_inst.inc_lat_inst[1].inc_latency_reg[1] ;
  wire \adj_lat_inst.inc_lat_inst[2].inc_latency_reg[2] ;
  wire \adj_lat_inst.inc_lat_inst[3].inc_latency_reg[3] ;
  wire [27:0]app_rd_data0;
  wire [1:0]\app_rd_data0[77] ;
  wire [1:0]\app_rd_data0[79] ;
  wire max_lat_done_r;
  wire \mem_lat_inst[0].fd0_vld[0]_i_2_n_0 ;
  wire \mem_lat_inst[0].fd0_vld_reg[0] ;
  wire \mem_lat_inst[0].fd1_bslip_vld_reg[0] ;
  wire \mem_lat_inst[0].fd1_vld[0]_i_2_n_0 ;
  wire \mem_lat_inst[0].fd1_vld_reg[0] ;
  wire \mem_lat_inst[0].rd0_vld[0]_i_2_n_0 ;
  wire \mem_lat_inst[0].rd0_vld_reg[0] ;
  wire \mem_lat_inst[0].rd1_bslip_vld_reg[0] ;
  wire \mem_lat_inst[0].rd1_vld[0]_i_2_n_0 ;
  wire \mem_lat_inst[0].rd1_vld_reg[0] ;
  wire \nd_io_inst[3].u_qdr_rld_phy_read_data_align/max_lat_done_r ;
  wire [3:0]p_0_in;
  wire [35:0]rd_data_map;
  wire [3:0]rd_r_ptr;
  wire \rd_r_ptr_reg_rep[3]_0 ;
  wire \rd_r_ptr_reg_rep[3]_1 ;
  wire \rd_r_ptr_reg_rep[3]_2 ;
  wire \rd_r_ptr_rep[0]_i_1_n_0 ;
  wire \rd_r_ptr_rep[0]_i_2__2_n_0 ;
  wire \rd_r_ptr_rep[1]_i_1__2_n_0 ;
  wire \rd_r_ptr_rep[2]_i_1__2_n_0 ;
  wire \rd_r_ptr_rep[3]_i_1__2_n_0 ;
  wire rst_stg2_r_reg;
  wire [1:0]NLW_memory_fd0_0_reg_0_15_0_3_DOC_UNCONNECTED;
  wire [1:0]NLW_memory_fd0_0_reg_0_15_0_3_DOD_UNCONNECTED;
  wire [1:1]NLW_memory_fd0_1_reg_0_15_0_4_DOC_UNCONNECTED;
  wire [1:0]NLW_memory_fd0_1_reg_0_15_0_4_DOD_UNCONNECTED;
  wire [1:0]NLW_memory_fd1_0_reg_0_15_0_3_DOC_UNCONNECTED;
  wire [1:0]NLW_memory_fd1_0_reg_0_15_0_3_DOD_UNCONNECTED;
  wire [1:1]NLW_memory_fd1_1_reg_0_15_0_4_DOC_UNCONNECTED;
  wire [1:0]NLW_memory_fd1_1_reg_0_15_0_4_DOD_UNCONNECTED;
  wire [1:0]NLW_memory_rd0_0_reg_0_15_0_3_DOC_UNCONNECTED;
  wire [1:0]NLW_memory_rd0_0_reg_0_15_0_3_DOD_UNCONNECTED;
  wire [1:1]NLW_memory_rd0_1_reg_0_15_0_4_DOC_UNCONNECTED;
  wire [1:0]NLW_memory_rd0_1_reg_0_15_0_4_DOD_UNCONNECTED;
  wire [1:0]NLW_memory_rd1_0_reg_0_15_0_3_DOC_UNCONNECTED;
  wire [1:0]NLW_memory_rd1_0_reg_0_15_0_3_DOD_UNCONNECTED;
  wire [1:1]NLW_memory_rd1_1_reg_0_15_0_4_DOC_UNCONNECTED;
  wire [1:0]NLW_memory_rd1_1_reg_0_15_0_4_DOD_UNCONNECTED;

  FDRE max_lat_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(max_lat_done_r),
        .Q(\nd_io_inst[3].u_qdr_rld_phy_read_data_align/max_lat_done_r ),
        .R(rst_stg2_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \mem_lat_inst[0].fd0_vld[0]_i_1 
       (.I0(\mem_lat_inst[0].fd0_vld[0]_i_2_n_0 ),
        .I1(DOB[1]),
        .I2(\app_rd_data0[77] [1]),
        .I3(DOA[1]),
        .I4(\app_rd_data0[79] [1]),
        .O(\mem_lat_inst[0].fd0_vld_reg[0] ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \mem_lat_inst[0].fd0_vld[0]_i_2 
       (.I0(DOA[0]),
        .I1(DOB[0]),
        .I2(app_rd_data0[18]),
        .I3(\app_rd_data0[79] [0]),
        .I4(\app_rd_data0[77] [0]),
        .O(\mem_lat_inst[0].fd0_vld[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mem_lat_inst[0].fd1_bslip_vld[0]_i_1 
       (.I0(\mem_lat_inst[0].fd0_vld[0]_i_2_n_0 ),
        .I1(DOB[1]),
        .I2(\app_rd_data0[77] [1]),
        .I3(DOA[1]),
        .I4(\app_rd_data0[79] [1]),
        .O(\mem_lat_inst[0].fd1_bslip_vld_reg[0] ));
  LUT4 #(
    .INIT(16'h0080)) 
    \mem_lat_inst[0].fd1_vld[0]_i_1 
       (.I0(app_rd_data0[7]),
        .I1(app_rd_data0[8]),
        .I2(app_rd_data0[0]),
        .I3(\mem_lat_inst[0].fd1_vld[0]_i_2_n_0 ),
        .O(\mem_lat_inst[0].fd1_vld_reg[0] ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \mem_lat_inst[0].fd1_vld[0]_i_2 
       (.I0(app_rd_data0[5]),
        .I1(app_rd_data0[4]),
        .I2(app_rd_data0[1]),
        .I3(app_rd_data0[6]),
        .I4(app_rd_data0[2]),
        .I5(app_rd_data0[3]),
        .O(\mem_lat_inst[0].fd1_vld[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \mem_lat_inst[0].rd0_vld[0]_i_1 
       (.I0(\mem_lat_inst[0].rd0_vld[0]_i_2_n_0 ),
        .I1(app_rd_data0[26]),
        .I2(app_rd_data0[24]),
        .I3(app_rd_data0[20]),
        .I4(app_rd_data0[19]),
        .I5(app_rd_data0[22]),
        .O(\mem_lat_inst[0].rd0_vld_reg[0] ));
  LUT4 #(
    .INIT(16'h0001)) 
    \mem_lat_inst[0].rd0_vld[0]_i_2 
       (.I0(app_rd_data0[25]),
        .I1(app_rd_data0[23]),
        .I2(app_rd_data0[27]),
        .I3(app_rd_data0[21]),
        .O(\mem_lat_inst[0].rd0_vld[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \mem_lat_inst[0].rd1_bslip_vld[0]_i_1 
       (.I0(\mem_lat_inst[0].rd0_vld[0]_i_2_n_0 ),
        .I1(app_rd_data0[22]),
        .I2(app_rd_data0[24]),
        .I3(app_rd_data0[19]),
        .I4(app_rd_data0[26]),
        .I5(app_rd_data0[20]),
        .O(\mem_lat_inst[0].rd1_bslip_vld_reg[0] ));
  LUT4 #(
    .INIT(16'h0001)) 
    \mem_lat_inst[0].rd1_vld[0]_i_1 
       (.I0(app_rd_data0[12]),
        .I1(app_rd_data0[15]),
        .I2(app_rd_data0[14]),
        .I3(\mem_lat_inst[0].rd1_vld[0]_i_2_n_0 ),
        .O(\mem_lat_inst[0].rd1_vld_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_lat_inst[0].rd1_vld[0]_i_2 
       (.I0(app_rd_data0[17]),
        .I1(app_rd_data0[10]),
        .I2(app_rd_data0[13]),
        .I3(app_rd_data0[16]),
        .I4(app_rd_data0[9]),
        .I5(app_rd_data0[11]),
        .O(\mem_lat_inst[0].rd1_vld[0]_i_2_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M memory_fd0_0_reg_0_15_0_3
       (.ADDRA({1'b0,rd_r_ptr}),
        .ADDRB({1'b0,rd_r_ptr}),
        .ADDRC({1'b0,rd_r_ptr}),
        .ADDRD({1'b0,Q}),
        .DIA(rd_data_map[10:9]),
        .DIB(rd_data_map[12:11]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(DOA),
        .DOB(DOB),
        .DOC(NLW_memory_fd0_0_reg_0_15_0_3_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_memory_fd0_0_reg_0_15_0_3_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M memory_fd0_1_reg_0_15_0_4
       (.ADDRA({1'b0,rd_r_ptr}),
        .ADDRB({1'b0,rd_r_ptr}),
        .ADDRC({1'b0,rd_r_ptr}),
        .ADDRD({1'b0,Q}),
        .DIA(rd_data_map[14:13]),
        .DIB(rd_data_map[16:15]),
        .DIC({1'b0,rd_data_map[17]}),
        .DID({1'b0,1'b0}),
        .DOA(\app_rd_data0[77] ),
        .DOB(\app_rd_data0[79] ),
        .DOC({NLW_memory_fd0_1_reg_0_15_0_4_DOC_UNCONNECTED[1],app_rd_data0[18]}),
        .DOD(NLW_memory_fd0_1_reg_0_15_0_4_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M memory_fd1_0_reg_0_15_0_3
       (.ADDRA({1'b0,rd_r_ptr}),
        .ADDRB({1'b0,rd_r_ptr}),
        .ADDRC({1'b0,rd_r_ptr}),
        .ADDRD({1'b0,Q}),
        .DIA(rd_data_map[28:27]),
        .DIB(rd_data_map[30:29]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(app_rd_data0[1:0]),
        .DOB(app_rd_data0[3:2]),
        .DOC(NLW_memory_fd1_0_reg_0_15_0_3_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_memory_fd1_0_reg_0_15_0_3_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M memory_fd1_1_reg_0_15_0_4
       (.ADDRA({1'b0,rd_r_ptr}),
        .ADDRB({1'b0,rd_r_ptr}),
        .ADDRC({1'b0,rd_r_ptr}),
        .ADDRD({1'b0,Q}),
        .DIA(rd_data_map[32:31]),
        .DIB(rd_data_map[34:33]),
        .DIC({1'b0,rd_data_map[35]}),
        .DID({1'b0,1'b0}),
        .DOA(app_rd_data0[5:4]),
        .DOB(app_rd_data0[7:6]),
        .DOC({NLW_memory_fd1_1_reg_0_15_0_4_DOC_UNCONNECTED[1],app_rd_data0[8]}),
        .DOD(NLW_memory_fd1_1_reg_0_15_0_4_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M memory_rd0_0_reg_0_15_0_3
       (.ADDRA({1'b0,rd_r_ptr}),
        .ADDRB({1'b0,rd_r_ptr}),
        .ADDRC({1'b0,rd_r_ptr}),
        .ADDRD({1'b0,Q}),
        .DIA(rd_data_map[1:0]),
        .DIB(rd_data_map[3:2]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(app_rd_data0[20:19]),
        .DOB(app_rd_data0[22:21]),
        .DOC(NLW_memory_rd0_0_reg_0_15_0_3_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_memory_rd0_0_reg_0_15_0_3_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M memory_rd0_1_reg_0_15_0_4
       (.ADDRA({1'b0,rd_r_ptr}),
        .ADDRB({1'b0,rd_r_ptr}),
        .ADDRC({1'b0,rd_r_ptr}),
        .ADDRD({1'b0,Q}),
        .DIA(rd_data_map[5:4]),
        .DIB(rd_data_map[7:6]),
        .DIC({1'b0,rd_data_map[8]}),
        .DID({1'b0,1'b0}),
        .DOA(app_rd_data0[24:23]),
        .DOB(app_rd_data0[26:25]),
        .DOC({NLW_memory_rd0_1_reg_0_15_0_4_DOC_UNCONNECTED[1],app_rd_data0[27]}),
        .DOD(NLW_memory_rd0_1_reg_0_15_0_4_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M memory_rd1_0_reg_0_15_0_3
       (.ADDRA({1'b0,rd_r_ptr}),
        .ADDRB({1'b0,rd_r_ptr}),
        .ADDRC({1'b0,rd_r_ptr}),
        .ADDRD({1'b0,Q}),
        .DIA(rd_data_map[19:18]),
        .DIB(rd_data_map[21:20]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(app_rd_data0[10:9]),
        .DOB(app_rd_data0[12:11]),
        .DOC(NLW_memory_rd1_0_reg_0_15_0_3_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_memory_rd1_0_reg_0_15_0_3_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M memory_rd1_1_reg_0_15_0_4
       (.ADDRA({1'b0,rd_r_ptr}),
        .ADDRB({1'b0,rd_r_ptr}),
        .ADDRC({1'b0,rd_r_ptr}),
        .ADDRD({1'b0,Q}),
        .DIA(rd_data_map[23:22]),
        .DIB(rd_data_map[25:24]),
        .DIC({1'b0,rd_data_map[26]}),
        .DID({1'b0,1'b0}),
        .DOA(app_rd_data0[14:13]),
        .DOB(app_rd_data0[16:15]),
        .DOC({NLW_memory_rd1_1_reg_0_15_0_4_DOC_UNCONNECTED[1],app_rd_data0[17]}),
        .DOD(NLW_memory_rd1_1_reg_0_15_0_4_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(1'b1));
  FDRE \rd_r_ptr_reg_rep[0] 
       (.C(CLK),
        .CE(\rd_r_ptr_rep[0]_i_1_n_0 ),
        .D(\rd_r_ptr_rep[0]_i_2__2_n_0 ),
        .Q(rd_r_ptr[0]),
        .R(rst_stg2_r_reg));
  FDRE \rd_r_ptr_reg_rep[1] 
       (.C(CLK),
        .CE(\rd_r_ptr_rep[0]_i_1_n_0 ),
        .D(\rd_r_ptr_rep[1]_i_1__2_n_0 ),
        .Q(rd_r_ptr[1]),
        .R(rst_stg2_r_reg));
  FDRE \rd_r_ptr_reg_rep[2] 
       (.C(CLK),
        .CE(\rd_r_ptr_rep[0]_i_1_n_0 ),
        .D(\rd_r_ptr_rep[2]_i_1__2_n_0 ),
        .Q(rd_r_ptr[2]),
        .R(rst_stg2_r_reg));
  FDRE \rd_r_ptr_reg_rep[3] 
       (.C(CLK),
        .CE(\rd_r_ptr_rep[0]_i_1_n_0 ),
        .D(\rd_r_ptr_rep[3]_i_1__2_n_0 ),
        .Q(rd_r_ptr[3]),
        .R(rst_stg2_r_reg));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_r_ptr_rep[0]_i_1 
       (.I0(\nd_io_inst[3].u_qdr_rld_phy_read_data_align/max_lat_done_r ),
        .I1(\adj_lat_inst.inc_lat_inst[0].inc_latency_reg[0] ),
        .O(\rd_r_ptr_rep[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_r_ptr_rep[0]_i_1__0 
       (.I0(\nd_io_inst[3].u_qdr_rld_phy_read_data_align/max_lat_done_r ),
        .I1(\adj_lat_inst.inc_lat_inst[1].inc_latency_reg[1] ),
        .O(\rd_r_ptr_reg_rep[3]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_r_ptr_rep[0]_i_1__1 
       (.I0(\nd_io_inst[3].u_qdr_rld_phy_read_data_align/max_lat_done_r ),
        .I1(\adj_lat_inst.inc_lat_inst[2].inc_latency_reg[2] ),
        .O(\rd_r_ptr_reg_rep[3]_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_r_ptr_rep[0]_i_1__2 
       (.I0(\nd_io_inst[3].u_qdr_rld_phy_read_data_align/max_lat_done_r ),
        .I1(\adj_lat_inst.inc_lat_inst[3].inc_latency_reg[3] ),
        .O(\rd_r_ptr_reg_rep[3]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rd_r_ptr_rep[0]_i_2__2 
       (.I0(rd_r_ptr[0]),
        .O(\rd_r_ptr_rep[0]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_r_ptr_rep[1]_i_1__2 
       (.I0(rd_r_ptr[0]),
        .I1(rd_r_ptr[1]),
        .O(\rd_r_ptr_rep[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rd_r_ptr_rep[2]_i_1__2 
       (.I0(rd_r_ptr[0]),
        .I1(rd_r_ptr[1]),
        .I2(rd_r_ptr[2]),
        .O(\rd_r_ptr_rep[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rd_r_ptr_rep[3]_i_1__2 
       (.I0(rd_r_ptr[1]),
        .I1(rd_r_ptr[0]),
        .I2(rd_r_ptr[2]),
        .I3(rd_r_ptr[3]),
        .O(\rd_r_ptr_rep[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wr_ptr[0]_i_1 
       (.I0(Q[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wr_ptr[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wr_ptr[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(p_0_in[3]));
  (* syn_maxfan = "wr_ptr_fanout" *) 
  FDRE \wr_ptr_reg[0] 
       (.C(CLK),
        .CE(max_lat_done_r),
        .D(p_0_in[0]),
        .Q(Q[0]),
        .R(rst_stg2_r_reg));
  (* syn_maxfan = "wr_ptr_fanout" *) 
  FDRE \wr_ptr_reg[1] 
       (.C(CLK),
        .CE(max_lat_done_r),
        .D(p_0_in[1]),
        .Q(Q[1]),
        .R(rst_stg2_r_reg));
  (* syn_maxfan = "wr_ptr_fanout" *) 
  FDRE \wr_ptr_reg[2] 
       (.C(CLK),
        .CE(max_lat_done_r),
        .D(p_0_in[2]),
        .Q(Q[2]),
        .R(rst_stg2_r_reg));
  (* syn_maxfan = "wr_ptr_fanout" *) 
  FDRE \wr_ptr_reg[3] 
       (.C(CLK),
        .CE(max_lat_done_r),
        .D(p_0_in[3]),
        .Q(Q[3]),
        .R(rst_stg2_r_reg));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_rld_phy_read_data_align" *) 
module sram_migmig_7series_v2_4_qdr_rld_phy_read_data_align_0
   (DOA,
    DOB,
    \app_rd_data0[86] ,
    \app_rd_data0[88] ,
    app_rd_data0,
    \mem_lat_inst[1].rd1_vld_reg[1] ,
    \mem_lat_inst[1].rd0_vld_reg[1] ,
    \mem_lat_inst[1].rd1_bslip_vld_reg[1] ,
    \mem_lat_inst[1].fd1_vld_reg[1] ,
    \mem_lat_inst[1].fd0_vld_reg[1] ,
    \mem_lat_inst[1].fd1_bslip_vld_reg[1] ,
    CLK,
    rd_data_map,
    Q,
    rst_stg2_r_reg,
    max_lat_done_r_reg);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]\app_rd_data0[86] ;
  output [1:0]\app_rd_data0[88] ;
  output [27:0]app_rd_data0;
  output \mem_lat_inst[1].rd1_vld_reg[1] ;
  output \mem_lat_inst[1].rd0_vld_reg[1] ;
  output \mem_lat_inst[1].rd1_bslip_vld_reg[1] ;
  output \mem_lat_inst[1].fd1_vld_reg[1] ;
  output \mem_lat_inst[1].fd0_vld_reg[1] ;
  output \mem_lat_inst[1].fd1_bslip_vld_reg[1] ;
  input CLK;
  input [35:0]rd_data_map;
  input [3:0]Q;
  input rst_stg2_r_reg;
  input max_lat_done_r_reg;

  wire CLK;
  wire [1:0]DOA;
  wire [1:0]DOB;
  wire [3:0]Q;
  wire [27:0]app_rd_data0;
  wire [1:0]\app_rd_data0[86] ;
  wire [1:0]\app_rd_data0[88] ;
  wire max_lat_done_r_reg;
  wire \mem_lat_inst[1].fd0_vld[1]_i_2_n_0 ;
  wire \mem_lat_inst[1].fd0_vld_reg[1] ;
  wire \mem_lat_inst[1].fd1_bslip_vld_reg[1] ;
  wire \mem_lat_inst[1].fd1_vld[1]_i_2_n_0 ;
  wire \mem_lat_inst[1].fd1_vld_reg[1] ;
  wire \mem_lat_inst[1].rd0_vld[1]_i_2_n_0 ;
  wire \mem_lat_inst[1].rd0_vld_reg[1] ;
  wire \mem_lat_inst[1].rd1_bslip_vld_reg[1] ;
  wire \mem_lat_inst[1].rd1_vld[1]_i_2_n_0 ;
  wire \mem_lat_inst[1].rd1_vld_reg[1] ;
  wire [35:0]rd_data_map;
  wire [3:0]rd_r_ptr;
  wire \rd_r_ptr_rep[0]_i_2__1_n_0 ;
  wire \rd_r_ptr_rep[1]_i_1__1_n_0 ;
  wire \rd_r_ptr_rep[2]_i_1__1_n_0 ;
  wire \rd_r_ptr_rep[3]_i_1__1_n_0 ;
  wire rst_stg2_r_reg;
  wire [1:0]NLW_memory_fd0_0_reg_0_15_0_3_DOC_UNCONNECTED;
  wire [1:0]NLW_memory_fd0_0_reg_0_15_0_3_DOD_UNCONNECTED;
  wire [1:1]NLW_memory_fd0_1_reg_0_15_0_4_DOC_UNCONNECTED;
  wire [1:0]NLW_memory_fd0_1_reg_0_15_0_4_DOD_UNCONNECTED;
  wire [1:0]NLW_memory_fd1_0_reg_0_15_0_3_DOC_UNCONNECTED;
  wire [1:0]NLW_memory_fd1_0_reg_0_15_0_3_DOD_UNCONNECTED;
  wire [1:1]NLW_memory_fd1_1_reg_0_15_0_4_DOC_UNCONNECTED;
  wire [1:0]NLW_memory_fd1_1_reg_0_15_0_4_DOD_UNCONNECTED;
  wire [1:0]NLW_memory_rd0_0_reg_0_15_0_3_DOC_UNCONNECTED;
  wire [1:0]NLW_memory_rd0_0_reg_0_15_0_3_DOD_UNCONNECTED;
  wire [1:1]NLW_memory_rd0_1_reg_0_15_0_4_DOC_UNCONNECTED;
  wire [1:0]NLW_memory_rd0_1_reg_0_15_0_4_DOD_UNCONNECTED;
  wire [1:0]NLW_memory_rd1_0_reg_0_15_0_3_DOC_UNCONNECTED;
  wire [1:0]NLW_memory_rd1_0_reg_0_15_0_3_DOD_UNCONNECTED;
  wire [1:1]NLW_memory_rd1_1_reg_0_15_0_4_DOC_UNCONNECTED;
  wire [1:0]NLW_memory_rd1_1_reg_0_15_0_4_DOD_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \mem_lat_inst[1].fd0_vld[1]_i_1 
       (.I0(\mem_lat_inst[1].fd0_vld[1]_i_2_n_0 ),
        .I1(DOB[1]),
        .I2(\app_rd_data0[86] [1]),
        .I3(DOA[1]),
        .I4(\app_rd_data0[88] [1]),
        .O(\mem_lat_inst[1].fd0_vld_reg[1] ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \mem_lat_inst[1].fd0_vld[1]_i_2 
       (.I0(DOA[0]),
        .I1(DOB[0]),
        .I2(app_rd_data0[18]),
        .I3(\app_rd_data0[88] [0]),
        .I4(\app_rd_data0[86] [0]),
        .O(\mem_lat_inst[1].fd0_vld[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mem_lat_inst[1].fd1_bslip_vld[1]_i_1 
       (.I0(\mem_lat_inst[1].fd0_vld[1]_i_2_n_0 ),
        .I1(DOB[1]),
        .I2(\app_rd_data0[86] [1]),
        .I3(DOA[1]),
        .I4(\app_rd_data0[88] [1]),
        .O(\mem_lat_inst[1].fd1_bslip_vld_reg[1] ));
  LUT4 #(
    .INIT(16'h0080)) 
    \mem_lat_inst[1].fd1_vld[1]_i_1 
       (.I0(app_rd_data0[7]),
        .I1(app_rd_data0[8]),
        .I2(app_rd_data0[0]),
        .I3(\mem_lat_inst[1].fd1_vld[1]_i_2_n_0 ),
        .O(\mem_lat_inst[1].fd1_vld_reg[1] ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \mem_lat_inst[1].fd1_vld[1]_i_2 
       (.I0(app_rd_data0[5]),
        .I1(app_rd_data0[4]),
        .I2(app_rd_data0[1]),
        .I3(app_rd_data0[6]),
        .I4(app_rd_data0[2]),
        .I5(app_rd_data0[3]),
        .O(\mem_lat_inst[1].fd1_vld[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \mem_lat_inst[1].rd0_vld[1]_i_1 
       (.I0(\mem_lat_inst[1].rd0_vld[1]_i_2_n_0 ),
        .I1(app_rd_data0[26]),
        .I2(app_rd_data0[24]),
        .I3(app_rd_data0[20]),
        .I4(app_rd_data0[19]),
        .I5(app_rd_data0[22]),
        .O(\mem_lat_inst[1].rd0_vld_reg[1] ));
  LUT4 #(
    .INIT(16'h0001)) 
    \mem_lat_inst[1].rd0_vld[1]_i_2 
       (.I0(app_rd_data0[25]),
        .I1(app_rd_data0[23]),
        .I2(app_rd_data0[27]),
        .I3(app_rd_data0[21]),
        .O(\mem_lat_inst[1].rd0_vld[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \mem_lat_inst[1].rd1_bslip_vld[1]_i_1 
       (.I0(\mem_lat_inst[1].rd0_vld[1]_i_2_n_0 ),
        .I1(app_rd_data0[22]),
        .I2(app_rd_data0[24]),
        .I3(app_rd_data0[19]),
        .I4(app_rd_data0[26]),
        .I5(app_rd_data0[20]),
        .O(\mem_lat_inst[1].rd1_bslip_vld_reg[1] ));
  LUT4 #(
    .INIT(16'h0001)) 
    \mem_lat_inst[1].rd1_vld[1]_i_1 
       (.I0(app_rd_data0[12]),
        .I1(app_rd_data0[15]),
        .I2(app_rd_data0[14]),
        .I3(\mem_lat_inst[1].rd1_vld[1]_i_2_n_0 ),
        .O(\mem_lat_inst[1].rd1_vld_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_lat_inst[1].rd1_vld[1]_i_2 
       (.I0(app_rd_data0[17]),
        .I1(app_rd_data0[10]),
        .I2(app_rd_data0[13]),
        .I3(app_rd_data0[16]),
        .I4(app_rd_data0[9]),
        .I5(app_rd_data0[11]),
        .O(\mem_lat_inst[1].rd1_vld[1]_i_2_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M memory_fd0_0_reg_0_15_0_3
       (.ADDRA({1'b0,rd_r_ptr}),
        .ADDRB({1'b0,rd_r_ptr}),
        .ADDRC({1'b0,rd_r_ptr}),
        .ADDRD({1'b0,Q}),
        .DIA(rd_data_map[10:9]),
        .DIB(rd_data_map[12:11]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(DOA),
        .DOB(DOB),
        .DOC(NLW_memory_fd0_0_reg_0_15_0_3_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_memory_fd0_0_reg_0_15_0_3_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M memory_fd0_1_reg_0_15_0_4
       (.ADDRA({1'b0,rd_r_ptr}),
        .ADDRB({1'b0,rd_r_ptr}),
        .ADDRC({1'b0,rd_r_ptr}),
        .ADDRD({1'b0,Q}),
        .DIA(rd_data_map[14:13]),
        .DIB(rd_data_map[16:15]),
        .DIC({1'b0,rd_data_map[17]}),
        .DID({1'b0,1'b0}),
        .DOA(\app_rd_data0[86] ),
        .DOB(\app_rd_data0[88] ),
        .DOC({NLW_memory_fd0_1_reg_0_15_0_4_DOC_UNCONNECTED[1],app_rd_data0[18]}),
        .DOD(NLW_memory_fd0_1_reg_0_15_0_4_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M memory_fd1_0_reg_0_15_0_3
       (.ADDRA({1'b0,rd_r_ptr}),
        .ADDRB({1'b0,rd_r_ptr}),
        .ADDRC({1'b0,rd_r_ptr}),
        .ADDRD({1'b0,Q}),
        .DIA(rd_data_map[28:27]),
        .DIB(rd_data_map[30:29]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(app_rd_data0[1:0]),
        .DOB(app_rd_data0[3:2]),
        .DOC(NLW_memory_fd1_0_reg_0_15_0_3_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_memory_fd1_0_reg_0_15_0_3_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M memory_fd1_1_reg_0_15_0_4
       (.ADDRA({1'b0,rd_r_ptr}),
        .ADDRB({1'b0,rd_r_ptr}),
        .ADDRC({1'b0,rd_r_ptr}),
        .ADDRD({1'b0,Q}),
        .DIA(rd_data_map[32:31]),
        .DIB(rd_data_map[34:33]),
        .DIC({1'b0,rd_data_map[35]}),
        .DID({1'b0,1'b0}),
        .DOA(app_rd_data0[5:4]),
        .DOB(app_rd_data0[7:6]),
        .DOC({NLW_memory_fd1_1_reg_0_15_0_4_DOC_UNCONNECTED[1],app_rd_data0[8]}),
        .DOD(NLW_memory_fd1_1_reg_0_15_0_4_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M memory_rd0_0_reg_0_15_0_3
       (.ADDRA({1'b0,rd_r_ptr}),
        .ADDRB({1'b0,rd_r_ptr}),
        .ADDRC({1'b0,rd_r_ptr}),
        .ADDRD({1'b0,Q}),
        .DIA(rd_data_map[1:0]),
        .DIB(rd_data_map[3:2]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(app_rd_data0[20:19]),
        .DOB(app_rd_data0[22:21]),
        .DOC(NLW_memory_rd0_0_reg_0_15_0_3_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_memory_rd0_0_reg_0_15_0_3_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M memory_rd0_1_reg_0_15_0_4
       (.ADDRA({1'b0,rd_r_ptr}),
        .ADDRB({1'b0,rd_r_ptr}),
        .ADDRC({1'b0,rd_r_ptr}),
        .ADDRD({1'b0,Q}),
        .DIA(rd_data_map[5:4]),
        .DIB(rd_data_map[7:6]),
        .DIC({1'b0,rd_data_map[8]}),
        .DID({1'b0,1'b0}),
        .DOA(app_rd_data0[24:23]),
        .DOB(app_rd_data0[26:25]),
        .DOC({NLW_memory_rd0_1_reg_0_15_0_4_DOC_UNCONNECTED[1],app_rd_data0[27]}),
        .DOD(NLW_memory_rd0_1_reg_0_15_0_4_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M memory_rd1_0_reg_0_15_0_3
       (.ADDRA({1'b0,rd_r_ptr}),
        .ADDRB({1'b0,rd_r_ptr}),
        .ADDRC({1'b0,rd_r_ptr}),
        .ADDRD({1'b0,Q}),
        .DIA(rd_data_map[19:18]),
        .DIB(rd_data_map[21:20]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(app_rd_data0[10:9]),
        .DOB(app_rd_data0[12:11]),
        .DOC(NLW_memory_rd1_0_reg_0_15_0_3_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_memory_rd1_0_reg_0_15_0_3_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M memory_rd1_1_reg_0_15_0_4
       (.ADDRA({1'b0,rd_r_ptr}),
        .ADDRB({1'b0,rd_r_ptr}),
        .ADDRC({1'b0,rd_r_ptr}),
        .ADDRD({1'b0,Q}),
        .DIA(rd_data_map[23:22]),
        .DIB(rd_data_map[25:24]),
        .DIC({1'b0,rd_data_map[26]}),
        .DID({1'b0,1'b0}),
        .DOA(app_rd_data0[14:13]),
        .DOB(app_rd_data0[16:15]),
        .DOC({NLW_memory_rd1_1_reg_0_15_0_4_DOC_UNCONNECTED[1],app_rd_data0[17]}),
        .DOD(NLW_memory_rd1_1_reg_0_15_0_4_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(1'b1));
  FDRE \rd_r_ptr_reg_rep[0] 
       (.C(CLK),
        .CE(max_lat_done_r_reg),
        .D(\rd_r_ptr_rep[0]_i_2__1_n_0 ),
        .Q(rd_r_ptr[0]),
        .R(rst_stg2_r_reg));
  FDRE \rd_r_ptr_reg_rep[1] 
       (.C(CLK),
        .CE(max_lat_done_r_reg),
        .D(\rd_r_ptr_rep[1]_i_1__1_n_0 ),
        .Q(rd_r_ptr[1]),
        .R(rst_stg2_r_reg));
  FDRE \rd_r_ptr_reg_rep[2] 
       (.C(CLK),
        .CE(max_lat_done_r_reg),
        .D(\rd_r_ptr_rep[2]_i_1__1_n_0 ),
        .Q(rd_r_ptr[2]),
        .R(rst_stg2_r_reg));
  FDRE \rd_r_ptr_reg_rep[3] 
       (.C(CLK),
        .CE(max_lat_done_r_reg),
        .D(\rd_r_ptr_rep[3]_i_1__1_n_0 ),
        .Q(rd_r_ptr[3]),
        .R(rst_stg2_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rd_r_ptr_rep[0]_i_2__1 
       (.I0(rd_r_ptr[0]),
        .O(\rd_r_ptr_rep[0]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_r_ptr_rep[1]_i_1__1 
       (.I0(rd_r_ptr[0]),
        .I1(rd_r_ptr[1]),
        .O(\rd_r_ptr_rep[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rd_r_ptr_rep[2]_i_1__1 
       (.I0(rd_r_ptr[0]),
        .I1(rd_r_ptr[1]),
        .I2(rd_r_ptr[2]),
        .O(\rd_r_ptr_rep[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rd_r_ptr_rep[3]_i_1__1 
       (.I0(rd_r_ptr[1]),
        .I1(rd_r_ptr[0]),
        .I2(rd_r_ptr[2]),
        .I3(rd_r_ptr[3]),
        .O(\rd_r_ptr_rep[3]_i_1__1_n_0 ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_rld_phy_read_data_align" *) 
module sram_migmig_7series_v2_4_qdr_rld_phy_read_data_align_1
   (DOA,
    DOB,
    \app_rd_data0[95] ,
    \app_rd_data0[97] ,
    app_rd_data0,
    \mem_lat_inst[2].rd1_vld_reg[2] ,
    \mem_lat_inst[2].rd0_vld_reg[2] ,
    \mem_lat_inst[2].rd1_bslip_vld_reg[2] ,
    \mem_lat_inst[2].fd1_vld_reg[2] ,
    \mem_lat_inst[2].fd0_vld_reg[2] ,
    \mem_lat_inst[2].fd1_bslip_vld_reg[2] ,
    CLK,
    rd_data_map,
    Q,
    rst_stg2_r_reg,
    max_lat_done_r_reg);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]\app_rd_data0[95] ;
  output [1:0]\app_rd_data0[97] ;
  output [27:0]app_rd_data0;
  output \mem_lat_inst[2].rd1_vld_reg[2] ;
  output \mem_lat_inst[2].rd0_vld_reg[2] ;
  output \mem_lat_inst[2].rd1_bslip_vld_reg[2] ;
  output \mem_lat_inst[2].fd1_vld_reg[2] ;
  output \mem_lat_inst[2].fd0_vld_reg[2] ;
  output \mem_lat_inst[2].fd1_bslip_vld_reg[2] ;
  input CLK;
  input [35:0]rd_data_map;
  input [3:0]Q;
  input rst_stg2_r_reg;
  input max_lat_done_r_reg;

  wire CLK;
  wire [1:0]DOA;
  wire [1:0]DOB;
  wire [3:0]Q;
  wire [27:0]app_rd_data0;
  wire [1:0]\app_rd_data0[95] ;
  wire [1:0]\app_rd_data0[97] ;
  wire max_lat_done_r_reg;
  wire \mem_lat_inst[2].fd0_vld[2]_i_2_n_0 ;
  wire \mem_lat_inst[2].fd0_vld_reg[2] ;
  wire \mem_lat_inst[2].fd1_bslip_vld_reg[2] ;
  wire \mem_lat_inst[2].fd1_vld[2]_i_2_n_0 ;
  wire \mem_lat_inst[2].fd1_vld_reg[2] ;
  wire \mem_lat_inst[2].rd0_vld[2]_i_2_n_0 ;
  wire \mem_lat_inst[2].rd0_vld_reg[2] ;
  wire \mem_lat_inst[2].rd1_bslip_vld_reg[2] ;
  wire \mem_lat_inst[2].rd1_vld[2]_i_2_n_0 ;
  wire \mem_lat_inst[2].rd1_vld_reg[2] ;
  wire [35:0]rd_data_map;
  wire [3:0]rd_r_ptr;
  wire \rd_r_ptr_rep[0]_i_2__0_n_0 ;
  wire \rd_r_ptr_rep[1]_i_1__0_n_0 ;
  wire \rd_r_ptr_rep[2]_i_1__0_n_0 ;
  wire \rd_r_ptr_rep[3]_i_1__0_n_0 ;
  wire rst_stg2_r_reg;
  wire [1:0]NLW_memory_fd0_0_reg_0_15_0_3_DOC_UNCONNECTED;
  wire [1:0]NLW_memory_fd0_0_reg_0_15_0_3_DOD_UNCONNECTED;
  wire [1:1]NLW_memory_fd0_1_reg_0_15_0_4_DOC_UNCONNECTED;
  wire [1:0]NLW_memory_fd0_1_reg_0_15_0_4_DOD_UNCONNECTED;
  wire [1:0]NLW_memory_fd1_0_reg_0_15_0_3_DOC_UNCONNECTED;
  wire [1:0]NLW_memory_fd1_0_reg_0_15_0_3_DOD_UNCONNECTED;
  wire [1:1]NLW_memory_fd1_1_reg_0_15_0_4_DOC_UNCONNECTED;
  wire [1:0]NLW_memory_fd1_1_reg_0_15_0_4_DOD_UNCONNECTED;
  wire [1:0]NLW_memory_rd0_0_reg_0_15_0_3_DOC_UNCONNECTED;
  wire [1:0]NLW_memory_rd0_0_reg_0_15_0_3_DOD_UNCONNECTED;
  wire [1:1]NLW_memory_rd0_1_reg_0_15_0_4_DOC_UNCONNECTED;
  wire [1:0]NLW_memory_rd0_1_reg_0_15_0_4_DOD_UNCONNECTED;
  wire [1:0]NLW_memory_rd1_0_reg_0_15_0_3_DOC_UNCONNECTED;
  wire [1:0]NLW_memory_rd1_0_reg_0_15_0_3_DOD_UNCONNECTED;
  wire [1:1]NLW_memory_rd1_1_reg_0_15_0_4_DOC_UNCONNECTED;
  wire [1:0]NLW_memory_rd1_1_reg_0_15_0_4_DOD_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \mem_lat_inst[2].fd0_vld[2]_i_1 
       (.I0(\mem_lat_inst[2].fd0_vld[2]_i_2_n_0 ),
        .I1(DOB[1]),
        .I2(\app_rd_data0[95] [1]),
        .I3(DOA[1]),
        .I4(\app_rd_data0[97] [1]),
        .O(\mem_lat_inst[2].fd0_vld_reg[2] ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \mem_lat_inst[2].fd0_vld[2]_i_2 
       (.I0(DOA[0]),
        .I1(DOB[0]),
        .I2(app_rd_data0[18]),
        .I3(\app_rd_data0[97] [0]),
        .I4(\app_rd_data0[95] [0]),
        .O(\mem_lat_inst[2].fd0_vld[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mem_lat_inst[2].fd1_bslip_vld[2]_i_1 
       (.I0(\mem_lat_inst[2].fd0_vld[2]_i_2_n_0 ),
        .I1(DOB[1]),
        .I2(\app_rd_data0[95] [1]),
        .I3(DOA[1]),
        .I4(\app_rd_data0[97] [1]),
        .O(\mem_lat_inst[2].fd1_bslip_vld_reg[2] ));
  LUT4 #(
    .INIT(16'h0080)) 
    \mem_lat_inst[2].fd1_vld[2]_i_1 
       (.I0(app_rd_data0[7]),
        .I1(app_rd_data0[8]),
        .I2(app_rd_data0[0]),
        .I3(\mem_lat_inst[2].fd1_vld[2]_i_2_n_0 ),
        .O(\mem_lat_inst[2].fd1_vld_reg[2] ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \mem_lat_inst[2].fd1_vld[2]_i_2 
       (.I0(app_rd_data0[5]),
        .I1(app_rd_data0[4]),
        .I2(app_rd_data0[1]),
        .I3(app_rd_data0[6]),
        .I4(app_rd_data0[2]),
        .I5(app_rd_data0[3]),
        .O(\mem_lat_inst[2].fd1_vld[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \mem_lat_inst[2].rd0_vld[2]_i_1 
       (.I0(\mem_lat_inst[2].rd0_vld[2]_i_2_n_0 ),
        .I1(app_rd_data0[26]),
        .I2(app_rd_data0[24]),
        .I3(app_rd_data0[20]),
        .I4(app_rd_data0[19]),
        .I5(app_rd_data0[22]),
        .O(\mem_lat_inst[2].rd0_vld_reg[2] ));
  LUT4 #(
    .INIT(16'h0001)) 
    \mem_lat_inst[2].rd0_vld[2]_i_2 
       (.I0(app_rd_data0[25]),
        .I1(app_rd_data0[23]),
        .I2(app_rd_data0[27]),
        .I3(app_rd_data0[21]),
        .O(\mem_lat_inst[2].rd0_vld[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \mem_lat_inst[2].rd1_bslip_vld[2]_i_1 
       (.I0(\mem_lat_inst[2].rd0_vld[2]_i_2_n_0 ),
        .I1(app_rd_data0[22]),
        .I2(app_rd_data0[24]),
        .I3(app_rd_data0[19]),
        .I4(app_rd_data0[26]),
        .I5(app_rd_data0[20]),
        .O(\mem_lat_inst[2].rd1_bslip_vld_reg[2] ));
  LUT4 #(
    .INIT(16'h0001)) 
    \mem_lat_inst[2].rd1_vld[2]_i_1 
       (.I0(app_rd_data0[12]),
        .I1(app_rd_data0[15]),
        .I2(app_rd_data0[14]),
        .I3(\mem_lat_inst[2].rd1_vld[2]_i_2_n_0 ),
        .O(\mem_lat_inst[2].rd1_vld_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_lat_inst[2].rd1_vld[2]_i_2 
       (.I0(app_rd_data0[17]),
        .I1(app_rd_data0[10]),
        .I2(app_rd_data0[13]),
        .I3(app_rd_data0[16]),
        .I4(app_rd_data0[9]),
        .I5(app_rd_data0[11]),
        .O(\mem_lat_inst[2].rd1_vld[2]_i_2_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M memory_fd0_0_reg_0_15_0_3
       (.ADDRA({1'b0,rd_r_ptr}),
        .ADDRB({1'b0,rd_r_ptr}),
        .ADDRC({1'b0,rd_r_ptr}),
        .ADDRD({1'b0,Q}),
        .DIA(rd_data_map[10:9]),
        .DIB(rd_data_map[12:11]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(DOA),
        .DOB(DOB),
        .DOC(NLW_memory_fd0_0_reg_0_15_0_3_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_memory_fd0_0_reg_0_15_0_3_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M memory_fd0_1_reg_0_15_0_4
       (.ADDRA({1'b0,rd_r_ptr}),
        .ADDRB({1'b0,rd_r_ptr}),
        .ADDRC({1'b0,rd_r_ptr}),
        .ADDRD({1'b0,Q}),
        .DIA(rd_data_map[14:13]),
        .DIB(rd_data_map[16:15]),
        .DIC({1'b0,rd_data_map[17]}),
        .DID({1'b0,1'b0}),
        .DOA(\app_rd_data0[95] ),
        .DOB(\app_rd_data0[97] ),
        .DOC({NLW_memory_fd0_1_reg_0_15_0_4_DOC_UNCONNECTED[1],app_rd_data0[18]}),
        .DOD(NLW_memory_fd0_1_reg_0_15_0_4_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M memory_fd1_0_reg_0_15_0_3
       (.ADDRA({1'b0,rd_r_ptr}),
        .ADDRB({1'b0,rd_r_ptr}),
        .ADDRC({1'b0,rd_r_ptr}),
        .ADDRD({1'b0,Q}),
        .DIA(rd_data_map[28:27]),
        .DIB(rd_data_map[30:29]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(app_rd_data0[1:0]),
        .DOB(app_rd_data0[3:2]),
        .DOC(NLW_memory_fd1_0_reg_0_15_0_3_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_memory_fd1_0_reg_0_15_0_3_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M memory_fd1_1_reg_0_15_0_4
       (.ADDRA({1'b0,rd_r_ptr}),
        .ADDRB({1'b0,rd_r_ptr}),
        .ADDRC({1'b0,rd_r_ptr}),
        .ADDRD({1'b0,Q}),
        .DIA(rd_data_map[32:31]),
        .DIB(rd_data_map[34:33]),
        .DIC({1'b0,rd_data_map[35]}),
        .DID({1'b0,1'b0}),
        .DOA(app_rd_data0[5:4]),
        .DOB(app_rd_data0[7:6]),
        .DOC({NLW_memory_fd1_1_reg_0_15_0_4_DOC_UNCONNECTED[1],app_rd_data0[8]}),
        .DOD(NLW_memory_fd1_1_reg_0_15_0_4_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M memory_rd0_0_reg_0_15_0_3
       (.ADDRA({1'b0,rd_r_ptr}),
        .ADDRB({1'b0,rd_r_ptr}),
        .ADDRC({1'b0,rd_r_ptr}),
        .ADDRD({1'b0,Q}),
        .DIA(rd_data_map[1:0]),
        .DIB(rd_data_map[3:2]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(app_rd_data0[20:19]),
        .DOB(app_rd_data0[22:21]),
        .DOC(NLW_memory_rd0_0_reg_0_15_0_3_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_memory_rd0_0_reg_0_15_0_3_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M memory_rd0_1_reg_0_15_0_4
       (.ADDRA({1'b0,rd_r_ptr}),
        .ADDRB({1'b0,rd_r_ptr}),
        .ADDRC({1'b0,rd_r_ptr}),
        .ADDRD({1'b0,Q}),
        .DIA(rd_data_map[5:4]),
        .DIB(rd_data_map[7:6]),
        .DIC({1'b0,rd_data_map[8]}),
        .DID({1'b0,1'b0}),
        .DOA(app_rd_data0[24:23]),
        .DOB(app_rd_data0[26:25]),
        .DOC({NLW_memory_rd0_1_reg_0_15_0_4_DOC_UNCONNECTED[1],app_rd_data0[27]}),
        .DOD(NLW_memory_rd0_1_reg_0_15_0_4_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M memory_rd1_0_reg_0_15_0_3
       (.ADDRA({1'b0,rd_r_ptr}),
        .ADDRB({1'b0,rd_r_ptr}),
        .ADDRC({1'b0,rd_r_ptr}),
        .ADDRD({1'b0,Q}),
        .DIA(rd_data_map[19:18]),
        .DIB(rd_data_map[21:20]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(app_rd_data0[10:9]),
        .DOB(app_rd_data0[12:11]),
        .DOC(NLW_memory_rd1_0_reg_0_15_0_3_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_memory_rd1_0_reg_0_15_0_3_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M memory_rd1_1_reg_0_15_0_4
       (.ADDRA({1'b0,rd_r_ptr}),
        .ADDRB({1'b0,rd_r_ptr}),
        .ADDRC({1'b0,rd_r_ptr}),
        .ADDRD({1'b0,Q}),
        .DIA(rd_data_map[23:22]),
        .DIB(rd_data_map[25:24]),
        .DIC({1'b0,rd_data_map[26]}),
        .DID({1'b0,1'b0}),
        .DOA(app_rd_data0[14:13]),
        .DOB(app_rd_data0[16:15]),
        .DOC({NLW_memory_rd1_1_reg_0_15_0_4_DOC_UNCONNECTED[1],app_rd_data0[17]}),
        .DOD(NLW_memory_rd1_1_reg_0_15_0_4_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(1'b1));
  FDRE \rd_r_ptr_reg_rep[0] 
       (.C(CLK),
        .CE(max_lat_done_r_reg),
        .D(\rd_r_ptr_rep[0]_i_2__0_n_0 ),
        .Q(rd_r_ptr[0]),
        .R(rst_stg2_r_reg));
  FDRE \rd_r_ptr_reg_rep[1] 
       (.C(CLK),
        .CE(max_lat_done_r_reg),
        .D(\rd_r_ptr_rep[1]_i_1__0_n_0 ),
        .Q(rd_r_ptr[1]),
        .R(rst_stg2_r_reg));
  FDRE \rd_r_ptr_reg_rep[2] 
       (.C(CLK),
        .CE(max_lat_done_r_reg),
        .D(\rd_r_ptr_rep[2]_i_1__0_n_0 ),
        .Q(rd_r_ptr[2]),
        .R(rst_stg2_r_reg));
  FDRE \rd_r_ptr_reg_rep[3] 
       (.C(CLK),
        .CE(max_lat_done_r_reg),
        .D(\rd_r_ptr_rep[3]_i_1__0_n_0 ),
        .Q(rd_r_ptr[3]),
        .R(rst_stg2_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rd_r_ptr_rep[0]_i_2__0 
       (.I0(rd_r_ptr[0]),
        .O(\rd_r_ptr_rep[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_r_ptr_rep[1]_i_1__0 
       (.I0(rd_r_ptr[0]),
        .I1(rd_r_ptr[1]),
        .O(\rd_r_ptr_rep[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rd_r_ptr_rep[2]_i_1__0 
       (.I0(rd_r_ptr[0]),
        .I1(rd_r_ptr[1]),
        .I2(rd_r_ptr[2]),
        .O(\rd_r_ptr_rep[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rd_r_ptr_rep[3]_i_1__0 
       (.I0(rd_r_ptr[1]),
        .I1(rd_r_ptr[0]),
        .I2(rd_r_ptr[2]),
        .I3(rd_r_ptr[3]),
        .O(\rd_r_ptr_rep[3]_i_1__0_n_0 ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_rld_phy_read_data_align" *) 
module sram_migmig_7series_v2_4_qdr_rld_phy_read_data_align_2
   (DOA,
    DOB,
    \app_rd_data0[140] ,
    \app_rd_data0[142] ,
    app_rd_data0,
    \mem_lat_inst[3].rd1_vld_reg[3] ,
    \mem_lat_inst[3].rd0_vld_reg[3] ,
    \mem_lat_inst[3].rd1_bslip_vld_reg[3] ,
    \mem_lat_inst[3].fd1_vld_reg[3] ,
    \mem_lat_inst[3].fd0_vld_reg[3] ,
    \mem_lat_inst[3].fd1_bslip_vld_reg[3] ,
    CLK,
    rd_data_map,
    Q,
    rst_stg2_r_reg,
    max_lat_done_r_reg);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]\app_rd_data0[140] ;
  output [1:0]\app_rd_data0[142] ;
  output [27:0]app_rd_data0;
  output \mem_lat_inst[3].rd1_vld_reg[3] ;
  output \mem_lat_inst[3].rd0_vld_reg[3] ;
  output \mem_lat_inst[3].rd1_bslip_vld_reg[3] ;
  output \mem_lat_inst[3].fd1_vld_reg[3] ;
  output \mem_lat_inst[3].fd0_vld_reg[3] ;
  output \mem_lat_inst[3].fd1_bslip_vld_reg[3] ;
  input CLK;
  input [35:0]rd_data_map;
  input [3:0]Q;
  input rst_stg2_r_reg;
  input max_lat_done_r_reg;

  wire CLK;
  wire [1:0]DOA;
  wire [1:0]DOB;
  wire [3:0]Q;
  wire [27:0]app_rd_data0;
  wire [1:0]\app_rd_data0[140] ;
  wire [1:0]\app_rd_data0[142] ;
  wire max_lat_done_r_reg;
  wire \mem_lat_inst[3].fd0_vld[3]_i_2_n_0 ;
  wire \mem_lat_inst[3].fd0_vld_reg[3] ;
  wire \mem_lat_inst[3].fd1_bslip_vld_reg[3] ;
  wire \mem_lat_inst[3].fd1_vld[3]_i_2_n_0 ;
  wire \mem_lat_inst[3].fd1_vld_reg[3] ;
  wire \mem_lat_inst[3].rd0_vld[3]_i_2_n_0 ;
  wire \mem_lat_inst[3].rd0_vld_reg[3] ;
  wire \mem_lat_inst[3].rd1_bslip_vld_reg[3] ;
  wire \mem_lat_inst[3].rd1_vld[3]_i_2_n_0 ;
  wire \mem_lat_inst[3].rd1_vld_reg[3] ;
  wire [35:0]rd_data_map;
  wire [3:0]rd_r_ptr;
  wire \rd_r_ptr_rep[0]_i_2_n_0 ;
  wire \rd_r_ptr_rep[1]_i_1_n_0 ;
  wire \rd_r_ptr_rep[2]_i_1_n_0 ;
  wire \rd_r_ptr_rep[3]_i_1_n_0 ;
  wire rst_stg2_r_reg;
  wire [1:0]NLW_memory_fd0_0_reg_0_15_0_3_DOC_UNCONNECTED;
  wire [1:0]NLW_memory_fd0_0_reg_0_15_0_3_DOD_UNCONNECTED;
  wire [1:1]NLW_memory_fd0_1_reg_0_15_0_4_DOC_UNCONNECTED;
  wire [1:0]NLW_memory_fd0_1_reg_0_15_0_4_DOD_UNCONNECTED;
  wire [1:0]NLW_memory_fd1_0_reg_0_15_0_3_DOC_UNCONNECTED;
  wire [1:0]NLW_memory_fd1_0_reg_0_15_0_3_DOD_UNCONNECTED;
  wire [1:1]NLW_memory_fd1_1_reg_0_15_0_4_DOC_UNCONNECTED;
  wire [1:0]NLW_memory_fd1_1_reg_0_15_0_4_DOD_UNCONNECTED;
  wire [1:0]NLW_memory_rd0_0_reg_0_15_0_3_DOC_UNCONNECTED;
  wire [1:0]NLW_memory_rd0_0_reg_0_15_0_3_DOD_UNCONNECTED;
  wire [1:1]NLW_memory_rd0_1_reg_0_15_0_4_DOC_UNCONNECTED;
  wire [1:0]NLW_memory_rd0_1_reg_0_15_0_4_DOD_UNCONNECTED;
  wire [1:0]NLW_memory_rd1_0_reg_0_15_0_3_DOC_UNCONNECTED;
  wire [1:0]NLW_memory_rd1_0_reg_0_15_0_3_DOD_UNCONNECTED;
  wire [1:1]NLW_memory_rd1_1_reg_0_15_0_4_DOC_UNCONNECTED;
  wire [1:0]NLW_memory_rd1_1_reg_0_15_0_4_DOD_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \mem_lat_inst[3].fd0_vld[3]_i_1 
       (.I0(\mem_lat_inst[3].fd0_vld[3]_i_2_n_0 ),
        .I1(app_rd_data0[21]),
        .I2(app_rd_data0[23]),
        .I3(app_rd_data0[19]),
        .I4(app_rd_data0[25]),
        .O(\mem_lat_inst[3].fd0_vld_reg[3] ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \mem_lat_inst[3].fd0_vld[3]_i_2 
       (.I0(app_rd_data0[18]),
        .I1(app_rd_data0[20]),
        .I2(app_rd_data0[26]),
        .I3(app_rd_data0[24]),
        .I4(app_rd_data0[22]),
        .O(\mem_lat_inst[3].fd0_vld[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mem_lat_inst[3].fd1_bslip_vld[3]_i_1 
       (.I0(\mem_lat_inst[3].fd0_vld[3]_i_2_n_0 ),
        .I1(app_rd_data0[21]),
        .I2(app_rd_data0[23]),
        .I3(app_rd_data0[19]),
        .I4(app_rd_data0[25]),
        .O(\mem_lat_inst[3].fd1_bslip_vld_reg[3] ));
  LUT4 #(
    .INIT(16'h0080)) 
    \mem_lat_inst[3].fd1_vld[3]_i_1 
       (.I0(app_rd_data0[7]),
        .I1(app_rd_data0[8]),
        .I2(app_rd_data0[0]),
        .I3(\mem_lat_inst[3].fd1_vld[3]_i_2_n_0 ),
        .O(\mem_lat_inst[3].fd1_vld_reg[3] ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \mem_lat_inst[3].fd1_vld[3]_i_2 
       (.I0(app_rd_data0[5]),
        .I1(app_rd_data0[4]),
        .I2(app_rd_data0[1]),
        .I3(app_rd_data0[6]),
        .I4(app_rd_data0[2]),
        .I5(app_rd_data0[3]),
        .O(\mem_lat_inst[3].fd1_vld[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \mem_lat_inst[3].rd0_vld[3]_i_1 
       (.I0(\mem_lat_inst[3].rd0_vld[3]_i_2_n_0 ),
        .I1(\app_rd_data0[142] [1]),
        .I2(\app_rd_data0[140] [1]),
        .I3(DOA[1]),
        .I4(DOA[0]),
        .I5(DOB[1]),
        .O(\mem_lat_inst[3].rd0_vld_reg[3] ));
  LUT4 #(
    .INIT(16'h0001)) 
    \mem_lat_inst[3].rd0_vld[3]_i_2 
       (.I0(\app_rd_data0[142] [0]),
        .I1(\app_rd_data0[140] [0]),
        .I2(app_rd_data0[27]),
        .I3(DOB[0]),
        .O(\mem_lat_inst[3].rd0_vld[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \mem_lat_inst[3].rd1_bslip_vld[3]_i_1 
       (.I0(\mem_lat_inst[3].rd0_vld[3]_i_2_n_0 ),
        .I1(DOB[1]),
        .I2(\app_rd_data0[140] [1]),
        .I3(DOA[0]),
        .I4(\app_rd_data0[142] [1]),
        .I5(DOA[1]),
        .O(\mem_lat_inst[3].rd1_bslip_vld_reg[3] ));
  LUT4 #(
    .INIT(16'h0001)) 
    \mem_lat_inst[3].rd1_vld[3]_i_1 
       (.I0(app_rd_data0[12]),
        .I1(app_rd_data0[15]),
        .I2(app_rd_data0[14]),
        .I3(\mem_lat_inst[3].rd1_vld[3]_i_2_n_0 ),
        .O(\mem_lat_inst[3].rd1_vld_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_lat_inst[3].rd1_vld[3]_i_2 
       (.I0(app_rd_data0[17]),
        .I1(app_rd_data0[10]),
        .I2(app_rd_data0[13]),
        .I3(app_rd_data0[16]),
        .I4(app_rd_data0[9]),
        .I5(app_rd_data0[11]),
        .O(\mem_lat_inst[3].rd1_vld[3]_i_2_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M memory_fd0_0_reg_0_15_0_3
       (.ADDRA({1'b0,rd_r_ptr}),
        .ADDRB({1'b0,rd_r_ptr}),
        .ADDRC({1'b0,rd_r_ptr}),
        .ADDRD({1'b0,Q}),
        .DIA(rd_data_map[10:9]),
        .DIB(rd_data_map[12:11]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(app_rd_data0[19:18]),
        .DOB(app_rd_data0[21:20]),
        .DOC(NLW_memory_fd0_0_reg_0_15_0_3_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_memory_fd0_0_reg_0_15_0_3_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M memory_fd0_1_reg_0_15_0_4
       (.ADDRA({1'b0,rd_r_ptr}),
        .ADDRB({1'b0,rd_r_ptr}),
        .ADDRC({1'b0,rd_r_ptr}),
        .ADDRD({1'b0,Q}),
        .DIA(rd_data_map[14:13]),
        .DIB(rd_data_map[16:15]),
        .DIC({1'b0,rd_data_map[17]}),
        .DID({1'b0,1'b0}),
        .DOA(app_rd_data0[23:22]),
        .DOB(app_rd_data0[25:24]),
        .DOC({NLW_memory_fd0_1_reg_0_15_0_4_DOC_UNCONNECTED[1],app_rd_data0[26]}),
        .DOD(NLW_memory_fd0_1_reg_0_15_0_4_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M memory_fd1_0_reg_0_15_0_3
       (.ADDRA({1'b0,rd_r_ptr}),
        .ADDRB({1'b0,rd_r_ptr}),
        .ADDRC({1'b0,rd_r_ptr}),
        .ADDRD({1'b0,Q}),
        .DIA(rd_data_map[28:27]),
        .DIB(rd_data_map[30:29]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(app_rd_data0[1:0]),
        .DOB(app_rd_data0[3:2]),
        .DOC(NLW_memory_fd1_0_reg_0_15_0_3_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_memory_fd1_0_reg_0_15_0_3_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M memory_fd1_1_reg_0_15_0_4
       (.ADDRA({1'b0,rd_r_ptr}),
        .ADDRB({1'b0,rd_r_ptr}),
        .ADDRC({1'b0,rd_r_ptr}),
        .ADDRD({1'b0,Q}),
        .DIA(rd_data_map[32:31]),
        .DIB(rd_data_map[34:33]),
        .DIC({1'b0,rd_data_map[35]}),
        .DID({1'b0,1'b0}),
        .DOA(app_rd_data0[5:4]),
        .DOB(app_rd_data0[7:6]),
        .DOC({NLW_memory_fd1_1_reg_0_15_0_4_DOC_UNCONNECTED[1],app_rd_data0[8]}),
        .DOD(NLW_memory_fd1_1_reg_0_15_0_4_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M memory_rd0_0_reg_0_15_0_3
       (.ADDRA({1'b0,rd_r_ptr}),
        .ADDRB({1'b0,rd_r_ptr}),
        .ADDRC({1'b0,rd_r_ptr}),
        .ADDRD({1'b0,Q}),
        .DIA(rd_data_map[1:0]),
        .DIB(rd_data_map[3:2]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(DOA),
        .DOB(DOB),
        .DOC(NLW_memory_rd0_0_reg_0_15_0_3_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_memory_rd0_0_reg_0_15_0_3_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M memory_rd0_1_reg_0_15_0_4
       (.ADDRA({1'b0,rd_r_ptr}),
        .ADDRB({1'b0,rd_r_ptr}),
        .ADDRC({1'b0,rd_r_ptr}),
        .ADDRD({1'b0,Q}),
        .DIA(rd_data_map[5:4]),
        .DIB(rd_data_map[7:6]),
        .DIC({1'b0,rd_data_map[8]}),
        .DID({1'b0,1'b0}),
        .DOA(\app_rd_data0[140] ),
        .DOB(\app_rd_data0[142] ),
        .DOC({NLW_memory_rd0_1_reg_0_15_0_4_DOC_UNCONNECTED[1],app_rd_data0[27]}),
        .DOD(NLW_memory_rd0_1_reg_0_15_0_4_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M memory_rd1_0_reg_0_15_0_3
       (.ADDRA({1'b0,rd_r_ptr}),
        .ADDRB({1'b0,rd_r_ptr}),
        .ADDRC({1'b0,rd_r_ptr}),
        .ADDRD({1'b0,Q}),
        .DIA(rd_data_map[19:18]),
        .DIB(rd_data_map[21:20]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(app_rd_data0[10:9]),
        .DOB(app_rd_data0[12:11]),
        .DOC(NLW_memory_rd1_0_reg_0_15_0_3_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_memory_rd1_0_reg_0_15_0_3_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M memory_rd1_1_reg_0_15_0_4
       (.ADDRA({1'b0,rd_r_ptr}),
        .ADDRB({1'b0,rd_r_ptr}),
        .ADDRC({1'b0,rd_r_ptr}),
        .ADDRD({1'b0,Q}),
        .DIA(rd_data_map[23:22]),
        .DIB(rd_data_map[25:24]),
        .DIC({1'b0,rd_data_map[26]}),
        .DID({1'b0,1'b0}),
        .DOA(app_rd_data0[14:13]),
        .DOB(app_rd_data0[16:15]),
        .DOC({NLW_memory_rd1_1_reg_0_15_0_4_DOC_UNCONNECTED[1],app_rd_data0[17]}),
        .DOD(NLW_memory_rd1_1_reg_0_15_0_4_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(1'b1));
  FDRE \rd_r_ptr_reg_rep[0] 
       (.C(CLK),
        .CE(max_lat_done_r_reg),
        .D(\rd_r_ptr_rep[0]_i_2_n_0 ),
        .Q(rd_r_ptr[0]),
        .R(rst_stg2_r_reg));
  FDRE \rd_r_ptr_reg_rep[1] 
       (.C(CLK),
        .CE(max_lat_done_r_reg),
        .D(\rd_r_ptr_rep[1]_i_1_n_0 ),
        .Q(rd_r_ptr[1]),
        .R(rst_stg2_r_reg));
  FDRE \rd_r_ptr_reg_rep[2] 
       (.C(CLK),
        .CE(max_lat_done_r_reg),
        .D(\rd_r_ptr_rep[2]_i_1_n_0 ),
        .Q(rd_r_ptr[2]),
        .R(rst_stg2_r_reg));
  FDRE \rd_r_ptr_reg_rep[3] 
       (.C(CLK),
        .CE(max_lat_done_r_reg),
        .D(\rd_r_ptr_rep[3]_i_1_n_0 ),
        .Q(rd_r_ptr[3]),
        .R(rst_stg2_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rd_r_ptr_rep[0]_i_2 
       (.I0(rd_r_ptr[0]),
        .O(\rd_r_ptr_rep[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_r_ptr_rep[1]_i_1 
       (.I0(rd_r_ptr[0]),
        .I1(rd_r_ptr[1]),
        .O(\rd_r_ptr_rep[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rd_r_ptr_rep[2]_i_1 
       (.I0(rd_r_ptr[0]),
        .I1(rd_r_ptr[1]),
        .I2(rd_r_ptr[2]),
        .O(\rd_r_ptr_rep[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rd_r_ptr_rep[3]_i_1 
       (.I0(rd_r_ptr[1]),
        .I1(rd_r_ptr[0]),
        .I2(rd_r_ptr[2]),
        .I3(rd_r_ptr[3]),
        .O(\rd_r_ptr_rep[3]_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_rld_phy_read_stage2_cal" *) 
module sram_migmig_7series_v2_4_qdr_rld_phy_read_stage2_cal
   (clkdiv_phase_cal_done_5r,
    max_lat_done,
    max_lat_done_r,
    lat_adj_done6_in,
    lat_adj_done4_in,
    lat_adj_done2_in,
    \adj_lat_inst.inc_lat_inst[3].lat_adj_done_reg[3]_0 ,
    \gen_rd_valid[1].gen_data_valid_2.data_valid_reg[1] ,
    \rd_r_ptr_reg_rep[0] ,
    \rd_r_ptr_reg_rep[3] ,
    \rd_r_ptr_reg_rep[3]_0 ,
    \rd_r_ptr_reg_rep[3]_1 ,
    \byte_cnt_reg[2]_0 ,
    pi_edge_adv_reg_0,
    addr,
    Q,
    \cmplx_burst_bytes_r_reg[30] ,
    \pi_edge_adv_wait_cnt_reg[3]_0 ,
    \byte_sel_cnt_reg[2] ,
    \byte_sel_cnt_reg[2]_0 ,
    \calib_sel_reg[1] ,
    \byte_cnt_reg[2]_1 ,
    \calib_zero_inputs_reg[0] ,
    cmplx_rd_data_valid,
    \rd_addr_r_reg[0] ,
    \cmplx_burst_bytes_r_reg[35] ,
    \cmplx_burst_bytes_r_reg[35]_0 ,
    \cmplx_burst_bytes_r_reg[35]_1 ,
    clkdiv_phase_cal_done_reg_0,
    clkdiv_phase_cal_done_reg_1,
    clkdiv_phase_cal_done_reg_2,
    clkdiv_phase_cal_done_reg_3,
    pi_edge_adv_reg_1,
    \byte_cnt_reg[0]_0 ,
    pi_edge_adv_reg_2,
    inc_byte_cnt_reg_0,
    pi_edge_adv0,
    \pi_edge_adv_wait_cnt_reg[2]_0 ,
    \solid_cntr_present[3].byte_comp_cnt_r_reg[0] ,
    rst_stg2_r_reg,
    CLK,
    \rd_r_ptr_reg_rep[3]_2 ,
    \rd_r_ptr_reg_rep[3]_3 ,
    \rd_r_ptr_reg_rep[3]_4 ,
    \rd_r_ptr_reg_rep[3]_5 ,
    \rd_r_ptr_reg_rep[3]_6 ,
    \rd_r_ptr_reg_rep[3]_7 ,
    \rd_r_ptr_reg_rep[3]_8 ,
    \rd_r_ptr_reg_rep[3]_9 ,
    \rd_r_ptr_reg_rep[3]_10 ,
    \rd_r_ptr_reg_rep[3]_11 ,
    \rd_r_ptr_reg_rep[3]_12 ,
    \rd_r_ptr_reg_rep[3]_13 ,
    \rd_r_ptr_reg_rep[3]_14 ,
    \rd_r_ptr_reg_rep[3]_15 ,
    \rd_r_ptr_reg_rep[3]_16 ,
    \rd_r_ptr_reg_rep[3]_17 ,
    p_1_out,
    \rd_r_ptr_reg_rep[3]_18 ,
    \rd_r_ptr_reg_rep[3]_19 ,
    \rd_r_ptr_reg_rep[3]_20 ,
    \rd_r_ptr_reg_rep[3]_21 ,
    \rd_r_ptr_reg_rep[3]_22 ,
    \rd_r_ptr_reg_rep[3]_23 ,
    \rd_r_ptr_reg_rep[3]_24 ,
    \rd_r_ptr_reg_rep[3]_25 ,
    \adj_lat_inst.inc_lat_inst[0].inc_latency_reg[0]_0 ,
    \adj_lat_inst.inc_lat_inst[1].inc_latency_reg[1]_0 ,
    \adj_lat_inst.inc_lat_inst[2].inc_latency_reg[2]_0 ,
    \adj_lat_inst.inc_lat_inst[3].inc_latency_reg[3]_0 ,
    inc_byte_cnt_reg_1,
    clkdiv_phase_cal_done_5r_reg_0,
    \valid_latency_reg[1]_0 ,
    \valid_latency_reg[1]_1 ,
    \valid_latency_reg[1]_2 ,
    \valid_latency_reg[1]_3 ,
    po_delay_done_reg,
    wrcal_adj_rdy,
    byte_sel_cnt1,
    rdlvl_stg1_done_r_reg,
    \byte_sel_cnt_reg[2]_1 ,
    wrcal_adj_rdy_r_reg,
    \pi_lane_r_reg[1] ,
    d_in,
    cal_stage2_start_r_reg,
    edge_adv_cal_start_r_reg_0,
    app_rd_data0,
    D);
  output clkdiv_phase_cal_done_5r;
  output max_lat_done;
  output max_lat_done_r;
  output lat_adj_done6_in;
  output lat_adj_done4_in;
  output lat_adj_done2_in;
  output \adj_lat_inst.inc_lat_inst[3].lat_adj_done_reg[3]_0 ;
  output \gen_rd_valid[1].gen_data_valid_2.data_valid_reg[1] ;
  output \rd_r_ptr_reg_rep[0] ;
  output \rd_r_ptr_reg_rep[3] ;
  output \rd_r_ptr_reg_rep[3]_0 ;
  output \rd_r_ptr_reg_rep[3]_1 ;
  output \byte_cnt_reg[2]_0 ;
  output pi_edge_adv_reg_0;
  output [3:0]addr;
  output [4:0]Q;
  output \cmplx_burst_bytes_r_reg[30] ;
  output [1:0]\pi_edge_adv_wait_cnt_reg[3]_0 ;
  output \byte_sel_cnt_reg[2] ;
  output \byte_sel_cnt_reg[2]_0 ;
  output \calib_sel_reg[1] ;
  output \byte_cnt_reg[2]_1 ;
  output \calib_zero_inputs_reg[0] ;
  output cmplx_rd_data_valid;
  output \rd_addr_r_reg[0] ;
  output \cmplx_burst_bytes_r_reg[35] ;
  output \cmplx_burst_bytes_r_reg[35]_0 ;
  output \cmplx_burst_bytes_r_reg[35]_1 ;
  output clkdiv_phase_cal_done_reg_0;
  output clkdiv_phase_cal_done_reg_1;
  output clkdiv_phase_cal_done_reg_2;
  output clkdiv_phase_cal_done_reg_3;
  output pi_edge_adv_reg_1;
  output \byte_cnt_reg[0]_0 ;
  output pi_edge_adv_reg_2;
  output inc_byte_cnt_reg_0;
  output pi_edge_adv0;
  output \pi_edge_adv_wait_cnt_reg[2]_0 ;
  output [3:0]\solid_cntr_present[3].byte_comp_cnt_r_reg[0] ;
  input rst_stg2_r_reg;
  input CLK;
  input \rd_r_ptr_reg_rep[3]_2 ;
  input \rd_r_ptr_reg_rep[3]_3 ;
  input \rd_r_ptr_reg_rep[3]_4 ;
  input \rd_r_ptr_reg_rep[3]_5 ;
  input \rd_r_ptr_reg_rep[3]_6 ;
  input \rd_r_ptr_reg_rep[3]_7 ;
  input \rd_r_ptr_reg_rep[3]_8 ;
  input \rd_r_ptr_reg_rep[3]_9 ;
  input \rd_r_ptr_reg_rep[3]_10 ;
  input \rd_r_ptr_reg_rep[3]_11 ;
  input \rd_r_ptr_reg_rep[3]_12 ;
  input \rd_r_ptr_reg_rep[3]_13 ;
  input \rd_r_ptr_reg_rep[3]_14 ;
  input \rd_r_ptr_reg_rep[3]_15 ;
  input \rd_r_ptr_reg_rep[3]_16 ;
  input \rd_r_ptr_reg_rep[3]_17 ;
  input p_1_out;
  input \rd_r_ptr_reg_rep[3]_18 ;
  input \rd_r_ptr_reg_rep[3]_19 ;
  input \rd_r_ptr_reg_rep[3]_20 ;
  input \rd_r_ptr_reg_rep[3]_21 ;
  input \rd_r_ptr_reg_rep[3]_22 ;
  input \rd_r_ptr_reg_rep[3]_23 ;
  input \rd_r_ptr_reg_rep[3]_24 ;
  input \rd_r_ptr_reg_rep[3]_25 ;
  input \adj_lat_inst.inc_lat_inst[0].inc_latency_reg[0]_0 ;
  input \adj_lat_inst.inc_lat_inst[1].inc_latency_reg[1]_0 ;
  input \adj_lat_inst.inc_lat_inst[2].inc_latency_reg[2]_0 ;
  input \adj_lat_inst.inc_lat_inst[3].inc_latency_reg[3]_0 ;
  input inc_byte_cnt_reg_1;
  input clkdiv_phase_cal_done_5r_reg_0;
  input \valid_latency_reg[1]_0 ;
  input \valid_latency_reg[1]_1 ;
  input \valid_latency_reg[1]_2 ;
  input \valid_latency_reg[1]_3 ;
  input po_delay_done_reg;
  input wrcal_adj_rdy;
  input byte_sel_cnt1;
  input rdlvl_stg1_done_r_reg;
  input \byte_sel_cnt_reg[2]_1 ;
  input wrcal_adj_rdy_r_reg;
  input \pi_lane_r_reg[1] ;
  input [0:0]d_in;
  input cal_stage2_start_r_reg;
  input edge_adv_cal_start_r_reg_0;
  input [71:0]app_rd_data0;
  input [3:0]D;

  wire CLK;
  wire [3:0]D;
  wire [4:0]Q;
  wire [3:0]addr;
  wire \adj_lat_inst.cal_stage2_done_i_1_n_0 ;
  wire \adj_lat_inst.inc_lat_inst[0].inc_latency_reg[0]_0 ;
  wire \adj_lat_inst.inc_lat_inst[0].lat_adj_done[0]_i_1_n_0 ;
  wire \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][0]_i_1_n_0 ;
  wire \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][1]_i_1_n_0 ;
  wire \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][1]_i_2_n_0 ;
  wire \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][2]_i_2_n_0 ;
  wire \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][2]_i_3_n_0 ;
  wire \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][3]_i_1_n_0 ;
  wire \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][3]_i_2_n_0 ;
  wire \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][3]_i_3_n_0 ;
  wire \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_3_n_0 ;
  wire \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_4_n_0 ;
  wire \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_5_n_0 ;
  wire \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg[0][2]_i_1_n_0 ;
  wire \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg[0][4]_i_2_n_0 ;
  wire \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][0] ;
  wire \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][1] ;
  wire \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][2] ;
  wire \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][3] ;
  wire \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][4] ;
  wire \adj_lat_inst.inc_lat_inst[1].inc_latency_reg[1]_0 ;
  wire \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][0]_i_1_n_0 ;
  wire \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][1]_i_1_n_0 ;
  wire \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][1]_i_2_n_0 ;
  wire \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][2]_i_2_n_0 ;
  wire \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][2]_i_3_n_0 ;
  wire \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][3]_i_1_n_0 ;
  wire \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][3]_i_2_n_0 ;
  wire \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][3]_i_3_n_0 ;
  wire \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][4]_i_2_n_0 ;
  wire \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][4]_i_3_n_0 ;
  wire \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg[1][2]_i_1_n_0 ;
  wire \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg[1][4]_i_1_n_0 ;
  wire \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][0] ;
  wire \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][1] ;
  wire \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][2] ;
  wire \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][3] ;
  wire \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][4] ;
  wire \adj_lat_inst.inc_lat_inst[2].inc_latency_reg[2]_0 ;
  wire \adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][0]_i_1_n_0 ;
  wire \adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][1]_i_1_n_0 ;
  wire \adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][1]_i_2_n_0 ;
  wire \adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][2]_i_2_n_0 ;
  wire \adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][2]_i_3_n_0 ;
  wire \adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][3]_i_1_n_0 ;
  wire \adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][3]_i_2_n_0 ;
  wire \adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][3]_i_3_n_0 ;
  wire \adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][4]_i_2_n_0 ;
  wire \adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][4]_i_3_n_0 ;
  wire \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg[2][2]_i_1_n_0 ;
  wire \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg[2][4]_i_1_n_0 ;
  wire \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][0] ;
  wire \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][1] ;
  wire \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][2] ;
  wire \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][3] ;
  wire \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][4] ;
  wire \adj_lat_inst.inc_lat_inst[3].inc_latency_reg[3]_0 ;
  wire \adj_lat_inst.inc_lat_inst[3].lat_adj_done_reg[3]_0 ;
  wire \adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][0]_i_1_n_0 ;
  wire \adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][1]_i_1_n_0 ;
  wire \adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][1]_i_2_n_0 ;
  wire \adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][2]_i_2_n_0 ;
  wire \adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][2]_i_3_n_0 ;
  wire \adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][3]_i_1_n_0 ;
  wire \adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][3]_i_2_n_0 ;
  wire \adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][3]_i_3_n_0 ;
  wire \adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][4]_i_2_n_0 ;
  wire \adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][4]_i_3_n_0 ;
  wire \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg[3][2]_i_1_n_0 ;
  wire \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg[3][4]_i_1_n_0 ;
  wire \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][0] ;
  wire \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][1] ;
  wire \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][2] ;
  wire \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][3] ;
  wire \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][4] ;
  wire [71:0]app_rd_data0;
  wire bl4_rd_cmd_int_r_reg_n_0;
  wire \byte_cnt[0]_i_1_n_0 ;
  wire \byte_cnt[1]_i_1_n_0 ;
  wire \byte_cnt[2]_i_1_n_0 ;
  wire \byte_cnt_reg[0]_0 ;
  wire \byte_cnt_reg[2]_0 ;
  wire \byte_cnt_reg[2]_1 ;
  wire byte_sel_cnt1;
  wire \byte_sel_cnt_reg[2] ;
  wire \byte_sel_cnt_reg[2]_0 ;
  wire \byte_sel_cnt_reg[2]_1 ;
  wire cal_stage2_done;
  wire cal_stage2_start_r_reg;
  wire \calib_sel_reg[1] ;
  wire \calib_zero_inputs_reg[0] ;
  wire clkdiv_phase_cal_done;
  wire clkdiv_phase_cal_done_2r_reg_r_n_0;
  wire clkdiv_phase_cal_done_3r_reg_r_n_0;
  wire clkdiv_phase_cal_done_3r_reg_srl2___u_sram_mig_mig_u_qdr_phy_top_u_qdr_rld_phy_read_top_u_qdr_rld_phy_read_stage2_cal_clkdiv_phase_cal_done_3r_reg_r_n_0;
  wire clkdiv_phase_cal_done_4r_reg_gate_n_0;
  wire clkdiv_phase_cal_done_4r_reg_r_n_0;
  wire clkdiv_phase_cal_done_4r_reg_u_sram_mig_mig_u_qdr_phy_top_u_qdr_rld_phy_read_top_u_qdr_rld_phy_read_stage2_cal_clkdiv_phase_cal_done_4r_reg_r_n_0;
  wire clkdiv_phase_cal_done_5r;
  wire clkdiv_phase_cal_done_5r_reg_0;
  wire clkdiv_phase_cal_done_i_1_n_0;
  wire clkdiv_phase_cal_done_r;
  wire clkdiv_phase_cal_done_reg_0;
  wire clkdiv_phase_cal_done_reg_1;
  wire clkdiv_phase_cal_done_reg_2;
  wire clkdiv_phase_cal_done_reg_3;
  wire \cmplx_burst_bytes_r_reg[30] ;
  wire \cmplx_burst_bytes_r_reg[35] ;
  wire \cmplx_burst_bytes_r_reg[35]_0 ;
  wire \cmplx_burst_bytes_r_reg[35]_1 ;
  wire cmplx_rd_data_valid;
  wire cmplx_rd_data_valid_r_i_2_n_0;
  wire cmplx_rd_data_valid_r_i_3_n_0;
  wire [0:0]d_in;
  wire edge_adv_cal_done_i_1_n_0;
  wire edge_adv_cal_done_i_2_n_0;
  wire edge_adv_cal_done_i_3_n_0;
  wire edge_adv_cal_done_i_4_n_0;
  wire edge_adv_cal_done_i_5_n_0;
  wire edge_adv_cal_start_r;
  wire edge_adv_cal_start_r_i_1_n_0;
  wire edge_adv_cal_start_r_reg_0;
  wire en_mem_cntr;
  wire en_mem_latency_i_1_n_0;
  wire en_mem_latency_reg_n_0;
  wire \gen_rd_valid[1].gen_data_valid_2.data_valid_reg[1] ;
  wire inc_byte_cnt_reg_0;
  wire inc_byte_cnt_reg_1;
  wire [3:0]lat_adj_done;
  wire lat_adj_done2_in;
  wire lat_adj_done4_in;
  wire lat_adj_done6_in;
  wire max_lat_done;
  wire max_lat_done_r;
  wire \max_lat_inst.max_latency[4]_i_3_n_0 ;
  wire \max_lat_inst.max_latency[4]_i_4_n_0 ;
  wire \max_lat_inst.mem_cntr[0]_i_1_n_0 ;
  wire \max_lat_inst.mem_cntr[1]_i_1_n_0 ;
  wire \max_lat_inst.mem_cntr[2]_i_1_n_0 ;
  wire \max_lat_inst.mem_cntr[3]_i_1_n_0 ;
  wire \max_lat_inst.mem_cntr[4]_i_1_n_0 ;
  wire \max_lat_inst.mem_cntr[4]_i_3_n_0 ;
  wire \max_lat_inst.mem_cntr_done_i_1_n_0 ;
  wire \max_lat_inst.mem_cntr_reg_n_0_[0] ;
  wire \max_lat_inst.mem_cntr_reg_n_0_[1] ;
  wire \max_lat_inst.mem_cntr_reg_n_0_[2] ;
  wire \max_lat_inst.mem_cntr_reg_n_0_[3] ;
  wire \max_lat_inst.mem_cntr_reg_n_0_[4] ;
  wire [4:0]max_latency;
  wire max_latency0;
  wire mem_cntr1;
  wire mem_cntr_done;
  wire mem_lat_adj;
  wire \mem_lat_inst[0].fd0_bslip_vld[0]_i_1_n_0 ;
  wire \mem_lat_inst[0].fd0_bslip_vld[0]_i_2_n_0 ;
  wire \mem_lat_inst[0].fd0_bslip_vld_reg_n_0_[0] ;
  wire \mem_lat_inst[0].fd0_vld_reg_n_0_[0] ;
  wire \mem_lat_inst[0].fd1_bslip_vld_reg_n_0_[0] ;
  wire [8:0]\mem_lat_inst[0].fd1_r_reg__0 ;
  wire \mem_lat_inst[0].fd1_vld_reg_n_0_[0] ;
  wire \mem_lat_inst[0].latency_cntr[0][0]_i_1_n_0 ;
  wire \mem_lat_inst[0].latency_cntr[0][1]_i_1_n_0 ;
  wire \mem_lat_inst[0].latency_cntr[0][2]_i_1_n_0 ;
  wire \mem_lat_inst[0].latency_cntr[0][3]_i_1_n_0 ;
  wire \mem_lat_inst[0].latency_cntr[0][4]_i_1_n_0 ;
  wire \mem_lat_inst[0].latency_cntr[0][4]_i_2_n_0 ;
  wire \mem_lat_inst[0].latency_cntr[0][4]_i_3_n_0 ;
  wire [4:0]\mem_lat_inst[0].latency_cntr_r_reg[0]_34 ;
  wire \mem_lat_inst[0].latency_cntr_reg_n_0_[0][0] ;
  wire \mem_lat_inst[0].latency_cntr_reg_n_0_[0][1] ;
  wire \mem_lat_inst[0].latency_cntr_reg_n_0_[0][2] ;
  wire \mem_lat_inst[0].latency_cntr_reg_n_0_[0][3] ;
  wire \mem_lat_inst[0].latency_cntr_reg_n_0_[0][4] ;
  wire \mem_lat_inst[0].latency_measured_reg_n_0_[0] ;
  wire \mem_lat_inst[0].mem_latency_reg_n_0_[0][0] ;
  wire \mem_lat_inst[0].mem_latency_reg_n_0_[0][1] ;
  wire \mem_lat_inst[0].mem_latency_reg_n_0_[0][2] ;
  wire \mem_lat_inst[0].mem_latency_reg_n_0_[0][3] ;
  wire \mem_lat_inst[0].mem_latency_reg_n_0_[0][4] ;
  wire \mem_lat_inst[0].rd0_bslip_vld[0]_i_1_n_0 ;
  wire \mem_lat_inst[0].rd0_bslip_vld[0]_i_2_n_0 ;
  wire \mem_lat_inst[0].rd0_bslip_vld_reg_n_0_[0] ;
  wire \mem_lat_inst[0].rd0_vld_reg_n_0_[0] ;
  wire \mem_lat_inst[0].rd1_bslip_vld_reg_n_0_[0] ;
  wire [8:0]\mem_lat_inst[0].rd1_r_reg__0 ;
  wire \mem_lat_inst[0].rd1_vld_reg_n_0_[0] ;
  wire \mem_lat_inst[1].fd0_bslip_vld[1]_i_1_n_0 ;
  wire \mem_lat_inst[1].fd0_bslip_vld[1]_i_2_n_0 ;
  wire [8:0]\mem_lat_inst[1].fd1_r_reg__0 ;
  wire \mem_lat_inst[1].latency_cntr[1][0]_i_1_n_0 ;
  wire \mem_lat_inst[1].latency_cntr[1][1]_i_1_n_0 ;
  wire \mem_lat_inst[1].latency_cntr[1][2]_i_1_n_0 ;
  wire \mem_lat_inst[1].latency_cntr[1][3]_i_1_n_0 ;
  wire \mem_lat_inst[1].latency_cntr[1][4]_i_1_n_0 ;
  wire \mem_lat_inst[1].latency_cntr[1][4]_i_2_n_0 ;
  wire \mem_lat_inst[1].latency_cntr[1][4]_i_3_n_0 ;
  wire [4:0]\mem_lat_inst[1].latency_cntr_r_reg[1]_35 ;
  wire \mem_lat_inst[1].latency_cntr_reg_n_0_[1][0] ;
  wire \mem_lat_inst[1].latency_cntr_reg_n_0_[1][1] ;
  wire \mem_lat_inst[1].latency_cntr_reg_n_0_[1][2] ;
  wire \mem_lat_inst[1].latency_cntr_reg_n_0_[1][3] ;
  wire \mem_lat_inst[1].latency_cntr_reg_n_0_[1][4] ;
  wire \mem_lat_inst[1].latency_measured_reg_n_0_[1] ;
  wire \mem_lat_inst[1].mem_latency_reg_n_0_[1][0] ;
  wire \mem_lat_inst[1].mem_latency_reg_n_0_[1][1] ;
  wire \mem_lat_inst[1].mem_latency_reg_n_0_[1][2] ;
  wire \mem_lat_inst[1].mem_latency_reg_n_0_[1][3] ;
  wire \mem_lat_inst[1].mem_latency_reg_n_0_[1][4] ;
  wire \mem_lat_inst[1].rd0_bslip_vld[1]_i_1_n_0 ;
  wire \mem_lat_inst[1].rd0_bslip_vld[1]_i_2_n_0 ;
  wire [8:0]\mem_lat_inst[1].rd1_r_reg__0 ;
  wire \mem_lat_inst[2].fd0_bslip_vld[2]_i_1_n_0 ;
  wire \mem_lat_inst[2].fd0_bslip_vld[2]_i_2_n_0 ;
  wire [8:0]\mem_lat_inst[2].fd1_r_reg__0 ;
  wire \mem_lat_inst[2].latency_cntr[2][0]_i_1_n_0 ;
  wire \mem_lat_inst[2].latency_cntr[2][1]_i_1_n_0 ;
  wire \mem_lat_inst[2].latency_cntr[2][2]_i_1_n_0 ;
  wire \mem_lat_inst[2].latency_cntr[2][3]_i_1_n_0 ;
  wire \mem_lat_inst[2].latency_cntr[2][4]_i_1_n_0 ;
  wire \mem_lat_inst[2].latency_cntr[2][4]_i_2_n_0 ;
  wire \mem_lat_inst[2].latency_cntr[2][4]_i_3_n_0 ;
  wire [4:0]\mem_lat_inst[2].latency_cntr_r_reg[2]_36 ;
  wire \mem_lat_inst[2].latency_cntr_reg_n_0_[2][0] ;
  wire \mem_lat_inst[2].latency_cntr_reg_n_0_[2][1] ;
  wire \mem_lat_inst[2].latency_cntr_reg_n_0_[2][2] ;
  wire \mem_lat_inst[2].latency_cntr_reg_n_0_[2][3] ;
  wire \mem_lat_inst[2].latency_cntr_reg_n_0_[2][4] ;
  wire \mem_lat_inst[2].latency_measured_reg_n_0_[2] ;
  wire \mem_lat_inst[2].mem_latency_reg_n_0_[2][0] ;
  wire \mem_lat_inst[2].mem_latency_reg_n_0_[2][1] ;
  wire \mem_lat_inst[2].mem_latency_reg_n_0_[2][2] ;
  wire \mem_lat_inst[2].mem_latency_reg_n_0_[2][3] ;
  wire \mem_lat_inst[2].mem_latency_reg_n_0_[2][4] ;
  wire \mem_lat_inst[2].rd0_bslip_vld[2]_i_1_n_0 ;
  wire \mem_lat_inst[2].rd0_bslip_vld[2]_i_2_n_0 ;
  wire [8:0]\mem_lat_inst[2].rd1_r_reg__0 ;
  wire \mem_lat_inst[3].fd0_bslip_vld[3]_i_1_n_0 ;
  wire \mem_lat_inst[3].fd0_bslip_vld[3]_i_2_n_0 ;
  wire [8:0]\mem_lat_inst[3].fd1_r_reg__0 ;
  wire \mem_lat_inst[3].fd1_vld_reg_n_0_[3] ;
  wire \mem_lat_inst[3].latency_cntr[3][0]_i_1_n_0 ;
  wire \mem_lat_inst[3].latency_cntr[3][1]_i_1_n_0 ;
  wire \mem_lat_inst[3].latency_cntr[3][2]_i_1_n_0 ;
  wire \mem_lat_inst[3].latency_cntr[3][3]_i_1_n_0 ;
  wire \mem_lat_inst[3].latency_cntr[3][4]_i_1_n_0 ;
  wire \mem_lat_inst[3].latency_cntr[3][4]_i_2_n_0 ;
  wire \mem_lat_inst[3].latency_cntr[3][4]_i_3_n_0 ;
  wire [4:0]\mem_lat_inst[3].latency_cntr_r_reg[3]_37 ;
  wire \mem_lat_inst[3].latency_cntr_reg_n_0_[3][0] ;
  wire \mem_lat_inst[3].latency_cntr_reg_n_0_[3][1] ;
  wire \mem_lat_inst[3].latency_cntr_reg_n_0_[3][2] ;
  wire \mem_lat_inst[3].latency_cntr_reg_n_0_[3][3] ;
  wire \mem_lat_inst[3].latency_cntr_reg_n_0_[3][4] ;
  wire \mem_lat_inst[3].latency_measured_reg_n_0_[3] ;
  wire \mem_lat_inst[3].mem_latency_reg_n_0_[3][0] ;
  wire \mem_lat_inst[3].mem_latency_reg_n_0_[3][1] ;
  wire \mem_lat_inst[3].mem_latency_reg_n_0_[3][2] ;
  wire \mem_lat_inst[3].mem_latency_reg_n_0_[3][3] ;
  wire \mem_lat_inst[3].mem_latency_reg_n_0_[3][4] ;
  wire \mem_lat_inst[3].rd0_bslip_vld[3]_i_1_n_0 ;
  wire \mem_lat_inst[3].rd0_bslip_vld[3]_i_2_n_0 ;
  wire [8:0]\mem_lat_inst[3].rd1_r_reg__0 ;
  wire [4:0]mem_latency;
  wire [4:1]p_0_in;
  wire p_0_in10_in;
  wire p_0_in15_in;
  wire p_0_in29_in;
  wire p_0_in33_in;
  wire p_0_in37_in;
  wire p_0_in8_in;
  wire p_14_out;
  wire p_19_out;
  wire p_1_in;
  wire p_1_in11_in;
  wire p_1_in16_in;
  wire p_1_in30_in;
  wire p_1_in34_in;
  wire p_1_in38_in;
  wire p_1_out;
  wire p_24_out;
  wire p_2_in;
  wire p_2_in12_in;
  wire p_2_in17_in;
  wire p_2_in31_in;
  wire p_2_in35_in;
  wire p_2_in39_in;
  wire p_3_in13_in;
  wire p_3_in18_in;
  wire p_3_in32_in;
  wire p_3_in36_in;
  wire p_3_in40_in;
  wire p_9_out;
  wire phase_bslip_vld_0;
  wire phase_bslip_vld_1;
  wire phase_bslip_vld_2;
  wire phase_bslip_vld_3;
  wire [3:0]phase_bslip_vld_chk;
  wire pi_edge_adv0;
  wire pi_edge_adv_reg_0;
  wire pi_edge_adv_reg_1;
  wire pi_edge_adv_reg_2;
  wire \pi_edge_adv_wait_cnt[0]_i_1_n_0 ;
  wire \pi_edge_adv_wait_cnt[1]_i_1_n_0 ;
  wire \pi_edge_adv_wait_cnt[2]_i_1_n_0 ;
  wire \pi_edge_adv_wait_cnt[3]_i_1_n_0 ;
  wire \pi_edge_adv_wait_cnt[3]_i_2_n_0 ;
  wire \pi_edge_adv_wait_cnt_reg[2]_0 ;
  wire [1:0]\pi_edge_adv_wait_cnt_reg[3]_0 ;
  wire \pi_edge_adv_wait_cnt_reg_n_0_[2] ;
  wire \pi_edge_adv_wait_cnt_reg_n_0_[3] ;
  wire \pi_lane_r_reg[1] ;
  wire po_delay_done_reg;
  wire \rd_addr_r_reg[0] ;
  wire \rd_r_ptr_reg_rep[0] ;
  wire \rd_r_ptr_reg_rep[3] ;
  wire \rd_r_ptr_reg_rep[3]_0 ;
  wire \rd_r_ptr_reg_rep[3]_1 ;
  wire \rd_r_ptr_reg_rep[3]_10 ;
  wire \rd_r_ptr_reg_rep[3]_11 ;
  wire \rd_r_ptr_reg_rep[3]_12 ;
  wire \rd_r_ptr_reg_rep[3]_13 ;
  wire \rd_r_ptr_reg_rep[3]_14 ;
  wire \rd_r_ptr_reg_rep[3]_15 ;
  wire \rd_r_ptr_reg_rep[3]_16 ;
  wire \rd_r_ptr_reg_rep[3]_17 ;
  wire \rd_r_ptr_reg_rep[3]_18 ;
  wire \rd_r_ptr_reg_rep[3]_19 ;
  wire \rd_r_ptr_reg_rep[3]_2 ;
  wire \rd_r_ptr_reg_rep[3]_20 ;
  wire \rd_r_ptr_reg_rep[3]_21 ;
  wire \rd_r_ptr_reg_rep[3]_22 ;
  wire \rd_r_ptr_reg_rep[3]_23 ;
  wire \rd_r_ptr_reg_rep[3]_24 ;
  wire \rd_r_ptr_reg_rep[3]_25 ;
  wire \rd_r_ptr_reg_rep[3]_3 ;
  wire \rd_r_ptr_reg_rep[3]_4 ;
  wire \rd_r_ptr_reg_rep[3]_5 ;
  wire \rd_r_ptr_reg_rep[3]_6 ;
  wire \rd_r_ptr_reg_rep[3]_7 ;
  wire \rd_r_ptr_reg_rep[3]_8 ;
  wire \rd_r_ptr_reg_rep[3]_9 ;
  wire rdlvl_stg1_done_r_reg;
  wire rst_stg2_r_reg;
  wire [3:0]\solid_cntr_present[3].byte_comp_cnt_r_reg[0] ;
  wire start_cnt0;
  wire \start_cnt[0]_i_1_n_0 ;
  wire [4:0]start_cnt_reg__0;
  wire [4:0]valid_latency0;
  wire \valid_latency[2]_i_1_n_0 ;
  wire \valid_latency[4]_i_1_n_0 ;
  wire \valid_latency_reg[1]_0 ;
  wire \valid_latency_reg[1]_1 ;
  wire \valid_latency_reg[1]_2 ;
  wire \valid_latency_reg[1]_3 ;
  wire wrcal_adj_rdy;
  wire wrcal_adj_rdy_r_reg;

  LUT4 #(
    .INIT(16'h8000)) 
    \addr_shftr_r_reg[32][0]_mux_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[4]),
        .O(addr[3]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \addr_shftr_r_reg[32][0]_srl32_i_1 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \addr_shftr_r_reg[32][0]_srl32_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_shftr_r_reg[32][0]_srl32_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\rd_addr_r_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_shftr_r_reg[32][0]_srl32_i_4 
       (.I0(Q[1]),
        .O(addr[0]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \adj_lat_inst.cal_stage2_done_i_1 
       (.I0(lat_adj_done[0]),
        .I1(lat_adj_done[2]),
        .I2(lat_adj_done[1]),
        .I3(lat_adj_done[3]),
        .O(\adj_lat_inst.cal_stage2_done_i_1_n_0 ));
  FDRE \adj_lat_inst.cal_stage2_done_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\adj_lat_inst.cal_stage2_done_i_1_n_0 ),
        .Q(cal_stage2_done),
        .R(rst_stg2_r_reg));
  FDRE #(
    .INIT(1'b0)) 
    \adj_lat_inst.inc_lat_inst[0].inc_latency_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\adj_lat_inst.inc_lat_inst[0].inc_latency_reg[0]_0 ),
        .Q(\rd_r_ptr_reg_rep[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBA)) 
    \adj_lat_inst.inc_lat_inst[0].lat_adj_done[0]_i_1 
       (.I0(rst_stg2_r_reg),
        .I1(max_lat_done_r),
        .I2(max_lat_done),
        .O(\adj_lat_inst.inc_lat_inst[0].lat_adj_done[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \adj_lat_inst.inc_lat_inst[0].lat_adj_done[0]_i_2 
       (.I0(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][3] ),
        .I1(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][1] ),
        .I2(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][0] ),
        .I3(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][2] ),
        .I4(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][4] ),
        .O(lat_adj_done6_in));
  FDRE \adj_lat_inst.inc_lat_inst[0].lat_adj_done_reg[0] 
       (.C(CLK),
        .CE(max_lat_done_r),
        .D(lat_adj_done6_in),
        .Q(lat_adj_done[0]),
        .R(\adj_lat_inst.inc_lat_inst[0].lat_adj_done[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h006000600060FF6F)) 
    \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][0]_i_1 
       (.I0(max_latency[0]),
        .I1(\mem_lat_inst[0].mem_latency_reg_n_0_[0][0] ),
        .I2(max_lat_done),
        .I3(max_lat_done_r),
        .I4(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][0] ),
        .I5(lat_adj_done6_in),
        .O(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4BB4FFFF4BB40000)) 
    \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][1]_i_1 
       (.I0(max_latency[0]),
        .I1(\mem_lat_inst[0].mem_latency_reg_n_0_[0][0] ),
        .I2(max_latency[1]),
        .I3(\mem_lat_inst[0].mem_latency_reg_n_0_[0][1] ),
        .I4(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_3_n_0 ),
        .I5(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][1]_i_2_n_0 ),
        .O(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'hFF0000FE)) 
    \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][1]_i_2 
       (.I0(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][4] ),
        .I1(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][2] ),
        .I2(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][3] ),
        .I3(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][1] ),
        .I4(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][0] ),
        .O(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCCC3CCC2)) 
    \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][2]_i_2 
       (.I0(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][4] ),
        .I1(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][2] ),
        .I2(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][0] ),
        .I3(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][1] ),
        .I4(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][3] ),
        .O(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08AEF751F75108AE)) 
    \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][2]_i_3 
       (.I0(\mem_lat_inst[0].mem_latency_reg_n_0_[0][1] ),
        .I1(\mem_lat_inst[0].mem_latency_reg_n_0_[0][0] ),
        .I2(max_latency[0]),
        .I3(max_latency[1]),
        .I4(max_latency[2]),
        .I5(\mem_lat_inst[0].mem_latency_reg_n_0_[0][2] ),
        .O(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF96FF00009600)) 
    \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][3]_i_1 
       (.I0(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][3]_i_2_n_0 ),
        .I1(max_latency[3]),
        .I2(\mem_lat_inst[0].mem_latency_reg_n_0_[0][3] ),
        .I3(max_lat_done),
        .I4(max_lat_done_r),
        .I5(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][3]_i_3_n_0 ),
        .O(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2A220200BFBBABAA)) 
    \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][3]_i_2 
       (.I0(\mem_lat_inst[0].mem_latency_reg_n_0_[0][2] ),
        .I1(max_latency[1]),
        .I2(max_latency[0]),
        .I3(\mem_lat_inst[0].mem_latency_reg_n_0_[0][0] ),
        .I4(\mem_lat_inst[0].mem_latency_reg_n_0_[0][1] ),
        .I5(max_latency[2]),
        .O(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'hFFFC0002)) 
    \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][3]_i_3 
       (.I0(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][4] ),
        .I1(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][2] ),
        .I2(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][0] ),
        .I3(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][1] ),
        .I4(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][3] ),
        .O(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_1 
       (.I0(max_lat_done_r),
        .I1(max_lat_done),
        .O(mem_lat_adj));
  LUT2 #(
    .INIT(4'h2)) 
    \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_3 
       (.I0(max_lat_done),
        .I1(max_lat_done_r),
        .O(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_4 
       (.I0(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][4] ),
        .I1(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][3] ),
        .I2(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][1] ),
        .I3(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][0] ),
        .I4(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][2] ),
        .O(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hD42B2BD4)) 
    \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_5 
       (.I0(max_latency[3]),
        .I1(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][3]_i_2_n_0 ),
        .I2(\mem_lat_inst[0].mem_latency_reg_n_0_[0][3] ),
        .I3(max_latency[4]),
        .I4(\mem_lat_inst[0].mem_latency_reg_n_0_[0][4] ),
        .O(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_5_n_0 ));
  FDRE \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg[0][0] 
       (.C(CLK),
        .CE(mem_lat_adj),
        .D(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][0]_i_1_n_0 ),
        .Q(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][0] ),
        .R(rst_stg2_r_reg));
  FDRE \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg[0][1] 
       (.C(CLK),
        .CE(mem_lat_adj),
        .D(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][1]_i_1_n_0 ),
        .Q(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][1] ),
        .R(rst_stg2_r_reg));
  FDRE \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg[0][2] 
       (.C(CLK),
        .CE(mem_lat_adj),
        .D(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg[0][2]_i_1_n_0 ),
        .Q(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][2] ),
        .R(rst_stg2_r_reg));
  MUXF7 \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg[0][2]_i_1 
       (.I0(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][2]_i_2_n_0 ),
        .I1(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][2]_i_3_n_0 ),
        .O(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg[0][2]_i_1_n_0 ),
        .S(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_3_n_0 ));
  FDRE \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg[0][3] 
       (.C(CLK),
        .CE(mem_lat_adj),
        .D(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][3]_i_1_n_0 ),
        .Q(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][3] ),
        .R(rst_stg2_r_reg));
  FDRE \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg[0][4] 
       (.C(CLK),
        .CE(mem_lat_adj),
        .D(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg[0][4]_i_2_n_0 ),
        .Q(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][4] ),
        .R(rst_stg2_r_reg));
  MUXF7 \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg[0][4]_i_2 
       (.I0(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_4_n_0 ),
        .I1(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_5_n_0 ),
        .O(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg[0][4]_i_2_n_0 ),
        .S(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adj_lat_inst.inc_lat_inst[1].inc_latency_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\adj_lat_inst.inc_lat_inst[1].inc_latency_reg[1]_0 ),
        .Q(\rd_r_ptr_reg_rep[3] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000001)) 
    \adj_lat_inst.inc_lat_inst[1].lat_adj_done[1]_i_1 
       (.I0(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][3] ),
        .I1(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][1] ),
        .I2(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][0] ),
        .I3(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][2] ),
        .I4(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][4] ),
        .O(lat_adj_done4_in));
  FDRE \adj_lat_inst.inc_lat_inst[1].lat_adj_done_reg[1] 
       (.C(CLK),
        .CE(max_lat_done_r),
        .D(lat_adj_done4_in),
        .Q(lat_adj_done[1]),
        .R(\adj_lat_inst.inc_lat_inst[0].lat_adj_done[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h006000600060FF6F)) 
    \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][0]_i_1 
       (.I0(max_latency[0]),
        .I1(\mem_lat_inst[1].mem_latency_reg_n_0_[1][0] ),
        .I2(max_lat_done),
        .I3(max_lat_done_r),
        .I4(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][0] ),
        .I5(lat_adj_done4_in),
        .O(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4BB4FFFF4BB40000)) 
    \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][1]_i_1 
       (.I0(max_latency[0]),
        .I1(\mem_lat_inst[1].mem_latency_reg_n_0_[1][0] ),
        .I2(max_latency[1]),
        .I3(\mem_lat_inst[1].mem_latency_reg_n_0_[1][1] ),
        .I4(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_3_n_0 ),
        .I5(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][1]_i_2_n_0 ),
        .O(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'hFF0000FE)) 
    \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][1]_i_2 
       (.I0(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][4] ),
        .I1(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][2] ),
        .I2(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][3] ),
        .I3(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][1] ),
        .I4(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][0] ),
        .O(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCCC3CCC2)) 
    \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][2]_i_2 
       (.I0(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][4] ),
        .I1(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][2] ),
        .I2(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][0] ),
        .I3(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][1] ),
        .I4(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][3] ),
        .O(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08AEF751F75108AE)) 
    \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][2]_i_3 
       (.I0(\mem_lat_inst[1].mem_latency_reg_n_0_[1][1] ),
        .I1(\mem_lat_inst[1].mem_latency_reg_n_0_[1][0] ),
        .I2(max_latency[0]),
        .I3(max_latency[1]),
        .I4(max_latency[2]),
        .I5(\mem_lat_inst[1].mem_latency_reg_n_0_[1][2] ),
        .O(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF96FF00009600)) 
    \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][3]_i_1 
       (.I0(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][3]_i_2_n_0 ),
        .I1(max_latency[3]),
        .I2(\mem_lat_inst[1].mem_latency_reg_n_0_[1][3] ),
        .I3(max_lat_done),
        .I4(max_lat_done_r),
        .I5(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][3]_i_3_n_0 ),
        .O(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2A220200BFBBABAA)) 
    \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][3]_i_2 
       (.I0(\mem_lat_inst[1].mem_latency_reg_n_0_[1][2] ),
        .I1(max_latency[1]),
        .I2(max_latency[0]),
        .I3(\mem_lat_inst[1].mem_latency_reg_n_0_[1][0] ),
        .I4(\mem_lat_inst[1].mem_latency_reg_n_0_[1][1] ),
        .I5(max_latency[2]),
        .O(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'hFFFC0002)) 
    \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][3]_i_3 
       (.I0(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][4] ),
        .I1(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][2] ),
        .I2(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][0] ),
        .I3(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][1] ),
        .I4(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][3] ),
        .O(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][4]_i_2 
       (.I0(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][4] ),
        .I1(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][3] ),
        .I2(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][1] ),
        .I3(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][0] ),
        .I4(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][2] ),
        .O(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hD42B2BD4)) 
    \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][4]_i_3 
       (.I0(max_latency[3]),
        .I1(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][3]_i_2_n_0 ),
        .I2(\mem_lat_inst[1].mem_latency_reg_n_0_[1][3] ),
        .I3(max_latency[4]),
        .I4(\mem_lat_inst[1].mem_latency_reg_n_0_[1][4] ),
        .O(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][4]_i_3_n_0 ));
  FDRE \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg[1][0] 
       (.C(CLK),
        .CE(mem_lat_adj),
        .D(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][0]_i_1_n_0 ),
        .Q(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][0] ),
        .R(rst_stg2_r_reg));
  FDRE \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg[1][1] 
       (.C(CLK),
        .CE(mem_lat_adj),
        .D(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][1]_i_1_n_0 ),
        .Q(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][1] ),
        .R(rst_stg2_r_reg));
  FDRE \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg[1][2] 
       (.C(CLK),
        .CE(mem_lat_adj),
        .D(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg[1][2]_i_1_n_0 ),
        .Q(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][2] ),
        .R(rst_stg2_r_reg));
  MUXF7 \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg[1][2]_i_1 
       (.I0(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][2]_i_2_n_0 ),
        .I1(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][2]_i_3_n_0 ),
        .O(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg[1][2]_i_1_n_0 ),
        .S(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_3_n_0 ));
  FDRE \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg[1][3] 
       (.C(CLK),
        .CE(mem_lat_adj),
        .D(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][3]_i_1_n_0 ),
        .Q(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][3] ),
        .R(rst_stg2_r_reg));
  FDRE \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg[1][4] 
       (.C(CLK),
        .CE(mem_lat_adj),
        .D(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg[1][4]_i_1_n_0 ),
        .Q(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][4] ),
        .R(rst_stg2_r_reg));
  MUXF7 \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg[1][4]_i_1 
       (.I0(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][4]_i_2_n_0 ),
        .I1(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][4]_i_3_n_0 ),
        .O(\adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg[1][4]_i_1_n_0 ),
        .S(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adj_lat_inst.inc_lat_inst[2].inc_latency_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\adj_lat_inst.inc_lat_inst[2].inc_latency_reg[2]_0 ),
        .Q(\rd_r_ptr_reg_rep[3]_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000001)) 
    \adj_lat_inst.inc_lat_inst[2].lat_adj_done[2]_i_1 
       (.I0(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][3] ),
        .I1(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][1] ),
        .I2(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][0] ),
        .I3(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][2] ),
        .I4(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][4] ),
        .O(lat_adj_done2_in));
  FDRE \adj_lat_inst.inc_lat_inst[2].lat_adj_done_reg[2] 
       (.C(CLK),
        .CE(max_lat_done_r),
        .D(lat_adj_done2_in),
        .Q(lat_adj_done[2]),
        .R(\adj_lat_inst.inc_lat_inst[0].lat_adj_done[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h006000600060FF6F)) 
    \adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][0]_i_1 
       (.I0(max_latency[0]),
        .I1(\mem_lat_inst[2].mem_latency_reg_n_0_[2][0] ),
        .I2(max_lat_done),
        .I3(max_lat_done_r),
        .I4(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][0] ),
        .I5(lat_adj_done2_in),
        .O(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4BB4FFFF4BB40000)) 
    \adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][1]_i_1 
       (.I0(max_latency[0]),
        .I1(\mem_lat_inst[2].mem_latency_reg_n_0_[2][0] ),
        .I2(max_latency[1]),
        .I3(\mem_lat_inst[2].mem_latency_reg_n_0_[2][1] ),
        .I4(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_3_n_0 ),
        .I5(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][1]_i_2_n_0 ),
        .O(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'hFF0000FE)) 
    \adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][1]_i_2 
       (.I0(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][4] ),
        .I1(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][2] ),
        .I2(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][3] ),
        .I3(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][1] ),
        .I4(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][0] ),
        .O(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCCC3CCC2)) 
    \adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][2]_i_2 
       (.I0(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][4] ),
        .I1(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][2] ),
        .I2(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][0] ),
        .I3(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][1] ),
        .I4(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][3] ),
        .O(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08AEF751F75108AE)) 
    \adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][2]_i_3 
       (.I0(\mem_lat_inst[2].mem_latency_reg_n_0_[2][1] ),
        .I1(\mem_lat_inst[2].mem_latency_reg_n_0_[2][0] ),
        .I2(max_latency[0]),
        .I3(max_latency[1]),
        .I4(max_latency[2]),
        .I5(\mem_lat_inst[2].mem_latency_reg_n_0_[2][2] ),
        .O(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF96FF00009600)) 
    \adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][3]_i_1 
       (.I0(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][3]_i_2_n_0 ),
        .I1(max_latency[3]),
        .I2(\mem_lat_inst[2].mem_latency_reg_n_0_[2][3] ),
        .I3(max_lat_done),
        .I4(max_lat_done_r),
        .I5(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][3]_i_3_n_0 ),
        .O(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2A220200BFBBABAA)) 
    \adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][3]_i_2 
       (.I0(\mem_lat_inst[2].mem_latency_reg_n_0_[2][2] ),
        .I1(max_latency[1]),
        .I2(max_latency[0]),
        .I3(\mem_lat_inst[2].mem_latency_reg_n_0_[2][0] ),
        .I4(\mem_lat_inst[2].mem_latency_reg_n_0_[2][1] ),
        .I5(max_latency[2]),
        .O(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'hFFFC0002)) 
    \adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][3]_i_3 
       (.I0(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][4] ),
        .I1(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][2] ),
        .I2(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][0] ),
        .I3(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][1] ),
        .I4(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][3] ),
        .O(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][4]_i_2 
       (.I0(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][4] ),
        .I1(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][3] ),
        .I2(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][1] ),
        .I3(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][0] ),
        .I4(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][2] ),
        .O(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hD42B2BD4)) 
    \adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][4]_i_3 
       (.I0(max_latency[3]),
        .I1(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][3]_i_2_n_0 ),
        .I2(\mem_lat_inst[2].mem_latency_reg_n_0_[2][3] ),
        .I3(max_latency[4]),
        .I4(\mem_lat_inst[2].mem_latency_reg_n_0_[2][4] ),
        .O(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][4]_i_3_n_0 ));
  FDRE \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg[2][0] 
       (.C(CLK),
        .CE(mem_lat_adj),
        .D(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][0]_i_1_n_0 ),
        .Q(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][0] ),
        .R(rst_stg2_r_reg));
  FDRE \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg[2][1] 
       (.C(CLK),
        .CE(mem_lat_adj),
        .D(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][1]_i_1_n_0 ),
        .Q(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][1] ),
        .R(rst_stg2_r_reg));
  FDRE \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg[2][2] 
       (.C(CLK),
        .CE(mem_lat_adj),
        .D(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg[2][2]_i_1_n_0 ),
        .Q(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][2] ),
        .R(rst_stg2_r_reg));
  MUXF7 \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg[2][2]_i_1 
       (.I0(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][2]_i_2_n_0 ),
        .I1(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][2]_i_3_n_0 ),
        .O(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg[2][2]_i_1_n_0 ),
        .S(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_3_n_0 ));
  FDRE \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg[2][3] 
       (.C(CLK),
        .CE(mem_lat_adj),
        .D(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][3]_i_1_n_0 ),
        .Q(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][3] ),
        .R(rst_stg2_r_reg));
  FDRE \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg[2][4] 
       (.C(CLK),
        .CE(mem_lat_adj),
        .D(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg[2][4]_i_1_n_0 ),
        .Q(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg_n_0_[2][4] ),
        .R(rst_stg2_r_reg));
  MUXF7 \adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg[2][4]_i_1 
       (.I0(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][4]_i_2_n_0 ),
        .I1(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj[2][4]_i_3_n_0 ),
        .O(\adj_lat_inst.inc_lat_inst[2].mem_lat_adj_reg[2][4]_i_1_n_0 ),
        .S(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adj_lat_inst.inc_lat_inst[3].inc_latency_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\adj_lat_inst.inc_lat_inst[3].inc_latency_reg[3]_0 ),
        .Q(\rd_r_ptr_reg_rep[3]_1 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000001)) 
    \adj_lat_inst.inc_lat_inst[3].lat_adj_done[3]_i_1 
       (.I0(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][3] ),
        .I1(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][1] ),
        .I2(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][0] ),
        .I3(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][2] ),
        .I4(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][4] ),
        .O(\adj_lat_inst.inc_lat_inst[3].lat_adj_done_reg[3]_0 ));
  FDRE \adj_lat_inst.inc_lat_inst[3].lat_adj_done_reg[3] 
       (.C(CLK),
        .CE(max_lat_done_r),
        .D(\adj_lat_inst.inc_lat_inst[3].lat_adj_done_reg[3]_0 ),
        .Q(lat_adj_done[3]),
        .R(\adj_lat_inst.inc_lat_inst[0].lat_adj_done[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h006000600060FF6F)) 
    \adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][0]_i_1 
       (.I0(max_latency[0]),
        .I1(\mem_lat_inst[3].mem_latency_reg_n_0_[3][0] ),
        .I2(max_lat_done),
        .I3(max_lat_done_r),
        .I4(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][0] ),
        .I5(\adj_lat_inst.inc_lat_inst[3].lat_adj_done_reg[3]_0 ),
        .O(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4BB4FFFF4BB40000)) 
    \adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][1]_i_1 
       (.I0(max_latency[0]),
        .I1(\mem_lat_inst[3].mem_latency_reg_n_0_[3][0] ),
        .I2(max_latency[1]),
        .I3(\mem_lat_inst[3].mem_latency_reg_n_0_[3][1] ),
        .I4(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_3_n_0 ),
        .I5(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][1]_i_2_n_0 ),
        .O(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'hFF0000FE)) 
    \adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][1]_i_2 
       (.I0(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][4] ),
        .I1(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][2] ),
        .I2(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][3] ),
        .I3(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][1] ),
        .I4(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][0] ),
        .O(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCCC3CCC2)) 
    \adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][2]_i_2 
       (.I0(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][4] ),
        .I1(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][2] ),
        .I2(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][0] ),
        .I3(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][1] ),
        .I4(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][3] ),
        .O(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08AEF751F75108AE)) 
    \adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][2]_i_3 
       (.I0(\mem_lat_inst[3].mem_latency_reg_n_0_[3][1] ),
        .I1(\mem_lat_inst[3].mem_latency_reg_n_0_[3][0] ),
        .I2(max_latency[0]),
        .I3(max_latency[1]),
        .I4(max_latency[2]),
        .I5(\mem_lat_inst[3].mem_latency_reg_n_0_[3][2] ),
        .O(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF96FF00009600)) 
    \adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][3]_i_1 
       (.I0(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][3]_i_2_n_0 ),
        .I1(max_latency[3]),
        .I2(\mem_lat_inst[3].mem_latency_reg_n_0_[3][3] ),
        .I3(max_lat_done),
        .I4(max_lat_done_r),
        .I5(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][3]_i_3_n_0 ),
        .O(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2A220200BFBBABAA)) 
    \adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][3]_i_2 
       (.I0(\mem_lat_inst[3].mem_latency_reg_n_0_[3][2] ),
        .I1(max_latency[1]),
        .I2(max_latency[0]),
        .I3(\mem_lat_inst[3].mem_latency_reg_n_0_[3][0] ),
        .I4(\mem_lat_inst[3].mem_latency_reg_n_0_[3][1] ),
        .I5(max_latency[2]),
        .O(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'hFFFC0002)) 
    \adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][3]_i_3 
       (.I0(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][4] ),
        .I1(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][2] ),
        .I2(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][0] ),
        .I3(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][1] ),
        .I4(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][3] ),
        .O(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][4]_i_2 
       (.I0(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][4] ),
        .I1(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][3] ),
        .I2(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][1] ),
        .I3(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][0] ),
        .I4(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][2] ),
        .O(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hD42B2BD4)) 
    \adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][4]_i_3 
       (.I0(max_latency[3]),
        .I1(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][3]_i_2_n_0 ),
        .I2(\mem_lat_inst[3].mem_latency_reg_n_0_[3][3] ),
        .I3(max_latency[4]),
        .I4(\mem_lat_inst[3].mem_latency_reg_n_0_[3][4] ),
        .O(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][4]_i_3_n_0 ));
  FDRE \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg[3][0] 
       (.C(CLK),
        .CE(mem_lat_adj),
        .D(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][0]_i_1_n_0 ),
        .Q(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][0] ),
        .R(rst_stg2_r_reg));
  FDRE \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg[3][1] 
       (.C(CLK),
        .CE(mem_lat_adj),
        .D(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][1]_i_1_n_0 ),
        .Q(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][1] ),
        .R(rst_stg2_r_reg));
  FDRE \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg[3][2] 
       (.C(CLK),
        .CE(mem_lat_adj),
        .D(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg[3][2]_i_1_n_0 ),
        .Q(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][2] ),
        .R(rst_stg2_r_reg));
  MUXF7 \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg[3][2]_i_1 
       (.I0(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][2]_i_2_n_0 ),
        .I1(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][2]_i_3_n_0 ),
        .O(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg[3][2]_i_1_n_0 ),
        .S(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_3_n_0 ));
  FDRE \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg[3][3] 
       (.C(CLK),
        .CE(mem_lat_adj),
        .D(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][3]_i_1_n_0 ),
        .Q(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][3] ),
        .R(rst_stg2_r_reg));
  FDRE \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg[3][4] 
       (.C(CLK),
        .CE(mem_lat_adj),
        .D(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg[3][4]_i_1_n_0 ),
        .Q(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg_n_0_[3][4] ),
        .R(rst_stg2_r_reg));
  MUXF7 \adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg[3][4]_i_1 
       (.I0(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][4]_i_2_n_0 ),
        .I1(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj[3][4]_i_3_n_0 ),
        .O(\adj_lat_inst.inc_lat_inst[3].mem_lat_adj_reg[3][4]_i_1_n_0 ),
        .S(\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_3_n_0 ));
  FDRE \adj_lat_inst.max_lat_done_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(max_lat_done),
        .Q(max_lat_done_r),
        .R(rst_stg2_r_reg));
  FDRE bl4_rd_cmd_int_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(p_1_out),
        .Q(bl4_rd_cmd_int_r_reg_n_0),
        .R(rst_stg2_r_reg));
  LUT2 #(
    .INIT(4'h6)) 
    \byte_cnt[0]_i_1 
       (.I0(\byte_cnt_reg[2]_0 ),
        .I1(\byte_cnt_reg[0]_0 ),
        .O(\byte_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \byte_cnt[1]_i_1 
       (.I0(\byte_cnt_reg[0]_0 ),
        .I1(\byte_cnt_reg[2]_0 ),
        .I2(\byte_cnt_reg[2]_1 ),
        .O(\byte_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \byte_cnt[2]_i_1 
       (.I0(\byte_cnt_reg[2]_1 ),
        .I1(\byte_cnt_reg[0]_0 ),
        .I2(\byte_cnt_reg[2]_0 ),
        .I3(\byte_sel_cnt_reg[2]_0 ),
        .O(\byte_cnt[2]_i_1_n_0 ));
  FDRE \byte_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\byte_cnt[0]_i_1_n_0 ),
        .Q(\byte_cnt_reg[0]_0 ),
        .R(rst_stg2_r_reg));
  FDRE \byte_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\byte_cnt[1]_i_1_n_0 ),
        .Q(\byte_cnt_reg[2]_1 ),
        .R(rst_stg2_r_reg));
  FDRE \byte_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\byte_cnt[2]_i_1_n_0 ),
        .Q(\byte_sel_cnt_reg[2]_0 ),
        .R(rst_stg2_r_reg));
  LUT6 #(
    .INIT(64'h003B003F00080000)) 
    \byte_sel_cnt[2]_i_1 
       (.I0(\byte_sel_cnt_reg[2]_0 ),
        .I1(po_delay_done_reg),
        .I2(wrcal_adj_rdy),
        .I3(byte_sel_cnt1),
        .I4(rdlvl_stg1_done_r_reg),
        .I5(\byte_sel_cnt_reg[2]_1 ),
        .O(\byte_sel_cnt_reg[2] ));
  FDRE cal_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cal_stage2_done),
        .Q(\gen_rd_valid[1].gen_data_valid_2.data_valid_reg[1] ),
        .R(rst_stg2_r_reg));
  LUT6 #(
    .INIT(64'h0000004404040044)) 
    \calib_sel[1]_i_2 
       (.I0(byte_sel_cnt1),
        .I1(wrcal_adj_rdy_r_reg),
        .I2(\byte_sel_cnt_reg[2]_0 ),
        .I3(\pi_lane_r_reg[1] ),
        .I4(rdlvl_stg1_done_r_reg),
        .I5(\byte_cnt_reg[2]_1 ),
        .O(\calib_sel_reg[1] ));
  LUT4 #(
    .INIT(16'h0444)) 
    \calib_zero_inputs[0]_i_2 
       (.I0(wrcal_adj_rdy),
        .I1(po_delay_done_reg),
        .I2(\byte_sel_cnt_reg[2]_0 ),
        .I3(rdlvl_stg1_done_r_reg),
        .O(\calib_zero_inputs_reg[0] ));
  FDRE clkdiv_phase_cal_done_2r_reg_r
       (.C(CLK),
        .CE(1'b1),
        .D(1'b1),
        .Q(clkdiv_phase_cal_done_2r_reg_r_n_0),
        .R(rst_stg2_r_reg));
  FDRE clkdiv_phase_cal_done_3r_reg_r
       (.C(CLK),
        .CE(1'b1),
        .D(clkdiv_phase_cal_done_2r_reg_r_n_0),
        .Q(clkdiv_phase_cal_done_3r_reg_r_n_0),
        .R(rst_stg2_r_reg));
  (* srl_name = "\u_sram_mig_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_3r_reg_srl2___u_sram_mig_mig_u_qdr_phy_top_u_qdr_rld_phy_read_top_u_qdr_rld_phy_read_stage2_cal_clkdiv_phase_cal_done_3r_reg_r " *) 
  SRL16E clkdiv_phase_cal_done_3r_reg_srl2___u_sram_mig_mig_u_qdr_phy_top_u_qdr_rld_phy_read_top_u_qdr_rld_phy_read_stage2_cal_clkdiv_phase_cal_done_3r_reg_r
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(clkdiv_phase_cal_done_r),
        .Q(clkdiv_phase_cal_done_3r_reg_srl2___u_sram_mig_mig_u_qdr_phy_top_u_qdr_rld_phy_read_top_u_qdr_rld_phy_read_stage2_cal_clkdiv_phase_cal_done_3r_reg_r_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    clkdiv_phase_cal_done_4r_reg_gate
       (.I0(clkdiv_phase_cal_done_4r_reg_u_sram_mig_mig_u_qdr_phy_top_u_qdr_rld_phy_read_top_u_qdr_rld_phy_read_stage2_cal_clkdiv_phase_cal_done_4r_reg_r_n_0),
        .I1(clkdiv_phase_cal_done_4r_reg_r_n_0),
        .O(clkdiv_phase_cal_done_4r_reg_gate_n_0));
  FDRE clkdiv_phase_cal_done_4r_reg_r
       (.C(CLK),
        .CE(1'b1),
        .D(clkdiv_phase_cal_done_3r_reg_r_n_0),
        .Q(clkdiv_phase_cal_done_4r_reg_r_n_0),
        .R(rst_stg2_r_reg));
  FDRE clkdiv_phase_cal_done_4r_reg_u_sram_mig_mig_u_qdr_phy_top_u_qdr_rld_phy_read_top_u_qdr_rld_phy_read_stage2_cal_clkdiv_phase_cal_done_4r_reg_r
       (.C(CLK),
        .CE(1'b1),
        .D(clkdiv_phase_cal_done_3r_reg_srl2___u_sram_mig_mig_u_qdr_phy_top_u_qdr_rld_phy_read_top_u_qdr_rld_phy_read_stage2_cal_clkdiv_phase_cal_done_3r_reg_r_n_0),
        .Q(clkdiv_phase_cal_done_4r_reg_u_sram_mig_mig_u_qdr_phy_top_u_qdr_rld_phy_read_top_u_qdr_rld_phy_read_stage2_cal_clkdiv_phase_cal_done_4r_reg_r_n_0),
        .R(1'b0));
  FDRE clkdiv_phase_cal_done_5r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(clkdiv_phase_cal_done_4r_reg_gate_n_0),
        .Q(clkdiv_phase_cal_done_5r),
        .R(rst_stg2_r_reg));
  LUT4 #(
    .INIT(16'h0001)) 
    clkdiv_phase_cal_done_i_1
       (.I0(clkdiv_phase_cal_done_reg_0),
        .I1(clkdiv_phase_cal_done_reg_1),
        .I2(clkdiv_phase_cal_done_reg_2),
        .I3(clkdiv_phase_cal_done_reg_3),
        .O(clkdiv_phase_cal_done_i_1_n_0));
  FDRE clkdiv_phase_cal_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(clkdiv_phase_cal_done),
        .Q(clkdiv_phase_cal_done_r),
        .R(rst_stg2_r_reg));
  FDRE clkdiv_phase_cal_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(clkdiv_phase_cal_done_i_1_n_0),
        .Q(clkdiv_phase_cal_done),
        .R(rst_stg2_r_reg));
  LUT5 #(
    .INIT(32'h6A6A6AAA)) 
    \cmplx_burst_bytes_r[35]_i_17 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\cmplx_burst_bytes_r_reg[35]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h56AA)) 
    \cmplx_burst_bytes_r[35]_i_42 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\cmplx_burst_bytes_r_reg[35]_1 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \cmplx_burst_bytes_r[35]_i_44 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\cmplx_burst_bytes_r_reg[35] ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'h88800000)) 
    \cmplx_burst_bytes_r[35]_i_9 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[4]),
        .O(\cmplx_burst_bytes_r_reg[30] ));
  LUT6 #(
    .INIT(64'h0CCACACACACACACA)) 
    cmplx_rd_data_valid_r_i_1
       (.I0(cmplx_rd_data_valid_r_i_2_n_0),
        .I1(cmplx_rd_data_valid_r_i_3_n_0),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(cmplx_rd_data_valid));
  LUT5 #(
    .INIT(32'hFF6A9500)) 
    cmplx_rd_data_valid_r_i_2
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\valid_latency_reg[1]_2 ),
        .I4(\valid_latency_reg[1]_3 ),
        .O(cmplx_rd_data_valid_r_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'hFF6A9500)) 
    cmplx_rd_data_valid_r_i_3
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\valid_latency_reg[1]_0 ),
        .I4(\valid_latency_reg[1]_1 ),
        .O(cmplx_rd_data_valid_r_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFF0200)) 
    edge_adv_cal_done_i_1
       (.I0(edge_adv_cal_done_i_2_n_0),
        .I1(edge_adv_cal_done_i_3_n_0),
        .I2(edge_adv_cal_done_i_4_n_0),
        .I3(edge_adv_cal_done_i_5_n_0),
        .I4(\pi_edge_adv_wait_cnt_reg[2]_0 ),
        .O(edge_adv_cal_done_i_1_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    edge_adv_cal_done_i_2
       (.I0(edge_adv_cal_start_r),
        .I1(p_3_in18_in),
        .I2(p_0_in15_in),
        .I3(p_1_in16_in),
        .I4(p_2_in17_in),
        .O(edge_adv_cal_done_i_2_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    edge_adv_cal_done_i_3
       (.I0(p_1_in),
        .I1(\mem_lat_inst[3].fd1_vld_reg_n_0_[3] ),
        .I2(p_0_in8_in),
        .I3(p_2_in),
        .O(edge_adv_cal_done_i_3_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    edge_adv_cal_done_i_4
       (.I0(\mem_lat_inst[0].rd0_vld_reg_n_0_[0] ),
        .I1(\mem_lat_inst[0].fd0_vld_reg_n_0_[0] ),
        .I2(\mem_lat_inst[0].rd1_vld_reg_n_0_[0] ),
        .I3(\mem_lat_inst[0].fd1_vld_reg_n_0_[0] ),
        .O(edge_adv_cal_done_i_4_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    edge_adv_cal_done_i_5
       (.I0(edge_adv_cal_start_r),
        .I1(p_3_in13_in),
        .I2(p_0_in10_in),
        .I3(p_1_in11_in),
        .I4(p_2_in12_in),
        .O(edge_adv_cal_done_i_5_n_0));
  FDRE edge_adv_cal_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(edge_adv_cal_done_i_1_n_0),
        .Q(\pi_edge_adv_wait_cnt_reg[2]_0 ),
        .R(rst_stg2_r_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000100)) 
    edge_adv_cal_start_r_i_1
       (.I0(start_cnt_reg__0[2]),
        .I1(start_cnt_reg__0[4]),
        .I2(start_cnt_reg__0[3]),
        .I3(start_cnt_reg__0[1]),
        .I4(start_cnt_reg__0[0]),
        .I5(edge_adv_cal_start_r),
        .O(edge_adv_cal_start_r_i_1_n_0));
  FDRE edge_adv_cal_start_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(edge_adv_cal_start_r_i_1_n_0),
        .Q(edge_adv_cal_start_r),
        .R(rst_stg2_r_reg));
  LUT6 #(
    .INIT(64'h000000000000ABAA)) 
    en_mem_latency_i_1
       (.I0(en_mem_latency_reg_n_0),
        .I1(d_in),
        .I2(bl4_rd_cmd_int_r_reg_n_0),
        .I3(cal_stage2_start_r_reg),
        .I4(cal_stage2_done),
        .I5(rst_stg2_r_reg),
        .O(en_mem_latency_i_1_n_0));
  FDRE en_mem_latency_reg
       (.C(CLK),
        .CE(1'b1),
        .D(en_mem_latency_i_1_n_0),
        .Q(en_mem_latency_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    inc_byte_cnt_i_2
       (.I0(\pi_edge_adv_wait_cnt_reg_n_0_[3] ),
        .I1(\pi_edge_adv_wait_cnt_reg_n_0_[2] ),
        .O(inc_byte_cnt_reg_0));
  LUT2 #(
    .INIT(4'h2)) 
    inc_byte_cnt_i_3
       (.I0(clkdiv_phase_cal_done_5r),
        .I1(\pi_edge_adv_wait_cnt_reg[2]_0 ),
        .O(pi_edge_adv0));
  FDRE inc_byte_cnt_reg
       (.C(CLK),
        .CE(1'b1),
        .D(inc_byte_cnt_reg_1),
        .Q(\byte_cnt_reg[2]_0 ),
        .R(1'b0));
  FDRE \max_lat_inst.max_lat_done_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(mem_cntr_done),
        .Q(max_lat_done),
        .R(rst_stg2_r_reg));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \max_lat_inst.max_latency[0]_i_1 
       (.I0(\mem_lat_inst[3].mem_latency_reg_n_0_[3][0] ),
        .I1(\mem_lat_inst[1].mem_latency_reg_n_0_[1][0] ),
        .I2(\max_lat_inst.mem_cntr_reg_n_0_[0] ),
        .I3(\mem_lat_inst[2].mem_latency_reg_n_0_[2][0] ),
        .I4(\max_lat_inst.mem_cntr_reg_n_0_[1] ),
        .I5(\mem_lat_inst[0].mem_latency_reg_n_0_[0][0] ),
        .O(mem_latency[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \max_lat_inst.max_latency[1]_i_1 
       (.I0(\mem_lat_inst[3].mem_latency_reg_n_0_[3][1] ),
        .I1(\mem_lat_inst[1].mem_latency_reg_n_0_[1][1] ),
        .I2(\max_lat_inst.mem_cntr_reg_n_0_[0] ),
        .I3(\mem_lat_inst[2].mem_latency_reg_n_0_[2][1] ),
        .I4(\max_lat_inst.mem_cntr_reg_n_0_[1] ),
        .I5(\mem_lat_inst[0].mem_latency_reg_n_0_[0][1] ),
        .O(mem_latency[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \max_lat_inst.max_latency[2]_i_1 
       (.I0(\mem_lat_inst[3].mem_latency_reg_n_0_[3][2] ),
        .I1(\mem_lat_inst[1].mem_latency_reg_n_0_[1][2] ),
        .I2(\max_lat_inst.mem_cntr_reg_n_0_[0] ),
        .I3(\mem_lat_inst[2].mem_latency_reg_n_0_[2][2] ),
        .I4(\max_lat_inst.mem_cntr_reg_n_0_[1] ),
        .I5(\mem_lat_inst[0].mem_latency_reg_n_0_[0][2] ),
        .O(mem_latency[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \max_lat_inst.max_latency[3]_i_1 
       (.I0(\mem_lat_inst[3].mem_latency_reg_n_0_[3][3] ),
        .I1(\mem_lat_inst[1].mem_latency_reg_n_0_[1][3] ),
        .I2(\max_lat_inst.mem_cntr_reg_n_0_[0] ),
        .I3(\mem_lat_inst[2].mem_latency_reg_n_0_[2][3] ),
        .I4(\max_lat_inst.mem_cntr_reg_n_0_[1] ),
        .I5(\mem_lat_inst[0].mem_latency_reg_n_0_[0][3] ),
        .O(mem_latency[3]));
  LUT6 #(
    .INIT(64'h00000000F4FF00F4)) 
    \max_lat_inst.max_latency[4]_i_1 
       (.I0(max_latency[3]),
        .I1(mem_latency[3]),
        .I2(\max_lat_inst.max_latency[4]_i_3_n_0 ),
        .I3(max_latency[4]),
        .I4(mem_latency[4]),
        .I5(mem_cntr_done),
        .O(max_latency0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \max_lat_inst.max_latency[4]_i_2 
       (.I0(\mem_lat_inst[3].mem_latency_reg_n_0_[3][4] ),
        .I1(\mem_lat_inst[1].mem_latency_reg_n_0_[1][4] ),
        .I2(\max_lat_inst.mem_cntr_reg_n_0_[0] ),
        .I3(\mem_lat_inst[2].mem_latency_reg_n_0_[2][4] ),
        .I4(\max_lat_inst.mem_cntr_reg_n_0_[1] ),
        .I5(\mem_lat_inst[0].mem_latency_reg_n_0_[0][4] ),
        .O(mem_latency[4]));
  LUT5 #(
    .INIT(32'hA2A200A2)) 
    \max_lat_inst.max_latency[4]_i_3 
       (.I0(\max_lat_inst.max_latency[4]_i_4_n_0 ),
        .I1(max_latency[3]),
        .I2(mem_latency[3]),
        .I3(max_latency[2]),
        .I4(mem_latency[2]),
        .O(\max_lat_inst.max_latency[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h20F220F2FFFF20F2)) 
    \max_lat_inst.max_latency[4]_i_4 
       (.I0(mem_latency[0]),
        .I1(max_latency[0]),
        .I2(mem_latency[1]),
        .I3(max_latency[1]),
        .I4(mem_latency[2]),
        .I5(max_latency[2]),
        .O(\max_lat_inst.max_latency[4]_i_4_n_0 ));
  FDRE \max_lat_inst.max_latency_reg[0] 
       (.C(CLK),
        .CE(max_latency0),
        .D(mem_latency[0]),
        .Q(max_latency[0]),
        .R(rst_stg2_r_reg));
  FDRE \max_lat_inst.max_latency_reg[1] 
       (.C(CLK),
        .CE(max_latency0),
        .D(mem_latency[1]),
        .Q(max_latency[1]),
        .R(rst_stg2_r_reg));
  FDRE \max_lat_inst.max_latency_reg[2] 
       (.C(CLK),
        .CE(max_latency0),
        .D(mem_latency[2]),
        .Q(max_latency[2]),
        .R(rst_stg2_r_reg));
  FDRE \max_lat_inst.max_latency_reg[3] 
       (.C(CLK),
        .CE(max_latency0),
        .D(mem_latency[3]),
        .Q(max_latency[3]),
        .R(rst_stg2_r_reg));
  FDRE \max_lat_inst.max_latency_reg[4] 
       (.C(CLK),
        .CE(max_latency0),
        .D(mem_latency[4]),
        .Q(max_latency[4]),
        .R(rst_stg2_r_reg));
  LUT6 #(
    .INIT(64'h0F0F1F0FF0F0F0F0)) 
    \max_lat_inst.mem_cntr[0]_i_1 
       (.I0(\max_lat_inst.mem_cntr_reg_n_0_[4] ),
        .I1(\max_lat_inst.mem_cntr_reg_n_0_[3] ),
        .I2(\max_lat_inst.mem_cntr_reg_n_0_[0] ),
        .I3(\max_lat_inst.mem_cntr_reg_n_0_[1] ),
        .I4(\max_lat_inst.mem_cntr_reg_n_0_[2] ),
        .I5(en_mem_cntr),
        .O(\max_lat_inst.mem_cntr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0FF01FF0FF00FF00)) 
    \max_lat_inst.mem_cntr[1]_i_1 
       (.I0(\max_lat_inst.mem_cntr_reg_n_0_[4] ),
        .I1(\max_lat_inst.mem_cntr_reg_n_0_[3] ),
        .I2(\max_lat_inst.mem_cntr_reg_n_0_[0] ),
        .I3(\max_lat_inst.mem_cntr_reg_n_0_[1] ),
        .I4(\max_lat_inst.mem_cntr_reg_n_0_[2] ),
        .I5(en_mem_cntr),
        .O(\max_lat_inst.mem_cntr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000006AAA)) 
    \max_lat_inst.mem_cntr[2]_i_1 
       (.I0(\max_lat_inst.mem_cntr_reg_n_0_[2] ),
        .I1(en_mem_cntr),
        .I2(\max_lat_inst.mem_cntr_reg_n_0_[0] ),
        .I3(\max_lat_inst.mem_cntr_reg_n_0_[1] ),
        .I4(mem_cntr1),
        .I5(rst_stg2_r_reg),
        .O(\max_lat_inst.mem_cntr[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00007F80)) 
    \max_lat_inst.mem_cntr[3]_i_1 
       (.I0(en_mem_cntr),
        .I1(\max_lat_inst.mem_cntr_reg_n_0_[2] ),
        .I2(\max_lat_inst.mem_cntr[4]_i_3_n_0 ),
        .I3(\max_lat_inst.mem_cntr_reg_n_0_[3] ),
        .I4(rst_stg2_r_reg),
        .O(\max_lat_inst.mem_cntr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \max_lat_inst.mem_cntr[4]_i_1 
       (.I0(en_mem_cntr),
        .I1(\max_lat_inst.mem_cntr_reg_n_0_[2] ),
        .I2(\max_lat_inst.mem_cntr[4]_i_3_n_0 ),
        .I3(\max_lat_inst.mem_cntr_reg_n_0_[3] ),
        .I4(\max_lat_inst.mem_cntr_reg_n_0_[4] ),
        .I5(rst_stg2_r_reg),
        .O(\max_lat_inst.mem_cntr[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \max_lat_inst.mem_cntr[4]_i_2 
       (.I0(mem_cntr_done),
        .I1(\mem_lat_inst[2].latency_measured_reg_n_0_[2] ),
        .I2(\mem_lat_inst[1].latency_measured_reg_n_0_[1] ),
        .I3(\mem_lat_inst[0].latency_measured_reg_n_0_[0] ),
        .I4(\mem_lat_inst[3].latency_measured_reg_n_0_[3] ),
        .O(en_mem_cntr));
  LUT2 #(
    .INIT(4'h8)) 
    \max_lat_inst.mem_cntr[4]_i_3 
       (.I0(\max_lat_inst.mem_cntr_reg_n_0_[0] ),
        .I1(\max_lat_inst.mem_cntr_reg_n_0_[1] ),
        .O(\max_lat_inst.mem_cntr[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \max_lat_inst.mem_cntr_done_i_1 
       (.I0(mem_cntr1),
        .I1(mem_cntr_done),
        .O(\max_lat_inst.mem_cntr_done_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \max_lat_inst.mem_cntr_done_i_2 
       (.I0(en_mem_cntr),
        .I1(\max_lat_inst.mem_cntr_reg_n_0_[2] ),
        .I2(\max_lat_inst.mem_cntr_reg_n_0_[1] ),
        .I3(\max_lat_inst.mem_cntr_reg_n_0_[0] ),
        .I4(\max_lat_inst.mem_cntr_reg_n_0_[3] ),
        .I5(\max_lat_inst.mem_cntr_reg_n_0_[4] ),
        .O(mem_cntr1));
  FDRE \max_lat_inst.mem_cntr_done_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\max_lat_inst.mem_cntr_done_i_1_n_0 ),
        .Q(mem_cntr_done),
        .R(rst_stg2_r_reg));
  FDRE \max_lat_inst.mem_cntr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\max_lat_inst.mem_cntr[0]_i_1_n_0 ),
        .Q(\max_lat_inst.mem_cntr_reg_n_0_[0] ),
        .R(rst_stg2_r_reg));
  FDRE \max_lat_inst.mem_cntr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\max_lat_inst.mem_cntr[1]_i_1_n_0 ),
        .Q(\max_lat_inst.mem_cntr_reg_n_0_[1] ),
        .R(rst_stg2_r_reg));
  FDRE \max_lat_inst.mem_cntr_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\max_lat_inst.mem_cntr[2]_i_1_n_0 ),
        .Q(\max_lat_inst.mem_cntr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \max_lat_inst.mem_cntr_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\max_lat_inst.mem_cntr[3]_i_1_n_0 ),
        .Q(\max_lat_inst.mem_cntr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \max_lat_inst.mem_cntr_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\max_lat_inst.mem_cntr[4]_i_1_n_0 ),
        .Q(\max_lat_inst.mem_cntr_reg_n_0_[4] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \mem_lat_inst[0].fd0_bslip_vld[0]_i_1 
       (.I0(\mem_lat_inst[0].fd0_bslip_vld[0]_i_2_n_0 ),
        .I1(\mem_lat_inst[0].fd1_r_reg__0 [2]),
        .I2(\mem_lat_inst[0].fd1_r_reg__0 [6]),
        .I3(\mem_lat_inst[0].fd1_r_reg__0 [8]),
        .O(\mem_lat_inst[0].fd0_bslip_vld[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \mem_lat_inst[0].fd0_bslip_vld[0]_i_2 
       (.I0(\mem_lat_inst[0].fd1_r_reg__0 [7]),
        .I1(\mem_lat_inst[0].fd1_r_reg__0 [5]),
        .I2(\mem_lat_inst[0].fd1_r_reg__0 [3]),
        .I3(\mem_lat_inst[0].fd1_r_reg__0 [1]),
        .I4(\mem_lat_inst[0].fd1_r_reg__0 [0]),
        .I5(\mem_lat_inst[0].fd1_r_reg__0 [4]),
        .O(\mem_lat_inst[0].fd0_bslip_vld[0]_i_2_n_0 ));
  FDRE \mem_lat_inst[0].fd0_bslip_vld_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\mem_lat_inst[0].fd0_bslip_vld[0]_i_1_n_0 ),
        .Q(\mem_lat_inst[0].fd0_bslip_vld_reg_n_0_[0] ),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[0].fd0_vld_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_r_ptr_reg_rep[3]_14 ),
        .Q(\mem_lat_inst[0].fd0_vld_reg_n_0_[0] ),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[0].fd1_bslip_vld_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_r_ptr_reg_rep[3]_22 ),
        .Q(\mem_lat_inst[0].fd1_bslip_vld_reg_n_0_[0] ),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[0].fd1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[0]),
        .Q(\mem_lat_inst[0].fd1_r_reg__0 [0]),
        .R(1'b0));
  FDRE \mem_lat_inst[0].fd1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[1]),
        .Q(\mem_lat_inst[0].fd1_r_reg__0 [1]),
        .R(1'b0));
  FDRE \mem_lat_inst[0].fd1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[2]),
        .Q(\mem_lat_inst[0].fd1_r_reg__0 [2]),
        .R(1'b0));
  FDRE \mem_lat_inst[0].fd1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[3]),
        .Q(\mem_lat_inst[0].fd1_r_reg__0 [3]),
        .R(1'b0));
  FDRE \mem_lat_inst[0].fd1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[4]),
        .Q(\mem_lat_inst[0].fd1_r_reg__0 [4]),
        .R(1'b0));
  FDRE \mem_lat_inst[0].fd1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[5]),
        .Q(\mem_lat_inst[0].fd1_r_reg__0 [5]),
        .R(1'b0));
  FDRE \mem_lat_inst[0].fd1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[6]),
        .Q(\mem_lat_inst[0].fd1_r_reg__0 [6]),
        .R(1'b0));
  FDRE \mem_lat_inst[0].fd1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[7]),
        .Q(\mem_lat_inst[0].fd1_r_reg__0 [7]),
        .R(1'b0));
  FDRE \mem_lat_inst[0].fd1_r_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[8]),
        .Q(\mem_lat_inst[0].fd1_r_reg__0 [8]),
        .R(1'b0));
  FDRE \mem_lat_inst[0].fd1_vld_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_r_ptr_reg_rep[3]_10 ),
        .Q(\mem_lat_inst[0].fd1_vld_reg_n_0_[0] ),
        .R(rst_stg2_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'h8000FFFF)) 
    \mem_lat_inst[0].latency_cntr[0][0]_i_1 
       (.I0(\mem_lat_inst[0].latency_cntr_reg_n_0_[0][3] ),
        .I1(\mem_lat_inst[0].latency_cntr_reg_n_0_[0][1] ),
        .I2(\mem_lat_inst[0].latency_cntr_reg_n_0_[0][2] ),
        .I3(\mem_lat_inst[0].latency_cntr_reg_n_0_[0][4] ),
        .I4(\mem_lat_inst[0].latency_cntr_reg_n_0_[0][0] ),
        .O(\mem_lat_inst[0].latency_cntr[0][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'h80FFFF00)) 
    \mem_lat_inst[0].latency_cntr[0][1]_i_1 
       (.I0(\mem_lat_inst[0].latency_cntr_reg_n_0_[0][3] ),
        .I1(\mem_lat_inst[0].latency_cntr_reg_n_0_[0][2] ),
        .I2(\mem_lat_inst[0].latency_cntr_reg_n_0_[0][4] ),
        .I3(\mem_lat_inst[0].latency_cntr_reg_n_0_[0][1] ),
        .I4(\mem_lat_inst[0].latency_cntr_reg_n_0_[0][0] ),
        .O(\mem_lat_inst[0].latency_cntr[0][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'h8FFFF000)) 
    \mem_lat_inst[0].latency_cntr[0][2]_i_1 
       (.I0(\mem_lat_inst[0].latency_cntr_reg_n_0_[0][3] ),
        .I1(\mem_lat_inst[0].latency_cntr_reg_n_0_[0][4] ),
        .I2(\mem_lat_inst[0].latency_cntr_reg_n_0_[0][0] ),
        .I3(\mem_lat_inst[0].latency_cntr_reg_n_0_[0][1] ),
        .I4(\mem_lat_inst[0].latency_cntr_reg_n_0_[0][2] ),
        .O(\mem_lat_inst[0].latency_cntr[0][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'hBFFFC000)) 
    \mem_lat_inst[0].latency_cntr[0][3]_i_1 
       (.I0(\mem_lat_inst[0].latency_cntr_reg_n_0_[0][4] ),
        .I1(\mem_lat_inst[0].latency_cntr_reg_n_0_[0][2] ),
        .I2(\mem_lat_inst[0].latency_cntr_reg_n_0_[0][1] ),
        .I3(\mem_lat_inst[0].latency_cntr_reg_n_0_[0][0] ),
        .I4(\mem_lat_inst[0].latency_cntr_reg_n_0_[0][3] ),
        .O(\mem_lat_inst[0].latency_cntr[0][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAABAAAA)) 
    \mem_lat_inst[0].latency_cntr[0][4]_i_1 
       (.I0(\mem_lat_inst[0].latency_cntr[0][4]_i_3_n_0 ),
        .I1(d_in),
        .I2(cal_stage2_done),
        .I3(bl4_rd_cmd_int_r_reg_n_0),
        .I4(cal_stage2_start_r_reg),
        .I5(en_mem_latency_reg_n_0),
        .O(\mem_lat_inst[0].latency_cntr[0][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \mem_lat_inst[0].latency_cntr[0][4]_i_2 
       (.I0(\mem_lat_inst[0].latency_cntr_reg_n_0_[0][4] ),
        .I1(\mem_lat_inst[0].latency_cntr_reg_n_0_[0][2] ),
        .I2(\mem_lat_inst[0].latency_cntr_reg_n_0_[0][1] ),
        .I3(\mem_lat_inst[0].latency_cntr_reg_n_0_[0][0] ),
        .I4(\mem_lat_inst[0].latency_cntr_reg_n_0_[0][3] ),
        .O(\mem_lat_inst[0].latency_cntr[0][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mem_lat_inst[0].latency_cntr[0][4]_i_3 
       (.I0(\mem_lat_inst[0].latency_cntr_reg_n_0_[0][4] ),
        .I1(\mem_lat_inst[0].latency_cntr_reg_n_0_[0][2] ),
        .I2(\mem_lat_inst[0].latency_cntr_reg_n_0_[0][1] ),
        .I3(\mem_lat_inst[0].latency_cntr_reg_n_0_[0][0] ),
        .I4(\mem_lat_inst[0].latency_cntr_reg_n_0_[0][3] ),
        .O(\mem_lat_inst[0].latency_cntr[0][4]_i_3_n_0 ));
  FDRE \mem_lat_inst[0].latency_cntr_r_reg[0][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\mem_lat_inst[0].latency_cntr_reg_n_0_[0][0] ),
        .Q(\mem_lat_inst[0].latency_cntr_r_reg[0]_34 [0]),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[0].latency_cntr_r_reg[0][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\mem_lat_inst[0].latency_cntr_reg_n_0_[0][1] ),
        .Q(\mem_lat_inst[0].latency_cntr_r_reg[0]_34 [1]),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[0].latency_cntr_r_reg[0][2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\mem_lat_inst[0].latency_cntr_reg_n_0_[0][2] ),
        .Q(\mem_lat_inst[0].latency_cntr_r_reg[0]_34 [2]),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[0].latency_cntr_r_reg[0][3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\mem_lat_inst[0].latency_cntr_reg_n_0_[0][3] ),
        .Q(\mem_lat_inst[0].latency_cntr_r_reg[0]_34 [3]),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[0].latency_cntr_r_reg[0][4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\mem_lat_inst[0].latency_cntr_reg_n_0_[0][4] ),
        .Q(\mem_lat_inst[0].latency_cntr_r_reg[0]_34 [4]),
        .R(rst_stg2_r_reg));
  FDSE \mem_lat_inst[0].latency_cntr_reg[0][0] 
       (.C(CLK),
        .CE(\mem_lat_inst[0].latency_cntr[0][4]_i_1_n_0 ),
        .D(\mem_lat_inst[0].latency_cntr[0][0]_i_1_n_0 ),
        .Q(\mem_lat_inst[0].latency_cntr_reg_n_0_[0][0] ),
        .S(rst_stg2_r_reg));
  FDRE \mem_lat_inst[0].latency_cntr_reg[0][1] 
       (.C(CLK),
        .CE(\mem_lat_inst[0].latency_cntr[0][4]_i_1_n_0 ),
        .D(\mem_lat_inst[0].latency_cntr[0][1]_i_1_n_0 ),
        .Q(\mem_lat_inst[0].latency_cntr_reg_n_0_[0][1] ),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[0].latency_cntr_reg[0][2] 
       (.C(CLK),
        .CE(\mem_lat_inst[0].latency_cntr[0][4]_i_1_n_0 ),
        .D(\mem_lat_inst[0].latency_cntr[0][2]_i_1_n_0 ),
        .Q(\mem_lat_inst[0].latency_cntr_reg_n_0_[0][2] ),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[0].latency_cntr_reg[0][3] 
       (.C(CLK),
        .CE(\mem_lat_inst[0].latency_cntr[0][4]_i_1_n_0 ),
        .D(\mem_lat_inst[0].latency_cntr[0][3]_i_1_n_0 ),
        .Q(\mem_lat_inst[0].latency_cntr_reg_n_0_[0][3] ),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[0].latency_cntr_reg[0][4] 
       (.C(CLK),
        .CE(\mem_lat_inst[0].latency_cntr[0][4]_i_1_n_0 ),
        .D(\mem_lat_inst[0].latency_cntr[0][4]_i_2_n_0 ),
        .Q(\mem_lat_inst[0].latency_cntr_reg_n_0_[0][4] ),
        .R(rst_stg2_r_reg));
  LUT5 #(
    .INIT(32'h80000000)) 
    \mem_lat_inst[0].latency_measured[0]_i_1 
       (.I0(en_mem_latency_reg_n_0),
        .I1(\mem_lat_inst[0].fd1_vld_reg_n_0_[0] ),
        .I2(\mem_lat_inst[0].rd1_vld_reg_n_0_[0] ),
        .I3(\mem_lat_inst[0].fd0_vld_reg_n_0_[0] ),
        .I4(\mem_lat_inst[0].rd0_vld_reg_n_0_[0] ),
        .O(p_24_out));
  FDRE \mem_lat_inst[0].latency_measured_reg[0] 
       (.C(CLK),
        .CE(p_24_out),
        .D(p_24_out),
        .Q(\mem_lat_inst[0].latency_measured_reg_n_0_[0] ),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[0].mem_latency_reg[0][0] 
       (.C(CLK),
        .CE(p_24_out),
        .D(\mem_lat_inst[0].latency_cntr_r_reg[0]_34 [0]),
        .Q(\mem_lat_inst[0].mem_latency_reg_n_0_[0][0] ),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[0].mem_latency_reg[0][1] 
       (.C(CLK),
        .CE(p_24_out),
        .D(\mem_lat_inst[0].latency_cntr_r_reg[0]_34 [1]),
        .Q(\mem_lat_inst[0].mem_latency_reg_n_0_[0][1] ),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[0].mem_latency_reg[0][2] 
       (.C(CLK),
        .CE(p_24_out),
        .D(\mem_lat_inst[0].latency_cntr_r_reg[0]_34 [2]),
        .Q(\mem_lat_inst[0].mem_latency_reg_n_0_[0][2] ),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[0].mem_latency_reg[0][3] 
       (.C(CLK),
        .CE(p_24_out),
        .D(\mem_lat_inst[0].latency_cntr_r_reg[0]_34 [3]),
        .Q(\mem_lat_inst[0].mem_latency_reg_n_0_[0][3] ),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[0].mem_latency_reg[0][4] 
       (.C(CLK),
        .CE(p_24_out),
        .D(\mem_lat_inst[0].latency_cntr_r_reg[0]_34 [4]),
        .Q(\mem_lat_inst[0].mem_latency_reg_n_0_[0][4] ),
        .R(rst_stg2_r_reg));
  LUT5 #(
    .INIT(32'h80000000)) 
    \mem_lat_inst[0].phase_bslip_vld_chk[0]_i_1 
       (.I0(\mem_lat_inst[0].rd1_bslip_vld_reg_n_0_[0] ),
        .I1(\mem_lat_inst[0].fd1_bslip_vld_reg_n_0_[0] ),
        .I2(edge_adv_cal_start_r),
        .I3(\mem_lat_inst[0].rd0_bslip_vld_reg_n_0_[0] ),
        .I4(\mem_lat_inst[0].fd0_bslip_vld_reg_n_0_[0] ),
        .O(phase_bslip_vld_0));
  FDRE \mem_lat_inst[0].phase_bslip_vld_chk_reg[0] 
       (.C(CLK),
        .CE(clkdiv_phase_cal_done_r),
        .D(phase_bslip_vld_0),
        .Q(phase_bslip_vld_chk[0]),
        .R(rst_stg2_r_reg));
  LUT4 #(
    .INIT(16'h8000)) 
    \mem_lat_inst[0].rd0_bslip_vld[0]_i_1 
       (.I0(\mem_lat_inst[0].rd0_bslip_vld[0]_i_2_n_0 ),
        .I1(\mem_lat_inst[0].rd1_r_reg__0 [5]),
        .I2(\mem_lat_inst[0].rd1_r_reg__0 [1]),
        .I3(\mem_lat_inst[0].rd1_r_reg__0 [3]),
        .O(\mem_lat_inst[0].rd0_bslip_vld[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \mem_lat_inst[0].rd0_bslip_vld[0]_i_2 
       (.I0(\mem_lat_inst[0].rd1_r_reg__0 [8]),
        .I1(\mem_lat_inst[0].rd1_r_reg__0 [6]),
        .I2(\mem_lat_inst[0].rd1_r_reg__0 [4]),
        .I3(\mem_lat_inst[0].rd1_r_reg__0 [2]),
        .I4(\mem_lat_inst[0].rd1_r_reg__0 [0]),
        .I5(\mem_lat_inst[0].rd1_r_reg__0 [7]),
        .O(\mem_lat_inst[0].rd0_bslip_vld[0]_i_2_n_0 ));
  FDRE \mem_lat_inst[0].rd0_bslip_vld_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\mem_lat_inst[0].rd0_bslip_vld[0]_i_1_n_0 ),
        .Q(\mem_lat_inst[0].rd0_bslip_vld_reg_n_0_[0] ),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[0].rd0_vld_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_r_ptr_reg_rep[3]_6 ),
        .Q(\mem_lat_inst[0].rd0_vld_reg_n_0_[0] ),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[0].rd1_bslip_vld_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_r_ptr_reg_rep[3]_18 ),
        .Q(\mem_lat_inst[0].rd1_bslip_vld_reg_n_0_[0] ),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[0].rd1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[36]),
        .Q(\mem_lat_inst[0].rd1_r_reg__0 [0]),
        .R(1'b0));
  FDRE \mem_lat_inst[0].rd1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[37]),
        .Q(\mem_lat_inst[0].rd1_r_reg__0 [1]),
        .R(1'b0));
  FDRE \mem_lat_inst[0].rd1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[38]),
        .Q(\mem_lat_inst[0].rd1_r_reg__0 [2]),
        .R(1'b0));
  FDRE \mem_lat_inst[0].rd1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[39]),
        .Q(\mem_lat_inst[0].rd1_r_reg__0 [3]),
        .R(1'b0));
  FDRE \mem_lat_inst[0].rd1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[40]),
        .Q(\mem_lat_inst[0].rd1_r_reg__0 [4]),
        .R(1'b0));
  FDRE \mem_lat_inst[0].rd1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[41]),
        .Q(\mem_lat_inst[0].rd1_r_reg__0 [5]),
        .R(1'b0));
  FDRE \mem_lat_inst[0].rd1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[42]),
        .Q(\mem_lat_inst[0].rd1_r_reg__0 [6]),
        .R(1'b0));
  FDRE \mem_lat_inst[0].rd1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[43]),
        .Q(\mem_lat_inst[0].rd1_r_reg__0 [7]),
        .R(1'b0));
  FDRE \mem_lat_inst[0].rd1_r_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[44]),
        .Q(\mem_lat_inst[0].rd1_r_reg__0 [8]),
        .R(1'b0));
  FDRE \mem_lat_inst[0].rd1_vld_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_r_ptr_reg_rep[3]_2 ),
        .Q(\mem_lat_inst[0].rd1_vld_reg_n_0_[0] ),
        .R(rst_stg2_r_reg));
  LUT4 #(
    .INIT(16'h8000)) 
    \mem_lat_inst[1].fd0_bslip_vld[1]_i_1 
       (.I0(\mem_lat_inst[1].fd0_bslip_vld[1]_i_2_n_0 ),
        .I1(\mem_lat_inst[1].fd1_r_reg__0 [2]),
        .I2(\mem_lat_inst[1].fd1_r_reg__0 [6]),
        .I3(\mem_lat_inst[1].fd1_r_reg__0 [8]),
        .O(\mem_lat_inst[1].fd0_bslip_vld[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \mem_lat_inst[1].fd0_bslip_vld[1]_i_2 
       (.I0(\mem_lat_inst[1].fd1_r_reg__0 [7]),
        .I1(\mem_lat_inst[1].fd1_r_reg__0 [5]),
        .I2(\mem_lat_inst[1].fd1_r_reg__0 [3]),
        .I3(\mem_lat_inst[1].fd1_r_reg__0 [1]),
        .I4(\mem_lat_inst[1].fd1_r_reg__0 [0]),
        .I5(\mem_lat_inst[1].fd1_r_reg__0 [4]),
        .O(\mem_lat_inst[1].fd0_bslip_vld[1]_i_2_n_0 ));
  FDRE \mem_lat_inst[1].fd0_bslip_vld_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\mem_lat_inst[1].fd0_bslip_vld[1]_i_1_n_0 ),
        .Q(p_1_in30_in),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[1].fd0_vld_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_r_ptr_reg_rep[3]_15 ),
        .Q(p_1_in16_in),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[1].fd1_bslip_vld_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_r_ptr_reg_rep[3]_23 ),
        .Q(p_3_in32_in),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[1].fd1_r_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[10]),
        .Q(\mem_lat_inst[1].fd1_r_reg__0 [1]),
        .R(1'b0));
  FDRE \mem_lat_inst[1].fd1_r_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[11]),
        .Q(\mem_lat_inst[1].fd1_r_reg__0 [2]),
        .R(1'b0));
  FDRE \mem_lat_inst[1].fd1_r_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[12]),
        .Q(\mem_lat_inst[1].fd1_r_reg__0 [3]),
        .R(1'b0));
  FDRE \mem_lat_inst[1].fd1_r_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[13]),
        .Q(\mem_lat_inst[1].fd1_r_reg__0 [4]),
        .R(1'b0));
  FDRE \mem_lat_inst[1].fd1_r_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[14]),
        .Q(\mem_lat_inst[1].fd1_r_reg__0 [5]),
        .R(1'b0));
  FDRE \mem_lat_inst[1].fd1_r_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[15]),
        .Q(\mem_lat_inst[1].fd1_r_reg__0 [6]),
        .R(1'b0));
  FDRE \mem_lat_inst[1].fd1_r_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[16]),
        .Q(\mem_lat_inst[1].fd1_r_reg__0 [7]),
        .R(1'b0));
  FDRE \mem_lat_inst[1].fd1_r_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[17]),
        .Q(\mem_lat_inst[1].fd1_r_reg__0 [8]),
        .R(1'b0));
  FDRE \mem_lat_inst[1].fd1_r_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[9]),
        .Q(\mem_lat_inst[1].fd1_r_reg__0 [0]),
        .R(1'b0));
  FDRE \mem_lat_inst[1].fd1_vld_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_r_ptr_reg_rep[3]_11 ),
        .Q(p_3_in18_in),
        .R(rst_stg2_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'h8000FFFF)) 
    \mem_lat_inst[1].latency_cntr[1][0]_i_1 
       (.I0(\mem_lat_inst[1].latency_cntr_reg_n_0_[1][3] ),
        .I1(\mem_lat_inst[1].latency_cntr_reg_n_0_[1][1] ),
        .I2(\mem_lat_inst[1].latency_cntr_reg_n_0_[1][2] ),
        .I3(\mem_lat_inst[1].latency_cntr_reg_n_0_[1][4] ),
        .I4(\mem_lat_inst[1].latency_cntr_reg_n_0_[1][0] ),
        .O(\mem_lat_inst[1].latency_cntr[1][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'h80FFFF00)) 
    \mem_lat_inst[1].latency_cntr[1][1]_i_1 
       (.I0(\mem_lat_inst[1].latency_cntr_reg_n_0_[1][3] ),
        .I1(\mem_lat_inst[1].latency_cntr_reg_n_0_[1][2] ),
        .I2(\mem_lat_inst[1].latency_cntr_reg_n_0_[1][4] ),
        .I3(\mem_lat_inst[1].latency_cntr_reg_n_0_[1][1] ),
        .I4(\mem_lat_inst[1].latency_cntr_reg_n_0_[1][0] ),
        .O(\mem_lat_inst[1].latency_cntr[1][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'h8FFFF000)) 
    \mem_lat_inst[1].latency_cntr[1][2]_i_1 
       (.I0(\mem_lat_inst[1].latency_cntr_reg_n_0_[1][3] ),
        .I1(\mem_lat_inst[1].latency_cntr_reg_n_0_[1][4] ),
        .I2(\mem_lat_inst[1].latency_cntr_reg_n_0_[1][0] ),
        .I3(\mem_lat_inst[1].latency_cntr_reg_n_0_[1][1] ),
        .I4(\mem_lat_inst[1].latency_cntr_reg_n_0_[1][2] ),
        .O(\mem_lat_inst[1].latency_cntr[1][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'hBFFFC000)) 
    \mem_lat_inst[1].latency_cntr[1][3]_i_1 
       (.I0(\mem_lat_inst[1].latency_cntr_reg_n_0_[1][4] ),
        .I1(\mem_lat_inst[1].latency_cntr_reg_n_0_[1][2] ),
        .I2(\mem_lat_inst[1].latency_cntr_reg_n_0_[1][1] ),
        .I3(\mem_lat_inst[1].latency_cntr_reg_n_0_[1][0] ),
        .I4(\mem_lat_inst[1].latency_cntr_reg_n_0_[1][3] ),
        .O(\mem_lat_inst[1].latency_cntr[1][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0100)) 
    \mem_lat_inst[1].latency_cntr[1][4]_i_1 
       (.I0(d_in),
        .I1(cal_stage2_done),
        .I2(bl4_rd_cmd_int_r_reg_n_0),
        .I3(cal_stage2_start_r_reg),
        .I4(en_mem_latency_reg_n_0),
        .I5(\mem_lat_inst[1].latency_cntr[1][4]_i_3_n_0 ),
        .O(\mem_lat_inst[1].latency_cntr[1][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \mem_lat_inst[1].latency_cntr[1][4]_i_2 
       (.I0(\mem_lat_inst[1].latency_cntr_reg_n_0_[1][4] ),
        .I1(\mem_lat_inst[1].latency_cntr_reg_n_0_[1][2] ),
        .I2(\mem_lat_inst[1].latency_cntr_reg_n_0_[1][1] ),
        .I3(\mem_lat_inst[1].latency_cntr_reg_n_0_[1][0] ),
        .I4(\mem_lat_inst[1].latency_cntr_reg_n_0_[1][3] ),
        .O(\mem_lat_inst[1].latency_cntr[1][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mem_lat_inst[1].latency_cntr[1][4]_i_3 
       (.I0(\mem_lat_inst[1].latency_cntr_reg_n_0_[1][4] ),
        .I1(\mem_lat_inst[1].latency_cntr_reg_n_0_[1][2] ),
        .I2(\mem_lat_inst[1].latency_cntr_reg_n_0_[1][1] ),
        .I3(\mem_lat_inst[1].latency_cntr_reg_n_0_[1][0] ),
        .I4(\mem_lat_inst[1].latency_cntr_reg_n_0_[1][3] ),
        .O(\mem_lat_inst[1].latency_cntr[1][4]_i_3_n_0 ));
  FDRE \mem_lat_inst[1].latency_cntr_r_reg[1][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\mem_lat_inst[1].latency_cntr_reg_n_0_[1][0] ),
        .Q(\mem_lat_inst[1].latency_cntr_r_reg[1]_35 [0]),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[1].latency_cntr_r_reg[1][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\mem_lat_inst[1].latency_cntr_reg_n_0_[1][1] ),
        .Q(\mem_lat_inst[1].latency_cntr_r_reg[1]_35 [1]),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[1].latency_cntr_r_reg[1][2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\mem_lat_inst[1].latency_cntr_reg_n_0_[1][2] ),
        .Q(\mem_lat_inst[1].latency_cntr_r_reg[1]_35 [2]),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[1].latency_cntr_r_reg[1][3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\mem_lat_inst[1].latency_cntr_reg_n_0_[1][3] ),
        .Q(\mem_lat_inst[1].latency_cntr_r_reg[1]_35 [3]),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[1].latency_cntr_r_reg[1][4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\mem_lat_inst[1].latency_cntr_reg_n_0_[1][4] ),
        .Q(\mem_lat_inst[1].latency_cntr_r_reg[1]_35 [4]),
        .R(rst_stg2_r_reg));
  FDSE \mem_lat_inst[1].latency_cntr_reg[1][0] 
       (.C(CLK),
        .CE(\mem_lat_inst[1].latency_cntr[1][4]_i_1_n_0 ),
        .D(\mem_lat_inst[1].latency_cntr[1][0]_i_1_n_0 ),
        .Q(\mem_lat_inst[1].latency_cntr_reg_n_0_[1][0] ),
        .S(rst_stg2_r_reg));
  FDRE \mem_lat_inst[1].latency_cntr_reg[1][1] 
       (.C(CLK),
        .CE(\mem_lat_inst[1].latency_cntr[1][4]_i_1_n_0 ),
        .D(\mem_lat_inst[1].latency_cntr[1][1]_i_1_n_0 ),
        .Q(\mem_lat_inst[1].latency_cntr_reg_n_0_[1][1] ),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[1].latency_cntr_reg[1][2] 
       (.C(CLK),
        .CE(\mem_lat_inst[1].latency_cntr[1][4]_i_1_n_0 ),
        .D(\mem_lat_inst[1].latency_cntr[1][2]_i_1_n_0 ),
        .Q(\mem_lat_inst[1].latency_cntr_reg_n_0_[1][2] ),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[1].latency_cntr_reg[1][3] 
       (.C(CLK),
        .CE(\mem_lat_inst[1].latency_cntr[1][4]_i_1_n_0 ),
        .D(\mem_lat_inst[1].latency_cntr[1][3]_i_1_n_0 ),
        .Q(\mem_lat_inst[1].latency_cntr_reg_n_0_[1][3] ),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[1].latency_cntr_reg[1][4] 
       (.C(CLK),
        .CE(\mem_lat_inst[1].latency_cntr[1][4]_i_1_n_0 ),
        .D(\mem_lat_inst[1].latency_cntr[1][4]_i_2_n_0 ),
        .Q(\mem_lat_inst[1].latency_cntr_reg_n_0_[1][4] ),
        .R(rst_stg2_r_reg));
  LUT5 #(
    .INIT(32'h80000000)) 
    \mem_lat_inst[1].latency_measured[1]_i_1 
       (.I0(en_mem_latency_reg_n_0),
        .I1(p_3_in18_in),
        .I2(p_0_in15_in),
        .I3(p_1_in16_in),
        .I4(p_2_in17_in),
        .O(p_19_out));
  FDRE \mem_lat_inst[1].latency_measured_reg[1] 
       (.C(CLK),
        .CE(p_19_out),
        .D(p_19_out),
        .Q(\mem_lat_inst[1].latency_measured_reg_n_0_[1] ),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[1].mem_latency_reg[1][0] 
       (.C(CLK),
        .CE(p_19_out),
        .D(\mem_lat_inst[1].latency_cntr_r_reg[1]_35 [0]),
        .Q(\mem_lat_inst[1].mem_latency_reg_n_0_[1][0] ),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[1].mem_latency_reg[1][1] 
       (.C(CLK),
        .CE(p_19_out),
        .D(\mem_lat_inst[1].latency_cntr_r_reg[1]_35 [1]),
        .Q(\mem_lat_inst[1].mem_latency_reg_n_0_[1][1] ),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[1].mem_latency_reg[1][2] 
       (.C(CLK),
        .CE(p_19_out),
        .D(\mem_lat_inst[1].latency_cntr_r_reg[1]_35 [2]),
        .Q(\mem_lat_inst[1].mem_latency_reg_n_0_[1][2] ),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[1].mem_latency_reg[1][3] 
       (.C(CLK),
        .CE(p_19_out),
        .D(\mem_lat_inst[1].latency_cntr_r_reg[1]_35 [3]),
        .Q(\mem_lat_inst[1].mem_latency_reg_n_0_[1][3] ),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[1].mem_latency_reg[1][4] 
       (.C(CLK),
        .CE(p_19_out),
        .D(\mem_lat_inst[1].latency_cntr_r_reg[1]_35 [4]),
        .Q(\mem_lat_inst[1].mem_latency_reg_n_0_[1][4] ),
        .R(rst_stg2_r_reg));
  LUT5 #(
    .INIT(32'h80000000)) 
    \mem_lat_inst[1].phase_bslip_vld_chk[1]_i_1 
       (.I0(p_1_in30_in),
        .I1(p_3_in32_in),
        .I2(edge_adv_cal_start_r),
        .I3(p_0_in29_in),
        .I4(p_2_in31_in),
        .O(phase_bslip_vld_1));
  FDRE \mem_lat_inst[1].phase_bslip_vld_chk_reg[1] 
       (.C(CLK),
        .CE(clkdiv_phase_cal_done_r),
        .D(phase_bslip_vld_1),
        .Q(phase_bslip_vld_chk[1]),
        .R(rst_stg2_r_reg));
  LUT4 #(
    .INIT(16'h8000)) 
    \mem_lat_inst[1].rd0_bslip_vld[1]_i_1 
       (.I0(\mem_lat_inst[1].rd0_bslip_vld[1]_i_2_n_0 ),
        .I1(\mem_lat_inst[1].rd1_r_reg__0 [5]),
        .I2(\mem_lat_inst[1].rd1_r_reg__0 [1]),
        .I3(\mem_lat_inst[1].rd1_r_reg__0 [3]),
        .O(\mem_lat_inst[1].rd0_bslip_vld[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \mem_lat_inst[1].rd0_bslip_vld[1]_i_2 
       (.I0(\mem_lat_inst[1].rd1_r_reg__0 [8]),
        .I1(\mem_lat_inst[1].rd1_r_reg__0 [6]),
        .I2(\mem_lat_inst[1].rd1_r_reg__0 [4]),
        .I3(\mem_lat_inst[1].rd1_r_reg__0 [2]),
        .I4(\mem_lat_inst[1].rd1_r_reg__0 [0]),
        .I5(\mem_lat_inst[1].rd1_r_reg__0 [7]),
        .O(\mem_lat_inst[1].rd0_bslip_vld[1]_i_2_n_0 ));
  FDRE \mem_lat_inst[1].rd0_bslip_vld_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\mem_lat_inst[1].rd0_bslip_vld[1]_i_1_n_0 ),
        .Q(p_0_in29_in),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[1].rd0_vld_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_r_ptr_reg_rep[3]_7 ),
        .Q(p_0_in15_in),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[1].rd1_bslip_vld_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_r_ptr_reg_rep[3]_19 ),
        .Q(p_2_in31_in),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[1].rd1_r_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[46]),
        .Q(\mem_lat_inst[1].rd1_r_reg__0 [1]),
        .R(1'b0));
  FDRE \mem_lat_inst[1].rd1_r_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[47]),
        .Q(\mem_lat_inst[1].rd1_r_reg__0 [2]),
        .R(1'b0));
  FDRE \mem_lat_inst[1].rd1_r_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[48]),
        .Q(\mem_lat_inst[1].rd1_r_reg__0 [3]),
        .R(1'b0));
  FDRE \mem_lat_inst[1].rd1_r_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[49]),
        .Q(\mem_lat_inst[1].rd1_r_reg__0 [4]),
        .R(1'b0));
  FDRE \mem_lat_inst[1].rd1_r_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[50]),
        .Q(\mem_lat_inst[1].rd1_r_reg__0 [5]),
        .R(1'b0));
  FDRE \mem_lat_inst[1].rd1_r_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[51]),
        .Q(\mem_lat_inst[1].rd1_r_reg__0 [6]),
        .R(1'b0));
  FDRE \mem_lat_inst[1].rd1_r_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[52]),
        .Q(\mem_lat_inst[1].rd1_r_reg__0 [7]),
        .R(1'b0));
  FDRE \mem_lat_inst[1].rd1_r_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[53]),
        .Q(\mem_lat_inst[1].rd1_r_reg__0 [8]),
        .R(1'b0));
  FDRE \mem_lat_inst[1].rd1_r_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[45]),
        .Q(\mem_lat_inst[1].rd1_r_reg__0 [0]),
        .R(1'b0));
  FDRE \mem_lat_inst[1].rd1_vld_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_r_ptr_reg_rep[3]_3 ),
        .Q(p_2_in17_in),
        .R(rst_stg2_r_reg));
  LUT4 #(
    .INIT(16'h8000)) 
    \mem_lat_inst[2].fd0_bslip_vld[2]_i_1 
       (.I0(\mem_lat_inst[2].fd0_bslip_vld[2]_i_2_n_0 ),
        .I1(\mem_lat_inst[2].fd1_r_reg__0 [2]),
        .I2(\mem_lat_inst[2].fd1_r_reg__0 [6]),
        .I3(\mem_lat_inst[2].fd1_r_reg__0 [8]),
        .O(\mem_lat_inst[2].fd0_bslip_vld[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \mem_lat_inst[2].fd0_bslip_vld[2]_i_2 
       (.I0(\mem_lat_inst[2].fd1_r_reg__0 [7]),
        .I1(\mem_lat_inst[2].fd1_r_reg__0 [5]),
        .I2(\mem_lat_inst[2].fd1_r_reg__0 [3]),
        .I3(\mem_lat_inst[2].fd1_r_reg__0 [1]),
        .I4(\mem_lat_inst[2].fd1_r_reg__0 [0]),
        .I5(\mem_lat_inst[2].fd1_r_reg__0 [4]),
        .O(\mem_lat_inst[2].fd0_bslip_vld[2]_i_2_n_0 ));
  FDRE \mem_lat_inst[2].fd0_bslip_vld_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\mem_lat_inst[2].fd0_bslip_vld[2]_i_1_n_0 ),
        .Q(p_1_in34_in),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[2].fd0_vld_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_r_ptr_reg_rep[3]_16 ),
        .Q(p_1_in11_in),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[2].fd1_bslip_vld_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_r_ptr_reg_rep[3]_24 ),
        .Q(p_3_in36_in),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[2].fd1_r_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[18]),
        .Q(\mem_lat_inst[2].fd1_r_reg__0 [0]),
        .R(1'b0));
  FDRE \mem_lat_inst[2].fd1_r_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[19]),
        .Q(\mem_lat_inst[2].fd1_r_reg__0 [1]),
        .R(1'b0));
  FDRE \mem_lat_inst[2].fd1_r_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[20]),
        .Q(\mem_lat_inst[2].fd1_r_reg__0 [2]),
        .R(1'b0));
  FDRE \mem_lat_inst[2].fd1_r_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[21]),
        .Q(\mem_lat_inst[2].fd1_r_reg__0 [3]),
        .R(1'b0));
  FDRE \mem_lat_inst[2].fd1_r_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[22]),
        .Q(\mem_lat_inst[2].fd1_r_reg__0 [4]),
        .R(1'b0));
  FDRE \mem_lat_inst[2].fd1_r_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[23]),
        .Q(\mem_lat_inst[2].fd1_r_reg__0 [5]),
        .R(1'b0));
  FDRE \mem_lat_inst[2].fd1_r_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[24]),
        .Q(\mem_lat_inst[2].fd1_r_reg__0 [6]),
        .R(1'b0));
  FDRE \mem_lat_inst[2].fd1_r_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[25]),
        .Q(\mem_lat_inst[2].fd1_r_reg__0 [7]),
        .R(1'b0));
  FDRE \mem_lat_inst[2].fd1_r_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[26]),
        .Q(\mem_lat_inst[2].fd1_r_reg__0 [8]),
        .R(1'b0));
  FDRE \mem_lat_inst[2].fd1_vld_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_r_ptr_reg_rep[3]_12 ),
        .Q(p_3_in13_in),
        .R(rst_stg2_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'h8000FFFF)) 
    \mem_lat_inst[2].latency_cntr[2][0]_i_1 
       (.I0(\mem_lat_inst[2].latency_cntr_reg_n_0_[2][3] ),
        .I1(\mem_lat_inst[2].latency_cntr_reg_n_0_[2][1] ),
        .I2(\mem_lat_inst[2].latency_cntr_reg_n_0_[2][2] ),
        .I3(\mem_lat_inst[2].latency_cntr_reg_n_0_[2][4] ),
        .I4(\mem_lat_inst[2].latency_cntr_reg_n_0_[2][0] ),
        .O(\mem_lat_inst[2].latency_cntr[2][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT5 #(
    .INIT(32'h80FFFF00)) 
    \mem_lat_inst[2].latency_cntr[2][1]_i_1 
       (.I0(\mem_lat_inst[2].latency_cntr_reg_n_0_[2][3] ),
        .I1(\mem_lat_inst[2].latency_cntr_reg_n_0_[2][2] ),
        .I2(\mem_lat_inst[2].latency_cntr_reg_n_0_[2][4] ),
        .I3(\mem_lat_inst[2].latency_cntr_reg_n_0_[2][1] ),
        .I4(\mem_lat_inst[2].latency_cntr_reg_n_0_[2][0] ),
        .O(\mem_lat_inst[2].latency_cntr[2][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'h8FFFF000)) 
    \mem_lat_inst[2].latency_cntr[2][2]_i_1 
       (.I0(\mem_lat_inst[2].latency_cntr_reg_n_0_[2][3] ),
        .I1(\mem_lat_inst[2].latency_cntr_reg_n_0_[2][4] ),
        .I2(\mem_lat_inst[2].latency_cntr_reg_n_0_[2][0] ),
        .I3(\mem_lat_inst[2].latency_cntr_reg_n_0_[2][1] ),
        .I4(\mem_lat_inst[2].latency_cntr_reg_n_0_[2][2] ),
        .O(\mem_lat_inst[2].latency_cntr[2][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'hBFFFC000)) 
    \mem_lat_inst[2].latency_cntr[2][3]_i_1 
       (.I0(\mem_lat_inst[2].latency_cntr_reg_n_0_[2][4] ),
        .I1(\mem_lat_inst[2].latency_cntr_reg_n_0_[2][2] ),
        .I2(\mem_lat_inst[2].latency_cntr_reg_n_0_[2][1] ),
        .I3(\mem_lat_inst[2].latency_cntr_reg_n_0_[2][0] ),
        .I4(\mem_lat_inst[2].latency_cntr_reg_n_0_[2][3] ),
        .O(\mem_lat_inst[2].latency_cntr[2][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0100)) 
    \mem_lat_inst[2].latency_cntr[2][4]_i_1 
       (.I0(d_in),
        .I1(cal_stage2_done),
        .I2(bl4_rd_cmd_int_r_reg_n_0),
        .I3(cal_stage2_start_r_reg),
        .I4(en_mem_latency_reg_n_0),
        .I5(\mem_lat_inst[2].latency_cntr[2][4]_i_3_n_0 ),
        .O(\mem_lat_inst[2].latency_cntr[2][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \mem_lat_inst[2].latency_cntr[2][4]_i_2 
       (.I0(\mem_lat_inst[2].latency_cntr_reg_n_0_[2][4] ),
        .I1(\mem_lat_inst[2].latency_cntr_reg_n_0_[2][2] ),
        .I2(\mem_lat_inst[2].latency_cntr_reg_n_0_[2][1] ),
        .I3(\mem_lat_inst[2].latency_cntr_reg_n_0_[2][0] ),
        .I4(\mem_lat_inst[2].latency_cntr_reg_n_0_[2][3] ),
        .O(\mem_lat_inst[2].latency_cntr[2][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mem_lat_inst[2].latency_cntr[2][4]_i_3 
       (.I0(\mem_lat_inst[2].latency_cntr_reg_n_0_[2][4] ),
        .I1(\mem_lat_inst[2].latency_cntr_reg_n_0_[2][2] ),
        .I2(\mem_lat_inst[2].latency_cntr_reg_n_0_[2][1] ),
        .I3(\mem_lat_inst[2].latency_cntr_reg_n_0_[2][0] ),
        .I4(\mem_lat_inst[2].latency_cntr_reg_n_0_[2][3] ),
        .O(\mem_lat_inst[2].latency_cntr[2][4]_i_3_n_0 ));
  FDRE \mem_lat_inst[2].latency_cntr_r_reg[2][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\mem_lat_inst[2].latency_cntr_reg_n_0_[2][0] ),
        .Q(\mem_lat_inst[2].latency_cntr_r_reg[2]_36 [0]),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[2].latency_cntr_r_reg[2][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\mem_lat_inst[2].latency_cntr_reg_n_0_[2][1] ),
        .Q(\mem_lat_inst[2].latency_cntr_r_reg[2]_36 [1]),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[2].latency_cntr_r_reg[2][2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\mem_lat_inst[2].latency_cntr_reg_n_0_[2][2] ),
        .Q(\mem_lat_inst[2].latency_cntr_r_reg[2]_36 [2]),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[2].latency_cntr_r_reg[2][3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\mem_lat_inst[2].latency_cntr_reg_n_0_[2][3] ),
        .Q(\mem_lat_inst[2].latency_cntr_r_reg[2]_36 [3]),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[2].latency_cntr_r_reg[2][4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\mem_lat_inst[2].latency_cntr_reg_n_0_[2][4] ),
        .Q(\mem_lat_inst[2].latency_cntr_r_reg[2]_36 [4]),
        .R(rst_stg2_r_reg));
  FDSE \mem_lat_inst[2].latency_cntr_reg[2][0] 
       (.C(CLK),
        .CE(\mem_lat_inst[2].latency_cntr[2][4]_i_1_n_0 ),
        .D(\mem_lat_inst[2].latency_cntr[2][0]_i_1_n_0 ),
        .Q(\mem_lat_inst[2].latency_cntr_reg_n_0_[2][0] ),
        .S(rst_stg2_r_reg));
  FDRE \mem_lat_inst[2].latency_cntr_reg[2][1] 
       (.C(CLK),
        .CE(\mem_lat_inst[2].latency_cntr[2][4]_i_1_n_0 ),
        .D(\mem_lat_inst[2].latency_cntr[2][1]_i_1_n_0 ),
        .Q(\mem_lat_inst[2].latency_cntr_reg_n_0_[2][1] ),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[2].latency_cntr_reg[2][2] 
       (.C(CLK),
        .CE(\mem_lat_inst[2].latency_cntr[2][4]_i_1_n_0 ),
        .D(\mem_lat_inst[2].latency_cntr[2][2]_i_1_n_0 ),
        .Q(\mem_lat_inst[2].latency_cntr_reg_n_0_[2][2] ),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[2].latency_cntr_reg[2][3] 
       (.C(CLK),
        .CE(\mem_lat_inst[2].latency_cntr[2][4]_i_1_n_0 ),
        .D(\mem_lat_inst[2].latency_cntr[2][3]_i_1_n_0 ),
        .Q(\mem_lat_inst[2].latency_cntr_reg_n_0_[2][3] ),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[2].latency_cntr_reg[2][4] 
       (.C(CLK),
        .CE(\mem_lat_inst[2].latency_cntr[2][4]_i_1_n_0 ),
        .D(\mem_lat_inst[2].latency_cntr[2][4]_i_2_n_0 ),
        .Q(\mem_lat_inst[2].latency_cntr_reg_n_0_[2][4] ),
        .R(rst_stg2_r_reg));
  LUT5 #(
    .INIT(32'h80000000)) 
    \mem_lat_inst[2].latency_measured[2]_i_1 
       (.I0(en_mem_latency_reg_n_0),
        .I1(p_3_in13_in),
        .I2(p_0_in10_in),
        .I3(p_1_in11_in),
        .I4(p_2_in12_in),
        .O(p_14_out));
  FDRE \mem_lat_inst[2].latency_measured_reg[2] 
       (.C(CLK),
        .CE(p_14_out),
        .D(p_14_out),
        .Q(\mem_lat_inst[2].latency_measured_reg_n_0_[2] ),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[2].mem_latency_reg[2][0] 
       (.C(CLK),
        .CE(p_14_out),
        .D(\mem_lat_inst[2].latency_cntr_r_reg[2]_36 [0]),
        .Q(\mem_lat_inst[2].mem_latency_reg_n_0_[2][0] ),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[2].mem_latency_reg[2][1] 
       (.C(CLK),
        .CE(p_14_out),
        .D(\mem_lat_inst[2].latency_cntr_r_reg[2]_36 [1]),
        .Q(\mem_lat_inst[2].mem_latency_reg_n_0_[2][1] ),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[2].mem_latency_reg[2][2] 
       (.C(CLK),
        .CE(p_14_out),
        .D(\mem_lat_inst[2].latency_cntr_r_reg[2]_36 [2]),
        .Q(\mem_lat_inst[2].mem_latency_reg_n_0_[2][2] ),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[2].mem_latency_reg[2][3] 
       (.C(CLK),
        .CE(p_14_out),
        .D(\mem_lat_inst[2].latency_cntr_r_reg[2]_36 [3]),
        .Q(\mem_lat_inst[2].mem_latency_reg_n_0_[2][3] ),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[2].mem_latency_reg[2][4] 
       (.C(CLK),
        .CE(p_14_out),
        .D(\mem_lat_inst[2].latency_cntr_r_reg[2]_36 [4]),
        .Q(\mem_lat_inst[2].mem_latency_reg_n_0_[2][4] ),
        .R(rst_stg2_r_reg));
  LUT5 #(
    .INIT(32'h80000000)) 
    \mem_lat_inst[2].phase_bslip_vld_chk[2]_i_1 
       (.I0(p_3_in36_in),
        .I1(edge_adv_cal_start_r),
        .I2(p_1_in34_in),
        .I3(p_2_in35_in),
        .I4(p_0_in33_in),
        .O(phase_bslip_vld_2));
  FDRE \mem_lat_inst[2].phase_bslip_vld_chk_reg[2] 
       (.C(CLK),
        .CE(clkdiv_phase_cal_done_r),
        .D(phase_bslip_vld_2),
        .Q(phase_bslip_vld_chk[2]),
        .R(rst_stg2_r_reg));
  LUT4 #(
    .INIT(16'h8000)) 
    \mem_lat_inst[2].rd0_bslip_vld[2]_i_1 
       (.I0(\mem_lat_inst[2].rd0_bslip_vld[2]_i_2_n_0 ),
        .I1(\mem_lat_inst[2].rd1_r_reg__0 [5]),
        .I2(\mem_lat_inst[2].rd1_r_reg__0 [1]),
        .I3(\mem_lat_inst[2].rd1_r_reg__0 [3]),
        .O(\mem_lat_inst[2].rd0_bslip_vld[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \mem_lat_inst[2].rd0_bslip_vld[2]_i_2 
       (.I0(\mem_lat_inst[2].rd1_r_reg__0 [8]),
        .I1(\mem_lat_inst[2].rd1_r_reg__0 [6]),
        .I2(\mem_lat_inst[2].rd1_r_reg__0 [4]),
        .I3(\mem_lat_inst[2].rd1_r_reg__0 [2]),
        .I4(\mem_lat_inst[2].rd1_r_reg__0 [0]),
        .I5(\mem_lat_inst[2].rd1_r_reg__0 [7]),
        .O(\mem_lat_inst[2].rd0_bslip_vld[2]_i_2_n_0 ));
  FDRE \mem_lat_inst[2].rd0_bslip_vld_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\mem_lat_inst[2].rd0_bslip_vld[2]_i_1_n_0 ),
        .Q(p_0_in33_in),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[2].rd0_vld_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_r_ptr_reg_rep[3]_8 ),
        .Q(p_0_in10_in),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[2].rd1_bslip_vld_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_r_ptr_reg_rep[3]_20 ),
        .Q(p_2_in35_in),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[2].rd1_r_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[54]),
        .Q(\mem_lat_inst[2].rd1_r_reg__0 [0]),
        .R(1'b0));
  FDRE \mem_lat_inst[2].rd1_r_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[55]),
        .Q(\mem_lat_inst[2].rd1_r_reg__0 [1]),
        .R(1'b0));
  FDRE \mem_lat_inst[2].rd1_r_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[56]),
        .Q(\mem_lat_inst[2].rd1_r_reg__0 [2]),
        .R(1'b0));
  FDRE \mem_lat_inst[2].rd1_r_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[57]),
        .Q(\mem_lat_inst[2].rd1_r_reg__0 [3]),
        .R(1'b0));
  FDRE \mem_lat_inst[2].rd1_r_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[58]),
        .Q(\mem_lat_inst[2].rd1_r_reg__0 [4]),
        .R(1'b0));
  FDRE \mem_lat_inst[2].rd1_r_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[59]),
        .Q(\mem_lat_inst[2].rd1_r_reg__0 [5]),
        .R(1'b0));
  FDRE \mem_lat_inst[2].rd1_r_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[60]),
        .Q(\mem_lat_inst[2].rd1_r_reg__0 [6]),
        .R(1'b0));
  FDRE \mem_lat_inst[2].rd1_r_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[61]),
        .Q(\mem_lat_inst[2].rd1_r_reg__0 [7]),
        .R(1'b0));
  FDRE \mem_lat_inst[2].rd1_r_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[62]),
        .Q(\mem_lat_inst[2].rd1_r_reg__0 [8]),
        .R(1'b0));
  FDRE \mem_lat_inst[2].rd1_vld_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_r_ptr_reg_rep[3]_4 ),
        .Q(p_2_in12_in),
        .R(rst_stg2_r_reg));
  LUT4 #(
    .INIT(16'h8000)) 
    \mem_lat_inst[3].fd0_bslip_vld[3]_i_1 
       (.I0(\mem_lat_inst[3].fd0_bslip_vld[3]_i_2_n_0 ),
        .I1(\mem_lat_inst[3].fd1_r_reg__0 [2]),
        .I2(\mem_lat_inst[3].fd1_r_reg__0 [6]),
        .I3(\mem_lat_inst[3].fd1_r_reg__0 [8]),
        .O(\mem_lat_inst[3].fd0_bslip_vld[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \mem_lat_inst[3].fd0_bslip_vld[3]_i_2 
       (.I0(\mem_lat_inst[3].fd1_r_reg__0 [7]),
        .I1(\mem_lat_inst[3].fd1_r_reg__0 [5]),
        .I2(\mem_lat_inst[3].fd1_r_reg__0 [3]),
        .I3(\mem_lat_inst[3].fd1_r_reg__0 [1]),
        .I4(\mem_lat_inst[3].fd1_r_reg__0 [0]),
        .I5(\mem_lat_inst[3].fd1_r_reg__0 [4]),
        .O(\mem_lat_inst[3].fd0_bslip_vld[3]_i_2_n_0 ));
  FDRE \mem_lat_inst[3].fd0_bslip_vld_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\mem_lat_inst[3].fd0_bslip_vld[3]_i_1_n_0 ),
        .Q(p_1_in38_in),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[3].fd0_vld_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_r_ptr_reg_rep[3]_17 ),
        .Q(p_1_in),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[3].fd1_bslip_vld_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_r_ptr_reg_rep[3]_25 ),
        .Q(p_3_in40_in),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[3].fd1_r_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[27]),
        .Q(\mem_lat_inst[3].fd1_r_reg__0 [0]),
        .R(1'b0));
  FDRE \mem_lat_inst[3].fd1_r_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[28]),
        .Q(\mem_lat_inst[3].fd1_r_reg__0 [1]),
        .R(1'b0));
  FDRE \mem_lat_inst[3].fd1_r_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[29]),
        .Q(\mem_lat_inst[3].fd1_r_reg__0 [2]),
        .R(1'b0));
  FDRE \mem_lat_inst[3].fd1_r_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[30]),
        .Q(\mem_lat_inst[3].fd1_r_reg__0 [3]),
        .R(1'b0));
  FDRE \mem_lat_inst[3].fd1_r_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[31]),
        .Q(\mem_lat_inst[3].fd1_r_reg__0 [4]),
        .R(1'b0));
  FDRE \mem_lat_inst[3].fd1_r_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[32]),
        .Q(\mem_lat_inst[3].fd1_r_reg__0 [5]),
        .R(1'b0));
  FDRE \mem_lat_inst[3].fd1_r_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[33]),
        .Q(\mem_lat_inst[3].fd1_r_reg__0 [6]),
        .R(1'b0));
  FDRE \mem_lat_inst[3].fd1_r_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[34]),
        .Q(\mem_lat_inst[3].fd1_r_reg__0 [7]),
        .R(1'b0));
  FDRE \mem_lat_inst[3].fd1_r_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[35]),
        .Q(\mem_lat_inst[3].fd1_r_reg__0 [8]),
        .R(1'b0));
  FDRE \mem_lat_inst[3].fd1_vld_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_r_ptr_reg_rep[3]_13 ),
        .Q(\mem_lat_inst[3].fd1_vld_reg_n_0_[3] ),
        .R(rst_stg2_r_reg));
  LUT5 #(
    .INIT(32'h8000FFFF)) 
    \mem_lat_inst[3].latency_cntr[3][0]_i_1 
       (.I0(\mem_lat_inst[3].latency_cntr_reg_n_0_[3][3] ),
        .I1(\mem_lat_inst[3].latency_cntr_reg_n_0_[3][1] ),
        .I2(\mem_lat_inst[3].latency_cntr_reg_n_0_[3][2] ),
        .I3(\mem_lat_inst[3].latency_cntr_reg_n_0_[3][4] ),
        .I4(\mem_lat_inst[3].latency_cntr_reg_n_0_[3][0] ),
        .O(\mem_lat_inst[3].latency_cntr[3][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80FFFF00)) 
    \mem_lat_inst[3].latency_cntr[3][1]_i_1 
       (.I0(\mem_lat_inst[3].latency_cntr_reg_n_0_[3][3] ),
        .I1(\mem_lat_inst[3].latency_cntr_reg_n_0_[3][2] ),
        .I2(\mem_lat_inst[3].latency_cntr_reg_n_0_[3][4] ),
        .I3(\mem_lat_inst[3].latency_cntr_reg_n_0_[3][1] ),
        .I4(\mem_lat_inst[3].latency_cntr_reg_n_0_[3][0] ),
        .O(\mem_lat_inst[3].latency_cntr[3][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'h8FFFF000)) 
    \mem_lat_inst[3].latency_cntr[3][2]_i_1 
       (.I0(\mem_lat_inst[3].latency_cntr_reg_n_0_[3][3] ),
        .I1(\mem_lat_inst[3].latency_cntr_reg_n_0_[3][4] ),
        .I2(\mem_lat_inst[3].latency_cntr_reg_n_0_[3][0] ),
        .I3(\mem_lat_inst[3].latency_cntr_reg_n_0_[3][1] ),
        .I4(\mem_lat_inst[3].latency_cntr_reg_n_0_[3][2] ),
        .O(\mem_lat_inst[3].latency_cntr[3][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'hBFFFC000)) 
    \mem_lat_inst[3].latency_cntr[3][3]_i_1 
       (.I0(\mem_lat_inst[3].latency_cntr_reg_n_0_[3][4] ),
        .I1(\mem_lat_inst[3].latency_cntr_reg_n_0_[3][2] ),
        .I2(\mem_lat_inst[3].latency_cntr_reg_n_0_[3][1] ),
        .I3(\mem_lat_inst[3].latency_cntr_reg_n_0_[3][0] ),
        .I4(\mem_lat_inst[3].latency_cntr_reg_n_0_[3][3] ),
        .O(\mem_lat_inst[3].latency_cntr[3][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0100)) 
    \mem_lat_inst[3].latency_cntr[3][4]_i_1 
       (.I0(d_in),
        .I1(cal_stage2_done),
        .I2(bl4_rd_cmd_int_r_reg_n_0),
        .I3(cal_stage2_start_r_reg),
        .I4(en_mem_latency_reg_n_0),
        .I5(\mem_lat_inst[3].latency_cntr[3][4]_i_3_n_0 ),
        .O(\mem_lat_inst[3].latency_cntr[3][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \mem_lat_inst[3].latency_cntr[3][4]_i_2 
       (.I0(\mem_lat_inst[3].latency_cntr_reg_n_0_[3][4] ),
        .I1(\mem_lat_inst[3].latency_cntr_reg_n_0_[3][2] ),
        .I2(\mem_lat_inst[3].latency_cntr_reg_n_0_[3][1] ),
        .I3(\mem_lat_inst[3].latency_cntr_reg_n_0_[3][0] ),
        .I4(\mem_lat_inst[3].latency_cntr_reg_n_0_[3][3] ),
        .O(\mem_lat_inst[3].latency_cntr[3][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mem_lat_inst[3].latency_cntr[3][4]_i_3 
       (.I0(\mem_lat_inst[3].latency_cntr_reg_n_0_[3][4] ),
        .I1(\mem_lat_inst[3].latency_cntr_reg_n_0_[3][2] ),
        .I2(\mem_lat_inst[3].latency_cntr_reg_n_0_[3][1] ),
        .I3(\mem_lat_inst[3].latency_cntr_reg_n_0_[3][0] ),
        .I4(\mem_lat_inst[3].latency_cntr_reg_n_0_[3][3] ),
        .O(\mem_lat_inst[3].latency_cntr[3][4]_i_3_n_0 ));
  FDRE \mem_lat_inst[3].latency_cntr_r_reg[3][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\mem_lat_inst[3].latency_cntr_reg_n_0_[3][0] ),
        .Q(\mem_lat_inst[3].latency_cntr_r_reg[3]_37 [0]),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[3].latency_cntr_r_reg[3][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\mem_lat_inst[3].latency_cntr_reg_n_0_[3][1] ),
        .Q(\mem_lat_inst[3].latency_cntr_r_reg[3]_37 [1]),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[3].latency_cntr_r_reg[3][2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\mem_lat_inst[3].latency_cntr_reg_n_0_[3][2] ),
        .Q(\mem_lat_inst[3].latency_cntr_r_reg[3]_37 [2]),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[3].latency_cntr_r_reg[3][3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\mem_lat_inst[3].latency_cntr_reg_n_0_[3][3] ),
        .Q(\mem_lat_inst[3].latency_cntr_r_reg[3]_37 [3]),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[3].latency_cntr_r_reg[3][4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\mem_lat_inst[3].latency_cntr_reg_n_0_[3][4] ),
        .Q(\mem_lat_inst[3].latency_cntr_r_reg[3]_37 [4]),
        .R(rst_stg2_r_reg));
  FDSE \mem_lat_inst[3].latency_cntr_reg[3][0] 
       (.C(CLK),
        .CE(\mem_lat_inst[3].latency_cntr[3][4]_i_1_n_0 ),
        .D(\mem_lat_inst[3].latency_cntr[3][0]_i_1_n_0 ),
        .Q(\mem_lat_inst[3].latency_cntr_reg_n_0_[3][0] ),
        .S(rst_stg2_r_reg));
  FDRE \mem_lat_inst[3].latency_cntr_reg[3][1] 
       (.C(CLK),
        .CE(\mem_lat_inst[3].latency_cntr[3][4]_i_1_n_0 ),
        .D(\mem_lat_inst[3].latency_cntr[3][1]_i_1_n_0 ),
        .Q(\mem_lat_inst[3].latency_cntr_reg_n_0_[3][1] ),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[3].latency_cntr_reg[3][2] 
       (.C(CLK),
        .CE(\mem_lat_inst[3].latency_cntr[3][4]_i_1_n_0 ),
        .D(\mem_lat_inst[3].latency_cntr[3][2]_i_1_n_0 ),
        .Q(\mem_lat_inst[3].latency_cntr_reg_n_0_[3][2] ),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[3].latency_cntr_reg[3][3] 
       (.C(CLK),
        .CE(\mem_lat_inst[3].latency_cntr[3][4]_i_1_n_0 ),
        .D(\mem_lat_inst[3].latency_cntr[3][3]_i_1_n_0 ),
        .Q(\mem_lat_inst[3].latency_cntr_reg_n_0_[3][3] ),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[3].latency_cntr_reg[3][4] 
       (.C(CLK),
        .CE(\mem_lat_inst[3].latency_cntr[3][4]_i_1_n_0 ),
        .D(\mem_lat_inst[3].latency_cntr[3][4]_i_2_n_0 ),
        .Q(\mem_lat_inst[3].latency_cntr_reg_n_0_[3][4] ),
        .R(rst_stg2_r_reg));
  LUT5 #(
    .INIT(32'h80000000)) 
    \mem_lat_inst[3].latency_measured[3]_i_1 
       (.I0(en_mem_latency_reg_n_0),
        .I1(p_2_in),
        .I2(p_0_in8_in),
        .I3(\mem_lat_inst[3].fd1_vld_reg_n_0_[3] ),
        .I4(p_1_in),
        .O(p_9_out));
  FDRE \mem_lat_inst[3].latency_measured_reg[3] 
       (.C(CLK),
        .CE(p_9_out),
        .D(p_9_out),
        .Q(\mem_lat_inst[3].latency_measured_reg_n_0_[3] ),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[3].mem_latency_reg[3][0] 
       (.C(CLK),
        .CE(p_9_out),
        .D(\mem_lat_inst[3].latency_cntr_r_reg[3]_37 [0]),
        .Q(\mem_lat_inst[3].mem_latency_reg_n_0_[3][0] ),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[3].mem_latency_reg[3][1] 
       (.C(CLK),
        .CE(p_9_out),
        .D(\mem_lat_inst[3].latency_cntr_r_reg[3]_37 [1]),
        .Q(\mem_lat_inst[3].mem_latency_reg_n_0_[3][1] ),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[3].mem_latency_reg[3][2] 
       (.C(CLK),
        .CE(p_9_out),
        .D(\mem_lat_inst[3].latency_cntr_r_reg[3]_37 [2]),
        .Q(\mem_lat_inst[3].mem_latency_reg_n_0_[3][2] ),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[3].mem_latency_reg[3][3] 
       (.C(CLK),
        .CE(p_9_out),
        .D(\mem_lat_inst[3].latency_cntr_r_reg[3]_37 [3]),
        .Q(\mem_lat_inst[3].mem_latency_reg_n_0_[3][3] ),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[3].mem_latency_reg[3][4] 
       (.C(CLK),
        .CE(p_9_out),
        .D(\mem_lat_inst[3].latency_cntr_r_reg[3]_37 [4]),
        .Q(\mem_lat_inst[3].mem_latency_reg_n_0_[3][4] ),
        .R(rst_stg2_r_reg));
  LUT5 #(
    .INIT(32'h80000000)) 
    \mem_lat_inst[3].phase_bslip_vld_chk[3]_i_1 
       (.I0(p_3_in40_in),
        .I1(edge_adv_cal_start_r),
        .I2(p_1_in38_in),
        .I3(p_0_in37_in),
        .I4(p_2_in39_in),
        .O(phase_bslip_vld_3));
  FDRE \mem_lat_inst[3].phase_bslip_vld_chk_reg[3] 
       (.C(CLK),
        .CE(clkdiv_phase_cal_done_r),
        .D(phase_bslip_vld_3),
        .Q(phase_bslip_vld_chk[3]),
        .R(rst_stg2_r_reg));
  LUT4 #(
    .INIT(16'h8000)) 
    \mem_lat_inst[3].rd0_bslip_vld[3]_i_1 
       (.I0(\mem_lat_inst[3].rd0_bslip_vld[3]_i_2_n_0 ),
        .I1(\mem_lat_inst[3].rd1_r_reg__0 [5]),
        .I2(\mem_lat_inst[3].rd1_r_reg__0 [1]),
        .I3(\mem_lat_inst[3].rd1_r_reg__0 [3]),
        .O(\mem_lat_inst[3].rd0_bslip_vld[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \mem_lat_inst[3].rd0_bslip_vld[3]_i_2 
       (.I0(\mem_lat_inst[3].rd1_r_reg__0 [8]),
        .I1(\mem_lat_inst[3].rd1_r_reg__0 [6]),
        .I2(\mem_lat_inst[3].rd1_r_reg__0 [4]),
        .I3(\mem_lat_inst[3].rd1_r_reg__0 [2]),
        .I4(\mem_lat_inst[3].rd1_r_reg__0 [0]),
        .I5(\mem_lat_inst[3].rd1_r_reg__0 [7]),
        .O(\mem_lat_inst[3].rd0_bslip_vld[3]_i_2_n_0 ));
  FDRE \mem_lat_inst[3].rd0_bslip_vld_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\mem_lat_inst[3].rd0_bslip_vld[3]_i_1_n_0 ),
        .Q(p_0_in37_in),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[3].rd0_vld_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_r_ptr_reg_rep[3]_9 ),
        .Q(p_0_in8_in),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[3].rd1_bslip_vld_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_r_ptr_reg_rep[3]_21 ),
        .Q(p_2_in39_in),
        .R(rst_stg2_r_reg));
  FDRE \mem_lat_inst[3].rd1_r_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[63]),
        .Q(\mem_lat_inst[3].rd1_r_reg__0 [0]),
        .R(1'b0));
  FDRE \mem_lat_inst[3].rd1_r_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[64]),
        .Q(\mem_lat_inst[3].rd1_r_reg__0 [1]),
        .R(1'b0));
  FDRE \mem_lat_inst[3].rd1_r_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[65]),
        .Q(\mem_lat_inst[3].rd1_r_reg__0 [2]),
        .R(1'b0));
  FDRE \mem_lat_inst[3].rd1_r_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[66]),
        .Q(\mem_lat_inst[3].rd1_r_reg__0 [3]),
        .R(1'b0));
  FDRE \mem_lat_inst[3].rd1_r_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[67]),
        .Q(\mem_lat_inst[3].rd1_r_reg__0 [4]),
        .R(1'b0));
  FDRE \mem_lat_inst[3].rd1_r_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[68]),
        .Q(\mem_lat_inst[3].rd1_r_reg__0 [5]),
        .R(1'b0));
  FDRE \mem_lat_inst[3].rd1_r_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[69]),
        .Q(\mem_lat_inst[3].rd1_r_reg__0 [6]),
        .R(1'b0));
  FDRE \mem_lat_inst[3].rd1_r_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[70]),
        .Q(\mem_lat_inst[3].rd1_r_reg__0 [7]),
        .R(1'b0));
  FDRE \mem_lat_inst[3].rd1_r_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data0[71]),
        .Q(\mem_lat_inst[3].rd1_r_reg__0 [8]),
        .R(1'b0));
  FDRE \mem_lat_inst[3].rd1_vld_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_r_ptr_reg_rep[3]_5 ),
        .Q(p_2_in),
        .R(rst_stg2_r_reg));
  LUT6 #(
    .INIT(64'h2AFFAAFFAAFFAAFF)) 
    \phase_valid[0]_i_2 
       (.I0(edge_adv_cal_done_i_4_n_0),
        .I1(\mem_lat_inst[0].fd0_bslip_vld_reg_n_0_[0] ),
        .I2(\mem_lat_inst[0].rd0_bslip_vld_reg_n_0_[0] ),
        .I3(edge_adv_cal_start_r),
        .I4(\mem_lat_inst[0].fd1_bslip_vld_reg_n_0_[0] ),
        .I5(\mem_lat_inst[0].rd1_bslip_vld_reg_n_0_[0] ),
        .O(clkdiv_phase_cal_done_reg_0));
  LUT6 #(
    .INIT(64'h000000007FFFFFFF)) 
    \phase_valid[1]_i_2 
       (.I0(p_2_in31_in),
        .I1(p_0_in29_in),
        .I2(edge_adv_cal_start_r),
        .I3(p_3_in32_in),
        .I4(p_1_in30_in),
        .I5(edge_adv_cal_done_i_2_n_0),
        .O(clkdiv_phase_cal_done_reg_2));
  LUT6 #(
    .INIT(64'h000000007FFFFFFF)) 
    \phase_valid[2]_i_2 
       (.I0(p_0_in33_in),
        .I1(p_2_in35_in),
        .I2(p_1_in34_in),
        .I3(edge_adv_cal_start_r),
        .I4(p_3_in36_in),
        .I5(edge_adv_cal_done_i_5_n_0),
        .O(clkdiv_phase_cal_done_reg_3));
  LUT6 #(
    .INIT(64'h7FFF0000FFFFFFFF)) 
    \phase_valid[3]_i_2 
       (.I0(p_2_in39_in),
        .I1(p_0_in37_in),
        .I2(p_1_in38_in),
        .I3(p_3_in40_in),
        .I4(edge_adv_cal_done_i_3_n_0),
        .I5(edge_adv_cal_start_r),
        .O(clkdiv_phase_cal_done_reg_1));
  FDRE \phase_valid_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\solid_cntr_present[3].byte_comp_cnt_r_reg[0] [0]),
        .R(rst_stg2_r_reg));
  FDRE \phase_valid_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\solid_cntr_present[3].byte_comp_cnt_r_reg[0] [1]),
        .R(rst_stg2_r_reg));
  FDRE \phase_valid_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\solid_cntr_present[3].byte_comp_cnt_r_reg[0] [2]),
        .R(rst_stg2_r_reg));
  FDRE \phase_valid_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\solid_cntr_present[3].byte_comp_cnt_r_reg[0] [3]),
        .R(rst_stg2_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    pi_edge_adv_i_2
       (.I0(\pi_edge_adv_wait_cnt_reg[3]_0 [0]),
        .I1(\pi_edge_adv_wait_cnt_reg[3]_0 [1]),
        .I2(\pi_edge_adv_wait_cnt_reg_n_0_[2] ),
        .I3(\pi_edge_adv_wait_cnt_reg_n_0_[3] ),
        .O(pi_edge_adv_reg_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    pi_edge_adv_i_3
       (.I0(phase_bslip_vld_chk[3]),
        .I1(phase_bslip_vld_chk[2]),
        .I2(\byte_cnt_reg[2]_1 ),
        .I3(phase_bslip_vld_chk[1]),
        .I4(\byte_cnt_reg[0]_0 ),
        .I5(phase_bslip_vld_chk[0]),
        .O(pi_edge_adv_reg_1));
  FDRE pi_edge_adv_reg
       (.C(CLK),
        .CE(1'b1),
        .D(clkdiv_phase_cal_done_5r_reg_0),
        .Q(pi_edge_adv_reg_0),
        .R(rst_stg2_r_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \pi_edge_adv_wait_cnt[0]_i_1 
       (.I0(\pi_edge_adv_wait_cnt_reg[3]_0 [0]),
        .O(\pi_edge_adv_wait_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \pi_edge_adv_wait_cnt[1]_i_1 
       (.I0(\pi_edge_adv_wait_cnt_reg[3]_0 [0]),
        .I1(\pi_edge_adv_wait_cnt_reg[3]_0 [1]),
        .O(\pi_edge_adv_wait_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \pi_edge_adv_wait_cnt[2]_i_1 
       (.I0(\pi_edge_adv_wait_cnt_reg[3]_0 [0]),
        .I1(\pi_edge_adv_wait_cnt_reg[3]_0 [1]),
        .I2(\pi_edge_adv_wait_cnt_reg_n_0_[2] ),
        .O(\pi_edge_adv_wait_cnt[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \pi_edge_adv_wait_cnt[3]_i_1 
       (.I0(clkdiv_phase_cal_done_5r),
        .I1(\pi_edge_adv_wait_cnt_reg[2]_0 ),
        .O(\pi_edge_adv_wait_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \pi_edge_adv_wait_cnt[3]_i_2 
       (.I0(\pi_edge_adv_wait_cnt_reg[3]_0 [0]),
        .I1(\pi_edge_adv_wait_cnt_reg[3]_0 [1]),
        .I2(\pi_edge_adv_wait_cnt_reg_n_0_[2] ),
        .I3(\pi_edge_adv_wait_cnt_reg_n_0_[3] ),
        .O(\pi_edge_adv_wait_cnt[3]_i_2_n_0 ));
  FDRE \pi_edge_adv_wait_cnt_reg[0] 
       (.C(CLK),
        .CE(\pi_edge_adv_wait_cnt[3]_i_1_n_0 ),
        .D(\pi_edge_adv_wait_cnt[0]_i_1_n_0 ),
        .Q(\pi_edge_adv_wait_cnt_reg[3]_0 [0]),
        .R(rst_stg2_r_reg));
  FDRE \pi_edge_adv_wait_cnt_reg[1] 
       (.C(CLK),
        .CE(\pi_edge_adv_wait_cnt[3]_i_1_n_0 ),
        .D(\pi_edge_adv_wait_cnt[1]_i_1_n_0 ),
        .Q(\pi_edge_adv_wait_cnt_reg[3]_0 [1]),
        .R(rst_stg2_r_reg));
  FDRE \pi_edge_adv_wait_cnt_reg[2] 
       (.C(CLK),
        .CE(\pi_edge_adv_wait_cnt[3]_i_1_n_0 ),
        .D(\pi_edge_adv_wait_cnt[2]_i_1_n_0 ),
        .Q(\pi_edge_adv_wait_cnt_reg_n_0_[2] ),
        .R(rst_stg2_r_reg));
  FDRE \pi_edge_adv_wait_cnt_reg[3] 
       (.C(CLK),
        .CE(\pi_edge_adv_wait_cnt[3]_i_1_n_0 ),
        .D(\pi_edge_adv_wait_cnt[3]_i_2_n_0 ),
        .Q(\pi_edge_adv_wait_cnt_reg_n_0_[3] ),
        .R(rst_stg2_r_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \start_cnt[0]_i_1 
       (.I0(start_cnt_reg__0[0]),
        .O(\start_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \start_cnt[1]_i_1 
       (.I0(start_cnt_reg__0[1]),
        .I1(start_cnt_reg__0[0]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \start_cnt[2]_i_1 
       (.I0(start_cnt_reg__0[2]),
        .I1(start_cnt_reg__0[0]),
        .I2(start_cnt_reg__0[1]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \start_cnt[3]_i_1 
       (.I0(start_cnt_reg__0[3]),
        .I1(start_cnt_reg__0[1]),
        .I2(start_cnt_reg__0[0]),
        .I3(start_cnt_reg__0[2]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'hAAAAAAAAA8AAAAAA)) 
    \start_cnt[4]_i_1 
       (.I0(edge_adv_cal_start_r_reg_0),
        .I1(start_cnt_reg__0[3]),
        .I2(start_cnt_reg__0[4]),
        .I3(start_cnt_reg__0[0]),
        .I4(start_cnt_reg__0[1]),
        .I5(start_cnt_reg__0[2]),
        .O(start_cnt0));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \start_cnt[4]_i_2 
       (.I0(start_cnt_reg__0[4]),
        .I1(start_cnt_reg__0[2]),
        .I2(start_cnt_reg__0[0]),
        .I3(start_cnt_reg__0[1]),
        .I4(start_cnt_reg__0[3]),
        .O(p_0_in[4]));
  FDRE \start_cnt_reg[0] 
       (.C(CLK),
        .CE(start_cnt0),
        .D(\start_cnt[0]_i_1_n_0 ),
        .Q(start_cnt_reg__0[0]),
        .R(rst_stg2_r_reg));
  FDRE \start_cnt_reg[1] 
       (.C(CLK),
        .CE(start_cnt0),
        .D(p_0_in[1]),
        .Q(start_cnt_reg__0[1]),
        .R(rst_stg2_r_reg));
  FDRE \start_cnt_reg[2] 
       (.C(CLK),
        .CE(start_cnt0),
        .D(p_0_in[2]),
        .Q(start_cnt_reg__0[2]),
        .R(rst_stg2_r_reg));
  FDRE \start_cnt_reg[3] 
       (.C(CLK),
        .CE(start_cnt0),
        .D(p_0_in[3]),
        .Q(start_cnt_reg__0[3]),
        .R(rst_stg2_r_reg));
  FDRE \start_cnt_reg[4] 
       (.C(CLK),
        .CE(start_cnt0),
        .D(p_0_in[4]),
        .Q(start_cnt_reg__0[4]),
        .R(rst_stg2_r_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \valid_latency[0]_i_1 
       (.I0(max_latency[0]),
        .O(valid_latency0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \valid_latency[1]_i_1 
       (.I0(max_latency[0]),
        .I1(max_latency[1]),
        .O(valid_latency0[1]));
  LUT3 #(
    .INIT(8'h95)) 
    \valid_latency[2]_i_1 
       (.I0(max_latency[2]),
        .I1(max_latency[1]),
        .I2(max_latency[0]),
        .O(\valid_latency[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAA95)) 
    \valid_latency[3]_i_1 
       (.I0(max_latency[3]),
        .I1(max_latency[0]),
        .I2(max_latency[1]),
        .I3(max_latency[2]),
        .O(valid_latency0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \valid_latency[4]_i_1 
       (.I0(cal_stage2_done),
        .O(\valid_latency[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAA9A9A9)) 
    \valid_latency[4]_i_2 
       (.I0(max_latency[4]),
        .I1(max_latency[3]),
        .I2(max_latency[2]),
        .I3(max_latency[1]),
        .I4(max_latency[0]),
        .O(valid_latency0[4]));
  FDRE \valid_latency_reg[0] 
       (.C(CLK),
        .CE(\valid_latency[4]_i_1_n_0 ),
        .D(valid_latency0[0]),
        .Q(Q[0]),
        .R(rst_stg2_r_reg));
  FDRE \valid_latency_reg[1] 
       (.C(CLK),
        .CE(\valid_latency[4]_i_1_n_0 ),
        .D(valid_latency0[1]),
        .Q(Q[1]),
        .R(rst_stg2_r_reg));
  FDRE \valid_latency_reg[2] 
       (.C(CLK),
        .CE(\valid_latency[4]_i_1_n_0 ),
        .D(\valid_latency[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(rst_stg2_r_reg));
  FDRE \valid_latency_reg[3] 
       (.C(CLK),
        .CE(\valid_latency[4]_i_1_n_0 ),
        .D(valid_latency0[3]),
        .Q(Q[3]),
        .R(rst_stg2_r_reg));
  FDRE \valid_latency_reg[4] 
       (.C(CLK),
        .CE(\valid_latency[4]_i_1_n_0 ),
        .D(valid_latency0[4]),
        .Q(Q[4]),
        .R(rst_stg2_r_reg));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_rld_phy_read_top" *) 
module sram_migmig_7series_v2_4_qdr_rld_phy_read_top
   (Q,
    DOA,
    DOB,
    \app_rd_data0[140] ,
    \app_rd_data0[142] ,
    app_rd_data0,
    app_rd_valid0,
    app_rd_valid1,
    if_empty_2r,
    \gen_rd_valid[1].gen_data_valid_2.data_valid_reg[1] ,
    \pi_edge_adv_wait_cnt_reg[2] ,
    pi_edge_adv_reg,
    rdlvl_stg1_start_r,
    \dlyval_dq_r_reg[85] ,
    first_lane_r,
    addr,
    \cmplx_burst_bytes_r_reg[30] ,
    \byte_sel_cnt_reg[2] ,
    \byte_sel_cnt_reg[2]_0 ,
    D_pi_fine_enable_reg,
    D_pi_fine_inc_reg,
    C_pi_fine_enable_reg,
    C_pi_fine_inc_reg,
    B_pi_fine_enable_reg,
    B_pi_fine_inc_reg,
    A_pi_fine_enable_reg,
    A_pi_fine_inc_reg,
    \calib_sel_reg[1] ,
    \calib_sel_reg[0] ,
    \calib_sel_reg[0]_0 ,
    \byte_cnt_reg[0] ,
    \calib_zero_inputs_reg[0] ,
    \byte_sel_cnt_reg[1] ,
    idelay_ld,
    \rd_addr_r_reg[0] ,
    \cmplx_burst_bytes_r_reg[35] ,
    \cmplx_burst_bytes_r_reg[35]_0 ,
    \cmplx_burst_bytes_r_reg[35]_1 ,
    \rd_data_lane_r_reg[27] ,
    \iserdes_comp_r_reg[2] ,
    \iserdes_comp_r_reg[3] ,
    \iserdes_comp_r_reg[3]_0 ,
    \iserdes_comp_r_reg[3]_1 ,
    \iserdes_comp_r_reg[3]_2 ,
    \iserdes_comp_r_reg[3]_3 ,
    \iserdes_comp_r_reg[3]_4 ,
    \iserdes_comp_r_reg[3]_5 ,
    \iserdes_comp_r_reg[3]_6 ,
    \iserdes_comp_r_reg[3]_7 ,
    \solid_cntr_present[3].byte_comp_cnt_r_reg[0] ,
    \wr_ptr_reg[1] ,
    rdlvl_valid,
    p_1_out,
    CLK,
    rd_data_map,
    rst_stg2_r_reg,
    my_empty_reg,
    rdlvl_stg1_start_r_reg,
    rdlvl_stg1_start_r_reg_0,
    cmplx_rdcal_start,
    kill_rd_valid,
    rstdiv0_sync_r1_reg_rep__4,
    \valid_latency_reg[1] ,
    \valid_latency_reg[1]_0 ,
    \valid_latency_reg[1]_1 ,
    \valid_latency_reg[1]_2 ,
    po_delay_done_reg,
    wrcal_adj_rdy,
    byte_sel_cnt1,
    \byte_sel_cnt_reg[2]_1 ,
    \calib_sel_reg[0]_1 ,
    \calib_sel_reg[1]_0 ,
    B_calib_in_common,
    wrcal_adj_rdy_r_reg,
    \byte_sel_cnt_reg[2]_2 ,
    d_in,
    cal_stage2_start_r_reg,
    edge_adv_cal_start_r_reg,
    \rdlvl_stg1_cal_bytes_r_reg[3] ,
    \rdlvl_stg1_cal_bytes_r_reg[0] ,
    \cmplx_burst_bytes_r_reg[35]_2 ,
    D,
    \pi_counter_read_val_reg[5] ,
    \cmplx_burst_bytes_r_reg[17] ,
    rst_stg1_r_reg);
  output [1:0]Q;
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]\app_rd_data0[140] ;
  output [1:0]\app_rd_data0[142] ;
  output [135:0]app_rd_data0;
  output app_rd_valid0;
  output app_rd_valid1;
  output if_empty_2r;
  output \gen_rd_valid[1].gen_data_valid_2.data_valid_reg[1] ;
  output \pi_edge_adv_wait_cnt_reg[2] ;
  output pi_edge_adv_reg;
  output rdlvl_stg1_start_r;
  output \dlyval_dq_r_reg[85] ;
  output first_lane_r;
  output [3:0]addr;
  output \cmplx_burst_bytes_r_reg[30] ;
  output \byte_sel_cnt_reg[2] ;
  output \byte_sel_cnt_reg[2]_0 ;
  output D_pi_fine_enable_reg;
  output D_pi_fine_inc_reg;
  output C_pi_fine_enable_reg;
  output C_pi_fine_inc_reg;
  output B_pi_fine_enable_reg;
  output B_pi_fine_inc_reg;
  output A_pi_fine_enable_reg;
  output A_pi_fine_inc_reg;
  output \calib_sel_reg[1] ;
  output \calib_sel_reg[0] ;
  output \calib_sel_reg[0]_0 ;
  output \byte_cnt_reg[0] ;
  output \calib_zero_inputs_reg[0] ;
  output \byte_sel_cnt_reg[1] ;
  output idelay_ld;
  output \rd_addr_r_reg[0] ;
  output \cmplx_burst_bytes_r_reg[35] ;
  output \cmplx_burst_bytes_r_reg[35]_0 ;
  output \cmplx_burst_bytes_r_reg[35]_1 ;
  output [1:0]\rd_data_lane_r_reg[27] ;
  output [26:0]\iserdes_comp_r_reg[2] ;
  output \iserdes_comp_r_reg[3] ;
  output \iserdes_comp_r_reg[3]_0 ;
  output \iserdes_comp_r_reg[3]_1 ;
  output \iserdes_comp_r_reg[3]_2 ;
  output \iserdes_comp_r_reg[3]_3 ;
  output \iserdes_comp_r_reg[3]_4 ;
  output \iserdes_comp_r_reg[3]_5 ;
  output \iserdes_comp_r_reg[3]_6 ;
  output \iserdes_comp_r_reg[3]_7 ;
  output [3:0]\solid_cntr_present[3].byte_comp_cnt_r_reg[0] ;
  output [19:0]\wr_ptr_reg[1] ;
  output rdlvl_valid;
  input p_1_out;
  input CLK;
  input [143:0]rd_data_map;
  input rst_stg2_r_reg;
  input my_empty_reg;
  input rdlvl_stg1_start_r_reg;
  input rdlvl_stg1_start_r_reg_0;
  input cmplx_rdcal_start;
  input kill_rd_valid;
  input rstdiv0_sync_r1_reg_rep__4;
  input \valid_latency_reg[1] ;
  input \valid_latency_reg[1]_0 ;
  input \valid_latency_reg[1]_1 ;
  input \valid_latency_reg[1]_2 ;
  input po_delay_done_reg;
  input wrcal_adj_rdy;
  input byte_sel_cnt1;
  input \byte_sel_cnt_reg[2]_1 ;
  input \calib_sel_reg[0]_1 ;
  input \calib_sel_reg[1]_0 ;
  input B_calib_in_common;
  input wrcal_adj_rdy_r_reg;
  input \byte_sel_cnt_reg[2]_2 ;
  input [0:0]d_in;
  input cal_stage2_start_r_reg;
  input edge_adv_cal_start_r_reg;
  input [2:0]\rdlvl_stg1_cal_bytes_r_reg[3] ;
  input \rdlvl_stg1_cal_bytes_r_reg[0] ;
  input [1:0]\cmplx_burst_bytes_r_reg[35]_2 ;
  input [1:0]D;
  input [5:0]\pi_counter_read_val_reg[5] ;
  input [1:0]\cmplx_burst_bytes_r_reg[17] ;
  input rst_stg1_r_reg;

  wire A_pi_fine_enable_reg;
  wire A_pi_fine_inc_reg;
  wire B_calib_in_common;
  wire B_pi_fine_enable_reg;
  wire B_pi_fine_inc_reg;
  wire CLK;
  wire C_pi_fine_enable_reg;
  wire C_pi_fine_inc_reg;
  wire [1:0]D;
  wire [1:0]DOA;
  wire [1:0]DOB;
  wire D_pi_fine_enable_reg;
  wire D_pi_fine_inc_reg;
  wire [1:0]Q;
  wire [3:0]addr;
  wire \adj_lat_inst.inc_lat_inst[0].inc_latency[0]_i_1_n_0 ;
  wire \adj_lat_inst.inc_lat_inst[1].inc_latency[1]_i_1_n_0 ;
  wire \adj_lat_inst.inc_lat_inst[2].inc_latency[2]_i_1_n_0 ;
  wire \adj_lat_inst.inc_lat_inst[3].inc_latency[3]_i_1_n_0 ;
  wire [135:0]app_rd_data0;
  wire [1:0]\app_rd_data0[140] ;
  wire [1:0]\app_rd_data0[142] ;
  wire app_rd_valid0;
  wire app_rd_valid1;
  wire \byte_cnt_reg[0] ;
  wire byte_sel_cnt1;
  wire \byte_sel_cnt_reg[1] ;
  wire \byte_sel_cnt_reg[2] ;
  wire \byte_sel_cnt_reg[2]_0 ;
  wire \byte_sel_cnt_reg[2]_1 ;
  wire \byte_sel_cnt_reg[2]_2 ;
  wire cal_stage2_start_r_reg;
  wire \calib_sel_reg[0] ;
  wire \calib_sel_reg[0]_0 ;
  wire \calib_sel_reg[0]_1 ;
  wire \calib_sel_reg[1] ;
  wire \calib_sel_reg[1]_0 ;
  wire \calib_zero_inputs_reg[0] ;
  wire clkdiv_phase_cal_done_5r;
  wire cmplx_accum_r;
  wire cmplx_accum_r_i_1_n_0;
  wire [1:0]\cmplx_burst_bytes_r_reg[17] ;
  wire \cmplx_burst_bytes_r_reg[30] ;
  wire \cmplx_burst_bytes_r_reg[35] ;
  wire \cmplx_burst_bytes_r_reg[35]_0 ;
  wire \cmplx_burst_bytes_r_reg[35]_1 ;
  wire [1:0]\cmplx_burst_bytes_r_reg[35]_2 ;
  wire cmplx_rd_data_valid;
  wire cmplx_rdcal_start;
  wire [0:0]d_in;
  wire \dlyval_dq_r_reg[85] ;
  wire edge_adv_cal_start_r_reg;
  wire first_lane_r;
  wire \gen_rd_valid[1].gen_data_valid_2.data_valid_reg[1] ;
  wire hyst_warmup_ns;
  wire hyst_warmup_r;
  wire hyst_warmup_r_i_1_n_0;
  wire idelay_ld;
  wire if_empty_2r;
  wire if_empty_2r_i_1_n_0;
  wire if_empty_r;
  wire inc_byte_cnt_i_1_n_0;
  wire [26:0]\iserdes_comp_r_reg[2] ;
  wire \iserdes_comp_r_reg[3] ;
  wire \iserdes_comp_r_reg[3]_0 ;
  wire \iserdes_comp_r_reg[3]_1 ;
  wire \iserdes_comp_r_reg[3]_2 ;
  wire \iserdes_comp_r_reg[3]_3 ;
  wire \iserdes_comp_r_reg[3]_4 ;
  wire \iserdes_comp_r_reg[3]_5 ;
  wire \iserdes_comp_r_reg[3]_6 ;
  wire \iserdes_comp_r_reg[3]_7 ;
  wire kill_rd_valid;
  wire lat_adj_done2_in;
  wire lat_adj_done4_in;
  wire lat_adj_done6_in;
  wire max_lat_done;
  wire max_lat_done_r;
  wire my_empty_reg;
  wire \nd_io_inst[0].u_qdr_rld_phy_read_data_align_n_40 ;
  wire \nd_io_inst[0].u_qdr_rld_phy_read_data_align_n_41 ;
  wire \nd_io_inst[0].u_qdr_rld_phy_read_data_align_n_42 ;
  wire \nd_io_inst[0].u_qdr_rld_phy_read_data_align_n_43 ;
  wire \nd_io_inst[0].u_qdr_rld_phy_read_data_align_n_44 ;
  wire \nd_io_inst[0].u_qdr_rld_phy_read_data_align_n_45 ;
  wire \nd_io_inst[0].u_qdr_rld_phy_read_data_align_n_46 ;
  wire \nd_io_inst[0].u_qdr_rld_phy_read_data_align_n_47 ;
  wire \nd_io_inst[0].u_qdr_rld_phy_read_data_align_n_48 ;
  wire \nd_io_inst[1].u_qdr_rld_phy_read_data_align_n_36 ;
  wire \nd_io_inst[1].u_qdr_rld_phy_read_data_align_n_37 ;
  wire \nd_io_inst[1].u_qdr_rld_phy_read_data_align_n_38 ;
  wire \nd_io_inst[1].u_qdr_rld_phy_read_data_align_n_39 ;
  wire \nd_io_inst[1].u_qdr_rld_phy_read_data_align_n_40 ;
  wire \nd_io_inst[1].u_qdr_rld_phy_read_data_align_n_41 ;
  wire \nd_io_inst[2].u_qdr_rld_phy_read_data_align_n_36 ;
  wire \nd_io_inst[2].u_qdr_rld_phy_read_data_align_n_37 ;
  wire \nd_io_inst[2].u_qdr_rld_phy_read_data_align_n_38 ;
  wire \nd_io_inst[2].u_qdr_rld_phy_read_data_align_n_39 ;
  wire \nd_io_inst[2].u_qdr_rld_phy_read_data_align_n_40 ;
  wire \nd_io_inst[2].u_qdr_rld_phy_read_data_align_n_41 ;
  wire \nd_io_inst[3].u_qdr_rld_phy_read_data_align_n_36 ;
  wire \nd_io_inst[3].u_qdr_rld_phy_read_data_align_n_37 ;
  wire \nd_io_inst[3].u_qdr_rld_phy_read_data_align_n_38 ;
  wire \nd_io_inst[3].u_qdr_rld_phy_read_data_align_n_39 ;
  wire \nd_io_inst[3].u_qdr_rld_phy_read_data_align_n_40 ;
  wire \nd_io_inst[3].u_qdr_rld_phy_read_data_align_n_41 ;
  wire p_1_out;
  wire [5:0]\pi_counter_read_val_reg[5] ;
  wire pi_edge_adv0;
  wire pi_edge_adv_i_1_n_0;
  wire pi_edge_adv_reg;
  wire \pi_edge_adv_wait_cnt_reg[2] ;
  wire pi_fine_inc;
  wire po_delay_done_reg;
  wire prev_match_r_i_1_n_0;
  wire \rd_addr_r_reg[0] ;
  wire [1:0]\rd_data_lane_r_reg[27] ;
  wire [143:0]rd_data_map;
  wire rdlvl_pi_stg2_f_incdec_ns0;
  wire rdlvl_pi_stg2_f_incdec_r_i_1_n_0;
  wire \rdlvl_stg1_cal_bytes_r_reg[0] ;
  wire [2:0]\rdlvl_stg1_cal_bytes_r_reg[3] ;
  wire rdlvl_stg1_start_r;
  wire rdlvl_stg1_start_r_reg;
  wire rdlvl_stg1_start_r_reg_0;
  wire rdlvl_valid;
  wire rst_stg1_r_reg;
  wire rst_stg2_r_reg;
  wire rstdiv0_sync_r1_reg_rep__4;
  wire samp_result_r;
  wire [3:0]\solid_cntr_present[3].byte_comp_cnt_r_reg[0] ;
  wire stg2_2_zero_r;
  wire stg2_2_zero_r_i_1_n_0;
  wire u_qdr_rld_phy_rdlvl_n_10;
  wire u_qdr_rld_phy_rdlvl_n_11;
  wire u_qdr_rld_phy_rdlvl_n_13;
  wire u_qdr_rld_phy_rdlvl_n_14;
  wire u_qdr_rld_phy_rdlvl_n_26;
  wire u_qdr_rld_phy_rdlvl_n_28;
  wire u_qdr_rld_phy_rdlvl_n_29;
  wire u_qdr_rld_phy_rdlvl_n_30;
  wire u_qdr_rld_phy_rdlvl_n_31;
  wire u_qdr_rld_phy_rdlvl_n_34;
  wire u_qdr_rld_phy_rdlvl_n_35;
  wire u_qdr_rld_phy_rdlvl_n_4;
  wire u_qdr_rld_phy_rdlvl_n_93;
  wire u_qdr_rld_phy_rdlvl_n_94;
  wire u_qdr_rld_phy_rdlvl_n_95;
  wire u_qdr_rld_phy_rdlvl_n_96;
  wire u_qdr_rld_phy_read_stage2_cal_n_10;
  wire u_qdr_rld_phy_read_stage2_cal_n_11;
  wire u_qdr_rld_phy_read_stage2_cal_n_12;
  wire u_qdr_rld_phy_read_stage2_cal_n_24;
  wire u_qdr_rld_phy_read_stage2_cal_n_25;
  wire u_qdr_rld_phy_read_stage2_cal_n_29;
  wire u_qdr_rld_phy_read_stage2_cal_n_36;
  wire u_qdr_rld_phy_read_stage2_cal_n_37;
  wire u_qdr_rld_phy_read_stage2_cal_n_38;
  wire u_qdr_rld_phy_read_stage2_cal_n_39;
  wire u_qdr_rld_phy_read_stage2_cal_n_40;
  wire u_qdr_rld_phy_read_stage2_cal_n_42;
  wire u_qdr_rld_phy_read_stage2_cal_n_43;
  wire u_qdr_rld_phy_read_stage2_cal_n_6;
  wire u_qdr_rld_phy_read_stage2_cal_n_8;
  wire u_qdr_rld_phy_read_stage2_cal_n_9;
  wire [4:2]valid_latency;
  wire \valid_latency_reg[1] ;
  wire \valid_latency_reg[1]_0 ;
  wire \valid_latency_reg[1]_1 ;
  wire \valid_latency_reg[1]_2 ;
  wire [3:0]wr_ptr_reg;
  wire [19:0]\wr_ptr_reg[1] ;
  wire wrcal_adj_rdy;
  wire wrcal_adj_rdy_r_reg;

  LUT5 #(
    .INIT(32'h000C002E)) 
    \adj_lat_inst.inc_lat_inst[0].inc_latency[0]_i_1 
       (.I0(u_qdr_rld_phy_read_stage2_cal_n_8),
        .I1(max_lat_done_r),
        .I2(lat_adj_done6_in),
        .I3(rst_stg2_r_reg),
        .I4(max_lat_done),
        .O(\adj_lat_inst.inc_lat_inst[0].inc_latency[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000C002E)) 
    \adj_lat_inst.inc_lat_inst[1].inc_latency[1]_i_1 
       (.I0(u_qdr_rld_phy_read_stage2_cal_n_9),
        .I1(max_lat_done_r),
        .I2(lat_adj_done4_in),
        .I3(rst_stg2_r_reg),
        .I4(max_lat_done),
        .O(\adj_lat_inst.inc_lat_inst[1].inc_latency[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000C002E)) 
    \adj_lat_inst.inc_lat_inst[2].inc_latency[2]_i_1 
       (.I0(u_qdr_rld_phy_read_stage2_cal_n_10),
        .I1(max_lat_done_r),
        .I2(lat_adj_done2_in),
        .I3(rst_stg2_r_reg),
        .I4(max_lat_done),
        .O(\adj_lat_inst.inc_lat_inst[2].inc_latency[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000C002E)) 
    \adj_lat_inst.inc_lat_inst[3].inc_latency[3]_i_1 
       (.I0(u_qdr_rld_phy_read_stage2_cal_n_11),
        .I1(max_lat_done_r),
        .I2(u_qdr_rld_phy_read_stage2_cal_n_6),
        .I3(rst_stg2_r_reg),
        .I4(max_lat_done),
        .O(\adj_lat_inst.inc_lat_inst[3].inc_latency[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF1FFFFFFF0FF0000)) 
    cmplx_accum_r_i_1
       (.I0(u_qdr_rld_phy_rdlvl_n_14),
        .I1(u_qdr_rld_phy_rdlvl_n_35),
        .I2(u_qdr_rld_phy_rdlvl_n_13),
        .I3(u_qdr_rld_phy_rdlvl_n_10),
        .I4(u_qdr_rld_phy_rdlvl_n_34),
        .I5(cmplx_accum_r),
        .O(cmplx_accum_r_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    hyst_warmup_r_i_1
       (.I0(hyst_warmup_ns),
        .I1(u_qdr_rld_phy_rdlvl_n_11),
        .I2(u_qdr_rld_phy_rdlvl_n_95),
        .I3(u_qdr_rld_phy_rdlvl_n_10),
        .I4(rdlvl_stg1_start_r_reg_0),
        .I5(hyst_warmup_r),
        .O(hyst_warmup_r_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    if_empty_2r_i_1
       (.I0(if_empty_r),
        .I1(rstdiv0_sync_r1_reg_rep__4),
        .O(if_empty_2r_i_1_n_0));
  FDRE if_empty_2r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(if_empty_2r_i_1_n_0),
        .Q(if_empty_2r),
        .R(1'b0));
  FDRE if_empty_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(my_empty_reg),
        .Q(if_empty_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000C0AAAA)) 
    inc_byte_cnt_i_1
       (.I0(u_qdr_rld_phy_read_stage2_cal_n_12),
        .I1(u_qdr_rld_phy_read_stage2_cal_n_43),
        .I2(u_qdr_rld_phy_read_stage2_cal_n_24),
        .I3(u_qdr_rld_phy_read_stage2_cal_n_25),
        .I4(pi_edge_adv0),
        .I5(rst_stg2_r_reg),
        .O(inc_byte_cnt_i_1_n_0));
  sram_migmig_7series_v2_4_qdr_rld_phy_read_data_align \nd_io_inst[0].u_qdr_rld_phy_read_data_align 
       (.CLK(CLK),
        .DOA(app_rd_data0[73:72]),
        .DOB(app_rd_data0[75:74]),
        .Q(wr_ptr_reg),
        .\adj_lat_inst.inc_lat_inst[0].inc_latency_reg[0] (u_qdr_rld_phy_read_stage2_cal_n_8),
        .\adj_lat_inst.inc_lat_inst[1].inc_latency_reg[1] (u_qdr_rld_phy_read_stage2_cal_n_9),
        .\adj_lat_inst.inc_lat_inst[2].inc_latency_reg[2] (u_qdr_rld_phy_read_stage2_cal_n_10),
        .\adj_lat_inst.inc_lat_inst[3].inc_latency_reg[3] (u_qdr_rld_phy_read_stage2_cal_n_11),
        .app_rd_data0({app_rd_data0[116:108],app_rd_data0[80],app_rd_data0[44:36],app_rd_data0[8:0]}),
        .\app_rd_data0[77] (app_rd_data0[77:76]),
        .\app_rd_data0[79] (app_rd_data0[79:78]),
        .max_lat_done_r(max_lat_done_r),
        .\mem_lat_inst[0].fd0_vld_reg[0] (\nd_io_inst[0].u_qdr_rld_phy_read_data_align_n_47 ),
        .\mem_lat_inst[0].fd1_bslip_vld_reg[0] (\nd_io_inst[0].u_qdr_rld_phy_read_data_align_n_48 ),
        .\mem_lat_inst[0].fd1_vld_reg[0] (\nd_io_inst[0].u_qdr_rld_phy_read_data_align_n_46 ),
        .\mem_lat_inst[0].rd0_vld_reg[0] (\nd_io_inst[0].u_qdr_rld_phy_read_data_align_n_44 ),
        .\mem_lat_inst[0].rd1_bslip_vld_reg[0] (\nd_io_inst[0].u_qdr_rld_phy_read_data_align_n_45 ),
        .\mem_lat_inst[0].rd1_vld_reg[0] (\nd_io_inst[0].u_qdr_rld_phy_read_data_align_n_43 ),
        .rd_data_map({rd_data_map[116:108],rd_data_map[80:72],rd_data_map[44:36],rd_data_map[8:0]}),
        .\rd_r_ptr_reg_rep[3]_0 (\nd_io_inst[0].u_qdr_rld_phy_read_data_align_n_40 ),
        .\rd_r_ptr_reg_rep[3]_1 (\nd_io_inst[0].u_qdr_rld_phy_read_data_align_n_41 ),
        .\rd_r_ptr_reg_rep[3]_2 (\nd_io_inst[0].u_qdr_rld_phy_read_data_align_n_42 ),
        .rst_stg2_r_reg(rst_stg2_r_reg));
  sram_migmig_7series_v2_4_qdr_rld_phy_read_data_align_0 \nd_io_inst[1].u_qdr_rld_phy_read_data_align 
       (.CLK(CLK),
        .DOA(app_rd_data0[82:81]),
        .DOB(app_rd_data0[84:83]),
        .Q(wr_ptr_reg),
        .app_rd_data0({app_rd_data0[125:117],app_rd_data0[89],app_rd_data0[53:45],app_rd_data0[17:9]}),
        .\app_rd_data0[86] (app_rd_data0[86:85]),
        .\app_rd_data0[88] (app_rd_data0[88:87]),
        .max_lat_done_r_reg(\nd_io_inst[0].u_qdr_rld_phy_read_data_align_n_40 ),
        .\mem_lat_inst[1].fd0_vld_reg[1] (\nd_io_inst[1].u_qdr_rld_phy_read_data_align_n_40 ),
        .\mem_lat_inst[1].fd1_bslip_vld_reg[1] (\nd_io_inst[1].u_qdr_rld_phy_read_data_align_n_41 ),
        .\mem_lat_inst[1].fd1_vld_reg[1] (\nd_io_inst[1].u_qdr_rld_phy_read_data_align_n_39 ),
        .\mem_lat_inst[1].rd0_vld_reg[1] (\nd_io_inst[1].u_qdr_rld_phy_read_data_align_n_37 ),
        .\mem_lat_inst[1].rd1_bslip_vld_reg[1] (\nd_io_inst[1].u_qdr_rld_phy_read_data_align_n_38 ),
        .\mem_lat_inst[1].rd1_vld_reg[1] (\nd_io_inst[1].u_qdr_rld_phy_read_data_align_n_36 ),
        .rd_data_map({rd_data_map[125:117],rd_data_map[89:81],rd_data_map[53:45],rd_data_map[17:9]}),
        .rst_stg2_r_reg(rst_stg2_r_reg));
  sram_migmig_7series_v2_4_qdr_rld_phy_read_data_align_1 \nd_io_inst[2].u_qdr_rld_phy_read_data_align 
       (.CLK(CLK),
        .DOA(app_rd_data0[91:90]),
        .DOB(app_rd_data0[93:92]),
        .Q(wr_ptr_reg),
        .app_rd_data0({app_rd_data0[134:126],app_rd_data0[98],app_rd_data0[62:54],app_rd_data0[26:18]}),
        .\app_rd_data0[95] (app_rd_data0[95:94]),
        .\app_rd_data0[97] (app_rd_data0[97:96]),
        .max_lat_done_r_reg(\nd_io_inst[0].u_qdr_rld_phy_read_data_align_n_41 ),
        .\mem_lat_inst[2].fd0_vld_reg[2] (\nd_io_inst[2].u_qdr_rld_phy_read_data_align_n_40 ),
        .\mem_lat_inst[2].fd1_bslip_vld_reg[2] (\nd_io_inst[2].u_qdr_rld_phy_read_data_align_n_41 ),
        .\mem_lat_inst[2].fd1_vld_reg[2] (\nd_io_inst[2].u_qdr_rld_phy_read_data_align_n_39 ),
        .\mem_lat_inst[2].rd0_vld_reg[2] (\nd_io_inst[2].u_qdr_rld_phy_read_data_align_n_37 ),
        .\mem_lat_inst[2].rd1_bslip_vld_reg[2] (\nd_io_inst[2].u_qdr_rld_phy_read_data_align_n_38 ),
        .\mem_lat_inst[2].rd1_vld_reg[2] (\nd_io_inst[2].u_qdr_rld_phy_read_data_align_n_36 ),
        .rd_data_map({rd_data_map[134:126],rd_data_map[98:90],rd_data_map[62:54],rd_data_map[26:18]}),
        .rst_stg2_r_reg(rst_stg2_r_reg));
  sram_migmig_7series_v2_4_qdr_rld_phy_read_data_align_2 \nd_io_inst[3].u_qdr_rld_phy_read_data_align 
       (.CLK(CLK),
        .DOA(DOA),
        .DOB(DOB),
        .Q(wr_ptr_reg),
        .app_rd_data0({app_rd_data0[135],app_rd_data0[107:99],app_rd_data0[71:63],app_rd_data0[35:27]}),
        .\app_rd_data0[140] (\app_rd_data0[140] ),
        .\app_rd_data0[142] (\app_rd_data0[142] ),
        .max_lat_done_r_reg(\nd_io_inst[0].u_qdr_rld_phy_read_data_align_n_42 ),
        .\mem_lat_inst[3].fd0_vld_reg[3] (\nd_io_inst[3].u_qdr_rld_phy_read_data_align_n_40 ),
        .\mem_lat_inst[3].fd1_bslip_vld_reg[3] (\nd_io_inst[3].u_qdr_rld_phy_read_data_align_n_41 ),
        .\mem_lat_inst[3].fd1_vld_reg[3] (\nd_io_inst[3].u_qdr_rld_phy_read_data_align_n_39 ),
        .\mem_lat_inst[3].rd0_vld_reg[3] (\nd_io_inst[3].u_qdr_rld_phy_read_data_align_n_37 ),
        .\mem_lat_inst[3].rd1_bslip_vld_reg[3] (\nd_io_inst[3].u_qdr_rld_phy_read_data_align_n_38 ),
        .\mem_lat_inst[3].rd1_vld_reg[3] (\nd_io_inst[3].u_qdr_rld_phy_read_data_align_n_36 ),
        .rd_data_map({rd_data_map[143:135],rd_data_map[107:99],rd_data_map[71:63],rd_data_map[35:27]}),
        .rst_stg2_r_reg(rst_stg2_r_reg));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    pi_edge_adv_i_1
       (.I0(u_qdr_rld_phy_read_stage2_cal_n_42),
        .I1(u_qdr_rld_phy_read_stage2_cal_n_40),
        .I2(clkdiv_phase_cal_done_5r),
        .I3(\pi_edge_adv_wait_cnt_reg[2] ),
        .I4(pi_edge_adv_reg),
        .O(pi_edge_adv_i_1_n_0));
  LUT6 #(
    .INIT(64'hF8FFFFFF08000000)) 
    prev_match_r_i_1
       (.I0(samp_result_r),
        .I1(hyst_warmup_ns),
        .I2(u_qdr_rld_phy_rdlvl_n_11),
        .I3(u_qdr_rld_phy_rdlvl_n_94),
        .I4(rdlvl_stg1_start_r_reg_0),
        .I5(u_qdr_rld_phy_rdlvl_n_4),
        .O(prev_match_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h8FFFFFFF80000000)) 
    rdlvl_pi_stg2_f_incdec_r_i_1
       (.I0(rdlvl_pi_stg2_f_incdec_ns0),
        .I1(u_qdr_rld_phy_rdlvl_n_10),
        .I2(u_qdr_rld_phy_rdlvl_n_93),
        .I3(rdlvl_stg1_start_r),
        .I4(rdlvl_stg1_start_r_reg),
        .I5(pi_fine_inc),
        .O(rdlvl_pi_stg2_f_incdec_r_i_1_n_0));
  LUT4 #(
    .INIT(16'h8F80)) 
    stg2_2_zero_r_i_1
       (.I0(rdlvl_pi_stg2_f_incdec_ns0),
        .I1(hyst_warmup_ns),
        .I2(u_qdr_rld_phy_rdlvl_n_96),
        .I3(stg2_2_zero_r),
        .O(stg2_2_zero_r_i_1_n_0));
  sram_migmig_7series_v2_4_qdr_rld_phy_rdlvl u_qdr_rld_phy_rdlvl
       (.A_pi_fine_enable_reg(A_pi_fine_enable_reg),
        .A_pi_fine_inc_reg(A_pi_fine_inc_reg),
        .B_calib_in_common(B_calib_in_common),
        .B_pi_fine_enable_reg(B_pi_fine_enable_reg),
        .B_pi_fine_inc_reg(B_pi_fine_inc_reg),
        .CLK(CLK),
        .C_pi_fine_enable_reg(C_pi_fine_enable_reg),
        .C_pi_fine_inc_reg(C_pi_fine_inc_reg),
        .D({u_qdr_rld_phy_rdlvl_n_28,u_qdr_rld_phy_rdlvl_n_29,u_qdr_rld_phy_rdlvl_n_30,u_qdr_rld_phy_rdlvl_n_31}),
        .DOA(DOA),
        .DOB(DOB),
        .D_pi_fine_enable_reg(D_pi_fine_enable_reg),
        .D_pi_fine_inc_reg(D_pi_fine_inc_reg),
        .\FSM_sequential_sm_r_reg[1]_0 (rdlvl_pi_stg2_f_incdec_r_i_1_n_0),
        .\FSM_sequential_sm_r_reg[1]_1 (cmplx_accum_r_i_1_n_0),
        .\FSM_sequential_sm_r_reg[2]_0 (hyst_warmup_r_i_1_n_0),
        .\FSM_sequential_sm_r_reg[2]_1 (stg2_2_zero_r_i_1_n_0),
        .Q(\rd_data_lane_r_reg[27] ),
        .app_rd_data0(app_rd_data0),
        .\byte_cnt_reg[0] (\byte_cnt_reg[0] ),
        .\byte_cnt_reg[1] (u_qdr_rld_phy_read_stage2_cal_n_29),
        .\byte_cnt_reg[2] (\byte_sel_cnt_reg[2]_0 ),
        .\byte_sel_cnt_reg[1] (\byte_sel_cnt_reg[1] ),
        .\byte_sel_cnt_reg[2] (\byte_sel_cnt_reg[2]_2 ),
        .\calib_sel_reg[0] (\calib_sel_reg[0] ),
        .\calib_sel_reg[0]_0 (\calib_sel_reg[0]_0 ),
        .\calib_sel_reg[0]_1 (\calib_sel_reg[0]_1 ),
        .\calib_sel_reg[1] (\calib_sel_reg[1]_0 ),
        .cmplx_accum_r(cmplx_accum_r),
        .cmplx_accum_r_reg_0(u_qdr_rld_phy_rdlvl_n_14),
        .cmplx_accum_r_reg_1(u_qdr_rld_phy_rdlvl_n_35),
        .\cmplx_burst_bytes_r_reg[17] (\cmplx_burst_bytes_r_reg[17] ),
        .\cmplx_burst_bytes_r_reg[35] (\cmplx_burst_bytes_r_reg[35]_2 ),
        .\cmplx_loop_cnt_r_reg[0]_0 (u_qdr_rld_phy_rdlvl_n_13),
        .\cmplx_loop_cnt_r_reg[11]_0 (u_qdr_rld_phy_rdlvl_n_34),
        .cmplx_rd_data_valid(cmplx_rd_data_valid),
        .cmplx_rdcal_start(cmplx_rdcal_start),
        .\dlyval_dq_r_reg[85]_0 (\dlyval_dq_r_reg[85] ),
        .hyst_warmup_r(hyst_warmup_r),
        .hyst_warmup_r_reg_0(u_qdr_rld_phy_rdlvl_n_95),
        .idelay_ld(idelay_ld),
        .\iserdes_comp_r_reg[2]_0 (\iserdes_comp_r_reg[2] ),
        .\iserdes_comp_r_reg[3]_0 (\iserdes_comp_r_reg[3] ),
        .\iserdes_comp_r_reg[3]_1 (\iserdes_comp_r_reg[3]_0 ),
        .\iserdes_comp_r_reg[3]_2 (\iserdes_comp_r_reg[3]_1 ),
        .\iserdes_comp_r_reg[3]_3 (\iserdes_comp_r_reg[3]_2 ),
        .\iserdes_comp_r_reg[3]_4 (\iserdes_comp_r_reg[3]_3 ),
        .\iserdes_comp_r_reg[3]_5 (\iserdes_comp_r_reg[3]_4 ),
        .\iserdes_comp_r_reg[3]_6 (\iserdes_comp_r_reg[3]_5 ),
        .\iserdes_comp_r_reg[3]_7 (\iserdes_comp_r_reg[3]_6 ),
        .\iserdes_comp_r_reg[3]_8 (\iserdes_comp_r_reg[3]_7 ),
        .\mem_lat_inst[0].fd0_bslip_vld_reg[0] (u_qdr_rld_phy_read_stage2_cal_n_36),
        .\mem_lat_inst[1].rd1_bslip_vld_reg[1] (u_qdr_rld_phy_read_stage2_cal_n_38),
        .\mem_lat_inst[2].rd0_bslip_vld_reg[2] (u_qdr_rld_phy_read_stage2_cal_n_39),
        .\mem_lat_inst[3].rd1_bslip_vld_reg[3] (u_qdr_rld_phy_read_stage2_cal_n_37),
        .\next_lane_r_reg[1]_0 (first_lane_r),
        .out({hyst_warmup_ns,u_qdr_rld_phy_rdlvl_n_10,u_qdr_rld_phy_rdlvl_n_11}),
        .\pi_counter_read_val_reg[5] (\pi_counter_read_val_reg[5] ),
        .pi_fine_inc(pi_fine_inc),
        .\pi_lane_r_reg[1]_0 (u_qdr_rld_phy_rdlvl_n_26),
        .prev_match_r_reg_0(u_qdr_rld_phy_rdlvl_n_94),
        .\rd_r_ptr_reg_rep[3] (\app_rd_data0[142] ),
        .\rd_r_ptr_reg_rep[3]_0 (\app_rd_data0[140] ),
        .rdlvl_pi_en_stg2_f_r_reg_0(rdlvl_stg1_start_r),
        .rdlvl_pi_stg2_f_incdec_ns0(rdlvl_pi_stg2_f_incdec_ns0),
        .rdlvl_pi_stg2_f_incdec_r_reg_0(u_qdr_rld_phy_rdlvl_n_93),
        .\rdlvl_stg1_cal_bytes_r_reg[0] (\rdlvl_stg1_cal_bytes_r_reg[0] ),
        .\rdlvl_stg1_cal_bytes_r_reg[0]_0 (D),
        .\rdlvl_stg1_cal_bytes_r_reg[3] (\rdlvl_stg1_cal_bytes_r_reg[3] ),
        .rdlvl_stg1_start_r_reg_0(rdlvl_stg1_start_r_reg),
        .rdlvl_stg1_start_r_reg_1(rdlvl_stg1_start_r_reg_0),
        .rdlvl_valid(rdlvl_valid),
        .rst_stg1_r_reg(rst_stg1_r_reg),
        .rstdiv0_sync_r1_reg_rep__4(rstdiv0_sync_r1_reg_rep__4),
        .samp_result_r(samp_result_r),
        .samp_result_r_reg_0(u_qdr_rld_phy_rdlvl_n_4),
        .samp_result_r_reg_1(prev_match_r_i_1_n_0),
        .stg2_2_zero_r(stg2_2_zero_r),
        .stg2_2_zero_r_reg_0(u_qdr_rld_phy_rdlvl_n_96),
        .\wr_ptr_reg[1] (\wr_ptr_reg[1] ),
        .wrcal_adj_rdy_r_reg(wrcal_adj_rdy_r_reg));
  sram_migmig_7series_v2_4_qdr_rld_phy_read_stage2_cal u_qdr_rld_phy_read_stage2_cal
       (.CLK(CLK),
        .D({u_qdr_rld_phy_rdlvl_n_28,u_qdr_rld_phy_rdlvl_n_29,u_qdr_rld_phy_rdlvl_n_30,u_qdr_rld_phy_rdlvl_n_31}),
        .Q({valid_latency,Q}),
        .addr(addr),
        .\adj_lat_inst.inc_lat_inst[0].inc_latency_reg[0]_0 (\adj_lat_inst.inc_lat_inst[0].inc_latency[0]_i_1_n_0 ),
        .\adj_lat_inst.inc_lat_inst[1].inc_latency_reg[1]_0 (\adj_lat_inst.inc_lat_inst[1].inc_latency[1]_i_1_n_0 ),
        .\adj_lat_inst.inc_lat_inst[2].inc_latency_reg[2]_0 (\adj_lat_inst.inc_lat_inst[2].inc_latency[2]_i_1_n_0 ),
        .\adj_lat_inst.inc_lat_inst[3].inc_latency_reg[3]_0 (\adj_lat_inst.inc_lat_inst[3].inc_latency[3]_i_1_n_0 ),
        .\adj_lat_inst.inc_lat_inst[3].lat_adj_done_reg[3]_0 (u_qdr_rld_phy_read_stage2_cal_n_6),
        .app_rd_data0(app_rd_data0[71:0]),
        .\byte_cnt_reg[0]_0 (\byte_cnt_reg[0] ),
        .\byte_cnt_reg[2]_0 (u_qdr_rld_phy_read_stage2_cal_n_12),
        .\byte_cnt_reg[2]_1 (u_qdr_rld_phy_read_stage2_cal_n_29),
        .byte_sel_cnt1(byte_sel_cnt1),
        .\byte_sel_cnt_reg[2] (\byte_sel_cnt_reg[2] ),
        .\byte_sel_cnt_reg[2]_0 (\byte_sel_cnt_reg[2]_0 ),
        .\byte_sel_cnt_reg[2]_1 (\byte_sel_cnt_reg[2]_1 ),
        .cal_stage2_start_r_reg(cal_stage2_start_r_reg),
        .\calib_sel_reg[1] (\calib_sel_reg[1] ),
        .\calib_zero_inputs_reg[0] (\calib_zero_inputs_reg[0] ),
        .clkdiv_phase_cal_done_5r(clkdiv_phase_cal_done_5r),
        .clkdiv_phase_cal_done_5r_reg_0(pi_edge_adv_i_1_n_0),
        .clkdiv_phase_cal_done_reg_0(u_qdr_rld_phy_read_stage2_cal_n_36),
        .clkdiv_phase_cal_done_reg_1(u_qdr_rld_phy_read_stage2_cal_n_37),
        .clkdiv_phase_cal_done_reg_2(u_qdr_rld_phy_read_stage2_cal_n_38),
        .clkdiv_phase_cal_done_reg_3(u_qdr_rld_phy_read_stage2_cal_n_39),
        .\cmplx_burst_bytes_r_reg[30] (\cmplx_burst_bytes_r_reg[30] ),
        .\cmplx_burst_bytes_r_reg[35] (\cmplx_burst_bytes_r_reg[35] ),
        .\cmplx_burst_bytes_r_reg[35]_0 (\cmplx_burst_bytes_r_reg[35]_0 ),
        .\cmplx_burst_bytes_r_reg[35]_1 (\cmplx_burst_bytes_r_reg[35]_1 ),
        .cmplx_rd_data_valid(cmplx_rd_data_valid),
        .d_in(d_in),
        .edge_adv_cal_start_r_reg_0(edge_adv_cal_start_r_reg),
        .\gen_rd_valid[1].gen_data_valid_2.data_valid_reg[1] (\gen_rd_valid[1].gen_data_valid_2.data_valid_reg[1] ),
        .inc_byte_cnt_reg_0(u_qdr_rld_phy_read_stage2_cal_n_43),
        .inc_byte_cnt_reg_1(inc_byte_cnt_i_1_n_0),
        .lat_adj_done2_in(lat_adj_done2_in),
        .lat_adj_done4_in(lat_adj_done4_in),
        .lat_adj_done6_in(lat_adj_done6_in),
        .max_lat_done(max_lat_done),
        .max_lat_done_r(max_lat_done_r),
        .p_1_out(p_1_out),
        .pi_edge_adv0(pi_edge_adv0),
        .pi_edge_adv_reg_0(pi_edge_adv_reg),
        .pi_edge_adv_reg_1(u_qdr_rld_phy_read_stage2_cal_n_40),
        .pi_edge_adv_reg_2(u_qdr_rld_phy_read_stage2_cal_n_42),
        .\pi_edge_adv_wait_cnt_reg[2]_0 (\pi_edge_adv_wait_cnt_reg[2] ),
        .\pi_edge_adv_wait_cnt_reg[3]_0 ({u_qdr_rld_phy_read_stage2_cal_n_24,u_qdr_rld_phy_read_stage2_cal_n_25}),
        .\pi_lane_r_reg[1] (u_qdr_rld_phy_rdlvl_n_26),
        .po_delay_done_reg(po_delay_done_reg),
        .\rd_addr_r_reg[0] (\rd_addr_r_reg[0] ),
        .\rd_r_ptr_reg_rep[0] (u_qdr_rld_phy_read_stage2_cal_n_8),
        .\rd_r_ptr_reg_rep[3] (u_qdr_rld_phy_read_stage2_cal_n_9),
        .\rd_r_ptr_reg_rep[3]_0 (u_qdr_rld_phy_read_stage2_cal_n_10),
        .\rd_r_ptr_reg_rep[3]_1 (u_qdr_rld_phy_read_stage2_cal_n_11),
        .\rd_r_ptr_reg_rep[3]_10 (\nd_io_inst[0].u_qdr_rld_phy_read_data_align_n_46 ),
        .\rd_r_ptr_reg_rep[3]_11 (\nd_io_inst[1].u_qdr_rld_phy_read_data_align_n_39 ),
        .\rd_r_ptr_reg_rep[3]_12 (\nd_io_inst[2].u_qdr_rld_phy_read_data_align_n_39 ),
        .\rd_r_ptr_reg_rep[3]_13 (\nd_io_inst[3].u_qdr_rld_phy_read_data_align_n_39 ),
        .\rd_r_ptr_reg_rep[3]_14 (\nd_io_inst[0].u_qdr_rld_phy_read_data_align_n_47 ),
        .\rd_r_ptr_reg_rep[3]_15 (\nd_io_inst[1].u_qdr_rld_phy_read_data_align_n_40 ),
        .\rd_r_ptr_reg_rep[3]_16 (\nd_io_inst[2].u_qdr_rld_phy_read_data_align_n_40 ),
        .\rd_r_ptr_reg_rep[3]_17 (\nd_io_inst[3].u_qdr_rld_phy_read_data_align_n_40 ),
        .\rd_r_ptr_reg_rep[3]_18 (\nd_io_inst[0].u_qdr_rld_phy_read_data_align_n_45 ),
        .\rd_r_ptr_reg_rep[3]_19 (\nd_io_inst[1].u_qdr_rld_phy_read_data_align_n_38 ),
        .\rd_r_ptr_reg_rep[3]_2 (\nd_io_inst[0].u_qdr_rld_phy_read_data_align_n_43 ),
        .\rd_r_ptr_reg_rep[3]_20 (\nd_io_inst[2].u_qdr_rld_phy_read_data_align_n_38 ),
        .\rd_r_ptr_reg_rep[3]_21 (\nd_io_inst[3].u_qdr_rld_phy_read_data_align_n_38 ),
        .\rd_r_ptr_reg_rep[3]_22 (\nd_io_inst[0].u_qdr_rld_phy_read_data_align_n_48 ),
        .\rd_r_ptr_reg_rep[3]_23 (\nd_io_inst[1].u_qdr_rld_phy_read_data_align_n_41 ),
        .\rd_r_ptr_reg_rep[3]_24 (\nd_io_inst[2].u_qdr_rld_phy_read_data_align_n_41 ),
        .\rd_r_ptr_reg_rep[3]_25 (\nd_io_inst[3].u_qdr_rld_phy_read_data_align_n_41 ),
        .\rd_r_ptr_reg_rep[3]_3 (\nd_io_inst[1].u_qdr_rld_phy_read_data_align_n_36 ),
        .\rd_r_ptr_reg_rep[3]_4 (\nd_io_inst[2].u_qdr_rld_phy_read_data_align_n_36 ),
        .\rd_r_ptr_reg_rep[3]_5 (\nd_io_inst[3].u_qdr_rld_phy_read_data_align_n_36 ),
        .\rd_r_ptr_reg_rep[3]_6 (\nd_io_inst[0].u_qdr_rld_phy_read_data_align_n_44 ),
        .\rd_r_ptr_reg_rep[3]_7 (\nd_io_inst[1].u_qdr_rld_phy_read_data_align_n_37 ),
        .\rd_r_ptr_reg_rep[3]_8 (\nd_io_inst[2].u_qdr_rld_phy_read_data_align_n_37 ),
        .\rd_r_ptr_reg_rep[3]_9 (\nd_io_inst[3].u_qdr_rld_phy_read_data_align_n_37 ),
        .rdlvl_stg1_done_r_reg(\dlyval_dq_r_reg[85] ),
        .rst_stg2_r_reg(rst_stg2_r_reg),
        .\solid_cntr_present[3].byte_comp_cnt_r_reg[0] (\solid_cntr_present[3].byte_comp_cnt_r_reg[0] ),
        .\valid_latency_reg[1]_0 (\valid_latency_reg[1] ),
        .\valid_latency_reg[1]_1 (\valid_latency_reg[1]_0 ),
        .\valid_latency_reg[1]_2 (\valid_latency_reg[1]_1 ),
        .\valid_latency_reg[1]_3 (\valid_latency_reg[1]_2 ),
        .wrcal_adj_rdy(wrcal_adj_rdy),
        .wrcal_adj_rdy_r_reg(wrcal_adj_rdy_r_reg));
  sram_migmig_7series_v2_4_qdr_rld_phy_read_vld_gen u_qdr_rld_phy_read_vld_gen
       (.CLK(CLK),
        .Q({valid_latency,Q}),
        .app_rd_valid0(app_rd_valid0),
        .app_rd_valid1(app_rd_valid1),
        .cal_done_reg(\gen_rd_valid[1].gen_data_valid_2.data_valid_reg[1] ),
        .kill_rd_valid(kill_rd_valid),
        .p_1_out(p_1_out),
        .rst_stg2_r_reg(rst_stg2_r_reg));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_qdr_rld_phy_read_vld_gen" *) 
module sram_migmig_7series_v2_4_qdr_rld_phy_read_vld_gen
   (app_rd_valid0,
    app_rd_valid1,
    p_1_out,
    Q,
    CLK,
    kill_rd_valid,
    rst_stg2_r_reg,
    cal_done_reg);
  output app_rd_valid0;
  output app_rd_valid1;
  input p_1_out;
  input [4:0]Q;
  input CLK;
  input kill_rd_valid;
  input rst_stg2_r_reg;
  input cal_done_reg;

  wire CLK;
  wire [4:0]Q;
  wire app_rd_valid0;
  wire app_rd_valid1;
  wire cal_done_reg;
  wire data_valid_int_0;
  wire data_valid_int_1;
  wire [1:1]data_valid_int_r1;
  wire \gen_rd_valid[0].gen_data_valid_2.data_valid[0]_i_1_n_0 ;
  wire \gen_rd_valid[1].gen_data_valid_2.data_valid[1]_i_1_n_0 ;
  wire kill_rd_valid;
  wire p_1_out;
  wire rst_stg2_r_reg;
  wire \NLW_gen_rd_valid[0].u_vld_gen_srl_inst_Q31_UNCONNECTED ;
  wire \NLW_gen_rd_valid[1].u_vld_gen_srl_inst_Q31_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h000E0000)) 
    \gen_rd_valid[0].gen_data_valid_2.data_valid[0]_i_1 
       (.I0(data_valid_int_r1),
        .I1(data_valid_int_0),
        .I2(kill_rd_valid),
        .I3(rst_stg2_r_reg),
        .I4(cal_done_reg),
        .O(\gen_rd_valid[0].gen_data_valid_2.data_valid[0]_i_1_n_0 ));
  FDRE \gen_rd_valid[0].gen_data_valid_2.data_valid_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_rd_valid[0].gen_data_valid_2.data_valid[0]_i_1_n_0 ),
        .Q(app_rd_valid0),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_sram_mig_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_vld_gen/gen_rd_valid " *) 
  (* srl_name = "\u_sram_mig_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_vld_gen/gen_rd_valid[0].u_vld_gen_srl_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \gen_rd_valid[0].u_vld_gen_srl_inst 
       (.A(Q),
        .CE(1'b1),
        .CLK(CLK),
        .D(p_1_out),
        .Q(data_valid_int_0),
        .Q31(\NLW_gen_rd_valid[0].u_vld_gen_srl_inst_Q31_UNCONNECTED ));
  FDRE \gen_rd_valid[1].data_valid_int_r1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_valid_int_1),
        .Q(data_valid_int_r1),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h000E0000)) 
    \gen_rd_valid[1].gen_data_valid_2.data_valid[1]_i_1 
       (.I0(data_valid_int_1),
        .I1(data_valid_int_0),
        .I2(kill_rd_valid),
        .I3(rst_stg2_r_reg),
        .I4(cal_done_reg),
        .O(\gen_rd_valid[1].gen_data_valid_2.data_valid[1]_i_1_n_0 ));
  FDRE \gen_rd_valid[1].gen_data_valid_2.data_valid_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_rd_valid[1].gen_data_valid_2.data_valid[1]_i_1_n_0 ),
        .Q(app_rd_valid1),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_sram_mig_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_vld_gen/gen_rd_valid " *) 
  (* srl_name = "\u_sram_mig_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_vld_gen/gen_rd_valid[1].u_vld_gen_srl_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \gen_rd_valid[1].u_vld_gen_srl_inst 
       (.A(Q),
        .CE(1'b1),
        .CLK(CLK),
        .D(1'b0),
        .Q(data_valid_int_1),
        .Q31(\NLW_gen_rd_valid[1].u_vld_gen_srl_inst_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "sram_mig_mig" *) 
module sram_migsram_mig_mig
   (SR,
    clk,
    iserdes_clk,
    iserdes_clk_0,
    iserdes_clk_1,
    iserdes_clk_2,
    app_rd_data0,
    app_rd_valid0,
    app_rd_valid1,
    init_calib_complete,
    qdriip_w_n,
    qdriip_r_n,
    qdriip_dll_off_n,
    qdriip_sa,
    qdriip_bw_n,
    qdriip_d,
    qdriip_k_p,
    qdriip_k_n,
    qdriip_cq_n,
    qdriip_cq_p,
    sys_rst,
    app_wr_cmd0,
    app_wr_cmd1,
    app_wr_bw_n0,
    app_wr_data0,
    sys_clk_i,
    app_wr_addr0,
    app_rd_addr0,
    qdriip_q,
    skewd_iserdes_clkb,
    skewd_iserdes_clkb_3,
    skewd_iserdes_clkb_4,
    skewd_iserdes_clkb_5,
    app_rd_cmd0);
  output [0:0]SR;
  output clk;
  output iserdes_clk;
  output iserdes_clk_0;
  output iserdes_clk_1;
  output iserdes_clk_2;
  output [143:0]app_rd_data0;
  output app_rd_valid0;
  output app_rd_valid1;
  output init_calib_complete;
  output qdriip_w_n;
  output qdriip_r_n;
  output qdriip_dll_off_n;
  output [18:0]qdriip_sa;
  output [3:0]qdriip_bw_n;
  output [35:0]qdriip_d;
  inout [0:0]qdriip_k_p;
  inout [0:0]qdriip_k_n;
  input [0:0]qdriip_cq_n;
  input [0:0]qdriip_cq_p;
  input sys_rst;
  input app_wr_cmd0;
  input app_wr_cmd1;
  input [15:0]app_wr_bw_n0;
  input [143:0]app_wr_data0;
  input sys_clk_i;
  input [18:0]app_wr_addr0;
  input [18:0]app_rd_addr0;
  input [35:0]qdriip_q;
  input skewd_iserdes_clkb;
  input skewd_iserdes_clkb_3;
  input skewd_iserdes_clkb_4;
  input skewd_iserdes_clkb_5;
  input app_rd_cmd0;

  wire [0:0]SR;
  wire [18:0]app_rd_addr0;
  wire app_rd_cmd0;
  wire [143:0]app_rd_data0;
  wire app_rd_valid0;
  wire app_rd_valid1;
  wire [18:0]app_wr_addr0;
  wire [15:0]app_wr_bw_n0;
  wire app_wr_cmd0;
  wire app_wr_cmd1;
  wire [143:0]app_wr_data0;
  wire clk;
  wire clk_ref_in;
  wire freq_refclk;
  wire init_calib_complete;
  wire [0:0]iodelay_ctrl_rdy;
  wire iserdes_clk;
  wire iserdes_clk_0;
  wire iserdes_clk_1;
  wire iserdes_clk_2;
  wire mem_refclk;
  wire mmcm_ps_clk;
  wire pll_locked;
  wire poc_sample_pd;
  wire psdone;
  wire psen;
  wire [3:0]qdriip_bw_n;
  wire [0:0]qdriip_cq_n;
  wire [0:0]qdriip_cq_p;
  wire [35:0]qdriip_d;
  wire qdriip_dll_off_n;
  wire [0:0]qdriip_k_n;
  wire [0:0]qdriip_k_p;
  wire [35:0]qdriip_q;
  wire qdriip_r_n;
  wire [18:0]qdriip_sa;
  wire qdriip_w_n;
  wire [12:12]rst_phaser_ref_sync_r;
  wire rst_sync_r1;
  wire rstdiv0_sync_r1;
  wire skewd_iserdes_clkb;
  wire skewd_iserdes_clkb_3;
  wire skewd_iserdes_clkb_4;
  wire skewd_iserdes_clkb_5;
  wire sync_pulse;
  wire sys_clk_i;
  wire sys_rst;
  wire u_infrastructure_n_0;
  wire u_infrastructure_n_10;
  wire u_infrastructure_n_11;
  wire u_infrastructure_n_12;
  wire u_infrastructure_n_13;
  wire u_infrastructure_n_14;
  wire u_infrastructure_n_15;
  wire u_qdr_phy_top_n_153;

  sram_migmig_7series_v2_4_clk_ibuf u_clk_ibuf
       (.mmcm_clk(clk_ref_in),
        .sys_clk_i(sys_clk_i));
  sram_migmig_7series_v2_4_infrastructure u_infrastructure
       (.CLK(clk),
        .E(psen),
        .Q(rst_phaser_ref_sync_r),
        .SS(u_infrastructure_n_10),
        .clk_ref_in(clk_ref_in),
        .freq_refclk(freq_refclk),
        .iodelay_ctrl_rdy(iodelay_ctrl_rdy),
        .mem_refclk(mem_refclk),
        .mmcm_ps_clk(mmcm_ps_clk),
        .\my_empty_reg[1] (u_infrastructure_n_13),
        .pll_locked(pll_locked),
        .poc_sample_pd(poc_sample_pd),
        .psdone(psdone),
        .\rd_ptr_reg[0] (u_infrastructure_n_12),
        .\rst_phaser_ref_sync_r_reg[0]_0 (u_infrastructure_n_0),
        .\rst_phaser_ref_sync_r_reg[12]_0 (u_qdr_phy_top_n_153),
        .rst_r_reg(u_infrastructure_n_15),
        .rst_sync_r1(rst_sync_r1),
        .rstdiv0_sync_r1(rstdiv0_sync_r1),
        .sync_pulse(sync_pulse),
        .sys_rst(sys_rst),
        .\wait_cnt_reg[0] (u_infrastructure_n_11),
        .\wait_cnt_reg[0]_0 (u_infrastructure_n_14));
  sram_migmig_7series_v2_4_iodelay_ctrl u_iodelay_ctrl
       (.clk_ref_in(clk_ref_in),
        .iodelay_ctrl_rdy(iodelay_ctrl_rdy),
        .sys_rst(sys_rst));
  (* CORE_GENERATION_INFO = "%designType_7Series,%migTag,{LANGUAGE=Verilog, SYNTHESIS_TOOL=%flowvendor, LEVEL=PHY,  NO_OF_CONTROLLERS=%noofcontrollers, %designWiseInfo}" *) 
  (* X_CORE_INFO = "%migTag_%designType_7Series, %vivado_version" *) 
  sram_migmig_7series_v2_4_qdr_phy_top u_qdr_phy_top
       (.CLK(clk),
        .DOA(app_rd_data0[136:135]),
        .DOB(app_rd_data0[138:137]),
        .E(psen),
        .Q(rst_phaser_ref_sync_r),
        .SR(SR),
        .SS(u_infrastructure_n_10),
        .app_rd_addr0(app_rd_addr0),
        .app_rd_cmd0(app_rd_cmd0),
        .app_rd_data0({app_rd_data0[143],app_rd_data0[134:0]}),
        .\app_rd_data0[140] (app_rd_data0[140:139]),
        .\app_rd_data0[142] (app_rd_data0[142:141]),
        .app_rd_valid0(app_rd_valid0),
        .app_rd_valid1(app_rd_valid1),
        .app_wr_addr0(app_wr_addr0),
        .app_wr_bw_n0(app_wr_bw_n0),
        .app_wr_cmd0(app_wr_cmd0),
        .app_wr_cmd1(app_wr_cmd1),
        .app_wr_data0(app_wr_data0),
        .freq_refclk(freq_refclk),
        .if_empty_r_reg(iserdes_clk_1),
        .init_calib_complete(init_calib_complete),
        .iodelay_ctrl_rdy(iodelay_ctrl_rdy),
        .iserdes_clk(iserdes_clk),
        .mem_refclk(mem_refclk),
        .mmcm_ps_clk(mmcm_ps_clk),
        .my_full_reg(iserdes_clk_0),
        .my_full_reg_0(iserdes_clk_2),
        .pll_locked(pll_locked),
        .poc_sample_pd(poc_sample_pd),
        .psdone(psdone),
        .qdriip_bw_n(qdriip_bw_n),
        .qdriip_cq_n(qdriip_cq_n),
        .qdriip_cq_p(qdriip_cq_p),
        .qdriip_d(qdriip_d),
        .qdriip_dll_off_n(qdriip_dll_off_n),
        .qdriip_k_n(qdriip_k_n),
        .qdriip_k_p(qdriip_k_p),
        .qdriip_q(qdriip_q),
        .qdriip_r_n(qdriip_r_n),
        .qdriip_sa(qdriip_sa),
        .qdriip_w_n(qdriip_w_n),
        .rst_sync_r1(rst_sync_r1),
        .rst_sync_r1_reg(u_qdr_phy_top_n_153),
        .rstdiv0_sync_r1(rstdiv0_sync_r1),
        .rstdiv0_sync_r1_reg_rep__0(u_infrastructure_n_11),
        .rstdiv0_sync_r1_reg_rep__1(u_infrastructure_n_12),
        .rstdiv0_sync_r1_reg_rep__2(u_infrastructure_n_13),
        .rstdiv0_sync_r1_reg_rep__3(u_infrastructure_n_14),
        .rstdiv0_sync_r1_reg_rep__4(u_infrastructure_n_15),
        .skewd_iserdes_clkb(skewd_iserdes_clkb),
        .skewd_iserdes_clkb_3(skewd_iserdes_clkb_3),
        .skewd_iserdes_clkb_4(skewd_iserdes_clkb_4),
        .skewd_iserdes_clkb_5(skewd_iserdes_clkb_5),
        .\sm_r_reg[0] (u_infrastructure_n_0),
        .sync_pulse(sync_pulse),
        .sys_rst(sys_rst));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
