# do ../modelsim_script.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:12:20 on Feb 27,2021
# vlog -reportprogress 300 ../testbench.v ../../d_flip_flop.v ../../d_latch.v ../../sr_latch.v 
# -- Compiling module testbench
# -- Compiling module d_flip_flop
# -- Compiling module d_latch
# -- Compiling module sr_latch
# 
# Top level modules:
# 	testbench
# End time: 09:12:20 on Feb 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt work.testbench 
# Start time: 09:12:20 on Feb 27,2021
# Loading work.testbench
# Loading work.d_flip_flop
# Loading work.d_latch
# Loading work.sr_latch
# ** Warning: (vsim-3017) ../../d_flip_flop.v(11): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/d_flip_flop/master File: ../../d_latch.v
# ** Warning: (vsim-3722) ../../d_flip_flop.v(11): [TFMPC] - Missing connection for port 'q_n'.
# 0 clk x d x q x q_n x
# 20 clk 0 d 0 q x q_n x
# 40 clk 1 d 0 q 0 q_n 1
# 60 clk 0 d 1 q 0 q_n 1
# 80 clk 1 d 1 q 1 q_n 0
# 100 clk 0 d 0 q 1 q_n 0
# 120 clk 1 d 0 q 0 q_n 1
# 140 clk 0 d 1 q 0 q_n 1
# 160 clk 1 d 1 q 1 q_n 0
# 170 clk 1 d 0 q 1 q_n 0
# 180 clk 0 d 0 q 1 q_n 0
# 200 clk 1 d 0 q 0 q_n 1
# 210 clk 1 d 1 q 0 q_n 1
# 220 clk 0 d 1 q 0 q_n 1
# 240 clk 1 d 1 q 1 q_n 0
# 250 clk 1 d 0 q 1 q_n 0
# ** Note: $finish    : ../testbench.v(37)
#    Time: 270 ns  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at ../testbench.v line 37
# 0 ps
# 283500 ps
# End time: 09:14:58 on Feb 27,2021, Elapsed time: 0:02:38
# Errors: 0, Warnings: 2
