#ifndef ACPM_FRAMEWORK
/* common sequence descriptor for lpm init. - exposed to common logic */
struct pmucal_seq pmucal_lpm_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CPU_QCH_CLUSTER0_NONCPU_SYS_PWR_REG", 0x11860000, 0x1030, (0xff << 24), (0x8D << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEMORY_CLUSTER0_NONCPU_SYS_PWR_REG", 0x11860000, 0x105C, (0xff << 24), (0x8A << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEMORY_HOSTIRAM_OPTION", 0x11860000, 0x2f08, (0x3 << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEMORY_FSYS_OPTION", 0x11860000, 0x2f28, (0x3 << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEMORY_PCM_VTS_OPTION", 0x11860000, 0x5008, (0x3 << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEMORY_CODE_VTS_OPTION", 0x11860000, 0x5018, (0x3 << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEMORY_DATA_VTS_OPTION", 0x11860000, 0x5028, (0x3 << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEMORY_G3D_OPTION", 0x11860000, 0x425c, (0x3 << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEMORY_IS_OPTION", 0x11860000, 0x42fc, (0x3 << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEMORY_MFCMSCL_OPTION", 0x11860000, 0x439c, (0x3 << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEMORY_VTS_OPTION", 0x11860000, 0x4454, (0x3 << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEMORY_CHUB_0_OPTION", 0x11860000, 0x8a28, (0x3 << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEMORY_CHUB_1_OPTION", 0x11860000, 0x8c08, (0x3 << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEMORY_CHUB_2_OPTION", 0x11860000, 0x8c28, (0x3 << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEMORY_CHUB_3_OPTION", 0x11860000, 0x8c48, (0x3 << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEMORY_CHUB_4_OPTION", 0x11860000, 0x8c68, (0x3 << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEMORY_CHUB_5_OPTION", 0x11860000, 0x8c88, (0x3 << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEMORY_CHUB_0_OPTION", 0x11860000, 0x8a28, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEMORY_CHUB_1_OPTION", 0x11860000, 0x8c08, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEMORY_CHUB_2_OPTION", 0x11860000, 0x8c28, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEMORY_CHUB_3_OPTION", 0x11860000, 0x8c48, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEMORY_CHUB_4_OPTION", 0x11860000, 0x8c68, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEMORY_CHUB_5_OPTION", 0x11860000, 0x8c88, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEMORY_CLUSTER0_CPU0_OPTION", 0x11860000, 0x2118, (0x3 << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEMORY_CLUSTER0_CPU1_OPTION", 0x11860000, 0x2168, (0x3 << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEMORY_CLUSTER0_NONCPU_OPTION", 0x11860000, 0x2258, (0x3 << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEMORY_APM_TOP_OPTION", 0x11860000, 0x8228, (0x3 << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEMORY_APM_TOP_OPTION", 0x11860000, 0x8228, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_PWR_APM_OPTION", 0x11860000, 0x82C8, (0x3 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PS_HOLD_CONTROL", 0x11860000, 0x330c, (0x1 << 31), (0x1 << 31), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PS_HOLD_CONTROL", 0x11860000, 0x330c, (0x1 << 8), (0x1 << 8), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TCXO_DURATION3", 0x11860000, 0x367c, (0xfffff << 0), (0xA27 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EXT_REGULATOR_DURATION3", 0x11860000, 0x361c, (0xfffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EXT_REGULATOR_MIF_DURATION3", 0x11860000, 0x363c, (0xfffff << 0), (0x8A7 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EXT_REGULATOR_CON_DURATION3", 0x11860000, 0x365c, (0xfffff << 0), (0x6A7 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RESET_LPI_TIMEOUT", 0x11860000, 0x0420, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RESET_LPI_TIMEOUT", 0x11860000, 0x0420, (0xffff << 16), (0x20 << 16), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WDTRESET_LPI", 0x11860000, 0x0418, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CMU_HCHGEN_CLKMUX", 0x10500000, 0x0850, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CPUCL0_HCHGEN_CLKMUX", 0x10900000, 0x0850, (0x7f << 0), (0x01 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CPUCL0_CLKDIV2PH", 0x10900000, 0x0840, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MIF_HCHGEN_CLKMUX", 0x12800000, 0x0850, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CORE_HCHGEN_CLKMUX_GIC", 0x10400000, 0x0850, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DISPAUD_HCHGEN_CLKMUX", 0x14980000, 0x0840, (0x1f << 0), (0x01 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CPUCL0_SHORTSTOP", 0x10900000, 0x0820, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x11820000, 0x0104, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x14840000, 0x0104, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x10920000, 0x0104, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x13420000, 0x0104, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x11430000, 0x0104, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x14520000, 0x1000, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x12c10000, 0x0104, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x12940000, 0x0408, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x10540000, 0x1000, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x10540000, 0x1004, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x10020000, 0x0104, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EXT_REGULATOR_CON_SYS_PWR_REG", 0x11860000, 0x13C0, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CP_DVS_CTRL", 0x11860000, 0x0084, (0x7 << 4), (0x0 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CP_DVS_CTRL", 0x11860000, 0x0084, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "OSCCLK_SLEEP_OPEN_CHUB_SYS_PWR_REG", 0x11860000, 0x88D0, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BURNIN_CTRL", 0x11860000, 0x0a08, (0x3 << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKSTOP_OPEN_CLUSTER0_NONCPU_SYS_PWR_REG", 0x11860000, 0x1060, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKSTOP_CLUSTER0_NONCPU_SYS_PWR_REG", 0x11860000, 0x106c, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK", 0x11860000, 0x0610, (0x1 << 30), (0x1 << 30), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK4", 0x11860000, 0x0644, (0x3f << 8), (0x3F << 8), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_MIF", 0x11860000, 0x0628, (0x1 << 30), (0x1 << 30), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM", 0x11860000, 0x0654, (0x1 << 30), (0x1 << 30), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM", 0x11860000, 0x0654, (0x1 << 29), (0x1 << 29), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM", 0x11860000, 0x0654, (0x3 << 0), (0x3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM", 0x11860000, 0x0654, (0x1f << 9), (0x3F << 9), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CENTRAL_SEQ_APM_OPTION", 0x11860000, 0x01C8, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_CPU_OPTION", 0x11860000, 0x8108, (0x1 << 29), (0x1 << 29), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_CHUB", 0x11860000, 0x0664, (0x1 << 30), (0x1 << 30), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_CHUB", 0x11860000, 0x0664, (0x3 << 9), (0x3 << 9), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PMU_SHARED_APM_CONTROL", 0x11860000, 0x0080, (0x3ff << 0), (0xC7 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_CPU_SYS_PWR_REG", 0x11860000, 0x8080, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "FORCE_AUTOCLKGATE_CMU_APM_SYS_PWR_REG", 0x11860000, 0x8084, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_APM_SYS_PWR_REG", 0x11860000, 0x8088, (0x7 << 0), (0x7 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKSTOP_CMU_APM_SYS_PWR_REG", 0x11860000, 0x808C, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKSTOP_OPEN_CMU_APM_SYS_PWR_REG", 0x11860000, 0x8090, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "LPI_RESIDUAL_CMU_APM_SYS_PWR_REG", 0x11860000, 0x8094, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GPIO_MODE_APM_SYS_PWR_REG", 0x11860000, 0x809C, (0x3 << 0), (0x3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "OSCCLK_GATE_APM_SYS_PWR_REG", 0x11860000, 0x80A0, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEMORY_APM_TOP_SYS_PWR_REG", 0x11860000, 0x80A4, (0x3 << 0), (0x3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "LOGIC_RESET_APM_SYS_PWR_REG", 0x11860000, 0x80A8, (0x3 << 0), (0x3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "OSC_RCO_SYS_PWR_REG", 0x11860000, 0x80AC, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RESET_RETENTION_CMU_APM_SYS_PWR_REG", 0x11860000, 0x80B0, (0x3 << 0), (0x3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RESET_CMU_APM_SYS_PWR_REG", 0x11860000, 0x80B4, (0x3 << 0), (0x3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_PWR_APM_SYS_PWR_REG", 0x11860000, 0x80B8, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CMU_RETENTION_APM_SYS_PWR_REG", 0x11860000, 0x80BC, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_CMGP_SYS_PWR_REG", 0x11860000, 0x80C0, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DISABLE_PLL_CMU_APM_SYS_PWR_REG", 0x11860000, 0x80C4, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CPU_QCH_APM_CPU_SYS_PWR_REG", 0x11860000, 0x80C8, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "LOGIC_CLAMP_APM_SYS_PWR_REG", 0x11860000, 0x80CC, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CENTRAL_SEQ_CHUB_CONFIGURATION", 0x11860000, 0x0140, (0x1 << 16), (0x0 << 16), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CENTRAL_SEQ_CHUB_OPTION", 0x11860000, 0x0148, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKSTOP_CMU_CHUB_SYS_PWR_REG", 0x11860000, 0x888C, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SFR_ACCESS_CONTROL_REG", 0x11860000, 0x0024, (0x1 << 2), (0x1 << 2), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_OSC_PMU", 0x11860000, 0x0B14, (0x1 << 31), (0x1 << 31), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEMORY_PCM_VTS_OPTION", 0x11860000, 0x5008, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEMORY_CODE_VTS_OPTION", 0x11860000, 0x5018, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEMORY_DATA_VTS_OPTION", 0x11860000, 0x5028, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEMORY_PCM_VTS_OPTION", 0x11860000, 0x5008, (0x1 << 31), (0x1 << 31), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEMORY_CODE_VTS_OPTION", 0x11860000, 0x5018, (0x1 << 31), (0x1 << 31), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEMORY_DATA_VTS_OPTION", 0x11860000, 0x5028, (0x1 << 31), (0x1 << 31), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RESET_CMU_MIF_OPTION", 0x11860000, 0x2968, (0x1 << 1), (0x1 << 1), 0, 0, 0xffffffff, 0),
};
unsigned int pmucal_lpm_init_size = ARRAY_SIZE(pmucal_lpm_init);
/* individual sequence descriptor for each power mode - enter, exit, early_wakeup */
struct pmucal_seq enter_sicd[] = {
};

struct pmucal_seq save_sicd[] = {
};

struct pmucal_seq exit_sicd[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_RETRY, "GRP4_INTR_BID_CLEAR", 0x11870000, 0x040c, (0x1 << 0), (0x1 << 0), 0x11870000, 0x0408, (0x1 << 0), (0x1 << 0) | (0x1 << 0)),
};

struct pmucal_seq earlywkup_sicd[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_RETRY, "GRP4_INTR_BID_CLEAR", 0x11870000, 0x040c, (0x1 << 0), (0x1 << 0), 0x11870000, 0x0408, (0x1 << 0), (0x1 << 0) | (0x1 << 0)),
};

struct pmucal_seq enter_sleep[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GRP2_INTR_BID_ENABLE", 0x11870000, 0x0200, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_RETRY, "GRP1_INTR_BID_CLEAR", 0x11870000, 0x010c, (0x1 << 4), (0x1 << 4), 0x11870000, 0x0108, (0x1 << 4), (0x1 << 4) | (0x1 << 4)),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PMU_EVENT_INTERRUPT_ENABLE_GRP2", 0x11860000, 0x7f08, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_RETRY, "GRP4_INTR_BID_CLEAR", 0x11870000, 0x040c, (0x1 << 0), (0x1 << 0), 0x11870000, 0x0408, (0x1 << 0), (0x1 << 0) | (0x1 << 0)),
};

struct pmucal_seq save_sleep[] = {
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_LOCKTIME_PLL_AUD", 0x14980000, 0x0, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON1_PLL_AUD", 0x14980000, 0x164, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON2_PLL_AUD", 0x14980000, 0x168, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON3_PLL_AUD", 0x14980000, 0x16c, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON4_PLL_AUD", 0x14980000, 0x170, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_DIV2", 0x11100000, 0x180c, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF", 0x11100000, 0x1808, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_VTS_DMIC", 0x11100000, 0x1804, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_VTS_BUS", 0x11100000, 0x1800, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_MFCMSCL_BUSP", 0x12C00000, 0x1800, 0xffffffff, 0, 0x11860000, 0x401c, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_IS_BUSP", 0x14500000, 0x1800, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_G3D_BUSP", 0x11420000, 0x1804, 0xffffffff, 0, 0x11860000, 0x400C, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CMGP_USI3", 0x11C00000, 0x182c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CMGP_USI2", 0x11C00000, 0x1828, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CMGP_USI1", 0x11C00000, 0x1824, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CMGP_USI0", 0x11C00000, 0x1820, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CMGP_I2C3", 0x11C00000, 0x1810, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CMGP_I2C2", 0x11C00000, 0x180c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CMGP_I2C1", 0x11C00000, 0x1808, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CMGP_I2C0", 0x11C00000, 0x1804, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CMGP_ADC", 0x11C00000, 0x1800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_DISPAUD_BUSP", 0x14980000, 0x1830, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_UAIF2", 0x14980000, 0x182c, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_UAIF1", 0x14980000, 0x1828, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_UAIF0", 0x14980000, 0x1824, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_MCLK", 0x14980000, 0x1820, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_FM_SPDY", 0x14980000, 0x181c, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_FM", 0x14980000, 0x1818, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_DMIC", 0x14980000, 0x1814, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_CPU_PCLKDBG", 0x14980000, 0x1810, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_CPU_ACLK", 0x14980000, 0x180c, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_CPU", 0x14980000, 0x1808, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_BUS", 0x14980000, 0x1804, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_AUDIF", 0x14980000, 0x1800, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_APM_BUS", 0x11800000, 0x1808, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_VTS_BUS", 0x11800000, 0x1804, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_CHUB_BUS", 0x11800000, 0x1800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_VTS_BUS", 0x11100000, 0x1000, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_PERI_USI00_USI", 0x10030000, 0x1004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_PERI_SPI", 0x10030000, 0x1000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_CMGP_USI3", 0x11C00000, 0x102c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_CMGP_USI2", 0x11C00000, 0x1028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_CMGP_USI1", 0x11C00000, 0x1024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_CMGP_USI0", 0x11C00000, 0x1020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_CMGP_I2C3", 0x11C00000, 0x1010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_CMGP_I2C2", 0x11C00000, 0x100c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_CMGP_I2C1", 0x11C00000, 0x1008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_CMGP_I2C0", 0x11C00000, 0x1004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_CMGP_ADC", 0x11C00000, 0x1000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_AUD_UAIF1", 0x14980000, 0x1014, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_AUD_UAIF0", 0x14980000, 0x1010, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_AUD_FM", 0x14980000, 0x100c, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_AUD_CPU_HCH", 0x14980000, 0x1008, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_AUD_CPU", 0x14980000, 0x1004, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_APM_BUS", 0x11800000, 0x1008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_VTS_BUS", 0x11800000, 0x1004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_CHUB_BUS", 0x11800000, 0x1000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON0_MUX_CLK_RCO_VTS_USER", 0x11100000, 0x120, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_VTS_BUS_USER", 0x11100000, 0x100, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_PERI_UART_USER", 0x10030000, 0x140, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_PERI_IP_USER", 0x10030000, 0x120, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_PERI_BUS_USER", 0x10030000, 0x100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_MFCMSCL_MSCL_USER", 0x12C00000, 0x120, 0xffffffff, 0, 0x11860000, 0x401c, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_MFCMSCL_MFC_USER", 0x12C00000, 0x100, 0xffffffff, 0, 0x11860000, 0x401c, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_IS_VRA_USER", 0x14500000, 0x140, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_IS_BUS_USER", 0x14500000, 0x100, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_G3D_BUS_USER", 0x11420000, 0x100, 0xffffffff, 0, 0x11860000, 0x400C, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_FSYS_USB20DRD_USER", 0x13400000, 0x160, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_FSYS_MMC_EMBD_USER", 0x13400000, 0x140, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_FSYS_MMC_CARD_USER", 0x13400000, 0x120, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_FSYS_BUS_USER", 0x13400000, 0x100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON0_MUX_TICK_USB_USER", 0x14980000, 0x140, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_DISPAUD_DISP_USER", 0x14980000, 0x120, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_DISPAUD_CPU_USER", 0x14980000, 0x100, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_DLL_USER", 0x11800000, 0x140, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLK_RCO_APM_USER", 0x11800000, 0x120, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_APM_BUS_USER", 0x11800000, 0x100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON0_PLL_AUD", 0x14980000, 0x160, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_CHECK_SKIP, "PLL_CON0_PLL_AUD", 0x14980000, 0x160, (0x1 << 31), (0x0 << 31), 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "PLL_CON0_PLL_AUD", 0x14980000, 0x160, (0x1 << 29), (0x1 << 29), 0x14980000, 0x160, (0x1 << 29), (0x1 << 29)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_WDT_VTS_QCH", 0x11100000, 0x706c, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_VTS_CMU_VTS_QCH", 0x11100000, 0x7068, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_TIMER_QCH", 0x11100000, 0x7064, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_SYSREG_VTS_QCH", 0x11100000, 0x7060, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_SWEEPER_D_VTS_QCH", 0x11100000, 0x705c, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_SWEEPER_C_VTS_QCH", 0x11100000, 0x7058, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_MAILBOX_AP_VTS_QCH", 0x11100000, 0x7054, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_MAILBOX_ABOX_VTS_QCH", 0x11100000, 0x7050, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_LHS_AXI_D_VTS_QCH", 0x11100000, 0x704c, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_LHS_AXI_C_VTS_QCH", 0x11100000, 0x7048, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_LHM_AXI_P_VTS_QCH", 0x11100000, 0x7044, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_LHM_AXI_LP_VTS_QCH", 0x11100000, 0x7040, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_HWACG_SYS_DMIC1_QCH", 0x11100000, 0x703c, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_HWACG_SYS_DMIC0_QCH", 0x11100000, 0x7038, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_GPIO_VTS_QCH", 0x11100000, 0x7034, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_D_TZPC_VTS_QCH", 0x11100000, 0x7030, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_DMIC_IF_QCH_PCLK", 0x11100000, 0x702c, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_DMIC_AHB1_QCH", 0x11100000, 0x7028, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_DMIC_AHB0_QCH", 0x11100000, 0x7024, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_CORTEXM4INTEGRATION_QCH", 0x11100000, 0x7020, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_BAAW_D_VTS_QCH", 0x11100000, 0x701c, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_BAAW_C_VTS_QCH", 0x11100000, 0x7018, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_DMYQCH_CON_U_DMIC_CLK_MUX_QCH", 0x11100000, 0x7004, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_DMYQCH_CON_DMIC_IF_QCH_DMIC_CLK", 0x11100000, 0x7000, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_WDT_VTS_QCH", 0x11100000, 0x306c, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_VTS_CMU_VTS_QCH", 0x11100000, 0x3068, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_TIMER_QCH", 0x11100000, 0x3064, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_SYSREG_VTS_QCH", 0x11100000, 0x3060, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_SWEEPER_D_VTS_QCH", 0x11100000, 0x305c, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_SWEEPER_C_VTS_QCH", 0x11100000, 0x3058, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_MAILBOX_AP_VTS_QCH", 0x11100000, 0x3054, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_MAILBOX_ABOX_VTS_QCH", 0x11100000, 0x3050, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_LHS_AXI_D_VTS_QCH", 0x11100000, 0x304c, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_LHS_AXI_C_VTS_QCH", 0x11100000, 0x3048, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_VTS_QCH", 0x11100000, 0x3044, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_LHM_AXI_LP_VTS_QCH", 0x11100000, 0x3040, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_HWACG_SYS_DMIC1_QCH", 0x11100000, 0x303c, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_HWACG_SYS_DMIC0_QCH", 0x11100000, 0x3038, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_GPIO_VTS_QCH", 0x11100000, 0x3034, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_D_TZPC_VTS_QCH", 0x11100000, 0x3030, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_DMIC_IF_QCH_PCLK", 0x11100000, 0x302c, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_DMIC_AHB1_QCH", 0x11100000, 0x3028, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_DMIC_AHB0_QCH", 0x11100000, 0x3024, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_CORTEXM4INTEGRATION_QCH", 0x11100000, 0x3020, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_BAAW_D_VTS_QCH", 0x11100000, 0x301c, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_BAAW_C_VTS_QCH", 0x11100000, 0x3018, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "DMYQCH_CON_U_DMIC_CLK_MUX_QCH", 0x11100000, 0x3004, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "DMYQCH_CON_DMIC_IF_QCH_DMIC_CLK", 0x11100000, 0x3000, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_USI_I2C_2_QCH_S", 0x10030000, 0x7050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_USI_I2C_1_QCH_S", 0x10030000, 0x704c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_WDT_CLUSTER0_QCH", 0x10030000, 0x7048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_USI_UART_QCH", 0x10030000, 0x7044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_USI_SPI_QCH", 0x10030000, 0x7040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_USI_I2C_0_QCH", 0x10030000, 0x703c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_USI00_USI_QCH", 0x10030000, 0x7038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_USI00_I2C_QCH", 0x10030000, 0x7034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_PERI_QCH", 0x10030000, 0x7030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PWM_MOTOR_QCH", 0x10030000, 0x702c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PERI_CMU_PERI_QCH", 0x10030000, 0x7028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_OTP_CON_TOP_QCH", 0x10030000, 0x7024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_MCT_QCH", 0x10030000, 0x7020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHM_AXI_P_PERI_QCH", 0x10030000, 0x701c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_I2C_2_QCH", 0x10030000, 0x7018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_I2C_1_QCH", 0x10030000, 0x7014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_I2C_0_QCH", 0x10030000, 0x7010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_GPIO_PERI_QCH", 0x10030000, 0x700c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_D_TZPC_PERI_QCH", 0x10030000, 0x7008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_BUSIF_TMU_QCH", 0x10030000, 0x7004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_WDT_CLUSTER0_QCH", 0x10030000, 0x3048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USI_UART_QCH", 0x10030000, 0x3044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USI_SPI_QCH", 0x10030000, 0x3040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USI_I2C_0_QCH", 0x10030000, 0x303c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USI00_USI_QCH", 0x10030000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USI00_I2C_QCH", 0x10030000, 0x3034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_PERI_QCH", 0x10030000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PWM_MOTOR_QCH", 0x10030000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PERI_CMU_PERI_QCH", 0x10030000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_OTP_CON_TOP_QCH", 0x10030000, 0x3024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MCT_QCH", 0x10030000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_PERI_QCH", 0x10030000, 0x301c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_I2C_2_QCH", 0x10030000, 0x3018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_I2C_1_QCH", 0x10030000, 0x3014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_I2C_0_QCH", 0x10030000, 0x3010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_GPIO_PERI_QCH", 0x10030000, 0x300c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_PERI_QCH", 0x10030000, 0x3008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BUSIF_TMU_QCH", 0x10030000, 0x3004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_SYSREG_MFCMSCL_QCH", 0x12C00000, 0x7030, 0xffffffff, 0, 0x11860000, 0x401c, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_SYSMMU_MFCMSCL_QCH", 0x12C00000, 0x702c, 0xffffffff, 0, 0x11860000, 0x401c, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_PPMU_MFCMSCL_QCH", 0x12C00000, 0x7028, 0xffffffff, 0, 0x11860000, 0x401c, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_MFC_QCH", 0x12C00000, 0x7024, 0xffffffff, 0, 0x11860000, 0x401c, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_MFCMSCL_CMU_MFCMSCL_QCH", 0x12C00000, 0x7020, 0xffffffff, 0, 0x11860000, 0x401c, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_MCSC_QCH", 0x12C00000, 0x701c, 0xffffffff, 0, 0x11860000, 0x401c, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_M2M_QCH", 0x12C00000, 0x7018, 0xffffffff, 0, 0x11860000, 0x401c, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_LHS_AXI_D_MFCMSCL_QCH", 0x12C00000, 0x7014, 0xffffffff, 0, 0x11860000, 0x401c, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_LHM_AXI_P_MFCMSCL_QCH", 0x12C00000, 0x7010, 0xffffffff, 0, 0x11860000, 0x401c, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_JPEG_QCH", 0x12C00000, 0x700c, 0xffffffff, 0, 0x11860000, 0x401c, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_D_TZPC_MFCMSCL_QCH", 0x12C00000, 0x7008, 0xffffffff, 0, 0x11860000, 0x401c, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_SYSREG_MFCMSCL_QCH", 0x12C00000, 0x3030, 0xffffffff, 0, 0x11860000, 0x401c, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_SYSMMU_MFCMSCL_QCH", 0x12C00000, 0x302c, 0xffffffff, 0, 0x11860000, 0x401c, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_PPMU_MFCMSCL_QCH", 0x12C00000, 0x3028, 0xffffffff, 0, 0x11860000, 0x401c, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_MFC_QCH", 0x12C00000, 0x3024, 0xffffffff, 0, 0x11860000, 0x401c, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_MFCMSCL_CMU_MFCMSCL_QCH", 0x12C00000, 0x3020, 0xffffffff, 0, 0x11860000, 0x401c, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_MCSC_QCH", 0x12C00000, 0x301c, 0xffffffff, 0, 0x11860000, 0x401c, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_M2M_QCH", 0x12C00000, 0x3018, 0xffffffff, 0, 0x11860000, 0x401c, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_LHS_AXI_D_MFCMSCL_QCH", 0x12C00000, 0x3014, 0xffffffff, 0, 0x11860000, 0x401c, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_MFCMSCL_QCH", 0x12C00000, 0x3010, 0xffffffff, 0, 0x11860000, 0x401c, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_JPEG_QCH", 0x12C00000, 0x300c, 0xffffffff, 0, 0x11860000, 0x401c, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_D_TZPC_MFCMSCL_QCH", 0x12C00000, 0x3008, 0xffffffff, 0, 0x11860000, 0x401c, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_LHS_AXI_D1_IS_QCH_S_LH", 0x14500000, 0x7048, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_SYSREG_IS_QCH", 0x14500000, 0x7034, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_LHS_AXI_D_IS_QCH", 0x14500000, 0x7030, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_LHM_AXI_P_IS_QCH", 0x14500000, 0x702c, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_IS_CMU_IS_QCH", 0x14500000, 0x7028, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_IS3P21P0_IS_QCH_S_ISP_VRA", 0x14500000, 0x7024, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_IS3P21P0_IS_QCH_S_ISP_SMMU_IS", 0x14500000, 0x7020, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_IS3P21P0_IS_QCH_S_ISP_PPMU_IS", 0x14500000, 0x701c, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_IS3P21P0_IS_QCH_S_ISP_MCSC", 0x14500000, 0x7018, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_IS3P21P0_IS_QCH_S_ISP_ISP", 0x14500000, 0x7014, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_IS3P21P0_IS_QCH_S_ISP_CSIS_DMA", 0x14500000, 0x7010, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_IS3P21P0_IS_QCH_S_ISP_CSIS", 0x14500000, 0x700c, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_D_TZPC_IS_QCH", 0x14500000, 0x7008, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_SYSREG_IS_QCH", 0x14500000, 0x3034, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_LHS_AXI_D_IS_QCH", 0x14500000, 0x3030, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_IS_QCH", 0x14500000, 0x302c, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_IS_CMU_IS_QCH", 0x14500000, 0x3028, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_IS3P21P0_IS_QCH_S_ISP_VRA", 0x14500000, 0x3024, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_IS3P21P0_IS_QCH_S_ISP_SMMU_IS", 0x14500000, 0x3020, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_IS3P21P0_IS_QCH_S_ISP_PPMU_IS", 0x14500000, 0x301c, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_IS3P21P0_IS_QCH_S_ISP_MCSC", 0x14500000, 0x3018, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_IS3P21P0_IS_QCH_S_ISP_ISP", 0x14500000, 0x3014, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_IS3P21P0_IS_QCH_S_ISP_CSIS_DMA", 0x14500000, 0x3010, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_IS3P21P0_IS_QCH_S_ISP_CSIS", 0x14500000, 0x300c, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_D_TZPC_IS_QCH", 0x14500000, 0x3008, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_SYSREG_G3D_QCH", 0x11420000, 0x701c, 0xffffffff, 0, 0x11860000, 0x400C, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_LHS_AXI_D_G3D_QCH", 0x11420000, 0x7018, 0xffffffff, 0, 0x11860000, 0x400C, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_LHM_AXI_P_G3D_QCH", 0x11420000, 0x7014, 0xffffffff, 0, 0x11860000, 0x400C, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_G3D_CMU_G3D_QCH", 0x11420000, 0x7010, 0xffffffff, 0, 0x11860000, 0x400C, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_D_TZPC_G3D_QCH", 0x11420000, 0x700c, 0xffffffff, 0, 0x11860000, 0x400C, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_DMYQCH_CON_G3D_QCH", 0x11420000, 0x7000, 0xffffffff, 0, 0x11860000, 0x400C, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_SYSREG_G3D_QCH", 0x11420000, 0x301c, 0xffffffff, 0, 0x11860000, 0x400C, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_LHS_AXI_D_G3D_QCH", 0x11420000, 0x3018, 0xffffffff, 0, 0x11860000, 0x400C, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_G3D_QCH", 0x11420000, 0x3014, 0xffffffff, 0, 0x11860000, 0x400C, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_G3D_CMU_G3D_QCH", 0x11420000, 0x3010, 0xffffffff, 0, 0x11860000, 0x400C, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_D_TZPC_G3D_QCH", 0x11420000, 0x300c, 0xffffffff, 0, 0x11860000, 0x400C, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "DMYQCH_CON_G3D_QCH", 0x11420000, 0x3000, 0xffffffff, 0, 0x11860000, 0x400C, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_USB20DRD_TOP_QCH_LINK", 0x13400000, 0x7034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_USB20DRD_TOP_QCH_20CTRL", 0x13400000, 0x7030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_FSYS_QCH", 0x13400000, 0x702c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_FSYS_QCH", 0x13400000, 0x7028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_MMC_EMBD_QCH", 0x13400000, 0x7024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_MMC_CARD_QCH", 0x13400000, 0x7020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHS_AXI_D_FSYS_QCH", 0x13400000, 0x701c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHM_AXI_P_FSYS_QCH", 0x13400000, 0x7018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_GPIO_FSYS_QCH", 0x13400000, 0x7014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_FSYS_CMU_FSYS_QCH", 0x13400000, 0x7010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_D_TZPC_FSYS_QCH", 0x13400000, 0x700c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMYQCH_CON_USB20DRD_TOP_QCH_REFCLK", 0x13400000, 0x7000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USB20DRD_TOP_QCH_LINK", 0x13400000, 0x3034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USB20DRD_TOP_QCH_20CTRL", 0x13400000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_FSYS_QCH", 0x13400000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_FSYS_QCH", 0x13400000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MMC_EMBD_QCH", 0x13400000, 0x3024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MMC_CARD_QCH", 0x13400000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_D_FSYS_QCH", 0x13400000, 0x301c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_FSYS_QCH", 0x13400000, 0x3018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_GPIO_FSYS_QCH", 0x13400000, 0x3014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_FSYS_CMU_FSYS_QCH", 0x13400000, 0x3010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_FSYS_QCH", 0x13400000, 0x300c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_USB20DRD_TOP_QCH_REFCLK", 0x13400000, 0x3000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH", 0x10900000, 0x7018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH", 0x10900000, 0x3018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_USI_CMGP3_QCH", 0x11C00000, 0x705c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_USI_CMGP2_QCH", 0x11C00000, 0x7058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_USI_CMGP1_QCH", 0x11C00000, 0x7054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_USI_CMGP0_QCH", 0x11C00000, 0x7050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_CMGP_QCH", 0x11C00000, 0x704c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_CMGP2WLBT_QCH", 0x11C00000, 0x7048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_CMGP2PMU_CHUB_QCH", 0x11C00000, 0x7044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_CMGP2PMU_AP_QCH", 0x11C00000, 0x7040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_CMGP2GNSS_QCH", 0x11C00000, 0x703c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_CMGP2CP_QCH", 0x11C00000, 0x7038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_CMGP2CHUB_QCH", 0x11C00000, 0x7034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_I2C_CMGP6_QCH", 0x11C00000, 0x7030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_I2C_CMGP5_QCH", 0x11C00000, 0x702c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_I2C_CMGP4_QCH", 0x11C00000, 0x7028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_I2C_CMGP3_QCH", 0x11C00000, 0x7024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_I2C_CMGP2_QCH", 0x11C00000, 0x7020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_I2C_CMGP1_QCH", 0x11C00000, 0x701c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_I2C_CMGP0_QCH", 0x11C00000, 0x7018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_GPIO_CMGP_QCH", 0x11C00000, 0x7014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_DTZPC_CMGP_QCH", 0x11C00000, 0x7010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_CMGP_CMU_CMGP_QCH", 0x11C00000, 0x700c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ADC_CMGP_QCH_S1", 0x11C00000, 0x7008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ADC_CMGP_QCH_S0", 0x11C00000, 0x7004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMYQCH_CON_ADC_CMGP_QCH_ADC", 0x11C00000, 0x7000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USI_CMGP3_QCH", 0x11C00000, 0x305c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USI_CMGP2_QCH", 0x11C00000, 0x3058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USI_CMGP1_QCH", 0x11C00000, 0x3054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USI_CMGP0_QCH", 0x11C00000, 0x3050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_CMGP_QCH", 0x11C00000, 0x304c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_CMGP2WLBT_QCH", 0x11C00000, 0x3048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_CMGP2PMU_CHUB_QCH", 0x11C00000, 0x3044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_CMGP2PMU_AP_QCH", 0x11C00000, 0x3040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_CMGP2GNSS_QCH", 0x11C00000, 0x303c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_CMGP2CP_QCH", 0x11C00000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_CMGP2CHUB_QCH", 0x11C00000, 0x3034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_I2C_CMGP6_QCH", 0x11C00000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_I2C_CMGP5_QCH", 0x11C00000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_I2C_CMGP4_QCH", 0x11C00000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_I2C_CMGP3_QCH", 0x11C00000, 0x3024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_I2C_CMGP2_QCH", 0x11C00000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_I2C_CMGP1_QCH", 0x11C00000, 0x301c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_I2C_CMGP0_QCH", 0x11C00000, 0x3018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_GPIO_CMGP_QCH", 0x11C00000, 0x3014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DTZPC_CMGP_QCH", 0x11C00000, 0x3010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMGP_CMU_CMGP_QCH", 0x11C00000, 0x300c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ADC_CMGP_QCH_S1", 0x11C00000, 0x3008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ADC_CMGP_QCH_S0", 0x11C00000, 0x3004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_ADC_CMGP_QCH_ADC", 0x11C00000, 0x3000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_WDT_AUD_QCH", 0x14980000, 0x706c, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_SYSREG_DISPAUD_QCH", 0x14980000, 0x7068, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_SMMU_DPU_QCH", 0x14980000, 0x7064, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_SMMU_ABOX_QCH", 0x14980000, 0x7060, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH", 0x14980000, 0x705c, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CLKIN_QCH", 0x14980000, 0x7058, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_PPMU_DPU_QCH", 0x14980000, 0x7054, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_PPMU_ABOX_QCH", 0x14980000, 0x7050, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_LHS_AXI_D_DPU_QCH", 0x14980000, 0x704c, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_LHS_AXI_D_ABOX_QCH", 0x14980000, 0x7048, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_LHM_AXI_P_DISPAUD_QCH", 0x14980000, 0x7044, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_GPIO_DISPAUD_QCH", 0x14980000, 0x7040, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_D_TZPC_DISPAUD_QCH", 0x14980000, 0x703c, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_DPU_QCH_S_DPP", 0x14980000, 0x7038, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_DPU_QCH_S_DMA", 0x14980000, 0x7034, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_DPU_QCH_S_DECON", 0x14980000, 0x7030, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_DISPAUD_CMU_DISPAUD_QCH", 0x14980000, 0x702c, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_ABOX_QCH_S_BCLK2", 0x14980000, 0x7028, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_ABOX_QCH_S_BCLK1", 0x14980000, 0x7024, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_ABOX_QCH_S_BCLK0", 0x14980000, 0x7020, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_QCH_CON_ABOX_QCH_S_ACLK", 0x14980000, 0x701c, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_DMYQCH_CON_DMIC_QCH", 0x14980000, 0x700c, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_DMYQCH_CON_ABOX_QCH_S_IRQ", 0x14980000, 0x7008, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_DMYQCH_CON_ABOX_QCH_FM", 0x14980000, 0x7004, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_READ, "DBG_NFO_DMYQCH_CON_ABOX_QCH_CPU", 0x14980000, 0x7000, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_WDT_AUD_QCH", 0x14980000, 0x306c, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_SYSREG_DISPAUD_QCH", 0x14980000, 0x3068, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_SMMU_DPU_QCH", 0x14980000, 0x3064, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_SMMU_ABOX_QCH", 0x14980000, 0x3060, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH", 0x14980000, 0x305c, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_AUD_CPU_CLKIN_QCH", 0x14980000, 0x3058, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_PPMU_DPU_QCH", 0x14980000, 0x3054, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_PPMU_ABOX_QCH", 0x14980000, 0x3050, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_LHS_AXI_D_DPU_QCH", 0x14980000, 0x304c, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_LHS_AXI_D_ABOX_QCH", 0x14980000, 0x3048, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_DISPAUD_QCH", 0x14980000, 0x3044, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_GPIO_DISPAUD_QCH", 0x14980000, 0x3040, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_D_TZPC_DISPAUD_QCH", 0x14980000, 0x303c, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_DPU_QCH_S_DPP", 0x14980000, 0x3038, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_DPU_QCH_S_DMA", 0x14980000, 0x3034, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_DPU_QCH_S_DECON", 0x14980000, 0x3030, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_DISPAUD_CMU_DISPAUD_QCH", 0x14980000, 0x302c, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_ABOX_QCH_S_BCLK2", 0x14980000, 0x3028, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_ABOX_QCH_S_BCLK1", 0x14980000, 0x3024, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_ABOX_QCH_S_BCLK0", 0x14980000, 0x3020, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_ABOX_QCH_S_ACLK", 0x14980000, 0x301c, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "DMYQCH_CON_DMIC_QCH", 0x14980000, 0x300c, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "DMYQCH_CON_ABOX_QCH_S_IRQ", 0x14980000, 0x3008, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "DMYQCH_CON_ABOX_QCH_FM", 0x14980000, 0x3004, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "DMYQCH_CON_ABOX_QCH_CPU", 0x14980000, 0x3000, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_WDT_APM_QCH", 0x11800000, 0x70d4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_APM_QCH", 0x11800000, 0x70d0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SPEEDY_APM_QCH", 0x11800000, 0x70cc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_RSTNSYNC_CLK_APM_OSCCLK_QCH", 0x11800000, 0x70c8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_RSTNSYNC_CLK_APM_GREBE_QCH", 0x11800000, 0x70c4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PEM_QCH", 0x11800000, 0x70c0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_MAILBOX_WLBT_CHUB_QCH", 0x11800000, 0x70bc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_MAILBOX_WLBT_ABOX_QCH", 0x11800000, 0x70b8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_MAILBOX_GNSS_WLBT_QCH", 0x11800000, 0x70b4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_MAILBOX_GNSS_CHUB_QCH", 0x11800000, 0x70b0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_MAILBOX_CP_WLBT_QCH", 0x11800000, 0x70ac, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_MAILBOX_CP_GNSS_QCH", 0x11800000, 0x70a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_MAILBOX_CP_CHUB_QCH", 0x11800000, 0x70a4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_MAILBOX_AP_WLBT_QCH", 0x11800000, 0x70a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_MAILBOX_AP_GNSS_QCH", 0x11800000, 0x709c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_MAILBOX_AP_CP_S_QCH", 0x11800000, 0x7098, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_MAILBOX_AP_CP_QCH", 0x11800000, 0x7094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_MAILBOX_AP_CHUB_QCH", 0x11800000, 0x7090, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_MAILBOX_APM_WLBT_QCH", 0x11800000, 0x708c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_MAILBOX_APM_VTS_QCH", 0x11800000, 0x7088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_MAILBOX_APM_GNSS_QCH", 0x11800000, 0x7084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_MAILBOX_APM_CP_QCH", 0x11800000, 0x7080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_MAILBOX_APM_CHUB_QCH", 0x11800000, 0x707c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_MAILBOX_APM_AP_QCH", 0x11800000, 0x7078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHS_AXI_LP_VTS_QCH", 0x11800000, 0x7074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHS_AXI_LP_CHUB_QCH", 0x11800000, 0x7070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHS_AXI_D_APM_QCH", 0x11800000, 0x706c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHM_AXI_P_APM_QCH", 0x11800000, 0x7068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHM_AXI_C_WLBT_QCH", 0x11800000, 0x7064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHM_AXI_C_VTS_QCH", 0x11800000, 0x7060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHM_AXI_C_MODEM_QCH", 0x11800000, 0x705c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHM_AXI_C_GNSS_QCH", 0x11800000, 0x7058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LHM_AXI_C_CHUB_QCH", 0x11800000, 0x7054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_INTMEM_QCH", 0x11800000, 0x7050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_GREBEINTEGRATION_QCH_GREBE", 0x11800000, 0x704c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_GREBEINTEGRATION_QCH_DBG", 0x11800000, 0x7048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_DTZPC_APM_QCH", 0x11800000, 0x7044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_APM_CMU_APM_QCH", 0x11800000, 0x7040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_APBIF_TOP_RTC_QCH", 0x11800000, 0x703c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_APBIF_RTC_QCH", 0x11800000, 0x7038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_APBIF_PMU_INTR_GEN_QCH", 0x11800000, 0x7034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_APBIF_PMU_ALIVE_QCH", 0x11800000, 0x7030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_APBIF_GPIO_CMGPALV_QCH", 0x11800000, 0x702c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_APBIF_GPIO_ALIVE_QCH", 0x11800000, 0x7028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_WDT_APM_QCH", 0x11800000, 0x30d4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_APM_QCH", 0x11800000, 0x30d0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SPEEDY_APM_QCH", 0x11800000, 0x30cc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_APM_OSCCLK_QCH", 0x11800000, 0x30c8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_APM_GREBE_QCH", 0x11800000, 0x30c4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PEM_QCH", 0x11800000, 0x30c0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_WLBT_CHUB_QCH", 0x11800000, 0x30bc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_WLBT_ABOX_QCH", 0x11800000, 0x30b8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_GNSS_WLBT_QCH", 0x11800000, 0x30b4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_GNSS_CHUB_QCH", 0x11800000, 0x30b0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_CP_WLBT_QCH", 0x11800000, 0x30ac, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_CP_GNSS_QCH", 0x11800000, 0x30a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_CP_CHUB_QCH", 0x11800000, 0x30a4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_AP_WLBT_QCH", 0x11800000, 0x30a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_AP_GNSS_QCH", 0x11800000, 0x309c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_AP_CP_S_QCH", 0x11800000, 0x3098, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_AP_CP_QCH", 0x11800000, 0x3094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_AP_CHUB_QCH", 0x11800000, 0x3090, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_APM_WLBT_QCH", 0x11800000, 0x308c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_APM_VTS_QCH", 0x11800000, 0x3088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_APM_GNSS_QCH", 0x11800000, 0x3084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_APM_CP_QCH", 0x11800000, 0x3080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_APM_CHUB_QCH", 0x11800000, 0x307c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_APM_AP_QCH", 0x11800000, 0x3078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_LP_VTS_QCH", 0x11800000, 0x3074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_LP_CHUB_QCH", 0x11800000, 0x3070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_D_APM_QCH", 0x11800000, 0x306c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_APM_QCH", 0x11800000, 0x3068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_C_WLBT_QCH", 0x11800000, 0x3064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_C_VTS_QCH", 0x11800000, 0x3060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_C_MODEM_QCH", 0x11800000, 0x305c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_C_GNSS_QCH", 0x11800000, 0x3058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_C_CHUB_QCH", 0x11800000, 0x3054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_INTMEM_QCH", 0x11800000, 0x3050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_GREBEINTEGRATION_QCH_GREBE", 0x11800000, 0x304c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_GREBEINTEGRATION_QCH_DBG", 0x11800000, 0x3048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DTZPC_APM_QCH", 0x11800000, 0x3044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_APM_CMU_APM_QCH", 0x11800000, 0x3040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_APBIF_TOP_RTC_QCH", 0x11800000, 0x303c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_APBIF_RTC_QCH", 0x11800000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_APBIF_PMU_INTR_GEN_QCH", 0x11800000, 0x3034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_APBIF_PMU_ALIVE_QCH", 0x11800000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_APBIF_GPIO_CMGPALV_QCH", 0x11800000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_APBIF_GPIO_ALIVE_QCH", 0x11800000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLKOUT_CON_BLK_VTS_CMU_VTS_CLKOUT", 0x11100000, 0x810, 0xffffffff, 0, 0x11860000, 0x43cc, (0x7 << 16), (0x3 << 16)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKOUT_CON_BLK_PERI_CMU_PERI_CLKOUT", 0x10030000, 0x810, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLKOUT_CON_BLK_MFCMSCL_CMU_MFCMSCL_CLKOUT", 0x12C00000, 0x810, 0xffffffff, 0, 0x11860000, 0x401c, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLKOUT_CON_BLK_IS_CMU_IS_CLKOUT", 0x14500000, 0x810, 0xffffffff, 0, 0x11860000, 0x4014, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLKOUT_CON_BLK_G3D_CMU_G3D_CLKOUT", 0x11420000, 0x810, 0xffffffff, 0, 0x11860000, 0x400C, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKOUT_CON_BLK_FSYS_CMU_FSYS_CLKOUT", 0x13400000, 0x810, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKOUT_CON_BLK_CPUCL0_EMBEDDED_CMU_CPUCL0_CLKOUT", 0x10900000, 0x814, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKOUT_CON_BLK_CPUCL0_CMU_CPUCL0_CLKOUT", 0x10900000, 0x810, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKOUT_CON_BLK_CMGP_CMU_CMGP_CLKOUT", 0x11C00000, 0x810, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLKOUT_CON_BLK_DISPAUD_CMU_DISPAUD_CLKOUT", 0x14980000, 0x810, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKOUT_CON_BLK_APM_CMU_APM_CLKOUT", 0x11800000, 0x810, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CPUCL0_HCHGEN_CLKMUX", 0x10900000, 0x850, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "DISPAUD_HCHGEN_CLKMUX", 0x14980000, 0x840, 0xffffffff, 0, 0x11860000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CPUCL0_CLKDIV2PH", 0x10900000, 0x840, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "G3D_SHORTSTOP", 0x11420000, 0x0820, (0xffffffff << 0), (0xFFFFFFFF << 0), 0x11860000, 0x400c, (0xf << 0), (0xF << 0) | (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CPUCL0_SHORTSTOP", 0x10900000, 0x0820, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq exit_sleep[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GRP2_INTR_BID_ENABLE", 0x11870000, 0x0200, (0x1 << 4), (0x0 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_RETRY, "GRP2_INTR_BID_CLEAR", 0x11870000, 0x020c, (0x1 << 4), (0x1 << 4), 0x11870000, 0x0208, (0x1 << 4), (0x1 << 4) | (0x1 << 4)),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PMU_EVENT_INTERRUPT_ENABLE_GRP2", 0x11860000, 0x7f08, (0x1 << 4), (0x0 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x11820000, 0x0104, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_WRITE, "BUS_COMPONENT_DRCG_EN", 0x14840000, 0x0104, (0xffffffff << 0), (0xFFFFFFFF << 0), 0x11860000, 0x4004, (0xf << 0), (0xF << 0) | (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x10920000, 0x0104, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x13420000, 0x0104, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_WRITE, "BUS_COMPONENT_DRCG_EN", 0x11430000, 0x0104, (0xffffffff << 0), (0xFFFFFFFF << 0), 0x11860000, 0x400c, (0xf << 0), (0xF << 0) | (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_WRITE, "BUS_COMPONENT_DRCG_EN", 0x14520000, 0x1000, (0xffffffff << 0), (0xFFFFFFFF << 0), 0x11860000, 0x4014, (0xf << 0), (0xF << 0) | (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_WRITE, "BUS_COMPONENT_DRCG_EN", 0x12c10000, 0x0104, (0xffffffff << 0), (0xFFFFFFFF << 0), 0x11860000, 0x401c, (0xf << 0), (0xF << 0) | (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x12940000, 0x0408, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x10540000, 0x1000, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x10540000, 0x1004, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x10020000, 0x0104, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_TOP_CONFIGURATION", 0x11860000, 0x3060, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_SPI_CONFIGURATION", 0x11860000, 0x3080, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_BOOTLDO_0_CONFIGURATION", 0x11860000, 0x30a0, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_MMC_EMBD_CONFIGURATION", 0x11860000, 0x30e0, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_MMC_CARD_CONFIGURATION", 0x11860000, 0x3100, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_UART_CONFIGURATION", 0x11860000, 0x31a0, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq earlywkup_sleep[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GRP2_INTR_BID_ENABLE", 0x11870000, 0x0200, (0x1 << 4), (0x0 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_WRITE, "GRP1_INTR_BID_ENABLE", 0x11870000, 0x020c, (0x1 << 4), (0x1 << 4), 0x11870000, 0x0108, (0x1 << 4), (0x1 << 4) | (0x1 << 4)),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PMU_EVENT_INTERRUPT_ENABLE_GRP2", 0x11860000, 0x7f08, (0x1 << 4), (0x0 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_RETRY, "GRP4_INTR_BID_CLEAR", 0x11870000, 0x040c, (0x1 << 0), (0x1 << 0), 0x11870000, 0x0408, (0x1 << 0), (0x1 << 0) | (0x1 << 0)),
};

struct pmucal_seq enter_stop[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GRP2_INTR_BID_ENABLE", 0x11870000, 0x0200, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_RETRY, "GRP1_INTR_BID_CLEAR", 0x11870000, 0x010c, (0x1 << 4), (0x1 << 4), 0x11870000, 0x0108, (0x1 << 4), (0x1 << 4) | (0x1 << 4)),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PMU_EVENT_INTERRUPT_ENABLE_GRP2", 0x11860000, 0x7f08, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq save_stop[] = {
};

struct pmucal_seq exit_stop[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GRP2_INTR_BID_ENABLE", 0x11870000, 0x0200, (0x1 << 4), (0x0 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_RETRY, "GRP2_INTR_BID_CLEAR", 0x11870000, 0x020c, (0x1 << 4), (0x1 << 4), 0x11870000, 0x0208, (0x1 << 4), (0x1 << 4) | (0x1 << 4)),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PMU_EVENT_INTERRUPT_ENABLE_GRP2", 0x11860000, 0x7f08, (0x1 << 4), (0x0 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x11820000, 0x0104, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_WRITE, "BUS_COMPONENT_DRCG_EN", 0x14840000, 0x0104, (0xffffffff << 0), (0xFFFFFFFF << 0), 0x11860000, 0x4004, (0xf << 0), (0xF << 0) | (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x10920000, 0x0104, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x13420000, 0x0104, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_WRITE, "BUS_COMPONENT_DRCG_EN", 0x11430000, 0x0104, (0xffffffff << 0), (0xFFFFFFFF << 0), 0x11860000, 0x400c, (0xf << 0), (0xF << 0) | (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_WRITE, "BUS_COMPONENT_DRCG_EN", 0x14520000, 0x1000, (0xffffffff << 0), (0xFFFFFFFF << 0), 0x11860000, 0x4014, (0xf << 0), (0xF << 0) | (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_WRITE, "BUS_COMPONENT_DRCG_EN", 0x12c10000, 0x0104, (0xffffffff << 0), (0xFFFFFFFF << 0), 0x11860000, 0x401c, (0xf << 0), (0xF << 0) | (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x12940000, 0x0408, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x10540000, 0x1000, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x10540000, 0x1004, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x10020000, 0x0104, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq earlywkup_stop[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GRP2_INTR_BID_ENABLE", 0x11870000, 0x0200, (0x1 << 4), (0x0 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_WRITE, "GRP1_INTR_BID_ENABLE", 0x11870000, 0x020c, (0x1 << 4), (0x1 << 4), 0x11870000, 0x0108, (0x1 << 4), (0x1 << 4) | (0x1 << 4)),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PMU_EVENT_INTERRUPT_ENABLE_GRP2", 0x11860000, 0x7f08, (0x1 << 4), (0x0 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_RETRY, "GRP4_INTR_BID_CLEAR", 0x11870000, 0x040c, (0x1 << 0), (0x1 << 0), 0x11870000, 0x0408, (0x1 << 0), (0x1 << 0) | (0x1 << 0)),
};

/* global array for supported low power modes - exposed to common logic */
struct pmucal_lpm pmucal_lpm_list[NUM_SYS_POWERDOWN] = {
	[SYS_SICD] = {
		.id = SYS_SICD,
		.enter = enter_sicd,
		.save = save_sicd,
		.exit = exit_sicd,
		.early_wakeup = earlywkup_sicd,
		.num_enter = ARRAY_SIZE(enter_sicd),
		.num_save = ARRAY_SIZE(save_sicd),
		.num_exit = ARRAY_SIZE(exit_sicd),
		.num_early_wakeup = ARRAY_SIZE(earlywkup_sicd),
	},
	[SYS_SLEEP] = {
		.id = SYS_SLEEP,
		.enter = enter_sleep,
		.save = save_sleep,
		.exit = exit_sleep,
		.early_wakeup = earlywkup_sleep,
		.num_enter = ARRAY_SIZE(enter_sleep),
		.num_save = ARRAY_SIZE(save_sleep),
		.num_exit = ARRAY_SIZE(exit_sleep),
		.num_early_wakeup = ARRAY_SIZE(earlywkup_sleep),
	},
	[SYS_STOP] = {
		.id = SYS_STOP,
		.enter = enter_stop,
		.save = save_stop,
		.exit = exit_stop,
		.early_wakeup = earlywkup_stop,
		.num_enter = ARRAY_SIZE(enter_stop),
		.num_save = ARRAY_SIZE(save_stop),
		.num_exit = ARRAY_SIZE(exit_stop),
		.num_early_wakeup = ARRAY_SIZE(earlywkup_stop),
	},
};
unsigned int pmucal_lpm_list_size = ARRAY_SIZE(pmucal_lpm_list);
#else
/* common sequence descriptor for apm pmu init. - exposed to common logic */
struct pmucal_seq pmucal_apm_pmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GRP0_INTR_BID_CLEAR", 0x11870000, 0x000c, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GRP1_INTR_BID_CLEAR", 0x11870000, 0x010c, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GRP2_INTR_BID_CLEAR", 0x11870000, 0x020c, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GRP3_INTR_BID_CLEAR", 0x11870000, 0x030c, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GRP4_INTR_BID_CLEAR", 0x11870000, 0x040c, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GRP5_INTR_BID_CLEAR", 0x11870000, 0x050c, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GRP6_INTR_BID_CLEAR", 0x11870000, 0x060c, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GRP7_INTR_BID_CLEAR", 0x11870000, 0x070c, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GRP0_INTR_BID_CLEAR", 0x11870000, 0x000c, (0xffffffff << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GRP1_INTR_BID_CLEAR", 0x11870000, 0x010c, (0xffffffff << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GRP2_INTR_BID_CLEAR", 0x11870000, 0x020c, (0xffffffff << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GRP3_INTR_BID_CLEAR", 0x11870000, 0x030c, (0xffffffff << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GRP4_INTR_BID_CLEAR", 0x11870000, 0x040c, (0xffffffff << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GRP5_INTR_BID_CLEAR", 0x11870000, 0x050c, (0xffffffff << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GRP6_INTR_BID_CLEAR", 0x11870000, 0x060c, (0xffffffff << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GRP7_INTR_BID_CLEAR", 0x11870000, 0x070c, (0xffffffff << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GRP1_INTR_BID_ENABLE", 0x11870000, 0x0100, (0xffffffff << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GRP2_INTR_BID_ENABLE", 0x11870000, 0x0200, (0xffffffff << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GRP3_INTR_BID_ENABLE", 0x11870000, 0x0300, (0xffffffff << 0), (0xF8FF78FF << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GRP4_INTR_BID_ENABLE", 0x11870000, 0x0400, (0xffffffff << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GRP5_INTR_BID_ENABLE", 0x11870000, 0x0500, (0xffffffff << 0), (0xFFFFFFFD << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GRP6_INTR_BID_ENABLE", 0x11870000, 0x0600, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GRP7_INTR_BID_ENABLE", 0x11870000, 0x0700, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PMU_EVENT_INTERRUPT_ENABLE_GRP1", 0x11860000, 0x7f04, (0xffffffff << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PMU_EVENT_INTERRUPT_ENABLE_GRP2", 0x11860000, 0x7f08, (0xffffffff << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PMU_EVENT_INTERRUPT_ENABLE_GRP3", 0x11860000, 0x7f0c, (0xffffffff << 0), (0x98FF18FF << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PMU_EVENT_INTERRUPT_ENABLE_GRP4", 0x11860000, 0x7f10, (0xffffffff << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PMU_EVENT_INTERRUPT_ENABLE_GRP5", 0x11860000, 0x7f14, (0xffffffff << 0), (0x7FFFFFFD << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PMU_EVENT_INTERRUPT_ENABLE_GRP6", 0x11860000, 0x7f18, (0xffffffff << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PMU_EVENT_INTERRUPT_ENABLE_GRP7", 0x11860000, 0x7f1c, (0xffffffff << 0), (0x40000 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PMU_EVENT_INTERRUPT_TYPE_GRP4", 0x11860000, 0x7f50, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PMU_EVENT_INTERRUPT_TYPE_GRP5", 0x11860000, 0x7f54, (0x1 << 31), (0x0 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PMU_EVENT_INTERRUPT_TYPE_GRP1", 0x11860000, 0x7f44, (0x3 << 4), (0x3 << 4), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "OSC_LOCKTIME_OSC", 0x11860000, 0x0b0c, (0xff << 0), (0xC << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "OSC_CON0_OSC", 0x11860000, 0x0b00, (0x1 << 31), (0x1 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "OSC_CON0_OSC", 0x11860000, 0x0b00, (0x1 << 29), (0x1 << 29), 0x11860000, 0x0b00, (0x1 << 29), (0x1 << 29)),
	PMUCAL_SEQ_DESC(PMUCAL_DELAY, "delay", 0x11860000, 0x0000, 0, 0x172, 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CTRL_REFCLK_RCO", 0x11860000, 0x0b18, (0x1 << 4), (0x1 << 4), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "OSC_CON0_OSC", 0x11860000, 0x0b00, (0x1 << 4), (0x1 << 4), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "OSC_CON0_OSC", 0x11860000, 0x0b00, (0x1 << 7), (0x0 << 7), 0x11860000, 0x0b00, (0x1 << 7), (0x0 << 7)),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "OSC_CON2_OSC", 0x11860000, 0x0b08, (0x1 << 1), (0x1 << 1), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CTRL_REFCLK_PMU", 0x11860000, 0x0b1c, (0x1 << 4), (0x1 << 4), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CTRL_REFCLK_CHUB_VTS", 0x11860000, 0x0b24, (0x1 << 4), (0x1 << 4), 0, 0, 0, 0),
};
unsigned int pmucal_apm_pmu_init_size = ARRAY_SIZE(pmucal_apm_pmu_init);
struct pmucal_seq soc_sequencer_sicd_down[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PMU_EVENT_INTERRUPT_ENABLE_GRP1", 0x11860000, 0x7f04, (0xff << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GRP1_INTR_BID_ENABLE", 0x11870000, 0x0100, (0xff << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_MIF_OPTION", 0x11860000, 0x2c88, (0x1 << 1), (0x1 << 1), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_MIF_OPTION", 0x11860000, 0x2c88, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "DISABLE_PLL_CMU_TOP_CONFIGURATION", 0x11860000, 0x2a00, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GRP4_INTR_BID_ENABLE", 0x11870000, 0x0400, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
};

struct pmucal_seq soc_sequencer_sicd_up[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK", 0x11860000, 0x0610, (0x1 << 31), (0x0 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PMU_EVENT_INTERRUPT_ENABLE_GRP4", 0x11860000, 0x7f10, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GRP4_INTR_BID_ENABLE", 0x11870000, 0x0400, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_SKIP, "GRP4_INTR_BID_UPEND", 0x11870000, 0x0408, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_RETRY, "GRP4_INTR_BID_CLEAR", 0x11870000, 0x040c, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "DISABLE_PLL_CMU_TOP_CONFIGURATION", 0x11860000, 0x2a00, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_MIF_OPTION", 0x11860000, 0x2c88, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_MIF_OPTION", 0x11860000, 0x2c88, (0x1 << 1), (0x0 << 1), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GRP1_INTR_BID_ENABLE", 0x11870000, 0x0100, (0xff << 0), (0xff << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PMU_EVENT_INTERRUPT_ENABLE_GRP1", 0x11860000, 0x7f04, (0xff << 0), (0xff << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PMU_EVENT_INTERRUPT_ENABLE_GRP4", 0x11860000, 0x7f10, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
};

struct pmucal_seq soc_sequencer_sleep_down[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "QCH_CON_MMC_EMBD_QCH", 0x13400000, 0x3024, (0xff << 0), (0x4 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PMU_EVENT_INTERRUPT_ENABLE_GRP1", 0x11860000, 0x7f04, (0xff << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GRP1_INTR_BID_ENABLE", 0x11870000, 0x0100, (0xff << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "TOP_BUS_CONFIGURATION", 0x11860000, 0x2c00, (0x7 << 0), (0x6 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "TOP_BUS_CONFIGURATION", 0x11860000, 0x2c00, (0x7 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "LPI_RESIDUAL_CMU_TOP_CONFIGURATION", 0x11860000, 0x2ac0, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "GPIO_MODE_CONFIGURATION", 0x11860000, 0x3700, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "FORCE_AUTOCLKGATE_CMU_TOP_CONFIGURATION", 0x11860000, 0x2820, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "DISABLE_PLL_CMU_TOP_CONFIGURATION", 0x11860000, 0x2a00, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "CLKSTOP_CMU_TOP_CONFIGURATION", 0x11860000, 0x2800, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEMORY_FSYS_OPTION", 0x11860000, 0x2f28, (0x1 << 4), (0x1 << 4), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "MEMORY_FSYS_CONFIGURATION", 0x11860000, 0x2f20, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEMORY_HOSTIRAM_OPTION", 0x11860000, 0x2f08, (0x1 << 4), (0x1 << 4), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "MEMORY_HOSTIRAM_CONFIGURATION", 0x11860000, 0x2f00, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "PAD_RETENTION_TOP_CONFIGURATION", 0x11860000, 0x3060, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "PAD_RETENTION_SPI_CONFIGURATION", 0x11860000, 0x3080, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "PAD_RETENTION_BOOTLDO_0_CONFIGURATION", 0x11860000, 0x30a0, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "PAD_RETENTION_MMC_EMBD_CONFIGURATION", 0x11860000, 0x30e0, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "PAD_RETENTION_MMC_CARD_CONFIGURATION", 0x11860000, 0x3100, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "PAD_RETENTION_UART_CONFIGURATION", 0x11860000, 0x31a0, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "LOGIC_RESET_CONFIGURATION", 0x11860000, 0x2d00, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOPPWR_PHY_INISO_CONTROL", 0x11860000, 0x0734, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "RESET_CMU_TOP_CONFIGURATION", 0x11860000, 0x2860, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "RESET_CPUCLKSTOP_CONFIGURATION", 0x11860000, 0x28e0, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "LOGIC_CLAMP_TOPPWR_CONFIGURATION", 0x11860000, 0x2c40, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "OSCCLK_SLEEP_CONFIGURATION", 0x11860000, 0x2d60, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "EXT_REGULATOR_CONFIGURATION", 0x11860000, 0x3600, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GRP4_INTR_BID_ENABLE", 0x11870000, 0x0400, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EXT_REGULATOR_CONFIGURATION", 0x11860000, 0x3600, (0x1 << 8), (0x1 << 8), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER0_CPU0_CONFIGURATION", 0x11860000, 0x2020, (0xf << 16), (0xF << 16), 0, 0, 0, 0),
};

struct pmucal_seq soc_sequencer_sleep_up[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK", 0x11860000, 0x0610, (0x1 << 31), (0x0 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PMU_EVENT_INTERRUPT_ENABLE_GRP4", 0x11860000, 0x7f10, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GRP4_INTR_BID_ENABLE", 0x11870000, 0x0400, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_SKIP, "GRP4_INTR_BID_UPEND", 0x11870000, 0x0408, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_RETRY, "GRP4_INTR_BID_CLEAR", 0x11870000, 0x040c, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_SKIP, "EXT_REGULATOR_STATUS", 0x11860000, 0x3604, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_RETURN, "EXT_REGULATOR_CONFIGURATION", 0x11860000, 0x3600, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EXT_REGULATOR_CONFIGURATION", 0x11860000, 0x3600, (0x1 << 8), (0x0 << 8), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_RETRY, "GRP5_INTR_BID_CLEAR", 0x11870000, 0x050c, (0x1 << 30), (0x1 << 30), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "OSCCLK_SLEEP_CONFIGURATION", 0x11860000, 0x2d60, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "RESET_CPUCLKSTOP_CONFIGURATION", 0x11860000, 0x28e0, (0x3 << 0), (0x2 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "RESET_CMU_TOP_CONFIGURATION", 0x11860000, 0x2860, (0x3 << 0), (0x2 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOPPWR_PHY_INISO_CONTROL", 0x11860000, 0x0734, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "LOGIC_CLAMP_TOPPWR_CONFIGURATION", 0x11860000, 0x2c40, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "MEMORY_HOSTIRAM_CONFIGURATION", 0x11860000, 0x2f00, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "MEMORY_FSYS_CONFIGURATION", 0x11860000, 0x2f20, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "RESET_CPUCLKSTOP_CONFIGURATION", 0x11860000, 0x28e0, (0x3 << 0), (0x3 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "RESET_CMU_TOP_CONFIGURATION", 0x11860000, 0x2860, (0x3 << 0), (0x3 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "LOGIC_RESET_CONFIGURATION", 0x11860000, 0x2d00, (0x3 << 0), (0x3 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "CLKSTOP_CMU_TOP_CONFIGURATION", 0x11860000, 0x2800, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "DISABLE_PLL_CMU_TOP_CONFIGURATION", 0x11860000, 0x2a00, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "FORCE_AUTOCLKGATE_CMU_TOP_CONFIGURATION", 0x11860000, 0x2820, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "GPIO_MODE_CONFIGURATION", 0x11860000, 0x3700, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "LPI_RESIDUAL_CMU_TOP_CONFIGURATION", 0x11860000, 0x2ac0, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "TOP_BUS_CONFIGURATION", 0x11860000, 0x2c00, (0x7 << 0), (0x6 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "TOP_BUS_CONFIGURATION", 0x11860000, 0x2c00, (0x7 << 0), (0x7 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GRP1_INTR_BID_ENABLE", 0x11870000, 0x0100, (0xff << 0), (0xff << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PMU_EVENT_INTERRUPT_ENABLE_GRP1", 0x11860000, 0x7f04, (0xff << 0), (0xff << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PMU_EVENT_INTERRUPT_ENABLE_GRP4", 0x11860000, 0x7f10, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
};

struct pmucal_seq soc_sequencer_stop_down[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "DISABLE_PLL_CMU_TOP_CONFIGURATION", 0x11860000, 0x2a00, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
};

/* SOC_SEQUENCER PMUCAL DATA EMPTY */

struct pmucal_seq mif_sequencer_sicd_down[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "TOP_BUS_MIF_CONFIGURATION", 0x11860000, 0x2c80, (0x7 << 0), (0x4 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "PSCDC_MIF_CONFIGURATION", 0x11860000, 0x2ce0, (0x3 << 0), (0x2 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "TOP_BUS_MIF_CONFIGURATION", 0x11860000, 0x2c80, (0x7 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "PSCDC_MIF_CONFIGURATION", 0x11860000, 0x2ce0, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "DDRPHY_DLL_CLK_CONFIGURATION", 0x11860000, 0x29e0, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_MUX_CLK_APM_BUS", 0x11800000, 0x1008, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_APM_BUS_USER", 0x11800000, 0x0100, (0x1 << 4), (0x0 << 4), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "DISABLE_PLL_CMU_MIF_CONFIGURATION", 0x11860000, 0x2b00, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
};

struct pmucal_seq mif_sequencer_sicd_up[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "DISABLE_PLL_CMU_MIF_CONFIGURATION", 0x11860000, 0x2b00, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_APM_BUS_USER", 0x11800000, 0x0100, (0x1 << 4), (0x1 << 4), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_MUX_CLK_APM_BUS", 0x11800000, 0x1008, (0x3 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "DDRPHY_DLL_CLK_CONFIGURATION", 0x11860000, 0x29e0, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "PSCDC_MIF_CONFIGURATION", 0x11860000, 0x2ce0, (0x3 << 0), (0x2 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "TOP_BUS_MIF_CONFIGURATION", 0x11860000, 0x2c80, (0x7 << 0), (0x4 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "PSCDC_MIF_CONFIGURATION", 0x11860000, 0x2ce0, (0x3 << 0), (0x3 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "TOP_BUS_MIF_CONFIGURATION", 0x11860000, 0x2c80, (0x7 << 0), (0x7 << 0), 0, 0, 0, 0),
};

struct pmucal_seq mif_sequencer_sleep_down[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_MUX_CLK_APM_BUS", 0x11800000, 0x1008, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_APM_BUS_USER", 0x11800000, 0x0100, (0x1 << 4), (0x0 << 4), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "TOP_BUS_MIF_CONFIGURATION", 0x11860000, 0x2c80, (0x7 << 0), (0x4 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "PSCDC_MIF_CONFIGURATION", 0x11860000, 0x2ce0, (0x3 << 0), (0x2 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "TOP_BUS_MIF_CONFIGURATION", 0x11860000, 0x2c80, (0x7 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "PSCDC_MIF_CONFIGURATION", 0x11860000, 0x2ce0, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "LPI_RESIDUAL_CMU_MIF_CONFIGURATION", 0x11860000, 0x2ae0, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "FORCE_AUTOCLKGATE_CMU_MIF_CONFIGURATION", 0x11860000, 0x2920, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "DDRPHY_DLL_CLK_CONFIGURATION", 0x11860000, 0x29e0, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "DISABLE_PLL_CMU_MIF_CONFIGURATION", 0x11860000, 0x2b00, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "CLKSTOP_CMU_MIF_CONFIGURATION", 0x11860000, 0x2900, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "DDRPHY_CLKSTOP_CONFIGURATION", 0x11860000, 0x2980, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "PAD_RETENTION_LPDDR4_CONFIGURATION", 0x11860000, 0x3000, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "PAD_RETENTION_MIF_CONFIGURATION", 0x11860000, 0x3020, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SLEEP_IO_CTRL", 0x11860000, 0x0008, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "LOGIC_RESET_MIF_CONFIGURATION", 0x11860000, 0x2d80, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "LOGIC_RESET_DDRPHY_CONFIGURATION", 0x11860000, 0x2f80, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "RESET_CMU_MIF_CONFIGURATION", 0x11860000, 0x2960, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "EXT_REGULATOR_MIF_CONFIGURATION", 0x11860000, 0x3620, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "TCXO_CONFIGURATION", 0x11860000, 0x3660, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TCXO_OPTION", 0x11860000, 0x3668, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EXT_REGULATOR_MIF_CONFIGURATION", 0x11860000, 0x3620, (0x1 << 8), (0x1 << 8), 0, 0, 0, 0),
};

struct pmucal_seq mif_sequencer_sleep_up[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PMU_EVENT_INTERRUPT_ENABLE_GRP5", 0x11860000, 0x7f14, (0x1 << 31), (0x1 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PMU_EVENT_INTERRUPT_TYPE_GRP5", 0x11860000, 0x7f54, (0x1 << 31), (0x1 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_SKIP, "TCXO_STATUS", 0x11860000, 0x3664, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_RETURN, "TCXO_CONFIGURATION", 0x11860000, 0x3660, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "TCXO_STATUS", 0x11860000, 0x3664, (0x1 << 31), (0x1 << 31), 0x11860000, 0x3664, (0x1 << 31), (0x1 << 31)),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PMU_EVENT_INTERRUPT_ENABLE_GRP5", 0x11860000, 0x7f14, (0x1 << 31), (0x0 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PMU_EVENT_INTERRUPT_TYPE_GRP5", 0x11860000, 0x7f54, (0x1 << 31), (0x0 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_SKIP, "GRP5_INTR_BID_UPEND", 0x11870000, 0x0508, (0x1 << 31), (0x0 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_RETRY, "GRP5_INTR_BID_CLEAR", 0x11870000, 0x050c, (0x1 << 31), (0x1 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_SKIP, "EXT_REGULATOR_MIF_STATUS", 0x11860000, 0x3624, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_RETURN, "EXT_REGULATOR_MIF_CONFIGURATION", 0x11860000, 0x3620, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EXT_REGULATOR_MIF_CONFIGURATION", 0x11860000, 0x3620, (0x1 << 8), (0x0 << 8), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_RETRY, "GRP5_INTR_BID_CLEAR", 0x11870000, 0x050c, (0x1 << 29), (0x1 << 29), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SLEEP_IO_CTRL", 0x11860000, 0x0008, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "OSCCLK_SLEEP_OPEN_CONFIGURATION", 0x11860000, 0x2de0, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "OSCCLK_SLEEP_OPEN_CONFIGURATION", 0x11860000, 0x2de0, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "RESET_CMU_MIF_CONFIGURATION", 0x11860000, 0x2960, (0x3 << 0), (0x2 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "DDRPHY_CLKSTOP_CONFIGURATION", 0x11860000, 0x2980, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "DDRPHY_CLKSTOP_CONFIGURATION", 0x11860000, 0x2980, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "PAD_RETENTION_LPDDR4_CONFIGURATION", 0x11860000, 0x3000, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "PAD_RETENTION_MIF_CONFIGURATION", 0x11860000, 0x3020, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "RESET_CMU_MIF_CONFIGURATION", 0x11860000, 0x2960, (0x3 << 0), (0x3 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "DDRPHY_CLKSTOP_CONFIGURATION", 0x11860000, 0x2980, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "LOGIC_RESET_MIF_CONFIGURATION", 0x11860000, 0x2d80, (0x3 << 0), (0x3 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "LOGIC_RESET_DDRPHY_CONFIGURATION", 0x11860000, 0x2f80, (0x3 << 0), (0x3 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "DDRPHY_CLKSTOP_CONFIGURATION", 0x11860000, 0x2980, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "DDRPHY_CLKSTOP_CONFIGURATION", 0x11860000, 0x2980, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "CLKSTOP_CMU_MIF_CONFIGURATION", 0x11860000, 0x2900, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "DISABLE_PLL_CMU_MIF_CONFIGURATION", 0x11860000, 0x2b00, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "DDRPHY_DLL_CLK_CONFIGURATION", 0x11860000, 0x29e0, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "FORCE_AUTOCLKGATE_CMU_MIF_CONFIGURATION", 0x11860000, 0x2920, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "LPI_RESIDUAL_CMU_MIF_CONFIGURATION", 0x11860000, 0x2ae0, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "PSCDC_MIF_CONFIGURATION", 0x11860000, 0x2ce0, (0x3 << 0), (0x2 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "TOP_BUS_MIF_CONFIGURATION", 0x11860000, 0x2c80, (0x7 << 0), (0x4 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "PSCDC_MIF_CONFIGURATION", 0x11860000, 0x2ce0, (0x3 << 0), (0x3 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "TOP_BUS_MIF_CONFIGURATION", 0x11860000, 0x2c80, (0x7 << 0), (0x7 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TCXO_OPTION", 0x11860000, 0x3668, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
};

struct pmucal_seq mif_sequencer_stop_down[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "TOP_BUS_MIF_CONFIGURATION", 0x11860000, 0x2c80, (0x7 << 0), (0x4 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "PSCDC_MIF_CONFIGURATION", 0x11860000, 0x2ce0, (0x3 << 0), (0x2 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "TOP_BUS_MIF_CONFIGURATION", 0x11860000, 0x2c80, (0x7 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "PSCDC_MIF_CONFIGURATION", 0x11860000, 0x2ce0, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "DDRPHY_DLL_CLK_CONFIGURATION", 0x11860000, 0x29e0, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "DISABLE_PLL_CMU_MIF_CONFIGURATION", 0x11860000, 0x2b00, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "OSC_CON0_OSC", 0x11860000, 0x0b00, (0x1 << 4), (0x0 << 4), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CTRL_REFCLK_RCO", 0x11860000, 0x0b18, (0x1 << 4), (0x0 << 4), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "OSC_CON0_OSC", 0x11860000, 0x0b00, (0x1 << 31), (0x0 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE_WAIT, "TCXO_CONFIGURATION", 0x11860000, 0x3660, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
};

/* MIF_SEQUENCER PMUCAL DATA EMPTY */

/* Chip-independent enumeration for low-power mode
 * All power modes should be described in here.
 */
enum sys_powermode {
	SYS_SICD,
	SYS_SLEEP,
	SYS_STOP,
	NUM_SYS_POWERMODE,
};

struct pmucal_system_sequencer pmucal_system_apsoc_list[NUM_SYS_POWERMODE] = {
	[SYS_SICD] = {
		.id = SYS_SICD,
		.up = soc_sequencer_sicd_up,
		.down = soc_sequencer_sicd_down,
		.num_up = ARRAY_SIZE(soc_sequencer_sicd_up),
		.num_down = ARRAY_SIZE(soc_sequencer_sicd_down),
	},
	[SYS_SLEEP] = {
		.id = SYS_SLEEP,
		.up = soc_sequencer_sleep_up,
		.down = soc_sequencer_sleep_down,
		.num_up = ARRAY_SIZE(soc_sequencer_sleep_up),
		.num_down = ARRAY_SIZE(soc_sequencer_sleep_down),
	},
	[SYS_STOP] = {
		.id = SYS_STOP,
		.up = 0,
		.down = soc_sequencer_stop_down,
		.num_up = 0,
		.num_down = ARRAY_SIZE(soc_sequencer_stop_down),
	},
};

struct pmucal_system_sequencer pmucal_system_mif_list[NUM_SYS_POWERMODE] = {
	[SYS_SICD] = {
		.id = SYS_SICD,
		.up = mif_sequencer_sicd_up,
		.down = mif_sequencer_sicd_down,
		.num_up = ARRAY_SIZE(mif_sequencer_sicd_up),
		.num_down = ARRAY_SIZE(mif_sequencer_sicd_down),
	},
	[SYS_SLEEP] = {
		.id = SYS_SLEEP,
		.up = mif_sequencer_sleep_up,
		.down = mif_sequencer_sleep_down,
		.num_up = ARRAY_SIZE(mif_sequencer_sleep_up),
		.num_down = ARRAY_SIZE(mif_sequencer_sleep_down),
	},
	[SYS_STOP] = {
		.id = SYS_STOP,
		.up = 0,
		.down = mif_sequencer_stop_down,
		.num_up = 0,
		.num_down = ARRAY_SIZE(mif_sequencer_stop_down),
	},
};
unsigned int pmucal_system_sequencer_list_size = NUM_SYS_POWERMODE;
#endif
