library ieee;
use ieee.std_logic_1164.all;
entity C is
port(input,EN,Clk:in std_logic;
	output:out std_logic);
end C;
architecture st of C is
signal i:std_logic;
begin
process(EN,Clk)
	begin
	if (EN='1' and Clk'event and Clk='0') then--rising_edge(clock)
		i<=input;
	end if;
	end process;
	output<=i;
end st;