vendor_name = ModelSim
source_file = 1, C:/Users/seba2/Documents/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/laboratorio2/ALU/ALU_module.sv
source_file = 1, C:/Users/seba2/Documents/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/laboratorio2/ALU/ALU_Testbench.sv
source_file = 1, C:/Users/seba2/Documents/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/laboratorio2/ALU/oneBitSubstractor.sv
source_file = 1, C:/Users/seba2/Documents/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/laboratorio2/ALU/oneBitAdder.sv
source_file = 1, C:/Users/seba2/Documents/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/laboratorio2/ALU/adderSubstractorModule.sv
source_file = 1, C:/Users/seba2/Documents/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/laboratorio2/ALU/shiftLeftRight.sv
source_file = 1, C:/Users/seba2/Documents/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/laboratorio2/ALU/multiplier.sv
source_file = 1, C:/Users/seba2/Documents/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/laboratorio2/ALU/multiplier_display.sv
source_file = 1, C:/Users/seba2/Documents/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/laboratorio2/ALU/full_adder.sv
source_file = 1, C:/Users/seba2/Documents/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/laboratorio2/ALU/Display7segmentos.sv
source_file = 1, C:/Users/seba2/Documents/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/laboratorio2/ALU/multiplier_display_tb.sv
source_file = 1, C:/Users/seba2/Documents/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/laboratorio2/ALU/adderSubstractorModule_tb.sv
source_file = 1, C:/Users/seba2/Documents/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/laboratorio2/ALU/ALU_measure_tb.sv
source_file = 1, c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc
source_file = 1, c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/seba2/Documents/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/laboratorio2/ALU/db/lpm_divide_1am.tdf
source_file = 1, C:/Users/seba2/Documents/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/laboratorio2/ALU/db/sign_div_unsign_7kh.tdf
source_file = 1, C:/Users/seba2/Documents/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/laboratorio2/ALU/db/alt_u_div_kse.tdf
source_file = 1, C:/Users/seba2/Documents/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/laboratorio2/ALU/db/lpm_divide_42m.tdf
design_name = ALU_module
instance = comp, \Result[0]~output , Result[0]~output, ALU_module, 1
instance = comp, \Result[1]~output , Result[1]~output, ALU_module, 1
instance = comp, \Result[2]~output , Result[2]~output, ALU_module, 1
instance = comp, \Result[3]~output , Result[3]~output, ALU_module, 1
instance = comp, \N~output , N~output, ALU_module, 1
instance = comp, \Z~output , Z~output, ALU_module, 1
instance = comp, \C~output , C~output, ALU_module, 1
instance = comp, \V~output , V~output, ALU_module, 1
instance = comp, \seg1[0]~output , seg1[0]~output, ALU_module, 1
instance = comp, \seg1[1]~output , seg1[1]~output, ALU_module, 1
instance = comp, \seg1[2]~output , seg1[2]~output, ALU_module, 1
instance = comp, \seg1[3]~output , seg1[3]~output, ALU_module, 1
instance = comp, \seg1[4]~output , seg1[4]~output, ALU_module, 1
instance = comp, \seg1[5]~output , seg1[5]~output, ALU_module, 1
instance = comp, \seg1[6]~output , seg1[6]~output, ALU_module, 1
instance = comp, \seg2[0]~output , seg2[0]~output, ALU_module, 1
instance = comp, \seg2[1]~output , seg2[1]~output, ALU_module, 1
instance = comp, \seg2[2]~output , seg2[2]~output, ALU_module, 1
instance = comp, \seg2[3]~output , seg2[3]~output, ALU_module, 1
instance = comp, \seg2[4]~output , seg2[4]~output, ALU_module, 1
instance = comp, \seg2[5]~output , seg2[5]~output, ALU_module, 1
instance = comp, \seg2[6]~output , seg2[6]~output, ALU_module, 1
instance = comp, \A[1]~input , A[1]~input, ALU_module, 1
instance = comp, \A[0]~input , A[0]~input, ALU_module, 1
instance = comp, \B[0]~input , B[0]~input, ALU_module, 1
instance = comp, \Mod0|auto_generated|divider|divider|op_4~22 , Mod0|auto_generated|divider|divider|op_4~22, ALU_module, 1
instance = comp, \Mod0|auto_generated|divider|divider|op_4~5 , Mod0|auto_generated|divider|divider|op_4~5, ALU_module, 1
instance = comp, \B[2]~input , B[2]~input, ALU_module, 1
instance = comp, \B[3]~input , B[3]~input, ALU_module, 1
instance = comp, \B[1]~input , B[1]~input, ALU_module, 1
instance = comp, \A[3]~input , A[3]~input, ALU_module, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1 , Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1, ALU_module, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5 , Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5, ALU_module, 1
instance = comp, \Equal0~0 , Equal0~0, ALU_module, 1
instance = comp, \Mod0|auto_generated|divider|divider|selnose[0] , Mod0|auto_generated|divider|divider|selnose[0], ALU_module, 1
instance = comp, \A[2]~input , A[2]~input, ALU_module, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~5 , Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~5, ALU_module, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~9 , Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~9, ALU_module, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~1 , Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~1, ALU_module, 1
instance = comp, \Mod0|auto_generated|divider|divider|selnose[5] , Mod0|auto_generated|divider|divider|selnose[5], ALU_module, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[0]~4 , Mod0|auto_generated|divider|divider|StageOut[0]~4, ALU_module, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~5 , Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~5, ALU_module, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~9 , Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~9, ALU_module, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~13 , Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~13, ALU_module, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1 , Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1, ALU_module, 1
instance = comp, \Mod0|auto_generated|divider|divider|selnose[10] , Mod0|auto_generated|divider|divider|selnose[10], ALU_module, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[5]~3 , Mod0|auto_generated|divider|divider|StageOut[5]~3, ALU_module, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[5]~5 , Mod0|auto_generated|divider|divider|StageOut[5]~5, ALU_module, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[4]~1 , Mod0|auto_generated|divider|divider|StageOut[4]~1, ALU_module, 1
instance = comp, \Mod0|auto_generated|divider|divider|op_4~9 , Mod0|auto_generated|divider|divider|op_4~9, ALU_module, 1
instance = comp, \Mod0|auto_generated|divider|divider|op_4~13 , Mod0|auto_generated|divider|divider|op_4~13, ALU_module, 1
instance = comp, \Mod0|auto_generated|divider|divider|op_4~17 , Mod0|auto_generated|divider|divider|op_4~17, ALU_module, 1
instance = comp, \Mod0|auto_generated|divider|divider|op_4~1 , Mod0|auto_generated|divider|divider|op_4~1, ALU_module, 1
instance = comp, \Operation[0]~input , Operation[0]~input, ALU_module, 1
instance = comp, \Mux3~1 , Mux3~1, ALU_module, 1
instance = comp, \Operation[2]~input , Operation[2]~input, ALU_module, 1
instance = comp, \Operation[1]~input , Operation[1]~input, ALU_module, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5 , Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5, ALU_module, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1 , Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1, ALU_module, 1
instance = comp, \Div0|auto_generated|divider|divider|selnose[0] , Div0|auto_generated|divider|divider|selnose[0], ALU_module, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9 , Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9, ALU_module, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5 , Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5, ALU_module, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1 , Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1, ALU_module, 1
instance = comp, \Div0|auto_generated|divider|divider|selnose[5] , Div0|auto_generated|divider|divider|selnose[5], ALU_module, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[0]~1 , Div0|auto_generated|divider|divider|StageOut[0]~1, ALU_module, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13 , Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13, ALU_module, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9 , Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9, ALU_module, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 , Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5, ALU_module, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1 , Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1, ALU_module, 1
instance = comp, \Div0|auto_generated|divider|divider|selnose[10] , Div0|auto_generated|divider|divider|selnose[10], ALU_module, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[5]~0 , Div0|auto_generated|divider|divider|StageOut[5]~0, ALU_module, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[5]~2 , Div0|auto_generated|divider|divider|StageOut[5]~2, ALU_module, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[4]~3 , Div0|auto_generated|divider|divider|StageOut[4]~3, ALU_module, 1
instance = comp, \Div0|auto_generated|divider|divider|op_4~22 , Div0|auto_generated|divider|divider|op_4~22, ALU_module, 1
instance = comp, \Div0|auto_generated|divider|divider|op_4~18 , Div0|auto_generated|divider|divider|op_4~18, ALU_module, 1
instance = comp, \Div0|auto_generated|divider|divider|op_4~14 , Div0|auto_generated|divider|divider|op_4~14, ALU_module, 1
instance = comp, \Div0|auto_generated|divider|divider|op_4~10 , Div0|auto_generated|divider|divider|op_4~10, ALU_module, 1
instance = comp, \Div0|auto_generated|divider|divider|op_4~6 , Div0|auto_generated|divider|divider|op_4~6, ALU_module, 1
instance = comp, \Div0|auto_generated|divider|divider|op_4~1 , Div0|auto_generated|divider|divider|op_4~1, ALU_module, 1
instance = comp, \Mux3~0 , Mux3~0, ALU_module, 1
instance = comp, \Mux3~3 , Mux3~3, ALU_module, 1
instance = comp, \Operation[3]~input , Operation[3]~input, ALU_module, 1
instance = comp, \Mux3~2 , Mux3~2, ALU_module, 1
instance = comp, \Mux2~1 , Mux2~1, ALU_module, 1
instance = comp, \Mux2~3 , Mux2~3, ALU_module, 1
instance = comp, \Mux2~2 , Mux2~2, ALU_module, 1
instance = comp, \adderSubstractor|gen_loop[1].adder_inst|Sum , adderSubstractor|gen_loop[1].adder_inst|Sum, ALU_module, 1
instance = comp, \Mux2~4 , Mux2~4, ALU_module, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[13]~0 , Mod0|auto_generated|divider|divider|StageOut[13]~0, ALU_module, 1
instance = comp, \Mux2~0 , Mux2~0, ALU_module, 1
instance = comp, \Mux2~5 , Mux2~5, ALU_module, 1
instance = comp, \Mux2~6 , Mux2~6, ALU_module, 1
instance = comp, \adderSubstractor|gen_loop[1].adder_inst|Cout~0 , adderSubstractor|gen_loop[1].adder_inst|Cout~0, ALU_module, 1
instance = comp, \Mux1~1 , Mux1~1, ALU_module, 1
instance = comp, \Mux1~4 , Mux1~4, ALU_module, 1
instance = comp, \mult|full_adder2|Sum , mult|full_adder2|Sum, ALU_module, 1
instance = comp, \adderSubstractor|gen_loop[1].subtractor_inst|Bout~0 , adderSubstractor|gen_loop[1].subtractor_inst|Bout~0, ALU_module, 1
instance = comp, \Mux1~2 , Mux1~2, ALU_module, 1
instance = comp, \Mux1~3 , Mux1~3, ALU_module, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[14]~2 , Mod0|auto_generated|divider|divider|StageOut[14]~2, ALU_module, 1
instance = comp, \Mux1~0 , Mux1~0, ALU_module, 1
instance = comp, \Mux1~5 , Mux1~5, ALU_module, 1
instance = comp, \C~0 , C~0, ALU_module, 1
instance = comp, \Mux2~11 , Mux2~11, ALU_module, 1
instance = comp, \Mux2~10 , Mux2~10, ALU_module, 1
instance = comp, \mult|full_adder2|cout , mult|full_adder2|cout, ALU_module, 1
instance = comp, \mult|full_adder3|Sum , mult|full_adder3|Sum, ALU_module, 1
instance = comp, \mult|full_adder6|Sum , mult|full_adder6|Sum, ALU_module, 1
instance = comp, \mult|full_adder9|Sum~0 , mult|full_adder9|Sum~0, ALU_module, 1
instance = comp, \Mux2~7 , Mux2~7, ALU_module, 1
instance = comp, \Mux2~8 , Mux2~8, ALU_module, 1
instance = comp, \Mux2~9 , Mux2~9, ALU_module, 1
instance = comp, \Mux0~0 , Mux0~0, ALU_module, 1
instance = comp, \Mux0~1 , Mux0~1, ALU_module, 1
instance = comp, \N~0 , N~0, ALU_module, 1
instance = comp, \Equal2~0 , Equal2~0, ALU_module, 1
instance = comp, \adderSubstractor|gen_loop[2].adder_inst|Cout~0 , adderSubstractor|gen_loop[2].adder_inst|Cout~0, ALU_module, 1
instance = comp, \C~1 , C~1, ALU_module, 1
instance = comp, \mult|full_adder8|cout~0 , mult|full_adder8|cout~0, ALU_module, 1
instance = comp, \mult|full_adder8|Sum~0 , mult|full_adder8|Sum~0, ALU_module, 1
instance = comp, \mult|full_adder6|cout , mult|full_adder6|cout, ALU_module, 1
instance = comp, \mult|full_adder9|cout~0 , mult|full_adder9|cout~0, ALU_module, 1
instance = comp, \mult|full_adder4|Sum , mult|full_adder4|Sum, ALU_module, 1
instance = comp, \mult|comb~0 , mult|comb~0, ALU_module, 1
instance = comp, \Result~0 , Result~0, ALU_module, 1
instance = comp, \mult|WideOr0~1 , mult|WideOr0~1, ALU_module, 1
instance = comp, \V~0 , V~0, ALU_module, 1
instance = comp, \mult|WideOr0~0 , mult|WideOr0~0, ALU_module, 1
instance = comp, \V~1 , V~1, ALU_module, 1
instance = comp, \seg1_inst|WideOr6~0 , seg1_inst|WideOr6~0, ALU_module, 1
instance = comp, \seg1_inst|WideOr5~0 , seg1_inst|WideOr5~0, ALU_module, 1
instance = comp, \seg1_inst|WideOr4~0 , seg1_inst|WideOr4~0, ALU_module, 1
instance = comp, \seg1_inst|WideOr3~0 , seg1_inst|WideOr3~0, ALU_module, 1
instance = comp, \seg1_inst|WideOr2~0 , seg1_inst|WideOr2~0, ALU_module, 1
instance = comp, \seg1_inst|WideOr1~0 , seg1_inst|WideOr1~0, ALU_module, 1
instance = comp, \seg1_inst|WideOr0~0 , seg1_inst|WideOr0~0, ALU_module, 1
instance = comp, \bcd_inst|bcd[4]~0 , bcd_inst|bcd[4]~0, ALU_module, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, ALU_module, 1
