{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603066040845 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603066040845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 18 21:07:20 2020 " "Processing started: Sun Oct 18 21:07:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603066040845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603066040845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio " "Command: quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603066040845 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603066041137 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603066041138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-rtl " "Found design unit 1: ROM-rtl" {  } { { "ROM.vhd" "" { Text "/home/arfel/descomp/aaaa/ROM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603066051016 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "/home/arfel/descomp/aaaa/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603066051016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603066051016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tristate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate-rtl " "Found design unit 1: tristate-rtl" {  } { { "tristate.vhd" "" { Text "/home/arfel/descomp/aaaa/tristate.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603066051016 ""} { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.vhd" "" { Text "/home/arfel/descomp/aaaa/tristate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603066051016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603066051016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-rtl " "Found design unit 1: ULA-rtl" {  } { { "ULA.vhd" "" { Text "/home/arfel/descomp/aaaa/ULA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603066051017 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "/home/arfel/descomp/aaaa/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603066051017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603066051017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorGenerico_e_Interface.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file divisorGenerico_e_Interface.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico_e_Interface-interface " "Found design unit 1: divisorGenerico_e_Interface-interface" {  } { { "divisorGenerico_e_Interface.vhdl" "" { Text "/home/arfel/descomp/aaaa/divisorGenerico_e_Interface.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603066051018 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico_e_Interface " "Found entity 1: divisorGenerico_e_Interface" {  } { { "divisorGenerico_e_Interface.vhdl" "" { Text "/home/arfel/descomp/aaaa/divisorGenerico_e_Interface.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603066051018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603066051018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-rtl " "Found design unit 1: registrador-rtl" {  } { { "registrador.vhd" "" { Text "/home/arfel/descomp/aaaa/registrador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603066051019 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "/home/arfel/descomp/aaaa/registrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603066051019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603066051019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflopGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlopGenerico-comportamento " "Found design unit 1: flipFlopGenerico-comportamento" {  } { { "flipflopGenerico.vhd" "" { Text "/home/arfel/descomp/aaaa/flipflopGenerico.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603066051020 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlopGenerico " "Found entity 1: flipFlopGenerico" {  } { { "flipflopGenerico.vhd" "" { Text "/home/arfel/descomp/aaaa/flipflopGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603066051020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603066051020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoRegistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoRegistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamento " "Found design unit 1: bancoRegistradores-comportamento" {  } { { "bancoRegistradores.vhd" "" { Text "/home/arfel/descomp/aaaa/bancoRegistradores.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603066051021 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "/home/arfel/descomp/aaaa/bancoRegistradores.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603066051021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603066051021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inc-rtl " "Found design unit 1: inc-rtl" {  } { { "inc.vhd" "" { Text "/home/arfel/descomp/aaaa/inc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603066051022 ""} { "Info" "ISGN_ENTITY_NAME" "1 inc " "Found entity 1: inc" {  } { { "inc.vhd" "" { Text "/home/arfel/descomp/aaaa/inc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603066051022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603066051022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1-rtl " "Found design unit 1: mux2x1-rtl" {  } { { "mux2x1.vhd" "" { Text "/home/arfel/descomp/aaaa/mux2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603066051022 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.vhd" "" { Text "/home/arfel/descomp/aaaa/mux2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603066051022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603066051022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-rtl " "Found design unit 1: RAM-rtl" {  } { { "RAM.vhd" "" { Text "/home/arfel/descomp/aaaa/RAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603066051023 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "/home/arfel/descomp/aaaa/RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603066051023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603066051023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file address_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 address_decoder-rtl " "Found design unit 1: address_decoder-rtl" {  } { { "address_decoder.vhd" "" { Text "/home/arfel/descomp/aaaa/address_decoder.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603066051024 ""} { "Info" "ISGN_ENTITY_NAME" "1 address_decoder " "Found entity 1: address_decoder" {  } { { "address_decoder.vhd" "" { Text "/home/arfel/descomp/aaaa/address_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603066051024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603066051024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divInteiro " "Found design unit 1: divisorGenerico-divInteiro" {  } { { "divisorGenerico.vhd" "" { Text "/home/arfel/descomp/aaaa/divisorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603066051025 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "divisorGenerico.vhd" "" { Text "/home/arfel/descomp/aaaa/divisorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603066051025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603066051025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversor_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversor_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversor_7seg.vhd" "" { Text "/home/arfel/descomp/aaaa/conversor_7seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603066051025 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversor_7seg.vhd" "" { Text "/home/arfel/descomp/aaaa/conversor_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603066051025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603066051025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relogio-rtl " "Found design unit 1: relogio-rtl" {  } { { "relogio.vhd" "" { Text "/home/arfel/descomp/aaaa/relogio.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603066051027 ""} { "Info" "ISGN_ENTITY_NAME" "1 relogio " "Found entity 1: relogio" {  } { { "relogio.vhd" "" { Text "/home/arfel/descomp/aaaa/relogio.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603066051027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603066051027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-rtl " "Found design unit 1: controller-rtl" {  } { { "controller.vhd" "" { Text "/home/arfel/descomp/aaaa/controller.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603066051028 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "/home/arfel/descomp/aaaa/controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603066051028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603066051028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "migue_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file migue_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scale_clock-Behavioral " "Found design unit 1: scale_clock-Behavioral" {  } { { "migue_clock.vhd" "" { Text "/home/arfel/descomp/aaaa/migue_clock.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603066051028 ""} { "Info" "ISGN_ENTITY_NAME" "1 scale_clock " "Found entity 1: scale_clock" {  } { { "migue_clock.vhd" "" { Text "/home/arfel/descomp/aaaa/migue_clock.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603066051028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603066051028 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "relogio " "Elaborating entity \"relogio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603066051089 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "enable_timer_fast relogio.vhd(30) " "VHDL Signal Declaration warning at relogio.vhd(30): used implicit default value for signal \"enable_timer_fast\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "relogio.vhd" "" { Text "/home/arfel/descomp/aaaa/relogio.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1603066051091 "|relogio"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "DOUT 6 8 relogio.vhd(195) " "VHDL Incomplete Partial Association warning at relogio.vhd(195): port or argument \"DOUT\" has 6/8 unassociated elements" {  } { { "relogio.vhd" "" { Text "/home/arfel/descomp/aaaa/relogio.vhd" 195 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1603066051097 "|relogio"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "DOUT 1 8 relogio.vhd(236) " "VHDL Incomplete Partial Association warning at relogio.vhd(236): port or argument \"DOUT\" has 1/8 unassociated elements" {  } { { "relogio.vhd" "" { Text "/home/arfel/descomp/aaaa/relogio.vhd" 236 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1603066051098 "|relogio"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "DOUT 1 8 relogio.vhd(243) " "VHDL Incomplete Partial Association warning at relogio.vhd(243): port or argument \"DOUT\" has 1/8 unassociated elements" {  } { { "relogio.vhd" "" { Text "/home/arfel/descomp/aaaa/relogio.vhd" 243 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1603066051099 "|relogio"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "DOUT 1 8 relogio.vhd(250) " "VHDL Incomplete Partial Association warning at relogio.vhd(250): port or argument \"DOUT\" has 1/8 unassociated elements" {  } { { "relogio.vhd" "" { Text "/home/arfel/descomp/aaaa/relogio.vhd" 250 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1603066051099 "|relogio"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "DOUT 1 8 relogio.vhd(257) " "VHDL Incomplete Partial Association warning at relogio.vhd(257): port or argument \"DOUT\" has 1/8 unassociated elements" {  } { { "relogio.vhd" "" { Text "/home/arfel/descomp/aaaa/relogio.vhd" 257 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1603066051100 "|relogio"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "DOUT 1 8 relogio.vhd(264) " "VHDL Incomplete Partial Association warning at relogio.vhd(264): port or argument \"DOUT\" has 1/8 unassociated elements" {  } { { "relogio.vhd" "" { Text "/home/arfel/descomp/aaaa/relogio.vhd" 264 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1603066051100 "|relogio"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "DOUT 1 8 relogio.vhd(271) " "VHDL Incomplete Partial Association warning at relogio.vhd(271): port or argument \"DOUT\" has 1/8 unassociated elements" {  } { { "relogio.vhd" "" { Text "/home/arfel/descomp/aaaa/relogio.vhd" 271 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1603066051100 "|relogio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scale_clock scale_clock:miguezao " "Elaborating entity \"scale_clock\" for hierarchy \"scale_clock:miguezao\"" {  } { { "relogio.vhd" "miguezao" { Text "/home/arfel/descomp/aaaa/relogio.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603066051112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 mux2x1:MUX_jump_component " "Elaborating entity \"mux2x1\" for hierarchy \"mux2x1:MUX_jump_component\"" {  } { { "relogio.vhd" "MUX_jump_component" { Text "/home/arfel/descomp/aaaa/relogio.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603066051114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 mux2x1:MUX_mem_ime_component " "Elaborating entity \"mux2x1\" for hierarchy \"mux2x1:MUX_mem_ime_component\"" {  } { { "relogio.vhd" "MUX_mem_ime_component" { Text "/home/arfel/descomp/aaaa/relogio.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603066051115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador registrador:PC " "Elaborating entity \"registrador\" for hierarchy \"registrador:PC\"" {  } { { "relogio.vhd" "PC" { Text "/home/arfel/descomp/aaaa/relogio.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603066051116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inc inc:inc_PC " "Elaborating entity \"inc\" for hierarchy \"inc:inc_PC\"" {  } { { "relogio.vhd" "inc_PC" { Text "/home/arfel/descomp/aaaa/relogio.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603066051116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:rom " "Elaborating entity \"ROM\" for hierarchy \"ROM:rom\"" {  } { { "relogio.vhd" "rom" { Text "/home/arfel/descomp/aaaa/relogio.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603066051117 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "content ROM.vhd(21) " "VHDL Signal Declaration warning at ROM.vhd(21): used implicit default value for signal \"content\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ROM.vhd" "" { Text "/home/arfel/descomp/aaaa/ROM.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1603066051118 "|relogio|ROM:rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores bancoRegistradores:register_bank " "Elaborating entity \"bancoRegistradores\" for hierarchy \"bancoRegistradores:register_bank\"" {  } { { "relogio.vhd" "register_bank" { Text "/home/arfel/descomp/aaaa/relogio.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603066051119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ula " "Elaborating entity \"ULA\" for hierarchy \"ULA:ula\"" {  } { { "relogio.vhd" "ula" { Text "/home/arfel/descomp/aaaa/relogio.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603066051121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:unidade_controle " "Elaborating entity \"controller\" for hierarchy \"controller:unidade_controle\"" {  } { { "relogio.vhd" "unidade_controle" { Text "/home/arfel/descomp/aaaa/relogio.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603066051123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:ram " "Elaborating entity \"RAM\" for hierarchy \"RAM:ram\"" {  } { { "relogio.vhd" "ram" { Text "/home/arfel/descomp/aaaa/relogio.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603066051129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_decoder address_decoder:decoder " "Elaborating entity \"address_decoder\" for hierarchy \"address_decoder:decoder\"" {  } { { "relogio.vhd" "decoder" { Text "/home/arfel/descomp/aaaa/relogio.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603066051130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate tristate:tristate_but " "Elaborating entity \"tristate\" for hierarchy \"tristate:tristate_but\"" {  } { { "relogio.vhd" "tristate_but" { Text "/home/arfel/descomp/aaaa/relogio.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603066051131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico_e_Interface divisorGenerico_e_Interface:interfaceBaseTempo " "Elaborating entity \"divisorGenerico_e_Interface\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempo\"" {  } { { "relogio.vhd" "interfaceBaseTempo" { Text "/home/arfel/descomp/aaaa/relogio.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603066051133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\"" {  } { { "divisorGenerico_e_Interface.vhdl" "baseTempo" { Text "/home/arfel/descomp/aaaa/divisorGenerico_e_Interface.vhdl" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603066051134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlopGenerico divisorGenerico_e_Interface:interfaceBaseTempo\|flipFlopGenerico:registraUmSegundo " "Elaborating entity \"flipFlopGenerico\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempo\|flipFlopGenerico:registraUmSegundo\"" {  } { { "divisorGenerico_e_Interface.vhdl" "registraUmSegundo" { Text "/home/arfel/descomp/aaaa/divisorGenerico_e_Interface.vhdl" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603066051135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico_e_Interface divisorGenerico_e_Interface:interfaceBaseTempoFast " "Elaborating entity \"divisorGenerico_e_Interface\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempoFast\"" {  } { { "relogio.vhd" "interfaceBaseTempoFast" { Text "/home/arfel/descomp/aaaa/relogio.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603066051136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico_e_Interface:interfaceBaseTempoFast\|divisorGenerico:baseTempo " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempoFast\|divisorGenerico:baseTempo\"" {  } { { "divisorGenerico_e_Interface.vhdl" "baseTempo" { Text "/home/arfel/descomp/aaaa/divisorGenerico_e_Interface.vhdl" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603066051137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador registrador:register_led0 " "Elaborating entity \"registrador\" for hierarchy \"registrador:register_led0\"" {  } { { "relogio.vhd" "register_led0" { Text "/home/arfel/descomp/aaaa/relogio.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603066051138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg conversorHex7Seg:conversorhex0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"conversorHex7Seg:conversorhex0\"" {  } { { "relogio.vhd" "conversorhex0" { Text "/home/arfel/descomp/aaaa/relogio.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603066051139 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAM:ram\|ram " "RAM logic \"RAM:ram\|ram\" is uninferred due to asynchronous read logic" {  } { { "RAM.vhd" "ram" { Text "/home/arfel/descomp/aaaa/RAM.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1603066051528 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoRegistradores:register_bank\|registrador " "RAM logic \"bancoRegistradores:register_bank\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoRegistradores.vhd" "registrador" { Text "/home/arfel/descomp/aaaa/bancoRegistradores.vhd" 32 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1603066051528 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1603066051528 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "2043 2048 0 1 1 " "2043 out of 2048 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "5 2047 " "Addresses ranging from 5 to 2047 are not initialized" {  } { { "/home/arfel/descomp/aaaa/assembly.mif" "" { Text "/home/arfel/descomp/aaaa/assembly.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1603066051529 ""}  } { { "/home/arfel/descomp/aaaa/assembly.mif" "" { Text "/home/arfel/descomp/aaaa/assembly.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1603066051529 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "1024 2048 /home/arfel/descomp/aaaa/assembly.mif " "Memory depth (1024) in the design file differs from memory depth (2048) in the Memory Initialization File \"/home/arfel/descomp/aaaa/assembly.mif\" -- truncated remaining initial content value to fit RAM" {  } {  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1603066051530 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "controller:unidade_controle\|mux_ULA_mem_ime " "Converted tri-state buffer \"controller:unidade_controle\|mux_ULA_mem_ime\" feeding internal logic into a wire" {  } { { "controller.vhd" "" { Text "/home/arfel/descomp/aaaa/controller.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603066051536 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1603066051536 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "mux2x1:MUX_ULA_mem_ime_component\|outp\[2\] GND node " "The node \"mux2x1:MUX_ULA_mem_ime_component\|outp\[2\]\" is fed by GND" {  } { { "mux2x1.vhd" "" { Text "/home/arfel/descomp/aaaa/mux2x1.vhd" 10 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1603066052122 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "mux2x1:MUX_ULA_mem_ime_component\|outp\[2\] GND node " "The node \"mux2x1:MUX_ULA_mem_ime_component\|outp\[2\]\" is fed by GND" {  } { { "mux2x1.vhd" "" { Text "/home/arfel/descomp/aaaa/mux2x1.vhd" 10 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1603066052122 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "mux2x1:MUX_ULA_mem_ime_component\|outp\[2\] GND node " "The node \"mux2x1:MUX_ULA_mem_ime_component\|outp\[2\]\" is fed by GND" {  } { { "mux2x1.vhd" "" { Text "/home/arfel/descomp/aaaa/mux2x1.vhd" 10 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1603066052122 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "mux2x1:MUX_ULA_mem_ime_component\|outp\[1\] GND node " "The node \"mux2x1:MUX_ULA_mem_ime_component\|outp\[1\]\" is fed by GND" {  } { { "mux2x1.vhd" "" { Text "/home/arfel/descomp/aaaa/mux2x1.vhd" 10 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1603066052122 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "mux2x1:MUX_ULA_mem_ime_component\|outp\[1\] GND node " "The node \"mux2x1:MUX_ULA_mem_ime_component\|outp\[1\]\" is fed by GND" {  } { { "mux2x1.vhd" "" { Text "/home/arfel/descomp/aaaa/mux2x1.vhd" 10 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1603066052122 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "mux2x1:MUX_ULA_mem_ime_component\|outp\[1\] GND node " "The node \"mux2x1:MUX_ULA_mem_ime_component\|outp\[1\]\" is fed by GND" {  } { { "mux2x1.vhd" "" { Text "/home/arfel/descomp/aaaa/mux2x1.vhd" 10 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1603066052122 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "mux2x1:MUX_ULA_mem_ime_component\|outp\[0\] GND node " "The node \"mux2x1:MUX_ULA_mem_ime_component\|outp\[0\]\" is fed by GND" {  } { { "mux2x1.vhd" "" { Text "/home/arfel/descomp/aaaa/mux2x1.vhd" 10 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1603066052122 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "mux2x1:MUX_ULA_mem_ime_component\|outp\[0\] GND node " "The node \"mux2x1:MUX_ULA_mem_ime_component\|outp\[0\]\" is fed by GND" {  } { { "mux2x1.vhd" "" { Text "/home/arfel/descomp/aaaa/mux2x1.vhd" 10 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1603066052122 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "mux2x1:MUX_ULA_mem_ime_component\|outp\[0\] GND node " "The node \"mux2x1:MUX_ULA_mem_ime_component\|outp\[0\]\" is fed by GND" {  } { { "mux2x1.vhd" "" { Text "/home/arfel/descomp/aaaa/mux2x1.vhd" 10 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1603066052122 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "mux2x1:MUX_ULA_mem_ime_component\|outp\[3\] GND node " "The node \"mux2x1:MUX_ULA_mem_ime_component\|outp\[3\]\" is fed by GND" {  } { { "mux2x1.vhd" "" { Text "/home/arfel/descomp/aaaa/mux2x1.vhd" 10 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1603066052122 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "mux2x1:MUX_ULA_mem_ime_component\|outp\[3\] GND node " "The node \"mux2x1:MUX_ULA_mem_ime_component\|outp\[3\]\" is fed by GND" {  } { { "mux2x1.vhd" "" { Text "/home/arfel/descomp/aaaa/mux2x1.vhd" 10 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1603066052122 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "mux2x1:MUX_ULA_mem_ime_component\|outp\[3\] GND node " "The node \"mux2x1:MUX_ULA_mem_ime_component\|outp\[3\]\" is fed by GND" {  } { { "mux2x1.vhd" "" { Text "/home/arfel/descomp/aaaa/mux2x1.vhd" 10 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1603066052122 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "mux2x1:MUX_ULA_mem_ime_component\|outp\[6\] GND node " "The node \"mux2x1:MUX_ULA_mem_ime_component\|outp\[6\]\" is fed by GND" {  } { { "mux2x1.vhd" "" { Text "/home/arfel/descomp/aaaa/mux2x1.vhd" 10 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1603066052122 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "mux2x1:MUX_ULA_mem_ime_component\|outp\[6\] GND node " "The node \"mux2x1:MUX_ULA_mem_ime_component\|outp\[6\]\" is fed by GND" {  } { { "mux2x1.vhd" "" { Text "/home/arfel/descomp/aaaa/mux2x1.vhd" 10 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1603066052122 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "mux2x1:MUX_ULA_mem_ime_component\|outp\[6\] GND node " "The node \"mux2x1:MUX_ULA_mem_ime_component\|outp\[6\]\" is fed by GND" {  } { { "mux2x1.vhd" "" { Text "/home/arfel/descomp/aaaa/mux2x1.vhd" 10 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1603066052122 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "mux2x1:MUX_ULA_mem_ime_component\|outp\[5\] GND node " "The node \"mux2x1:MUX_ULA_mem_ime_component\|outp\[5\]\" is fed by GND" {  } { { "mux2x1.vhd" "" { Text "/home/arfel/descomp/aaaa/mux2x1.vhd" 10 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1603066052122 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "mux2x1:MUX_ULA_mem_ime_component\|outp\[5\] GND node " "The node \"mux2x1:MUX_ULA_mem_ime_component\|outp\[5\]\" is fed by GND" {  } { { "mux2x1.vhd" "" { Text "/home/arfel/descomp/aaaa/mux2x1.vhd" 10 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1603066052122 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "mux2x1:MUX_ULA_mem_ime_component\|outp\[5\] GND node " "The node \"mux2x1:MUX_ULA_mem_ime_component\|outp\[5\]\" is fed by GND" {  } { { "mux2x1.vhd" "" { Text "/home/arfel/descomp/aaaa/mux2x1.vhd" 10 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1603066052122 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "mux2x1:MUX_ULA_mem_ime_component\|outp\[4\] GND node " "The node \"mux2x1:MUX_ULA_mem_ime_component\|outp\[4\]\" is fed by GND" {  } { { "mux2x1.vhd" "" { Text "/home/arfel/descomp/aaaa/mux2x1.vhd" 10 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1603066052122 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "mux2x1:MUX_ULA_mem_ime_component\|outp\[4\] GND node " "The node \"mux2x1:MUX_ULA_mem_ime_component\|outp\[4\]\" is fed by GND" {  } { { "mux2x1.vhd" "" { Text "/home/arfel/descomp/aaaa/mux2x1.vhd" 10 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1603066052122 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "mux2x1:MUX_ULA_mem_ime_component\|outp\[4\] GND node " "The node \"mux2x1:MUX_ULA_mem_ime_component\|outp\[4\]\" is fed by GND" {  } { { "mux2x1.vhd" "" { Text "/home/arfel/descomp/aaaa/mux2x1.vhd" 10 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1603066052122 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "mux2x1:MUX_ULA_mem_ime_component\|outp\[7\] GND node " "The node \"mux2x1:MUX_ULA_mem_ime_component\|outp\[7\]\" is fed by GND" {  } { { "mux2x1.vhd" "" { Text "/home/arfel/descomp/aaaa/mux2x1.vhd" 10 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1603066052122 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "mux2x1:MUX_ULA_mem_ime_component\|outp\[7\] GND node " "The node \"mux2x1:MUX_ULA_mem_ime_component\|outp\[7\]\" is fed by GND" {  } { { "mux2x1.vhd" "" { Text "/home/arfel/descomp/aaaa/mux2x1.vhd" 10 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1603066052122 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "mux2x1:MUX_ULA_mem_ime_component\|outp\[7\] GND node " "The node \"mux2x1:MUX_ULA_mem_ime_component\|outp\[7\]\" is fed by GND" {  } { { "mux2x1.vhd" "" { Text "/home/arfel/descomp/aaaa/mux2x1.vhd" 10 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1603066052122 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1603066052122 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "divisorGenerico_e_Interface:interfaceBaseTempo\|leituraUmSegundo mux2x1:MUX_ULA_mem_ime_component\|outp\[0\] " "Removed fan-out from the always-disabled I/O buffer \"divisorGenerico_e_Interface:interfaceBaseTempo\|leituraUmSegundo\" to the node \"mux2x1:MUX_ULA_mem_ime_component\|outp\[0\]\"" {  } { { "divisorGenerico_e_Interface.vhdl" "" { Text "/home/arfel/descomp/aaaa/divisorGenerico_e_Interface.vhdl" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603066052124 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "divisorGenerico_e_Interface:interfaceBaseTempoFast\|leituraUmSegundo mux2x1:MUX_ULA_mem_ime_component\|outp\[0\] " "Removed fan-out from the always-disabled I/O buffer \"divisorGenerico_e_Interface:interfaceBaseTempoFast\|leituraUmSegundo\" to the node \"mux2x1:MUX_ULA_mem_ime_component\|outp\[0\]\"" {  } { { "divisorGenerico_e_Interface.vhdl" "" { Text "/home/arfel/descomp/aaaa/divisorGenerico_e_Interface.vhdl" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603066052124 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1603066052124 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node mux2x1:MUX_ULA_mem_ime_component\|outp\[2\] always-enabled I/O buffer \"data_bus_in\[2\]\" " "The node \"mux2x1:MUX_ULA_mem_ime_component\|outp\[2\]\" has multiple drivers due to the always-enabled I/O buffer \"data_bus_in\[2\]\"" {  } { { "mux2x1.vhd" "" { Text "/home/arfel/descomp/aaaa/mux2x1.vhd" 10 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1603066052124 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node mux2x1:MUX_ULA_mem_ime_component\|outp\[1\] always-enabled I/O buffer \"data_bus_in\[1\]\" " "The node \"mux2x1:MUX_ULA_mem_ime_component\|outp\[1\]\" has multiple drivers due to the always-enabled I/O buffer \"data_bus_in\[1\]\"" {  } { { "mux2x1.vhd" "" { Text "/home/arfel/descomp/aaaa/mux2x1.vhd" 10 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1603066052124 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node mux2x1:MUX_ULA_mem_ime_component\|outp\[0\] always-enabled I/O buffer \"data_bus_in\[0\]\" " "The node \"mux2x1:MUX_ULA_mem_ime_component\|outp\[0\]\" has multiple drivers due to the always-enabled I/O buffer \"data_bus_in\[0\]\"" {  } { { "mux2x1.vhd" "" { Text "/home/arfel/descomp/aaaa/mux2x1.vhd" 10 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1603066052124 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node mux2x1:MUX_ULA_mem_ime_component\|outp\[3\] always-enabled I/O buffer \"data_bus_in\[3\]\" " "The node \"mux2x1:MUX_ULA_mem_ime_component\|outp\[3\]\" has multiple drivers due to the always-enabled I/O buffer \"data_bus_in\[3\]\"" {  } { { "mux2x1.vhd" "" { Text "/home/arfel/descomp/aaaa/mux2x1.vhd" 10 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1603066052124 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node mux2x1:MUX_ULA_mem_ime_component\|outp\[6\] always-enabled I/O buffer \"data_bus_in\[6\]\" " "The node \"mux2x1:MUX_ULA_mem_ime_component\|outp\[6\]\" has multiple drivers due to the always-enabled I/O buffer \"data_bus_in\[6\]\"" {  } { { "mux2x1.vhd" "" { Text "/home/arfel/descomp/aaaa/mux2x1.vhd" 10 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1603066052124 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node mux2x1:MUX_ULA_mem_ime_component\|outp\[5\] always-enabled I/O buffer \"data_bus_in\[5\]\" " "The node \"mux2x1:MUX_ULA_mem_ime_component\|outp\[5\]\" has multiple drivers due to the always-enabled I/O buffer \"data_bus_in\[5\]\"" {  } { { "mux2x1.vhd" "" { Text "/home/arfel/descomp/aaaa/mux2x1.vhd" 10 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1603066052124 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node mux2x1:MUX_ULA_mem_ime_component\|outp\[4\] always-enabled I/O buffer \"data_bus_in\[4\]\" " "The node \"mux2x1:MUX_ULA_mem_ime_component\|outp\[4\]\" has multiple drivers due to the always-enabled I/O buffer \"data_bus_in\[4\]\"" {  } { { "mux2x1.vhd" "" { Text "/home/arfel/descomp/aaaa/mux2x1.vhd" 10 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1603066052124 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node mux2x1:MUX_ULA_mem_ime_component\|outp\[7\] always-enabled I/O buffer \"data_bus_in\[7\]\" " "The node \"mux2x1:MUX_ULA_mem_ime_component\|outp\[7\]\" has multiple drivers due to the always-enabled I/O buffer \"data_bus_in\[7\]\"" {  } { { "mux2x1.vhd" "" { Text "/home/arfel/descomp/aaaa/mux2x1.vhd" 10 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1603066052124 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 43 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "484 " "Peak virtual memory: 484 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603066052219 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 18 21:07:32 2020 " "Processing ended: Sun Oct 18 21:07:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603066052219 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603066052219 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603066052219 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603066052219 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 43 s " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 43 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603066052418 ""}
