<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>System Verilog</title>
    <link rel="stylesheet" href="styles.css">
</head>
<body>
    <div class="sidenav" id="sidenav">
        <a href="modules/mod1.html">About This Course</a>
        <a href="modules/mod2.html">Design Specification and RTL Coding</a>
        <a href="modules/mod3.html">Design Simulation Using the Xceliumâ„¢ Simulator</a>
        <a href="modules/mod4.html">Code Coverage Using the Integrated Metrics Center</a>
        <a href="modules/mod5.html">The Synthesis Stage</a>
        <a href="modules/mod6.html">The Test Stage</a>
        <a href="modules/mod7.html">The Equivalency Checking Stage</a>
        <a href="modules/mod8.html">The Implementation Stage</a>
        <a href="modules/mod9.html">Gate-Level Simulation</a>
        <a href="modules/mod10.html">Timing Analysis and Debug</a>
        <a href="modules/mod11.html">Course Conclusions</a>
        <a href="modules/db.html">Database Downloads</a>
        <button onclick="toggleNav()">Hide</button>
    </div>
    <div class="content" id="content">
        <button onclick="toggleNav()">Show</button>
        <h1>RTL to GDSII flow</h1>
    </div>

    <script src="script.js"></script>
</body>
</html>
