#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x55df7663b980 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
P_0x55df765f05a0 .param/l "num_cycles" 0 2 10, +C4<00000000000000000000000001000000>;
v0x55df7667af10_0 .var "Clk", 0 0;
v0x55df7667afb0_0 .var "Reset", 0 0;
v0x55df7667b0c0_0 .var "Start", 0 0;
v0x55df7667b160_0 .var/i "counter", 31 0;
v0x55df7667b200_0 .var/i "flush", 31 0;
v0x55df7667b330_0 .var/i "i", 31 0;
v0x55df7667b410_0 .var/i "outfile", 31 0;
v0x55df7667b4f0_0 .var/i "stall", 31 0;
S_0x55df76632760 .scope module, "CPU" "CPU" 2 14, 3 1 0, S_0x55df7663b980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
v0x55df76677680_0 .net "ALUCtrl", 3 0, v0x55df76638a80_0;  1 drivers
v0x55df76677790_0 .net "ALU_Res", 31 0, v0x55df7663eb20_0;  1 drivers
v0x55df766778a0_0 .net "Ctrl_ALUOp", 1 0, v0x55df766697a0_0;  1 drivers
v0x55df76677990_0 .net "Ctrl_ALUSrc", 0 0, v0x55df766698a0_0;  1 drivers
v0x55df76677a80_0 .net "Ctrl_Branch", 0 0, v0x55df76669960_0;  1 drivers
v0x55df76677bc0_0 .net "Ctrl_MemRead", 0 0, v0x55df76669a60_0;  1 drivers
v0x55df76677cb0_0 .net "Ctrl_MemWrite", 0 0, v0x55df76669b00_0;  1 drivers
v0x55df76677da0_0 .net "Ctrl_MemtoReg", 0 0, v0x55df76669bf0_0;  1 drivers
v0x55df76677e90_0 .net "Ctrl_RegWrite", 0 0, v0x55df76669e50_0;  1 drivers
v0x55df76677f30_0 .net "EXMEM_ALU_Res", 31 0, v0x55df76671370_0;  1 drivers
v0x55df76677ff0_0 .net "EXMEM_MemRead", 0 0, v0x55df766714e0_0;  1 drivers
v0x55df766780e0_0 .net "EXMEM_MemWrite", 0 0, v0x55df76671830_0;  1 drivers
v0x55df766781d0_0 .net "EXMEM_MemWrite_Data", 31 0, v0x55df766716f0_0;  1 drivers
v0x55df766782e0_0 .net "EXMEM_MemtoReg", 0 0, v0x55df76671a00_0;  1 drivers
v0x55df766783d0_0 .net "EXMEM_RDaddr", 4 0, v0x55df76671b90_0;  1 drivers
v0x55df76678490_0 .net "EXMEM_RegWrite", 0 0, v0x55df76671d00_0;  1 drivers
v0x55df76678530_0 .net "Equal_Res", 0 0, L_0x55df7668b930;  1 drivers
v0x55df76678730_0 .net "Flush", 0 0, L_0x55df7663a990;  1 drivers
v0x55df766787d0_0 .net "ForwardA_MUX_Res", 31 0, L_0x55df7668e190;  1 drivers
v0x55df766788e0_0 .net "ForwardB_MUX_Res", 31 0, v0x55df7666c3f0_0;  1 drivers
v0x55df766789a0_0 .net "Forward_A", 1 0, L_0x55df7668e0b0;  1 drivers
v0x55df76678ab0_0 .net "Forward_B", 1 0, L_0x55df7668e120;  1 drivers
v0x55df76678bc0_0 .net "IDEX_ALUOp", 1 0, v0x55df76672700_0;  1 drivers
v0x55df76678cd0_0 .net "IDEX_ALUSrc", 0 0, v0x55df766728d0_0;  1 drivers
v0x55df76678dc0_0 .net "IDEX_MemRead", 0 0, v0x55df76672a90_0;  1 drivers
v0x55df76678e60_0 .net "IDEX_MemWrite", 0 0, v0x55df76672c20_0;  1 drivers
v0x55df76678f50_0 .net "IDEX_MemtoReg", 0 0, v0x55df76672dc0_0;  1 drivers
v0x55df76679040_0 .net "IDEX_RDaddr", 4 0, v0x55df76672f30_0;  1 drivers
v0x55df766790e0_0 .net "IDEX_RS1Addr", 4 0, v0x55df76673070_0;  1 drivers
v0x55df766791d0_0 .net "IDEX_RS1Data", 31 0, v0x55df766731e0_0;  1 drivers
v0x55df766792c0_0 .net "IDEX_RS2Addr", 4 0, v0x55df76673350_0;  1 drivers
v0x55df766793b0_0 .net "IDEX_RS2Data", 31 0, v0x55df766734f0_0;  1 drivers
v0x55df766794a0_0 .net "IDEX_RegWrite", 0 0, v0x55df76673690_0;  1 drivers
v0x55df76679590_0 .net "IDEX_SignExtend_Res", 31 0, v0x55df76673800_0;  1 drivers
v0x55df76679680_0 .net "IDEX_funct", 9 0, v0x55df76673a10_0;  1 drivers
v0x55df76679770_0 .net "IFID_PC", 31 0, v0x55df766746d0_0;  1 drivers
v0x55df76679860_0 .net "IFID_instr", 31 0, v0x55df76674590_0;  1 drivers
v0x55df76679950_0 .net "MEMWB_ALU_Res", 31 0, v0x55df76674c60_0;  1 drivers
v0x55df76679a40_0 .net "MEMWB_MemRead_Data", 31 0, v0x55df76674e50_0;  1 drivers
v0x55df76679b30_0 .net "MEMWB_MemtoReg", 0 0, v0x55df76674fc0_0;  1 drivers
v0x55df76679c20_0 .net "MEMWB_RDaddr", 4 0, v0x55df76675180_0;  1 drivers
v0x55df76679cc0_0 .net "MEMWB_RegWrite", 0 0, v0x55df76675350_0;  1 drivers
v0x55df76679d60_0 .net "MUX_ALUSrc_Res", 31 0, L_0x55df7668c3c0;  1 drivers
v0x55df76679e50_0 .net "MUX_MemtoReg_Res", 31 0, L_0x55df7668c760;  1 drivers
v0x55df76679ef0_0 .net "MUX_PC_Res", 31 0, L_0x55df7668ca80;  1 drivers
v0x55df76679fb0_0 .net "MemRead_Res", 31 0, L_0x55df7668c050;  1 drivers
v0x55df7667a0c0_0 .net "NoOp", 0 0, v0x55df7666da70_0;  1 drivers
v0x55df7667a1b0_0 .net "PCWrite", 0 0, v0x55df7666db60_0;  1 drivers
v0x55df7667a2a0_0 .net "PC_branch", 31 0, L_0x55df7668b6d0;  1 drivers
v0x55df7667a3b0_0 .net "PC_four", 31 0, L_0x55df7667b5d0;  1 drivers
v0x55df7667a4c0_0 .net "PC_now", 31 0, v0x55df76670ba0_0;  1 drivers
v0x55df7667a610_0 .net "RS1Data", 31 0, L_0x55df7668d1f0;  1 drivers
v0x55df7667a6d0_0 .net "RS2Data", 31 0, L_0x55df7668d700;  1 drivers
v0x55df7667a790_0 .net "ShiftLeft_Res", 31 0, L_0x55df7668cdc0;  1 drivers
v0x55df7667a850_0 .net "SignExtend_Res", 31 0, v0x55df76677530_0;  1 drivers
v0x55df7667a910_0 .net "Stall", 0 0, v0x55df7666dee0_0;  1 drivers
v0x55df7667aa00_0 .net *"_ivl_11", 2 0, L_0x55df7668dba0;  1 drivers
v0x55df7667aae0_0 .net *"_ivl_9", 6 0, L_0x55df7668db00;  1 drivers
v0x55df7667abc0_0 .net "clk_i", 0 0, v0x55df7667af10_0;  1 drivers
v0x55df7667ac60_0 .net "instr", 31 0, L_0x55df765ebfc0;  1 drivers
v0x55df7667ad70_0 .net "rst_i", 0 0, v0x55df7667afb0_0;  1 drivers
v0x55df7667ae10_0 .net "start_i", 0 0, v0x55df7667b0c0_0;  1 drivers
L_0x55df7668d890 .part v0x55df76674590_0, 15, 5;
L_0x55df7668d930 .part v0x55df76674590_0, 20, 5;
L_0x55df7668da60 .part v0x55df76674590_0, 0, 7;
L_0x55df7668db00 .part v0x55df76674590_0, 25, 7;
L_0x55df7668dba0 .part v0x55df76674590_0, 12, 3;
L_0x55df7668dc40 .concat [ 3 7 0 0], L_0x55df7668dba0, L_0x55df7668db00;
L_0x55df7668dd70 .part v0x55df76674590_0, 7, 5;
L_0x55df7668df20 .part v0x55df76674590_0, 15, 5;
L_0x55df7668e010 .part v0x55df76674590_0, 20, 5;
L_0x55df7668e270 .part v0x55df76674590_0, 15, 5;
L_0x55df7668e370 .part v0x55df76674590_0, 20, 5;
S_0x55df76631070 .scope module, "ALU" "ALU" 3 166, 4 13 0, S_0x55df76632760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 4 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
    .port_info 4 /NODIR 0 "";
v0x55df765fb660_0 .net "ALUCtrl_i", 3 0, v0x55df76638a80_0;  alias, 1 drivers
v0x55df76657bc0_0 .net "data1_i", 31 0, L_0x55df7668e190;  alias, 1 drivers
v0x55df766332c0_0 .net "data2_i", 31 0, L_0x55df7668c3c0;  alias, 1 drivers
v0x55df7663eb20_0 .var "data_o", 31 0;
E_0x55df76599f50 .event edge, v0x55df765fb660_0, v0x55df76657bc0_0, v0x55df766332c0_0;
S_0x55df76668140 .scope module, "ALU_Control" "ALU_Control" 3 173, 5 17 0, S_0x55df76632760;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /OUTPUT 4 "ALUCtrl_o";
v0x55df76638a80_0 .var "ALUCtrl_o", 3 0;
v0x55df7663aab0_0 .net "ALUOp_i", 1 0, v0x55df76672700_0;  alias, 1 drivers
v0x55df7663d970_0 .net "funct_i", 9 0, v0x55df76673a10_0;  alias, 1 drivers
E_0x55df7657f5a0 .event edge, v0x55df7663aab0_0, v0x55df7663d970_0;
S_0x55df76668480 .scope module, "Add_Branch" "Adder" 3 94, 6 1 0, S_0x55df76632760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v0x55df766686b0_0 .net "data1_in", 31 0, L_0x55df7668cdc0;  alias, 1 drivers
v0x55df76668790_0 .net "data2_in", 31 0, v0x55df766746d0_0;  alias, 1 drivers
v0x55df76668870_0 .net "data_o", 31 0, L_0x55df7668b6d0;  alias, 1 drivers
L_0x55df7668b6d0 .arith/sum 32, L_0x55df7668cdc0, v0x55df766746d0_0;
S_0x55df766689b0 .scope module, "Add_PC" "Adder" 3 88, 6 1 0, S_0x55df76632760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v0x55df76668be0_0 .net "data1_in", 31 0, v0x55df76670ba0_0;  alias, 1 drivers
L_0x7f8343cdc018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55df76668ce0_0 .net "data2_in", 31 0, L_0x7f8343cdc018;  1 drivers
v0x55df76668dc0_0 .net "data_o", 31 0, L_0x55df7667b5d0;  alias, 1 drivers
L_0x55df7667b5d0 .arith/sum 32, v0x55df76670ba0_0, L_0x7f8343cdc018;
S_0x55df76668f30 .scope module, "And" "AND" 3 100, 7 1 0, S_0x55df76632760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data1_in";
    .port_info 1 /INPUT 1 "data2_in";
    .port_info 2 /OUTPUT 1 "data_o";
L_0x55df7663a990 .functor AND 1, v0x55df76669960_0, L_0x55df7668b930, C4<1>, C4<1>;
v0x55df766691b0_0 .net "data1_in", 0 0, v0x55df76669960_0;  alias, 1 drivers
v0x55df76669290_0 .net "data2_in", 0 0, L_0x55df7668b930;  alias, 1 drivers
v0x55df76669350_0 .net "data_o", 0 0, L_0x55df7663a990;  alias, 1 drivers
S_0x55df76669470 .scope module, "Control" "Control" 3 190, 8 11 0, S_0x55df76632760;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i";
    .port_info 1 /INPUT 1 "NoOp_i";
    .port_info 2 /OUTPUT 1 "RegWrite_o";
    .port_info 3 /OUTPUT 1 "MemtoReg_o";
    .port_info 4 /OUTPUT 1 "MemRead_o";
    .port_info 5 /OUTPUT 1 "MemWrite_o";
    .port_info 6 /OUTPUT 2 "ALUOp_o";
    .port_info 7 /OUTPUT 1 "ALUSrc_o";
    .port_info 8 /OUTPUT 1 "Branch_o";
v0x55df766697a0_0 .var "ALUOp_o", 1 0;
v0x55df766698a0_0 .var "ALUSrc_o", 0 0;
v0x55df76669960_0 .var "Branch_o", 0 0;
v0x55df76669a60_0 .var "MemRead_o", 0 0;
v0x55df76669b00_0 .var "MemWrite_o", 0 0;
v0x55df76669bf0_0 .var "MemtoReg_o", 0 0;
v0x55df76669cb0_0 .net "NoOp_i", 0 0, v0x55df7666da70_0;  alias, 1 drivers
v0x55df76669d70_0 .net "Op_i", 6 0, L_0x55df7668da60;  1 drivers
v0x55df76669e50_0 .var "RegWrite_o", 0 0;
E_0x55df766576a0 .event edge, v0x55df76669cb0_0, v0x55df76669d70_0;
S_0x55df7666a030 .scope module, "Data_Memory" "Data_Memory" 3 126, 9 1 0, S_0x55df76632760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "addr_i";
    .port_info 2 /INPUT 1 "MemRead_i";
    .port_info 3 /INPUT 1 "MemWrite_i";
    .port_info 4 /INPUT 32 "data_i";
    .port_info 5 /OUTPUT 32 "data_o";
v0x55df7666a2a0_0 .net "MemRead_i", 0 0, v0x55df766714e0_0;  alias, 1 drivers
v0x55df7666a380_0 .net "MemWrite_i", 0 0, v0x55df76671830_0;  alias, 1 drivers
v0x55df7666a440_0 .net *"_ivl_0", 31 0, L_0x55df7668bd30;  1 drivers
v0x55df7666a500_0 .net *"_ivl_2", 31 0, L_0x55df7668bec0;  1 drivers
v0x55df7666a5e0_0 .net *"_ivl_4", 29 0, L_0x55df7668bdd0;  1 drivers
L_0x7f8343cdc138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55df7666a710_0 .net *"_ivl_6", 1 0, L_0x7f8343cdc138;  1 drivers
L_0x7f8343cdc180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55df7666a7f0_0 .net/2u *"_ivl_8", 31 0, L_0x7f8343cdc180;  1 drivers
v0x55df7666a8d0_0 .net "addr_i", 31 0, v0x55df76671370_0;  alias, 1 drivers
v0x55df7666a9b0_0 .net "clk_i", 0 0, v0x55df7667af10_0;  alias, 1 drivers
v0x55df7666aa70_0 .net "data_i", 31 0, v0x55df766716f0_0;  alias, 1 drivers
v0x55df7666ab50_0 .net "data_o", 31 0, L_0x55df7668c050;  alias, 1 drivers
v0x55df7666ac30 .array "memory", 1023 0, 31 0;
E_0x55df766576e0 .event posedge, v0x55df7666a9b0_0;
L_0x55df7668bd30 .array/port v0x55df7666ac30, L_0x55df7668bec0;
L_0x55df7668bdd0 .part v0x55df76671370_0, 2, 30;
L_0x55df7668bec0 .concat [ 30 2 0 0], L_0x55df7668bdd0, L_0x7f8343cdc138;
L_0x55df7668c050 .functor MUXZ 32, L_0x7f8343cdc180, L_0x55df7668bd30, v0x55df766714e0_0, C4<>;
S_0x55df7666adb0 .scope module, "Equal" "Equal" 3 106, 10 1 0, S_0x55df76632760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 1 "data_o";
v0x55df7666afb0_0 .net *"_ivl_0", 0 0, L_0x55df7668b770;  1 drivers
L_0x7f8343cdc060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55df7666b090_0 .net/2u *"_ivl_2", 0 0, L_0x7f8343cdc060;  1 drivers
L_0x7f8343cdc0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55df7666b170_0 .net/2u *"_ivl_4", 0 0, L_0x7f8343cdc0a8;  1 drivers
v0x55df7666b230_0 .net "data1_in", 31 0, L_0x55df7668d1f0;  alias, 1 drivers
v0x55df7666b310_0 .net "data2_in", 31 0, L_0x55df7668d700;  alias, 1 drivers
v0x55df7666b440_0 .net "data_o", 0 0, L_0x55df7668b930;  alias, 1 drivers
L_0x55df7668b770 .cmp/eq 32, L_0x55df7668d1f0, L_0x55df7668d700;
L_0x55df7668b930 .functor MUXZ 1, L_0x7f8343cdc0a8, L_0x7f8343cdc060, L_0x55df7668b770, C4<>;
S_0x55df7666b540 .scope module, "ForwardA_MUX" "MUX32_4i" 3 307, 11 1 0, S_0x55df76632760;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Forward_in";
    .port_info 1 /INPUT 32 "EXRS_Data_in";
    .port_info 2 /INPUT 32 "MEM_ALU_Result_in";
    .port_info 3 /INPUT 32 "WB_WriteData_in";
    .port_info 4 /OUTPUT 32 "MUX_Res_o";
L_0x55df7668e190 .functor BUFZ 32, v0x55df7666baf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55df7666b810_0 .net "EXRS_Data_in", 31 0, v0x55df766731e0_0;  alias, 1 drivers
v0x55df7666b910_0 .net "Forward_in", 1 0, L_0x55df7668e0b0;  alias, 1 drivers
v0x55df7666b9f0_0 .net "MEM_ALU_Result_in", 31 0, v0x55df76671370_0;  alias, 1 drivers
v0x55df7666baf0_0 .var "MUX_Res", 31 0;
v0x55df7666bbb0_0 .net "MUX_Res_o", 31 0, L_0x55df7668e190;  alias, 1 drivers
v0x55df7666bc70_0 .net "WB_WriteData_in", 31 0, L_0x55df7668c760;  alias, 1 drivers
E_0x55df766565c0 .event edge, v0x55df7666b910_0, v0x55df7666b810_0, v0x55df7666bc70_0, v0x55df7666a8d0_0;
S_0x55df7666be00 .scope module, "ForwardB_MUX" "MUX32_4i" 3 315, 11 1 0, S_0x55df76632760;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Forward_in";
    .port_info 1 /INPUT 32 "EXRS_Data_in";
    .port_info 2 /INPUT 32 "MEM_ALU_Result_in";
    .port_info 3 /INPUT 32 "WB_WriteData_in";
    .port_info 4 /OUTPUT 32 "MUX_Res_o";
v0x55df7666c0f0_0 .net "EXRS_Data_in", 31 0, v0x55df766734f0_0;  alias, 1 drivers
v0x55df7666c1f0_0 .net "Forward_in", 1 0, L_0x55df7668e120;  alias, 1 drivers
v0x55df7666c2d0_0 .net "MEM_ALU_Result_in", 31 0, v0x55df76671370_0;  alias, 1 drivers
v0x55df7666c3f0_0 .var "MUX_Res", 31 0;
v0x55df7666c4d0_0 .net "MUX_Res_o", 31 0, v0x55df7666c3f0_0;  alias, 1 drivers
v0x55df7666c600_0 .net "WB_WriteData_in", 31 0, L_0x55df7668c760;  alias, 1 drivers
E_0x55df7666c060 .event edge, v0x55df7666c1f0_0, v0x55df7666c0f0_0, v0x55df7666bc70_0, v0x55df7666a8d0_0;
S_0x55df7666c740 .scope module, "Forwarding_Unit" "Forwarding_Unit" 3 296, 12 1 0, S_0x55df76632760;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "EX_RS1_i";
    .port_info 1 /INPUT 5 "EX_RS2_i";
    .port_info 2 /INPUT 1 "MEM_RegWrite_i";
    .port_info 3 /INPUT 5 "MEM_Rd_i";
    .port_info 4 /INPUT 1 "WB_RegWrite_i";
    .port_info 5 /INPUT 5 "WB_Rd_i";
    .port_info 6 /OUTPUT 2 "Forward_A_o";
    .port_info 7 /OUTPUT 2 "Forward_B_o";
L_0x55df7668e0b0 .functor BUFZ 2, v0x55df7666cda0_0, C4<00>, C4<00>, C4<00>;
L_0x55df7668e120 .functor BUFZ 2, v0x55df7666cf70_0, C4<00>, C4<00>, C4<00>;
v0x55df7666caf0_0 .net "EX_RS1_i", 4 0, v0x55df76673070_0;  alias, 1 drivers
v0x55df7666cbf0_0 .net "EX_RS2_i", 4 0, v0x55df76673350_0;  alias, 1 drivers
v0x55df7666ccd0_0 .net "Forward_A_o", 1 0, L_0x55df7668e0b0;  alias, 1 drivers
v0x55df7666cda0_0 .var "Forward_A_res", 1 0;
v0x55df7666ce60_0 .net "Forward_B_o", 1 0, L_0x55df7668e120;  alias, 1 drivers
v0x55df7666cf70_0 .var "Forward_B_res", 1 0;
v0x55df7666d030_0 .net "MEM_Rd_i", 4 0, v0x55df76671b90_0;  alias, 1 drivers
v0x55df7666d110_0 .net "MEM_RegWrite_i", 0 0, v0x55df76671d00_0;  alias, 1 drivers
v0x55df7666d1d0_0 .net "WB_Rd_i", 4 0, v0x55df76675180_0;  alias, 1 drivers
v0x55df7666d340_0 .net "WB_RegWrite_i", 0 0, v0x55df76675350_0;  alias, 1 drivers
v0x55df7666d400_0 .var "flag_A", 0 0;
v0x55df7666d4c0_0 .var "flag_B", 0 0;
E_0x55df7666ca40/0 .event edge, v0x55df7666d110_0, v0x55df7666d030_0, v0x55df7666caf0_0, v0x55df7666cbf0_0;
E_0x55df7666ca40/1 .event edge, v0x55df7666d340_0, v0x55df7666d1d0_0, v0x55df7666d400_0, v0x55df7666d4c0_0;
E_0x55df7666ca40 .event/or E_0x55df7666ca40/0, E_0x55df7666ca40/1;
S_0x55df7666d680 .scope module, "Hazard_Detection" "Hazard_Detection" 3 323, 13 1 0, S_0x55df76632760;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "RS1addr_i";
    .port_info 1 /INPUT 5 "RS2addr_i";
    .port_info 2 /INPUT 1 "MemRead_i";
    .port_info 3 /INPUT 5 "RdAddr_i";
    .port_info 4 /OUTPUT 1 "PCWrite_o";
    .port_info 5 /OUTPUT 1 "Stall_o";
    .port_info 6 /OUTPUT 1 "NoOp_o";
v0x55df7666d990_0 .net "MemRead_i", 0 0, v0x55df76672a90_0;  alias, 1 drivers
v0x55df7666da70_0 .var "NoOp_o", 0 0;
v0x55df7666db60_0 .var "PCWrite_o", 0 0;
v0x55df7666dc30_0 .net "RS1addr_i", 4 0, L_0x55df7668e270;  1 drivers
v0x55df7666dcd0_0 .net "RS2addr_i", 4 0, L_0x55df7668e370;  1 drivers
v0x55df7666de00_0 .net "RdAddr_i", 4 0, v0x55df76672f30_0;  alias, 1 drivers
v0x55df7666dee0_0 .var "Stall_o", 0 0;
E_0x55df7666d900 .event edge, v0x55df7666d990_0, v0x55df7666de00_0, v0x55df7666dc30_0, v0x55df7666dcd0_0;
S_0x55df7666e0c0 .scope module, "Instruction_Memory" "Instruction_Memory" 3 121, 14 1 0, S_0x55df76632760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0x55df765ebfc0 .functor BUFZ 32, L_0x55df7668ba60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55df7666e2c0_0 .net *"_ivl_0", 31 0, L_0x55df7668ba60;  1 drivers
v0x55df7666e3c0_0 .net *"_ivl_2", 31 0, L_0x55df7668bba0;  1 drivers
v0x55df7666e4a0_0 .net *"_ivl_4", 29 0, L_0x55df7668bb00;  1 drivers
L_0x7f8343cdc0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55df7666e560_0 .net *"_ivl_6", 1 0, L_0x7f8343cdc0f0;  1 drivers
v0x55df7666e640_0 .net "addr_i", 31 0, v0x55df76670ba0_0;  alias, 1 drivers
v0x55df7666e750_0 .net "instr_o", 31 0, L_0x55df765ebfc0;  alias, 1 drivers
v0x55df7666e810 .array "memory", 255 0, 31 0;
L_0x55df7668ba60 .array/port v0x55df7666e810, L_0x55df7668bba0;
L_0x55df7668bb00 .part v0x55df76670ba0_0, 2, 30;
L_0x55df7668bba0 .concat [ 30 2 0 0], L_0x55df7668bb00, L_0x7f8343cdc0f0;
S_0x55df7666e930 .scope module, "MUX_ALUSrc" "MUX32" 3 135, 15 1 0, S_0x55df76632760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x55df7666eb40_0 .net *"_ivl_0", 31 0, L_0x55df7668c190;  1 drivers
L_0x7f8343cdc1c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55df7666ec20_0 .net *"_ivl_3", 30 0, L_0x7f8343cdc1c8;  1 drivers
L_0x7f8343cdc210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55df7666ed00_0 .net/2u *"_ivl_4", 31 0, L_0x7f8343cdc210;  1 drivers
v0x55df7666edf0_0 .net *"_ivl_6", 0 0, L_0x55df7668c280;  1 drivers
v0x55df7666eeb0_0 .net "data1_i", 31 0, v0x55df7666c3f0_0;  alias, 1 drivers
v0x55df7666efc0_0 .net "data2_i", 31 0, v0x55df76673800_0;  alias, 1 drivers
v0x55df7666f080_0 .net "data_o", 31 0, L_0x55df7668c3c0;  alias, 1 drivers
v0x55df7666f170_0 .net "select_i", 0 0, v0x55df766728d0_0;  alias, 1 drivers
L_0x55df7668c190 .concat [ 1 31 0 0], v0x55df766728d0_0, L_0x7f8343cdc1c8;
L_0x55df7668c280 .cmp/eq 32, L_0x55df7668c190, L_0x7f8343cdc210;
L_0x55df7668c3c0 .functor MUXZ 32, v0x55df76673800_0, v0x55df7666c3f0_0, L_0x55df7668c280, C4<>;
S_0x55df7666f2c0 .scope module, "MUX_MemtoReg" "MUX32" 3 142, 15 1 0, S_0x55df76632760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x55df7666f4a0_0 .net *"_ivl_0", 31 0, L_0x55df7668c540;  1 drivers
L_0x7f8343cdc258 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55df7666f5a0_0 .net *"_ivl_3", 30 0, L_0x7f8343cdc258;  1 drivers
L_0x7f8343cdc2a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55df7666f680_0 .net/2u *"_ivl_4", 31 0, L_0x7f8343cdc2a0;  1 drivers
v0x55df7666f770_0 .net *"_ivl_6", 0 0, L_0x55df7668c670;  1 drivers
v0x55df7666f830_0 .net "data1_i", 31 0, v0x55df76674c60_0;  alias, 1 drivers
v0x55df7666f960_0 .net "data2_i", 31 0, v0x55df76674e50_0;  alias, 1 drivers
v0x55df7666fa40_0 .net "data_o", 31 0, L_0x55df7668c760;  alias, 1 drivers
v0x55df7666fb50_0 .net "select_i", 0 0, v0x55df76674fc0_0;  alias, 1 drivers
L_0x55df7668c540 .concat [ 1 31 0 0], v0x55df76674fc0_0, L_0x7f8343cdc258;
L_0x55df7668c670 .cmp/eq 32, L_0x55df7668c540, L_0x7f8343cdc2a0;
L_0x55df7668c760 .functor MUXZ 32, v0x55df76674e50_0, v0x55df76674c60_0, L_0x55df7668c670, C4<>;
S_0x55df7666fc90 .scope module, "MUX_PC" "MUX32" 3 149, 15 1 0, S_0x55df76632760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x55df7666fe70_0 .net *"_ivl_0", 31 0, L_0x55df7668c850;  1 drivers
L_0x7f8343cdc2e8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55df7666ff70_0 .net *"_ivl_3", 30 0, L_0x7f8343cdc2e8;  1 drivers
L_0x7f8343cdc330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55df76670050_0 .net/2u *"_ivl_4", 31 0, L_0x7f8343cdc330;  1 drivers
v0x55df76670110_0 .net *"_ivl_6", 0 0, L_0x55df7668c940;  1 drivers
v0x55df766701d0_0 .net "data1_i", 31 0, L_0x55df7667b5d0;  alias, 1 drivers
v0x55df766702e0_0 .net "data2_i", 31 0, L_0x55df7668b6d0;  alias, 1 drivers
v0x55df766703b0_0 .net "data_o", 31 0, L_0x55df7668ca80;  alias, 1 drivers
v0x55df76670470_0 .net "select_i", 0 0, L_0x55df7663a990;  alias, 1 drivers
L_0x55df7668c850 .concat [ 1 31 0 0], L_0x55df7663a990, L_0x7f8343cdc2e8;
L_0x55df7668c940 .cmp/eq 32, L_0x55df7668c850, L_0x7f8343cdc330;
L_0x55df7668ca80 .functor MUXZ 32, L_0x55df7668b6d0, L_0x55df7667b5d0, L_0x55df7668c940, C4<>;
S_0x55df766705d0 .scope module, "PC" "PC" 3 112, 16 1 0, S_0x55df76632760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 1 "PCWrite_i";
    .port_info 4 /INPUT 32 "pc_i";
    .port_info 5 /OUTPUT 32 "pc_o";
v0x55df76670910_0 .net "PCWrite_i", 0 0, v0x55df7666db60_0;  alias, 1 drivers
v0x55df766709d0_0 .net "clk_i", 0 0, v0x55df7667af10_0;  alias, 1 drivers
v0x55df76670aa0_0 .net "pc_i", 31 0, L_0x55df7668ca80;  alias, 1 drivers
v0x55df76670ba0_0 .var "pc_o", 31 0;
v0x55df76670c90_0 .net "rst_i", 0 0, v0x55df7667afb0_0;  alias, 1 drivers
v0x55df76670d80_0 .net "start_i", 0 0, v0x55df7667b0c0_0;  alias, 1 drivers
E_0x55df76670890 .event posedge, v0x55df76670c90_0, v0x55df7666a9b0_0;
S_0x55df76670f20 .scope module, "Register_EXMEM" "Register_EXMEM" 3 253, 17 1 0, S_0x55df76632760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 32 "ALU_Res_i";
    .port_info 3 /OUTPUT 32 "ALU_Res_o";
    .port_info 4 /INPUT 32 "MemWrite_Data_i";
    .port_info 5 /OUTPUT 32 "MemWrite_Data_o";
    .port_info 6 /INPUT 5 "RDaddr_i";
    .port_info 7 /OUTPUT 5 "RDaddr_o";
    .port_info 8 /INPUT 1 "RegWrite_i";
    .port_info 9 /INPUT 1 "MemtoReg_i";
    .port_info 10 /INPUT 1 "MemRead_i";
    .port_info 11 /INPUT 1 "MemWrite_i";
    .port_info 12 /OUTPUT 1 "RegWrite_o";
    .port_info 13 /OUTPUT 1 "MemtoReg_o";
    .port_info 14 /OUTPUT 1 "MemRead_o";
    .port_info 15 /OUTPUT 1 "MemWrite_o";
v0x55df76671290_0 .net "ALU_Res_i", 31 0, v0x55df7663eb20_0;  alias, 1 drivers
v0x55df76671370_0 .var "ALU_Res_o", 31 0;
v0x55df76671410_0 .net "MemRead_i", 0 0, v0x55df76672a90_0;  alias, 1 drivers
v0x55df766714e0_0 .var "MemRead_o", 0 0;
v0x55df766715b0_0 .net "MemWrite_Data_i", 31 0, v0x55df7666c3f0_0;  alias, 1 drivers
v0x55df766716f0_0 .var "MemWrite_Data_o", 31 0;
v0x55df76671790_0 .net "MemWrite_i", 0 0, v0x55df76672c20_0;  alias, 1 drivers
v0x55df76671830_0 .var "MemWrite_o", 0 0;
v0x55df766718d0_0 .net "MemtoReg_i", 0 0, v0x55df76672dc0_0;  alias, 1 drivers
v0x55df76671a00_0 .var "MemtoReg_o", 0 0;
v0x55df76671aa0_0 .net "RDaddr_i", 4 0, v0x55df76672f30_0;  alias, 1 drivers
v0x55df76671b90_0 .var "RDaddr_o", 4 0;
v0x55df76671c60_0 .net "RegWrite_i", 0 0, v0x55df76673690_0;  alias, 1 drivers
v0x55df76671d00_0 .var "RegWrite_o", 0 0;
v0x55df76671dd0_0 .net "clk_i", 0 0, v0x55df7667af10_0;  alias, 1 drivers
v0x55df76671e70_0 .net "start_i", 0 0, v0x55df7667b0c0_0;  alias, 1 drivers
S_0x55df76672160 .scope module, "Register_IDEX" "Register_IDEX" 3 215, 18 1 0, S_0x55df76632760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 32 "RS1Data_i";
    .port_info 3 /INPUT 32 "RS2Data_i";
    .port_info 4 /OUTPUT 32 "RS1Data_o";
    .port_info 5 /OUTPUT 32 "RS2Data_o";
    .port_info 6 /INPUT 32 "SignExtend_Res_i";
    .port_info 7 /OUTPUT 32 "SignExtend_Res_o";
    .port_info 8 /INPUT 10 "funct_i";
    .port_info 9 /OUTPUT 10 "funct_o";
    .port_info 10 /INPUT 5 "RDaddr_i";
    .port_info 11 /OUTPUT 5 "RDaddr_o";
    .port_info 12 /INPUT 5 "RS1Addr_i";
    .port_info 13 /INPUT 5 "RS2Addr_i";
    .port_info 14 /OUTPUT 5 "RS1Addr_o";
    .port_info 15 /OUTPUT 5 "RS2Addr_o";
    .port_info 16 /INPUT 1 "RegWrite_i";
    .port_info 17 /INPUT 1 "MemtoReg_i";
    .port_info 18 /INPUT 1 "MemRead_i";
    .port_info 19 /INPUT 1 "MemWrite_i";
    .port_info 20 /INPUT 2 "ALUOp_i";
    .port_info 21 /INPUT 1 "ALUSrc_i";
    .port_info 22 /OUTPUT 1 "RegWrite_o";
    .port_info 23 /OUTPUT 1 "MemtoReg_o";
    .port_info 24 /OUTPUT 1 "MemRead_o";
    .port_info 25 /OUTPUT 1 "MemWrite_o";
    .port_info 26 /OUTPUT 2 "ALUOp_o";
    .port_info 27 /OUTPUT 1 "ALUSrc_o";
v0x55df766725f0_0 .net "ALUOp_i", 1 0, v0x55df766697a0_0;  alias, 1 drivers
v0x55df76672700_0 .var "ALUOp_o", 1 0;
v0x55df766727d0_0 .net "ALUSrc_i", 0 0, v0x55df766698a0_0;  alias, 1 drivers
v0x55df766728d0_0 .var "ALUSrc_o", 0 0;
v0x55df766729a0_0 .net "MemRead_i", 0 0, v0x55df76669a60_0;  alias, 1 drivers
v0x55df76672a90_0 .var "MemRead_o", 0 0;
v0x55df76672b80_0 .net "MemWrite_i", 0 0, v0x55df76669b00_0;  alias, 1 drivers
v0x55df76672c20_0 .var "MemWrite_o", 0 0;
v0x55df76672cf0_0 .net "MemtoReg_i", 0 0, v0x55df76669bf0_0;  alias, 1 drivers
v0x55df76672dc0_0 .var "MemtoReg_o", 0 0;
v0x55df76672e90_0 .net "RDaddr_i", 4 0, L_0x55df7668dd70;  1 drivers
v0x55df76672f30_0 .var "RDaddr_o", 4 0;
v0x55df76672fd0_0 .net "RS1Addr_i", 4 0, L_0x55df7668df20;  1 drivers
v0x55df76673070_0 .var "RS1Addr_o", 4 0;
v0x55df76673110_0 .net "RS1Data_i", 31 0, L_0x55df7668d1f0;  alias, 1 drivers
v0x55df766731e0_0 .var "RS1Data_o", 31 0;
v0x55df766732b0_0 .net "RS2Addr_i", 4 0, L_0x55df7668e010;  1 drivers
v0x55df76673350_0 .var "RS2Addr_o", 4 0;
v0x55df76673420_0 .net "RS2Data_i", 31 0, L_0x55df7668d700;  alias, 1 drivers
v0x55df766734f0_0 .var "RS2Data_o", 31 0;
v0x55df766735c0_0 .net "RegWrite_i", 0 0, v0x55df76669e50_0;  alias, 1 drivers
v0x55df76673690_0 .var "RegWrite_o", 0 0;
v0x55df76673760_0 .net "SignExtend_Res_i", 31 0, v0x55df76677530_0;  alias, 1 drivers
v0x55df76673800_0 .var "SignExtend_Res_o", 31 0;
v0x55df766738d0_0 .net "clk_i", 0 0, v0x55df7667af10_0;  alias, 1 drivers
v0x55df76673970_0 .net "funct_i", 9 0, L_0x55df7668dc40;  1 drivers
v0x55df76673a10_0 .var "funct_o", 9 0;
v0x55df76673b00_0 .net "start_i", 0 0, v0x55df7667b0c0_0;  alias, 1 drivers
S_0x55df76673f50 .scope module, "Register_IFID" "Register_IFID" 3 202, 19 1 0, S_0x55df76632760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 32 "instr_i";
    .port_info 3 /INPUT 32 "pc_i";
    .port_info 4 /OUTPUT 32 "instr_o";
    .port_info 5 /OUTPUT 32 "pc_o";
    .port_info 6 /INPUT 1 "Stall_i";
    .port_info 7 /INPUT 1 "Flush_i";
v0x55df76674250_0 .net "Flush_i", 0 0, L_0x55df7663a990;  alias, 1 drivers
v0x55df76674360_0 .net "Stall_i", 0 0, v0x55df7666dee0_0;  alias, 1 drivers
v0x55df76674420_0 .net "clk_i", 0 0, v0x55df7667af10_0;  alias, 1 drivers
v0x55df766744c0_0 .net "instr_i", 31 0, L_0x55df765ebfc0;  alias, 1 drivers
v0x55df76674590_0 .var "instr_o", 31 0;
v0x55df76674630_0 .net "pc_i", 31 0, v0x55df76670ba0_0;  alias, 1 drivers
v0x55df766746d0_0 .var "pc_o", 31 0;
v0x55df76674790_0 .net "start_i", 0 0, v0x55df7667b0c0_0;  alias, 1 drivers
S_0x55df76674960 .scope module, "Register_MEMWB" "Register_MEMWB" 3 277, 20 1 0, S_0x55df76632760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 32 "MemAddr_i";
    .port_info 3 /INPUT 32 "MemRead_Data_i";
    .port_info 4 /INPUT 5 "RDaddr_i";
    .port_info 5 /OUTPUT 32 "MemAddr_o";
    .port_info 6 /OUTPUT 32 "MemRead_Data_o";
    .port_info 7 /OUTPUT 5 "RDaddr_o";
    .port_info 8 /INPUT 1 "RegWrite_i";
    .port_info 9 /INPUT 1 "MemtoReg_i";
    .port_info 10 /OUTPUT 1 "RegWrite_o";
    .port_info 11 /OUTPUT 1 "MemtoReg_o";
v0x55df76674af0_0 .net "MemAddr_i", 31 0, v0x55df76671370_0;  alias, 1 drivers
v0x55df76674c60_0 .var "MemAddr_o", 31 0;
v0x55df76674d50_0 .net "MemRead_Data_i", 31 0, L_0x55df7668c050;  alias, 1 drivers
v0x55df76674e50_0 .var "MemRead_Data_o", 31 0;
v0x55df76674f20_0 .net "MemtoReg_i", 0 0, v0x55df76671a00_0;  alias, 1 drivers
v0x55df76674fc0_0 .var "MemtoReg_o", 0 0;
v0x55df76675090_0 .net "RDaddr_i", 4 0, v0x55df76671b90_0;  alias, 1 drivers
v0x55df76675180_0 .var "RDaddr_o", 4 0;
v0x55df76675220_0 .net "RegWrite_i", 0 0, v0x55df76671d00_0;  alias, 1 drivers
v0x55df76675350_0 .var "RegWrite_o", 0 0;
v0x55df766753f0_0 .net "clk_i", 0 0, v0x55df7667af10_0;  alias, 1 drivers
v0x55df76675490_0 .net "start_i", 0 0, v0x55df7667b0c0_0;  alias, 1 drivers
S_0x55df766756c0 .scope module, "Registers" "Registers" 3 179, 21 1 0, S_0x55df76632760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 5 "RS1addr_i";
    .port_info 2 /INPUT 5 "RS2addr_i";
    .port_info 3 /INPUT 5 "RDaddr_i";
    .port_info 4 /INPUT 32 "RDdata_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /OUTPUT 32 "RS1data_o";
    .port_info 7 /OUTPUT 32 "RS2data_o";
L_0x55df7664db90 .functor AND 1, L_0x55df7668cef0, v0x55df76675350_0, C4<1>, C4<1>;
L_0x55df7668d3d0 .functor AND 1, L_0x55df7668d330, v0x55df76675350_0, C4<1>, C4<1>;
v0x55df76675970_0 .net "RDaddr_i", 4 0, v0x55df76675180_0;  alias, 1 drivers
v0x55df76675aa0_0 .net "RDdata_i", 31 0, L_0x55df7668c760;  alias, 1 drivers
v0x55df76675b60_0 .net "RS1addr_i", 4 0, L_0x55df7668d890;  1 drivers
v0x55df76675c20_0 .net "RS1data_o", 31 0, L_0x55df7668d1f0;  alias, 1 drivers
v0x55df76675d30_0 .net "RS2addr_i", 4 0, L_0x55df7668d930;  1 drivers
v0x55df76675e60_0 .net "RS2data_o", 31 0, L_0x55df7668d700;  alias, 1 drivers
v0x55df76675f70_0 .net "RegWrite_i", 0 0, v0x55df76675350_0;  alias, 1 drivers
v0x55df76676060_0 .net *"_ivl_0", 0 0, L_0x55df7668cef0;  1 drivers
v0x55df76676120_0 .net *"_ivl_12", 0 0, L_0x55df7668d330;  1 drivers
v0x55df76676270_0 .net *"_ivl_15", 0 0, L_0x55df7668d3d0;  1 drivers
v0x55df76676330_0 .net *"_ivl_16", 31 0, L_0x55df7668d490;  1 drivers
v0x55df76676410_0 .net *"_ivl_18", 6 0, L_0x55df7668d570;  1 drivers
L_0x7f8343cdc408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55df766764f0_0 .net *"_ivl_21", 1 0, L_0x7f8343cdc408;  1 drivers
v0x55df766765d0_0 .net *"_ivl_3", 0 0, L_0x55df7664db90;  1 drivers
v0x55df76676690_0 .net *"_ivl_4", 31 0, L_0x55df7668d0b0;  1 drivers
v0x55df76676770_0 .net *"_ivl_6", 6 0, L_0x55df7668d150;  1 drivers
L_0x7f8343cdc3c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55df76676850_0 .net *"_ivl_9", 1 0, L_0x7f8343cdc3c0;  1 drivers
v0x55df76676a40_0 .net "clk_i", 0 0, v0x55df7667af10_0;  alias, 1 drivers
v0x55df76676ae0 .array/s "register", 31 0, 31 0;
L_0x55df7668cef0 .cmp/eq 5, L_0x55df7668d890, v0x55df76675180_0;
L_0x55df7668d0b0 .array/port v0x55df76676ae0, L_0x55df7668d150;
L_0x55df7668d150 .concat [ 5 2 0 0], L_0x55df7668d890, L_0x7f8343cdc3c0;
L_0x55df7668d1f0 .functor MUXZ 32, L_0x55df7668d0b0, L_0x55df7668c760, L_0x55df7664db90, C4<>;
L_0x55df7668d330 .cmp/eq 5, L_0x55df7668d930, v0x55df76675180_0;
L_0x55df7668d490 .array/port v0x55df76676ae0, L_0x55df7668d570;
L_0x55df7668d570 .concat [ 5 2 0 0], L_0x55df7668d930, L_0x7f8343cdc408;
L_0x55df7668d700 .functor MUXZ 32, L_0x55df7668d490, L_0x55df7668c760, L_0x55df7668d3d0, C4<>;
S_0x55df76676ca0 .scope module, "ShiftLeft" "Shift_Left" 3 161, 22 1 0, S_0x55df76632760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x55df76676e50_0 .net *"_ivl_2", 30 0, L_0x55df7668cc90;  1 drivers
L_0x7f8343cdc378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55df76676f50_0 .net *"_ivl_4", 0 0, L_0x7f8343cdc378;  1 drivers
v0x55df76677030_0 .net "data_i", 31 0, v0x55df76677530_0;  alias, 1 drivers
v0x55df766770d0_0 .net "data_o", 31 0, L_0x55df7668cdc0;  alias, 1 drivers
L_0x55df7668cc90 .part v0x55df76677530_0, 0, 31;
L_0x55df7668cdc0 .concat [ 1 31 0 0], L_0x7f8343cdc378, L_0x55df7668cc90;
S_0x55df766771b0 .scope module, "Sign_Extend" "Sign_Extend" 3 156, 23 7 0, S_0x55df76632760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x55df76677450_0 .net "data_i", 31 0, v0x55df76674590_0;  alias, 1 drivers
v0x55df76677530_0 .var "data_o", 31 0;
E_0x55df766773d0 .event edge, v0x55df76674590_0;
    .scope S_0x55df766705d0;
T_0 ;
    %wait E_0x55df76670890;
    %load/vec4 v0x55df76670c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55df76670ba0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55df76670910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55df76670d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x55df76670aa0_0;
    %assign/vec4 v0x55df76670ba0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x55df76670ba0_0;
    %assign/vec4 v0x55df76670ba0_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55df7666a030;
T_1 ;
    %wait E_0x55df766576e0;
    %load/vec4 v0x55df7666a380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x55df7666aa70_0;
    %load/vec4 v0x55df7666a8d0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55df7666ac30, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55df766771b0;
T_2 ;
    %wait E_0x55df766773d0;
    %load/vec4 v0x55df76677450_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55df76677530_0, 0, 32;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55df76677530_0, 0, 32;
    %jmp T_2.6;
T_2.1 ;
    %load/vec4 v0x55df76677450_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55df76677450_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55df76677530_0, 0, 32;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v0x55df76677450_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55df76677450_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55df76677530_0, 0, 32;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0x55df76677450_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55df76677530_0, 4, 20;
    %load/vec4 v0x55df76677450_0;
    %parti/s 7, 25, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55df76677530_0, 4, 7;
    %load/vec4 v0x55df76677450_0;
    %parti/s 5, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55df76677530_0, 4, 5;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v0x55df76677450_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55df76677530_0, 4, 21;
    %load/vec4 v0x55df76677450_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55df76677530_0, 4, 1;
    %load/vec4 v0x55df76677450_0;
    %parti/s 6, 25, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55df76677530_0, 4, 6;
    %load/vec4 v0x55df76677450_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55df76677530_0, 4, 4;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55df76631070;
T_3 ;
    %wait E_0x55df76599f50;
    %load/vec4 v0x55df765fb660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55df7663eb20_0, 0;
    %jmp T_3.12;
T_3.0 ;
    %load/vec4 v0x55df76657bc0_0;
    %load/vec4 v0x55df766332c0_0;
    %and;
    %assign/vec4 v0x55df7663eb20_0, 0;
    %jmp T_3.12;
T_3.1 ;
    %load/vec4 v0x55df76657bc0_0;
    %load/vec4 v0x55df766332c0_0;
    %xor;
    %assign/vec4 v0x55df7663eb20_0, 0;
    %jmp T_3.12;
T_3.2 ;
    %load/vec4 v0x55df76657bc0_0;
    %ix/getv 4, v0x55df766332c0_0;
    %shiftl 4;
    %assign/vec4 v0x55df7663eb20_0, 0;
    %jmp T_3.12;
T_3.3 ;
    %load/vec4 v0x55df76657bc0_0;
    %load/vec4 v0x55df766332c0_0;
    %add;
    %assign/vec4 v0x55df7663eb20_0, 0;
    %jmp T_3.12;
T_3.4 ;
    %load/vec4 v0x55df76657bc0_0;
    %load/vec4 v0x55df766332c0_0;
    %sub;
    %assign/vec4 v0x55df7663eb20_0, 0;
    %jmp T_3.12;
T_3.5 ;
    %load/vec4 v0x55df76657bc0_0;
    %load/vec4 v0x55df766332c0_0;
    %mul;
    %assign/vec4 v0x55df7663eb20_0, 0;
    %jmp T_3.12;
T_3.6 ;
    %load/vec4 v0x55df76657bc0_0;
    %load/vec4 v0x55df766332c0_0;
    %add;
    %assign/vec4 v0x55df7663eb20_0, 0;
    %jmp T_3.12;
T_3.7 ;
    %load/vec4 v0x55df76657bc0_0;
    %load/vec4 v0x55df766332c0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %assign/vec4 v0x55df7663eb20_0, 0;
    %jmp T_3.12;
T_3.8 ;
    %load/vec4 v0x55df76657bc0_0;
    %load/vec4 v0x55df766332c0_0;
    %add;
    %assign/vec4 v0x55df7663eb20_0, 0;
    %jmp T_3.12;
T_3.9 ;
    %load/vec4 v0x55df76657bc0_0;
    %load/vec4 v0x55df766332c0_0;
    %add;
    %assign/vec4 v0x55df7663eb20_0, 0;
    %jmp T_3.12;
T_3.10 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55df7663eb20_0, 0;
    %jmp T_3.12;
T_3.12 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55df76668140;
T_4 ;
    %wait E_0x55df7657f5a0;
    %load/vec4 v0x55df7663aab0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x55df7663d970_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55df76638a80_0, 0;
    %jmp T_4.12;
T_4.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55df76638a80_0, 0;
    %jmp T_4.12;
T_4.6 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55df76638a80_0, 0;
    %jmp T_4.12;
T_4.7 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55df76638a80_0, 0;
    %jmp T_4.12;
T_4.8 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55df76638a80_0, 0;
    %jmp T_4.12;
T_4.9 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55df76638a80_0, 0;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x55df76638a80_0, 0;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x55df7663d970_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55df76638a80_0, 0;
    %jmp T_4.17;
T_4.13 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55df76638a80_0, 0;
    %jmp T_4.17;
T_4.14 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55df76638a80_0, 0;
    %jmp T_4.17;
T_4.15 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x55df76638a80_0, 0;
    %jmp T_4.17;
T_4.17 ;
    %pop/vec4 1;
    %jmp T_4.4;
T_4.2 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x55df76638a80_0, 0;
    %jmp T_4.4;
T_4.3 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x55df76638a80_0, 0;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55df766756c0;
T_5 ;
    %wait E_0x55df766576e0;
    %load/vec4 v0x55df76675f70_0;
    %load/vec4 v0x55df76675970_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x55df76675aa0_0;
    %load/vec4 v0x55df76675970_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55df76676ae0, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55df76669470;
T_6 ;
    %wait E_0x55df766576a0;
    %load/vec4 v0x55df76669cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df76669e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df76669bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df76669a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df76669b00_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55df766697a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df766698a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df76669960_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55df76669d70_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df76669e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df76669bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df76669a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df76669b00_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55df766697a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df766698a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df76669960_0, 0, 1;
    %jmp T_6.8;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55df76669e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df76669bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df76669a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df76669b00_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55df766697a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df766698a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df76669960_0, 0, 1;
    %jmp T_6.8;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55df76669e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df76669bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df76669a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df76669b00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55df766697a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55df766698a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df76669960_0, 0, 1;
    %jmp T_6.8;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55df76669e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55df76669bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55df76669a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df76669b00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55df766697a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55df766698a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df76669960_0, 0, 1;
    %jmp T_6.8;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df76669e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df76669bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df76669a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55df76669b00_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55df766697a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55df766698a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df76669960_0, 0, 1;
    %jmp T_6.8;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df76669e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df76669bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df76669a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df76669b00_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55df766697a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df766698a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55df76669960_0, 0, 1;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55df76673f50;
T_7 ;
    %wait E_0x55df766576e0;
    %load/vec4 v0x55df76674790_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55df76674590_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55df766746d0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55df76674250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55df76674590_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55df766746d0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55df76674360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x55df76674590_0;
    %assign/vec4 v0x55df76674590_0, 0;
    %load/vec4 v0x55df766746d0_0;
    %assign/vec4 v0x55df766746d0_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x55df766744c0_0;
    %assign/vec4 v0x55df76674590_0, 0;
    %load/vec4 v0x55df76674630_0;
    %assign/vec4 v0x55df766746d0_0, 0;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55df76672160;
T_8 ;
    %wait E_0x55df766576e0;
    %load/vec4 v0x55df76673b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x55df76673110_0;
    %assign/vec4 v0x55df766731e0_0, 0;
    %load/vec4 v0x55df76673420_0;
    %assign/vec4 v0x55df766734f0_0, 0;
    %load/vec4 v0x55df76673760_0;
    %assign/vec4 v0x55df76673800_0, 0;
    %load/vec4 v0x55df76673970_0;
    %assign/vec4 v0x55df76673a10_0, 0;
    %load/vec4 v0x55df76672e90_0;
    %assign/vec4 v0x55df76672f30_0, 0;
    %load/vec4 v0x55df76672fd0_0;
    %assign/vec4 v0x55df76673070_0, 0;
    %load/vec4 v0x55df766732b0_0;
    %assign/vec4 v0x55df76673350_0, 0;
    %load/vec4 v0x55df766735c0_0;
    %assign/vec4 v0x55df76673690_0, 0;
    %load/vec4 v0x55df76672cf0_0;
    %assign/vec4 v0x55df76672dc0_0, 0;
    %load/vec4 v0x55df766729a0_0;
    %assign/vec4 v0x55df76672a90_0, 0;
    %load/vec4 v0x55df76672b80_0;
    %assign/vec4 v0x55df76672c20_0, 0;
    %load/vec4 v0x55df766725f0_0;
    %assign/vec4 v0x55df76672700_0, 0;
    %load/vec4 v0x55df766727d0_0;
    %assign/vec4 v0x55df766728d0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55df766731e0_0;
    %assign/vec4 v0x55df766731e0_0, 0;
    %load/vec4 v0x55df766734f0_0;
    %assign/vec4 v0x55df766734f0_0, 0;
    %load/vec4 v0x55df76673800_0;
    %assign/vec4 v0x55df76673800_0, 0;
    %load/vec4 v0x55df76673a10_0;
    %assign/vec4 v0x55df76673a10_0, 0;
    %load/vec4 v0x55df76672f30_0;
    %assign/vec4 v0x55df76672f30_0, 0;
    %load/vec4 v0x55df76673070_0;
    %assign/vec4 v0x55df76673070_0, 0;
    %load/vec4 v0x55df76673350_0;
    %assign/vec4 v0x55df76673350_0, 0;
    %load/vec4 v0x55df76673690_0;
    %assign/vec4 v0x55df76673690_0, 0;
    %load/vec4 v0x55df76672dc0_0;
    %assign/vec4 v0x55df76672dc0_0, 0;
    %load/vec4 v0x55df76672a90_0;
    %assign/vec4 v0x55df76672a90_0, 0;
    %load/vec4 v0x55df76672c20_0;
    %assign/vec4 v0x55df76672c20_0, 0;
    %load/vec4 v0x55df76672700_0;
    %assign/vec4 v0x55df76672700_0, 0;
    %load/vec4 v0x55df766728d0_0;
    %assign/vec4 v0x55df766728d0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55df76670f20;
T_9 ;
    %wait E_0x55df766576e0;
    %load/vec4 v0x55df76671e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x55df76671290_0;
    %assign/vec4 v0x55df76671370_0, 0;
    %load/vec4 v0x55df766715b0_0;
    %assign/vec4 v0x55df766716f0_0, 0;
    %load/vec4 v0x55df76671aa0_0;
    %assign/vec4 v0x55df76671b90_0, 0;
    %load/vec4 v0x55df76671c60_0;
    %assign/vec4 v0x55df76671d00_0, 0;
    %load/vec4 v0x55df766718d0_0;
    %assign/vec4 v0x55df76671a00_0, 0;
    %load/vec4 v0x55df76671410_0;
    %assign/vec4 v0x55df766714e0_0, 0;
    %load/vec4 v0x55df76671790_0;
    %assign/vec4 v0x55df76671830_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55df76671370_0;
    %assign/vec4 v0x55df76671370_0, 0;
    %load/vec4 v0x55df766716f0_0;
    %assign/vec4 v0x55df766716f0_0, 0;
    %load/vec4 v0x55df76671b90_0;
    %assign/vec4 v0x55df76671b90_0, 0;
    %load/vec4 v0x55df76671d00_0;
    %assign/vec4 v0x55df76671d00_0, 0;
    %load/vec4 v0x55df76671a00_0;
    %assign/vec4 v0x55df76671a00_0, 0;
    %load/vec4 v0x55df766714e0_0;
    %assign/vec4 v0x55df766714e0_0, 0;
    %load/vec4 v0x55df76671830_0;
    %assign/vec4 v0x55df76671830_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55df76674960;
T_10 ;
    %wait E_0x55df766576e0;
    %load/vec4 v0x55df76675490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x55df76674af0_0;
    %assign/vec4 v0x55df76674c60_0, 0;
    %load/vec4 v0x55df76674d50_0;
    %assign/vec4 v0x55df76674e50_0, 0;
    %load/vec4 v0x55df76675090_0;
    %assign/vec4 v0x55df76675180_0, 0;
    %load/vec4 v0x55df76675220_0;
    %assign/vec4 v0x55df76675350_0, 0;
    %load/vec4 v0x55df76674f20_0;
    %assign/vec4 v0x55df76674fc0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55df76674c60_0;
    %assign/vec4 v0x55df76674c60_0, 0;
    %load/vec4 v0x55df76674e50_0;
    %assign/vec4 v0x55df76674e50_0, 0;
    %load/vec4 v0x55df76675180_0;
    %assign/vec4 v0x55df76675180_0, 0;
    %load/vec4 v0x55df76675350_0;
    %assign/vec4 v0x55df76675350_0, 0;
    %load/vec4 v0x55df76674fc0_0;
    %assign/vec4 v0x55df76674fc0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55df7666c740;
T_11 ;
    %wait E_0x55df7666ca40;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55df7666cda0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55df7666cf70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df7666d400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df7666d4c0_0, 0, 1;
    %load/vec4 v0x55df7666d110_0;
    %load/vec4 v0x55df7666d030_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55df7666caf0_0;
    %load/vec4 v0x55df7666d030_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55df7666cda0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55df7666d400_0, 0, 1;
T_11.0 ;
    %load/vec4 v0x55df7666d110_0;
    %load/vec4 v0x55df7666d030_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55df7666cbf0_0;
    %load/vec4 v0x55df7666d030_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55df7666cf70_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55df7666d4c0_0, 0, 1;
T_11.2 ;
    %load/vec4 v0x55df7666d340_0;
    %load/vec4 v0x55df7666d1d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55df7666d400_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55df7666caf0_0;
    %load/vec4 v0x55df7666d1d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55df7666cda0_0, 0, 2;
T_11.4 ;
    %load/vec4 v0x55df7666d340_0;
    %load/vec4 v0x55df7666d1d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55df7666d4c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55df7666cbf0_0;
    %load/vec4 v0x55df7666d1d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55df7666cf70_0, 0, 2;
T_11.6 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55df7666b540;
T_12 ;
    %wait E_0x55df766565c0;
    %load/vec4 v0x55df7666b910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %load/vec4 v0x55df7666b810_0;
    %store/vec4 v0x55df7666baf0_0, 0, 32;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0x55df7666b810_0;
    %store/vec4 v0x55df7666baf0_0, 0, 32;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x55df7666bc70_0;
    %store/vec4 v0x55df7666baf0_0, 0, 32;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x55df7666b9f0_0;
    %store/vec4 v0x55df7666baf0_0, 0, 32;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55df7666be00;
T_13 ;
    %wait E_0x55df7666c060;
    %load/vec4 v0x55df7666c1f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %load/vec4 v0x55df7666c0f0_0;
    %store/vec4 v0x55df7666c3f0_0, 0, 32;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v0x55df7666c0f0_0;
    %store/vec4 v0x55df7666c3f0_0, 0, 32;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v0x55df7666c600_0;
    %store/vec4 v0x55df7666c3f0_0, 0, 32;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v0x55df7666c2d0_0;
    %store/vec4 v0x55df7666c3f0_0, 0, 32;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55df7666d680;
T_14 ;
    %wait E_0x55df7666d900;
    %load/vec4 v0x55df7666d990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x55df7666de00_0;
    %load/vec4 v0x55df7666dc30_0;
    %cmp/e;
    %jmp/0xz  T_14.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55df7666db60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55df7666dee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55df7666da70_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x55df7666de00_0;
    %load/vec4 v0x55df7666dcd0_0;
    %cmp/e;
    %jmp/0xz  T_14.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55df7666db60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55df7666dee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55df7666da70_0, 0;
    %jmp T_14.5;
T_14.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55df7666db60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55df7666dee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55df7666da70_0, 0;
T_14.5 ;
T_14.3 ;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55df7666db60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55df7666dee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55df7666da70_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55df7663b980;
T_15 ;
    %delay 25, 0;
    %load/vec4 v0x55df7667af10_0;
    %inv;
    %store/vec4 v0x55df7667af10_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55df7663b980;
T_16 ;
    %vpi_call 2 21 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55df7667b160_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55df7667b4f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55df7667b200_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55df7667b330_0, 0, 32;
T_16.0 ;
    %load/vec4 v0x55df7667b330_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_16.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55df7667b330_0;
    %store/vec4a v0x55df7666e810, 4, 0;
    %load/vec4 v0x55df7667b330_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55df7667b330_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55df7667b330_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x55df7667b330_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55df7667b330_0;
    %store/vec4a v0x55df7666ac30, 4, 0;
    %load/vec4 v0x55df7667b330_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55df7667b330_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55df7666ac30, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55df7666ac30, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55df7666ac30, 4, 0;
    %pushi/vec4 18, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55df7666ac30, 4, 0;
    %pushi/vec4 29, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55df7666ac30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55df7667b330_0, 0, 32;
T_16.4 ;
    %load/vec4 v0x55df7667b330_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_16.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55df7667b330_0;
    %store/vec4a v0x55df76676ae0, 4, 0;
    %load/vec4 v0x55df7667b330_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55df7667b330_0, 0, 32;
    %jmp T_16.4;
T_16.5 ;
    %pushi/vec4 4294967272, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55df76676ae0, 4, 0;
    %pushi/vec4 4294967271, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55df76676ae0, 4, 0;
    %pushi/vec4 4294967270, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55df76676ae0, 4, 0;
    %pushi/vec4 4294967269, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55df76676ae0, 4, 0;
    %pushi/vec4 56, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55df76676ae0, 4, 0;
    %pushi/vec4 58, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55df76676ae0, 4, 0;
    %pushi/vec4 60, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55df76676ae0, 4, 0;
    %pushi/vec4 62, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55df76676ae0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55df76674590_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55df766731e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55df766734f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55df76673800_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55df76673a10_0, 0, 10;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55df76672f30_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df76673690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df76672dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df76672a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df76672c20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55df76672700_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df766728d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55df76671370_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55df766716f0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55df76671b90_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df76671d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df76671a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df766714e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df76671830_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55df76674c60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55df76674e50_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55df76675180_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df76675350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df76674fc0_0, 0, 1;
    %vpi_call 2 85 "$readmemb", "instruction_4.txt", v0x55df7666e810 {0 0 0};
    %vpi_func 2 89 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x55df7667b410_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55df7667af10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55df7667afb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df7667b0c0_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df7667afb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55df7667b0c0_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x55df7663b980;
T_17 ;
    %wait E_0x55df766576e0;
    %load/vec4 v0x55df7667b160_0;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %vpi_call 2 104 "$finish" {0 0 0};
T_17.0 ;
    %load/vec4 v0x55df7666dee0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55df76669960_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x55df7667b4f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55df7667b4f0_0, 0, 32;
T_17.2 ;
    %load/vec4 v0x55df76678730_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.4, 4;
    %load/vec4 v0x55df7667b200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55df7667b200_0, 0, 32;
T_17.4 ;
    %vpi_call 2 112 "$fdisplay", v0x55df7667b410_0, "cycle = %d, Start = %0d, Stall = %0d, Flush = %0d\012PC = %d", v0x55df7667b160_0, v0x55df7667b0c0_0, v0x55df7667b4f0_0, v0x55df7667b200_0, v0x55df76670ba0_0 {0 0 0};
    %vpi_call 2 116 "$fdisplay", v0x55df7667b410_0, "Registers" {0 0 0};
    %vpi_call 2 117 "$fdisplay", v0x55df7667b410_0, "x0 = %d, x8  = %d, x16 = %d, x24 = %d", &A<v0x55df76676ae0, 0>, &A<v0x55df76676ae0, 8>, &A<v0x55df76676ae0, 16>, &A<v0x55df76676ae0, 24> {0 0 0};
    %vpi_call 2 118 "$fdisplay", v0x55df7667b410_0, "x1 = %d, x9  = %d, x17 = %d, x25 = %d", &A<v0x55df76676ae0, 1>, &A<v0x55df76676ae0, 9>, &A<v0x55df76676ae0, 17>, &A<v0x55df76676ae0, 25> {0 0 0};
    %vpi_call 2 119 "$fdisplay", v0x55df7667b410_0, "x2 = %d, x10 = %d, x18 = %d, x26 = %d", &A<v0x55df76676ae0, 2>, &A<v0x55df76676ae0, 10>, &A<v0x55df76676ae0, 18>, &A<v0x55df76676ae0, 26> {0 0 0};
    %vpi_call 2 120 "$fdisplay", v0x55df7667b410_0, "x3 = %d, x11 = %d, x19 = %d, x27 = %d", &A<v0x55df76676ae0, 3>, &A<v0x55df76676ae0, 11>, &A<v0x55df76676ae0, 19>, &A<v0x55df76676ae0, 27> {0 0 0};
    %vpi_call 2 121 "$fdisplay", v0x55df7667b410_0, "x4 = %d, x12 = %d, x20 = %d, x28 = %d", &A<v0x55df76676ae0, 4>, &A<v0x55df76676ae0, 12>, &A<v0x55df76676ae0, 20>, &A<v0x55df76676ae0, 28> {0 0 0};
    %vpi_call 2 122 "$fdisplay", v0x55df7667b410_0, "x5 = %d, x13 = %d, x21 = %d, x29 = %d", &A<v0x55df76676ae0, 5>, &A<v0x55df76676ae0, 13>, &A<v0x55df76676ae0, 21>, &A<v0x55df76676ae0, 29> {0 0 0};
    %vpi_call 2 123 "$fdisplay", v0x55df7667b410_0, "x6 = %d, x14 = %d, x22 = %d, x30 = %d", &A<v0x55df76676ae0, 6>, &A<v0x55df76676ae0, 14>, &A<v0x55df76676ae0, 22>, &A<v0x55df76676ae0, 30> {0 0 0};
    %vpi_call 2 124 "$fdisplay", v0x55df7667b410_0, "x7 = %d, x15 = %d, x23 = %d, x31 = %d", &A<v0x55df76676ae0, 7>, &A<v0x55df76676ae0, 15>, &A<v0x55df76676ae0, 23>, &A<v0x55df76676ae0, 31> {0 0 0};
    %vpi_call 2 128 "$fdisplay", v0x55df7667b410_0, "Data Memory: 0x00 = %10d", &A<v0x55df7666ac30, 0> {0 0 0};
    %vpi_call 2 129 "$fdisplay", v0x55df7667b410_0, "Data Memory: 0x04 = %10d", &A<v0x55df7666ac30, 1> {0 0 0};
    %vpi_call 2 130 "$fdisplay", v0x55df7667b410_0, "Data Memory: 0x08 = %10d", &A<v0x55df7666ac30, 2> {0 0 0};
    %vpi_call 2 131 "$fdisplay", v0x55df7667b410_0, "Data Memory: 0x0C = %10d", &A<v0x55df7666ac30, 3> {0 0 0};
    %vpi_call 2 132 "$fdisplay", v0x55df7667b410_0, "Data Memory: 0x10 = %10d", &A<v0x55df7666ac30, 4> {0 0 0};
    %vpi_call 2 133 "$fdisplay", v0x55df7667b410_0, "Data Memory: 0x14 = %10d", &A<v0x55df7666ac30, 5> {0 0 0};
    %vpi_call 2 134 "$fdisplay", v0x55df7667b410_0, "Data Memory: 0x18 = %10d", &A<v0x55df7666ac30, 6> {0 0 0};
    %vpi_call 2 135 "$fdisplay", v0x55df7667b410_0, "Data Memory: 0x1C = %10d", &A<v0x55df7666ac30, 7> {0 0 0};
    %vpi_call 2 137 "$fdisplay", v0x55df7667b410_0, "\012" {0 0 0};
    %load/vec4 v0x55df7667b160_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55df7667b160_0, 0, 32;
    %jmp T_17;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 24;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "AND.v";
    "Control.v";
    "Data_Memory.v";
    "Equal.v";
    "MUX32_4i.v";
    "Forwarding_Unit.v";
    "Hazard_Detection.v";
    "Instruction_Memory.v";
    "MUX32.v";
    "PC.v";
    "Register_EXMEM.v";
    "Register_IDEX.v";
    "Register_IFID.v";
    "Register_MEMWB.v";
    "Registers.v";
    "Shift_Left.v";
    "Sign_Extend.v";
