Title: Talks

# Conferences
- &#8220;<em>Data-Driven Mixed Precision Sparse Matrix Vector Multiplication for GPUs</em>&#8220;; Khalid Ahmad, Hari Sundar and Mary Hall, HiPEAC 2020 ([PDF](https://github.com/KhalidTheeb/MpSpMV/raw/master/MpSpMV_HiPEAC_2019%20.pdf))
- &#8220;Optimizing LOBPCG: Sparse Matrix Loop and Data Transformations in Action&#8221;; Khalid Ahmad, Anand Venkat and Mary Hall, LCPC 2016 ([PDF](https://github.com/KhalidTheeb/SpMM/raw/master/CSB/LCPC%202016.pdf))
- &#8220;<em>Loop and Data Transformations for Sparse Matrix Code</em>&#8220;; Anand Venkat, Mary Hall and Michelle Strout, PLDI 2015, June 2015 ([PDF](http://www.cs.utah.edu/~anandv/PLDI15_presentation_v6.pdf))
- &#8220;<em>A Script-Based Autotuning Compiler System to Generate High-Performance CUDA code</em>&#8220;; Malik Khan, Protonu Basu, Gabe Rudy, Mary Hall, Chun Chen, Jacqueline Chame, 8th HiPEAC, January 2013 ([PPTX](http://dl.dropbox.com/u/71063566/CTOP-conferences/hipeac13-protonu.pptx))
- &#8220;<em>Non-­affine Extensions to Polyhedral Code Generation</em>&#8220;; Anand Venkat, Manu Shantharam, Mary Hall and Michelle Strout, CGO 2014, February 2014 ([PDF](http://www.cs.utah.edu/~anandv/AnandVenkat.pdf))
- &#8220;<em>Polyhedra Scanning Revisited</em>&#8220;; Chun Chen, Anand Venkat, PLDI 2012, June 2012 ([PDF](http://db.tt/PLzBvpTc))
- &#8220;<em>Automating Application Mapping with Autotuning: Paving the Way to Exascale</em>&#8220;, DOE Salishan Conference, April 2012 ([PDF](http://echo6.cs.utah.edu/wordpress/wp-content/talks/salishan2012.pdf))
- &#8220;<em>A Programming Language Interface to Describe Transformations and Code Generation</em>&#8220;; Gabe Rudy, Malik Murtaza, Khan, Mary Hall, Chun Chen, Jacqueline Chame, LCPC 2010, October 2010 ([PDF](http://echo6.cs.utah.edu/wordpress/wp-content/talks/lcpc10.pdf))

# Workshops
- &#8220;Improving High Performance Sparse Libraries using Compiler-Assisted Specialization: A PETSc Case Study&#8221;, Shreyas Ramalingam, HIPS 2012 ([PDF](https://dl.dropbox.com/u/71063566/CTOP-conferences/HIPS-2012.pptx))
- Compiler Based Autotuning, [ACACES 2011](http://www.hipeac.net/summerschool/), International Summer School on Advanced Computer Architecture and Compilation for High-Performance and Embedded Systems:

1. [Autotuning and Its Origins]({static}/papers/ACACES/acaces-hall-L1.pdf)
1. [Tuning code with CHiLL]({static}/papers/ACACES/acaces-hall-L2.pdf)
1. [A Closer Look at Polyhedral Compiler Technology]({static}/papers/ACACES/acaces-hall-L3.pdf)
1. [Parallel Code Generation and CUDA-CHiLL]({static}/papers/ACACES/acaces-hall-L4.pdf)
1. [Autotuning High-End Applications]({static}/papers/ACACES/acaces-hall-L5.pdf)

- &#8220;<em>A Compiler-Based Strategy for Performance Tuning of Applications&#8221;;</em> invited speaker, Workshop in Memory of Ken Kennedy, Rice University, December, 2007 ([Video](http://citi2.rice.edu/WS07/MaryHall.pdf">PDF</a>, <a href="http://webcast.rice.edu/index.php?action=details&amp;event=1335))
