INFO:sim:172 - Generating IP...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Resolving generics for 'FIR'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Applying external generics to 'FIR'...
Finished delivering C-model simulation files.
Delivering associated files for 'FIR'...
Delivering EJava files for 'FIR'...
Generating implementation netlist for 'FIR'...
INFO:sim - Pre-processing HDL files for 'FIR'...
Running synthesis for 'FIR'
Running ngcbuild...
Writing VEO instantiation template for 'FIR'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Writing Verilog structural simulation model for 'FIR'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Delivered 3 files into directory C:/Users/maxwe/Desktop/SMARTS/Fir Filter
V7/mechatronics-firmware/FPGA1394_QLA/ipcore_dir/tmp/_cg/FIR
Delivered 1 file into directory C:/Users/maxwe/Desktop/SMARTS/Fir Filter
V7/mechatronics-firmware/FPGA1394_QLA/ipcore_dir/tmp/_cg/FIR
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'FIR'...
Generating metadata file...
Generating ISE project file for 'FIR'...
Generating ISE project...
XCO file found: FIR.xco
XMDF file found: FIR_xmdf.tcl
Adding C:/Users/maxwe/Desktop/SMARTS/Fir Filter
V7/mechatronics-firmware/FPGA1394_QLA/ipcore_dir/tmp/_cg/FIR.asy -view all
-origin_type imported
Adding C:/Users/maxwe/Desktop/SMARTS/Fir Filter
V7/mechatronics-firmware/FPGA1394_QLA/ipcore_dir/tmp/_cg/FIR.ngc -view all
-origin_type created
Checking file "C:/Users/maxwe/Desktop/SMARTS/Fir Filter
V7/mechatronics-firmware/FPGA1394_QLA/ipcore_dir/tmp/_cg/FIR.ngc" for project
device match ...
File "C:/Users/maxwe/Desktop/SMARTS/Fir Filter
V7/mechatronics-firmware/FPGA1394_QLA/ipcore_dir/tmp/_cg/FIR.ngc" device
information matches project device.
Adding C:/Users/maxwe/Desktop/SMARTS/Fir Filter
V7/mechatronics-firmware/FPGA1394_QLA/ipcore_dir/tmp/_cg/FIR.sym -view all
-origin_type imported
Adding C:/Users/maxwe/Desktop/SMARTS/Fir Filter
V7/mechatronics-firmware/FPGA1394_QLA/ipcore_dir/tmp/_cg/FIR.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/Users/maxwe/Desktop/SMARTS/Fir Filter
   V7/mechatronics-firmware/FPGA1394_QLA/ipcore_dir/tmp/_cg/FIR.v" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding C:/Users/maxwe/Desktop/SMARTS/Fir Filter
V7/mechatronics-firmware/FPGA1394_QLA/ipcore_dir/tmp/_cg/FIR.veo -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/FIR"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'FIR'.
