/*
 *
 * This file is provided under a dual BSD/GPLv2 license.  When using or
 * redistributing this file, you may do so under either license.
 *
 * GPL LICENSE SUMMARY
 *
 * Copyright(c) 2010-2013 Texas Instruments Incorporated,
 * All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of version 2 of the GNU General Public License as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful, but
 * WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 * General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
 * The full GNU General Public License is included in this distribution
 * in the file called LICENSE.GPL.
 *
 * BSD LICENSE
 *
 * Copyright(c) 2010-2013 Texas Instruments Incorporated,
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 * * Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * * Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in
 *    the documentation and/or other materials provided with the
 *   distribution.
 * * Neither the name of Texas Instruments Incorporated nor the names of
 *   its contributors may be used to endorse or promote products derived
 *   from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 */
#ifndef _ABE_SM_ADDR_H_
#define _ABE_SM_ADDR_H_
#define init_SM_ADDR                                        0
#define init_SM_ADDR_END                                    415
#define init_SM_sizeof                                      416
#define S_Data0_ADDR                                        416
#define S_Data0_ADDR_END                                    416
#define S_Data0_sizeof                                      1
#define S_Temp_ADDR                                         417
#define S_Temp_ADDR_END                                     417
#define S_Temp_sizeof                                       1
#define S_PhoenixOffset_ADDR                                418
#define S_PhoenixOffset_ADDR_END                            418
#define S_PhoenixOffset_sizeof                              1
#define S_GTarget1_ADDR                                     419
#define S_GTarget1_ADDR_END                                 425
#define S_GTarget1_sizeof                                   7
#define S_Gtarget_DL1_ADDR                                  426
#define S_Gtarget_DL1_ADDR_END                              427
#define S_Gtarget_DL1_sizeof                                2
#define S_Gtarget_DL2_ADDR                                  428
#define S_Gtarget_DL2_ADDR_END                              429
#define S_Gtarget_DL2_sizeof                                2
#define S_Gtarget_Echo_ADDR                                 430
#define S_Gtarget_Echo_ADDR_END                             430
#define S_Gtarget_Echo_sizeof                               1
#define S_Gtarget_SDT_ADDR                                  431
#define S_Gtarget_SDT_ADDR_END                              431
#define S_Gtarget_SDT_sizeof                                1
#define S_Gtarget_VxRec_ADDR                                432
#define S_Gtarget_VxRec_ADDR_END                            433
#define S_Gtarget_VxRec_sizeof                              2
#define S_Gtarget_UL_ADDR                                   434
#define S_Gtarget_UL_ADDR_END                               435
#define S_Gtarget_UL_sizeof                                 2
#define S_Gtarget_BTUL_ADDR                                 436
#define S_Gtarget_BTUL_ADDR_END                             436
#define S_Gtarget_BTUL_sizeof                               1
#define S_GCurrent_ADDR                                     437
#define S_GCurrent_ADDR_END                                 454
#define S_GCurrent_sizeof                                   18
#define S_GAIN_ONE_ADDR                                     455
#define S_GAIN_ONE_ADDR_END                                 455
#define S_GAIN_ONE_sizeof                                   1
#define S_Tones_ADDR                                        456
#define S_Tones_ADDR_END                                    467
#define S_Tones_sizeof                                      12
#define S_VX_DL_ADDR                                        468
#define S_VX_DL_ADDR_END                                    479
#define S_VX_DL_sizeof                                      12
#define S_MM_UL2_ADDR                                       480
#define S_MM_UL2_ADDR_END                                   491
#define S_MM_UL2_sizeof                                     12
#define S_MM_DL_ADDR                                        492
#define S_MM_DL_ADDR_END                                    503
#define S_MM_DL_sizeof                                      12
#define S_DL1_M_Out_ADDR                                    504
#define S_DL1_M_Out_ADDR_END                                515
#define S_DL1_M_Out_sizeof                                  12
#define S_DL2_M_Out_ADDR                                    516
#define S_DL2_M_Out_ADDR_END                                527
#define S_DL2_M_Out_sizeof                                  12
#define S_Echo_M_Out_ADDR                                   528
#define S_Echo_M_Out_ADDR_END                               539
#define S_Echo_M_Out_sizeof                                 12
#define S_SDT_M_Out_ADDR                                    540
#define S_SDT_M_Out_ADDR_END                                551
#define S_SDT_M_Out_sizeof                                  12
#define S_VX_UL_ADDR                                        552
#define S_VX_UL_ADDR_END                                    563
#define S_VX_UL_sizeof                                      12
#define S_VX_UL_M_ADDR                                      564
#define S_VX_UL_M_ADDR_END                                  575
#define S_VX_UL_M_sizeof                                    12
#define S_BT_DL_ADDR                                        576
#define S_BT_DL_ADDR_END                                    587
#define S_BT_DL_sizeof                                      12
#define S_BT_UL_ADDR                                        588
#define S_BT_UL_ADDR_END                                    599
#define S_BT_UL_sizeof                                      12
#define S_BT_DL_8k_ADDR                                     600
#define S_BT_DL_8k_ADDR_END                                 602
#define S_BT_DL_8k_sizeof                                   3
#define S_BT_DL_16k_ADDR                                    603
#define S_BT_DL_16k_ADDR_END                                607
#define S_BT_DL_16k_sizeof                                  5
#define S_BT_UL_8k_ADDR                                     608
#define S_BT_UL_8k_ADDR_END                                 609
#define S_BT_UL_8k_sizeof                                   2
#define S_BT_UL_16k_ADDR                                    610
#define S_BT_UL_16k_ADDR_END                                613
#define S_BT_UL_16k_sizeof                                  4
#define S_SDT_F_ADDR                                        614
#define S_SDT_F_ADDR_END                                    625
#define S_SDT_F_sizeof                                      12
#define S_SDT_F_data_ADDR                                   626
#define S_SDT_F_data_ADDR_END                               634
#define S_SDT_F_data_sizeof                                 9
#define S_MM_DL_OSR_ADDR                                    635
#define S_MM_DL_OSR_ADDR_END                                658
#define S_MM_DL_OSR_sizeof                                  24
#define S_24_zeros_ADDR                                     659
#define S_24_zeros_ADDR_END                                 682
#define S_24_zeros_sizeof                                   24
#define S_DMIC1_ADDR                                        683
#define S_DMIC1_ADDR_END                                    694
#define S_DMIC1_sizeof                                      12
#define S_DMIC2_ADDR                                        695
#define S_DMIC2_ADDR_END                                    706
#define S_DMIC2_sizeof                                      12
#define S_DMIC3_ADDR                                        707
#define S_DMIC3_ADDR_END                                    718
#define S_DMIC3_sizeof                                      12
#define S_AMIC_ADDR                                         719
#define S_AMIC_ADDR_END                                     730
#define S_AMIC_sizeof                                       12
#define S_DMIC1_L_ADDR                                      731
#define S_DMIC1_L_ADDR_END                                  742
#define S_DMIC1_L_sizeof                                    12
#define S_DMIC1_R_ADDR                                      743
#define S_DMIC1_R_ADDR_END                                  754
#define S_DMIC1_R_sizeof                                    12
#define S_DMIC2_L_ADDR                                      755
#define S_DMIC2_L_ADDR_END                                  766
#define S_DMIC2_L_sizeof                                    12
#define S_DMIC2_R_ADDR                                      767
#define S_DMIC2_R_ADDR_END                                  778
#define S_DMIC2_R_sizeof                                    12
#define S_DMIC3_L_ADDR                                      779
#define S_DMIC3_L_ADDR_END                                  790
#define S_DMIC3_L_sizeof                                    12
#define S_DMIC3_R_ADDR                                      791
#define S_DMIC3_R_ADDR_END                                  802
#define S_DMIC3_R_sizeof                                    12
#define S_BT_UL_L_ADDR                                      803
#define S_BT_UL_L_ADDR_END                                  814
#define S_BT_UL_L_sizeof                                    12
#define S_BT_UL_R_ADDR                                      815
#define S_BT_UL_R_ADDR_END                                  826
#define S_BT_UL_R_sizeof                                    12
#define S_AMIC_L_ADDR                                       827
#define S_AMIC_L_ADDR_END                                   838
#define S_AMIC_L_sizeof                                     12
#define S_AMIC_R_ADDR                                       839
#define S_AMIC_R_ADDR_END                                   850
#define S_AMIC_R_sizeof                                     12
#define S_EchoRef_L_ADDR                                    851
#define S_EchoRef_L_ADDR_END                                862
#define S_EchoRef_L_sizeof                                  12
#define S_EchoRef_R_ADDR                                    863
#define S_EchoRef_R_ADDR_END                                874
#define S_EchoRef_R_sizeof                                  12
#define S_MM_DL_L_ADDR                                      875
#define S_MM_DL_L_ADDR_END                                  886
#define S_MM_DL_L_sizeof                                    12
#define S_MM_DL_R_ADDR                                      887
#define S_MM_DL_R_ADDR_END                                  898
#define S_MM_DL_R_sizeof                                    12
#define S_MM_UL_ADDR                                        899
#define S_MM_UL_ADDR_END                                    1018
#define S_MM_UL_sizeof                                      120
#define S_AMIC_96k_ADDR                                     1019
#define S_AMIC_96k_ADDR_END                                 1042
#define S_AMIC_96k_sizeof                                   24
#define S_DMIC0_96k_ADDR                                    1043
#define S_DMIC0_96k_ADDR_END                                1066
#define S_DMIC0_96k_sizeof                                  24
#define S_DMIC1_96k_ADDR                                    1067
#define S_DMIC1_96k_ADDR_END                                1090
#define S_DMIC1_96k_sizeof                                  24
#define S_DMIC2_96k_ADDR                                    1091
#define S_DMIC2_96k_ADDR_END                                1114
#define S_DMIC2_96k_sizeof                                  24
#define S_UL_VX_UL_48_8K_ADDR                               1115
#define S_UL_VX_UL_48_8K_ADDR_END                           1126
#define S_UL_VX_UL_48_8K_sizeof                             12
#define S_UL_VX_UL_48_16K_ADDR                              1127
#define S_UL_VX_UL_48_16K_ADDR_END                          1138
#define S_UL_VX_UL_48_16K_sizeof                            12
#define S_UL_MIC_48K_ADDR                                   1139
#define S_UL_MIC_48K_ADDR_END                               1150
#define S_UL_MIC_48K_sizeof                                 12
#define S_Voice_8k_UL_ADDR                                  1151
#define S_Voice_8k_UL_ADDR_END                              1153
#define S_Voice_8k_UL_sizeof                                3
#define S_Voice_8k_DL_ADDR                                  1154
#define S_Voice_8k_DL_ADDR_END                              1155
#define S_Voice_8k_DL_sizeof                                2
#define S_McPDM_Out1_ADDR                                   1156
#define S_McPDM_Out1_ADDR_END                               1179
#define S_McPDM_Out1_sizeof                                 24
#define S_McPDM_Out2_ADDR                                   1180
#define S_McPDM_Out2_ADDR_END                               1203
#define S_McPDM_Out2_sizeof                                 24
#define S_McPDM_Out3_ADDR                                   1204
#define S_McPDM_Out3_ADDR_END                               1227
#define S_McPDM_Out3_sizeof                                 24
#define S_Voice_16k_UL_ADDR                                 1228
#define S_Voice_16k_UL_ADDR_END                             1232
#define S_Voice_16k_UL_sizeof                               5
#define S_Voice_16k_DL_ADDR                                 1233
#define S_Voice_16k_DL_ADDR_END                             1236
#define S_Voice_16k_DL_sizeof                               4
#define S_XinASRC_DL_VX_ADDR                                1237
#define S_XinASRC_DL_VX_ADDR_END                            1276
#define S_XinASRC_DL_VX_sizeof                              40
#define S_XinASRC_UL_VX_ADDR                                1277
#define S_XinASRC_UL_VX_ADDR_END                            1316
#define S_XinASRC_UL_VX_sizeof                              40
#define S_XinASRC_MM_EXT_IN_ADDR                            1317
#define S_XinASRC_MM_EXT_IN_ADDR_END                        1356
#define S_XinASRC_MM_EXT_IN_sizeof                          40
#define S_VX_REC_ADDR                                       1357
#define S_VX_REC_ADDR_END                                   1368
#define S_VX_REC_sizeof                                     12
#define S_VX_REC_L_ADDR                                     1369
#define S_VX_REC_L_ADDR_END                                 1380
#define S_VX_REC_L_sizeof                                   12
#define S_VX_REC_R_ADDR                                     1381
#define S_VX_REC_R_ADDR_END                                 1392
#define S_VX_REC_R_sizeof                                   12
#define S_DL2_M_L_ADDR                                      1393
#define S_DL2_M_L_ADDR_END                                  1404
#define S_DL2_M_L_sizeof                                    12
#define S_DL2_M_R_ADDR                                      1405
#define S_DL2_M_R_ADDR_END                                  1416
#define S_DL2_M_R_sizeof                                    12
#define S_DL2_M_LR_EQ_data_ADDR                             1417
#define S_DL2_M_LR_EQ_data_ADDR_END                         1441
#define S_DL2_M_LR_EQ_data_sizeof                           25
#define S_DL1_M_EQ_data_ADDR                                1442
#define S_DL1_M_EQ_data_ADDR_END                            1466
#define S_DL1_M_EQ_data_sizeof                              25
#define S_EARP_48_96_LP_data_ADDR                           1467
#define S_EARP_48_96_LP_data_ADDR_END                       1481
#define S_EARP_48_96_LP_data_sizeof                         15
#define S_IHF_48_96_LP_data_ADDR                            1482
#define S_IHF_48_96_LP_data_ADDR_END                        1496
#define S_IHF_48_96_LP_data_sizeof                          15
#define S_VX_UL_8_TEMP_ADDR                                 1497
#define S_VX_UL_8_TEMP_ADDR_END                             1498
#define S_VX_UL_8_TEMP_sizeof                               2
#define S_VX_UL_16_TEMP_ADDR                                1499
#define S_VX_UL_16_TEMP_ADDR_END                            1502
#define S_VX_UL_16_TEMP_sizeof                              4
#define S_VX_DL_8_48_LP_data_ADDR                           1503
#define S_VX_DL_8_48_LP_data_ADDR_END                       1515
#define S_VX_DL_8_48_LP_data_sizeof                         13
#define S_VX_DL_8_48_HP_data_ADDR                           1516
#define S_VX_DL_8_48_HP_data_ADDR_END                       1522
#define S_VX_DL_8_48_HP_data_sizeof                         7
#define S_VX_DL_16_48_LP_data_ADDR                          1523
#define S_VX_DL_16_48_LP_data_ADDR_END                      1535
#define S_VX_DL_16_48_LP_data_sizeof                        13
#define S_VX_DL_16_48_HP_data_ADDR                          1536
#define S_VX_DL_16_48_HP_data_ADDR_END                      1540
#define S_VX_DL_16_48_HP_data_sizeof                        5
#define S_VX_UL_48_8_LP_data_ADDR                           1541
#define S_VX_UL_48_8_LP_data_ADDR_END                       1553
#define S_VX_UL_48_8_LP_data_sizeof                         13
#define S_VX_UL_48_8_HP_data_ADDR                           1554
#define S_VX_UL_48_8_HP_data_ADDR_END                       1560
#define S_VX_UL_48_8_HP_data_sizeof                         7
#define S_VX_UL_48_16_LP_data_ADDR                          1561
#define S_VX_UL_48_16_LP_data_ADDR_END                      1573
#define S_VX_UL_48_16_LP_data_sizeof                        13
#define S_VX_UL_48_16_HP_data_ADDR                          1574
#define S_VX_UL_48_16_HP_data_ADDR_END                      1578
#define S_VX_UL_48_16_HP_data_sizeof                        5
#define S_BT_UL_8_48_LP_data_ADDR                           1579
#define S_BT_UL_8_48_LP_data_ADDR_END                       1591
#define S_BT_UL_8_48_LP_data_sizeof                         13
#define S_BT_UL_8_48_HP_data_ADDR                           1592
#define S_BT_UL_8_48_HP_data_ADDR_END                       1598
#define S_BT_UL_8_48_HP_data_sizeof                         7
#define S_BT_UL_16_48_LP_data_ADDR                          1599
#define S_BT_UL_16_48_LP_data_ADDR_END                      1611
#define S_BT_UL_16_48_LP_data_sizeof                        13
#define S_BT_UL_16_48_HP_data_ADDR                          1612
#define S_BT_UL_16_48_HP_data_ADDR_END                      1616
#define S_BT_UL_16_48_HP_data_sizeof                        5
#define S_BT_DL_48_8_LP_data_ADDR                           1617
#define S_BT_DL_48_8_LP_data_ADDR_END                       1629
#define S_BT_DL_48_8_LP_data_sizeof                         13
#define S_BT_DL_48_8_HP_data_ADDR                           1630
#define S_BT_DL_48_8_HP_data_ADDR_END                       1636
#define S_BT_DL_48_8_HP_data_sizeof                         7
#define S_BT_DL_48_16_LP_data_ADDR                          1637
#define S_BT_DL_48_16_LP_data_ADDR_END                      1649
#define S_BT_DL_48_16_LP_data_sizeof                        13
#define S_BT_DL_48_16_HP_data_ADDR                          1650
#define S_BT_DL_48_16_HP_data_ADDR_END                      1654
#define S_BT_DL_48_16_HP_data_sizeof                        5
#define S_ECHO_REF_48_8_LP_data_ADDR                        1655
#define S_ECHO_REF_48_8_LP_data_ADDR_END                    1667
#define S_ECHO_REF_48_8_LP_data_sizeof                      13
#define S_ECHO_REF_48_8_HP_data_ADDR                        1668
#define S_ECHO_REF_48_8_HP_data_ADDR_END                    1674
#define S_ECHO_REF_48_8_HP_data_sizeof                      7
#define S_ECHO_REF_48_16_LP_data_ADDR                       1675
#define S_ECHO_REF_48_16_LP_data_ADDR_END                   1687
#define S_ECHO_REF_48_16_LP_data_sizeof                     13
#define S_ECHO_REF_48_16_HP_data_ADDR                       1688
#define S_ECHO_REF_48_16_HP_data_ADDR_END                   1692
#define S_ECHO_REF_48_16_HP_data_sizeof                     5
#define S_XinASRC_ECHO_REF_ADDR                             1693
#define S_XinASRC_ECHO_REF_ADDR_END                         1732
#define S_XinASRC_ECHO_REF_sizeof                           40
#define S_ECHO_REF_16K_ADDR                                 1733
#define S_ECHO_REF_16K_ADDR_END                             1737
#define S_ECHO_REF_16K_sizeof                               5
#define S_ECHO_REF_8K_ADDR                                  1738
#define S_ECHO_REF_8K_ADDR_END                              1740
#define S_ECHO_REF_8K_sizeof                                3
#define S_DL1_EQ_ADDR                                       1741
#define S_DL1_EQ_ADDR_END                                   1752
#define S_DL1_EQ_sizeof                                     12
#define S_DL2_EQ_ADDR                                       1753
#define S_DL2_EQ_ADDR_END                                   1764
#define S_DL2_EQ_sizeof                                     12
#define S_DL1_GAIN_out_ADDR                                 1765
#define S_DL1_GAIN_out_ADDR_END                             1776
#define S_DL1_GAIN_out_sizeof                               12
#define S_DL2_GAIN_out_ADDR                                 1777
#define S_DL2_GAIN_out_ADDR_END                             1788
#define S_DL2_GAIN_out_sizeof                               12
#define S_DC_HS_ADDR                                        1789
#define S_DC_HS_ADDR_END                                    1789
#define S_DC_HS_sizeof                                      1
#define S_DC_HF_ADDR                                        1790
#define S_DC_HF_ADDR_END                                    1790
#define S_DC_HF_sizeof                                      1
#define S_McASP1_ADDR                                       1791
#define S_McASP1_ADDR_END                                   1796
#define S_McASP1_sizeof                                     6
#define S_Rnoise_mem_ADDR                                   1797
#define S_Rnoise_mem_ADDR_END                               1797
#define S_Rnoise_mem_sizeof                                 1
#define S_Ctrl_ADDR                                         1798
#define S_Ctrl_ADDR_END                                     1815
#define S_Ctrl_sizeof                                       18
#define S_AMIC_96_48_data_ADDR                              1816
#define S_AMIC_96_48_data_ADDR_END                          1834
#define S_AMIC_96_48_data_sizeof                            19
#define S_DMIC0_96_48_data_ADDR                             1835
#define S_DMIC0_96_48_data_ADDR_END                         1853
#define S_DMIC0_96_48_data_sizeof                           19
#define S_DMIC1_96_48_data_ADDR                             1854
#define S_DMIC1_96_48_data_ADDR_END                         1872
#define S_DMIC1_96_48_data_sizeof                           19
#define S_DMIC2_96_48_data_ADDR                             1873
#define S_DMIC2_96_48_data_ADDR_END                         1891
#define S_DMIC2_96_48_data_sizeof                           19
#define S_DBG_8K_PATTERN_ADDR                               1892
#define S_DBG_8K_PATTERN_ADDR_END                           1893
#define S_DBG_8K_PATTERN_sizeof                             2
#define S_DBG_16K_PATTERN_ADDR                              1894
#define S_DBG_16K_PATTERN_ADDR_END                          1897
#define S_DBG_16K_PATTERN_sizeof                            4
#define S_DBG_24K_PATTERN_ADDR                              1898
#define S_DBG_24K_PATTERN_ADDR_END                          1903
#define S_DBG_24K_PATTERN_sizeof                            6
#define S_DBG_48K_PATTERN_ADDR                              1904
#define S_DBG_48K_PATTERN_ADDR_END                          1915
#define S_DBG_48K_PATTERN_sizeof                            12
#define S_DBG_96K_PATTERN_ADDR                              1916
#define S_DBG_96K_PATTERN_ADDR_END                          1939
#define S_DBG_96K_PATTERN_sizeof                            24
#define S_MM_EXT_IN_ADDR                                    1940
#define S_MM_EXT_IN_ADDR_END                                1951
#define S_MM_EXT_IN_sizeof                                  12
#define S_MM_EXT_IN_L_ADDR                                  1952
#define S_MM_EXT_IN_L_ADDR_END                              1963
#define S_MM_EXT_IN_L_sizeof                                12
#define S_MM_EXT_IN_R_ADDR                                  1964
#define S_MM_EXT_IN_R_ADDR_END                              1975
#define S_MM_EXT_IN_R_sizeof                                12
#define S_MIC4_ADDR                                         1976
#define S_MIC4_ADDR_END                                     1987
#define S_MIC4_sizeof                                       12
#define S_MIC4_L_ADDR                                       1988
#define S_MIC4_L_ADDR_END                                   1999
#define S_MIC4_L_sizeof                                     12
#define S_SATURATION_7FFF_ADDR                              2000
#define S_SATURATION_7FFF_ADDR_END                          2000
#define S_SATURATION_7FFF_sizeof                            1
#define S_SATURATION_ADDR                                   2001
#define S_SATURATION_ADDR_END                               2001
#define S_SATURATION_sizeof                                 1
#define S_XinASRC_BT_UL_ADDR                                2002
#define S_XinASRC_BT_UL_ADDR_END                            2041
#define S_XinASRC_BT_UL_sizeof                              40
#define S_XinASRC_BT_DL_ADDR                                2042
#define S_XinASRC_BT_DL_ADDR_END                            2081
#define S_XinASRC_BT_DL_sizeof                              40
#define S_BT_DL_8k_TEMP_ADDR                                2082
#define S_BT_DL_8k_TEMP_ADDR_END                            2083
#define S_BT_DL_8k_TEMP_sizeof                              2
#define S_BT_DL_16k_TEMP_ADDR                               2084
#define S_BT_DL_16k_TEMP_ADDR_END                           2087
#define S_BT_DL_16k_TEMP_sizeof                             4
#define S_VX_DL_8_48_OSR_LP_data_ADDR                       2088
#define S_VX_DL_8_48_OSR_LP_data_ADDR_END                   2115
#define S_VX_DL_8_48_OSR_LP_data_sizeof                     28
#define S_BT_UL_8_48_OSR_LP_data_ADDR                       2116
#define S_BT_UL_8_48_OSR_LP_data_ADDR_END                   2143
#define S_BT_UL_8_48_OSR_LP_data_sizeof                     28
#define S_MM_DL_44P1_ADDR                                   2144
#define S_MM_DL_44P1_ADDR_END                               2239
#define S_MM_DL_44P1_sizeof                                 96
#define S_TONES_44P1_ADDR                                   2240
#define S_TONES_44P1_ADDR_END                               2335
#define S_TONES_44P1_sizeof                                 96
#define S_MM_DL_44P1_XK_ADDR                                2336
#define S_MM_DL_44P1_XK_ADDR_END                            2337
#define S_MM_DL_44P1_XK_sizeof                              2
#define S_TONES_44P1_XK_ADDR                                2338
#define S_TONES_44P1_XK_ADDR_END                            2339
#define S_TONES_44P1_XK_sizeof                              2
#define S_SRC_44P1_MULFAC1_ADDR                             2340
#define S_SRC_44P1_MULFAC1_ADDR_END                         2340
#define S_SRC_44P1_MULFAC1_sizeof                           1
#define S_SATURATION_EQ_ADDR                                2341
#define S_SATURATION_EQ_ADDR_END                            2341
#define S_SATURATION_EQ_sizeof                              1
#define S_BT_DL_48_8_LP_NEW_data_ADDR                       2342
#define S_BT_DL_48_8_LP_NEW_data_ADDR_END                   2358
#define S_BT_DL_48_8_LP_NEW_data_sizeof                     17
#define S_BT_DL_8_48_OSR_LP_data_ADDR                       2359
#define S_BT_DL_8_48_OSR_LP_data_ADDR_END                   2479
#define S_BT_DL_8_48_OSR_LP_data_sizeof                     121
#define S_VX_UL_48_8_LP_NEW_data_ADDR                       2480
#define S_VX_UL_48_8_LP_NEW_data_ADDR_END                   2496
#define S_VX_UL_48_8_LP_NEW_data_sizeof                     17
#define S_VX_UL_8_48_OSR_LP_data_ADDR                       2497
#define S_VX_UL_8_48_OSR_LP_data_ADDR_END                   2617
#define S_VX_UL_8_48_OSR_LP_data_sizeof                     121
#define S_EARP_48_96_LP_NEW_data_ADDR                       2618
#define S_EARP_48_96_LP_NEW_data_ADDR_END                   2636
#define S_EARP_48_96_LP_NEW_data_sizeof                     19
#define S_IHF_48_96_LP_NEW_data_ADDR                        2637
#define S_IHF_48_96_LP_NEW_data_ADDR_END                    2655
#define S_IHF_48_96_LP_NEW_data_sizeof                      19
#define S_DMIC1_48_EQ_data_ADDR                             2656
#define S_DMIC1_48_EQ_data_ADDR_END                         2674
#define S_DMIC1_48_EQ_data_sizeof                           19
#define S_DL1_M_EQ_BQ_1_data_ADDR                           2675
#define S_DL1_M_EQ_BQ_1_data_ADDR_END                       2679
#define S_DL1_M_EQ_BQ_1_data_sizeof                         5
#define S_DL1_M_EQ_BQ_2_data_ADDR                           2680
#define S_DL1_M_EQ_BQ_2_data_ADDR_END                       2684
#define S_DL1_M_EQ_BQ_2_data_sizeof                         5
#define S_DL1_M_EQ_BQ_3_data_ADDR                           2685
#define S_DL1_M_EQ_BQ_3_data_ADDR_END                       2689
#define S_DL1_M_EQ_BQ_3_data_sizeof                         5
#define S_DL1_M_EQ_BQ_4_data_ADDR                           2690
#define S_DL1_M_EQ_BQ_4_data_ADDR_END                       2694
#define S_DL1_M_EQ_BQ_4_data_sizeof                         5
#define S_DL1_M_EQ_BQ_5_data_ADDR                           2695
#define S_DL1_M_EQ_BQ_5_data_ADDR_END                       2699
#define S_DL1_M_EQ_BQ_5_data_sizeof                         5
#endif /* _ABESM_ADDR_H_ */
