[13:05:34.872] <TB0>     INFO: *** Welcome to pxar ***
[13:05:34.872] <TB0>     INFO: *** Today: 2016/05/31
[13:05:34.879] <TB0>     INFO: *** Version: b2a7-dirty
[13:05:34.879] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C15.dat
[13:05:34.880] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:05:34.880] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//defaultMaskFile.dat
[13:05:34.880] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters_C15.dat
[13:05:34.955] <TB0>     INFO:         clk: 4
[13:05:34.955] <TB0>     INFO:         ctr: 4
[13:05:34.955] <TB0>     INFO:         sda: 19
[13:05:34.955] <TB0>     INFO:         tin: 9
[13:05:34.955] <TB0>     INFO:         level: 15
[13:05:34.955] <TB0>     INFO:         triggerdelay: 0
[13:05:34.955] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:05:34.955] <TB0>     INFO: Log level: DEBUG
[13:05:34.966] <TB0>     INFO: Found DTB DTB_WWXGRB
[13:05:34.978] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[13:05:34.981] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[13:05:34.983] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[13:05:36.537] <TB0>     INFO: DUT info: 
[13:05:36.537] <TB0>     INFO: The DUT currently contains the following objects:
[13:05:36.537] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:05:36.537] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[13:05:36.537] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[13:05:36.537] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:05:36.537] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:05:36.538] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:05:36.538] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:05:36.538] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:05:36.538] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:05:36.538] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:05:36.538] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:05:36.538] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:05:36.538] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:05:36.538] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:05:36.538] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:05:36.538] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:05:36.538] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:05:36.538] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:05:36.538] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:05:36.538] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:05:36.538] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:05:36.538] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:05:36.538] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:05:36.538] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:05:36.538] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:05:36.538] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:05:36.538] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:05:36.538] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:05:36.538] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:05:36.538] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:05:36.538] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:05:36.538] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:05:36.538] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:05:36.538] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:05:36.538] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:05:36.538] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:05:36.538] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:05:36.538] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:05:36.538] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:05:36.538] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:05:36.538] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:05:36.538] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:05:36.538] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:05:36.538] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:05:36.538] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:05:36.538] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:05:36.538] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:05:36.538] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:05:36.538] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:05:36.538] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:05:36.538] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:05:36.538] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:05:36.538] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:05:36.538] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:05:36.538] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:05:36.539] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:05:36.540] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:05:36.540] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:05:36.540] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:05:36.540] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:05:36.540] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:05:36.540] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:05:36.540] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:05:36.540] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:05:36.540] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:05:36.540] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:05:36.540] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:05:36.540] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:05:36.540] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:05:36.540] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:05:36.540] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:05:36.540] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:05:36.540] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:05:36.540] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:05:36.540] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:05:36.540] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:05:36.540] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:05:36.540] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:05:36.540] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:05:36.540] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:05:36.540] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:05:36.540] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:05:36.540] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:05:36.540] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:05:36.540] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:05:36.540] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:05:36.540] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:05:36.540] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:05:36.540] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:05:36.540] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:05:36.549] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32972800
[13:05:36.549] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xd43f90
[13:05:36.549] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xcb8770
[13:05:36.549] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7ff40dd94010
[13:05:36.549] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7ff413fff510
[13:05:36.549] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33038336 fPxarMemory = 0x7ff40dd94010
[13:05:36.550] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 374.6mA
[13:05:36.551] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 462.3mA
[13:05:36.551] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.3 C
[13:05:36.551] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:05:36.952] <TB0>     INFO: enter 'restricted' command line mode
[13:05:36.952] <TB0>     INFO: enter test to run
[13:05:36.952] <TB0>     INFO:   test: FPIXTest no parameter change
[13:05:36.952] <TB0>     INFO:   running: fpixtest
[13:05:36.952] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:05:36.955] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:05:36.955] <TB0>     INFO: ######################################################################
[13:05:36.955] <TB0>     INFO: PixTestFPIXTest::doTest()
[13:05:36.955] <TB0>     INFO: ######################################################################
[13:05:36.958] <TB0>     INFO: ######################################################################
[13:05:36.958] <TB0>     INFO: PixTestPretest::doTest()
[13:05:36.958] <TB0>     INFO: ######################################################################
[13:05:36.961] <TB0>     INFO:    ----------------------------------------------------------------------
[13:05:36.961] <TB0>     INFO:    PixTestPretest::programROC() 
[13:05:36.961] <TB0>     INFO:    ----------------------------------------------------------------------
[13:05:54.978] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:05:54.978] <TB0>     INFO: IA differences per ROC:  17.7 16.9 20.1 19.3 17.7 19.3 21.7 18.5 18.5 17.7 16.9 16.9 20.1 15.3 20.1 20.1
[13:05:55.053] <TB0>     INFO:    ----------------------------------------------------------------------
[13:05:55.053] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:05:55.053] <TB0>     INFO:    ----------------------------------------------------------------------
[13:05:55.156] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 70.0312 mA
[13:05:55.258] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 22.3687 mA
[13:05:55.358] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  88 Ia 24.7687 mA
[13:05:55.460] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  84 Ia 24.7687 mA
[13:05:55.563] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  80 Ia 23.9688 mA
[13:05:55.665] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 21.5687 mA
[13:05:55.766] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  93 Ia 24.7687 mA
[13:05:55.867] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  89 Ia 23.9688 mA
[13:05:55.968] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 24.7687 mA
[13:05:56.069] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  74 Ia 23.9688 mA
[13:05:56.170] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.9688 mA
[13:05:56.272] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 22.3687 mA
[13:05:56.373] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  88 Ia 24.7687 mA
[13:05:56.474] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  84 Ia 23.9688 mA
[13:05:56.575] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 24.7687 mA
[13:05:56.676] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  74 Ia 23.1688 mA
[13:05:56.778] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  79 Ia 23.9688 mA
[13:05:56.879] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 25.5688 mA
[13:05:56.980] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  70 Ia 23.9688 mA
[13:05:57.081] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 22.3687 mA
[13:05:57.182] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  88 Ia 24.7687 mA
[13:05:57.283] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  84 Ia 24.7687 mA
[13:05:57.384] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  80 Ia 23.9688 mA
[13:05:57.486] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 22.3687 mA
[13:05:57.587] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  88 Ia 24.7687 mA
[13:05:57.687] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  84 Ia 23.9688 mA
[13:05:57.792] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 22.3687 mA
[13:05:57.895] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  88 Ia 23.9688 mA
[13:05:57.996] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 21.5687 mA
[13:05:58.097] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  93 Ia 24.7687 mA
[13:05:58.198] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  89 Ia 23.9688 mA
[13:05:58.299] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 22.3687 mA
[13:05:58.400] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  88 Ia 23.9688 mA
[13:05:58.501] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.9688 mA
[13:05:58.602] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 19.9688 mA
[13:05:58.703] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana 102 Ia 24.7687 mA
[13:05:58.804] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  98 Ia 23.9688 mA
[13:05:58.905] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 24.7687 mA
[13:05:59.006] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  74 Ia 23.9688 mA
[13:05:59.107] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.9688 mA
[13:05:59.141] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  80
[13:05:59.141] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  89
[13:05:59.142] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  74
[13:05:59.142] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  78
[13:05:59.142] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  84
[13:05:59.142] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  79
[13:05:59.143] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  70
[13:05:59.143] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  80
[13:05:59.143] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  84
[13:05:59.143] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  88
[13:05:59.143] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  89
[13:05:59.144] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  88
[13:05:59.144] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  78
[13:05:59.144] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  98
[13:05:59.144] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  74
[13:05:59.144] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  78
[13:06:00.972] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 391.5 mA = 24.4688 mA/ROC
[13:06:00.973] <TB0>     INFO: i(loss) [mA/ROC]:     19.3  20.1  20.1  20.1  20.1  20.1  20.1  20.1  20.1  20.1  19.3  19.3  20.9  19.3  19.3  20.1
[13:06:01.011] <TB0>     INFO:    ----------------------------------------------------------------------
[13:06:01.011] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[13:06:01.011] <TB0>     INFO:    ----------------------------------------------------------------------
[13:06:01.147] <TB0>     INFO: Expecting 231680 events.
[13:06:09.391] <TB0>     INFO: 231680 events read in total (7526ms).
[13:06:09.548] <TB0>     INFO: Test took 8534ms.
[13:06:09.750] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 104 and Delta(CalDel) = 62
[13:06:09.753] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 90 and Delta(CalDel) = 63
[13:06:09.757] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 110 and Delta(CalDel) = 61
[13:06:09.760] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 105 and Delta(CalDel) = 59
[13:06:09.764] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 92 and Delta(CalDel) = 61
[13:06:09.767] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 85 and Delta(CalDel) = 64
[13:06:09.771] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 113 and Delta(CalDel) = 61
[13:06:09.774] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 92 and Delta(CalDel) = 64
[13:06:09.778] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 83 and Delta(CalDel) = 64
[13:06:09.782] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 73 and Delta(CalDel) = 61
[13:06:09.785] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 79 and Delta(CalDel) = 61
[13:06:09.789] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 89 and Delta(CalDel) = 59
[13:06:09.792] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 131 and Delta(CalDel) = 58
[13:06:09.799] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 106 and Delta(CalDel) = 56
[13:06:09.803] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 99 and Delta(CalDel) = 58
[13:06:09.808] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 88 and Delta(CalDel) = 63
[13:06:09.858] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:06:09.893] <TB0>     INFO:    ----------------------------------------------------------------------
[13:06:09.893] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:06:09.893] <TB0>     INFO:    ----------------------------------------------------------------------
[13:06:10.029] <TB0>     INFO: Expecting 231680 events.
[13:06:18.296] <TB0>     INFO: 231680 events read in total (7552ms).
[13:06:18.301] <TB0>     INFO: Test took 8403ms.
[13:06:18.326] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[13:06:18.626] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 149 +/- 31.5
[13:06:18.630] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 30.5
[13:06:18.633] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 30.5
[13:06:18.637] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 147 +/- 31.5
[13:06:18.640] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 161 +/- 31.5
[13:06:18.650] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 28.5
[13:06:18.653] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[13:06:18.657] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 157 +/- 31.5
[13:06:18.660] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 30.5
[13:06:18.664] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 29.5
[13:06:18.668] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 30.5
[13:06:18.671] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 29.5
[13:06:18.675] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 29.5
[13:06:18.679] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 29
[13:06:18.684] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 152 +/- 31.5
[13:06:18.722] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:06:18.722] <TB0>     INFO: CalDel:      143   149   137   142   147   161   137   143   157   138   138   144   124   126   126   152
[13:06:18.722] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:06:18.732] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C0.dat
[13:06:18.732] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C1.dat
[13:06:18.732] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C2.dat
[13:06:18.733] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C3.dat
[13:06:18.733] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C4.dat
[13:06:18.733] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C5.dat
[13:06:18.733] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C6.dat
[13:06:18.733] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C7.dat
[13:06:18.733] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C8.dat
[13:06:18.734] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C9.dat
[13:06:18.734] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C10.dat
[13:06:18.734] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C11.dat
[13:06:18.734] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C12.dat
[13:06:18.734] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C13.dat
[13:06:18.734] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C14.dat
[13:06:18.734] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C15.dat
[13:06:18.735] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:06:18.735] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:06:18.735] <TB0>     INFO: PixTestPretest::doTest() done, duration: 41 seconds
[13:06:18.735] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:06:18.827] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:06:18.827] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:06:18.827] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:06:18.827] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:06:18.829] <TB0>     INFO: ######################################################################
[13:06:18.830] <TB0>     INFO: PixTestTiming::doTest()
[13:06:18.830] <TB0>     INFO: ######################################################################
[13:06:18.830] <TB0>     INFO:    ----------------------------------------------------------------------
[13:06:18.830] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[13:06:18.830] <TB0>     INFO:    ----------------------------------------------------------------------
[13:06:18.830] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:06:20.727] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:06:22.004] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:06:25.277] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:06:27.551] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:06:29.830] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:06:32.106] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:06:34.381] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:06:36.657] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:06:38.936] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:06:41.214] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:06:43.487] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:06:45.761] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:06:48.037] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:06:50.311] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:06:52.586] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:06:54.861] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:06:56.382] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:06:57.903] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:06:59.423] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:07:00.944] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:07:02.463] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:07:03.985] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:07:05.504] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:07:07.025] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:07:08.544] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:07:10.069] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:07:11.593] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:07:13.118] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:07:14.642] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:07:16.169] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:07:17.690] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:07:19.213] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:07:20.734] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:07:22.253] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:07:23.773] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:07:25.294] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:07:26.814] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:07:31.341] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:07:32.861] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:07:34.384] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:07:36.657] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:07:38.179] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:07:51.617] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:07:53.138] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:07:54.660] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:07:56.182] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:07:57.702] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:07:59.223] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:08:01.498] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:08:03.777] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:08:06.050] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:08:08.330] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:08:10.608] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:08:12.886] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:08:15.161] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:08:17.434] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:08:19.715] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:08:21.992] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:08:24.268] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:08:26.543] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:08:28.816] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:08:31.089] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:08:33.367] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:08:35.642] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:08:37.915] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:08:40.188] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:08:42.464] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:08:44.739] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:08:47.012] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:08:49.287] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:08:51.560] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:08:53.837] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:08:56.107] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:08:58.381] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:09:00.655] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:09:02.928] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:09:05.203] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:09:07.478] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:09:09.753] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:09:12.026] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:09:13.546] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:09:15.066] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:09:16.586] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:09:18.106] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:09:19.628] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:09:21.147] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:09:22.668] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:09:24.188] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:09:27.965] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:09:31.741] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:09:35.519] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:09:39.295] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:09:43.072] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:09:46.849] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:09:50.625] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:09:54.410] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:09:55.927] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:09:57.453] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:09:58.976] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:10:00.503] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:10:02.029] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:10:16.581] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:10:18.101] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:10:19.624] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:10:21.897] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:10:23.421] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:10:24.942] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:10:26.464] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:10:27.988] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:10:29.509] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:10:31.030] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:10:32.549] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:10:34.839] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:10:37.115] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:10:58.641] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:11:00.916] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:11:03.205] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:11:05.478] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:11:07.759] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:11:10.062] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:11:12.336] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:11:14.621] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:11:16.894] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:11:19.172] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:11:21.447] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:11:23.727] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:11:26.009] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:11:28.669] <TB0>     INFO: TBM Phase Settings: 248
[13:11:28.669] <TB0>     INFO: 400MHz Phase: 6
[13:11:28.669] <TB0>     INFO: 160MHz Phase: 7
[13:11:28.669] <TB0>     INFO: Functional Phase Area: 4
[13:11:28.672] <TB0>     INFO: Test took 309842 ms.
[13:11:28.672] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:11:28.672] <TB0>     INFO:    ----------------------------------------------------------------------
[13:11:28.672] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[13:11:28.672] <TB0>     INFO:    ----------------------------------------------------------------------
[13:11:28.673] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:11:32.070] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:11:35.849] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:11:39.636] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:11:43.414] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:11:47.190] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:11:50.967] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:11:54.742] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:11:56.267] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:11:57.790] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:11:59.315] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:12:00.835] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:12:02.356] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:12:03.875] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:12:05.404] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:12:06.932] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:12:08.453] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:12:09.978] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:12:11.503] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:12:13.778] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:12:16.068] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:12:18.357] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:12:20.631] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:12:22.905] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:12:24.431] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:12:25.954] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:12:27.481] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:12:29.755] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:12:32.063] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:12:34.327] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:12:36.600] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:12:38.874] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:12:40.397] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:12:41.917] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:12:43.453] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:12:45.732] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:12:48.018] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:12:50.292] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:12:52.568] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:12:54.843] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:12:56.381] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:12:57.902] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:12:59.423] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:13:01.700] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:13:03.975] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:13:06.253] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:13:08.526] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:13:10.799] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:13:12.319] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:13:13.840] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:13:15.359] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:13:17.636] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:13:19.909] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:13:22.188] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:13:24.463] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:13:26.740] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:13:28.264] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:13:29.786] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:13:31.306] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:13:32.826] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:13:34.346] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:13:35.865] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:13:37.385] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:13:38.904] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:13:40.810] <TB0>     INFO: ROC Delay Settings: 228
[13:13:40.810] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[13:13:40.810] <TB0>     INFO: ROC Port 0 Delay: 4
[13:13:40.810] <TB0>     INFO: ROC Port 1 Delay: 4
[13:13:40.810] <TB0>     INFO: Functional ROC Area: 5
[13:13:40.813] <TB0>     INFO: Test took 132141 ms.
[13:13:40.813] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[13:13:40.813] <TB0>     INFO:    ----------------------------------------------------------------------
[13:13:40.813] <TB0>     INFO:    PixTestTiming::TimingTest()
[13:13:40.813] <TB0>     INFO:    ----------------------------------------------------------------------
[13:13:41.954] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80b1 4c08 4c08 4c08 4c08 4c08 4c08 4c08 4c08 e062 c000 a101 8000 4c08 4c08 4c08 4c08 4c08 4c08 4c08 4c08 e062 c000 
[13:13:41.954] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80c0 4c08 4c08 4c08 4c08 4c09 4c09 4c09 4c09 e022 c000 a102 8040 4c08 4c08 4c08 4c08 4c08 4c08 4c08 4c08 e022 c000 
[13:13:41.954] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8000 4c08 4c08 4c09 4c09 4c08 4c08 4c09 4c09 e022 c000 a103 80b1 4c08 4c08 4c08 4c08 4c08 4c08 4c08 4c08 e022 c000 
[13:13:41.954] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:13:56.347] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:13:56.347] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:14:11.038] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:14:11.038] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:14:25.480] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:14:25.480] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:14:39.939] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:14:39.939] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:14:54.537] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:14:54.537] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:15:09.025] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:15:09.025] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:15:23.373] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:15:23.373] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:15:37.849] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:15:37.849] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:15:52.377] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:15:52.377] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:16:06.706] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:16:07.089] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:16:07.103] <TB0>     INFO: Decoding statistics:
[13:16:07.103] <TB0>     INFO:   General information:
[13:16:07.103] <TB0>     INFO: 	 16bit words read:         240000000
[13:16:07.103] <TB0>     INFO: 	 valid events total:       20000000
[13:16:07.104] <TB0>     INFO: 	 empty events:             20000000
[13:16:07.104] <TB0>     INFO: 	 valid events with pixels: 0
[13:16:07.104] <TB0>     INFO: 	 valid pixel hits:         0
[13:16:07.104] <TB0>     INFO:   Event errors: 	           0
[13:16:07.104] <TB0>     INFO: 	 start marker:             0
[13:16:07.104] <TB0>     INFO: 	 stop marker:              0
[13:16:07.104] <TB0>     INFO: 	 overflow:                 0
[13:16:07.104] <TB0>     INFO: 	 invalid 5bit words:       0
[13:16:07.104] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[13:16:07.104] <TB0>     INFO:   TBM errors: 		           0
[13:16:07.104] <TB0>     INFO: 	 flawed TBM headers:       0
[13:16:07.104] <TB0>     INFO: 	 flawed TBM trailers:      0
[13:16:07.104] <TB0>     INFO: 	 event ID mismatches:      0
[13:16:07.104] <TB0>     INFO:   ROC errors: 		           0
[13:16:07.104] <TB0>     INFO: 	 missing ROC header(s):    0
[13:16:07.104] <TB0>     INFO: 	 misplaced readback start: 0
[13:16:07.104] <TB0>     INFO:   Pixel decoding errors:	   0
[13:16:07.104] <TB0>     INFO: 	 pixel data incomplete:    0
[13:16:07.104] <TB0>     INFO: 	 pixel address:            0
[13:16:07.104] <TB0>     INFO: 	 pulse height fill bit:    0
[13:16:07.104] <TB0>     INFO: 	 buffer corruption:        0
[13:16:07.104] <TB0>     INFO:    ----------------------------------------------------------------------
[13:16:07.104] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:16:07.104] <TB0>     INFO:    ----------------------------------------------------------------------
[13:16:07.104] <TB0>     INFO:    ----------------------------------------------------------------------
[13:16:07.104] <TB0>     INFO:    Read back bit status: 1
[13:16:07.104] <TB0>     INFO:    ----------------------------------------------------------------------
[13:16:07.104] <TB0>     INFO:    ----------------------------------------------------------------------
[13:16:07.104] <TB0>     INFO:    Timings are good!
[13:16:07.104] <TB0>     INFO:    ----------------------------------------------------------------------
[13:16:07.104] <TB0>     INFO: Test took 146291 ms.
[13:16:07.104] <TB0>     INFO: PixTestTiming::TimingTest() done.
[13:16:07.104] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:16:07.104] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:16:07.104] <TB0>     INFO: PixTestTiming::doTest took 588277 ms.
[13:16:07.104] <TB0>     INFO: PixTestTiming::doTest() done
[13:16:07.105] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:16:07.105] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[13:16:07.105] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[13:16:07.105] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[13:16:07.105] <TB0>     INFO: Write out ROCDelayScan3_V0
[13:16:07.105] <TB0>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[13:16:07.106] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:16:07.455] <TB0>     INFO: ######################################################################
[13:16:07.455] <TB0>     INFO: PixTestAlive::doTest()
[13:16:07.455] <TB0>     INFO: ######################################################################
[13:16:07.458] <TB0>     INFO:    ----------------------------------------------------------------------
[13:16:07.458] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:16:07.458] <TB0>     INFO:    ----------------------------------------------------------------------
[13:16:07.459] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:16:07.810] <TB0>     INFO: Expecting 41600 events.
[13:16:11.925] <TB0>     INFO: 41600 events read in total (3400ms).
[13:16:11.926] <TB0>     INFO: Test took 4467ms.
[13:16:11.934] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:16:11.934] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[13:16:11.934] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:16:12.311] <TB0>     INFO: PixTestAlive::aliveTest() done
[13:16:12.311] <TB0>     INFO: number of dead pixels (per ROC):     0    0    0    1    0    0    0    0    0    0    0    0    0    0    0    1
[13:16:12.311] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    1    0    0    0    0    0    0    0    0    0    0    0    1
[13:16:12.314] <TB0>     INFO:    ----------------------------------------------------------------------
[13:16:12.314] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:16:12.314] <TB0>     INFO:    ----------------------------------------------------------------------
[13:16:12.315] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:16:12.661] <TB0>     INFO: Expecting 41600 events.
[13:16:15.634] <TB0>     INFO: 41600 events read in total (2258ms).
[13:16:15.635] <TB0>     INFO: Test took 3320ms.
[13:16:15.635] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:16:15.635] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:16:15.635] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:16:15.635] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:16:16.040] <TB0>     INFO: PixTestAlive::maskTest() done
[13:16:16.040] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:16:16.045] <TB0>     INFO:    ----------------------------------------------------------------------
[13:16:16.045] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:16:16.045] <TB0>     INFO:    ----------------------------------------------------------------------
[13:16:16.046] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:16:16.390] <TB0>     INFO: Expecting 41600 events.
[13:16:20.488] <TB0>     INFO: 41600 events read in total (3383ms).
[13:16:20.488] <TB0>     INFO: Test took 4442ms.
[13:16:20.496] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:16:20.496] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[13:16:20.496] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:16:20.871] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[13:16:20.872] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:16:20.872] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:16:20.872] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[13:16:20.881] <TB0>     INFO: ######################################################################
[13:16:20.881] <TB0>     INFO: PixTestTrim::doTest()
[13:16:20.881] <TB0>     INFO: ######################################################################
[13:16:20.888] <TB0>     INFO:    ----------------------------------------------------------------------
[13:16:20.888] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:16:20.888] <TB0>     INFO:    ----------------------------------------------------------------------
[13:16:20.968] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:16:20.968] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:16:20.991] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:16:20.991] <TB0>     INFO:     run 1 of 1
[13:16:20.991] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:16:21.335] <TB0>     INFO: Expecting 5025280 events.
[13:17:06.037] <TB0>     INFO: 1363672 events read in total (43987ms).
[13:17:49.776] <TB0>     INFO: 2710560 events read in total (87726ms).
[13:18:33.838] <TB0>     INFO: 4069056 events read in total (131788ms).
[13:19:03.768] <TB0>     INFO: 5025280 events read in total (161718ms).
[13:19:03.814] <TB0>     INFO: Test took 162823ms.
[13:19:03.878] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:19:03.997] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:19:05.420] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:19:06.759] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:19:08.196] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:19:09.609] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:19:10.960] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:19:12.336] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:19:13.764] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:19:15.160] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:19:16.533] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:19:17.822] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:19:19.162] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:19:20.490] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:19:21.947] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:19:23.322] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:19:24.782] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:19:26.183] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 246353920
[13:19:26.186] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.3628 minThrLimit = 91.3625 minThrNLimit = 120.59 -> result = 91.3628 -> 91
[13:19:26.187] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.1805 minThrLimit = 87.1734 minThrNLimit = 111.299 -> result = 87.1805 -> 87
[13:19:26.187] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 107.941 minThrLimit = 107.9 minThrNLimit = 137.339 -> result = 107.941 -> 107
[13:19:26.187] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.517 minThrLimit = 88.4938 minThrNLimit = 119.383 -> result = 88.517 -> 88
[13:19:26.188] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.0886 minThrLimit = 86.075 minThrNLimit = 111.659 -> result = 86.0886 -> 86
[13:19:26.188] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.3677 minThrLimit = 87.3668 minThrNLimit = 116.243 -> result = 87.3677 -> 87
[13:19:26.189] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.2312 minThrLimit = 90.1795 minThrNLimit = 123.678 -> result = 90.2312 -> 90
[13:19:26.189] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.9387 minThrLimit = 97.9142 minThrNLimit = 123.982 -> result = 97.9387 -> 97
[13:19:26.190] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.5648 minThrLimit = 90.4588 minThrNLimit = 117.694 -> result = 90.5648 -> 90
[13:19:26.190] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.7058 minThrLimit = 84.6366 minThrNLimit = 105.506 -> result = 84.7058 -> 84
[13:19:26.190] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.7845 minThrLimit = 86.7642 minThrNLimit = 111.973 -> result = 86.7845 -> 86
[13:19:26.191] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 80.353 minThrLimit = 80.3423 minThrNLimit = 106.034 -> result = 80.353 -> 80
[13:19:26.191] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 106.675 minThrLimit = 106.656 minThrNLimit = 140.281 -> result = 106.675 -> 106
[13:19:26.192] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.7006 minThrLimit = 88.6945 minThrNLimit = 115.064 -> result = 88.7006 -> 88
[13:19:26.192] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.586 minThrLimit = 102.537 minThrNLimit = 133.439 -> result = 102.586 -> 102
[13:19:26.193] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.0842 minThrLimit = 98.0727 minThrNLimit = 123.634 -> result = 98.0842 -> 98
[13:19:26.193] <TB0>     INFO: ROC 0 VthrComp = 91
[13:19:26.193] <TB0>     INFO: ROC 1 VthrComp = 87
[13:19:26.193] <TB0>     INFO: ROC 2 VthrComp = 107
[13:19:26.193] <TB0>     INFO: ROC 3 VthrComp = 88
[13:19:26.193] <TB0>     INFO: ROC 4 VthrComp = 86
[13:19:26.193] <TB0>     INFO: ROC 5 VthrComp = 87
[13:19:26.193] <TB0>     INFO: ROC 6 VthrComp = 90
[13:19:26.193] <TB0>     INFO: ROC 7 VthrComp = 97
[13:19:26.193] <TB0>     INFO: ROC 8 VthrComp = 90
[13:19:26.194] <TB0>     INFO: ROC 9 VthrComp = 84
[13:19:26.194] <TB0>     INFO: ROC 10 VthrComp = 86
[13:19:26.194] <TB0>     INFO: ROC 11 VthrComp = 80
[13:19:26.194] <TB0>     INFO: ROC 12 VthrComp = 106
[13:19:26.194] <TB0>     INFO: ROC 13 VthrComp = 88
[13:19:26.194] <TB0>     INFO: ROC 14 VthrComp = 102
[13:19:26.194] <TB0>     INFO: ROC 15 VthrComp = 98
[13:19:26.194] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:19:26.194] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:19:26.213] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:19:26.213] <TB0>     INFO:     run 1 of 1
[13:19:26.213] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:19:26.556] <TB0>     INFO: Expecting 5025280 events.
[13:20:02.843] <TB0>     INFO: 884728 events read in total (35573ms).
[13:20:38.540] <TB0>     INFO: 1767288 events read in total (71270ms).
[13:21:14.692] <TB0>     INFO: 2648752 events read in total (107422ms).
[13:21:50.587] <TB0>     INFO: 3521696 events read in total (143317ms).
[13:22:25.122] <TB0>     INFO: 4389360 events read in total (177852ms).
[13:22:50.926] <TB0>     INFO: 5025280 events read in total (203656ms).
[13:22:51.015] <TB0>     INFO: Test took 204802ms.
[13:22:51.208] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:22:51.609] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:22:53.227] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:22:54.894] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:22:56.581] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:22:58.207] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:22:59.852] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:23:01.478] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:23:03.090] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:23:04.745] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:23:06.312] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:23:07.878] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:23:09.439] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:23:11.007] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:23:12.599] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:23:14.166] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:23:15.725] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:23:17.300] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 258060288
[13:23:17.305] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.5655 for pixel 8/1 mean/min/max = 44.8443/32.8672/56.8214
[13:23:17.305] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 57.2612 for pixel 24/1 mean/min/max = 44.2776/31.2164/57.3387
[13:23:17.306] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 62.7683 for pixel 0/21 mean/min/max = 48.2484/33.6335/62.8633
[13:23:17.306] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 55.2648 for pixel 11/0 mean/min/max = 44.9328/34.2704/55.5952
[13:23:17.306] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.611 for pixel 0/49 mean/min/max = 44.1089/31.4163/56.8015
[13:23:17.307] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 52.7664 for pixel 0/79 mean/min/max = 42.6733/31.9942/53.3523
[13:23:17.307] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 54.7534 for pixel 0/73 mean/min/max = 44.2009/33.4912/54.9107
[13:23:17.307] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 55.0908 for pixel 21/0 mean/min/max = 44.2085/32.9024/55.5146
[13:23:17.308] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 53.7783 for pixel 18/2 mean/min/max = 43.959/33.8762/54.0419
[13:23:17.308] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.7797 for pixel 14/36 mean/min/max = 44.1804/32.5048/55.8561
[13:23:17.309] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 54.6341 for pixel 27/79 mean/min/max = 43.7995/32.6373/54.9617
[13:23:17.309] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 53.7215 for pixel 17/25 mean/min/max = 43.5204/32.8445/54.1963
[13:23:17.309] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 59.5653 for pixel 12/7 mean/min/max = 47.0649/34.4958/59.634
[13:23:17.310] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 58.0884 for pixel 0/69 mean/min/max = 46.0479/33.9692/58.1267
[13:23:17.310] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 56.8108 for pixel 12/0 mean/min/max = 44.7031/32.5922/56.814
[13:23:17.310] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.6573 for pixel 5/9 mean/min/max = 43.9246/31.1853/56.6639
[13:23:17.311] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:23:17.446] <TB0>     INFO: Expecting 411648 events.
[13:23:25.124] <TB0>     INFO: 411648 events read in total (6964ms).
[13:23:25.130] <TB0>     INFO: Expecting 411648 events.
[13:23:32.770] <TB0>     INFO: 411648 events read in total (6977ms).
[13:23:32.779] <TB0>     INFO: Expecting 411648 events.
[13:23:40.352] <TB0>     INFO: 411648 events read in total (6913ms).
[13:23:40.363] <TB0>     INFO: Expecting 411648 events.
[13:23:47.986] <TB0>     INFO: 411648 events read in total (6961ms).
[13:23:48.004] <TB0>     INFO: Expecting 411648 events.
[13:23:55.449] <TB0>     INFO: 411648 events read in total (6795ms).
[13:23:55.466] <TB0>     INFO: Expecting 411648 events.
[13:24:02.996] <TB0>     INFO: 411648 events read in total (6870ms).
[13:24:03.019] <TB0>     INFO: Expecting 411648 events.
[13:24:10.677] <TB0>     INFO: 411648 events read in total (7014ms).
[13:24:10.699] <TB0>     INFO: Expecting 411648 events.
[13:24:18.352] <TB0>     INFO: 411648 events read in total (7007ms).
[13:24:18.379] <TB0>     INFO: Expecting 411648 events.
[13:24:26.010] <TB0>     INFO: 411648 events read in total (6986ms).
[13:24:26.039] <TB0>     INFO: Expecting 411648 events.
[13:24:33.678] <TB0>     INFO: 411648 events read in total (6997ms).
[13:24:33.708] <TB0>     INFO: Expecting 411648 events.
[13:24:41.369] <TB0>     INFO: 411648 events read in total (7021ms).
[13:24:41.401] <TB0>     INFO: Expecting 411648 events.
[13:24:49.104] <TB0>     INFO: 411648 events read in total (7064ms).
[13:24:49.140] <TB0>     INFO: Expecting 411648 events.
[13:24:56.883] <TB0>     INFO: 411648 events read in total (7110ms).
[13:24:56.928] <TB0>     INFO: Expecting 411648 events.
[13:25:04.471] <TB0>     INFO: 411648 events read in total (6921ms).
[13:25:04.517] <TB0>     INFO: Expecting 411648 events.
[13:25:12.216] <TB0>     INFO: 411648 events read in total (7068ms).
[13:25:12.263] <TB0>     INFO: Expecting 411648 events.
[13:25:19.871] <TB0>     INFO: 411648 events read in total (6986ms).
[13:25:19.925] <TB0>     INFO: Test took 122614ms.
[13:25:20.441] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3044 < 35 for itrim = 105; old thr = 34.258 ... break
[13:25:20.482] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0456 < 35 for itrim = 110; old thr = 34.4982 ... break
[13:25:20.518] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9921 < 35 for itrim+1 = 127; old thr = 34.7749 ... break
[13:25:20.575] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3164 < 35 for itrim = 119; old thr = 34.6504 ... break
[13:25:20.609] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1677 < 35 for itrim = 103; old thr = 33.4951 ... break
[13:25:20.642] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3161 < 35 for itrim = 87; old thr = 34.3933 ... break
[13:25:20.683] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2911 < 35 for itrim = 100; old thr = 34.2064 ... break
[13:25:20.728] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6656 < 35 for itrim+1 = 97; old thr = 34.8024 ... break
[13:25:20.775] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1002 < 35 for itrim = 101; old thr = 34.532 ... break
[13:25:20.813] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.385 < 35 for itrim = 112; old thr = 33.4869 ... break
[13:25:20.850] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0334 < 35 for itrim = 101; old thr = 33.9667 ... break
[13:25:20.898] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3455 < 35 for itrim+1 = 100; old thr = 34.7841 ... break
[13:25:20.942] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1578 < 35 for itrim = 131; old thr = 34.1763 ... break
[13:25:20.973] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5574 < 35 for itrim+1 = 98; old thr = 34.8389 ... break
[13:25:21.024] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3075 < 35 for itrim+1 = 112; old thr = 34.8612 ... break
[13:25:21.064] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.9409 < 35 for itrim = 99; old thr = 33.2249 ... break
[13:25:21.140] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:25:21.150] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:25:21.151] <TB0>     INFO:     run 1 of 1
[13:25:21.151] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:25:21.495] <TB0>     INFO: Expecting 5025280 events.
[13:25:56.683] <TB0>     INFO: 870520 events read in total (34473ms).
[13:26:32.030] <TB0>     INFO: 1739464 events read in total (69820ms).
[13:27:07.391] <TB0>     INFO: 2607608 events read in total (105181ms).
[13:27:42.712] <TB0>     INFO: 3466616 events read in total (140502ms).
[13:28:17.935] <TB0>     INFO: 4321416 events read in total (175725ms).
[13:28:46.449] <TB0>     INFO: 5025280 events read in total (204239ms).
[13:28:46.528] <TB0>     INFO: Test took 205378ms.
[13:28:46.721] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:28:47.121] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:28:48.626] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:28:50.156] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:28:51.714] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:28:53.218] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:28:54.733] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:28:56.242] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:28:57.734] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:28:59.273] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:29:00.776] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:29:02.297] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:29:03.827] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:29:05.319] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:29:06.856] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:29:08.363] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:29:09.887] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:29:11.425] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 277929984
[13:29:11.427] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 12.117188 .. 51.292723
[13:29:11.504] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 2 .. 61 (-1/-1) hits flags = 528 (plus default)
[13:29:11.515] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:29:11.515] <TB0>     INFO:     run 1 of 1
[13:29:11.515] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:29:11.863] <TB0>     INFO: Expecting 1996800 events.
[13:29:53.050] <TB0>     INFO: 1138368 events read in total (40472ms).
[13:30:23.340] <TB0>     INFO: 1996800 events read in total (70762ms).
[13:30:23.362] <TB0>     INFO: Test took 71848ms.
[13:30:23.408] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:30:23.508] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:30:24.584] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:30:25.647] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:30:26.707] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:30:27.769] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:30:28.832] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:30:29.896] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:30:30.958] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:30:32.019] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:30:33.078] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:30:34.138] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:30:35.197] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:30:36.263] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:30:37.322] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:30:38.383] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:30:39.435] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:30:40.491] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 245469184
[13:30:40.574] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 19.103562 .. 46.228381
[13:30:40.651] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 9 .. 56 (-1/-1) hits flags = 528 (plus default)
[13:30:40.661] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:30:40.661] <TB0>     INFO:     run 1 of 1
[13:30:40.662] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:30:41.008] <TB0>     INFO: Expecting 1597440 events.
[13:31:23.828] <TB0>     INFO: 1120592 events read in total (42106ms).
[13:31:40.594] <TB0>     INFO: 1597440 events read in total (58871ms).
[13:31:40.610] <TB0>     INFO: Test took 59948ms.
[13:31:40.645] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:31:40.726] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:31:41.699] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:31:42.681] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:31:43.658] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:31:44.646] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:31:45.622] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:31:46.617] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:31:47.604] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:31:48.596] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:31:49.571] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:31:50.567] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:31:51.542] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:31:52.642] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:31:53.634] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:31:54.610] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:31:55.612] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:31:56.646] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 306130944
[13:31:56.730] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 23.422714 .. 41.441422
[13:31:56.808] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 13 .. 51 (-1/-1) hits flags = 528 (plus default)
[13:31:56.820] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:31:56.820] <TB0>     INFO:     run 1 of 1
[13:31:56.820] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:31:57.203] <TB0>     INFO: Expecting 1297920 events.
[13:32:38.971] <TB0>     INFO: 1147592 events read in total (41052ms).
[13:32:44.726] <TB0>     INFO: 1297920 events read in total (46807ms).
[13:32:44.743] <TB0>     INFO: Test took 47924ms.
[13:32:44.774] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:32:44.841] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:32:45.814] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:32:46.783] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:32:47.749] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:32:48.719] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:32:49.692] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:32:50.665] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:32:51.639] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:32:52.612] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:32:53.582] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:32:54.552] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:32:55.524] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:32:56.506] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:32:57.494] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:32:58.487] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:32:59.476] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:33:00.462] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 265826304
[13:33:00.543] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.573950 .. 41.428912
[13:33:00.627] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 51 (-1/-1) hits flags = 528 (plus default)
[13:33:00.637] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:33:00.638] <TB0>     INFO:     run 1 of 1
[13:33:00.638] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:33:00.994] <TB0>     INFO: Expecting 1231360 events.
[13:33:41.110] <TB0>     INFO: 1127096 events read in total (39401ms).
[13:33:45.217] <TB0>     INFO: 1231360 events read in total (43508ms).
[13:33:45.228] <TB0>     INFO: Test took 44590ms.
[13:33:45.255] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:45.321] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:33:46.260] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:33:47.192] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:33:48.140] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:33:49.068] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:33:49.997] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:33:50.932] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:33:51.861] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:33:52.788] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:33:53.711] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:33:54.635] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:33:55.562] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:33:56.491] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:33:57.413] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:33:58.344] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:33:59.270] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:34:00.203] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 245469184
[13:34:00.286] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:34:00.286] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:34:00.297] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:34:00.297] <TB0>     INFO:     run 1 of 1
[13:34:00.297] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:34:00.646] <TB0>     INFO: Expecting 1364480 events.
[13:34:42.121] <TB0>     INFO: 1075376 events read in total (40760ms).
[13:34:53.132] <TB0>     INFO: 1364480 events read in total (51771ms).
[13:34:53.146] <TB0>     INFO: Test took 52849ms.
[13:34:53.181] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:53.263] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:34:54.250] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:34:55.231] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:34:56.208] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:34:57.191] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:34:58.176] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:34:59.163] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:35:00.151] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:35:01.133] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:35:02.119] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:35:03.103] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:35:04.085] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:35:05.074] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:35:06.065] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:35:07.057] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:35:08.043] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:35:09.031] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 324968448
[13:35:09.070] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C0.dat
[13:35:09.070] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C1.dat
[13:35:09.070] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C2.dat
[13:35:09.071] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C3.dat
[13:35:09.071] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C4.dat
[13:35:09.071] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C5.dat
[13:35:09.071] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C6.dat
[13:35:09.071] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C7.dat
[13:35:09.071] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C8.dat
[13:35:09.071] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C9.dat
[13:35:09.071] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C10.dat
[13:35:09.071] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C11.dat
[13:35:09.071] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C12.dat
[13:35:09.071] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C13.dat
[13:35:09.072] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C14.dat
[13:35:09.072] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C15.dat
[13:35:09.072] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C0.dat
[13:35:09.079] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C1.dat
[13:35:09.086] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C2.dat
[13:35:09.093] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C3.dat
[13:35:09.100] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C4.dat
[13:35:09.108] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C5.dat
[13:35:09.115] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C6.dat
[13:35:09.122] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C7.dat
[13:35:09.129] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C8.dat
[13:35:09.135] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C9.dat
[13:35:09.142] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C10.dat
[13:35:09.149] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C11.dat
[13:35:09.156] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C12.dat
[13:35:09.163] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C13.dat
[13:35:09.169] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C14.dat
[13:35:09.176] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C15.dat
[13:35:09.183] <TB0>     INFO: PixTestTrim::trimTest() done
[13:35:09.183] <TB0>     INFO: vtrim:     105 110 127 119 103  87 100  97 101 112 101 100 131  98 112  99 
[13:35:09.183] <TB0>     INFO: vthrcomp:   91  87 107  88  86  87  90  97  90  84  86  80 106  88 102  98 
[13:35:09.183] <TB0>     INFO: vcal mean:  35.00  34.99  35.00  34.99  34.97  35.00  34.96  34.99  35.01  34.96  34.99  34.96  34.99  35.03  34.98  34.94 
[13:35:09.183] <TB0>     INFO: vcal RMS:    0.77   0.84   0.85   0.93   0.81   0.73   0.71   0.79   0.75   0.81   0.80   0.76   0.80   0.77   0.79   0.99 
[13:35:09.183] <TB0>     INFO: bits mean:   9.35  10.03   8.59   9.62   9.96  10.10   9.11   9.65   9.88  10.33  10.03  10.19   8.62   8.97   9.76   9.72 
[13:35:09.183] <TB0>     INFO: bits RMS:    2.71   2.60   2.74   2.43   2.68   2.59   2.77   2.59   2.34   2.33   2.46   2.42   2.61   2.65   2.61   2.81 
[13:35:09.197] <TB0>     INFO:    ----------------------------------------------------------------------
[13:35:09.197] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:35:09.197] <TB0>     INFO:    ----------------------------------------------------------------------
[13:35:09.199] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:35:09.200] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:35:09.210] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:35:09.210] <TB0>     INFO:     run 1 of 1
[13:35:09.211] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:35:09.559] <TB0>     INFO: Expecting 4160000 events.
[13:35:58.167] <TB0>     INFO: 1111190 events read in total (47892ms).
[13:36:44.021] <TB0>     INFO: 2210325 events read in total (93746ms).
[13:37:29.548] <TB0>     INFO: 3297000 events read in total (139274ms).
[13:38:06.455] <TB0>     INFO: 4160000 events read in total (176180ms).
[13:38:06.523] <TB0>     INFO: Test took 177312ms.
[13:38:06.664] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:38:06.966] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:38:08.826] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:38:10.682] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:38:12.524] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:38:14.395] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:38:16.246] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:38:18.122] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:38:19.985] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:38:21.826] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:38:23.709] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:38:25.594] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:38:27.478] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:38:29.338] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:38:31.217] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:38:33.083] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:38:34.958] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:38:36.826] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 335077376
[13:38:36.827] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[13:38:36.902] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[13:38:36.902] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 170 (-1/-1) hits flags = 528 (plus default)
[13:38:36.912] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:38:36.912] <TB0>     INFO:     run 1 of 1
[13:38:36.913] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:38:37.257] <TB0>     INFO: Expecting 3556800 events.
[13:39:24.136] <TB0>     INFO: 1152515 events read in total (46165ms).
[13:40:10.515] <TB0>     INFO: 2286225 events read in total (92544ms).
[13:40:56.114] <TB0>     INFO: 3407750 events read in total (138143ms).
[13:41:02.410] <TB0>     INFO: 3556800 events read in total (144439ms).
[13:41:02.467] <TB0>     INFO: Test took 145554ms.
[13:41:02.583] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:41:02.827] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:41:04.556] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:41:06.304] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:41:07.972] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:41:09.701] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:41:11.435] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:41:13.192] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:41:14.918] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:41:16.683] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:41:18.428] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:41:20.178] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:41:21.942] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:41:23.691] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:41:25.380] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:41:27.099] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:41:28.782] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:41:30.495] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 320057344
[13:41:30.496] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[13:41:30.572] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[13:41:30.572] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 159 (-1/-1) hits flags = 528 (plus default)
[13:41:30.583] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:41:30.583] <TB0>     INFO:     run 1 of 1
[13:41:30.584] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:41:30.932] <TB0>     INFO: Expecting 3328000 events.
[13:42:19.965] <TB0>     INFO: 1194745 events read in total (48318ms).
[13:43:06.898] <TB0>     INFO: 2364580 events read in total (95251ms).
[13:43:46.199] <TB0>     INFO: 3328000 events read in total (134552ms).
[13:43:46.255] <TB0>     INFO: Test took 135672ms.
[13:43:46.354] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:46.564] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:43:48.304] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:43:50.031] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:43:51.676] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:43:53.406] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:43:55.122] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:43:56.860] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:43:58.580] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:44:00.289] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:44:02.016] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:44:03.742] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:44:05.485] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:44:07.223] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:44:08.902] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:44:10.639] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:44:12.336] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:44:14.051] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 333148160
[13:44:14.052] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[13:44:14.127] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[13:44:14.127] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 157 (-1/-1) hits flags = 528 (plus default)
[13:44:14.138] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:44:14.138] <TB0>     INFO:     run 1 of 1
[13:44:14.138] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:44:14.487] <TB0>     INFO: Expecting 3286400 events.
[13:45:03.398] <TB0>     INFO: 1202310 events read in total (48196ms).
[13:45:51.154] <TB0>     INFO: 2378920 events read in total (95952ms).
[13:46:27.900] <TB0>     INFO: 3286400 events read in total (132699ms).
[13:46:27.946] <TB0>     INFO: Test took 133809ms.
[13:46:28.040] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:46:28.224] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:46:29.890] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:46:31.556] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:46:33.133] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:46:34.800] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:46:36.466] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:46:38.143] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:46:39.816] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:46:41.463] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:46:43.135] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:46:44.796] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:46:46.473] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:46:48.151] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:46:49.754] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:46:51.420] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:46:53.045] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:46:54.684] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 320057344
[13:46:54.685] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[13:46:54.759] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[13:46:54.759] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 159 (-1/-1) hits flags = 528 (plus default)
[13:46:54.769] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:46:54.770] <TB0>     INFO:     run 1 of 1
[13:46:54.770] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:46:55.113] <TB0>     INFO: Expecting 3328000 events.
[13:47:44.674] <TB0>     INFO: 1192705 events read in total (48846ms).
[13:48:31.816] <TB0>     INFO: 2362095 events read in total (95988ms).
[13:49:10.967] <TB0>     INFO: 3328000 events read in total (135139ms).
[13:49:11.014] <TB0>     INFO: Test took 136244ms.
[13:49:11.105] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:49:11.309] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:49:12.969] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:49:14.633] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:49:16.208] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:49:17.886] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:49:19.556] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:49:21.245] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:49:22.917] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:49:24.569] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:49:26.237] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:49:27.905] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:49:29.588] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:49:31.277] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:49:32.877] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:49:34.537] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:49:36.155] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:49:37.795] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 320057344
[13:49:37.796] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.5063, thr difference RMS: 1.28897
[13:49:37.796] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.6877, thr difference RMS: 1.26165
[13:49:37.796] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.82525, thr difference RMS: 1.30742
[13:49:37.796] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 7.60017, thr difference RMS: 1.15343
[13:49:37.796] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.55292, thr difference RMS: 1.17509
[13:49:37.797] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.66416, thr difference RMS: 1.16855
[13:49:37.797] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 7.42451, thr difference RMS: 1.22552
[13:49:37.797] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.20054, thr difference RMS: 1.6531
[13:49:37.797] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.69663, thr difference RMS: 1.25609
[13:49:37.798] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.34205, thr difference RMS: 1.24611
[13:49:37.798] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.62894, thr difference RMS: 1.1987
[13:49:37.798] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 7.92891, thr difference RMS: 1.41397
[13:49:37.798] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.08317, thr difference RMS: 1.48758
[13:49:37.798] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.9512, thr difference RMS: 1.39359
[13:49:37.799] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.31367, thr difference RMS: 1.55666
[13:49:37.799] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.26658, thr difference RMS: 1.46845
[13:49:37.799] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.53281, thr difference RMS: 1.29653
[13:49:37.799] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.58235, thr difference RMS: 1.2538
[13:49:37.799] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.78381, thr difference RMS: 1.30653
[13:49:37.800] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 7.50026, thr difference RMS: 1.14405
[13:49:37.800] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.51079, thr difference RMS: 1.17687
[13:49:37.800] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.65324, thr difference RMS: 1.11872
[13:49:37.800] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 7.40563, thr difference RMS: 1.21406
[13:49:37.800] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.22352, thr difference RMS: 1.61992
[13:49:37.801] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.62903, thr difference RMS: 1.26414
[13:49:37.801] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.23486, thr difference RMS: 1.23459
[13:49:37.801] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.64519, thr difference RMS: 1.21505
[13:49:37.801] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 7.88736, thr difference RMS: 1.39877
[13:49:37.801] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 7.99651, thr difference RMS: 1.50743
[13:49:37.802] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.98486, thr difference RMS: 1.39231
[13:49:37.802] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.38482, thr difference RMS: 1.50822
[13:49:37.802] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.32638, thr difference RMS: 1.44816
[13:49:37.802] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.52907, thr difference RMS: 1.32783
[13:49:37.802] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.54175, thr difference RMS: 1.23606
[13:49:37.803] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.83138, thr difference RMS: 1.26331
[13:49:37.803] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 7.64452, thr difference RMS: 1.16032
[13:49:37.803] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.61777, thr difference RMS: 1.19335
[13:49:37.803] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.73625, thr difference RMS: 1.12313
[13:49:37.803] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 7.44389, thr difference RMS: 1.1842
[13:49:37.804] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.34184, thr difference RMS: 1.62328
[13:49:37.804] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.63127, thr difference RMS: 1.26228
[13:49:37.804] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.2655, thr difference RMS: 1.21535
[13:49:37.804] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.74504, thr difference RMS: 1.22045
[13:49:37.805] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 7.96779, thr difference RMS: 1.3858
[13:49:37.805] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 7.93587, thr difference RMS: 1.4908
[13:49:37.805] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.15008, thr difference RMS: 1.40157
[13:49:37.805] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.39983, thr difference RMS: 1.51915
[13:49:37.805] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.49249, thr difference RMS: 1.45292
[13:49:37.806] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.57894, thr difference RMS: 1.30838
[13:49:37.806] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.56334, thr difference RMS: 1.22306
[13:49:37.806] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.82659, thr difference RMS: 1.28846
[13:49:37.806] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 7.83248, thr difference RMS: 1.13766
[13:49:37.806] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.63915, thr difference RMS: 1.1962
[13:49:37.807] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.93777, thr difference RMS: 1.11629
[13:49:37.807] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 7.4748, thr difference RMS: 1.2107
[13:49:37.807] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.47709, thr difference RMS: 1.63519
[13:49:37.807] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.7208, thr difference RMS: 1.25772
[13:49:37.807] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.3218, thr difference RMS: 1.22072
[13:49:37.808] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.80923, thr difference RMS: 1.2333
[13:49:37.808] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.00696, thr difference RMS: 1.41364
[13:49:37.808] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 7.86297, thr difference RMS: 1.49259
[13:49:37.808] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.28782, thr difference RMS: 1.39704
[13:49:37.808] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.44507, thr difference RMS: 1.49244
[13:49:37.809] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.57091, thr difference RMS: 1.45331
[13:49:37.915] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[13:49:37.918] <TB0>     INFO: PixTestTrim::doTest() done, duration: 1997 seconds
[13:49:37.918] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[13:49:38.653] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[13:49:38.653] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[13:49:38.657] <TB0>     INFO: ######################################################################
[13:49:38.657] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[13:49:38.657] <TB0>     INFO: ######################################################################
[13:49:38.657] <TB0>     INFO:    ----------------------------------------------------------------------
[13:49:38.657] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[13:49:38.657] <TB0>     INFO:    ----------------------------------------------------------------------
[13:49:38.657] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[13:49:38.669] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[13:49:38.669] <TB0>     INFO:     run 1 of 1
[13:49:38.669] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:49:39.013] <TB0>     INFO: Expecting 59072000 events.
[13:50:08.335] <TB0>     INFO: 1072600 events read in total (28607ms).
[13:50:36.965] <TB0>     INFO: 2140600 events read in total (57237ms).
[13:51:05.123] <TB0>     INFO: 3208800 events read in total (85395ms).
[13:51:33.561] <TB0>     INFO: 4281800 events read in total (113833ms).
[13:52:02.240] <TB0>     INFO: 5350400 events read in total (142512ms).
[13:52:30.806] <TB0>     INFO: 6418800 events read in total (171078ms).
[13:52:59.316] <TB0>     INFO: 7490800 events read in total (199588ms).
[13:53:27.953] <TB0>     INFO: 8559400 events read in total (228225ms).
[13:53:56.584] <TB0>     INFO: 9627400 events read in total (256856ms).
[13:54:24.774] <TB0>     INFO: 10699200 events read in total (285046ms).
[13:54:53.441] <TB0>     INFO: 11767000 events read in total (313713ms).
[13:55:22.076] <TB0>     INFO: 12835600 events read in total (342348ms).
[13:55:50.883] <TB0>     INFO: 13908200 events read in total (371155ms).
[13:56:19.602] <TB0>     INFO: 14976800 events read in total (399874ms).
[13:56:48.326] <TB0>     INFO: 16045000 events read in total (428598ms).
[13:57:16.963] <TB0>     INFO: 17115400 events read in total (457235ms).
[13:57:45.675] <TB0>     INFO: 18185200 events read in total (485947ms).
[13:58:14.312] <TB0>     INFO: 19253400 events read in total (514584ms).
[13:58:42.808] <TB0>     INFO: 20323800 events read in total (543080ms).
[13:59:11.442] <TB0>     INFO: 21393600 events read in total (571714ms).
[13:59:40.063] <TB0>     INFO: 22461600 events read in total (600335ms).
[14:00:08.750] <TB0>     INFO: 23530200 events read in total (629022ms).
[14:00:37.421] <TB0>     INFO: 24602200 events read in total (657693ms).
[14:01:05.933] <TB0>     INFO: 25670000 events read in total (686205ms).
[14:01:34.549] <TB0>     INFO: 26737600 events read in total (714821ms).
[14:02:03.300] <TB0>     INFO: 27808800 events read in total (743572ms).
[14:02:31.943] <TB0>     INFO: 28878000 events read in total (772215ms).
[14:03:00.560] <TB0>     INFO: 29946400 events read in total (800832ms).
[14:03:29.144] <TB0>     INFO: 31016400 events read in total (829416ms).
[14:03:57.667] <TB0>     INFO: 32086200 events read in total (857939ms).
[14:04:26.276] <TB0>     INFO: 33154200 events read in total (886548ms).
[14:04:55.178] <TB0>     INFO: 34222600 events read in total (915450ms).
[14:05:23.865] <TB0>     INFO: 35294000 events read in total (944137ms).
[14:05:52.586] <TB0>     INFO: 36361800 events read in total (972858ms).
[14:06:21.270] <TB0>     INFO: 37429400 events read in total (1001542ms).
[14:06:50.074] <TB0>     INFO: 38497600 events read in total (1030346ms).
[14:07:18.694] <TB0>     INFO: 39568600 events read in total (1058966ms).
[14:07:47.321] <TB0>     INFO: 40636400 events read in total (1087593ms).
[14:08:15.819] <TB0>     INFO: 41704400 events read in total (1116091ms).
[14:08:44.648] <TB0>     INFO: 42775000 events read in total (1144920ms).
[14:09:13.284] <TB0>     INFO: 43844200 events read in total (1173556ms).
[14:09:42.068] <TB0>     INFO: 44912000 events read in total (1202340ms).
[14:10:10.825] <TB0>     INFO: 45979600 events read in total (1231097ms).
[14:10:39.798] <TB0>     INFO: 47050600 events read in total (1260070ms).
[14:11:08.511] <TB0>     INFO: 48119000 events read in total (1288783ms).
[14:11:37.248] <TB0>     INFO: 49186400 events read in total (1317520ms).
[14:12:05.939] <TB0>     INFO: 50253400 events read in total (1346211ms).
[14:12:34.737] <TB0>     INFO: 51323400 events read in total (1375009ms).
[14:13:03.330] <TB0>     INFO: 52392600 events read in total (1403602ms).
[14:13:32.035] <TB0>     INFO: 53460400 events read in total (1432307ms).
[14:14:00.701] <TB0>     INFO: 54527800 events read in total (1460973ms).
[14:14:29.449] <TB0>     INFO: 55598200 events read in total (1489721ms).
[14:14:58.113] <TB0>     INFO: 56667000 events read in total (1518385ms).
[14:15:26.562] <TB0>     INFO: 57734600 events read in total (1546834ms).
[14:15:55.159] <TB0>     INFO: 58803800 events read in total (1575431ms).
[14:16:02.574] <TB0>     INFO: 59072000 events read in total (1582846ms).
[14:16:02.595] <TB0>     INFO: Test took 1583926ms.
[14:16:02.653] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:02.788] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:16:02.788] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:16:04.018] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:16:04.018] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:16:05.279] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:16:05.279] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:16:06.520] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:16:06.520] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:16:07.762] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:16:07.762] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:16:08.993] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:16:08.993] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:16:10.246] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:16:10.246] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:16:11.455] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:16:11.455] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:16:12.671] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:16:12.671] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:16:13.901] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:16:13.901] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:16:15.137] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:16:15.137] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:16:16.395] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:16:16.395] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:16:17.618] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:16:17.619] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:16:18.793] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:16:18.793] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:16:19.938] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:16:19.938] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:16:21.182] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:16:21.182] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:16:22.415] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 502927360
[14:16:22.444] <TB0>     INFO: PixTestScurves::scurves() done 
[14:16:22.445] <TB0>     INFO: Vcal mean:  35.06  35.07  35.05  35.05  35.01  35.04  35.02  35.10  35.04  35.04  35.06  34.99  35.06  35.08  35.03  34.98 
[14:16:22.447] <TB0>     INFO: Vcal RMS:    0.64   0.73   0.73   0.83   0.69   0.61   0.58   0.66   0.60   0.69   0.69   0.63   0.67   0.63   0.66   0.88 
[14:16:22.447] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:16:22.522] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:16:22.522] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:16:22.522] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:16:22.522] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:16:22.522] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:16:22.523] <TB0>     INFO: ######################################################################
[14:16:22.523] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:16:22.523] <TB0>     INFO: ######################################################################
[14:16:22.526] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:16:22.868] <TB0>     INFO: Expecting 41600 events.
[14:16:26.964] <TB0>     INFO: 41600 events read in total (3367ms).
[14:16:26.965] <TB0>     INFO: Test took 4439ms.
[14:16:26.972] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:26.972] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[14:16:26.972] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:16:26.977] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [3, 3, 79] has eff 0/10
[14:16:26.977] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [3, 3, 79]
[14:16:26.978] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 51, 34] has eff 0/10
[14:16:26.978] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 51, 34]
[14:16:26.983] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 2
[14:16:26.983] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:16:26.983] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:16:26.983] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:16:27.320] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:16:27.669] <TB0>     INFO: Expecting 41600 events.
[14:16:31.828] <TB0>     INFO: 41600 events read in total (3445ms).
[14:16:31.829] <TB0>     INFO: Test took 4508ms.
[14:16:31.839] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:31.839] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[14:16:31.839] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:16:31.843] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.904
[14:16:31.844] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[14:16:31.844] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.136
[14:16:31.844] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 176
[14:16:31.844] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.109
[14:16:31.844] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 176
[14:16:31.844] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.44
[14:16:31.844] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[14:16:31.844] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.651
[14:16:31.844] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,10] phvalue 177
[14:16:31.844] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.473
[14:16:31.844] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 184
[14:16:31.844] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.951
[14:16:31.844] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,10] phvalue 185
[14:16:31.845] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.777
[14:16:31.845] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 174
[14:16:31.845] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.214
[14:16:31.845] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[14:16:31.845] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.256
[14:16:31.845] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,12] phvalue 185
[14:16:31.845] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.268
[14:16:31.845] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [12 ,5] phvalue 186
[14:16:31.845] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.958
[14:16:31.845] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 176
[14:16:31.845] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.108
[14:16:31.845] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 169
[14:16:31.846] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.261
[14:16:31.846] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 182
[14:16:31.846] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.299
[14:16:31.846] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 179
[14:16:31.846] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.772
[14:16:31.846] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 186
[14:16:31.846] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:16:31.846] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:16:31.846] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:16:31.934] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:16:32.279] <TB0>     INFO: Expecting 41600 events.
[14:16:36.411] <TB0>     INFO: 41600 events read in total (3417ms).
[14:16:36.412] <TB0>     INFO: Test took 4478ms.
[14:16:36.420] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:36.420] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[14:16:36.420] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:16:36.424] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:16:36.424] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 53minph_roc = 12
[14:16:36.424] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.0908
[14:16:36.424] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,30] phvalue 64
[14:16:36.425] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.1166
[14:16:36.425] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 65
[14:16:36.425] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.4566
[14:16:36.425] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 71
[14:16:36.425] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.8085
[14:16:36.425] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 84
[14:16:36.425] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.7464
[14:16:36.425] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,50] phvalue 78
[14:16:36.425] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.4894
[14:16:36.425] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,50] phvalue 81
[14:16:36.425] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.7764
[14:16:36.425] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,68] phvalue 81
[14:16:36.426] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.9474
[14:16:36.426] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,32] phvalue 70
[14:16:36.426] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.5587
[14:16:36.426] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,6] phvalue 75
[14:16:36.426] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.8015
[14:16:36.426] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 86
[14:16:36.426] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.8232
[14:16:36.426] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 78
[14:16:36.426] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.0624
[14:16:36.426] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 81
[14:16:36.426] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.0469
[14:16:36.426] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,49] phvalue 59
[14:16:36.427] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.2012
[14:16:36.427] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 78
[14:16:36.427] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.7225
[14:16:36.427] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 73
[14:16:36.427] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.44
[14:16:36.427] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [9 ,43] phvalue 75
[14:16:36.429] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 30, 0 0
[14:16:36.840] <TB0>     INFO: Expecting 2560 events.
[14:16:37.798] <TB0>     INFO: 2560 events read in total (244ms).
[14:16:37.798] <TB0>     INFO: Test took 1369ms.
[14:16:37.798] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:16:37.798] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 1 1
[14:16:38.305] <TB0>     INFO: Expecting 2560 events.
[14:16:39.263] <TB0>     INFO: 2560 events read in total (243ms).
[14:16:39.263] <TB0>     INFO: Test took 1465ms.
[14:16:39.264] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:16:39.264] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 2 2
[14:16:39.772] <TB0>     INFO: Expecting 2560 events.
[14:16:40.728] <TB0>     INFO: 2560 events read in total (242ms).
[14:16:40.729] <TB0>     INFO: Test took 1465ms.
[14:16:40.731] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:16:40.731] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 3 3
[14:16:41.237] <TB0>     INFO: Expecting 2560 events.
[14:16:42.193] <TB0>     INFO: 2560 events read in total (242ms).
[14:16:42.194] <TB0>     INFO: Test took 1463ms.
[14:16:42.194] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:16:42.196] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 50, 4 4
[14:16:42.701] <TB0>     INFO: Expecting 2560 events.
[14:16:43.659] <TB0>     INFO: 2560 events read in total (243ms).
[14:16:43.659] <TB0>     INFO: Test took 1463ms.
[14:16:43.659] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:16:43.659] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 50, 5 5
[14:16:44.167] <TB0>     INFO: Expecting 2560 events.
[14:16:45.124] <TB0>     INFO: 2560 events read in total (241ms).
[14:16:45.124] <TB0>     INFO: Test took 1465ms.
[14:16:45.125] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:16:45.125] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 68, 6 6
[14:16:45.632] <TB0>     INFO: Expecting 2560 events.
[14:16:46.590] <TB0>     INFO: 2560 events read in total (243ms).
[14:16:46.590] <TB0>     INFO: Test took 1465ms.
[14:16:46.590] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:16:46.591] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 32, 7 7
[14:16:47.098] <TB0>     INFO: Expecting 2560 events.
[14:16:48.054] <TB0>     INFO: 2560 events read in total (241ms).
[14:16:48.055] <TB0>     INFO: Test took 1464ms.
[14:16:48.055] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:16:48.055] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 6, 8 8
[14:16:48.562] <TB0>     INFO: Expecting 2560 events.
[14:16:49.519] <TB0>     INFO: 2560 events read in total (242ms).
[14:16:49.519] <TB0>     INFO: Test took 1464ms.
[14:16:49.520] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:16:49.520] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 9 9
[14:16:50.027] <TB0>     INFO: Expecting 2560 events.
[14:16:50.986] <TB0>     INFO: 2560 events read in total (244ms).
[14:16:50.986] <TB0>     INFO: Test took 1466ms.
[14:16:50.986] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:16:50.986] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 10 10
[14:16:51.494] <TB0>     INFO: Expecting 2560 events.
[14:16:52.452] <TB0>     INFO: 2560 events read in total (243ms).
[14:16:52.452] <TB0>     INFO: Test took 1466ms.
[14:16:52.453] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:16:52.453] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 11 11
[14:16:52.971] <TB0>     INFO: Expecting 2560 events.
[14:16:53.929] <TB0>     INFO: 2560 events read in total (243ms).
[14:16:53.930] <TB0>     INFO: Test took 1477ms.
[14:16:53.931] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:16:53.932] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 49, 12 12
[14:16:54.436] <TB0>     INFO: Expecting 2560 events.
[14:16:55.395] <TB0>     INFO: 2560 events read in total (243ms).
[14:16:55.395] <TB0>     INFO: Test took 1463ms.
[14:16:55.395] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:16:55.396] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 13 13
[14:16:55.903] <TB0>     INFO: Expecting 2560 events.
[14:16:56.859] <TB0>     INFO: 2560 events read in total (241ms).
[14:16:56.860] <TB0>     INFO: Test took 1464ms.
[14:16:56.860] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:16:56.861] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 14 14
[14:16:57.367] <TB0>     INFO: Expecting 2560 events.
[14:16:58.329] <TB0>     INFO: 2560 events read in total (243ms).
[14:16:58.330] <TB0>     INFO: Test took 1469ms.
[14:16:58.330] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:16:58.330] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 9, 43, 15 15
[14:16:58.837] <TB0>     INFO: Expecting 2560 events.
[14:16:59.793] <TB0>     INFO: 2560 events read in total (241ms).
[14:16:59.793] <TB0>     INFO: Test took 1463ms.
[14:16:59.793] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:16:59.793] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[14:16:59.793] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[14:16:59.793] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC2
[14:16:59.793] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC3
[14:16:59.793] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[14:16:59.793] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC5
[14:16:59.793] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[14:16:59.793] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[14:16:59.793] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[14:16:59.793] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[14:16:59.793] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[14:16:59.793] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[14:16:59.793] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC12
[14:16:59.793] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[14:16:59.793] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[14:16:59.793] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC15
[14:16:59.795] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:17:00.302] <TB0>     INFO: Expecting 655360 events.
[14:17:12.068] <TB0>     INFO: 655360 events read in total (11051ms).
[14:17:12.078] <TB0>     INFO: Expecting 655360 events.
[14:17:23.823] <TB0>     INFO: 655360 events read in total (11197ms).
[14:17:23.838] <TB0>     INFO: Expecting 655360 events.
[14:17:35.438] <TB0>     INFO: 655360 events read in total (11033ms).
[14:17:35.458] <TB0>     INFO: Expecting 655360 events.
[14:17:47.066] <TB0>     INFO: 655360 events read in total (11046ms).
[14:17:47.090] <TB0>     INFO: Expecting 655360 events.
[14:17:58.681] <TB0>     INFO: 655360 events read in total (11034ms).
[14:17:58.709] <TB0>     INFO: Expecting 655360 events.
[14:18:10.327] <TB0>     INFO: 655360 events read in total (11063ms).
[14:18:10.358] <TB0>     INFO: Expecting 655360 events.
[14:18:22.018] <TB0>     INFO: 655360 events read in total (11109ms).
[14:18:22.054] <TB0>     INFO: Expecting 655360 events.
[14:18:33.661] <TB0>     INFO: 655360 events read in total (11063ms).
[14:18:33.701] <TB0>     INFO: Expecting 655360 events.
[14:18:45.385] <TB0>     INFO: 655360 events read in total (11141ms).
[14:18:45.429] <TB0>     INFO: Expecting 655360 events.
[14:18:57.037] <TB0>     INFO: 655360 events read in total (11076ms).
[14:18:57.086] <TB0>     INFO: Expecting 655360 events.
[14:19:08.687] <TB0>     INFO: 655360 events read in total (11070ms).
[14:19:08.739] <TB0>     INFO: Expecting 655360 events.
[14:19:20.394] <TB0>     INFO: 655360 events read in total (11124ms).
[14:19:20.455] <TB0>     INFO: Expecting 655360 events.
[14:19:32.047] <TB0>     INFO: 655360 events read in total (11066ms).
[14:19:32.112] <TB0>     INFO: Expecting 655360 events.
[14:19:43.804] <TB0>     INFO: 655360 events read in total (11166ms).
[14:19:43.872] <TB0>     INFO: Expecting 655360 events.
[14:19:55.462] <TB0>     INFO: 655360 events read in total (11064ms).
[14:19:55.533] <TB0>     INFO: Expecting 655360 events.
[14:20:07.120] <TB0>     INFO: 655360 events read in total (11061ms).
[14:20:07.194] <TB0>     INFO: Test took 187399ms.
[14:20:07.286] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:20:07.594] <TB0>     INFO: Expecting 655360 events.
[14:20:19.349] <TB0>     INFO: 655360 events read in total (11040ms).
[14:20:19.360] <TB0>     INFO: Expecting 655360 events.
[14:20:31.024] <TB0>     INFO: 655360 events read in total (11095ms).
[14:20:31.040] <TB0>     INFO: Expecting 655360 events.
[14:20:42.611] <TB0>     INFO: 655360 events read in total (11014ms).
[14:20:42.631] <TB0>     INFO: Expecting 655360 events.
[14:20:54.023] <TB0>     INFO: 655360 events read in total (10829ms).
[14:20:54.047] <TB0>     INFO: Expecting 655360 events.
[14:21:05.707] <TB0>     INFO: 655360 events read in total (11101ms).
[14:21:05.735] <TB0>     INFO: Expecting 655360 events.
[14:21:17.397] <TB0>     INFO: 655360 events read in total (11111ms).
[14:21:17.429] <TB0>     INFO: Expecting 655360 events.
[14:21:29.172] <TB0>     INFO: 655360 events read in total (11193ms).
[14:21:29.208] <TB0>     INFO: Expecting 655360 events.
[14:21:40.846] <TB0>     INFO: 655360 events read in total (11097ms).
[14:21:40.888] <TB0>     INFO: Expecting 655360 events.
[14:21:52.619] <TB0>     INFO: 655360 events read in total (11192ms).
[14:21:52.663] <TB0>     INFO: Expecting 655360 events.
[14:22:04.377] <TB0>     INFO: 655360 events read in total (11179ms).
[14:22:04.426] <TB0>     INFO: Expecting 655360 events.
[14:22:16.110] <TB0>     INFO: 655360 events read in total (11152ms).
[14:22:16.163] <TB0>     INFO: Expecting 655360 events.
[14:22:27.867] <TB0>     INFO: 655360 events read in total (11177ms).
[14:22:27.927] <TB0>     INFO: Expecting 655360 events.
[14:22:39.618] <TB0>     INFO: 655360 events read in total (11164ms).
[14:22:39.681] <TB0>     INFO: Expecting 655360 events.
[14:22:51.377] <TB0>     INFO: 655360 events read in total (11170ms).
[14:22:51.445] <TB0>     INFO: Expecting 655360 events.
[14:23:03.130] <TB0>     INFO: 655360 events read in total (11159ms).
[14:23:03.199] <TB0>     INFO: Expecting 655360 events.
[14:23:14.867] <TB0>     INFO: 655360 events read in total (11141ms).
[14:23:14.944] <TB0>     INFO: Test took 187658ms.
[14:23:15.120] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:23:15.120] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:23:15.120] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:23:15.120] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:23:15.120] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:23:15.121] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:23:15.121] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:23:15.121] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:23:15.121] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:23:15.122] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:23:15.122] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:23:15.122] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:23:15.122] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:23:15.122] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:23:15.122] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:23:15.123] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:23:15.123] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:23:15.123] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:23:15.123] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:23:15.124] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:23:15.124] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:23:15.124] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:23:15.124] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:23:15.124] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:23:15.124] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:23:15.125] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:23:15.125] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:23:15.125] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:23:15.125] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:23:15.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:23:15.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:23:15.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:23:15.126] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:23:15.133] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:23:15.140] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:23:15.147] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:23:15.154] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:23:15.161] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:23:15.168] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:23:15.175] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:23:15.182] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:23:15.189] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:23:15.195] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:23:15.202] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:23:15.209] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:23:15.216] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:23:15.223] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:23:15.229] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:23:15.236] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:23:15.243] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:23:15.250] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:23:15.257] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:23:15.264] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:23:15.295] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C0.dat
[14:23:15.296] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C1.dat
[14:23:15.296] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C2.dat
[14:23:15.296] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C3.dat
[14:23:15.296] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C4.dat
[14:23:15.296] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C5.dat
[14:23:15.297] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C6.dat
[14:23:15.297] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C7.dat
[14:23:15.297] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C8.dat
[14:23:15.297] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C9.dat
[14:23:15.297] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C10.dat
[14:23:15.297] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C11.dat
[14:23:15.298] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C12.dat
[14:23:15.298] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C13.dat
[14:23:15.298] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C14.dat
[14:23:15.298] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C15.dat
[14:23:15.645] <TB0>     INFO: Expecting 41600 events.
[14:23:19.467] <TB0>     INFO: 41600 events read in total (3107ms).
[14:23:19.468] <TB0>     INFO: Test took 4167ms.
[14:23:20.119] <TB0>     INFO: Expecting 41600 events.
[14:23:23.942] <TB0>     INFO: 41600 events read in total (3108ms).
[14:23:23.943] <TB0>     INFO: Test took 4168ms.
[14:23:24.591] <TB0>     INFO: Expecting 41600 events.
[14:23:28.465] <TB0>     INFO: 41600 events read in total (3159ms).
[14:23:28.465] <TB0>     INFO: Test took 4217ms.
[14:23:28.774] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:23:28.906] <TB0>     INFO: Expecting 2560 events.
[14:23:29.864] <TB0>     INFO: 2560 events read in total (243ms).
[14:23:29.865] <TB0>     INFO: Test took 1092ms.
[14:23:29.866] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:23:30.392] <TB0>     INFO: Expecting 2560 events.
[14:23:31.350] <TB0>     INFO: 2560 events read in total (243ms).
[14:23:31.350] <TB0>     INFO: Test took 1484ms.
[14:23:31.352] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:23:31.859] <TB0>     INFO: Expecting 2560 events.
[14:23:32.817] <TB0>     INFO: 2560 events read in total (243ms).
[14:23:32.817] <TB0>     INFO: Test took 1465ms.
[14:23:32.819] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:23:33.326] <TB0>     INFO: Expecting 2560 events.
[14:23:34.283] <TB0>     INFO: 2560 events read in total (242ms).
[14:23:34.284] <TB0>     INFO: Test took 1465ms.
[14:23:34.286] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:23:34.792] <TB0>     INFO: Expecting 2560 events.
[14:23:35.752] <TB0>     INFO: 2560 events read in total (245ms).
[14:23:35.753] <TB0>     INFO: Test took 1468ms.
[14:23:35.755] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:23:36.262] <TB0>     INFO: Expecting 2560 events.
[14:23:37.223] <TB0>     INFO: 2560 events read in total (246ms).
[14:23:37.223] <TB0>     INFO: Test took 1468ms.
[14:23:37.227] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:23:37.735] <TB0>     INFO: Expecting 2560 events.
[14:23:38.692] <TB0>     INFO: 2560 events read in total (242ms).
[14:23:38.693] <TB0>     INFO: Test took 1466ms.
[14:23:38.695] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:23:39.200] <TB0>     INFO: Expecting 2560 events.
[14:23:40.159] <TB0>     INFO: 2560 events read in total (243ms).
[14:23:40.160] <TB0>     INFO: Test took 1465ms.
[14:23:40.163] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:23:40.670] <TB0>     INFO: Expecting 2560 events.
[14:23:41.630] <TB0>     INFO: 2560 events read in total (245ms).
[14:23:41.630] <TB0>     INFO: Test took 1467ms.
[14:23:41.634] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:23:42.140] <TB0>     INFO: Expecting 2560 events.
[14:23:43.099] <TB0>     INFO: 2560 events read in total (244ms).
[14:23:43.099] <TB0>     INFO: Test took 1465ms.
[14:23:43.101] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:23:43.608] <TB0>     INFO: Expecting 2560 events.
[14:23:44.567] <TB0>     INFO: 2560 events read in total (244ms).
[14:23:44.567] <TB0>     INFO: Test took 1466ms.
[14:23:44.569] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:23:45.076] <TB0>     INFO: Expecting 2560 events.
[14:23:46.034] <TB0>     INFO: 2560 events read in total (243ms).
[14:23:46.034] <TB0>     INFO: Test took 1465ms.
[14:23:46.036] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:23:46.544] <TB0>     INFO: Expecting 2560 events.
[14:23:47.502] <TB0>     INFO: 2560 events read in total (243ms).
[14:23:47.502] <TB0>     INFO: Test took 1466ms.
[14:23:47.504] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:23:48.011] <TB0>     INFO: Expecting 2560 events.
[14:23:48.970] <TB0>     INFO: 2560 events read in total (244ms).
[14:23:48.970] <TB0>     INFO: Test took 1466ms.
[14:23:48.972] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:23:49.479] <TB0>     INFO: Expecting 2560 events.
[14:23:50.437] <TB0>     INFO: 2560 events read in total (244ms).
[14:23:50.438] <TB0>     INFO: Test took 1466ms.
[14:23:50.440] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:23:50.946] <TB0>     INFO: Expecting 2560 events.
[14:23:51.902] <TB0>     INFO: 2560 events read in total (241ms).
[14:23:51.903] <TB0>     INFO: Test took 1463ms.
[14:23:51.906] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:23:52.412] <TB0>     INFO: Expecting 2560 events.
[14:23:53.373] <TB0>     INFO: 2560 events read in total (246ms).
[14:23:53.373] <TB0>     INFO: Test took 1467ms.
[14:23:53.375] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:23:53.881] <TB0>     INFO: Expecting 2560 events.
[14:23:54.838] <TB0>     INFO: 2560 events read in total (242ms).
[14:23:54.839] <TB0>     INFO: Test took 1464ms.
[14:23:54.841] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:23:55.348] <TB0>     INFO: Expecting 2560 events.
[14:23:56.307] <TB0>     INFO: 2560 events read in total (244ms).
[14:23:56.307] <TB0>     INFO: Test took 1466ms.
[14:23:56.310] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:23:56.816] <TB0>     INFO: Expecting 2560 events.
[14:23:57.774] <TB0>     INFO: 2560 events read in total (244ms).
[14:23:57.774] <TB0>     INFO: Test took 1465ms.
[14:23:57.777] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:23:58.283] <TB0>     INFO: Expecting 2560 events.
[14:23:59.242] <TB0>     INFO: 2560 events read in total (244ms).
[14:23:59.242] <TB0>     INFO: Test took 1466ms.
[14:23:59.244] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:23:59.753] <TB0>     INFO: Expecting 2560 events.
[14:24:00.713] <TB0>     INFO: 2560 events read in total (245ms).
[14:24:00.713] <TB0>     INFO: Test took 1469ms.
[14:24:00.716] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:24:01.225] <TB0>     INFO: Expecting 2560 events.
[14:24:02.185] <TB0>     INFO: 2560 events read in total (245ms).
[14:24:02.186] <TB0>     INFO: Test took 1470ms.
[14:24:02.188] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:24:02.694] <TB0>     INFO: Expecting 2560 events.
[14:24:03.654] <TB0>     INFO: 2560 events read in total (245ms).
[14:24:03.654] <TB0>     INFO: Test took 1466ms.
[14:24:03.656] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:24:04.162] <TB0>     INFO: Expecting 2560 events.
[14:24:05.121] <TB0>     INFO: 2560 events read in total (244ms).
[14:24:05.121] <TB0>     INFO: Test took 1465ms.
[14:24:05.123] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:24:05.630] <TB0>     INFO: Expecting 2560 events.
[14:24:06.589] <TB0>     INFO: 2560 events read in total (244ms).
[14:24:06.589] <TB0>     INFO: Test took 1466ms.
[14:24:06.591] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:24:07.098] <TB0>     INFO: Expecting 2560 events.
[14:24:08.057] <TB0>     INFO: 2560 events read in total (244ms).
[14:24:08.057] <TB0>     INFO: Test took 1466ms.
[14:24:08.062] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:24:08.568] <TB0>     INFO: Expecting 2560 events.
[14:24:09.527] <TB0>     INFO: 2560 events read in total (244ms).
[14:24:09.528] <TB0>     INFO: Test took 1466ms.
[14:24:09.531] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:24:10.036] <TB0>     INFO: Expecting 2560 events.
[14:24:10.993] <TB0>     INFO: 2560 events read in total (242ms).
[14:24:10.993] <TB0>     INFO: Test took 1462ms.
[14:24:10.995] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:24:11.502] <TB0>     INFO: Expecting 2560 events.
[14:24:12.461] <TB0>     INFO: 2560 events read in total (244ms).
[14:24:12.463] <TB0>     INFO: Test took 1468ms.
[14:24:12.466] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:24:12.970] <TB0>     INFO: Expecting 2560 events.
[14:24:13.930] <TB0>     INFO: 2560 events read in total (245ms).
[14:24:13.931] <TB0>     INFO: Test took 1465ms.
[14:24:13.935] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:24:14.440] <TB0>     INFO: Expecting 2560 events.
[14:24:15.397] <TB0>     INFO: 2560 events read in total (242ms).
[14:24:15.397] <TB0>     INFO: Test took 1463ms.
[14:24:16.423] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[14:24:16.423] <TB0>     INFO: PH scale (per ROC):    91  80  72  90  76  88  86  80  79  74  85  79  78  80  82  82
[14:24:16.423] <TB0>     INFO: PH offset (per ROC):  175 179 176 159 173 160 163 176 173 165 165 166 187 170 172 172
[14:24:16.596] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:24:16.599] <TB0>     INFO: ######################################################################
[14:24:16.599] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:24:16.599] <TB0>     INFO: ######################################################################
[14:24:16.599] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:24:16.611] <TB0>     INFO: scanning low vcal = 10
[14:24:16.958] <TB0>     INFO: Expecting 41600 events.
[14:24:20.680] <TB0>     INFO: 41600 events read in total (3007ms).
[14:24:20.680] <TB0>     INFO: Test took 4069ms.
[14:24:20.682] <TB0>     INFO: scanning low vcal = 20
[14:24:21.189] <TB0>     INFO: Expecting 41600 events.
[14:24:24.909] <TB0>     INFO: 41600 events read in total (3005ms).
[14:24:24.909] <TB0>     INFO: Test took 4227ms.
[14:24:24.911] <TB0>     INFO: scanning low vcal = 30
[14:24:25.418] <TB0>     INFO: Expecting 41600 events.
[14:24:29.144] <TB0>     INFO: 41600 events read in total (3012ms).
[14:24:29.144] <TB0>     INFO: Test took 4233ms.
[14:24:29.146] <TB0>     INFO: scanning low vcal = 40
[14:24:29.652] <TB0>     INFO: Expecting 41600 events.
[14:24:33.908] <TB0>     INFO: 41600 events read in total (3541ms).
[14:24:33.909] <TB0>     INFO: Test took 4763ms.
[14:24:33.912] <TB0>     INFO: scanning low vcal = 50
[14:24:34.335] <TB0>     INFO: Expecting 41600 events.
[14:24:38.624] <TB0>     INFO: 41600 events read in total (3574ms).
[14:24:38.625] <TB0>     INFO: Test took 4713ms.
[14:24:38.628] <TB0>     INFO: scanning low vcal = 60
[14:24:39.051] <TB0>     INFO: Expecting 41600 events.
[14:24:43.309] <TB0>     INFO: 41600 events read in total (3543ms).
[14:24:43.309] <TB0>     INFO: Test took 4681ms.
[14:24:43.312] <TB0>     INFO: scanning low vcal = 70
[14:24:43.738] <TB0>     INFO: Expecting 41600 events.
[14:24:47.002] <TB0>     INFO: 41600 events read in total (3550ms).
[14:24:47.002] <TB0>     INFO: Test took 4690ms.
[14:24:48.005] <TB0>     INFO: scanning low vcal = 80
[14:24:48.430] <TB0>     INFO: Expecting 41600 events.
[14:24:52.707] <TB0>     INFO: 41600 events read in total (3562ms).
[14:24:52.708] <TB0>     INFO: Test took 4703ms.
[14:24:52.712] <TB0>     INFO: scanning low vcal = 90
[14:24:53.133] <TB0>     INFO: Expecting 41600 events.
[14:24:57.394] <TB0>     INFO: 41600 events read in total (3546ms).
[14:24:57.395] <TB0>     INFO: Test took 4683ms.
[14:24:57.399] <TB0>     INFO: scanning low vcal = 100
[14:24:57.821] <TB0>     INFO: Expecting 41600 events.
[14:25:02.172] <TB0>     INFO: 41600 events read in total (3636ms).
[14:25:02.173] <TB0>     INFO: Test took 4774ms.
[14:25:02.176] <TB0>     INFO: scanning low vcal = 110
[14:25:02.601] <TB0>     INFO: Expecting 41600 events.
[14:25:06.868] <TB0>     INFO: 41600 events read in total (3552ms).
[14:25:06.869] <TB0>     INFO: Test took 4693ms.
[14:25:06.872] <TB0>     INFO: scanning low vcal = 120
[14:25:07.296] <TB0>     INFO: Expecting 41600 events.
[14:25:11.541] <TB0>     INFO: 41600 events read in total (3530ms).
[14:25:11.541] <TB0>     INFO: Test took 4669ms.
[14:25:11.546] <TB0>     INFO: scanning low vcal = 130
[14:25:11.971] <TB0>     INFO: Expecting 41600 events.
[14:25:16.195] <TB0>     INFO: 41600 events read in total (3510ms).
[14:25:16.196] <TB0>     INFO: Test took 4650ms.
[14:25:16.200] <TB0>     INFO: scanning low vcal = 140
[14:25:16.626] <TB0>     INFO: Expecting 41600 events.
[14:25:20.857] <TB0>     INFO: 41600 events read in total (3516ms).
[14:25:20.858] <TB0>     INFO: Test took 4658ms.
[14:25:20.862] <TB0>     INFO: scanning low vcal = 150
[14:25:21.288] <TB0>     INFO: Expecting 41600 events.
[14:25:25.510] <TB0>     INFO: 41600 events read in total (3506ms).
[14:25:25.511] <TB0>     INFO: Test took 4649ms.
[14:25:25.515] <TB0>     INFO: scanning low vcal = 160
[14:25:25.939] <TB0>     INFO: Expecting 41600 events.
[14:25:30.182] <TB0>     INFO: 41600 events read in total (3528ms).
[14:25:30.183] <TB0>     INFO: Test took 4668ms.
[14:25:30.187] <TB0>     INFO: scanning low vcal = 170
[14:25:30.611] <TB0>     INFO: Expecting 41600 events.
[14:25:34.833] <TB0>     INFO: 41600 events read in total (3507ms).
[14:25:34.833] <TB0>     INFO: Test took 4646ms.
[14:25:34.838] <TB0>     INFO: scanning low vcal = 180
[14:25:35.263] <TB0>     INFO: Expecting 41600 events.
[14:25:39.537] <TB0>     INFO: 41600 events read in total (3556ms).
[14:25:39.537] <TB0>     INFO: Test took 4699ms.
[14:25:39.541] <TB0>     INFO: scanning low vcal = 190
[14:25:39.962] <TB0>     INFO: Expecting 41600 events.
[14:25:44.212] <TB0>     INFO: 41600 events read in total (3535ms).
[14:25:44.213] <TB0>     INFO: Test took 4672ms.
[14:25:44.216] <TB0>     INFO: scanning low vcal = 200
[14:25:44.640] <TB0>     INFO: Expecting 41600 events.
[14:25:48.917] <TB0>     INFO: 41600 events read in total (3562ms).
[14:25:48.918] <TB0>     INFO: Test took 4702ms.
[14:25:48.920] <TB0>     INFO: scanning low vcal = 210
[14:25:49.344] <TB0>     INFO: Expecting 41600 events.
[14:25:53.609] <TB0>     INFO: 41600 events read in total (3550ms).
[14:25:53.610] <TB0>     INFO: Test took 4690ms.
[14:25:53.612] <TB0>     INFO: scanning low vcal = 220
[14:25:54.035] <TB0>     INFO: Expecting 41600 events.
[14:25:58.301] <TB0>     INFO: 41600 events read in total (3551ms).
[14:25:58.302] <TB0>     INFO: Test took 4689ms.
[14:25:58.305] <TB0>     INFO: scanning low vcal = 230
[14:25:58.727] <TB0>     INFO: Expecting 41600 events.
[14:26:02.003] <TB0>     INFO: 41600 events read in total (3561ms).
[14:26:02.004] <TB0>     INFO: Test took 4699ms.
[14:26:03.007] <TB0>     INFO: scanning low vcal = 240
[14:26:03.427] <TB0>     INFO: Expecting 41600 events.
[14:26:07.693] <TB0>     INFO: 41600 events read in total (3551ms).
[14:26:07.693] <TB0>     INFO: Test took 4686ms.
[14:26:07.696] <TB0>     INFO: scanning low vcal = 250
[14:26:08.119] <TB0>     INFO: Expecting 41600 events.
[14:26:12.350] <TB0>     INFO: 41600 events read in total (3516ms).
[14:26:12.350] <TB0>     INFO: Test took 4653ms.
[14:26:12.354] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:26:12.777] <TB0>     INFO: Expecting 41600 events.
[14:26:17.044] <TB0>     INFO: 41600 events read in total (3552ms).
[14:26:17.045] <TB0>     INFO: Test took 4690ms.
[14:26:17.048] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:26:17.471] <TB0>     INFO: Expecting 41600 events.
[14:26:21.743] <TB0>     INFO: 41600 events read in total (3557ms).
[14:26:21.744] <TB0>     INFO: Test took 4695ms.
[14:26:21.747] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:26:22.170] <TB0>     INFO: Expecting 41600 events.
[14:26:26.413] <TB0>     INFO: 41600 events read in total (3529ms).
[14:26:26.414] <TB0>     INFO: Test took 4667ms.
[14:26:26.418] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:26:26.839] <TB0>     INFO: Expecting 41600 events.
[14:26:31.103] <TB0>     INFO: 41600 events read in total (3550ms).
[14:26:31.103] <TB0>     INFO: Test took 4685ms.
[14:26:31.106] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:26:31.527] <TB0>     INFO: Expecting 41600 events.
[14:26:35.815] <TB0>     INFO: 41600 events read in total (3573ms).
[14:26:35.816] <TB0>     INFO: Test took 4710ms.
[14:26:36.362] <TB0>     INFO: PixTestGainPedestal::measure() done 
[14:26:36.365] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:26:36.366] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:26:36.366] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:26:36.366] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:26:36.366] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:26:36.366] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:26:36.366] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:26:36.367] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:26:36.367] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:26:36.367] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:26:36.367] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:26:36.367] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:26:36.368] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:26:36.368] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:26:36.368] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:26:36.368] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:27:14.332] <TB0>     INFO: PixTestGainPedestal::fit() done
[14:27:14.332] <TB0>     INFO: non-linearity mean:  0.958 0.953 0.956 0.952 0.956 0.953 0.953 0.969 0.954 0.954 0.959 0.959 0.960 0.958 0.959 0.957
[14:27:14.332] <TB0>     INFO: non-linearity RMS:   0.007 0.006 0.006 0.006 0.005 0.007 0.006 0.004 0.005 0.006 0.005 0.005 0.006 0.005 0.006 0.005
[14:27:14.332] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:27:14.355] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:27:14.377] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:27:14.400] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:27:14.422] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:27:14.445] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:27:14.467] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:27:14.490] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:27:14.512] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:27:14.534] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:27:14.557] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:27:14.579] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:27:14.601] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:27:14.624] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:27:14.646] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:27:14.669] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-1-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:27:14.691] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[14:27:14.691] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:27:14.698] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:27:14.698] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:27:14.702] <TB0>     INFO: ######################################################################
[14:27:14.702] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:27:14.702] <TB0>     INFO: ######################################################################
[14:27:14.704] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:27:14.714] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:27:14.714] <TB0>     INFO:     run 1 of 1
[14:27:14.715] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:27:15.059] <TB0>     INFO: Expecting 3120000 events.
[14:28:06.171] <TB0>     INFO: 1265285 events read in total (50397ms).
[14:28:55.934] <TB0>     INFO: 2529380 events read in total (100160ms).
[14:29:19.286] <TB0>     INFO: 3120000 events read in total (123513ms).
[14:29:19.335] <TB0>     INFO: Test took 124621ms.
[14:29:19.424] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:19.565] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:29:21.084] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:29:22.531] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:29:24.097] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:29:25.585] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:29:27.027] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:29:28.522] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:29:30.065] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:29:31.615] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:29:33.100] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:29:34.486] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:29:35.937] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:29:37.363] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:29:38.968] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:29:40.412] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:29:41.964] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:29:43.486] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 395354112
[14:29:43.518] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:29:43.518] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.3161, RMS = 1.40138
[14:29:43.518] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[14:29:43.518] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:29:43.518] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.7771, RMS = 1.4063
[14:29:43.518] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:29:43.519] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:29:43.519] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.8422, RMS = 0.950891
[14:29:43.519] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:29:43.519] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:29:43.519] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.1276, RMS = 1.75692
[14:29:43.519] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[14:29:43.520] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:29:43.520] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.2755, RMS = 2.17886
[14:29:43.520] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[14:29:43.520] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:29:43.520] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.4688, RMS = 2.45468
[14:29:43.520] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 101
[14:29:43.522] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:29:43.522] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.0244, RMS = 1.3072
[14:29:43.522] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:29:43.522] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:29:43.522] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.0017, RMS = 1.58391
[14:29:43.522] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:29:43.523] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:29:43.523] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.4876, RMS = 1.02709
[14:29:43.523] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:29:43.523] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:29:43.523] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.9807, RMS = 1.18917
[14:29:43.523] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:29:43.524] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:29:43.524] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.7853, RMS = 1.29911
[14:29:43.524] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[14:29:43.524] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:29:43.524] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.1002, RMS = 1.30093
[14:29:43.524] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:29:43.525] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:29:43.525] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.7747, RMS = 1.14186
[14:29:43.525] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[14:29:43.525] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:29:43.525] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.3252, RMS = 1.20322
[14:29:43.525] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:29:43.526] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:29:43.526] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.2855, RMS = 1.71464
[14:29:43.526] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[14:29:43.526] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:29:43.526] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.9185, RMS = 1.52052
[14:29:43.526] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[14:29:43.528] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:29:43.528] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.9419, RMS = 0.890104
[14:29:43.528] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:29:43.528] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:29:43.528] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.5173, RMS = 0.932356
[14:29:43.528] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:29:43.529] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:29:43.529] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.2364, RMS = 1.37267
[14:29:43.529] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:29:43.529] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:29:43.529] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.7069, RMS = 1.34338
[14:29:43.529] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:29:43.530] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:29:43.530] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.6024, RMS = 1.14991
[14:29:43.530] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:29:43.530] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:29:43.530] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.5939, RMS = 1.80299
[14:29:43.530] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:29:43.531] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:29:43.531] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.8167, RMS = 1.81565
[14:29:43.531] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[14:29:43.531] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:29:43.531] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.9889, RMS = 1.82561
[14:29:43.531] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 78
[14:29:43.533] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:29:43.533] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.7165, RMS = 2.11809
[14:29:43.533] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[14:29:43.533] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:29:43.533] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.7263, RMS = 1.75476
[14:29:43.533] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[14:29:43.534] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:29:43.534] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.4059, RMS = 1.00729
[14:29:43.534] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:29:43.534] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:29:43.534] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.0432, RMS = 1.79506
[14:29:43.534] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:29:43.535] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:29:43.535] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.6197, RMS = 2.03394
[14:29:43.535] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[14:29:43.535] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:29:43.535] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 89.9284, RMS = 2.17514
[14:29:43.535] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 101
[14:29:43.536] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:29:43.536] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.5209, RMS = 1.74437
[14:29:43.536] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[14:29:43.536] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:29:43.536] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.7043, RMS = 1.54529
[14:29:43.536] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[14:29:43.539] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 148 seconds
[14:29:43.539] <TB0>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    1    0    0    0    0    2    0    0    0
[14:29:43.540] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:29:43.640] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:29:43.640] <TB0>     INFO: enter test to run
[14:29:43.640] <TB0>     INFO:   test:  no parameter change
[14:29:43.641] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 393.9mA
[14:29:43.642] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 462.3mA
[14:29:43.642] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.2 C
[14:29:43.642] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:29:44.107] <TB0>    QUIET: Connection to board 133 closed.
[14:29:44.116] <TB0>     INFO: pXar: this is the end, my friend
[14:29:44.116] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
