{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1544798576161 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544798576165 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 14 14:42:55 2018 " "Processing started: Fri Dec 14 14:42:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544798576165 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1544798576165 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off semaforo -c semaforo " "Command: quartus_map --read_settings_files=on --write_settings_files=off semaforo -c semaforo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1544798576166 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "16 20 40 " "Parallel Compilation has detected 40 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 20 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1544798576635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sensor-arc " "Found design unit 1: sensor-arc" {  } { { "sensor.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/sensor.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544798577608 ""} { "Info" "ISGN_ENTITY_NAME" "1 sensor " "Found entity 1: sensor" {  } { { "sensor.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/sensor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544798577608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544798577608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semaforo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file semaforo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 semaforo-ifsc " "Found design unit 1: semaforo-ifsc" {  } { { "semaforo.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/semaforo.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544798577635 ""} { "Info" "ISGN_ENTITY_NAME" "1 semaforo " "Found entity 1: semaforo" {  } { { "semaforo.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/semaforo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544798577635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544798577635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquinaDeEstado.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maquinaDeEstado.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maquinaDeEstado-fsm " "Found design unit 1: maquinaDeEstado-fsm" {  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544798577650 ""} { "Info" "ISGN_ENTITY_NAME" "1 maquinaDeEstado " "Found entity 1: maquinaDeEstado" {  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544798577650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544798577650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-arch1 " "Found design unit 1: contador-arch1" {  } { { "contador.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/contador.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544798577663 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/contador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544798577663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544798577663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_clk-arch1 " "Found design unit 1: div_clk-arch1" {  } { { "div_clk.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/div_clk.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544798577675 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_clk " "Found entity 1: div_clk" {  } { { "div_clk.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/div_clk.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544798577675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544798577675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2ssd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2ssd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2ssd-arch1 " "Found design unit 1: bin2ssd-arch1" {  } { { "bin2ssd.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/bin2ssd.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544798577687 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2ssd " "Found entity 1: bin2ssd" {  } { { "bin2ssd.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/bin2ssd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544798577687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544798577687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-ifsc " "Found design unit 1: display-ifsc" {  } { { "display.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/display.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544798577699 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/display.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544798577699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544798577699 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "semaforo " "Elaborating entity \"semaforo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1544798577979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clk div_clk:U1 " "Elaborating entity \"div_clk\" for hierarchy \"div_clk:U1\"" {  } { { "semaforo.vhd" "U1" { Text "/home/allex.m/182/dlp/projeto-final/semaforo.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544798577986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:U2 " "Elaborating entity \"display\" for hierarchy \"display:U2\"" {  } { { "semaforo.vhd" "U2" { Text "/home/allex.m/182/dlp/projeto-final/semaforo.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544798577991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador display:U2\|contador:U1 " "Elaborating entity \"contador\" for hierarchy \"display:U2\|contador:U1\"" {  } { { "display.vhd" "U1" { Text "/home/allex.m/182/dlp/projeto-final/display.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544798577995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2ssd display:U2\|bin2ssd:U2 " "Elaborating entity \"bin2ssd\" for hierarchy \"display:U2\|bin2ssd:U2\"" {  } { { "display.vhd" "U2" { Text "/home/allex.m/182/dlp/projeto-final/display.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544798577999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:U3 " "Elaborating entity \"display\" for hierarchy \"display:U3\"" {  } { { "semaforo.vhd" "U3" { Text "/home/allex.m/182/dlp/projeto-final/semaforo.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544798578006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador display:U3\|contador:U1 " "Elaborating entity \"contador\" for hierarchy \"display:U3\|contador:U1\"" {  } { { "display.vhd" "U1" { Text "/home/allex.m/182/dlp/projeto-final/display.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544798578010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sensor sensor:U4 " "Elaborating entity \"sensor\" for hierarchy \"sensor:U4\"" {  } { { "semaforo.vhd" "U4" { Text "/home/allex.m/182/dlp/projeto-final/semaforo.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544798578017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maquinaDeEstado maquinaDeEstado:U6 " "Elaborating entity \"maquinaDeEstado\" for hierarchy \"maquinaDeEstado:U6\"" {  } { { "semaforo.vhd" "U6" { Text "/home/allex.m/182/dlp/projeto-final/semaforo.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544798578023 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timer maquinaDeEstado.vhd(52) " "VHDL Process Statement warning at maquinaDeEstado.vhd(52): signal \"timer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544798578028 "|semaforo|maquinaDeEstado:U6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pr_state maquinaDeEstado.vhd(53) " "VHDL Process Statement warning at maquinaDeEstado.vhd(53): signal \"pr_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "maquinaDeEstado.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/maquinaDeEstado.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544798578028 "|semaforo|maquinaDeEstado:U6"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "div_clk.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/div_clk.vhd" 20 -1 0 } } { "contador.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/contador.vhd" 14 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1544798578793 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1544798578793 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sensor:U4\|presenca sensor:U4\|presenca~_emulated sensor:U4\|presenca~1 " "Register \"sensor:U4\|presenca\" is converted into an equivalent circuit using register \"sensor:U4\|presenca~_emulated\" and latch \"sensor:U4\|presenca~1\"" {  } { { "sensor.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/sensor.vhd" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1544798578793 "|semaforo|sensor:U4|presenca"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sensor:U5\|presenca sensor:U5\|presenca~_emulated sensor:U5\|presenca~1 " "Register \"sensor:U5\|presenca\" is converted into an equivalent circuit using register \"sensor:U5\|presenca~_emulated\" and latch \"sensor:U5\|presenca~1\"" {  } { { "sensor.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/sensor.vhd" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1544798578793 "|semaforo|sensor:U5|presenca"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1544798578793 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ssd_D\[1\] GND " "Pin \"ssd_D\[1\]\" is stuck at GND" {  } { { "semaforo.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/semaforo.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544798578873 "|semaforo|ssd_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd_Dp\[1\] GND " "Pin \"ssd_Dp\[1\]\" is stuck at GND" {  } { { "semaforo.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/semaforo.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544798578873 "|semaforo|ssd_Dp[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1544798578873 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "display:U3\|contador:U1\|count_fim High " "Register display:U3\|contador:U1\|count_fim will power up to High" {  } { { "contador.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/contador.vhd" 14 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1544798578878 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "display:U2\|contador:U1\|count_fim High " "Register display:U2\|contador:U1\|count_fim will power up to High" {  } { { "contador.vhd" "" { Text "/home/allex.m/182/dlp/projeto-final/contador.vhd" 14 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1544798578878 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1544798578878 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1544798579013 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1544798579558 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544798579558 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "229 " "Implemented 229 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1544798579737 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1544798579737 ""} { "Info" "ICUT_CUT_TM_LCELLS" "172 " "Implemented 172 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1544798579737 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1544798579737 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "426 " "Peak virtual memory: 426 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544798579806 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 14 14:42:59 2018 " "Processing ended: Fri Dec 14 14:42:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544798579806 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544798579806 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544798579806 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544798579806 ""}
