$date
	Thu Jan 21 06:57:43 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Dflip_flop3 $end
$var wire 1 ! clk $end
$var wire 3 " in [2:0] $end
$var wire 1 # reset $end
$var wire 3 $ out2 [2:0] $end
$var wire 3 % out1 [2:0] $end
$scope module Dff0 $end
$var wire 1 & a $end
$var wire 1 ! clk $end
$var wire 1 # reset $end
$var wire 1 ' s1 $end
$var wire 1 ( s2 $end
$var wire 4 ) line [3:0] $end
$var wire 1 * ignore $end
$scope module basc1 $end
$var wire 1 & a $end
$var wire 1 ! clk $end
$var wire 1 # reset $end
$var wire 1 + s1 $end
$var wire 1 * s2 $end
$var wire 8 , line [7:0] $end
$scope module and1 $end
$var wire 1 & e1 $end
$var wire 1 - e2 $end
$var wire 1 . s $end
$upscope $end
$scope module nand1 $end
$var wire 1 & e1 $end
$var wire 1 ! e2 $end
$var wire 1 / s $end
$upscope $end
$scope module nand2 $end
$var wire 1 0 e1 $end
$var wire 1 ! e2 $end
$var wire 1 1 s $end
$upscope $end
$scope module nand3 $end
$var wire 1 2 e1 $end
$var wire 1 3 e2 $end
$var wire 1 4 s $end
$upscope $end
$scope module nand4 $end
$var wire 1 5 e1 $end
$var wire 1 6 e2 $end
$var wire 1 7 s $end
$upscope $end
$scope module not1 $end
$var wire 1 8 e1 $end
$var wire 1 9 s $end
$upscope $end
$scope module or1 $end
$var wire 1 # e1 $end
$var wire 1 : e2 $end
$var wire 1 ; s $end
$upscope $end
$scope module xor1 $end
$var wire 1 & e1 $end
$var wire 1 # e2 $end
$var wire 1 < s $end
$upscope $end
$upscope $end
$scope module basc2 $end
$var wire 1 = a $end
$var wire 1 > clk $end
$var wire 1 # reset $end
$var wire 1 ? s1 $end
$var wire 1 @ s2 $end
$var wire 8 A line [7:0] $end
$scope module and1 $end
$var wire 1 = e1 $end
$var wire 1 B e2 $end
$var wire 1 C s $end
$upscope $end
$scope module nand1 $end
$var wire 1 = e1 $end
$var wire 1 > e2 $end
$var wire 1 D s $end
$upscope $end
$scope module nand2 $end
$var wire 1 E e1 $end
$var wire 1 > e2 $end
$var wire 1 F s $end
$upscope $end
$scope module nand3 $end
$var wire 1 G e1 $end
$var wire 1 H e2 $end
$var wire 1 I s $end
$upscope $end
$scope module nand4 $end
$var wire 1 J e1 $end
$var wire 1 K e2 $end
$var wire 1 L s $end
$upscope $end
$scope module not1 $end
$var wire 1 M e1 $end
$var wire 1 N s $end
$upscope $end
$scope module or1 $end
$var wire 1 # e1 $end
$var wire 1 O e2 $end
$var wire 1 P s $end
$upscope $end
$scope module xor1 $end
$var wire 1 = e1 $end
$var wire 1 # e2 $end
$var wire 1 Q s $end
$upscope $end
$upscope $end
$scope module not1 $end
$var wire 1 ! e1 $end
$var wire 1 R s $end
$upscope $end
$upscope $end
$scope module Dff1 $end
$var wire 1 S a $end
$var wire 1 ! clk $end
$var wire 1 # reset $end
$var wire 1 T s1 $end
$var wire 1 U s2 $end
$var wire 4 V line [3:0] $end
$var wire 1 W ignore $end
$scope module basc1 $end
$var wire 1 S a $end
$var wire 1 ! clk $end
$var wire 1 # reset $end
$var wire 1 X s1 $end
$var wire 1 W s2 $end
$var wire 8 Y line [7:0] $end
$scope module and1 $end
$var wire 1 S e1 $end
$var wire 1 Z e2 $end
$var wire 1 [ s $end
$upscope $end
$scope module nand1 $end
$var wire 1 S e1 $end
$var wire 1 ! e2 $end
$var wire 1 \ s $end
$upscope $end
$scope module nand2 $end
$var wire 1 ] e1 $end
$var wire 1 ! e2 $end
$var wire 1 ^ s $end
$upscope $end
$scope module nand3 $end
$var wire 1 _ e1 $end
$var wire 1 ` e2 $end
$var wire 1 a s $end
$upscope $end
$scope module nand4 $end
$var wire 1 b e1 $end
$var wire 1 c e2 $end
$var wire 1 d s $end
$upscope $end
$scope module not1 $end
$var wire 1 e e1 $end
$var wire 1 f s $end
$upscope $end
$scope module or1 $end
$var wire 1 # e1 $end
$var wire 1 g e2 $end
$var wire 1 h s $end
$upscope $end
$scope module xor1 $end
$var wire 1 S e1 $end
$var wire 1 # e2 $end
$var wire 1 i s $end
$upscope $end
$upscope $end
$scope module basc2 $end
$var wire 1 j a $end
$var wire 1 k clk $end
$var wire 1 # reset $end
$var wire 1 l s1 $end
$var wire 1 m s2 $end
$var wire 8 n line [7:0] $end
$scope module and1 $end
$var wire 1 j e1 $end
$var wire 1 o e2 $end
$var wire 1 p s $end
$upscope $end
$scope module nand1 $end
$var wire 1 j e1 $end
$var wire 1 k e2 $end
$var wire 1 q s $end
$upscope $end
$scope module nand2 $end
$var wire 1 r e1 $end
$var wire 1 k e2 $end
$var wire 1 s s $end
$upscope $end
$scope module nand3 $end
$var wire 1 t e1 $end
$var wire 1 u e2 $end
$var wire 1 v s $end
$upscope $end
$scope module nand4 $end
$var wire 1 w e1 $end
$var wire 1 x e2 $end
$var wire 1 y s $end
$upscope $end
$scope module not1 $end
$var wire 1 z e1 $end
$var wire 1 { s $end
$upscope $end
$scope module or1 $end
$var wire 1 # e1 $end
$var wire 1 | e2 $end
$var wire 1 } s $end
$upscope $end
$scope module xor1 $end
$var wire 1 j e1 $end
$var wire 1 # e2 $end
$var wire 1 ~ s $end
$upscope $end
$upscope $end
$scope module not1 $end
$var wire 1 ! e1 $end
$var wire 1 !" s $end
$upscope $end
$upscope $end
$scope module Dff2 $end
$var wire 1 "" a $end
$var wire 1 ! clk $end
$var wire 1 # reset $end
$var wire 1 #" s1 $end
$var wire 1 $" s2 $end
$var wire 4 %" line [3:0] $end
$var wire 1 &" ignore $end
$scope module basc1 $end
$var wire 1 "" a $end
$var wire 1 ! clk $end
$var wire 1 # reset $end
$var wire 1 '" s1 $end
$var wire 1 &" s2 $end
$var wire 8 (" line [7:0] $end
$scope module and1 $end
$var wire 1 "" e1 $end
$var wire 1 )" e2 $end
$var wire 1 *" s $end
$upscope $end
$scope module nand1 $end
$var wire 1 "" e1 $end
$var wire 1 ! e2 $end
$var wire 1 +" s $end
$upscope $end
$scope module nand2 $end
$var wire 1 ," e1 $end
$var wire 1 ! e2 $end
$var wire 1 -" s $end
$upscope $end
$scope module nand3 $end
$var wire 1 ." e1 $end
$var wire 1 /" e2 $end
$var wire 1 0" s $end
$upscope $end
$scope module nand4 $end
$var wire 1 1" e1 $end
$var wire 1 2" e2 $end
$var wire 1 3" s $end
$upscope $end
$scope module not1 $end
$var wire 1 4" e1 $end
$var wire 1 5" s $end
$upscope $end
$scope module or1 $end
$var wire 1 # e1 $end
$var wire 1 6" e2 $end
$var wire 1 7" s $end
$upscope $end
$scope module xor1 $end
$var wire 1 "" e1 $end
$var wire 1 # e2 $end
$var wire 1 8" s $end
$upscope $end
$upscope $end
$scope module basc2 $end
$var wire 1 9" a $end
$var wire 1 :" clk $end
$var wire 1 # reset $end
$var wire 1 ;" s1 $end
$var wire 1 <" s2 $end
$var wire 8 =" line [7:0] $end
$scope module and1 $end
$var wire 1 9" e1 $end
$var wire 1 >" e2 $end
$var wire 1 ?" s $end
$upscope $end
$scope module nand1 $end
$var wire 1 9" e1 $end
$var wire 1 :" e2 $end
$var wire 1 @" s $end
$upscope $end
$scope module nand2 $end
$var wire 1 A" e1 $end
$var wire 1 :" e2 $end
$var wire 1 B" s $end
$upscope $end
$scope module nand3 $end
$var wire 1 C" e1 $end
$var wire 1 D" e2 $end
$var wire 1 E" s $end
$upscope $end
$scope module nand4 $end
$var wire 1 F" e1 $end
$var wire 1 G" e2 $end
$var wire 1 H" s $end
$upscope $end
$scope module not1 $end
$var wire 1 I" e1 $end
$var wire 1 J" s $end
$upscope $end
$scope module or1 $end
$var wire 1 # e1 $end
$var wire 1 K" e2 $end
$var wire 1 L" s $end
$upscope $end
$scope module xor1 $end
$var wire 1 9" e1 $end
$var wire 1 # e2 $end
$var wire 1 M" s $end
$upscope $end
$upscope $end
$scope module not1 $end
$var wire 1 ! e1 $end
$var wire 1 N" s $end
$upscope $end
$upscope $end
$upscope $end
$scope module JKlatchDown $end
$var wire 1 O" clk $end
$var wire 1 P" j $end
$var wire 1 Q" k $end
$var wire 1 R" out1 $end
$var wire 1 S" out2 $end
$var wire 1 T" reset $end
$var wire 1 U" unclock $end
$var wire 2 V" line_reset [1:0] $end
$var wire 8 W" line [7:0] $end
$scope module nand0 $end
$var wire 1 P" in1 $end
$var wire 1 X" in2 $end
$var wire 1 O" in3 $end
$var wire 1 Y" out $end
$var wire 2 Z" line [1:0] $end
$scope module nand0 $end
$var wire 1 P" e1 $end
$var wire 1 X" e2 $end
$var wire 1 [" s $end
$upscope $end
$scope module nand1 $end
$var wire 1 X" e1 $end
$var wire 1 O" e2 $end
$var wire 1 \" s $end
$upscope $end
$scope module or0 $end
$var wire 1 ]" e1 $end
$var wire 1 ^" e2 $end
$var wire 1 Y" s $end
$upscope $end
$upscope $end
$scope module nand1 $end
$var wire 1 _" e1 $end
$var wire 1 `" s $end
$var wire 1 U" e2 $end
$upscope $end
$scope module nand2 $end
$var wire 1 a" e1 $end
$var wire 1 b" e2 $end
$var wire 1 c" s $end
$upscope $end
$scope module nand3 $end
$var wire 1 Q" in1 $end
$var wire 1 d" in2 $end
$var wire 1 O" in3 $end
$var wire 1 e" out $end
$var wire 2 f" line [1:0] $end
$scope module nand0 $end
$var wire 1 Q" e1 $end
$var wire 1 d" e2 $end
$var wire 1 g" s $end
$upscope $end
$scope module nand1 $end
$var wire 1 d" e1 $end
$var wire 1 O" e2 $end
$var wire 1 h" s $end
$upscope $end
$scope module or0 $end
$var wire 1 i" e1 $end
$var wire 1 j" e2 $end
$var wire 1 e" s $end
$upscope $end
$upscope $end
$scope module nand4 $end
$var wire 1 k" e1 $end
$var wire 1 l" s $end
$var wire 1 U" e2 $end
$upscope $end
$scope module nand5 $end
$var wire 1 m" e1 $end
$var wire 1 n" e2 $end
$var wire 1 o" s $end
$upscope $end
$scope module nand_down0 $end
$var wire 1 p" e1 $end
$var wire 1 q" e2 $end
$var wire 1 r" s $end
$upscope $end
$scope module nand_down1 $end
$var wire 1 s" e1 $end
$var wire 1 t" e2 $end
$var wire 1 u" s $end
$upscope $end
$scope module not0 $end
$var wire 1 O" e1 $end
$var wire 1 U" s $end
$upscope $end
$scope module or_reset0 $end
$var wire 1 T" e1 $end
$var wire 1 v" e2 $end
$var wire 1 w" s $end
$upscope $end
$scope module or_reset1 $end
$var wire 1 T" e1 $end
$var wire 1 x" e2 $end
$var wire 1 y" s $end
$upscope $end
$upscope $end
$scope module _test_JKlatchUP $end
$var wire 1 z" s2 $end
$var wire 1 {" s1 $end
$var reg 1 |" clk $end
$var reg 1 }" j $end
$var reg 1 ~" k $end
$var reg 1 !# power $end
$var reg 1 "# reset $end
$var integer 32 ## i [31:0] $end
$scope module test_JKlatchUP $end
$var wire 1 |" clk $end
$var wire 1 }" j $end
$var wire 1 ~" k $end
$var wire 1 {" out1 $end
$var wire 1 z" out2 $end
$var wire 1 "# reset $end
$var wire 1 $# unclock $end
$var wire 2 %# line_reset [1:0] $end
$var wire 8 &# line [7:0] $end
$scope module nand0 $end
$var wire 1 }" in1 $end
$var wire 1 '# in2 $end
$var wire 1 (# out $end
$var wire 2 )# line [1:0] $end
$var wire 1 $# in3 $end
$scope module nand0 $end
$var wire 1 }" e1 $end
$var wire 1 '# e2 $end
$var wire 1 *# s $end
$upscope $end
$scope module nand1 $end
$var wire 1 '# e1 $end
$var wire 1 +# s $end
$var wire 1 $# e2 $end
$upscope $end
$scope module or0 $end
$var wire 1 ,# e1 $end
$var wire 1 -# e2 $end
$var wire 1 (# s $end
$upscope $end
$upscope $end
$scope module nand1 $end
$var wire 1 .# e1 $end
$var wire 1 |" e2 $end
$var wire 1 /# s $end
$upscope $end
$scope module nand2 $end
$var wire 1 0# e1 $end
$var wire 1 1# e2 $end
$var wire 1 2# s $end
$upscope $end
$scope module nand3 $end
$var wire 1 ~" in1 $end
$var wire 1 3# in2 $end
$var wire 1 4# out $end
$var wire 2 5# line [1:0] $end
$var wire 1 $# in3 $end
$scope module nand0 $end
$var wire 1 ~" e1 $end
$var wire 1 3# e2 $end
$var wire 1 6# s $end
$upscope $end
$scope module nand1 $end
$var wire 1 3# e1 $end
$var wire 1 7# s $end
$var wire 1 $# e2 $end
$upscope $end
$scope module or0 $end
$var wire 1 8# e1 $end
$var wire 1 9# e2 $end
$var wire 1 4# s $end
$upscope $end
$upscope $end
$scope module nand4 $end
$var wire 1 :# e1 $end
$var wire 1 |" e2 $end
$var wire 1 ;# s $end
$upscope $end
$scope module nand5 $end
$var wire 1 <# e1 $end
$var wire 1 =# e2 $end
$var wire 1 ># s $end
$upscope $end
$scope module nor0 $end
$var wire 1 ?# e1 $end
$var wire 1 @# e2 $end
$var wire 1 A# s $end
$upscope $end
$scope module nor1 $end
$var wire 1 B# e1 $end
$var wire 1 C# e2 $end
$var wire 1 D# s $end
$upscope $end
$scope module not0 $end
$var wire 1 |" e1 $end
$var wire 1 $# s $end
$upscope $end
$scope module or_reset0 $end
$var wire 1 "# e1 $end
$var wire 1 E# e2 $end
$var wire 1 F# s $end
$upscope $end
$scope module or_reset1 $end
$var wire 1 "# e1 $end
$var wire 1 G# e2 $end
$var wire 1 H# s $end
$upscope $end
$upscope $end
$upscope $end
$scope module basculeD_8bit $end
$var wire 8 I# a [7:0] $end
$var wire 1 J# clk $end
$var wire 1 K# reset $end
$var wire 8 L# s2 [7:0] $end
$var wire 8 M# s1 [7:0] $end
$scope module Dlatch0 $end
$var wire 1 N# a $end
$var wire 1 J# clk $end
$var wire 1 K# reset $end
$var wire 1 O# s1 $end
$var wire 1 P# s2 $end
$var wire 8 Q# line [7:0] $end
$scope module and1 $end
$var wire 1 N# e1 $end
$var wire 1 R# e2 $end
$var wire 1 S# s $end
$upscope $end
$scope module nand1 $end
$var wire 1 N# e1 $end
$var wire 1 J# e2 $end
$var wire 1 T# s $end
$upscope $end
$scope module nand2 $end
$var wire 1 U# e1 $end
$var wire 1 J# e2 $end
$var wire 1 V# s $end
$upscope $end
$scope module nand3 $end
$var wire 1 W# e1 $end
$var wire 1 X# e2 $end
$var wire 1 Y# s $end
$upscope $end
$scope module nand4 $end
$var wire 1 Z# e1 $end
$var wire 1 [# e2 $end
$var wire 1 \# s $end
$upscope $end
$scope module not1 $end
$var wire 1 ]# e1 $end
$var wire 1 ^# s $end
$upscope $end
$scope module or1 $end
$var wire 1 K# e1 $end
$var wire 1 _# e2 $end
$var wire 1 `# s $end
$upscope $end
$scope module xor1 $end
$var wire 1 N# e1 $end
$var wire 1 K# e2 $end
$var wire 1 a# s $end
$upscope $end
$upscope $end
$scope module Dlatch1 $end
$var wire 1 b# a $end
$var wire 1 J# clk $end
$var wire 1 K# reset $end
$var wire 1 c# s1 $end
$var wire 1 d# s2 $end
$var wire 8 e# line [7:0] $end
$scope module and1 $end
$var wire 1 b# e1 $end
$var wire 1 f# e2 $end
$var wire 1 g# s $end
$upscope $end
$scope module nand1 $end
$var wire 1 b# e1 $end
$var wire 1 J# e2 $end
$var wire 1 h# s $end
$upscope $end
$scope module nand2 $end
$var wire 1 i# e1 $end
$var wire 1 J# e2 $end
$var wire 1 j# s $end
$upscope $end
$scope module nand3 $end
$var wire 1 k# e1 $end
$var wire 1 l# e2 $end
$var wire 1 m# s $end
$upscope $end
$scope module nand4 $end
$var wire 1 n# e1 $end
$var wire 1 o# e2 $end
$var wire 1 p# s $end
$upscope $end
$scope module not1 $end
$var wire 1 q# e1 $end
$var wire 1 r# s $end
$upscope $end
$scope module or1 $end
$var wire 1 K# e1 $end
$var wire 1 s# e2 $end
$var wire 1 t# s $end
$upscope $end
$scope module xor1 $end
$var wire 1 b# e1 $end
$var wire 1 K# e2 $end
$var wire 1 u# s $end
$upscope $end
$upscope $end
$scope module Dlatch2 $end
$var wire 1 v# a $end
$var wire 1 J# clk $end
$var wire 1 K# reset $end
$var wire 1 w# s1 $end
$var wire 1 x# s2 $end
$var wire 8 y# line [7:0] $end
$scope module and1 $end
$var wire 1 v# e1 $end
$var wire 1 z# e2 $end
$var wire 1 {# s $end
$upscope $end
$scope module nand1 $end
$var wire 1 v# e1 $end
$var wire 1 J# e2 $end
$var wire 1 |# s $end
$upscope $end
$scope module nand2 $end
$var wire 1 }# e1 $end
$var wire 1 J# e2 $end
$var wire 1 ~# s $end
$upscope $end
$scope module nand3 $end
$var wire 1 !$ e1 $end
$var wire 1 "$ e2 $end
$var wire 1 #$ s $end
$upscope $end
$scope module nand4 $end
$var wire 1 $$ e1 $end
$var wire 1 %$ e2 $end
$var wire 1 &$ s $end
$upscope $end
$scope module not1 $end
$var wire 1 '$ e1 $end
$var wire 1 ($ s $end
$upscope $end
$scope module or1 $end
$var wire 1 K# e1 $end
$var wire 1 )$ e2 $end
$var wire 1 *$ s $end
$upscope $end
$scope module xor1 $end
$var wire 1 v# e1 $end
$var wire 1 K# e2 $end
$var wire 1 +$ s $end
$upscope $end
$upscope $end
$scope module Dlatch3 $end
$var wire 1 ,$ a $end
$var wire 1 J# clk $end
$var wire 1 K# reset $end
$var wire 1 -$ s1 $end
$var wire 1 .$ s2 $end
$var wire 8 /$ line [7:0] $end
$scope module and1 $end
$var wire 1 ,$ e1 $end
$var wire 1 0$ e2 $end
$var wire 1 1$ s $end
$upscope $end
$scope module nand1 $end
$var wire 1 ,$ e1 $end
$var wire 1 J# e2 $end
$var wire 1 2$ s $end
$upscope $end
$scope module nand2 $end
$var wire 1 3$ e1 $end
$var wire 1 J# e2 $end
$var wire 1 4$ s $end
$upscope $end
$scope module nand3 $end
$var wire 1 5$ e1 $end
$var wire 1 6$ e2 $end
$var wire 1 7$ s $end
$upscope $end
$scope module nand4 $end
$var wire 1 8$ e1 $end
$var wire 1 9$ e2 $end
$var wire 1 :$ s $end
$upscope $end
$scope module not1 $end
$var wire 1 ;$ e1 $end
$var wire 1 <$ s $end
$upscope $end
$scope module or1 $end
$var wire 1 K# e1 $end
$var wire 1 =$ e2 $end
$var wire 1 >$ s $end
$upscope $end
$scope module xor1 $end
$var wire 1 ,$ e1 $end
$var wire 1 K# e2 $end
$var wire 1 ?$ s $end
$upscope $end
$upscope $end
$scope module Dlatch4 $end
$var wire 1 @$ a $end
$var wire 1 J# clk $end
$var wire 1 K# reset $end
$var wire 1 A$ s1 $end
$var wire 1 B$ s2 $end
$var wire 8 C$ line [7:0] $end
$scope module and1 $end
$var wire 1 @$ e1 $end
$var wire 1 D$ e2 $end
$var wire 1 E$ s $end
$upscope $end
$scope module nand1 $end
$var wire 1 @$ e1 $end
$var wire 1 J# e2 $end
$var wire 1 F$ s $end
$upscope $end
$scope module nand2 $end
$var wire 1 G$ e1 $end
$var wire 1 J# e2 $end
$var wire 1 H$ s $end
$upscope $end
$scope module nand3 $end
$var wire 1 I$ e1 $end
$var wire 1 J$ e2 $end
$var wire 1 K$ s $end
$upscope $end
$scope module nand4 $end
$var wire 1 L$ e1 $end
$var wire 1 M$ e2 $end
$var wire 1 N$ s $end
$upscope $end
$scope module not1 $end
$var wire 1 O$ e1 $end
$var wire 1 P$ s $end
$upscope $end
$scope module or1 $end
$var wire 1 K# e1 $end
$var wire 1 Q$ e2 $end
$var wire 1 R$ s $end
$upscope $end
$scope module xor1 $end
$var wire 1 @$ e1 $end
$var wire 1 K# e2 $end
$var wire 1 S$ s $end
$upscope $end
$upscope $end
$scope module Dlatch5 $end
$var wire 1 T$ a $end
$var wire 1 J# clk $end
$var wire 1 K# reset $end
$var wire 1 U$ s1 $end
$var wire 1 V$ s2 $end
$var wire 8 W$ line [7:0] $end
$scope module and1 $end
$var wire 1 T$ e1 $end
$var wire 1 X$ e2 $end
$var wire 1 Y$ s $end
$upscope $end
$scope module nand1 $end
$var wire 1 T$ e1 $end
$var wire 1 J# e2 $end
$var wire 1 Z$ s $end
$upscope $end
$scope module nand2 $end
$var wire 1 [$ e1 $end
$var wire 1 J# e2 $end
$var wire 1 \$ s $end
$upscope $end
$scope module nand3 $end
$var wire 1 ]$ e1 $end
$var wire 1 ^$ e2 $end
$var wire 1 _$ s $end
$upscope $end
$scope module nand4 $end
$var wire 1 `$ e1 $end
$var wire 1 a$ e2 $end
$var wire 1 b$ s $end
$upscope $end
$scope module not1 $end
$var wire 1 c$ e1 $end
$var wire 1 d$ s $end
$upscope $end
$scope module or1 $end
$var wire 1 K# e1 $end
$var wire 1 e$ e2 $end
$var wire 1 f$ s $end
$upscope $end
$scope module xor1 $end
$var wire 1 T$ e1 $end
$var wire 1 K# e2 $end
$var wire 1 g$ s $end
$upscope $end
$upscope $end
$scope module Dlatch6 $end
$var wire 1 h$ a $end
$var wire 1 J# clk $end
$var wire 1 K# reset $end
$var wire 1 i$ s1 $end
$var wire 1 j$ s2 $end
$var wire 8 k$ line [7:0] $end
$scope module and1 $end
$var wire 1 h$ e1 $end
$var wire 1 l$ e2 $end
$var wire 1 m$ s $end
$upscope $end
$scope module nand1 $end
$var wire 1 h$ e1 $end
$var wire 1 J# e2 $end
$var wire 1 n$ s $end
$upscope $end
$scope module nand2 $end
$var wire 1 o$ e1 $end
$var wire 1 J# e2 $end
$var wire 1 p$ s $end
$upscope $end
$scope module nand3 $end
$var wire 1 q$ e1 $end
$var wire 1 r$ e2 $end
$var wire 1 s$ s $end
$upscope $end
$scope module nand4 $end
$var wire 1 t$ e1 $end
$var wire 1 u$ e2 $end
$var wire 1 v$ s $end
$upscope $end
$scope module not1 $end
$var wire 1 w$ e1 $end
$var wire 1 x$ s $end
$upscope $end
$scope module or1 $end
$var wire 1 K# e1 $end
$var wire 1 y$ e2 $end
$var wire 1 z$ s $end
$upscope $end
$scope module xor1 $end
$var wire 1 h$ e1 $end
$var wire 1 K# e2 $end
$var wire 1 {$ s $end
$upscope $end
$upscope $end
$scope module Dlatch7 $end
$var wire 1 |$ a $end
$var wire 1 J# clk $end
$var wire 1 K# reset $end
$var wire 1 }$ s1 $end
$var wire 1 ~$ s2 $end
$var wire 8 !% line [7:0] $end
$scope module and1 $end
$var wire 1 |$ e1 $end
$var wire 1 "% e2 $end
$var wire 1 #% s $end
$upscope $end
$scope module nand1 $end
$var wire 1 |$ e1 $end
$var wire 1 J# e2 $end
$var wire 1 $% s $end
$upscope $end
$scope module nand2 $end
$var wire 1 %% e1 $end
$var wire 1 J# e2 $end
$var wire 1 &% s $end
$upscope $end
$scope module nand3 $end
$var wire 1 '% e1 $end
$var wire 1 (% e2 $end
$var wire 1 )% s $end
$upscope $end
$scope module nand4 $end
$var wire 1 *% e1 $end
$var wire 1 +% e2 $end
$var wire 1 ,% s $end
$upscope $end
$scope module not1 $end
$var wire 1 -% e1 $end
$var wire 1 .% s $end
$upscope $end
$scope module or1 $end
$var wire 1 K# e1 $end
$var wire 1 /% e2 $end
$var wire 1 0% s $end
$upscope $end
$scope module xor1 $end
$var wire 1 |$ e1 $end
$var wire 1 K# e2 $end
$var wire 1 1% s $end
$upscope $end
$upscope $end
$upscope $end
$scope module gate_and3 $end
$var wire 1 2% a $end
$var wire 1 3% b $end
$var wire 1 4% c $end
$var wire 1 5% s $end
$upscope $end
$scope module gate_and4 $end
$var wire 1 6% a $end
$var wire 1 7% b $end
$var wire 1 8% c $end
$var wire 1 9% d $end
$var wire 1 :% s $end
$upscope $end
$scope module gate_and5 $end
$var wire 1 ;% a $end
$var wire 1 <% b $end
$var wire 1 =% c $end
$var wire 1 >% d $end
$var wire 1 ?% e $end
$var wire 1 @% s $end
$upscope $end
$scope module gate_and8 $end
$var wire 8 A% e1 [7:0] $end
$var wire 8 B% e2 [7:0] $end
$var wire 8 C% s [7:0] $end
$upscope $end
$scope module gate_nand8 $end
$var wire 8 D% e1 [7:0] $end
$var wire 8 E% e2 [7:0] $end
$var wire 8 F% s [7:0] $end
$upscope $end
$scope module gate_nor8 $end
$var wire 8 G% e1 [7:0] $end
$var wire 8 H% e2 [7:0] $end
$var wire 8 I% s [7:0] $end
$upscope $end
$scope module gate_not8 $end
$var wire 8 J% e1 [7:0] $end
$var wire 8 K% s [7:0] $end
$upscope $end
$scope module gate_or4 $end
$var wire 1 L% a $end
$var wire 1 M% b $end
$var wire 1 N% c $end
$var wire 1 O% d $end
$var wire 1 P% s $end
$upscope $end
$scope module gate_or8 $end
$var wire 8 Q% e1 [7:0] $end
$var wire 8 R% e2 [7:0] $end
$var wire 8 S% s [7:0] $end
$upscope $end
$scope module gate_xor8 $end
$var wire 8 T% e1 [7:0] $end
$var wire 8 U% e2 [7:0] $end
$var wire 8 V% s [7:0] $end
$upscope $end
$scope module multigate_and8 $end
$var wire 8 W% bus [7:0] $end
$var wire 1 X% s $end
$upscope $end
$scope module multigate_or16 $end
$var wire 16 Y% bus [15:0] $end
$var wire 1 Z% s $end
$upscope $end
$scope module multigate_or8 $end
$var wire 8 [% bus [7:0] $end
$var wire 1 \% s $end
$upscope $end
$scope module regdec $end
$var wire 8 ]% a [7:0] $end
$var wire 1 ^% rl $end
$var wire 8 _% s [7:0] $end
$var wire 1 `% line_not $end
$var wire 14 a% line [13:0] $end
$scope module and0 $end
$var wire 1 b% e1 $end
$var wire 1 ^% e2 $end
$var wire 1 c% s $end
$upscope $end
$scope module and1 $end
$var wire 1 d% e1 $end
$var wire 1 e% s $end
$var wire 1 `% e2 $end
$upscope $end
$scope module and10 $end
$var wire 1 f% e1 $end
$var wire 1 ^% e2 $end
$var wire 1 g% s $end
$upscope $end
$scope module and11 $end
$var wire 1 h% e1 $end
$var wire 1 i% s $end
$var wire 1 `% e2 $end
$upscope $end
$scope module and12 $end
$var wire 1 j% e1 $end
$var wire 1 ^% e2 $end
$var wire 1 k% s $end
$upscope $end
$scope module and13 $end
$var wire 1 l% e1 $end
$var wire 1 m% s $end
$var wire 1 `% e2 $end
$upscope $end
$scope module and2 $end
$var wire 1 n% e1 $end
$var wire 1 ^% e2 $end
$var wire 1 o% s $end
$upscope $end
$scope module and3 $end
$var wire 1 p% e1 $end
$var wire 1 q% s $end
$var wire 1 `% e2 $end
$upscope $end
$scope module and4 $end
$var wire 1 r% e1 $end
$var wire 1 ^% e2 $end
$var wire 1 s% s $end
$upscope $end
$scope module and5 $end
$var wire 1 t% e1 $end
$var wire 1 u% s $end
$var wire 1 `% e2 $end
$upscope $end
$scope module and6 $end
$var wire 1 v% e1 $end
$var wire 1 ^% e2 $end
$var wire 1 w% s $end
$upscope $end
$scope module and7 $end
$var wire 1 x% e1 $end
$var wire 1 y% s $end
$var wire 1 `% e2 $end
$upscope $end
$scope module and8 $end
$var wire 1 z% e1 $end
$var wire 1 ^% e2 $end
$var wire 1 {% s $end
$upscope $end
$scope module and9 $end
$var wire 1 |% e1 $end
$var wire 1 }% s $end
$var wire 1 `% e2 $end
$upscope $end
$scope module not0 $end
$var wire 1 ^% e1 $end
$var wire 1 `% s $end
$upscope $end
$scope module or0 $end
$var wire 1 ~% e1 $end
$var wire 1 !& e2 $end
$var wire 1 "& s $end
$upscope $end
$scope module or1 $end
$var wire 1 #& e1 $end
$var wire 1 $& e2 $end
$var wire 1 %& s $end
$upscope $end
$scope module or2 $end
$var wire 1 && e1 $end
$var wire 1 '& e2 $end
$var wire 1 (& s $end
$upscope $end
$scope module or3 $end
$var wire 1 )& e1 $end
$var wire 1 *& e2 $end
$var wire 1 +& s $end
$upscope $end
$scope module or4 $end
$var wire 1 ,& e1 $end
$var wire 1 -& e2 $end
$var wire 1 .& s $end
$upscope $end
$scope module or5 $end
$var wire 1 /& e1 $end
$var wire 1 0& e2 $end
$var wire 1 1& s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x1&
x0&
x/&
x.&
x-&
x,&
x+&
x*&
x)&
x(&
x'&
x&&
x%&
x$&
x#&
x"&
x!&
x~%
x}%
z|%
x{%
zz%
xy%
zx%
xw%
zv%
xu%
zt%
xs%
zr%
xq%
zp%
xo%
zn%
xm%
zl%
xk%
zj%
xi%
zh%
xg%
zf%
xe%
zd%
xc%
zb%
bxzxxxxxxxxxxzx a%
z`%
bx _%
z^%
bz ]%
x\%
bz [%
xZ%
bz Y%
xX%
bz W%
bx V%
bz U%
bz T%
bx S%
bz R%
bz Q%
xP%
zO%
zN%
zM%
zL%
bz K%
bz J%
bx I%
bz H%
bz G%
bx F%
bz E%
bz D%
bx C%
bz B%
bz A%
x@%
z?%
z>%
z=%
z<%
z;%
x:%
z9%
z8%
z7%
z6%
x5%
z4%
z3%
z2%
x1%
x0%
x/%
x.%
x-%
x,%
x+%
x*%
x)%
x(%
x'%
x&%
x%%
x$%
x#%
x"%
bx !%
x~$
x}$
z|$
x{$
xz$
xy$
xx$
xw$
xv$
xu$
xt$
xs$
xr$
xq$
xp$
xo$
xn$
xm$
xl$
bx k$
xj$
xi$
zh$
xg$
xf$
xe$
xd$
xc$
xb$
xa$
x`$
x_$
x^$
x]$
x\$
x[$
xZ$
xY$
xX$
bx W$
xV$
xU$
zT$
xS$
xR$
xQ$
xP$
xO$
xN$
xM$
xL$
xK$
xJ$
xI$
xH$
xG$
xF$
xE$
xD$
bx C$
xB$
xA$
z@$
x?$
x>$
x=$
x<$
x;$
x:$
x9$
x8$
x7$
x6$
x5$
x4$
x3$
x2$
x1$
x0$
bx /$
x.$
x-$
z,$
x+$
x*$
x)$
x($
x'$
x&$
x%$
x$$
x#$
x"$
x!$
x~#
x}#
x|#
x{#
xz#
bx y#
xx#
xw#
zv#
xu#
xt#
xs#
xr#
xq#
xp#
xo#
xn#
xm#
xl#
xk#
xj#
xi#
xh#
xg#
xf#
bx e#
xd#
xc#
zb#
xa#
x`#
x_#
x^#
x]#
x\#
x[#
xZ#
xY#
xX#
xW#
xV#
xU#
xT#
xS#
xR#
bx Q#
xP#
xO#
zN#
bx M#
bx L#
zK#
zJ#
bz I#
1H#
1G#
1F#
0E#
0D#
0C#
1B#
0A#
1@#
1?#
1>#
0=#
1<#
1;#
0:#
19#
18#
17#
16#
b11 5#
14#
03#
02#
11#
10#
1/#
0.#
1-#
0,#
1+#
0*#
b10 )#
1(#
1'#
b11010101 &#
b11 %#
0$#
b0 ##
1"#
1!#
1~"
1}"
1|"
0{"
1z"
xy"
xx"
xw"
xv"
xu"
xt"
xs"
xr"
xq"
xp"
xo"
xn"
xm"
xl"
xk"
xj"
xi"
xh"
xg"
bx f"
xe"
xd"
xc"
xb"
xa"
x`"
x_"
x^"
x]"
x\"
x["
bx Z"
xY"
xX"
bx W"
bx V"
zU"
zT"
xS"
xR"
zQ"
zP"
zO"
zN"
xM"
xL"
xK"
xJ"
xI"
xH"
xG"
xF"
xE"
xD"
xC"
xB"
xA"
x@"
x?"
x>"
bx ="
x<"
x;"
z:"
x9"
x8"
x7"
x6"
x5"
x4"
x3"
x2"
x1"
x0"
x/"
x."
x-"
x,"
x+"
x*"
x)"
bx ("
x'"
x&"
bxzx %"
x$"
x#"
z""
z!"
x~
x}
x|
x{
xz
xy
xx
xw
xv
xu
xt
xs
xr
xq
xp
xo
bx n
xm
xl
zk
xj
xi
xh
xg
xf
xe
xd
xc
xb
xa
x`
x_
x^
x]
x\
x[
xZ
bx Y
xX
xW
bxzx V
xU
xT
zS
zR
xQ
xP
xO
xN
xM
xL
xK
xJ
xI
xH
xG
xF
xE
xD
xC
xB
bx A
x@
x?
z>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
bx ,
x+
x*
bxzx )
x(
x'
z&
bx %
bx $
z#
bz "
z!
$end
#5
1C#
1.#
1A#
0?#
b11010110 &#
0(#
0-#
b0 )#
0+#
0@#
1$#
b10 %#
0F#
0|"
0"#
#10
1,#
1*#
0'#
01#
0z"
b0 %#
0H#
0G#
08#
0C#
0.#
0>#
b10 5#
06#
0A#
1{"
1=#
13#
1?#
12#
1(#
1-#
10#
b11 )#
1+#
b1011101 &#
1/#
0$#
b1 ##
1|"
#15
1@#
b1 %#
1F#
1:#
1E#
1D#
0B#
b1101101 &#
04#
09#
b0 5#
07#
1$#
0|"
#20
18#
16#
0{"
0,#
0=#
03#
0@#
b10 )#
0*#
02#
0F#
0:#
0E#
1'#
11#
0D#
1z"
b10 %#
1H#
1G#
1B#
1>#
14#
19#
1<#
b11 5#
17#
b11010101 &#
1;#
0$#
b10 ##
1|"
#25
1C#
1.#
1A#
0?#
b11010110 &#
0(#
0-#
b0 )#
0+#
1$#
0|"
#30
1,#
1*#
0'#
01#
0z"
b0 %#
0H#
0G#
08#
0C#
0.#
0>#
b10 5#
06#
0A#
1{"
1=#
13#
1?#
12#
1(#
1-#
10#
b11 )#
1+#
b1011101 &#
1/#
0$#
b11 ##
1|"
#35
1@#
b1 %#
1F#
1:#
1E#
1D#
0B#
b1101101 &#
04#
09#
b0 5#
07#
1$#
0|"
#40
18#
16#
0{"
0,#
0=#
03#
0@#
b10 )#
0*#
02#
0F#
0:#
0E#
1'#
11#
0D#
1z"
b10 %#
1H#
1G#
1B#
1>#
14#
19#
1<#
b11 5#
17#
b11010101 &#
1;#
0$#
b100 ##
1|"
#45
1C#
1.#
1A#
0?#
b11010110 &#
0(#
0-#
b0 )#
0+#
1$#
0|"
#50
1,#
1*#
0'#
01#
0z"
b0 %#
0H#
0G#
08#
0C#
0.#
0>#
b10 5#
06#
0A#
1{"
1=#
13#
1?#
12#
1(#
1-#
10#
b11 )#
1+#
b1011101 &#
1/#
0$#
b101 ##
1|"
#55
1@#
b1 %#
1F#
1:#
1E#
1D#
0B#
b1101101 &#
04#
09#
b0 5#
07#
1$#
0|"
#60
18#
16#
0{"
0,#
0=#
03#
0@#
b10 )#
0*#
02#
0F#
0:#
0E#
1'#
11#
0D#
1z"
b10 %#
1H#
1G#
1B#
1>#
14#
19#
1<#
b11 5#
17#
b11010101 &#
1;#
0$#
b110 ##
1|"
#65
1C#
1.#
1A#
0?#
b11010110 &#
0(#
0-#
b0 )#
0+#
1$#
0|"
#70
1,#
1*#
0'#
01#
0z"
b0 %#
0H#
0G#
08#
0C#
0.#
0>#
b10 5#
06#
0A#
1{"
1=#
13#
1?#
12#
1(#
1-#
10#
b11 )#
1+#
b1011101 &#
1/#
0$#
b111 ##
1|"
#75
1@#
b1 %#
1F#
1:#
1E#
1D#
0B#
b1101101 &#
04#
09#
b0 5#
07#
1$#
0|"
#80
18#
16#
0{"
0,#
0=#
03#
0@#
b10 )#
0*#
02#
0F#
0:#
0E#
1'#
11#
0D#
1z"
b10 %#
1H#
1G#
1B#
1>#
14#
19#
1<#
b11 5#
17#
b11010101 &#
1;#
0$#
b1000 ##
1|"
#85
1C#
1.#
1A#
0?#
b11010110 &#
0(#
0-#
b0 )#
0+#
1$#
0|"
#90
1,#
1*#
0'#
01#
0z"
b0 %#
0H#
0G#
08#
0C#
0.#
0>#
b10 5#
06#
0A#
1{"
1=#
13#
1?#
12#
1(#
1-#
10#
b11 )#
1+#
b1011101 &#
1/#
0$#
b1001 ##
1|"
#95
1@#
b1 %#
1F#
1:#
1E#
1D#
0B#
b1101101 &#
04#
09#
b0 5#
07#
1$#
0|"
#100
18#
16#
0{"
0,#
0=#
03#
0@#
b10 )#
0*#
02#
0F#
0:#
0E#
1'#
11#
0D#
1z"
b10 %#
1H#
1G#
1B#
1>#
14#
19#
1<#
b11 5#
17#
b11010101 &#
1;#
0$#
b1010 ##
1|"
#105
1C#
1.#
1A#
0?#
b11010110 &#
0(#
0-#
b0 )#
0+#
1$#
0|"
#110
