placed { cell: "counter[0]~FF" site: eft }
placed { cell: "counter[1]~FF" site: eft }
placed { cell: "counter[2]~FF" site: eft }
placed { cell: "counter[3]~FF" site: eft }
placed { cell: "counter[4]~FF" site: eft }
placed { cell: "counter[5]~FF" site: eft }
placed { cell: "counter[6]~FF" site: eft }
placed { cell: "counter[7]~FF" site: eft }
placed { cell: "counter[8]~FF" site: eft }
placed { cell: "counter[9]~FF" site: eft }
placed { cell: "counter[10]~FF" site: eft }
placed { cell: "S100adr0_15[0]~FF" site: eft }
placed { cell: "S100adr0_15[1]~FF" site: eft }
placed { cell: "S100adr0_15[2]~FF" site: eft }
placed { cell: "S100adr0_15[3]~FF" site: eft }
placed { cell: "S100adr0_15[4]~FF" site: eft }
placed { cell: "S100adr0_15[5]~FF" site: eft }
placed { cell: "S100adr0_15[6]~FF" site: eft }
placed { cell: "S100adr16_19[0]~FF" site: eft }
placed { cell: "S100adr16_19[1]~FF" site: eft }
placed { cell: "seg7_dp~FF" site: eft }
placed { cell: "S100adr16_19[3]~FF" site: eft }
placed { cell: "S100adr0_15[11]~FF" site: eft }
placed { cell: "S100adr0_15[12]~FF" site: eft }
placed { cell: "S100adr0_15[13]~FF" site: eft }
placed { cell: "S100adr0_15[14]~FF" site: eft }
placed { cell: "S100adr0_15[15]~FF" site: eft }
placed { cell: "n_reset" site: io }
placed { cell: "pll0_LOCKED" site: io }
placed { cell: "pll0_2MHz" site: io }
placed { cell: "n_boardReset" site: io }
placed { cell: "S100adr0_15[15]" site: io }
placed { cell: "S100adr0_15[14]" site: io }
placed { cell: "S100adr0_15[13]" site: io }
placed { cell: "S100adr0_15[12]" site: io }
placed { cell: "S100adr0_15[11]" site: io }
placed { cell: "S100adr0_15[10]" site: io }
placed { cell: "S100adr0_15[9]" site: io }
placed { cell: "S100adr0_15[8]" site: io }
placed { cell: "S100adr0_15[7]" site: io }
placed { cell: "S100adr0_15[6]" site: io }
placed { cell: "S100adr0_15[5]" site: io }
placed { cell: "S100adr0_15[4]" site: io }
placed { cell: "S100adr0_15[3]" site: io }
placed { cell: "S100adr0_15[2]" site: io }
placed { cell: "S100adr0_15[1]" site: io }
placed { cell: "S100adr0_15[0]" site: io }
placed { cell: "S100adr16_19[3]" site: io }
placed { cell: "S100adr16_19[2]" site: io }
placed { cell: "S100adr16_19[1]" site: io }
placed { cell: "S100adr16_19[0]" site: io }
placed { cell: "SBCLEDS[7]" site: io }
placed { cell: "SBCLEDS[6]" site: io }
placed { cell: "SBCLEDS[5]" site: io }
placed { cell: "SBCLEDS[4]" site: io }
placed { cell: "SBCLEDS[3]" site: io }
placed { cell: "SBCLEDS[2]" site: io }
placed { cell: "SBCLEDS[1]" site: io }
placed { cell: "SBCLEDS[0]" site: io }
placed { cell: "pDBIN" site: io }
placed { cell: "pSYNC" site: io }
placed { cell: "pSTVAL" site: io }
placed { cell: "n_pWR" site: io }
placed { cell: "sMWRT" site: io }
placed { cell: "seg7[6]" site: io }
placed { cell: "seg7[5]" site: io }
placed { cell: "seg7[4]" site: io }
placed { cell: "seg7[3]" site: io }
placed { cell: "seg7[2]" site: io }
placed { cell: "seg7[1]" site: io }
placed { cell: "seg7[0]" site: io }
placed { cell: "seg7_dp" site: io }
placed { cell: "boardActive" site: io }
placed { cell: "F_add_oe" site: io }
placed { cell: "F_bus_stat_oe" site: io }
placed { cell: "F_bus_ctl_oe" site: io }
placed { cell: "VCC" site: eft }
placed { cell: "GND" site: eft }
placed { cell: "LUT__292" site: eft }
placed { cell: "LUT__307" site: eft }
placed { cell: "LUT__308" site: eft }
placed { cell: "LUT__309" site: eft }
placed { cell: "LUT__310" site: eft }
placed { cell: "LUT__311" site: efl }
placed { cell: "LUT__312" site: efl }
placed { cell: "LUT__313" site: efl }
placed { cell: "LUT__314" site: eft }
placed { cell: "LUT__315" site: efl }
placed { cell: "CLKBUF__0" site: gbuf_block }
route { driver { cell: "counter[0]~FF" port: "O_seq" } sink { cell: "counter[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "counter[0]~FF" port: "O_seq" } sink { cell: "counter[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "counter[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "counter[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "counter[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "counter[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "counter[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "counter[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "counter[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "counter[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "counter[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "counter[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "counter[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "S100adr0_15[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "S100adr0_15[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "S100adr0_15[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "S100adr0_15[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "S100adr0_15[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "S100adr0_15[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "S100adr0_15[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "S100adr16_19[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "S100adr16_19[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "seg7_dp~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "S100adr16_19[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "S100adr0_15[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "S100adr0_15[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "S100adr0_15[13]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "S100adr0_15[14]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "S100adr0_15[15]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "n_pWR" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "seg7[6]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "seg7[5]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "seg7[4]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "seg7[3]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "seg7[0]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "CLKBUF__0" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__292" port: "O" } sink { cell: "counter[0]~FF" port: "RE" } delay_max: 788 delay_min: 0  }
route { driver { cell: "LUT__292" port: "O" } sink { cell: "counter[1]~FF" port: "RE" } delay_max: 788 delay_min: 0  }
route { driver { cell: "LUT__292" port: "O" } sink { cell: "counter[2]~FF" port: "RE" } delay_max: 577 delay_min: 0  }
route { driver { cell: "LUT__292" port: "O" } sink { cell: "counter[3]~FF" port: "RE" } delay_max: 577 delay_min: 0  }
route { driver { cell: "LUT__292" port: "O" } sink { cell: "counter[4]~FF" port: "RE" } delay_max: 788 delay_min: 0  }
route { driver { cell: "LUT__292" port: "O" } sink { cell: "counter[5]~FF" port: "RE" } delay_max: 788 delay_min: 0  }
route { driver { cell: "LUT__292" port: "O" } sink { cell: "counter[6]~FF" port: "RE" } delay_max: 577 delay_min: 0  }
route { driver { cell: "LUT__292" port: "O" } sink { cell: "counter[7]~FF" port: "RE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__292" port: "O" } sink { cell: "counter[8]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__292" port: "O" } sink { cell: "counter[9]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__292" port: "O" } sink { cell: "counter[10]~FF" port: "RE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__292" port: "O" } sink { cell: "S100adr0_15[0]~FF" port: "RE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__292" port: "O" } sink { cell: "S100adr0_15[1]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__292" port: "O" } sink { cell: "S100adr0_15[2]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__292" port: "O" } sink { cell: "S100adr0_15[3]~FF" port: "RE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__292" port: "O" } sink { cell: "S100adr0_15[4]~FF" port: "RE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__292" port: "O" } sink { cell: "S100adr0_15[5]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__292" port: "O" } sink { cell: "S100adr0_15[6]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__292" port: "O" } sink { cell: "S100adr16_19[0]~FF" port: "RE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__292" port: "O" } sink { cell: "S100adr16_19[1]~FF" port: "RE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__292" port: "O" } sink { cell: "seg7_dp~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__292" port: "O" } sink { cell: "S100adr16_19[3]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__292" port: "O" } sink { cell: "S100adr0_15[11]~FF" port: "RE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__292" port: "O" } sink { cell: "S100adr0_15[12]~FF" port: "RE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__292" port: "O" } sink { cell: "S100adr0_15[13]~FF" port: "RE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__292" port: "O" } sink { cell: "S100adr0_15[14]~FF" port: "RE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__292" port: "O" } sink { cell: "S100adr0_15[15]~FF" port: "RE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "counter[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "counter[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "counter[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "counter[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "counter[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "counter[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "counter[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "counter[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "counter[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "counter[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "counter[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "S100adr0_15[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "S100adr0_15[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "S100adr0_15[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "S100adr0_15[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "S100adr0_15[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "S100adr0_15[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "S100adr0_15[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "S100adr16_19[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "S100adr16_19[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "seg7_dp~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "S100adr16_19[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "S100adr0_15[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "S100adr0_15[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "S100adr0_15[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "S100adr0_15[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "S100adr0_15[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "counter[1]~FF" port: "O_seq" } sink { cell: "counter[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "counter[1]~FF" port: "cout" } sink { cell: "counter[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "counter[2]~FF" port: "O_seq" } sink { cell: "counter[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "counter[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "counter[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "counter[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "counter[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "counter[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "counter[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "counter[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "counter[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "counter[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "S100adr0_15[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "S100adr0_15[1]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "S100adr0_15[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "S100adr0_15[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "S100adr0_15[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "S100adr0_15[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "S100adr0_15[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "S100adr16_19[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "S100adr16_19[1]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "seg7_dp~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "S100adr16_19[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "S100adr0_15[11]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "S100adr0_15[12]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "S100adr0_15[13]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "S100adr0_15[14]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "S100adr0_15[15]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "sMWRT" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "seg7[2]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "seg7[1]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "F_add_oe" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "F_bus_stat_oe" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "F_bus_ctl_oe" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "counter[2]~FF" port: "cout" } sink { cell: "counter[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "counter[3]~FF" port: "O_seq" } sink { cell: "counter[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "counter[3]~FF" port: "cout" } sink { cell: "counter[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "counter[4]~FF" port: "O_seq" } sink { cell: "counter[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "counter[4]~FF" port: "cout" } sink { cell: "counter[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "counter[5]~FF" port: "O_seq" } sink { cell: "counter[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "counter[5]~FF" port: "cout" } sink { cell: "counter[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "counter[6]~FF" port: "O_seq" } sink { cell: "counter[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "counter[6]~FF" port: "cout" } sink { cell: "counter[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "counter[7]~FF" port: "O_seq" } sink { cell: "counter[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "counter[7]~FF" port: "cout" } sink { cell: "counter[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "counter[8]~FF" port: "O_seq" } sink { cell: "counter[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "counter[8]~FF" port: "cout" } sink { cell: "counter[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "counter[9]~FF" port: "O_seq" } sink { cell: "counter[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "counter[9]~FF" port: "cout" } sink { cell: "counter[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "counter[10]~FF" port: "O_seq" } sink { cell: "counter[10]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "counter[10]~FF" port: "cout" } sink { cell: "S100adr0_15[0]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "S100adr0_15[0]~FF" port: "O_seq" } sink { cell: "S100adr0_15[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "S100adr0_15[0]~FF" port: "O_seq" } sink { cell: "S100adr0_15[0]" port: "outpad" } delay_max: 1956 delay_min: 0  }
route { driver { cell: "S100adr0_15[0]~FF" port: "cout" } sink { cell: "S100adr0_15[1]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "S100adr0_15[1]~FF" port: "O_seq" } sink { cell: "S100adr0_15[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "S100adr0_15[1]~FF" port: "O_seq" } sink { cell: "S100adr0_15[1]" port: "outpad" } delay_max: 1969 delay_min: 0  }
route { driver { cell: "S100adr0_15[1]~FF" port: "cout" } sink { cell: "S100adr0_15[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "S100adr0_15[2]~FF" port: "O_seq" } sink { cell: "S100adr0_15[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "S100adr0_15[2]~FF" port: "O_seq" } sink { cell: "S100adr0_15[2]" port: "outpad" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "S100adr0_15[2]~FF" port: "cout" } sink { cell: "S100adr0_15[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "S100adr0_15[3]~FF" port: "O_seq" } sink { cell: "S100adr0_15[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "S100adr0_15[3]~FF" port: "O_seq" } sink { cell: "S100adr0_15[3]" port: "outpad" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "S100adr0_15[3]~FF" port: "cout" } sink { cell: "S100adr0_15[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "S100adr0_15[4]~FF" port: "O_seq" } sink { cell: "S100adr0_15[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "S100adr0_15[4]~FF" port: "O_seq" } sink { cell: "S100adr0_15[4]" port: "outpad" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "S100adr0_15[4]~FF" port: "cout" } sink { cell: "S100adr0_15[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "S100adr0_15[5]~FF" port: "O_seq" } sink { cell: "S100adr0_15[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "S100adr0_15[5]~FF" port: "O_seq" } sink { cell: "S100adr0_15[5]" port: "outpad" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "S100adr0_15[5]~FF" port: "cout" } sink { cell: "S100adr0_15[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "S100adr0_15[6]~FF" port: "O_seq" } sink { cell: "S100adr0_15[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "S100adr0_15[6]~FF" port: "O_seq" } sink { cell: "S100adr0_15[6]" port: "outpad" } delay_max: 1490 delay_min: 0  }
route { driver { cell: "S100adr0_15[6]~FF" port: "cout" } sink { cell: "S100adr16_19[0]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "S100adr16_19[0]~FF" port: "O_seq" } sink { cell: "S100adr16_19[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "S100adr16_19[0]~FF" port: "O_seq" } sink { cell: "S100adr0_15[7]" port: "outpad" } delay_max: 1478 delay_min: 0  }
route { driver { cell: "S100adr16_19[0]~FF" port: "O_seq" } sink { cell: "S100adr16_19[0]" port: "outpad" } delay_max: 1986 delay_min: 0  }
route { driver { cell: "S100adr16_19[0]~FF" port: "cout" } sink { cell: "S100adr16_19[1]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "S100adr16_19[1]~FF" port: "O_seq" } sink { cell: "S100adr16_19[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "S100adr16_19[1]~FF" port: "O_seq" } sink { cell: "S100adr0_15[8]" port: "outpad" } delay_max: 2011 delay_min: 0  }
route { driver { cell: "S100adr16_19[1]~FF" port: "O_seq" } sink { cell: "S100adr16_19[1]" port: "outpad" } delay_max: 1521 delay_min: 0  }
route { driver { cell: "S100adr16_19[1]~FF" port: "O_seq" } sink { cell: "LUT__314" port: "I[0]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "S100adr16_19[1]~FF" port: "cout" } sink { cell: "seg7_dp~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "seg7_dp~FF" port: "O_seq" } sink { cell: "seg7_dp~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "seg7_dp~FF" port: "O_seq" } sink { cell: "S100adr0_15[9]" port: "outpad" } delay_max: 2245 delay_min: 0  }
route { driver { cell: "seg7_dp~FF" port: "O_seq" } sink { cell: "S100adr16_19[2]" port: "outpad" } delay_max: 1770 delay_min: 0  }
route { driver { cell: "seg7_dp~FF" port: "O_seq" } sink { cell: "seg7_dp" port: "outpad" } delay_max: 4066 delay_min: 0  }
route { driver { cell: "seg7_dp~FF" port: "O_seq" } sink { cell: "LUT__313" port: "I[0]" } delay_max: 3406 delay_min: 0  }
route { driver { cell: "seg7_dp~FF" port: "cout" } sink { cell: "S100adr16_19[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "S100adr16_19[3]~FF" port: "O_seq" } sink { cell: "S100adr16_19[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "S100adr16_19[3]~FF" port: "O_seq" } sink { cell: "S100adr0_15[10]" port: "outpad" } delay_max: 2227 delay_min: 0  }
route { driver { cell: "S100adr16_19[3]~FF" port: "O_seq" } sink { cell: "S100adr16_19[3]" port: "outpad" } delay_max: 1664 delay_min: 0  }
route { driver { cell: "S100adr16_19[3]~FF" port: "O_seq" } sink { cell: "LUT__312" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "S100adr16_19[3]~FF" port: "cout" } sink { cell: "S100adr0_15[11]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "S100adr0_15[11]~FF" port: "O_seq" } sink { cell: "S100adr0_15[11]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "S100adr0_15[11]~FF" port: "O_seq" } sink { cell: "S100adr0_15[11]" port: "outpad" } delay_max: 2463 delay_min: 0  }
route { driver { cell: "S100adr0_15[11]~FF" port: "O_seq" } sink { cell: "LUT__311" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "S100adr0_15[11]~FF" port: "cout" } sink { cell: "S100adr0_15[12]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "S100adr0_15[12]~FF" port: "O_seq" } sink { cell: "S100adr0_15[12]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "S100adr0_15[12]~FF" port: "O_seq" } sink { cell: "S100adr0_15[12]" port: "outpad" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "S100adr0_15[12]~FF" port: "O_seq" } sink { cell: "LUT__310" port: "I[0]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "S100adr0_15[12]~FF" port: "cout" } sink { cell: "S100adr0_15[13]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "S100adr0_15[13]~FF" port: "O_seq" } sink { cell: "S100adr0_15[13]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "S100adr0_15[13]~FF" port: "O_seq" } sink { cell: "S100adr0_15[13]" port: "outpad" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "S100adr0_15[13]~FF" port: "O_seq" } sink { cell: "LUT__309" port: "I[0]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "S100adr0_15[13]~FF" port: "cout" } sink { cell: "S100adr0_15[14]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "S100adr0_15[14]~FF" port: "O_seq" } sink { cell: "S100adr0_15[14]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "S100adr0_15[14]~FF" port: "O_seq" } sink { cell: "S100adr0_15[14]" port: "outpad" } delay_max: 1503 delay_min: 0  }
route { driver { cell: "S100adr0_15[14]~FF" port: "O_seq" } sink { cell: "LUT__308" port: "I[0]" } delay_max: 1463 delay_min: 0  }
route { driver { cell: "S100adr0_15[14]~FF" port: "cout" } sink { cell: "S100adr0_15[15]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "S100adr0_15[15]~FF" port: "O_seq" } sink { cell: "S100adr0_15[15]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "S100adr0_15[15]~FF" port: "O_seq" } sink { cell: "S100adr0_15[15]" port: "outpad" } delay_max: 2214 delay_min: 0  }
route { driver { cell: "S100adr0_15[15]~FF" port: "O_seq" } sink { cell: "LUT__307" port: "I[0]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "n_reset" port: "inpad" } sink { cell: "LUT__292" port: "I[0]" } delay_max: 5263 delay_min: 0  }
route { driver { cell: "pll0_LOCKED" port: "inpad" } sink { cell: "boardActive" port: "outpad" } delay_max: 5847 delay_min: 0  }
route { driver { cell: "pll0_2MHz" port: "inpad" } sink { cell: "pSYNC" port: "outpad" } delay_max: 3886 delay_min: 0  }
route { driver { cell: "pll0_2MHz" port: "inpad" } sink { cell: "LUT__315" port: "I[0]" } delay_max: 3414 delay_min: 0  }
route { driver { cell: "pll0_2MHz" port: "inpad" } sink { cell: "CLKBUF__0" port: "IO_in" } delay_max: 0 delay_min: 0  }
route { driver { cell: "n_boardReset" port: "inpad" } sink { cell: "LUT__292" port: "I[1]" } delay_max: 5714 delay_min: 0  }
route { driver { cell: "LUT__307" port: "O" } sink { cell: "SBCLEDS[7]" port: "outpad" } delay_max: 3790 delay_min: 0  }
route { driver { cell: "LUT__308" port: "O" } sink { cell: "SBCLEDS[6]" port: "outpad" } delay_max: 1611 delay_min: 0  }
route { driver { cell: "LUT__309" port: "O" } sink { cell: "SBCLEDS[5]" port: "outpad" } delay_max: 1995 delay_min: 0  }
route { driver { cell: "LUT__310" port: "O" } sink { cell: "SBCLEDS[4]" port: "outpad" } delay_max: 2544 delay_min: 0  }
route { driver { cell: "LUT__311" port: "O" } sink { cell: "SBCLEDS[3]" port: "outpad" } delay_max: 3895 delay_min: 0  }
route { driver { cell: "LUT__312" port: "O" } sink { cell: "SBCLEDS[2]" port: "outpad" } delay_max: 3359 delay_min: 0  }
route { driver { cell: "LUT__313" port: "O" } sink { cell: "SBCLEDS[1]" port: "outpad" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__314" port: "O" } sink { cell: "SBCLEDS[0]" port: "outpad" } delay_max: 3580 delay_min: 0  }
route { driver { cell: "LUT__315" port: "O" } sink { cell: "pDBIN" port: "outpad" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__315" port: "O" } sink { cell: "pSTVAL" port: "outpad" } delay_max: 336 delay_min: 0  }
