read -sv run_verilog_mid/adder_32b_9_82_4f5d6f7d4aad07b21e93b41451d19cd4.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_82_4f5d6f7d4aad07b21e93b41451d19cd4_yosys.v
