// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

// AXILiteS
// 0x00 : reserved
// 0x04 : reserved
// 0x08 : reserved
// 0x0c : reserved
// 0x10 : Data signal of outStream_grayscale_V
//        bit 31~0 - outStream_grayscale_V[31:0] (Read/Write)
// 0x14 : reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XOV7670_BUFFER_AXILITES_ADDR_OUTSTREAM_GRAYSCALE_V_DATA 0x10
#define XOV7670_BUFFER_AXILITES_BITS_OUTSTREAM_GRAYSCALE_V_DATA 32

