-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

-- DATE "11/25/2018 12:53:50"

-- 
-- Device: Altera EP2C35F672C6 Package FBGA672
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY IEEE;
USE IEEE.std_logic_1164.all;

PACKAGE PROJECT_data_type IS

TYPE SEVEN_SEGMENT_N_O_6_0_type IS ARRAY (6 DOWNTO 0) OF std_logic;
TYPE SEVEN_SEGMENT_N_O_6_0_7_0_type IS ARRAY (7 DOWNTO 0) OF SEVEN_SEGMENT_N_O_6_0_type;
SUBTYPE SEVEN_SEGMENT_N_O_type IS SEVEN_SEGMENT_N_O_6_0_7_0_type;

END PROJECT_data_type;

LIBRARY CYCLONEII;
LIBRARY IEEE;
LIBRARY WORK;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;
USE WORK.PROJECT_DATA_TYPE.ALL;

ENTITY 	PROJECT IS
    PORT (
	CLOCK_50_I : IN std_logic;
	PUSH_BUTTON_I : IN std_logic_vector(3 DOWNTO 0);
	SWITCH_I : IN std_logic_vector(17 DOWNTO 0);
	resetn : OUT std_logic;
	SEVEN_SEGMENT_N_O : OUT SEVEN_SEGMENT_N_O_type;
	LED_GREEN_O : OUT std_logic_vector(8 DOWNTO 0);
	VGA_CLOCK_O : OUT std_logic;
	VGA_HSYNC_O : OUT std_logic;
	VGA_VSYNC_O : OUT std_logic;
	VGA_BLANK_O : OUT std_logic;
	VGA_SYNC_O : OUT std_logic;
	VGA_RED_O : OUT std_logic_vector(9 DOWNTO 0);
	VGA_GREEN_O : OUT std_logic_vector(9 DOWNTO 0);
	VGA_BLUE_O : OUT std_logic_vector(9 DOWNTO 0);
	SRAM_DATA_IO : INOUT std_logic_vector(15 DOWNTO 0);
	SRAM_ADDRESS_O : OUT std_logic_vector(17 DOWNTO 0);
	SRAM_UB_N_O : OUT std_logic;
	SRAM_LB_N_O : OUT std_logic;
	SRAM_WE_N_O : OUT std_logic;
	SRAM_CE_N_O : OUT std_logic;
	SRAM_OE_N_O : OUT std_logic;
	UART_RX_I : IN std_logic;
	UART_TX_O : OUT std_logic
	);
END PROJECT;

-- Design Ports Information
-- SRAM_DATA_IO[0]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DATA_IO[1]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DATA_IO[2]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DATA_IO[3]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DATA_IO[4]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DATA_IO[5]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DATA_IO[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DATA_IO[7]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DATA_IO[8]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DATA_IO[9]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DATA_IO[10]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DATA_IO[11]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DATA_IO[12]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DATA_IO[13]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DATA_IO[14]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DATA_IO[15]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PUSH_BUTTON_I[1]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- PUSH_BUTTON_I[2]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- PUSH_BUTTON_I[3]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[0]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[1]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[2]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[3]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[4]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[5]	=>  Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[6]	=>  Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[7]	=>  Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[8]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[9]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[10]	=>  Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[11]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[12]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[13]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[14]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[15]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[16]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- resetn	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[0][0]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[0][1]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[0][2]	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[0][3]	=>  Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[0][4]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[0][5]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[0][6]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[1][0]	=>  Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[1][1]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[1][2]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[1][3]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[1][4]	=>  Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[1][5]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[1][6]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[2][0]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[2][1]	=>  Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[2][2]	=>  Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[2][3]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[2][4]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[2][5]	=>  Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[2][6]	=>  Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[3][0]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[3][1]	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[3][2]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[3][3]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[3][4]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[3][5]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[3][6]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[4][0]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[4][1]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[4][2]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[4][3]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[4][4]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[4][5]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[4][6]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[5][0]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[5][1]	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[5][2]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[5][3]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[5][4]	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[5][5]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[5][6]	=>  Location: PIN_T17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[6][0]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[6][1]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[6][2]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[6][3]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[6][4]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[6][5]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[6][6]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[7][0]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[7][1]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[7][2]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[7][3]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[7][4]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[7][5]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SEVEN_SEGMENT_N_O[7][6]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LED_GREEN_O[0]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LED_GREEN_O[1]	=>  Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LED_GREEN_O[2]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LED_GREEN_O[3]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LED_GREEN_O[4]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LED_GREEN_O[5]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LED_GREEN_O[6]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LED_GREEN_O[7]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LED_GREEN_O[8]	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_CLOCK_O	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_HSYNC_O	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_VSYNC_O	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_BLANK_O	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_SYNC_O	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_RED_O[0]	=>  Location: PIN_G23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_RED_O[1]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_RED_O[2]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_RED_O[3]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_RED_O[4]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_RED_O[5]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_RED_O[6]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_RED_O[7]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_RED_O[8]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_RED_O[9]	=>  Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_GREEN_O[0]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_GREEN_O[1]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_GREEN_O[2]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_GREEN_O[3]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_GREEN_O[4]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_GREEN_O[5]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_GREEN_O[6]	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_GREEN_O[7]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_GREEN_O[8]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_GREEN_O[9]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_BLUE_O[0]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_BLUE_O[1]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_BLUE_O[2]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_BLUE_O[3]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_BLUE_O[4]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_BLUE_O[5]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_BLUE_O[6]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_BLUE_O[7]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_BLUE_O[8]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_BLUE_O[9]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDRESS_O[0]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDRESS_O[1]	=>  Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDRESS_O[2]	=>  Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDRESS_O[3]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDRESS_O[4]	=>  Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDRESS_O[5]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDRESS_O[6]	=>  Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDRESS_O[7]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDRESS_O[8]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDRESS_O[9]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDRESS_O[10]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDRESS_O[11]	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDRESS_O[12]	=>  Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDRESS_O[13]	=>  Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDRESS_O[14]	=>  Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDRESS_O[15]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDRESS_O[16]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDRESS_O[17]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_UB_N_O	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_LB_N_O	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_WE_N_O	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_CE_N_O	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_OE_N_O	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- UART_TX_O	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PUSH_BUTTON_I[0]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- UART_RX_I	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SWITCH_I[17]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CLOCK_50_I	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF PROJECT IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50_I : std_logic;
SIGNAL ww_PUSH_BUTTON_I : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_SWITCH_I : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_resetn : std_logic;
SIGNAL ww_SEVEN_SEGMENT_N_O : SEVEN_SEGMENT_N_O_type;
SIGNAL ww_LED_GREEN_O : std_logic_vector(8 DOWNTO 0);
SIGNAL ww_VGA_CLOCK_O : std_logic;
SIGNAL ww_VGA_HSYNC_O : std_logic;
SIGNAL ww_VGA_VSYNC_O : std_logic;
SIGNAL ww_VGA_BLANK_O : std_logic;
SIGNAL ww_VGA_SYNC_O : std_logic;
SIGNAL ww_VGA_RED_O : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_VGA_GREEN_O : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_VGA_BLUE_O : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_SRAM_ADDRESS_O : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_SRAM_UB_N_O : std_logic;
SIGNAL ww_SRAM_LB_N_O : std_logic;
SIGNAL ww_SRAM_WE_N_O : std_logic;
SIGNAL ww_SRAM_CE_N_O : std_logic;
SIGNAL ww_SRAM_OE_N_O : std_logic;
SIGNAL ww_UART_RX_I : std_logic;
SIGNAL ww_UART_TX_O : std_logic;
SIGNAL \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll_CLK_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAIN_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAIN_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \SWITCH_I[17]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \resetn~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLOCK_50_I~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll~CLK1\ : std_logic;
SIGNAL \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll~CLK2\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~2_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~0_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_address[1]~20_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add3~0_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add3~2_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add0~0_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add0~2_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add3~4_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add2~0_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add3~4_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add0~2_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add3~6_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add0~4_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add0~6_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add3~8_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add1~0_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add2~4_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add4~1_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add0~8_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add1~2_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add4~3_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add2~6_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add0~8_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add0~10_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add1~4_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add4~6_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add2~8_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add3~12_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add0~12_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add2~10_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add3~14_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~28_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add0~12_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add3~14_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add4~9_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add0~14_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add2~13\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add3~17\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add0~17\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add2~15\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add2~14_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add3~19\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add3~18_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_address[14]~46_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add1~10_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add3~18_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add0~19\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add0~18_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add1~12_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add2~16_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add3~20_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add1~12_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add0~20_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add1~15\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add4~22\ : std_logic;
SIGNAL \UART_unit|SRAM_address[15]~49\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add1~14_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add4~18_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_address[16]~51\ : std_logic;
SIGNAL \UART_unit|SRAM_address[16]~50_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_address[17]~52_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~41\ : std_logic;
SIGNAL \VGA_unit|Add0~42_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add1~16_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add4~24_combout\ : std_logic;
SIGNAL \M1_unit|U_address[1]~22_combout\ : std_logic;
SIGNAL \M1_unit|U_address[3]~26_combout\ : std_logic;
SIGNAL \M1_unit|Add0~2_combout\ : std_logic;
SIGNAL \M1_unit|Add0~6_combout\ : std_logic;
SIGNAL \M1_unit|Add4~0_combout\ : std_logic;
SIGNAL \M1_unit|Add4~2_combout\ : std_logic;
SIGNAL \M1_unit|Add4~10_combout\ : std_logic;
SIGNAL \M1_unit|Add4~18_combout\ : std_logic;
SIGNAL \M1_unit|Add4~22_combout\ : std_logic;
SIGNAL \M1_unit|V_address[3]~24_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[3]~24_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[3]~16_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[8]~26_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[5]~20_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add10~5_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add10~9\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add10~12\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add10~11_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add10~14_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add7~4_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add9~4_combout\ : std_logic;
SIGNAL \M1_unit|Y_address[11]~41_combout\ : std_logic;
SIGNAL \M1_unit|U_address[12]~46_combout\ : std_logic;
SIGNAL \M1_unit|Add0~32_combout\ : std_logic;
SIGNAL \M1_unit|V_address[12]~43_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[12]~43_combout\ : std_logic;
SIGNAL \M1_unit|V_address[15]~49_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[15]~49_combout\ : std_logic;
SIGNAL \M1_unit|V_address[16]~52\ : std_logic;
SIGNAL \M1_unit|V_address[17]~53_combout\ : std_logic;
SIGNAL \M1_unit|U_address[16]~55\ : std_logic;
SIGNAL \M1_unit|U_address[17]~56_combout\ : std_logic;
SIGNAL \M1_unit|Add0~45\ : std_logic;
SIGNAL \M1_unit|Add0~46_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[16]~52\ : std_logic;
SIGNAL \M1_unit|RGB_address[17]~53_combout\ : std_logic;
SIGNAL \M1_unit|Y_compare_address[7]~17_combout\ : std_logic;
SIGNAL \M1_unit|Y_compare_address[9]~22_combout\ : std_logic;
SIGNAL \M1_unit|Y_compare_address[12]~28_combout\ : std_logic;
SIGNAL \M1_unit|Y_compare_address[14]~32_combout\ : std_logic;
SIGNAL \M1_unit|Y_compare_address[16]~37\ : std_logic;
SIGNAL \M1_unit|Y_compare_address[17]~38_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add6~6_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|SC[2]~13_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT32\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT33\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT34\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT35\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT15\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT16\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT17\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT18\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT19\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT20\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT21\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT22\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT23\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT24\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT25\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT26\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT27\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT28\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT29\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT30\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT31\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~0\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~1\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~2\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~3\ : std_logic;
SIGNAL \M1_unit|RGB_unit|B_prebuff[17]~2_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|B_prebuff[18]~4_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|B_prebuff[23]~14_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|B_prebuff[27]~22_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT32\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT33\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT34\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add5~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add5~4_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add5~6_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add5~8_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add5~14_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add5~16_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add5~20_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add5~22_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add5~24_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add5~26_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add5~28_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add5~30_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT15\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT16\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT17\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT18\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT19\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT20\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT21\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT22\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT23\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT24\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT25\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT26\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT27\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT28\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT29\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT30\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~0\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~1\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~2\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~3\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~4\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|G_prebuff[17]~2_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|G_prebuff[18]~4_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|G_prebuff[27]~22_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|G_prebuff[28]~24_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|G_prebuff[30]~28_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add5~0_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add6~0_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add5~2_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add5~4_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add5~6_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add6~7\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add5~9\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add7~12\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add6~8_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add5~10_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add7~13_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add1~19_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add1~25_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add1~27_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add1~34\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add1~35_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT15\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT16\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT17\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT18\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT19\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT20\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT21\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT22\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT23\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT24\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT25\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT26\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT27\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT28\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT29\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~0\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~2\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~4\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT32\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT33\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~2_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~4_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~6_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~8_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~10_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~12_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~14_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~16_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~18_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~22_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~24_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~34_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~46_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~48_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT15\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT16\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT17\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT18\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT19\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT20\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT21\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT22\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT23\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT24\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT25\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT26\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT27\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT28\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT29\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~0\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~2\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~4\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT32\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT33\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~2_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~4_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~6_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~8_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~10_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~14_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~18_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~20_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~30_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~34_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~40_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT15\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT16\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT17\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT18\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT19\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT20\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT21\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT22\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT23\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT24\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT25\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT26\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT27\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT28\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT29\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~0\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~2\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~4\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT32\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT33\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~2_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~8_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~14_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~16_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~20_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~32_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~34_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~36_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~38_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~40_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~44_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~46_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT15\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT16\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT17\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT18\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT19\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT20\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT21\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT22\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT23\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT24\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT25\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT26\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT27\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT28\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT29\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~0\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~2\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~4\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT32\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT33\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~14_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~22_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~34_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~36_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~42_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~50_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~52_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~52_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~54_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~54_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~56_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~56_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~58_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~60_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~25\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~61\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~25\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~61\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~62_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~62_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[3][0]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[3][2]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg[4][2]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg[4][6]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add8~6_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg[3][2]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum_before[26]~36_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum_before[27]~38_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~0_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~6_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add6~2_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum[3]~13_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~18_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add6~4_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum[9]~1_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[0][1]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~20_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add6~6_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum[10]~2_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add6~8_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add6~10_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~26_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add6~12_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum[13]~5_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add6~14_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~30_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add6~16_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum[15]~7_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg[0][7]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add6~18_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~34_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~42_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~44_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~58_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[5][0]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg[5][0]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[4][0]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[4][1]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[5][2]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg[5][2]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[4][2]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[5][3]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg[5][3]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[4][3]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg[5][5]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[5][6]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg[5][6]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[4][6]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg[5][7]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT15\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT16\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT17\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT18\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT19\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT20\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT21\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT22\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT23\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT24\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT25\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT26\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT27\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT28\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT29\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~0\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~2\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~4\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT32\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT33\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~6_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~8_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~10_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~12_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~14_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~38_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT15\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT16\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT17\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT18\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT19\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT20\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT21\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT22\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT23\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT24\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT25\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT26\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT27\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT28\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT29\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~0\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~2\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~4\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT32\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT33\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~2_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~4_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~6_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~12_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~20_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~26_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~38_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~40_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~44_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~46_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT15\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT16\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT17\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT18\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT19\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT20\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT21\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT22\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT23\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT24\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT25\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT26\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT27\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT28\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT29\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~0\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~2\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~4\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT32\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT33\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~4_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~6_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~10_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~12_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~16_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~34_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~38_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~52_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT15\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT16\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT17\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT18\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT19\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT20\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT21\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT22\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT23\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT24\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT25\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT26\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT27\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT28\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT29\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~0\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~2\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~4\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT32\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT33\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~2_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~10_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~14_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~36_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~38_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~58_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~58_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~58_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~60_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~25\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~61\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~62_combout\ : std_logic;
SIGNAL \Selector21~4_combout\ : std_logic;
SIGNAL \Selector16~0_combout\ : std_logic;
SIGNAL \Selector12~0_combout\ : std_logic;
SIGNAL \Selector10~0_combout\ : std_logic;
SIGNAL \M2_unit|Selector11~0_combout\ : std_logic;
SIGNAL \Selector11~0_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_address[6]~3_combout\ : std_logic;
SIGNAL \M1_unit|Selector76~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector76~1_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add0~1_combout\ : std_logic;
SIGNAL \UART_unit|LessThan1~3_combout\ : std_logic;
SIGNAL \M2_unit|Selector2~4_combout\ : std_logic;
SIGNAL \M2_unit|Selector4~0_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Selector21~0_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Selector20~0_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Selector20~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector74~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector74~1_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Selector19~0_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Selector19~1_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Selector29~0_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Selector18~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector73~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector73~1_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add4~5_combout\ : std_logic;
SIGNAL \M1_unit|Selector70~0_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add4~8_combout\ : std_logic;
SIGNAL \M1_unit|Selector69~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector69~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector68~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector68~1_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Selector10~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector65~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector65~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector65~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector63~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector63~1_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add4~22_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add4~26_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|LessThan4~0_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|LessThan6~2_combout\ : std_logic;
SIGNAL \M2_unit|Selector25~0_combout\ : std_logic;
SIGNAL \Selector25~0_combout\ : std_logic;
SIGNAL \Selector24~0_combout\ : std_logic;
SIGNAL \start_counter[3]~1_combout\ : std_logic;
SIGNAL \start_counter[3]~2_combout\ : std_logic;
SIGNAL \M1_unit|Equal2~1_combout\ : std_logic;
SIGNAL \M1_unit|WideOr27~0_combout\ : std_logic;
SIGNAL \M1_unit|WideOr27~2_combout\ : std_logic;
SIGNAL \M1_unit|Equal1~0_combout\ : std_logic;
SIGNAL \M1_unit|Equal1~1_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_SRAM_state~29_combout\ : std_logic;
SIGNAL \VGA_unit|LessThan2~0_combout\ : std_logic;
SIGNAL \VGA_unit|LessThan2~1_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|LessThan0~0_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Equal2~1_combout\ : std_logic;
SIGNAL \M2_unit|FS_start~regout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Equal2~0_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Selector38~2_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|RB~1_combout\ : std_logic;
SIGNAL \M1_unit|Add0~34_combout\ : std_logic;
SIGNAL \M1_unit|Add0~48_combout\ : std_logic;
SIGNAL \VGA_unit|Equal3~1_combout\ : std_logic;
SIGNAL \VGA_unit|always0~1_combout\ : std_logic;
SIGNAL \VGA_unit|always0~5_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue~17_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue~18_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][0]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][1]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][3]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][4]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][12]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~28_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][5]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][7]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][15]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~34_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][8]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][9]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][10]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][2]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_green~20_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][11]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][13]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][14]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][6]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_green~28_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][0]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][8]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue~19_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue~20_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][1]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][9]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue~21_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue~22_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][3]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][5]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][6]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][14]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue~31_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue~32_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][7]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][15]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue~33_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue~34_combout\ : std_logic;
SIGNAL \M1_unit|Selector80~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector80~1_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Selector24~0_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Selector23~0_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Selector22~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector77~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector77~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector26~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector46~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector26~3_combout\ : std_logic;
SIGNAL \M1_unit|Add0~50_combout\ : std_logic;
SIGNAL \M1_unit|Add0~52_combout\ : std_logic;
SIGNAL \UART_unit|Selector26~0_combout\ : std_logic;
SIGNAL \UART_unit|UART_SRAM_state.S_US_IDLE~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Selector10~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Selector16~0_combout\ : std_logic;
SIGNAL \M2_unit|Selector6~0_combout\ : std_logic;
SIGNAL \M2_unit|Selector6~1_combout\ : std_logic;
SIGNAL \UART_unit|Selector0~1_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Selector16~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector41~0_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Selector10~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector35~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector35~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector33~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector32~0_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Selector5~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector28~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector28~1_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Selector2~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector27~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector27~1_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Selector1~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Equal9~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|LessThan2~1_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|P_write_enable~regout\ : std_logic;
SIGNAL \M2_unit|RAM0_write_enable[0]~0_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|FS_write_enable~regout\ : std_logic;
SIGNAL \M2_unit|Selector34~0_combout\ : std_logic;
SIGNAL \M2_unit|Selector33~0_combout\ : std_logic;
SIGNAL \M2_unit|Selector29~0_combout\ : std_logic;
SIGNAL \M2_unit|Selector29~1_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|G_buffer[1]~1_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|G_buffer[2]~2_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|B_buffer[7]~9_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|G_buffer[7]~7_combout\ : std_logic;
SIGNAL \M1_unit|Selector59~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector58~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector57~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector56~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector55~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|state.S_MM_LI_1~regout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Selector48~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Selector49~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Selector50~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Selector51~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Selector52~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Selector53~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Selector55~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Selector56~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Selector60~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Selector61~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Selector63~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Selector39~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Selector41~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Selector42~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Selector45~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Selector46~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Selector38~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Selector36~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Selector35~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Selector33~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Selector32~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|P_write_enable~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|P_write_enable~1_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Selector76~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[3][24]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[3][25]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[2][25]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[3][26]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[1][26]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|P_write_data~7_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[0][27]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[1][27]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[0][28]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[1][28]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|P_write_data~11_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[1][29]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[0][30]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[1][31]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[2][31]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[0][16]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[1][16]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|P_write_data~19_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[0][17]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[3][17]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[1][17]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|P_write_data~21_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[2][17]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|P_write_data~22_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[3][18]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[0][18]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[1][18]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|P_write_data~23_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[2][18]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|P_write_data~24_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[3][19]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[1][19]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|P_write_data~25_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[0][20]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[1][20]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|P_write_data~27_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[3][21]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[2][21]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[0][22]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[1][22]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|P_write_data~31_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[3][23]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[1][23]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|P_write_data~33_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|state.S_MM_LI_0~regout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Selector25~1_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add0~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~38_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~48_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~52_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Selector14~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[3][24]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[3][23]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[3][22]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[3][17]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[3][14]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[3][12]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[3][11]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[3][10]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[3][8]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[3][7]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[3][5]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[3][4]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[3][3]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[3][2]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[3][1]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[0][24]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[0][23]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[0][21]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[0][20]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[0][17]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[0][15]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[0][13]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[0][11]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[0][10]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[0][9]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[0][7]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[0][5]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[0][4]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[0][3]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[0][2]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[0][1]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[0][0]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[1][24]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[1][23]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[1][22]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[1][21]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[1][20]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[1][19]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[1][17]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[1][16]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[1][14]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[1][13]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[1][12]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[1][11]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[1][10]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[1][8]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[1][7]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[1][1]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[2][23]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[2][22]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[2][21]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[2][20]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[2][19]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[2][18]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[2][17]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[2][16]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[2][13]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[2][11]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[2][7]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[2][0]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[0][25]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[1][25]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[2][25]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[3][26]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[1][26]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[2][26]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[0][27]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[1][27]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[2][27]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[0][28]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[1][28]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[2][28]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[3][29]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[1][29]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[0][30]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[3][30]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[2][30]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[1][31]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[2][31]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Selector17~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Selector17~1_combout\ : std_logic;
SIGNAL \M1_unit|WideOr55~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector198~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector195~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector193~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector223~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector255~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector221~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector253~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector220~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector251~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector216~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector248~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector245~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector213~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector244~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector212~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector243~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector242~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector210~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector241~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector209~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector208~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~1_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~2_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~7_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~10_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~12_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~13_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~14_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~16_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~17_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~19_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~20_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~21_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~22_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~23_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~25_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~26_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~28_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~29_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~32_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~34_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~36_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~38_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~39_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~40_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~42_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~44_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~45_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~46_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~47_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~48_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~49_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~50_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~51_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~52_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~53_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~54_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~55_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~57_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~58_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~60_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~61_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~62_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~63_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~64_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~66_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~67_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~73_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~76_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~77_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~78_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~79_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~80_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~81_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~82_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~83_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~86_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~88_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~92_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~99_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~100_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~102_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~103_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~105_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~106_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~107_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~108_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~110_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~111_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~113_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~114_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~115_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~116_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~118_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~120_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~121_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~123_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~126_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~127_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg~0_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg~4_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg~3_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg~7_combout\ : std_logic;
SIGNAL \M1_unit|Selector46~2_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg~14_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|P_write_enable~regout\ : std_logic;
SIGNAL \M2_unit|RAM1_write_enable~0_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~4_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~5_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~6_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~7_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~10_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~11_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~12_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~13_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~14_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~24_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~25_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~26_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~27_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~31_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~34_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~35_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~36_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~37_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~40_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~41_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~42_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~43_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~50_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~51_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~52_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~53_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~55_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~60_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~61_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~62_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~63_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~65_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~66_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~70_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~71_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~72_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~73_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~75_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_in_buffer[1][0]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_in_buffer[0][0]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_in_buffer[1][1]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_in_buffer[0][1]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg~29_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_in_buffer[0][1]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_in_buffer[0][2]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_in_buffer[0][2]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_in_buffer[1][3]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_in_buffer[1][3]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_in_buffer[0][4]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_in_buffer[0][4]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_in_buffer[0][5]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_in_buffer[0][5]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_in_buffer[1][6]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_in_buffer[1][6]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_in_buffer[0][7]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_in_buffer[1][7]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg~43_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_in_buffer[1][7]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|P_write_enable~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|P_write_enable~1_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[1][26]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[2][26]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[0][27]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[0][29]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[3][29]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[1][29]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|P_write_data~9_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[2][29]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|P_write_data~10_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[0][30]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[1][30]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|P_write_data~11_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[2][31]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[0][8]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[1][8]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|P_write_data~15_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[0][10]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[1][10]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|P_write_data~19_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[2][12]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[0][13]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[1][13]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[3][15]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[1][15]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|P_write_data~29_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[0][17]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[3][17]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[1][17]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|P_write_data~33_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[2][17]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|P_write_data~34_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[2][18]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[0][19]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[3][19]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[1][19]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|P_write_data~37_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[2][19]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|P_write_data~38_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[0][20]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[2][20]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[3][21]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[1][21]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|P_write_data~41_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[0][22]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[1][22]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|P_write_data~43_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[0][23]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[0][24]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[1][24]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|P_write_data~47_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[3][25]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg~36_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg~44_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg~38_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg~40_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg~41_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg~46_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg~42_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg~43_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg~47_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg~44_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg~49_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg~49_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg~50_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg~50_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg~51_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_in_buffer~4_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_in_buffer~6_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_in_buffer~7_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_in_buffer~10_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_in_buffer~11_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_in_buffer~14_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_in_buffer~16_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Selector14~1_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[3][26]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[3][24]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[3][23]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[3][20]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[3][19]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[3][18]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[3][14]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[3][11]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[3][9]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[3][8]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[3][7]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[3][6]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[3][5]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[3][4]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[3][3]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[3][0]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[0][25]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[0][23]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[0][22]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[0][21]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[0][20]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[0][19]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[0][15]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[0][14]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[0][13]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[0][12]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[0][11]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[0][10]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[0][9]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[0][6]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[0][3]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[0][2]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[0][1]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[0][0]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[1][26]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[1][25]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[1][23]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[1][20]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[1][19]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[1][18]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[1][17]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[1][9]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[1][8]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[1][6]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[1][5]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[1][3]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[1][2]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[2][25]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[2][24]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[2][23]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[2][19]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[2][18]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[2][16]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[2][15]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[2][14]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[2][9]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[2][7]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[2][5]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[2][1]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[2][27]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[3][28]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[0][28]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[1][28]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[2][28]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[0][29]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[3][29]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[2][29]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[1][30]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[2][30]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[0][31]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[3][31]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[1][31]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[2][31]~regout\ : std_logic;
SIGNAL \M1_unit|Selector49~2_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~2_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~3_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~6_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~7_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~8_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~12_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~15_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~17_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~18_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~19_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~20_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~21_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~22_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~23_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~26_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~28_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~30_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~31_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~32_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~33_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~34_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~38_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~39_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~40_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~41_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~42_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~43_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~44_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~47_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~50_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~51_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~52_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~53_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~54_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~55_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~57_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~60_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~61_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~62_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~63_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~71_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~72_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~74_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~75_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~77_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~78_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~82_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~83_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~84_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~88_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~89_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~91_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~92_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~93_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~98_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~100_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~102_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~106_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~111_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~112_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~113_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~114_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~115_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~116_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~117_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~119_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~122_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~123_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~124_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~125_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~126_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~127_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[3][8]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[1][8]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[0][9]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[3][9]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[1][9]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|P_write_data~37_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[2][9]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|P_write_data~38_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[0][10]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[1][10]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|P_write_data~39_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[3][11]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[2][11]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[3][12]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[0][15]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[1][15]~regout\ : std_logic;
SIGNAL \Selector21~7_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Selector78~2_combout\ : std_logic;
SIGNAL \M1_unit|Y_buff[0]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Y_buff[1]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][1]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Y_buff[2]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][3]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][3]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Y_buff[4]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][5]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][6]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Y_buff[6]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][7]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][7]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][9]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][11]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][13]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][14]~feeder_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|clipped_buffer[0]~feeder_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|clipped_buffer[6]~feeder_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|clipped_buffer[7]~feeder_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|state.S_MM_LI_1~feeder_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[3][0]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[3][2]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_in_buffer[1][0]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_in_buffer[0][4]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_in_buffer[0][5]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_in_buffer[1][6]~feeder_combout\ : std_logic;
SIGNAL \SRAM_DATA_IO[0]~0\ : std_logic;
SIGNAL \SRAM_DATA_IO[1]~1\ : std_logic;
SIGNAL \SRAM_DATA_IO[2]~2\ : std_logic;
SIGNAL \SRAM_DATA_IO[3]~3\ : std_logic;
SIGNAL \SRAM_DATA_IO[4]~4\ : std_logic;
SIGNAL \SRAM_DATA_IO[5]~5\ : std_logic;
SIGNAL \SRAM_DATA_IO[6]~6\ : std_logic;
SIGNAL \SRAM_DATA_IO[7]~7\ : std_logic;
SIGNAL \SRAM_DATA_IO[8]~8\ : std_logic;
SIGNAL \SRAM_DATA_IO[9]~9\ : std_logic;
SIGNAL \SRAM_DATA_IO[10]~10\ : std_logic;
SIGNAL \SRAM_DATA_IO[11]~11\ : std_logic;
SIGNAL \SRAM_DATA_IO[12]~12\ : std_logic;
SIGNAL \SRAM_DATA_IO[13]~13\ : std_logic;
SIGNAL \SRAM_DATA_IO[14]~14\ : std_logic;
SIGNAL \SRAM_DATA_IO[15]~15\ : std_logic;
SIGNAL \CLOCK_50_I~combout\ : std_logic;
SIGNAL \CLOCK_50_I~clkctrl_outclk\ : std_logic;
SIGNAL \M2_unit|Selector0~3_combout\ : std_logic;
SIGNAL \M2_unit|Selector1~0_combout\ : std_logic;
SIGNAL \SWITCH_I[17]~clkctrl_outclk\ : std_logic;
SIGNAL \SRAM_unit|Clock_100_PLL_inst|altpll_component|_locked\ : std_logic;
SIGNAL \resetn~0_combout\ : std_logic;
SIGNAL \resetn~0clkctrl_outclk\ : std_logic;
SIGNAL \M2_unit|state.S_FS~regout\ : std_logic;
SIGNAL \M2_unit|FS_unit|state.S_FS_START~feeder_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|state.S_FS_START~regout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Selector68~0_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|state.S_FS_IDLE~regout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Selector69~0_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|state.S_FS_LI_1~regout\ : std_logic;
SIGNAL \M2_unit|FS_unit|state.S_FS_LI_2~regout\ : std_logic;
SIGNAL \M2_unit|FS_unit|state.S_FS_LI_3~regout\ : std_logic;
SIGNAL \M2_unit|FS_unit|SC[0]~6_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|SC[1]~8_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|WideOr2~combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Equal0~0_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|SC[2]~14_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|SC[0]~7\ : std_logic;
SIGNAL \M2_unit|FS_unit|SC[1]~9\ : std_logic;
SIGNAL \M2_unit|FS_unit|SC[2]~10_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|SC[2]~11\ : std_logic;
SIGNAL \M2_unit|FS_unit|SC[3]~13\ : std_logic;
SIGNAL \M2_unit|FS_unit|SC[4]~15_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|SC[4]~16\ : std_logic;
SIGNAL \M2_unit|FS_unit|SC[5]~17_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Equal0~1_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Selector72~0_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|state.S_FS_COMMON_CASE~regout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Selector73~0_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|state.S_FS_LO_1~regout\ : std_logic;
SIGNAL \M2_unit|FS_unit|state.S_FS_LO_2~regout\ : std_logic;
SIGNAL \M2_unit|FS_unit|state.S_FS_LO_3~regout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Selector6~0_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|FS_done~regout\ : std_logic;
SIGNAL \M2_unit|Selector7~0_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add10~1\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add10~2_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add10~4_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Selector7~0_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add10~3\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add10~6\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add10~8_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add10~10_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add10~16_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|C_END[2]~2_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Equal1~1_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add10~13_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add10~7_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Selector45~2_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Equal1~0_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add10~0_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add10~17_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|FS_memory_end~0_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Base_address[16]~4_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Equal3~1_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Selector28~1_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Selector31~0_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Base_address[10]~3_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Equal3~0_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Selector28~2_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Selector28~0_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Base_address[10]~0_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Base_address[10]~1_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Equal1~2_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Base_address[10]~2_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Selector29~2_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|FS_memory_end~1_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|FS_memory_end~2_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|FS_memory_end~regout\ : std_logic;
SIGNAL \M2_unit|Selector2~3_combout\ : std_logic;
SIGNAL \M2_unit|Selector2~5_combout\ : std_logic;
SIGNAL \M2_unit|state.S_CT~regout\ : std_logic;
SIGNAL \M2_unit|Selector9~0_combout\ : std_logic;
SIGNAL \M2_unit|Selector0~1_combout\ : std_logic;
SIGNAL \M2_unit|Selector5~0_combout\ : std_logic;
SIGNAL \M2_unit|state.S_M2_IDLE~regout\ : std_logic;
SIGNAL \M2_unit|Selector0~2_combout\ : std_logic;
SIGNAL \M2_unit|Selector0~4_combout\ : std_logic;
SIGNAL \M2_unit|Selector3~0_combout\ : std_logic;
SIGNAL \M2_unit|state.S_CS~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add6~1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add6~2_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Selector12~0_combout\ : std_logic;
SIGNAL \M2_unit|Selector8~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_start~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|w_counter[1]~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add6~3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add6~4_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Selector11~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add6~5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add6~6_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Selector10~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add6~7\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add6~8_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Selector9~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add6~9\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add6~10_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Selector8~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add6~11\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add6~12_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Selector7~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add6~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Selector13~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Equal10~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Equal10~1_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Selector16~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Selector16~1_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|state.S_MM_IDLE~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Selector23~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|MM_done~regout\ : std_logic;
SIGNAL \M2_unit|Selector7~1_combout\ : std_logic;
SIGNAL \M2_unit|Selector7~2_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_start~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Selector16~1_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|state.S_MM_IDLE~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add6~1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add6~3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add6~4_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Selector11~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|w_counter[1]~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add6~5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add6~7\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add6~8_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Selector9~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add6~9\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add6~10_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Selector8~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add6~11\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add6~12_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Selector7~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add6~2_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Selector12~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Equal10~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Equal10~1_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Selector23~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|MM_done~regout\ : std_logic;
SIGNAL \M2_unit|Selector9~1_combout\ : std_logic;
SIGNAL \M2_unit|Selector9~2_combout\ : std_logic;
SIGNAL \M2_unit|WS_start~regout\ : std_logic;
SIGNAL \M2_unit|WS_unit|SC[0]~8_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|SC[1]~21_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|SC~10_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|SC[0]~9\ : std_logic;
SIGNAL \M2_unit|WS_unit|SC[1]~12\ : std_logic;
SIGNAL \M2_unit|WS_unit|SC[2]~14\ : std_logic;
SIGNAL \M2_unit|WS_unit|SC[3]~15_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|SC[1]~11_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Equal1~0_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|SC[3]~16\ : std_logic;
SIGNAL \M2_unit|WS_unit|SC[4]~17_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|SC[4]~18\ : std_logic;
SIGNAL \M2_unit|WS_unit|SC[5]~19_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|WC[4]~14_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|state.S_WS_LO_1~regout\ : std_logic;
SIGNAL \M2_unit|WS_unit|state.S_WS_LO_2~regout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Selector93~0_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|state.S_WS_IDLE~regout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Selector17~0_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|WS_done~regout\ : std_logic;
SIGNAL \M1_unit|Y_address[0]~18_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \M1_unit|state.S_END_LINE_2~regout\ : std_logic;
SIGNAL \M1_unit|state.S_END_LINE_3~regout\ : std_logic;
SIGNAL \M1_unit|state.S_END_LINE_4~regout\ : std_logic;
SIGNAL \M1_unit|state.S_END_LINE_5~regout\ : std_logic;
SIGNAL \M1_unit|Y_compare_address[5]~13_combout\ : std_logic;
SIGNAL \M1_unit|Selector0~0_combout\ : std_logic;
SIGNAL \M1_unit|Y_compare_address[9]~19_combout\ : std_logic;
SIGNAL \M1_unit|Y_compare_address[5]~14\ : std_logic;
SIGNAL \M1_unit|Y_compare_address[6]~15_combout\ : std_logic;
SIGNAL \M1_unit|Y_compare_address[6]~16\ : std_logic;
SIGNAL \M1_unit|Y_compare_address[7]~18\ : std_logic;
SIGNAL \M1_unit|Y_compare_address[8]~20_combout\ : std_logic;
SIGNAL \M1_unit|Y_compare_address[8]~21\ : std_logic;
SIGNAL \M1_unit|Y_compare_address[9]~23\ : std_logic;
SIGNAL \M1_unit|Y_compare_address[10]~25\ : std_logic;
SIGNAL \M1_unit|Y_compare_address[11]~26_combout\ : std_logic;
SIGNAL \M1_unit|Y_compare_address[11]~27\ : std_logic;
SIGNAL \M1_unit|Y_compare_address[12]~29\ : std_logic;
SIGNAL \M1_unit|Y_compare_address[13]~30_combout\ : std_logic;
SIGNAL \M1_unit|Y_compare_address[13]~31\ : std_logic;
SIGNAL \M1_unit|Y_compare_address[14]~33\ : std_logic;
SIGNAL \M1_unit|Y_compare_address[15]~34_combout\ : std_logic;
SIGNAL \M1_unit|Y_address[14]~47_combout\ : std_logic;
SIGNAL \M1_unit|Y_address[12]~43_combout\ : std_logic;
SIGNAL \M1_unit|Y_compare_address[10]~24_combout\ : std_logic;
SIGNAL \M1_unit|Y_address[5]~29_combout\ : std_logic;
SIGNAL \M1_unit|Add4~1\ : std_logic;
SIGNAL \M1_unit|Add4~3\ : std_logic;
SIGNAL \M1_unit|Add4~5\ : std_logic;
SIGNAL \M1_unit|Add4~7\ : std_logic;
SIGNAL \M1_unit|Add4~9\ : std_logic;
SIGNAL \M1_unit|Add4~11\ : std_logic;
SIGNAL \M1_unit|Add4~13\ : std_logic;
SIGNAL \M1_unit|Add4~15\ : std_logic;
SIGNAL \M1_unit|Add4~17\ : std_logic;
SIGNAL \M1_unit|Add4~19\ : std_logic;
SIGNAL \M1_unit|Add4~20_combout\ : std_logic;
SIGNAL \M1_unit|Add4~14_combout\ : std_logic;
SIGNAL \M1_unit|Add4~16_combout\ : std_logic;
SIGNAL \M1_unit|Equal0~2_combout\ : std_logic;
SIGNAL \M1_unit|Y_compare_address[15]~35\ : std_logic;
SIGNAL \M1_unit|Y_compare_address[16]~36_combout\ : std_logic;
SIGNAL \M1_unit|Add4~21\ : std_logic;
SIGNAL \M1_unit|Add4~23\ : std_logic;
SIGNAL \M1_unit|Add4~24_combout\ : std_logic;
SIGNAL \M1_unit|Equal0~3_combout\ : std_logic;
SIGNAL \M1_unit|Add4~12_combout\ : std_logic;
SIGNAL \M1_unit|Add4~6_combout\ : std_logic;
SIGNAL \M1_unit|Add4~8_combout\ : std_logic;
SIGNAL \M1_unit|Equal0~1_combout\ : std_logic;
SIGNAL \M1_unit|Equal1~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector45~1_combout\ : std_logic;
SIGNAL \M1_unit|read_end_Y~regout\ : std_logic;
SIGNAL \M1_unit|Y_address[3]~24_combout\ : std_logic;
SIGNAL \M1_unit|Equal0~5_combout\ : std_logic;
SIGNAL \M1_unit|Selector17~0_combout\ : std_logic;
SIGNAL \M1_unit|Y_address[1]~20_combout\ : std_logic;
SIGNAL \M1_unit|Add4~4_combout\ : std_logic;
SIGNAL \M1_unit|Equal0~0_combout\ : std_logic;
SIGNAL \M1_unit|Equal0~4_combout\ : std_logic;
SIGNAL \M1_unit|Selector17~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector17~2_combout\ : std_logic;
SIGNAL \M1_unit|state.S_END_LINE_0~regout\ : std_logic;
SIGNAL \M1_unit|state.S_END_LINE_1~regout\ : std_logic;
SIGNAL \M1_unit|state.S_RUN_2~regout\ : std_logic;
SIGNAL \M1_unit|state.S_RUN_3~regout\ : std_logic;
SIGNAL \M1_unit|state.S_RUN_4~regout\ : std_logic;
SIGNAL \M1_unit|state.S_RUN_5~regout\ : std_logic;
SIGNAL \M1_unit|Selector11~0_combout\ : std_logic;
SIGNAL \M1_unit|state.S_RUN_0~regout\ : std_logic;
SIGNAL \M1_unit|state.S_RUN_1~regout\ : std_logic;
SIGNAL \M1_unit|Selector47~0_combout\ : std_logic;
SIGNAL \state.S_TOP_VGA~feeder_combout\ : std_logic;
SIGNAL \state.S_TOP_VGA~regout\ : std_logic;
SIGNAL \Selector0~0_combout\ : std_logic;
SIGNAL \M1_start~regout\ : std_logic;
SIGNAL \M1_unit|SRAM_address[6]~9_combout\ : std_logic;
SIGNAL \M1_unit|Equal2~3_combout\ : std_logic;
SIGNAL \M1_unit|Equal2~0_combout\ : std_logic;
SIGNAL \M1_unit|Equal2~2_combout\ : std_logic;
SIGNAL \M1_unit|Equal2~4_combout\ : std_logic;
SIGNAL \M1_unit|Selector0~1_combout\ : std_logic;
SIGNAL \M1_unit|state.S_M1_START~regout\ : std_logic;
SIGNAL \M1_unit|state.S_START_LINE_0~regout\ : std_logic;
SIGNAL \M1_unit|state.S_START_LINE_1~regout\ : std_logic;
SIGNAL \M1_unit|state.S_START_LINE_2~regout\ : std_logic;
SIGNAL \M1_unit|state.S_START_LINE_3~regout\ : std_logic;
SIGNAL \M1_unit|state.S_START_LINE_4~regout\ : std_logic;
SIGNAL \M1_unit|Y_address[17]~28_combout\ : std_logic;
SIGNAL \M1_unit|Y_address[0]~19\ : std_logic;
SIGNAL \M1_unit|Y_address[1]~21\ : std_logic;
SIGNAL \M1_unit|Y_address[2]~22_combout\ : std_logic;
SIGNAL \M1_unit|Y_address[2]~23\ : std_logic;
SIGNAL \M1_unit|Y_address[3]~25\ : std_logic;
SIGNAL \M1_unit|Y_address[4]~26_combout\ : std_logic;
SIGNAL \M1_unit|Y_address[4]~27\ : std_logic;
SIGNAL \M1_unit|Y_address[5]~30\ : std_logic;
SIGNAL \M1_unit|Y_address[6]~31_combout\ : std_logic;
SIGNAL \M1_unit|Y_address[6]~32\ : std_logic;
SIGNAL \M1_unit|Y_address[7]~33_combout\ : std_logic;
SIGNAL \M1_unit|Y_address[7]~34\ : std_logic;
SIGNAL \M1_unit|Y_address[8]~35_combout\ : std_logic;
SIGNAL \M1_unit|Y_address[8]~36\ : std_logic;
SIGNAL \M1_unit|Y_address[9]~37_combout\ : std_logic;
SIGNAL \M1_unit|Y_address[9]~38\ : std_logic;
SIGNAL \M1_unit|Y_address[10]~39_combout\ : std_logic;
SIGNAL \M1_unit|Y_address[10]~40\ : std_logic;
SIGNAL \M1_unit|Y_address[11]~42\ : std_logic;
SIGNAL \M1_unit|Y_address[12]~44\ : std_logic;
SIGNAL \M1_unit|Y_address[13]~45_combout\ : std_logic;
SIGNAL \M1_unit|Y_address[13]~46\ : std_logic;
SIGNAL \M1_unit|Y_address[14]~48\ : std_logic;
SIGNAL \M1_unit|Y_address[15]~49_combout\ : std_logic;
SIGNAL \M1_unit|Y_address[15]~50\ : std_logic;
SIGNAL \M1_unit|Y_address[16]~51_combout\ : std_logic;
SIGNAL \M1_unit|Y_address[16]~52\ : std_logic;
SIGNAL \M1_unit|Y_address[17]~53_combout\ : std_logic;
SIGNAL \M1_unit|Equal2~5_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_address[6]~11_combout\ : std_logic;
SIGNAL \M1_unit|Selector25~0_combout\ : std_logic;
SIGNAL \M1_unit|state.S_M1_IDLE~regout\ : std_logic;
SIGNAL \M1_unit|Selector54~0_combout\ : std_logic;
SIGNAL \M1_unit|M1_done~2_combout\ : std_logic;
SIGNAL \M1_unit|M1_done~regout\ : std_logic;
SIGNAL \Selector1~3_combout\ : std_logic;
SIGNAL \start_counter[0]~4_combout\ : std_logic;
SIGNAL \state.S_TOP_IDLE~2_combout\ : std_logic;
SIGNAL \state.S_TOP_IDLE~regout\ : std_logic;
SIGNAL \start_counter[1]~0_combout\ : std_logic;
SIGNAL \start_counter[2]~3_combout\ : std_logic;
SIGNAL \Selector1~1_combout\ : std_logic;
SIGNAL \Selector1~2_combout\ : std_logic;
SIGNAL \Selector5~2_combout\ : std_logic;
SIGNAL \state.S_TOP_M2~regout\ : std_logic;
SIGNAL \M2_start~0_combout\ : std_logic;
SIGNAL \M2_start~regout\ : std_logic;
SIGNAL \M2_unit|Selector0~5_combout\ : std_logic;
SIGNAL \M2_unit|state.S_M2_START~regout\ : std_logic;
SIGNAL \M2_unit|Selector4~1_combout\ : std_logic;
SIGNAL \M2_unit|Selector4~2_combout\ : std_logic;
SIGNAL \M2_unit|state.S_WS~regout\ : std_logic;
SIGNAL \M2_unit|M2_done~0_combout\ : std_logic;
SIGNAL \M2_unit|M2_done~regout\ : std_logic;
SIGNAL \Selector1~4_combout\ : std_logic;
SIGNAL \Selector4~2_combout\ : std_logic;
SIGNAL \state.S_TOP_M1~regout\ : std_logic;
SIGNAL \M1_unit|state.S_START_LINE_5~regout\ : std_logic;
SIGNAL \M1_unit|state.S_START_LINE_6~regout\ : std_logic;
SIGNAL \M1_unit|state.S_START_LINE_7~feeder_combout\ : std_logic;
SIGNAL \M1_unit|state.S_START_LINE_7~regout\ : std_logic;
SIGNAL \M1_unit|Selector46~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector46~3_combout\ : std_logic;
SIGNAL \M1_unit|enable_U~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg~9_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg~11_combout\ : std_logic;
SIGNAL \M1_unit|WideOr49~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector53~0_combout\ : std_logic;
SIGNAL \M1_unit|clear_SReg~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_in_buffer~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector49~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector51~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector51~1_combout\ : std_logic;
SIGNAL \M1_unit|cycle~regout\ : std_logic;
SIGNAL \M1_unit|Selector49~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector49~3_combout\ : std_logic;
SIGNAL \M1_unit|load_U_buffer~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_in_buffer[1][7]~2_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_in_buffer[1][0]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg~27_combout\ : std_logic;
SIGNAL \M1_unit|Selector23~0_combout\ : std_logic;
SIGNAL \M1_unit|state.S_END_LINE_6~regout\ : std_logic;
SIGNAL \M1_unit|state.S_END_LINE_7~regout\ : std_logic;
SIGNAL \M1_unit|Selector43~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector43~1_combout\ : std_logic;
SIGNAL \M1_unit|line_start~regout\ : std_logic;
SIGNAL \M1_unit|Selector44~0_combout\ : std_logic;
SIGNAL \M1_unit|line_end~regout\ : std_logic;
SIGNAL \M1_unit|Selector166~0_combout\ : std_logic;
SIGNAL \M1_unit|read_U_0~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg[0][5]~28_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg[0][5]~29_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg[0][0]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg~26_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg[2][6]~10_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg[1][0]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg[2][0]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg[3][0]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg~0_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg[5][3]~1_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg[4][0]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Selector43~0_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|sel_mul_in.11~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Selector41~0_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|sel_mul_in.01~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Selector42~0_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|sel_mul_in.10~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_in_buffer~1_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_in_buffer[0][0]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|state.S_START_LINE_8~regout\ : std_logic;
SIGNAL \M1_unit|state.S_START_LINE_9~regout\ : std_logic;
SIGNAL \M1_unit|Selector50~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector50~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector50~2_combout\ : std_logic;
SIGNAL \M1_unit|load_V_buffer~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_in_buffer[0][2]~0_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_in_buffer[0][0]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg~26_combout\ : std_logic;
SIGNAL \M1_unit|Selector47~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector47~3_combout\ : std_logic;
SIGNAL \M1_unit|Selector47~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector47~4_combout\ : std_logic;
SIGNAL \M1_unit|enable_V~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[0][7]~27_combout\ : std_logic;
SIGNAL \M1_unit|Selector167~0_combout\ : std_logic;
SIGNAL \M1_unit|read_V_0~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[0][7]~1_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[0][7]~28_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[0][0]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg~10_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[2][6]~2_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[1][0]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_V~0_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_V~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~1_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~2_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg~11_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[2][0]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[2][0]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~0_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~3_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~8_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_in_buffer~3_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_in_buffer[1][1]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg~31_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg[0][1]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg~13_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg~30_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg[1][1]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg[2][1]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg~12_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg[3][1]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg~2_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg[4][1]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg~45_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg[5][1]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~15_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg~3_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[3][1]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg~13_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[2][1]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg~12_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[1][1]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[2][1]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[3][1]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg~39_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[5][2]~37_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[5][1]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~16_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~17_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~9\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~18_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_in_buffer~5_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_in_buffer[1][2]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg~33_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg[0][2]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg~15_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg~32_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg[1][2]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg[2][2]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg~15_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[2][2]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_in_buffer[1][2]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg~30_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[0][2]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg~14_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[1][2]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[2][2]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~20_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~21_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~22_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~23_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~19\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~28_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_in_buffer~8_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_in_buffer[0][3]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg~31_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[0][3]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg~17_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[2][3]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg~16_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[1][3]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[2][3]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~30_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~32_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~33_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~29\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~38_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg~18_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[1][4]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg~6_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[3][4]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_in_buffer~9_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_in_buffer[1][4]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_in_buffer[1][4]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg~32_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[0][4]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg~19_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[2][4]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[2][4]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[3][4]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~44_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_in_buffer[1][4]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg~37_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg[0][4]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg~19_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg~36_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg[1][4]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg[2][4]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg~5_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg[4][4]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg~18_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg[3][4]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg~48_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg[5][4]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~45_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg~46_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[4][4]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg~45_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[5][4]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~46_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~47_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~39\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~48_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_in_buffer~12_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_in_buffer[1][5]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_in_buffer[1][5]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg~39_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg[0][5]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg~38_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg[1][5]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg~20_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg~21_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg[2][5]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg[3][5]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_in_buffer[1][5]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg~33_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[0][5]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg~20_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[1][5]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg~7_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[3][5]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg~21_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[2][5]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[2][5]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[3][5]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~54_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg~48_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[4][5]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg~47_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[5][5]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~56_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~57_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~49\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~58_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg~22_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_in_buffer~13_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_in_buffer[0][6]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg~41_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg[0][6]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg~23_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg~40_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg[1][6]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg[2][6]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg[3][6]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_in_buffer[0][6]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_in_buffer[0][6]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg~34_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[0][6]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg~22_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[1][6]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg~8_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[3][6]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg~23_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[2][6]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[2][6]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[3][6]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~64_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~67_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~59\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~68_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_in_buffer~15_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_in_buffer[0][7]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_in_buffer[0][7]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg~35_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[0][7]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg~24_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[1][7]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg~9_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[3][7]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg~25_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[2][7]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[2][7]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[3][7]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg~24_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg~25_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg~42_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg[1][7]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg[2][7]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg[3][7]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~74_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg~52_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[4][7]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg~51_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[5][7]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~76_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~77_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~69\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~78_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~79\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add0~80_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~1\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~2_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum[1]~15_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum[0]~16_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add8~0_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add8~1\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add8~2_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~3\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~4_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum[2]~14_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add8~3\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add8~4_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~5\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~7\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~9\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~10_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum[5]~11_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~8_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum[4]~12_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add8~5\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add8~7\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add8~8_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add8~9\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add8~10_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~11\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~12_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum[6]~10_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add8~11\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add8~12_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~13\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~15\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~16_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum[8]~0_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add8~13\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add8~14_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~14_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add6~0_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Selector33~0_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Selector33~1_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add8~15\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum_before[8]~0_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_BUFF_U[0]~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector231~0_combout\ : std_logic;
SIGNAL \M1_unit|U_RGB[0]~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector45~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector48~0_combout\ : std_logic;
SIGNAL \M1_unit|enable_RGB~regout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|sel_rgb_mul~7_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|sel_rgb_mul.10~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_BUFF_V[0]~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector263~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector199~0_combout\ : std_logic;
SIGNAL \M1_unit|Y_RGB[0]~0_combout\ : std_logic;
SIGNAL \M1_unit|WideOr53~0_combout\ : std_logic;
SIGNAL \M1_unit|Y_RGB[0]~1_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Selector31~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Selector31~1_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|sel_rgb_mul~8_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|sel_rgb_mul.01~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum_before[8]~1\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum_before[9]~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector262~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Selector30~0_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_BUFF_U[1]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Selector230~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Selector30~1_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum_before[9]~3\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum_before[10]~4_combout\ : std_logic;
SIGNAL \M1_unit|Selector229~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector261~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector197~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Selector29~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Selector29~1_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg~16_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg~17_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_in_buffer[0][3]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg~35_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg[0][3]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg~34_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg[1][3]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg[2][3]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg[3][3]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg~4_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg[4][3]~regout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~17\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~19\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~21\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~22_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum[11]~3_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum_before[10]~5\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum_before[11]~6_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_BUFF_U[3]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Selector228~0_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg~5_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[3][3]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|V_SReg[3][3]~regout\ : std_logic;
SIGNAL \M1_unit|Selector260~0_combout\ : std_logic;
SIGNAL \M1_unit|Y_buff[3]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Y_buff[0]~4_combout\ : std_logic;
SIGNAL \M1_unit|Selector196~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Selector28~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Selector28~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector227~0_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum_before[11]~7\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum_before[12]~8_combout\ : std_logic;
SIGNAL \M1_unit|Selector259~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Selector27~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Selector27~1_combout\ : std_logic;
SIGNAL \M1_unit|Y_buff[5]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Selector194~0_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum_before[12]~9\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum_before[13]~10_combout\ : std_logic;
SIGNAL \M1_unit|Selector258~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Selector26~0_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg~6_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg[4][5]~regout\ : std_logic;
SIGNAL \M1_unit|Selector226~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Selector26~1_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~23\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~24_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum[12]~4_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~25\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~27\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~28_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum[14]~6_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum_before[13]~11\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum_before[14]~12_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_BUFF_U[6]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Selector225~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector257~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Selector25~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Selector25~2_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum_before[14]~13\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum_before[15]~14_combout\ : std_logic;
SIGNAL \M1_unit|Selector256~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add1~0_combout\ : std_logic;
SIGNAL \M1_unit|Y_buff[7]~feeder_combout\ : std_logic;
SIGNAL \M1_unit|Selector192~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~2_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg~8_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|U_SReg[4][7]~regout\ : std_logic;
SIGNAL \M1_unit|Selector224~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~3_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add1~1\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add1~3_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~6_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add1~2_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~1\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~4_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~7_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT16\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add6~1\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add6~3\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add6~5\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add6~7\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add6~9\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add6~11\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add6~13\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add6~15\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add6~17\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add6~19\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add6~20_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum[17]~9_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~29\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~31\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~32_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum[16]~8_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum_before[15]~15\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum_before[16]~16_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum_before[16]~17\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum_before[17]~18_combout\ : std_logic;
SIGNAL \M1_unit|Selector254~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add1~4\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add1~5_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~10_combout\ : std_logic;
SIGNAL \M1_unit|Selector222~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~5\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~8_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~11_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add1~6\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add1~7_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~14_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~9\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~12_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~15_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~13\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~16_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~33\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~35\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~36_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum_before[17]~19\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum_before[18]~20_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Selector22~0_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~37\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~38_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Selector21~0_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum_before[18]~21\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum_before[19]~22_combout\ : std_logic;
SIGNAL \M1_unit|Selector252~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add1~8\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add1~9_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~18_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~19_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add1~10\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add1~11_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~22_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~39\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~40_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Selector20~0_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum_before[19]~23\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum_before[20]~24_combout\ : std_logic;
SIGNAL \M1_unit|Selector219~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~17\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~20_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~23_combout\ : std_logic;
SIGNAL \M1_unit|Selector218~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~21\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~24_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum_before[20]~25\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum_before[21]~26_combout\ : std_logic;
SIGNAL \M1_unit|Selector250~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add1~12\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add1~13_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~26_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~27_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Selector18~0_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum_before[21]~27\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum_before[22]~28_combout\ : std_logic;
SIGNAL \M1_unit|Selector249~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add1~14\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add1~15_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~30_combout\ : std_logic;
SIGNAL \M1_unit|Selector217~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~25\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~28_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~31_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add1~16\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add1~17_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~34_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~29\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~32_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~35_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum_before[22]~29\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum_before[23]~30_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Selector19~0_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~41\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~43\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~45\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~46_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Selector17~0_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum_before[23]~31\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum_before[24]~32_combout\ : std_logic;
SIGNAL \M1_unit|Selector215~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~33\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~36_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~39_combout\ : std_logic;
SIGNAL \M1_unit|Selector214~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~37\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~41_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum_before[24]~33\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum_before[25]~34_combout\ : std_logic;
SIGNAL \M1_unit|Selector246~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector247~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add1~18\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add1~20\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add1~21_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~40_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~43_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Selector64~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|sel_rgb_mul.00~regout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT32\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT33\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT34\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT35\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~42\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~45_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add1~22\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add1~23_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~44_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~47_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~46\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~49_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~51_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~47\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~48_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Selector16~0_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~49\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~50_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Selector15~0_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~51\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~53\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~55\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~56_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Selector12~0_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~54_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Selector13~0_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~52_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Selector14~0_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum_before[25]~35\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum_before[26]~37\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum_before[27]~39\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum_before[28]~40_combout\ : std_logic;
SIGNAL \M1_unit|Selector211~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~50\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~53_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~55_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add1~24\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add1~26\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add1~28\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add1~29_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~56_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~54\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~57_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~59_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add1~30\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add1~31_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~60_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~58\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~61_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~63_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~57\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~59\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~60_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum_before[28]~41\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum_before[29]~42_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Selector11~0_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum_before[29]~43\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum_before[30]~44_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Selector10~0_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~61\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Add7~62_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|Selector9~0_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum_before[30]~45\ : std_logic;
SIGNAL \M1_unit|FIR_unit|FIR_accum_before[31]~46_combout\ : std_logic;
SIGNAL \M1_unit|Selector240~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add1~32\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add1~33_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~62\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~64_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~66_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~67_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~65\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~68_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~70_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add2~71_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT15\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT16\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT17\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT18\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT19\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT20\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT21\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT22\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT23\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT24\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT25\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT26\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT27\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT28\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT29\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT30\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT31\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~0\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~1\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~2\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~3\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|op_1~1\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|op_1~3\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|op_1~5\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|op_1~7\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|op_1~9\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|op_1~11\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|op_1~13\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|op_1~15\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|op_1~17\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|op_1~19\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|op_1~21\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|op_1~23\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add4~1_cout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add4~3_cout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add4~5_cout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add4~7_cout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add4~9_cout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add4~11_cout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add4~13_cout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add4~15_cout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add4~17_cout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add4~19_cout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add4~21_cout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add4~23_cout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add4~25_cout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add4~27_cout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add4~29_cout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add4~31_cout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|B_prebuff[16]~1\ : std_logic;
SIGNAL \M1_unit|RGB_unit|B_prebuff[17]~3\ : std_logic;
SIGNAL \M1_unit|RGB_unit|B_prebuff[18]~5\ : std_logic;
SIGNAL \M1_unit|RGB_unit|B_prebuff[19]~7\ : std_logic;
SIGNAL \M1_unit|RGB_unit|B_prebuff[20]~9\ : std_logic;
SIGNAL \M1_unit|RGB_unit|B_prebuff[21]~11\ : std_logic;
SIGNAL \M1_unit|RGB_unit|B_prebuff[22]~13\ : std_logic;
SIGNAL \M1_unit|RGB_unit|B_prebuff[23]~15\ : std_logic;
SIGNAL \M1_unit|RGB_unit|B_prebuff[24]~17\ : std_logic;
SIGNAL \M1_unit|RGB_unit|B_prebuff[25]~19\ : std_logic;
SIGNAL \M1_unit|RGB_unit|B_prebuff[26]~21\ : std_logic;
SIGNAL \M1_unit|RGB_unit|B_prebuff[27]~23\ : std_logic;
SIGNAL \M1_unit|RGB_unit|B_prebuff[28]~25\ : std_logic;
SIGNAL \M1_unit|RGB_unit|B_prebuff[29]~27\ : std_logic;
SIGNAL \M1_unit|RGB_unit|B_prebuff[30]~28_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|B_prebuff[29]~26_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|B_prebuff[28]~24_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|B_buffer[0]~1_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|B_prebuff[16]~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|op_1~25\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|B_prebuff[30]~29\ : std_logic;
SIGNAL \M1_unit|RGB_unit|B_prebuff[31]~30_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|B_buffer[0]~2_combout\ : std_logic;
SIGNAL \M1_unit|WideOr27~1_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Selector37~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT32\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT33\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT34\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT15\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT16\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT17\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT18\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT19\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT20\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT21\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT22\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT23\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT24\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT25\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT26\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT27\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT28\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT29\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT30\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~0\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~1\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~2\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~3\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~4\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|op_1~1\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|op_1~3\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|op_1~5\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|op_1~7\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|op_1~9\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|op_1~11\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|op_1~13\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Selector59~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add5~1\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add5~2_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Selector62~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add5~3\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add5~5\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add5~7\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add5~9\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add5~10_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Selector58~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add5~11\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add5~12_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Selector57~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add5~13\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add5~15\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add5~17\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add5~18_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Selector54~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add5~19\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add5~21\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add5~23\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add5~25\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add5~27\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add5~29\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Add5~31\ : std_logic;
SIGNAL \M1_unit|RGB_unit|G_prebuff[16]~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Selector47~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|G_prebuff[16]~1\ : std_logic;
SIGNAL \M1_unit|RGB_unit|G_prebuff[17]~3\ : std_logic;
SIGNAL \M1_unit|RGB_unit|G_prebuff[18]~5\ : std_logic;
SIGNAL \M1_unit|RGB_unit|G_prebuff[19]~6_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Selector44~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|G_prebuff[19]~7\ : std_logic;
SIGNAL \M1_unit|RGB_unit|G_prebuff[20]~8_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Selector43~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|G_prebuff[20]~9\ : std_logic;
SIGNAL \M1_unit|RGB_unit|G_prebuff[21]~11\ : std_logic;
SIGNAL \M1_unit|RGB_unit|G_prebuff[22]~13\ : std_logic;
SIGNAL \M1_unit|RGB_unit|G_prebuff[23]~14_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Selector40~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|G_prebuff[23]~15\ : std_logic;
SIGNAL \M1_unit|RGB_unit|G_prebuff[24]~17\ : std_logic;
SIGNAL \M1_unit|RGB_unit|G_prebuff[25]~19\ : std_logic;
SIGNAL \M1_unit|RGB_unit|G_prebuff[26]~20_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|G_prebuff[24]~16_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|G_prebuff[25]~18_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|LessThan2~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|op_1~15\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|op_1~17\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|op_1~19\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|op_1~21\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|op_1~23\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|op_1~25\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|G_prebuff[26]~21\ : std_logic;
SIGNAL \M1_unit|RGB_unit|G_prebuff[27]~23\ : std_logic;
SIGNAL \M1_unit|RGB_unit|G_prebuff[28]~25\ : std_logic;
SIGNAL \M1_unit|RGB_unit|G_prebuff[29]~26_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|Selector34~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|G_prebuff[29]~27\ : std_logic;
SIGNAL \M1_unit|RGB_unit|G_prebuff[30]~29\ : std_logic;
SIGNAL \M1_unit|RGB_unit|G_prebuff[31]~30_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|G_buffer[0]~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector42~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector42~2_combout\ : std_logic;
SIGNAL \M1_unit|Selector52~0_combout\ : std_logic;
SIGNAL \M1_unit|common_case~regout\ : std_logic;
SIGNAL \M1_unit|RGB_address[2]~28_combout\ : std_logic;
SIGNAL \SRAM_unit|SRAM_write_data_buf[0]~0_combout\ : std_logic;
SIGNAL \Selector43~0_combout\ : std_logic;
SIGNAL \SRAM_we_n~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector26~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector26~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector26~4_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_we_n~regout\ : std_logic;
SIGNAL \Selector44~0_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Selector96~0_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Selector94~0_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|state.S_WS_LI_1~regout\ : std_logic;
SIGNAL \M2_unit|WS_unit|state.S_WS_LI_2~regout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Selector0~0_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|WC[0]~6_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Selector17~1_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|WC[4]~15_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Selector96~1_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|state.S_WS_COMMON_CASE~regout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Selector83~0_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|first_run~regout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Selector0~1_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Selector0~2_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|SRAM_we_n~regout\ : std_logic;
SIGNAL \Selector44~1_combout\ : std_logic;
SIGNAL \SRAM_unit|SRAM_WE_N_O~regout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|B_prebuff[26]~20_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|B_prebuff[24]~16_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|B_prebuff[25]~18_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|B_buffer[0]~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|B_buffer[1]~3_combout\ : std_logic;
SIGNAL \M1_unit|Selector41~1_combout\ : std_logic;
SIGNAL \SRAM_unit|SRAM_write_data_buf[1]~1_combout\ : std_logic;
SIGNAL \M2_unit|RAM0_write_enable[1]~1_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|god_counter[0]~7_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|god_counter[0]~8\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|god_counter[1]~9_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|god_counter[1]~10\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|god_counter[2]~12\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|god_counter[3]~13_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|god_counter[3]~14\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|god_counter[4]~16\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|god_counter[5]~17_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|god_counter[4]~15_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|god_counter[5]~18\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|god_counter[6]~19_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Equal9~1_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Selector19~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|state.S_MM_CC~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Selector15~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Selector20~2_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Selector20~3_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|state.S_MM_LO_0~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|state.S_MM_LO_1~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Selector22~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|state.S_MM_LO_2~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|WideOr0~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Equal0~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_counter[0]~7\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_counter[1]~9\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_counter[2]~11\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_counter[3]~12_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|god_counter[0]~8\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|god_counter[1]~9_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|WideOr0~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|god_counter[1]~10\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|god_counter[2]~12\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|god_counter[3]~13_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|god_counter[2]~11_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Equal9~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|god_counter[3]~14\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|god_counter[4]~15_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|god_counter[4]~16\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|god_counter[5]~17_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Equal9~1_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Selector20~2_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Selector20~3_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|state.S_MM_LO_0~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|state.S_MM_LO_1~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Selector22~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|state.S_MM_LO_2~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Selector15~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Selector17~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Selector17~1_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|state.S_MM_LI_0~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|state.S_MM_LI_1~feeder_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|state.S_MM_LI_1~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Selector19~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|state.S_MM_CC~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Selector14~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Selector14~2_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|first_run~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add6~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Selector13~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|P_write_data[0]~4_combout\ : std_logic;
SIGNAL \M2_unit|Selector48~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_counter[3]~13\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_counter[4]~14_combout\ : std_logic;
SIGNAL \M2_unit|Selector47~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|god_counter[2]~11_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_counter[4]~15\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_counter[5]~16_combout\ : std_logic;
SIGNAL \M2_unit|Selector46~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_counter[0]~6_combout\ : std_logic;
SIGNAL \M2_unit|Selector45~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_counter[1]~8_combout\ : std_logic;
SIGNAL \M2_unit|Selector44~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_counter[2]~10_combout\ : std_logic;
SIGNAL \M2_unit|Selector43~0_combout\ : std_logic;
SIGNAL \M2_unit|SRAM_address~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_counter[0]~6_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Selector14~1_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Selector14~2_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|first_run~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|P_write_data[23]~4_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_counter[0]~7\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_counter[1]~8_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_counter[1]~9\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_counter[2]~10_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_counter[2]~11\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_counter[3]~12_combout\ : std_logic;
SIGNAL \M2_unit|Selector41~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_counter[3]~13\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_counter[4]~14_combout\ : std_logic;
SIGNAL \M2_unit|Selector40~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_counter[4]~15\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_counter[5]~16_combout\ : std_logic;
SIGNAL \M2_unit|Selector39~0_combout\ : std_logic;
SIGNAL \M2_unit|Selector38~0_combout\ : std_logic;
SIGNAL \M2_unit|Selector37~0_combout\ : std_logic;
SIGNAL \M2_unit|Selector36~0_combout\ : std_logic;
SIGNAL \M2_unit|RAM0_write_data[1][0]~25_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|god_counter[0]~7_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add7~2_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add7~15_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add7~3_combout\ : std_logic;
SIGNAL \M2_unit|Selector34~1_combout\ : std_logic;
SIGNAL \M2_unit|Selector34~2_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add7~4\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add7~5_combout\ : std_logic;
SIGNAL \M2_unit|Selector33~1_combout\ : std_logic;
SIGNAL \M2_unit|Selector33~2_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add7~6\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add7~7_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add6~1\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add6~2_combout\ : std_logic;
SIGNAL \M2_unit|Selector32~0_combout\ : std_logic;
SIGNAL \M2_unit|Selector32~1_combout\ : std_logic;
SIGNAL \M2_unit|Selector32~2_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add6~3\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add6~4_combout\ : std_logic;
SIGNAL \M2_unit|Selector31~0_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add7~8\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add7~9_combout\ : std_logic;
SIGNAL \M2_unit|Selector31~1_combout\ : std_logic;
SIGNAL \M2_unit|Selector31~2_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add6~5\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add6~6_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add5~1\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add5~3\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add5~5\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add5~7\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add5~8_combout\ : std_logic;
SIGNAL \M2_unit|Selector30~0_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add7~10\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add7~11_combout\ : std_logic;
SIGNAL \M2_unit|Selector30~1_combout\ : std_logic;
SIGNAL \M2_unit|Selector30~2_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|god_counter[5]~18\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|god_counter[6]~19_combout\ : std_logic;
SIGNAL \M2_unit|Selector29~2_combout\ : std_logic;
SIGNAL \M2_unit|RAM0_address~0_combout\ : std_logic;
SIGNAL \M2_unit|RAM0_write_data[0][1]~26_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~89_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[2][10]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Equal0~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|P_write_data[16]~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~14_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[3][12]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|P_write_data[12]~1_combout\ : std_logic;
SIGNAL \M2_unit|Selector61~0_combout\ : std_logic;
SIGNAL \M2_unit|Selector60~0_combout\ : std_logic;
SIGNAL \M2_unit|Selector59~0_combout\ : std_logic;
SIGNAL \M2_unit|Selector58~0_combout\ : std_logic;
SIGNAL \M2_unit|WideOr16~combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[0][18]~18_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[0][19]~19_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[0][20]~20_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[0][21]~21_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[0][22]~22_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[0][23]~23_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[0][24]~24_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[0][25]~25_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[0][26]~26_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[0][27]~27_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[0][28]~28_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[0][29]~29_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[0][30]~30_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[0][31]~31_combout\ : std_logic;
SIGNAL \M2_unit|RAM0_write_data[1][8]~10_combout\ : std_logic;
SIGNAL \M2_unit|RAM0_write_data[0][9]~11_combout\ : std_logic;
SIGNAL \M2_unit|RAM0_write_data[0][10]~13_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~30_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[0][19]~regout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[1][2]~2_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[1][3]~3_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[1][4]~4_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[1][5]~5_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[1][6]~6_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[1][7]~7_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[1][8]~8_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[1][9]~9_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[1][10]~10_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[1][11]~11_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[1][12]~12_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[1][13]~13_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[1][14]~14_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[1][15]~15_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~109_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[3][27]~regout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[1][2]~2_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[1][3]~3_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[1][4]~4_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[1][5]~5_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[1][6]~6_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[1][7]~7_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[1][8]~8_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[1][9]~9_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[1][10]~10_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[1][11]~11_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[1][12]~12_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[1][13]~13_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[1][14]~14_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[1][15]~15_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[0][2]~34_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[0][3]~35_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[0][4]~36_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[0][5]~37_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[0][6]~38_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[0][7]~39_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[0][8]~40_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[0][9]~41_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[0][10]~42_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[0][11]~43_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[0][12]~44_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[0][13]~45_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[0][14]~46_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[0][15]~47_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[0][16]~16_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[0][17]~17_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[0][18]~18_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[0][19]~19_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[0][20]~20_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[0][21]~21_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[0][22]~22_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[0][23]~23_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[0][24]~24_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[0][25]~25_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[0][26]~26_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[0][27]~27_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[0][28]~28_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[0][29]~29_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[0][30]~30_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[0][31]~31_combout\ : std_logic;
SIGNAL \M2_unit|RAM1_write_data[9]~15_combout\ : std_logic;
SIGNAL \M2_unit|RAM1_write_data[11]~17_combout\ : std_logic;
SIGNAL \M2_unit|RAM0_write_data[1][9]~12_combout\ : std_logic;
SIGNAL \M2_unit|RAM0_write_data[1][10]~14_combout\ : std_logic;
SIGNAL \M2_unit|RAM0_write_data[1][11]~16_combout\ : std_logic;
SIGNAL \M2_unit|RAM0_write_data[1][12]~18_combout\ : std_logic;
SIGNAL \M2_unit|RAM0_write_data[1][13]~20_combout\ : std_logic;
SIGNAL \M2_unit|RAM0_write_data[1][14]~22_combout\ : std_logic;
SIGNAL \M2_unit|RAM0_write_data[1][23]~1_combout\ : std_logic;
SIGNAL \M2_unit|RAM1_write_data[21]~3_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~109_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[3][27]~regout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[0][0]~32_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[0][1]~33_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[0][2]~34_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[0][3]~35_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[0][4]~36_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[0][5]~37_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[0][6]~38_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[0][7]~39_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[0][8]~40_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[0][9]~41_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[0][10]~42_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[0][11]~43_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[0][12]~44_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[0][13]~45_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[0][14]~46_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[0][15]~47_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM1_read_data[23]~5_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM1_read_data[24]~6_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM1_read_data[25]~7_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM1_read_data[26]~8_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM1_read_data[27]~9_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM1_read_data[28]~10_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM1_read_data[29]~11_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM1_read_data[30]~12_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM1_read_data[31]~13_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[0][16]~16_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[0][17]~17_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT15\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT16\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT17\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT18\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT19\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT20\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT21\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT22\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT23\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT24\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT25\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT26\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT27\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT28\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT29\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~0\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~2\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~4\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[1][0]~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[1][1]~1_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT15\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT16\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT17\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT18\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT19\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT20\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT21\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT22\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT23\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT24\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT25\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT26\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT27\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT28\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT29\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~0\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~2\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~4\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[1][18]~50_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[1][19]~51_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[1][20]~52_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[1][21]~53_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[1][22]~54_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[1][23]~55_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[1][24]~56_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[1][25]~57_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[1][26]~58_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[1][27]~59_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[1][28]~60_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[1][29]~61_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[1][30]~62_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[1][31]~63_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM0_read_data[25]~7_combout\ : std_logic;
SIGNAL \M2_unit|RAM0_write_data[1][1]~27_combout\ : std_logic;
SIGNAL \M2_unit|RAM0_write_data[1][2]~29_combout\ : std_logic;
SIGNAL \M2_unit|RAM0_write_data[1][3]~31_combout\ : std_logic;
SIGNAL \M2_unit|RAM0_write_data[1][4]~33_combout\ : std_logic;
SIGNAL \M2_unit|RAM0_write_data[1][5]~35_combout\ : std_logic;
SIGNAL \M2_unit|RAM0_write_data[1][6]~37_combout\ : std_logic;
SIGNAL \M2_unit|RAM0_write_data[1][7]~39_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM0_read_data[26]~8_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM0_read_data[27]~9_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM0_read_data[28]~10_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM0_read_data[29]~11_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM0_read_data[30]~12_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM0_read_data[31]~13_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[1][16]~48_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[1][17]~49_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT15\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT16\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT17\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT18\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT19\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT20\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT21\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT22\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT23\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT24\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT25\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT26\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT27\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT28\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT29\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~0\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~2\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~4\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM0_read_data[13]~27_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM0_read_data[14]~28_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM0_read_data[15]~29_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM0_read_data[16]~30_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM0_read_data[17]~31_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT32\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT33\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~7\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~9\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~11\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~13\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~107_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[2][0]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~4_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~105_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[2][2]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~6_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~104_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[2][3]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~7\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~8_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~103_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[2][4]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~9\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~11\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~12_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~101_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[2][6]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~13\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~15\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~16_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~99_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[2][8]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~17\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~19\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~20_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~97_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[2][10]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~21\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~22_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~96_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[2][11]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~23\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~24_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~95_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[2][12]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~25\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~26_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~94_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[2][13]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~27\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~29\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~31\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~33\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~34_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~90_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[2][17]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~35\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~37\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~39\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~40_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~87_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[2][20]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~41\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~42_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~86_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[2][21]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~43\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~44_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~85_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[2][22]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~45\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~47\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~49\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~50_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Equal10~2_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[2][25]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT15\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT16\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT17\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT18\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT19\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT20\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT21\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT22\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT23\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT24\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT25\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT26\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT27\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT28\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT29\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~0\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~2\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~4\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT32\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT33\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~7\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~9\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~11\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~13\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~80_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[1][0]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~2_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~79_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[1][1]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~7\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~8_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~76_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[1][4]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~9\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~11\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~13\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~14_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~73_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[1][7]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~15\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~17\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~19\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~20_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~70_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[1][10]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~21\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~22_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~69_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[1][11]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~23\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~24_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~68_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[1][12]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~25\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~26_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~67_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[1][13]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~27\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~28_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~66_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[1][14]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~29\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~30_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~65_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[1][15]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~31\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~32_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~64_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[1][16]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~33\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~35\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~37\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~39\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~41\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~42_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~59_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[1][21]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~43\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~44_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~58_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[1][22]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~45\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~47\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~48_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~56_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[1][24]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~49\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~50_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[1][25]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|P_write_data~49_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT32\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT33\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT15\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT16\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT17\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT18\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT19\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT20\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT21\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT22\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT23\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT24\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT25\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT26\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT27\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT28\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT29\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~0\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~2\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~4\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~7\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~9\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~11\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~13\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~7\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~8_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~49_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[0][4]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~9\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~10_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~48_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[0][5]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~11\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~13\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~14_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~46_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[0][7]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~15\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~16_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~45_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[0][8]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~17\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~19\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~21\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~23\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~25\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~27\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~29\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~31\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~32_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~37_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[0][16]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~33\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~34_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~36_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[0][17]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~35\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~37\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~39\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~41\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~43\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~45\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~47\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~48_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~29_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[0][24]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~49\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~50_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[0][25]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|P_write_data~50_combout\ : std_logic;
SIGNAL \M2_unit|RAM1_write_data[17]~23_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM1_read_data[15]~29_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM1_read_data[16]~30_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM1_read_data[17]~31_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT32\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT33\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~7\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~9\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~11\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~13\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~15\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~17\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~19\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~21\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~23\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~55\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~57\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~59\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~60_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Equal10~2_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[3][30]~regout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[0][0]~32_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[0][1]~33_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT32\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT33\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT15\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT16\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT17\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT18\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT19\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT20\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT21\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT22\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT23\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT24\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT25\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT26\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT27\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT28\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT29\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~0\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~2\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~4\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~7\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~9\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~11\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~13\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~15\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~17\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~19\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~21\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~23\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~122_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[1][30]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~56_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[1][18]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~70_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[1][4]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~74_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[1][0]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~4_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~72_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[1][2]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~6_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~71_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[1][3]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~7\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~9\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~10_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~69_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[1][5]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~11\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~12_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~68_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[1][6]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~13\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~15\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~17\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~18_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~65_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[1][9]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~19\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~21\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~23\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~25\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~27\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~29\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~30_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~59_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[1][15]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~31\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~33\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~35\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~37\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~39\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~41\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~43\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~45\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~47\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~49\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~51\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~53\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~55\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~57\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~59\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~60_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[1][30]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|P_write_data~15_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[1][16]~48_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[1][17]~49_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[1][18]~50_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[1][19]~51_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[1][20]~52_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[1][21]~53_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[1][22]~54_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[1][23]~55_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[1][24]~56_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[1][25]~57_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[1][26]~58_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[1][27]~59_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[1][28]~60_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[1][29]~61_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[1][30]~62_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM2_read_data[1][31]~63_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT32\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT33\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT15\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT16\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT17\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT18\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT19\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT20\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT21\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT22\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT23\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT24\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT25\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT26\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT27\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT28\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT29\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~0\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~2\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~4\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~7\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~9\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~11\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~13\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~15\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~17\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~19\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~21\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~23\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~21\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~23\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~25\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~27\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~28_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~85_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[2][14]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~29\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~30_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~84_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[2][15]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~31\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~33\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~35\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~37\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~39\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~41\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~43\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~45\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~47\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~48_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~75_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[2][24]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~49\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~51\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~53\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~55\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~57\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~58_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~119_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[2][29]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~59\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~60_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[2][30]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|P_write_data~16_combout\ : std_logic;
SIGNAL \M2_unit|RAM0_write_data[0][22]~7_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM0_read_data[24]~6_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[1][0]~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM2_read_data[1][1]~1_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT15\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT16\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT17\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT18\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT19\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT20\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT21\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT22\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT23\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT24\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT25\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT26\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT27\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT28\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT29\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~0\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~2\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~4\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~7\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~9\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~11\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT32\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT33\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~25\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~27\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~29\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~30_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~11_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[3][15]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~31\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~33\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~34_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~9_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[3][17]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~35\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~37\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~39\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~41\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~42_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~5_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[3][21]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~43\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~45\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~47\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~48_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[3][24]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~48_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[2][24]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|P_write_data~48_combout\ : std_logic;
SIGNAL \M2_unit|RAM1_write_data[16]~22_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM1_read_data[14]~28_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT32\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT33\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~7\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~9\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~11\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~13\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~15\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~17\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~19\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~21\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~117_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[0][29]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~39\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~41\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~43\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~44_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~27_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[0][22]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~45\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~47\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~49\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~51\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~53\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~55\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~57\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~58_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[0][29]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|P_write_data~13_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[2][29]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~58_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[3][29]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|P_write_data~14_combout\ : std_logic;
SIGNAL \M2_unit|RAM0_write_data[0][21]~6_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM0_read_data[23]~5_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~15\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~17\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~19\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~21\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~23\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~25\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~51\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~53\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~54_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~110_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[1][27]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~55\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~57\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~58_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~118_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[1][29]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~59\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~61\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~62_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[1][31]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~13\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~15\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~17\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~19\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~21\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~23\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~25\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~55\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~57\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~59\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~61\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~62_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[3][31]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|P_write_data~13_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~15\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~17\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~19\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~21\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~23\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~25\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~51\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~52_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~27_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[0][26]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~53\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~54_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~108_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[0][27]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~55\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~57\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~59\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~60_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~121_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[0][30]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~61\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~62_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[0][31]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|P_write_data~14_combout\ : std_logic;
SIGNAL \M2_unit|RAM1_write_data[23]~5_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM1_read_data[22]~4_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~112_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[3][28]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~56_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[3][28]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~56_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[2][28]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|P_write_data~12_combout\ : std_logic;
SIGNAL \M2_unit|RAM0_write_data[0][20]~5_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM0_read_data[22]~4_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~46_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[1][23]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~46_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[3][23]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|P_write_data~45_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~46_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[2][23]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|P_write_data~46_combout\ : std_logic;
SIGNAL \M2_unit|RAM1_write_data[15]~21_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM1_read_data[13]~27_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~15_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[3][9]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~18_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[3][6]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~24_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[3][0]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~7\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~9\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~11\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~13\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~15\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~17\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~19\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~21\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~23\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~25\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~26_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~11_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[3][13]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~27\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~29\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~31\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~33\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~35\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~36_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~6_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[3][18]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~37\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~38_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~5_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[3][19]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~39\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~41\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~42_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~3_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[3][21]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~43\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~45\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~47\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~49\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~50_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~101_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[3][25]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~51\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~53\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~54_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[3][27]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|P_write_data~9_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~54_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[2][27]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|P_write_data~10_combout\ : std_logic;
SIGNAL \M2_unit|RAM0_write_data[0][19]~4_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM0_read_data[21]~3_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~4_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[3][22]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~44_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[3][22]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[2][22]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|P_write_data~44_combout\ : std_logic;
SIGNAL \M2_unit|RAM1_write_data[14]~20_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM1_read_data[12]~26_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~104_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[0][26]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~52_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[0][26]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~52_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[2][26]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|P_write_data~8_combout\ : std_logic;
SIGNAL \M2_unit|RAM0_write_data[0][18]~3_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM0_read_data[20]~2_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~120_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[3][30]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~60_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[3][30]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~15\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~17\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~19\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~21\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~23\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~51\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~52_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~81_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[2][26]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~53\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~55\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~57\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~59\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~60_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[2][30]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|P_write_data~12_combout\ : std_logic;
SIGNAL \M2_unit|RAM1_write_data[22]~4_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM1_read_data[21]~3_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~50_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[0][25]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~50_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[1][25]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|P_write_data~5_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|P_write_data~6_combout\ : std_logic;
SIGNAL \M2_unit|RAM0_write_data[0][17]~2_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM0_read_data[12]~26_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~42_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[0][21]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[2][21]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|P_write_data~42_combout\ : std_logic;
SIGNAL \M2_unit|RAM1_write_data[13]~19_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM1_read_data[11]~25_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~48_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[0][24]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~48_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[1][24]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|P_write_data~2_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[2][24]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|P_write_data~3_combout\ : std_logic;
SIGNAL \M2_unit|RAM0_write_data[0][16]~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM0_read_data[11]~25_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~40_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[1][20]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|P_write_data~39_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~40_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[3][20]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|P_write_data~40_combout\ : std_logic;
SIGNAL \M2_unit|RAM1_write_data[12]~18_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM1_read_data[10]~24_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~46_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[2][23]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~46_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[0][23]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|P_write_data~34_combout\ : std_logic;
SIGNAL \M2_unit|RAM0_write_data[0][15]~23_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM0_read_data[10]~24_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~35_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[0][18]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~36_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[0][18]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~36_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[1][18]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|P_write_data~35_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~36_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[3][18]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|P_write_data~36_combout\ : std_logic;
SIGNAL \M2_unit|RAM1_write_data[10]~16_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM1_read_data[9]~23_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~44_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[2][22]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~44_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[3][22]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|P_write_data~32_combout\ : std_logic;
SIGNAL \M2_unit|RAM0_write_data[0][14]~21_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM0_read_data[19]~1_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~56_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[0][28]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~56_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[1][28]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|P_write_data~7_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~56_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[2][28]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~56_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[3][28]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|P_write_data~8_combout\ : std_logic;
SIGNAL \M2_unit|RAM1_write_data[20]~2_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM1_read_data[20]~2_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~42_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[1][21]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|P_write_data~29_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~42_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[0][21]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|P_write_data~30_combout\ : std_logic;
SIGNAL \M2_unit|RAM0_write_data[0][13]~19_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM0_read_data[18]~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~49\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~50_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~1_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[3][25]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~51\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~53\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~54_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[3][27]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[1][27]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|P_write_data~5_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~54_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[2][27]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|P_write_data~6_combout\ : std_logic;
SIGNAL \M2_unit|RAM1_write_data[19]~1_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM1_read_data[19]~1_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~4_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[3][20]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~40_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[3][20]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~40_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[2][20]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|P_write_data~28_combout\ : std_logic;
SIGNAL \M2_unit|RAM0_write_data[0][12]~17_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM0_read_data[9]~23_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~10_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[3][16]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~32_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[3][16]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~32_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[2][16]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[0][16]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[1][16]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|P_write_data~31_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|P_write_data~32_combout\ : std_logic;
SIGNAL \M2_unit|RAM1_write_data[8]~14_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM1_read_data[8]~22_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~7\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~9\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~11\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~12_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~43_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[0][6]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~13\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~15\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~17\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~19\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~21\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~23\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~24_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~37_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[0][12]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~25\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~27\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~28_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~35_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[0][14]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~29\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~31\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~32_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~33_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[0][16]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~33\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~35\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~36_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~31_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[0][18]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~37\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~38_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[0][19]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~38_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[2][19]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|P_write_data~26_combout\ : std_logic;
SIGNAL \M2_unit|RAM0_write_data[0][11]~15_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM0_read_data[8]~22_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~52_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[3][26]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[0][26]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|P_write_data~2_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|P_write_data~3_combout\ : std_logic;
SIGNAL \M2_unit|RAM1_write_data[18]~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM1_read_data[18]~0_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~23\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~25\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~125_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[0][31]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~59\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~61\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~62_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[0][31]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|P_write_data~17_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~25\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~124_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[3][31]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~61\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~62_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[3][31]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|P_write_data~18_combout\ : std_logic;
SIGNAL \M2_unit|RAM0_write_data[0][23]~8_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM0_read_data[7]~21_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~30_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[0][15]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~30_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[2][15]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|P_write_data~30_combout\ : std_logic;
SIGNAL \M2_unit|RAM1_write_data[7]~13_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM1_read_data[7]~21_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~9_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[3][15]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~30_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[3][15]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|P_write_data~49_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[2][15]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|P_write_data~50_combout\ : std_logic;
SIGNAL \M2_unit|RAM0_write_data[0][7]~38_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM0_read_data[6]~20_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~28_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[0][14]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[1][14]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|P_write_data~27_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~28_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[2][14]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~28_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[3][14]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|P_write_data~28_combout\ : std_logic;
SIGNAL \M2_unit|RAM1_write_data[6]~12_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM1_read_data[6]~20_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~28_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[1][14]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[0][14]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|P_write_data~47_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[2][14]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~28_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[3][14]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|P_write_data~48_combout\ : std_logic;
SIGNAL \M2_unit|RAM0_write_data[0][6]~36_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM0_read_data[5]~19_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~13_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[3][13]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~26_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[3][13]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|P_write_data~25_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[2][13]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|P_write_data~26_combout\ : std_logic;
SIGNAL \M2_unit|RAM1_write_data[5]~11_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM1_read_data[5]~19_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~26_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[2][13]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~26_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[0][13]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~26_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[1][13]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[3][13]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|P_write_data~45_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|P_write_data~46_combout\ : std_logic;
SIGNAL \M2_unit|RAM0_write_data[0][5]~34_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM0_read_data[4]~18_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~2_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~25_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[3][1]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~4_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~24_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[3][2]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~7\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~9\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~11\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~13\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~15\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~17\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~19\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~21\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~23\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~24_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[3][12]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[1][12]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~24_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[0][12]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|P_write_data~23_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|P_write_data~24_combout\ : std_logic;
SIGNAL \M2_unit|RAM1_write_data[4]~10_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM1_read_data[4]~18_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~87_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[2][12]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~24_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[2][12]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[0][12]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~24_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[1][12]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|P_write_data~43_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|P_write_data~44_combout\ : std_logic;
SIGNAL \M2_unit|RAM0_write_data[0][4]~32_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM0_read_data[3]~17_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~22_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[3][11]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[1][11]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|P_write_data~21_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[2][11]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~22_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[0][11]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|P_write_data~22_combout\ : std_logic;
SIGNAL \M2_unit|RAM1_write_data[3]~9_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM1_read_data[3]~17_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~22_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[0][11]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add1~22_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[1][11]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|P_write_data~41_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|P_write_data~42_combout\ : std_logic;
SIGNAL \M2_unit|RAM0_write_data[0][3]~30_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM0_read_data[1]~15_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product~16_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product[3][10]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~20_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[3][10]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[2][10]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|P_write_data~20_combout\ : std_logic;
SIGNAL \M2_unit|RAM1_write_data[2]~8_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM1_read_data[2]~16_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~1\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~2_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~98_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[2][1]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~3\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~4_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~97_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[2][2]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~5\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~6_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~96_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[2][3]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~7\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~8_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~95_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[2][4]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~9\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~10_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~94_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[2][5]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~11\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~12_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~93_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[2][6]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~13\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~15\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~16_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~91_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[2][8]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~17\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~18_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~90_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[2][9]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~19\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~20_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[2][10]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~20_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[3][10]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|P_write_data~40_combout\ : std_logic;
SIGNAL \M2_unit|RAM0_write_data[0][2]~28_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM0_read_data[2]~16_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add0~18_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[0][9]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add1~18_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[1][9]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~18_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[3][9]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|P_write_data~17_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add2~18_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[2][9]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|P_write_data~18_combout\ : std_logic;
SIGNAL \M2_unit|RAM1_write_data[1]~7_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM1_read_data[1]~15_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~41_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[0][8]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add0~16_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[0][8]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|P_write_data~35_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[2][8]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|P_write_data~36_combout\ : std_logic;
SIGNAL \M2_unit|RAM0_write_data[0][0]~24_combout\ : std_logic;
SIGNAL \M2_unit|MM_CT_RAM0_read_data[0]~14_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|Add3~16_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[3][8]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|product_out[2][8]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CT|P_write_data~16_combout\ : std_logic;
SIGNAL \M2_unit|RAM1_write_data[0]~6_combout\ : std_logic;
SIGNAL \M2_unit|MM_CS_RAM1_read_data[0]~14_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product~8_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product[3][16]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add3~32_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[3][16]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|Add2~32_combout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|product_out[2][16]~regout\ : std_logic;
SIGNAL \M2_unit|MM_unit_CS|P_write_data~20_combout\ : std_logic;
SIGNAL \M2_unit|RAM0_write_data[0][8]~9_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|LessThan0~0_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|LessThan0~1_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|clipped_read_data[0]~4_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|clipped_read_data[7]~5_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Selector15~0_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|SRAM_write_data[9]~0_combout\ : std_logic;
SIGNAL \Selector42~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|B_buffer[2]~4_combout\ : std_logic;
SIGNAL \M1_unit|Selector42~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector40~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector40~1_combout\ : std_logic;
SIGNAL \SRAM_unit|SRAM_write_data_buf[2]~2_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Selector14~0_combout\ : std_logic;
SIGNAL \Selector41~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|B_prebuff[19]~6_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|B_buffer[3]~5_combout\ : std_logic;
SIGNAL \M1_unit|Selector39~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector39~1_combout\ : std_logic;
SIGNAL \SRAM_unit|SRAM_write_data_buf[3]~3_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Selector13~0_combout\ : std_logic;
SIGNAL \Selector40~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|B_prebuff[20]~8_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|B_buffer[4]~6_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|G_buffer[4]~4_combout\ : std_logic;
SIGNAL \M1_unit|Selector38~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector38~1_combout\ : std_logic;
SIGNAL \SRAM_unit|SRAM_write_data_buf[4]~4_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Selector12~0_combout\ : std_logic;
SIGNAL \Selector39~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|B_prebuff[21]~10_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|B_buffer[5]~7_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|G_prebuff[21]~10_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|G_buffer[5]~5_combout\ : std_logic;
SIGNAL \M1_unit|Selector37~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector37~1_combout\ : std_logic;
SIGNAL \SRAM_unit|SRAM_write_data_buf[5]~5_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Selector11~0_combout\ : std_logic;
SIGNAL \Selector38~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|G_prebuff[22]~12_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|G_buffer[6]~6_combout\ : std_logic;
SIGNAL \M1_unit|Selector36~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|B_prebuff[22]~12_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|B_buffer[6]~8_combout\ : std_logic;
SIGNAL \M1_unit|Selector36~1_combout\ : std_logic;
SIGNAL \SRAM_unit|SRAM_write_data_buf[6]~6_combout\ : std_logic;
SIGNAL \Selector37~0_combout\ : std_logic;
SIGNAL \SRAM_unit|SRAM_write_data_buf[7]~7_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Selector9~0_combout\ : std_logic;
SIGNAL \Selector36~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector34~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector62~0_combout\ : std_logic;
SIGNAL \M1_unit|B_out_buffer[2]~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector34~1_combout\ : std_logic;
SIGNAL \SRAM_unit|SRAM_write_data_buf[8]~8_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Selector8~0_combout\ : std_logic;
SIGNAL \Selector35~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector61~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector33~1_combout\ : std_logic;
SIGNAL \SRAM_unit|SRAM_write_data_buf[9]~9_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|clipped_buffer[2]~0_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|clipped_buffer[2]~1_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Selector7~0_combout\ : std_logic;
SIGNAL \Selector34~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector60~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector32~1_combout\ : std_logic;
SIGNAL \SRAM_unit|SRAM_write_data_buf[10]~10_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Selector6~0_combout\ : std_logic;
SIGNAL \Selector33~0_combout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|G_buffer[3]~3_combout\ : std_logic;
SIGNAL \M1_unit|Selector31~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector31~1_combout\ : std_logic;
SIGNAL \SRAM_unit|SRAM_write_data_buf[11]~11_combout\ : std_logic;
SIGNAL \Selector32~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector30~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector30~1_combout\ : std_logic;
SIGNAL \SRAM_unit|SRAM_write_data_buf[12]~12_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Selector4~0_combout\ : std_logic;
SIGNAL \Selector31~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector29~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector29~1_combout\ : std_logic;
SIGNAL \SRAM_unit|SRAM_write_data_buf[13]~13_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Selector3~0_combout\ : std_logic;
SIGNAL \Selector30~0_combout\ : std_logic;
SIGNAL \SRAM_unit|SRAM_write_data_buf[14]~14_combout\ : std_logic;
SIGNAL \Selector29~0_combout\ : std_logic;
SIGNAL \SRAM_unit|SRAM_write_data_buf[15]~15_combout\ : std_logic;
SIGNAL \Selector28~0_combout\ : std_logic;
SIGNAL \Selector19~4_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[0]~11\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[1]~13\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[2]~14_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[2]~15\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[3]~17\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[4]~18_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[0]~10_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[0]~11\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[1]~12_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|counter_enable~0_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|counter_enable~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[1]~13\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[2]~15\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[3]~16_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[3]~17\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[4]~19\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[5]~21\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[6]~22_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[6]~23\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[7]~25\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[8]~26_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[8]~27\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[9]~28_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[2]~14_combout\ : std_logic;
SIGNAL \VGA_unit|Equal0~4_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|LessThan0~1_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|LessThan0~2_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_V_SYNC~2_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_V_SYNC~0_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[4]~19\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[5]~21\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[6]~22_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[6]~23\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[7]~24_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|LessThan2~0_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[5]~20_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[0]~10_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[1]~12_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|LessThan2~1_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|LessThan2~2_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~1\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~3\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~5\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~6_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~7\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~8_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~9\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~10_combout\ : std_logic;
SIGNAL \VGA_unit|Equal1~0_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~4_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~0_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~11\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~13\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~15\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~16_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~14_combout\ : std_logic;
SIGNAL \VGA_unit|Equal3~0_combout\ : std_logic;
SIGNAL \VGA_unit|Equal1~1_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~1\ : std_logic;
SIGNAL \VGA_unit|Add0~2_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~46_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~1\ : std_logic;
SIGNAL \VGA_unit|Add1~2_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[7]~24_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|H_Cont[4]~18_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add0~0_combout\ : std_logic;
SIGNAL \VGA_unit|LessThan2~2_combout\ : std_logic;
SIGNAL \VGA_unit|Equal0~2_combout\ : std_logic;
SIGNAL \VGA_unit|Equal0~0_combout\ : std_logic;
SIGNAL \VGA_unit|Equal0~1_combout\ : std_logic;
SIGNAL \VGA_unit|Equal0~3_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[7]~25\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[8]~27\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|V_Cont[9]~28_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~17\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~18_combout\ : std_logic;
SIGNAL \VGA_unit|always0~0_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_SRAM_state~28_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_SRAM_state~30_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_1~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_2~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_2~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_3~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_4~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_5~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_5~regout\ : std_logic;
SIGNAL \VGA_unit|Selector23~0_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_1~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_3~regout\ : std_logic;
SIGNAL \VGA_unit|Selector18~0_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~regout\ : std_logic;
SIGNAL \VGA_unit|Add1~36_combout\ : std_logic;
SIGNAL \VGA_unit|SRAM_address[4]~0_combout\ : std_logic;
SIGNAL \VGA_unit|SRAM_address[1]~3_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~3\ : std_logic;
SIGNAL \VGA_unit|Add1~5\ : std_logic;
SIGNAL \VGA_unit|Add1~6_combout\ : std_logic;
SIGNAL \VGA_unit|SRAM_address[4]~1_combout\ : std_logic;
SIGNAL \VGA_unit|SRAM_address[4]~2_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~3\ : std_logic;
SIGNAL \VGA_unit|Add0~5\ : std_logic;
SIGNAL \VGA_unit|Add0~7_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~9_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~4_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~6_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~7\ : std_logic;
SIGNAL \VGA_unit|Add1~8_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~9\ : std_logic;
SIGNAL \VGA_unit|Add1~10_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~8\ : std_logic;
SIGNAL \VGA_unit|Add0~10_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~12_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~11\ : std_logic;
SIGNAL \VGA_unit|Add1~12_combout\ : std_logic;
SIGNAL \Selector21~6_combout\ : std_logic;
SIGNAL \Selector21~5_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_address[0]~18_combout\ : std_logic;
SIGNAL \UART_unit|Selector4~0_combout\ : std_logic;
SIGNAL \UART_unit|Selector1~0_combout\ : std_logic;
SIGNAL \UART_unit|UART_SRAM_state.S_US_STRIP_FILE_HEADER_1~regout\ : std_logic;
SIGNAL \UART_unit|Selector2~0_combout\ : std_logic;
SIGNAL \UART_unit|UART_SRAM_state.S_US_STRIP_FILE_HEADER_2~regout\ : std_logic;
SIGNAL \UART_unit|Selector26~2_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_address[7]~33\ : std_logic;
SIGNAL \UART_unit|SRAM_address[8]~34_combout\ : std_logic;
SIGNAL \UART_unit|Selector0~0_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_address[8]~35\ : std_logic;
SIGNAL \UART_unit|SRAM_address[9]~36_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_address[9]~37\ : std_logic;
SIGNAL \UART_unit|SRAM_address[10]~38_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_address[10]~39\ : std_logic;
SIGNAL \UART_unit|SRAM_address[11]~40_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_address[11]~41\ : std_logic;
SIGNAL \UART_unit|SRAM_address[12]~43\ : std_logic;
SIGNAL \UART_unit|SRAM_address[13]~44_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_address[13]~45\ : std_logic;
SIGNAL \UART_unit|SRAM_address[14]~47\ : std_logic;
SIGNAL \UART_unit|SRAM_address[15]~48_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_address[12]~42_combout\ : std_logic;
SIGNAL \UART_unit|LessThan1~2_combout\ : std_logic;
SIGNAL \UART_unit|LessThan1~1_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_address[5]~28_combout\ : std_logic;
SIGNAL \UART_unit|LessThan1~0_combout\ : std_logic;
SIGNAL \UART_unit|LessThan1~4_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_address[3]~24_combout\ : std_logic;
SIGNAL \UART_unit|LessThan1~5_combout\ : std_logic;
SIGNAL \UART_unit|Selector3~0_combout\ : std_logic;
SIGNAL \UART_unit|UART_SRAM_state.S_US_START_FIRST_BYTE_RECEIVE~regout\ : std_logic;
SIGNAL \UART_unit|Selector26~1_combout\ : std_logic;
SIGNAL \UART_unit|Selector26~3_combout\ : std_logic;
SIGNAL \UART_unit|UART_rx_unload_data~regout\ : std_logic;
SIGNAL \UART_unit|UART_RX|Empty~0_combout\ : std_logic;
SIGNAL \UART_unit|UART_RX|Empty~regout\ : std_logic;
SIGNAL \UART_unit|UART_SRAM_state.S_US_WRITE_FIRST_BYTE~regout\ : std_logic;
SIGNAL \UART_unit|Selector5~0_combout\ : std_logic;
SIGNAL \UART_unit|UART_SRAM_state.S_US_START_SECOND_BYTE_RECEIVE~regout\ : std_logic;
SIGNAL \UART_unit|Selector6~0_combout\ : std_logic;
SIGNAL \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~regout\ : std_logic;
SIGNAL \UART_unit|SRAM_address[0]~19\ : std_logic;
SIGNAL \UART_unit|SRAM_address[1]~21\ : std_logic;
SIGNAL \UART_unit|SRAM_address[2]~22_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_address[2]~23\ : std_logic;
SIGNAL \UART_unit|SRAM_address[3]~25\ : std_logic;
SIGNAL \UART_unit|SRAM_address[4]~26_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_address[4]~27\ : std_logic;
SIGNAL \UART_unit|SRAM_address[5]~29\ : std_logic;
SIGNAL \UART_unit|SRAM_address[6]~30_combout\ : std_logic;
SIGNAL \UART_unit|SRAM_address[6]~31\ : std_logic;
SIGNAL \UART_unit|SRAM_address[7]~32_combout\ : std_logic;
SIGNAL \Selector19~5_combout\ : std_logic;
SIGNAL \Selector20~0_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|RB~1_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|C_END[2]~2_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|C_END[2]~3_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add8~1\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add8~2_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add8~0_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add8~18_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add8~7_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add8~17_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add8~3\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add8~5\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add8~9\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add8~12\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add8~14_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add8~16_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Equal2~1_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Equal2~2_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Selector72~0_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add7~0_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Selector76~0_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add7~1\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add7~3\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add7~5\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add7~6_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|RB~2_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Equal3~0_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add7~2_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|RB~0_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Selector38~0_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Selector40~0_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Base_address[10]~1_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Base_address[13]~0_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Selector38~1_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Selector38~3_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Equal0~0_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|WC[0]~7\ : std_logic;
SIGNAL \M2_unit|WS_unit|WC[1]~9\ : std_logic;
SIGNAL \M2_unit|WS_unit|WC[2]~10_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|WC[2]~11\ : std_logic;
SIGNAL \M2_unit|WS_unit|WC[3]~13\ : std_logic;
SIGNAL \M2_unit|WS_unit|WC[4]~16_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|WC[4]~17\ : std_logic;
SIGNAL \M2_unit|WS_unit|WC[5]~18_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add2~0_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add8~11_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add8~13_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|WC[3]~12_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add0~1\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add0~3\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add0~4_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Selector28~0_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|SRAM_address[9]~0_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Selector18~1_combout\ : std_logic;
SIGNAL \M2_unit|Selector20~0_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~11\ : std_logic;
SIGNAL \VGA_unit|Add0~13_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~15_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~13\ : std_logic;
SIGNAL \VGA_unit|Add1~14_combout\ : std_logic;
SIGNAL \Selector20~1_combout\ : std_logic;
SIGNAL \Selector20~2_combout\ : std_logic;
SIGNAL \Selector23~6_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add3~0_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add8~4_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add8~6_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Selector31~0_combout\ : std_logic;
SIGNAL \M2_unit|SRAM_address~1_combout\ : std_logic;
SIGNAL \Selector23~4_combout\ : std_logic;
SIGNAL \Selector23~7_combout\ : std_logic;
SIGNAL \Selector23~5_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add0~0_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add8~8_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add8~10_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add3~1\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add3~2_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Selector30~0_combout\ : std_logic;
SIGNAL \M2_unit|Selector22~0_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_address[6]~2_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_address[6]~4_combout\ : std_logic;
SIGNAL \M1_unit|V_address[0]~18_combout\ : std_logic;
SIGNAL \M1_unit|WideOr50~0_combout\ : std_logic;
SIGNAL \M1_unit|V_address[6]~28_combout\ : std_logic;
SIGNAL \M1_unit|V_address[0]~19\ : std_logic;
SIGNAL \M1_unit|V_address[1]~21\ : std_logic;
SIGNAL \M1_unit|V_address[2]~22_combout\ : std_logic;
SIGNAL \M1_unit|V_address[2]~23\ : std_logic;
SIGNAL \M1_unit|V_address[3]~25\ : std_logic;
SIGNAL \M1_unit|V_address[4]~26_combout\ : std_logic;
SIGNAL \M1_unit|V_address[4]~27\ : std_logic;
SIGNAL \M1_unit|V_address[5]~29_combout\ : std_logic;
SIGNAL \M1_unit|U_address[0]~21\ : std_logic;
SIGNAL \M1_unit|U_address[1]~23\ : std_logic;
SIGNAL \M1_unit|U_address[2]~24_combout\ : std_logic;
SIGNAL \M1_unit|U_address[0]~20_combout\ : std_logic;
SIGNAL \M1_unit|Add0~0_combout\ : std_logic;
SIGNAL \M1_unit|Add0~53_combout\ : std_logic;
SIGNAL \M1_unit|U_address[16]~30_combout\ : std_logic;
SIGNAL \M1_unit|WideOr49~1_combout\ : std_logic;
SIGNAL \M1_unit|U_address[16]~58_combout\ : std_logic;
SIGNAL \M1_unit|U_address[16]~31_combout\ : std_logic;
SIGNAL \M1_unit|Add0~1\ : std_logic;
SIGNAL \M1_unit|Add0~3\ : std_logic;
SIGNAL \M1_unit|Add0~4_combout\ : std_logic;
SIGNAL \M1_unit|Add0~51_combout\ : std_logic;
SIGNAL \M1_unit|U_address[2]~25\ : std_logic;
SIGNAL \M1_unit|U_address[3]~27\ : std_logic;
SIGNAL \M1_unit|U_address[4]~28_combout\ : std_logic;
SIGNAL \M1_unit|Add0~5\ : std_logic;
SIGNAL \M1_unit|Add0~7\ : std_logic;
SIGNAL \M1_unit|Add0~8_combout\ : std_logic;
SIGNAL \M1_unit|Add0~10_combout\ : std_logic;
SIGNAL \M1_unit|U_address[4]~29\ : std_logic;
SIGNAL \M1_unit|U_address[5]~32_combout\ : std_logic;
SIGNAL \M1_unit|Add0~9\ : std_logic;
SIGNAL \M1_unit|Add0~11_combout\ : std_logic;
SIGNAL \M1_unit|Add0~13_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[0]~18_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[0]~19\ : std_logic;
SIGNAL \M1_unit|RGB_address[1]~21\ : std_logic;
SIGNAL \M1_unit|RGB_address[2]~22_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[2]~23\ : std_logic;
SIGNAL \M1_unit|RGB_address[3]~25\ : std_logic;
SIGNAL \M1_unit|RGB_address[4]~26_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[4]~27\ : std_logic;
SIGNAL \M1_unit|RGB_address[5]~29_combout\ : std_logic;
SIGNAL \M1_unit|Selector75~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector75~1_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_address[6]~6_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_address[6]~5_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_address[6]~7_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_address[6]~8_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_address[6]~10_combout\ : std_logic;
SIGNAL \Selector22~0_combout\ : std_logic;
SIGNAL \Selector22~1_combout\ : std_logic;
SIGNAL \Selector22~2_combout\ : std_logic;
SIGNAL \unit0|WideOr6~0_combout\ : std_logic;
SIGNAL \unit0|WideOr5~0_combout\ : std_logic;
SIGNAL \unit0|WideOr4~0_combout\ : std_logic;
SIGNAL \unit0|WideOr3~0_combout\ : std_logic;
SIGNAL \unit0|WideOr2~0_combout\ : std_logic;
SIGNAL \unit0|WideOr1~0_combout\ : std_logic;
SIGNAL \unit0|WideOr0~0_combout\ : std_logic;
SIGNAL \M1_unit|V_address[5]~30\ : std_logic;
SIGNAL \M1_unit|V_address[6]~31_combout\ : std_logic;
SIGNAL \M1_unit|V_address[6]~32\ : std_logic;
SIGNAL \M1_unit|V_address[7]~33_combout\ : std_logic;
SIGNAL \M1_unit|V_address[7]~34\ : std_logic;
SIGNAL \M1_unit|V_address[8]~35_combout\ : std_logic;
SIGNAL \M1_unit|V_address[8]~36\ : std_logic;
SIGNAL \M1_unit|V_address[9]~37_combout\ : std_logic;
SIGNAL \M1_unit|V_address[9]~38\ : std_logic;
SIGNAL \M1_unit|V_address[10]~39_combout\ : std_logic;
SIGNAL \M1_unit|Selector70~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector70~2_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~14\ : std_logic;
SIGNAL \VGA_unit|Add0~16_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~18_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~15\ : std_logic;
SIGNAL \VGA_unit|Add1~16_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~17\ : std_logic;
SIGNAL \VGA_unit|Add0~19_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~21_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~17\ : std_logic;
SIGNAL \VGA_unit|Add1~18_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~20\ : std_logic;
SIGNAL \VGA_unit|Add0~22_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~24_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~19\ : std_logic;
SIGNAL \VGA_unit|Add1~20_combout\ : std_logic;
SIGNAL \Selector17~6_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|WideOr3~0_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add2~1\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add2~2_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|SC[3]~12_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add3~1\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add3~3\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add3~5\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add3~7\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add3~9\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add3~10_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add3~8_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add4~2\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add4~3_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add0~1\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add0~3\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add0~5\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add0~6_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add1~1\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add1~2_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add4~5_combout\ : std_logic;
SIGNAL \Selector17~4_combout\ : std_logic;
SIGNAL \Selector17~7_combout\ : std_logic;
SIGNAL \Selector17~5_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add4~0_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Selector16~0_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Selector16~1_combout\ : std_logic;
SIGNAL \M2_unit|Selector18~0_combout\ : std_logic;
SIGNAL \M1_unit|U_address[5]~33\ : std_logic;
SIGNAL \M1_unit|U_address[6]~34_combout\ : std_logic;
SIGNAL \M1_unit|Add0~12\ : std_logic;
SIGNAL \M1_unit|Add0~14_combout\ : std_logic;
SIGNAL \M1_unit|Add0~16_combout\ : std_logic;
SIGNAL \M1_unit|U_address[6]~35\ : std_logic;
SIGNAL \M1_unit|U_address[7]~36_combout\ : std_logic;
SIGNAL \M1_unit|Add0~15\ : std_logic;
SIGNAL \M1_unit|Add0~17_combout\ : std_logic;
SIGNAL \M1_unit|Add0~19_combout\ : std_logic;
SIGNAL \M1_unit|U_address[7]~37\ : std_logic;
SIGNAL \M1_unit|U_address[8]~38_combout\ : std_logic;
SIGNAL \M1_unit|Add0~18\ : std_logic;
SIGNAL \M1_unit|Add0~20_combout\ : std_logic;
SIGNAL \M1_unit|Add0~22_combout\ : std_logic;
SIGNAL \M1_unit|U_address[8]~39\ : std_logic;
SIGNAL \M1_unit|U_address[9]~40_combout\ : std_logic;
SIGNAL \M1_unit|Add0~21\ : std_logic;
SIGNAL \M1_unit|Add0~23_combout\ : std_logic;
SIGNAL \M1_unit|Add0~25_combout\ : std_logic;
SIGNAL \M1_unit|SRAM_address[6]~12_combout\ : std_logic;
SIGNAL \M1_unit|Selector71~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector71~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector71~2_combout\ : std_logic;
SIGNAL \Selector18~0_combout\ : std_logic;
SIGNAL \Selector18~1_combout\ : std_logic;
SIGNAL \Selector18~2_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add4~4\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add4~6_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add0~7\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add0~9\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add0~10_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add1~3\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add1~4_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add4~8_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add1~1\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add1~3\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add1~5\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add1~6_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add2~1\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add2~3\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add2~5\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add2~6_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add2~4_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add3~3\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add3~5\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add3~7\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add3~9\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add3~11\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add3~12_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add3~10_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add4~1\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add4~4\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add4~7\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add4~9_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add4~11_combout\ : std_logic;
SIGNAL \M2_unit|Selector16~0_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~23\ : std_logic;
SIGNAL \VGA_unit|Add0~25_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~27_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~21\ : std_logic;
SIGNAL \VGA_unit|Add1~22_combout\ : std_logic;
SIGNAL \Selector16~1_combout\ : std_logic;
SIGNAL \Selector16~2_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[5]~30\ : std_logic;
SIGNAL \M1_unit|RGB_address[6]~31_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[6]~32\ : std_logic;
SIGNAL \M1_unit|RGB_address[7]~33_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[7]~34\ : std_logic;
SIGNAL \M1_unit|RGB_address[8]~35_combout\ : std_logic;
SIGNAL \M1_unit|Selector72~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector72~1_combout\ : std_logic;
SIGNAL \Selector19~8_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add3~6_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Selector17~0_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Selector17~1_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add1~0_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add4~0_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add4~2_combout\ : std_logic;
SIGNAL \Selector19~6_combout\ : std_logic;
SIGNAL \Selector19~9_combout\ : std_logic;
SIGNAL \Selector19~7_combout\ : std_logic;
SIGNAL \unit1|WideOr6~0_combout\ : std_logic;
SIGNAL \unit1|WideOr5~0_combout\ : std_logic;
SIGNAL \unit1|WideOr4~0_combout\ : std_logic;
SIGNAL \unit1|WideOr3~0_combout\ : std_logic;
SIGNAL \unit1|WideOr2~0_combout\ : std_logic;
SIGNAL \unit1|WideOr1~0_combout\ : std_logic;
SIGNAL \unit1|WideOr0~0_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add9~0_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Selector66~0_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Selector62~0_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add9~1\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add9~2_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|RB~0_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add9~3\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add9~5\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add9~7\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add9~8_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|RB~3_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Equal2~0_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add9~6_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|RB~2_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add2~3\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add2~5\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add2~7\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add2~9\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add2~11\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add2~12_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add2~10_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add3~11\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add3~13\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add3~15\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add3~16_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add4~7\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add4~10\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add4~12\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add4~14_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Selector11~0_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Selector11~1_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add3~13\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add3~15\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add3~16_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add4~10\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add4~13\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add4~16\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add4~18_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add4~20_combout\ : std_logic;
SIGNAL \Selector13~4_combout\ : std_logic;
SIGNAL \Selector13~7_combout\ : std_logic;
SIGNAL \M1_unit|V_address[10]~40\ : std_logic;
SIGNAL \M1_unit|V_address[11]~41_combout\ : std_logic;
SIGNAL \M1_unit|V_address[11]~42\ : std_logic;
SIGNAL \M1_unit|V_address[12]~44\ : std_logic;
SIGNAL \M1_unit|V_address[13]~45_combout\ : std_logic;
SIGNAL \M1_unit|V_address[13]~46\ : std_logic;
SIGNAL \M1_unit|V_address[14]~47_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[8]~36\ : std_logic;
SIGNAL \M1_unit|RGB_address[9]~37_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[9]~38\ : std_logic;
SIGNAL \M1_unit|RGB_address[10]~39_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[10]~40\ : std_logic;
SIGNAL \M1_unit|RGB_address[11]~41_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[11]~42\ : std_logic;
SIGNAL \M1_unit|RGB_address[12]~44\ : std_logic;
SIGNAL \M1_unit|RGB_address[13]~45_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[13]~46\ : std_logic;
SIGNAL \M1_unit|RGB_address[14]~47_combout\ : std_logic;
SIGNAL \M1_unit|U_address[9]~41\ : std_logic;
SIGNAL \M1_unit|U_address[10]~42_combout\ : std_logic;
SIGNAL \M1_unit|Add0~24\ : std_logic;
SIGNAL \M1_unit|Add0~26_combout\ : std_logic;
SIGNAL \M1_unit|Add0~28_combout\ : std_logic;
SIGNAL \M1_unit|U_address[10]~43\ : std_logic;
SIGNAL \M1_unit|U_address[11]~44_combout\ : std_logic;
SIGNAL \M1_unit|Add0~27\ : std_logic;
SIGNAL \M1_unit|Add0~29_combout\ : std_logic;
SIGNAL \M1_unit|Add0~31_combout\ : std_logic;
SIGNAL \M1_unit|U_address[11]~45\ : std_logic;
SIGNAL \M1_unit|U_address[12]~47\ : std_logic;
SIGNAL \M1_unit|U_address[13]~48_combout\ : std_logic;
SIGNAL \M1_unit|Add0~30\ : std_logic;
SIGNAL \M1_unit|Add0~33\ : std_logic;
SIGNAL \M1_unit|Add0~35_combout\ : std_logic;
SIGNAL \M1_unit|Add0~37_combout\ : std_logic;
SIGNAL \M1_unit|U_address[13]~49\ : std_logic;
SIGNAL \M1_unit|U_address[14]~50_combout\ : std_logic;
SIGNAL \M1_unit|Add0~36\ : std_logic;
SIGNAL \M1_unit|Add0~38_combout\ : std_logic;
SIGNAL \M1_unit|Add0~40_combout\ : std_logic;
SIGNAL \M1_unit|Selector66~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector66~1_combout\ : std_logic;
SIGNAL \Selector13~6_combout\ : std_logic;
SIGNAL \Selector13~5_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~26\ : std_logic;
SIGNAL \VGA_unit|Add0~29\ : std_logic;
SIGNAL \VGA_unit|Add0~31_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~33_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~30_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~23\ : std_logic;
SIGNAL \VGA_unit|Add1~24_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~25\ : std_logic;
SIGNAL \VGA_unit|Add1~26_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add0~11\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add0~13\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add0~14_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add1~5\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add1~7\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add1~8_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add4~11_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add4~13_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add4~15_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add7~7\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add7~8_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|RB~3_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add2~7\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add2~9\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add2~11\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add2~12_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add2~8_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add2~2_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add0~5\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add0~7\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add0~9\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add0~11\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add0~13\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add0~15\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add0~16_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add1~7\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add1~9\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add1~10_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add4~17_combout\ : std_logic;
SIGNAL \M2_unit|Selector14~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector67~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector67~1_combout\ : std_logic;
SIGNAL \Selector14~0_combout\ : std_logic;
SIGNAL \Selector14~1_combout\ : std_logic;
SIGNAL \Selector14~2_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add1~6_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Selector13~0_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Selector13~1_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add1~8_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add4~12_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add4~14_combout\ : std_logic;
SIGNAL \Selector15~4_combout\ : std_logic;
SIGNAL \Selector15~7_combout\ : std_logic;
SIGNAL \M1_unit|Selector68~2_combout\ : std_logic;
SIGNAL \Selector15~6_combout\ : std_logic;
SIGNAL \Selector15~5_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add3~17\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add3~19\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add3~20_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add4~15\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add4~16_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Selector10~1_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add4~19\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add4~21_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add1~11\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add1~13\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add1~14_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|Add4~23_combout\ : std_logic;
SIGNAL \M2_unit|Selector12~0_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~32\ : std_logic;
SIGNAL \VGA_unit|Add0~34_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~36_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~27\ : std_logic;
SIGNAL \VGA_unit|Add1~28_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~35\ : std_logic;
SIGNAL \VGA_unit|Add0~37_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~39_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~29\ : std_logic;
SIGNAL \VGA_unit|Add1~30_combout\ : std_logic;
SIGNAL \Selector12~1_combout\ : std_logic;
SIGNAL \Selector12~2_combout\ : std_logic;
SIGNAL \unit2|WideOr6~0_combout\ : std_logic;
SIGNAL \unit2|WideOr5~0_combout\ : std_logic;
SIGNAL \unit2|WideOr4~0_combout\ : std_logic;
SIGNAL \unit2|WideOr3~0_combout\ : std_logic;
SIGNAL \unit2|WideOr2~0_combout\ : std_logic;
SIGNAL \unit2|WideOr1~0_combout\ : std_logic;
SIGNAL \unit2|WideOr0~0_combout\ : std_logic;
SIGNAL \M1_unit|U_address[14]~51\ : std_logic;
SIGNAL \M1_unit|U_address[15]~53\ : std_logic;
SIGNAL \M1_unit|U_address[16]~54_combout\ : std_logic;
SIGNAL \M1_unit|U_address[15]~52_combout\ : std_logic;
SIGNAL \M1_unit|Add0~39\ : std_logic;
SIGNAL \M1_unit|Add0~41_combout\ : std_logic;
SIGNAL \M1_unit|Add0~43_combout\ : std_logic;
SIGNAL \M1_unit|Add0~42\ : std_logic;
SIGNAL \M1_unit|Add0~44_combout\ : std_logic;
SIGNAL \M1_unit|Add0~49_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[14]~48\ : std_logic;
SIGNAL \M1_unit|RGB_address[15]~50\ : std_logic;
SIGNAL \M1_unit|RGB_address[16]~51_combout\ : std_logic;
SIGNAL \M1_unit|V_address[14]~48\ : std_logic;
SIGNAL \M1_unit|V_address[15]~50\ : std_logic;
SIGNAL \M1_unit|V_address[16]~51_combout\ : std_logic;
SIGNAL \M1_unit|Selector64~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector64~1_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~38\ : std_logic;
SIGNAL \VGA_unit|Add0~40_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~45_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~31\ : std_logic;
SIGNAL \VGA_unit|Add1~32_combout\ : std_logic;
SIGNAL \Selector11~1_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~44_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~33\ : std_logic;
SIGNAL \VGA_unit|Add1~34_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add2~13\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add2~15\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add2~16_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add2~14_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add0~15\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add0~17\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add0~19\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add0~20_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add0~18_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add0~16_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add1~9\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add1~11\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add1~13\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add1~15\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add1~16_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Selector8~0_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add4~17\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add4~19\ : std_logic;
SIGNAL \M2_unit|FS_unit|Add4~20_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Selector8~1_combout\ : std_logic;
SIGNAL \M2_unit|Selector10~0_combout\ : std_logic;
SIGNAL \Selector10~1_combout\ : std_logic;
SIGNAL \unit3|Decoder0~5_combout\ : std_logic;
SIGNAL \unit3|Decoder0~6_combout\ : std_logic;
SIGNAL \Selector11~2_combout\ : std_logic;
SIGNAL \unit3|Decoder0~4_combout\ : std_logic;
SIGNAL \Selector10~2_combout\ : std_logic;
SIGNAL \unit4|WideOr6~0_combout\ : std_logic;
SIGNAL \unit4|WideOr5~0_combout\ : std_logic;
SIGNAL \unit4|WideOr4~0_combout\ : std_logic;
SIGNAL \unit4|WideOr3~0_combout\ : std_logic;
SIGNAL \unit4|WideOr2~0_combout\ : std_logic;
SIGNAL \unit4|WideOr1~0_combout\ : std_logic;
SIGNAL \unit4|WideOr0~0_combout\ : std_logic;
SIGNAL \unit5|WideOr6~0_combout\ : std_logic;
SIGNAL \unit5|WideOr5~0_combout\ : std_logic;
SIGNAL \unit5|WideOr4~0_combout\ : std_logic;
SIGNAL \unit5|WideOr3~0_combout\ : std_logic;
SIGNAL \unit5|WideOr2~0_combout\ : std_logic;
SIGNAL \unit5|WideOr1~0_combout\ : std_logic;
SIGNAL \unit5|WideOr0~0_combout\ : std_logic;
SIGNAL \unit6|WideOr6~0_combout\ : std_logic;
SIGNAL \unit6|WideOr5~0_combout\ : std_logic;
SIGNAL \unit6|WideOr4~0_combout\ : std_logic;
SIGNAL \unit6|WideOr3~0_combout\ : std_logic;
SIGNAL \unit6|WideOr2~0_combout\ : std_logic;
SIGNAL \unit6|WideOr1~0_combout\ : std_logic;
SIGNAL \unit6|WideOr0~0_combout\ : std_logic;
SIGNAL \unit7|WideOr6~0_combout\ : std_logic;
SIGNAL \unit7|WideOr5~0_combout\ : std_logic;
SIGNAL \unit7|WideOr4~0_combout\ : std_logic;
SIGNAL \unit7|WideOr3~0_combout\ : std_logic;
SIGNAL \unit7|WideOr2~0_combout\ : std_logic;
SIGNAL \unit7|WideOr1~0_combout\ : std_logic;
SIGNAL \unit7|WideOr0~0_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|LessThan1~0_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_H_SYNC~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|LessThan6~0_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|LessThan6~1_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_V_SYNC~4_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_V_SYNC~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_BLANK~combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|LessThan6~3_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_R~0_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|LessThan7~0_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_R~1_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_R~2_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_R[0]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_R[1]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|Equal0~5_combout\ : std_logic;
SIGNAL \VGA_unit|always0~2_combout\ : std_logic;
SIGNAL \VGA_unit|always0~3_combout\ : std_logic;
SIGNAL \VGA_unit|always0~4_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~36_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~18_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][8]~1_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][8]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~19_combout\ : std_logic;
SIGNAL \VGA_unit|Equal3~2_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~20_combout\ : std_logic;
SIGNAL \VGA_unit|Equal4~1_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|Add1~12_combout\ : std_logic;
SIGNAL \VGA_unit|Equal4~0_combout\ : std_logic;
SIGNAL \VGA_unit|Equal4~2_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_red[7]~37_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue~16_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_red[7]~21_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_R~3_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][9]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~22_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~23_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_R~4_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][0]~0_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][2]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][10]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~24_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~25_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_R~5_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][11]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~26_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~27_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_R~6_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~29_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_R~7_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][13]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~30_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~31_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_R~8_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][6]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][6]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][14]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~32_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~33_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_R~9_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_red~35_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_R~10_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_G[0]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][0]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_green~16_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_green~17_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_G~0_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][1]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_green~18_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_green~19_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_G~1_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_green~21_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_G~2_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][3]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_green~22_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_green~23_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_G~3_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][8]~2_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][12]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][4]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_green~24_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_green~25_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_G~4_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][5]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_green~26_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_green~27_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_G~5_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_green~29_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_G~6_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[2][7]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][15]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_green~30_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_green~31_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_G~7_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_B[0]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_B[1]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_B~0_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_B~1_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][2]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][2]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][10]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue~23_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue~24_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_B~2_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][11]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue~25_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue~26_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_B~3_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][12]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][4]~feeder_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[0][4]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue~27_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue~28_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_B~4_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_sram_data[1][13]~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue~29_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_blue~30_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_B~5_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_B~6_combout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_B~7_combout\ : std_logic;
SIGNAL \M2_unit|WS_unit|WC[1]~8_combout\ : std_logic;
SIGNAL \M2_unit|FS_unit|Selector25~0_combout\ : std_logic;
SIGNAL \M2_unit|Selector27~0_combout\ : std_logic;
SIGNAL \Selector27~0_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~0_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~37_combout\ : std_logic;
SIGNAL \Selector27~1_combout\ : std_logic;
SIGNAL \M1_unit|V_address[1]~20_combout\ : std_logic;
SIGNAL \M1_unit|RGB_address[1]~20_combout\ : std_logic;
SIGNAL \M1_unit|Selector79~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector79~1_combout\ : std_logic;
SIGNAL \Selector26~0_combout\ : std_logic;
SIGNAL \M2_unit|Selector26~0_combout\ : std_logic;
SIGNAL \Selector26~1_combout\ : std_logic;
SIGNAL \M1_unit|Selector78~0_combout\ : std_logic;
SIGNAL \M1_unit|Selector78~1_combout\ : std_logic;
SIGNAL \VGA_unit|Add0~47_combout\ : std_logic;
SIGNAL \VGA_unit|Add1~4_combout\ : std_logic;
SIGNAL \Selector25~1_combout\ : std_logic;
SIGNAL \M2_unit|Selector24~0_combout\ : std_logic;
SIGNAL \Selector24~1_combout\ : std_logic;
SIGNAL \SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0\ : std_logic;
SIGNAL \SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl_outclk\ : std_logic;
SIGNAL \SRAM_unit|SRAM_LB_N_O~0_combout\ : std_logic;
SIGNAL \SRAM_unit|SRAM_LB_N_O~regout\ : std_logic;
SIGNAL \SRAM_unit|SRAM_CE_N_O~feeder_combout\ : std_logic;
SIGNAL \SRAM_unit|SRAM_CE_N_O~regout\ : std_logic;
SIGNAL \VGA_unit|VGA_unit|oVGA_R\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \VGA_unit|VGA_red\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \VGA_unit|VGA_unit|V_Cont\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \VGA_unit|SRAM_address\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \VGA_unit|VGA_blue\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \SWITCH_I~combout\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \VGA_unit|VGA_green\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \VGA_unit|VGA_unit|H_Cont\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \VGA_unit|VGA_unit|oVGA_G\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \VGA_unit|VGA_unit|oVGA_B\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\ : std_logic_vector(48 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\ : std_logic_vector(48 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\ : std_logic_vector(48 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\ : std_logic_vector(48 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\ : std_logic_vector(48 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\ : std_logic_vector(48 DOWNTO 0);
SIGNAL \M1_unit|RGB_unit|Mult1|auto_generated|w247w\ : std_logic_vector(49 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\ : std_logic_vector(48 DOWNTO 0);
SIGNAL \M1_unit|RGB_unit|Mult0|auto_generated|w253w\ : std_logic_vector(50 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\ : std_logic_vector(48 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CS|god_counter\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CS|w_counter\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CS|product_counter\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CS|P_write_address\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CS|P_write_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL start_counter : std_logic_vector(3 DOWNTO 0);
SIGNAL \M2_unit|WS_unit|clipped_buffer\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \M2_unit|WS_unit|WC\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \M2_unit|WS_unit|SRAM_write_data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \M2_unit|WS_unit|SRAM_address\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M2_unit|WS_unit|SC\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \M2_unit|WS_unit|RB\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \M2_unit|WS_unit|C_END\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \M2_unit|WS_unit|CB\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \M2_unit|WS_unit|Base_address\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M2_unit|FS_unit|SRAM_address\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M2_unit|FS_unit|SC\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \M2_unit|FS_unit|RB\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \M2_unit|FS_unit|C_END\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \M2_unit|FS_unit|CB\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \M2_unit|FS_unit|Base_address\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CT|w_counter\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CT|product_counter\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CT|god_counter\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CT|P_write_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \M2_unit|MM_unit_CT|P_write_address\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \M1_unit|Y_compare_address\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|Y_buff\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \M1_unit|Y_address\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|Y_RGB\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \M1_unit|V_address\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|V_RGB\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \M1_unit|U_address\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|U_RGB\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \M1_unit|SRAM_write_data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \M1_unit|SRAM_address\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|RGB_address\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \M1_unit|B_out_buffer\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \M1_unit|FIR_unit|FIR_accum\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \M1_unit|FIR_unit|FIR_BUFF_V\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \M1_unit|FIR_unit|FIR_BUFF_U\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \M1_unit|RGB_unit|R_buff\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \M1_unit|RGB_unit|R_acc\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \M1_unit|RGB_unit|G_buff\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \M1_unit|RGB_unit|G_acc\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \M1_unit|RGB_unit|B_buff\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \SRAM_unit|SRAM_write_data_buf\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \SRAM_unit|SRAM_read_data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \SRAM_unit|SRAM_ADDRESS_O\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \UART_unit|SRAM_address\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \UART_unit|ALT_INV_UART_SRAM_state.S_US_WRITE_SECOND_BYTE~regout\ : std_logic;
SIGNAL \SRAM_unit|Clock_100_PLL_inst|altpll_component|ALT_INV__clk0~clkctrl_outclk\ : std_logic;
SIGNAL \unit3|ALT_INV_Decoder0~6_combout\ : std_logic;
SIGNAL \unit3|ALT_INV_Decoder0~5_combout\ : std_logic;
SIGNAL \M1_unit|FIR_unit|ALT_INV_sel_mul_in.10~regout\ : std_logic;
SIGNAL \M1_unit|ALT_INV_line_start~regout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.00~regout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.01~regout\ : std_logic;
SIGNAL \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.10~regout\ : std_logic;
SIGNAL \M1_unit|ALT_INV_state.S_END_LINE_5~regout\ : std_logic;
SIGNAL \M1_unit|ALT_INV_state.S_RUN_5~regout\ : std_logic;
SIGNAL \M2_unit|WS_unit|ALT_INV_state.S_WS_LO_2~regout\ : std_logic;
SIGNAL \M2_unit|FS_unit|ALT_INV_state.S_FS_START~regout\ : std_logic;
SIGNAL \M2_unit|FS_unit|ALT_INV_state.S_FS_LO_3~regout\ : std_logic;
SIGNAL \UART_unit|UART_RX|ALT_INV_Empty~regout\ : std_logic;
SIGNAL \M1_unit|ALT_INV_state.S_M1_IDLE~regout\ : std_logic;
SIGNAL \SRAM_unit|ALT_INV_SRAM_WE_N_O~regout\ : std_logic;
SIGNAL \SRAM_unit|ALT_INV_SRAM_CE_N_O~regout\ : std_logic;
SIGNAL \unit7|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \unit6|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \unit5|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \unit4|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \ALT_INV_Selector10~2_combout\ : std_logic;
SIGNAL \unit2|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \unit1|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \unit0|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \ALT_INV_state.S_TOP_IDLE~regout\ : std_logic;
SIGNAL \ALT_INV_resetn~0_combout\ : std_logic;

BEGIN

ww_CLOCK_50_I <= CLOCK_50_I;
ww_PUSH_BUTTON_I <= PUSH_BUTTON_I;
ww_SWITCH_I <= SWITCH_I;
resetn <= ww_resetn;
SEVEN_SEGMENT_N_O <= ww_SEVEN_SEGMENT_N_O;
LED_GREEN_O <= ww_LED_GREEN_O;
VGA_CLOCK_O <= ww_VGA_CLOCK_O;
VGA_HSYNC_O <= ww_VGA_HSYNC_O;
VGA_VSYNC_O <= ww_VGA_VSYNC_O;
VGA_BLANK_O <= ww_VGA_BLANK_O;
VGA_SYNC_O <= ww_VGA_SYNC_O;
VGA_RED_O <= ww_VGA_RED_O;
VGA_GREEN_O <= ww_VGA_GREEN_O;
VGA_BLUE_O <= ww_VGA_BLUE_O;
SRAM_ADDRESS_O <= ww_SRAM_ADDRESS_O;
SRAM_UB_N_O <= ww_SRAM_UB_N_O;
SRAM_LB_N_O <= ww_SRAM_LB_N_O;
SRAM_WE_N_O <= ww_SRAM_WE_N_O;
SRAM_CE_N_O <= ww_SRAM_CE_N_O;
SRAM_OE_N_O <= ww_SRAM_OE_N_O;
ww_UART_RX_I <= UART_RX_I;
UART_TX_O <= ww_UART_TX_O;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\SRAM_unit|Clock_100_PLL_inst|altpll_component|pll_INCLK_bus\ <= (gnd & \CLOCK_50_I~combout\);

\SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0\ <= \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll_CLK_bus\(0);
\SRAM_unit|Clock_100_PLL_inst|altpll_component|pll~CLK1\ <= \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll_CLK_bus\(1);
\SRAM_unit|Clock_100_PLL_inst|altpll_component|pll~CLK2\ <= \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll_CLK_bus\(2);

\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (\M2_unit|RAM0_write_data[0][23]~8_combout\ & \M2_unit|RAM0_write_data[0][23]~8_combout\ & \M2_unit|RAM0_write_data[0][23]~8_combout\ & 
\M2_unit|RAM0_write_data[0][22]~7_combout\ & \M2_unit|RAM0_write_data[0][21]~6_combout\ & \M2_unit|RAM0_write_data[0][20]~5_combout\ & \M2_unit|RAM0_write_data[0][19]~4_combout\ & \M2_unit|RAM0_write_data[0][18]~3_combout\ & 
\M2_unit|RAM0_write_data[0][17]~2_combout\ & \M2_unit|RAM0_write_data[0][16]~0_combout\ & \M2_unit|RAM0_write_data[0][15]~23_combout\ & \M2_unit|RAM0_write_data[0][14]~21_combout\ & \M2_unit|RAM0_write_data[0][13]~19_combout\ & 
\M2_unit|RAM0_write_data[0][12]~17_combout\ & \M2_unit|RAM0_write_data[0][11]~15_combout\ & \M2_unit|RAM0_write_data[0][10]~13_combout\ & \M2_unit|RAM0_write_data[0][9]~11_combout\ & \M2_unit|RAM0_write_data[0][8]~9_combout\);

\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAIN_bus\ <= (\M2_unit|RAM0_write_data[1][23]~1_combout\ & \M2_unit|RAM0_write_data[1][23]~1_combout\ & \M2_unit|RAM0_write_data[1][23]~1_combout\ & 
\M2_unit|RAM0_write_data[1][23]~1_combout\ & \M2_unit|RAM0_write_data[1][23]~1_combout\ & \M2_unit|RAM0_write_data[1][23]~1_combout\ & \M2_unit|RAM0_write_data[1][23]~1_combout\ & \M2_unit|RAM0_write_data[1][23]~1_combout\ & 
\M2_unit|RAM0_write_data[1][23]~1_combout\ & \M2_unit|RAM0_write_data[1][23]~1_combout\ & \M2_unit|RAM0_write_data[1][23]~1_combout\ & \M2_unit|RAM0_write_data[1][14]~22_combout\ & \M2_unit|RAM0_write_data[1][13]~20_combout\ & 
\M2_unit|RAM0_write_data[1][12]~18_combout\ & \M2_unit|RAM0_write_data[1][11]~16_combout\ & \M2_unit|RAM0_write_data[1][10]~14_combout\ & \M2_unit|RAM0_write_data[1][9]~12_combout\ & \M2_unit|RAM0_write_data[1][8]~10_combout\);

\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\~GND~combout\ & \M2_unit|Selector36~0_combout\ & \M2_unit|Selector37~0_combout\ & \M2_unit|Selector38~0_combout\ & \M2_unit|Selector39~0_combout\ & 
\M2_unit|Selector40~0_combout\ & \M2_unit|Selector41~0_combout\);

\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\M2_unit|RAM0_address~0_combout\ & \M2_unit|Selector29~2_combout\ & \M2_unit|Selector30~2_combout\ & \M2_unit|Selector31~2_combout\ & 
\M2_unit|Selector32~2_combout\ & \M2_unit|Selector33~2_combout\ & \M2_unit|Selector34~2_combout\);

\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(8) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(9) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(10) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(11) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(12) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(4);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(13) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(5);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(14) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(6);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(15) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(7);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(16) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(8);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(17) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(9);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(18) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(10);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(19) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(11);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(20) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(12);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(21) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(13);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(22) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(14);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(23) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(15);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(24) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(16);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(25) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(17);

\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(8) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(9) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(1);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(10) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(2);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(11) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(3);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(12) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(4);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(13) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(5);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(14) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(6);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(15) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(7);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(16) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(8);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(17) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(9);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(18) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(10);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(19) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(11);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(20) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(12);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(21) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(13);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(22) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(14);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(23) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(15);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(24) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(16);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(25) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(17);

\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT35\ & \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT34\ & \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT33\ & 
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT32\ & \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT31\ & \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT30\ & \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT29\ & 
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT28\ & \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT27\ & \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT26\ & \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT25\ & 
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT24\ & \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT23\ & \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT22\ & \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT21\ & 
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT20\ & \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT19\ & \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT18\ & \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT17\ & 
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT15\ & \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT13\ & 
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT11\ & \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT9\ & 
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT7\ & \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT5\ & 
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT3\ & \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT1\ & 
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~dataout\);

\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(0) <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(1) <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(2) <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(3) <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(4) <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(5) <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(6) <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(7) <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(8) <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(9) <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(10) <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(11) <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(12) <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(13) <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(14) <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(15) <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(16) <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(17) <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT18\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT19\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT20\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT21\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT22\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT23\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT24\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT25\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT27\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT28\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT29\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT30\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT31\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT32\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT33\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT34\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT35\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4_DATAA_bus\ <= (\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT31\ & \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT30\ & \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT29\ & 
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT28\ & \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT27\ & \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT26\ & \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT25\ & 
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT24\ & \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT23\ & \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT22\ & \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT21\ & 
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT20\ & \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT19\ & \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT18\ & \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT17\ & 
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT16\ & \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT15\ & \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT14\ & \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT13\ & 
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT12\ & \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT11\ & \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT10\ & \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT9\ & 
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT8\ & \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT7\ & \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT6\ & \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT5\ & 
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT4\ & \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT3\ & \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT2\ & \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT1\ & 
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~dataout\ & \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~3\ & \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~2\ & \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~1\ & 
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~0\);

\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~0\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(0);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~1\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(1);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~2\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(2);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~3\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(3);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~dataout\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(4);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT1\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(5);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT2\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(6);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT3\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(7);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT4\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(8);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT5\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(9);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT6\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(10);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT7\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(11);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT8\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(12);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT9\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(13);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT10\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(14);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT11\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(15);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT12\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(16);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT13\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(17);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT14\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(18);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT15\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(19);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT16\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(20);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT17\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(21);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT18\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(22);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT19\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(23);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT20\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(24);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT21\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(25);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT22\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(26);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT23\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(27);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT24\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(28);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT25\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(29);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT26\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(30);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT27\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(31);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT28\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(32);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT29\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(33);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT30\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(34);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT31\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\(35);

\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2_DATAA_bus\ <= (\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT34\ & \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT33\ & \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT32\ & 
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT31\ & \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT30\ & \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT29\ & \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT28\ & 
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT27\ & \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT26\ & \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT25\ & \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT24\ & 
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT23\ & \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT22\ & \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT21\ & \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT20\ & 
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT19\ & \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT18\ & \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT17\ & \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT16\ & 
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT15\ & \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT14\ & \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT13\ & \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT12\ & 
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT11\ & \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT10\ & \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT9\ & \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT8\ & 
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT7\ & \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT6\ & \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT5\ & \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT4\ & 
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT3\ & \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT2\ & \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT1\ & \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~dataout\ & 
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~0\);

\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~0\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(0);
\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(0) <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(1);
\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(1) <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(2);
\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(2) <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(3);
\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(3) <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(4);
\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(4) <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(5);
\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(5) <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(6);
\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(6) <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(7);
\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(7) <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(8);
\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(8) <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(9);
\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(9) <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(10);
\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(10) <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(11);
\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(11) <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(12);
\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(12) <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(13);
\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(13) <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(14);
\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(14) <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(15);
\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(15) <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(16);
\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(16) <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(17);
\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(17) <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(18);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT18\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(19);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT19\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(20);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT20\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(21);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT21\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(22);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT22\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(23);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT23\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(24);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT24\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(25);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT25\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(26);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT26\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(27);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT27\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(28);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT28\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(29);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT29\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(30);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT30\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(31);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT31\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(32);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT32\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(33);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT33\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(34);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT34\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\(35);

\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4_DATAA_bus\ <= (\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT30\ & \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT29\ & \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT28\ & 
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT27\ & \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT26\ & \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT25\ & \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT24\ & 
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT23\ & \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT22\ & \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT21\ & \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT20\ & 
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT19\ & \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT18\ & \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT17\ & \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT16\ & 
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT15\ & \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT14\ & \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT13\ & \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT12\ & 
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT11\ & \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT10\ & \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT9\ & \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT8\ & 
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT7\ & \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT6\ & \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT5\ & \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT4\ & 
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT3\ & \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT2\ & \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT1\ & \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~dataout\ & 
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~4\ & \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~3\ & \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~2\ & \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~1\ & 
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~0\);

\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~0\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(0);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~1\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(1);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~2\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(2);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~3\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(3);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~4\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(4);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~dataout\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(5);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT1\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(6);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT2\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(7);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT3\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(8);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT4\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(9);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT5\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(10);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT6\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(11);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT7\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(12);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT8\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(13);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT9\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(14);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT10\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(15);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT11\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(16);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT12\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(17);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT13\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(18);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT14\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(19);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT15\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(20);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT16\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(21);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT17\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(22);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT18\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(23);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT19\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(24);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT20\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(25);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT21\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(26);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT22\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(27);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT23\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(28);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT24\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(29);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT25\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(30);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT26\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(31);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT27\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(32);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT28\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(33);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT29\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(34);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT30\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\(35);

\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\M1_unit|RGB_unit|Add2~43_combout\ & \M1_unit|RGB_unit|Add2~39_combout\ & \M1_unit|RGB_unit|Add2~35_combout\ & \M1_unit|RGB_unit|Add2~31_combout\ & \M1_unit|RGB_unit|Add2~27_combout\ & 
\M1_unit|RGB_unit|Add2~23_combout\ & \M1_unit|RGB_unit|Add2~19_combout\ & \M1_unit|RGB_unit|Add2~15_combout\ & \M1_unit|RGB_unit|Add2~11_combout\ & \M1_unit|RGB_unit|Add2~7_combout\ & \M1_unit|RGB_unit|Add2~3_combout\ & 
\M1_unit|RGB_unit|Selector25~2_combout\ & \M1_unit|RGB_unit|Selector26~1_combout\ & \M1_unit|RGB_unit|Selector27~1_combout\ & \M1_unit|RGB_unit|Selector28~1_combout\ & \M1_unit|RGB_unit|Selector29~1_combout\ & \M1_unit|RGB_unit|Selector30~1_combout\ & 
\M1_unit|RGB_unit|Selector31~1_combout\);

\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & NOT \M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & \M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & gnd & NOT \M1_unit|RGB_unit|sel_rgb_mul.00~regout\ & 
\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & NOT \M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & \M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & gnd & NOT \M1_unit|RGB_unit|sel_rgb_mul.00~regout\ & vcc & NOT \M1_unit|RGB_unit|sel_rgb_mul.00~regout\ & NOT 
\M1_unit|RGB_unit|sel_rgb_mul.00~regout\ & vcc & NOT \M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & NOT \M1_unit|RGB_unit|sel_rgb_mul.00~regout\ & \M1_unit|RGB_unit|sel_rgb_mul.00~regout\ & \M1_unit|RGB_unit|sel_rgb_mul.00~regout\);

\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~dataout\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT32\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT33\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT34\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1~DATAOUT35\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3_DATAA_bus\ <= (\M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & NOT \M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & \M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & gnd & NOT \M1_unit|RGB_unit|sel_rgb_mul.00~regout\ & 
\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & NOT \M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & \M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & gnd & NOT \M1_unit|RGB_unit|sel_rgb_mul.00~regout\ & vcc & NOT \M1_unit|RGB_unit|sel_rgb_mul.00~regout\ & NOT 
\M1_unit|RGB_unit|sel_rgb_mul.00~regout\ & vcc & NOT \M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & NOT \M1_unit|RGB_unit|sel_rgb_mul.00~regout\ & \M1_unit|RGB_unit|sel_rgb_mul.00~regout\ & \M1_unit|RGB_unit|sel_rgb_mul.00~regout\);

\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3_DATAB_bus\ <= (\M1_unit|RGB_unit|Add2~71_combout\ & \M1_unit|RGB_unit|Add2~71_combout\ & \M1_unit|RGB_unit|Add2~71_combout\ & \M1_unit|RGB_unit|Add2~71_combout\ & \M1_unit|RGB_unit|Add2~71_combout\ & 
\M1_unit|RGB_unit|Add2~71_combout\ & \M1_unit|RGB_unit|Add2~71_combout\ & \M1_unit|RGB_unit|Add2~71_combout\ & \M1_unit|RGB_unit|Add2~67_combout\ & \M1_unit|RGB_unit|Add2~63_combout\ & \M1_unit|RGB_unit|Add2~59_combout\ & 
\M1_unit|RGB_unit|Add2~55_combout\ & \M1_unit|RGB_unit|Add2~51_combout\ & \M1_unit|RGB_unit|Add2~47_combout\ & gnd & gnd & gnd & gnd);

\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~0\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(0);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~1\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(1);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~2\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(2);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~3\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(3);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~dataout\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(4);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT1\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(5);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT2\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(6);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT3\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(7);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT4\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(8);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT5\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(9);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT6\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(10);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT7\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(11);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT8\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(12);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT9\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(13);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT10\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(14);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT11\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(15);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT12\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(16);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT13\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(17);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT14\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(18);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT15\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(19);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT16\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(20);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT17\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(21);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT18\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(22);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT19\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(23);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT20\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(24);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT21\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(25);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT22\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(26);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT23\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(27);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT24\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(28);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT25\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(29);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT26\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(30);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT27\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(31);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT28\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(32);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT29\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(33);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT30\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(34);
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3~DATAOUT31\ <= \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(35);

\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1_DATAA_bus\ <= (\M1_unit|RGB_unit|Add2~43_combout\ & \M1_unit|RGB_unit|Add2~39_combout\ & \M1_unit|RGB_unit|Add2~35_combout\ & \M1_unit|RGB_unit|Add2~31_combout\ & \M1_unit|RGB_unit|Add2~27_combout\ & 
\M1_unit|RGB_unit|Add2~23_combout\ & \M1_unit|RGB_unit|Add2~19_combout\ & \M1_unit|RGB_unit|Add2~15_combout\ & \M1_unit|RGB_unit|Add2~11_combout\ & \M1_unit|RGB_unit|Add2~7_combout\ & \M1_unit|RGB_unit|Add2~3_combout\ & 
\M1_unit|RGB_unit|Selector25~2_combout\ & \M1_unit|RGB_unit|Selector26~1_combout\ & \M1_unit|RGB_unit|Selector27~1_combout\ & \M1_unit|RGB_unit|Selector28~1_combout\ & \M1_unit|RGB_unit|Selector29~1_combout\ & \M1_unit|RGB_unit|Selector30~1_combout\ & 
\M1_unit|RGB_unit|Selector31~1_combout\);

\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1_DATAB_bus\ <= (NOT \M1_unit|RGB_unit|sel_rgb_mul.00~regout\ & \M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & \M1_unit|RGB_unit|sel_rgb_mul.00~regout\ & NOT \M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & 
\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & NOT \M1_unit|RGB_unit|sel_rgb_mul.00~regout\ & \M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & gnd & NOT \M1_unit|RGB_unit|sel_rgb_mul.00~regout\ & NOT \M1_unit|RGB_unit|sel_rgb_mul.00~regout\ & NOT 
\M1_unit|RGB_unit|sel_rgb_mul.00~regout\ & NOT \M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & NOT \M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & NOT \M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & NOT \M1_unit|RGB_unit|sel_rgb_mul.00~regout\ & gnd & 
\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & gnd);

\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~0\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(0);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~dataout\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(1);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT1\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(2);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT2\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(3);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT3\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(4);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT4\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(5);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT5\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(6);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT6\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(7);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT7\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(8);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT8\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(9);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT9\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(10);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT10\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(11);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT11\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(12);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT12\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(13);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT13\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(14);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT14\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(15);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT15\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(16);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT16\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(17);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT17\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(18);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT18\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(19);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT19\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(20);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT20\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(21);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT21\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(22);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT22\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(23);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT23\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(24);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT24\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(25);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT25\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(26);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT26\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(27);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT27\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(28);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT28\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(29);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT29\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(30);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT30\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(31);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT31\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(32);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT32\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(33);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT33\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(34);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1~DATAOUT34\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(35);

\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3_DATAA_bus\ <= (NOT \M1_unit|RGB_unit|sel_rgb_mul.00~regout\ & \M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & \M1_unit|RGB_unit|sel_rgb_mul.00~regout\ & NOT \M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & 
\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & NOT \M1_unit|RGB_unit|sel_rgb_mul.00~regout\ & \M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & gnd & NOT \M1_unit|RGB_unit|sel_rgb_mul.00~regout\ & NOT \M1_unit|RGB_unit|sel_rgb_mul.00~regout\ & NOT 
\M1_unit|RGB_unit|sel_rgb_mul.00~regout\ & NOT \M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & NOT \M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & NOT \M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & NOT \M1_unit|RGB_unit|sel_rgb_mul.00~regout\ & gnd & 
\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & gnd);

\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3_DATAB_bus\ <= (\M1_unit|RGB_unit|Add2~71_combout\ & \M1_unit|RGB_unit|Add2~71_combout\ & \M1_unit|RGB_unit|Add2~71_combout\ & \M1_unit|RGB_unit|Add2~71_combout\ & \M1_unit|RGB_unit|Add2~71_combout\ & 
\M1_unit|RGB_unit|Add2~71_combout\ & \M1_unit|RGB_unit|Add2~71_combout\ & \M1_unit|RGB_unit|Add2~71_combout\ & \M1_unit|RGB_unit|Add2~67_combout\ & \M1_unit|RGB_unit|Add2~63_combout\ & \M1_unit|RGB_unit|Add2~59_combout\ & 
\M1_unit|RGB_unit|Add2~55_combout\ & \M1_unit|RGB_unit|Add2~51_combout\ & \M1_unit|RGB_unit|Add2~47_combout\ & gnd & gnd & gnd & gnd);

\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~0\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(0);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~1\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(1);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~2\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(2);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~3\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(3);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~4\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(4);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~dataout\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(5);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT1\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(6);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT2\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(7);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT3\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(8);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT4\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(9);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT5\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(10);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT6\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(11);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT7\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(12);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT8\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(13);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT9\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(14);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT10\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(15);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT11\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(16);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT12\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(17);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT13\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(18);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT14\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(19);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT15\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(20);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT16\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(21);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT17\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(22);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT18\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(23);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT19\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(24);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT20\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(25);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT21\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(26);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT22\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(27);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT23\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(28);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT24\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(29);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT25\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(30);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT26\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(31);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT27\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(32);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT28\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(33);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT29\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(34);
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3~DATAOUT30\ <= \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(35);

\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4_DATAA_bus\ <= (\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT29\ & \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT28\ & \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT27\
& \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT26\ & \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT25\ & \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT24\ & \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT23\
& \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT22\ & \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT21\ & \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT20\ & \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT19\
& \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT18\ & \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT17\ & \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT16\ & \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT15\
& \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT14\ & \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT13\ & \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT12\ & \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT11\
& \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT10\ & \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT9\ & \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT8\ & \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT7\ & 
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT6\ & \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT5\ & \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT4\ & \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT3\ & 
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT2\ & \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT1\ & \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~dataout\ & \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~5\ & 
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~4\ & \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~3\ & \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~2\ & \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~1\ & 
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~0\);

\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~0\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4_DATAOUT_bus\(0);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~1\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4_DATAOUT_bus\(1);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~2\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4_DATAOUT_bus\(2);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~3\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4_DATAOUT_bus\(3);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~4\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4_DATAOUT_bus\(4);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~5\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4_DATAOUT_bus\(5);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~dataout\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4_DATAOUT_bus\(6);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT1\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4_DATAOUT_bus\(7);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT2\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4_DATAOUT_bus\(8);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT3\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4_DATAOUT_bus\(9);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT4\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4_DATAOUT_bus\(10);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT5\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4_DATAOUT_bus\(11);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT6\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4_DATAOUT_bus\(12);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT7\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4_DATAOUT_bus\(13);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT8\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4_DATAOUT_bus\(14);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT9\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4_DATAOUT_bus\(15);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT10\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4_DATAOUT_bus\(16);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT11\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4_DATAOUT_bus\(17);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT12\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4_DATAOUT_bus\(18);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT13\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4_DATAOUT_bus\(19);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT14\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4_DATAOUT_bus\(20);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT15\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4_DATAOUT_bus\(21);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT16\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4_DATAOUT_bus\(22);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT17\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4_DATAOUT_bus\(23);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT18\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4_DATAOUT_bus\(24);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT19\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4_DATAOUT_bus\(25);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT20\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4_DATAOUT_bus\(26);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT21\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4_DATAOUT_bus\(27);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT22\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4_DATAOUT_bus\(28);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT23\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4_DATAOUT_bus\(29);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT24\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4_DATAOUT_bus\(30);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT25\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4_DATAOUT_bus\(31);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT26\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4_DATAOUT_bus\(32);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT27\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4_DATAOUT_bus\(33);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT28\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4_DATAOUT_bus\(34);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT29\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4_DATAOUT_bus\(35);

\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2_DATAA_bus\ <= (\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT33\ & \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT32\ & \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT31\
& \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT30\ & \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT29\ & \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT28\ & \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT27\
& \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT26\ & \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT25\ & \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT24\ & \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT23\
& \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT22\ & \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT21\ & \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT20\ & \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT19\
& \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT18\ & \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT17\ & \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT16\ & \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT15\
& \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT14\ & \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT13\ & \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT12\ & \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT11\
& \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT10\ & \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT9\ & \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT8\ & \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT7\ & 
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT6\ & \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT5\ & \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT4\ & \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT3\ & 
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT2\ & \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT1\ & \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~dataout\ & \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~1\ & 
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~0\);

\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~0\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2_DATAOUT_bus\(0);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~1\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2_DATAOUT_bus\(1);
\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(0) <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2_DATAOUT_bus\(2);
\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(1) <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2_DATAOUT_bus\(3);
\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(2) <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2_DATAOUT_bus\(4);
\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(3) <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2_DATAOUT_bus\(5);
\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(4) <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2_DATAOUT_bus\(6);
\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(5) <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2_DATAOUT_bus\(7);
\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(6) <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2_DATAOUT_bus\(8);
\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(7) <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2_DATAOUT_bus\(9);
\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(8) <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2_DATAOUT_bus\(10);
\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(9) <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2_DATAOUT_bus\(11);
\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(10) <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2_DATAOUT_bus\(12);
\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(11) <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2_DATAOUT_bus\(13);
\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(12) <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2_DATAOUT_bus\(14);
\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(13) <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2_DATAOUT_bus\(15);
\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(14) <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2_DATAOUT_bus\(16);
\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(15) <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2_DATAOUT_bus\(17);
\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(16) <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2_DATAOUT_bus\(18);
\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(17) <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2_DATAOUT_bus\(19);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT18\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2_DATAOUT_bus\(20);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT19\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2_DATAOUT_bus\(21);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT20\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2_DATAOUT_bus\(22);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT21\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2_DATAOUT_bus\(23);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT22\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2_DATAOUT_bus\(24);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT23\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2_DATAOUT_bus\(25);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT24\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2_DATAOUT_bus\(26);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT25\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2_DATAOUT_bus\(27);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT26\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2_DATAOUT_bus\(28);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT27\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2_DATAOUT_bus\(29);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT28\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2_DATAOUT_bus\(30);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT29\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2_DATAOUT_bus\(31);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT30\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2_DATAOUT_bus\(32);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT31\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2_DATAOUT_bus\(33);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT32\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2_DATAOUT_bus\(34);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT33\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2_DATAOUT_bus\(35);

\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4_DATAA_bus\ <= (\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT29\ & \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT28\ & \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT27\
& \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT26\ & \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT25\ & \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT24\ & \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT23\
& \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT22\ & \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT21\ & \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT20\ & \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT19\
& \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT18\ & \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT17\ & \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT16\ & \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT15\
& \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT14\ & \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT13\ & \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT12\ & \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT11\
& \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT10\ & \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT9\ & \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT8\ & \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT7\ & 
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT6\ & \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT5\ & \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT4\ & \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT3\ & 
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT2\ & \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT1\ & \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~dataout\ & \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~5\ & 
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~4\ & \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~3\ & \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~2\ & \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~1\ & 
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~0\);

\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~0\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4_DATAOUT_bus\(0);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~1\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4_DATAOUT_bus\(1);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~2\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4_DATAOUT_bus\(2);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~3\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4_DATAOUT_bus\(3);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~4\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4_DATAOUT_bus\(4);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~5\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4_DATAOUT_bus\(5);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~dataout\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4_DATAOUT_bus\(6);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT1\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4_DATAOUT_bus\(7);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT2\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4_DATAOUT_bus\(8);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT3\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4_DATAOUT_bus\(9);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT4\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4_DATAOUT_bus\(10);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT5\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4_DATAOUT_bus\(11);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT6\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4_DATAOUT_bus\(12);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT7\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4_DATAOUT_bus\(13);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT8\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4_DATAOUT_bus\(14);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT9\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4_DATAOUT_bus\(15);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT10\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4_DATAOUT_bus\(16);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT11\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4_DATAOUT_bus\(17);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT12\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4_DATAOUT_bus\(18);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT13\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4_DATAOUT_bus\(19);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT14\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4_DATAOUT_bus\(20);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT15\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4_DATAOUT_bus\(21);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT16\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4_DATAOUT_bus\(22);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT17\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4_DATAOUT_bus\(23);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT18\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4_DATAOUT_bus\(24);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT19\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4_DATAOUT_bus\(25);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT20\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4_DATAOUT_bus\(26);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT21\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4_DATAOUT_bus\(27);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT22\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4_DATAOUT_bus\(28);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT23\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4_DATAOUT_bus\(29);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT24\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4_DATAOUT_bus\(30);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT25\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4_DATAOUT_bus\(31);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT26\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4_DATAOUT_bus\(32);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT27\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4_DATAOUT_bus\(33);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT28\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4_DATAOUT_bus\(34);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT29\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4_DATAOUT_bus\(35);

\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT33\ & \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT32\ & \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT31\
& \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT30\ & \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT29\ & \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT28\ & \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT27\
& \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT26\ & \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT25\ & \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT24\ & \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT23\
& \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT22\ & \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT21\ & \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT20\ & \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT19\
& \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT18\ & \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT17\ & \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT15\
& \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT13\ & \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT11\
& \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT9\ & \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT7\ & 
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT5\ & \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT3\ & 
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT1\ & \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~dataout\ & \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~1\ & 
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~0\);

\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~0\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~1\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(0) <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(1) <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(2) <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(3) <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(4) <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(5) <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(6) <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(7) <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(8) <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(9) <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(10) <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(11) <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(12) <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(13) <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(14) <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(15) <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(16) <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(17) <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT18\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT19\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT20\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT21\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT22\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT23\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT24\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT25\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT26\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT27\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT28\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT29\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT30\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT31\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT32\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT33\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4_DATAA_bus\ <= (\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT29\ & \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT28\ & \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT27\
& \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT26\ & \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT25\ & \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT24\ & \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT23\
& \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT22\ & \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT21\ & \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT20\ & \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT19\
& \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT18\ & \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT17\ & \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT16\ & \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT15\
& \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT14\ & \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT13\ & \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT12\ & \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT11\
& \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT10\ & \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT9\ & \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT8\ & \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT7\ & 
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT6\ & \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT5\ & \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT4\ & \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT3\ & 
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT2\ & \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT1\ & \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~dataout\ & \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~5\ & 
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~4\ & \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~3\ & \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~2\ & \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~1\ & 
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~0\);

\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~0\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4_DATAOUT_bus\(0);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~1\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4_DATAOUT_bus\(1);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~2\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4_DATAOUT_bus\(2);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~3\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4_DATAOUT_bus\(3);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~4\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4_DATAOUT_bus\(4);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~5\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4_DATAOUT_bus\(5);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~dataout\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4_DATAOUT_bus\(6);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT1\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4_DATAOUT_bus\(7);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT2\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4_DATAOUT_bus\(8);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT3\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4_DATAOUT_bus\(9);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT4\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4_DATAOUT_bus\(10);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT5\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4_DATAOUT_bus\(11);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT6\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4_DATAOUT_bus\(12);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT7\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4_DATAOUT_bus\(13);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT8\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4_DATAOUT_bus\(14);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT9\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4_DATAOUT_bus\(15);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT10\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4_DATAOUT_bus\(16);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT11\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4_DATAOUT_bus\(17);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT12\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4_DATAOUT_bus\(18);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT13\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4_DATAOUT_bus\(19);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT14\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4_DATAOUT_bus\(20);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT15\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4_DATAOUT_bus\(21);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT16\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4_DATAOUT_bus\(22);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT17\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4_DATAOUT_bus\(23);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT18\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4_DATAOUT_bus\(24);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT19\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4_DATAOUT_bus\(25);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT20\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4_DATAOUT_bus\(26);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT21\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4_DATAOUT_bus\(27);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT22\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4_DATAOUT_bus\(28);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT23\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4_DATAOUT_bus\(29);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT24\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4_DATAOUT_bus\(30);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT25\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4_DATAOUT_bus\(31);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT26\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4_DATAOUT_bus\(32);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT27\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4_DATAOUT_bus\(33);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT28\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4_DATAOUT_bus\(34);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT29\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4_DATAOUT_bus\(35);

\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2_DATAA_bus\ <= (\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT33\ & \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT32\ & \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT31\
& \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT30\ & \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT29\ & \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT28\ & \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT27\
& \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT26\ & \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT25\ & \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT24\ & \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT23\
& \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT22\ & \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT21\ & \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT20\ & \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT19\
& \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT18\ & \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT17\ & \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT16\ & \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT15\
& \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT14\ & \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT13\ & \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT12\ & \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT11\
& \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT10\ & \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT9\ & \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT8\ & \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT7\ & 
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT6\ & \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT5\ & \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT4\ & \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT3\ & 
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT2\ & \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT1\ & \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~dataout\ & \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~1\ & 
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~0\);

\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~0\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2_DATAOUT_bus\(0);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~1\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2_DATAOUT_bus\(1);
\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(0) <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2_DATAOUT_bus\(2);
\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(1) <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2_DATAOUT_bus\(3);
\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(2) <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2_DATAOUT_bus\(4);
\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(3) <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2_DATAOUT_bus\(5);
\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(4) <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2_DATAOUT_bus\(6);
\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(5) <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2_DATAOUT_bus\(7);
\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(6) <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2_DATAOUT_bus\(8);
\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(7) <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2_DATAOUT_bus\(9);
\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(8) <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2_DATAOUT_bus\(10);
\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(9) <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2_DATAOUT_bus\(11);
\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(10) <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2_DATAOUT_bus\(12);
\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(11) <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2_DATAOUT_bus\(13);
\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(12) <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2_DATAOUT_bus\(14);
\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(13) <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2_DATAOUT_bus\(15);
\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(14) <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2_DATAOUT_bus\(16);
\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(15) <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2_DATAOUT_bus\(17);
\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(16) <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2_DATAOUT_bus\(18);
\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(17) <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2_DATAOUT_bus\(19);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT18\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2_DATAOUT_bus\(20);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT19\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2_DATAOUT_bus\(21);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT20\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2_DATAOUT_bus\(22);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT21\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2_DATAOUT_bus\(23);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT22\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2_DATAOUT_bus\(24);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT23\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2_DATAOUT_bus\(25);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT24\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2_DATAOUT_bus\(26);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT25\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2_DATAOUT_bus\(27);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT26\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2_DATAOUT_bus\(28);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT27\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2_DATAOUT_bus\(29);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT28\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2_DATAOUT_bus\(30);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT29\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2_DATAOUT_bus\(31);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT30\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2_DATAOUT_bus\(32);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT31\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2_DATAOUT_bus\(33);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT32\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2_DATAOUT_bus\(34);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT33\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2_DATAOUT_bus\(35);

\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4_DATAA_bus\ <= (\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT29\ & \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT28\ & \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT27\
& \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT26\ & \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT25\ & \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT24\ & \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT23\
& \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT22\ & \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT21\ & \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT20\ & \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT19\
& \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT18\ & \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT17\ & \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT16\ & \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT15\
& \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT14\ & \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT13\ & \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT12\ & \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT11\
& \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT10\ & \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT9\ & \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT8\ & \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT7\ & 
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT6\ & \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT5\ & \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT4\ & \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT3\ & 
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT2\ & \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT1\ & \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~dataout\ & \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~5\ & 
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~4\ & \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~3\ & \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~2\ & \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~1\ & 
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~0\);

\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~0\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4_DATAOUT_bus\(0);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~1\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4_DATAOUT_bus\(1);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~2\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4_DATAOUT_bus\(2);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~3\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4_DATAOUT_bus\(3);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~4\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4_DATAOUT_bus\(4);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~5\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4_DATAOUT_bus\(5);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~dataout\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4_DATAOUT_bus\(6);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT1\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4_DATAOUT_bus\(7);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT2\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4_DATAOUT_bus\(8);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT3\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4_DATAOUT_bus\(9);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT4\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4_DATAOUT_bus\(10);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT5\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4_DATAOUT_bus\(11);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT6\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4_DATAOUT_bus\(12);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT7\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4_DATAOUT_bus\(13);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT8\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4_DATAOUT_bus\(14);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT9\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4_DATAOUT_bus\(15);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT10\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4_DATAOUT_bus\(16);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT11\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4_DATAOUT_bus\(17);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT12\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4_DATAOUT_bus\(18);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT13\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4_DATAOUT_bus\(19);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT14\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4_DATAOUT_bus\(20);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT15\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4_DATAOUT_bus\(21);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT16\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4_DATAOUT_bus\(22);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT17\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4_DATAOUT_bus\(23);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT18\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4_DATAOUT_bus\(24);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT19\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4_DATAOUT_bus\(25);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT20\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4_DATAOUT_bus\(26);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT21\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4_DATAOUT_bus\(27);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT22\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4_DATAOUT_bus\(28);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT23\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4_DATAOUT_bus\(29);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT24\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4_DATAOUT_bus\(30);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT25\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4_DATAOUT_bus\(31);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT26\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4_DATAOUT_bus\(32);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT27\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4_DATAOUT_bus\(33);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT28\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4_DATAOUT_bus\(34);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT29\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4_DATAOUT_bus\(35);

\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2_DATAA_bus\ <= (\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT33\ & \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT32\ & \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT31\
& \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT30\ & \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT29\ & \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT28\ & \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT27\
& \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT26\ & \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT25\ & \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT24\ & \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT23\
& \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT22\ & \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT21\ & \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT20\ & \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT19\
& \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT18\ & \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT17\ & \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT16\ & \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT15\
& \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT14\ & \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT13\ & \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT12\ & \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT11\
& \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT10\ & \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT9\ & \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT8\ & \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT7\ & 
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT6\ & \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT5\ & \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT4\ & \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT3\ & 
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT2\ & \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT1\ & \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~dataout\ & \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~1\ & 
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~0\);

\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~0\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2_DATAOUT_bus\(0);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~1\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2_DATAOUT_bus\(1);
\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(0) <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2_DATAOUT_bus\(2);
\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(1) <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2_DATAOUT_bus\(3);
\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(2) <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2_DATAOUT_bus\(4);
\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(3) <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2_DATAOUT_bus\(5);
\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(4) <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2_DATAOUT_bus\(6);
\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(5) <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2_DATAOUT_bus\(7);
\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(6) <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2_DATAOUT_bus\(8);
\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(7) <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2_DATAOUT_bus\(9);
\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(8) <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2_DATAOUT_bus\(10);
\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(9) <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2_DATAOUT_bus\(11);
\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(10) <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2_DATAOUT_bus\(12);
\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(11) <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2_DATAOUT_bus\(13);
\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(12) <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2_DATAOUT_bus\(14);
\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(13) <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2_DATAOUT_bus\(15);
\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(14) <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2_DATAOUT_bus\(16);
\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(15) <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2_DATAOUT_bus\(17);
\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(16) <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2_DATAOUT_bus\(18);
\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(17) <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2_DATAOUT_bus\(19);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT18\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2_DATAOUT_bus\(20);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT19\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2_DATAOUT_bus\(21);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT20\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2_DATAOUT_bus\(22);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT21\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2_DATAOUT_bus\(23);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT22\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2_DATAOUT_bus\(24);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT23\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2_DATAOUT_bus\(25);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT24\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2_DATAOUT_bus\(26);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT25\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2_DATAOUT_bus\(27);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT26\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2_DATAOUT_bus\(28);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT27\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2_DATAOUT_bus\(29);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT28\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2_DATAOUT_bus\(30);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT29\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2_DATAOUT_bus\(31);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT30\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2_DATAOUT_bus\(32);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT31\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2_DATAOUT_bus\(33);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT32\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2_DATAOUT_bus\(34);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT33\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2_DATAOUT_bus\(35);

\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3_DATAA_bus\ <= (\M2_unit|MM_CS_RAM2_read_data[1][15]~15_combout\ & \M2_unit|MM_CS_RAM2_read_data[1][14]~14_combout\ & \M2_unit|MM_CS_RAM2_read_data[1][13]~13_combout\ & 
\M2_unit|MM_CS_RAM2_read_data[1][12]~12_combout\ & \M2_unit|MM_CS_RAM2_read_data[1][11]~11_combout\ & \M2_unit|MM_CS_RAM2_read_data[1][10]~10_combout\ & \M2_unit|MM_CS_RAM2_read_data[1][9]~9_combout\ & \M2_unit|MM_CS_RAM2_read_data[1][8]~8_combout\ & 
\M2_unit|MM_CS_RAM2_read_data[1][7]~7_combout\ & \M2_unit|MM_CS_RAM2_read_data[1][6]~6_combout\ & \M2_unit|MM_CS_RAM2_read_data[1][5]~5_combout\ & \M2_unit|MM_CS_RAM2_read_data[1][4]~4_combout\ & \M2_unit|MM_CS_RAM2_read_data[1][3]~3_combout\ & 
\M2_unit|MM_CS_RAM2_read_data[1][2]~2_combout\ & \M2_unit|MM_CS_RAM2_read_data[1][1]~1_combout\ & \M2_unit|MM_CS_RAM2_read_data[1][0]~0_combout\ & gnd & gnd);

\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3_DATAB_bus\ <= (\M2_unit|MM_CS_RAM1_read_data[31]~13_combout\ & \M2_unit|MM_CS_RAM1_read_data[30]~12_combout\ & \M2_unit|MM_CS_RAM1_read_data[29]~11_combout\ & \M2_unit|MM_CS_RAM1_read_data[28]~10_combout\
& \M2_unit|MM_CS_RAM1_read_data[27]~9_combout\ & \M2_unit|MM_CS_RAM1_read_data[26]~8_combout\ & \M2_unit|MM_CS_RAM1_read_data[25]~7_combout\ & \M2_unit|MM_CS_RAM1_read_data[24]~6_combout\ & \M2_unit|MM_CS_RAM1_read_data[23]~5_combout\ & 
\M2_unit|MM_CS_RAM1_read_data[22]~4_combout\ & \M2_unit|MM_CS_RAM1_read_data[21]~3_combout\ & \M2_unit|MM_CS_RAM1_read_data[20]~2_combout\ & \M2_unit|MM_CS_RAM1_read_data[19]~1_combout\ & \M2_unit|MM_CS_RAM1_read_data[18]~0_combout\ & gnd & gnd & gnd & 
gnd);

\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~0\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(0);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~1\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(1);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~2\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(2);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~3\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(3);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~4\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(4);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~5\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(5);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~dataout\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(6);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT1\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(7);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT2\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(8);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT3\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(9);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT4\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(10);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT5\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(11);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT6\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(12);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT7\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(13);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT8\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(14);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT9\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(15);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT10\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(16);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT11\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(17);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT12\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(18);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT13\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(19);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT14\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(20);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT15\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(21);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT16\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(22);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT17\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(23);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT18\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(24);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT19\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(25);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT20\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(26);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT21\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(27);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT22\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(28);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT23\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(29);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT24\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(30);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT25\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(31);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT26\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(32);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT27\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(33);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT28\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(34);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3~DATAOUT29\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(35);

\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1_DATAA_bus\ <= (\M2_unit|MM_CS_RAM1_read_data[17]~31_combout\ & \M2_unit|MM_CS_RAM1_read_data[16]~30_combout\ & \M2_unit|MM_CS_RAM1_read_data[15]~29_combout\ & \M2_unit|MM_CS_RAM1_read_data[14]~28_combout\
& \M2_unit|MM_CS_RAM1_read_data[13]~27_combout\ & \M2_unit|MM_CS_RAM1_read_data[12]~26_combout\ & \M2_unit|MM_CS_RAM1_read_data[11]~25_combout\ & \M2_unit|MM_CS_RAM1_read_data[10]~24_combout\ & \M2_unit|MM_CS_RAM1_read_data[9]~23_combout\ & 
\M2_unit|MM_CS_RAM1_read_data[8]~22_combout\ & \M2_unit|MM_CS_RAM1_read_data[7]~21_combout\ & \M2_unit|MM_CS_RAM1_read_data[6]~20_combout\ & \M2_unit|MM_CS_RAM1_read_data[5]~19_combout\ & \M2_unit|MM_CS_RAM1_read_data[4]~18_combout\ & 
\M2_unit|MM_CS_RAM1_read_data[3]~17_combout\ & \M2_unit|MM_CS_RAM1_read_data[2]~16_combout\ & \M2_unit|MM_CS_RAM1_read_data[1]~15_combout\ & \M2_unit|MM_CS_RAM1_read_data[0]~14_combout\);

\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1_DATAB_bus\ <= (\M2_unit|MM_CS_RAM2_read_data[1][15]~15_combout\ & \M2_unit|MM_CS_RAM2_read_data[1][14]~14_combout\ & \M2_unit|MM_CS_RAM2_read_data[1][13]~13_combout\ & 
\M2_unit|MM_CS_RAM2_read_data[1][12]~12_combout\ & \M2_unit|MM_CS_RAM2_read_data[1][11]~11_combout\ & \M2_unit|MM_CS_RAM2_read_data[1][10]~10_combout\ & \M2_unit|MM_CS_RAM2_read_data[1][9]~9_combout\ & \M2_unit|MM_CS_RAM2_read_data[1][8]~8_combout\ & 
\M2_unit|MM_CS_RAM2_read_data[1][7]~7_combout\ & \M2_unit|MM_CS_RAM2_read_data[1][6]~6_combout\ & \M2_unit|MM_CS_RAM2_read_data[1][5]~5_combout\ & \M2_unit|MM_CS_RAM2_read_data[1][4]~4_combout\ & \M2_unit|MM_CS_RAM2_read_data[1][3]~3_combout\ & 
\M2_unit|MM_CS_RAM2_read_data[1][2]~2_combout\ & \M2_unit|MM_CS_RAM2_read_data[1][1]~1_combout\ & \M2_unit|MM_CS_RAM2_read_data[1][0]~0_combout\ & gnd & gnd);

\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~0\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(0);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~1\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(1);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~dataout\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(2);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT1\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(3);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT2\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(4);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT3\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(5);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT4\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(6);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT5\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(7);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT6\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(8);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT7\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(9);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT8\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(10);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT9\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(11);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT10\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(12);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT11\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(13);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT12\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(14);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT13\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(15);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT14\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(16);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT15\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(17);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT16\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(18);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT17\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(19);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT18\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(20);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT19\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(21);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT20\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(22);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT21\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(23);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT22\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(24);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT23\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(25);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT24\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(26);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT25\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(27);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT26\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(28);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT27\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(29);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT28\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(30);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT29\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(31);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT30\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(32);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT31\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(33);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT32\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(34);
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1~DATAOUT33\ <= \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(35);

\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3_DATAA_bus\ <= (\M2_unit|MM_CS_RAM2_read_data[0][31]~31_combout\ & \M2_unit|MM_CS_RAM2_read_data[0][30]~30_combout\ & \M2_unit|MM_CS_RAM2_read_data[0][29]~29_combout\ & 
\M2_unit|MM_CS_RAM2_read_data[0][28]~28_combout\ & \M2_unit|MM_CS_RAM2_read_data[0][27]~27_combout\ & \M2_unit|MM_CS_RAM2_read_data[0][26]~26_combout\ & \M2_unit|MM_CS_RAM2_read_data[0][25]~25_combout\ & \M2_unit|MM_CS_RAM2_read_data[0][24]~24_combout\ & 
\M2_unit|MM_CS_RAM2_read_data[0][23]~23_combout\ & \M2_unit|MM_CS_RAM2_read_data[0][22]~22_combout\ & \M2_unit|MM_CS_RAM2_read_data[0][21]~21_combout\ & \M2_unit|MM_CS_RAM2_read_data[0][20]~20_combout\ & \M2_unit|MM_CS_RAM2_read_data[0][19]~19_combout\ & 
\M2_unit|MM_CS_RAM2_read_data[0][18]~18_combout\ & \M2_unit|MM_CS_RAM2_read_data[0][17]~17_combout\ & \M2_unit|MM_CS_RAM2_read_data[0][16]~16_combout\ & gnd & gnd);

\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3_DATAB_bus\ <= (\M2_unit|MM_CS_RAM1_read_data[31]~13_combout\ & \M2_unit|MM_CS_RAM1_read_data[30]~12_combout\ & \M2_unit|MM_CS_RAM1_read_data[29]~11_combout\ & \M2_unit|MM_CS_RAM1_read_data[28]~10_combout\
& \M2_unit|MM_CS_RAM1_read_data[27]~9_combout\ & \M2_unit|MM_CS_RAM1_read_data[26]~8_combout\ & \M2_unit|MM_CS_RAM1_read_data[25]~7_combout\ & \M2_unit|MM_CS_RAM1_read_data[24]~6_combout\ & \M2_unit|MM_CS_RAM1_read_data[23]~5_combout\ & 
\M2_unit|MM_CS_RAM1_read_data[22]~4_combout\ & \M2_unit|MM_CS_RAM1_read_data[21]~3_combout\ & \M2_unit|MM_CS_RAM1_read_data[20]~2_combout\ & \M2_unit|MM_CS_RAM1_read_data[19]~1_combout\ & \M2_unit|MM_CS_RAM1_read_data[18]~0_combout\ & gnd & gnd & gnd & 
gnd);

\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~0\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(0);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~1\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(1);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~2\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(2);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~3\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(3);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~4\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(4);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~5\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(5);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~dataout\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(6);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT1\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(7);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT2\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(8);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT3\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(9);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT4\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(10);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT5\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(11);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT6\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(12);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT7\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(13);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT8\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(14);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT9\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(15);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT10\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(16);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT11\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(17);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT12\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(18);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT13\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(19);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT14\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(20);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT15\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(21);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT16\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(22);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT17\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(23);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT18\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(24);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT19\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(25);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT20\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(26);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT21\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(27);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT22\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(28);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT23\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(29);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT24\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(30);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT25\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(31);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT26\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(32);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT27\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(33);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT28\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(34);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3~DATAOUT29\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(35);

\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\M2_unit|MM_CS_RAM1_read_data[17]~31_combout\ & \M2_unit|MM_CS_RAM1_read_data[16]~30_combout\ & \M2_unit|MM_CS_RAM1_read_data[15]~29_combout\ & \M2_unit|MM_CS_RAM1_read_data[14]~28_combout\
& \M2_unit|MM_CS_RAM1_read_data[13]~27_combout\ & \M2_unit|MM_CS_RAM1_read_data[12]~26_combout\ & \M2_unit|MM_CS_RAM1_read_data[11]~25_combout\ & \M2_unit|MM_CS_RAM1_read_data[10]~24_combout\ & \M2_unit|MM_CS_RAM1_read_data[9]~23_combout\ & 
\M2_unit|MM_CS_RAM1_read_data[8]~22_combout\ & \M2_unit|MM_CS_RAM1_read_data[7]~21_combout\ & \M2_unit|MM_CS_RAM1_read_data[6]~20_combout\ & \M2_unit|MM_CS_RAM1_read_data[5]~19_combout\ & \M2_unit|MM_CS_RAM1_read_data[4]~18_combout\ & 
\M2_unit|MM_CS_RAM1_read_data[3]~17_combout\ & \M2_unit|MM_CS_RAM1_read_data[2]~16_combout\ & \M2_unit|MM_CS_RAM1_read_data[1]~15_combout\ & \M2_unit|MM_CS_RAM1_read_data[0]~14_combout\);

\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\M2_unit|MM_CS_RAM2_read_data[0][31]~31_combout\ & \M2_unit|MM_CS_RAM2_read_data[0][30]~30_combout\ & \M2_unit|MM_CS_RAM2_read_data[0][29]~29_combout\ & 
\M2_unit|MM_CS_RAM2_read_data[0][28]~28_combout\ & \M2_unit|MM_CS_RAM2_read_data[0][27]~27_combout\ & \M2_unit|MM_CS_RAM2_read_data[0][26]~26_combout\ & \M2_unit|MM_CS_RAM2_read_data[0][25]~25_combout\ & \M2_unit|MM_CS_RAM2_read_data[0][24]~24_combout\ & 
\M2_unit|MM_CS_RAM2_read_data[0][23]~23_combout\ & \M2_unit|MM_CS_RAM2_read_data[0][22]~22_combout\ & \M2_unit|MM_CS_RAM2_read_data[0][21]~21_combout\ & \M2_unit|MM_CS_RAM2_read_data[0][20]~20_combout\ & \M2_unit|MM_CS_RAM2_read_data[0][19]~19_combout\ & 
\M2_unit|MM_CS_RAM2_read_data[0][18]~18_combout\ & \M2_unit|MM_CS_RAM2_read_data[0][17]~17_combout\ & \M2_unit|MM_CS_RAM2_read_data[0][16]~16_combout\ & gnd & gnd);

\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~0\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~1\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~dataout\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT32\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1~DATAOUT33\ <= \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3_DATAA_bus\ <= (\M2_unit|MM_CS_RAM2_read_data[0][15]~47_combout\ & \M2_unit|MM_CS_RAM2_read_data[0][14]~46_combout\ & \M2_unit|MM_CS_RAM2_read_data[0][13]~45_combout\ & 
\M2_unit|MM_CS_RAM2_read_data[0][12]~44_combout\ & \M2_unit|MM_CS_RAM2_read_data[0][11]~43_combout\ & \M2_unit|MM_CS_RAM2_read_data[0][10]~42_combout\ & \M2_unit|MM_CS_RAM2_read_data[0][9]~41_combout\ & \M2_unit|MM_CS_RAM2_read_data[0][8]~40_combout\ & 
\M2_unit|MM_CS_RAM2_read_data[0][7]~39_combout\ & \M2_unit|MM_CS_RAM2_read_data[0][6]~38_combout\ & \M2_unit|MM_CS_RAM2_read_data[0][5]~37_combout\ & \M2_unit|MM_CS_RAM2_read_data[0][4]~36_combout\ & \M2_unit|MM_CS_RAM2_read_data[0][3]~35_combout\ & 
\M2_unit|MM_CS_RAM2_read_data[0][2]~34_combout\ & \M2_unit|MM_CS_RAM2_read_data[0][1]~33_combout\ & \M2_unit|MM_CS_RAM2_read_data[0][0]~32_combout\ & gnd & gnd);

\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3_DATAB_bus\ <= (\M2_unit|MM_CS_RAM1_read_data[31]~13_combout\ & \M2_unit|MM_CS_RAM1_read_data[30]~12_combout\ & \M2_unit|MM_CS_RAM1_read_data[29]~11_combout\ & \M2_unit|MM_CS_RAM1_read_data[28]~10_combout\
& \M2_unit|MM_CS_RAM1_read_data[27]~9_combout\ & \M2_unit|MM_CS_RAM1_read_data[26]~8_combout\ & \M2_unit|MM_CS_RAM1_read_data[25]~7_combout\ & \M2_unit|MM_CS_RAM1_read_data[24]~6_combout\ & \M2_unit|MM_CS_RAM1_read_data[23]~5_combout\ & 
\M2_unit|MM_CS_RAM1_read_data[22]~4_combout\ & \M2_unit|MM_CS_RAM1_read_data[21]~3_combout\ & \M2_unit|MM_CS_RAM1_read_data[20]~2_combout\ & \M2_unit|MM_CS_RAM1_read_data[19]~1_combout\ & \M2_unit|MM_CS_RAM1_read_data[18]~0_combout\ & gnd & gnd & gnd & 
gnd);

\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~0\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(0);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~1\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(1);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~2\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(2);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~3\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(3);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~4\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(4);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~5\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(5);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~dataout\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(6);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT1\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(7);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT2\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(8);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT3\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(9);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT4\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(10);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT5\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(11);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT6\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(12);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT7\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(13);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT8\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(14);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT9\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(15);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT10\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(16);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT11\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(17);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT12\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(18);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT13\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(19);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT14\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(20);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT15\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(21);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT16\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(22);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT17\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(23);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT18\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(24);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT19\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(25);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT20\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(26);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT21\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(27);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT22\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(28);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT23\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(29);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT24\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(30);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT25\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(31);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT26\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(32);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT27\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(33);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT28\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(34);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3~DATAOUT29\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(35);

\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1_DATAA_bus\ <= (\M2_unit|MM_CS_RAM1_read_data[17]~31_combout\ & \M2_unit|MM_CS_RAM1_read_data[16]~30_combout\ & \M2_unit|MM_CS_RAM1_read_data[15]~29_combout\ & \M2_unit|MM_CS_RAM1_read_data[14]~28_combout\
& \M2_unit|MM_CS_RAM1_read_data[13]~27_combout\ & \M2_unit|MM_CS_RAM1_read_data[12]~26_combout\ & \M2_unit|MM_CS_RAM1_read_data[11]~25_combout\ & \M2_unit|MM_CS_RAM1_read_data[10]~24_combout\ & \M2_unit|MM_CS_RAM1_read_data[9]~23_combout\ & 
\M2_unit|MM_CS_RAM1_read_data[8]~22_combout\ & \M2_unit|MM_CS_RAM1_read_data[7]~21_combout\ & \M2_unit|MM_CS_RAM1_read_data[6]~20_combout\ & \M2_unit|MM_CS_RAM1_read_data[5]~19_combout\ & \M2_unit|MM_CS_RAM1_read_data[4]~18_combout\ & 
\M2_unit|MM_CS_RAM1_read_data[3]~17_combout\ & \M2_unit|MM_CS_RAM1_read_data[2]~16_combout\ & \M2_unit|MM_CS_RAM1_read_data[1]~15_combout\ & \M2_unit|MM_CS_RAM1_read_data[0]~14_combout\);

\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1_DATAB_bus\ <= (\M2_unit|MM_CS_RAM2_read_data[0][15]~47_combout\ & \M2_unit|MM_CS_RAM2_read_data[0][14]~46_combout\ & \M2_unit|MM_CS_RAM2_read_data[0][13]~45_combout\ & 
\M2_unit|MM_CS_RAM2_read_data[0][12]~44_combout\ & \M2_unit|MM_CS_RAM2_read_data[0][11]~43_combout\ & \M2_unit|MM_CS_RAM2_read_data[0][10]~42_combout\ & \M2_unit|MM_CS_RAM2_read_data[0][9]~41_combout\ & \M2_unit|MM_CS_RAM2_read_data[0][8]~40_combout\ & 
\M2_unit|MM_CS_RAM2_read_data[0][7]~39_combout\ & \M2_unit|MM_CS_RAM2_read_data[0][6]~38_combout\ & \M2_unit|MM_CS_RAM2_read_data[0][5]~37_combout\ & \M2_unit|MM_CS_RAM2_read_data[0][4]~36_combout\ & \M2_unit|MM_CS_RAM2_read_data[0][3]~35_combout\ & 
\M2_unit|MM_CS_RAM2_read_data[0][2]~34_combout\ & \M2_unit|MM_CS_RAM2_read_data[0][1]~33_combout\ & \M2_unit|MM_CS_RAM2_read_data[0][0]~32_combout\ & gnd & gnd);

\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~0\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(0);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~1\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(1);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~dataout\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(2);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT1\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(3);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT2\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(4);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT3\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(5);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT4\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(6);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT5\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(7);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT6\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(8);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT7\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(9);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT8\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(10);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT9\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(11);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT10\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(12);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT11\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(13);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT12\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(14);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT13\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(15);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT14\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(16);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT15\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(17);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT16\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(18);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT17\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(19);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT18\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(20);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT19\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(21);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT20\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(22);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT21\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(23);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT22\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(24);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT23\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(25);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT24\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(26);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT25\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(27);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT26\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(28);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT27\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(29);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT28\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(30);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT29\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(31);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT30\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(32);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT31\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(33);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT32\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(34);
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1~DATAOUT33\ <= \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(35);

\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3_DATAA_bus\ <= (\M2_unit|MM_CS_RAM2_read_data[1][31]~63_combout\ & \M2_unit|MM_CS_RAM2_read_data[1][30]~62_combout\ & \M2_unit|MM_CS_RAM2_read_data[1][29]~61_combout\ & 
\M2_unit|MM_CS_RAM2_read_data[1][28]~60_combout\ & \M2_unit|MM_CS_RAM2_read_data[1][27]~59_combout\ & \M2_unit|MM_CS_RAM2_read_data[1][26]~58_combout\ & \M2_unit|MM_CS_RAM2_read_data[1][25]~57_combout\ & \M2_unit|MM_CS_RAM2_read_data[1][24]~56_combout\ & 
\M2_unit|MM_CS_RAM2_read_data[1][23]~55_combout\ & \M2_unit|MM_CS_RAM2_read_data[1][22]~54_combout\ & \M2_unit|MM_CS_RAM2_read_data[1][21]~53_combout\ & \M2_unit|MM_CS_RAM2_read_data[1][20]~52_combout\ & \M2_unit|MM_CS_RAM2_read_data[1][19]~51_combout\ & 
\M2_unit|MM_CS_RAM2_read_data[1][18]~50_combout\ & \M2_unit|MM_CS_RAM2_read_data[1][17]~49_combout\ & \M2_unit|MM_CS_RAM2_read_data[1][16]~48_combout\ & gnd & gnd);

\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3_DATAB_bus\ <= (\M2_unit|MM_CS_RAM1_read_data[31]~13_combout\ & \M2_unit|MM_CS_RAM1_read_data[30]~12_combout\ & \M2_unit|MM_CS_RAM1_read_data[29]~11_combout\ & \M2_unit|MM_CS_RAM1_read_data[28]~10_combout\
& \M2_unit|MM_CS_RAM1_read_data[27]~9_combout\ & \M2_unit|MM_CS_RAM1_read_data[26]~8_combout\ & \M2_unit|MM_CS_RAM1_read_data[25]~7_combout\ & \M2_unit|MM_CS_RAM1_read_data[24]~6_combout\ & \M2_unit|MM_CS_RAM1_read_data[23]~5_combout\ & 
\M2_unit|MM_CS_RAM1_read_data[22]~4_combout\ & \M2_unit|MM_CS_RAM1_read_data[21]~3_combout\ & \M2_unit|MM_CS_RAM1_read_data[20]~2_combout\ & \M2_unit|MM_CS_RAM1_read_data[19]~1_combout\ & \M2_unit|MM_CS_RAM1_read_data[18]~0_combout\ & gnd & gnd & gnd & 
gnd);

\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~0\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(0);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~1\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(1);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~2\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(2);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~3\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(3);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~4\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(4);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~5\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(5);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~dataout\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(6);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT1\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(7);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT2\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(8);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT3\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(9);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT4\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(10);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT5\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(11);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT6\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(12);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT7\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(13);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT8\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(14);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT9\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(15);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT10\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(16);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT11\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(17);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT12\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(18);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT13\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(19);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT14\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(20);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT15\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(21);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT16\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(22);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT17\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(23);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT18\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(24);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT19\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(25);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT20\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(26);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT21\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(27);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT22\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(28);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT23\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(29);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT24\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(30);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT25\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(31);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT26\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(32);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT27\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(33);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT28\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(34);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3~DATAOUT29\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(35);

\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1_DATAA_bus\ <= (\M2_unit|MM_CS_RAM1_read_data[17]~31_combout\ & \M2_unit|MM_CS_RAM1_read_data[16]~30_combout\ & \M2_unit|MM_CS_RAM1_read_data[15]~29_combout\ & \M2_unit|MM_CS_RAM1_read_data[14]~28_combout\
& \M2_unit|MM_CS_RAM1_read_data[13]~27_combout\ & \M2_unit|MM_CS_RAM1_read_data[12]~26_combout\ & \M2_unit|MM_CS_RAM1_read_data[11]~25_combout\ & \M2_unit|MM_CS_RAM1_read_data[10]~24_combout\ & \M2_unit|MM_CS_RAM1_read_data[9]~23_combout\ & 
\M2_unit|MM_CS_RAM1_read_data[8]~22_combout\ & \M2_unit|MM_CS_RAM1_read_data[7]~21_combout\ & \M2_unit|MM_CS_RAM1_read_data[6]~20_combout\ & \M2_unit|MM_CS_RAM1_read_data[5]~19_combout\ & \M2_unit|MM_CS_RAM1_read_data[4]~18_combout\ & 
\M2_unit|MM_CS_RAM1_read_data[3]~17_combout\ & \M2_unit|MM_CS_RAM1_read_data[2]~16_combout\ & \M2_unit|MM_CS_RAM1_read_data[1]~15_combout\ & \M2_unit|MM_CS_RAM1_read_data[0]~14_combout\);

\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1_DATAB_bus\ <= (\M2_unit|MM_CS_RAM2_read_data[1][31]~63_combout\ & \M2_unit|MM_CS_RAM2_read_data[1][30]~62_combout\ & \M2_unit|MM_CS_RAM2_read_data[1][29]~61_combout\ & 
\M2_unit|MM_CS_RAM2_read_data[1][28]~60_combout\ & \M2_unit|MM_CS_RAM2_read_data[1][27]~59_combout\ & \M2_unit|MM_CS_RAM2_read_data[1][26]~58_combout\ & \M2_unit|MM_CS_RAM2_read_data[1][25]~57_combout\ & \M2_unit|MM_CS_RAM2_read_data[1][24]~56_combout\ & 
\M2_unit|MM_CS_RAM2_read_data[1][23]~55_combout\ & \M2_unit|MM_CS_RAM2_read_data[1][22]~54_combout\ & \M2_unit|MM_CS_RAM2_read_data[1][21]~53_combout\ & \M2_unit|MM_CS_RAM2_read_data[1][20]~52_combout\ & \M2_unit|MM_CS_RAM2_read_data[1][19]~51_combout\ & 
\M2_unit|MM_CS_RAM2_read_data[1][18]~50_combout\ & \M2_unit|MM_CS_RAM2_read_data[1][17]~49_combout\ & \M2_unit|MM_CS_RAM2_read_data[1][16]~48_combout\ & gnd & gnd);

\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~0\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(0);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~1\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(1);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~dataout\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(2);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT1\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(3);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT2\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(4);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT3\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(5);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT4\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(6);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT5\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(7);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT6\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(8);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT7\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(9);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT8\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(10);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT9\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(11);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT10\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(12);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT11\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(13);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT12\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(14);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT13\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(15);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT14\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(16);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT15\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(17);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT16\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(18);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT17\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(19);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT18\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(20);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT19\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(21);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT20\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(22);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT21\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(23);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT22\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(24);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT23\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(25);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT24\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(26);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT25\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(27);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT26\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(28);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT27\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(29);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT28\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(30);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT29\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(31);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT30\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(32);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT31\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(33);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT32\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(34);
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1~DATAOUT33\ <= \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(35);

\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1~DATAOUT15\ & \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1~DATAOUT14\ & 
\M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1~DATAOUT13\ & \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1~DATAOUT11\ & \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1~DATAOUT10\ & 
\M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1~DATAOUT9\ & \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1~DATAOUT7\ & \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1~DATAOUT6\ & 
\M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1~DATAOUT5\ & \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1~DATAOUT3\ & \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1~DATAOUT2\ & 
\M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1~DATAOUT1\ & \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1~dataout\ & \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1~0\);

\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~0\ <= \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~dataout\ <= \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT1\ <= \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT2\ <= \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT3\ <= \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT4\ <= \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT5\ <= \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT6\ <= \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT7\ <= \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT8\ <= \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT9\ <= \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT10\ <= \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT11\ <= \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT12\ <= \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT13\ <= \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT14\ <= \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT15\ <= \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT16\ <= \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);

\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \M2_unit|Selector58~0_combout\ & \M2_unit|Selector59~0_combout\ & \M2_unit|Selector60~0_combout\ & 
\M2_unit|Selector61~0_combout\ & \~GND~combout\);

\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \M2_unit|Selector58~0_combout\ & \M2_unit|Selector59~0_combout\ & \M2_unit|Selector60~0_combout\ & 
\M2_unit|Selector61~0_combout\ & \M2_unit|WideOr16~combout\);

\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(0) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(1) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(2) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(3) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(4) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(5) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(6) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(7) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(8) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(9) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(10) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(11) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(12) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(13) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(14) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(15) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(16) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(17) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);

\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(0) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(1) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(2) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(3) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(4) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(5) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(6) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(7) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(8) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(9) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(10) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(11) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(12) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(13) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(14) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(15) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(16) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(17) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);

\M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\M2_unit|RAM1_write_data[23]~5_combout\ & \M2_unit|RAM1_write_data[23]~5_combout\ & \M2_unit|RAM1_write_data[23]~5_combout\ & 
\M2_unit|RAM1_write_data[23]~5_combout\ & \M2_unit|RAM1_write_data[23]~5_combout\ & \M2_unit|RAM1_write_data[23]~5_combout\ & \M2_unit|RAM1_write_data[23]~5_combout\ & \M2_unit|RAM1_write_data[23]~5_combout\ & \M2_unit|RAM1_write_data[23]~5_combout\ & 
\M2_unit|RAM1_write_data[22]~4_combout\ & \M2_unit|RAM1_write_data[21]~3_combout\ & \M2_unit|RAM1_write_data[20]~2_combout\ & \M2_unit|RAM1_write_data[19]~1_combout\ & \M2_unit|RAM1_write_data[18]~0_combout\ & \M2_unit|RAM1_write_data[3]~9_combout\ & 
\M2_unit|RAM1_write_data[2]~8_combout\ & \M2_unit|RAM1_write_data[1]~7_combout\ & \M2_unit|RAM1_write_data[0]~6_combout\);

\M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\~GND~combout\ & \M2_unit|Selector43~0_combout\ & \M2_unit|Selector44~0_combout\ & \M2_unit|Selector45~0_combout\ & \M2_unit|Selector46~0_combout\ & 
\M2_unit|Selector47~0_combout\ & \M2_unit|Selector48~0_combout\);

\M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(0) <= \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(1) <= \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(2) <= \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(3) <= \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(18) <= \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(19) <= \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(20) <= \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(21) <= \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(22) <= \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(23) <= \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(24) <= \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(25) <= \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(26) <= \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(27) <= \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(28) <= \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(29) <= \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(30) <= \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(31) <= \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);

\M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ <= (\M2_unit|RAM1_write_data[17]~23_combout\ & \M2_unit|RAM1_write_data[16]~22_combout\ & \M2_unit|RAM1_write_data[15]~21_combout\ & 
\M2_unit|RAM1_write_data[14]~20_combout\ & \M2_unit|RAM1_write_data[13]~19_combout\ & \M2_unit|RAM1_write_data[12]~18_combout\ & \M2_unit|RAM1_write_data[11]~17_combout\ & \M2_unit|RAM1_write_data[10]~16_combout\ & \M2_unit|RAM1_write_data[9]~15_combout\
& \M2_unit|RAM1_write_data[8]~14_combout\ & \M2_unit|RAM1_write_data[7]~13_combout\ & \M2_unit|RAM1_write_data[6]~12_combout\ & \M2_unit|RAM1_write_data[5]~11_combout\ & \M2_unit|RAM1_write_data[4]~10_combout\);

\M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\~GND~combout\ & \M2_unit|Selector43~0_combout\ & \M2_unit|Selector44~0_combout\ & \M2_unit|Selector45~0_combout\ & \M2_unit|Selector46~0_combout\ & 
\M2_unit|Selector47~0_combout\ & \M2_unit|Selector48~0_combout\);

\M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(4) <= \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);
\M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(5) <= \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(1);
\M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(6) <= \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(2);
\M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(7) <= \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(3);
\M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(8) <= \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(4);
\M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(9) <= \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(5);
\M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(10) <= \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(6);
\M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(11) <= \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(7);
\M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(12) <= \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(8);
\M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(13) <= \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(9);
\M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(14) <= \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(10);
\M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(15) <= \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(11);
\M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(16) <= \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(12);
\M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(17) <= \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(13);

\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \M2_unit|Selector58~0_combout\ & \M2_unit|Selector59~0_combout\ & \M2_unit|Selector60~0_combout\ & 
\M2_unit|Selector61~0_combout\ & \~GND~combout\);

\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \M2_unit|Selector58~0_combout\ & \M2_unit|Selector59~0_combout\ & \M2_unit|Selector60~0_combout\ & 
\M2_unit|Selector61~0_combout\ & \M2_unit|WideOr16~combout\);

\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(18) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(19) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(1);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(20) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(2);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(21) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(3);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(22) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(4);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(23) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(5);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(24) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(6);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(25) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(7);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(26) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(8);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(27) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(9);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(28) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(10);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(29) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(11);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(30) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(12);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(31) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(13);

\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(18) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(19) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(1);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(20) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(2);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(21) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(3);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(22) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(4);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(23) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(5);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(24) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(6);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(25) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(7);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(26) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(8);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(27) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(9);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(28) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(10);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(29) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(11);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(30) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(12);
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(31) <= \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(13);

\M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\M1_unit|FIR_unit|Add0~80_combout\ & \M1_unit|FIR_unit|Add0~78_combout\ & \M1_unit|FIR_unit|Add0~68_combout\ & \M1_unit|FIR_unit|Add0~58_combout\ & \M1_unit|FIR_unit|Add0~48_combout\ & 
\M1_unit|FIR_unit|Add0~38_combout\ & \M1_unit|FIR_unit|Add0~28_combout\ & \M1_unit|FIR_unit|Add0~18_combout\ & \M1_unit|FIR_unit|Add0~8_combout\);

\M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\M1_unit|FIR_unit|sel_mul_in.11~regout\ & gnd & \M1_unit|FIR_unit|sel_mul_in.10~regout\ & vcc & \M1_unit|FIR_unit|sel_mul_in.11~regout\ & vcc & \M1_unit|FIR_unit|sel_mul_in.11~regout\ & NOT 
\M1_unit|FIR_unit|sel_mul_in.10~regout\ & gnd);

\M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1~0\ <= \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1~dataout\ <= \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);

\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4_DATAA_bus\ <= (\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT29\ & \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT28\ & \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT27\
& \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT26\ & \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT25\ & \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT24\ & \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT23\
& \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT22\ & \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT21\ & \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT20\ & \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT19\
& \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT18\ & \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT17\ & \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT16\ & \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT15\
& \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT14\ & \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT13\ & \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT12\ & \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT11\
& \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT10\ & \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT9\ & \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT8\ & \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT7\ & 
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT6\ & \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT5\ & \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT4\ & \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT3\ & 
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT2\ & \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT1\ & \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~dataout\ & \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~5\ & 
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~4\ & \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~3\ & \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~2\ & \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~1\ & 
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~0\);

\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~0\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4_DATAOUT_bus\(0);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~1\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4_DATAOUT_bus\(1);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~2\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4_DATAOUT_bus\(2);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~3\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4_DATAOUT_bus\(3);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~4\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4_DATAOUT_bus\(4);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~5\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4_DATAOUT_bus\(5);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~dataout\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4_DATAOUT_bus\(6);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT1\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4_DATAOUT_bus\(7);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT2\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4_DATAOUT_bus\(8);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT3\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4_DATAOUT_bus\(9);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT4\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4_DATAOUT_bus\(10);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT5\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4_DATAOUT_bus\(11);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT6\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4_DATAOUT_bus\(12);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT7\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4_DATAOUT_bus\(13);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT8\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4_DATAOUT_bus\(14);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT9\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4_DATAOUT_bus\(15);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT10\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4_DATAOUT_bus\(16);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT11\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4_DATAOUT_bus\(17);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT12\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4_DATAOUT_bus\(18);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT13\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4_DATAOUT_bus\(19);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT14\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4_DATAOUT_bus\(20);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT15\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4_DATAOUT_bus\(21);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT16\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4_DATAOUT_bus\(22);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT17\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4_DATAOUT_bus\(23);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT18\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4_DATAOUT_bus\(24);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT19\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4_DATAOUT_bus\(25);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT20\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4_DATAOUT_bus\(26);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT21\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4_DATAOUT_bus\(27);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT22\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4_DATAOUT_bus\(28);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT23\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4_DATAOUT_bus\(29);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT24\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4_DATAOUT_bus\(30);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT25\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4_DATAOUT_bus\(31);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT26\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4_DATAOUT_bus\(32);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT27\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4_DATAOUT_bus\(33);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT28\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4_DATAOUT_bus\(34);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT29\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4_DATAOUT_bus\(35);

\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2_DATAA_bus\ <= (\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT33\ & \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT32\ & \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT31\
& \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT30\ & \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT29\ & \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT28\ & \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT27\
& \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT26\ & \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT25\ & \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT24\ & \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT23\
& \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT22\ & \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT21\ & \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT20\ & \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT19\
& \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT18\ & \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT17\ & \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT16\ & \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT15\
& \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT14\ & \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT13\ & \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT12\ & \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT11\
& \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT10\ & \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT9\ & \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT8\ & \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT7\ & 
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT6\ & \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT5\ & \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT4\ & \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT3\ & 
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT2\ & \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT1\ & \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~dataout\ & \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~1\ & 
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~0\);

\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~0\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2_DATAOUT_bus\(0);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~1\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2_DATAOUT_bus\(1);
\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(0) <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2_DATAOUT_bus\(2);
\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(1) <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2_DATAOUT_bus\(3);
\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(2) <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2_DATAOUT_bus\(4);
\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(3) <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2_DATAOUT_bus\(5);
\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(4) <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2_DATAOUT_bus\(6);
\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(5) <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2_DATAOUT_bus\(7);
\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(6) <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2_DATAOUT_bus\(8);
\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(7) <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2_DATAOUT_bus\(9);
\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(8) <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2_DATAOUT_bus\(10);
\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(9) <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2_DATAOUT_bus\(11);
\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(10) <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2_DATAOUT_bus\(12);
\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(11) <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2_DATAOUT_bus\(13);
\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(12) <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2_DATAOUT_bus\(14);
\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(13) <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2_DATAOUT_bus\(15);
\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(14) <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2_DATAOUT_bus\(16);
\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(15) <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2_DATAOUT_bus\(17);
\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(16) <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2_DATAOUT_bus\(18);
\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(17) <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2_DATAOUT_bus\(19);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT18\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2_DATAOUT_bus\(20);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT19\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2_DATAOUT_bus\(21);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT20\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2_DATAOUT_bus\(22);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT21\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2_DATAOUT_bus\(23);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT22\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2_DATAOUT_bus\(24);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT23\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2_DATAOUT_bus\(25);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT24\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2_DATAOUT_bus\(26);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT25\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2_DATAOUT_bus\(27);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT26\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2_DATAOUT_bus\(28);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT27\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2_DATAOUT_bus\(29);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT28\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2_DATAOUT_bus\(30);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT29\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2_DATAOUT_bus\(31);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT30\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2_DATAOUT_bus\(32);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT31\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2_DATAOUT_bus\(33);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT32\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2_DATAOUT_bus\(34);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT33\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2_DATAOUT_bus\(35);

\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4_DATAA_bus\ <= (\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT29\ & \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT28\ & \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT27\
& \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT26\ & \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT25\ & \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT24\ & \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT23\
& \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT22\ & \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT21\ & \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT20\ & \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT19\
& \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT18\ & \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT17\ & \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT16\ & \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT15\
& \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT14\ & \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT13\ & \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT12\ & \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT11\
& \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT10\ & \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT9\ & \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT8\ & \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT7\ & 
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT6\ & \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT5\ & \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT4\ & \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT3\ & 
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT2\ & \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT1\ & \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~dataout\ & \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~5\ & 
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~4\ & \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~3\ & \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~2\ & \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~1\ & 
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~0\);

\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~0\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4_DATAOUT_bus\(0);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~1\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4_DATAOUT_bus\(1);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~2\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4_DATAOUT_bus\(2);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~3\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4_DATAOUT_bus\(3);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~4\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4_DATAOUT_bus\(4);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~5\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4_DATAOUT_bus\(5);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~dataout\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4_DATAOUT_bus\(6);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT1\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4_DATAOUT_bus\(7);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT2\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4_DATAOUT_bus\(8);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT3\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4_DATAOUT_bus\(9);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT4\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4_DATAOUT_bus\(10);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT5\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4_DATAOUT_bus\(11);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT6\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4_DATAOUT_bus\(12);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT7\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4_DATAOUT_bus\(13);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT8\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4_DATAOUT_bus\(14);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT9\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4_DATAOUT_bus\(15);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT10\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4_DATAOUT_bus\(16);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT11\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4_DATAOUT_bus\(17);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT12\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4_DATAOUT_bus\(18);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT13\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4_DATAOUT_bus\(19);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT14\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4_DATAOUT_bus\(20);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT15\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4_DATAOUT_bus\(21);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT16\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4_DATAOUT_bus\(22);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT17\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4_DATAOUT_bus\(23);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT18\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4_DATAOUT_bus\(24);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT19\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4_DATAOUT_bus\(25);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT20\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4_DATAOUT_bus\(26);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT21\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4_DATAOUT_bus\(27);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT22\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4_DATAOUT_bus\(28);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT23\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4_DATAOUT_bus\(29);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT24\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4_DATAOUT_bus\(30);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT25\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4_DATAOUT_bus\(31);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT26\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4_DATAOUT_bus\(32);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT27\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4_DATAOUT_bus\(33);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT28\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4_DATAOUT_bus\(34);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT29\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4_DATAOUT_bus\(35);

\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT33\ & \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT32\ & \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT31\
& \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT30\ & \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT29\ & \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT28\ & \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT27\
& \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT26\ & \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT25\ & \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT24\ & \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT23\
& \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT22\ & \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT21\ & \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT20\ & \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT19\
& \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT18\ & \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT17\ & \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT15\
& \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT13\ & \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT11\
& \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT9\ & \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT7\ & 
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT5\ & \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT3\ & 
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT1\ & \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~dataout\ & \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~1\ & 
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~0\);

\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~0\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~1\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(0) <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(1) <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(2) <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(3) <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(4) <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(5) <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(6) <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(7) <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(8) <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(9) <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(10) <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(11) <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(12) <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(13) <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(14) <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(15) <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(16) <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(17) <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT18\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT19\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT20\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT21\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT22\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT23\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT24\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT25\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT26\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT27\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT28\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT29\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT30\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT31\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT32\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT33\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4_DATAA_bus\ <= (\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT29\ & \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT28\ & \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT27\
& \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT26\ & \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT25\ & \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT24\ & \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT23\
& \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT22\ & \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT21\ & \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT20\ & \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT19\
& \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT18\ & \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT17\ & \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT16\ & \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT15\
& \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT14\ & \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT13\ & \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT12\ & \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT11\
& \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT10\ & \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT9\ & \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT8\ & \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT7\ & 
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT6\ & \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT5\ & \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT4\ & \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT3\ & 
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT2\ & \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT1\ & \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~dataout\ & \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~5\ & 
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~4\ & \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~3\ & \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~2\ & \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~1\ & 
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~0\);

\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~0\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4_DATAOUT_bus\(0);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~1\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4_DATAOUT_bus\(1);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~2\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4_DATAOUT_bus\(2);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~3\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4_DATAOUT_bus\(3);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~4\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4_DATAOUT_bus\(4);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~5\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4_DATAOUT_bus\(5);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~dataout\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4_DATAOUT_bus\(6);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT1\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4_DATAOUT_bus\(7);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT2\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4_DATAOUT_bus\(8);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT3\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4_DATAOUT_bus\(9);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT4\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4_DATAOUT_bus\(10);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT5\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4_DATAOUT_bus\(11);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT6\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4_DATAOUT_bus\(12);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT7\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4_DATAOUT_bus\(13);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT8\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4_DATAOUT_bus\(14);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT9\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4_DATAOUT_bus\(15);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT10\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4_DATAOUT_bus\(16);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT11\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4_DATAOUT_bus\(17);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT12\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4_DATAOUT_bus\(18);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT13\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4_DATAOUT_bus\(19);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT14\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4_DATAOUT_bus\(20);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT15\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4_DATAOUT_bus\(21);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT16\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4_DATAOUT_bus\(22);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT17\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4_DATAOUT_bus\(23);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT18\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4_DATAOUT_bus\(24);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT19\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4_DATAOUT_bus\(25);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT20\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4_DATAOUT_bus\(26);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT21\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4_DATAOUT_bus\(27);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT22\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4_DATAOUT_bus\(28);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT23\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4_DATAOUT_bus\(29);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT24\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4_DATAOUT_bus\(30);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT25\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4_DATAOUT_bus\(31);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT26\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4_DATAOUT_bus\(32);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT27\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4_DATAOUT_bus\(33);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT28\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4_DATAOUT_bus\(34);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT29\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4_DATAOUT_bus\(35);

\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2_DATAA_bus\ <= (\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT33\ & \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT32\ & \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT31\
& \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT30\ & \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT29\ & \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT28\ & \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT27\
& \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT26\ & \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT25\ & \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT24\ & \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT23\
& \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT22\ & \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT21\ & \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT20\ & \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT19\
& \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT18\ & \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT17\ & \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT16\ & \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT15\
& \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT14\ & \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT13\ & \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT12\ & \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT11\
& \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT10\ & \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT9\ & \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT8\ & \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT7\ & 
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT6\ & \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT5\ & \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT4\ & \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT3\ & 
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT2\ & \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT1\ & \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~dataout\ & \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~1\ & 
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~0\);

\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~0\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2_DATAOUT_bus\(0);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~1\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2_DATAOUT_bus\(1);
\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(0) <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2_DATAOUT_bus\(2);
\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(1) <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2_DATAOUT_bus\(3);
\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(2) <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2_DATAOUT_bus\(4);
\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(3) <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2_DATAOUT_bus\(5);
\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(4) <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2_DATAOUT_bus\(6);
\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(5) <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2_DATAOUT_bus\(7);
\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(6) <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2_DATAOUT_bus\(8);
\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(7) <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2_DATAOUT_bus\(9);
\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(8) <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2_DATAOUT_bus\(10);
\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(9) <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2_DATAOUT_bus\(11);
\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(10) <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2_DATAOUT_bus\(12);
\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(11) <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2_DATAOUT_bus\(13);
\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(12) <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2_DATAOUT_bus\(14);
\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(13) <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2_DATAOUT_bus\(15);
\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(14) <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2_DATAOUT_bus\(16);
\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(15) <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2_DATAOUT_bus\(17);
\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(16) <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2_DATAOUT_bus\(18);
\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(17) <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2_DATAOUT_bus\(19);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT18\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2_DATAOUT_bus\(20);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT19\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2_DATAOUT_bus\(21);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT20\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2_DATAOUT_bus\(22);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT21\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2_DATAOUT_bus\(23);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT22\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2_DATAOUT_bus\(24);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT23\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2_DATAOUT_bus\(25);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT24\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2_DATAOUT_bus\(26);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT25\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2_DATAOUT_bus\(27);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT26\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2_DATAOUT_bus\(28);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT27\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2_DATAOUT_bus\(29);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT28\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2_DATAOUT_bus\(30);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT29\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2_DATAOUT_bus\(31);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT30\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2_DATAOUT_bus\(32);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT31\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2_DATAOUT_bus\(33);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT32\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2_DATAOUT_bus\(34);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT33\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2_DATAOUT_bus\(35);

\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4_DATAA_bus\ <= (\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT29\ & \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT28\ & \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT27\
& \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT26\ & \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT25\ & \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT24\ & \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT23\
& \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT22\ & \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT21\ & \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT20\ & \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT19\
& \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT18\ & \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT17\ & \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT16\ & \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT15\
& \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT14\ & \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT13\ & \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT12\ & \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT11\
& \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT10\ & \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT9\ & \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT8\ & \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT7\ & 
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT6\ & \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT5\ & \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT4\ & \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT3\ & 
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT2\ & \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT1\ & \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~dataout\ & \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~5\ & 
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~4\ & \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~3\ & \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~2\ & \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~1\ & 
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~0\);

\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~0\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4_DATAOUT_bus\(0);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~1\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4_DATAOUT_bus\(1);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~2\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4_DATAOUT_bus\(2);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~3\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4_DATAOUT_bus\(3);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~4\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4_DATAOUT_bus\(4);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~5\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4_DATAOUT_bus\(5);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~dataout\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4_DATAOUT_bus\(6);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT1\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4_DATAOUT_bus\(7);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT2\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4_DATAOUT_bus\(8);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT3\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4_DATAOUT_bus\(9);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT4\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4_DATAOUT_bus\(10);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT5\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4_DATAOUT_bus\(11);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT6\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4_DATAOUT_bus\(12);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT7\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4_DATAOUT_bus\(13);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT8\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4_DATAOUT_bus\(14);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT9\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4_DATAOUT_bus\(15);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT10\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4_DATAOUT_bus\(16);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT11\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4_DATAOUT_bus\(17);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT12\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4_DATAOUT_bus\(18);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT13\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4_DATAOUT_bus\(19);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT14\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4_DATAOUT_bus\(20);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT15\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4_DATAOUT_bus\(21);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT16\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4_DATAOUT_bus\(22);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT17\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4_DATAOUT_bus\(23);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT18\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4_DATAOUT_bus\(24);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT19\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4_DATAOUT_bus\(25);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT20\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4_DATAOUT_bus\(26);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT21\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4_DATAOUT_bus\(27);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT22\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4_DATAOUT_bus\(28);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT23\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4_DATAOUT_bus\(29);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT24\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4_DATAOUT_bus\(30);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT25\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4_DATAOUT_bus\(31);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT26\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4_DATAOUT_bus\(32);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT27\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4_DATAOUT_bus\(33);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT28\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4_DATAOUT_bus\(34);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT29\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4_DATAOUT_bus\(35);

\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2_DATAA_bus\ <= (\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT33\ & \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT32\ & \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT31\
& \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT30\ & \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT29\ & \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT28\ & \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT27\
& \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT26\ & \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT25\ & \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT24\ & \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT23\
& \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT22\ & \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT21\ & \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT20\ & \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT19\
& \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT18\ & \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT17\ & \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT16\ & \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT15\
& \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT14\ & \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT13\ & \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT12\ & \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT11\
& \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT10\ & \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT9\ & \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT8\ & \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT7\ & 
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT6\ & \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT5\ & \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT4\ & \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT3\ & 
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT2\ & \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT1\ & \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~dataout\ & \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~1\ & 
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~0\);

\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~0\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2_DATAOUT_bus\(0);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~1\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2_DATAOUT_bus\(1);
\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(0) <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2_DATAOUT_bus\(2);
\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(1) <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2_DATAOUT_bus\(3);
\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(2) <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2_DATAOUT_bus\(4);
\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(3) <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2_DATAOUT_bus\(5);
\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(4) <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2_DATAOUT_bus\(6);
\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(5) <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2_DATAOUT_bus\(7);
\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(6) <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2_DATAOUT_bus\(8);
\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(7) <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2_DATAOUT_bus\(9);
\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(8) <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2_DATAOUT_bus\(10);
\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(9) <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2_DATAOUT_bus\(11);
\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(10) <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2_DATAOUT_bus\(12);
\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(11) <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2_DATAOUT_bus\(13);
\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(12) <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2_DATAOUT_bus\(14);
\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(13) <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2_DATAOUT_bus\(15);
\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(14) <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2_DATAOUT_bus\(16);
\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(15) <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2_DATAOUT_bus\(17);
\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(16) <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2_DATAOUT_bus\(18);
\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(17) <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2_DATAOUT_bus\(19);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT18\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2_DATAOUT_bus\(20);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT19\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2_DATAOUT_bus\(21);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT20\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2_DATAOUT_bus\(22);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT21\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2_DATAOUT_bus\(23);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT22\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2_DATAOUT_bus\(24);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT23\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2_DATAOUT_bus\(25);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT24\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2_DATAOUT_bus\(26);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT25\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2_DATAOUT_bus\(27);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT26\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2_DATAOUT_bus\(28);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT27\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2_DATAOUT_bus\(29);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT28\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2_DATAOUT_bus\(30);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT29\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2_DATAOUT_bus\(31);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT30\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2_DATAOUT_bus\(32);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT31\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2_DATAOUT_bus\(33);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT32\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2_DATAOUT_bus\(34);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT33\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2_DATAOUT_bus\(35);

\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3_DATAA_bus\ <= (\M2_unit|MM_CT_RAM2_read_data[1][15]~15_combout\ & \M2_unit|MM_CT_RAM2_read_data[1][14]~14_combout\ & \M2_unit|MM_CT_RAM2_read_data[1][13]~13_combout\ & 
\M2_unit|MM_CT_RAM2_read_data[1][12]~12_combout\ & \M2_unit|MM_CT_RAM2_read_data[1][11]~11_combout\ & \M2_unit|MM_CT_RAM2_read_data[1][10]~10_combout\ & \M2_unit|MM_CT_RAM2_read_data[1][9]~9_combout\ & \M2_unit|MM_CT_RAM2_read_data[1][8]~8_combout\ & 
\M2_unit|MM_CT_RAM2_read_data[1][7]~7_combout\ & \M2_unit|MM_CT_RAM2_read_data[1][6]~6_combout\ & \M2_unit|MM_CT_RAM2_read_data[1][5]~5_combout\ & \M2_unit|MM_CT_RAM2_read_data[1][4]~4_combout\ & \M2_unit|MM_CT_RAM2_read_data[1][3]~3_combout\ & 
\M2_unit|MM_CT_RAM2_read_data[1][2]~2_combout\ & \M2_unit|MM_CT_RAM2_read_data[1][1]~1_combout\ & \M2_unit|MM_CT_RAM2_read_data[1][0]~0_combout\ & gnd & gnd);

\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3_DATAB_bus\ <= (\M2_unit|MM_CT_RAM0_read_data[31]~13_combout\ & \M2_unit|MM_CT_RAM0_read_data[30]~12_combout\ & \M2_unit|MM_CT_RAM0_read_data[29]~11_combout\ & \M2_unit|MM_CT_RAM0_read_data[28]~10_combout\
& \M2_unit|MM_CT_RAM0_read_data[27]~9_combout\ & \M2_unit|MM_CT_RAM0_read_data[26]~8_combout\ & \M2_unit|MM_CT_RAM0_read_data[25]~7_combout\ & \M2_unit|MM_CT_RAM0_read_data[24]~6_combout\ & \M2_unit|MM_CT_RAM0_read_data[23]~5_combout\ & 
\M2_unit|MM_CT_RAM0_read_data[22]~4_combout\ & \M2_unit|MM_CT_RAM0_read_data[21]~3_combout\ & \M2_unit|MM_CT_RAM0_read_data[20]~2_combout\ & \M2_unit|MM_CT_RAM0_read_data[19]~1_combout\ & \M2_unit|MM_CT_RAM0_read_data[18]~0_combout\ & gnd & gnd & gnd & 
gnd);

\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~0\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(0);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~1\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(1);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~2\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(2);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~3\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(3);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~4\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(4);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~5\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(5);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~dataout\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(6);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT1\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(7);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT2\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(8);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT3\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(9);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT4\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(10);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT5\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(11);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT6\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(12);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT7\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(13);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT8\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(14);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT9\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(15);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT10\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(16);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT11\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(17);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT12\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(18);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT13\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(19);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT14\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(20);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT15\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(21);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT16\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(22);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT17\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(23);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT18\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(24);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT19\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(25);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT20\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(26);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT21\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(27);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT22\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(28);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT23\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(29);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT24\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(30);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT25\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(31);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT26\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(32);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT27\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(33);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT28\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(34);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3~DATAOUT29\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(35);

\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1_DATAA_bus\ <= (\M2_unit|MM_CT_RAM0_read_data[17]~31_combout\ & \M2_unit|MM_CT_RAM0_read_data[16]~30_combout\ & \M2_unit|MM_CT_RAM0_read_data[15]~29_combout\ & \M2_unit|MM_CT_RAM0_read_data[14]~28_combout\
& \M2_unit|MM_CT_RAM0_read_data[13]~27_combout\ & \M2_unit|MM_CT_RAM0_read_data[12]~26_combout\ & \M2_unit|MM_CT_RAM0_read_data[11]~25_combout\ & \M2_unit|MM_CT_RAM0_read_data[10]~24_combout\ & \M2_unit|MM_CT_RAM0_read_data[9]~23_combout\ & 
\M2_unit|MM_CT_RAM0_read_data[8]~22_combout\ & \M2_unit|MM_CT_RAM0_read_data[7]~21_combout\ & \M2_unit|MM_CT_RAM0_read_data[6]~20_combout\ & \M2_unit|MM_CT_RAM0_read_data[5]~19_combout\ & \M2_unit|MM_CT_RAM0_read_data[4]~18_combout\ & 
\M2_unit|MM_CT_RAM0_read_data[3]~17_combout\ & \M2_unit|MM_CT_RAM0_read_data[2]~16_combout\ & \M2_unit|MM_CT_RAM0_read_data[1]~15_combout\ & \M2_unit|MM_CT_RAM0_read_data[0]~14_combout\);

\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1_DATAB_bus\ <= (\M2_unit|MM_CT_RAM2_read_data[1][15]~15_combout\ & \M2_unit|MM_CT_RAM2_read_data[1][14]~14_combout\ & \M2_unit|MM_CT_RAM2_read_data[1][13]~13_combout\ & 
\M2_unit|MM_CT_RAM2_read_data[1][12]~12_combout\ & \M2_unit|MM_CT_RAM2_read_data[1][11]~11_combout\ & \M2_unit|MM_CT_RAM2_read_data[1][10]~10_combout\ & \M2_unit|MM_CT_RAM2_read_data[1][9]~9_combout\ & \M2_unit|MM_CT_RAM2_read_data[1][8]~8_combout\ & 
\M2_unit|MM_CT_RAM2_read_data[1][7]~7_combout\ & \M2_unit|MM_CT_RAM2_read_data[1][6]~6_combout\ & \M2_unit|MM_CT_RAM2_read_data[1][5]~5_combout\ & \M2_unit|MM_CT_RAM2_read_data[1][4]~4_combout\ & \M2_unit|MM_CT_RAM2_read_data[1][3]~3_combout\ & 
\M2_unit|MM_CT_RAM2_read_data[1][2]~2_combout\ & \M2_unit|MM_CT_RAM2_read_data[1][1]~1_combout\ & \M2_unit|MM_CT_RAM2_read_data[1][0]~0_combout\ & gnd & gnd);

\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~0\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(0);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~1\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(1);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~dataout\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(2);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT1\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(3);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT2\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(4);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT3\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(5);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT4\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(6);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT5\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(7);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT6\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(8);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT7\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(9);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT8\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(10);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT9\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(11);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT10\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(12);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT11\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(13);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT12\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(14);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT13\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(15);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT14\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(16);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT15\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(17);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT16\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(18);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT17\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(19);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT18\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(20);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT19\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(21);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT20\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(22);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT21\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(23);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT22\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(24);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT23\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(25);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT24\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(26);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT25\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(27);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT26\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(28);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT27\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(29);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT28\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(30);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT29\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(31);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT30\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(32);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT31\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(33);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT32\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(34);
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1~DATAOUT33\ <= \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(35);

\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3_DATAA_bus\ <= (\M2_unit|MM_CT_RAM2_read_data[0][31]~31_combout\ & \M2_unit|MM_CT_RAM2_read_data[0][30]~30_combout\ & \M2_unit|MM_CT_RAM2_read_data[0][29]~29_combout\ & 
\M2_unit|MM_CT_RAM2_read_data[0][28]~28_combout\ & \M2_unit|MM_CT_RAM2_read_data[0][27]~27_combout\ & \M2_unit|MM_CT_RAM2_read_data[0][26]~26_combout\ & \M2_unit|MM_CT_RAM2_read_data[0][25]~25_combout\ & \M2_unit|MM_CT_RAM2_read_data[0][24]~24_combout\ & 
\M2_unit|MM_CT_RAM2_read_data[0][23]~23_combout\ & \M2_unit|MM_CT_RAM2_read_data[0][22]~22_combout\ & \M2_unit|MM_CT_RAM2_read_data[0][21]~21_combout\ & \M2_unit|MM_CT_RAM2_read_data[0][20]~20_combout\ & \M2_unit|MM_CT_RAM2_read_data[0][19]~19_combout\ & 
\M2_unit|MM_CT_RAM2_read_data[0][18]~18_combout\ & \M2_unit|MM_CT_RAM2_read_data[0][17]~17_combout\ & \M2_unit|MM_CT_RAM2_read_data[0][16]~16_combout\ & gnd & gnd);

\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3_DATAB_bus\ <= (\M2_unit|MM_CT_RAM0_read_data[31]~13_combout\ & \M2_unit|MM_CT_RAM0_read_data[30]~12_combout\ & \M2_unit|MM_CT_RAM0_read_data[29]~11_combout\ & \M2_unit|MM_CT_RAM0_read_data[28]~10_combout\
& \M2_unit|MM_CT_RAM0_read_data[27]~9_combout\ & \M2_unit|MM_CT_RAM0_read_data[26]~8_combout\ & \M2_unit|MM_CT_RAM0_read_data[25]~7_combout\ & \M2_unit|MM_CT_RAM0_read_data[24]~6_combout\ & \M2_unit|MM_CT_RAM0_read_data[23]~5_combout\ & 
\M2_unit|MM_CT_RAM0_read_data[22]~4_combout\ & \M2_unit|MM_CT_RAM0_read_data[21]~3_combout\ & \M2_unit|MM_CT_RAM0_read_data[20]~2_combout\ & \M2_unit|MM_CT_RAM0_read_data[19]~1_combout\ & \M2_unit|MM_CT_RAM0_read_data[18]~0_combout\ & gnd & gnd & gnd & 
gnd);

\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~0\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(0);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~1\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(1);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~2\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(2);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~3\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(3);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~4\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(4);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~5\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(5);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~dataout\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(6);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT1\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(7);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT2\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(8);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT3\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(9);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT4\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(10);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT5\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(11);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT6\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(12);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT7\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(13);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT8\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(14);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT9\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(15);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT10\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(16);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT11\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(17);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT12\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(18);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT13\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(19);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT14\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(20);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT15\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(21);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT16\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(22);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT17\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(23);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT18\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(24);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT19\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(25);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT20\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(26);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT21\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(27);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT22\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(28);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT23\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(29);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT24\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(30);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT25\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(31);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT26\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(32);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT27\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(33);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT28\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(34);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3~DATAOUT29\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(35);

\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\M2_unit|MM_CT_RAM0_read_data[17]~31_combout\ & \M2_unit|MM_CT_RAM0_read_data[16]~30_combout\ & \M2_unit|MM_CT_RAM0_read_data[15]~29_combout\ & \M2_unit|MM_CT_RAM0_read_data[14]~28_combout\
& \M2_unit|MM_CT_RAM0_read_data[13]~27_combout\ & \M2_unit|MM_CT_RAM0_read_data[12]~26_combout\ & \M2_unit|MM_CT_RAM0_read_data[11]~25_combout\ & \M2_unit|MM_CT_RAM0_read_data[10]~24_combout\ & \M2_unit|MM_CT_RAM0_read_data[9]~23_combout\ & 
\M2_unit|MM_CT_RAM0_read_data[8]~22_combout\ & \M2_unit|MM_CT_RAM0_read_data[7]~21_combout\ & \M2_unit|MM_CT_RAM0_read_data[6]~20_combout\ & \M2_unit|MM_CT_RAM0_read_data[5]~19_combout\ & \M2_unit|MM_CT_RAM0_read_data[4]~18_combout\ & 
\M2_unit|MM_CT_RAM0_read_data[3]~17_combout\ & \M2_unit|MM_CT_RAM0_read_data[2]~16_combout\ & \M2_unit|MM_CT_RAM0_read_data[1]~15_combout\ & \M2_unit|MM_CT_RAM0_read_data[0]~14_combout\);

\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\M2_unit|MM_CT_RAM2_read_data[0][31]~31_combout\ & \M2_unit|MM_CT_RAM2_read_data[0][30]~30_combout\ & \M2_unit|MM_CT_RAM2_read_data[0][29]~29_combout\ & 
\M2_unit|MM_CT_RAM2_read_data[0][28]~28_combout\ & \M2_unit|MM_CT_RAM2_read_data[0][27]~27_combout\ & \M2_unit|MM_CT_RAM2_read_data[0][26]~26_combout\ & \M2_unit|MM_CT_RAM2_read_data[0][25]~25_combout\ & \M2_unit|MM_CT_RAM2_read_data[0][24]~24_combout\ & 
\M2_unit|MM_CT_RAM2_read_data[0][23]~23_combout\ & \M2_unit|MM_CT_RAM2_read_data[0][22]~22_combout\ & \M2_unit|MM_CT_RAM2_read_data[0][21]~21_combout\ & \M2_unit|MM_CT_RAM2_read_data[0][20]~20_combout\ & \M2_unit|MM_CT_RAM2_read_data[0][19]~19_combout\ & 
\M2_unit|MM_CT_RAM2_read_data[0][18]~18_combout\ & \M2_unit|MM_CT_RAM2_read_data[0][17]~17_combout\ & \M2_unit|MM_CT_RAM2_read_data[0][16]~16_combout\ & gnd & gnd);

\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~0\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~1\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~dataout\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT32\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1~DATAOUT33\ <= \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3_DATAA_bus\ <= (\M2_unit|MM_CT_RAM2_read_data[0][15]~47_combout\ & \M2_unit|MM_CT_RAM2_read_data[0][14]~46_combout\ & \M2_unit|MM_CT_RAM2_read_data[0][13]~45_combout\ & 
\M2_unit|MM_CT_RAM2_read_data[0][12]~44_combout\ & \M2_unit|MM_CT_RAM2_read_data[0][11]~43_combout\ & \M2_unit|MM_CT_RAM2_read_data[0][10]~42_combout\ & \M2_unit|MM_CT_RAM2_read_data[0][9]~41_combout\ & \M2_unit|MM_CT_RAM2_read_data[0][8]~40_combout\ & 
\M2_unit|MM_CT_RAM2_read_data[0][7]~39_combout\ & \M2_unit|MM_CT_RAM2_read_data[0][6]~38_combout\ & \M2_unit|MM_CT_RAM2_read_data[0][5]~37_combout\ & \M2_unit|MM_CT_RAM2_read_data[0][4]~36_combout\ & \M2_unit|MM_CT_RAM2_read_data[0][3]~35_combout\ & 
\M2_unit|MM_CT_RAM2_read_data[0][2]~34_combout\ & \M2_unit|MM_CT_RAM2_read_data[0][1]~33_combout\ & \M2_unit|MM_CT_RAM2_read_data[0][0]~32_combout\ & gnd & gnd);

\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3_DATAB_bus\ <= (\M2_unit|MM_CT_RAM0_read_data[31]~13_combout\ & \M2_unit|MM_CT_RAM0_read_data[30]~12_combout\ & \M2_unit|MM_CT_RAM0_read_data[29]~11_combout\ & \M2_unit|MM_CT_RAM0_read_data[28]~10_combout\
& \M2_unit|MM_CT_RAM0_read_data[27]~9_combout\ & \M2_unit|MM_CT_RAM0_read_data[26]~8_combout\ & \M2_unit|MM_CT_RAM0_read_data[25]~7_combout\ & \M2_unit|MM_CT_RAM0_read_data[24]~6_combout\ & \M2_unit|MM_CT_RAM0_read_data[23]~5_combout\ & 
\M2_unit|MM_CT_RAM0_read_data[22]~4_combout\ & \M2_unit|MM_CT_RAM0_read_data[21]~3_combout\ & \M2_unit|MM_CT_RAM0_read_data[20]~2_combout\ & \M2_unit|MM_CT_RAM0_read_data[19]~1_combout\ & \M2_unit|MM_CT_RAM0_read_data[18]~0_combout\ & gnd & gnd & gnd & 
gnd);

\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~0\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(0);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~1\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(1);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~2\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(2);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~3\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(3);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~4\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(4);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~5\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(5);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~dataout\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(6);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT1\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(7);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT2\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(8);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT3\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(9);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT4\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(10);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT5\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(11);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT6\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(12);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT7\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(13);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT8\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(14);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT9\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(15);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT10\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(16);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT11\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(17);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT12\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(18);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT13\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(19);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT14\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(20);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT15\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(21);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT16\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(22);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT17\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(23);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT18\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(24);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT19\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(25);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT20\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(26);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT21\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(27);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT22\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(28);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT23\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(29);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT24\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(30);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT25\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(31);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT26\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(32);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT27\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(33);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT28\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(34);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3~DATAOUT29\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(35);

\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1_DATAA_bus\ <= (\M2_unit|MM_CT_RAM0_read_data[17]~31_combout\ & \M2_unit|MM_CT_RAM0_read_data[16]~30_combout\ & \M2_unit|MM_CT_RAM0_read_data[15]~29_combout\ & \M2_unit|MM_CT_RAM0_read_data[14]~28_combout\
& \M2_unit|MM_CT_RAM0_read_data[13]~27_combout\ & \M2_unit|MM_CT_RAM0_read_data[12]~26_combout\ & \M2_unit|MM_CT_RAM0_read_data[11]~25_combout\ & \M2_unit|MM_CT_RAM0_read_data[10]~24_combout\ & \M2_unit|MM_CT_RAM0_read_data[9]~23_combout\ & 
\M2_unit|MM_CT_RAM0_read_data[8]~22_combout\ & \M2_unit|MM_CT_RAM0_read_data[7]~21_combout\ & \M2_unit|MM_CT_RAM0_read_data[6]~20_combout\ & \M2_unit|MM_CT_RAM0_read_data[5]~19_combout\ & \M2_unit|MM_CT_RAM0_read_data[4]~18_combout\ & 
\M2_unit|MM_CT_RAM0_read_data[3]~17_combout\ & \M2_unit|MM_CT_RAM0_read_data[2]~16_combout\ & \M2_unit|MM_CT_RAM0_read_data[1]~15_combout\ & \M2_unit|MM_CT_RAM0_read_data[0]~14_combout\);

\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1_DATAB_bus\ <= (\M2_unit|MM_CT_RAM2_read_data[0][15]~47_combout\ & \M2_unit|MM_CT_RAM2_read_data[0][14]~46_combout\ & \M2_unit|MM_CT_RAM2_read_data[0][13]~45_combout\ & 
\M2_unit|MM_CT_RAM2_read_data[0][12]~44_combout\ & \M2_unit|MM_CT_RAM2_read_data[0][11]~43_combout\ & \M2_unit|MM_CT_RAM2_read_data[0][10]~42_combout\ & \M2_unit|MM_CT_RAM2_read_data[0][9]~41_combout\ & \M2_unit|MM_CT_RAM2_read_data[0][8]~40_combout\ & 
\M2_unit|MM_CT_RAM2_read_data[0][7]~39_combout\ & \M2_unit|MM_CT_RAM2_read_data[0][6]~38_combout\ & \M2_unit|MM_CT_RAM2_read_data[0][5]~37_combout\ & \M2_unit|MM_CT_RAM2_read_data[0][4]~36_combout\ & \M2_unit|MM_CT_RAM2_read_data[0][3]~35_combout\ & 
\M2_unit|MM_CT_RAM2_read_data[0][2]~34_combout\ & \M2_unit|MM_CT_RAM2_read_data[0][1]~33_combout\ & \M2_unit|MM_CT_RAM2_read_data[0][0]~32_combout\ & gnd & gnd);

\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~0\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(0);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~1\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(1);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~dataout\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(2);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT1\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(3);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT2\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(4);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT3\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(5);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT4\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(6);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT5\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(7);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT6\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(8);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT7\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(9);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT8\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(10);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT9\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(11);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT10\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(12);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT11\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(13);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT12\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(14);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT13\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(15);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT14\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(16);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT15\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(17);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT16\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(18);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT17\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(19);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT18\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(20);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT19\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(21);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT20\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(22);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT21\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(23);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT22\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(24);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT23\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(25);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT24\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(26);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT25\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(27);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT26\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(28);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT27\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(29);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT28\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(30);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT29\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(31);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT30\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(32);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT31\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(33);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT32\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(34);
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1~DATAOUT33\ <= \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(35);

\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3_DATAA_bus\ <= (\M2_unit|MM_CT_RAM2_read_data[1][31]~63_combout\ & \M2_unit|MM_CT_RAM2_read_data[1][30]~62_combout\ & \M2_unit|MM_CT_RAM2_read_data[1][29]~61_combout\ & 
\M2_unit|MM_CT_RAM2_read_data[1][28]~60_combout\ & \M2_unit|MM_CT_RAM2_read_data[1][27]~59_combout\ & \M2_unit|MM_CT_RAM2_read_data[1][26]~58_combout\ & \M2_unit|MM_CT_RAM2_read_data[1][25]~57_combout\ & \M2_unit|MM_CT_RAM2_read_data[1][24]~56_combout\ & 
\M2_unit|MM_CT_RAM2_read_data[1][23]~55_combout\ & \M2_unit|MM_CT_RAM2_read_data[1][22]~54_combout\ & \M2_unit|MM_CT_RAM2_read_data[1][21]~53_combout\ & \M2_unit|MM_CT_RAM2_read_data[1][20]~52_combout\ & \M2_unit|MM_CT_RAM2_read_data[1][19]~51_combout\ & 
\M2_unit|MM_CT_RAM2_read_data[1][18]~50_combout\ & \M2_unit|MM_CT_RAM2_read_data[1][17]~49_combout\ & \M2_unit|MM_CT_RAM2_read_data[1][16]~48_combout\ & gnd & gnd);

\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3_DATAB_bus\ <= (\M2_unit|MM_CT_RAM0_read_data[31]~13_combout\ & \M2_unit|MM_CT_RAM0_read_data[30]~12_combout\ & \M2_unit|MM_CT_RAM0_read_data[29]~11_combout\ & \M2_unit|MM_CT_RAM0_read_data[28]~10_combout\
& \M2_unit|MM_CT_RAM0_read_data[27]~9_combout\ & \M2_unit|MM_CT_RAM0_read_data[26]~8_combout\ & \M2_unit|MM_CT_RAM0_read_data[25]~7_combout\ & \M2_unit|MM_CT_RAM0_read_data[24]~6_combout\ & \M2_unit|MM_CT_RAM0_read_data[23]~5_combout\ & 
\M2_unit|MM_CT_RAM0_read_data[22]~4_combout\ & \M2_unit|MM_CT_RAM0_read_data[21]~3_combout\ & \M2_unit|MM_CT_RAM0_read_data[20]~2_combout\ & \M2_unit|MM_CT_RAM0_read_data[19]~1_combout\ & \M2_unit|MM_CT_RAM0_read_data[18]~0_combout\ & gnd & gnd & gnd & 
gnd);

\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~0\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(0);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~1\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(1);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~2\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(2);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~3\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(3);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~4\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(4);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~5\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(5);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~dataout\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(6);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT1\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(7);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT2\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(8);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT3\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(9);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT4\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(10);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT5\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(11);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT6\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(12);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT7\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(13);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT8\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(14);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT9\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(15);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT10\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(16);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT11\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(17);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT12\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(18);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT13\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(19);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT14\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(20);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT15\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(21);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT16\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(22);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT17\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(23);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT18\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(24);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT19\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(25);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT20\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(26);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT21\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(27);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT22\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(28);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT23\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(29);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT24\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(30);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT25\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(31);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT26\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(32);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT27\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(33);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT28\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(34);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3~DATAOUT29\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(35);

\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1_DATAA_bus\ <= (\M2_unit|MM_CT_RAM0_read_data[17]~31_combout\ & \M2_unit|MM_CT_RAM0_read_data[16]~30_combout\ & \M2_unit|MM_CT_RAM0_read_data[15]~29_combout\ & \M2_unit|MM_CT_RAM0_read_data[14]~28_combout\
& \M2_unit|MM_CT_RAM0_read_data[13]~27_combout\ & \M2_unit|MM_CT_RAM0_read_data[12]~26_combout\ & \M2_unit|MM_CT_RAM0_read_data[11]~25_combout\ & \M2_unit|MM_CT_RAM0_read_data[10]~24_combout\ & \M2_unit|MM_CT_RAM0_read_data[9]~23_combout\ & 
\M2_unit|MM_CT_RAM0_read_data[8]~22_combout\ & \M2_unit|MM_CT_RAM0_read_data[7]~21_combout\ & \M2_unit|MM_CT_RAM0_read_data[6]~20_combout\ & \M2_unit|MM_CT_RAM0_read_data[5]~19_combout\ & \M2_unit|MM_CT_RAM0_read_data[4]~18_combout\ & 
\M2_unit|MM_CT_RAM0_read_data[3]~17_combout\ & \M2_unit|MM_CT_RAM0_read_data[2]~16_combout\ & \M2_unit|MM_CT_RAM0_read_data[1]~15_combout\ & \M2_unit|MM_CT_RAM0_read_data[0]~14_combout\);

\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1_DATAB_bus\ <= (\M2_unit|MM_CT_RAM2_read_data[1][31]~63_combout\ & \M2_unit|MM_CT_RAM2_read_data[1][30]~62_combout\ & \M2_unit|MM_CT_RAM2_read_data[1][29]~61_combout\ & 
\M2_unit|MM_CT_RAM2_read_data[1][28]~60_combout\ & \M2_unit|MM_CT_RAM2_read_data[1][27]~59_combout\ & \M2_unit|MM_CT_RAM2_read_data[1][26]~58_combout\ & \M2_unit|MM_CT_RAM2_read_data[1][25]~57_combout\ & \M2_unit|MM_CT_RAM2_read_data[1][24]~56_combout\ & 
\M2_unit|MM_CT_RAM2_read_data[1][23]~55_combout\ & \M2_unit|MM_CT_RAM2_read_data[1][22]~54_combout\ & \M2_unit|MM_CT_RAM2_read_data[1][21]~53_combout\ & \M2_unit|MM_CT_RAM2_read_data[1][20]~52_combout\ & \M2_unit|MM_CT_RAM2_read_data[1][19]~51_combout\ & 
\M2_unit|MM_CT_RAM2_read_data[1][18]~50_combout\ & \M2_unit|MM_CT_RAM2_read_data[1][17]~49_combout\ & \M2_unit|MM_CT_RAM2_read_data[1][16]~48_combout\ & gnd & gnd);

\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~0\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(0);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~1\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(1);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~dataout\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(2);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT1\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(3);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT2\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(4);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT3\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(5);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT4\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(6);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT5\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(7);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT6\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(8);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT7\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(9);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT8\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(10);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT9\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(11);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT10\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(12);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT11\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(13);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT12\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(14);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT13\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(15);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT14\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(16);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT15\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(17);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT16\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(18);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT17\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(19);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT18\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(20);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT19\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(21);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT20\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(22);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT21\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(23);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT22\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(24);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT23\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(25);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT24\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(26);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT25\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(27);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT26\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(28);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT27\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(29);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT28\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(30);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT29\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(31);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT30\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(32);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT31\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(33);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT32\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(34);
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1~DATAOUT33\ <= \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(35);

\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\M2_unit|RAM0_write_data[0][23]~8_combout\ & \M2_unit|RAM0_write_data[0][23]~8_combout\ & \M2_unit|RAM0_write_data[0][23]~8_combout\ & 
\M2_unit|RAM0_write_data[0][23]~8_combout\ & \M2_unit|RAM0_write_data[0][23]~8_combout\ & \M2_unit|RAM0_write_data[0][23]~8_combout\ & \M2_unit|RAM0_write_data[0][7]~38_combout\ & \M2_unit|RAM0_write_data[0][6]~36_combout\ & 
\M2_unit|RAM0_write_data[0][5]~34_combout\ & \M2_unit|RAM0_write_data[0][4]~32_combout\ & \M2_unit|RAM0_write_data[0][3]~30_combout\ & \M2_unit|RAM0_write_data[0][2]~28_combout\ & \M2_unit|RAM0_write_data[0][1]~26_combout\ & 
\M2_unit|RAM0_write_data[0][0]~24_combout\);

\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ <= (\M2_unit|RAM0_write_data[1][23]~1_combout\ & \M2_unit|RAM0_write_data[1][23]~1_combout\ & \M2_unit|RAM0_write_data[1][23]~1_combout\ & 
\M2_unit|RAM0_write_data[1][23]~1_combout\ & \M2_unit|RAM0_write_data[1][23]~1_combout\ & \M2_unit|RAM0_write_data[1][23]~1_combout\ & \M2_unit|RAM0_write_data[1][7]~39_combout\ & \M2_unit|RAM0_write_data[1][6]~37_combout\ & 
\M2_unit|RAM0_write_data[1][5]~35_combout\ & \M2_unit|RAM0_write_data[1][4]~33_combout\ & \M2_unit|RAM0_write_data[1][3]~31_combout\ & \M2_unit|RAM0_write_data[1][2]~29_combout\ & \M2_unit|RAM0_write_data[1][1]~27_combout\ & 
\M2_unit|RAM0_write_data[1][0]~25_combout\);

\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\~GND~combout\ & \M2_unit|Selector36~0_combout\ & \M2_unit|Selector37~0_combout\ & \M2_unit|Selector38~0_combout\ & \M2_unit|Selector39~0_combout\ & 
\M2_unit|Selector40~0_combout\ & \M2_unit|Selector41~0_combout\);

\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\M2_unit|RAM0_address~0_combout\ & \M2_unit|Selector29~2_combout\ & \M2_unit|Selector30~2_combout\ & \M2_unit|Selector31~2_combout\ & 
\M2_unit|Selector32~2_combout\ & \M2_unit|Selector33~2_combout\ & \M2_unit|Selector34~2_combout\);

\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(0) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(1) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(2) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(3) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(4) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(5) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(6) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(7) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(26) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(27) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(28) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(29) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(30) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(31) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);

\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(0) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(1) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(2) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(3) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(4) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(5) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(6) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(7) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(26) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(27) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(28) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(29) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(30) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(31) <= \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);

\SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0\);

\SWITCH_I[17]~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \SWITCH_I~combout\(17));

\resetn~0clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \resetn~0_combout\);

\CLOCK_50_I~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \CLOCK_50_I~combout\);
\UART_unit|ALT_INV_UART_SRAM_state.S_US_WRITE_SECOND_BYTE~regout\ <= NOT \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~regout\;
\SRAM_unit|Clock_100_PLL_inst|altpll_component|ALT_INV__clk0~clkctrl_outclk\ <= NOT \SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl_outclk\;
\unit3|ALT_INV_Decoder0~6_combout\ <= NOT \unit3|Decoder0~6_combout\;
\unit3|ALT_INV_Decoder0~5_combout\ <= NOT \unit3|Decoder0~5_combout\;
\M1_unit|FIR_unit|ALT_INV_sel_mul_in.10~regout\ <= NOT \M1_unit|FIR_unit|sel_mul_in.10~regout\;
\M1_unit|ALT_INV_line_start~regout\ <= NOT \M1_unit|line_start~regout\;
\M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.00~regout\ <= NOT \M1_unit|RGB_unit|sel_rgb_mul.00~regout\;
\M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.01~regout\ <= NOT \M1_unit|RGB_unit|sel_rgb_mul.01~regout\;
\M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.10~regout\ <= NOT \M1_unit|RGB_unit|sel_rgb_mul.10~regout\;
\M1_unit|ALT_INV_state.S_END_LINE_5~regout\ <= NOT \M1_unit|state.S_END_LINE_5~regout\;
\M1_unit|ALT_INV_state.S_RUN_5~regout\ <= NOT \M1_unit|state.S_RUN_5~regout\;
\M2_unit|WS_unit|ALT_INV_state.S_WS_LO_2~regout\ <= NOT \M2_unit|WS_unit|state.S_WS_LO_2~regout\;
\M2_unit|FS_unit|ALT_INV_state.S_FS_START~regout\ <= NOT \M2_unit|FS_unit|state.S_FS_START~regout\;
\M2_unit|FS_unit|ALT_INV_state.S_FS_LO_3~regout\ <= NOT \M2_unit|FS_unit|state.S_FS_LO_3~regout\;
\UART_unit|UART_RX|ALT_INV_Empty~regout\ <= NOT \UART_unit|UART_RX|Empty~regout\;
\M1_unit|ALT_INV_state.S_M1_IDLE~regout\ <= NOT \M1_unit|state.S_M1_IDLE~regout\;
\SRAM_unit|ALT_INV_SRAM_WE_N_O~regout\ <= NOT \SRAM_unit|SRAM_WE_N_O~regout\;
\SRAM_unit|ALT_INV_SRAM_CE_N_O~regout\ <= NOT \SRAM_unit|SRAM_CE_N_O~regout\;
\unit7|ALT_INV_WideOr0~0_combout\ <= NOT \unit7|WideOr0~0_combout\;
\unit6|ALT_INV_WideOr0~0_combout\ <= NOT \unit6|WideOr0~0_combout\;
\unit5|ALT_INV_WideOr0~0_combout\ <= NOT \unit5|WideOr0~0_combout\;
\unit4|ALT_INV_WideOr0~0_combout\ <= NOT \unit4|WideOr0~0_combout\;
\ALT_INV_Selector10~2_combout\ <= NOT \Selector10~2_combout\;
\unit2|ALT_INV_WideOr0~0_combout\ <= NOT \unit2|WideOr0~0_combout\;
\unit1|ALT_INV_WideOr0~0_combout\ <= NOT \unit1|WideOr0~0_combout\;
\unit0|ALT_INV_WideOr0~0_combout\ <= NOT \unit0|WideOr0~0_combout\;
\ALT_INV_state.S_TOP_IDLE~regout\ <= NOT \state.S_TOP_IDLE~regout\;
\ALT_INV_resetn~0_combout\ <= NOT \resetn~0_combout\;

-- Location: LCFF_X47_Y24_N9
\M1_unit|SRAM_address[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector76~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|SRAM_address[6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_address\(4));

-- Location: LCFF_X47_Y24_N21
\M1_unit|SRAM_address[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector74~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|SRAM_address[6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_address\(6));

-- Location: LCFF_X31_Y19_N1
\M2_unit|WS_unit|SRAM_address[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|Selector29~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|FS_unit|ALT_INV_state.S_FS_START~regout\,
	ena => \M2_unit|WS_unit|SRAM_address[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|SRAM_address\(6));

-- Location: LCFF_X47_Y24_N7
\M1_unit|SRAM_address[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector73~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|SRAM_address[6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_address\(7));

-- Location: LCFF_X33_Y19_N1
\M2_unit|WS_unit|SRAM_address[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|Add4~5_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|FS_unit|ALT_INV_state.S_FS_START~regout\,
	ena => \M2_unit|WS_unit|SRAM_address[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|SRAM_address\(9));

-- Location: LCFF_X33_Y19_N3
\M2_unit|WS_unit|SRAM_address[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|Add4~8_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|FS_unit|ALT_INV_state.S_FS_START~regout\,
	ena => \M2_unit|WS_unit|SRAM_address[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|SRAM_address\(10));

-- Location: LCFF_X45_Y22_N9
\M1_unit|SRAM_address[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector69~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|SRAM_address[6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_address\(11));

-- Location: LCFF_X46_Y19_N11
\UART_unit|SRAM_address[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|SRAM_address[14]~46_combout\,
	sdata => VCC,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \UART_unit|ALT_INV_UART_SRAM_state.S_US_WRITE_SECOND_BYTE~regout\,
	sload => \UART_unit|LessThan1~5_combout\,
	ena => \UART_unit|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_address\(14));

-- Location: LCFF_X47_Y22_N9
\M1_unit|SRAM_address[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector63~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|SRAM_address[6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_address\(17));

-- Location: LCFF_X46_Y19_N17
\UART_unit|SRAM_address[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|SRAM_address[17]~52_combout\,
	sdata => VCC,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \UART_unit|ALT_INV_UART_SRAM_state.S_US_WRITE_SECOND_BYTE~regout\,
	sload => \UART_unit|LessThan1~5_combout\,
	ena => \UART_unit|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_address\(17));

-- Location: LCFF_X31_Y19_N31
\M2_unit|WS_unit|SRAM_address[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|Add4~26_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|FS_unit|ALT_INV_state.S_FS_START~regout\,
	ena => \M2_unit|WS_unit|SRAM_address[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|SRAM_address\(16));

-- Location: LCFF_X46_Y19_N15
\UART_unit|SRAM_address[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|SRAM_address[16]~50_combout\,
	sdata => VCC,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \UART_unit|ALT_INV_UART_SRAM_state.S_US_WRITE_SECOND_BYTE~regout\,
	sload => \UART_unit|LessThan1~5_combout\,
	ena => \UART_unit|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_address\(16));

-- Location: LCCOMB_X47_Y27_N10
\VGA_unit|VGA_unit|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|Add1~2_combout\ = (\VGA_unit|VGA_unit|V_Cont\(1) & (\VGA_unit|VGA_unit|Add1~1\ & VCC)) # (!\VGA_unit|VGA_unit|V_Cont\(1) & (!\VGA_unit|VGA_unit|Add1~1\))
-- \VGA_unit|VGA_unit|Add1~3\ = CARRY((!\VGA_unit|VGA_unit|V_Cont\(1) & !\VGA_unit|VGA_unit|Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|V_Cont\(1),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|Add1~1\,
	combout => \VGA_unit|VGA_unit|Add1~2_combout\,
	cout => \VGA_unit|VGA_unit|Add1~3\);

-- Location: LCFF_X48_Y27_N27
\VGA_unit|VGA_unit|V_Cont[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|V_Cont[8]~26_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan2~2_combout\,
	ena => \VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|V_Cont\(8));

-- Location: LCFF_X48_Y27_N17
\VGA_unit|VGA_unit|V_Cont[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|V_Cont[3]~16_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan2~2_combout\,
	ena => \VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|V_Cont\(3));

-- Location: LCCOMB_X48_Y22_N0
\VGA_unit|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~0_combout\ = \VGA_unit|SRAM_address\(2) $ (VCC)
-- \VGA_unit|Add0~1\ = CARRY(\VGA_unit|SRAM_address\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address\(2),
	datad => VCC,
	combout => \VGA_unit|Add0~0_combout\,
	cout => \VGA_unit|Add0~1\);

-- Location: LCFF_X44_Y27_N13
\VGA_unit|VGA_unit|H_Cont[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|H_Cont[5]~20_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan0~2_combout\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|H_Cont\(5));

-- Location: LCFF_X46_Y20_N17
\UART_unit|SRAM_address[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|SRAM_address[1]~20_combout\,
	sdata => VCC,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \UART_unit|ALT_INV_UART_SRAM_state.S_US_WRITE_SECOND_BYTE~regout\,
	sload => \UART_unit|LessThan1~5_combout\,
	ena => \UART_unit|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_address\(1));

-- Location: LCCOMB_X46_Y20_N16
\UART_unit|SRAM_address[1]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_address[1]~20_combout\ = (\UART_unit|SRAM_address\(1) & (!\UART_unit|SRAM_address[0]~19\)) # (!\UART_unit|SRAM_address\(1) & ((\UART_unit|SRAM_address[0]~19\) # (GND)))
-- \UART_unit|SRAM_address[1]~21\ = CARRY((!\UART_unit|SRAM_address[0]~19\) # (!\UART_unit|SRAM_address\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(1),
	datad => VCC,
	cin => \UART_unit|SRAM_address[0]~19\,
	combout => \UART_unit|SRAM_address[1]~20_combout\,
	cout => \UART_unit|SRAM_address[1]~21\);

-- Location: LCCOMB_X34_Y20_N4
\M2_unit|FS_unit|Add3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add3~0_combout\ = (\M2_unit|FS_unit|CB\(2) & (\M2_unit|FS_unit|SC\(3) $ (VCC))) # (!\M2_unit|FS_unit|CB\(2) & (\M2_unit|FS_unit|SC\(3) & VCC))
-- \M2_unit|FS_unit|Add3~1\ = CARRY((\M2_unit|FS_unit|CB\(2) & \M2_unit|FS_unit|SC\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|CB\(2),
	datab => \M2_unit|FS_unit|SC\(3),
	datad => VCC,
	combout => \M2_unit|FS_unit|Add3~0_combout\,
	cout => \M2_unit|FS_unit|Add3~1\);

-- Location: LCCOMB_X34_Y20_N6
\M2_unit|FS_unit|Add3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add3~2_combout\ = (\M2_unit|FS_unit|SC\(4) & ((\M2_unit|FS_unit|CB\(3) & (\M2_unit|FS_unit|Add3~1\ & VCC)) # (!\M2_unit|FS_unit|CB\(3) & (!\M2_unit|FS_unit|Add3~1\)))) # (!\M2_unit|FS_unit|SC\(4) & ((\M2_unit|FS_unit|CB\(3) & 
-- (!\M2_unit|FS_unit|Add3~1\)) # (!\M2_unit|FS_unit|CB\(3) & ((\M2_unit|FS_unit|Add3~1\) # (GND)))))
-- \M2_unit|FS_unit|Add3~3\ = CARRY((\M2_unit|FS_unit|SC\(4) & (!\M2_unit|FS_unit|CB\(3) & !\M2_unit|FS_unit|Add3~1\)) # (!\M2_unit|FS_unit|SC\(4) & ((!\M2_unit|FS_unit|Add3~1\) # (!\M2_unit|FS_unit|CB\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|SC\(4),
	datab => \M2_unit|FS_unit|CB\(3),
	datad => VCC,
	cin => \M2_unit|FS_unit|Add3~1\,
	combout => \M2_unit|FS_unit|Add3~2_combout\,
	cout => \M2_unit|FS_unit|Add3~3\);

-- Location: LCCOMB_X34_Y18_N2
\M2_unit|FS_unit|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add0~0_combout\ = (\M2_unit|FS_unit|SC\(3) & (\M2_unit|FS_unit|CB\(3) $ (VCC))) # (!\M2_unit|FS_unit|SC\(3) & (\M2_unit|FS_unit|CB\(3) & VCC))
-- \M2_unit|FS_unit|Add0~1\ = CARRY((\M2_unit|FS_unit|SC\(3) & \M2_unit|FS_unit|CB\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|SC\(3),
	datab => \M2_unit|FS_unit|CB\(3),
	datad => VCC,
	combout => \M2_unit|FS_unit|Add0~0_combout\,
	cout => \M2_unit|FS_unit|Add0~1\);

-- Location: LCCOMB_X31_Y19_N4
\M2_unit|WS_unit|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add0~2_combout\ = (\M2_unit|WS_unit|WC\(4) & ((\M2_unit|WS_unit|CB\(4) & (\M2_unit|WS_unit|Add0~1\ & VCC)) # (!\M2_unit|WS_unit|CB\(4) & (!\M2_unit|WS_unit|Add0~1\)))) # (!\M2_unit|WS_unit|WC\(4) & ((\M2_unit|WS_unit|CB\(4) & 
-- (!\M2_unit|WS_unit|Add0~1\)) # (!\M2_unit|WS_unit|CB\(4) & ((\M2_unit|WS_unit|Add0~1\) # (GND)))))
-- \M2_unit|WS_unit|Add0~3\ = CARRY((\M2_unit|WS_unit|WC\(4) & (!\M2_unit|WS_unit|CB\(4) & !\M2_unit|WS_unit|Add0~1\)) # (!\M2_unit|WS_unit|WC\(4) & ((!\M2_unit|WS_unit|Add0~1\) # (!\M2_unit|WS_unit|CB\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|WC\(4),
	datab => \M2_unit|WS_unit|CB\(4),
	datad => VCC,
	cin => \M2_unit|WS_unit|Add0~1\,
	combout => \M2_unit|WS_unit|Add0~2_combout\,
	cout => \M2_unit|WS_unit|Add0~3\);

-- Location: LCCOMB_X30_Y19_N8
\M2_unit|WS_unit|Add3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add3~4_combout\ = ((\M2_unit|WS_unit|Add2~0_combout\ $ (\M2_unit|WS_unit|CB\(4) $ (!\M2_unit|WS_unit|Add3~3\)))) # (GND)
-- \M2_unit|WS_unit|Add3~5\ = CARRY((\M2_unit|WS_unit|Add2~0_combout\ & ((\M2_unit|WS_unit|CB\(4)) # (!\M2_unit|WS_unit|Add3~3\))) # (!\M2_unit|WS_unit|Add2~0_combout\ & (\M2_unit|WS_unit|CB\(4) & !\M2_unit|WS_unit|Add3~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|Add2~0_combout\,
	datab => \M2_unit|WS_unit|CB\(4),
	datad => VCC,
	cin => \M2_unit|WS_unit|Add3~3\,
	combout => \M2_unit|WS_unit|Add3~4_combout\,
	cout => \M2_unit|WS_unit|Add3~5\);

-- Location: LCCOMB_X34_Y16_N2
\M2_unit|FS_unit|Add2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add2~0_combout\ = (\M2_unit|FS_unit|SC\(3) & (\M2_unit|FS_unit|SC\(5) $ (VCC))) # (!\M2_unit|FS_unit|SC\(3) & (\M2_unit|FS_unit|SC\(5) & VCC))
-- \M2_unit|FS_unit|Add2~1\ = CARRY((\M2_unit|FS_unit|SC\(3) & \M2_unit|FS_unit|SC\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|SC\(3),
	datab => \M2_unit|FS_unit|SC\(5),
	datad => VCC,
	combout => \M2_unit|FS_unit|Add2~0_combout\,
	cout => \M2_unit|FS_unit|Add2~1\);

-- Location: LCCOMB_X34_Y20_N8
\M2_unit|FS_unit|Add3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add3~4_combout\ = ((\M2_unit|FS_unit|Add2~0_combout\ $ (\M2_unit|FS_unit|CB\(4) $ (!\M2_unit|FS_unit|Add3~3\)))) # (GND)
-- \M2_unit|FS_unit|Add3~5\ = CARRY((\M2_unit|FS_unit|Add2~0_combout\ & ((\M2_unit|FS_unit|CB\(4)) # (!\M2_unit|FS_unit|Add3~3\))) # (!\M2_unit|FS_unit|Add2~0_combout\ & (\M2_unit|FS_unit|CB\(4) & !\M2_unit|FS_unit|Add3~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Add2~0_combout\,
	datab => \M2_unit|FS_unit|CB\(4),
	datad => VCC,
	cin => \M2_unit|FS_unit|Add3~3\,
	combout => \M2_unit|FS_unit|Add3~4_combout\,
	cout => \M2_unit|FS_unit|Add3~5\);

-- Location: LCCOMB_X34_Y18_N4
\M2_unit|FS_unit|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add0~2_combout\ = (\M2_unit|FS_unit|SC\(4) & ((\M2_unit|FS_unit|CB\(4) & (\M2_unit|FS_unit|Add0~1\ & VCC)) # (!\M2_unit|FS_unit|CB\(4) & (!\M2_unit|FS_unit|Add0~1\)))) # (!\M2_unit|FS_unit|SC\(4) & ((\M2_unit|FS_unit|CB\(4) & 
-- (!\M2_unit|FS_unit|Add0~1\)) # (!\M2_unit|FS_unit|CB\(4) & ((\M2_unit|FS_unit|Add0~1\) # (GND)))))
-- \M2_unit|FS_unit|Add0~3\ = CARRY((\M2_unit|FS_unit|SC\(4) & (!\M2_unit|FS_unit|CB\(4) & !\M2_unit|FS_unit|Add0~1\)) # (!\M2_unit|FS_unit|SC\(4) & ((!\M2_unit|FS_unit|Add0~1\) # (!\M2_unit|FS_unit|CB\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|SC\(4),
	datab => \M2_unit|FS_unit|CB\(4),
	datad => VCC,
	cin => \M2_unit|FS_unit|Add0~1\,
	combout => \M2_unit|FS_unit|Add0~2_combout\,
	cout => \M2_unit|FS_unit|Add0~3\);

-- Location: LCCOMB_X30_Y19_N10
\M2_unit|WS_unit|Add3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add3~6_combout\ = (\M2_unit|WS_unit|Add2~2_combout\ & ((\M2_unit|WS_unit|CB\(5) & (\M2_unit|WS_unit|Add3~5\ & VCC)) # (!\M2_unit|WS_unit|CB\(5) & (!\M2_unit|WS_unit|Add3~5\)))) # (!\M2_unit|WS_unit|Add2~2_combout\ & 
-- ((\M2_unit|WS_unit|CB\(5) & (!\M2_unit|WS_unit|Add3~5\)) # (!\M2_unit|WS_unit|CB\(5) & ((\M2_unit|WS_unit|Add3~5\) # (GND)))))
-- \M2_unit|WS_unit|Add3~7\ = CARRY((\M2_unit|WS_unit|Add2~2_combout\ & (!\M2_unit|WS_unit|CB\(5) & !\M2_unit|WS_unit|Add3~5\)) # (!\M2_unit|WS_unit|Add2~2_combout\ & ((!\M2_unit|WS_unit|Add3~5\) # (!\M2_unit|WS_unit|CB\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|Add2~2_combout\,
	datab => \M2_unit|WS_unit|CB\(5),
	datad => VCC,
	cin => \M2_unit|WS_unit|Add3~5\,
	combout => \M2_unit|WS_unit|Add3~6_combout\,
	cout => \M2_unit|WS_unit|Add3~7\);

-- Location: LCCOMB_X34_Y18_N6
\M2_unit|FS_unit|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add0~4_combout\ = ((\M2_unit|FS_unit|Add2~0_combout\ $ (\M2_unit|FS_unit|CB\(5) $ (!\M2_unit|FS_unit|Add0~3\)))) # (GND)
-- \M2_unit|FS_unit|Add0~5\ = CARRY((\M2_unit|FS_unit|Add2~0_combout\ & ((\M2_unit|FS_unit|CB\(5)) # (!\M2_unit|FS_unit|Add0~3\))) # (!\M2_unit|FS_unit|Add2~0_combout\ & (\M2_unit|FS_unit|CB\(5) & !\M2_unit|FS_unit|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Add2~0_combout\,
	datab => \M2_unit|FS_unit|CB\(5),
	datad => VCC,
	cin => \M2_unit|FS_unit|Add0~3\,
	combout => \M2_unit|FS_unit|Add0~4_combout\,
	cout => \M2_unit|FS_unit|Add0~5\);

-- Location: LCCOMB_X31_Y19_N8
\M2_unit|WS_unit|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add0~6_combout\ = (\M2_unit|WS_unit|Add2~2_combout\ & (!\M2_unit|WS_unit|Add0~5\)) # (!\M2_unit|WS_unit|Add2~2_combout\ & ((\M2_unit|WS_unit|Add0~5\) # (GND)))
-- \M2_unit|WS_unit|Add0~7\ = CARRY((!\M2_unit|WS_unit|Add0~5\) # (!\M2_unit|WS_unit|Add2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|WS_unit|Add2~2_combout\,
	datad => VCC,
	cin => \M2_unit|WS_unit|Add0~5\,
	combout => \M2_unit|WS_unit|Add0~6_combout\,
	cout => \M2_unit|WS_unit|Add0~7\);

-- Location: LCCOMB_X30_Y19_N12
\M2_unit|WS_unit|Add3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add3~8_combout\ = (\M2_unit|WS_unit|Add2~4_combout\ & (\M2_unit|WS_unit|Add3~7\ $ (GND))) # (!\M2_unit|WS_unit|Add2~4_combout\ & (!\M2_unit|WS_unit|Add3~7\ & VCC))
-- \M2_unit|WS_unit|Add3~9\ = CARRY((\M2_unit|WS_unit|Add2~4_combout\ & !\M2_unit|WS_unit|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|WS_unit|Add2~4_combout\,
	datad => VCC,
	cin => \M2_unit|WS_unit|Add3~7\,
	combout => \M2_unit|WS_unit|Add3~8_combout\,
	cout => \M2_unit|WS_unit|Add3~9\);

-- Location: LCCOMB_X35_Y20_N10
\M2_unit|FS_unit|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add1~0_combout\ = (\M2_unit|FS_unit|Base_address\(15) & (\M2_unit|FS_unit|Add0~6_combout\ $ (VCC))) # (!\M2_unit|FS_unit|Base_address\(15) & (\M2_unit|FS_unit|Add0~6_combout\ & VCC))
-- \M2_unit|FS_unit|Add1~1\ = CARRY((\M2_unit|FS_unit|Base_address\(15) & \M2_unit|FS_unit|Add0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Base_address\(15),
	datab => \M2_unit|FS_unit|Add0~6_combout\,
	datad => VCC,
	combout => \M2_unit|FS_unit|Add1~0_combout\,
	cout => \M2_unit|FS_unit|Add1~1\);

-- Location: LCCOMB_X34_Y16_N6
\M2_unit|FS_unit|Add2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add2~4_combout\ = ((\M2_unit|FS_unit|RB\(1) $ (\M2_unit|FS_unit|SC\(5) $ (!\M2_unit|FS_unit|Add2~3\)))) # (GND)
-- \M2_unit|FS_unit|Add2~5\ = CARRY((\M2_unit|FS_unit|RB\(1) & ((\M2_unit|FS_unit|SC\(5)) # (!\M2_unit|FS_unit|Add2~3\))) # (!\M2_unit|FS_unit|RB\(1) & (\M2_unit|FS_unit|SC\(5) & !\M2_unit|FS_unit|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|RB\(1),
	datab => \M2_unit|FS_unit|SC\(5),
	datad => VCC,
	cin => \M2_unit|FS_unit|Add2~3\,
	combout => \M2_unit|FS_unit|Add2~4_combout\,
	cout => \M2_unit|FS_unit|Add2~5\);

-- Location: LCCOMB_X36_Y20_N14
\M2_unit|FS_unit|Add4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add4~1_combout\ = (\M2_unit|FS_unit|Base_address\(15) & (\M2_unit|FS_unit|Add3~8_combout\ $ (VCC))) # (!\M2_unit|FS_unit|Base_address\(15) & (\M2_unit|FS_unit|Add3~8_combout\ & VCC))
-- \M2_unit|FS_unit|Add4~2\ = CARRY((\M2_unit|FS_unit|Base_address\(15) & \M2_unit|FS_unit|Add3~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Base_address\(15),
	datab => \M2_unit|FS_unit|Add3~8_combout\,
	datad => VCC,
	combout => \M2_unit|FS_unit|Add4~1_combout\,
	cout => \M2_unit|FS_unit|Add4~2\);

-- Location: LCCOMB_X31_Y19_N10
\M2_unit|WS_unit|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add0~8_combout\ = (\M2_unit|WS_unit|Add2~4_combout\ & (\M2_unit|WS_unit|Add0~7\ $ (GND))) # (!\M2_unit|WS_unit|Add2~4_combout\ & (!\M2_unit|WS_unit|Add0~7\ & VCC))
-- \M2_unit|WS_unit|Add0~9\ = CARRY((\M2_unit|WS_unit|Add2~4_combout\ & !\M2_unit|WS_unit|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|Add2~4_combout\,
	datad => VCC,
	cin => \M2_unit|WS_unit|Add0~7\,
	combout => \M2_unit|WS_unit|Add0~8_combout\,
	cout => \M2_unit|WS_unit|Add0~9\);

-- Location: LCCOMB_X32_Y19_N2
\M2_unit|WS_unit|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add1~2_combout\ = (\M2_unit|WS_unit|Add0~8_combout\ & ((\M2_unit|WS_unit|Base_address\(10) & (\M2_unit|WS_unit|Add1~1\ & VCC)) # (!\M2_unit|WS_unit|Base_address\(10) & (!\M2_unit|WS_unit|Add1~1\)))) # (!\M2_unit|WS_unit|Add0~8_combout\ & 
-- ((\M2_unit|WS_unit|Base_address\(10) & (!\M2_unit|WS_unit|Add1~1\)) # (!\M2_unit|WS_unit|Base_address\(10) & ((\M2_unit|WS_unit|Add1~1\) # (GND)))))
-- \M2_unit|WS_unit|Add1~3\ = CARRY((\M2_unit|WS_unit|Add0~8_combout\ & (!\M2_unit|WS_unit|Base_address\(10) & !\M2_unit|WS_unit|Add1~1\)) # (!\M2_unit|WS_unit|Add0~8_combout\ & ((!\M2_unit|WS_unit|Add1~1\) # (!\M2_unit|WS_unit|Base_address\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|Add0~8_combout\,
	datab => \M2_unit|WS_unit|Base_address\(10),
	datad => VCC,
	cin => \M2_unit|WS_unit|Add1~1\,
	combout => \M2_unit|WS_unit|Add1~2_combout\,
	cout => \M2_unit|WS_unit|Add1~3\);

-- Location: LCCOMB_X33_Y19_N8
\M2_unit|WS_unit|Add4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add4~3_combout\ = (\M2_unit|WS_unit|Base_address\(10) & ((\M2_unit|WS_unit|Add3~10_combout\ & (\M2_unit|WS_unit|Add4~1\ & VCC)) # (!\M2_unit|WS_unit|Add3~10_combout\ & (!\M2_unit|WS_unit|Add4~1\)))) # (!\M2_unit|WS_unit|Base_address\(10) 
-- & ((\M2_unit|WS_unit|Add3~10_combout\ & (!\M2_unit|WS_unit|Add4~1\)) # (!\M2_unit|WS_unit|Add3~10_combout\ & ((\M2_unit|WS_unit|Add4~1\) # (GND)))))
-- \M2_unit|WS_unit|Add4~4\ = CARRY((\M2_unit|WS_unit|Base_address\(10) & (!\M2_unit|WS_unit|Add3~10_combout\ & !\M2_unit|WS_unit|Add4~1\)) # (!\M2_unit|WS_unit|Base_address\(10) & ((!\M2_unit|WS_unit|Add4~1\) # (!\M2_unit|WS_unit|Add3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|Base_address\(10),
	datab => \M2_unit|WS_unit|Add3~10_combout\,
	datad => VCC,
	cin => \M2_unit|WS_unit|Add4~1\,
	combout => \M2_unit|WS_unit|Add4~3_combout\,
	cout => \M2_unit|WS_unit|Add4~4\);

-- Location: LCFF_X33_Y16_N11
\M2_unit|FS_unit|RB[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|FS_unit|RB~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|FS_unit|ALT_INV_state.S_FS_LO_3~regout\,
	ena => \M2_unit|FS_unit|Selector62~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_unit|RB\(2));

-- Location: LCCOMB_X34_Y16_N8
\M2_unit|FS_unit|Add2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add2~6_combout\ = (\M2_unit|FS_unit|RB\(2) & ((\M2_unit|FS_unit|RB\(0) & (\M2_unit|FS_unit|Add2~5\ & VCC)) # (!\M2_unit|FS_unit|RB\(0) & (!\M2_unit|FS_unit|Add2~5\)))) # (!\M2_unit|FS_unit|RB\(2) & ((\M2_unit|FS_unit|RB\(0) & 
-- (!\M2_unit|FS_unit|Add2~5\)) # (!\M2_unit|FS_unit|RB\(0) & ((\M2_unit|FS_unit|Add2~5\) # (GND)))))
-- \M2_unit|FS_unit|Add2~7\ = CARRY((\M2_unit|FS_unit|RB\(2) & (!\M2_unit|FS_unit|RB\(0) & !\M2_unit|FS_unit|Add2~5\)) # (!\M2_unit|FS_unit|RB\(2) & ((!\M2_unit|FS_unit|Add2~5\) # (!\M2_unit|FS_unit|RB\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|RB\(2),
	datab => \M2_unit|FS_unit|RB\(0),
	datad => VCC,
	cin => \M2_unit|FS_unit|Add2~5\,
	combout => \M2_unit|FS_unit|Add2~6_combout\,
	cout => \M2_unit|FS_unit|Add2~7\);

-- Location: LCCOMB_X34_Y18_N10
\M2_unit|FS_unit|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add0~8_combout\ = (\M2_unit|FS_unit|Add2~4_combout\ & (\M2_unit|FS_unit|Add0~7\ $ (GND))) # (!\M2_unit|FS_unit|Add2~4_combout\ & (!\M2_unit|FS_unit|Add0~7\ & VCC))
-- \M2_unit|FS_unit|Add0~9\ = CARRY((\M2_unit|FS_unit|Add2~4_combout\ & !\M2_unit|FS_unit|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Add2~4_combout\,
	datad => VCC,
	cin => \M2_unit|FS_unit|Add0~7\,
	combout => \M2_unit|FS_unit|Add0~8_combout\,
	cout => \M2_unit|FS_unit|Add0~9\);

-- Location: LCCOMB_X31_Y19_N12
\M2_unit|WS_unit|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add0~10_combout\ = (\M2_unit|WS_unit|Add2~6_combout\ & (!\M2_unit|WS_unit|Add0~9\)) # (!\M2_unit|WS_unit|Add2~6_combout\ & ((\M2_unit|WS_unit|Add0~9\) # (GND)))
-- \M2_unit|WS_unit|Add0~11\ = CARRY((!\M2_unit|WS_unit|Add0~9\) # (!\M2_unit|WS_unit|Add2~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|Add2~6_combout\,
	datad => VCC,
	cin => \M2_unit|WS_unit|Add0~9\,
	combout => \M2_unit|WS_unit|Add0~10_combout\,
	cout => \M2_unit|WS_unit|Add0~11\);

-- Location: LCCOMB_X32_Y19_N4
\M2_unit|WS_unit|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add1~4_combout\ = ((\M2_unit|WS_unit|Add0~10_combout\ $ (\M2_unit|WS_unit|Base_address\(10) $ (!\M2_unit|WS_unit|Add1~3\)))) # (GND)
-- \M2_unit|WS_unit|Add1~5\ = CARRY((\M2_unit|WS_unit|Add0~10_combout\ & ((\M2_unit|WS_unit|Base_address\(10)) # (!\M2_unit|WS_unit|Add1~3\))) # (!\M2_unit|WS_unit|Add0~10_combout\ & (\M2_unit|WS_unit|Base_address\(10) & !\M2_unit|WS_unit|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|Add0~10_combout\,
	datab => \M2_unit|WS_unit|Base_address\(10),
	datad => VCC,
	cin => \M2_unit|WS_unit|Add1~3\,
	combout => \M2_unit|WS_unit|Add1~4_combout\,
	cout => \M2_unit|WS_unit|Add1~5\);

-- Location: LCCOMB_X33_Y19_N10
\M2_unit|WS_unit|Add4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add4~6_combout\ = ((\M2_unit|WS_unit|Base_address\(10) $ (\M2_unit|WS_unit|Add3~12_combout\ $ (!\M2_unit|WS_unit|Add4~4\)))) # (GND)
-- \M2_unit|WS_unit|Add4~7\ = CARRY((\M2_unit|WS_unit|Base_address\(10) & ((\M2_unit|WS_unit|Add3~12_combout\) # (!\M2_unit|WS_unit|Add4~4\))) # (!\M2_unit|WS_unit|Base_address\(10) & (\M2_unit|WS_unit|Add3~12_combout\ & !\M2_unit|WS_unit|Add4~4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|Base_address\(10),
	datab => \M2_unit|WS_unit|Add3~12_combout\,
	datad => VCC,
	cin => \M2_unit|WS_unit|Add4~4\,
	combout => \M2_unit|WS_unit|Add4~6_combout\,
	cout => \M2_unit|WS_unit|Add4~7\);

-- Location: LCCOMB_X34_Y16_N10
\M2_unit|FS_unit|Add2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add2~8_combout\ = ((\M2_unit|FS_unit|RB\(1) $ (\M2_unit|FS_unit|RB\(3) $ (!\M2_unit|FS_unit|Add2~7\)))) # (GND)
-- \M2_unit|FS_unit|Add2~9\ = CARRY((\M2_unit|FS_unit|RB\(1) & ((\M2_unit|FS_unit|RB\(3)) # (!\M2_unit|FS_unit|Add2~7\))) # (!\M2_unit|FS_unit|RB\(1) & (\M2_unit|FS_unit|RB\(3) & !\M2_unit|FS_unit|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|RB\(1),
	datab => \M2_unit|FS_unit|RB\(3),
	datad => VCC,
	cin => \M2_unit|FS_unit|Add2~7\,
	combout => \M2_unit|FS_unit|Add2~8_combout\,
	cout => \M2_unit|FS_unit|Add2~9\);

-- Location: LCCOMB_X34_Y20_N16
\M2_unit|FS_unit|Add3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add3~12_combout\ = (\M2_unit|FS_unit|Add2~8_combout\ & (\M2_unit|FS_unit|Add3~11\ $ (GND))) # (!\M2_unit|FS_unit|Add2~8_combout\ & (!\M2_unit|FS_unit|Add3~11\ & VCC))
-- \M2_unit|FS_unit|Add3~13\ = CARRY((\M2_unit|FS_unit|Add2~8_combout\ & !\M2_unit|FS_unit|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Add2~8_combout\,
	datad => VCC,
	cin => \M2_unit|FS_unit|Add3~11\,
	combout => \M2_unit|FS_unit|Add3~12_combout\,
	cout => \M2_unit|FS_unit|Add3~13\);

-- Location: LCCOMB_X31_Y19_N14
\M2_unit|WS_unit|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add0~12_combout\ = (\M2_unit|WS_unit|Add2~8_combout\ & (\M2_unit|WS_unit|Add0~11\ $ (GND))) # (!\M2_unit|WS_unit|Add2~8_combout\ & (!\M2_unit|WS_unit|Add0~11\ & VCC))
-- \M2_unit|WS_unit|Add0~13\ = CARRY((\M2_unit|WS_unit|Add2~8_combout\ & !\M2_unit|WS_unit|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|WS_unit|Add2~8_combout\,
	datad => VCC,
	cin => \M2_unit|WS_unit|Add0~11\,
	combout => \M2_unit|WS_unit|Add0~12_combout\,
	cout => \M2_unit|WS_unit|Add0~13\);

-- Location: LCCOMB_X29_Y19_N10
\M2_unit|WS_unit|Add2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add2~10_combout\ = (\M2_unit|WS_unit|RB\(2) & ((\M2_unit|WS_unit|RB\(4) & (\M2_unit|WS_unit|Add2~9\ & VCC)) # (!\M2_unit|WS_unit|RB\(4) & (!\M2_unit|WS_unit|Add2~9\)))) # (!\M2_unit|WS_unit|RB\(2) & ((\M2_unit|WS_unit|RB\(4) & 
-- (!\M2_unit|WS_unit|Add2~9\)) # (!\M2_unit|WS_unit|RB\(4) & ((\M2_unit|WS_unit|Add2~9\) # (GND)))))
-- \M2_unit|WS_unit|Add2~11\ = CARRY((\M2_unit|WS_unit|RB\(2) & (!\M2_unit|WS_unit|RB\(4) & !\M2_unit|WS_unit|Add2~9\)) # (!\M2_unit|WS_unit|RB\(2) & ((!\M2_unit|WS_unit|Add2~9\) # (!\M2_unit|WS_unit|RB\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|RB\(2),
	datab => \M2_unit|WS_unit|RB\(4),
	datad => VCC,
	cin => \M2_unit|WS_unit|Add2~9\,
	combout => \M2_unit|WS_unit|Add2~10_combout\,
	cout => \M2_unit|WS_unit|Add2~11\);

-- Location: LCCOMB_X30_Y19_N18
\M2_unit|WS_unit|Add3~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add3~14_combout\ = (\M2_unit|WS_unit|Add2~10_combout\ & (!\M2_unit|WS_unit|Add3~13\)) # (!\M2_unit|WS_unit|Add2~10_combout\ & ((\M2_unit|WS_unit|Add3~13\) # (GND)))
-- \M2_unit|WS_unit|Add3~15\ = CARRY((!\M2_unit|WS_unit|Add3~13\) # (!\M2_unit|WS_unit|Add2~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|Add2~10_combout\,
	datad => VCC,
	cin => \M2_unit|WS_unit|Add3~13\,
	combout => \M2_unit|WS_unit|Add3~14_combout\,
	cout => \M2_unit|WS_unit|Add3~15\);

-- Location: LCFF_X44_Y20_N5
\M1_unit|Y_address[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_address[11]~41_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|Y_address[17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_address\(11));

-- Location: LCFF_X45_Y23_N7
\M1_unit|U_address[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|U_address[12]~46_combout\,
	sdata => \M1_unit|Add0~34_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_RUN_5~regout\,
	ena => \M1_unit|U_address[16]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_address\(12));

-- Location: LCFF_X46_Y24_N7
\M1_unit|V_address[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|V_address[12]~43_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|V_address[6]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_address\(12));

-- Location: LCFF_X46_Y22_N7
\M1_unit|RGB_address[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_address[12]~43_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|RGB_address[2]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_address\(12));

-- Location: LCCOMB_X48_Y22_N20
\VGA_unit|Add0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~28_combout\ = (\VGA_unit|SRAM_address\(12) & ((GND) # (!\VGA_unit|Add0~26\))) # (!\VGA_unit|SRAM_address\(12) & (\VGA_unit|Add0~26\ $ (GND)))
-- \VGA_unit|Add0~29\ = CARRY((\VGA_unit|SRAM_address\(12)) # (!\VGA_unit|Add0~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address\(12),
	datad => VCC,
	cin => \VGA_unit|Add0~26\,
	combout => \VGA_unit|Add0~28_combout\,
	cout => \VGA_unit|Add0~29\);

-- Location: LCCOMB_X34_Y18_N14
\M2_unit|FS_unit|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add0~12_combout\ = (\M2_unit|FS_unit|Add2~8_combout\ & (\M2_unit|FS_unit|Add0~11\ $ (GND))) # (!\M2_unit|FS_unit|Add2~8_combout\ & (!\M2_unit|FS_unit|Add0~11\ & VCC))
-- \M2_unit|FS_unit|Add0~13\ = CARRY((\M2_unit|FS_unit|Add2~8_combout\ & !\M2_unit|FS_unit|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Add2~8_combout\,
	datad => VCC,
	cin => \M2_unit|FS_unit|Add0~11\,
	combout => \M2_unit|FS_unit|Add0~12_combout\,
	cout => \M2_unit|FS_unit|Add0~13\);

-- Location: LCCOMB_X34_Y20_N18
\M2_unit|FS_unit|Add3~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add3~14_combout\ = (\M2_unit|FS_unit|Add2~10_combout\ & (!\M2_unit|FS_unit|Add3~13\)) # (!\M2_unit|FS_unit|Add2~10_combout\ & ((\M2_unit|FS_unit|Add3~13\) # (GND)))
-- \M2_unit|FS_unit|Add3~15\ = CARRY((!\M2_unit|FS_unit|Add3~13\) # (!\M2_unit|FS_unit|Add2~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|FS_unit|Add2~10_combout\,
	datad => VCC,
	cin => \M2_unit|FS_unit|Add3~13\,
	combout => \M2_unit|FS_unit|Add3~14_combout\,
	cout => \M2_unit|FS_unit|Add3~15\);

-- Location: LCCOMB_X36_Y20_N20
\M2_unit|FS_unit|Add4~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add4~9_combout\ = (\M2_unit|FS_unit|Add3~14_combout\ & ((\M2_unit|FS_unit|Base_address\(12) & (\M2_unit|FS_unit|Add4~7\ & VCC)) # (!\M2_unit|FS_unit|Base_address\(12) & (!\M2_unit|FS_unit|Add4~7\)))) # (!\M2_unit|FS_unit|Add3~14_combout\ 
-- & ((\M2_unit|FS_unit|Base_address\(12) & (!\M2_unit|FS_unit|Add4~7\)) # (!\M2_unit|FS_unit|Base_address\(12) & ((\M2_unit|FS_unit|Add4~7\) # (GND)))))
-- \M2_unit|FS_unit|Add4~10\ = CARRY((\M2_unit|FS_unit|Add3~14_combout\ & (!\M2_unit|FS_unit|Base_address\(12) & !\M2_unit|FS_unit|Add4~7\)) # (!\M2_unit|FS_unit|Add3~14_combout\ & ((!\M2_unit|FS_unit|Add4~7\) # (!\M2_unit|FS_unit|Base_address\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Add3~14_combout\,
	datab => \M2_unit|FS_unit|Base_address\(12),
	datad => VCC,
	cin => \M2_unit|FS_unit|Add4~7\,
	combout => \M2_unit|FS_unit|Add4~9_combout\,
	cout => \M2_unit|FS_unit|Add4~10\);

-- Location: LCCOMB_X31_Y19_N16
\M2_unit|WS_unit|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add0~14_combout\ = (\M2_unit|WS_unit|Add2~10_combout\ & (!\M2_unit|WS_unit|Add0~13\)) # (!\M2_unit|WS_unit|Add2~10_combout\ & ((\M2_unit|WS_unit|Add0~13\) # (GND)))
-- \M2_unit|WS_unit|Add0~15\ = CARRY((!\M2_unit|WS_unit|Add0~13\) # (!\M2_unit|WS_unit|Add2~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|Add2~10_combout\,
	datad => VCC,
	cin => \M2_unit|WS_unit|Add0~13\,
	combout => \M2_unit|WS_unit|Add0~14_combout\,
	cout => \M2_unit|WS_unit|Add0~15\);

-- Location: LCCOMB_X29_Y19_N12
\M2_unit|WS_unit|Add2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add2~12_combout\ = (\M2_unit|WS_unit|RB\(3) & (\M2_unit|WS_unit|Add2~11\ $ (GND))) # (!\M2_unit|WS_unit|RB\(3) & (!\M2_unit|WS_unit|Add2~11\ & VCC))
-- \M2_unit|WS_unit|Add2~13\ = CARRY((\M2_unit|WS_unit|RB\(3) & !\M2_unit|WS_unit|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|RB\(3),
	datad => VCC,
	cin => \M2_unit|WS_unit|Add2~11\,
	combout => \M2_unit|WS_unit|Add2~12_combout\,
	cout => \M2_unit|WS_unit|Add2~13\);

-- Location: LCCOMB_X30_Y19_N20
\M2_unit|WS_unit|Add3~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add3~16_combout\ = (\M2_unit|WS_unit|Add2~12_combout\ & (\M2_unit|WS_unit|Add3~15\ $ (GND))) # (!\M2_unit|WS_unit|Add2~12_combout\ & (!\M2_unit|WS_unit|Add3~15\ & VCC))
-- \M2_unit|WS_unit|Add3~17\ = CARRY((\M2_unit|WS_unit|Add2~12_combout\ & !\M2_unit|WS_unit|Add3~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|Add2~12_combout\,
	datad => VCC,
	cin => \M2_unit|WS_unit|Add3~15\,
	combout => \M2_unit|WS_unit|Add3~16_combout\,
	cout => \M2_unit|WS_unit|Add3~17\);

-- Location: LCCOMB_X31_Y19_N18
\M2_unit|WS_unit|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add0~16_combout\ = (\M2_unit|WS_unit|Add2~12_combout\ & (\M2_unit|WS_unit|Add0~15\ $ (GND))) # (!\M2_unit|WS_unit|Add2~12_combout\ & (!\M2_unit|WS_unit|Add0~15\ & VCC))
-- \M2_unit|WS_unit|Add0~17\ = CARRY((\M2_unit|WS_unit|Add2~12_combout\ & !\M2_unit|WS_unit|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|WS_unit|Add2~12_combout\,
	datad => VCC,
	cin => \M2_unit|WS_unit|Add0~15\,
	combout => \M2_unit|WS_unit|Add0~16_combout\,
	cout => \M2_unit|WS_unit|Add0~17\);

-- Location: LCCOMB_X29_Y19_N14
\M2_unit|WS_unit|Add2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add2~14_combout\ = (\M2_unit|WS_unit|RB\(4) & (!\M2_unit|WS_unit|Add2~13\)) # (!\M2_unit|WS_unit|RB\(4) & ((\M2_unit|WS_unit|Add2~13\) # (GND)))
-- \M2_unit|WS_unit|Add2~15\ = CARRY((!\M2_unit|WS_unit|Add2~13\) # (!\M2_unit|WS_unit|RB\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|WS_unit|RB\(4),
	datad => VCC,
	cin => \M2_unit|WS_unit|Add2~13\,
	combout => \M2_unit|WS_unit|Add2~14_combout\,
	cout => \M2_unit|WS_unit|Add2~15\);

-- Location: LCCOMB_X30_Y19_N22
\M2_unit|WS_unit|Add3~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add3~18_combout\ = (\M2_unit|WS_unit|Add2~14_combout\ & (!\M2_unit|WS_unit|Add3~17\)) # (!\M2_unit|WS_unit|Add2~14_combout\ & ((\M2_unit|WS_unit|Add3~17\) # (GND)))
-- \M2_unit|WS_unit|Add3~19\ = CARRY((!\M2_unit|WS_unit|Add3~17\) # (!\M2_unit|WS_unit|Add2~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|Add2~14_combout\,
	datad => VCC,
	cin => \M2_unit|WS_unit|Add3~17\,
	combout => \M2_unit|WS_unit|Add3~18_combout\,
	cout => \M2_unit|WS_unit|Add3~19\);

-- Location: LCCOMB_X46_Y19_N10
\UART_unit|SRAM_address[14]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_address[14]~46_combout\ = (\UART_unit|SRAM_address\(14) & (\UART_unit|SRAM_address[13]~45\ $ (GND))) # (!\UART_unit|SRAM_address\(14) & (!\UART_unit|SRAM_address[13]~45\ & VCC))
-- \UART_unit|SRAM_address[14]~47\ = CARRY((\UART_unit|SRAM_address\(14) & !\UART_unit|SRAM_address[13]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(14),
	datad => VCC,
	cin => \UART_unit|SRAM_address[13]~45\,
	combout => \UART_unit|SRAM_address[14]~46_combout\,
	cout => \UART_unit|SRAM_address[14]~47\);

-- Location: LCCOMB_X35_Y20_N20
\M2_unit|FS_unit|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add1~10_combout\ = (\M2_unit|FS_unit|Base_address\(14) & ((\M2_unit|FS_unit|Add0~16_combout\ & (\M2_unit|FS_unit|Add1~9\ & VCC)) # (!\M2_unit|FS_unit|Add0~16_combout\ & (!\M2_unit|FS_unit|Add1~9\)))) # (!\M2_unit|FS_unit|Base_address\(14) 
-- & ((\M2_unit|FS_unit|Add0~16_combout\ & (!\M2_unit|FS_unit|Add1~9\)) # (!\M2_unit|FS_unit|Add0~16_combout\ & ((\M2_unit|FS_unit|Add1~9\) # (GND)))))
-- \M2_unit|FS_unit|Add1~11\ = CARRY((\M2_unit|FS_unit|Base_address\(14) & (!\M2_unit|FS_unit|Add0~16_combout\ & !\M2_unit|FS_unit|Add1~9\)) # (!\M2_unit|FS_unit|Base_address\(14) & ((!\M2_unit|FS_unit|Add1~9\) # (!\M2_unit|FS_unit|Add0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Base_address\(14),
	datab => \M2_unit|FS_unit|Add0~16_combout\,
	datad => VCC,
	cin => \M2_unit|FS_unit|Add1~9\,
	combout => \M2_unit|FS_unit|Add1~10_combout\,
	cout => \M2_unit|FS_unit|Add1~11\);

-- Location: LCCOMB_X34_Y20_N22
\M2_unit|FS_unit|Add3~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add3~18_combout\ = (\M2_unit|FS_unit|Add2~14_combout\ & (!\M2_unit|FS_unit|Add3~17\)) # (!\M2_unit|FS_unit|Add2~14_combout\ & ((\M2_unit|FS_unit|Add3~17\) # (GND)))
-- \M2_unit|FS_unit|Add3~19\ = CARRY((!\M2_unit|FS_unit|Add3~17\) # (!\M2_unit|FS_unit|Add2~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Add2~14_combout\,
	datad => VCC,
	cin => \M2_unit|FS_unit|Add3~17\,
	combout => \M2_unit|FS_unit|Add3~18_combout\,
	cout => \M2_unit|FS_unit|Add3~19\);

-- Location: LCCOMB_X31_Y19_N20
\M2_unit|WS_unit|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add0~18_combout\ = (\M2_unit|WS_unit|Add2~14_combout\ & (!\M2_unit|WS_unit|Add0~17\)) # (!\M2_unit|WS_unit|Add2~14_combout\ & ((\M2_unit|WS_unit|Add0~17\) # (GND)))
-- \M2_unit|WS_unit|Add0~19\ = CARRY((!\M2_unit|WS_unit|Add0~17\) # (!\M2_unit|WS_unit|Add2~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|WS_unit|Add2~14_combout\,
	datad => VCC,
	cin => \M2_unit|WS_unit|Add0~17\,
	combout => \M2_unit|WS_unit|Add0~18_combout\,
	cout => \M2_unit|WS_unit|Add0~19\);

-- Location: LCCOMB_X32_Y19_N12
\M2_unit|WS_unit|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add1~12_combout\ = ((\M2_unit|WS_unit|Add0~18_combout\ $ (\M2_unit|WS_unit|Base_address\(13) $ (!\M2_unit|WS_unit|Add1~11\)))) # (GND)
-- \M2_unit|WS_unit|Add1~13\ = CARRY((\M2_unit|WS_unit|Add0~18_combout\ & ((\M2_unit|WS_unit|Base_address\(13)) # (!\M2_unit|WS_unit|Add1~11\))) # (!\M2_unit|WS_unit|Add0~18_combout\ & (\M2_unit|WS_unit|Base_address\(13) & !\M2_unit|WS_unit|Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|Add0~18_combout\,
	datab => \M2_unit|WS_unit|Base_address\(13),
	datad => VCC,
	cin => \M2_unit|WS_unit|Add1~11\,
	combout => \M2_unit|WS_unit|Add1~12_combout\,
	cout => \M2_unit|WS_unit|Add1~13\);

-- Location: LCCOMB_X29_Y19_N16
\M2_unit|WS_unit|Add2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add2~16_combout\ = !\M2_unit|WS_unit|Add2~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \M2_unit|WS_unit|Add2~15\,
	combout => \M2_unit|WS_unit|Add2~16_combout\);

-- Location: LCCOMB_X30_Y19_N24
\M2_unit|WS_unit|Add3~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add3~20_combout\ = \M2_unit|WS_unit|Add3~19\ $ (!\M2_unit|WS_unit|Add2~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \M2_unit|WS_unit|Add2~16_combout\,
	cin => \M2_unit|WS_unit|Add3~19\,
	combout => \M2_unit|WS_unit|Add3~20_combout\);

-- Location: LCCOMB_X35_Y20_N22
\M2_unit|FS_unit|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add1~12_combout\ = ((\M2_unit|FS_unit|Base_address\(15) $ (\M2_unit|FS_unit|Add0~18_combout\ $ (!\M2_unit|FS_unit|Add1~11\)))) # (GND)
-- \M2_unit|FS_unit|Add1~13\ = CARRY((\M2_unit|FS_unit|Base_address\(15) & ((\M2_unit|FS_unit|Add0~18_combout\) # (!\M2_unit|FS_unit|Add1~11\))) # (!\M2_unit|FS_unit|Base_address\(15) & (\M2_unit|FS_unit|Add0~18_combout\ & !\M2_unit|FS_unit|Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Base_address\(15),
	datab => \M2_unit|FS_unit|Add0~18_combout\,
	datad => VCC,
	cin => \M2_unit|FS_unit|Add1~11\,
	combout => \M2_unit|FS_unit|Add1~12_combout\,
	cout => \M2_unit|FS_unit|Add1~13\);

-- Location: LCCOMB_X31_Y19_N22
\M2_unit|WS_unit|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add0~20_combout\ = \M2_unit|WS_unit|Add0~19\ $ (!\M2_unit|WS_unit|Add2~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \M2_unit|WS_unit|Add2~16_combout\,
	cin => \M2_unit|WS_unit|Add0~19\,
	combout => \M2_unit|WS_unit|Add0~20_combout\);

-- Location: LCCOMB_X32_Y19_N14
\M2_unit|WS_unit|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add1~14_combout\ = (\M2_unit|WS_unit|Add0~20_combout\ & ((\M2_unit|WS_unit|Base_address\(15) & (\M2_unit|WS_unit|Add1~13\ & VCC)) # (!\M2_unit|WS_unit|Base_address\(15) & (!\M2_unit|WS_unit|Add1~13\)))) # 
-- (!\M2_unit|WS_unit|Add0~20_combout\ & ((\M2_unit|WS_unit|Base_address\(15) & (!\M2_unit|WS_unit|Add1~13\)) # (!\M2_unit|WS_unit|Base_address\(15) & ((\M2_unit|WS_unit|Add1~13\) # (GND)))))
-- \M2_unit|WS_unit|Add1~15\ = CARRY((\M2_unit|WS_unit|Add0~20_combout\ & (!\M2_unit|WS_unit|Base_address\(15) & !\M2_unit|WS_unit|Add1~13\)) # (!\M2_unit|WS_unit|Add0~20_combout\ & ((!\M2_unit|WS_unit|Add1~13\) # (!\M2_unit|WS_unit|Base_address\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|Add0~20_combout\,
	datab => \M2_unit|WS_unit|Base_address\(15),
	datad => VCC,
	cin => \M2_unit|WS_unit|Add1~13\,
	combout => \M2_unit|WS_unit|Add1~14_combout\,
	cout => \M2_unit|WS_unit|Add1~15\);

-- Location: LCCOMB_X33_Y19_N20
\M2_unit|WS_unit|Add4~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add4~21_combout\ = (\M2_unit|WS_unit|Base_address\(15) & (!\M2_unit|WS_unit|Add4~19\)) # (!\M2_unit|WS_unit|Base_address\(15) & ((\M2_unit|WS_unit|Add4~19\) # (GND)))
-- \M2_unit|WS_unit|Add4~22\ = CARRY((!\M2_unit|WS_unit|Add4~19\) # (!\M2_unit|WS_unit|Base_address\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|Base_address\(15),
	datad => VCC,
	cin => \M2_unit|WS_unit|Add4~19\,
	combout => \M2_unit|WS_unit|Add4~21_combout\,
	cout => \M2_unit|WS_unit|Add4~22\);

-- Location: LCFF_X46_Y24_N13
\M1_unit|V_address[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|V_address[15]~49_combout\,
	sdata => VCC,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|V_address[6]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_address\(15));

-- Location: LCFF_X46_Y22_N13
\M1_unit|RGB_address[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_address[15]~49_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|RGB_address[2]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_address\(15));

-- Location: LCCOMB_X46_Y19_N12
\UART_unit|SRAM_address[15]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_address[15]~48_combout\ = (\UART_unit|SRAM_address\(15) & (!\UART_unit|SRAM_address[14]~47\)) # (!\UART_unit|SRAM_address\(15) & ((\UART_unit|SRAM_address[14]~47\) # (GND)))
-- \UART_unit|SRAM_address[15]~49\ = CARRY((!\UART_unit|SRAM_address[14]~47\) # (!\UART_unit|SRAM_address\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(15),
	datad => VCC,
	cin => \UART_unit|SRAM_address[14]~47\,
	combout => \UART_unit|SRAM_address[15]~48_combout\,
	cout => \UART_unit|SRAM_address[15]~49\);

-- Location: LCCOMB_X35_Y20_N24
\M2_unit|FS_unit|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add1~14_combout\ = (\M2_unit|FS_unit|Base_address\(16) & ((\M2_unit|FS_unit|Add0~20_combout\ & (!\M2_unit|FS_unit|Add1~13\)) # (!\M2_unit|FS_unit|Add0~20_combout\ & ((\M2_unit|FS_unit|Add1~13\) # (GND))))) # 
-- (!\M2_unit|FS_unit|Base_address\(16) & ((\M2_unit|FS_unit|Add0~20_combout\ & (\M2_unit|FS_unit|Add1~13\ & VCC)) # (!\M2_unit|FS_unit|Add0~20_combout\ & (!\M2_unit|FS_unit|Add1~13\))))
-- \M2_unit|FS_unit|Add1~15\ = CARRY((\M2_unit|FS_unit|Base_address\(16) & ((!\M2_unit|FS_unit|Add1~13\) # (!\M2_unit|FS_unit|Add0~20_combout\))) # (!\M2_unit|FS_unit|Base_address\(16) & (!\M2_unit|FS_unit|Add0~20_combout\ & !\M2_unit|FS_unit|Add1~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Base_address\(16),
	datab => \M2_unit|FS_unit|Add0~20_combout\,
	datad => VCC,
	cin => \M2_unit|FS_unit|Add1~13\,
	combout => \M2_unit|FS_unit|Add1~14_combout\,
	cout => \M2_unit|FS_unit|Add1~15\);

-- Location: LCCOMB_X36_Y20_N28
\M2_unit|FS_unit|Add4~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add4~18_combout\ = (\M2_unit|FS_unit|Base_address\(16) & ((\M2_unit|FS_unit|Add4~17\) # (GND))) # (!\M2_unit|FS_unit|Base_address\(16) & (!\M2_unit|FS_unit|Add4~17\))
-- \M2_unit|FS_unit|Add4~19\ = CARRY((\M2_unit|FS_unit|Base_address\(16)) # (!\M2_unit|FS_unit|Add4~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|FS_unit|Base_address\(16),
	datad => VCC,
	cin => \M2_unit|FS_unit|Add4~17\,
	combout => \M2_unit|FS_unit|Add4~18_combout\,
	cout => \M2_unit|FS_unit|Add4~19\);

-- Location: LCFF_X46_Y24_N17
\M1_unit|V_address[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|V_address[17]~53_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|V_address[6]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_address\(17));

-- Location: LCFF_X45_Y23_N17
\M1_unit|U_address[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|U_address[17]~56_combout\,
	sdata => \M1_unit|Add0~48_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_RUN_5~regout\,
	ena => \M1_unit|U_address[16]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_address\(17));

-- Location: LCFF_X46_Y22_N17
\M1_unit|RGB_address[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_address[17]~53_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|RGB_address[2]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_address\(17));

-- Location: LCCOMB_X46_Y19_N14
\UART_unit|SRAM_address[16]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_address[16]~50_combout\ = (\UART_unit|SRAM_address\(16) & (\UART_unit|SRAM_address[15]~49\ $ (GND))) # (!\UART_unit|SRAM_address\(16) & (!\UART_unit|SRAM_address[15]~49\ & VCC))
-- \UART_unit|SRAM_address[16]~51\ = CARRY((\UART_unit|SRAM_address\(16) & !\UART_unit|SRAM_address[15]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|SRAM_address\(16),
	datad => VCC,
	cin => \UART_unit|SRAM_address[15]~49\,
	combout => \UART_unit|SRAM_address[16]~50_combout\,
	cout => \UART_unit|SRAM_address[16]~51\);

-- Location: LCCOMB_X46_Y19_N16
\UART_unit|SRAM_address[17]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_address[17]~52_combout\ = \UART_unit|SRAM_address\(17) $ (\UART_unit|SRAM_address[16]~51\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(17),
	cin => \UART_unit|SRAM_address[16]~51\,
	combout => \UART_unit|SRAM_address[17]~52_combout\);

-- Location: LCCOMB_X48_Y22_N28
\VGA_unit|Add0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~40_combout\ = (\VGA_unit|SRAM_address\(16) & ((GND) # (!\VGA_unit|Add0~38\))) # (!\VGA_unit|SRAM_address\(16) & (\VGA_unit|Add0~38\ $ (GND)))
-- \VGA_unit|Add0~41\ = CARRY((\VGA_unit|SRAM_address\(16)) # (!\VGA_unit|Add0~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(16),
	datad => VCC,
	cin => \VGA_unit|Add0~38\,
	combout => \VGA_unit|Add0~40_combout\,
	cout => \VGA_unit|Add0~41\);

-- Location: LCCOMB_X48_Y22_N30
\VGA_unit|Add0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~42_combout\ = \VGA_unit|Add0~41\ $ (!\VGA_unit|SRAM_address\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \VGA_unit|SRAM_address\(17),
	cin => \VGA_unit|Add0~41\,
	combout => \VGA_unit|Add0~42_combout\);

-- Location: LCCOMB_X32_Y19_N16
\M2_unit|WS_unit|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add1~16_combout\ = !\M2_unit|WS_unit|Add1~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \M2_unit|WS_unit|Add1~15\,
	combout => \M2_unit|WS_unit|Add1~16_combout\);

-- Location: LCCOMB_X33_Y19_N22
\M2_unit|WS_unit|Add4~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add4~24_combout\ = !\M2_unit|WS_unit|Add4~22\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \M2_unit|WS_unit|Add4~22\,
	combout => \M2_unit|WS_unit|Add4~24_combout\);

-- Location: LCFF_X47_Y22_N13
\M1_unit|SRAM_address[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector80~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|SRAM_address[6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_address\(0));

-- Location: LCFF_X31_Y20_N5
\M2_unit|WS_unit|SRAM_address[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M2_unit|WS_unit|CB\(0),
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|FS_unit|ALT_INV_state.S_FS_START~regout\,
	sload => VCC,
	ena => \M2_unit|WS_unit|SRAM_address[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|SRAM_address\(2));

-- Location: LCFF_X45_Y22_N1
\M1_unit|SRAM_address[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector77~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|SRAM_address[6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_address\(3));

-- Location: LCFF_X45_Y24_N21
\M1_unit|U_address[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|U_address[3]~26_combout\,
	sdata => \M1_unit|Add0~50_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_RUN_5~regout\,
	ena => \M1_unit|U_address[16]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_address\(3));

-- Location: LCFF_X45_Y24_N17
\M1_unit|U_address[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|U_address[1]~22_combout\,
	sdata => \M1_unit|Add0~52_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_RUN_5~regout\,
	ena => \M1_unit|U_address[16]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_address\(1));

-- Location: LCCOMB_X45_Y24_N16
\M1_unit|U_address[1]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[1]~22_combout\ = (\M1_unit|U_address\(1) & (\M1_unit|U_address[0]~21\ & VCC)) # (!\M1_unit|U_address\(1) & (!\M1_unit|U_address[0]~21\))
-- \M1_unit|U_address[1]~23\ = CARRY((!\M1_unit|U_address\(1) & !\M1_unit|U_address[0]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_address\(1),
	datad => VCC,
	cin => \M1_unit|U_address[0]~21\,
	combout => \M1_unit|U_address[1]~22_combout\,
	cout => \M1_unit|U_address[1]~23\);

-- Location: LCCOMB_X45_Y24_N20
\M1_unit|U_address[3]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[3]~26_combout\ = (\M1_unit|U_address\(3) & (\M1_unit|U_address[2]~25\ & VCC)) # (!\M1_unit|U_address\(3) & (!\M1_unit|U_address[2]~25\))
-- \M1_unit|U_address[3]~27\ = CARRY((!\M1_unit|U_address\(3) & !\M1_unit|U_address[2]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_address\(3),
	datad => VCC,
	cin => \M1_unit|U_address[2]~25\,
	combout => \M1_unit|U_address[3]~26_combout\,
	cout => \M1_unit|U_address[3]~27\);

-- Location: LCCOMB_X44_Y24_N16
\M1_unit|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add0~2_combout\ = (\M1_unit|U_address\(1) & (!\M1_unit|Add0~1\)) # (!\M1_unit|U_address\(1) & ((\M1_unit|Add0~1\) # (GND)))
-- \M1_unit|Add0~3\ = CARRY((!\M1_unit|Add0~1\) # (!\M1_unit|U_address\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_address\(1),
	datad => VCC,
	cin => \M1_unit|Add0~1\,
	combout => \M1_unit|Add0~2_combout\,
	cout => \M1_unit|Add0~3\);

-- Location: LCCOMB_X44_Y24_N20
\M1_unit|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add0~6_combout\ = (\M1_unit|U_address\(3) & (!\M1_unit|Add0~5\)) # (!\M1_unit|U_address\(3) & ((\M1_unit|Add0~5\) # (GND)))
-- \M1_unit|Add0~7\ = CARRY((!\M1_unit|Add0~5\) # (!\M1_unit|U_address\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_address\(3),
	datad => VCC,
	cin => \M1_unit|Add0~5\,
	combout => \M1_unit|Add0~6_combout\,
	cout => \M1_unit|Add0~7\);

-- Location: LCFF_X46_Y21_N7
\M1_unit|Y_compare_address[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_compare_address[7]~17_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|ALT_INV_state.S_END_LINE_5~regout\,
	ena => \M1_unit|Y_compare_address[9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_compare_address\(7));

-- Location: LCCOMB_X45_Y21_N2
\M1_unit|Add4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add4~0_combout\ = (\M1_unit|Y_compare_address\(5) & (\M1_unit|Y_address\(5) $ (VCC))) # (!\M1_unit|Y_compare_address\(5) & ((\M1_unit|Y_address\(5)) # (GND)))
-- \M1_unit|Add4~1\ = CARRY((\M1_unit|Y_address\(5)) # (!\M1_unit|Y_compare_address\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_compare_address\(5),
	datab => \M1_unit|Y_address\(5),
	datad => VCC,
	combout => \M1_unit|Add4~0_combout\,
	cout => \M1_unit|Add4~1\);

-- Location: LCCOMB_X45_Y21_N4
\M1_unit|Add4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add4~2_combout\ = (\M1_unit|Y_compare_address\(6) & ((\M1_unit|Y_address\(6) & (!\M1_unit|Add4~1\)) # (!\M1_unit|Y_address\(6) & ((\M1_unit|Add4~1\) # (GND))))) # (!\M1_unit|Y_compare_address\(6) & ((\M1_unit|Y_address\(6) & (\M1_unit|Add4~1\ & 
-- VCC)) # (!\M1_unit|Y_address\(6) & (!\M1_unit|Add4~1\))))
-- \M1_unit|Add4~3\ = CARRY((\M1_unit|Y_compare_address\(6) & ((!\M1_unit|Add4~1\) # (!\M1_unit|Y_address\(6)))) # (!\M1_unit|Y_compare_address\(6) & (!\M1_unit|Y_address\(6) & !\M1_unit|Add4~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_compare_address\(6),
	datab => \M1_unit|Y_address\(6),
	datad => VCC,
	cin => \M1_unit|Add4~1\,
	combout => \M1_unit|Add4~2_combout\,
	cout => \M1_unit|Add4~3\);

-- Location: LCFF_X46_Y21_N11
\M1_unit|Y_compare_address[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_compare_address[9]~22_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|ALT_INV_state.S_END_LINE_5~regout\,
	ena => \M1_unit|Y_compare_address[9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_compare_address\(9));

-- Location: LCCOMB_X45_Y21_N12
\M1_unit|Add4~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add4~10_combout\ = (\M1_unit|Y_address\(10) & ((\M1_unit|Y_compare_address\(10) & ((\M1_unit|Add4~9\) # (GND))) # (!\M1_unit|Y_compare_address\(10) & (!\M1_unit|Add4~9\)))) # (!\M1_unit|Y_address\(10) & ((\M1_unit|Y_compare_address\(10) & 
-- (!\M1_unit|Add4~9\)) # (!\M1_unit|Y_compare_address\(10) & (\M1_unit|Add4~9\ & VCC))))
-- \M1_unit|Add4~11\ = CARRY((\M1_unit|Y_address\(10) & ((\M1_unit|Y_compare_address\(10)) # (!\M1_unit|Add4~9\))) # (!\M1_unit|Y_address\(10) & (\M1_unit|Y_compare_address\(10) & !\M1_unit|Add4~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_address\(10),
	datab => \M1_unit|Y_compare_address\(10),
	datad => VCC,
	cin => \M1_unit|Add4~9\,
	combout => \M1_unit|Add4~10_combout\,
	cout => \M1_unit|Add4~11\);

-- Location: LCFF_X46_Y21_N17
\M1_unit|Y_compare_address[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_compare_address[12]~28_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|ALT_INV_state.S_END_LINE_5~regout\,
	ena => \M1_unit|Y_compare_address[9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_compare_address\(12));

-- Location: LCFF_X46_Y21_N21
\M1_unit|Y_compare_address[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_compare_address[14]~32_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|ALT_INV_state.S_END_LINE_5~regout\,
	ena => \M1_unit|Y_compare_address[9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_compare_address\(14));

-- Location: LCCOMB_X45_Y21_N20
\M1_unit|Add4~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add4~18_combout\ = (\M1_unit|Y_compare_address\(14) & ((\M1_unit|Y_address\(14) & (!\M1_unit|Add4~17\)) # (!\M1_unit|Y_address\(14) & ((\M1_unit|Add4~17\) # (GND))))) # (!\M1_unit|Y_compare_address\(14) & ((\M1_unit|Y_address\(14) & 
-- (\M1_unit|Add4~17\ & VCC)) # (!\M1_unit|Y_address\(14) & (!\M1_unit|Add4~17\))))
-- \M1_unit|Add4~19\ = CARRY((\M1_unit|Y_compare_address\(14) & ((!\M1_unit|Add4~17\) # (!\M1_unit|Y_address\(14)))) # (!\M1_unit|Y_compare_address\(14) & (!\M1_unit|Y_address\(14) & !\M1_unit|Add4~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_compare_address\(14),
	datab => \M1_unit|Y_address\(14),
	datad => VCC,
	cin => \M1_unit|Add4~17\,
	combout => \M1_unit|Add4~18_combout\,
	cout => \M1_unit|Add4~19\);

-- Location: LCCOMB_X45_Y21_N24
\M1_unit|Add4~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add4~22_combout\ = (\M1_unit|Y_address\(16) & ((\M1_unit|Y_compare_address\(16) & (!\M1_unit|Add4~21\)) # (!\M1_unit|Y_compare_address\(16) & (\M1_unit|Add4~21\ & VCC)))) # (!\M1_unit|Y_address\(16) & ((\M1_unit|Y_compare_address\(16) & 
-- ((\M1_unit|Add4~21\) # (GND))) # (!\M1_unit|Y_compare_address\(16) & (!\M1_unit|Add4~21\))))
-- \M1_unit|Add4~23\ = CARRY((\M1_unit|Y_address\(16) & (\M1_unit|Y_compare_address\(16) & !\M1_unit|Add4~21\)) # (!\M1_unit|Y_address\(16) & ((\M1_unit|Y_compare_address\(16)) # (!\M1_unit|Add4~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_address\(16),
	datab => \M1_unit|Y_compare_address\(16),
	datad => VCC,
	cin => \M1_unit|Add4~21\,
	combout => \M1_unit|Add4~22_combout\,
	cout => \M1_unit|Add4~23\);

-- Location: LCFF_X46_Y21_N27
\M1_unit|Y_compare_address[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_compare_address[17]~38_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|ALT_INV_state.S_END_LINE_5~regout\,
	ena => \M1_unit|Y_compare_address[9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_compare_address\(17));

-- Location: LCFF_X46_Y25_N21
\M1_unit|V_address[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|V_address[3]~24_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|V_address[6]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_address\(3));

-- Location: LCCOMB_X46_Y25_N20
\M1_unit|V_address[3]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[3]~24_combout\ = (\M1_unit|V_address\(3) & (!\M1_unit|V_address[2]~23\)) # (!\M1_unit|V_address\(3) & ((\M1_unit|V_address[2]~23\) # (GND)))
-- \M1_unit|V_address[3]~25\ = CARRY((!\M1_unit|V_address[2]~23\) # (!\M1_unit|V_address\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_address\(3),
	datad => VCC,
	cin => \M1_unit|V_address[2]~23\,
	combout => \M1_unit|V_address[3]~24_combout\,
	cout => \M1_unit|V_address[3]~25\);

-- Location: LCFF_X46_Y23_N21
\M1_unit|RGB_address[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_address[3]~24_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|RGB_address[2]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_address\(3));

-- Location: LCCOMB_X46_Y23_N20
\M1_unit|RGB_address[3]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[3]~24_combout\ = (\M1_unit|RGB_address\(3) & (!\M1_unit|RGB_address[2]~23\)) # (!\M1_unit|RGB_address\(3) & ((\M1_unit|RGB_address[2]~23\) # (GND)))
-- \M1_unit|RGB_address[3]~25\ = CARRY((!\M1_unit|RGB_address[2]~23\) # (!\M1_unit|RGB_address\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_address\(3),
	datad => VCC,
	cin => \M1_unit|RGB_address[2]~23\,
	combout => \M1_unit|RGB_address[3]~24_combout\,
	cout => \M1_unit|RGB_address[3]~25\);

-- Location: LCCOMB_X48_Y27_N16
\VGA_unit|VGA_unit|V_Cont[3]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|V_Cont[3]~16_combout\ = (\VGA_unit|VGA_unit|V_Cont\(3) & (!\VGA_unit|VGA_unit|V_Cont[2]~15\)) # (!\VGA_unit|VGA_unit|V_Cont\(3) & ((\VGA_unit|VGA_unit|V_Cont[2]~15\) # (GND)))
-- \VGA_unit|VGA_unit|V_Cont[3]~17\ = CARRY((!\VGA_unit|VGA_unit|V_Cont[2]~15\) # (!\VGA_unit|VGA_unit|V_Cont\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|V_Cont\(3),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|V_Cont[2]~15\,
	combout => \VGA_unit|VGA_unit|V_Cont[3]~16_combout\,
	cout => \VGA_unit|VGA_unit|V_Cont[3]~17\);

-- Location: LCCOMB_X48_Y27_N26
\VGA_unit|VGA_unit|V_Cont[8]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|V_Cont[8]~26_combout\ = (\VGA_unit|VGA_unit|V_Cont\(8) & (\VGA_unit|VGA_unit|V_Cont[7]~25\ $ (GND))) # (!\VGA_unit|VGA_unit|V_Cont\(8) & (!\VGA_unit|VGA_unit|V_Cont[7]~25\ & VCC))
-- \VGA_unit|VGA_unit|V_Cont[8]~27\ = CARRY((\VGA_unit|VGA_unit|V_Cont\(8) & !\VGA_unit|VGA_unit|V_Cont[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|V_Cont\(8),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|V_Cont[7]~25\,
	combout => \VGA_unit|VGA_unit|V_Cont[8]~26_combout\,
	cout => \VGA_unit|VGA_unit|V_Cont[8]~27\);

-- Location: LCCOMB_X44_Y27_N12
\VGA_unit|VGA_unit|H_Cont[5]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|H_Cont[5]~20_combout\ = (\VGA_unit|VGA_unit|H_Cont\(5) & (!\VGA_unit|VGA_unit|H_Cont[4]~19\)) # (!\VGA_unit|VGA_unit|H_Cont\(5) & ((\VGA_unit|VGA_unit|H_Cont[4]~19\) # (GND)))
-- \VGA_unit|VGA_unit|H_Cont[5]~21\ = CARRY((!\VGA_unit|VGA_unit|H_Cont[4]~19\) # (!\VGA_unit|VGA_unit|H_Cont\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(5),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|H_Cont[4]~19\,
	combout => \VGA_unit|VGA_unit|H_Cont[5]~20_combout\,
	cout => \VGA_unit|VGA_unit|H_Cont[5]~21\);

-- Location: LCFF_X30_Y18_N13
\M2_unit|WS_unit|SC[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|SC[2]~13_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|WS_unit|SC[1]~21_combout\,
	ena => \M2_unit|WS_unit|SC~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|SC\(2));

-- Location: LCCOMB_X32_Y20_N6
\M2_unit|FS_unit|Add10~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add10~5_combout\ = (\M2_unit|FS_unit|CB\(2) & (\M2_unit|FS_unit|Add10~3\ $ (GND))) # (!\M2_unit|FS_unit|CB\(2) & (!\M2_unit|FS_unit|Add10~3\ & VCC))
-- \M2_unit|FS_unit|Add10~6\ = CARRY((\M2_unit|FS_unit|CB\(2) & !\M2_unit|FS_unit|Add10~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|CB\(2),
	datad => VCC,
	cin => \M2_unit|FS_unit|Add10~3\,
	combout => \M2_unit|FS_unit|Add10~5_combout\,
	cout => \M2_unit|FS_unit|Add10~6\);

-- Location: LCCOMB_X32_Y20_N8
\M2_unit|FS_unit|Add10~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add10~8_combout\ = (\M2_unit|FS_unit|CB\(3) & (!\M2_unit|FS_unit|Add10~6\)) # (!\M2_unit|FS_unit|CB\(3) & ((\M2_unit|FS_unit|Add10~6\) # (GND)))
-- \M2_unit|FS_unit|Add10~9\ = CARRY((!\M2_unit|FS_unit|Add10~6\) # (!\M2_unit|FS_unit|CB\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|FS_unit|CB\(3),
	datad => VCC,
	cin => \M2_unit|FS_unit|Add10~6\,
	combout => \M2_unit|FS_unit|Add10~8_combout\,
	cout => \M2_unit|FS_unit|Add10~9\);

-- Location: LCCOMB_X32_Y20_N10
\M2_unit|FS_unit|Add10~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add10~11_combout\ = (\M2_unit|FS_unit|CB\(4) & (\M2_unit|FS_unit|Add10~9\ $ (GND))) # (!\M2_unit|FS_unit|CB\(4) & (!\M2_unit|FS_unit|Add10~9\ & VCC))
-- \M2_unit|FS_unit|Add10~12\ = CARRY((\M2_unit|FS_unit|CB\(4) & !\M2_unit|FS_unit|Add10~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|CB\(4),
	datad => VCC,
	cin => \M2_unit|FS_unit|Add10~9\,
	combout => \M2_unit|FS_unit|Add10~11_combout\,
	cout => \M2_unit|FS_unit|Add10~12\);

-- Location: LCCOMB_X32_Y20_N12
\M2_unit|FS_unit|Add10~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add10~14_combout\ = \M2_unit|FS_unit|CB\(5) $ (\M2_unit|FS_unit|Add10~12\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|CB\(5),
	cin => \M2_unit|FS_unit|Add10~12\,
	combout => \M2_unit|FS_unit|Add10~14_combout\);

-- Location: LCCOMB_X29_Y20_N12
\M2_unit|WS_unit|Add7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add7~4_combout\ = (\M2_unit|WS_unit|RB\(2) & (\M2_unit|WS_unit|Add7~3\ $ (GND))) # (!\M2_unit|WS_unit|RB\(2) & (!\M2_unit|WS_unit|Add7~3\ & VCC))
-- \M2_unit|WS_unit|Add7~5\ = CARRY((\M2_unit|WS_unit|RB\(2) & !\M2_unit|WS_unit|Add7~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|WS_unit|RB\(2),
	datad => VCC,
	cin => \M2_unit|WS_unit|Add7~3\,
	combout => \M2_unit|WS_unit|Add7~4_combout\,
	cout => \M2_unit|WS_unit|Add7~5\);

-- Location: LCCOMB_X33_Y16_N16
\M2_unit|FS_unit|Add9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add9~4_combout\ = (\M2_unit|FS_unit|RB\(2) & (\M2_unit|FS_unit|Add9~3\ $ (GND))) # (!\M2_unit|FS_unit|RB\(2) & (!\M2_unit|FS_unit|Add9~3\ & VCC))
-- \M2_unit|FS_unit|Add9~5\ = CARRY((\M2_unit|FS_unit|RB\(2) & !\M2_unit|FS_unit|Add9~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|RB\(2),
	datad => VCC,
	cin => \M2_unit|FS_unit|Add9~3\,
	combout => \M2_unit|FS_unit|Add9~4_combout\,
	cout => \M2_unit|FS_unit|Add9~5\);

-- Location: LCCOMB_X44_Y20_N4
\M1_unit|Y_address[11]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[11]~41_combout\ = (\M1_unit|Y_address\(11) & (!\M1_unit|Y_address[10]~40\)) # (!\M1_unit|Y_address\(11) & ((\M1_unit|Y_address[10]~40\) # (GND)))
-- \M1_unit|Y_address[11]~42\ = CARRY((!\M1_unit|Y_address[10]~40\) # (!\M1_unit|Y_address\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_address\(11),
	datad => VCC,
	cin => \M1_unit|Y_address[10]~40\,
	combout => \M1_unit|Y_address[11]~41_combout\,
	cout => \M1_unit|Y_address[11]~42\);

-- Location: LCCOMB_X45_Y23_N6
\M1_unit|U_address[12]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[12]~46_combout\ = (\M1_unit|U_address\(12) & ((GND) # (!\M1_unit|U_address[11]~45\))) # (!\M1_unit|U_address\(12) & (\M1_unit|U_address[11]~45\ $ (GND)))
-- \M1_unit|U_address[12]~47\ = CARRY((\M1_unit|U_address\(12)) # (!\M1_unit|U_address[11]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_address\(12),
	datad => VCC,
	cin => \M1_unit|U_address[11]~45\,
	combout => \M1_unit|U_address[12]~46_combout\,
	cout => \M1_unit|U_address[12]~47\);

-- Location: LCCOMB_X44_Y23_N6
\M1_unit|Add0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add0~32_combout\ = (\M1_unit|U_address\(12) & (\M1_unit|Add0~30\ $ (GND))) # (!\M1_unit|U_address\(12) & (!\M1_unit|Add0~30\ & VCC))
-- \M1_unit|Add0~33\ = CARRY((\M1_unit|U_address\(12) & !\M1_unit|Add0~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_address\(12),
	datad => VCC,
	cin => \M1_unit|Add0~30\,
	combout => \M1_unit|Add0~32_combout\,
	cout => \M1_unit|Add0~33\);

-- Location: LCCOMB_X46_Y24_N6
\M1_unit|V_address[12]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[12]~43_combout\ = (\M1_unit|V_address\(12) & (\M1_unit|V_address[11]~42\ $ (GND))) # (!\M1_unit|V_address\(12) & (!\M1_unit|V_address[11]~42\ & VCC))
-- \M1_unit|V_address[12]~44\ = CARRY((\M1_unit|V_address\(12) & !\M1_unit|V_address[11]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_address\(12),
	datad => VCC,
	cin => \M1_unit|V_address[11]~42\,
	combout => \M1_unit|V_address[12]~43_combout\,
	cout => \M1_unit|V_address[12]~44\);

-- Location: LCCOMB_X46_Y22_N6
\M1_unit|RGB_address[12]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[12]~43_combout\ = (\M1_unit|RGB_address\(12) & (\M1_unit|RGB_address[11]~42\ & VCC)) # (!\M1_unit|RGB_address\(12) & (!\M1_unit|RGB_address[11]~42\))
-- \M1_unit|RGB_address[12]~44\ = CARRY((!\M1_unit|RGB_address\(12) & !\M1_unit|RGB_address[11]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_address\(12),
	datad => VCC,
	cin => \M1_unit|RGB_address[11]~42\,
	combout => \M1_unit|RGB_address[12]~43_combout\,
	cout => \M1_unit|RGB_address[12]~44\);

-- Location: LCCOMB_X46_Y24_N12
\M1_unit|V_address[15]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[15]~49_combout\ = (\M1_unit|V_address\(15) & (!\M1_unit|V_address[14]~48\)) # (!\M1_unit|V_address\(15) & ((\M1_unit|V_address[14]~48\) # (GND)))
-- \M1_unit|V_address[15]~50\ = CARRY((!\M1_unit|V_address[14]~48\) # (!\M1_unit|V_address\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_address\(15),
	datad => VCC,
	cin => \M1_unit|V_address[14]~48\,
	combout => \M1_unit|V_address[15]~49_combout\,
	cout => \M1_unit|V_address[15]~50\);

-- Location: LCCOMB_X46_Y22_N12
\M1_unit|RGB_address[15]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[15]~49_combout\ = (\M1_unit|RGB_address\(15) & (!\M1_unit|RGB_address[14]~48\)) # (!\M1_unit|RGB_address\(15) & ((\M1_unit|RGB_address[14]~48\) # (GND)))
-- \M1_unit|RGB_address[15]~50\ = CARRY((!\M1_unit|RGB_address[14]~48\) # (!\M1_unit|RGB_address\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_address\(15),
	datad => VCC,
	cin => \M1_unit|RGB_address[14]~48\,
	combout => \M1_unit|RGB_address[15]~49_combout\,
	cout => \M1_unit|RGB_address[15]~50\);

-- Location: LCCOMB_X46_Y24_N14
\M1_unit|V_address[16]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[16]~51_combout\ = (\M1_unit|V_address\(16) & (\M1_unit|V_address[15]~50\ $ (GND))) # (!\M1_unit|V_address\(16) & (!\M1_unit|V_address[15]~50\ & VCC))
-- \M1_unit|V_address[16]~52\ = CARRY((\M1_unit|V_address\(16) & !\M1_unit|V_address[15]~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_address\(16),
	datad => VCC,
	cin => \M1_unit|V_address[15]~50\,
	combout => \M1_unit|V_address[16]~51_combout\,
	cout => \M1_unit|V_address[16]~52\);

-- Location: LCCOMB_X46_Y24_N16
\M1_unit|V_address[17]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[17]~53_combout\ = \M1_unit|V_address\(17) $ (\M1_unit|V_address[16]~52\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_address\(17),
	cin => \M1_unit|V_address[16]~52\,
	combout => \M1_unit|V_address[17]~53_combout\);

-- Location: LCCOMB_X45_Y23_N14
\M1_unit|U_address[16]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[16]~54_combout\ = (\M1_unit|U_address\(16) & ((GND) # (!\M1_unit|U_address[15]~53\))) # (!\M1_unit|U_address\(16) & (\M1_unit|U_address[15]~53\ $ (GND)))
-- \M1_unit|U_address[16]~55\ = CARRY((\M1_unit|U_address\(16)) # (!\M1_unit|U_address[15]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_address\(16),
	datad => VCC,
	cin => \M1_unit|U_address[15]~53\,
	combout => \M1_unit|U_address[16]~54_combout\,
	cout => \M1_unit|U_address[16]~55\);

-- Location: LCCOMB_X45_Y23_N16
\M1_unit|U_address[17]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[17]~56_combout\ = \M1_unit|U_address\(17) $ (!\M1_unit|U_address[16]~55\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_address\(17),
	cin => \M1_unit|U_address[16]~55\,
	combout => \M1_unit|U_address[17]~56_combout\);

-- Location: LCCOMB_X44_Y23_N14
\M1_unit|Add0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add0~44_combout\ = (\M1_unit|U_address\(16) & (\M1_unit|Add0~42\ $ (GND))) # (!\M1_unit|U_address\(16) & (!\M1_unit|Add0~42\ & VCC))
-- \M1_unit|Add0~45\ = CARRY((\M1_unit|U_address\(16) & !\M1_unit|Add0~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_address\(16),
	datad => VCC,
	cin => \M1_unit|Add0~42\,
	combout => \M1_unit|Add0~44_combout\,
	cout => \M1_unit|Add0~45\);

-- Location: LCCOMB_X44_Y23_N16
\M1_unit|Add0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add0~46_combout\ = \M1_unit|U_address\(17) $ (\M1_unit|Add0~45\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_address\(17),
	cin => \M1_unit|Add0~45\,
	combout => \M1_unit|Add0~46_combout\);

-- Location: LCCOMB_X46_Y22_N14
\M1_unit|RGB_address[16]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[16]~51_combout\ = (\M1_unit|RGB_address\(16) & (\M1_unit|RGB_address[15]~50\ $ (GND))) # (!\M1_unit|RGB_address\(16) & (!\M1_unit|RGB_address[15]~50\ & VCC))
-- \M1_unit|RGB_address[16]~52\ = CARRY((\M1_unit|RGB_address\(16) & !\M1_unit|RGB_address[15]~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_address\(16),
	datad => VCC,
	cin => \M1_unit|RGB_address[15]~50\,
	combout => \M1_unit|RGB_address[16]~51_combout\,
	cout => \M1_unit|RGB_address[16]~52\);

-- Location: LCCOMB_X46_Y22_N16
\M1_unit|RGB_address[17]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[17]~53_combout\ = \M1_unit|RGB_address\(17) $ (\M1_unit|RGB_address[16]~52\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_address\(17),
	cin => \M1_unit|RGB_address[16]~52\,
	combout => \M1_unit|RGB_address[17]~53_combout\);

-- Location: LCCOMB_X46_Y21_N6
\M1_unit|Y_compare_address[7]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_compare_address[7]~17_combout\ = (\M1_unit|Y_compare_address\(7) & ((GND) # (!\M1_unit|Y_compare_address[6]~16\))) # (!\M1_unit|Y_compare_address\(7) & (\M1_unit|Y_compare_address[6]~16\ $ (GND)))
-- \M1_unit|Y_compare_address[7]~18\ = CARRY((\M1_unit|Y_compare_address\(7)) # (!\M1_unit|Y_compare_address[6]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_compare_address\(7),
	datad => VCC,
	cin => \M1_unit|Y_compare_address[6]~16\,
	combout => \M1_unit|Y_compare_address[7]~17_combout\,
	cout => \M1_unit|Y_compare_address[7]~18\);

-- Location: LCCOMB_X46_Y21_N10
\M1_unit|Y_compare_address[9]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_compare_address[9]~22_combout\ = (\M1_unit|Y_compare_address\(9) & (\M1_unit|Y_compare_address[8]~21\ $ (GND))) # (!\M1_unit|Y_compare_address\(9) & (!\M1_unit|Y_compare_address[8]~21\ & VCC))
-- \M1_unit|Y_compare_address[9]~23\ = CARRY((\M1_unit|Y_compare_address\(9) & !\M1_unit|Y_compare_address[8]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_compare_address\(9),
	datad => VCC,
	cin => \M1_unit|Y_compare_address[8]~21\,
	combout => \M1_unit|Y_compare_address[9]~22_combout\,
	cout => \M1_unit|Y_compare_address[9]~23\);

-- Location: LCCOMB_X46_Y21_N16
\M1_unit|Y_compare_address[12]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_compare_address[12]~28_combout\ = (\M1_unit|Y_compare_address\(12) & (!\M1_unit|Y_compare_address[11]~27\)) # (!\M1_unit|Y_compare_address\(12) & ((\M1_unit|Y_compare_address[11]~27\) # (GND)))
-- \M1_unit|Y_compare_address[12]~29\ = CARRY((!\M1_unit|Y_compare_address[11]~27\) # (!\M1_unit|Y_compare_address\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_compare_address\(12),
	datad => VCC,
	cin => \M1_unit|Y_compare_address[11]~27\,
	combout => \M1_unit|Y_compare_address[12]~28_combout\,
	cout => \M1_unit|Y_compare_address[12]~29\);

-- Location: LCCOMB_X46_Y21_N20
\M1_unit|Y_compare_address[14]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_compare_address[14]~32_combout\ = (\M1_unit|Y_compare_address\(14) & (!\M1_unit|Y_compare_address[13]~31\)) # (!\M1_unit|Y_compare_address\(14) & ((\M1_unit|Y_compare_address[13]~31\) # (GND)))
-- \M1_unit|Y_compare_address[14]~33\ = CARRY((!\M1_unit|Y_compare_address[13]~31\) # (!\M1_unit|Y_compare_address\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_compare_address\(14),
	datad => VCC,
	cin => \M1_unit|Y_compare_address[13]~31\,
	combout => \M1_unit|Y_compare_address[14]~32_combout\,
	cout => \M1_unit|Y_compare_address[14]~33\);

-- Location: LCCOMB_X46_Y21_N24
\M1_unit|Y_compare_address[16]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_compare_address[16]~36_combout\ = (\M1_unit|Y_compare_address\(16) & (!\M1_unit|Y_compare_address[15]~35\)) # (!\M1_unit|Y_compare_address\(16) & ((\M1_unit|Y_compare_address[15]~35\) # (GND)))
-- \M1_unit|Y_compare_address[16]~37\ = CARRY((!\M1_unit|Y_compare_address[15]~35\) # (!\M1_unit|Y_compare_address\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_compare_address\(16),
	datad => VCC,
	cin => \M1_unit|Y_compare_address[15]~35\,
	combout => \M1_unit|Y_compare_address[16]~36_combout\,
	cout => \M1_unit|Y_compare_address[16]~37\);

-- Location: LCCOMB_X46_Y21_N26
\M1_unit|Y_compare_address[17]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_compare_address[17]~38_combout\ = \M1_unit|Y_compare_address[16]~37\ $ (!\M1_unit|Y_compare_address\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|Y_compare_address\(17),
	cin => \M1_unit|Y_compare_address[16]~37\,
	combout => \M1_unit|Y_compare_address[17]~38_combout\);

-- Location: LCCOMB_X33_Y18_N20
\M2_unit|MM_unit_CT|Add6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add6~6_combout\ = (\M2_unit|MM_unit_CT|w_counter\(3) & (!\M2_unit|MM_unit_CT|Add6~5\)) # (!\M2_unit|MM_unit_CT|w_counter\(3) & ((\M2_unit|MM_unit_CT|Add6~5\) # (GND)))
-- \M2_unit|MM_unit_CT|Add6~7\ = CARRY((!\M2_unit|MM_unit_CT|Add6~5\) # (!\M2_unit|MM_unit_CT|w_counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|w_counter\(3),
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add6~5\,
	combout => \M2_unit|MM_unit_CT|Add6~6_combout\,
	cout => \M2_unit|MM_unit_CT|Add6~7\);

-- Location: LCCOMB_X30_Y18_N12
\M2_unit|WS_unit|SC[2]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|SC[2]~13_combout\ = (\M2_unit|WS_unit|SC\(2) & (\M2_unit|WS_unit|SC[1]~12\ $ (GND))) # (!\M2_unit|WS_unit|SC\(2) & (!\M2_unit|WS_unit|SC[1]~12\ & VCC))
-- \M2_unit|WS_unit|SC[2]~14\ = CARRY((\M2_unit|WS_unit|SC\(2) & !\M2_unit|WS_unit|SC[1]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|SC\(2),
	datad => VCC,
	cin => \M2_unit|WS_unit|SC[1]~12\,
	combout => \M2_unit|WS_unit|SC[2]~13_combout\,
	cout => \M2_unit|WS_unit|SC[2]~14\);

-- Location: M4K_X26_Y18
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a8\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dual_port_RAM0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Milestone_2:M2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 128,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 7,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 127,
	port_b_logical_ram_depth => 128,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \M2_unit|RAM0_write_enable[0]~0_combout\,
	portbrewe => \M2_unit|RAM0_write_enable[1]~1_combout\,
	clk0 => \CLOCK_50_I~clkctrl_outclk\,
	portadatain => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portbdatain => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAIN_bus\,
	portaaddr => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\,
	portbdataout => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: DSPOUT_X39_Y24_N2
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X39_Y25_N2
\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: LCCOMB_X37_Y23_N2
\M1_unit|RGB_unit|B_prebuff[17]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|B_prebuff[17]~2_combout\ = (\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(17) & ((\M1_unit|RGB_unit|R_acc\(17) & (\M1_unit|RGB_unit|B_prebuff[16]~1\ & VCC)) # (!\M1_unit|RGB_unit|R_acc\(17) & (!\M1_unit|RGB_unit|B_prebuff[16]~1\)))) # 
-- (!\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(17) & ((\M1_unit|RGB_unit|R_acc\(17) & (!\M1_unit|RGB_unit|B_prebuff[16]~1\)) # (!\M1_unit|RGB_unit|R_acc\(17) & ((\M1_unit|RGB_unit|B_prebuff[16]~1\) # (GND)))))
-- \M1_unit|RGB_unit|B_prebuff[17]~3\ = CARRY((\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(17) & (!\M1_unit|RGB_unit|R_acc\(17) & !\M1_unit|RGB_unit|B_prebuff[16]~1\)) # (!\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(17) & 
-- ((!\M1_unit|RGB_unit|B_prebuff[16]~1\) # (!\M1_unit|RGB_unit|R_acc\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult0|auto_generated|w253w\(17),
	datab => \M1_unit|RGB_unit|R_acc\(17),
	datad => VCC,
	cin => \M1_unit|RGB_unit|B_prebuff[16]~1\,
	combout => \M1_unit|RGB_unit|B_prebuff[17]~2_combout\,
	cout => \M1_unit|RGB_unit|B_prebuff[17]~3\);

-- Location: LCCOMB_X37_Y23_N4
\M1_unit|RGB_unit|B_prebuff[18]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|B_prebuff[18]~4_combout\ = ((\M1_unit|RGB_unit|R_acc\(18) $ (\M1_unit|RGB_unit|Mult0|auto_generated|op_1~0_combout\ $ (!\M1_unit|RGB_unit|B_prebuff[17]~3\)))) # (GND)
-- \M1_unit|RGB_unit|B_prebuff[18]~5\ = CARRY((\M1_unit|RGB_unit|R_acc\(18) & ((\M1_unit|RGB_unit|Mult0|auto_generated|op_1~0_combout\) # (!\M1_unit|RGB_unit|B_prebuff[17]~3\))) # (!\M1_unit|RGB_unit|R_acc\(18) & 
-- (\M1_unit|RGB_unit|Mult0|auto_generated|op_1~0_combout\ & !\M1_unit|RGB_unit|B_prebuff[17]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|R_acc\(18),
	datab => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \M1_unit|RGB_unit|B_prebuff[17]~3\,
	combout => \M1_unit|RGB_unit|B_prebuff[18]~4_combout\,
	cout => \M1_unit|RGB_unit|B_prebuff[18]~5\);

-- Location: LCCOMB_X37_Y23_N14
\M1_unit|RGB_unit|B_prebuff[23]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|B_prebuff[23]~14_combout\ = (\M1_unit|RGB_unit|R_acc\(23) & ((\M1_unit|RGB_unit|Mult0|auto_generated|op_1~10_combout\ & (\M1_unit|RGB_unit|B_prebuff[22]~13\ & VCC)) # (!\M1_unit|RGB_unit|Mult0|auto_generated|op_1~10_combout\ & 
-- (!\M1_unit|RGB_unit|B_prebuff[22]~13\)))) # (!\M1_unit|RGB_unit|R_acc\(23) & ((\M1_unit|RGB_unit|Mult0|auto_generated|op_1~10_combout\ & (!\M1_unit|RGB_unit|B_prebuff[22]~13\)) # (!\M1_unit|RGB_unit|Mult0|auto_generated|op_1~10_combout\ & 
-- ((\M1_unit|RGB_unit|B_prebuff[22]~13\) # (GND)))))
-- \M1_unit|RGB_unit|B_prebuff[23]~15\ = CARRY((\M1_unit|RGB_unit|R_acc\(23) & (!\M1_unit|RGB_unit|Mult0|auto_generated|op_1~10_combout\ & !\M1_unit|RGB_unit|B_prebuff[22]~13\)) # (!\M1_unit|RGB_unit|R_acc\(23) & ((!\M1_unit|RGB_unit|B_prebuff[22]~13\) # 
-- (!\M1_unit|RGB_unit|Mult0|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|R_acc\(23),
	datab => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \M1_unit|RGB_unit|B_prebuff[22]~13\,
	combout => \M1_unit|RGB_unit|B_prebuff[23]~14_combout\,
	cout => \M1_unit|RGB_unit|B_prebuff[23]~15\);

-- Location: LCCOMB_X37_Y23_N22
\M1_unit|RGB_unit|B_prebuff[27]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|B_prebuff[27]~22_combout\ = (\M1_unit|RGB_unit|Mult0|auto_generated|op_1~18_combout\ & ((\M1_unit|RGB_unit|R_acc\(27) & (\M1_unit|RGB_unit|B_prebuff[26]~21\ & VCC)) # (!\M1_unit|RGB_unit|R_acc\(27) & 
-- (!\M1_unit|RGB_unit|B_prebuff[26]~21\)))) # (!\M1_unit|RGB_unit|Mult0|auto_generated|op_1~18_combout\ & ((\M1_unit|RGB_unit|R_acc\(27) & (!\M1_unit|RGB_unit|B_prebuff[26]~21\)) # (!\M1_unit|RGB_unit|R_acc\(27) & ((\M1_unit|RGB_unit|B_prebuff[26]~21\) # 
-- (GND)))))
-- \M1_unit|RGB_unit|B_prebuff[27]~23\ = CARRY((\M1_unit|RGB_unit|Mult0|auto_generated|op_1~18_combout\ & (!\M1_unit|RGB_unit|R_acc\(27) & !\M1_unit|RGB_unit|B_prebuff[26]~21\)) # (!\M1_unit|RGB_unit|Mult0|auto_generated|op_1~18_combout\ & 
-- ((!\M1_unit|RGB_unit|B_prebuff[26]~21\) # (!\M1_unit|RGB_unit|R_acc\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~18_combout\,
	datab => \M1_unit|RGB_unit|R_acc\(27),
	datad => VCC,
	cin => \M1_unit|RGB_unit|B_prebuff[26]~21\,
	combout => \M1_unit|RGB_unit|B_prebuff[27]~22_combout\,
	cout => \M1_unit|RGB_unit|B_prebuff[27]~23\);

-- Location: DSPOUT_X39_Y26_N2
\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X37_Y26_N0
\M1_unit|RGB_unit|Add5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add5~0_combout\ = (\M1_unit|RGB_unit|G_acc\(0) & ((GND) # (!\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(0)))) # (!\M1_unit|RGB_unit|G_acc\(0) & (\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(0) $ (GND)))
-- \M1_unit|RGB_unit|Add5~1\ = CARRY((\M1_unit|RGB_unit|G_acc\(0)) # (!\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|G_acc\(0),
	datab => \M1_unit|RGB_unit|Mult1|auto_generated|w247w\(0),
	datad => VCC,
	combout => \M1_unit|RGB_unit|Add5~0_combout\,
	cout => \M1_unit|RGB_unit|Add5~1\);

-- Location: LCCOMB_X37_Y26_N4
\M1_unit|RGB_unit|Add5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add5~4_combout\ = ((\M1_unit|RGB_unit|G_acc\(2) $ (\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(2) $ (\M1_unit|RGB_unit|Add5~3\)))) # (GND)
-- \M1_unit|RGB_unit|Add5~5\ = CARRY((\M1_unit|RGB_unit|G_acc\(2) & ((!\M1_unit|RGB_unit|Add5~3\) # (!\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(2)))) # (!\M1_unit|RGB_unit|G_acc\(2) & (!\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(2) & 
-- !\M1_unit|RGB_unit|Add5~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|G_acc\(2),
	datab => \M1_unit|RGB_unit|Mult1|auto_generated|w247w\(2),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add5~3\,
	combout => \M1_unit|RGB_unit|Add5~4_combout\,
	cout => \M1_unit|RGB_unit|Add5~5\);

-- Location: LCCOMB_X37_Y26_N6
\M1_unit|RGB_unit|Add5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add5~6_combout\ = (\M1_unit|RGB_unit|G_acc\(3) & ((\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(3) & (!\M1_unit|RGB_unit|Add5~5\)) # (!\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(3) & (\M1_unit|RGB_unit|Add5~5\ & VCC)))) # 
-- (!\M1_unit|RGB_unit|G_acc\(3) & ((\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(3) & ((\M1_unit|RGB_unit|Add5~5\) # (GND))) # (!\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(3) & (!\M1_unit|RGB_unit|Add5~5\))))
-- \M1_unit|RGB_unit|Add5~7\ = CARRY((\M1_unit|RGB_unit|G_acc\(3) & (\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(3) & !\M1_unit|RGB_unit|Add5~5\)) # (!\M1_unit|RGB_unit|G_acc\(3) & ((\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(3)) # 
-- (!\M1_unit|RGB_unit|Add5~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|G_acc\(3),
	datab => \M1_unit|RGB_unit|Mult1|auto_generated|w247w\(3),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add5~5\,
	combout => \M1_unit|RGB_unit|Add5~6_combout\,
	cout => \M1_unit|RGB_unit|Add5~7\);

-- Location: LCCOMB_X37_Y26_N8
\M1_unit|RGB_unit|Add5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add5~8_combout\ = ((\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(4) $ (\M1_unit|RGB_unit|G_acc\(4) $ (\M1_unit|RGB_unit|Add5~7\)))) # (GND)
-- \M1_unit|RGB_unit|Add5~9\ = CARRY((\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(4) & (\M1_unit|RGB_unit|G_acc\(4) & !\M1_unit|RGB_unit|Add5~7\)) # (!\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(4) & ((\M1_unit|RGB_unit|G_acc\(4)) # 
-- (!\M1_unit|RGB_unit|Add5~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult1|auto_generated|w247w\(4),
	datab => \M1_unit|RGB_unit|G_acc\(4),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add5~7\,
	combout => \M1_unit|RGB_unit|Add5~8_combout\,
	cout => \M1_unit|RGB_unit|Add5~9\);

-- Location: LCCOMB_X37_Y26_N14
\M1_unit|RGB_unit|Add5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add5~14_combout\ = (\M1_unit|RGB_unit|G_acc\(7) & ((\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(7) & (!\M1_unit|RGB_unit|Add5~13\)) # (!\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(7) & (\M1_unit|RGB_unit|Add5~13\ & VCC)))) # 
-- (!\M1_unit|RGB_unit|G_acc\(7) & ((\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(7) & ((\M1_unit|RGB_unit|Add5~13\) # (GND))) # (!\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(7) & (!\M1_unit|RGB_unit|Add5~13\))))
-- \M1_unit|RGB_unit|Add5~15\ = CARRY((\M1_unit|RGB_unit|G_acc\(7) & (\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(7) & !\M1_unit|RGB_unit|Add5~13\)) # (!\M1_unit|RGB_unit|G_acc\(7) & ((\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(7)) # 
-- (!\M1_unit|RGB_unit|Add5~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|G_acc\(7),
	datab => \M1_unit|RGB_unit|Mult1|auto_generated|w247w\(7),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add5~13\,
	combout => \M1_unit|RGB_unit|Add5~14_combout\,
	cout => \M1_unit|RGB_unit|Add5~15\);

-- Location: LCCOMB_X37_Y26_N16
\M1_unit|RGB_unit|Add5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add5~16_combout\ = ((\M1_unit|RGB_unit|G_acc\(8) $ (\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(8) $ (\M1_unit|RGB_unit|Add5~15\)))) # (GND)
-- \M1_unit|RGB_unit|Add5~17\ = CARRY((\M1_unit|RGB_unit|G_acc\(8) & ((!\M1_unit|RGB_unit|Add5~15\) # (!\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(8)))) # (!\M1_unit|RGB_unit|G_acc\(8) & (!\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(8) & 
-- !\M1_unit|RGB_unit|Add5~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|G_acc\(8),
	datab => \M1_unit|RGB_unit|Mult1|auto_generated|w247w\(8),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add5~15\,
	combout => \M1_unit|RGB_unit|Add5~16_combout\,
	cout => \M1_unit|RGB_unit|Add5~17\);

-- Location: LCCOMB_X37_Y26_N20
\M1_unit|RGB_unit|Add5~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add5~20_combout\ = ((\M1_unit|RGB_unit|G_acc\(10) $ (\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(10) $ (\M1_unit|RGB_unit|Add5~19\)))) # (GND)
-- \M1_unit|RGB_unit|Add5~21\ = CARRY((\M1_unit|RGB_unit|G_acc\(10) & ((!\M1_unit|RGB_unit|Add5~19\) # (!\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(10)))) # (!\M1_unit|RGB_unit|G_acc\(10) & (!\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(10) & 
-- !\M1_unit|RGB_unit|Add5~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|G_acc\(10),
	datab => \M1_unit|RGB_unit|Mult1|auto_generated|w247w\(10),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add5~19\,
	combout => \M1_unit|RGB_unit|Add5~20_combout\,
	cout => \M1_unit|RGB_unit|Add5~21\);

-- Location: LCCOMB_X37_Y26_N22
\M1_unit|RGB_unit|Add5~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add5~22_combout\ = (\M1_unit|RGB_unit|G_acc\(11) & ((\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(11) & (!\M1_unit|RGB_unit|Add5~21\)) # (!\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(11) & (\M1_unit|RGB_unit|Add5~21\ & VCC)))) # 
-- (!\M1_unit|RGB_unit|G_acc\(11) & ((\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(11) & ((\M1_unit|RGB_unit|Add5~21\) # (GND))) # (!\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(11) & (!\M1_unit|RGB_unit|Add5~21\))))
-- \M1_unit|RGB_unit|Add5~23\ = CARRY((\M1_unit|RGB_unit|G_acc\(11) & (\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(11) & !\M1_unit|RGB_unit|Add5~21\)) # (!\M1_unit|RGB_unit|G_acc\(11) & ((\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(11)) # 
-- (!\M1_unit|RGB_unit|Add5~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|G_acc\(11),
	datab => \M1_unit|RGB_unit|Mult1|auto_generated|w247w\(11),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add5~21\,
	combout => \M1_unit|RGB_unit|Add5~22_combout\,
	cout => \M1_unit|RGB_unit|Add5~23\);

-- Location: LCCOMB_X37_Y26_N24
\M1_unit|RGB_unit|Add5~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add5~24_combout\ = ((\M1_unit|RGB_unit|G_acc\(12) $ (\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(12) $ (\M1_unit|RGB_unit|Add5~23\)))) # (GND)
-- \M1_unit|RGB_unit|Add5~25\ = CARRY((\M1_unit|RGB_unit|G_acc\(12) & ((!\M1_unit|RGB_unit|Add5~23\) # (!\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(12)))) # (!\M1_unit|RGB_unit|G_acc\(12) & (!\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(12) & 
-- !\M1_unit|RGB_unit|Add5~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|G_acc\(12),
	datab => \M1_unit|RGB_unit|Mult1|auto_generated|w247w\(12),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add5~23\,
	combout => \M1_unit|RGB_unit|Add5~24_combout\,
	cout => \M1_unit|RGB_unit|Add5~25\);

-- Location: LCCOMB_X37_Y26_N26
\M1_unit|RGB_unit|Add5~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add5~26_combout\ = (\M1_unit|RGB_unit|G_acc\(13) & ((\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(13) & (!\M1_unit|RGB_unit|Add5~25\)) # (!\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(13) & (\M1_unit|RGB_unit|Add5~25\ & VCC)))) # 
-- (!\M1_unit|RGB_unit|G_acc\(13) & ((\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(13) & ((\M1_unit|RGB_unit|Add5~25\) # (GND))) # (!\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(13) & (!\M1_unit|RGB_unit|Add5~25\))))
-- \M1_unit|RGB_unit|Add5~27\ = CARRY((\M1_unit|RGB_unit|G_acc\(13) & (\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(13) & !\M1_unit|RGB_unit|Add5~25\)) # (!\M1_unit|RGB_unit|G_acc\(13) & ((\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(13)) # 
-- (!\M1_unit|RGB_unit|Add5~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|G_acc\(13),
	datab => \M1_unit|RGB_unit|Mult1|auto_generated|w247w\(13),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add5~25\,
	combout => \M1_unit|RGB_unit|Add5~26_combout\,
	cout => \M1_unit|RGB_unit|Add5~27\);

-- Location: LCCOMB_X37_Y26_N28
\M1_unit|RGB_unit|Add5~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add5~28_combout\ = ((\M1_unit|RGB_unit|G_acc\(14) $ (\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(14) $ (\M1_unit|RGB_unit|Add5~27\)))) # (GND)
-- \M1_unit|RGB_unit|Add5~29\ = CARRY((\M1_unit|RGB_unit|G_acc\(14) & ((!\M1_unit|RGB_unit|Add5~27\) # (!\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(14)))) # (!\M1_unit|RGB_unit|G_acc\(14) & (!\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(14) & 
-- !\M1_unit|RGB_unit|Add5~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|G_acc\(14),
	datab => \M1_unit|RGB_unit|Mult1|auto_generated|w247w\(14),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add5~27\,
	combout => \M1_unit|RGB_unit|Add5~28_combout\,
	cout => \M1_unit|RGB_unit|Add5~29\);

-- Location: LCCOMB_X37_Y26_N30
\M1_unit|RGB_unit|Add5~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add5~30_combout\ = (\M1_unit|RGB_unit|G_acc\(15) & ((\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(15) & (!\M1_unit|RGB_unit|Add5~29\)) # (!\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(15) & (\M1_unit|RGB_unit|Add5~29\ & VCC)))) # 
-- (!\M1_unit|RGB_unit|G_acc\(15) & ((\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(15) & ((\M1_unit|RGB_unit|Add5~29\) # (GND))) # (!\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(15) & (!\M1_unit|RGB_unit|Add5~29\))))
-- \M1_unit|RGB_unit|Add5~31\ = CARRY((\M1_unit|RGB_unit|G_acc\(15) & (\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(15) & !\M1_unit|RGB_unit|Add5~29\)) # (!\M1_unit|RGB_unit|G_acc\(15) & ((\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(15)) # 
-- (!\M1_unit|RGB_unit|Add5~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|G_acc\(15),
	datab => \M1_unit|RGB_unit|Mult1|auto_generated|w247w\(15),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add5~29\,
	combout => \M1_unit|RGB_unit|Add5~30_combout\,
	cout => \M1_unit|RGB_unit|Add5~31\);

-- Location: DSPOUT_X39_Y27_N2
\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: LCCOMB_X38_Y27_N4
\M1_unit|RGB_unit|Mult1|auto_generated|op_1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Mult1|auto_generated|op_1~2_combout\ = (\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT19\ & ((\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT1\ & (\M1_unit|RGB_unit|Mult1|auto_generated|op_1~1\ & VCC)) # 
-- (!\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT1\ & (!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~1\)))) # (!\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT19\ & ((\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT1\ & 
-- (!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~1\)) # (!\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT1\ & ((\M1_unit|RGB_unit|Mult1|auto_generated|op_1~1\) # (GND)))))
-- \M1_unit|RGB_unit|Mult1|auto_generated|op_1~3\ = CARRY((\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT19\ & (!\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT1\ & !\M1_unit|RGB_unit|Mult1|auto_generated|op_1~1\)) # 
-- (!\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT19\ & ((!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~1\) # (!\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT19\,
	datab => \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT1\,
	datad => VCC,
	cin => \M1_unit|RGB_unit|Mult1|auto_generated|op_1~1\,
	combout => \M1_unit|RGB_unit|Mult1|auto_generated|op_1~2_combout\,
	cout => \M1_unit|RGB_unit|Mult1|auto_generated|op_1~3\);

-- Location: LCCOMB_X38_Y27_N6
\M1_unit|RGB_unit|Mult1|auto_generated|op_1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Mult1|auto_generated|op_1~4_combout\ = ((\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT2\ $ (\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT20\ $ (!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~3\)))) # (GND)
-- \M1_unit|RGB_unit|Mult1|auto_generated|op_1~5\ = CARRY((\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT2\ & ((\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT20\) # (!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~3\))) # 
-- (!\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT2\ & (\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT20\ & !\M1_unit|RGB_unit|Mult1|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT2\,
	datab => \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT20\,
	datad => VCC,
	cin => \M1_unit|RGB_unit|Mult1|auto_generated|op_1~3\,
	combout => \M1_unit|RGB_unit|Mult1|auto_generated|op_1~4_combout\,
	cout => \M1_unit|RGB_unit|Mult1|auto_generated|op_1~5\);

-- Location: LCCOMB_X38_Y27_N12
\M1_unit|RGB_unit|Mult1|auto_generated|op_1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Mult1|auto_generated|op_1~10_combout\ = (\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT5\ & ((\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT23\ & (\M1_unit|RGB_unit|Mult1|auto_generated|op_1~9\ & VCC)) # 
-- (!\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT23\ & (!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~9\)))) # (!\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT5\ & ((\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT23\ & 
-- (!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~9\)) # (!\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT23\ & ((\M1_unit|RGB_unit|Mult1|auto_generated|op_1~9\) # (GND)))))
-- \M1_unit|RGB_unit|Mult1|auto_generated|op_1~11\ = CARRY((\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT5\ & (!\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT23\ & !\M1_unit|RGB_unit|Mult1|auto_generated|op_1~9\)) # 
-- (!\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT5\ & ((!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~9\) # (!\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT5\,
	datab => \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT23\,
	datad => VCC,
	cin => \M1_unit|RGB_unit|Mult1|auto_generated|op_1~9\,
	combout => \M1_unit|RGB_unit|Mult1|auto_generated|op_1~10_combout\,
	cout => \M1_unit|RGB_unit|Mult1|auto_generated|op_1~11\);

-- Location: LCCOMB_X37_Y25_N2
\M1_unit|RGB_unit|G_prebuff[17]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|G_prebuff[17]~2_combout\ = (\M1_unit|RGB_unit|G_acc\(17) & ((\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(17) & (!\M1_unit|RGB_unit|G_prebuff[16]~1\)) # (!\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(17) & 
-- (\M1_unit|RGB_unit|G_prebuff[16]~1\ & VCC)))) # (!\M1_unit|RGB_unit|G_acc\(17) & ((\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(17) & ((\M1_unit|RGB_unit|G_prebuff[16]~1\) # (GND))) # (!\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(17) & 
-- (!\M1_unit|RGB_unit|G_prebuff[16]~1\))))
-- \M1_unit|RGB_unit|G_prebuff[17]~3\ = CARRY((\M1_unit|RGB_unit|G_acc\(17) & (\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(17) & !\M1_unit|RGB_unit|G_prebuff[16]~1\)) # (!\M1_unit|RGB_unit|G_acc\(17) & ((\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(17)) # 
-- (!\M1_unit|RGB_unit|G_prebuff[16]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|G_acc\(17),
	datab => \M1_unit|RGB_unit|Mult1|auto_generated|w247w\(17),
	datad => VCC,
	cin => \M1_unit|RGB_unit|G_prebuff[16]~1\,
	combout => \M1_unit|RGB_unit|G_prebuff[17]~2_combout\,
	cout => \M1_unit|RGB_unit|G_prebuff[17]~3\);

-- Location: LCCOMB_X37_Y25_N4
\M1_unit|RGB_unit|G_prebuff[18]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|G_prebuff[18]~4_combout\ = ((\M1_unit|RGB_unit|G_acc\(18) $ (\M1_unit|RGB_unit|Mult1|auto_generated|op_1~0_combout\ $ (\M1_unit|RGB_unit|G_prebuff[17]~3\)))) # (GND)
-- \M1_unit|RGB_unit|G_prebuff[18]~5\ = CARRY((\M1_unit|RGB_unit|G_acc\(18) & ((!\M1_unit|RGB_unit|G_prebuff[17]~3\) # (!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~0_combout\))) # (!\M1_unit|RGB_unit|G_acc\(18) & 
-- (!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~0_combout\ & !\M1_unit|RGB_unit|G_prebuff[17]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|G_acc\(18),
	datab => \M1_unit|RGB_unit|Mult1|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \M1_unit|RGB_unit|G_prebuff[17]~3\,
	combout => \M1_unit|RGB_unit|G_prebuff[18]~4_combout\,
	cout => \M1_unit|RGB_unit|G_prebuff[18]~5\);

-- Location: LCCOMB_X38_Y27_N18
\M1_unit|RGB_unit|Mult1|auto_generated|op_1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Mult1|auto_generated|op_1~16_combout\ = ((\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT26\ $ (\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT8\ $ (!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~15\)))) # (GND)
-- \M1_unit|RGB_unit|Mult1|auto_generated|op_1~17\ = CARRY((\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT26\ & ((\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT8\) # (!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~15\))) # 
-- (!\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT26\ & (\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT8\ & !\M1_unit|RGB_unit|Mult1|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT26\,
	datab => \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT8\,
	datad => VCC,
	cin => \M1_unit|RGB_unit|Mult1|auto_generated|op_1~15\,
	combout => \M1_unit|RGB_unit|Mult1|auto_generated|op_1~16_combout\,
	cout => \M1_unit|RGB_unit|Mult1|auto_generated|op_1~17\);

-- Location: LCCOMB_X37_Y25_N22
\M1_unit|RGB_unit|G_prebuff[27]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|G_prebuff[27]~22_combout\ = (\M1_unit|RGB_unit|G_acc\(27) & ((\M1_unit|RGB_unit|Mult1|auto_generated|op_1~18_combout\ & (!\M1_unit|RGB_unit|G_prebuff[26]~21\)) # (!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~18_combout\ & 
-- (\M1_unit|RGB_unit|G_prebuff[26]~21\ & VCC)))) # (!\M1_unit|RGB_unit|G_acc\(27) & ((\M1_unit|RGB_unit|Mult1|auto_generated|op_1~18_combout\ & ((\M1_unit|RGB_unit|G_prebuff[26]~21\) # (GND))) # (!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~18_combout\ & 
-- (!\M1_unit|RGB_unit|G_prebuff[26]~21\))))
-- \M1_unit|RGB_unit|G_prebuff[27]~23\ = CARRY((\M1_unit|RGB_unit|G_acc\(27) & (\M1_unit|RGB_unit|Mult1|auto_generated|op_1~18_combout\ & !\M1_unit|RGB_unit|G_prebuff[26]~21\)) # (!\M1_unit|RGB_unit|G_acc\(27) & 
-- ((\M1_unit|RGB_unit|Mult1|auto_generated|op_1~18_combout\) # (!\M1_unit|RGB_unit|G_prebuff[26]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|G_acc\(27),
	datab => \M1_unit|RGB_unit|Mult1|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \M1_unit|RGB_unit|G_prebuff[26]~21\,
	combout => \M1_unit|RGB_unit|G_prebuff[27]~22_combout\,
	cout => \M1_unit|RGB_unit|G_prebuff[27]~23\);

-- Location: LCCOMB_X37_Y25_N24
\M1_unit|RGB_unit|G_prebuff[28]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|G_prebuff[28]~24_combout\ = ((\M1_unit|RGB_unit|G_acc\(28) $ (\M1_unit|RGB_unit|Mult1|auto_generated|op_1~20_combout\ $ (\M1_unit|RGB_unit|G_prebuff[27]~23\)))) # (GND)
-- \M1_unit|RGB_unit|G_prebuff[28]~25\ = CARRY((\M1_unit|RGB_unit|G_acc\(28) & ((!\M1_unit|RGB_unit|G_prebuff[27]~23\) # (!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~20_combout\))) # (!\M1_unit|RGB_unit|G_acc\(28) & 
-- (!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~20_combout\ & !\M1_unit|RGB_unit|G_prebuff[27]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|G_acc\(28),
	datab => \M1_unit|RGB_unit|Mult1|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \M1_unit|RGB_unit|G_prebuff[27]~23\,
	combout => \M1_unit|RGB_unit|G_prebuff[28]~24_combout\,
	cout => \M1_unit|RGB_unit|G_prebuff[28]~25\);

-- Location: LCCOMB_X38_Y27_N24
\M1_unit|RGB_unit|Mult1|auto_generated|op_1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Mult1|auto_generated|op_1~22_combout\ = (\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT29\ & ((\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT11\ & (\M1_unit|RGB_unit|Mult1|auto_generated|op_1~21\ & VCC)) # 
-- (!\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT11\ & (!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~21\)))) # (!\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT29\ & ((\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT11\ & 
-- (!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~21\)) # (!\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT11\ & ((\M1_unit|RGB_unit|Mult1|auto_generated|op_1~21\) # (GND)))))
-- \M1_unit|RGB_unit|Mult1|auto_generated|op_1~23\ = CARRY((\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT29\ & (!\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT11\ & !\M1_unit|RGB_unit|Mult1|auto_generated|op_1~21\)) # 
-- (!\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT29\ & ((!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~21\) # (!\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT29\,
	datab => \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT11\,
	datad => VCC,
	cin => \M1_unit|RGB_unit|Mult1|auto_generated|op_1~21\,
	combout => \M1_unit|RGB_unit|Mult1|auto_generated|op_1~22_combout\,
	cout => \M1_unit|RGB_unit|Mult1|auto_generated|op_1~23\);

-- Location: LCCOMB_X37_Y25_N28
\M1_unit|RGB_unit|G_prebuff[30]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|G_prebuff[30]~28_combout\ = ((\M1_unit|RGB_unit|G_acc\(30) $ (\M1_unit|RGB_unit|Mult1|auto_generated|op_1~24_combout\ $ (\M1_unit|RGB_unit|G_prebuff[29]~27\)))) # (GND)
-- \M1_unit|RGB_unit|G_prebuff[30]~29\ = CARRY((\M1_unit|RGB_unit|G_acc\(30) & ((!\M1_unit|RGB_unit|G_prebuff[29]~27\) # (!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~24_combout\))) # (!\M1_unit|RGB_unit|G_acc\(30) & 
-- (!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~24_combout\ & !\M1_unit|RGB_unit|G_prebuff[29]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|G_acc\(30),
	datab => \M1_unit|RGB_unit|Mult1|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \M1_unit|RGB_unit|G_prebuff[29]~27\,
	combout => \M1_unit|RGB_unit|G_prebuff[30]~28_combout\,
	cout => \M1_unit|RGB_unit|G_prebuff[30]~29\);

-- Location: LCCOMB_X35_Y16_N18
\M2_unit|FS_unit|Add5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add5~0_combout\ = \M2_unit|FS_unit|SC\(0) $ (VCC)
-- \M2_unit|FS_unit|Add5~1\ = CARRY(\M2_unit|FS_unit|SC\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|FS_unit|SC\(0),
	datad => VCC,
	combout => \M2_unit|FS_unit|Add5~0_combout\,
	cout => \M2_unit|FS_unit|Add5~1\);

-- Location: LCCOMB_X34_Y16_N20
\M2_unit|FS_unit|Add6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add6~0_combout\ = \M2_unit|FS_unit|SC\(1) $ (VCC)
-- \M2_unit|FS_unit|Add6~1\ = CARRY(\M2_unit|FS_unit|SC\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|SC\(1),
	datad => VCC,
	combout => \M2_unit|FS_unit|Add6~0_combout\,
	cout => \M2_unit|FS_unit|Add6~1\);

-- Location: LCCOMB_X35_Y16_N20
\M2_unit|FS_unit|Add5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add5~2_combout\ = (\M2_unit|FS_unit|SC\(1) & (!\M2_unit|FS_unit|Add5~1\)) # (!\M2_unit|FS_unit|SC\(1) & ((\M2_unit|FS_unit|Add5~1\) # (GND)))
-- \M2_unit|FS_unit|Add5~3\ = CARRY((!\M2_unit|FS_unit|Add5~1\) # (!\M2_unit|FS_unit|SC\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|SC\(1),
	datad => VCC,
	cin => \M2_unit|FS_unit|Add5~1\,
	combout => \M2_unit|FS_unit|Add5~2_combout\,
	cout => \M2_unit|FS_unit|Add5~3\);

-- Location: LCCOMB_X35_Y16_N22
\M2_unit|FS_unit|Add5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add5~4_combout\ = (\M2_unit|FS_unit|SC\(2) & ((GND) # (!\M2_unit|FS_unit|Add5~3\))) # (!\M2_unit|FS_unit|SC\(2) & (\M2_unit|FS_unit|Add5~3\ $ (GND)))
-- \M2_unit|FS_unit|Add5~5\ = CARRY((\M2_unit|FS_unit|SC\(2)) # (!\M2_unit|FS_unit|Add5~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|SC\(2),
	datad => VCC,
	cin => \M2_unit|FS_unit|Add5~3\,
	combout => \M2_unit|FS_unit|Add5~4_combout\,
	cout => \M2_unit|FS_unit|Add5~5\);

-- Location: LCCOMB_X35_Y16_N24
\M2_unit|FS_unit|Add5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add5~6_combout\ = (\M2_unit|FS_unit|SC\(3) & (\M2_unit|FS_unit|Add5~5\ & VCC)) # (!\M2_unit|FS_unit|SC\(3) & (!\M2_unit|FS_unit|Add5~5\))
-- \M2_unit|FS_unit|Add5~7\ = CARRY((!\M2_unit|FS_unit|SC\(3) & !\M2_unit|FS_unit|Add5~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|SC\(3),
	datad => VCC,
	cin => \M2_unit|FS_unit|Add5~5\,
	combout => \M2_unit|FS_unit|Add5~6_combout\,
	cout => \M2_unit|FS_unit|Add5~7\);

-- Location: LCCOMB_X34_Y16_N26
\M2_unit|FS_unit|Add6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add6~6_combout\ = (\M2_unit|FS_unit|SC\(4) & (\M2_unit|FS_unit|Add6~5\ & VCC)) # (!\M2_unit|FS_unit|SC\(4) & (!\M2_unit|FS_unit|Add6~5\))
-- \M2_unit|FS_unit|Add6~7\ = CARRY((!\M2_unit|FS_unit|SC\(4) & !\M2_unit|FS_unit|Add6~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|SC\(4),
	datad => VCC,
	cin => \M2_unit|FS_unit|Add6~5\,
	combout => \M2_unit|FS_unit|Add6~6_combout\,
	cout => \M2_unit|FS_unit|Add6~7\);

-- Location: LCCOMB_X35_Y16_N26
\M2_unit|FS_unit|Add5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add5~8_combout\ = (\M2_unit|FS_unit|SC\(4) & ((GND) # (!\M2_unit|FS_unit|Add5~7\))) # (!\M2_unit|FS_unit|SC\(4) & (\M2_unit|FS_unit|Add5~7\ $ (GND)))
-- \M2_unit|FS_unit|Add5~9\ = CARRY((\M2_unit|FS_unit|SC\(4)) # (!\M2_unit|FS_unit|Add5~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|FS_unit|SC\(4),
	datad => VCC,
	cin => \M2_unit|FS_unit|Add5~7\,
	combout => \M2_unit|FS_unit|Add5~8_combout\,
	cout => \M2_unit|FS_unit|Add5~9\);

-- Location: LCCOMB_X31_Y16_N10
\M2_unit|FS_unit|Add7~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add7~11_combout\ = (\M2_unit|FS_unit|SC\(4) & ((GND) # (!\M2_unit|FS_unit|Add7~10\))) # (!\M2_unit|FS_unit|SC\(4) & (\M2_unit|FS_unit|Add7~10\ $ (GND)))
-- \M2_unit|FS_unit|Add7~12\ = CARRY((\M2_unit|FS_unit|SC\(4)) # (!\M2_unit|FS_unit|Add7~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|FS_unit|SC\(4),
	datad => VCC,
	cin => \M2_unit|FS_unit|Add7~10\,
	combout => \M2_unit|FS_unit|Add7~11_combout\,
	cout => \M2_unit|FS_unit|Add7~12\);

-- Location: LCCOMB_X34_Y16_N28
\M2_unit|FS_unit|Add6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add6~8_combout\ = \M2_unit|FS_unit|Add6~7\ $ (\M2_unit|FS_unit|SC\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \M2_unit|FS_unit|SC\(5),
	cin => \M2_unit|FS_unit|Add6~7\,
	combout => \M2_unit|FS_unit|Add6~8_combout\);

-- Location: LCCOMB_X35_Y16_N28
\M2_unit|FS_unit|Add5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add5~10_combout\ = \M2_unit|FS_unit|SC\(5) $ (!\M2_unit|FS_unit|Add5~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|SC\(5),
	cin => \M2_unit|FS_unit|Add5~9\,
	combout => \M2_unit|FS_unit|Add5~10_combout\);

-- Location: LCCOMB_X31_Y16_N12
\M2_unit|FS_unit|Add7~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add7~13_combout\ = \M2_unit|FS_unit|Add7~12\ $ (!\M2_unit|FS_unit|SC\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \M2_unit|FS_unit|SC\(5),
	cin => \M2_unit|FS_unit|Add7~12\,
	combout => \M2_unit|FS_unit|Add7~13_combout\);

-- Location: LCCOMB_X40_Y25_N0
\M1_unit|RGB_unit|Add1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add1~19_combout\ = (\M1_unit|V_RGB\(16) & (\M1_unit|RGB_unit|Add1~18\ & VCC)) # (!\M1_unit|V_RGB\(16) & (!\M1_unit|RGB_unit|Add1~18\))
-- \M1_unit|RGB_unit|Add1~20\ = CARRY((!\M1_unit|V_RGB\(16) & !\M1_unit|RGB_unit|Add1~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_RGB\(16),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add1~18\,
	combout => \M1_unit|RGB_unit|Add1~19_combout\,
	cout => \M1_unit|RGB_unit|Add1~20\);

-- Location: LCCOMB_X40_Y25_N6
\M1_unit|RGB_unit|Add1~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add1~25_combout\ = (\M1_unit|V_RGB\(19) & ((GND) # (!\M1_unit|RGB_unit|Add1~24\))) # (!\M1_unit|V_RGB\(19) & (\M1_unit|RGB_unit|Add1~24\ $ (GND)))
-- \M1_unit|RGB_unit|Add1~26\ = CARRY((\M1_unit|V_RGB\(19)) # (!\M1_unit|RGB_unit|Add1~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_RGB\(19),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add1~24\,
	combout => \M1_unit|RGB_unit|Add1~25_combout\,
	cout => \M1_unit|RGB_unit|Add1~26\);

-- Location: LCCOMB_X40_Y25_N8
\M1_unit|RGB_unit|Add1~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add1~27_combout\ = (\M1_unit|V_RGB\(20) & (\M1_unit|RGB_unit|Add1~26\ & VCC)) # (!\M1_unit|V_RGB\(20) & (!\M1_unit|RGB_unit|Add1~26\))
-- \M1_unit|RGB_unit|Add1~28\ = CARRY((!\M1_unit|V_RGB\(20) & !\M1_unit|RGB_unit|Add1~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_RGB\(20),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add1~26\,
	combout => \M1_unit|RGB_unit|Add1~27_combout\,
	cout => \M1_unit|RGB_unit|Add1~28\);

-- Location: LCCOMB_X40_Y25_N14
\M1_unit|RGB_unit|Add1~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add1~33_combout\ = (\M1_unit|V_RGB\(23) & ((GND) # (!\M1_unit|RGB_unit|Add1~32\))) # (!\M1_unit|V_RGB\(23) & (\M1_unit|RGB_unit|Add1~32\ $ (GND)))
-- \M1_unit|RGB_unit|Add1~34\ = CARRY((\M1_unit|V_RGB\(23)) # (!\M1_unit|RGB_unit|Add1~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_RGB\(23),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add1~32\,
	combout => \M1_unit|RGB_unit|Add1~33_combout\,
	cout => \M1_unit|RGB_unit|Add1~34\);

-- Location: LCCOMB_X40_Y25_N16
\M1_unit|RGB_unit|Add1~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add1~35_combout\ = \M1_unit|V_RGB\(23) $ (!\M1_unit|RGB_unit|Add1~34\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_RGB\(23),
	cin => \M1_unit|RGB_unit|Add1~34\,
	combout => \M1_unit|RGB_unit|Add1~35_combout\);

-- Location: DSPOUT_X39_Y20_N2
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: DSPOUT_X39_Y17_N2
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X41_Y16_N0
\M2_unit|MM_unit_CS|Add3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add3~0_combout\ = (\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(0) & (\M2_unit|MM_unit_CS|product[3][0]~regout\ $ (VCC))) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(0) & (\M2_unit|MM_unit_CS|product[3][0]~regout\ & VCC))
-- \M2_unit|MM_unit_CS|Add3~1\ = CARRY((\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(0) & \M2_unit|MM_unit_CS|product[3][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(0),
	datab => \M2_unit|MM_unit_CS|product[3][0]~regout\,
	datad => VCC,
	combout => \M2_unit|MM_unit_CS|Add3~0_combout\,
	cout => \M2_unit|MM_unit_CS|Add3~1\);

-- Location: LCCOMB_X41_Y16_N2
\M2_unit|MM_unit_CS|Add3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add3~2_combout\ = (\M2_unit|MM_unit_CS|product[3][1]~regout\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(1) & (\M2_unit|MM_unit_CS|Add3~1\ & VCC)) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(1) & 
-- (!\M2_unit|MM_unit_CS|Add3~1\)))) # (!\M2_unit|MM_unit_CS|product[3][1]~regout\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(1) & (!\M2_unit|MM_unit_CS|Add3~1\)) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(1) & 
-- ((\M2_unit|MM_unit_CS|Add3~1\) # (GND)))))
-- \M2_unit|MM_unit_CS|Add3~3\ = CARRY((\M2_unit|MM_unit_CS|product[3][1]~regout\ & (!\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(1) & !\M2_unit|MM_unit_CS|Add3~1\)) # (!\M2_unit|MM_unit_CS|product[3][1]~regout\ & ((!\M2_unit|MM_unit_CS|Add3~1\) # 
-- (!\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[3][1]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(1),
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add3~1\,
	combout => \M2_unit|MM_unit_CS|Add3~2_combout\,
	cout => \M2_unit|MM_unit_CS|Add3~3\);

-- Location: LCCOMB_X41_Y16_N4
\M2_unit|MM_unit_CS|Add3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add3~4_combout\ = ((\M2_unit|MM_unit_CS|product[3][2]~regout\ $ (\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(2) $ (!\M2_unit|MM_unit_CS|Add3~3\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add3~5\ = CARRY((\M2_unit|MM_unit_CS|product[3][2]~regout\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(2)) # (!\M2_unit|MM_unit_CS|Add3~3\))) # (!\M2_unit|MM_unit_CS|product[3][2]~regout\ & 
-- (\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(2) & !\M2_unit|MM_unit_CS|Add3~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[3][2]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(2),
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add3~3\,
	combout => \M2_unit|MM_unit_CS|Add3~4_combout\,
	cout => \M2_unit|MM_unit_CS|Add3~5\);

-- Location: LCCOMB_X41_Y16_N6
\M2_unit|MM_unit_CS|Add3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add3~6_combout\ = (\M2_unit|MM_unit_CS|product[3][3]~regout\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(3) & (\M2_unit|MM_unit_CS|Add3~5\ & VCC)) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(3) & 
-- (!\M2_unit|MM_unit_CS|Add3~5\)))) # (!\M2_unit|MM_unit_CS|product[3][3]~regout\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(3) & (!\M2_unit|MM_unit_CS|Add3~5\)) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(3) & 
-- ((\M2_unit|MM_unit_CS|Add3~5\) # (GND)))))
-- \M2_unit|MM_unit_CS|Add3~7\ = CARRY((\M2_unit|MM_unit_CS|product[3][3]~regout\ & (!\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(3) & !\M2_unit|MM_unit_CS|Add3~5\)) # (!\M2_unit|MM_unit_CS|product[3][3]~regout\ & ((!\M2_unit|MM_unit_CS|Add3~5\) # 
-- (!\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[3][3]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(3),
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add3~5\,
	combout => \M2_unit|MM_unit_CS|Add3~6_combout\,
	cout => \M2_unit|MM_unit_CS|Add3~7\);

-- Location: LCCOMB_X41_Y16_N8
\M2_unit|MM_unit_CS|Add3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add3~8_combout\ = ((\M2_unit|MM_unit_CS|product[3][4]~regout\ $ (\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(4) $ (!\M2_unit|MM_unit_CS|Add3~7\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add3~9\ = CARRY((\M2_unit|MM_unit_CS|product[3][4]~regout\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(4)) # (!\M2_unit|MM_unit_CS|Add3~7\))) # (!\M2_unit|MM_unit_CS|product[3][4]~regout\ & 
-- (\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(4) & !\M2_unit|MM_unit_CS|Add3~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[3][4]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(4),
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add3~7\,
	combout => \M2_unit|MM_unit_CS|Add3~8_combout\,
	cout => \M2_unit|MM_unit_CS|Add3~9\);

-- Location: LCCOMB_X41_Y16_N10
\M2_unit|MM_unit_CS|Add3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add3~10_combout\ = (\M2_unit|MM_unit_CS|product[3][5]~regout\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(5) & (\M2_unit|MM_unit_CS|Add3~9\ & VCC)) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(5) & 
-- (!\M2_unit|MM_unit_CS|Add3~9\)))) # (!\M2_unit|MM_unit_CS|product[3][5]~regout\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(5) & (!\M2_unit|MM_unit_CS|Add3~9\)) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(5) & 
-- ((\M2_unit|MM_unit_CS|Add3~9\) # (GND)))))
-- \M2_unit|MM_unit_CS|Add3~11\ = CARRY((\M2_unit|MM_unit_CS|product[3][5]~regout\ & (!\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(5) & !\M2_unit|MM_unit_CS|Add3~9\)) # (!\M2_unit|MM_unit_CS|product[3][5]~regout\ & ((!\M2_unit|MM_unit_CS|Add3~9\) # 
-- (!\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[3][5]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(5),
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add3~9\,
	combout => \M2_unit|MM_unit_CS|Add3~10_combout\,
	cout => \M2_unit|MM_unit_CS|Add3~11\);

-- Location: LCCOMB_X41_Y16_N12
\M2_unit|MM_unit_CS|Add3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add3~12_combout\ = ((\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(6) $ (\M2_unit|MM_unit_CS|product[3][6]~regout\ $ (!\M2_unit|MM_unit_CS|Add3~11\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add3~13\ = CARRY((\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(6) & ((\M2_unit|MM_unit_CS|product[3][6]~regout\) # (!\M2_unit|MM_unit_CS|Add3~11\))) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(6) & 
-- (\M2_unit|MM_unit_CS|product[3][6]~regout\ & !\M2_unit|MM_unit_CS|Add3~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(6),
	datab => \M2_unit|MM_unit_CS|product[3][6]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add3~11\,
	combout => \M2_unit|MM_unit_CS|Add3~12_combout\,
	cout => \M2_unit|MM_unit_CS|Add3~13\);

-- Location: LCCOMB_X41_Y16_N14
\M2_unit|MM_unit_CS|Add3~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add3~14_combout\ = (\M2_unit|MM_unit_CS|product[3][7]~regout\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(7) & (\M2_unit|MM_unit_CS|Add3~13\ & VCC)) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(7) & 
-- (!\M2_unit|MM_unit_CS|Add3~13\)))) # (!\M2_unit|MM_unit_CS|product[3][7]~regout\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(7) & (!\M2_unit|MM_unit_CS|Add3~13\)) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(7) & 
-- ((\M2_unit|MM_unit_CS|Add3~13\) # (GND)))))
-- \M2_unit|MM_unit_CS|Add3~15\ = CARRY((\M2_unit|MM_unit_CS|product[3][7]~regout\ & (!\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(7) & !\M2_unit|MM_unit_CS|Add3~13\)) # (!\M2_unit|MM_unit_CS|product[3][7]~regout\ & ((!\M2_unit|MM_unit_CS|Add3~13\) # 
-- (!\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[3][7]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(7),
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add3~13\,
	combout => \M2_unit|MM_unit_CS|Add3~14_combout\,
	cout => \M2_unit|MM_unit_CS|Add3~15\);

-- Location: LCCOMB_X41_Y16_N16
\M2_unit|MM_unit_CS|Add3~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add3~16_combout\ = ((\M2_unit|MM_unit_CS|product[3][8]~regout\ $ (\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(8) $ (!\M2_unit|MM_unit_CS|Add3~15\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add3~17\ = CARRY((\M2_unit|MM_unit_CS|product[3][8]~regout\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(8)) # (!\M2_unit|MM_unit_CS|Add3~15\))) # (!\M2_unit|MM_unit_CS|product[3][8]~regout\ & 
-- (\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(8) & !\M2_unit|MM_unit_CS|Add3~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[3][8]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(8),
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add3~15\,
	combout => \M2_unit|MM_unit_CS|Add3~16_combout\,
	cout => \M2_unit|MM_unit_CS|Add3~17\);

-- Location: LCCOMB_X41_Y16_N18
\M2_unit|MM_unit_CS|Add3~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add3~18_combout\ = (\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(9) & ((\M2_unit|MM_unit_CS|product[3][9]~regout\ & (\M2_unit|MM_unit_CS|Add3~17\ & VCC)) # (!\M2_unit|MM_unit_CS|product[3][9]~regout\ & 
-- (!\M2_unit|MM_unit_CS|Add3~17\)))) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(9) & ((\M2_unit|MM_unit_CS|product[3][9]~regout\ & (!\M2_unit|MM_unit_CS|Add3~17\)) # (!\M2_unit|MM_unit_CS|product[3][9]~regout\ & ((\M2_unit|MM_unit_CS|Add3~17\) # 
-- (GND)))))
-- \M2_unit|MM_unit_CS|Add3~19\ = CARRY((\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(9) & (!\M2_unit|MM_unit_CS|product[3][9]~regout\ & !\M2_unit|MM_unit_CS|Add3~17\)) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(9) & 
-- ((!\M2_unit|MM_unit_CS|Add3~17\) # (!\M2_unit|MM_unit_CS|product[3][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(9),
	datab => \M2_unit|MM_unit_CS|product[3][9]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add3~17\,
	combout => \M2_unit|MM_unit_CS|Add3~18_combout\,
	cout => \M2_unit|MM_unit_CS|Add3~19\);

-- Location: LCCOMB_X41_Y16_N22
\M2_unit|MM_unit_CS|Add3~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add3~22_combout\ = (\M2_unit|MM_unit_CS|product[3][11]~regout\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(11) & (\M2_unit|MM_unit_CS|Add3~21\ & VCC)) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(11) & 
-- (!\M2_unit|MM_unit_CS|Add3~21\)))) # (!\M2_unit|MM_unit_CS|product[3][11]~regout\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(11) & (!\M2_unit|MM_unit_CS|Add3~21\)) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(11) & 
-- ((\M2_unit|MM_unit_CS|Add3~21\) # (GND)))))
-- \M2_unit|MM_unit_CS|Add3~23\ = CARRY((\M2_unit|MM_unit_CS|product[3][11]~regout\ & (!\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(11) & !\M2_unit|MM_unit_CS|Add3~21\)) # (!\M2_unit|MM_unit_CS|product[3][11]~regout\ & ((!\M2_unit|MM_unit_CS|Add3~21\) # 
-- (!\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[3][11]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(11),
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add3~21\,
	combout => \M2_unit|MM_unit_CS|Add3~22_combout\,
	cout => \M2_unit|MM_unit_CS|Add3~23\);

-- Location: LCCOMB_X41_Y16_N24
\M2_unit|MM_unit_CS|Add3~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add3~24_combout\ = ((\M2_unit|MM_unit_CS|product[3][12]~regout\ $ (\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(12) $ (!\M2_unit|MM_unit_CS|Add3~23\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add3~25\ = CARRY((\M2_unit|MM_unit_CS|product[3][12]~regout\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(12)) # (!\M2_unit|MM_unit_CS|Add3~23\))) # (!\M2_unit|MM_unit_CS|product[3][12]~regout\ & 
-- (\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(12) & !\M2_unit|MM_unit_CS|Add3~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[3][12]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(12),
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add3~23\,
	combout => \M2_unit|MM_unit_CS|Add3~24_combout\,
	cout => \M2_unit|MM_unit_CS|Add3~25\);

-- Location: LCCOMB_X41_Y15_N2
\M2_unit|MM_unit_CS|Add3~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add3~34_combout\ = (\M2_unit|MM_unit_CS|product[3][17]~regout\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(17) & (\M2_unit|MM_unit_CS|Add3~33\ & VCC)) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(17) & 
-- (!\M2_unit|MM_unit_CS|Add3~33\)))) # (!\M2_unit|MM_unit_CS|product[3][17]~regout\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(17) & (!\M2_unit|MM_unit_CS|Add3~33\)) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(17) & 
-- ((\M2_unit|MM_unit_CS|Add3~33\) # (GND)))))
-- \M2_unit|MM_unit_CS|Add3~35\ = CARRY((\M2_unit|MM_unit_CS|product[3][17]~regout\ & (!\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(17) & !\M2_unit|MM_unit_CS|Add3~33\)) # (!\M2_unit|MM_unit_CS|product[3][17]~regout\ & ((!\M2_unit|MM_unit_CS|Add3~33\) # 
-- (!\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[3][17]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(17),
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add3~33\,
	combout => \M2_unit|MM_unit_CS|Add3~34_combout\,
	cout => \M2_unit|MM_unit_CS|Add3~35\);

-- Location: LCCOMB_X41_Y15_N14
\M2_unit|MM_unit_CS|Add3~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add3~46_combout\ = (\M2_unit|MM_unit_CS|product[3][23]~regout\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~10_combout\ & (\M2_unit|MM_unit_CS|Add3~45\ & VCC)) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~10_combout\ & 
-- (!\M2_unit|MM_unit_CS|Add3~45\)))) # (!\M2_unit|MM_unit_CS|product[3][23]~regout\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~10_combout\ & (!\M2_unit|MM_unit_CS|Add3~45\)) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~10_combout\ & 
-- ((\M2_unit|MM_unit_CS|Add3~45\) # (GND)))))
-- \M2_unit|MM_unit_CS|Add3~47\ = CARRY((\M2_unit|MM_unit_CS|product[3][23]~regout\ & (!\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~10_combout\ & !\M2_unit|MM_unit_CS|Add3~45\)) # (!\M2_unit|MM_unit_CS|product[3][23]~regout\ & 
-- ((!\M2_unit|MM_unit_CS|Add3~45\) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[3][23]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add3~45\,
	combout => \M2_unit|MM_unit_CS|Add3~46_combout\,
	cout => \M2_unit|MM_unit_CS|Add3~47\);

-- Location: LCCOMB_X41_Y15_N16
\M2_unit|MM_unit_CS|Add3~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add3~48_combout\ = ((\M2_unit|MM_unit_CS|product[3][24]~regout\ $ (\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~12_combout\ $ (!\M2_unit|MM_unit_CS|Add3~47\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add3~49\ = CARRY((\M2_unit|MM_unit_CS|product[3][24]~regout\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~12_combout\) # (!\M2_unit|MM_unit_CS|Add3~47\))) # (!\M2_unit|MM_unit_CS|product[3][24]~regout\ & 
-- (\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~12_combout\ & !\M2_unit|MM_unit_CS|Add3~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[3][24]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add3~47\,
	combout => \M2_unit|MM_unit_CS|Add3~48_combout\,
	cout => \M2_unit|MM_unit_CS|Add3~49\);

-- Location: DSPOUT_X39_Y8_N2
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: DSPOUT_X39_Y10_N2
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X40_Y10_N6
\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~2_combout\ = (\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT19\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT1\ & (\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~1\ & VCC)) # 
-- (!\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT1\ & (!\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~1\)))) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT19\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT1\ & 
-- (!\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~1\)) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT1\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~1\) # (GND)))))
-- \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~3\ = CARRY((\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT19\ & (!\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT1\ & !\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~1\)) # 
-- (!\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT19\ & ((!\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~1\) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datab => \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT1\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~1\,
	combout => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~2_combout\,
	cout => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~3\);

-- Location: LCCOMB_X38_Y11_N0
\M2_unit|MM_unit_CS|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add0~0_combout\ = (\M2_unit|MM_unit_CS|product[0][0]~regout\ & (\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(0) $ (VCC))) # (!\M2_unit|MM_unit_CS|product[0][0]~regout\ & (\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(0) & VCC))
-- \M2_unit|MM_unit_CS|Add0~1\ = CARRY((\M2_unit|MM_unit_CS|product[0][0]~regout\ & \M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[0][0]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(0),
	datad => VCC,
	combout => \M2_unit|MM_unit_CS|Add0~0_combout\,
	cout => \M2_unit|MM_unit_CS|Add0~1\);

-- Location: LCCOMB_X38_Y11_N2
\M2_unit|MM_unit_CS|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add0~2_combout\ = (\M2_unit|MM_unit_CS|product[0][1]~regout\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(1) & (\M2_unit|MM_unit_CS|Add0~1\ & VCC)) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(1) & 
-- (!\M2_unit|MM_unit_CS|Add0~1\)))) # (!\M2_unit|MM_unit_CS|product[0][1]~regout\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(1) & (!\M2_unit|MM_unit_CS|Add0~1\)) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(1) & 
-- ((\M2_unit|MM_unit_CS|Add0~1\) # (GND)))))
-- \M2_unit|MM_unit_CS|Add0~3\ = CARRY((\M2_unit|MM_unit_CS|product[0][1]~regout\ & (!\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(1) & !\M2_unit|MM_unit_CS|Add0~1\)) # (!\M2_unit|MM_unit_CS|product[0][1]~regout\ & ((!\M2_unit|MM_unit_CS|Add0~1\) # 
-- (!\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[0][1]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(1),
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add0~1\,
	combout => \M2_unit|MM_unit_CS|Add0~2_combout\,
	cout => \M2_unit|MM_unit_CS|Add0~3\);

-- Location: LCCOMB_X38_Y11_N4
\M2_unit|MM_unit_CS|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add0~4_combout\ = ((\M2_unit|MM_unit_CS|product[0][2]~regout\ $ (\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(2) $ (!\M2_unit|MM_unit_CS|Add0~3\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add0~5\ = CARRY((\M2_unit|MM_unit_CS|product[0][2]~regout\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(2)) # (!\M2_unit|MM_unit_CS|Add0~3\))) # (!\M2_unit|MM_unit_CS|product[0][2]~regout\ & 
-- (\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(2) & !\M2_unit|MM_unit_CS|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[0][2]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(2),
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add0~3\,
	combout => \M2_unit|MM_unit_CS|Add0~4_combout\,
	cout => \M2_unit|MM_unit_CS|Add0~5\);

-- Location: LCCOMB_X38_Y11_N6
\M2_unit|MM_unit_CS|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add0~6_combout\ = (\M2_unit|MM_unit_CS|product[0][3]~regout\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(3) & (\M2_unit|MM_unit_CS|Add0~5\ & VCC)) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(3) & 
-- (!\M2_unit|MM_unit_CS|Add0~5\)))) # (!\M2_unit|MM_unit_CS|product[0][3]~regout\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(3) & (!\M2_unit|MM_unit_CS|Add0~5\)) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(3) & 
-- ((\M2_unit|MM_unit_CS|Add0~5\) # (GND)))))
-- \M2_unit|MM_unit_CS|Add0~7\ = CARRY((\M2_unit|MM_unit_CS|product[0][3]~regout\ & (!\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(3) & !\M2_unit|MM_unit_CS|Add0~5\)) # (!\M2_unit|MM_unit_CS|product[0][3]~regout\ & ((!\M2_unit|MM_unit_CS|Add0~5\) # 
-- (!\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[0][3]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(3),
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add0~5\,
	combout => \M2_unit|MM_unit_CS|Add0~6_combout\,
	cout => \M2_unit|MM_unit_CS|Add0~7\);

-- Location: LCCOMB_X38_Y11_N8
\M2_unit|MM_unit_CS|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add0~8_combout\ = ((\M2_unit|MM_unit_CS|product[0][4]~regout\ $ (\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(4) $ (!\M2_unit|MM_unit_CS|Add0~7\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add0~9\ = CARRY((\M2_unit|MM_unit_CS|product[0][4]~regout\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(4)) # (!\M2_unit|MM_unit_CS|Add0~7\))) # (!\M2_unit|MM_unit_CS|product[0][4]~regout\ & 
-- (\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(4) & !\M2_unit|MM_unit_CS|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[0][4]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(4),
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add0~7\,
	combout => \M2_unit|MM_unit_CS|Add0~8_combout\,
	cout => \M2_unit|MM_unit_CS|Add0~9\);

-- Location: LCCOMB_X38_Y11_N10
\M2_unit|MM_unit_CS|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add0~10_combout\ = (\M2_unit|MM_unit_CS|product[0][5]~regout\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(5) & (\M2_unit|MM_unit_CS|Add0~9\ & VCC)) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(5) & 
-- (!\M2_unit|MM_unit_CS|Add0~9\)))) # (!\M2_unit|MM_unit_CS|product[0][5]~regout\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(5) & (!\M2_unit|MM_unit_CS|Add0~9\)) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(5) & 
-- ((\M2_unit|MM_unit_CS|Add0~9\) # (GND)))))
-- \M2_unit|MM_unit_CS|Add0~11\ = CARRY((\M2_unit|MM_unit_CS|product[0][5]~regout\ & (!\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(5) & !\M2_unit|MM_unit_CS|Add0~9\)) # (!\M2_unit|MM_unit_CS|product[0][5]~regout\ & ((!\M2_unit|MM_unit_CS|Add0~9\) # 
-- (!\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[0][5]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(5),
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add0~9\,
	combout => \M2_unit|MM_unit_CS|Add0~10_combout\,
	cout => \M2_unit|MM_unit_CS|Add0~11\);

-- Location: LCCOMB_X38_Y11_N14
\M2_unit|MM_unit_CS|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add0~14_combout\ = (\M2_unit|MM_unit_CS|product[0][7]~regout\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(7) & (\M2_unit|MM_unit_CS|Add0~13\ & VCC)) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(7) & 
-- (!\M2_unit|MM_unit_CS|Add0~13\)))) # (!\M2_unit|MM_unit_CS|product[0][7]~regout\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(7) & (!\M2_unit|MM_unit_CS|Add0~13\)) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(7) & 
-- ((\M2_unit|MM_unit_CS|Add0~13\) # (GND)))))
-- \M2_unit|MM_unit_CS|Add0~15\ = CARRY((\M2_unit|MM_unit_CS|product[0][7]~regout\ & (!\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(7) & !\M2_unit|MM_unit_CS|Add0~13\)) # (!\M2_unit|MM_unit_CS|product[0][7]~regout\ & ((!\M2_unit|MM_unit_CS|Add0~13\) # 
-- (!\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[0][7]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(7),
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add0~13\,
	combout => \M2_unit|MM_unit_CS|Add0~14_combout\,
	cout => \M2_unit|MM_unit_CS|Add0~15\);

-- Location: LCCOMB_X38_Y11_N18
\M2_unit|MM_unit_CS|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add0~18_combout\ = (\M2_unit|MM_unit_CS|product[0][9]~regout\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(9) & (\M2_unit|MM_unit_CS|Add0~17\ & VCC)) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(9) & 
-- (!\M2_unit|MM_unit_CS|Add0~17\)))) # (!\M2_unit|MM_unit_CS|product[0][9]~regout\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(9) & (!\M2_unit|MM_unit_CS|Add0~17\)) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(9) & 
-- ((\M2_unit|MM_unit_CS|Add0~17\) # (GND)))))
-- \M2_unit|MM_unit_CS|Add0~19\ = CARRY((\M2_unit|MM_unit_CS|product[0][9]~regout\ & (!\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(9) & !\M2_unit|MM_unit_CS|Add0~17\)) # (!\M2_unit|MM_unit_CS|product[0][9]~regout\ & ((!\M2_unit|MM_unit_CS|Add0~17\) # 
-- (!\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[0][9]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(9),
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add0~17\,
	combout => \M2_unit|MM_unit_CS|Add0~18_combout\,
	cout => \M2_unit|MM_unit_CS|Add0~19\);

-- Location: LCCOMB_X38_Y11_N20
\M2_unit|MM_unit_CS|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add0~20_combout\ = ((\M2_unit|MM_unit_CS|product[0][10]~regout\ $ (\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(10) $ (!\M2_unit|MM_unit_CS|Add0~19\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add0~21\ = CARRY((\M2_unit|MM_unit_CS|product[0][10]~regout\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(10)) # (!\M2_unit|MM_unit_CS|Add0~19\))) # (!\M2_unit|MM_unit_CS|product[0][10]~regout\ & 
-- (\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(10) & !\M2_unit|MM_unit_CS|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[0][10]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(10),
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add0~19\,
	combout => \M2_unit|MM_unit_CS|Add0~20_combout\,
	cout => \M2_unit|MM_unit_CS|Add0~21\);

-- Location: LCCOMB_X38_Y11_N30
\M2_unit|MM_unit_CS|Add0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add0~30_combout\ = (\M2_unit|MM_unit_CS|product[0][15]~regout\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(15) & (\M2_unit|MM_unit_CS|Add0~29\ & VCC)) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(15) & 
-- (!\M2_unit|MM_unit_CS|Add0~29\)))) # (!\M2_unit|MM_unit_CS|product[0][15]~regout\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(15) & (!\M2_unit|MM_unit_CS|Add0~29\)) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(15) & 
-- ((\M2_unit|MM_unit_CS|Add0~29\) # (GND)))))
-- \M2_unit|MM_unit_CS|Add0~31\ = CARRY((\M2_unit|MM_unit_CS|product[0][15]~regout\ & (!\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(15) & !\M2_unit|MM_unit_CS|Add0~29\)) # (!\M2_unit|MM_unit_CS|product[0][15]~regout\ & ((!\M2_unit|MM_unit_CS|Add0~29\) # 
-- (!\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[0][15]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(15),
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add0~29\,
	combout => \M2_unit|MM_unit_CS|Add0~30_combout\,
	cout => \M2_unit|MM_unit_CS|Add0~31\);

-- Location: LCCOMB_X38_Y10_N2
\M2_unit|MM_unit_CS|Add0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add0~34_combout\ = (\M2_unit|MM_unit_CS|product[0][17]~regout\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(17) & (\M2_unit|MM_unit_CS|Add0~33\ & VCC)) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(17) & 
-- (!\M2_unit|MM_unit_CS|Add0~33\)))) # (!\M2_unit|MM_unit_CS|product[0][17]~regout\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(17) & (!\M2_unit|MM_unit_CS|Add0~33\)) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(17) & 
-- ((\M2_unit|MM_unit_CS|Add0~33\) # (GND)))))
-- \M2_unit|MM_unit_CS|Add0~35\ = CARRY((\M2_unit|MM_unit_CS|product[0][17]~regout\ & (!\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(17) & !\M2_unit|MM_unit_CS|Add0~33\)) # (!\M2_unit|MM_unit_CS|product[0][17]~regout\ & ((!\M2_unit|MM_unit_CS|Add0~33\) # 
-- (!\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[0][17]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(17),
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add0~33\,
	combout => \M2_unit|MM_unit_CS|Add0~34_combout\,
	cout => \M2_unit|MM_unit_CS|Add0~35\);

-- Location: LCCOMB_X38_Y10_N8
\M2_unit|MM_unit_CS|Add0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add0~40_combout\ = ((\M2_unit|MM_unit_CS|product[0][20]~regout\ $ (\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~4_combout\ $ (!\M2_unit|MM_unit_CS|Add0~39\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add0~41\ = CARRY((\M2_unit|MM_unit_CS|product[0][20]~regout\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~4_combout\) # (!\M2_unit|MM_unit_CS|Add0~39\))) # (!\M2_unit|MM_unit_CS|product[0][20]~regout\ & 
-- (\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~4_combout\ & !\M2_unit|MM_unit_CS|Add0~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[0][20]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add0~39\,
	combout => \M2_unit|MM_unit_CS|Add0~40_combout\,
	cout => \M2_unit|MM_unit_CS|Add0~41\);

-- Location: DSPOUT_X39_Y22_N2
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: DSPOUT_X39_Y19_N2
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X37_Y16_N2
\M2_unit|MM_unit_CS|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add1~2_combout\ = (\M2_unit|MM_unit_CS|product[1][1]~regout\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(1) & (\M2_unit|MM_unit_CS|Add1~1\ & VCC)) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(1) & 
-- (!\M2_unit|MM_unit_CS|Add1~1\)))) # (!\M2_unit|MM_unit_CS|product[1][1]~regout\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(1) & (!\M2_unit|MM_unit_CS|Add1~1\)) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(1) & 
-- ((\M2_unit|MM_unit_CS|Add1~1\) # (GND)))))
-- \M2_unit|MM_unit_CS|Add1~3\ = CARRY((\M2_unit|MM_unit_CS|product[1][1]~regout\ & (!\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(1) & !\M2_unit|MM_unit_CS|Add1~1\)) # (!\M2_unit|MM_unit_CS|product[1][1]~regout\ & ((!\M2_unit|MM_unit_CS|Add1~1\) # 
-- (!\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[1][1]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(1),
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add1~1\,
	combout => \M2_unit|MM_unit_CS|Add1~2_combout\,
	cout => \M2_unit|MM_unit_CS|Add1~3\);

-- Location: LCCOMB_X37_Y16_N8
\M2_unit|MM_unit_CS|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add1~8_combout\ = ((\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(4) $ (\M2_unit|MM_unit_CS|product[1][4]~regout\ $ (!\M2_unit|MM_unit_CS|Add1~7\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add1~9\ = CARRY((\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(4) & ((\M2_unit|MM_unit_CS|product[1][4]~regout\) # (!\M2_unit|MM_unit_CS|Add1~7\))) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(4) & 
-- (\M2_unit|MM_unit_CS|product[1][4]~regout\ & !\M2_unit|MM_unit_CS|Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(4),
	datab => \M2_unit|MM_unit_CS|product[1][4]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add1~7\,
	combout => \M2_unit|MM_unit_CS|Add1~8_combout\,
	cout => \M2_unit|MM_unit_CS|Add1~9\);

-- Location: LCCOMB_X37_Y16_N14
\M2_unit|MM_unit_CS|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add1~14_combout\ = (\M2_unit|MM_unit_CS|product[1][7]~regout\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(7) & (\M2_unit|MM_unit_CS|Add1~13\ & VCC)) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(7) & 
-- (!\M2_unit|MM_unit_CS|Add1~13\)))) # (!\M2_unit|MM_unit_CS|product[1][7]~regout\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(7) & (!\M2_unit|MM_unit_CS|Add1~13\)) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(7) & 
-- ((\M2_unit|MM_unit_CS|Add1~13\) # (GND)))))
-- \M2_unit|MM_unit_CS|Add1~15\ = CARRY((\M2_unit|MM_unit_CS|product[1][7]~regout\ & (!\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(7) & !\M2_unit|MM_unit_CS|Add1~13\)) # (!\M2_unit|MM_unit_CS|product[1][7]~regout\ & ((!\M2_unit|MM_unit_CS|Add1~13\) # 
-- (!\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[1][7]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(7),
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add1~13\,
	combout => \M2_unit|MM_unit_CS|Add1~14_combout\,
	cout => \M2_unit|MM_unit_CS|Add1~15\);

-- Location: LCCOMB_X37_Y16_N16
\M2_unit|MM_unit_CS|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add1~16_combout\ = ((\M2_unit|MM_unit_CS|product[1][8]~regout\ $ (\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(8) $ (!\M2_unit|MM_unit_CS|Add1~15\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add1~17\ = CARRY((\M2_unit|MM_unit_CS|product[1][8]~regout\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(8)) # (!\M2_unit|MM_unit_CS|Add1~15\))) # (!\M2_unit|MM_unit_CS|product[1][8]~regout\ & 
-- (\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(8) & !\M2_unit|MM_unit_CS|Add1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[1][8]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(8),
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add1~15\,
	combout => \M2_unit|MM_unit_CS|Add1~16_combout\,
	cout => \M2_unit|MM_unit_CS|Add1~17\);

-- Location: LCCOMB_X37_Y16_N20
\M2_unit|MM_unit_CS|Add1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add1~20_combout\ = ((\M2_unit|MM_unit_CS|product[1][10]~regout\ $ (\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(10) $ (!\M2_unit|MM_unit_CS|Add1~19\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add1~21\ = CARRY((\M2_unit|MM_unit_CS|product[1][10]~regout\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(10)) # (!\M2_unit|MM_unit_CS|Add1~19\))) # (!\M2_unit|MM_unit_CS|product[1][10]~regout\ & 
-- (\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(10) & !\M2_unit|MM_unit_CS|Add1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[1][10]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(10),
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add1~19\,
	combout => \M2_unit|MM_unit_CS|Add1~20_combout\,
	cout => \M2_unit|MM_unit_CS|Add1~21\);

-- Location: LCCOMB_X37_Y15_N0
\M2_unit|MM_unit_CS|Add1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add1~32_combout\ = ((\M2_unit|MM_unit_CS|product[1][16]~regout\ $ (\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(16) $ (!\M2_unit|MM_unit_CS|Add1~31\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add1~33\ = CARRY((\M2_unit|MM_unit_CS|product[1][16]~regout\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(16)) # (!\M2_unit|MM_unit_CS|Add1~31\))) # (!\M2_unit|MM_unit_CS|product[1][16]~regout\ & 
-- (\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(16) & !\M2_unit|MM_unit_CS|Add1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[1][16]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(16),
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add1~31\,
	combout => \M2_unit|MM_unit_CS|Add1~32_combout\,
	cout => \M2_unit|MM_unit_CS|Add1~33\);

-- Location: LCCOMB_X37_Y15_N2
\M2_unit|MM_unit_CS|Add1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add1~34_combout\ = (\M2_unit|MM_unit_CS|product[1][17]~regout\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(17) & (\M2_unit|MM_unit_CS|Add1~33\ & VCC)) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(17) & 
-- (!\M2_unit|MM_unit_CS|Add1~33\)))) # (!\M2_unit|MM_unit_CS|product[1][17]~regout\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(17) & (!\M2_unit|MM_unit_CS|Add1~33\)) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(17) & 
-- ((\M2_unit|MM_unit_CS|Add1~33\) # (GND)))))
-- \M2_unit|MM_unit_CS|Add1~35\ = CARRY((\M2_unit|MM_unit_CS|product[1][17]~regout\ & (!\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(17) & !\M2_unit|MM_unit_CS|Add1~33\)) # (!\M2_unit|MM_unit_CS|product[1][17]~regout\ & ((!\M2_unit|MM_unit_CS|Add1~33\) # 
-- (!\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[1][17]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(17),
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add1~33\,
	combout => \M2_unit|MM_unit_CS|Add1~34_combout\,
	cout => \M2_unit|MM_unit_CS|Add1~35\);

-- Location: LCCOMB_X37_Y15_N4
\M2_unit|MM_unit_CS|Add1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add1~36_combout\ = ((\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~0_combout\ $ (\M2_unit|MM_unit_CS|product[1][18]~regout\ $ (!\M2_unit|MM_unit_CS|Add1~35\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add1~37\ = CARRY((\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~0_combout\ & ((\M2_unit|MM_unit_CS|product[1][18]~regout\) # (!\M2_unit|MM_unit_CS|Add1~35\))) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~0_combout\ & 
-- (\M2_unit|MM_unit_CS|product[1][18]~regout\ & !\M2_unit|MM_unit_CS|Add1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~0_combout\,
	datab => \M2_unit|MM_unit_CS|product[1][18]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add1~35\,
	combout => \M2_unit|MM_unit_CS|Add1~36_combout\,
	cout => \M2_unit|MM_unit_CS|Add1~37\);

-- Location: LCCOMB_X37_Y15_N6
\M2_unit|MM_unit_CS|Add1~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add1~38_combout\ = (\M2_unit|MM_unit_CS|product[1][19]~regout\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~2_combout\ & (\M2_unit|MM_unit_CS|Add1~37\ & VCC)) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~2_combout\ & 
-- (!\M2_unit|MM_unit_CS|Add1~37\)))) # (!\M2_unit|MM_unit_CS|product[1][19]~regout\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~2_combout\ & (!\M2_unit|MM_unit_CS|Add1~37\)) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~2_combout\ & 
-- ((\M2_unit|MM_unit_CS|Add1~37\) # (GND)))))
-- \M2_unit|MM_unit_CS|Add1~39\ = CARRY((\M2_unit|MM_unit_CS|product[1][19]~regout\ & (!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~2_combout\ & !\M2_unit|MM_unit_CS|Add1~37\)) # (!\M2_unit|MM_unit_CS|product[1][19]~regout\ & 
-- ((!\M2_unit|MM_unit_CS|Add1~37\) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[1][19]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add1~37\,
	combout => \M2_unit|MM_unit_CS|Add1~38_combout\,
	cout => \M2_unit|MM_unit_CS|Add1~39\);

-- Location: LCCOMB_X37_Y15_N8
\M2_unit|MM_unit_CS|Add1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add1~40_combout\ = ((\M2_unit|MM_unit_CS|product[1][20]~regout\ $ (\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~4_combout\ $ (!\M2_unit|MM_unit_CS|Add1~39\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add1~41\ = CARRY((\M2_unit|MM_unit_CS|product[1][20]~regout\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~4_combout\) # (!\M2_unit|MM_unit_CS|Add1~39\))) # (!\M2_unit|MM_unit_CS|product[1][20]~regout\ & 
-- (\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~4_combout\ & !\M2_unit|MM_unit_CS|Add1~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[1][20]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add1~39\,
	combout => \M2_unit|MM_unit_CS|Add1~40_combout\,
	cout => \M2_unit|MM_unit_CS|Add1~41\);

-- Location: LCCOMB_X37_Y15_N12
\M2_unit|MM_unit_CS|Add1~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add1~44_combout\ = ((\M2_unit|MM_unit_CS|product[1][22]~regout\ $ (\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~8_combout\ $ (!\M2_unit|MM_unit_CS|Add1~43\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add1~45\ = CARRY((\M2_unit|MM_unit_CS|product[1][22]~regout\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~8_combout\) # (!\M2_unit|MM_unit_CS|Add1~43\))) # (!\M2_unit|MM_unit_CS|product[1][22]~regout\ & 
-- (\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~8_combout\ & !\M2_unit|MM_unit_CS|Add1~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[1][22]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add1~43\,
	combout => \M2_unit|MM_unit_CS|Add1~44_combout\,
	cout => \M2_unit|MM_unit_CS|Add1~45\);

-- Location: LCCOMB_X37_Y15_N14
\M2_unit|MM_unit_CS|Add1~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add1~46_combout\ = (\M2_unit|MM_unit_CS|product[1][23]~regout\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~10_combout\ & (\M2_unit|MM_unit_CS|Add1~45\ & VCC)) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~10_combout\ & 
-- (!\M2_unit|MM_unit_CS|Add1~45\)))) # (!\M2_unit|MM_unit_CS|product[1][23]~regout\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~10_combout\ & (!\M2_unit|MM_unit_CS|Add1~45\)) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~10_combout\ & 
-- ((\M2_unit|MM_unit_CS|Add1~45\) # (GND)))))
-- \M2_unit|MM_unit_CS|Add1~47\ = CARRY((\M2_unit|MM_unit_CS|product[1][23]~regout\ & (!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~10_combout\ & !\M2_unit|MM_unit_CS|Add1~45\)) # (!\M2_unit|MM_unit_CS|product[1][23]~regout\ & 
-- ((!\M2_unit|MM_unit_CS|Add1~45\) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[1][23]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add1~45\,
	combout => \M2_unit|MM_unit_CS|Add1~46_combout\,
	cout => \M2_unit|MM_unit_CS|Add1~47\);

-- Location: DSPOUT_X39_Y7_N2
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: DSPOUT_X39_Y11_N2
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X42_Y12_N0
\M2_unit|MM_unit_CS|Add2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add2~0_combout\ = (\M2_unit|MM_unit_CS|product[2][0]~regout\ & (\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(0) $ (VCC))) # (!\M2_unit|MM_unit_CS|product[2][0]~regout\ & (\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(0) & VCC))
-- \M2_unit|MM_unit_CS|Add2~1\ = CARRY((\M2_unit|MM_unit_CS|product[2][0]~regout\ & \M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[2][0]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(0),
	datad => VCC,
	combout => \M2_unit|MM_unit_CS|Add2~0_combout\,
	cout => \M2_unit|MM_unit_CS|Add2~1\);

-- Location: LCCOMB_X42_Y12_N14
\M2_unit|MM_unit_CS|Add2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add2~14_combout\ = (\M2_unit|MM_unit_CS|product[2][7]~regout\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(7) & (\M2_unit|MM_unit_CS|Add2~13\ & VCC)) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(7) & 
-- (!\M2_unit|MM_unit_CS|Add2~13\)))) # (!\M2_unit|MM_unit_CS|product[2][7]~regout\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(7) & (!\M2_unit|MM_unit_CS|Add2~13\)) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(7) & 
-- ((\M2_unit|MM_unit_CS|Add2~13\) # (GND)))))
-- \M2_unit|MM_unit_CS|Add2~15\ = CARRY((\M2_unit|MM_unit_CS|product[2][7]~regout\ & (!\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(7) & !\M2_unit|MM_unit_CS|Add2~13\)) # (!\M2_unit|MM_unit_CS|product[2][7]~regout\ & ((!\M2_unit|MM_unit_CS|Add2~13\) # 
-- (!\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[2][7]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(7),
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add2~13\,
	combout => \M2_unit|MM_unit_CS|Add2~14_combout\,
	cout => \M2_unit|MM_unit_CS|Add2~15\);

-- Location: LCCOMB_X42_Y12_N22
\M2_unit|MM_unit_CS|Add2~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add2~22_combout\ = (\M2_unit|MM_unit_CS|product[2][11]~regout\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(11) & (\M2_unit|MM_unit_CS|Add2~21\ & VCC)) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(11) & 
-- (!\M2_unit|MM_unit_CS|Add2~21\)))) # (!\M2_unit|MM_unit_CS|product[2][11]~regout\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(11) & (!\M2_unit|MM_unit_CS|Add2~21\)) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(11) & 
-- ((\M2_unit|MM_unit_CS|Add2~21\) # (GND)))))
-- \M2_unit|MM_unit_CS|Add2~23\ = CARRY((\M2_unit|MM_unit_CS|product[2][11]~regout\ & (!\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(11) & !\M2_unit|MM_unit_CS|Add2~21\)) # (!\M2_unit|MM_unit_CS|product[2][11]~regout\ & ((!\M2_unit|MM_unit_CS|Add2~21\) # 
-- (!\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[2][11]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(11),
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add2~21\,
	combout => \M2_unit|MM_unit_CS|Add2~22_combout\,
	cout => \M2_unit|MM_unit_CS|Add2~23\);

-- Location: LCCOMB_X42_Y11_N2
\M2_unit|MM_unit_CS|Add2~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add2~34_combout\ = (\M2_unit|MM_unit_CS|product[2][17]~regout\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(17) & (\M2_unit|MM_unit_CS|Add2~33\ & VCC)) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(17) & 
-- (!\M2_unit|MM_unit_CS|Add2~33\)))) # (!\M2_unit|MM_unit_CS|product[2][17]~regout\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(17) & (!\M2_unit|MM_unit_CS|Add2~33\)) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(17) & 
-- ((\M2_unit|MM_unit_CS|Add2~33\) # (GND)))))
-- \M2_unit|MM_unit_CS|Add2~35\ = CARRY((\M2_unit|MM_unit_CS|product[2][17]~regout\ & (!\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(17) & !\M2_unit|MM_unit_CS|Add2~33\)) # (!\M2_unit|MM_unit_CS|product[2][17]~regout\ & ((!\M2_unit|MM_unit_CS|Add2~33\) # 
-- (!\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[2][17]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(17),
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add2~33\,
	combout => \M2_unit|MM_unit_CS|Add2~34_combout\,
	cout => \M2_unit|MM_unit_CS|Add2~35\);

-- Location: LCCOMB_X42_Y11_N4
\M2_unit|MM_unit_CS|Add2~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add2~36_combout\ = ((\M2_unit|MM_unit_CS|product[2][18]~regout\ $ (\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~0_combout\ $ (!\M2_unit|MM_unit_CS|Add2~35\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add2~37\ = CARRY((\M2_unit|MM_unit_CS|product[2][18]~regout\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~0_combout\) # (!\M2_unit|MM_unit_CS|Add2~35\))) # (!\M2_unit|MM_unit_CS|product[2][18]~regout\ & 
-- (\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~0_combout\ & !\M2_unit|MM_unit_CS|Add2~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[2][18]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add2~35\,
	combout => \M2_unit|MM_unit_CS|Add2~36_combout\,
	cout => \M2_unit|MM_unit_CS|Add2~37\);

-- Location: LCCOMB_X42_Y11_N10
\M2_unit|MM_unit_CS|Add2~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add2~42_combout\ = (\M2_unit|MM_unit_CS|product[2][21]~regout\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~6_combout\ & (\M2_unit|MM_unit_CS|Add2~41\ & VCC)) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~6_combout\ & 
-- (!\M2_unit|MM_unit_CS|Add2~41\)))) # (!\M2_unit|MM_unit_CS|product[2][21]~regout\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~6_combout\ & (!\M2_unit|MM_unit_CS|Add2~41\)) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~6_combout\ & 
-- ((\M2_unit|MM_unit_CS|Add2~41\) # (GND)))))
-- \M2_unit|MM_unit_CS|Add2~43\ = CARRY((\M2_unit|MM_unit_CS|product[2][21]~regout\ & (!\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~6_combout\ & !\M2_unit|MM_unit_CS|Add2~41\)) # (!\M2_unit|MM_unit_CS|product[2][21]~regout\ & 
-- ((!\M2_unit|MM_unit_CS|Add2~41\) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[2][21]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add2~41\,
	combout => \M2_unit|MM_unit_CS|Add2~42_combout\,
	cout => \M2_unit|MM_unit_CS|Add2~43\);

-- Location: LCCOMB_X42_Y11_N18
\M2_unit|MM_unit_CS|Add2~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add2~50_combout\ = (\M2_unit|MM_unit_CS|product[2][25]~regout\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~14_combout\ & (\M2_unit|MM_unit_CS|Add2~49\ & VCC)) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~14_combout\ & 
-- (!\M2_unit|MM_unit_CS|Add2~49\)))) # (!\M2_unit|MM_unit_CS|product[2][25]~regout\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~14_combout\ & (!\M2_unit|MM_unit_CS|Add2~49\)) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~14_combout\ & 
-- ((\M2_unit|MM_unit_CS|Add2~49\) # (GND)))))
-- \M2_unit|MM_unit_CS|Add2~51\ = CARRY((\M2_unit|MM_unit_CS|product[2][25]~regout\ & (!\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~14_combout\ & !\M2_unit|MM_unit_CS|Add2~49\)) # (!\M2_unit|MM_unit_CS|product[2][25]~regout\ & 
-- ((!\M2_unit|MM_unit_CS|Add2~49\) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[2][25]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add2~49\,
	combout => \M2_unit|MM_unit_CS|Add2~50_combout\,
	cout => \M2_unit|MM_unit_CS|Add2~51\);

-- Location: LCCOMB_X41_Y15_N20
\M2_unit|MM_unit_CS|Add3~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add3~52_combout\ = ((\M2_unit|MM_unit_CS|product[3][26]~regout\ $ (\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~16_combout\ $ (!\M2_unit|MM_unit_CS|Add3~51\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add3~53\ = CARRY((\M2_unit|MM_unit_CS|product[3][26]~regout\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~16_combout\) # (!\M2_unit|MM_unit_CS|Add3~51\))) # (!\M2_unit|MM_unit_CS|product[3][26]~regout\ & 
-- (\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~16_combout\ & !\M2_unit|MM_unit_CS|Add3~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[3][26]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add3~51\,
	combout => \M2_unit|MM_unit_CS|Add3~52_combout\,
	cout => \M2_unit|MM_unit_CS|Add3~53\);

-- Location: LCCOMB_X37_Y15_N20
\M2_unit|MM_unit_CS|Add1~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add1~52_combout\ = ((\M2_unit|MM_unit_CS|product[1][26]~regout\ $ (\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~16_combout\ $ (!\M2_unit|MM_unit_CS|Add1~51\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add1~53\ = CARRY((\M2_unit|MM_unit_CS|product[1][26]~regout\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~16_combout\) # (!\M2_unit|MM_unit_CS|Add1~51\))) # (!\M2_unit|MM_unit_CS|product[1][26]~regout\ & 
-- (\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~16_combout\ & !\M2_unit|MM_unit_CS|Add1~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[1][26]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add1~51\,
	combout => \M2_unit|MM_unit_CS|Add1~52_combout\,
	cout => \M2_unit|MM_unit_CS|Add1~53\);

-- Location: LCCOMB_X38_Y10_N22
\M2_unit|MM_unit_CS|Add0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add0~54_combout\ = (\M2_unit|MM_unit_CS|product[0][27]~regout\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~18_combout\ & (\M2_unit|MM_unit_CS|Add0~53\ & VCC)) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~18_combout\ & 
-- (!\M2_unit|MM_unit_CS|Add0~53\)))) # (!\M2_unit|MM_unit_CS|product[0][27]~regout\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~18_combout\ & (!\M2_unit|MM_unit_CS|Add0~53\)) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~18_combout\ & 
-- ((\M2_unit|MM_unit_CS|Add0~53\) # (GND)))))
-- \M2_unit|MM_unit_CS|Add0~55\ = CARRY((\M2_unit|MM_unit_CS|product[0][27]~regout\ & (!\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~18_combout\ & !\M2_unit|MM_unit_CS|Add0~53\)) # (!\M2_unit|MM_unit_CS|product[0][27]~regout\ & 
-- ((!\M2_unit|MM_unit_CS|Add0~53\) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[0][27]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add0~53\,
	combout => \M2_unit|MM_unit_CS|Add0~54_combout\,
	cout => \M2_unit|MM_unit_CS|Add0~55\);

-- Location: LCCOMB_X40_Y17_N22
\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~18_combout\ = (\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT27\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT9\ & (\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~17\ & VCC)) # 
-- (!\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT9\ & (!\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~17\)))) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT27\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT9\ & 
-- (!\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~17\)) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT9\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~17\) # (GND)))))
-- \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~19\ = CARRY((\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT27\ & (!\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT9\ & !\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~17\)) # 
-- (!\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT27\ & ((!\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~17\) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT27\,
	datab => \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT9\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~17\,
	combout => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~18_combout\,
	cout => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~19\);

-- Location: LCCOMB_X37_Y15_N22
\M2_unit|MM_unit_CS|Add1~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add1~54_combout\ = (\M2_unit|MM_unit_CS|product[1][27]~regout\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~18_combout\ & (\M2_unit|MM_unit_CS|Add1~53\ & VCC)) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~18_combout\ & 
-- (!\M2_unit|MM_unit_CS|Add1~53\)))) # (!\M2_unit|MM_unit_CS|product[1][27]~regout\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~18_combout\ & (!\M2_unit|MM_unit_CS|Add1~53\)) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~18_combout\ & 
-- ((\M2_unit|MM_unit_CS|Add1~53\) # (GND)))))
-- \M2_unit|MM_unit_CS|Add1~55\ = CARRY((\M2_unit|MM_unit_CS|product[1][27]~regout\ & (!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~18_combout\ & !\M2_unit|MM_unit_CS|Add1~53\)) # (!\M2_unit|MM_unit_CS|product[1][27]~regout\ & 
-- ((!\M2_unit|MM_unit_CS|Add1~53\) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[1][27]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add1~53\,
	combout => \M2_unit|MM_unit_CS|Add1~54_combout\,
	cout => \M2_unit|MM_unit_CS|Add1~55\);

-- Location: LCCOMB_X38_Y10_N24
\M2_unit|MM_unit_CS|Add0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add0~56_combout\ = ((\M2_unit|MM_unit_CS|product[0][28]~regout\ $ (\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~20_combout\ $ (!\M2_unit|MM_unit_CS|Add0~55\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add0~57\ = CARRY((\M2_unit|MM_unit_CS|product[0][28]~regout\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~20_combout\) # (!\M2_unit|MM_unit_CS|Add0~55\))) # (!\M2_unit|MM_unit_CS|product[0][28]~regout\ & 
-- (\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~20_combout\ & !\M2_unit|MM_unit_CS|Add0~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[0][28]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add0~55\,
	combout => \M2_unit|MM_unit_CS|Add0~56_combout\,
	cout => \M2_unit|MM_unit_CS|Add0~57\);

-- Location: LCCOMB_X37_Y15_N24
\M2_unit|MM_unit_CS|Add1~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add1~56_combout\ = ((\M2_unit|MM_unit_CS|product[1][28]~regout\ $ (\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~20_combout\ $ (!\M2_unit|MM_unit_CS|Add1~55\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add1~57\ = CARRY((\M2_unit|MM_unit_CS|product[1][28]~regout\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~20_combout\) # (!\M2_unit|MM_unit_CS|Add1~55\))) # (!\M2_unit|MM_unit_CS|product[1][28]~regout\ & 
-- (\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~20_combout\ & !\M2_unit|MM_unit_CS|Add1~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[1][28]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add1~55\,
	combout => \M2_unit|MM_unit_CS|Add1~56_combout\,
	cout => \M2_unit|MM_unit_CS|Add1~57\);

-- Location: LCCOMB_X37_Y15_N26
\M2_unit|MM_unit_CS|Add1~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add1~58_combout\ = (\M2_unit|MM_unit_CS|product[1][29]~regout\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~22_combout\ & (\M2_unit|MM_unit_CS|Add1~57\ & VCC)) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~22_combout\ & 
-- (!\M2_unit|MM_unit_CS|Add1~57\)))) # (!\M2_unit|MM_unit_CS|product[1][29]~regout\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~22_combout\ & (!\M2_unit|MM_unit_CS|Add1~57\)) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~22_combout\ & 
-- ((\M2_unit|MM_unit_CS|Add1~57\) # (GND)))))
-- \M2_unit|MM_unit_CS|Add1~59\ = CARRY((\M2_unit|MM_unit_CS|product[1][29]~regout\ & (!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~22_combout\ & !\M2_unit|MM_unit_CS|Add1~57\)) # (!\M2_unit|MM_unit_CS|product[1][29]~regout\ & 
-- ((!\M2_unit|MM_unit_CS|Add1~57\) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[1][29]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add1~57\,
	combout => \M2_unit|MM_unit_CS|Add1~58_combout\,
	cout => \M2_unit|MM_unit_CS|Add1~59\);

-- Location: LCCOMB_X38_Y10_N28
\M2_unit|MM_unit_CS|Add0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add0~60_combout\ = ((\M2_unit|MM_unit_CS|product[0][30]~regout\ $ (\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~24_combout\ $ (!\M2_unit|MM_unit_CS|Add0~59\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add0~61\ = CARRY((\M2_unit|MM_unit_CS|product[0][30]~regout\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~24_combout\) # (!\M2_unit|MM_unit_CS|Add0~59\))) # (!\M2_unit|MM_unit_CS|product[0][30]~regout\ & 
-- (\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~24_combout\ & !\M2_unit|MM_unit_CS|Add0~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[0][30]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add0~59\,
	combout => \M2_unit|MM_unit_CS|Add0~60_combout\,
	cout => \M2_unit|MM_unit_CS|Add0~61\);

-- Location: LCCOMB_X38_Y19_N26
\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~24_combout\ = ((\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT12\ $ (\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT30\ $ (!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~23\)))) # (GND)
-- \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~25\ = CARRY((\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT12\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT30\) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~23\))) # 
-- (!\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT12\ & (\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT30\ & !\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT12\,
	datab => \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT30\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~23\,
	combout => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~24_combout\,
	cout => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~25\);

-- Location: LCCOMB_X37_Y15_N28
\M2_unit|MM_unit_CS|Add1~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add1~60_combout\ = ((\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~24_combout\ $ (\M2_unit|MM_unit_CS|product[1][30]~regout\ $ (!\M2_unit|MM_unit_CS|Add1~59\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add1~61\ = CARRY((\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~24_combout\ & ((\M2_unit|MM_unit_CS|product[1][30]~regout\) # (!\M2_unit|MM_unit_CS|Add1~59\))) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~24_combout\ & 
-- (\M2_unit|MM_unit_CS|product[1][30]~regout\ & !\M2_unit|MM_unit_CS|Add1~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~24_combout\,
	datab => \M2_unit|MM_unit_CS|product[1][30]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add1~59\,
	combout => \M2_unit|MM_unit_CS|Add1~60_combout\,
	cout => \M2_unit|MM_unit_CS|Add1~61\);

-- Location: LCCOMB_X43_Y11_N28
\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~24_combout\ = ((\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT12\ $ (\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT30\ $ (!\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~23\)))) # (GND)
-- \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~25\ = CARRY((\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT12\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT30\) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~23\))) # 
-- (!\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT12\ & (\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT30\ & !\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT12\,
	datab => \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT30\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~23\,
	combout => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~24_combout\,
	cout => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~25\);

-- Location: LCCOMB_X42_Y11_N28
\M2_unit|MM_unit_CS|Add2~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add2~60_combout\ = ((\M2_unit|MM_unit_CS|product[2][30]~regout\ $ (\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~24_combout\ $ (!\M2_unit|MM_unit_CS|Add2~59\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add2~61\ = CARRY((\M2_unit|MM_unit_CS|product[2][30]~regout\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~24_combout\) # (!\M2_unit|MM_unit_CS|Add2~59\))) # (!\M2_unit|MM_unit_CS|product[2][30]~regout\ & 
-- (\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~24_combout\ & !\M2_unit|MM_unit_CS|Add2~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[2][30]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add2~59\,
	combout => \M2_unit|MM_unit_CS|Add2~60_combout\,
	cout => \M2_unit|MM_unit_CS|Add2~61\);

-- Location: LCCOMB_X38_Y19_N28
\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~26_combout\ = \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT31\ $ (\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~25\ $ (\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT31\,
	datad => \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT13\,
	cin => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~25\,
	combout => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~26_combout\);

-- Location: LCCOMB_X37_Y15_N30
\M2_unit|MM_unit_CS|Add1~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add1~62_combout\ = \M2_unit|MM_unit_CS|product[1][31]~regout\ $ (\M2_unit|MM_unit_CS|Add1~61\ $ (\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|product[1][31]~regout\,
	datad => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~26_combout\,
	cin => \M2_unit|MM_unit_CS|Add1~61\,
	combout => \M2_unit|MM_unit_CS|Add1~62_combout\);

-- Location: LCCOMB_X43_Y11_N30
\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~26_combout\ = \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT13\ $ (\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~25\ $ (\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT13\,
	datad => \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT31\,
	cin => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~25\,
	combout => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~26_combout\);

-- Location: LCCOMB_X42_Y11_N30
\M2_unit|MM_unit_CS|Add2~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add2~62_combout\ = \M2_unit|MM_unit_CS|product[2][31]~regout\ $ (\M2_unit|MM_unit_CS|Add2~61\ $ (\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|product[2][31]~regout\,
	datad => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~26_combout\,
	cin => \M2_unit|MM_unit_CS|Add2~61\,
	combout => \M2_unit|MM_unit_CS|Add2~62_combout\);

-- Location: LCFF_X34_Y25_N7
\M1_unit|FIR_unit|V_SReg[3][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|V_SReg[3][0]~feeder_combout\,
	sdata => \M1_unit|FIR_unit|V_SReg[2][0]~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => \M1_unit|line_start~regout\,
	ena => \M1_unit|FIR_unit|V_SReg[2][6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_SReg[3][0]~regout\);

-- Location: LCFF_X34_Y25_N15
\M1_unit|FIR_unit|V_SReg[3][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|V_SReg[3][2]~feeder_combout\,
	sdata => \M1_unit|FIR_unit|V_SReg[2][2]~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => \M1_unit|line_start~regout\,
	ena => \M1_unit|FIR_unit|V_SReg[2][6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_SReg[3][2]~regout\);

-- Location: LCFF_X32_Y22_N13
\M1_unit|FIR_unit|U_SReg[4][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_SReg~3_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	ena => \M1_unit|FIR_unit|U_SReg[5][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_SReg[4][2]~regout\);

-- Location: LCFF_X32_Y22_N5
\M1_unit|FIR_unit|U_SReg[4][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_SReg~7_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	ena => \M1_unit|FIR_unit|U_SReg[5][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_SReg[4][6]~regout\);

-- Location: DSPOUT_X39_Y23_N2
\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCFF_X41_Y23_N31
\M1_unit|FIR_unit|FIR_accum[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|FIR_accum[3]~13_combout\,
	sdata => \M1_unit|FIR_unit|Add8~6_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_accum\(3));

-- Location: LCCOMB_X42_Y23_N6
\M1_unit|FIR_unit|Add8~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add8~6_combout\ = (\M1_unit|FIR_unit|FIR_accum\(3) & ((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT3\ & (\M1_unit|FIR_unit|Add8~5\ & VCC)) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT3\ & 
-- (!\M1_unit|FIR_unit|Add8~5\)))) # (!\M1_unit|FIR_unit|FIR_accum\(3) & ((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT3\ & (!\M1_unit|FIR_unit|Add8~5\)) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT3\ & ((\M1_unit|FIR_unit|Add8~5\) 
-- # (GND)))))
-- \M1_unit|FIR_unit|Add8~7\ = CARRY((\M1_unit|FIR_unit|FIR_accum\(3) & (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT3\ & !\M1_unit|FIR_unit|Add8~5\)) # (!\M1_unit|FIR_unit|FIR_accum\(3) & ((!\M1_unit|FIR_unit|Add8~5\) # 
-- (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|FIR_accum\(3),
	datab => \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT3\,
	datad => VCC,
	cin => \M1_unit|FIR_unit|Add8~5\,
	combout => \M1_unit|FIR_unit|Add8~6_combout\,
	cout => \M1_unit|FIR_unit|Add8~7\);

-- Location: LCFF_X41_Y23_N15
\M1_unit|FIR_unit|FIR_accum[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|FIR_accum[9]~1_combout\,
	sdata => \M1_unit|FIR_unit|FIR_accum_before[9]~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_accum\(9));

-- Location: LCFF_X43_Y23_N1
\M1_unit|FIR_unit|FIR_accum[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|FIR_accum[10]~2_combout\,
	sdata => \M1_unit|FIR_unit|FIR_accum_before[10]~4_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_accum\(10));

-- Location: LCFF_X33_Y25_N5
\M1_unit|FIR_unit|U_SReg[3][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_SReg~14_combout\,
	sdata => \M1_unit|FIR_unit|U_SReg[2][2]~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => \M1_unit|line_start~regout\,
	ena => \M1_unit|FIR_unit|U_SReg[2][6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_SReg[3][2]~regout\);

-- Location: LCFF_X43_Y23_N29
\M1_unit|FIR_unit|FIR_accum[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|FIR_accum[13]~5_combout\,
	sdata => \M1_unit|FIR_unit|FIR_accum_before[13]~10_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_accum\(13));

-- Location: LCFF_X43_Y23_N5
\M1_unit|FIR_unit|FIR_accum[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|FIR_accum[15]~7_combout\,
	sdata => \M1_unit|FIR_unit|FIR_accum_before[15]~14_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_accum\(15));

-- Location: LCCOMB_X42_Y22_N20
\M1_unit|FIR_unit|FIR_accum_before[26]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|FIR_accum_before[26]~36_combout\ = (\M1_unit|FIR_unit|FIR_accum\(26) & (\M1_unit|FIR_unit|FIR_accum_before[25]~35\ $ (GND))) # (!\M1_unit|FIR_unit|FIR_accum\(26) & (!\M1_unit|FIR_unit|FIR_accum_before[25]~35\ & VCC))
-- \M1_unit|FIR_unit|FIR_accum_before[26]~37\ = CARRY((\M1_unit|FIR_unit|FIR_accum\(26) & !\M1_unit|FIR_unit|FIR_accum_before[25]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|FIR_accum\(26),
	datad => VCC,
	cin => \M1_unit|FIR_unit|FIR_accum_before[25]~35\,
	combout => \M1_unit|FIR_unit|FIR_accum_before[26]~36_combout\,
	cout => \M1_unit|FIR_unit|FIR_accum_before[26]~37\);

-- Location: LCCOMB_X42_Y22_N22
\M1_unit|FIR_unit|FIR_accum_before[27]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|FIR_accum_before[27]~38_combout\ = (\M1_unit|FIR_unit|FIR_accum\(27) & (!\M1_unit|FIR_unit|FIR_accum_before[26]~37\)) # (!\M1_unit|FIR_unit|FIR_accum\(27) & ((\M1_unit|FIR_unit|FIR_accum_before[26]~37\) # (GND)))
-- \M1_unit|FIR_unit|FIR_accum_before[27]~39\ = CARRY((!\M1_unit|FIR_unit|FIR_accum_before[26]~37\) # (!\M1_unit|FIR_unit|FIR_accum\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|FIR_accum\(27),
	datad => VCC,
	cin => \M1_unit|FIR_unit|FIR_accum_before[26]~37\,
	combout => \M1_unit|FIR_unit|FIR_accum_before[27]~38_combout\,
	cout => \M1_unit|FIR_unit|FIR_accum_before[27]~39\);

-- Location: LCCOMB_X40_Y23_N0
\M1_unit|FIR_unit|Add7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add7~0_combout\ = (\M1_unit|FIR_unit|FIR_accum\(0) & ((GND) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~dataout\))) # (!\M1_unit|FIR_unit|FIR_accum\(0) & (\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~dataout\ $ (GND)))
-- \M1_unit|FIR_unit|Add7~1\ = CARRY((\M1_unit|FIR_unit|FIR_accum\(0)) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|FIR_accum\(0),
	datab => \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~dataout\,
	datad => VCC,
	combout => \M1_unit|FIR_unit|Add7~0_combout\,
	cout => \M1_unit|FIR_unit|Add7~1\);

-- Location: LCCOMB_X40_Y23_N6
\M1_unit|FIR_unit|Add7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add7~6_combout\ = (\M1_unit|FIR_unit|FIR_accum\(3) & ((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT3\ & (!\M1_unit|FIR_unit|Add7~5\)) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT3\ & (\M1_unit|FIR_unit|Add7~5\ & 
-- VCC)))) # (!\M1_unit|FIR_unit|FIR_accum\(3) & ((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT3\ & ((\M1_unit|FIR_unit|Add7~5\) # (GND))) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT3\ & (!\M1_unit|FIR_unit|Add7~5\))))
-- \M1_unit|FIR_unit|Add7~7\ = CARRY((\M1_unit|FIR_unit|FIR_accum\(3) & (\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT3\ & !\M1_unit|FIR_unit|Add7~5\)) # (!\M1_unit|FIR_unit|FIR_accum\(3) & 
-- ((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT3\) # (!\M1_unit|FIR_unit|Add7~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|FIR_accum\(3),
	datab => \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT3\,
	datad => VCC,
	cin => \M1_unit|FIR_unit|Add7~5\,
	combout => \M1_unit|FIR_unit|Add7~6_combout\,
	cout => \M1_unit|FIR_unit|Add7~7\);

-- Location: LCCOMB_X43_Y23_N8
\M1_unit|FIR_unit|Add6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add6~2_combout\ = (\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT8\ & (!\M1_unit|FIR_unit|Add6~1\)) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT8\ & ((\M1_unit|FIR_unit|Add6~1\) # (GND)))
-- \M1_unit|FIR_unit|Add6~3\ = CARRY((!\M1_unit|FIR_unit|Add6~1\) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT8\,
	datad => VCC,
	cin => \M1_unit|FIR_unit|Add6~1\,
	combout => \M1_unit|FIR_unit|Add6~2_combout\,
	cout => \M1_unit|FIR_unit|Add6~3\);

-- Location: LCCOMB_X41_Y23_N30
\M1_unit|FIR_unit|FIR_accum[3]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|FIR_accum[3]~13_combout\ = (\M1_unit|FIR_unit|sel_mul_in.10~regout\ & (\M1_unit|FIR_unit|Add7~6_combout\)) # (!\M1_unit|FIR_unit|sel_mul_in.10~regout\ & ((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Add7~6_combout\,
	datab => \M1_unit|FIR_unit|sel_mul_in.10~regout\,
	datad => \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT3\,
	combout => \M1_unit|FIR_unit|FIR_accum[3]~13_combout\);

-- Location: LCCOMB_X40_Y23_N18
\M1_unit|FIR_unit|Add7~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add7~18_combout\ = (\M1_unit|FIR_unit|FIR_accum\(9) & ((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT9\ & (!\M1_unit|FIR_unit|Add7~17\)) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT9\ & 
-- (\M1_unit|FIR_unit|Add7~17\ & VCC)))) # (!\M1_unit|FIR_unit|FIR_accum\(9) & ((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT9\ & ((\M1_unit|FIR_unit|Add7~17\) # (GND))) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT9\ & 
-- (!\M1_unit|FIR_unit|Add7~17\))))
-- \M1_unit|FIR_unit|Add7~19\ = CARRY((\M1_unit|FIR_unit|FIR_accum\(9) & (\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT9\ & !\M1_unit|FIR_unit|Add7~17\)) # (!\M1_unit|FIR_unit|FIR_accum\(9) & 
-- ((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT9\) # (!\M1_unit|FIR_unit|Add7~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|FIR_accum\(9),
	datab => \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT9\,
	datad => VCC,
	cin => \M1_unit|FIR_unit|Add7~17\,
	combout => \M1_unit|FIR_unit|Add7~18_combout\,
	cout => \M1_unit|FIR_unit|Add7~19\);

-- Location: LCCOMB_X43_Y23_N10
\M1_unit|FIR_unit|Add6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add6~4_combout\ = (\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT9\ & (\M1_unit|FIR_unit|Add6~3\ $ (GND))) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT9\ & (!\M1_unit|FIR_unit|Add6~3\ & VCC))
-- \M1_unit|FIR_unit|Add6~5\ = CARRY((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT9\ & !\M1_unit|FIR_unit|Add6~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT9\,
	datad => VCC,
	cin => \M1_unit|FIR_unit|Add6~3\,
	combout => \M1_unit|FIR_unit|Add6~4_combout\,
	cout => \M1_unit|FIR_unit|Add6~5\);

-- Location: LCCOMB_X41_Y23_N14
\M1_unit|FIR_unit|FIR_accum[9]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|FIR_accum[9]~1_combout\ = (\M1_unit|FIR_unit|sel_mul_in.10~regout\ & ((\M1_unit|FIR_unit|Add7~18_combout\))) # (!\M1_unit|FIR_unit|sel_mul_in.10~regout\ & (\M1_unit|FIR_unit|Add6~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Add6~4_combout\,
	datab => \M1_unit|FIR_unit|sel_mul_in.10~regout\,
	datad => \M1_unit|FIR_unit|Add7~18_combout\,
	combout => \M1_unit|FIR_unit|FIR_accum[9]~1_combout\);

-- Location: LCFF_X34_Y24_N9
\M1_unit|FIR_unit|V_SReg[0][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|V_SReg~29_combout\,
	sdata => \SRAM_unit|SRAM_read_data\(1),
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => \M1_unit|ALT_INV_line_start~regout\,
	ena => \M1_unit|FIR_unit|V_SReg[0][7]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_SReg[0][1]~regout\);

-- Location: LCCOMB_X40_Y23_N20
\M1_unit|FIR_unit|Add7~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add7~20_combout\ = ((\M1_unit|FIR_unit|FIR_accum\(10) $ (\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT10\ $ (\M1_unit|FIR_unit|Add7~19\)))) # (GND)
-- \M1_unit|FIR_unit|Add7~21\ = CARRY((\M1_unit|FIR_unit|FIR_accum\(10) & ((!\M1_unit|FIR_unit|Add7~19\) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT10\))) # (!\M1_unit|FIR_unit|FIR_accum\(10) & 
-- (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT10\ & !\M1_unit|FIR_unit|Add7~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|FIR_accum\(10),
	datab => \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT10\,
	datad => VCC,
	cin => \M1_unit|FIR_unit|Add7~19\,
	combout => \M1_unit|FIR_unit|Add7~20_combout\,
	cout => \M1_unit|FIR_unit|Add7~21\);

-- Location: LCCOMB_X43_Y23_N12
\M1_unit|FIR_unit|Add6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add6~6_combout\ = (\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT10\ & (!\M1_unit|FIR_unit|Add6~5\)) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT10\ & ((\M1_unit|FIR_unit|Add6~5\) # (GND)))
-- \M1_unit|FIR_unit|Add6~7\ = CARRY((!\M1_unit|FIR_unit|Add6~5\) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT10\,
	datad => VCC,
	cin => \M1_unit|FIR_unit|Add6~5\,
	combout => \M1_unit|FIR_unit|Add6~6_combout\,
	cout => \M1_unit|FIR_unit|Add6~7\);

-- Location: LCCOMB_X43_Y23_N0
\M1_unit|FIR_unit|FIR_accum[10]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|FIR_accum[10]~2_combout\ = (\M1_unit|FIR_unit|sel_mul_in.10~regout\ & ((\M1_unit|FIR_unit|Add7~20_combout\))) # (!\M1_unit|FIR_unit|sel_mul_in.10~regout\ & (\M1_unit|FIR_unit|Add6~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Add6~6_combout\,
	datab => \M1_unit|FIR_unit|sel_mul_in.10~regout\,
	datad => \M1_unit|FIR_unit|Add7~20_combout\,
	combout => \M1_unit|FIR_unit|FIR_accum[10]~2_combout\);

-- Location: LCCOMB_X43_Y23_N14
\M1_unit|FIR_unit|Add6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add6~8_combout\ = (\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT11\ & (\M1_unit|FIR_unit|Add6~7\ $ (GND))) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT11\ & (!\M1_unit|FIR_unit|Add6~7\ & VCC))
-- \M1_unit|FIR_unit|Add6~9\ = CARRY((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT11\ & !\M1_unit|FIR_unit|Add6~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT11\,
	datad => VCC,
	cin => \M1_unit|FIR_unit|Add6~7\,
	combout => \M1_unit|FIR_unit|Add6~8_combout\,
	cout => \M1_unit|FIR_unit|Add6~9\);

-- Location: LCCOMB_X43_Y23_N16
\M1_unit|FIR_unit|Add6~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add6~10_combout\ = (\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT12\ & (!\M1_unit|FIR_unit|Add6~9\)) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT12\ & ((\M1_unit|FIR_unit|Add6~9\) # (GND)))
-- \M1_unit|FIR_unit|Add6~11\ = CARRY((!\M1_unit|FIR_unit|Add6~9\) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT12\,
	datad => VCC,
	cin => \M1_unit|FIR_unit|Add6~9\,
	combout => \M1_unit|FIR_unit|Add6~10_combout\,
	cout => \M1_unit|FIR_unit|Add6~11\);

-- Location: LCCOMB_X40_Y23_N26
\M1_unit|FIR_unit|Add7~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add7~26_combout\ = (\M1_unit|FIR_unit|FIR_accum\(13) & ((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT13\ & (!\M1_unit|FIR_unit|Add7~25\)) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT13\ & 
-- (\M1_unit|FIR_unit|Add7~25\ & VCC)))) # (!\M1_unit|FIR_unit|FIR_accum\(13) & ((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT13\ & ((\M1_unit|FIR_unit|Add7~25\) # (GND))) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT13\ & 
-- (!\M1_unit|FIR_unit|Add7~25\))))
-- \M1_unit|FIR_unit|Add7~27\ = CARRY((\M1_unit|FIR_unit|FIR_accum\(13) & (\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT13\ & !\M1_unit|FIR_unit|Add7~25\)) # (!\M1_unit|FIR_unit|FIR_accum\(13) & 
-- ((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT13\) # (!\M1_unit|FIR_unit|Add7~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|FIR_accum\(13),
	datab => \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	cin => \M1_unit|FIR_unit|Add7~25\,
	combout => \M1_unit|FIR_unit|Add7~26_combout\,
	cout => \M1_unit|FIR_unit|Add7~27\);

-- Location: LCCOMB_X43_Y23_N18
\M1_unit|FIR_unit|Add6~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add6~12_combout\ = (\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT13\ & (\M1_unit|FIR_unit|Add6~11\ $ (GND))) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT13\ & (!\M1_unit|FIR_unit|Add6~11\ & VCC))
-- \M1_unit|FIR_unit|Add6~13\ = CARRY((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT13\ & !\M1_unit|FIR_unit|Add6~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	cin => \M1_unit|FIR_unit|Add6~11\,
	combout => \M1_unit|FIR_unit|Add6~12_combout\,
	cout => \M1_unit|FIR_unit|Add6~13\);

-- Location: LCCOMB_X43_Y23_N28
\M1_unit|FIR_unit|FIR_accum[13]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|FIR_accum[13]~5_combout\ = (\M1_unit|FIR_unit|sel_mul_in.10~regout\ & (\M1_unit|FIR_unit|Add7~26_combout\)) # (!\M1_unit|FIR_unit|sel_mul_in.10~regout\ & ((\M1_unit|FIR_unit|Add6~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|sel_mul_in.10~regout\,
	datab => \M1_unit|FIR_unit|Add7~26_combout\,
	datad => \M1_unit|FIR_unit|Add6~12_combout\,
	combout => \M1_unit|FIR_unit|FIR_accum[13]~5_combout\);

-- Location: LCCOMB_X43_Y23_N20
\M1_unit|FIR_unit|Add6~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add6~14_combout\ = (\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT14\ & (!\M1_unit|FIR_unit|Add6~13\)) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT14\ & ((\M1_unit|FIR_unit|Add6~13\) # (GND)))
-- \M1_unit|FIR_unit|Add6~15\ = CARRY((!\M1_unit|FIR_unit|Add6~13\) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT14\,
	datad => VCC,
	cin => \M1_unit|FIR_unit|Add6~13\,
	combout => \M1_unit|FIR_unit|Add6~14_combout\,
	cout => \M1_unit|FIR_unit|Add6~15\);

-- Location: LCCOMB_X40_Y23_N30
\M1_unit|FIR_unit|Add7~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add7~30_combout\ = (\M1_unit|FIR_unit|FIR_accum\(15) & ((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT15\ & (!\M1_unit|FIR_unit|Add7~29\)) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT15\ & 
-- (\M1_unit|FIR_unit|Add7~29\ & VCC)))) # (!\M1_unit|FIR_unit|FIR_accum\(15) & ((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT15\ & ((\M1_unit|FIR_unit|Add7~29\) # (GND))) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT15\ & 
-- (!\M1_unit|FIR_unit|Add7~29\))))
-- \M1_unit|FIR_unit|Add7~31\ = CARRY((\M1_unit|FIR_unit|FIR_accum\(15) & (\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT15\ & !\M1_unit|FIR_unit|Add7~29\)) # (!\M1_unit|FIR_unit|FIR_accum\(15) & 
-- ((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT15\) # (!\M1_unit|FIR_unit|Add7~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|FIR_accum\(15),
	datab => \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT15\,
	datad => VCC,
	cin => \M1_unit|FIR_unit|Add7~29\,
	combout => \M1_unit|FIR_unit|Add7~30_combout\,
	cout => \M1_unit|FIR_unit|Add7~31\);

-- Location: LCCOMB_X43_Y23_N22
\M1_unit|FIR_unit|Add6~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add6~16_combout\ = (\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT15\ & (\M1_unit|FIR_unit|Add6~15\ $ (GND))) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT15\ & (!\M1_unit|FIR_unit|Add6~15\ & VCC))
-- \M1_unit|FIR_unit|Add6~17\ = CARRY((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT15\ & !\M1_unit|FIR_unit|Add6~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT15\,
	datad => VCC,
	cin => \M1_unit|FIR_unit|Add6~15\,
	combout => \M1_unit|FIR_unit|Add6~16_combout\,
	cout => \M1_unit|FIR_unit|Add6~17\);

-- Location: LCCOMB_X43_Y23_N4
\M1_unit|FIR_unit|FIR_accum[15]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|FIR_accum[15]~7_combout\ = (\M1_unit|FIR_unit|sel_mul_in.10~regout\ & (\M1_unit|FIR_unit|Add7~30_combout\)) # (!\M1_unit|FIR_unit|sel_mul_in.10~regout\ & ((\M1_unit|FIR_unit|Add6~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Add7~30_combout\,
	datab => \M1_unit|FIR_unit|sel_mul_in.10~regout\,
	datad => \M1_unit|FIR_unit|Add6~16_combout\,
	combout => \M1_unit|FIR_unit|FIR_accum[15]~7_combout\);

-- Location: LCFF_X31_Y24_N19
\M1_unit|FIR_unit|U_SReg[0][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_SReg~43_combout\,
	sdata => \SRAM_unit|SRAM_read_data\(7),
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => \M1_unit|ALT_INV_line_start~regout\,
	ena => \M1_unit|FIR_unit|U_SReg[0][5]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_SReg[0][7]~regout\);

-- Location: LCCOMB_X43_Y23_N24
\M1_unit|FIR_unit|Add6~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add6~18_combout\ = (\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT16\ & (!\M1_unit|FIR_unit|Add6~17\)) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT16\ & ((\M1_unit|FIR_unit|Add6~17\) # (GND)))
-- \M1_unit|FIR_unit|Add6~19\ = CARRY((!\M1_unit|FIR_unit|Add6~17\) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT16\,
	datad => VCC,
	cin => \M1_unit|FIR_unit|Add6~17\,
	combout => \M1_unit|FIR_unit|Add6~18_combout\,
	cout => \M1_unit|FIR_unit|Add6~19\);

-- Location: LCCOMB_X40_Y22_N2
\M1_unit|FIR_unit|Add7~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add7~34_combout\ = (\M1_unit|FIR_unit|FIR_accum\(17) & (\M1_unit|FIR_unit|Add7~33\ & VCC)) # (!\M1_unit|FIR_unit|FIR_accum\(17) & (!\M1_unit|FIR_unit|Add7~33\))
-- \M1_unit|FIR_unit|Add7~35\ = CARRY((!\M1_unit|FIR_unit|FIR_accum\(17) & !\M1_unit|FIR_unit|Add7~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|FIR_accum\(17),
	datad => VCC,
	cin => \M1_unit|FIR_unit|Add7~33\,
	combout => \M1_unit|FIR_unit|Add7~34_combout\,
	cout => \M1_unit|FIR_unit|Add7~35\);

-- Location: LCCOMB_X40_Y22_N10
\M1_unit|FIR_unit|Add7~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add7~42_combout\ = (\M1_unit|FIR_unit|FIR_accum\(21) & (\M1_unit|FIR_unit|Add7~41\ & VCC)) # (!\M1_unit|FIR_unit|FIR_accum\(21) & (!\M1_unit|FIR_unit|Add7~41\))
-- \M1_unit|FIR_unit|Add7~43\ = CARRY((!\M1_unit|FIR_unit|FIR_accum\(21) & !\M1_unit|FIR_unit|Add7~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|FIR_accum\(21),
	datad => VCC,
	cin => \M1_unit|FIR_unit|Add7~41\,
	combout => \M1_unit|FIR_unit|Add7~42_combout\,
	cout => \M1_unit|FIR_unit|Add7~43\);

-- Location: LCCOMB_X40_Y22_N12
\M1_unit|FIR_unit|Add7~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add7~44_combout\ = (\M1_unit|FIR_unit|FIR_accum\(22) & ((GND) # (!\M1_unit|FIR_unit|Add7~43\))) # (!\M1_unit|FIR_unit|FIR_accum\(22) & (\M1_unit|FIR_unit|Add7~43\ $ (GND)))
-- \M1_unit|FIR_unit|Add7~45\ = CARRY((\M1_unit|FIR_unit|FIR_accum\(22)) # (!\M1_unit|FIR_unit|Add7~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|FIR_accum\(22),
	datad => VCC,
	cin => \M1_unit|FIR_unit|Add7~43\,
	combout => \M1_unit|FIR_unit|Add7~44_combout\,
	cout => \M1_unit|FIR_unit|Add7~45\);

-- Location: LCCOMB_X40_Y22_N26
\M1_unit|FIR_unit|Add7~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add7~58_combout\ = (\M1_unit|FIR_unit|FIR_accum\(29) & (\M1_unit|FIR_unit|Add7~57\ & VCC)) # (!\M1_unit|FIR_unit|FIR_accum\(29) & (!\M1_unit|FIR_unit|Add7~57\))
-- \M1_unit|FIR_unit|Add7~59\ = CARRY((!\M1_unit|FIR_unit|FIR_accum\(29) & !\M1_unit|FIR_unit|Add7~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|FIR_accum\(29),
	datad => VCC,
	cin => \M1_unit|FIR_unit|Add7~57\,
	combout => \M1_unit|FIR_unit|Add7~58_combout\,
	cout => \M1_unit|FIR_unit|Add7~59\);

-- Location: LCFF_X34_Y23_N25
\M1_unit|FIR_unit|V_SReg[5][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|FIR_unit|V_SReg~36_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => VCC,
	ena => \M1_unit|FIR_unit|V_SReg[5][2]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_SReg[5][0]~regout\);

-- Location: LCFF_X33_Y22_N1
\M1_unit|FIR_unit|U_SReg[5][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|FIR_unit|U_SReg~44_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => VCC,
	ena => \M1_unit|FIR_unit|U_SReg[5][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_SReg[5][0]~regout\);

-- Location: LCFF_X35_Y22_N9
\M1_unit|FIR_unit|V_SReg[4][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|V_SReg~38_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	ena => \M1_unit|FIR_unit|V_SReg[5][2]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_SReg[4][0]~regout\);

-- Location: LCFF_X35_Y22_N11
\M1_unit|FIR_unit|V_SReg[4][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|V_SReg~40_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	ena => \M1_unit|FIR_unit|V_SReg[5][2]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_SReg[4][1]~regout\);

-- Location: LCFF_X33_Y22_N31
\M1_unit|FIR_unit|V_SReg[5][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|FIR_unit|V_SReg~41_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => VCC,
	ena => \M1_unit|FIR_unit|V_SReg[5][2]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_SReg[5][2]~regout\);

-- Location: LCFF_X33_Y22_N17
\M1_unit|FIR_unit|U_SReg[5][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|FIR_unit|U_SReg~46_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => VCC,
	ena => \M1_unit|FIR_unit|U_SReg[5][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_SReg[5][2]~regout\);

-- Location: LCFF_X35_Y22_N29
\M1_unit|FIR_unit|V_SReg[4][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|V_SReg~42_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	ena => \M1_unit|FIR_unit|V_SReg[5][2]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_SReg[4][2]~regout\);

-- Location: LCFF_X32_Y23_N9
\M1_unit|FIR_unit|V_SReg[5][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|FIR_unit|V_SReg~43_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => VCC,
	ena => \M1_unit|FIR_unit|V_SReg[5][2]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_SReg[5][3]~regout\);

-- Location: LCFF_X32_Y23_N27
\M1_unit|FIR_unit|U_SReg[5][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|FIR_unit|U_SReg~47_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => VCC,
	ena => \M1_unit|FIR_unit|U_SReg[5][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_SReg[5][3]~regout\);

-- Location: LCFF_X35_Y22_N23
\M1_unit|FIR_unit|V_SReg[4][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|V_SReg~44_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	ena => \M1_unit|FIR_unit|V_SReg[5][2]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_SReg[4][3]~regout\);

-- Location: LCFF_X32_Y23_N11
\M1_unit|FIR_unit|U_SReg[5][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|FIR_unit|U_SReg~49_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => VCC,
	ena => \M1_unit|FIR_unit|U_SReg[5][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_SReg[5][5]~regout\);

-- Location: LCFF_X35_Y22_N5
\M1_unit|FIR_unit|V_SReg[5][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|V_SReg~49_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	ena => \M1_unit|FIR_unit|V_SReg[5][2]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_SReg[5][6]~regout\);

-- Location: LCFF_X34_Y22_N25
\M1_unit|FIR_unit|U_SReg[5][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|FIR_unit|U_SReg~50_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => VCC,
	ena => \M1_unit|FIR_unit|U_SReg[5][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_SReg[5][6]~regout\);

-- Location: LCFF_X35_Y22_N31
\M1_unit|FIR_unit|V_SReg[4][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|V_SReg~50_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	ena => \M1_unit|FIR_unit|V_SReg[5][2]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_SReg[4][6]~regout\);

-- Location: LCFF_X34_Y22_N11
\M1_unit|FIR_unit|U_SReg[5][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|FIR_unit|U_SReg~51_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => VCC,
	ena => \M1_unit|FIR_unit|U_SReg[5][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_SReg[5][7]~regout\);

-- Location: DSPOUT_X39_Y18_N2
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: DSPOUT_X39_Y16_N2
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X40_Y20_N0
\M2_unit|MM_unit_CT|Add3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add3~0_combout\ = (\M2_unit|MM_unit_CT|product[3][0]~regout\ & (\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(0) $ (VCC))) # (!\M2_unit|MM_unit_CT|product[3][0]~regout\ & (\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(0) & VCC))
-- \M2_unit|MM_unit_CT|Add3~1\ = CARRY((\M2_unit|MM_unit_CT|product[3][0]~regout\ & \M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[3][0]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(0),
	datad => VCC,
	combout => \M2_unit|MM_unit_CT|Add3~0_combout\,
	cout => \M2_unit|MM_unit_CT|Add3~1\);

-- Location: LCCOMB_X40_Y20_N6
\M2_unit|MM_unit_CT|Add3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add3~6_combout\ = (\M2_unit|MM_unit_CT|product[3][3]~regout\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(3) & (\M2_unit|MM_unit_CT|Add3~5\ & VCC)) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(3) & 
-- (!\M2_unit|MM_unit_CT|Add3~5\)))) # (!\M2_unit|MM_unit_CT|product[3][3]~regout\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(3) & (!\M2_unit|MM_unit_CT|Add3~5\)) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(3) & 
-- ((\M2_unit|MM_unit_CT|Add3~5\) # (GND)))))
-- \M2_unit|MM_unit_CT|Add3~7\ = CARRY((\M2_unit|MM_unit_CT|product[3][3]~regout\ & (!\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(3) & !\M2_unit|MM_unit_CT|Add3~5\)) # (!\M2_unit|MM_unit_CT|product[3][3]~regout\ & ((!\M2_unit|MM_unit_CT|Add3~5\) # 
-- (!\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[3][3]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(3),
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add3~5\,
	combout => \M2_unit|MM_unit_CT|Add3~6_combout\,
	cout => \M2_unit|MM_unit_CT|Add3~7\);

-- Location: LCCOMB_X40_Y20_N8
\M2_unit|MM_unit_CT|Add3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add3~8_combout\ = ((\M2_unit|MM_unit_CT|product[3][4]~regout\ $ (\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(4) $ (!\M2_unit|MM_unit_CT|Add3~7\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add3~9\ = CARRY((\M2_unit|MM_unit_CT|product[3][4]~regout\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(4)) # (!\M2_unit|MM_unit_CT|Add3~7\))) # (!\M2_unit|MM_unit_CT|product[3][4]~regout\ & 
-- (\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(4) & !\M2_unit|MM_unit_CT|Add3~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[3][4]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(4),
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add3~7\,
	combout => \M2_unit|MM_unit_CT|Add3~8_combout\,
	cout => \M2_unit|MM_unit_CT|Add3~9\);

-- Location: LCCOMB_X40_Y20_N10
\M2_unit|MM_unit_CT|Add3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add3~10_combout\ = (\M2_unit|MM_unit_CT|product[3][5]~regout\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(5) & (\M2_unit|MM_unit_CT|Add3~9\ & VCC)) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(5) & 
-- (!\M2_unit|MM_unit_CT|Add3~9\)))) # (!\M2_unit|MM_unit_CT|product[3][5]~regout\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(5) & (!\M2_unit|MM_unit_CT|Add3~9\)) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(5) & 
-- ((\M2_unit|MM_unit_CT|Add3~9\) # (GND)))))
-- \M2_unit|MM_unit_CT|Add3~11\ = CARRY((\M2_unit|MM_unit_CT|product[3][5]~regout\ & (!\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(5) & !\M2_unit|MM_unit_CT|Add3~9\)) # (!\M2_unit|MM_unit_CT|product[3][5]~regout\ & ((!\M2_unit|MM_unit_CT|Add3~9\) # 
-- (!\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[3][5]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(5),
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add3~9\,
	combout => \M2_unit|MM_unit_CT|Add3~10_combout\,
	cout => \M2_unit|MM_unit_CT|Add3~11\);

-- Location: LCCOMB_X40_Y20_N12
\M2_unit|MM_unit_CT|Add3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add3~12_combout\ = ((\M2_unit|MM_unit_CT|product[3][6]~regout\ $ (\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(6) $ (!\M2_unit|MM_unit_CT|Add3~11\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add3~13\ = CARRY((\M2_unit|MM_unit_CT|product[3][6]~regout\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(6)) # (!\M2_unit|MM_unit_CT|Add3~11\))) # (!\M2_unit|MM_unit_CT|product[3][6]~regout\ & 
-- (\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(6) & !\M2_unit|MM_unit_CT|Add3~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[3][6]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(6),
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add3~11\,
	combout => \M2_unit|MM_unit_CT|Add3~12_combout\,
	cout => \M2_unit|MM_unit_CT|Add3~13\);

-- Location: LCCOMB_X40_Y20_N14
\M2_unit|MM_unit_CT|Add3~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add3~14_combout\ = (\M2_unit|MM_unit_CT|product[3][7]~regout\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(7) & (\M2_unit|MM_unit_CT|Add3~13\ & VCC)) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(7) & 
-- (!\M2_unit|MM_unit_CT|Add3~13\)))) # (!\M2_unit|MM_unit_CT|product[3][7]~regout\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(7) & (!\M2_unit|MM_unit_CT|Add3~13\)) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(7) & 
-- ((\M2_unit|MM_unit_CT|Add3~13\) # (GND)))))
-- \M2_unit|MM_unit_CT|Add3~15\ = CARRY((\M2_unit|MM_unit_CT|product[3][7]~regout\ & (!\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(7) & !\M2_unit|MM_unit_CT|Add3~13\)) # (!\M2_unit|MM_unit_CT|product[3][7]~regout\ & ((!\M2_unit|MM_unit_CT|Add3~13\) # 
-- (!\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[3][7]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(7),
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add3~13\,
	combout => \M2_unit|MM_unit_CT|Add3~14_combout\,
	cout => \M2_unit|MM_unit_CT|Add3~15\);

-- Location: LCCOMB_X40_Y19_N6
\M2_unit|MM_unit_CT|Add3~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add3~38_combout\ = (\M2_unit|MM_unit_CT|product[3][19]~regout\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~2_combout\ & (\M2_unit|MM_unit_CT|Add3~37\ & VCC)) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~2_combout\ & 
-- (!\M2_unit|MM_unit_CT|Add3~37\)))) # (!\M2_unit|MM_unit_CT|product[3][19]~regout\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~2_combout\ & (!\M2_unit|MM_unit_CT|Add3~37\)) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~2_combout\ & 
-- ((\M2_unit|MM_unit_CT|Add3~37\) # (GND)))))
-- \M2_unit|MM_unit_CT|Add3~39\ = CARRY((\M2_unit|MM_unit_CT|product[3][19]~regout\ & (!\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~2_combout\ & !\M2_unit|MM_unit_CT|Add3~37\)) # (!\M2_unit|MM_unit_CT|product[3][19]~regout\ & 
-- ((!\M2_unit|MM_unit_CT|Add3~37\) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[3][19]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add3~37\,
	combout => \M2_unit|MM_unit_CT|Add3~38_combout\,
	cout => \M2_unit|MM_unit_CT|Add3~39\);

-- Location: DSPOUT_X39_Y12_N2
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: DSPOUT_X39_Y15_N2
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X37_Y18_N0
\M2_unit|MM_unit_CT|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add0~0_combout\ = (\M2_unit|MM_unit_CT|product[0][0]~regout\ & (\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(0) $ (VCC))) # (!\M2_unit|MM_unit_CT|product[0][0]~regout\ & (\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(0) & VCC))
-- \M2_unit|MM_unit_CT|Add0~1\ = CARRY((\M2_unit|MM_unit_CT|product[0][0]~regout\ & \M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[0][0]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(0),
	datad => VCC,
	combout => \M2_unit|MM_unit_CT|Add0~0_combout\,
	cout => \M2_unit|MM_unit_CT|Add0~1\);

-- Location: LCCOMB_X37_Y18_N2
\M2_unit|MM_unit_CT|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add0~2_combout\ = (\M2_unit|MM_unit_CT|product[0][1]~regout\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(1) & (\M2_unit|MM_unit_CT|Add0~1\ & VCC)) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(1) & 
-- (!\M2_unit|MM_unit_CT|Add0~1\)))) # (!\M2_unit|MM_unit_CT|product[0][1]~regout\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(1) & (!\M2_unit|MM_unit_CT|Add0~1\)) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(1) & 
-- ((\M2_unit|MM_unit_CT|Add0~1\) # (GND)))))
-- \M2_unit|MM_unit_CT|Add0~3\ = CARRY((\M2_unit|MM_unit_CT|product[0][1]~regout\ & (!\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(1) & !\M2_unit|MM_unit_CT|Add0~1\)) # (!\M2_unit|MM_unit_CT|product[0][1]~regout\ & ((!\M2_unit|MM_unit_CT|Add0~1\) # 
-- (!\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[0][1]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(1),
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add0~1\,
	combout => \M2_unit|MM_unit_CT|Add0~2_combout\,
	cout => \M2_unit|MM_unit_CT|Add0~3\);

-- Location: LCCOMB_X37_Y18_N4
\M2_unit|MM_unit_CT|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add0~4_combout\ = ((\M2_unit|MM_unit_CT|product[0][2]~regout\ $ (\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(2) $ (!\M2_unit|MM_unit_CT|Add0~3\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add0~5\ = CARRY((\M2_unit|MM_unit_CT|product[0][2]~regout\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(2)) # (!\M2_unit|MM_unit_CT|Add0~3\))) # (!\M2_unit|MM_unit_CT|product[0][2]~regout\ & 
-- (\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(2) & !\M2_unit|MM_unit_CT|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[0][2]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(2),
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add0~3\,
	combout => \M2_unit|MM_unit_CT|Add0~4_combout\,
	cout => \M2_unit|MM_unit_CT|Add0~5\);

-- Location: LCCOMB_X37_Y18_N6
\M2_unit|MM_unit_CT|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add0~6_combout\ = (\M2_unit|MM_unit_CT|product[0][3]~regout\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(3) & (\M2_unit|MM_unit_CT|Add0~5\ & VCC)) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(3) & 
-- (!\M2_unit|MM_unit_CT|Add0~5\)))) # (!\M2_unit|MM_unit_CT|product[0][3]~regout\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(3) & (!\M2_unit|MM_unit_CT|Add0~5\)) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(3) & 
-- ((\M2_unit|MM_unit_CT|Add0~5\) # (GND)))))
-- \M2_unit|MM_unit_CT|Add0~7\ = CARRY((\M2_unit|MM_unit_CT|product[0][3]~regout\ & (!\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(3) & !\M2_unit|MM_unit_CT|Add0~5\)) # (!\M2_unit|MM_unit_CT|product[0][3]~regout\ & ((!\M2_unit|MM_unit_CT|Add0~5\) # 
-- (!\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[0][3]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(3),
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add0~5\,
	combout => \M2_unit|MM_unit_CT|Add0~6_combout\,
	cout => \M2_unit|MM_unit_CT|Add0~7\);

-- Location: LCCOMB_X37_Y18_N12
\M2_unit|MM_unit_CT|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add0~12_combout\ = ((\M2_unit|MM_unit_CT|product[0][6]~regout\ $ (\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(6) $ (!\M2_unit|MM_unit_CT|Add0~11\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add0~13\ = CARRY((\M2_unit|MM_unit_CT|product[0][6]~regout\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(6)) # (!\M2_unit|MM_unit_CT|Add0~11\))) # (!\M2_unit|MM_unit_CT|product[0][6]~regout\ & 
-- (\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(6) & !\M2_unit|MM_unit_CT|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[0][6]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(6),
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add0~11\,
	combout => \M2_unit|MM_unit_CT|Add0~12_combout\,
	cout => \M2_unit|MM_unit_CT|Add0~13\);

-- Location: LCCOMB_X37_Y18_N20
\M2_unit|MM_unit_CT|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add0~20_combout\ = ((\M2_unit|MM_unit_CT|product[0][10]~regout\ $ (\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(10) $ (!\M2_unit|MM_unit_CT|Add0~19\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add0~21\ = CARRY((\M2_unit|MM_unit_CT|product[0][10]~regout\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(10)) # (!\M2_unit|MM_unit_CT|Add0~19\))) # (!\M2_unit|MM_unit_CT|product[0][10]~regout\ & 
-- (\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(10) & !\M2_unit|MM_unit_CT|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[0][10]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(10),
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add0~19\,
	combout => \M2_unit|MM_unit_CT|Add0~20_combout\,
	cout => \M2_unit|MM_unit_CT|Add0~21\);

-- Location: LCCOMB_X37_Y18_N26
\M2_unit|MM_unit_CT|Add0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add0~26_combout\ = (\M2_unit|MM_unit_CT|product[0][13]~regout\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(13) & (\M2_unit|MM_unit_CT|Add0~25\ & VCC)) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(13) & 
-- (!\M2_unit|MM_unit_CT|Add0~25\)))) # (!\M2_unit|MM_unit_CT|product[0][13]~regout\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(13) & (!\M2_unit|MM_unit_CT|Add0~25\)) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(13) & 
-- ((\M2_unit|MM_unit_CT|Add0~25\) # (GND)))))
-- \M2_unit|MM_unit_CT|Add0~27\ = CARRY((\M2_unit|MM_unit_CT|product[0][13]~regout\ & (!\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(13) & !\M2_unit|MM_unit_CT|Add0~25\)) # (!\M2_unit|MM_unit_CT|product[0][13]~regout\ & ((!\M2_unit|MM_unit_CT|Add0~25\) # 
-- (!\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[0][13]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(13),
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add0~25\,
	combout => \M2_unit|MM_unit_CT|Add0~26_combout\,
	cout => \M2_unit|MM_unit_CT|Add0~27\);

-- Location: LCCOMB_X37_Y17_N6
\M2_unit|MM_unit_CT|Add0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add0~38_combout\ = (\M2_unit|MM_unit_CT|product[0][19]~regout\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~2_combout\ & (\M2_unit|MM_unit_CT|Add0~37\ & VCC)) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~2_combout\ & 
-- (!\M2_unit|MM_unit_CT|Add0~37\)))) # (!\M2_unit|MM_unit_CT|product[0][19]~regout\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~2_combout\ & (!\M2_unit|MM_unit_CT|Add0~37\)) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~2_combout\ & 
-- ((\M2_unit|MM_unit_CT|Add0~37\) # (GND)))))
-- \M2_unit|MM_unit_CT|Add0~39\ = CARRY((\M2_unit|MM_unit_CT|product[0][19]~regout\ & (!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~2_combout\ & !\M2_unit|MM_unit_CT|Add0~37\)) # (!\M2_unit|MM_unit_CT|product[0][19]~regout\ & 
-- ((!\M2_unit|MM_unit_CT|Add0~37\) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[0][19]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add0~37\,
	combout => \M2_unit|MM_unit_CT|Add0~38_combout\,
	cout => \M2_unit|MM_unit_CT|Add0~39\);

-- Location: LCCOMB_X37_Y17_N8
\M2_unit|MM_unit_CT|Add0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add0~40_combout\ = ((\M2_unit|MM_unit_CT|product[0][20]~regout\ $ (\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~4_combout\ $ (!\M2_unit|MM_unit_CT|Add0~39\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add0~41\ = CARRY((\M2_unit|MM_unit_CT|product[0][20]~regout\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~4_combout\) # (!\M2_unit|MM_unit_CT|Add0~39\))) # (!\M2_unit|MM_unit_CT|product[0][20]~regout\ & 
-- (\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~4_combout\ & !\M2_unit|MM_unit_CT|Add0~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[0][20]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add0~39\,
	combout => \M2_unit|MM_unit_CT|Add0~40_combout\,
	cout => \M2_unit|MM_unit_CT|Add0~41\);

-- Location: LCCOMB_X37_Y17_N12
\M2_unit|MM_unit_CT|Add0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add0~44_combout\ = ((\M2_unit|MM_unit_CT|product[0][22]~regout\ $ (\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~8_combout\ $ (!\M2_unit|MM_unit_CT|Add0~43\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add0~45\ = CARRY((\M2_unit|MM_unit_CT|product[0][22]~regout\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~8_combout\) # (!\M2_unit|MM_unit_CT|Add0~43\))) # (!\M2_unit|MM_unit_CT|product[0][22]~regout\ & 
-- (\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~8_combout\ & !\M2_unit|MM_unit_CT|Add0~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[0][22]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add0~43\,
	combout => \M2_unit|MM_unit_CT|Add0~44_combout\,
	cout => \M2_unit|MM_unit_CT|Add0~45\);

-- Location: LCCOMB_X37_Y17_N14
\M2_unit|MM_unit_CT|Add0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add0~46_combout\ = (\M2_unit|MM_unit_CT|product[0][23]~regout\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~10_combout\ & (\M2_unit|MM_unit_CT|Add0~45\ & VCC)) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~10_combout\ & 
-- (!\M2_unit|MM_unit_CT|Add0~45\)))) # (!\M2_unit|MM_unit_CT|product[0][23]~regout\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~10_combout\ & (!\M2_unit|MM_unit_CT|Add0~45\)) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~10_combout\ & 
-- ((\M2_unit|MM_unit_CT|Add0~45\) # (GND)))))
-- \M2_unit|MM_unit_CT|Add0~47\ = CARRY((\M2_unit|MM_unit_CT|product[0][23]~regout\ & (!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~10_combout\ & !\M2_unit|MM_unit_CT|Add0~45\)) # (!\M2_unit|MM_unit_CT|product[0][23]~regout\ & 
-- ((!\M2_unit|MM_unit_CT|Add0~45\) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[0][23]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add0~45\,
	combout => \M2_unit|MM_unit_CT|Add0~46_combout\,
	cout => \M2_unit|MM_unit_CT|Add0~47\);

-- Location: DSPOUT_X39_Y9_N2
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: DSPOUT_X39_Y13_N2
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X40_Y13_N16
\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~12_combout\ = ((\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT6\ $ (\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT24\ $ (!\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~11\)))) # (GND)
-- \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~13\ = CARRY((\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT6\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT24\) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~11\))) # 
-- (!\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT6\ & (\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT24\ & !\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT6\,
	datab => \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT24\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~11\,
	combout => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~12_combout\,
	cout => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~13\);

-- Location: LCCOMB_X41_Y13_N0
\M2_unit|MM_unit_CT|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add1~0_combout\ = (\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(0) & (\M2_unit|MM_unit_CT|product[1][0]~regout\ $ (VCC))) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(0) & (\M2_unit|MM_unit_CT|product[1][0]~regout\ & VCC))
-- \M2_unit|MM_unit_CT|Add1~1\ = CARRY((\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(0) & \M2_unit|MM_unit_CT|product[1][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(0),
	datab => \M2_unit|MM_unit_CT|product[1][0]~regout\,
	datad => VCC,
	combout => \M2_unit|MM_unit_CT|Add1~0_combout\,
	cout => \M2_unit|MM_unit_CT|Add1~1\);

-- Location: LCCOMB_X41_Y13_N4
\M2_unit|MM_unit_CT|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add1~4_combout\ = ((\M2_unit|MM_unit_CT|product[1][2]~regout\ $ (\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(2) $ (!\M2_unit|MM_unit_CT|Add1~3\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add1~5\ = CARRY((\M2_unit|MM_unit_CT|product[1][2]~regout\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(2)) # (!\M2_unit|MM_unit_CT|Add1~3\))) # (!\M2_unit|MM_unit_CT|product[1][2]~regout\ & 
-- (\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(2) & !\M2_unit|MM_unit_CT|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[1][2]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(2),
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add1~3\,
	combout => \M2_unit|MM_unit_CT|Add1~4_combout\,
	cout => \M2_unit|MM_unit_CT|Add1~5\);

-- Location: LCCOMB_X41_Y13_N6
\M2_unit|MM_unit_CT|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add1~6_combout\ = (\M2_unit|MM_unit_CT|product[1][3]~regout\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(3) & (\M2_unit|MM_unit_CT|Add1~5\ & VCC)) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(3) & 
-- (!\M2_unit|MM_unit_CT|Add1~5\)))) # (!\M2_unit|MM_unit_CT|product[1][3]~regout\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(3) & (!\M2_unit|MM_unit_CT|Add1~5\)) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(3) & 
-- ((\M2_unit|MM_unit_CT|Add1~5\) # (GND)))))
-- \M2_unit|MM_unit_CT|Add1~7\ = CARRY((\M2_unit|MM_unit_CT|product[1][3]~regout\ & (!\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(3) & !\M2_unit|MM_unit_CT|Add1~5\)) # (!\M2_unit|MM_unit_CT|product[1][3]~regout\ & ((!\M2_unit|MM_unit_CT|Add1~5\) # 
-- (!\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[1][3]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(3),
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add1~5\,
	combout => \M2_unit|MM_unit_CT|Add1~6_combout\,
	cout => \M2_unit|MM_unit_CT|Add1~7\);

-- Location: LCCOMB_X41_Y13_N10
\M2_unit|MM_unit_CT|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add1~10_combout\ = (\M2_unit|MM_unit_CT|product[1][5]~regout\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(5) & (\M2_unit|MM_unit_CT|Add1~9\ & VCC)) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(5) & 
-- (!\M2_unit|MM_unit_CT|Add1~9\)))) # (!\M2_unit|MM_unit_CT|product[1][5]~regout\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(5) & (!\M2_unit|MM_unit_CT|Add1~9\)) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(5) & 
-- ((\M2_unit|MM_unit_CT|Add1~9\) # (GND)))))
-- \M2_unit|MM_unit_CT|Add1~11\ = CARRY((\M2_unit|MM_unit_CT|product[1][5]~regout\ & (!\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(5) & !\M2_unit|MM_unit_CT|Add1~9\)) # (!\M2_unit|MM_unit_CT|product[1][5]~regout\ & ((!\M2_unit|MM_unit_CT|Add1~9\) # 
-- (!\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[1][5]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(5),
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add1~9\,
	combout => \M2_unit|MM_unit_CT|Add1~10_combout\,
	cout => \M2_unit|MM_unit_CT|Add1~11\);

-- Location: LCCOMB_X41_Y13_N12
\M2_unit|MM_unit_CT|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add1~12_combout\ = ((\M2_unit|MM_unit_CT|product[1][6]~regout\ $ (\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(6) $ (!\M2_unit|MM_unit_CT|Add1~11\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add1~13\ = CARRY((\M2_unit|MM_unit_CT|product[1][6]~regout\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(6)) # (!\M2_unit|MM_unit_CT|Add1~11\))) # (!\M2_unit|MM_unit_CT|product[1][6]~regout\ & 
-- (\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(6) & !\M2_unit|MM_unit_CT|Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[1][6]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(6),
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add1~11\,
	combout => \M2_unit|MM_unit_CT|Add1~12_combout\,
	cout => \M2_unit|MM_unit_CT|Add1~13\);

-- Location: LCCOMB_X41_Y13_N16
\M2_unit|MM_unit_CT|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add1~16_combout\ = ((\M2_unit|MM_unit_CT|product[1][8]~regout\ $ (\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(8) $ (!\M2_unit|MM_unit_CT|Add1~15\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add1~17\ = CARRY((\M2_unit|MM_unit_CT|product[1][8]~regout\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(8)) # (!\M2_unit|MM_unit_CT|Add1~15\))) # (!\M2_unit|MM_unit_CT|product[1][8]~regout\ & 
-- (\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(8) & !\M2_unit|MM_unit_CT|Add1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[1][8]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(8),
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add1~15\,
	combout => \M2_unit|MM_unit_CT|Add1~16_combout\,
	cout => \M2_unit|MM_unit_CT|Add1~17\);

-- Location: LCCOMB_X41_Y12_N2
\M2_unit|MM_unit_CT|Add1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add1~34_combout\ = (\M2_unit|MM_unit_CT|product[1][17]~regout\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(17) & (\M2_unit|MM_unit_CT|Add1~33\ & VCC)) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(17) & 
-- (!\M2_unit|MM_unit_CT|Add1~33\)))) # (!\M2_unit|MM_unit_CT|product[1][17]~regout\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(17) & (!\M2_unit|MM_unit_CT|Add1~33\)) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(17) & 
-- ((\M2_unit|MM_unit_CT|Add1~33\) # (GND)))))
-- \M2_unit|MM_unit_CT|Add1~35\ = CARRY((\M2_unit|MM_unit_CT|product[1][17]~regout\ & (!\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(17) & !\M2_unit|MM_unit_CT|Add1~33\)) # (!\M2_unit|MM_unit_CT|product[1][17]~regout\ & ((!\M2_unit|MM_unit_CT|Add1~33\) # 
-- (!\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[1][17]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(17),
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add1~33\,
	combout => \M2_unit|MM_unit_CT|Add1~34_combout\,
	cout => \M2_unit|MM_unit_CT|Add1~35\);

-- Location: LCCOMB_X41_Y12_N6
\M2_unit|MM_unit_CT|Add1~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add1~38_combout\ = (\M2_unit|MM_unit_CT|product[1][19]~regout\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~2_combout\ & (\M2_unit|MM_unit_CT|Add1~37\ & VCC)) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~2_combout\ & 
-- (!\M2_unit|MM_unit_CT|Add1~37\)))) # (!\M2_unit|MM_unit_CT|product[1][19]~regout\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~2_combout\ & (!\M2_unit|MM_unit_CT|Add1~37\)) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~2_combout\ & 
-- ((\M2_unit|MM_unit_CT|Add1~37\) # (GND)))))
-- \M2_unit|MM_unit_CT|Add1~39\ = CARRY((\M2_unit|MM_unit_CT|product[1][19]~regout\ & (!\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~2_combout\ & !\M2_unit|MM_unit_CT|Add1~37\)) # (!\M2_unit|MM_unit_CT|product[1][19]~regout\ & 
-- ((!\M2_unit|MM_unit_CT|Add1~37\) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[1][19]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add1~37\,
	combout => \M2_unit|MM_unit_CT|Add1~38_combout\,
	cout => \M2_unit|MM_unit_CT|Add1~39\);

-- Location: LCCOMB_X41_Y12_N20
\M2_unit|MM_unit_CT|Add1~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add1~52_combout\ = ((\M2_unit|MM_unit_CT|product[1][26]~regout\ $ (\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~16_combout\ $ (!\M2_unit|MM_unit_CT|Add1~51\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add1~53\ = CARRY((\M2_unit|MM_unit_CT|product[1][26]~regout\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~16_combout\) # (!\M2_unit|MM_unit_CT|Add1~51\))) # (!\M2_unit|MM_unit_CT|product[1][26]~regout\ & 
-- (\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~16_combout\ & !\M2_unit|MM_unit_CT|Add1~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[1][26]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add1~51\,
	combout => \M2_unit|MM_unit_CT|Add1~52_combout\,
	cout => \M2_unit|MM_unit_CT|Add1~53\);

-- Location: DSPOUT_X39_Y21_N2
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: DSPOUT_X39_Y14_N2
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X43_Y18_N2
\M2_unit|MM_unit_CT|Add2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add2~2_combout\ = (\M2_unit|MM_unit_CT|product[2][1]~regout\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(1) & (\M2_unit|MM_unit_CT|Add2~1\ & VCC)) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(1) & 
-- (!\M2_unit|MM_unit_CT|Add2~1\)))) # (!\M2_unit|MM_unit_CT|product[2][1]~regout\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(1) & (!\M2_unit|MM_unit_CT|Add2~1\)) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(1) & 
-- ((\M2_unit|MM_unit_CT|Add2~1\) # (GND)))))
-- \M2_unit|MM_unit_CT|Add2~3\ = CARRY((\M2_unit|MM_unit_CT|product[2][1]~regout\ & (!\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(1) & !\M2_unit|MM_unit_CT|Add2~1\)) # (!\M2_unit|MM_unit_CT|product[2][1]~regout\ & ((!\M2_unit|MM_unit_CT|Add2~1\) # 
-- (!\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[2][1]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(1),
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add2~1\,
	combout => \M2_unit|MM_unit_CT|Add2~2_combout\,
	cout => \M2_unit|MM_unit_CT|Add2~3\);

-- Location: LCCOMB_X43_Y18_N10
\M2_unit|MM_unit_CT|Add2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add2~10_combout\ = (\M2_unit|MM_unit_CT|product[2][5]~regout\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(5) & (\M2_unit|MM_unit_CT|Add2~9\ & VCC)) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(5) & 
-- (!\M2_unit|MM_unit_CT|Add2~9\)))) # (!\M2_unit|MM_unit_CT|product[2][5]~regout\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(5) & (!\M2_unit|MM_unit_CT|Add2~9\)) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(5) & 
-- ((\M2_unit|MM_unit_CT|Add2~9\) # (GND)))))
-- \M2_unit|MM_unit_CT|Add2~11\ = CARRY((\M2_unit|MM_unit_CT|product[2][5]~regout\ & (!\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(5) & !\M2_unit|MM_unit_CT|Add2~9\)) # (!\M2_unit|MM_unit_CT|product[2][5]~regout\ & ((!\M2_unit|MM_unit_CT|Add2~9\) # 
-- (!\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[2][5]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(5),
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add2~9\,
	combout => \M2_unit|MM_unit_CT|Add2~10_combout\,
	cout => \M2_unit|MM_unit_CT|Add2~11\);

-- Location: LCCOMB_X43_Y18_N14
\M2_unit|MM_unit_CT|Add2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add2~14_combout\ = (\M2_unit|MM_unit_CT|product[2][7]~regout\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(7) & (\M2_unit|MM_unit_CT|Add2~13\ & VCC)) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(7) & 
-- (!\M2_unit|MM_unit_CT|Add2~13\)))) # (!\M2_unit|MM_unit_CT|product[2][7]~regout\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(7) & (!\M2_unit|MM_unit_CT|Add2~13\)) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(7) & 
-- ((\M2_unit|MM_unit_CT|Add2~13\) # (GND)))))
-- \M2_unit|MM_unit_CT|Add2~15\ = CARRY((\M2_unit|MM_unit_CT|product[2][7]~regout\ & (!\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(7) & !\M2_unit|MM_unit_CT|Add2~13\)) # (!\M2_unit|MM_unit_CT|product[2][7]~regout\ & ((!\M2_unit|MM_unit_CT|Add2~13\) # 
-- (!\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[2][7]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(7),
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add2~13\,
	combout => \M2_unit|MM_unit_CT|Add2~14_combout\,
	cout => \M2_unit|MM_unit_CT|Add2~15\);

-- Location: LCCOMB_X43_Y17_N4
\M2_unit|MM_unit_CT|Add2~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add2~36_combout\ = ((\M2_unit|MM_unit_CT|product[2][18]~regout\ $ (\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~0_combout\ $ (!\M2_unit|MM_unit_CT|Add2~35\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add2~37\ = CARRY((\M2_unit|MM_unit_CT|product[2][18]~regout\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~0_combout\) # (!\M2_unit|MM_unit_CT|Add2~35\))) # (!\M2_unit|MM_unit_CT|product[2][18]~regout\ & 
-- (\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~0_combout\ & !\M2_unit|MM_unit_CT|Add2~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[2][18]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add2~35\,
	combout => \M2_unit|MM_unit_CT|Add2~36_combout\,
	cout => \M2_unit|MM_unit_CT|Add2~37\);

-- Location: LCCOMB_X43_Y17_N6
\M2_unit|MM_unit_CT|Add2~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add2~38_combout\ = (\M2_unit|MM_unit_CT|product[2][19]~regout\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~2_combout\ & (\M2_unit|MM_unit_CT|Add2~37\ & VCC)) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~2_combout\ & 
-- (!\M2_unit|MM_unit_CT|Add2~37\)))) # (!\M2_unit|MM_unit_CT|product[2][19]~regout\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~2_combout\ & (!\M2_unit|MM_unit_CT|Add2~37\)) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~2_combout\ & 
-- ((\M2_unit|MM_unit_CT|Add2~37\) # (GND)))))
-- \M2_unit|MM_unit_CT|Add2~39\ = CARRY((\M2_unit|MM_unit_CT|product[2][19]~regout\ & (!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~2_combout\ & !\M2_unit|MM_unit_CT|Add2~37\)) # (!\M2_unit|MM_unit_CT|product[2][19]~regout\ & 
-- ((!\M2_unit|MM_unit_CT|Add2~37\) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[2][19]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add2~37\,
	combout => \M2_unit|MM_unit_CT|Add2~38_combout\,
	cout => \M2_unit|MM_unit_CT|Add2~39\);

-- Location: LCCOMB_X40_Y18_N20
\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~18_combout\ = (\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT9\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT27\ & (\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~17\ & VCC)) # 
-- (!\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT27\ & (!\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~17\)))) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT9\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT27\ & 
-- (!\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~17\)) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT27\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~17\) # (GND)))))
-- \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~19\ = CARRY((\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT9\ & (!\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT27\ & !\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~17\)) # 
-- (!\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT9\ & ((!\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~17\) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT9\,
	datab => \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT27\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~17\,
	combout => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~18_combout\,
	cout => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~19\);

-- Location: LCCOMB_X40_Y13_N22
\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~18_combout\ = (\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT9\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT27\ & (\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~17\ & VCC)) # 
-- (!\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT27\ & (!\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~17\)))) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT9\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT27\ & 
-- (!\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~17\)) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT27\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~17\) # (GND)))))
-- \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~19\ = CARRY((\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT9\ & (!\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT27\ & !\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~17\)) # 
-- (!\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT9\ & ((!\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~17\) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT9\,
	datab => \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT27\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~17\,
	combout => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~18_combout\,
	cout => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~19\);

-- Location: LCCOMB_X37_Y17_N26
\M2_unit|MM_unit_CT|Add0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add0~58_combout\ = (\M2_unit|MM_unit_CT|product[0][29]~regout\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~22_combout\ & (\M2_unit|MM_unit_CT|Add0~57\ & VCC)) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~22_combout\ & 
-- (!\M2_unit|MM_unit_CT|Add0~57\)))) # (!\M2_unit|MM_unit_CT|product[0][29]~regout\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~22_combout\ & (!\M2_unit|MM_unit_CT|Add0~57\)) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~22_combout\ & 
-- ((\M2_unit|MM_unit_CT|Add0~57\) # (GND)))))
-- \M2_unit|MM_unit_CT|Add0~59\ = CARRY((\M2_unit|MM_unit_CT|product[0][29]~regout\ & (!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~22_combout\ & !\M2_unit|MM_unit_CT|Add0~57\)) # (!\M2_unit|MM_unit_CT|product[0][29]~regout\ & 
-- ((!\M2_unit|MM_unit_CT|Add0~57\) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[0][29]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add0~57\,
	combout => \M2_unit|MM_unit_CT|Add0~58_combout\,
	cout => \M2_unit|MM_unit_CT|Add0~59\);

-- Location: LCCOMB_X40_Y19_N26
\M2_unit|MM_unit_CT|Add3~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add3~58_combout\ = (\M2_unit|MM_unit_CT|product[3][29]~regout\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~22_combout\ & (\M2_unit|MM_unit_CT|Add3~57\ & VCC)) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~22_combout\ & 
-- (!\M2_unit|MM_unit_CT|Add3~57\)))) # (!\M2_unit|MM_unit_CT|product[3][29]~regout\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~22_combout\ & (!\M2_unit|MM_unit_CT|Add3~57\)) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~22_combout\ & 
-- ((\M2_unit|MM_unit_CT|Add3~57\) # (GND)))))
-- \M2_unit|MM_unit_CT|Add3~59\ = CARRY((\M2_unit|MM_unit_CT|product[3][29]~regout\ & (!\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~22_combout\ & !\M2_unit|MM_unit_CT|Add3~57\)) # (!\M2_unit|MM_unit_CT|product[3][29]~regout\ & 
-- ((!\M2_unit|MM_unit_CT|Add3~57\) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[3][29]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add3~57\,
	combout => \M2_unit|MM_unit_CT|Add3~58_combout\,
	cout => \M2_unit|MM_unit_CT|Add3~59\);

-- Location: LCCOMB_X43_Y17_N26
\M2_unit|MM_unit_CT|Add2~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add2~58_combout\ = (\M2_unit|MM_unit_CT|product[2][29]~regout\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~22_combout\ & (\M2_unit|MM_unit_CT|Add2~57\ & VCC)) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~22_combout\ & 
-- (!\M2_unit|MM_unit_CT|Add2~57\)))) # (!\M2_unit|MM_unit_CT|product[2][29]~regout\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~22_combout\ & (!\M2_unit|MM_unit_CT|Add2~57\)) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~22_combout\ & 
-- ((\M2_unit|MM_unit_CT|Add2~57\) # (GND)))))
-- \M2_unit|MM_unit_CT|Add2~59\ = CARRY((\M2_unit|MM_unit_CT|product[2][29]~regout\ & (!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~22_combout\ & !\M2_unit|MM_unit_CT|Add2~57\)) # (!\M2_unit|MM_unit_CT|product[2][29]~regout\ & 
-- ((!\M2_unit|MM_unit_CT|Add2~57\) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[2][29]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add2~57\,
	combout => \M2_unit|MM_unit_CT|Add2~58_combout\,
	cout => \M2_unit|MM_unit_CT|Add2~59\);

-- Location: LCCOMB_X41_Y12_N28
\M2_unit|MM_unit_CT|Add1~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add1~60_combout\ = ((\M2_unit|MM_unit_CT|product[1][30]~regout\ $ (\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~24_combout\ $ (!\M2_unit|MM_unit_CT|Add1~59\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add1~61\ = CARRY((\M2_unit|MM_unit_CT|product[1][30]~regout\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~24_combout\) # (!\M2_unit|MM_unit_CT|Add1~59\))) # (!\M2_unit|MM_unit_CT|product[1][30]~regout\ & 
-- (\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~24_combout\ & !\M2_unit|MM_unit_CT|Add1~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[1][30]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add1~59\,
	combout => \M2_unit|MM_unit_CT|Add1~60_combout\,
	cout => \M2_unit|MM_unit_CT|Add1~61\);

-- Location: LCCOMB_X42_Y17_N28
\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~24_combout\ = ((\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT30\ $ (\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT12\ $ (!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~23\)))) # (GND)
-- \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~25\ = CARRY((\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT30\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT12\) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~23\))) # 
-- (!\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT30\ & (\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT12\ & !\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT30\,
	datab => \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT12\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~23\,
	combout => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~24_combout\,
	cout => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~25\);

-- Location: LCCOMB_X43_Y17_N28
\M2_unit|MM_unit_CT|Add2~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add2~60_combout\ = ((\M2_unit|MM_unit_CT|product[2][30]~regout\ $ (\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~24_combout\ $ (!\M2_unit|MM_unit_CT|Add2~59\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add2~61\ = CARRY((\M2_unit|MM_unit_CT|product[2][30]~regout\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~24_combout\) # (!\M2_unit|MM_unit_CT|Add2~59\))) # (!\M2_unit|MM_unit_CT|product[2][30]~regout\ & 
-- (\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~24_combout\ & !\M2_unit|MM_unit_CT|Add2~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[2][30]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add2~59\,
	combout => \M2_unit|MM_unit_CT|Add2~60_combout\,
	cout => \M2_unit|MM_unit_CT|Add2~61\);

-- Location: LCCOMB_X42_Y17_N30
\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~26_combout\ = \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT13\ $ (\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~25\ $ (\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT13\,
	datad => \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT31\,
	cin => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~25\,
	combout => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~26_combout\);

-- Location: LCCOMB_X43_Y17_N30
\M2_unit|MM_unit_CT|Add2~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add2~62_combout\ = \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~26_combout\ $ (\M2_unit|MM_unit_CT|Add2~61\ $ (\M2_unit|MM_unit_CT|product[2][31]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~26_combout\,
	datad => \M2_unit|MM_unit_CT|product[2][31]~regout\,
	cin => \M2_unit|MM_unit_CT|Add2~61\,
	combout => \M2_unit|MM_unit_CT|Add2~62_combout\);

-- Location: LCFF_X31_Y20_N25
\M2_unit|FS_unit|SRAM_address[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|FS_unit|Selector21~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_unit|SRAM_address\(4));

-- Location: LCFF_X37_Y20_N9
\M2_unit|FS_unit|SRAM_address[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|FS_unit|Selector20~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_unit|SRAM_address\(5));

-- Location: LCFF_X31_Y20_N29
\M2_unit|FS_unit|SRAM_address[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|FS_unit|Selector19~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_unit|SRAM_address\(6));

-- Location: LCCOMB_X31_Y20_N6
\Selector21~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector21~4_combout\ = (\M2_unit|SRAM_address~1_combout\ & ((\M2_unit|FS_unit|SRAM_address\(6)) # ((\M2_unit|SRAM_address~0_combout\ & \M2_unit|WS_unit|SRAM_address\(6))))) # (!\M2_unit|SRAM_address~1_combout\ & (((\M2_unit|SRAM_address~0_combout\ & 
-- \M2_unit|WS_unit|SRAM_address\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|SRAM_address~1_combout\,
	datab => \M2_unit|FS_unit|SRAM_address\(6),
	datac => \M2_unit|SRAM_address~0_combout\,
	datad => \M2_unit|WS_unit|SRAM_address\(6),
	combout => \Selector21~4_combout\);

-- Location: LCCOMB_X45_Y20_N12
\Selector16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector16~0_combout\ = (\Selector19~4_combout\ & ((\M1_unit|SRAM_address\(11)) # ((\Selector19~5_combout\)))) # (!\Selector19~4_combout\ & (((\UART_unit|SRAM_address\(11) & !\Selector19~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector19~4_combout\,
	datab => \M1_unit|SRAM_address\(11),
	datac => \UART_unit|SRAM_address\(11),
	datad => \Selector19~5_combout\,
	combout => \Selector16~0_combout\);

-- Location: LCFF_X47_Y24_N11
\M1_unit|SRAM_address[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector65~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|SRAM_address[6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_address\(15));

-- Location: LCCOMB_X45_Y20_N24
\Selector12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector12~0_combout\ = (\Selector19~4_combout\ & (((\Selector19~5_combout\)) # (!\M1_unit|SRAM_address\(15)))) # (!\Selector19~4_combout\ & (((\UART_unit|SRAM_address\(15) & !\Selector19~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector19~4_combout\,
	datab => \M1_unit|SRAM_address\(15),
	datac => \UART_unit|SRAM_address\(15),
	datad => \Selector19~5_combout\,
	combout => \Selector12~0_combout\);

-- Location: LCCOMB_X47_Y22_N24
\Selector10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector10~0_combout\ = (\Selector19~4_combout\ & (((\M1_unit|SRAM_address\(17)) # (\Selector19~5_combout\)))) # (!\Selector19~4_combout\ & (\UART_unit|SRAM_address\(17) & ((!\Selector19~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(17),
	datab => \M1_unit|SRAM_address\(17),
	datac => \Selector19~4_combout\,
	datad => \Selector19~5_combout\,
	combout => \Selector10~0_combout\);

-- Location: LCFF_X36_Y20_N1
\M2_unit|FS_unit|SRAM_address[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|FS_unit|Add4~22_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|FS_unit|WideOr2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_unit|SRAM_address\(16));

-- Location: LCCOMB_X43_Y20_N6
\M2_unit|Selector11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector11~0_combout\ = (\M2_unit|FS_unit|SRAM_address\(16) & ((\M2_unit|SRAM_address~1_combout\) # ((\M2_unit|SRAM_address~0_combout\ & \M2_unit|WS_unit|SRAM_address\(16))))) # (!\M2_unit|FS_unit|SRAM_address\(16) & 
-- (((\M2_unit|SRAM_address~0_combout\ & \M2_unit|WS_unit|SRAM_address\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|SRAM_address\(16),
	datab => \M2_unit|SRAM_address~1_combout\,
	datac => \M2_unit|SRAM_address~0_combout\,
	datad => \M2_unit|WS_unit|SRAM_address\(16),
	combout => \M2_unit|Selector11~0_combout\);

-- Location: LCCOMB_X47_Y22_N20
\Selector11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector11~0_combout\ = (\Selector19~4_combout\ & (((\Selector19~5_combout\)))) # (!\Selector19~4_combout\ & ((\Selector19~5_combout\ & ((\M2_unit|Selector11~0_combout\))) # (!\Selector19~5_combout\ & (\UART_unit|SRAM_address\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(16),
	datab => \M2_unit|Selector11~0_combout\,
	datac => \Selector19~4_combout\,
	datad => \Selector19~5_combout\,
	combout => \Selector11~0_combout\);

-- Location: LCFF_X37_Y22_N21
\start_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \start_counter[3]~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => start_counter(3));

-- Location: LCCOMB_X43_Y24_N10
\M1_unit|SRAM_address[6]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_address[6]~3_combout\ = (\M1_unit|state.S_START_LINE_6~regout\) # ((\M1_unit|state.S_M1_START~regout\) # ((\M1_unit|state.S_START_LINE_1~regout\) # (\M1_unit|state.S_RUN_2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_START_LINE_6~regout\,
	datab => \M1_unit|state.S_M1_START~regout\,
	datac => \M1_unit|state.S_START_LINE_1~regout\,
	datad => \M1_unit|state.S_RUN_2~regout\,
	combout => \M1_unit|SRAM_address[6]~3_combout\);

-- Location: LCCOMB_X47_Y24_N28
\M1_unit|Selector76~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector76~0_combout\ = (\M1_unit|SRAM_address[6]~12_combout\ & (\M1_unit|SRAM_address[6]~4_combout\)) # (!\M1_unit|SRAM_address[6]~12_combout\ & ((\M1_unit|SRAM_address[6]~4_combout\ & (\M1_unit|V_address\(4))) # 
-- (!\M1_unit|SRAM_address[6]~4_combout\ & ((\M1_unit|RGB_address\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_address[6]~12_combout\,
	datab => \M1_unit|SRAM_address[6]~4_combout\,
	datac => \M1_unit|V_address\(4),
	datad => \M1_unit|RGB_address\(4),
	combout => \M1_unit|Selector76~0_combout\);

-- Location: LCCOMB_X47_Y24_N8
\M1_unit|Selector76~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector76~1_combout\ = (\M1_unit|SRAM_address[6]~12_combout\ & ((\M1_unit|Selector76~0_combout\ & ((\M1_unit|Y_address\(4)))) # (!\M1_unit|Selector76~0_combout\ & (\M1_unit|U_address\(4))))) # (!\M1_unit|SRAM_address[6]~12_combout\ & 
-- (((\M1_unit|Selector76~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_address[6]~12_combout\,
	datab => \M1_unit|U_address\(4),
	datac => \M1_unit|Y_address\(4),
	datad => \M1_unit|Selector76~0_combout\,
	combout => \M1_unit|Selector76~1_combout\);

-- Location: LCCOMB_X45_Y27_N14
\VGA_unit|VGA_unit|Add0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|Add0~1_combout\ = \VGA_unit|VGA_unit|H_Cont\(7) $ (((\VGA_unit|VGA_unit|H_Cont\(5)) # ((\VGA_unit|VGA_unit|H_Cont\(6)) # (\VGA_unit|VGA_unit|H_Cont\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(5),
	datab => \VGA_unit|VGA_unit|H_Cont\(7),
	datac => \VGA_unit|VGA_unit|H_Cont\(6),
	datad => \VGA_unit|VGA_unit|H_Cont\(4),
	combout => \VGA_unit|VGA_unit|Add0~1_combout\);

-- Location: LCCOMB_X47_Y22_N0
\UART_unit|LessThan1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|LessThan1~3_combout\ = (((!\UART_unit|SRAM_address\(0)) # (!\UART_unit|SRAM_address\(17))) # (!\UART_unit|SRAM_address\(16))) # (!\UART_unit|SRAM_address\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(1),
	datab => \UART_unit|SRAM_address\(16),
	datac => \UART_unit|SRAM_address\(17),
	datad => \UART_unit|SRAM_address\(0),
	combout => \UART_unit|LessThan1~3_combout\);

-- Location: LCCOMB_X32_Y16_N10
\M2_unit|Selector2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector2~4_combout\ = (\M2_unit|MM_unit_CS|MM_done~regout\ & \M2_unit|state.S_CS~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|MM_done~regout\,
	datad => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|Selector2~4_combout\);

-- Location: LCCOMB_X32_Y17_N24
\M2_unit|Selector4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector4~0_combout\ = (\M2_unit|state.S_WS~regout\ & ((\M2_unit|state.S_M2_IDLE~regout\ & (!\M2_unit|WS_unit|WS_done~regout\)) # (!\M2_unit|state.S_M2_IDLE~regout\ & ((!\M2_start~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_M2_IDLE~regout\,
	datab => \M2_unit|state.S_WS~regout\,
	datac => \M2_unit|WS_unit|WS_done~regout\,
	datad => \M2_start~regout\,
	combout => \M2_unit|Selector4~0_combout\);

-- Location: LCCOMB_X31_Y20_N24
\M2_unit|FS_unit|Selector21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Selector21~0_combout\ = (\M2_unit|FS_unit|WideOr3~0_combout\ & ((\M2_unit|FS_unit|CB\(1)) # ((!\M2_unit|FS_unit|WideOr2~combout\ & \M2_unit|FS_unit|SRAM_address\(4))))) # (!\M2_unit|FS_unit|WideOr3~0_combout\ & 
-- (!\M2_unit|FS_unit|WideOr2~combout\ & (\M2_unit|FS_unit|SRAM_address\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|WideOr3~0_combout\,
	datab => \M2_unit|FS_unit|WideOr2~combout\,
	datac => \M2_unit|FS_unit|SRAM_address\(4),
	datad => \M2_unit|FS_unit|CB\(1),
	combout => \M2_unit|FS_unit|Selector21~0_combout\);

-- Location: LCCOMB_X37_Y20_N2
\M2_unit|FS_unit|Selector20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Selector20~0_combout\ = (\M2_unit|FS_unit|WideOr3~0_combout\ & ((\M2_unit|FS_unit|Equal3~1_combout\ & ((\M2_unit|FS_unit|Add3~0_combout\))) # (!\M2_unit|FS_unit|Equal3~1_combout\ & (\M2_unit|FS_unit|CB\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|CB\(2),
	datab => \M2_unit|FS_unit|Equal3~1_combout\,
	datac => \M2_unit|FS_unit|WideOr3~0_combout\,
	datad => \M2_unit|FS_unit|Add3~0_combout\,
	combout => \M2_unit|FS_unit|Selector20~0_combout\);

-- Location: LCCOMB_X37_Y20_N8
\M2_unit|FS_unit|Selector20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Selector20~1_combout\ = (\M2_unit|FS_unit|Selector20~0_combout\) # ((!\M2_unit|FS_unit|WideOr2~combout\ & \M2_unit|FS_unit|SRAM_address\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|FS_unit|WideOr2~combout\,
	datac => \M2_unit|FS_unit|SRAM_address\(5),
	datad => \M2_unit|FS_unit|Selector20~0_combout\,
	combout => \M2_unit|FS_unit|Selector20~1_combout\);

-- Location: LCCOMB_X47_Y24_N16
\M1_unit|Selector74~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector74~0_combout\ = (\M1_unit|SRAM_address[6]~12_combout\ & (\M1_unit|SRAM_address[6]~4_combout\)) # (!\M1_unit|SRAM_address[6]~12_combout\ & ((\M1_unit|SRAM_address[6]~4_combout\ & ((\M1_unit|V_address\(6)))) # 
-- (!\M1_unit|SRAM_address[6]~4_combout\ & (\M1_unit|RGB_address\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_address[6]~12_combout\,
	datab => \M1_unit|SRAM_address[6]~4_combout\,
	datac => \M1_unit|RGB_address\(6),
	datad => \M1_unit|V_address\(6),
	combout => \M1_unit|Selector74~0_combout\);

-- Location: LCCOMB_X47_Y24_N20
\M1_unit|Selector74~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector74~1_combout\ = (\M1_unit|SRAM_address[6]~12_combout\ & ((\M1_unit|Selector74~0_combout\ & ((\M1_unit|Y_address\(6)))) # (!\M1_unit|Selector74~0_combout\ & (\M1_unit|U_address\(6))))) # (!\M1_unit|SRAM_address[6]~12_combout\ & 
-- (((\M1_unit|Selector74~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_address[6]~12_combout\,
	datab => \M1_unit|U_address\(6),
	datac => \M1_unit|Selector74~0_combout\,
	datad => \M1_unit|Y_address\(6),
	combout => \M1_unit|Selector74~1_combout\);

-- Location: LCCOMB_X33_Y20_N6
\M2_unit|FS_unit|Selector19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Selector19~0_combout\ = (\M2_unit|FS_unit|Equal3~0_combout\ & (((\M2_unit|FS_unit|Add3~2_combout\)))) # (!\M2_unit|FS_unit|Equal3~0_combout\ & ((\M2_unit|FS_unit|Base_address\(14) & ((\M2_unit|FS_unit|Add3~2_combout\))) # 
-- (!\M2_unit|FS_unit|Base_address\(14) & (\M2_unit|FS_unit|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Add0~0_combout\,
	datab => \M2_unit|FS_unit|Equal3~0_combout\,
	datac => \M2_unit|FS_unit|Base_address\(14),
	datad => \M2_unit|FS_unit|Add3~2_combout\,
	combout => \M2_unit|FS_unit|Selector19~0_combout\);

-- Location: LCCOMB_X31_Y20_N28
\M2_unit|FS_unit|Selector19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Selector19~1_combout\ = (\M2_unit|FS_unit|WideOr3~0_combout\ & ((\M2_unit|FS_unit|Selector19~0_combout\) # ((!\M2_unit|FS_unit|WideOr2~combout\ & \M2_unit|FS_unit|SRAM_address\(6))))) # (!\M2_unit|FS_unit|WideOr3~0_combout\ & 
-- (!\M2_unit|FS_unit|WideOr2~combout\ & (\M2_unit|FS_unit|SRAM_address\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|WideOr3~0_combout\,
	datab => \M2_unit|FS_unit|WideOr2~combout\,
	datac => \M2_unit|FS_unit|SRAM_address\(6),
	datad => \M2_unit|FS_unit|Selector19~0_combout\,
	combout => \M2_unit|FS_unit|Selector19~1_combout\);

-- Location: LCCOMB_X31_Y19_N0
\M2_unit|WS_unit|Selector29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Selector29~0_combout\ = (\M2_unit|WS_unit|Equal0~0_combout\ & ((\M2_unit|WS_unit|Add0~2_combout\))) # (!\M2_unit|WS_unit|Equal0~0_combout\ & (\M2_unit|WS_unit|Add3~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|Add3~4_combout\,
	datac => \M2_unit|WS_unit|Add0~2_combout\,
	datad => \M2_unit|WS_unit|Equal0~0_combout\,
	combout => \M2_unit|WS_unit|Selector29~0_combout\);

-- Location: LCCOMB_X31_Y20_N12
\M2_unit|FS_unit|Selector18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Selector18~0_combout\ = (\M2_unit|FS_unit|WideOr3~0_combout\ & ((\M2_unit|FS_unit|Equal3~1_combout\ & ((\M2_unit|FS_unit|Add3~4_combout\))) # (!\M2_unit|FS_unit|Equal3~1_combout\ & (\M2_unit|FS_unit|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Equal3~1_combout\,
	datab => \M2_unit|FS_unit|Add0~2_combout\,
	datac => \M2_unit|FS_unit|Add3~4_combout\,
	datad => \M2_unit|FS_unit|WideOr3~0_combout\,
	combout => \M2_unit|FS_unit|Selector18~0_combout\);

-- Location: LCCOMB_X47_Y24_N2
\M1_unit|Selector73~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector73~0_combout\ = (\M1_unit|SRAM_address[6]~12_combout\ & ((\M1_unit|SRAM_address[6]~4_combout\) # ((\M1_unit|U_address\(7))))) # (!\M1_unit|SRAM_address[6]~12_combout\ & (!\M1_unit|SRAM_address[6]~4_combout\ & (\M1_unit|RGB_address\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_address[6]~12_combout\,
	datab => \M1_unit|SRAM_address[6]~4_combout\,
	datac => \M1_unit|RGB_address\(7),
	datad => \M1_unit|U_address\(7),
	combout => \M1_unit|Selector73~0_combout\);

-- Location: LCCOMB_X47_Y24_N6
\M1_unit|Selector73~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector73~1_combout\ = (\M1_unit|SRAM_address[6]~4_combout\ & ((\M1_unit|Selector73~0_combout\ & (\M1_unit|Y_address\(7))) # (!\M1_unit|Selector73~0_combout\ & ((\M1_unit|V_address\(7)))))) # (!\M1_unit|SRAM_address[6]~4_combout\ & 
-- (((\M1_unit|Selector73~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_address\(7),
	datab => \M1_unit|SRAM_address[6]~4_combout\,
	datac => \M1_unit|V_address\(7),
	datad => \M1_unit|Selector73~0_combout\,
	combout => \M1_unit|Selector73~1_combout\);

-- Location: LCCOMB_X33_Y19_N0
\M2_unit|WS_unit|Add4~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add4~5_combout\ = (\M2_unit|WS_unit|Equal0~0_combout\ & ((\M2_unit|WS_unit|Add1~2_combout\))) # (!\M2_unit|WS_unit|Equal0~0_combout\ & (\M2_unit|WS_unit|Add4~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|WS_unit|Equal0~0_combout\,
	datac => \M2_unit|WS_unit|Add4~3_combout\,
	datad => \M2_unit|WS_unit|Add1~2_combout\,
	combout => \M2_unit|WS_unit|Add4~5_combout\);

-- Location: LCCOMB_X46_Y24_N24
\M1_unit|Selector70~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector70~0_combout\ = (\M1_unit|SRAM_address[6]~4_combout\ & (((\M1_unit|SRAM_address[6]~12_combout\)))) # (!\M1_unit|SRAM_address[6]~4_combout\ & ((\M1_unit|SRAM_address[6]~12_combout\ & (\M1_unit|U_address\(10))) # 
-- (!\M1_unit|SRAM_address[6]~12_combout\ & ((!\M1_unit|RGB_address\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_address\(10),
	datab => \M1_unit|SRAM_address[6]~4_combout\,
	datac => \M1_unit|SRAM_address[6]~12_combout\,
	datad => \M1_unit|RGB_address\(10),
	combout => \M1_unit|Selector70~0_combout\);

-- Location: LCCOMB_X33_Y19_N2
\M2_unit|WS_unit|Add4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add4~8_combout\ = (\M2_unit|WS_unit|Equal0~0_combout\ & (\M2_unit|WS_unit|Add1~4_combout\)) # (!\M2_unit|WS_unit|Equal0~0_combout\ & ((\M2_unit|WS_unit|Add4~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|WS_unit|Equal0~0_combout\,
	datac => \M2_unit|WS_unit|Add1~4_combout\,
	datad => \M2_unit|WS_unit|Add4~6_combout\,
	combout => \M2_unit|WS_unit|Add4~8_combout\);

-- Location: LCCOMB_X45_Y22_N20
\M1_unit|Selector69~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector69~0_combout\ = (\M1_unit|SRAM_address[6]~12_combout\ & ((\M1_unit|U_address\(11)) # ((\M1_unit|SRAM_address[6]~4_combout\)))) # (!\M1_unit|SRAM_address[6]~12_combout\ & (((!\M1_unit|SRAM_address[6]~4_combout\ & 
-- !\M1_unit|RGB_address\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_address[6]~12_combout\,
	datab => \M1_unit|U_address\(11),
	datac => \M1_unit|SRAM_address[6]~4_combout\,
	datad => \M1_unit|RGB_address\(11),
	combout => \M1_unit|Selector69~0_combout\);

-- Location: LCCOMB_X45_Y22_N8
\M1_unit|Selector69~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector69~1_combout\ = (\M1_unit|Selector69~0_combout\ & (((\M1_unit|Y_address\(11)) # (!\M1_unit|SRAM_address[6]~4_combout\)))) # (!\M1_unit|Selector69~0_combout\ & (\M1_unit|V_address\(11) & (\M1_unit|SRAM_address[6]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector69~0_combout\,
	datab => \M1_unit|V_address\(11),
	datac => \M1_unit|SRAM_address[6]~4_combout\,
	datad => \M1_unit|Y_address\(11),
	combout => \M1_unit|Selector69~1_combout\);

-- Location: LCCOMB_X45_Y22_N6
\M1_unit|Selector68~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector68~0_combout\ = (\M1_unit|SRAM_address[6]~12_combout\ & (((\M1_unit|SRAM_address[6]~4_combout\)))) # (!\M1_unit|SRAM_address[6]~12_combout\ & ((\M1_unit|SRAM_address[6]~4_combout\ & (\M1_unit|V_address\(12))) # 
-- (!\M1_unit|SRAM_address[6]~4_combout\ & ((!\M1_unit|RGB_address\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_address[6]~12_combout\,
	datab => \M1_unit|V_address\(12),
	datac => \M1_unit|SRAM_address[6]~4_combout\,
	datad => \M1_unit|RGB_address\(12),
	combout => \M1_unit|Selector68~0_combout\);

-- Location: LCCOMB_X45_Y22_N16
\M1_unit|Selector68~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector68~1_combout\ = (\M1_unit|SRAM_address[6]~12_combout\ & ((\M1_unit|Selector68~0_combout\ & (!\M1_unit|Y_address\(12))) # (!\M1_unit|Selector68~0_combout\ & ((\M1_unit|U_address\(12)))))) # (!\M1_unit|SRAM_address[6]~12_combout\ & 
-- (((\M1_unit|Selector68~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_address[6]~12_combout\,
	datab => \M1_unit|Y_address\(12),
	datac => \M1_unit|U_address\(12),
	datad => \M1_unit|Selector68~0_combout\,
	combout => \M1_unit|Selector68~1_combout\);

-- Location: LCCOMB_X37_Y20_N6
\M2_unit|FS_unit|Selector10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Selector10~0_combout\ = (\M2_unit|FS_unit|SRAM_address\(15) & (((\M2_unit|FS_unit|Add1~12_combout\ & \M2_unit|FS_unit|Add4~0_combout\)) # (!\M2_unit|FS_unit|WideOr2~combout\))) # (!\M2_unit|FS_unit|SRAM_address\(15) & 
-- (\M2_unit|FS_unit|Add1~12_combout\ & ((\M2_unit|FS_unit|Add4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|SRAM_address\(15),
	datab => \M2_unit|FS_unit|Add1~12_combout\,
	datac => \M2_unit|FS_unit|WideOr2~combout\,
	datad => \M2_unit|FS_unit|Add4~0_combout\,
	combout => \M2_unit|FS_unit|Selector10~0_combout\);

-- Location: LCCOMB_X47_Y24_N22
\M1_unit|Selector65~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector65~0_combout\ = (\M1_unit|SRAM_address[6]~12_combout\ & ((\M1_unit|SRAM_address[6]~4_combout\) # ((!\M1_unit|U_address\(15))))) # (!\M1_unit|SRAM_address[6]~12_combout\ & (!\M1_unit|SRAM_address[6]~4_combout\ & 
-- ((\M1_unit|RGB_address\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_address[6]~12_combout\,
	datab => \M1_unit|SRAM_address[6]~4_combout\,
	datac => \M1_unit|U_address\(15),
	datad => \M1_unit|RGB_address\(15),
	combout => \M1_unit|Selector65~0_combout\);

-- Location: LCCOMB_X47_Y24_N0
\M1_unit|Selector65~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector65~1_combout\ = (\M1_unit|SRAM_address[6]~4_combout\ & ((\M1_unit|Selector65~0_combout\ & ((!\M1_unit|Y_address\(15)))) # (!\M1_unit|Selector65~0_combout\ & (\M1_unit|V_address\(15))))) # (!\M1_unit|SRAM_address[6]~4_combout\ & 
-- (((\M1_unit|Selector65~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_address\(15),
	datab => \M1_unit|SRAM_address[6]~4_combout\,
	datac => \M1_unit|Y_address\(15),
	datad => \M1_unit|Selector65~0_combout\,
	combout => \M1_unit|Selector65~1_combout\);

-- Location: LCCOMB_X47_Y24_N10
\M1_unit|Selector65~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector65~2_combout\ = (\M1_unit|state.S_M1_IDLE~regout\ & !\M1_unit|Selector65~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|state.S_M1_IDLE~regout\,
	datad => \M1_unit|Selector65~1_combout\,
	combout => \M1_unit|Selector65~2_combout\);

-- Location: LCCOMB_X47_Y22_N26
\M1_unit|Selector63~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector63~0_combout\ = (\M1_unit|SRAM_address[6]~12_combout\ & ((\M1_unit|U_address\(17)) # ((\M1_unit|SRAM_address[6]~4_combout\)))) # (!\M1_unit|SRAM_address[6]~12_combout\ & (((!\M1_unit|SRAM_address[6]~4_combout\ & 
-- !\M1_unit|RGB_address\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_address\(17),
	datab => \M1_unit|SRAM_address[6]~12_combout\,
	datac => \M1_unit|SRAM_address[6]~4_combout\,
	datad => \M1_unit|RGB_address\(17),
	combout => \M1_unit|Selector63~0_combout\);

-- Location: LCCOMB_X47_Y22_N8
\M1_unit|Selector63~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector63~1_combout\ = (\M1_unit|SRAM_address[6]~4_combout\ & ((\M1_unit|Selector63~0_combout\ & ((\M1_unit|Y_address\(17)))) # (!\M1_unit|Selector63~0_combout\ & (\M1_unit|V_address\(17))))) # (!\M1_unit|SRAM_address[6]~4_combout\ & 
-- (((\M1_unit|Selector63~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_address\(17),
	datab => \M1_unit|Y_address\(17),
	datac => \M1_unit|SRAM_address[6]~4_combout\,
	datad => \M1_unit|Selector63~0_combout\,
	combout => \M1_unit|Selector63~1_combout\);

-- Location: LCCOMB_X36_Y20_N0
\M2_unit|FS_unit|Add4~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add4~22_combout\ = ((\M2_unit|FS_unit|Equal3~1_combout\ & ((\M2_unit|FS_unit|Add4~18_combout\))) # (!\M2_unit|FS_unit|Equal3~1_combout\ & (\M2_unit|FS_unit|Add1~14_combout\))) # (!\M2_unit|FS_unit|WideOr3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Equal3~1_combout\,
	datab => \M2_unit|FS_unit|Add1~14_combout\,
	datac => \M2_unit|FS_unit|WideOr3~0_combout\,
	datad => \M2_unit|FS_unit|Add4~18_combout\,
	combout => \M2_unit|FS_unit|Add4~22_combout\);

-- Location: LCCOMB_X31_Y19_N30
\M2_unit|WS_unit|Add4~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add4~26_combout\ = (\M2_unit|WS_unit|Equal0~0_combout\ & ((\M2_unit|WS_unit|Add1~16_combout\))) # (!\M2_unit|WS_unit|Equal0~0_combout\ & (\M2_unit|WS_unit|Add4~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|Add4~24_combout\,
	datab => \M2_unit|WS_unit|Equal0~0_combout\,
	datac => \M2_unit|WS_unit|Add1~16_combout\,
	combout => \M2_unit|WS_unit|Add4~26_combout\);

-- Location: LCFF_X46_Y27_N7
\VGA_unit|VGA_blue[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_blue~18_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_blue\(0));

-- Location: LCCOMB_X45_Y27_N6
\VGA_unit|VGA_unit|LessThan4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|LessThan4~0_combout\ = ((!\VGA_unit|VGA_unit|H_Cont\(5) & (!\VGA_unit|VGA_unit|H_Cont\(6) & !\VGA_unit|VGA_unit|H_Cont\(4)))) # (!\VGA_unit|VGA_unit|H_Cont\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(5),
	datab => \VGA_unit|VGA_unit|H_Cont\(7),
	datac => \VGA_unit|VGA_unit|H_Cont\(6),
	datad => \VGA_unit|VGA_unit|H_Cont\(4),
	combout => \VGA_unit|VGA_unit|LessThan4~0_combout\);

-- Location: LCCOMB_X48_Y27_N6
\VGA_unit|VGA_unit|LessThan6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|LessThan6~2_combout\ = ((!\VGA_unit|VGA_unit|V_Cont\(0) & (\VGA_unit|VGA_unit|LessThan6~0_combout\ & !\VGA_unit|VGA_unit|V_Cont\(4)))) # (!\VGA_unit|VGA_unit|V_Cont\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|V_Cont\(0),
	datab => \VGA_unit|VGA_unit|LessThan6~0_combout\,
	datac => \VGA_unit|VGA_unit|V_Cont\(5),
	datad => \VGA_unit|VGA_unit|V_Cont\(4),
	combout => \VGA_unit|VGA_unit|LessThan6~2_combout\);

-- Location: LCFF_X46_Y29_N11
\VGA_unit|VGA_blue[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_blue~20_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_red[7]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_blue\(2));

-- Location: LCFF_X44_Y29_N7
\VGA_unit|VGA_blue[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_blue~22_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_red[7]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_blue\(3));

-- Location: LCFF_X46_Y29_N7
\VGA_unit|VGA_blue[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_blue~32_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_red[7]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_blue\(8));

-- Location: LCFF_X45_Y28_N7
\VGA_unit|VGA_blue[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_blue~34_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_red[7]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_blue\(9));

-- Location: LCFF_X31_Y20_N17
\M2_unit|FS_unit|SRAM_address[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|FS_unit|Selector24~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_unit|SRAM_address\(1));

-- Location: LCFF_X31_Y20_N27
\M2_unit|FS_unit|SRAM_address[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|FS_unit|Selector23~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_unit|SRAM_address\(2));

-- Location: LCCOMB_X31_Y20_N4
\M2_unit|Selector25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector25~0_combout\ = (\M2_unit|SRAM_address~1_combout\ & ((\M2_unit|FS_unit|SRAM_address\(2)) # ((\M2_unit|SRAM_address~0_combout\ & \M2_unit|WS_unit|SRAM_address\(2))))) # (!\M2_unit|SRAM_address~1_combout\ & (\M2_unit|SRAM_address~0_combout\ 
-- & (\M2_unit|WS_unit|SRAM_address\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|SRAM_address~1_combout\,
	datab => \M2_unit|SRAM_address~0_combout\,
	datac => \M2_unit|WS_unit|SRAM_address\(2),
	datad => \M2_unit|FS_unit|SRAM_address\(2),
	combout => \M2_unit|Selector25~0_combout\);

-- Location: LCCOMB_X43_Y20_N0
\Selector25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector25~0_combout\ = (\Selector19~4_combout\ & (((\Selector19~5_combout\)))) # (!\Selector19~4_combout\ & ((\Selector19~5_combout\ & ((\M2_unit|Selector25~0_combout\))) # (!\Selector19~5_combout\ & (\UART_unit|SRAM_address\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector19~4_combout\,
	datab => \UART_unit|SRAM_address\(2),
	datac => \M2_unit|Selector25~0_combout\,
	datad => \Selector19~5_combout\,
	combout => \Selector25~0_combout\);

-- Location: LCFF_X31_Y20_N21
\M2_unit|FS_unit|SRAM_address[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|FS_unit|Selector22~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_unit|SRAM_address\(3));

-- Location: LCCOMB_X47_Y23_N6
\Selector24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector24~0_combout\ = (\Selector19~4_combout\ & (((\Selector19~5_combout\) # (\M1_unit|SRAM_address\(3))))) # (!\Selector19~4_combout\ & (\UART_unit|SRAM_address\(3) & (!\Selector19~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(3),
	datab => \Selector19~4_combout\,
	datac => \Selector19~5_combout\,
	datad => \M1_unit|SRAM_address\(3),
	combout => \Selector24~0_combout\);

-- Location: LCCOMB_X37_Y22_N2
\start_counter[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \start_counter[3]~1_combout\ = (!\state.S_TOP_IDLE~regout\ & (start_counter(1) & (start_counter(2) & start_counter(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state.S_TOP_IDLE~regout\,
	datab => start_counter(1),
	datac => start_counter(2),
	datad => start_counter(0),
	combout => \start_counter[3]~1_combout\);

-- Location: LCCOMB_X37_Y22_N20
\start_counter[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \start_counter[3]~2_combout\ = start_counter(3) $ (\start_counter[3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => start_counter(3),
	datad => \start_counter[3]~1_combout\,
	combout => \start_counter[3]~2_combout\);

-- Location: LCCOMB_X44_Y21_N10
\M1_unit|Equal2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Equal2~1_combout\ = (!\M1_unit|Y_address\(1) & (!\M1_unit|Y_address\(7) & (!\M1_unit|Y_address\(0) & !\M1_unit|Y_address\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_address\(1),
	datab => \M1_unit|Y_address\(7),
	datac => \M1_unit|Y_address\(0),
	datad => \M1_unit|Y_address\(6),
	combout => \M1_unit|Equal2~1_combout\);

-- Location: LCCOMB_X43_Y21_N16
\M1_unit|WideOr27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr27~0_combout\ = (!\M1_unit|state.S_RUN_5~regout\ & (!\M1_unit|state.S_RUN_0~regout\ & (!\M1_unit|state.S_END_LINE_0~regout\ & \M1_unit|state.S_M1_IDLE~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_RUN_5~regout\,
	datab => \M1_unit|state.S_RUN_0~regout\,
	datac => \M1_unit|state.S_END_LINE_0~regout\,
	datad => \M1_unit|state.S_M1_IDLE~regout\,
	combout => \M1_unit|WideOr27~0_combout\);

-- Location: LCCOMB_X43_Y21_N28
\M1_unit|WideOr27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr27~2_combout\ = (!\M1_unit|state.S_END_LINE_5~regout\ & (!\M1_unit|state.S_END_LINE_6~regout\ & (\M1_unit|WideOr27~1_combout\ & \M1_unit|WideOr27~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_END_LINE_5~regout\,
	datab => \M1_unit|state.S_END_LINE_6~regout\,
	datac => \M1_unit|WideOr27~1_combout\,
	datad => \M1_unit|WideOr27~0_combout\,
	combout => \M1_unit|WideOr27~2_combout\);

-- Location: LCCOMB_X44_Y21_N8
\M1_unit|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Equal1~0_combout\ = (\M1_unit|Add4~0_combout\ & (!\M1_unit|Y_address\(2) & (!\M1_unit|Y_address\(3) & !\M1_unit|Y_address\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add4~0_combout\,
	datab => \M1_unit|Y_address\(2),
	datac => \M1_unit|Y_address\(3),
	datad => \M1_unit|Y_address\(4),
	combout => \M1_unit|Equal1~0_combout\);

-- Location: LCCOMB_X44_Y21_N2
\M1_unit|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Equal1~1_combout\ = (\M1_unit|Equal1~0_combout\ & \M1_unit|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M1_unit|Equal1~0_combout\,
	datad => \M1_unit|Equal0~0_combout\,
	combout => \M1_unit|Equal1~1_combout\);

-- Location: LCCOMB_X46_Y26_N6
\VGA_unit|VGA_SRAM_state~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_SRAM_state~29_combout\ = (\VGA_unit|Equal0~3_combout\ & (!\VGA_unit|VGA_unit|Add1~18_combout\ & \VGA_unit|VGA_SRAM_state~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|Equal0~3_combout\,
	datac => \VGA_unit|VGA_unit|Add1~18_combout\,
	datad => \VGA_unit|VGA_SRAM_state~28_combout\,
	combout => \VGA_unit|VGA_SRAM_state~29_combout\);

-- Location: LCCOMB_X45_Y27_N2
\VGA_unit|LessThan2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|LessThan2~0_combout\ = (\VGA_unit|VGA_unit|H_Cont\(4)) # ((\VGA_unit|Equal0~4_combout\ & (!\VGA_unit|VGA_unit|H_Cont\(7) & \VGA_unit|VGA_unit|H_Cont\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|Equal0~4_combout\,
	datab => \VGA_unit|VGA_unit|H_Cont\(7),
	datac => \VGA_unit|VGA_unit|H_Cont\(1),
	datad => \VGA_unit|VGA_unit|H_Cont\(4),
	combout => \VGA_unit|LessThan2~0_combout\);

-- Location: LCCOMB_X45_Y27_N12
\VGA_unit|LessThan2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|LessThan2~1_combout\ = (\VGA_unit|VGA_unit|H_Cont\(5) & (!\VGA_unit|VGA_unit|H_Cont\(7) & (\VGA_unit|VGA_unit|H_Cont\(6) & \VGA_unit|LessThan2~0_combout\))) # (!\VGA_unit|VGA_unit|H_Cont\(5) & (\VGA_unit|VGA_unit|H_Cont\(7) & 
-- (!\VGA_unit|VGA_unit|H_Cont\(6) & !\VGA_unit|LessThan2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(5),
	datab => \VGA_unit|VGA_unit|H_Cont\(7),
	datac => \VGA_unit|VGA_unit|H_Cont\(6),
	datad => \VGA_unit|LessThan2~0_combout\,
	combout => \VGA_unit|LessThan2~1_combout\);

-- Location: LCCOMB_X45_Y27_N24
\VGA_unit|VGA_unit|LessThan0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|LessThan0~0_combout\ = (!\VGA_unit|VGA_unit|H_Cont\(6) & (!\VGA_unit|VGA_unit|H_Cont\(7) & !\VGA_unit|VGA_unit|H_Cont\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(6),
	datab => \VGA_unit|VGA_unit|H_Cont\(7),
	datad => \VGA_unit|VGA_unit|H_Cont\(5),
	combout => \VGA_unit|VGA_unit|LessThan0~0_combout\);

-- Location: LCFF_X33_Y18_N13
\M2_unit|MM_unit_CT|w_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Selector10~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|w_counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|w_counter\(3));

-- Location: LCCOMB_X33_Y16_N8
\M2_unit|FS_unit|Equal2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Equal2~1_combout\ = (\M2_unit|FS_unit|Equal2~0_combout\) # (\M2_unit|FS_unit|RB\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|FS_unit|Equal2~0_combout\,
	datad => \M2_unit|FS_unit|RB\(1),
	combout => \M2_unit|FS_unit|Equal2~1_combout\);

-- Location: LCFF_X32_Y16_N13
\M2_unit|FS_start\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|Selector6~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_start~regout\);

-- Location: LCFF_X29_Y20_N21
\M2_unit|WS_unit|C_END[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|Selector78~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|C_END\(4));

-- Location: LCCOMB_X30_Y20_N6
\M2_unit|WS_unit|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Equal2~0_combout\ = (\M2_unit|WS_unit|C_END\(4) & (\M2_unit|WS_unit|CB\(4) & (\M2_unit|WS_unit|C_END\(2) $ (\M2_unit|WS_unit|CB\(2))))) # (!\M2_unit|WS_unit|C_END\(4) & (!\M2_unit|WS_unit|CB\(4) & (\M2_unit|WS_unit|C_END\(2) $ 
-- (\M2_unit|WS_unit|CB\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|C_END\(4),
	datab => \M2_unit|WS_unit|C_END\(2),
	datac => \M2_unit|WS_unit|CB\(2),
	datad => \M2_unit|WS_unit|CB\(4),
	combout => \M2_unit|WS_unit|Equal2~0_combout\);

-- Location: LCCOMB_X32_Y19_N20
\M2_unit|WS_unit|Selector38~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Selector38~2_combout\ = (\M2_unit|FS_unit|state.S_FS_START~regout\) # (\M2_unit|WS_unit|state.S_WS_LO_2~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|FS_unit|state.S_FS_START~regout\,
	datad => \M2_unit|WS_unit|state.S_WS_LO_2~regout\,
	combout => \M2_unit|WS_unit|Selector38~2_combout\);

-- Location: LCCOMB_X33_Y16_N10
\M2_unit|FS_unit|RB~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|RB~1_combout\ = (\M2_unit|FS_unit|Add9~4_combout\ & ((\M2_unit|FS_unit|Equal2~0_combout\) # (\M2_unit|FS_unit|RB\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|FS_unit|Equal2~0_combout\,
	datac => \M2_unit|FS_unit|Add9~4_combout\,
	datad => \M2_unit|FS_unit|RB\(1),
	combout => \M2_unit|FS_unit|RB~1_combout\);

-- Location: LCCOMB_X45_Y23_N24
\M1_unit|Add0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add0~34_combout\ = (\M1_unit|Add0~32_combout\) # (!\M1_unit|state.S_M1_IDLE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M1_unit|Add0~32_combout\,
	datad => \M1_unit|state.S_M1_IDLE~regout\,
	combout => \M1_unit|Add0~34_combout\);

-- Location: LCCOMB_X45_Y23_N30
\M1_unit|Add0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add0~48_combout\ = (\M1_unit|state.S_M1_IDLE~regout\ & \M1_unit|Add0~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|state.S_M1_IDLE~regout\,
	datad => \M1_unit|Add0~46_combout\,
	combout => \M1_unit|Add0~48_combout\);

-- Location: LCCOMB_X47_Y27_N4
\VGA_unit|Equal3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Equal3~1_combout\ = (!\VGA_unit|VGA_unit|Add1~12_combout\ & (!\VGA_unit|VGA_unit|Add1~6_combout\ & (!\VGA_unit|VGA_unit|Add1~8_combout\ & !\VGA_unit|VGA_unit|Add1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|Add1~12_combout\,
	datab => \VGA_unit|VGA_unit|Add1~6_combout\,
	datac => \VGA_unit|VGA_unit|Add1~8_combout\,
	datad => \VGA_unit|VGA_unit|Add1~10_combout\,
	combout => \VGA_unit|Equal3~1_combout\);

-- Location: LCCOMB_X45_Y27_N30
\VGA_unit|always0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|always0~1_combout\ = (\VGA_unit|VGA_unit|H_Cont\(1) & ((\VGA_unit|VGA_unit|H_Cont\(5) & (\VGA_unit|VGA_unit|H_Cont\(6) & \VGA_unit|VGA_unit|H_Cont\(4))) # (!\VGA_unit|VGA_unit|H_Cont\(5) & (!\VGA_unit|VGA_unit|H_Cont\(6) & 
-- !\VGA_unit|VGA_unit|H_Cont\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(5),
	datab => \VGA_unit|VGA_unit|H_Cont\(6),
	datac => \VGA_unit|VGA_unit|H_Cont\(1),
	datad => \VGA_unit|VGA_unit|H_Cont\(4),
	combout => \VGA_unit|always0~1_combout\);

-- Location: LCCOMB_X46_Y27_N4
\VGA_unit|always0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|always0~5_combout\ = (!\VGA_unit|VGA_unit|Add0~1_combout\ & (\VGA_unit|VGA_unit|H_Cont\(8) $ (\VGA_unit|VGA_unit|Add0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|Add0~1_combout\,
	datac => \VGA_unit|VGA_unit|H_Cont\(8),
	datad => \VGA_unit|VGA_unit|Add0~0_combout\,
	combout => \VGA_unit|always0~5_combout\);

-- Location: LCCOMB_X46_Y27_N14
\VGA_unit|VGA_blue~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue~17_combout\ = (\VGA_unit|VGA_blue\(0) & ((\VGA_unit|VGA_blue~16_combout\) # ((\VGA_unit|always0~5_combout\ & \VGA_unit|always0~4_combout\)))) # (!\VGA_unit|VGA_blue\(0) & (((\VGA_unit|always0~5_combout\ & 
-- \VGA_unit|always0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_blue\(0),
	datab => \VGA_unit|VGA_blue~16_combout\,
	datac => \VGA_unit|always0~5_combout\,
	datad => \VGA_unit|always0~4_combout\,
	combout => \VGA_unit|VGA_blue~17_combout\);

-- Location: LCCOMB_X46_Y27_N6
\VGA_unit|VGA_blue~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue~18_combout\ = (\VGA_unit|Equal4~2_combout\) # ((\VGA_unit|VGA_blue~17_combout\) # (\VGA_unit|Equal3~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|Equal4~2_combout\,
	datac => \VGA_unit|VGA_blue~17_combout\,
	datad => \VGA_unit|Equal3~2_combout\,
	combout => \VGA_unit|VGA_blue~18_combout\);

-- Location: LCFF_X42_Y26_N17
\VGA_unit|VGA_sram_data[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(0),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[1][0]~regout\);

-- Location: LCFF_X42_Y26_N13
\VGA_unit|VGA_sram_data[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_sram_data[1][1]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_sram_data[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[1][1]~regout\);

-- Location: LCFF_X42_Y26_N25
\VGA_unit|VGA_sram_data[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_sram_data[1][3]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_sram_data[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[1][3]~regout\);

-- Location: LCFF_X44_Y26_N29
\VGA_unit|VGA_sram_data[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(4),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[1][4]~regout\);

-- Location: LCFF_X44_Y26_N23
\VGA_unit|VGA_sram_data[2][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(12),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[2][8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[2][12]~regout\);

-- Location: LCCOMB_X44_Y26_N22
\VGA_unit|VGA_red~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~28_combout\ = (\VGA_unit|VGA_red~18_combout\ & ((\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\ & (\VGA_unit|VGA_sram_data[1][4]~regout\)) # (!\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\ & 
-- ((\VGA_unit|VGA_sram_data[2][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\,
	datab => \VGA_unit|VGA_sram_data[1][4]~regout\,
	datac => \VGA_unit|VGA_sram_data[2][12]~regout\,
	datad => \VGA_unit|VGA_red~18_combout\,
	combout => \VGA_unit|VGA_red~28_combout\);

-- Location: LCFF_X42_Y26_N21
\VGA_unit|VGA_sram_data[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_sram_data[1][5]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_sram_data[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[1][5]~regout\);

-- Location: LCFF_X44_Y26_N21
\VGA_unit|VGA_sram_data[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_sram_data[1][7]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_sram_data[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[1][7]~regout\);

-- Location: LCFF_X44_Y26_N15
\VGA_unit|VGA_sram_data[2][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(15),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[2][8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[2][15]~regout\);

-- Location: LCCOMB_X44_Y26_N14
\VGA_unit|VGA_red~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~34_combout\ = (\VGA_unit|VGA_red~18_combout\ & ((\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\ & ((\VGA_unit|VGA_sram_data[1][7]~regout\))) # (!\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\ & 
-- (\VGA_unit|VGA_sram_data[2][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\,
	datab => \VGA_unit|VGA_red~18_combout\,
	datac => \VGA_unit|VGA_sram_data[2][15]~regout\,
	datad => \VGA_unit|VGA_sram_data[1][7]~regout\,
	combout => \VGA_unit|VGA_red~34_combout\);

-- Location: LCFF_X43_Y26_N25
\VGA_unit|VGA_sram_data[0][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(8),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[0][8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[0][8]~regout\);

-- Location: LCFF_X43_Y26_N27
\VGA_unit|VGA_sram_data[0][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_sram_data[0][9]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_sram_data[0][8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[0][9]~regout\);

-- Location: LCFF_X43_Y26_N13
\VGA_unit|VGA_sram_data[0][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(10),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[0][8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[0][10]~regout\);

-- Location: LCFF_X44_Y26_N17
\VGA_unit|VGA_sram_data[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(2),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[2][8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[2][2]~regout\);

-- Location: LCCOMB_X44_Y26_N16
\VGA_unit|VGA_green~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_green~20_combout\ = (\VGA_unit|VGA_red~18_combout\ & ((\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\ & ((\VGA_unit|VGA_sram_data[0][10]~regout\))) # (!\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\ & 
-- (\VGA_unit|VGA_sram_data[2][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\,
	datab => \VGA_unit|VGA_red~18_combout\,
	datac => \VGA_unit|VGA_sram_data[2][2]~regout\,
	datad => \VGA_unit|VGA_sram_data[0][10]~regout\,
	combout => \VGA_unit|VGA_green~20_combout\);

-- Location: LCFF_X43_Y26_N31
\VGA_unit|VGA_sram_data[0][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_sram_data[0][11]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_sram_data[0][8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[0][11]~regout\);

-- Location: LCFF_X43_Y26_N3
\VGA_unit|VGA_sram_data[0][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_sram_data[0][13]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_sram_data[0][8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[0][13]~regout\);

-- Location: LCFF_X43_Y26_N21
\VGA_unit|VGA_sram_data[0][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_sram_data[0][14]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_sram_data[0][8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[0][14]~regout\);

-- Location: LCFF_X44_Y26_N5
\VGA_unit|VGA_sram_data[2][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(6),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[2][8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[2][6]~regout\);

-- Location: LCCOMB_X44_Y26_N4
\VGA_unit|VGA_green~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_green~28_combout\ = (\VGA_unit|VGA_red~18_combout\ & ((\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\ & ((\VGA_unit|VGA_sram_data[0][14]~regout\))) # (!\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\ & 
-- (\VGA_unit|VGA_sram_data[2][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\,
	datab => \VGA_unit|VGA_red~18_combout\,
	datac => \VGA_unit|VGA_sram_data[2][6]~regout\,
	datad => \VGA_unit|VGA_sram_data[0][14]~regout\,
	combout => \VGA_unit|VGA_green~28_combout\);

-- Location: LCFF_X43_Y26_N1
\VGA_unit|VGA_sram_data[0][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(0),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[0][8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[0][0]~regout\);

-- Location: LCFF_X42_Y26_N1
\VGA_unit|VGA_sram_data[1][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(8),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[1][8]~regout\);

-- Location: LCCOMB_X42_Y26_N0
\VGA_unit|VGA_blue~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue~19_combout\ = (\VGA_unit|VGA_red~18_combout\ & ((\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\ & (\VGA_unit|VGA_sram_data[0][0]~regout\)) # (!\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\ & 
-- ((\VGA_unit|VGA_sram_data[1][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_red~18_combout\,
	datab => \VGA_unit|VGA_sram_data[0][0]~regout\,
	datac => \VGA_unit|VGA_sram_data[1][8]~regout\,
	datad => \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\,
	combout => \VGA_unit|VGA_blue~19_combout\);

-- Location: LCCOMB_X46_Y29_N10
\VGA_unit|VGA_blue~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue~20_combout\ = (\VGA_unit|Equal3~2_combout\) # ((\VGA_unit|VGA_red~36_combout\) # ((\VGA_unit|VGA_blue~19_combout\) # (\VGA_unit|Equal4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|Equal3~2_combout\,
	datab => \VGA_unit|VGA_red~36_combout\,
	datac => \VGA_unit|VGA_blue~19_combout\,
	datad => \VGA_unit|Equal4~2_combout\,
	combout => \VGA_unit|VGA_blue~20_combout\);

-- Location: LCFF_X43_Y26_N11
\VGA_unit|VGA_sram_data[0][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(1),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[0][8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[0][1]~regout\);

-- Location: LCFF_X42_Y26_N27
\VGA_unit|VGA_sram_data[1][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(9),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[1][9]~regout\);

-- Location: LCCOMB_X42_Y26_N26
\VGA_unit|VGA_blue~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue~21_combout\ = (\VGA_unit|VGA_red~18_combout\ & ((\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\ & (\VGA_unit|VGA_sram_data[0][1]~regout\)) # (!\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\ & 
-- ((\VGA_unit|VGA_sram_data[1][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_sram_data[0][1]~regout\,
	datab => \VGA_unit|VGA_red~18_combout\,
	datac => \VGA_unit|VGA_sram_data[1][9]~regout\,
	datad => \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\,
	combout => \VGA_unit|VGA_blue~21_combout\);

-- Location: LCCOMB_X44_Y29_N6
\VGA_unit|VGA_blue~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue~22_combout\ = (\VGA_unit|Equal4~2_combout\) # ((\VGA_unit|VGA_blue~21_combout\) # ((\VGA_unit|VGA_red~36_combout\) # (\VGA_unit|Equal3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|Equal4~2_combout\,
	datab => \VGA_unit|VGA_blue~21_combout\,
	datac => \VGA_unit|VGA_red~36_combout\,
	datad => \VGA_unit|Equal3~2_combout\,
	combout => \VGA_unit|VGA_blue~22_combout\);

-- Location: LCFF_X43_Y26_N7
\VGA_unit|VGA_sram_data[0][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_sram_data[0][3]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_sram_data[0][8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[0][3]~regout\);

-- Location: LCFF_X43_Y26_N19
\VGA_unit|VGA_sram_data[0][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(5),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[0][8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[0][5]~regout\);

-- Location: LCFF_X43_Y26_N5
\VGA_unit|VGA_sram_data[0][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_sram_data[0][6]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_sram_data[0][8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[0][6]~regout\);

-- Location: LCFF_X44_Y26_N13
\VGA_unit|VGA_sram_data[1][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(14),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[1][14]~regout\);

-- Location: LCCOMB_X44_Y26_N12
\VGA_unit|VGA_blue~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue~31_combout\ = (\VGA_unit|VGA_red~18_combout\ & ((\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\ & (\VGA_unit|VGA_sram_data[0][6]~regout\)) # (!\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\ & 
-- ((\VGA_unit|VGA_sram_data[1][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\,
	datab => \VGA_unit|VGA_sram_data[0][6]~regout\,
	datac => \VGA_unit|VGA_sram_data[1][14]~regout\,
	datad => \VGA_unit|VGA_red~18_combout\,
	combout => \VGA_unit|VGA_blue~31_combout\);

-- Location: LCCOMB_X46_Y29_N6
\VGA_unit|VGA_blue~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue~32_combout\ = (\VGA_unit|VGA_blue~31_combout\) # ((\VGA_unit|VGA_red~36_combout\) # ((\VGA_unit|Equal3~2_combout\) # (\VGA_unit|Equal4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_blue~31_combout\,
	datab => \VGA_unit|VGA_red~36_combout\,
	datac => \VGA_unit|Equal3~2_combout\,
	datad => \VGA_unit|Equal4~2_combout\,
	combout => \VGA_unit|VGA_blue~32_combout\);

-- Location: LCFF_X43_Y26_N23
\VGA_unit|VGA_sram_data[0][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_sram_data[0][7]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_sram_data[0][8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[0][7]~regout\);

-- Location: LCFF_X44_Y26_N7
\VGA_unit|VGA_sram_data[1][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(15),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[1][15]~regout\);

-- Location: LCCOMB_X44_Y26_N6
\VGA_unit|VGA_blue~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue~33_combout\ = (\VGA_unit|VGA_red~18_combout\ & ((\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\ & (\VGA_unit|VGA_sram_data[0][7]~regout\)) # (!\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\ & 
-- ((\VGA_unit|VGA_sram_data[1][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\,
	datab => \VGA_unit|VGA_sram_data[0][7]~regout\,
	datac => \VGA_unit|VGA_sram_data[1][15]~regout\,
	datad => \VGA_unit|VGA_red~18_combout\,
	combout => \VGA_unit|VGA_blue~33_combout\);

-- Location: LCCOMB_X45_Y28_N6
\VGA_unit|VGA_blue~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue~34_combout\ = (\VGA_unit|VGA_red~36_combout\) # ((\VGA_unit|Equal4~2_combout\) # ((\VGA_unit|Equal3~2_combout\) # (\VGA_unit|VGA_blue~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_red~36_combout\,
	datab => \VGA_unit|Equal4~2_combout\,
	datac => \VGA_unit|Equal3~2_combout\,
	datad => \VGA_unit|VGA_blue~33_combout\,
	combout => \VGA_unit|VGA_blue~34_combout\);

-- Location: LCCOMB_X47_Y22_N2
\M1_unit|Selector80~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector80~0_combout\ = (\M1_unit|SRAM_address[6]~12_combout\ & (((\M1_unit|SRAM_address[6]~4_combout\)))) # (!\M1_unit|SRAM_address[6]~12_combout\ & ((\M1_unit|SRAM_address[6]~4_combout\ & (\M1_unit|V_address\(0))) # 
-- (!\M1_unit|SRAM_address[6]~4_combout\ & ((\M1_unit|RGB_address\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_address\(0),
	datab => \M1_unit|SRAM_address[6]~12_combout\,
	datac => \M1_unit|SRAM_address[6]~4_combout\,
	datad => \M1_unit|RGB_address\(0),
	combout => \M1_unit|Selector80~0_combout\);

-- Location: LCCOMB_X47_Y22_N12
\M1_unit|Selector80~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector80~1_combout\ = (\M1_unit|SRAM_address[6]~12_combout\ & ((\M1_unit|Selector80~0_combout\ & (\M1_unit|Y_address\(0))) # (!\M1_unit|Selector80~0_combout\ & ((\M1_unit|U_address\(0)))))) # (!\M1_unit|SRAM_address[6]~12_combout\ & 
-- (((\M1_unit|Selector80~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_address\(0),
	datab => \M1_unit|U_address\(0),
	datac => \M1_unit|SRAM_address[6]~12_combout\,
	datad => \M1_unit|Selector80~0_combout\,
	combout => \M1_unit|Selector80~1_combout\);

-- Location: LCCOMB_X31_Y20_N16
\M2_unit|FS_unit|Selector24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Selector24~0_combout\ = (\M2_unit|FS_unit|WideOr3~0_combout\ & ((\M2_unit|FS_unit|SC\(1)) # ((!\M2_unit|FS_unit|WideOr2~combout\ & \M2_unit|FS_unit|SRAM_address\(1))))) # (!\M2_unit|FS_unit|WideOr3~0_combout\ & 
-- (!\M2_unit|FS_unit|WideOr2~combout\ & (\M2_unit|FS_unit|SRAM_address\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|WideOr3~0_combout\,
	datab => \M2_unit|FS_unit|WideOr2~combout\,
	datac => \M2_unit|FS_unit|SRAM_address\(1),
	datad => \M2_unit|FS_unit|SC\(1),
	combout => \M2_unit|FS_unit|Selector24~0_combout\);

-- Location: LCCOMB_X31_Y20_N26
\M2_unit|FS_unit|Selector23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Selector23~0_combout\ = (\M2_unit|FS_unit|WideOr3~0_combout\ & ((\M2_unit|FS_unit|SC\(2)) # ((!\M2_unit|FS_unit|WideOr2~combout\ & \M2_unit|FS_unit|SRAM_address\(2))))) # (!\M2_unit|FS_unit|WideOr3~0_combout\ & 
-- (!\M2_unit|FS_unit|WideOr2~combout\ & (\M2_unit|FS_unit|SRAM_address\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|WideOr3~0_combout\,
	datab => \M2_unit|FS_unit|WideOr2~combout\,
	datac => \M2_unit|FS_unit|SRAM_address\(2),
	datad => \M2_unit|FS_unit|SC\(2),
	combout => \M2_unit|FS_unit|Selector23~0_combout\);

-- Location: LCCOMB_X31_Y20_N20
\M2_unit|FS_unit|Selector22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Selector22~0_combout\ = (\M2_unit|FS_unit|WideOr3~0_combout\ & ((\M2_unit|FS_unit|CB\(0)) # ((!\M2_unit|FS_unit|WideOr2~combout\ & \M2_unit|FS_unit|SRAM_address\(3))))) # (!\M2_unit|FS_unit|WideOr3~0_combout\ & 
-- (!\M2_unit|FS_unit|WideOr2~combout\ & (\M2_unit|FS_unit|SRAM_address\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|WideOr3~0_combout\,
	datab => \M2_unit|FS_unit|WideOr2~combout\,
	datac => \M2_unit|FS_unit|SRAM_address\(3),
	datad => \M2_unit|FS_unit|CB\(0),
	combout => \M2_unit|FS_unit|Selector22~0_combout\);

-- Location: LCCOMB_X45_Y22_N24
\M1_unit|Selector77~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector77~0_combout\ = (\M1_unit|SRAM_address[6]~12_combout\ & ((\M1_unit|U_address\(3)) # ((\M1_unit|SRAM_address[6]~4_combout\)))) # (!\M1_unit|SRAM_address[6]~12_combout\ & (((!\M1_unit|SRAM_address[6]~4_combout\ & 
-- \M1_unit|RGB_address\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_address[6]~12_combout\,
	datab => \M1_unit|U_address\(3),
	datac => \M1_unit|SRAM_address[6]~4_combout\,
	datad => \M1_unit|RGB_address\(3),
	combout => \M1_unit|Selector77~0_combout\);

-- Location: LCCOMB_X45_Y22_N0
\M1_unit|Selector77~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector77~1_combout\ = (\M1_unit|SRAM_address[6]~4_combout\ & ((\M1_unit|Selector77~0_combout\ & ((\M1_unit|Y_address\(3)))) # (!\M1_unit|Selector77~0_combout\ & (\M1_unit|V_address\(3))))) # (!\M1_unit|SRAM_address[6]~4_combout\ & 
-- (((\M1_unit|Selector77~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_address[6]~4_combout\,
	datab => \M1_unit|V_address\(3),
	datac => \M1_unit|Selector77~0_combout\,
	datad => \M1_unit|Y_address\(3),
	combout => \M1_unit|Selector77~1_combout\);

-- Location: LCCOMB_X43_Y24_N14
\M1_unit|Selector26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector26~2_combout\ = (\M1_unit|state.S_START_LINE_6~regout\) # ((\M1_unit|state.S_RUN_2~regout\) # ((\M1_unit|state.S_START_LINE_0~regout\) # (\M1_unit|state.S_START_LINE_1~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_START_LINE_6~regout\,
	datab => \M1_unit|state.S_RUN_2~regout\,
	datac => \M1_unit|state.S_START_LINE_0~regout\,
	datad => \M1_unit|state.S_START_LINE_1~regout\,
	combout => \M1_unit|Selector26~2_combout\);

-- Location: LCCOMB_X36_Y24_N24
\M1_unit|Selector46~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector46~0_combout\ = (\M1_unit|state.S_M1_IDLE~regout\ & !\M1_unit|state.S_START_LINE_3~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|state.S_M1_IDLE~regout\,
	datac => \M1_unit|state.S_START_LINE_3~regout\,
	combout => \M1_unit|Selector46~0_combout\);

-- Location: LCCOMB_X42_Y24_N14
\M1_unit|Selector26~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector26~3_combout\ = (((\M1_unit|Selector26~2_combout\) # (!\M1_unit|Selector47~1_combout\)) # (!\M1_unit|Selector46~0_combout\)) # (!\M1_unit|SRAM_address[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_address[6]~8_combout\,
	datab => \M1_unit|Selector46~0_combout\,
	datac => \M1_unit|Selector26~2_combout\,
	datad => \M1_unit|Selector47~1_combout\,
	combout => \M1_unit|Selector26~3_combout\);

-- Location: LCCOMB_X45_Y24_N2
\M1_unit|Add0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add0~50_combout\ = (\M1_unit|Add0~6_combout\ & \M1_unit|state.S_M1_IDLE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M1_unit|Add0~6_combout\,
	datad => \M1_unit|state.S_M1_IDLE~regout\,
	combout => \M1_unit|Add0~50_combout\);

-- Location: LCCOMB_X45_Y24_N4
\M1_unit|Add0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add0~52_combout\ = (\M1_unit|state.S_M1_IDLE~regout\ & \M1_unit|Add0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_M1_IDLE~regout\,
	datad => \M1_unit|Add0~2_combout\,
	combout => \M1_unit|Add0~52_combout\);

-- Location: LCCOMB_X47_Y20_N28
\UART_unit|Selector26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Selector26~0_combout\ = (\UART_unit|UART_rx_unload_data~regout\) # (\UART_unit|UART_RX|Empty~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|UART_rx_unload_data~regout\,
	datad => \UART_unit|UART_RX|Empty~regout\,
	combout => \UART_unit|Selector26~0_combout\);

-- Location: LCFF_X47_Y20_N7
\UART_unit|UART_SRAM_state.S_US_IDLE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|Selector0~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_SRAM_state.S_US_IDLE~regout\);

-- Location: LCCOMB_X33_Y18_N12
\M2_unit|MM_unit_CT|Selector10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Selector10~0_combout\ = (\M2_unit|MM_unit_CT|state.S_MM_IDLE~regout\) # ((\M2_unit|MM_unit_CT|Add6~6_combout\ & \M2_unit|FS_unit|state.S_FS_START~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|state.S_MM_IDLE~regout\,
	datac => \M2_unit|MM_unit_CT|Add6~6_combout\,
	datad => \M2_unit|FS_unit|state.S_FS_START~regout\,
	combout => \M2_unit|MM_unit_CT|Selector10~0_combout\);

-- Location: LCCOMB_X32_Y18_N10
\M2_unit|MM_unit_CT|Selector16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Selector16~0_combout\ = (\M2_unit|MM_unit_CT|state.S_MM_LO_2~regout\ & \M2_unit|MM_unit_CT|Equal10~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|state.S_MM_LO_2~regout\,
	datad => \M2_unit|MM_unit_CT|Equal10~1_combout\,
	combout => \M2_unit|MM_unit_CT|Selector16~0_combout\);

-- Location: LCCOMB_X32_Y17_N22
\M2_unit|Selector6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector6~0_combout\ = ((\M2_unit|state.S_WS~regout\) # ((\M2_unit|state.S_CS~regout\ & \M2_unit|MM_unit_CS|MM_done~regout\))) # (!\M2_unit|state.S_M2_IDLE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_M2_IDLE~regout\,
	datab => \M2_unit|state.S_WS~regout\,
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|MM_unit_CS|MM_done~regout\,
	combout => \M2_unit|Selector6~0_combout\);

-- Location: LCCOMB_X32_Y16_N12
\M2_unit|Selector6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector6~1_combout\ = ((\M2_unit|Selector6~0_combout\ & \M2_unit|FS_start~regout\)) # (!\M2_unit|Selector9~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|Selector6~0_combout\,
	datab => \M2_unit|Selector9~0_combout\,
	datac => \M2_unit|FS_start~regout\,
	combout => \M2_unit|Selector6~1_combout\);

-- Location: LCFF_X35_Y21_N25
\M2_unit|WS_unit|SRAM_write_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|Selector16~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|WS_unit|SRAM_write_data[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|SRAM_write_data\(0));

-- Location: LCFF_X34_Y21_N1
\M2_unit|WS_unit|SRAM_write_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|Selector10~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|WS_unit|SRAM_write_data[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|SRAM_write_data\(6));

-- Location: LCFF_X35_Y23_N27
\M1_unit|SRAM_write_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector35~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_address[2]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_write_data\(7));

-- Location: LCFF_X33_Y21_N11
\M2_unit|WS_unit|SRAM_write_data[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|Selector5~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|WS_unit|SRAM_write_data[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|SRAM_write_data\(11));

-- Location: LCFF_X35_Y24_N25
\M1_unit|SRAM_write_data[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector28~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_address[2]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_write_data\(14));

-- Location: LCFF_X34_Y21_N3
\M2_unit|WS_unit|SRAM_write_data[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|Selector2~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|WS_unit|SRAM_write_data[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|SRAM_write_data\(14));

-- Location: LCFF_X35_Y24_N21
\M1_unit|SRAM_write_data[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector27~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_address[2]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_write_data\(15));

-- Location: LCFF_X34_Y21_N13
\M2_unit|WS_unit|SRAM_write_data[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|Selector1~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|WS_unit|SRAM_write_data[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|SRAM_write_data\(15));

-- Location: LCCOMB_X47_Y20_N6
\UART_unit|Selector0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Selector0~1_combout\ = (\UART_unit|UART_SRAM_state.S_US_IDLE~regout\ & (((\UART_unit|UART_RX|Empty~regout\) # (!\UART_unit|LessThan1~5_combout\)) # (!\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~regout\,
	datab => \UART_unit|UART_RX|Empty~regout\,
	datac => \UART_unit|UART_SRAM_state.S_US_IDLE~regout\,
	datad => \UART_unit|LessThan1~5_combout\,
	combout => \UART_unit|Selector0~1_combout\);

-- Location: LCCOMB_X35_Y21_N24
\M2_unit|WS_unit|Selector16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Selector16~0_combout\ = (\M2_unit|FS_unit|state.S_FS_START~regout\ & ((\M2_unit|WS_unit|clipped_read_data[0]~4_combout\) # ((\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(8) & 
-- \M2_unit|WS_unit|clipped_read_data[7]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|state.S_FS_START~regout\,
	datab => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(8),
	datac => \M2_unit|WS_unit|clipped_read_data[0]~4_combout\,
	datad => \M2_unit|WS_unit|clipped_read_data[7]~5_combout\,
	combout => \M2_unit|WS_unit|Selector16~0_combout\);

-- Location: LCFF_X36_Y25_N19
\M1_unit|RGB_unit|G_buff[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|G_buffer[1]~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|G_buff\(1));

-- Location: LCCOMB_X35_Y23_N6
\M1_unit|Selector41~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector41~0_combout\ = (!\M1_unit|Selector42~0_combout\ & ((\M1_unit|WideOr27~1_combout\ & (\M1_unit|RGB_unit|B_buff\(1))) # (!\M1_unit|WideOr27~1_combout\ & ((\M1_unit|RGB_unit|G_buff\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|B_buff\(1),
	datab => \M1_unit|WideOr27~1_combout\,
	datac => \M1_unit|RGB_unit|G_buff\(1),
	datad => \M1_unit|Selector42~0_combout\,
	combout => \M1_unit|Selector41~0_combout\);

-- Location: LCFF_X36_Y25_N21
\M1_unit|RGB_unit|G_buff[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|G_buffer[2]~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|G_buff\(2));

-- Location: LCFF_X36_Y23_N15
\M1_unit|RGB_unit|B_buff[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|B_buffer[4]~6_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|B_buff\(4));

-- Location: LCFF_X36_Y23_N5
\M1_unit|RGB_unit|B_buff[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|B_buffer[6]~8_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|B_buff\(6));

-- Location: LCCOMB_X34_Y21_N0
\M2_unit|WS_unit|Selector10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Selector10~0_combout\ = (\M2_unit|FS_unit|state.S_FS_START~regout\ & ((\M2_unit|WS_unit|clipped_read_data[0]~4_combout\) # ((\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(14) & 
-- \M2_unit|WS_unit|clipped_read_data[7]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|clipped_read_data[0]~4_combout\,
	datab => \M2_unit|FS_unit|state.S_FS_START~regout\,
	datac => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(14),
	datad => \M2_unit|WS_unit|clipped_read_data[7]~5_combout\,
	combout => \M2_unit|WS_unit|Selector10~0_combout\);

-- Location: LCFF_X36_Y23_N9
\M1_unit|RGB_unit|B_buff[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|B_buffer[7]~9_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|B_buff\(7));

-- Location: LCFF_X36_Y25_N23
\M1_unit|RGB_unit|G_buff[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|G_buffer[7]~7_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|G_buff\(7));

-- Location: LCCOMB_X35_Y23_N4
\M1_unit|Selector35~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector35~0_combout\ = (!\M1_unit|Selector42~0_combout\ & ((\M1_unit|WideOr27~1_combout\ & ((\M1_unit|RGB_unit|B_buff\(7)))) # (!\M1_unit|WideOr27~1_combout\ & (\M1_unit|RGB_unit|G_buff\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|G_buff\(7),
	datab => \M1_unit|RGB_unit|B_buff\(7),
	datac => \M1_unit|WideOr27~1_combout\,
	datad => \M1_unit|Selector42~0_combout\,
	combout => \M1_unit|Selector35~0_combout\);

-- Location: LCFF_X36_Y23_N19
\M1_unit|RGB_unit|R_buff[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|RGB_unit|B_buffer[7]~9_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|R_buff\(7));

-- Location: LCCOMB_X35_Y23_N26
\M1_unit|Selector35~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector35~1_combout\ = (\M1_unit|Selector35~0_combout\) # ((\M1_unit|RGB_unit|R_buff\(7) & ((\M1_unit|state.S_RUN_5~regout\) # (\M1_unit|state.S_END_LINE_5~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_RUN_5~regout\,
	datab => \M1_unit|RGB_unit|R_buff\(7),
	datac => \M1_unit|Selector35~0_combout\,
	datad => \M1_unit|state.S_END_LINE_5~regout\,
	combout => \M1_unit|Selector35~1_combout\);

-- Location: LCFF_X35_Y21_N17
\M2_unit|WS_unit|clipped_buffer[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|clipped_buffer[0]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|WS_unit|clipped_buffer[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|clipped_buffer\(0));

-- Location: LCCOMB_X36_Y23_N6
\M1_unit|Selector33~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector33~0_combout\ = (!\M1_unit|Selector42~0_combout\ & ((\M1_unit|WideOr27~1_combout\ & (\M1_unit|RGB_unit|G_buff\(1))) # (!\M1_unit|WideOr27~1_combout\ & ((\M1_unit|RGB_unit|R_buff\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr27~1_combout\,
	datab => \M1_unit|RGB_unit|G_buff\(1),
	datac => \M1_unit|RGB_unit|R_buff\(1),
	datad => \M1_unit|Selector42~0_combout\,
	combout => \M1_unit|Selector33~0_combout\);

-- Location: LCCOMB_X35_Y23_N2
\M1_unit|Selector32~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector32~0_combout\ = (!\M1_unit|Selector42~0_combout\ & ((\M1_unit|WideOr27~1_combout\ & (\M1_unit|RGB_unit|G_buff\(2))) # (!\M1_unit|WideOr27~1_combout\ & ((\M1_unit|RGB_unit|R_buff\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|G_buff\(2),
	datab => \M1_unit|WideOr27~1_combout\,
	datac => \M1_unit|RGB_unit|R_buff\(2),
	datad => \M1_unit|Selector42~0_combout\,
	combout => \M1_unit|Selector32~0_combout\);

-- Location: LCFF_X36_Y24_N27
\M1_unit|B_out_buffer[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector59~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|B_out_buffer[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|B_out_buffer\(3));

-- Location: LCFF_X34_Y21_N15
\M2_unit|WS_unit|clipped_buffer[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|Selector13~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|WS_unit|clipped_buffer[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|clipped_buffer\(3));

-- Location: LCCOMB_X33_Y21_N10
\M2_unit|WS_unit|Selector5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Selector5~0_combout\ = (\M2_unit|FS_unit|state.S_FS_START~regout\ & \M2_unit|WS_unit|clipped_buffer\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|state.S_FS_START~regout\,
	datac => \M2_unit|WS_unit|clipped_buffer\(3),
	combout => \M2_unit|WS_unit|Selector5~0_combout\);

-- Location: LCFF_X36_Y24_N31
\M1_unit|B_out_buffer[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector58~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|B_out_buffer[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|B_out_buffer\(4));

-- Location: LCFF_X36_Y24_N17
\M1_unit|B_out_buffer[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector57~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|B_out_buffer[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|B_out_buffer\(5));

-- Location: LCCOMB_X36_Y23_N30
\M1_unit|Selector28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector28~0_combout\ = (!\M1_unit|Selector42~0_combout\ & ((\M1_unit|WideOr27~1_combout\ & (\M1_unit|RGB_unit|G_buff\(6))) # (!\M1_unit|WideOr27~1_combout\ & ((\M1_unit|RGB_unit|R_buff\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr27~1_combout\,
	datab => \M1_unit|RGB_unit|G_buff\(6),
	datac => \M1_unit|RGB_unit|R_buff\(6),
	datad => \M1_unit|Selector42~0_combout\,
	combout => \M1_unit|Selector28~0_combout\);

-- Location: LCFF_X36_Y24_N21
\M1_unit|B_out_buffer[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector56~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|B_out_buffer[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|B_out_buffer\(6));

-- Location: LCCOMB_X35_Y24_N24
\M1_unit|Selector28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector28~1_combout\ = (\M1_unit|Selector28~0_combout\) # ((\M1_unit|B_out_buffer\(6) & ((\M1_unit|state.S_END_LINE_5~regout\) # (\M1_unit|state.S_RUN_5~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|B_out_buffer\(6),
	datab => \M1_unit|state.S_END_LINE_5~regout\,
	datac => \M1_unit|state.S_RUN_5~regout\,
	datad => \M1_unit|Selector28~0_combout\,
	combout => \M1_unit|Selector28~1_combout\);

-- Location: LCFF_X34_Y21_N29
\M2_unit|WS_unit|clipped_buffer[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|clipped_buffer[6]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|WS_unit|clipped_buffer[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|clipped_buffer\(6));

-- Location: LCCOMB_X34_Y21_N2
\M2_unit|WS_unit|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Selector2~0_combout\ = (\M2_unit|FS_unit|state.S_FS_START~regout\ & \M2_unit|WS_unit|clipped_buffer\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|FS_unit|state.S_FS_START~regout\,
	datad => \M2_unit|WS_unit|clipped_buffer\(6),
	combout => \M2_unit|WS_unit|Selector2~0_combout\);

-- Location: LCCOMB_X36_Y23_N18
\M1_unit|Selector27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector27~0_combout\ = (!\M1_unit|Selector42~0_combout\ & ((\M1_unit|WideOr27~1_combout\ & (\M1_unit|RGB_unit|G_buff\(7))) # (!\M1_unit|WideOr27~1_combout\ & ((\M1_unit|RGB_unit|R_buff\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr27~1_combout\,
	datab => \M1_unit|RGB_unit|G_buff\(7),
	datac => \M1_unit|RGB_unit|R_buff\(7),
	datad => \M1_unit|Selector42~0_combout\,
	combout => \M1_unit|Selector27~0_combout\);

-- Location: LCFF_X36_Y24_N5
\M1_unit|B_out_buffer[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector55~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|B_out_buffer[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|B_out_buffer\(7));

-- Location: LCCOMB_X35_Y24_N20
\M1_unit|Selector27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector27~1_combout\ = (\M1_unit|Selector27~0_combout\) # ((\M1_unit|B_out_buffer\(7) & ((\M1_unit|state.S_END_LINE_5~regout\) # (\M1_unit|state.S_RUN_5~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|B_out_buffer\(7),
	datab => \M1_unit|state.S_END_LINE_5~regout\,
	datac => \M1_unit|state.S_RUN_5~regout\,
	datad => \M1_unit|Selector27~0_combout\,
	combout => \M1_unit|Selector27~1_combout\);

-- Location: LCFF_X34_Y21_N31
\M2_unit|WS_unit|clipped_buffer[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|clipped_buffer[7]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|WS_unit|clipped_buffer[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|clipped_buffer\(7));

-- Location: LCCOMB_X34_Y21_N12
\M2_unit|WS_unit|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Selector1~0_combout\ = (\M2_unit|FS_unit|state.S_FS_START~regout\ & \M2_unit|WS_unit|clipped_buffer\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|FS_unit|state.S_FS_START~regout\,
	datad => \M2_unit|WS_unit|clipped_buffer\(7),
	combout => \M2_unit|WS_unit|Selector1~0_combout\);

-- Location: LCCOMB_X34_Y15_N8
\M2_unit|MM_unit_CS|Equal9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Equal9~0_combout\ = (\M2_unit|MM_unit_CS|god_counter\(2) & (\M2_unit|MM_unit_CS|god_counter\(3) & (\M2_unit|MM_unit_CS|god_counter\(0) & \M2_unit|MM_unit_CS|god_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|god_counter\(2),
	datab => \M2_unit|MM_unit_CS|god_counter\(3),
	datac => \M2_unit|MM_unit_CS|god_counter\(0),
	datad => \M2_unit|MM_unit_CS|god_counter\(1),
	combout => \M2_unit|MM_unit_CS|Equal9~0_combout\);

-- Location: LCFF_X37_Y24_N29
\M1_unit|RGB_unit|R_acc[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|RGB_unit|Mult0|auto_generated|w253w\(14),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.00~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|R_acc\(14));

-- Location: LCFF_X37_Y24_N27
\M1_unit|RGB_unit|R_acc[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|RGB_unit|Mult0|auto_generated|w253w\(13),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.00~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|R_acc\(13));

-- Location: LCFF_X37_Y24_N25
\M1_unit|RGB_unit|R_acc[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|RGB_unit|Mult0|auto_generated|w253w\(12),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.00~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|R_acc\(12));

-- Location: LCFF_X37_Y24_N17
\M1_unit|RGB_unit|R_acc[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|RGB_unit|Mult0|auto_generated|w253w\(8),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.00~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|R_acc\(8));

-- Location: LCFF_X37_Y24_N15
\M1_unit|RGB_unit|R_acc[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|RGB_unit|Mult0|auto_generated|w253w\(7),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.00~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|R_acc\(7));

-- Location: LCFF_X37_Y24_N13
\M1_unit|RGB_unit|R_acc[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|RGB_unit|Mult0|auto_generated|w253w\(6),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.00~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|R_acc\(6));

-- Location: LCFF_X37_Y24_N9
\M1_unit|RGB_unit|R_acc[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|RGB_unit|Mult0|auto_generated|w253w\(4),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.00~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|R_acc\(4));

-- Location: LCFF_X37_Y24_N7
\M1_unit|RGB_unit|R_acc[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|RGB_unit|Mult0|auto_generated|w253w\(3),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.00~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|R_acc\(3));

-- Location: LCFF_X37_Y24_N5
\M1_unit|RGB_unit|R_acc[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|RGB_unit|Mult0|auto_generated|w253w\(2),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.00~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|R_acc\(2));

-- Location: LCFF_X38_Y23_N13
\M1_unit|RGB_unit|R_acc[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~12_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.00~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|R_acc\(24));

-- Location: LCFF_X38_Y23_N11
\M1_unit|RGB_unit|R_acc[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~10_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.00~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|R_acc\(23));

-- Location: LCFF_X38_Y23_N9
\M1_unit|RGB_unit|R_acc[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~8_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.00~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|R_acc\(22));

-- Location: LCFF_X38_Y23_N7
\M1_unit|RGB_unit|R_acc[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~6_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.00~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|R_acc\(21));

-- Location: LCFF_X38_Y23_N1
\M1_unit|RGB_unit|R_acc[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.00~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|R_acc\(18));

-- Location: LCFF_X38_Y23_N21
\M1_unit|RGB_unit|R_acc[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~20_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.00~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|R_acc\(28));

-- Location: LCFF_X36_Y26_N11
\M1_unit|RGB_unit|G_acc[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|Selector48~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.10~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|G_acc\(15));

-- Location: LCFF_X38_Y25_N17
\M1_unit|RGB_unit|G_acc[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|Selector49~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.10~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|G_acc\(14));

-- Location: LCFF_X36_Y26_N21
\M1_unit|RGB_unit|G_acc[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|Selector50~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.10~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|G_acc\(13));

-- Location: LCFF_X36_Y26_N7
\M1_unit|RGB_unit|G_acc[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|Selector51~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.10~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|G_acc\(12));

-- Location: LCFF_X36_Y26_N9
\M1_unit|RGB_unit|G_acc[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|Selector52~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.10~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|G_acc\(11));

-- Location: LCFF_X36_Y26_N3
\M1_unit|RGB_unit|G_acc[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|Selector53~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.10~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|G_acc\(10));

-- Location: LCFF_X36_Y26_N31
\M1_unit|RGB_unit|G_acc[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|Selector55~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.10~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|G_acc\(8));

-- Location: LCFF_X38_Y25_N19
\M1_unit|RGB_unit|G_acc[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|Selector56~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.10~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|G_acc\(7));

-- Location: LCFF_X36_Y26_N15
\M1_unit|RGB_unit|G_acc[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|Selector60~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.10~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|G_acc\(3));

-- Location: LCFF_X36_Y26_N1
\M1_unit|RGB_unit|G_acc[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|Selector61~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.10~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|G_acc\(2));

-- Location: LCFF_X38_Y25_N7
\M1_unit|RGB_unit|G_acc[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|Selector63~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.10~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|G_acc\(0));

-- Location: LCFF_X38_Y25_N25
\M1_unit|RGB_unit|G_acc[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|Selector39~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.10~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|G_acc\(24));

-- Location: LCFF_X36_Y25_N3
\M1_unit|RGB_unit|G_acc[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|Selector41~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.10~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|G_acc\(22));

-- Location: LCFF_X36_Y25_N5
\M1_unit|RGB_unit|G_acc[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|Selector42~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.10~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|G_acc\(21));

-- Location: LCFF_X38_Y25_N31
\M1_unit|RGB_unit|G_acc[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|Selector45~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.10~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|G_acc\(18));

-- Location: LCFF_X38_Y25_N9
\M1_unit|RGB_unit|G_acc[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|Selector46~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.10~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|G_acc\(17));

-- Location: LCFF_X38_Y25_N3
\M1_unit|RGB_unit|G_acc[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|Selector38~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.10~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|G_acc\(25));

-- Location: LCFF_X38_Y25_N21
\M1_unit|RGB_unit|G_acc[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|Selector36~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.10~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|G_acc\(27));

-- Location: LCFF_X36_Y25_N11
\M1_unit|RGB_unit|G_acc[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|Selector35~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.10~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|G_acc\(28));

-- Location: LCFF_X36_Y26_N27
\M1_unit|RGB_unit|G_acc[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|Selector33~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.10~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|G_acc\(30));

-- Location: LCCOMB_X36_Y25_N12
\M1_unit|RGB_unit|LessThan2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|LessThan2~1_combout\ = (\M1_unit|RGB_unit|G_prebuff[30]~28_combout\) # ((\M1_unit|RGB_unit|G_prebuff[29]~26_combout\) # (\M1_unit|RGB_unit|G_prebuff[28]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_unit|G_prebuff[30]~28_combout\,
	datac => \M1_unit|RGB_unit|G_prebuff[29]~26_combout\,
	datad => \M1_unit|RGB_unit|G_prebuff[28]~24_combout\,
	combout => \M1_unit|RGB_unit|LessThan2~1_combout\);

-- Location: LCFF_X36_Y25_N15
\M1_unit|RGB_unit|G_acc[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|Selector32~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.10~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|G_acc\(31));

-- Location: LCFF_X35_Y14_N3
\M2_unit|MM_unit_CS|P_write_enable\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|P_write_enable~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|P_write_enable~regout\);

-- Location: LCCOMB_X35_Y14_N20
\M2_unit|RAM0_write_enable[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM0_write_enable[0]~0_combout\ = (\M2_unit|MM_unit_CS|P_write_enable~regout\ & \M2_unit|state.S_CS~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|P_write_enable~regout\,
	datad => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|RAM0_write_enable[0]~0_combout\);

-- Location: LCFF_X32_Y16_N1
\M2_unit|FS_unit|FS_write_enable\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|FS_unit|Selector76~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_unit|FS_write_enable~regout\);

-- Location: LCCOMB_X35_Y16_N10
\M2_unit|Selector34~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector34~0_combout\ = (!\M2_unit|FS_unit|state.S_FS_LO_3~regout\ & ((\M2_unit|FS_unit|state.S_FS_LO_2~regout\ & (\M2_unit|FS_unit|SC\(0))) # (!\M2_unit|FS_unit|state.S_FS_LO_2~regout\ & ((\M2_unit|FS_unit|Add5~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|state.S_FS_LO_3~regout\,
	datab => \M2_unit|FS_unit|SC\(0),
	datac => \M2_unit|FS_unit|state.S_FS_LO_2~regout\,
	datad => \M2_unit|FS_unit|Add5~0_combout\,
	combout => \M2_unit|Selector34~0_combout\);

-- Location: LCCOMB_X35_Y16_N6
\M2_unit|Selector33~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector33~0_combout\ = (!\M2_unit|FS_unit|state.S_FS_LO_3~regout\ & ((\M2_unit|FS_unit|state.S_FS_LO_2~regout\ & ((\M2_unit|FS_unit|Add6~0_combout\))) # (!\M2_unit|FS_unit|state.S_FS_LO_2~regout\ & (\M2_unit|FS_unit|Add5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Add5~2_combout\,
	datab => \M2_unit|FS_unit|state.S_FS_LO_3~regout\,
	datac => \M2_unit|FS_unit|state.S_FS_LO_2~regout\,
	datad => \M2_unit|FS_unit|Add6~0_combout\,
	combout => \M2_unit|Selector33~0_combout\);

-- Location: LCCOMB_X35_Y16_N8
\M2_unit|Selector29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector29~0_combout\ = (!\M2_unit|FS_unit|state.S_FS_LO_3~regout\ & ((\M2_unit|FS_unit|state.S_FS_LO_2~regout\ & ((\M2_unit|FS_unit|Add6~8_combout\))) # (!\M2_unit|FS_unit|state.S_FS_LO_2~regout\ & (\M2_unit|FS_unit|Add5~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Add5~10_combout\,
	datab => \M2_unit|FS_unit|Add6~8_combout\,
	datac => \M2_unit|FS_unit|state.S_FS_LO_2~regout\,
	datad => \M2_unit|FS_unit|state.S_FS_LO_3~regout\,
	combout => \M2_unit|Selector29~0_combout\);

-- Location: LCCOMB_X35_Y16_N14
\M2_unit|Selector29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector29~1_combout\ = (\M2_unit|FS_unit|Add7~15_combout\ & ((\M2_unit|Selector29~0_combout\) # ((\M2_unit|FS_unit|state.S_FS_LO_3~regout\ & \M2_unit|FS_unit|Add7~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|state.S_FS_LO_3~regout\,
	datab => \M2_unit|FS_unit|Add7~15_combout\,
	datac => \M2_unit|FS_unit|Add7~13_combout\,
	datad => \M2_unit|Selector29~0_combout\,
	combout => \M2_unit|Selector29~1_combout\);

-- Location: LCCOMB_X36_Y25_N18
\M1_unit|RGB_unit|G_buffer[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|G_buffer[1]~1_combout\ = (!\M1_unit|RGB_unit|G_prebuff[31]~30_combout\ & ((\M1_unit|RGB_unit|LessThan2~1_combout\) # ((\M1_unit|RGB_unit|LessThan2~0_combout\) # (\M1_unit|RGB_unit|G_prebuff[17]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|LessThan2~1_combout\,
	datab => \M1_unit|RGB_unit|G_prebuff[31]~30_combout\,
	datac => \M1_unit|RGB_unit|LessThan2~0_combout\,
	datad => \M1_unit|RGB_unit|G_prebuff[17]~2_combout\,
	combout => \M1_unit|RGB_unit|G_buffer[1]~1_combout\);

-- Location: LCFF_X40_Y15_N17
\M2_unit|MM_unit_CS|P_write_data[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|P_write_data~22_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|P_write_data[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|P_write_data\(9));

-- Location: LCCOMB_X36_Y25_N20
\M1_unit|RGB_unit|G_buffer[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|G_buffer[2]~2_combout\ = (!\M1_unit|RGB_unit|G_prebuff[31]~30_combout\ & ((\M1_unit|RGB_unit|LessThan2~1_combout\) # ((\M1_unit|RGB_unit|LessThan2~0_combout\) # (\M1_unit|RGB_unit|G_prebuff[18]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|LessThan2~1_combout\,
	datab => \M1_unit|RGB_unit|G_prebuff[31]~30_combout\,
	datac => \M1_unit|RGB_unit|LessThan2~0_combout\,
	datad => \M1_unit|RGB_unit|G_prebuff[18]~4_combout\,
	combout => \M1_unit|RGB_unit|G_buffer[2]~2_combout\);

-- Location: LCFF_X40_Y11_N21
\M2_unit|MM_unit_CS|P_write_data[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|P_write_data~24_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|P_write_data[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|P_write_data\(10));

-- Location: LCCOMB_X36_Y23_N8
\M1_unit|RGB_unit|B_buffer[7]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|B_buffer[7]~9_combout\ = (!\M1_unit|RGB_unit|B_prebuff[31]~30_combout\ & ((\M1_unit|RGB_unit|B_buffer[0]~0_combout\) # ((\M1_unit|RGB_unit|B_buffer[0]~1_combout\) # (\M1_unit|RGB_unit|B_prebuff[23]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|B_buffer[0]~0_combout\,
	datab => \M1_unit|RGB_unit|B_buffer[0]~1_combout\,
	datac => \M1_unit|RGB_unit|B_prebuff[23]~14_combout\,
	datad => \M1_unit|RGB_unit|B_prebuff[31]~30_combout\,
	combout => \M1_unit|RGB_unit|B_buffer[7]~9_combout\);

-- Location: LCCOMB_X36_Y25_N22
\M1_unit|RGB_unit|G_buffer[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|G_buffer[7]~7_combout\ = (!\M1_unit|RGB_unit|G_prebuff[31]~30_combout\ & ((\M1_unit|RGB_unit|LessThan2~1_combout\) # ((\M1_unit|RGB_unit|LessThan2~0_combout\) # (\M1_unit|RGB_unit|G_prebuff[23]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|LessThan2~1_combout\,
	datab => \M1_unit|RGB_unit|LessThan2~0_combout\,
	datac => \M1_unit|RGB_unit|G_prebuff[23]~14_combout\,
	datad => \M1_unit|RGB_unit|G_prebuff[31]~30_combout\,
	combout => \M1_unit|RGB_unit|G_buffer[7]~7_combout\);

-- Location: LCCOMB_X36_Y24_N26
\M1_unit|Selector59~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector59~0_combout\ = (\M1_unit|RGB_unit|B_buff\(3) & ((\M1_unit|state.S_END_LINE_3~regout\) # (\M1_unit|state.S_RUN_3~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|state.S_END_LINE_3~regout\,
	datac => \M1_unit|state.S_RUN_3~regout\,
	datad => \M1_unit|RGB_unit|B_buff\(3),
	combout => \M1_unit|Selector59~0_combout\);

-- Location: LCCOMB_X36_Y24_N30
\M1_unit|Selector58~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector58~0_combout\ = (\M1_unit|RGB_unit|B_buff\(4) & ((\M1_unit|state.S_END_LINE_3~regout\) # (\M1_unit|state.S_RUN_3~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|state.S_END_LINE_3~regout\,
	datac => \M1_unit|state.S_RUN_3~regout\,
	datad => \M1_unit|RGB_unit|B_buff\(4),
	combout => \M1_unit|Selector58~0_combout\);

-- Location: LCCOMB_X36_Y24_N16
\M1_unit|Selector57~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector57~0_combout\ = (\M1_unit|RGB_unit|B_buff\(5) & ((\M1_unit|state.S_RUN_3~regout\) # (\M1_unit|state.S_END_LINE_3~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|state.S_RUN_3~regout\,
	datac => \M1_unit|state.S_END_LINE_3~regout\,
	datad => \M1_unit|RGB_unit|B_buff\(5),
	combout => \M1_unit|Selector57~0_combout\);

-- Location: LCCOMB_X36_Y24_N20
\M1_unit|Selector56~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector56~0_combout\ = (\M1_unit|RGB_unit|B_buff\(6) & ((\M1_unit|state.S_RUN_3~regout\) # (\M1_unit|state.S_END_LINE_3~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|B_buff\(6),
	datab => \M1_unit|state.S_RUN_3~regout\,
	datac => \M1_unit|state.S_END_LINE_3~regout\,
	combout => \M1_unit|Selector56~0_combout\);

-- Location: LCCOMB_X36_Y24_N4
\M1_unit|Selector55~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector55~0_combout\ = (\M1_unit|RGB_unit|B_buff\(7) & ((\M1_unit|state.S_RUN_3~regout\) # (\M1_unit|state.S_END_LINE_3~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|state.S_RUN_3~regout\,
	datac => \M1_unit|state.S_END_LINE_3~regout\,
	datad => \M1_unit|RGB_unit|B_buff\(7),
	combout => \M1_unit|Selector55~0_combout\);

-- Location: LCFF_X33_Y14_N13
\M2_unit|MM_unit_CS|state.S_MM_LI_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|state.S_MM_LI_1~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|state.S_MM_LI_1~regout\);

-- Location: LCCOMB_X36_Y26_N10
\M1_unit|RGB_unit|Selector48~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Selector48~0_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & (\M1_unit|RGB_unit|Add5~30_combout\)) # (!\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & ((\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_unit|Add5~30_combout\,
	datac => \M1_unit|RGB_unit|Mult0|auto_generated|w253w\(15),
	datad => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	combout => \M1_unit|RGB_unit|Selector48~0_combout\);

-- Location: LCCOMB_X38_Y25_N16
\M1_unit|RGB_unit|Selector49~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Selector49~0_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & (\M1_unit|RGB_unit|Add5~28_combout\)) # (!\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & ((\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Add5~28_combout\,
	datab => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	datac => \M1_unit|RGB_unit|Mult0|auto_generated|w253w\(14),
	combout => \M1_unit|RGB_unit|Selector49~0_combout\);

-- Location: LCCOMB_X36_Y26_N20
\M1_unit|RGB_unit|Selector50~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Selector50~0_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & ((\M1_unit|RGB_unit|Add5~26_combout\))) # (!\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & (\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult0|auto_generated|w253w\(13),
	datac => \M1_unit|RGB_unit|Add5~26_combout\,
	datad => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	combout => \M1_unit|RGB_unit|Selector50~0_combout\);

-- Location: LCCOMB_X36_Y26_N6
\M1_unit|RGB_unit|Selector51~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Selector51~0_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & ((\M1_unit|RGB_unit|Add5~24_combout\))) # (!\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & (\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult0|auto_generated|w253w\(12),
	datab => \M1_unit|RGB_unit|Add5~24_combout\,
	datad => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	combout => \M1_unit|RGB_unit|Selector51~0_combout\);

-- Location: LCCOMB_X36_Y26_N8
\M1_unit|RGB_unit|Selector52~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Selector52~0_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & ((\M1_unit|RGB_unit|Add5~22_combout\))) # (!\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & (\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_unit|Mult0|auto_generated|w253w\(11),
	datac => \M1_unit|RGB_unit|Add5~22_combout\,
	datad => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	combout => \M1_unit|RGB_unit|Selector52~0_combout\);

-- Location: LCCOMB_X36_Y26_N2
\M1_unit|RGB_unit|Selector53~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Selector53~0_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & (\M1_unit|RGB_unit|Add5~20_combout\)) # (!\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & ((\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	datab => \M1_unit|RGB_unit|Add5~20_combout\,
	datac => \M1_unit|RGB_unit|Mult0|auto_generated|w253w\(10),
	combout => \M1_unit|RGB_unit|Selector53~0_combout\);

-- Location: LCCOMB_X36_Y26_N30
\M1_unit|RGB_unit|Selector55~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Selector55~0_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & ((\M1_unit|RGB_unit|Add5~16_combout\))) # (!\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & (\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_unit|Mult0|auto_generated|w253w\(8),
	datac => \M1_unit|RGB_unit|Add5~16_combout\,
	datad => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	combout => \M1_unit|RGB_unit|Selector55~0_combout\);

-- Location: LCCOMB_X38_Y25_N18
\M1_unit|RGB_unit|Selector56~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Selector56~0_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & ((\M1_unit|RGB_unit|Add5~14_combout\))) # (!\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & (\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_unit|Mult0|auto_generated|w253w\(7),
	datac => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	datad => \M1_unit|RGB_unit|Add5~14_combout\,
	combout => \M1_unit|RGB_unit|Selector56~0_combout\);

-- Location: LCCOMB_X36_Y26_N14
\M1_unit|RGB_unit|Selector60~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Selector60~0_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & ((\M1_unit|RGB_unit|Add5~6_combout\))) # (!\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & (\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult0|auto_generated|w253w\(3),
	datac => \M1_unit|RGB_unit|Add5~6_combout\,
	datad => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	combout => \M1_unit|RGB_unit|Selector60~0_combout\);

-- Location: LCCOMB_X36_Y26_N0
\M1_unit|RGB_unit|Selector61~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Selector61~0_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & (\M1_unit|RGB_unit|Add5~4_combout\)) # (!\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & ((\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Add5~4_combout\,
	datac => \M1_unit|RGB_unit|Mult0|auto_generated|w253w\(2),
	datad => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	combout => \M1_unit|RGB_unit|Selector61~0_combout\);

-- Location: LCCOMB_X38_Y25_N6
\M1_unit|RGB_unit|Selector63~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Selector63~0_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & (\M1_unit|RGB_unit|Add5~0_combout\)) # (!\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & ((\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Add5~0_combout\,
	datab => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	datac => \M1_unit|RGB_unit|Mult0|auto_generated|w253w\(0),
	combout => \M1_unit|RGB_unit|Selector63~0_combout\);

-- Location: LCCOMB_X38_Y25_N24
\M1_unit|RGB_unit|Selector39~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Selector39~0_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & (\M1_unit|RGB_unit|G_prebuff[24]~16_combout\)) # (!\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & ((\M1_unit|RGB_unit|Mult0|auto_generated|op_1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_unit|G_prebuff[24]~16_combout\,
	datac => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	datad => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~12_combout\,
	combout => \M1_unit|RGB_unit|Selector39~0_combout\);

-- Location: LCCOMB_X36_Y25_N2
\M1_unit|RGB_unit|Selector41~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Selector41~0_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & (\M1_unit|RGB_unit|G_prebuff[22]~12_combout\)) # (!\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & ((\M1_unit|RGB_unit|Mult0|auto_generated|op_1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_unit|G_prebuff[22]~12_combout\,
	datac => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	datad => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~8_combout\,
	combout => \M1_unit|RGB_unit|Selector41~0_combout\);

-- Location: LCCOMB_X36_Y25_N4
\M1_unit|RGB_unit|Selector42~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Selector42~0_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & ((\M1_unit|RGB_unit|G_prebuff[21]~10_combout\))) # (!\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & (\M1_unit|RGB_unit|Mult0|auto_generated|op_1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	datab => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~6_combout\,
	datac => \M1_unit|RGB_unit|G_prebuff[21]~10_combout\,
	combout => \M1_unit|RGB_unit|Selector42~0_combout\);

-- Location: LCCOMB_X38_Y25_N30
\M1_unit|RGB_unit|Selector45~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Selector45~0_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & ((\M1_unit|RGB_unit|G_prebuff[18]~4_combout\))) # (!\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & (\M1_unit|RGB_unit|Mult0|auto_generated|op_1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~0_combout\,
	datac => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	datad => \M1_unit|RGB_unit|G_prebuff[18]~4_combout\,
	combout => \M1_unit|RGB_unit|Selector45~0_combout\);

-- Location: LCCOMB_X38_Y25_N8
\M1_unit|RGB_unit|Selector46~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Selector46~0_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & (\M1_unit|RGB_unit|G_prebuff[17]~2_combout\)) # (!\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & ((\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|G_prebuff[17]~2_combout\,
	datab => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	datac => \M1_unit|RGB_unit|Mult0|auto_generated|w253w\(17),
	combout => \M1_unit|RGB_unit|Selector46~0_combout\);

-- Location: LCCOMB_X38_Y25_N2
\M1_unit|RGB_unit|Selector38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Selector38~0_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & ((\M1_unit|RGB_unit|G_prebuff[25]~18_combout\))) # (!\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & (\M1_unit|RGB_unit|Mult0|auto_generated|op_1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~14_combout\,
	datac => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	datad => \M1_unit|RGB_unit|G_prebuff[25]~18_combout\,
	combout => \M1_unit|RGB_unit|Selector38~0_combout\);

-- Location: LCCOMB_X38_Y25_N20
\M1_unit|RGB_unit|Selector36~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Selector36~0_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & ((\M1_unit|RGB_unit|G_prebuff[27]~22_combout\))) # (!\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & (\M1_unit|RGB_unit|Mult0|auto_generated|op_1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	datac => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~18_combout\,
	datad => \M1_unit|RGB_unit|G_prebuff[27]~22_combout\,
	combout => \M1_unit|RGB_unit|Selector36~0_combout\);

-- Location: LCCOMB_X36_Y25_N10
\M1_unit|RGB_unit|Selector35~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Selector35~0_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & (\M1_unit|RGB_unit|G_prebuff[28]~24_combout\)) # (!\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & ((\M1_unit|RGB_unit|Mult0|auto_generated|op_1~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	datab => \M1_unit|RGB_unit|G_prebuff[28]~24_combout\,
	datad => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~20_combout\,
	combout => \M1_unit|RGB_unit|Selector35~0_combout\);

-- Location: LCCOMB_X36_Y26_N26
\M1_unit|RGB_unit|Selector33~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Selector33~0_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & (\M1_unit|RGB_unit|G_prebuff[30]~28_combout\)) # (!\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & ((\M1_unit|RGB_unit|Mult0|auto_generated|op_1~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	datac => \M1_unit|RGB_unit|G_prebuff[30]~28_combout\,
	datad => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~24_combout\,
	combout => \M1_unit|RGB_unit|Selector33~0_combout\);

-- Location: LCCOMB_X36_Y25_N14
\M1_unit|RGB_unit|Selector32~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Selector32~0_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & (\M1_unit|RGB_unit|G_prebuff[31]~30_combout\)) # (!\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & ((\M1_unit|RGB_unit|Mult0|auto_generated|op_1~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	datab => \M1_unit|RGB_unit|G_prebuff[31]~30_combout\,
	datac => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~26_combout\,
	combout => \M1_unit|RGB_unit|Selector32~0_combout\);

-- Location: LCCOMB_X35_Y14_N8
\M2_unit|MM_unit_CS|P_write_enable~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|P_write_enable~0_combout\ = (\M2_unit|MM_unit_CS|first_run~regout\ & ((\M2_unit|MM_unit_CS|w_counter\(0) & ((\M2_unit|MM_unit_CS|P_write_enable~regout\))) # (!\M2_unit|MM_unit_CS|w_counter\(0) & (!\M2_unit|MM_unit_CS|MM_done~regout\ & 
-- !\M2_unit|MM_unit_CS|P_write_enable~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|first_run~regout\,
	datab => \M2_unit|MM_unit_CS|MM_done~regout\,
	datac => \M2_unit|MM_unit_CS|w_counter\(0),
	datad => \M2_unit|MM_unit_CS|P_write_enable~regout\,
	combout => \M2_unit|MM_unit_CS|P_write_enable~0_combout\);

-- Location: LCCOMB_X35_Y14_N2
\M2_unit|MM_unit_CS|P_write_enable~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|P_write_enable~1_combout\ = (\M2_unit|MM_unit_CS|P_write_enable~0_combout\ & ((\M2_unit|MM_unit_CS|w_counter\(1) & ((\M2_unit|MM_unit_CS|P_write_enable~regout\))) # (!\M2_unit|MM_unit_CS|w_counter\(1) & 
-- (!\M2_unit|MM_unit_CS|w_counter\(2))))) # (!\M2_unit|MM_unit_CS|P_write_enable~0_combout\ & (((\M2_unit|MM_unit_CS|P_write_enable~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|w_counter\(2),
	datab => \M2_unit|MM_unit_CS|P_write_enable~0_combout\,
	datac => \M2_unit|MM_unit_CS|P_write_enable~regout\,
	datad => \M2_unit|MM_unit_CS|w_counter\(1),
	combout => \M2_unit|MM_unit_CS|P_write_enable~1_combout\);

-- Location: LCCOMB_X32_Y16_N0
\M2_unit|FS_unit|Selector76~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Selector76~0_combout\ = (\M2_unit|FS_unit|state.S_FS_LI_3~regout\) # ((!\M2_unit|FS_unit|state.S_FS_LO_3~regout\ & \M2_unit|FS_unit|FS_write_enable~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|FS_unit|state.S_FS_LO_3~regout\,
	datac => \M2_unit|FS_unit|FS_write_enable~regout\,
	datad => \M2_unit|FS_unit|state.S_FS_LI_3~regout\,
	combout => \M2_unit|FS_unit|Selector76~0_combout\);

-- Location: LCFF_X41_Y15_N17
\M2_unit|MM_unit_CS|product_out[3][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add3~48_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[3][24]~regout\);

-- Location: LCFF_X41_Y15_N19
\M2_unit|MM_unit_CS|product_out[3][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add3~50_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[3][25]~regout\);

-- Location: LCFF_X42_Y11_N19
\M2_unit|MM_unit_CS|product_out[2][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add2~50_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[2][25]~regout\);

-- Location: LCFF_X41_Y15_N21
\M2_unit|MM_unit_CS|product_out[3][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add3~52_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[3][26]~regout\);

-- Location: LCFF_X37_Y15_N21
\M2_unit|MM_unit_CS|product_out[1][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add1~52_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[1][26]~regout\);

-- Location: LCCOMB_X42_Y14_N10
\M2_unit|MM_unit_CS|P_write_data~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|P_write_data~7_combout\ = (\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\ & (((\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\)))) # (!\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\ & ((\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ 
-- & ((\M2_unit|MM_unit_CS|product_out[3][26]~regout\))) # (!\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ & (\M2_unit|MM_unit_CS|product_out[1][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product_out[1][26]~regout\,
	datab => \M2_unit|MM_unit_CS|P_write_data[12]~1_combout\,
	datac => \M2_unit|MM_unit_CS|product_out[3][26]~regout\,
	datad => \M2_unit|MM_unit_CS|P_write_data[12]~0_combout\,
	combout => \M2_unit|MM_unit_CS|P_write_data~7_combout\);

-- Location: LCFF_X38_Y10_N23
\M2_unit|MM_unit_CS|product_out[0][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add0~54_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[0][27]~regout\);

-- Location: LCFF_X37_Y15_N23
\M2_unit|MM_unit_CS|product_out[1][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add1~54_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[1][27]~regout\);

-- Location: LCFF_X38_Y10_N25
\M2_unit|MM_unit_CS|product_out[0][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add0~56_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[0][28]~regout\);

-- Location: LCFF_X37_Y15_N25
\M2_unit|MM_unit_CS|product_out[1][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add1~56_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[1][28]~regout\);

-- Location: LCCOMB_X42_Y14_N6
\M2_unit|MM_unit_CS|P_write_data~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|P_write_data~11_combout\ = (\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ & (((\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\)))) # (!\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ & 
-- ((\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\ & ((\M2_unit|MM_unit_CS|product_out[0][28]~regout\))) # (!\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\ & (\M2_unit|MM_unit_CS|product_out[1][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product_out[1][28]~regout\,
	datab => \M2_unit|MM_unit_CS|P_write_data[12]~0_combout\,
	datac => \M2_unit|MM_unit_CS|P_write_data[12]~1_combout\,
	datad => \M2_unit|MM_unit_CS|product_out[0][28]~regout\,
	combout => \M2_unit|MM_unit_CS|P_write_data~11_combout\);

-- Location: LCFF_X37_Y15_N27
\M2_unit|MM_unit_CS|product_out[1][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add1~58_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[1][29]~regout\);

-- Location: LCFF_X38_Y10_N29
\M2_unit|MM_unit_CS|product_out[0][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add0~60_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[0][30]~regout\);

-- Location: LCFF_X37_Y15_N31
\M2_unit|MM_unit_CS|product_out[1][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add1~62_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[1][31]~regout\);

-- Location: LCFF_X42_Y11_N31
\M2_unit|MM_unit_CS|product_out[2][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add2~62_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[2][31]~regout\);

-- Location: LCFF_X38_Y10_N1
\M2_unit|MM_unit_CS|product_out[0][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add0~32_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[0][16]~regout\);

-- Location: LCFF_X37_Y15_N1
\M2_unit|MM_unit_CS|product_out[1][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add1~32_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[1][16]~regout\);

-- Location: LCCOMB_X40_Y11_N12
\M2_unit|MM_unit_CS|P_write_data~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|P_write_data~19_combout\ = (\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\ & ((\M2_unit|MM_unit_CS|product_out[0][16]~regout\) # ((\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\)))) # (!\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\ 
-- & (((!\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ & \M2_unit|MM_unit_CS|product_out[1][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product_out[0][16]~regout\,
	datab => \M2_unit|MM_unit_CS|P_write_data[12]~1_combout\,
	datac => \M2_unit|MM_unit_CS|P_write_data[12]~0_combout\,
	datad => \M2_unit|MM_unit_CS|product_out[1][16]~regout\,
	combout => \M2_unit|MM_unit_CS|P_write_data~19_combout\);

-- Location: LCFF_X38_Y10_N3
\M2_unit|MM_unit_CS|product_out[0][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add0~34_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[0][17]~regout\);

-- Location: LCFF_X41_Y15_N3
\M2_unit|MM_unit_CS|product_out[3][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add3~34_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[3][17]~regout\);

-- Location: LCFF_X37_Y15_N3
\M2_unit|MM_unit_CS|product_out[1][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add1~34_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[1][17]~regout\);

-- Location: LCCOMB_X40_Y15_N24
\M2_unit|MM_unit_CS|P_write_data~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|P_write_data~21_combout\ = (\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ & ((\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\) # ((\M2_unit|MM_unit_CS|product_out[3][17]~regout\)))) # (!\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ 
-- & (!\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\ & (\M2_unit|MM_unit_CS|product_out[1][17]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|P_write_data[12]~0_combout\,
	datab => \M2_unit|MM_unit_CS|P_write_data[12]~1_combout\,
	datac => \M2_unit|MM_unit_CS|product_out[1][17]~regout\,
	datad => \M2_unit|MM_unit_CS|product_out[3][17]~regout\,
	combout => \M2_unit|MM_unit_CS|P_write_data~21_combout\);

-- Location: LCFF_X42_Y11_N3
\M2_unit|MM_unit_CS|product_out[2][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add2~34_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[2][17]~regout\);

-- Location: LCCOMB_X40_Y15_N16
\M2_unit|MM_unit_CS|P_write_data~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|P_write_data~22_combout\ = (\M2_unit|MM_unit_CS|P_write_data~21_combout\ & (((\M2_unit|MM_unit_CS|product_out[2][17]~regout\) # (!\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\)))) # (!\M2_unit|MM_unit_CS|P_write_data~21_combout\ & 
-- (\M2_unit|MM_unit_CS|product_out[0][17]~regout\ & (\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|P_write_data~21_combout\,
	datab => \M2_unit|MM_unit_CS|product_out[0][17]~regout\,
	datac => \M2_unit|MM_unit_CS|P_write_data[12]~1_combout\,
	datad => \M2_unit|MM_unit_CS|product_out[2][17]~regout\,
	combout => \M2_unit|MM_unit_CS|P_write_data~22_combout\);

-- Location: LCFF_X41_Y15_N5
\M2_unit|MM_unit_CS|product_out[3][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add3~36_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[3][18]~regout\);

-- Location: LCFF_X38_Y10_N5
\M2_unit|MM_unit_CS|product_out[0][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add0~36_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[0][18]~regout\);

-- Location: LCFF_X37_Y15_N5
\M2_unit|MM_unit_CS|product_out[1][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add1~36_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[1][18]~regout\);

-- Location: LCCOMB_X40_Y11_N14
\M2_unit|MM_unit_CS|P_write_data~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|P_write_data~23_combout\ = (\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ & (((\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\)))) # (!\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ & 
-- ((\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\ & ((\M2_unit|MM_unit_CS|product_out[0][18]~regout\))) # (!\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\ & (\M2_unit|MM_unit_CS|product_out[1][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product_out[1][18]~regout\,
	datab => \M2_unit|MM_unit_CS|product_out[0][18]~regout\,
	datac => \M2_unit|MM_unit_CS|P_write_data[12]~0_combout\,
	datad => \M2_unit|MM_unit_CS|P_write_data[12]~1_combout\,
	combout => \M2_unit|MM_unit_CS|P_write_data~23_combout\);

-- Location: LCFF_X42_Y11_N5
\M2_unit|MM_unit_CS|product_out[2][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add2~36_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[2][18]~regout\);

-- Location: LCCOMB_X40_Y11_N20
\M2_unit|MM_unit_CS|P_write_data~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|P_write_data~24_combout\ = (\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ & ((\M2_unit|MM_unit_CS|P_write_data~23_combout\ & ((\M2_unit|MM_unit_CS|product_out[2][18]~regout\))) # (!\M2_unit|MM_unit_CS|P_write_data~23_combout\ & 
-- (\M2_unit|MM_unit_CS|product_out[3][18]~regout\)))) # (!\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ & (((\M2_unit|MM_unit_CS|P_write_data~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product_out[3][18]~regout\,
	datab => \M2_unit|MM_unit_CS|P_write_data[12]~0_combout\,
	datac => \M2_unit|MM_unit_CS|P_write_data~23_combout\,
	datad => \M2_unit|MM_unit_CS|product_out[2][18]~regout\,
	combout => \M2_unit|MM_unit_CS|P_write_data~24_combout\);

-- Location: LCFF_X41_Y15_N7
\M2_unit|MM_unit_CS|product_out[3][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add3~38_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[3][19]~regout\);

-- Location: LCFF_X37_Y15_N7
\M2_unit|MM_unit_CS|product_out[1][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add1~38_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[1][19]~regout\);

-- Location: LCCOMB_X40_Y11_N24
\M2_unit|MM_unit_CS|P_write_data~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|P_write_data~25_combout\ = (\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ & ((\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\) # ((\M2_unit|MM_unit_CS|product_out[3][19]~regout\)))) # (!\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ 
-- & (!\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\ & (\M2_unit|MM_unit_CS|product_out[1][19]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|P_write_data[12]~0_combout\,
	datab => \M2_unit|MM_unit_CS|P_write_data[12]~1_combout\,
	datac => \M2_unit|MM_unit_CS|product_out[1][19]~regout\,
	datad => \M2_unit|MM_unit_CS|product_out[3][19]~regout\,
	combout => \M2_unit|MM_unit_CS|P_write_data~25_combout\);

-- Location: LCFF_X38_Y10_N9
\M2_unit|MM_unit_CS|product_out[0][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add0~40_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[0][20]~regout\);

-- Location: LCFF_X37_Y15_N9
\M2_unit|MM_unit_CS|product_out[1][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add1~40_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[1][20]~regout\);

-- Location: LCCOMB_X40_Y15_N10
\M2_unit|MM_unit_CS|P_write_data~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|P_write_data~27_combout\ = (\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\ & ((\M2_unit|MM_unit_CS|product_out[0][20]~regout\) # ((\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\)))) # (!\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\ 
-- & (((!\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ & \M2_unit|MM_unit_CS|product_out[1][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product_out[0][20]~regout\,
	datab => \M2_unit|MM_unit_CS|P_write_data[12]~1_combout\,
	datac => \M2_unit|MM_unit_CS|P_write_data[12]~0_combout\,
	datad => \M2_unit|MM_unit_CS|product_out[1][20]~regout\,
	combout => \M2_unit|MM_unit_CS|P_write_data~27_combout\);

-- Location: LCFF_X41_Y15_N11
\M2_unit|MM_unit_CS|product_out[3][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add3~42_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[3][21]~regout\);

-- Location: LCFF_X42_Y11_N11
\M2_unit|MM_unit_CS|product_out[2][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add2~42_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[2][21]~regout\);

-- Location: LCFF_X38_Y10_N13
\M2_unit|MM_unit_CS|product_out[0][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add0~44_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[0][22]~regout\);

-- Location: LCFF_X37_Y15_N13
\M2_unit|MM_unit_CS|product_out[1][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add1~44_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[1][22]~regout\);

-- Location: LCCOMB_X37_Y14_N24
\M2_unit|MM_unit_CS|P_write_data~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|P_write_data~31_combout\ = (\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ & (\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\)) # (!\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ & ((\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\ & 
-- ((\M2_unit|MM_unit_CS|product_out[0][22]~regout\))) # (!\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\ & (\M2_unit|MM_unit_CS|product_out[1][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|P_write_data[12]~0_combout\,
	datab => \M2_unit|MM_unit_CS|P_write_data[12]~1_combout\,
	datac => \M2_unit|MM_unit_CS|product_out[1][22]~regout\,
	datad => \M2_unit|MM_unit_CS|product_out[0][22]~regout\,
	combout => \M2_unit|MM_unit_CS|P_write_data~31_combout\);

-- Location: LCFF_X41_Y15_N15
\M2_unit|MM_unit_CS|product_out[3][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add3~46_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[3][23]~regout\);

-- Location: LCFF_X37_Y15_N15
\M2_unit|MM_unit_CS|product_out[1][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add1~46_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[1][23]~regout\);

-- Location: LCCOMB_X40_Y15_N20
\M2_unit|MM_unit_CS|P_write_data~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|P_write_data~33_combout\ = (\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ & ((\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\) # ((\M2_unit|MM_unit_CS|product_out[3][23]~regout\)))) # (!\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ 
-- & (!\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\ & ((\M2_unit|MM_unit_CS|product_out[1][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|P_write_data[12]~0_combout\,
	datab => \M2_unit|MM_unit_CS|P_write_data[12]~1_combout\,
	datac => \M2_unit|MM_unit_CS|product_out[3][23]~regout\,
	datad => \M2_unit|MM_unit_CS|product_out[1][23]~regout\,
	combout => \M2_unit|MM_unit_CS|P_write_data~33_combout\);

-- Location: LCFF_X33_Y14_N23
\M2_unit|MM_unit_CS|state.S_MM_LI_0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Selector17~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|state.S_MM_LI_0~regout\);

-- Location: LCFF_X38_Y24_N11
\M1_unit|Y_RGB[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector198~0_combout\,
	ena => \M1_unit|Y_RGB[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_RGB\(1));

-- Location: LCFF_X40_Y24_N15
\M1_unit|Y_RGB[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector195~0_combout\,
	ena => \M1_unit|Y_RGB[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_RGB\(4));

-- Location: LCFF_X40_Y24_N27
\M1_unit|Y_RGB[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector193~0_combout\,
	ena => \M1_unit|Y_RGB[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_RGB\(6));

-- Location: LCCOMB_X41_Y24_N8
\M1_unit|RGB_unit|Selector25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Selector25~1_combout\ = (!\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & (\M1_unit|Y_RGB\(6) $ (((!\M1_unit|Y_RGB\(5) & !\M1_unit|Y_RGB\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_RGB\(6),
	datab => \M1_unit|Y_RGB\(5),
	datac => \M1_unit|Y_RGB\(4),
	datad => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	combout => \M1_unit|RGB_unit|Selector25~1_combout\);

-- Location: LCCOMB_X40_Y24_N6
\M1_unit|RGB_unit|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add0~0_combout\ = (\M1_unit|Y_RGB\(5)) # ((\M1_unit|Y_RGB\(4)) # (\M1_unit|Y_RGB\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_RGB\(5),
	datac => \M1_unit|Y_RGB\(4),
	datad => \M1_unit|Y_RGB\(6),
	combout => \M1_unit|RGB_unit|Add0~0_combout\);

-- Location: LCFF_X41_Y26_N17
\M1_unit|U_RGB[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector223~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_RGB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_RGB\(8));

-- Location: LCFF_X40_Y26_N17
\M1_unit|V_RGB[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector255~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_RGB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_RGB\(8));

-- Location: LCFF_X41_Y26_N21
\M1_unit|U_RGB[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector221~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_RGB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_RGB\(10));

-- Location: LCFF_X40_Y26_N21
\M1_unit|V_RGB[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector253~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_RGB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_RGB\(10));

-- Location: LCFF_X41_Y26_N23
\M1_unit|U_RGB[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector220~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_RGB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_RGB\(11));

-- Location: LCFF_X40_Y26_N25
\M1_unit|V_RGB[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector251~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_RGB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_RGB\(12));

-- Location: LCFF_X41_Y26_N31
\M1_unit|U_RGB[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector216~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_RGB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_RGB\(15));

-- Location: LCFF_X40_Y26_N31
\M1_unit|V_RGB[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector248~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_RGB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_RGB\(15));

-- Location: LCCOMB_X38_Y24_N12
\M1_unit|RGB_unit|Add2~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add2~38_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & \M1_unit|RGB_unit|Add1~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	datad => \M1_unit|RGB_unit|Add1~19_combout\,
	combout => \M1_unit|RGB_unit|Add2~38_combout\);

-- Location: LCFF_X40_Y25_N5
\M1_unit|V_RGB[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector245~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_RGB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_RGB\(18));

-- Location: LCFF_X41_Y25_N5
\M1_unit|U_RGB[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector213~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_RGB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_RGB\(18));

-- Location: LCFF_X40_Y25_N7
\M1_unit|V_RGB[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector244~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_RGB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_RGB\(19));

-- Location: LCCOMB_X40_Y25_N20
\M1_unit|RGB_unit|Add2~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add2~48_combout\ = (!\M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & ((\M1_unit|RGB_unit|Add1~2_combout\) # ((\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & \M1_unit|RGB_unit|Add1~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Add1~2_combout\,
	datab => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	datac => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	datad => \M1_unit|RGB_unit|Add1~25_combout\,
	combout => \M1_unit|RGB_unit|Add2~48_combout\);

-- Location: LCFF_X41_Y25_N7
\M1_unit|U_RGB[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector212~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_RGB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_RGB\(19));

-- Location: LCFF_X40_Y25_N9
\M1_unit|V_RGB[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector243~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_RGB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_RGB\(20));

-- Location: LCCOMB_X40_Y25_N24
\M1_unit|RGB_unit|Add2~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add2~52_combout\ = (!\M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & ((\M1_unit|RGB_unit|Add1~2_combout\) # ((\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & \M1_unit|RGB_unit|Add1~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Add1~2_combout\,
	datab => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	datac => \M1_unit|RGB_unit|Add1~27_combout\,
	datad => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	combout => \M1_unit|RGB_unit|Add2~52_combout\);

-- Location: LCFF_X40_Y25_N11
\M1_unit|V_RGB[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector242~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_RGB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_RGB\(21));

-- Location: LCFF_X41_Y25_N11
\M1_unit|U_RGB[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector210~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_RGB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_RGB\(21));

-- Location: LCFF_X40_Y25_N13
\M1_unit|V_RGB[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector241~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_RGB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_RGB\(22));

-- Location: LCFF_X41_Y25_N13
\M1_unit|U_RGB[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector209~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_RGB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_RGB\(22));

-- Location: LCFF_X38_Y24_N1
\M1_unit|U_RGB[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector208~0_combout\,
	ena => \M1_unit|U_RGB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_RGB\(23));

-- Location: LCCOMB_X33_Y14_N8
\M2_unit|MM_unit_CS|Selector14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Selector14~0_combout\ = (!\M2_unit|MM_unit_CS|state.S_MM_CC~regout\ & ((\M2_unit|MM_unit_CS|state.S_MM_IDLE~regout\) # (!\M2_unit|FS_unit|state.S_FS_START~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|state.S_FS_START~regout\,
	datab => \M2_unit|MM_unit_CS|state.S_MM_CC~regout\,
	datad => \M2_unit|MM_unit_CS|state.S_MM_IDLE~regout\,
	combout => \M2_unit|MM_unit_CS|Selector14~0_combout\);

-- Location: LCFF_X40_Y17_N1
\M2_unit|MM_unit_CS|product[3][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[3][24]~regout\);

-- Location: LCFF_X42_Y15_N17
\M2_unit|MM_unit_CS|product[3][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[3][23]~regout\);

-- Location: LCFF_X42_Y15_N3
\M2_unit|MM_unit_CS|product[3][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[3][22]~regout\);

-- Location: LCFF_X42_Y15_N29
\M2_unit|MM_unit_CS|product[3][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~7_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[3][17]~regout\);

-- Location: LCFF_X42_Y15_N11
\M2_unit|MM_unit_CS|product[3][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~10_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[3][14]~regout\);

-- Location: LCFF_X42_Y15_N23
\M2_unit|MM_unit_CS|product[3][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~12_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[3][12]~regout\);

-- Location: LCFF_X38_Y16_N25
\M2_unit|MM_unit_CS|product[3][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~13_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[3][11]~regout\);

-- Location: LCFF_X38_Y16_N11
\M2_unit|MM_unit_CS|product[3][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~14_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[3][10]~regout\);

-- Location: LCFF_X38_Y16_N15
\M2_unit|MM_unit_CS|product[3][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~16_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[3][8]~regout\);

-- Location: LCFF_X38_Y16_N17
\M2_unit|MM_unit_CS|product[3][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~17_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[3][7]~regout\);

-- Location: LCFF_X38_Y16_N5
\M2_unit|MM_unit_CS|product[3][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~19_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[3][5]~regout\);

-- Location: LCFF_X38_Y16_N31
\M2_unit|MM_unit_CS|product[3][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~20_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[3][4]~regout\);

-- Location: LCFF_X38_Y16_N1
\M2_unit|MM_unit_CS|product[3][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~21_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[3][3]~regout\);

-- Location: LCFF_X38_Y16_N3
\M2_unit|MM_unit_CS|product[3][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~22_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[3][2]~regout\);

-- Location: LCFF_X38_Y16_N21
\M2_unit|MM_unit_CS|product[3][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~23_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[3][1]~regout\);

-- Location: LCFF_X38_Y16_N9
\M2_unit|MM_unit_CS|product[0][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~25_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[0][24]~regout\);

-- Location: LCFF_X37_Y10_N1
\M2_unit|MM_unit_CS|product[0][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~26_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[0][23]~regout\);

-- Location: LCFF_X37_Y10_N29
\M2_unit|MM_unit_CS|product[0][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~28_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[0][21]~regout\);

-- Location: LCFF_X37_Y10_N15
\M2_unit|MM_unit_CS|product[0][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~29_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[0][20]~regout\);

-- Location: LCFF_X37_Y10_N13
\M2_unit|MM_unit_CS|product[0][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~32_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[0][17]~regout\);

-- Location: LCFF_X37_Y10_N25
\M2_unit|MM_unit_CS|product[0][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~34_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[0][15]~regout\);

-- Location: LCFF_X37_Y10_N21
\M2_unit|MM_unit_CS|product[0][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~36_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[0][13]~regout\);

-- Location: LCFF_X37_Y10_N9
\M2_unit|MM_unit_CS|product[0][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~38_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[0][11]~regout\);

-- Location: LCFF_X37_Y11_N25
\M2_unit|MM_unit_CS|product[0][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~39_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[0][10]~regout\);

-- Location: LCFF_X37_Y11_N3
\M2_unit|MM_unit_CS|product[0][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~40_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[0][9]~regout\);

-- Location: LCFF_X37_Y11_N31
\M2_unit|MM_unit_CS|product[0][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~42_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[0][7]~regout\);

-- Location: LCFF_X37_Y11_N19
\M2_unit|MM_unit_CS|product[0][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~44_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[0][5]~regout\);

-- Location: LCFF_X37_Y11_N5
\M2_unit|MM_unit_CS|product[0][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~45_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[0][4]~regout\);

-- Location: LCFF_X37_Y11_N15
\M2_unit|MM_unit_CS|product[0][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~46_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[0][3]~regout\);

-- Location: LCFF_X37_Y11_N9
\M2_unit|MM_unit_CS|product[0][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~47_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[0][2]~regout\);

-- Location: LCFF_X37_Y11_N27
\M2_unit|MM_unit_CS|product[0][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~48_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[0][1]~regout\);

-- Location: LCFF_X37_Y11_N13
\M2_unit|MM_unit_CS|product[0][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~49_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[0][0]~regout\);

-- Location: LCFF_X37_Y11_N7
\M2_unit|MM_unit_CS|product[1][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~50_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[1][24]~regout\);

-- Location: LCFF_X37_Y11_N1
\M2_unit|MM_unit_CS|product[1][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~51_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[1][23]~regout\);

-- Location: LCFF_X36_Y15_N9
\M2_unit|MM_unit_CS|product[1][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~52_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[1][22]~regout\);

-- Location: LCFF_X36_Y15_N19
\M2_unit|MM_unit_CS|product[1][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~53_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[1][21]~regout\);

-- Location: LCFF_X36_Y15_N13
\M2_unit|MM_unit_CS|product[1][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~54_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[1][20]~regout\);

-- Location: LCFF_X36_Y15_N31
\M2_unit|MM_unit_CS|product[1][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~55_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[1][19]~regout\);

-- Location: LCFF_X36_Y15_N27
\M2_unit|MM_unit_CS|product[1][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~57_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[1][17]~regout\);

-- Location: LCFF_X36_Y15_N21
\M2_unit|MM_unit_CS|product[1][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~58_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[1][16]~regout\);

-- Location: LCFF_X36_Y15_N1
\M2_unit|MM_unit_CS|product[1][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~60_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[1][14]~regout\);

-- Location: LCFF_X36_Y15_N3
\M2_unit|MM_unit_CS|product[1][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~61_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[1][13]~regout\);

-- Location: LCFF_X36_Y15_N5
\M2_unit|MM_unit_CS|product[1][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~62_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[1][12]~regout\);

-- Location: LCFF_X36_Y15_N7
\M2_unit|MM_unit_CS|product[1][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~63_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[1][11]~regout\);

-- Location: LCFF_X36_Y15_N17
\M2_unit|MM_unit_CS|product[1][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~64_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[1][10]~regout\);

-- Location: LCFF_X38_Y12_N27
\M2_unit|MM_unit_CS|product[1][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~66_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[1][8]~regout\);

-- Location: LCFF_X38_Y12_N5
\M2_unit|MM_unit_CS|product[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~67_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[1][7]~regout\);

-- Location: LCFF_X38_Y12_N15
\M2_unit|MM_unit_CS|product[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~73_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[1][1]~regout\);

-- Location: LCFF_X38_Y12_N21
\M2_unit|MM_unit_CS|product[2][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~76_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[2][23]~regout\);

-- Location: LCFF_X38_Y12_N23
\M2_unit|MM_unit_CS|product[2][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~77_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[2][22]~regout\);

-- Location: LCFF_X43_Y12_N9
\M2_unit|MM_unit_CS|product[2][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~78_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[2][21]~regout\);

-- Location: LCFF_X43_Y12_N11
\M2_unit|MM_unit_CS|product[2][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~79_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[2][20]~regout\);

-- Location: LCFF_X43_Y12_N21
\M2_unit|MM_unit_CS|product[2][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~80_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[2][19]~regout\);

-- Location: LCFF_X43_Y12_N23
\M2_unit|MM_unit_CS|product[2][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~81_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[2][18]~regout\);

-- Location: LCFF_X43_Y12_N17
\M2_unit|MM_unit_CS|product[2][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~82_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[2][17]~regout\);

-- Location: LCFF_X43_Y12_N27
\M2_unit|MM_unit_CS|product[2][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~83_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[2][16]~regout\);

-- Location: LCFF_X43_Y12_N25
\M2_unit|MM_unit_CS|product[2][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~86_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[2][13]~regout\);

-- Location: LCFF_X43_Y12_N13
\M2_unit|MM_unit_CS|product[2][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~88_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[2][11]~regout\);

-- Location: LCFF_X41_Y14_N19
\M2_unit|MM_unit_CS|product[2][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~92_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[2][7]~regout\);

-- Location: LCFF_X41_Y14_N1
\M2_unit|MM_unit_CS|product[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~99_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[2][0]~regout\);

-- Location: LCFF_X41_Y14_N11
\M2_unit|MM_unit_CS|product[0][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~100_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[0][25]~regout\);

-- Location: LCFF_X41_Y14_N7
\M2_unit|MM_unit_CS|product[1][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~102_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[1][25]~regout\);

-- Location: LCFF_X41_Y14_N9
\M2_unit|MM_unit_CS|product[2][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~103_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[2][25]~regout\);

-- Location: LCFF_X41_Y11_N11
\M2_unit|MM_unit_CS|product[3][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~105_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[3][26]~regout\);

-- Location: LCFF_X41_Y11_N13
\M2_unit|MM_unit_CS|product[1][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~106_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[1][26]~regout\);

-- Location: LCFF_X41_Y11_N15
\M2_unit|MM_unit_CS|product[2][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~107_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[2][26]~regout\);

-- Location: LCFF_X41_Y11_N25
\M2_unit|MM_unit_CS|product[0][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~108_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[0][27]~regout\);

-- Location: LCFF_X38_Y19_N1
\M2_unit|MM_unit_CS|product[1][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~110_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[1][27]~regout\);

-- Location: LCFF_X41_Y11_N29
\M2_unit|MM_unit_CS|product[2][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~111_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[2][27]~regout\);

-- Location: LCFF_X40_Y10_N1
\M2_unit|MM_unit_CS|product[0][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~113_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[0][28]~regout\);

-- Location: LCFF_X41_Y11_N23
\M2_unit|MM_unit_CS|product[1][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~114_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[1][28]~regout\);

-- Location: LCFF_X41_Y11_N1
\M2_unit|MM_unit_CS|product[2][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~115_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[2][28]~regout\);

-- Location: LCFF_X36_Y15_N11
\M2_unit|MM_unit_CS|product[3][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~116_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[3][29]~regout\);

-- Location: LCFF_X43_Y12_N3
\M2_unit|MM_unit_CS|product[1][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~118_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[1][29]~regout\);

-- Location: LCFF_X38_Y16_N19
\M2_unit|MM_unit_CS|product[0][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~120_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[0][30]~regout\);

-- Location: LCFF_X34_Y15_N7
\M2_unit|MM_unit_CS|product[3][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~121_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[3][30]~regout\);

-- Location: LCFF_X42_Y15_N9
\M2_unit|MM_unit_CS|product[2][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~123_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[2][30]~regout\);

-- Location: LCFF_X41_Y11_N5
\M2_unit|MM_unit_CS|product[1][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~126_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[1][31]~regout\);

-- Location: LCFF_X37_Y11_N11
\M2_unit|MM_unit_CS|product[2][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~127_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[2][31]~regout\);

-- Location: LCCOMB_X33_Y14_N2
\M2_unit|MM_unit_CS|Selector17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Selector17~0_combout\ = (\M2_unit|MM_unit_CS|state.S_MM_LI_0~regout\ & (\M2_unit|MM_unit_CS|Selector15~0_combout\ & ((!\M2_unit|MM_unit_CS|Equal9~1_combout\) # (!\M2_unit|MM_unit_CS|state.S_MM_CC~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|state.S_MM_LI_0~regout\,
	datab => \M2_unit|MM_unit_CS|state.S_MM_CC~regout\,
	datac => \M2_unit|MM_unit_CS|Selector15~0_combout\,
	datad => \M2_unit|MM_unit_CS|Equal9~1_combout\,
	combout => \M2_unit|MM_unit_CS|Selector17~0_combout\);

-- Location: LCCOMB_X33_Y14_N22
\M2_unit|MM_unit_CS|Selector17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Selector17~1_combout\ = (!\M2_unit|MM_unit_CS|Selector16~0_combout\ & ((\M2_unit|MM_unit_CS|Selector17~0_combout\) # ((\M2_unit|MM_CS_start~regout\ & \M2_unit|MM_unit_CS|state.S_MM_IDLE~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_CS_start~regout\,
	datab => \M2_unit|MM_unit_CS|Selector16~0_combout\,
	datac => \M2_unit|MM_unit_CS|state.S_MM_IDLE~regout\,
	datad => \M2_unit|MM_unit_CS|Selector17~0_combout\,
	combout => \M2_unit|MM_unit_CS|Selector17~1_combout\);

-- Location: LCCOMB_X40_Y24_N24
\M1_unit|WideOr55~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr55~0_combout\ = (!\M1_unit|state.S_RUN_5~regout\ & (!\M1_unit|state.S_END_LINE_2~regout\ & (!\M1_unit|state.S_RUN_2~regout\ & !\M1_unit|state.S_START_LINE_9~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_RUN_5~regout\,
	datab => \M1_unit|state.S_END_LINE_2~regout\,
	datac => \M1_unit|state.S_RUN_2~regout\,
	datad => \M1_unit|state.S_START_LINE_9~regout\,
	combout => \M1_unit|WideOr55~0_combout\);

-- Location: LCFF_X34_Y24_N17
\M1_unit|Y_buff[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_buff[0]~feeder_combout\,
	ena => \M1_unit|Y_buff[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_buff\(0));

-- Location: LCFF_X34_Y24_N19
\M1_unit|Y_buff[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_buff[1]~feeder_combout\,
	ena => \M1_unit|Y_buff[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_buff\(1));

-- Location: LCCOMB_X38_Y24_N10
\M1_unit|Selector198~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector198~0_combout\ = (\M1_unit|state.S_END_LINE_2~regout\ & (\M1_unit|Y_buff\(1))) # (!\M1_unit|state.S_END_LINE_2~regout\ & ((\M1_unit|state.S_RUN_2~regout\ & (\M1_unit|Y_buff\(1))) # (!\M1_unit|state.S_RUN_2~regout\ & 
-- ((\SRAM_unit|SRAM_read_data\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_buff\(1),
	datab => \SRAM_unit|SRAM_read_data\(9),
	datac => \M1_unit|state.S_END_LINE_2~regout\,
	datad => \M1_unit|state.S_RUN_2~regout\,
	combout => \M1_unit|Selector198~0_combout\);

-- Location: LCFF_X34_Y24_N29
\M1_unit|Y_buff[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_buff[2]~feeder_combout\,
	ena => \M1_unit|Y_buff[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_buff\(2));

-- Location: LCFF_X34_Y24_N1
\M1_unit|Y_buff[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_buff[4]~feeder_combout\,
	ena => \M1_unit|Y_buff[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_buff\(4));

-- Location: LCCOMB_X40_Y24_N14
\M1_unit|Selector195~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector195~0_combout\ = (\M1_unit|state.S_RUN_2~regout\ & (((\M1_unit|Y_buff\(4))))) # (!\M1_unit|state.S_RUN_2~regout\ & ((\M1_unit|state.S_END_LINE_2~regout\ & ((\M1_unit|Y_buff\(4)))) # (!\M1_unit|state.S_END_LINE_2~regout\ & 
-- (\SRAM_unit|SRAM_read_data\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_RUN_2~regout\,
	datab => \SRAM_unit|SRAM_read_data\(12),
	datac => \M1_unit|state.S_END_LINE_2~regout\,
	datad => \M1_unit|Y_buff\(4),
	combout => \M1_unit|Selector195~0_combout\);

-- Location: LCFF_X42_Y23_N25
\M1_unit|FIR_unit|FIR_BUFF_U[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|FIR_accum_before[12]~8_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|FIR_unit|FIR_BUFF_U[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_BUFF_U\(4));

-- Location: LCFF_X34_Y24_N13
\M1_unit|Y_buff[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_buff[6]~feeder_combout\,
	ena => \M1_unit|Y_buff[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_buff\(6));

-- Location: LCCOMB_X40_Y24_N26
\M1_unit|Selector193~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector193~0_combout\ = (\M1_unit|state.S_END_LINE_2~regout\ & (((\M1_unit|Y_buff\(6))))) # (!\M1_unit|state.S_END_LINE_2~regout\ & ((\M1_unit|state.S_RUN_2~regout\ & ((\M1_unit|Y_buff\(6)))) # (!\M1_unit|state.S_RUN_2~regout\ & 
-- (\SRAM_unit|SRAM_read_data\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(14),
	datab => \M1_unit|state.S_END_LINE_2~regout\,
	datac => \M1_unit|state.S_RUN_2~regout\,
	datad => \M1_unit|Y_buff\(6),
	combout => \M1_unit|Selector193~0_combout\);

-- Location: LCFF_X42_Y22_N1
\M1_unit|FIR_unit|FIR_BUFF_U[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|FIR_accum_before[16]~16_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|FIR_unit|FIR_BUFF_U[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_BUFF_U\(8));

-- Location: LCCOMB_X42_Y25_N0
\M1_unit|Selector223~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector223~0_combout\ = (\M1_unit|FIR_unit|FIR_BUFF_U\(8) & ((\M1_unit|state.S_END_LINE_2~regout\) # (\M1_unit|state.S_RUN_2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|FIR_BUFF_U\(8),
	datab => \M1_unit|state.S_END_LINE_2~regout\,
	datad => \M1_unit|state.S_RUN_2~regout\,
	combout => \M1_unit|Selector223~0_combout\);

-- Location: LCFF_X38_Y22_N31
\M1_unit|FIR_unit|FIR_BUFF_V[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|FIR_unit|FIR_accum_before[16]~16_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|FIR_unit|FIR_BUFF_V[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_BUFF_V\(8));

-- Location: LCCOMB_X38_Y22_N30
\M1_unit|Selector255~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector255~0_combout\ = (\M1_unit|FIR_unit|FIR_BUFF_V\(8) & ((\M1_unit|state.S_RUN_2~regout\) # (\M1_unit|state.S_END_LINE_2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|state.S_RUN_2~regout\,
	datac => \M1_unit|FIR_unit|FIR_BUFF_V\(8),
	datad => \M1_unit|state.S_END_LINE_2~regout\,
	combout => \M1_unit|Selector255~0_combout\);

-- Location: LCFF_X42_Y22_N3
\M1_unit|FIR_unit|FIR_BUFF_U[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|FIR_accum_before[17]~18_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|FIR_unit|FIR_BUFF_U[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_BUFF_U\(9));

-- Location: LCFF_X41_Y22_N9
\M1_unit|FIR_unit|FIR_BUFF_U[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|FIR_unit|FIR_accum_before[18]~20_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|FIR_unit|FIR_BUFF_U[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_BUFF_U\(10));

-- Location: LCCOMB_X41_Y22_N8
\M1_unit|Selector221~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector221~0_combout\ = (\M1_unit|FIR_unit|FIR_BUFF_U\(10) & ((\M1_unit|state.S_RUN_2~regout\) # (\M1_unit|state.S_END_LINE_2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_RUN_2~regout\,
	datac => \M1_unit|FIR_unit|FIR_BUFF_U\(10),
	datad => \M1_unit|state.S_END_LINE_2~regout\,
	combout => \M1_unit|Selector221~0_combout\);

-- Location: LCFF_X42_Y22_N5
\M1_unit|FIR_unit|FIR_BUFF_V[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|FIR_accum_before[18]~20_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|FIR_unit|FIR_BUFF_V[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_BUFF_V\(10));

-- Location: LCCOMB_X42_Y25_N28
\M1_unit|Selector253~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector253~0_combout\ = (\M1_unit|FIR_unit|FIR_BUFF_V\(10) & ((\M1_unit|state.S_END_LINE_2~regout\) # (\M1_unit|state.S_RUN_2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|FIR_BUFF_V\(10),
	datab => \M1_unit|state.S_END_LINE_2~regout\,
	datad => \M1_unit|state.S_RUN_2~regout\,
	combout => \M1_unit|Selector253~0_combout\);

-- Location: LCFF_X41_Y22_N3
\M1_unit|FIR_unit|FIR_BUFF_U[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|FIR_unit|FIR_accum_before[19]~22_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|FIR_unit|FIR_BUFF_U[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_BUFF_U\(11));

-- Location: LCCOMB_X41_Y22_N2
\M1_unit|Selector220~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector220~0_combout\ = (\M1_unit|FIR_unit|FIR_BUFF_U\(11) & ((\M1_unit|state.S_RUN_2~regout\) # (\M1_unit|state.S_END_LINE_2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_RUN_2~regout\,
	datac => \M1_unit|FIR_unit|FIR_BUFF_U\(11),
	datad => \M1_unit|state.S_END_LINE_2~regout\,
	combout => \M1_unit|Selector220~0_combout\);

-- Location: LCFF_X42_Y22_N9
\M1_unit|FIR_unit|FIR_BUFF_V[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|FIR_accum_before[20]~24_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|FIR_unit|FIR_BUFF_V[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_BUFF_V\(12));

-- Location: LCCOMB_X42_Y25_N16
\M1_unit|Selector251~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector251~0_combout\ = (\M1_unit|FIR_unit|FIR_BUFF_V\(12) & ((\M1_unit|state.S_END_LINE_2~regout\) # (\M1_unit|state.S_RUN_2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|FIR_BUFF_V\(12),
	datac => \M1_unit|state.S_END_LINE_2~regout\,
	datad => \M1_unit|state.S_RUN_2~regout\,
	combout => \M1_unit|Selector251~0_combout\);

-- Location: LCFF_X42_Y22_N11
\M1_unit|FIR_unit|FIR_BUFF_U[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|FIR_accum_before[21]~26_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|FIR_unit|FIR_BUFF_U[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_BUFF_U\(13));

-- Location: LCFF_X41_Y22_N23
\M1_unit|FIR_unit|FIR_BUFF_U[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|FIR_unit|FIR_accum_before[23]~30_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|FIR_unit|FIR_BUFF_U[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_BUFF_U\(15));

-- Location: LCCOMB_X41_Y22_N22
\M1_unit|Selector216~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector216~0_combout\ = (\M1_unit|FIR_unit|FIR_BUFF_U\(15) & ((\M1_unit|state.S_RUN_2~regout\) # (\M1_unit|state.S_END_LINE_2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_RUN_2~regout\,
	datac => \M1_unit|FIR_unit|FIR_BUFF_U\(15),
	datad => \M1_unit|state.S_END_LINE_2~regout\,
	combout => \M1_unit|Selector216~0_combout\);

-- Location: LCFF_X42_Y22_N15
\M1_unit|FIR_unit|FIR_BUFF_V[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|FIR_accum_before[23]~30_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|FIR_unit|FIR_BUFF_V[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_BUFF_V\(15));

-- Location: LCCOMB_X42_Y25_N30
\M1_unit|Selector248~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector248~0_combout\ = (\M1_unit|FIR_unit|FIR_BUFF_V\(15) & ((\M1_unit|state.S_END_LINE_2~regout\) # (\M1_unit|state.S_RUN_2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|FIR_BUFF_V\(15),
	datab => \M1_unit|state.S_END_LINE_2~regout\,
	datad => \M1_unit|state.S_RUN_2~regout\,
	combout => \M1_unit|Selector248~0_combout\);

-- Location: LCFF_X42_Y22_N19
\M1_unit|FIR_unit|FIR_BUFF_U[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|FIR_accum_before[25]~34_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|FIR_unit|FIR_BUFF_U[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_BUFF_U\(17));

-- Location: LCFF_X38_Y22_N7
\M1_unit|FIR_unit|FIR_BUFF_V[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|FIR_unit|FIR_accum_before[26]~36_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|FIR_unit|FIR_BUFF_V[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_BUFF_V\(18));

-- Location: LCCOMB_X38_Y22_N6
\M1_unit|Selector245~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector245~0_combout\ = (\M1_unit|FIR_unit|FIR_BUFF_V\(18) & ((\M1_unit|state.S_RUN_2~regout\) # (\M1_unit|state.S_END_LINE_2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|state.S_RUN_2~regout\,
	datac => \M1_unit|FIR_unit|FIR_BUFF_V\(18),
	datad => \M1_unit|state.S_END_LINE_2~regout\,
	combout => \M1_unit|Selector245~0_combout\);

-- Location: LCFF_X42_Y22_N21
\M1_unit|FIR_unit|FIR_BUFF_U[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|FIR_accum_before[26]~36_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|FIR_unit|FIR_BUFF_U[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_BUFF_U\(18));

-- Location: LCCOMB_X42_Y25_N12
\M1_unit|Selector213~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector213~0_combout\ = (\M1_unit|FIR_unit|FIR_BUFF_U\(18) & ((\M1_unit|state.S_END_LINE_2~regout\) # (\M1_unit|state.S_RUN_2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|FIR_BUFF_U\(18),
	datac => \M1_unit|state.S_END_LINE_2~regout\,
	datad => \M1_unit|state.S_RUN_2~regout\,
	combout => \M1_unit|Selector213~0_combout\);

-- Location: LCFF_X38_Y22_N9
\M1_unit|FIR_unit|FIR_BUFF_V[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|FIR_unit|FIR_accum_before[27]~38_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|FIR_unit|FIR_BUFF_V[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_BUFF_V\(19));

-- Location: LCCOMB_X38_Y22_N8
\M1_unit|Selector244~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector244~0_combout\ = (\M1_unit|FIR_unit|FIR_BUFF_V\(19) & ((\M1_unit|state.S_RUN_2~regout\) # (\M1_unit|state.S_END_LINE_2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|state.S_RUN_2~regout\,
	datac => \M1_unit|FIR_unit|FIR_BUFF_V\(19),
	datad => \M1_unit|state.S_END_LINE_2~regout\,
	combout => \M1_unit|Selector244~0_combout\);

-- Location: LCFF_X42_Y22_N23
\M1_unit|FIR_unit|FIR_BUFF_U[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|FIR_accum_before[27]~38_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|FIR_unit|FIR_BUFF_U[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_BUFF_U\(19));

-- Location: LCCOMB_X42_Y25_N14
\M1_unit|Selector212~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector212~0_combout\ = (\M1_unit|FIR_unit|FIR_BUFF_U\(19) & ((\M1_unit|state.S_END_LINE_2~regout\) # (\M1_unit|state.S_RUN_2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|FIR_BUFF_U\(19),
	datac => \M1_unit|state.S_END_LINE_2~regout\,
	datad => \M1_unit|state.S_RUN_2~regout\,
	combout => \M1_unit|Selector212~0_combout\);

-- Location: LCFF_X42_Y22_N25
\M1_unit|FIR_unit|FIR_BUFF_V[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|FIR_accum_before[28]~40_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|FIR_unit|FIR_BUFF_V[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_BUFF_V\(20));

-- Location: LCCOMB_X42_Y25_N24
\M1_unit|Selector243~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector243~0_combout\ = (\M1_unit|FIR_unit|FIR_BUFF_V\(20) & ((\M1_unit|state.S_END_LINE_2~regout\) # (\M1_unit|state.S_RUN_2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|state.S_END_LINE_2~regout\,
	datac => \M1_unit|FIR_unit|FIR_BUFF_V\(20),
	datad => \M1_unit|state.S_RUN_2~regout\,
	combout => \M1_unit|Selector243~0_combout\);

-- Location: LCFF_X38_Y22_N3
\M1_unit|FIR_unit|FIR_BUFF_V[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|FIR_unit|FIR_accum_before[29]~42_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|FIR_unit|FIR_BUFF_V[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_BUFF_V\(21));

-- Location: LCCOMB_X38_Y22_N2
\M1_unit|Selector242~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector242~0_combout\ = (\M1_unit|FIR_unit|FIR_BUFF_V\(21) & ((\M1_unit|state.S_RUN_2~regout\) # (\M1_unit|state.S_END_LINE_2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|state.S_RUN_2~regout\,
	datac => \M1_unit|FIR_unit|FIR_BUFF_V\(21),
	datad => \M1_unit|state.S_END_LINE_2~regout\,
	combout => \M1_unit|Selector242~0_combout\);

-- Location: LCFF_X42_Y22_N27
\M1_unit|FIR_unit|FIR_BUFF_U[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|FIR_accum_before[29]~42_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|FIR_unit|FIR_BUFF_U[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_BUFF_U\(21));

-- Location: LCCOMB_X42_Y25_N26
\M1_unit|Selector210~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector210~0_combout\ = (\M1_unit|FIR_unit|FIR_BUFF_U\(21) & ((\M1_unit|state.S_END_LINE_2~regout\) # (\M1_unit|state.S_RUN_2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|FIR_BUFF_U\(21),
	datac => \M1_unit|state.S_END_LINE_2~regout\,
	datad => \M1_unit|state.S_RUN_2~regout\,
	combout => \M1_unit|Selector210~0_combout\);

-- Location: LCFF_X42_Y22_N29
\M1_unit|FIR_unit|FIR_BUFF_V[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|FIR_accum_before[30]~44_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|FIR_unit|FIR_BUFF_V[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_BUFF_V\(22));

-- Location: LCCOMB_X42_Y25_N20
\M1_unit|Selector241~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector241~0_combout\ = (\M1_unit|FIR_unit|FIR_BUFF_V\(22) & ((\M1_unit|state.S_END_LINE_2~regout\) # (\M1_unit|state.S_RUN_2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|FIR_BUFF_V\(22),
	datac => \M1_unit|state.S_END_LINE_2~regout\,
	datad => \M1_unit|state.S_RUN_2~regout\,
	combout => \M1_unit|Selector241~0_combout\);

-- Location: LCFF_X41_Y22_N13
\M1_unit|FIR_unit|FIR_BUFF_U[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|FIR_unit|FIR_accum_before[30]~44_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|FIR_unit|FIR_BUFF_U[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_BUFF_U\(22));

-- Location: LCCOMB_X41_Y22_N12
\M1_unit|Selector209~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector209~0_combout\ = (\M1_unit|FIR_unit|FIR_BUFF_U\(22) & ((\M1_unit|state.S_RUN_2~regout\) # (\M1_unit|state.S_END_LINE_2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_RUN_2~regout\,
	datac => \M1_unit|FIR_unit|FIR_BUFF_U\(22),
	datad => \M1_unit|state.S_END_LINE_2~regout\,
	combout => \M1_unit|Selector209~0_combout\);

-- Location: LCFF_X42_Y22_N31
\M1_unit|FIR_unit|FIR_BUFF_U[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|FIR_accum_before[31]~46_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|FIR_unit|FIR_BUFF_U[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_BUFF_U\(23));

-- Location: LCCOMB_X38_Y24_N0
\M1_unit|Selector208~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector208~0_combout\ = (\M1_unit|FIR_unit|FIR_BUFF_U\(23) & ((\M1_unit|state.S_END_LINE_2~regout\) # (\M1_unit|state.S_RUN_2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|state.S_END_LINE_2~regout\,
	datac => \M1_unit|state.S_RUN_2~regout\,
	datad => \M1_unit|FIR_unit|FIR_BUFF_U\(23),
	combout => \M1_unit|Selector208~0_combout\);

-- Location: LCCOMB_X40_Y17_N0
\M2_unit|MM_unit_CS|product~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~0_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~12_combout\)) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add3~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~12_combout\,
	datad => \M2_unit|MM_unit_CS|Add3~48_combout\,
	combout => \M2_unit|MM_unit_CS|product~0_combout\);

-- Location: LCCOMB_X42_Y15_N16
\M2_unit|MM_unit_CS|product~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~1_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~10_combout\)) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add3~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datab => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~10_combout\,
	datad => \M2_unit|MM_unit_CS|Add3~46_combout\,
	combout => \M2_unit|MM_unit_CS|product~1_combout\);

-- Location: LCCOMB_X42_Y15_N2
\M2_unit|MM_unit_CS|product~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~2_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~8_combout\)) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add3~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~8_combout\,
	datad => \M2_unit|MM_unit_CS|Add3~44_combout\,
	combout => \M2_unit|MM_unit_CS|product~2_combout\);

-- Location: LCCOMB_X42_Y15_N28
\M2_unit|MM_unit_CS|product~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~7_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(17))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add3~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(17),
	datac => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CS|Add3~34_combout\,
	combout => \M2_unit|MM_unit_CS|product~7_combout\);

-- Location: LCCOMB_X42_Y15_N10
\M2_unit|MM_unit_CS|product~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~10_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(14)))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add3~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Add3~28_combout\,
	datad => \M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(14),
	combout => \M2_unit|MM_unit_CS|product~10_combout\);

-- Location: LCCOMB_X42_Y15_N22
\M2_unit|MM_unit_CS|product~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~12_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(12))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add3~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datab => \M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(12),
	datad => \M2_unit|MM_unit_CS|Add3~24_combout\,
	combout => \M2_unit|MM_unit_CS|product~12_combout\);

-- Location: LCCOMB_X38_Y16_N24
\M2_unit|MM_unit_CS|product~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~13_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(11))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add3~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(11),
	datab => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CS|Add3~22_combout\,
	combout => \M2_unit|MM_unit_CS|product~13_combout\);

-- Location: LCCOMB_X38_Y16_N10
\M2_unit|MM_unit_CS|product~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~14_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(10))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add3~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(10),
	datac => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CS|Add3~20_combout\,
	combout => \M2_unit|MM_unit_CS|product~14_combout\);

-- Location: LCCOMB_X38_Y16_N14
\M2_unit|MM_unit_CS|product~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~16_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(8))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add3~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(8),
	datab => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CS|Add3~16_combout\,
	combout => \M2_unit|MM_unit_CS|product~16_combout\);

-- Location: LCCOMB_X38_Y16_N16
\M2_unit|MM_unit_CS|product~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~17_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(7))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add3~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(7),
	datac => \M2_unit|MM_unit_CS|Add3~14_combout\,
	datad => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	combout => \M2_unit|MM_unit_CS|product~17_combout\);

-- Location: LCCOMB_X38_Y16_N4
\M2_unit|MM_unit_CS|product~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~19_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(5))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add3~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(5),
	datad => \M2_unit|MM_unit_CS|Add3~10_combout\,
	combout => \M2_unit|MM_unit_CS|product~19_combout\);

-- Location: LCCOMB_X38_Y16_N30
\M2_unit|MM_unit_CS|product~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~20_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(4)))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add3~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Add3~8_combout\,
	datab => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(4),
	combout => \M2_unit|MM_unit_CS|product~20_combout\);

-- Location: LCCOMB_X38_Y16_N0
\M2_unit|MM_unit_CS|product~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~21_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(3)))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add3~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Add3~6_combout\,
	datab => \M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(3),
	datad => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	combout => \M2_unit|MM_unit_CS|product~21_combout\);

-- Location: LCCOMB_X38_Y16_N2
\M2_unit|MM_unit_CS|product~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~22_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(2)))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add3~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|Add3~4_combout\,
	datac => \M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(2),
	datad => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	combout => \M2_unit|MM_unit_CS|product~22_combout\);

-- Location: LCCOMB_X38_Y16_N20
\M2_unit|MM_unit_CS|product~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~23_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(1))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(1),
	datab => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CS|Add3~2_combout\,
	combout => \M2_unit|MM_unit_CS|product~23_combout\);

-- Location: LCCOMB_X38_Y16_N8
\M2_unit|MM_unit_CS|product~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~25_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~12_combout\)) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add0~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~12_combout\,
	datad => \M2_unit|MM_unit_CS|Add0~48_combout\,
	combout => \M2_unit|MM_unit_CS|product~25_combout\);

-- Location: LCCOMB_X37_Y10_N0
\M2_unit|MM_unit_CS|product~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~26_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~10_combout\))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add0~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Add0~46_combout\,
	datad => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~10_combout\,
	combout => \M2_unit|MM_unit_CS|product~26_combout\);

-- Location: LCCOMB_X37_Y10_N28
\M2_unit|MM_unit_CS|product~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~28_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~6_combout\))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add0~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Add0~42_combout\,
	datad => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~6_combout\,
	combout => \M2_unit|MM_unit_CS|product~28_combout\);

-- Location: LCCOMB_X37_Y10_N14
\M2_unit|MM_unit_CS|product~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~29_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~4_combout\))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add0~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Add0~40_combout\,
	datad => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~4_combout\,
	combout => \M2_unit|MM_unit_CS|product~29_combout\);

-- Location: LCCOMB_X37_Y10_N12
\M2_unit|MM_unit_CS|product~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~32_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(17)))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add0~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Add0~34_combout\,
	datad => \M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(17),
	combout => \M2_unit|MM_unit_CS|product~32_combout\);

-- Location: LCCOMB_X37_Y10_N24
\M2_unit|MM_unit_CS|product~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~34_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(15))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(15),
	datab => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CS|Add0~30_combout\,
	combout => \M2_unit|MM_unit_CS|product~34_combout\);

-- Location: LCCOMB_X37_Y10_N20
\M2_unit|MM_unit_CS|product~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~36_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(13)))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add0~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Add0~26_combout\,
	datab => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(13),
	combout => \M2_unit|MM_unit_CS|product~36_combout\);

-- Location: LCCOMB_X37_Y10_N8
\M2_unit|MM_unit_CS|product~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~38_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(11)))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add0~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Add0~22_combout\,
	datad => \M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(11),
	combout => \M2_unit|MM_unit_CS|product~38_combout\);

-- Location: LCCOMB_X37_Y11_N24
\M2_unit|MM_unit_CS|product~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~39_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(10))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(10),
	datac => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CS|Add0~20_combout\,
	combout => \M2_unit|MM_unit_CS|product~39_combout\);

-- Location: LCCOMB_X37_Y11_N2
\M2_unit|MM_unit_CS|product~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~40_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(9))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(9),
	datad => \M2_unit|MM_unit_CS|Add0~18_combout\,
	combout => \M2_unit|MM_unit_CS|product~40_combout\);

-- Location: LCCOMB_X37_Y11_N30
\M2_unit|MM_unit_CS|product~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~42_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(7))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(7),
	datab => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Add0~14_combout\,
	combout => \M2_unit|MM_unit_CS|product~42_combout\);

-- Location: LCCOMB_X37_Y11_N18
\M2_unit|MM_unit_CS|product~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~44_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(5)))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Add0~10_combout\,
	datad => \M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(5),
	combout => \M2_unit|MM_unit_CS|product~44_combout\);

-- Location: LCCOMB_X37_Y11_N4
\M2_unit|MM_unit_CS|product~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~45_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(4)))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|Add0~8_combout\,
	datac => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(4),
	combout => \M2_unit|MM_unit_CS|product~45_combout\);

-- Location: LCCOMB_X37_Y11_N14
\M2_unit|MM_unit_CS|product~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~46_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(3)))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Add0~6_combout\,
	datac => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(3),
	combout => \M2_unit|MM_unit_CS|product~46_combout\);

-- Location: LCCOMB_X37_Y11_N8
\M2_unit|MM_unit_CS|product~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~47_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(2))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(2),
	datad => \M2_unit|MM_unit_CS|Add0~4_combout\,
	combout => \M2_unit|MM_unit_CS|product~47_combout\);

-- Location: LCCOMB_X37_Y11_N26
\M2_unit|MM_unit_CS|product~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~48_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(1)))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Add0~2_combout\,
	datab => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(1),
	combout => \M2_unit|MM_unit_CS|product~48_combout\);

-- Location: LCCOMB_X37_Y11_N12
\M2_unit|MM_unit_CS|product~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~49_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(0)))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Add0~0_combout\,
	datad => \M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(0),
	combout => \M2_unit|MM_unit_CS|product~49_combout\);

-- Location: LCCOMB_X37_Y11_N6
\M2_unit|MM_unit_CS|product~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~50_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~12_combout\)) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add1~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~12_combout\,
	datad => \M2_unit|MM_unit_CS|Add1~48_combout\,
	combout => \M2_unit|MM_unit_CS|product~50_combout\);

-- Location: LCCOMB_X37_Y11_N0
\M2_unit|MM_unit_CS|product~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~51_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~10_combout\)) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add1~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~10_combout\,
	datad => \M2_unit|MM_unit_CS|Add1~46_combout\,
	combout => \M2_unit|MM_unit_CS|product~51_combout\);

-- Location: LCCOMB_X36_Y15_N8
\M2_unit|MM_unit_CS|product~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~52_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~8_combout\))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add1~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Add1~44_combout\,
	datad => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~8_combout\,
	combout => \M2_unit|MM_unit_CS|product~52_combout\);

-- Location: LCCOMB_X36_Y15_N18
\M2_unit|MM_unit_CS|product~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~53_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~6_combout\))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add1~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|Add1~42_combout\,
	datac => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~6_combout\,
	datad => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	combout => \M2_unit|MM_unit_CS|product~53_combout\);

-- Location: LCCOMB_X36_Y15_N12
\M2_unit|MM_unit_CS|product~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~54_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~4_combout\))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add1~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Add1~40_combout\,
	datad => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~4_combout\,
	combout => \M2_unit|MM_unit_CS|product~54_combout\);

-- Location: LCCOMB_X36_Y15_N30
\M2_unit|MM_unit_CS|product~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~55_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~2_combout\)) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add1~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~2_combout\,
	datac => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CS|Add1~38_combout\,
	combout => \M2_unit|MM_unit_CS|product~55_combout\);

-- Location: LCCOMB_X36_Y15_N26
\M2_unit|MM_unit_CS|product~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~57_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(17))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add1~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(17),
	datad => \M2_unit|MM_unit_CS|Add1~34_combout\,
	combout => \M2_unit|MM_unit_CS|product~57_combout\);

-- Location: LCCOMB_X36_Y15_N20
\M2_unit|MM_unit_CS|product~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~58_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(16))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add1~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(16),
	datab => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Add1~32_combout\,
	combout => \M2_unit|MM_unit_CS|product~58_combout\);

-- Location: LCCOMB_X36_Y15_N0
\M2_unit|MM_unit_CS|product~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~60_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(14))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add1~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(14),
	datac => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CS|Add1~28_combout\,
	combout => \M2_unit|MM_unit_CS|product~60_combout\);

-- Location: LCCOMB_X36_Y15_N2
\M2_unit|MM_unit_CS|product~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~61_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(13))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add1~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(13),
	datac => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CS|Add1~26_combout\,
	combout => \M2_unit|MM_unit_CS|product~61_combout\);

-- Location: LCCOMB_X36_Y15_N4
\M2_unit|MM_unit_CS|product~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~62_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(12)))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add1~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Add1~24_combout\,
	datac => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(12),
	combout => \M2_unit|MM_unit_CS|product~62_combout\);

-- Location: LCCOMB_X36_Y15_N6
\M2_unit|MM_unit_CS|product~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~63_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(11))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add1~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(11),
	datad => \M2_unit|MM_unit_CS|Add1~22_combout\,
	combout => \M2_unit|MM_unit_CS|product~63_combout\);

-- Location: LCCOMB_X36_Y15_N16
\M2_unit|MM_unit_CS|product~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~64_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(10))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add1~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(10),
	datac => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CS|Add1~20_combout\,
	combout => \M2_unit|MM_unit_CS|product~64_combout\);

-- Location: LCCOMB_X38_Y12_N26
\M2_unit|MM_unit_CS|product~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~66_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(8)))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add1~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Add1~16_combout\,
	datad => \M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(8),
	combout => \M2_unit|MM_unit_CS|product~66_combout\);

-- Location: LCCOMB_X38_Y12_N4
\M2_unit|MM_unit_CS|product~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~67_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(7))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add1~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(7),
	datad => \M2_unit|MM_unit_CS|Add1~14_combout\,
	combout => \M2_unit|MM_unit_CS|product~67_combout\);

-- Location: LCCOMB_X38_Y12_N14
\M2_unit|MM_unit_CS|product~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~73_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(1)))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Add1~2_combout\,
	datad => \M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(1),
	combout => \M2_unit|MM_unit_CS|product~73_combout\);

-- Location: LCCOMB_X38_Y12_N20
\M2_unit|MM_unit_CS|product~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~76_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~10_combout\)) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add2~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~10_combout\,
	datad => \M2_unit|MM_unit_CS|Add2~46_combout\,
	combout => \M2_unit|MM_unit_CS|product~76_combout\);

-- Location: LCCOMB_X38_Y12_N22
\M2_unit|MM_unit_CS|product~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~77_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~8_combout\)) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add2~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~8_combout\,
	datad => \M2_unit|MM_unit_CS|Add2~44_combout\,
	combout => \M2_unit|MM_unit_CS|product~77_combout\);

-- Location: LCCOMB_X43_Y12_N8
\M2_unit|MM_unit_CS|product~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~78_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~6_combout\))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add2~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Add2~42_combout\,
	datac => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~6_combout\,
	combout => \M2_unit|MM_unit_CS|product~78_combout\);

-- Location: LCCOMB_X43_Y12_N10
\M2_unit|MM_unit_CS|product~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~79_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~4_combout\))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add2~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|Add2~40_combout\,
	datac => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~4_combout\,
	combout => \M2_unit|MM_unit_CS|product~79_combout\);

-- Location: LCCOMB_X43_Y12_N20
\M2_unit|MM_unit_CS|product~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~80_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~2_combout\))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add2~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Add2~38_combout\,
	datac => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~2_combout\,
	combout => \M2_unit|MM_unit_CS|product~80_combout\);

-- Location: LCCOMB_X43_Y12_N22
\M2_unit|MM_unit_CS|product~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~81_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~0_combout\))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add2~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Add2~36_combout\,
	datac => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~0_combout\,
	combout => \M2_unit|MM_unit_CS|product~81_combout\);

-- Location: LCCOMB_X43_Y12_N16
\M2_unit|MM_unit_CS|product~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~82_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(17)))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add2~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Add2~34_combout\,
	datab => \M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(17),
	datac => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	combout => \M2_unit|MM_unit_CS|product~82_combout\);

-- Location: LCCOMB_X43_Y12_N26
\M2_unit|MM_unit_CS|product~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~83_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(16)))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add2~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Add2~32_combout\,
	datab => \M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(16),
	datac => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	combout => \M2_unit|MM_unit_CS|product~83_combout\);

-- Location: LCCOMB_X43_Y12_N24
\M2_unit|MM_unit_CS|product~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~86_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(13))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add2~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(13),
	datac => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CS|Add2~26_combout\,
	combout => \M2_unit|MM_unit_CS|product~86_combout\);

-- Location: LCCOMB_X43_Y12_N12
\M2_unit|MM_unit_CS|product~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~88_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(11))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add2~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(11),
	datac => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CS|Add2~22_combout\,
	combout => \M2_unit|MM_unit_CS|product~88_combout\);

-- Location: LCCOMB_X41_Y14_N18
\M2_unit|MM_unit_CS|product~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~92_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(7)))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add2~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Add2~14_combout\,
	datad => \M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(7),
	combout => \M2_unit|MM_unit_CS|product~92_combout\);

-- Location: LCCOMB_X41_Y14_N0
\M2_unit|MM_unit_CS|product~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~99_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(0))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(0),
	datac => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CS|Add2~0_combout\,
	combout => \M2_unit|MM_unit_CS|product~99_combout\);

-- Location: LCCOMB_X41_Y14_N10
\M2_unit|MM_unit_CS|product~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~100_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~14_combout\)) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add0~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~14_combout\,
	datac => \M2_unit|MM_unit_CS|Add0~50_combout\,
	datad => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	combout => \M2_unit|MM_unit_CS|product~100_combout\);

-- Location: LCCOMB_X41_Y14_N6
\M2_unit|MM_unit_CS|product~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~102_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~14_combout\)) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add1~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~14_combout\,
	datac => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CS|Add1~50_combout\,
	combout => \M2_unit|MM_unit_CS|product~102_combout\);

-- Location: LCCOMB_X41_Y14_N8
\M2_unit|MM_unit_CS|product~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~103_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~14_combout\))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add2~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Add2~50_combout\,
	datac => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~14_combout\,
	combout => \M2_unit|MM_unit_CS|product~103_combout\);

-- Location: LCCOMB_X41_Y11_N10
\M2_unit|MM_unit_CS|product~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~105_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~16_combout\)) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add3~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~16_combout\,
	datac => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CS|Add3~52_combout\,
	combout => \M2_unit|MM_unit_CS|product~105_combout\);

-- Location: LCCOMB_X41_Y11_N12
\M2_unit|MM_unit_CS|product~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~106_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~16_combout\)) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add1~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~16_combout\,
	datad => \M2_unit|MM_unit_CS|Add1~52_combout\,
	combout => \M2_unit|MM_unit_CS|product~106_combout\);

-- Location: LCCOMB_X41_Y11_N14
\M2_unit|MM_unit_CS|product~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~107_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~16_combout\))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add2~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|Add2~52_combout\,
	datac => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~16_combout\,
	combout => \M2_unit|MM_unit_CS|product~107_combout\);

-- Location: LCCOMB_X41_Y11_N24
\M2_unit|MM_unit_CS|product~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~108_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~18_combout\)) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add0~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datab => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~18_combout\,
	datad => \M2_unit|MM_unit_CS|Add0~54_combout\,
	combout => \M2_unit|MM_unit_CS|product~108_combout\);

-- Location: LCCOMB_X38_Y19_N0
\M2_unit|MM_unit_CS|product~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~110_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~18_combout\)) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add1~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~18_combout\,
	datad => \M2_unit|MM_unit_CS|Add1~54_combout\,
	combout => \M2_unit|MM_unit_CS|product~110_combout\);

-- Location: LCCOMB_X41_Y11_N28
\M2_unit|MM_unit_CS|product~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~111_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~18_combout\)) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add2~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~18_combout\,
	datad => \M2_unit|MM_unit_CS|Add2~54_combout\,
	combout => \M2_unit|MM_unit_CS|product~111_combout\);

-- Location: LCCOMB_X40_Y10_N0
\M2_unit|MM_unit_CS|product~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~113_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~20_combout\))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add0~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Add0~56_combout\,
	datab => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~20_combout\,
	combout => \M2_unit|MM_unit_CS|product~113_combout\);

-- Location: LCCOMB_X41_Y11_N22
\M2_unit|MM_unit_CS|product~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~114_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~20_combout\))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add1~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datab => \M2_unit|MM_unit_CS|Add1~56_combout\,
	datac => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~20_combout\,
	combout => \M2_unit|MM_unit_CS|product~114_combout\);

-- Location: LCCOMB_X41_Y11_N0
\M2_unit|MM_unit_CS|product~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~115_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~20_combout\))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add2~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|Add2~56_combout\,
	datac => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~20_combout\,
	combout => \M2_unit|MM_unit_CS|product~115_combout\);

-- Location: LCCOMB_X36_Y15_N10
\M2_unit|MM_unit_CS|product~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~116_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~22_combout\)) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add3~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~22_combout\,
	datac => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CS|Add3~58_combout\,
	combout => \M2_unit|MM_unit_CS|product~116_combout\);

-- Location: LCCOMB_X43_Y12_N2
\M2_unit|MM_unit_CS|product~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~118_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~22_combout\)) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add1~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~22_combout\,
	datad => \M2_unit|MM_unit_CS|Add1~58_combout\,
	combout => \M2_unit|MM_unit_CS|product~118_combout\);

-- Location: LCCOMB_X38_Y16_N18
\M2_unit|MM_unit_CS|product~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~120_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~24_combout\))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add0~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Add0~60_combout\,
	datad => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~24_combout\,
	combout => \M2_unit|MM_unit_CS|product~120_combout\);

-- Location: LCCOMB_X34_Y15_N6
\M2_unit|MM_unit_CS|product~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~121_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~24_combout\)) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add3~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~24_combout\,
	datad => \M2_unit|MM_unit_CS|Add3~60_combout\,
	combout => \M2_unit|MM_unit_CS|product~121_combout\);

-- Location: LCCOMB_X42_Y15_N8
\M2_unit|MM_unit_CS|product~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~123_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~24_combout\)) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add2~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~24_combout\,
	datad => \M2_unit|MM_unit_CS|Add2~60_combout\,
	combout => \M2_unit|MM_unit_CS|product~123_combout\);

-- Location: LCCOMB_X41_Y11_N4
\M2_unit|MM_unit_CS|product~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~126_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~26_combout\))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add1~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Add1~62_combout\,
	datad => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~26_combout\,
	combout => \M2_unit|MM_unit_CS|product~126_combout\);

-- Location: LCCOMB_X37_Y11_N10
\M2_unit|MM_unit_CS|product~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~127_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~26_combout\)) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add2~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~26_combout\,
	datad => \M2_unit|MM_unit_CS|Add2~62_combout\,
	combout => \M2_unit|MM_unit_CS|product~127_combout\);

-- Location: LCCOMB_X34_Y25_N18
\M1_unit|FIR_unit|V_SReg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg~0_combout\ = (\M1_unit|enable_U~regout\ & (\SRAM_unit|SRAM_read_data\(8))) # (!\M1_unit|enable_U~regout\ & ((\M1_unit|enable_V~regout\ & ((\M1_unit|FIR_unit|V_SReg[1][0]~regout\))) # (!\M1_unit|enable_V~regout\ & 
-- (\SRAM_unit|SRAM_read_data\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(8),
	datab => \M1_unit|enable_U~regout\,
	datac => \M1_unit|FIR_unit|V_SReg[1][0]~regout\,
	datad => \M1_unit|enable_V~regout\,
	combout => \M1_unit|FIR_unit|V_SReg~0_combout\);

-- Location: LCCOMB_X34_Y25_N16
\M1_unit|FIR_unit|V_SReg~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg~4_combout\ = (\M1_unit|enable_U~regout\ & (((\SRAM_unit|SRAM_read_data\(10))))) # (!\M1_unit|enable_U~regout\ & ((\M1_unit|enable_V~regout\ & (\M1_unit|FIR_unit|V_SReg[1][2]~regout\)) # (!\M1_unit|enable_V~regout\ & 
-- ((\SRAM_unit|SRAM_read_data\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|V_SReg[1][2]~regout\,
	datab => \SRAM_unit|SRAM_read_data\(10),
	datac => \M1_unit|enable_U~regout\,
	datad => \M1_unit|enable_V~regout\,
	combout => \M1_unit|FIR_unit|V_SReg~4_combout\);

-- Location: LCCOMB_X32_Y22_N12
\M1_unit|FIR_unit|U_SReg~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_SReg~3_combout\ = (\M1_unit|line_start~regout\ & (\M1_unit|FIR_unit|U_SReg[3][2]~regout\)) # (!\M1_unit|line_start~regout\ & ((\M1_unit|FIR_unit|U_SReg[2][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_SReg[3][2]~regout\,
	datab => \M1_unit|FIR_unit|U_SReg[2][2]~regout\,
	datad => \M1_unit|line_start~regout\,
	combout => \M1_unit|FIR_unit|U_SReg~3_combout\);

-- Location: LCCOMB_X32_Y22_N4
\M1_unit|FIR_unit|U_SReg~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_SReg~7_combout\ = (\M1_unit|line_start~regout\ & ((\M1_unit|FIR_unit|U_SReg[3][6]~regout\))) # (!\M1_unit|line_start~regout\ & (\M1_unit|FIR_unit|U_SReg[2][6]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|U_SReg[2][6]~regout\,
	datac => \M1_unit|FIR_unit|U_SReg[3][6]~regout\,
	datad => \M1_unit|line_start~regout\,
	combout => \M1_unit|FIR_unit|U_SReg~7_combout\);

-- Location: LCCOMB_X36_Y24_N14
\M1_unit|Selector46~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector46~2_combout\ = (\M1_unit|SRAM_address[6]~11_combout\) # ((\M1_unit|state.S_END_LINE_3~regout\) # ((\M1_unit|Selector46~0_combout\ & \M1_unit|WideOr53~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_address[6]~11_combout\,
	datab => \M1_unit|Selector46~0_combout\,
	datac => \M1_unit|state.S_END_LINE_3~regout\,
	datad => \M1_unit|WideOr53~0_combout\,
	combout => \M1_unit|Selector46~2_combout\);

-- Location: LCCOMB_X33_Y25_N4
\M1_unit|FIR_unit|U_SReg~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_SReg~14_combout\ = (\M1_unit|enable_U~regout\ & (\M1_unit|FIR_unit|U_SReg[1][2]~regout\)) # (!\M1_unit|enable_U~regout\ & ((\SRAM_unit|SRAM_read_data\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|enable_U~regout\,
	datab => \M1_unit|FIR_unit|U_SReg[1][2]~regout\,
	datad => \SRAM_unit|SRAM_read_data\(10),
	combout => \M1_unit|FIR_unit|U_SReg~14_combout\);

-- Location: LCFF_X35_Y18_N25
\M2_unit|MM_unit_CT|P_write_enable\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|P_write_enable~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|P_write_enable~regout\);

-- Location: LCCOMB_X35_Y18_N2
\M2_unit|RAM1_write_enable~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM1_write_enable~0_combout\ = (\M2_unit|MM_unit_CT|P_write_enable~regout\ & \M2_unit|state.S_CT~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|MM_unit_CT|P_write_enable~regout\,
	datad => \M2_unit|state.S_CT~regout\,
	combout => \M2_unit|RAM1_write_enable~0_combout\);

-- Location: LCFF_X42_Y19_N17
\M2_unit|MM_unit_CT|P_write_data[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|P_write_data~10_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|P_write_data[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|P_write_data\(21));

-- Location: LCFF_X42_Y19_N25
\M2_unit|MM_unit_CT|P_write_data[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|P_write_data~34_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|P_write_data[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|P_write_data\(9));

-- Location: LCFF_X33_Y17_N13
\M2_unit|MM_unit_CT|P_write_data[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|P_write_data~38_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|P_write_data[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|P_write_data\(11));

-- Location: LCCOMB_X34_Y23_N20
\M1_unit|FIR_unit|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~4_combout\ = (\M1_unit|FIR_unit|sel_mul_in.11~regout\ & ((\M1_unit|FIR_unit|U_V~regout\ & ((\M1_unit|FIR_unit|V_SReg[3][0]~regout\))) # (!\M1_unit|FIR_unit|U_V~regout\ & (\M1_unit|FIR_unit|U_SReg[3][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_SReg[3][0]~regout\,
	datab => \M1_unit|FIR_unit|V_SReg[3][0]~regout\,
	datac => \M1_unit|FIR_unit|U_V~regout\,
	datad => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	combout => \M1_unit|FIR_unit|Add0~4_combout\);

-- Location: LCCOMB_X33_Y22_N0
\M1_unit|FIR_unit|Add0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~5_combout\ = (\M1_unit|FIR_unit|sel_mul_in.10~regout\ & ((\M1_unit|FIR_unit|U_SReg[4][0]~regout\) # ((\M1_unit|FIR_unit|U_V~regout\)))) # (!\M1_unit|FIR_unit|sel_mul_in.10~regout\ & (((\M1_unit|FIR_unit|U_SReg[5][0]~regout\ & 
-- !\M1_unit|FIR_unit|U_V~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_SReg[4][0]~regout\,
	datab => \M1_unit|FIR_unit|sel_mul_in.10~regout\,
	datac => \M1_unit|FIR_unit|U_SReg[5][0]~regout\,
	datad => \M1_unit|FIR_unit|U_V~regout\,
	combout => \M1_unit|FIR_unit|Add0~5_combout\);

-- Location: LCCOMB_X34_Y23_N24
\M1_unit|FIR_unit|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~6_combout\ = (\M1_unit|FIR_unit|U_V~regout\ & ((\M1_unit|FIR_unit|Add0~5_combout\ & ((\M1_unit|FIR_unit|V_SReg[4][0]~regout\))) # (!\M1_unit|FIR_unit|Add0~5_combout\ & (\M1_unit|FIR_unit|V_SReg[5][0]~regout\)))) # 
-- (!\M1_unit|FIR_unit|U_V~regout\ & (\M1_unit|FIR_unit|Add0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_V~regout\,
	datab => \M1_unit|FIR_unit|Add0~5_combout\,
	datac => \M1_unit|FIR_unit|V_SReg[5][0]~regout\,
	datad => \M1_unit|FIR_unit|V_SReg[4][0]~regout\,
	combout => \M1_unit|FIR_unit|Add0~6_combout\);

-- Location: LCCOMB_X34_Y23_N22
\M1_unit|FIR_unit|Add0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~7_combout\ = (\M1_unit|FIR_unit|Add0~4_combout\) # ((\M1_unit|FIR_unit|Add0~6_combout\ & !\M1_unit|FIR_unit|sel_mul_in.11~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Add0~4_combout\,
	datac => \M1_unit|FIR_unit|Add0~6_combout\,
	datad => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	combout => \M1_unit|FIR_unit|Add0~7_combout\);

-- Location: LCCOMB_X33_Y25_N30
\M1_unit|FIR_unit|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~10_combout\ = (\M1_unit|FIR_unit|sel_mul_in.11~regout\ & ((\M1_unit|FIR_unit|U_V~regout\ & ((\M1_unit|FIR_unit|V_SReg[2][1]~regout\))) # (!\M1_unit|FIR_unit|U_V~regout\ & (\M1_unit|FIR_unit|U_SReg[2][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_V~regout\,
	datab => \M1_unit|FIR_unit|U_SReg[2][1]~regout\,
	datac => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	datad => \M1_unit|FIR_unit|V_SReg[2][1]~regout\,
	combout => \M1_unit|FIR_unit|Add0~10_combout\);

-- Location: LCCOMB_X33_Y25_N0
\M1_unit|FIR_unit|Add0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~11_combout\ = (\M1_unit|FIR_unit|U_V~regout\ & (((\M1_unit|FIR_unit|sel_mul_in.10~regout\)))) # (!\M1_unit|FIR_unit|U_V~regout\ & ((\M1_unit|FIR_unit|sel_mul_in.10~regout\ & ((\M1_unit|FIR_unit|U_SReg[1][1]~regout\))) # 
-- (!\M1_unit|FIR_unit|sel_mul_in.10~regout\ & (\M1_unit|FIR_unit|U_SReg[0][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_V~regout\,
	datab => \M1_unit|FIR_unit|U_SReg[0][1]~regout\,
	datac => \M1_unit|FIR_unit|U_SReg[1][1]~regout\,
	datad => \M1_unit|FIR_unit|sel_mul_in.10~regout\,
	combout => \M1_unit|FIR_unit|Add0~11_combout\);

-- Location: LCCOMB_X33_Y25_N2
\M1_unit|FIR_unit|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~12_combout\ = (\M1_unit|FIR_unit|U_V~regout\ & ((\M1_unit|FIR_unit|Add0~11_combout\ & (\M1_unit|FIR_unit|V_SReg[1][1]~regout\)) # (!\M1_unit|FIR_unit|Add0~11_combout\ & ((\M1_unit|FIR_unit|V_SReg[0][1]~regout\))))) # 
-- (!\M1_unit|FIR_unit|U_V~regout\ & (((\M1_unit|FIR_unit|Add0~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|V_SReg[1][1]~regout\,
	datab => \M1_unit|FIR_unit|V_SReg[0][1]~regout\,
	datac => \M1_unit|FIR_unit|U_V~regout\,
	datad => \M1_unit|FIR_unit|Add0~11_combout\,
	combout => \M1_unit|FIR_unit|Add0~12_combout\);

-- Location: LCCOMB_X33_Y25_N20
\M1_unit|FIR_unit|Add0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~13_combout\ = (\M1_unit|FIR_unit|Add0~10_combout\) # ((\M1_unit|FIR_unit|Add0~12_combout\ & !\M1_unit|FIR_unit|sel_mul_in.11~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|Add0~12_combout\,
	datac => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	datad => \M1_unit|FIR_unit|Add0~10_combout\,
	combout => \M1_unit|FIR_unit|Add0~13_combout\);

-- Location: LCCOMB_X33_Y22_N12
\M1_unit|FIR_unit|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~14_combout\ = (\M1_unit|FIR_unit|sel_mul_in.11~regout\ & ((\M1_unit|FIR_unit|U_V~regout\ & ((\M1_unit|FIR_unit|V_SReg[3][1]~regout\))) # (!\M1_unit|FIR_unit|U_V~regout\ & (\M1_unit|FIR_unit|U_SReg[3][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_SReg[3][1]~regout\,
	datab => \M1_unit|FIR_unit|U_V~regout\,
	datac => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	datad => \M1_unit|FIR_unit|V_SReg[3][1]~regout\,
	combout => \M1_unit|FIR_unit|Add0~14_combout\);

-- Location: LCCOMB_X33_Y22_N8
\M1_unit|FIR_unit|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~24_combout\ = (\M1_unit|FIR_unit|sel_mul_in.11~regout\ & ((\M1_unit|FIR_unit|U_V~regout\ & ((\M1_unit|FIR_unit|V_SReg[3][2]~regout\))) # (!\M1_unit|FIR_unit|U_V~regout\ & (\M1_unit|FIR_unit|U_SReg[3][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	datab => \M1_unit|FIR_unit|U_SReg[3][2]~regout\,
	datac => \M1_unit|FIR_unit|V_SReg[3][2]~regout\,
	datad => \M1_unit|FIR_unit|U_V~regout\,
	combout => \M1_unit|FIR_unit|Add0~24_combout\);

-- Location: LCCOMB_X33_Y22_N16
\M1_unit|FIR_unit|Add0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~25_combout\ = (\M1_unit|FIR_unit|sel_mul_in.10~regout\ & ((\M1_unit|FIR_unit|U_SReg[4][2]~regout\) # ((\M1_unit|FIR_unit|U_V~regout\)))) # (!\M1_unit|FIR_unit|sel_mul_in.10~regout\ & (((\M1_unit|FIR_unit|U_SReg[5][2]~regout\ & 
-- !\M1_unit|FIR_unit|U_V~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_SReg[4][2]~regout\,
	datab => \M1_unit|FIR_unit|sel_mul_in.10~regout\,
	datac => \M1_unit|FIR_unit|U_SReg[5][2]~regout\,
	datad => \M1_unit|FIR_unit|U_V~regout\,
	combout => \M1_unit|FIR_unit|Add0~25_combout\);

-- Location: LCCOMB_X33_Y22_N30
\M1_unit|FIR_unit|Add0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~26_combout\ = (\M1_unit|FIR_unit|Add0~25_combout\ & (((\M1_unit|FIR_unit|V_SReg[4][2]~regout\)) # (!\M1_unit|FIR_unit|U_V~regout\))) # (!\M1_unit|FIR_unit|Add0~25_combout\ & (\M1_unit|FIR_unit|U_V~regout\ & 
-- (\M1_unit|FIR_unit|V_SReg[5][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Add0~25_combout\,
	datab => \M1_unit|FIR_unit|U_V~regout\,
	datac => \M1_unit|FIR_unit|V_SReg[5][2]~regout\,
	datad => \M1_unit|FIR_unit|V_SReg[4][2]~regout\,
	combout => \M1_unit|FIR_unit|Add0~26_combout\);

-- Location: LCCOMB_X33_Y22_N2
\M1_unit|FIR_unit|Add0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~27_combout\ = (\M1_unit|FIR_unit|Add0~24_combout\) # ((!\M1_unit|FIR_unit|sel_mul_in.11~regout\ & \M1_unit|FIR_unit|Add0~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|Add0~24_combout\,
	datac => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	datad => \M1_unit|FIR_unit|Add0~26_combout\,
	combout => \M1_unit|FIR_unit|Add0~27_combout\);

-- Location: LCCOMB_X33_Y23_N10
\M1_unit|FIR_unit|Add0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~31_combout\ = (\M1_unit|FIR_unit|U_V~regout\ & (((\M1_unit|FIR_unit|sel_mul_in.10~regout\)))) # (!\M1_unit|FIR_unit|U_V~regout\ & ((\M1_unit|FIR_unit|sel_mul_in.10~regout\ & (\M1_unit|FIR_unit|U_SReg[1][3]~regout\)) # 
-- (!\M1_unit|FIR_unit|sel_mul_in.10~regout\ & ((\M1_unit|FIR_unit|U_SReg[0][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_SReg[1][3]~regout\,
	datab => \M1_unit|FIR_unit|U_V~regout\,
	datac => \M1_unit|FIR_unit|U_SReg[0][3]~regout\,
	datad => \M1_unit|FIR_unit|sel_mul_in.10~regout\,
	combout => \M1_unit|FIR_unit|Add0~31_combout\);

-- Location: LCCOMB_X32_Y23_N28
\M1_unit|FIR_unit|Add0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~34_combout\ = (\M1_unit|FIR_unit|sel_mul_in.11~regout\ & ((\M1_unit|FIR_unit|U_V~regout\ & ((\M1_unit|FIR_unit|V_SReg[3][3]~regout\))) # (!\M1_unit|FIR_unit|U_V~regout\ & (\M1_unit|FIR_unit|U_SReg[3][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	datab => \M1_unit|FIR_unit|U_SReg[3][3]~regout\,
	datac => \M1_unit|FIR_unit|V_SReg[3][3]~regout\,
	datad => \M1_unit|FIR_unit|U_V~regout\,
	combout => \M1_unit|FIR_unit|Add0~34_combout\);

-- Location: LCCOMB_X32_Y23_N26
\M1_unit|FIR_unit|Add0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~35_combout\ = (\M1_unit|FIR_unit|sel_mul_in.10~regout\ & ((\M1_unit|FIR_unit|U_SReg[4][3]~regout\) # ((\M1_unit|FIR_unit|U_V~regout\)))) # (!\M1_unit|FIR_unit|sel_mul_in.10~regout\ & (((\M1_unit|FIR_unit|U_SReg[5][3]~regout\ & 
-- !\M1_unit|FIR_unit|U_V~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_SReg[4][3]~regout\,
	datab => \M1_unit|FIR_unit|sel_mul_in.10~regout\,
	datac => \M1_unit|FIR_unit|U_SReg[5][3]~regout\,
	datad => \M1_unit|FIR_unit|U_V~regout\,
	combout => \M1_unit|FIR_unit|Add0~35_combout\);

-- Location: LCCOMB_X32_Y23_N8
\M1_unit|FIR_unit|Add0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~36_combout\ = (\M1_unit|FIR_unit|U_V~regout\ & ((\M1_unit|FIR_unit|Add0~35_combout\ & ((\M1_unit|FIR_unit|V_SReg[4][3]~regout\))) # (!\M1_unit|FIR_unit|Add0~35_combout\ & (\M1_unit|FIR_unit|V_SReg[5][3]~regout\)))) # 
-- (!\M1_unit|FIR_unit|U_V~regout\ & (\M1_unit|FIR_unit|Add0~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_V~regout\,
	datab => \M1_unit|FIR_unit|Add0~35_combout\,
	datac => \M1_unit|FIR_unit|V_SReg[5][3]~regout\,
	datad => \M1_unit|FIR_unit|V_SReg[4][3]~regout\,
	combout => \M1_unit|FIR_unit|Add0~36_combout\);

-- Location: LCCOMB_X32_Y23_N22
\M1_unit|FIR_unit|Add0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~37_combout\ = (\M1_unit|FIR_unit|Add0~34_combout\) # ((!\M1_unit|FIR_unit|sel_mul_in.11~regout\ & \M1_unit|FIR_unit|Add0~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	datac => \M1_unit|FIR_unit|Add0~36_combout\,
	datad => \M1_unit|FIR_unit|Add0~34_combout\,
	combout => \M1_unit|FIR_unit|Add0~37_combout\);

-- Location: LCCOMB_X31_Y25_N20
\M1_unit|FIR_unit|Add0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~40_combout\ = (\M1_unit|FIR_unit|sel_mul_in.11~regout\ & ((\M1_unit|FIR_unit|U_V~regout\ & ((\M1_unit|FIR_unit|V_SReg[2][4]~regout\))) # (!\M1_unit|FIR_unit|U_V~regout\ & (\M1_unit|FIR_unit|U_SReg[2][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_V~regout\,
	datab => \M1_unit|FIR_unit|U_SReg[2][4]~regout\,
	datac => \M1_unit|FIR_unit|V_SReg[2][4]~regout\,
	datad => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	combout => \M1_unit|FIR_unit|Add0~40_combout\);

-- Location: LCCOMB_X31_Y25_N14
\M1_unit|FIR_unit|Add0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~41_combout\ = (\M1_unit|FIR_unit|U_V~regout\ & (((\M1_unit|FIR_unit|sel_mul_in.10~regout\)))) # (!\M1_unit|FIR_unit|U_V~regout\ & ((\M1_unit|FIR_unit|sel_mul_in.10~regout\ & (\M1_unit|FIR_unit|U_SReg[1][4]~regout\)) # 
-- (!\M1_unit|FIR_unit|sel_mul_in.10~regout\ & ((\M1_unit|FIR_unit|U_SReg[0][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_V~regout\,
	datab => \M1_unit|FIR_unit|U_SReg[1][4]~regout\,
	datac => \M1_unit|FIR_unit|U_SReg[0][4]~regout\,
	datad => \M1_unit|FIR_unit|sel_mul_in.10~regout\,
	combout => \M1_unit|FIR_unit|Add0~41_combout\);

-- Location: LCCOMB_X31_Y25_N26
\M1_unit|FIR_unit|Add0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~42_combout\ = (\M1_unit|FIR_unit|U_V~regout\ & ((\M1_unit|FIR_unit|Add0~41_combout\ & (\M1_unit|FIR_unit|V_SReg[1][4]~regout\)) # (!\M1_unit|FIR_unit|Add0~41_combout\ & ((\M1_unit|FIR_unit|V_SReg[0][4]~regout\))))) # 
-- (!\M1_unit|FIR_unit|U_V~regout\ & (((\M1_unit|FIR_unit|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_V~regout\,
	datab => \M1_unit|FIR_unit|V_SReg[1][4]~regout\,
	datac => \M1_unit|FIR_unit|Add0~41_combout\,
	datad => \M1_unit|FIR_unit|V_SReg[0][4]~regout\,
	combout => \M1_unit|FIR_unit|Add0~42_combout\);

-- Location: LCCOMB_X31_Y25_N4
\M1_unit|FIR_unit|Add0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~43_combout\ = (\M1_unit|FIR_unit|Add0~40_combout\) # ((\M1_unit|FIR_unit|Add0~42_combout\ & !\M1_unit|FIR_unit|sel_mul_in.11~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|Add0~42_combout\,
	datac => \M1_unit|FIR_unit|Add0~40_combout\,
	datad => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	combout => \M1_unit|FIR_unit|Add0~43_combout\);

-- Location: LCCOMB_X31_Y23_N6
\M1_unit|FIR_unit|Add0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~50_combout\ = (\M1_unit|FIR_unit|sel_mul_in.11~regout\ & ((\M1_unit|FIR_unit|U_V~regout\ & ((\M1_unit|FIR_unit|V_SReg[2][5]~regout\))) # (!\M1_unit|FIR_unit|U_V~regout\ & (\M1_unit|FIR_unit|U_SReg[2][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_SReg[2][5]~regout\,
	datab => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	datac => \M1_unit|FIR_unit|V_SReg[2][5]~regout\,
	datad => \M1_unit|FIR_unit|U_V~regout\,
	combout => \M1_unit|FIR_unit|Add0~50_combout\);

-- Location: LCCOMB_X31_Y23_N24
\M1_unit|FIR_unit|Add0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~51_combout\ = (\M1_unit|FIR_unit|sel_mul_in.10~regout\ & ((\M1_unit|FIR_unit|U_SReg[1][5]~regout\) # ((\M1_unit|FIR_unit|U_V~regout\)))) # (!\M1_unit|FIR_unit|sel_mul_in.10~regout\ & (((\M1_unit|FIR_unit|U_SReg[0][5]~regout\ & 
-- !\M1_unit|FIR_unit|U_V~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|sel_mul_in.10~regout\,
	datab => \M1_unit|FIR_unit|U_SReg[1][5]~regout\,
	datac => \M1_unit|FIR_unit|U_SReg[0][5]~regout\,
	datad => \M1_unit|FIR_unit|U_V~regout\,
	combout => \M1_unit|FIR_unit|Add0~51_combout\);

-- Location: LCCOMB_X31_Y23_N26
\M1_unit|FIR_unit|Add0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~52_combout\ = (\M1_unit|FIR_unit|Add0~51_combout\ & (((\M1_unit|FIR_unit|V_SReg[1][5]~regout\) # (!\M1_unit|FIR_unit|U_V~regout\)))) # (!\M1_unit|FIR_unit|Add0~51_combout\ & (\M1_unit|FIR_unit|V_SReg[0][5]~regout\ & 
-- ((\M1_unit|FIR_unit|U_V~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|V_SReg[0][5]~regout\,
	datab => \M1_unit|FIR_unit|V_SReg[1][5]~regout\,
	datac => \M1_unit|FIR_unit|Add0~51_combout\,
	datad => \M1_unit|FIR_unit|U_V~regout\,
	combout => \M1_unit|FIR_unit|Add0~52_combout\);

-- Location: LCCOMB_X31_Y23_N4
\M1_unit|FIR_unit|Add0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~53_combout\ = (\M1_unit|FIR_unit|Add0~50_combout\) # ((\M1_unit|FIR_unit|Add0~52_combout\ & !\M1_unit|FIR_unit|sel_mul_in.11~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Add0~50_combout\,
	datab => \M1_unit|FIR_unit|Add0~52_combout\,
	datad => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	combout => \M1_unit|FIR_unit|Add0~53_combout\);

-- Location: LCCOMB_X32_Y23_N10
\M1_unit|FIR_unit|Add0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~55_combout\ = (\M1_unit|FIR_unit|sel_mul_in.10~regout\ & ((\M1_unit|FIR_unit|U_SReg[4][5]~regout\) # ((\M1_unit|FIR_unit|U_V~regout\)))) # (!\M1_unit|FIR_unit|sel_mul_in.10~regout\ & (((\M1_unit|FIR_unit|U_SReg[5][5]~regout\ & 
-- !\M1_unit|FIR_unit|U_V~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_SReg[4][5]~regout\,
	datab => \M1_unit|FIR_unit|sel_mul_in.10~regout\,
	datac => \M1_unit|FIR_unit|U_SReg[5][5]~regout\,
	datad => \M1_unit|FIR_unit|U_V~regout\,
	combout => \M1_unit|FIR_unit|Add0~55_combout\);

-- Location: LCCOMB_X31_Y25_N24
\M1_unit|FIR_unit|Add0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~60_combout\ = (\M1_unit|FIR_unit|sel_mul_in.11~regout\ & ((\M1_unit|FIR_unit|U_V~regout\ & (\M1_unit|FIR_unit|V_SReg[2][6]~regout\)) # (!\M1_unit|FIR_unit|U_V~regout\ & ((\M1_unit|FIR_unit|U_SReg[2][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_V~regout\,
	datab => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	datac => \M1_unit|FIR_unit|V_SReg[2][6]~regout\,
	datad => \M1_unit|FIR_unit|U_SReg[2][6]~regout\,
	combout => \M1_unit|FIR_unit|Add0~60_combout\);

-- Location: LCCOMB_X31_Y25_N16
\M1_unit|FIR_unit|Add0~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~61_combout\ = (\M1_unit|FIR_unit|U_V~regout\ & (((\M1_unit|FIR_unit|sel_mul_in.10~regout\)))) # (!\M1_unit|FIR_unit|U_V~regout\ & ((\M1_unit|FIR_unit|sel_mul_in.10~regout\ & ((\M1_unit|FIR_unit|U_SReg[1][6]~regout\))) # 
-- (!\M1_unit|FIR_unit|sel_mul_in.10~regout\ & (\M1_unit|FIR_unit|U_SReg[0][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_V~regout\,
	datab => \M1_unit|FIR_unit|U_SReg[0][6]~regout\,
	datac => \M1_unit|FIR_unit|U_SReg[1][6]~regout\,
	datad => \M1_unit|FIR_unit|sel_mul_in.10~regout\,
	combout => \M1_unit|FIR_unit|Add0~61_combout\);

-- Location: LCCOMB_X31_Y25_N18
\M1_unit|FIR_unit|Add0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~62_combout\ = (\M1_unit|FIR_unit|U_V~regout\ & ((\M1_unit|FIR_unit|Add0~61_combout\ & (\M1_unit|FIR_unit|V_SReg[1][6]~regout\)) # (!\M1_unit|FIR_unit|Add0~61_combout\ & ((\M1_unit|FIR_unit|V_SReg[0][6]~regout\))))) # 
-- (!\M1_unit|FIR_unit|U_V~regout\ & (((\M1_unit|FIR_unit|Add0~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_V~regout\,
	datab => \M1_unit|FIR_unit|V_SReg[1][6]~regout\,
	datac => \M1_unit|FIR_unit|Add0~61_combout\,
	datad => \M1_unit|FIR_unit|V_SReg[0][6]~regout\,
	combout => \M1_unit|FIR_unit|Add0~62_combout\);

-- Location: LCCOMB_X31_Y25_N22
\M1_unit|FIR_unit|Add0~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~63_combout\ = (\M1_unit|FIR_unit|Add0~60_combout\) # ((\M1_unit|FIR_unit|Add0~62_combout\ & !\M1_unit|FIR_unit|sel_mul_in.11~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|Add0~62_combout\,
	datac => \M1_unit|FIR_unit|Add0~60_combout\,
	datad => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	combout => \M1_unit|FIR_unit|Add0~63_combout\);

-- Location: LCCOMB_X34_Y22_N24
\M1_unit|FIR_unit|Add0~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~65_combout\ = (\M1_unit|FIR_unit|sel_mul_in.10~regout\ & ((\M1_unit|FIR_unit|U_SReg[4][6]~regout\) # ((\M1_unit|FIR_unit|U_V~regout\)))) # (!\M1_unit|FIR_unit|sel_mul_in.10~regout\ & (((\M1_unit|FIR_unit|U_SReg[5][6]~regout\ & 
-- !\M1_unit|FIR_unit|U_V~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|sel_mul_in.10~regout\,
	datab => \M1_unit|FIR_unit|U_SReg[4][6]~regout\,
	datac => \M1_unit|FIR_unit|U_SReg[5][6]~regout\,
	datad => \M1_unit|FIR_unit|U_V~regout\,
	combout => \M1_unit|FIR_unit|Add0~65_combout\);

-- Location: LCCOMB_X34_Y22_N16
\M1_unit|FIR_unit|Add0~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~66_combout\ = (\M1_unit|FIR_unit|U_V~regout\ & ((\M1_unit|FIR_unit|Add0~65_combout\ & ((\M1_unit|FIR_unit|V_SReg[4][6]~regout\))) # (!\M1_unit|FIR_unit|Add0~65_combout\ & (\M1_unit|FIR_unit|V_SReg[5][6]~regout\)))) # 
-- (!\M1_unit|FIR_unit|U_V~regout\ & (((\M1_unit|FIR_unit|Add0~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|V_SReg[5][6]~regout\,
	datab => \M1_unit|FIR_unit|U_V~regout\,
	datac => \M1_unit|FIR_unit|Add0~65_combout\,
	datad => \M1_unit|FIR_unit|V_SReg[4][6]~regout\,
	combout => \M1_unit|FIR_unit|Add0~66_combout\);

-- Location: LCCOMB_X34_Y22_N28
\M1_unit|FIR_unit|Add0~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~70_combout\ = (\M1_unit|FIR_unit|sel_mul_in.11~regout\ & ((\M1_unit|FIR_unit|U_V~regout\ & ((\M1_unit|FIR_unit|V_SReg[2][7]~regout\))) # (!\M1_unit|FIR_unit|U_V~regout\ & (\M1_unit|FIR_unit|U_SReg[2][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	datab => \M1_unit|FIR_unit|U_SReg[2][7]~regout\,
	datac => \M1_unit|FIR_unit|V_SReg[2][7]~regout\,
	datad => \M1_unit|FIR_unit|U_V~regout\,
	combout => \M1_unit|FIR_unit|Add0~70_combout\);

-- Location: LCCOMB_X34_Y22_N6
\M1_unit|FIR_unit|Add0~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~71_combout\ = (\M1_unit|FIR_unit|sel_mul_in.10~regout\ & ((\M1_unit|FIR_unit|U_SReg[1][7]~regout\) # ((\M1_unit|FIR_unit|U_V~regout\)))) # (!\M1_unit|FIR_unit|sel_mul_in.10~regout\ & (((\M1_unit|FIR_unit|U_SReg[0][7]~regout\ & 
-- !\M1_unit|FIR_unit|U_V~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|sel_mul_in.10~regout\,
	datab => \M1_unit|FIR_unit|U_SReg[1][7]~regout\,
	datac => \M1_unit|FIR_unit|U_SReg[0][7]~regout\,
	datad => \M1_unit|FIR_unit|U_V~regout\,
	combout => \M1_unit|FIR_unit|Add0~71_combout\);

-- Location: LCCOMB_X34_Y22_N8
\M1_unit|FIR_unit|Add0~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~72_combout\ = (\M1_unit|FIR_unit|Add0~71_combout\ & (((\M1_unit|FIR_unit|V_SReg[1][7]~regout\) # (!\M1_unit|FIR_unit|U_V~regout\)))) # (!\M1_unit|FIR_unit|Add0~71_combout\ & (\M1_unit|FIR_unit|V_SReg[0][7]~regout\ & 
-- ((\M1_unit|FIR_unit|U_V~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Add0~71_combout\,
	datab => \M1_unit|FIR_unit|V_SReg[0][7]~regout\,
	datac => \M1_unit|FIR_unit|V_SReg[1][7]~regout\,
	datad => \M1_unit|FIR_unit|U_V~regout\,
	combout => \M1_unit|FIR_unit|Add0~72_combout\);

-- Location: LCCOMB_X34_Y22_N2
\M1_unit|FIR_unit|Add0~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~73_combout\ = (\M1_unit|FIR_unit|Add0~70_combout\) # ((\M1_unit|FIR_unit|Add0~72_combout\ & !\M1_unit|FIR_unit|sel_mul_in.11~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|Add0~72_combout\,
	datac => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	datad => \M1_unit|FIR_unit|Add0~70_combout\,
	combout => \M1_unit|FIR_unit|Add0~73_combout\);

-- Location: LCCOMB_X34_Y22_N10
\M1_unit|FIR_unit|Add0~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~75_combout\ = (\M1_unit|FIR_unit|sel_mul_in.10~regout\ & ((\M1_unit|FIR_unit|U_SReg[4][7]~regout\) # ((\M1_unit|FIR_unit|U_V~regout\)))) # (!\M1_unit|FIR_unit|sel_mul_in.10~regout\ & (((\M1_unit|FIR_unit|U_SReg[5][7]~regout\ & 
-- !\M1_unit|FIR_unit|U_V~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|sel_mul_in.10~regout\,
	datab => \M1_unit|FIR_unit|U_SReg[4][7]~regout\,
	datac => \M1_unit|FIR_unit|U_SReg[5][7]~regout\,
	datad => \M1_unit|FIR_unit|U_V~regout\,
	combout => \M1_unit|FIR_unit|Add0~75_combout\);

-- Location: LCFF_X32_Y24_N9
\M1_unit|FIR_unit|V_in_buffer[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|V_in_buffer[1][0]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|FIR_unit|V_in_buffer[0][2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_in_buffer[1][0]~regout\);

-- Location: LCFF_X32_Y24_N13
\M1_unit|FIR_unit|U_in_buffer[0][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_in_buffer~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|FIR_unit|U_in_buffer[1][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_in_buffer[0][0]~regout\);

-- Location: LCFF_X30_Y24_N23
\M1_unit|FIR_unit|V_in_buffer[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|FIR_unit|U_in_buffer~3_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|FIR_unit|V_in_buffer[0][2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_in_buffer[1][1]~regout\);

-- Location: LCFF_X32_Y24_N17
\M1_unit|FIR_unit|V_in_buffer[0][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|FIR_unit|U_in_buffer~4_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|FIR_unit|V_in_buffer[0][2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_in_buffer[0][1]~regout\);

-- Location: LCCOMB_X34_Y24_N8
\M1_unit|FIR_unit|V_SReg~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg~29_combout\ = (\M1_unit|cycle~regout\ & ((\M1_unit|FIR_unit|V_in_buffer[1][1]~regout\))) # (!\M1_unit|cycle~regout\ & (\M1_unit|FIR_unit|V_in_buffer[0][1]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|V_in_buffer[0][1]~regout\,
	datab => \M1_unit|FIR_unit|V_in_buffer[1][1]~regout\,
	datad => \M1_unit|cycle~regout\,
	combout => \M1_unit|FIR_unit|V_SReg~29_combout\);

-- Location: LCFF_X31_Y24_N21
\M1_unit|FIR_unit|U_in_buffer[0][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_in_buffer~4_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|FIR_unit|U_in_buffer[1][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_in_buffer[0][1]~regout\);

-- Location: LCFF_X32_Y24_N21
\M1_unit|FIR_unit|V_in_buffer[0][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|FIR_unit|U_in_buffer~6_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|FIR_unit|V_in_buffer[0][2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_in_buffer[0][2]~regout\);

-- Location: LCFF_X32_Y24_N15
\M1_unit|FIR_unit|U_in_buffer[0][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_in_buffer~6_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|FIR_unit|U_in_buffer[1][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_in_buffer[0][2]~regout\);

-- Location: LCFF_X30_Y24_N3
\M1_unit|FIR_unit|V_in_buffer[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|FIR_unit|U_in_buffer~7_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|FIR_unit|V_in_buffer[0][2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_in_buffer[1][3]~regout\);

-- Location: LCFF_X30_Y24_N5
\M1_unit|FIR_unit|U_in_buffer[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_in_buffer~7_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|FIR_unit|U_in_buffer[1][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_in_buffer[1][3]~regout\);

-- Location: LCFF_X32_Y24_N31
\M1_unit|FIR_unit|V_in_buffer[0][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|V_in_buffer[0][4]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|FIR_unit|V_in_buffer[0][2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_in_buffer[0][4]~regout\);

-- Location: LCFF_X31_Y24_N17
\M1_unit|FIR_unit|U_in_buffer[0][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_in_buffer~10_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|FIR_unit|U_in_buffer[1][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_in_buffer[0][4]~regout\);

-- Location: LCFF_X31_Y24_N13
\M1_unit|FIR_unit|U_in_buffer[0][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_in_buffer[0][5]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|FIR_unit|U_in_buffer[1][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_in_buffer[0][5]~regout\);

-- Location: LCFF_X32_Y24_N1
\M1_unit|FIR_unit|V_in_buffer[0][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_in_buffer~11_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|FIR_unit|V_in_buffer[0][2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_in_buffer[0][5]~regout\);

-- Location: LCFF_X31_Y24_N27
\M1_unit|FIR_unit|U_in_buffer[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_in_buffer[1][6]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|FIR_unit|U_in_buffer[1][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_in_buffer[1][6]~regout\);

-- Location: LCFF_X30_Y24_N17
\M1_unit|FIR_unit|V_in_buffer[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_in_buffer~14_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|FIR_unit|V_in_buffer[0][2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_in_buffer[1][6]~regout\);

-- Location: LCFF_X31_Y24_N29
\M1_unit|FIR_unit|U_in_buffer[0][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_in_buffer~15_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|FIR_unit|U_in_buffer[1][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_in_buffer[0][7]~regout\);

-- Location: LCFF_X30_Y24_N19
\M1_unit|FIR_unit|U_in_buffer[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|FIR_unit|U_in_buffer~16_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|FIR_unit|U_in_buffer[1][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_in_buffer[1][7]~regout\);

-- Location: LCCOMB_X31_Y24_N18
\M1_unit|FIR_unit|U_SReg~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_SReg~43_combout\ = (\M1_unit|cycle~regout\ & ((\M1_unit|FIR_unit|U_in_buffer[0][7]~regout\))) # (!\M1_unit|cycle~regout\ & (\M1_unit|FIR_unit|U_in_buffer[1][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_in_buffer[1][7]~regout\,
	datab => \M1_unit|cycle~regout\,
	datad => \M1_unit|FIR_unit|U_in_buffer[0][7]~regout\,
	combout => \M1_unit|FIR_unit|U_SReg~43_combout\);

-- Location: LCFF_X30_Y24_N21
\M1_unit|FIR_unit|V_in_buffer[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_in_buffer~16_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|FIR_unit|V_in_buffer[0][2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_in_buffer[1][7]~regout\);

-- Location: LCCOMB_X35_Y18_N10
\M2_unit|MM_unit_CT|P_write_enable~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|P_write_enable~0_combout\ = (\M2_unit|MM_unit_CT|first_run~regout\ & ((\M2_unit|MM_unit_CT|w_counter\(0) & ((\M2_unit|MM_unit_CT|P_write_enable~regout\))) # (!\M2_unit|MM_unit_CT|w_counter\(0) & (!\M2_unit|MM_unit_CT|MM_done~regout\ & 
-- !\M2_unit|MM_unit_CT|P_write_enable~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|w_counter\(0),
	datab => \M2_unit|MM_unit_CT|MM_done~regout\,
	datac => \M2_unit|MM_unit_CT|P_write_enable~regout\,
	datad => \M2_unit|MM_unit_CT|first_run~regout\,
	combout => \M2_unit|MM_unit_CT|P_write_enable~0_combout\);

-- Location: LCCOMB_X35_Y18_N24
\M2_unit|MM_unit_CT|P_write_enable~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|P_write_enable~1_combout\ = (\M2_unit|MM_unit_CT|w_counter\(1) & (((\M2_unit|MM_unit_CT|P_write_enable~regout\)))) # (!\M2_unit|MM_unit_CT|w_counter\(1) & ((\M2_unit|MM_unit_CT|P_write_enable~0_combout\ & 
-- (!\M2_unit|MM_unit_CT|w_counter\(2))) # (!\M2_unit|MM_unit_CT|P_write_enable~0_combout\ & ((\M2_unit|MM_unit_CT|P_write_enable~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|w_counter\(2),
	datab => \M2_unit|MM_unit_CT|w_counter\(1),
	datac => \M2_unit|MM_unit_CT|P_write_enable~regout\,
	datad => \M2_unit|MM_unit_CT|P_write_enable~0_combout\,
	combout => \M2_unit|MM_unit_CT|P_write_enable~1_combout\);

-- Location: LCFF_X41_Y12_N21
\M2_unit|MM_unit_CT|product_out[1][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add1~52_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[1][26]~regout\);

-- Location: LCFF_X43_Y17_N21
\M2_unit|MM_unit_CT|product_out[2][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add2~52_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[2][26]~regout\);

-- Location: LCFF_X37_Y17_N23
\M2_unit|MM_unit_CT|product_out[0][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add0~54_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[0][27]~regout\);

-- Location: LCFF_X37_Y17_N27
\M2_unit|MM_unit_CT|product_out[0][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add0~58_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[0][29]~regout\);

-- Location: LCFF_X40_Y19_N27
\M2_unit|MM_unit_CT|product_out[3][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add3~58_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[3][29]~regout\);

-- Location: LCFF_X41_Y12_N27
\M2_unit|MM_unit_CT|product_out[1][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add1~58_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[1][29]~regout\);

-- Location: LCCOMB_X42_Y19_N8
\M2_unit|MM_unit_CT|P_write_data~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|P_write_data~9_combout\ = (\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\ & ((\M2_unit|MM_unit_CT|product_out[3][29]~regout\) # ((\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\)))) # (!\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\ 
-- & (((!\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ & \M2_unit|MM_unit_CT|product_out[1][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|P_write_data[16]~0_combout\,
	datab => \M2_unit|MM_unit_CT|product_out[3][29]~regout\,
	datac => \M2_unit|MM_unit_CT|P_write_data[16]~1_combout\,
	datad => \M2_unit|MM_unit_CT|product_out[1][29]~regout\,
	combout => \M2_unit|MM_unit_CT|P_write_data~9_combout\);

-- Location: LCFF_X43_Y17_N27
\M2_unit|MM_unit_CT|product_out[2][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add2~58_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[2][29]~regout\);

-- Location: LCCOMB_X42_Y19_N16
\M2_unit|MM_unit_CT|P_write_data~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|P_write_data~10_combout\ = (\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ & ((\M2_unit|MM_unit_CT|P_write_data~9_combout\ & ((\M2_unit|MM_unit_CT|product_out[2][29]~regout\))) # (!\M2_unit|MM_unit_CT|P_write_data~9_combout\ & 
-- (\M2_unit|MM_unit_CT|product_out[0][29]~regout\)))) # (!\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ & (((\M2_unit|MM_unit_CT|P_write_data~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|P_write_data[16]~1_combout\,
	datab => \M2_unit|MM_unit_CT|product_out[0][29]~regout\,
	datac => \M2_unit|MM_unit_CT|P_write_data~9_combout\,
	datad => \M2_unit|MM_unit_CT|product_out[2][29]~regout\,
	combout => \M2_unit|MM_unit_CT|P_write_data~10_combout\);

-- Location: LCFF_X37_Y17_N29
\M2_unit|MM_unit_CT|product_out[0][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add0~60_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[0][30]~regout\);

-- Location: LCFF_X41_Y12_N29
\M2_unit|MM_unit_CT|product_out[1][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add1~60_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[1][30]~regout\);

-- Location: LCCOMB_X42_Y19_N10
\M2_unit|MM_unit_CT|P_write_data~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|P_write_data~11_combout\ = (\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ & ((\M2_unit|MM_unit_CT|product_out[0][30]~regout\) # ((\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\)))) # (!\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ 
-- & (((!\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\ & \M2_unit|MM_unit_CT|product_out[1][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|P_write_data[16]~1_combout\,
	datab => \M2_unit|MM_unit_CT|product_out[0][30]~regout\,
	datac => \M2_unit|MM_unit_CT|P_write_data[16]~0_combout\,
	datad => \M2_unit|MM_unit_CT|product_out[1][30]~regout\,
	combout => \M2_unit|MM_unit_CT|P_write_data~11_combout\);

-- Location: LCFF_X43_Y17_N31
\M2_unit|MM_unit_CT|product_out[2][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add2~62_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[2][31]~regout\);

-- Location: LCFF_X37_Y18_N17
\M2_unit|MM_unit_CT|product_out[0][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add0~16_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[0][8]~regout\);

-- Location: LCFF_X41_Y13_N17
\M2_unit|MM_unit_CT|product_out[1][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add1~16_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[1][8]~regout\);

-- Location: LCCOMB_X41_Y18_N4
\M2_unit|MM_unit_CT|P_write_data~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|P_write_data~15_combout\ = (\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ & ((\M2_unit|MM_unit_CT|product_out[0][8]~regout\) # ((\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\)))) # (!\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ 
-- & (((!\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\ & \M2_unit|MM_unit_CT|product_out[1][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|P_write_data[16]~1_combout\,
	datab => \M2_unit|MM_unit_CT|product_out[0][8]~regout\,
	datac => \M2_unit|MM_unit_CT|P_write_data[16]~0_combout\,
	datad => \M2_unit|MM_unit_CT|product_out[1][8]~regout\,
	combout => \M2_unit|MM_unit_CT|P_write_data~15_combout\);

-- Location: LCFF_X37_Y18_N21
\M2_unit|MM_unit_CT|product_out[0][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add0~20_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[0][10]~regout\);

-- Location: LCFF_X41_Y13_N21
\M2_unit|MM_unit_CT|product_out[1][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add1~20_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[1][10]~regout\);

-- Location: LCCOMB_X41_Y18_N24
\M2_unit|MM_unit_CT|P_write_data~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|P_write_data~19_combout\ = (\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ & ((\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\) # ((\M2_unit|MM_unit_CT|product_out[0][10]~regout\)))) # (!\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ 
-- & (!\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\ & ((\M2_unit|MM_unit_CT|product_out[1][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|P_write_data[16]~1_combout\,
	datab => \M2_unit|MM_unit_CT|P_write_data[16]~0_combout\,
	datac => \M2_unit|MM_unit_CT|product_out[0][10]~regout\,
	datad => \M2_unit|MM_unit_CT|product_out[1][10]~regout\,
	combout => \M2_unit|MM_unit_CT|P_write_data~19_combout\);

-- Location: LCFF_X43_Y18_N25
\M2_unit|MM_unit_CT|product_out[2][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add2~24_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[2][12]~regout\);

-- Location: LCFF_X37_Y18_N27
\M2_unit|MM_unit_CT|product_out[0][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add0~26_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[0][13]~regout\);

-- Location: LCFF_X41_Y13_N27
\M2_unit|MM_unit_CT|product_out[1][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add1~26_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[1][13]~regout\);

-- Location: LCFF_X40_Y20_N31
\M2_unit|MM_unit_CT|product_out[3][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add3~30_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[3][15]~regout\);

-- Location: LCFF_X41_Y13_N31
\M2_unit|MM_unit_CT|product_out[1][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add1~30_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[1][15]~regout\);

-- Location: LCCOMB_X34_Y17_N16
\M2_unit|MM_unit_CT|P_write_data~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|P_write_data~29_combout\ = (\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ & (((\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\)))) # (!\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ & 
-- ((\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\ & (\M2_unit|MM_unit_CT|product_out[3][15]~regout\)) # (!\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\ & ((\M2_unit|MM_unit_CT|product_out[1][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|P_write_data[16]~1_combout\,
	datab => \M2_unit|MM_unit_CT|product_out[3][15]~regout\,
	datac => \M2_unit|MM_unit_CT|P_write_data[16]~0_combout\,
	datad => \M2_unit|MM_unit_CT|product_out[1][15]~regout\,
	combout => \M2_unit|MM_unit_CT|P_write_data~29_combout\);

-- Location: LCFF_X37_Y17_N3
\M2_unit|MM_unit_CT|product_out[0][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add0~34_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[0][17]~regout\);

-- Location: LCFF_X40_Y19_N3
\M2_unit|MM_unit_CT|product_out[3][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add3~34_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[3][17]~regout\);

-- Location: LCFF_X41_Y12_N3
\M2_unit|MM_unit_CT|product_out[1][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add1~34_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[1][17]~regout\);

-- Location: LCCOMB_X42_Y19_N22
\M2_unit|MM_unit_CT|P_write_data~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|P_write_data~33_combout\ = (\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ & (((\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\)))) # (!\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ & 
-- ((\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\ & (\M2_unit|MM_unit_CT|product_out[3][17]~regout\)) # (!\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\ & ((\M2_unit|MM_unit_CT|product_out[1][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|P_write_data[16]~1_combout\,
	datab => \M2_unit|MM_unit_CT|product_out[3][17]~regout\,
	datac => \M2_unit|MM_unit_CT|P_write_data[16]~0_combout\,
	datad => \M2_unit|MM_unit_CT|product_out[1][17]~regout\,
	combout => \M2_unit|MM_unit_CT|P_write_data~33_combout\);

-- Location: LCFF_X43_Y17_N3
\M2_unit|MM_unit_CT|product_out[2][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add2~34_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[2][17]~regout\);

-- Location: LCCOMB_X42_Y19_N24
\M2_unit|MM_unit_CT|P_write_data~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|P_write_data~34_combout\ = (\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ & ((\M2_unit|MM_unit_CT|P_write_data~33_combout\ & ((\M2_unit|MM_unit_CT|product_out[2][17]~regout\))) # (!\M2_unit|MM_unit_CT|P_write_data~33_combout\ & 
-- (\M2_unit|MM_unit_CT|product_out[0][17]~regout\)))) # (!\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ & (\M2_unit|MM_unit_CT|P_write_data~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|P_write_data[16]~1_combout\,
	datab => \M2_unit|MM_unit_CT|P_write_data~33_combout\,
	datac => \M2_unit|MM_unit_CT|product_out[0][17]~regout\,
	datad => \M2_unit|MM_unit_CT|product_out[2][17]~regout\,
	combout => \M2_unit|MM_unit_CT|P_write_data~34_combout\);

-- Location: LCFF_X43_Y17_N5
\M2_unit|MM_unit_CT|product_out[2][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add2~36_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[2][18]~regout\);

-- Location: LCFF_X37_Y17_N7
\M2_unit|MM_unit_CT|product_out[0][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add0~38_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[0][19]~regout\);

-- Location: LCFF_X40_Y19_N7
\M2_unit|MM_unit_CT|product_out[3][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add3~38_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[3][19]~regout\);

-- Location: LCFF_X41_Y12_N7
\M2_unit|MM_unit_CT|product_out[1][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add1~38_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[1][19]~regout\);

-- Location: LCCOMB_X41_Y18_N22
\M2_unit|MM_unit_CT|P_write_data~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|P_write_data~37_combout\ = (\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ & (\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\)) # (!\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ & ((\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\ & 
-- (\M2_unit|MM_unit_CT|product_out[3][19]~regout\)) # (!\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\ & ((\M2_unit|MM_unit_CT|product_out[1][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|P_write_data[16]~1_combout\,
	datab => \M2_unit|MM_unit_CT|P_write_data[16]~0_combout\,
	datac => \M2_unit|MM_unit_CT|product_out[3][19]~regout\,
	datad => \M2_unit|MM_unit_CT|product_out[1][19]~regout\,
	combout => \M2_unit|MM_unit_CT|P_write_data~37_combout\);

-- Location: LCFF_X43_Y17_N7
\M2_unit|MM_unit_CT|product_out[2][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add2~38_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[2][19]~regout\);

-- Location: LCCOMB_X33_Y17_N12
\M2_unit|MM_unit_CT|P_write_data~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|P_write_data~38_combout\ = (\M2_unit|MM_unit_CT|P_write_data~37_combout\ & (((\M2_unit|MM_unit_CT|product_out[2][19]~regout\)) # (!\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\))) # (!\M2_unit|MM_unit_CT|P_write_data~37_combout\ & 
-- (\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ & (\M2_unit|MM_unit_CT|product_out[0][19]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|P_write_data~37_combout\,
	datab => \M2_unit|MM_unit_CT|P_write_data[16]~1_combout\,
	datac => \M2_unit|MM_unit_CT|product_out[0][19]~regout\,
	datad => \M2_unit|MM_unit_CT|product_out[2][19]~regout\,
	combout => \M2_unit|MM_unit_CT|P_write_data~38_combout\);

-- Location: LCFF_X37_Y17_N9
\M2_unit|MM_unit_CT|product_out[0][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add0~40_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[0][20]~regout\);

-- Location: LCFF_X43_Y17_N9
\M2_unit|MM_unit_CT|product_out[2][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add2~40_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[2][20]~regout\);

-- Location: LCFF_X40_Y19_N11
\M2_unit|MM_unit_CT|product_out[3][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add3~42_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[3][21]~regout\);

-- Location: LCFF_X41_Y12_N11
\M2_unit|MM_unit_CT|product_out[1][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add1~42_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[1][21]~regout\);

-- Location: LCCOMB_X34_Y17_N6
\M2_unit|MM_unit_CT|P_write_data~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|P_write_data~41_combout\ = (\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ & (((\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\)))) # (!\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ & 
-- ((\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\ & ((\M2_unit|MM_unit_CT|product_out[3][21]~regout\))) # (!\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\ & (\M2_unit|MM_unit_CT|product_out[1][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|P_write_data[16]~1_combout\,
	datab => \M2_unit|MM_unit_CT|product_out[1][21]~regout\,
	datac => \M2_unit|MM_unit_CT|P_write_data[16]~0_combout\,
	datad => \M2_unit|MM_unit_CT|product_out[3][21]~regout\,
	combout => \M2_unit|MM_unit_CT|P_write_data~41_combout\);

-- Location: LCFF_X37_Y17_N13
\M2_unit|MM_unit_CT|product_out[0][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add0~44_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[0][22]~regout\);

-- Location: LCFF_X41_Y12_N13
\M2_unit|MM_unit_CT|product_out[1][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add1~44_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[1][22]~regout\);

-- Location: LCCOMB_X35_Y17_N26
\M2_unit|MM_unit_CT|P_write_data~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|P_write_data~43_combout\ = (\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ & ((\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\) # ((\M2_unit|MM_unit_CT|product_out[0][22]~regout\)))) # (!\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ 
-- & (!\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\ & ((\M2_unit|MM_unit_CT|product_out[1][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|P_write_data[16]~1_combout\,
	datab => \M2_unit|MM_unit_CT|P_write_data[16]~0_combout\,
	datac => \M2_unit|MM_unit_CT|product_out[0][22]~regout\,
	datad => \M2_unit|MM_unit_CT|product_out[1][22]~regout\,
	combout => \M2_unit|MM_unit_CT|P_write_data~43_combout\);

-- Location: LCFF_X37_Y17_N15
\M2_unit|MM_unit_CT|product_out[0][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add0~46_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[0][23]~regout\);

-- Location: LCFF_X37_Y17_N17
\M2_unit|MM_unit_CT|product_out[0][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add0~48_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[0][24]~regout\);

-- Location: LCFF_X41_Y12_N17
\M2_unit|MM_unit_CT|product_out[1][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add1~48_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[1][24]~regout\);

-- Location: LCCOMB_X35_Y17_N20
\M2_unit|MM_unit_CT|P_write_data~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|P_write_data~47_combout\ = (\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\ & (((\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\)))) # (!\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\ & 
-- ((\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ & (\M2_unit|MM_unit_CT|product_out[0][24]~regout\)) # (!\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ & ((\M2_unit|MM_unit_CT|product_out[1][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product_out[0][24]~regout\,
	datab => \M2_unit|MM_unit_CT|P_write_data[16]~0_combout\,
	datac => \M2_unit|MM_unit_CT|P_write_data[16]~1_combout\,
	datad => \M2_unit|MM_unit_CT|product_out[1][24]~regout\,
	combout => \M2_unit|MM_unit_CT|P_write_data~47_combout\);

-- Location: LCFF_X40_Y19_N19
\M2_unit|MM_unit_CT|product_out[3][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add3~50_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[3][25]~regout\);

-- Location: LCCOMB_X35_Y22_N12
\M1_unit|FIR_unit|V_SReg~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg~36_combout\ = (\M1_unit|line_start~regout\ & ((\M1_unit|FIR_unit|V_SReg[4][0]~regout\))) # (!\M1_unit|line_start~regout\ & (\M1_unit|FIR_unit|V_SReg[3][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|V_SReg[3][0]~regout\,
	datac => \M1_unit|FIR_unit|V_SReg[4][0]~regout\,
	datad => \M1_unit|line_start~regout\,
	combout => \M1_unit|FIR_unit|V_SReg~36_combout\);

-- Location: LCCOMB_X32_Y22_N8
\M1_unit|FIR_unit|U_SReg~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_SReg~44_combout\ = (\M1_unit|line_start~regout\ & (\M1_unit|FIR_unit|U_SReg[4][0]~regout\)) # (!\M1_unit|line_start~regout\ & ((\M1_unit|FIR_unit|U_SReg[3][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_SReg[4][0]~regout\,
	datac => \M1_unit|FIR_unit|U_SReg[3][0]~regout\,
	datad => \M1_unit|line_start~regout\,
	combout => \M1_unit|FIR_unit|U_SReg~44_combout\);

-- Location: LCCOMB_X35_Y22_N8
\M1_unit|FIR_unit|V_SReg~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg~38_combout\ = (\M1_unit|line_start~regout\ & (\M1_unit|FIR_unit|V_SReg[3][0]~regout\)) # (!\M1_unit|line_start~regout\ & ((\M1_unit|FIR_unit|V_SReg[2][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|V_SReg[3][0]~regout\,
	datac => \M1_unit|FIR_unit|V_SReg[2][0]~regout\,
	datad => \M1_unit|line_start~regout\,
	combout => \M1_unit|FIR_unit|V_SReg~38_combout\);

-- Location: LCCOMB_X35_Y22_N10
\M1_unit|FIR_unit|V_SReg~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg~40_combout\ = (\M1_unit|line_start~regout\ & (\M1_unit|FIR_unit|V_SReg[3][1]~regout\)) # (!\M1_unit|line_start~regout\ & ((\M1_unit|FIR_unit|V_SReg[2][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|V_SReg[3][1]~regout\,
	datac => \M1_unit|FIR_unit|V_SReg[2][1]~regout\,
	datad => \M1_unit|line_start~regout\,
	combout => \M1_unit|FIR_unit|V_SReg~40_combout\);

-- Location: LCCOMB_X33_Y22_N24
\M1_unit|FIR_unit|V_SReg~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg~41_combout\ = (\M1_unit|line_start~regout\ & (\M1_unit|FIR_unit|V_SReg[4][2]~regout\)) # (!\M1_unit|line_start~regout\ & ((\M1_unit|FIR_unit|V_SReg[3][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|line_start~regout\,
	datab => \M1_unit|FIR_unit|V_SReg[4][2]~regout\,
	datac => \M1_unit|FIR_unit|V_SReg[3][2]~regout\,
	combout => \M1_unit|FIR_unit|V_SReg~41_combout\);

-- Location: LCCOMB_X33_Y22_N26
\M1_unit|FIR_unit|U_SReg~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_SReg~46_combout\ = (\M1_unit|line_start~regout\ & (\M1_unit|FIR_unit|U_SReg[4][2]~regout\)) # (!\M1_unit|line_start~regout\ & ((\M1_unit|FIR_unit|U_SReg[3][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_SReg[4][2]~regout\,
	datab => \M1_unit|FIR_unit|U_SReg[3][2]~regout\,
	datac => \M1_unit|line_start~regout\,
	combout => \M1_unit|FIR_unit|U_SReg~46_combout\);

-- Location: LCCOMB_X35_Y22_N28
\M1_unit|FIR_unit|V_SReg~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg~42_combout\ = (\M1_unit|line_start~regout\ & (\M1_unit|FIR_unit|V_SReg[3][2]~regout\)) # (!\M1_unit|line_start~regout\ & ((\M1_unit|FIR_unit|V_SReg[2][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|V_SReg[3][2]~regout\,
	datab => \M1_unit|line_start~regout\,
	datad => \M1_unit|FIR_unit|V_SReg[2][2]~regout\,
	combout => \M1_unit|FIR_unit|V_SReg~42_combout\);

-- Location: LCCOMB_X32_Y23_N4
\M1_unit|FIR_unit|V_SReg~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg~43_combout\ = (\M1_unit|line_start~regout\ & (\M1_unit|FIR_unit|V_SReg[4][3]~regout\)) # (!\M1_unit|line_start~regout\ & ((\M1_unit|FIR_unit|V_SReg[3][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|V_SReg[4][3]~regout\,
	datac => \M1_unit|FIR_unit|V_SReg[3][3]~regout\,
	datad => \M1_unit|line_start~regout\,
	combout => \M1_unit|FIR_unit|V_SReg~43_combout\);

-- Location: LCCOMB_X32_Y23_N6
\M1_unit|FIR_unit|U_SReg~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_SReg~47_combout\ = (\M1_unit|line_start~regout\ & (\M1_unit|FIR_unit|U_SReg[4][3]~regout\)) # (!\M1_unit|line_start~regout\ & ((\M1_unit|FIR_unit|U_SReg[3][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|line_start~regout\,
	datab => \M1_unit|FIR_unit|U_SReg[4][3]~regout\,
	datad => \M1_unit|FIR_unit|U_SReg[3][3]~regout\,
	combout => \M1_unit|FIR_unit|U_SReg~47_combout\);

-- Location: LCCOMB_X35_Y22_N22
\M1_unit|FIR_unit|V_SReg~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg~44_combout\ = (\M1_unit|line_start~regout\ & (\M1_unit|FIR_unit|V_SReg[3][3]~regout\)) # (!\M1_unit|line_start~regout\ & ((\M1_unit|FIR_unit|V_SReg[2][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|V_SReg[3][3]~regout\,
	datac => \M1_unit|FIR_unit|V_SReg[2][3]~regout\,
	datad => \M1_unit|line_start~regout\,
	combout => \M1_unit|FIR_unit|V_SReg~44_combout\);

-- Location: LCCOMB_X32_Y23_N14
\M1_unit|FIR_unit|U_SReg~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_SReg~49_combout\ = (\M1_unit|line_start~regout\ & (\M1_unit|FIR_unit|U_SReg[4][5]~regout\)) # (!\M1_unit|line_start~regout\ & ((\M1_unit|FIR_unit|U_SReg[3][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_SReg[4][5]~regout\,
	datab => \M1_unit|FIR_unit|U_SReg[3][5]~regout\,
	datad => \M1_unit|line_start~regout\,
	combout => \M1_unit|FIR_unit|U_SReg~49_combout\);

-- Location: LCCOMB_X35_Y22_N4
\M1_unit|FIR_unit|V_SReg~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg~49_combout\ = (\M1_unit|line_start~regout\ & ((\M1_unit|FIR_unit|V_SReg[4][6]~regout\))) # (!\M1_unit|line_start~regout\ & (\M1_unit|FIR_unit|V_SReg[3][6]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|V_SReg[3][6]~regout\,
	datab => \M1_unit|FIR_unit|V_SReg[4][6]~regout\,
	datad => \M1_unit|line_start~regout\,
	combout => \M1_unit|FIR_unit|V_SReg~49_combout\);

-- Location: LCCOMB_X34_Y22_N18
\M1_unit|FIR_unit|U_SReg~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_SReg~50_combout\ = (\M1_unit|line_start~regout\ & ((\M1_unit|FIR_unit|U_SReg[4][6]~regout\))) # (!\M1_unit|line_start~regout\ & (\M1_unit|FIR_unit|U_SReg[3][6]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|U_SReg[3][6]~regout\,
	datac => \M1_unit|FIR_unit|U_SReg[4][6]~regout\,
	datad => \M1_unit|line_start~regout\,
	combout => \M1_unit|FIR_unit|U_SReg~50_combout\);

-- Location: LCCOMB_X35_Y22_N30
\M1_unit|FIR_unit|V_SReg~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg~50_combout\ = (\M1_unit|line_start~regout\ & (\M1_unit|FIR_unit|V_SReg[3][6]~regout\)) # (!\M1_unit|line_start~regout\ & ((\M1_unit|FIR_unit|V_SReg[2][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|V_SReg[3][6]~regout\,
	datab => \M1_unit|FIR_unit|V_SReg[2][6]~regout\,
	datad => \M1_unit|line_start~regout\,
	combout => \M1_unit|FIR_unit|V_SReg~50_combout\);

-- Location: LCCOMB_X34_Y22_N20
\M1_unit|FIR_unit|U_SReg~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_SReg~51_combout\ = (\M1_unit|line_start~regout\ & ((\M1_unit|FIR_unit|U_SReg[4][7]~regout\))) # (!\M1_unit|line_start~regout\ & (\M1_unit|FIR_unit|U_SReg[3][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_SReg[3][7]~regout\,
	datab => \M1_unit|FIR_unit|U_SReg[4][7]~regout\,
	datad => \M1_unit|line_start~regout\,
	combout => \M1_unit|FIR_unit|U_SReg~51_combout\);

-- Location: LCCOMB_X31_Y24_N20
\M1_unit|FIR_unit|U_in_buffer~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_in_buffer~4_combout\ = (\SRAM_unit|SRAM_read_data\(1) & !\M1_unit|clear_SReg~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SRAM_unit|SRAM_read_data\(1),
	datad => \M1_unit|clear_SReg~regout\,
	combout => \M1_unit|FIR_unit|U_in_buffer~4_combout\);

-- Location: LCCOMB_X32_Y24_N14
\M1_unit|FIR_unit|U_in_buffer~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_in_buffer~6_combout\ = (!\M1_unit|clear_SReg~regout\ & \SRAM_unit|SRAM_read_data\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|clear_SReg~regout\,
	datac => \SRAM_unit|SRAM_read_data\(2),
	combout => \M1_unit|FIR_unit|U_in_buffer~6_combout\);

-- Location: LCCOMB_X30_Y24_N4
\M1_unit|FIR_unit|U_in_buffer~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_in_buffer~7_combout\ = (\SRAM_unit|SRAM_read_data\(11) & !\M1_unit|clear_SReg~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(11),
	datad => \M1_unit|clear_SReg~regout\,
	combout => \M1_unit|FIR_unit|U_in_buffer~7_combout\);

-- Location: LCCOMB_X31_Y24_N16
\M1_unit|FIR_unit|U_in_buffer~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_in_buffer~10_combout\ = (!\M1_unit|clear_SReg~regout\ & \SRAM_unit|SRAM_read_data\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|clear_SReg~regout\,
	datad => \SRAM_unit|SRAM_read_data\(4),
	combout => \M1_unit|FIR_unit|U_in_buffer~10_combout\);

-- Location: LCCOMB_X32_Y24_N0
\M1_unit|FIR_unit|U_in_buffer~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_in_buffer~11_combout\ = (\SRAM_unit|SRAM_read_data\(5) & !\M1_unit|clear_SReg~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SRAM_unit|SRAM_read_data\(5),
	datac => \M1_unit|clear_SReg~regout\,
	combout => \M1_unit|FIR_unit|U_in_buffer~11_combout\);

-- Location: LCCOMB_X30_Y24_N16
\M1_unit|FIR_unit|U_in_buffer~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_in_buffer~14_combout\ = (!\M1_unit|clear_SReg~regout\ & \SRAM_unit|SRAM_read_data\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|clear_SReg~regout\,
	datad => \SRAM_unit|SRAM_read_data\(14),
	combout => \M1_unit|FIR_unit|U_in_buffer~14_combout\);

-- Location: LCCOMB_X30_Y24_N20
\M1_unit|FIR_unit|U_in_buffer~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_in_buffer~16_combout\ = (!\M1_unit|clear_SReg~regout\ & \SRAM_unit|SRAM_read_data\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|clear_SReg~regout\,
	datac => \SRAM_unit|SRAM_read_data\(15),
	combout => \M1_unit|FIR_unit|U_in_buffer~16_combout\);

-- Location: LCCOMB_X35_Y18_N20
\M2_unit|MM_unit_CT|Selector14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Selector14~1_combout\ = (((!\M2_unit|MM_unit_CT|w_counter\(1)) # (!\M2_unit|MM_unit_CT|w_counter\(0))) # (!\M2_unit|MM_unit_CT|w_counter\(2))) # (!\M2_unit|MM_unit_CT|state.S_MM_CC~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|state.S_MM_CC~regout\,
	datab => \M2_unit|MM_unit_CT|w_counter\(2),
	datac => \M2_unit|MM_unit_CT|w_counter\(0),
	datad => \M2_unit|MM_unit_CT|w_counter\(1),
	combout => \M2_unit|MM_unit_CT|Selector14~1_combout\);

-- Location: LCFF_X40_Y18_N1
\M2_unit|MM_unit_CT|product[3][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[3][26]~regout\);

-- Location: LCFF_X41_Y19_N11
\M2_unit|MM_unit_CT|product[3][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[3][24]~regout\);

-- Location: LCFF_X41_Y19_N29
\M2_unit|MM_unit_CT|product[3][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~3_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[3][23]~regout\);

-- Location: LCFF_X41_Y19_N3
\M2_unit|MM_unit_CT|product[3][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~6_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[3][20]~regout\);

-- Location: LCFF_X41_Y19_N5
\M2_unit|MM_unit_CT|product[3][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~7_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[3][19]~regout\);

-- Location: LCFF_X41_Y19_N31
\M2_unit|MM_unit_CT|product[3][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~8_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[3][18]~regout\);

-- Location: LCFF_X41_Y19_N23
\M2_unit|MM_unit_CT|product[3][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~12_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[3][14]~regout\);

-- Location: LCFF_X41_Y20_N21
\M2_unit|MM_unit_CT|product[3][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~15_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[3][11]~regout\);

-- Location: LCFF_X41_Y20_N25
\M2_unit|MM_unit_CT|product[3][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~17_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[3][9]~regout\);

-- Location: LCFF_X41_Y20_N3
\M2_unit|MM_unit_CT|product[3][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~18_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[3][8]~regout\);

-- Location: LCFF_X41_Y20_N5
\M2_unit|MM_unit_CT|product[3][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~19_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[3][7]~regout\);

-- Location: LCFF_X41_Y20_N15
\M2_unit|MM_unit_CT|product[3][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~20_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[3][6]~regout\);

-- Location: LCFF_X41_Y20_N17
\M2_unit|MM_unit_CT|product[3][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~21_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[3][5]~regout\);

-- Location: LCFF_X41_Y20_N19
\M2_unit|MM_unit_CT|product[3][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~22_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[3][4]~regout\);

-- Location: LCFF_X41_Y20_N13
\M2_unit|MM_unit_CT|product[3][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~23_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[3][3]~regout\);

-- Location: LCFF_X36_Y17_N25
\M2_unit|MM_unit_CT|product[3][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~26_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[3][0]~regout\);

-- Location: LCFF_X36_Y17_N13
\M2_unit|MM_unit_CT|product[0][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~28_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[0][25]~regout\);

-- Location: LCFF_X36_Y17_N31
\M2_unit|MM_unit_CT|product[0][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~30_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[0][23]~regout\);

-- Location: LCFF_X36_Y17_N1
\M2_unit|MM_unit_CT|product[0][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~31_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[0][22]~regout\);

-- Location: LCFF_X36_Y17_N3
\M2_unit|MM_unit_CT|product[0][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~32_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[0][21]~regout\);

-- Location: LCFF_X36_Y17_N21
\M2_unit|MM_unit_CT|product[0][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~33_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[0][20]~regout\);

-- Location: LCFF_X36_Y17_N23
\M2_unit|MM_unit_CT|product[0][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~34_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[0][19]~regout\);

-- Location: LCFF_X36_Y17_N7
\M2_unit|MM_unit_CT|product[0][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~38_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[0][15]~regout\);

-- Location: LCFF_X36_Y18_N1
\M2_unit|MM_unit_CT|product[0][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~39_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[0][14]~regout\);

-- Location: LCFF_X36_Y18_N11
\M2_unit|MM_unit_CT|product[0][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~40_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[0][13]~regout\);

-- Location: LCFF_X36_Y18_N13
\M2_unit|MM_unit_CT|product[0][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~41_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[0][12]~regout\);

-- Location: LCFF_X37_Y19_N17
\M2_unit|MM_unit_CT|product[0][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~42_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[0][11]~regout\);

-- Location: LCFF_X36_Y18_N15
\M2_unit|MM_unit_CT|product[0][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~43_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[0][10]~regout\);

-- Location: LCFF_X36_Y18_N25
\M2_unit|MM_unit_CT|product[0][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~44_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[0][9]~regout\);

-- Location: LCFF_X36_Y18_N31
\M2_unit|MM_unit_CT|product[0][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~47_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[0][6]~regout\);

-- Location: LCFF_X36_Y18_N21
\M2_unit|MM_unit_CT|product[0][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~50_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[0][3]~regout\);

-- Location: LCFF_X36_Y18_N23
\M2_unit|MM_unit_CT|product[0][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~51_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[0][2]~regout\);

-- Location: LCFF_X40_Y12_N1
\M2_unit|MM_unit_CT|product[0][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~52_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[0][1]~regout\);

-- Location: LCFF_X36_Y14_N1
\M2_unit|MM_unit_CT|product[0][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~53_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[0][0]~regout\);

-- Location: LCFF_X40_Y13_N1
\M2_unit|MM_unit_CT|product[1][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~54_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[1][26]~regout\);

-- Location: LCFF_X40_Y12_N11
\M2_unit|MM_unit_CT|product[1][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~55_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[1][25]~regout\);

-- Location: LCFF_X40_Y12_N15
\M2_unit|MM_unit_CT|product[1][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~57_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[1][23]~regout\);

-- Location: LCFF_X40_Y12_N13
\M2_unit|MM_unit_CT|product[1][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~60_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[1][20]~regout\);

-- Location: LCFF_X40_Y12_N31
\M2_unit|MM_unit_CT|product[1][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~61_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[1][19]~regout\);

-- Location: LCFF_X40_Y12_N9
\M2_unit|MM_unit_CT|product[1][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~62_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[1][18]~regout\);

-- Location: LCFF_X40_Y12_N3
\M2_unit|MM_unit_CT|product[1][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~63_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[1][17]~regout\);

-- Location: LCFF_X37_Y13_N17
\M2_unit|MM_unit_CT|product[1][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~71_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[1][9]~regout\);

-- Location: LCFF_X42_Y13_N3
\M2_unit|MM_unit_CT|product[1][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~72_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[1][8]~regout\);

-- Location: LCFF_X42_Y13_N31
\M2_unit|MM_unit_CT|product[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~74_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[1][6]~regout\);

-- Location: LCFF_X42_Y13_N17
\M2_unit|MM_unit_CT|product[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~75_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[1][5]~regout\);

-- Location: LCFF_X42_Y13_N5
\M2_unit|MM_unit_CT|product[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~77_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[1][3]~regout\);

-- Location: LCFF_X44_Y17_N9
\M2_unit|MM_unit_CT|product[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~78_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[1][2]~regout\);

-- Location: LCFF_X42_Y17_N1
\M2_unit|MM_unit_CT|product[2][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~82_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[2][25]~regout\);

-- Location: LCFF_X44_Y17_N25
\M2_unit|MM_unit_CT|product[2][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~83_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[2][24]~regout\);

-- Location: LCFF_X44_Y17_N27
\M2_unit|MM_unit_CT|product[2][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~84_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[2][23]~regout\);

-- Location: LCFF_X44_Y17_N19
\M2_unit|MM_unit_CT|product[2][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~88_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[2][19]~regout\);

-- Location: LCFF_X44_Y17_N29
\M2_unit|MM_unit_CT|product[2][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~89_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[2][18]~regout\);

-- Location: LCFF_X42_Y18_N9
\M2_unit|MM_unit_CT|product[2][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~91_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[2][16]~regout\);

-- Location: LCFF_X42_Y18_N11
\M2_unit|MM_unit_CT|product[2][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~92_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[2][15]~regout\);

-- Location: LCFF_X42_Y18_N29
\M2_unit|MM_unit_CT|product[2][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~93_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[2][14]~regout\);

-- Location: LCFF_X42_Y18_N31
\M2_unit|MM_unit_CT|product[2][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~98_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[2][9]~regout\);

-- Location: LCFF_X42_Y18_N3
\M2_unit|MM_unit_CT|product[2][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~100_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[2][7]~regout\);

-- Location: LCFF_X42_Y18_N15
\M2_unit|MM_unit_CT|product[2][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~102_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[2][5]~regout\);

-- Location: LCFF_X41_Y17_N13
\M2_unit|MM_unit_CT|product[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~106_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[2][1]~regout\);

-- Location: LCFF_X41_Y17_N7
\M2_unit|MM_unit_CT|product[2][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~111_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[2][27]~regout\);

-- Location: LCFF_X41_Y17_N9
\M2_unit|MM_unit_CT|product[3][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~112_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[3][28]~regout\);

-- Location: LCFF_X41_Y17_N27
\M2_unit|MM_unit_CT|product[0][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~113_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[0][28]~regout\);

-- Location: LCFF_X41_Y17_N29
\M2_unit|MM_unit_CT|product[1][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~114_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[1][28]~regout\);

-- Location: LCFF_X42_Y18_N19
\M2_unit|MM_unit_CT|product[2][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~115_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[2][28]~regout\);

-- Location: LCFF_X36_Y18_N9
\M2_unit|MM_unit_CT|product[0][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~116_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[0][29]~regout\);

-- Location: LCFF_X40_Y12_N23
\M2_unit|MM_unit_CT|product[3][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~117_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[3][29]~regout\);

-- Location: LCFF_X44_Y17_N17
\M2_unit|MM_unit_CT|product[2][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~119_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[2][29]~regout\);

-- Location: LCFF_X41_Y19_N17
\M2_unit|MM_unit_CT|product[1][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~122_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[1][30]~regout\);

-- Location: LCFF_X41_Y20_N27
\M2_unit|MM_unit_CT|product[2][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~123_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[2][30]~regout\);

-- Location: LCFF_X36_Y17_N11
\M2_unit|MM_unit_CT|product[0][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~124_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[0][31]~regout\);

-- Location: LCFF_X41_Y19_N27
\M2_unit|MM_unit_CT|product[3][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~125_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[3][31]~regout\);

-- Location: LCFF_X40_Y12_N17
\M2_unit|MM_unit_CT|product[1][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~126_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[1][31]~regout\);

-- Location: LCFF_X44_Y17_N3
\M2_unit|MM_unit_CT|product[2][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~127_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[2][31]~regout\);

-- Location: LCCOMB_X43_Y24_N16
\M1_unit|Selector49~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector49~2_combout\ = (\M1_unit|state.S_RUN_0~regout\) # ((\M1_unit|SRAM_address[6]~11_combout\) # ((\M1_unit|state.S_RUN_3~regout\ & \M1_unit|cycle~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_RUN_0~regout\,
	datab => \M1_unit|state.S_RUN_3~regout\,
	datac => \M1_unit|SRAM_address[6]~11_combout\,
	datad => \M1_unit|cycle~regout\,
	combout => \M1_unit|Selector49~2_combout\);

-- Location: LCCOMB_X40_Y18_N0
\M2_unit|MM_unit_CT|product~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~0_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~16_combout\)) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add3~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~16_combout\,
	datad => \M2_unit|MM_unit_CT|Add3~52_combout\,
	combout => \M2_unit|MM_unit_CT|product~0_combout\);

-- Location: LCCOMB_X41_Y19_N10
\M2_unit|MM_unit_CT|product~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~2_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~12_combout\)) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add3~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~12_combout\,
	datad => \M2_unit|MM_unit_CT|Add3~48_combout\,
	combout => \M2_unit|MM_unit_CT|product~2_combout\);

-- Location: LCCOMB_X41_Y19_N28
\M2_unit|MM_unit_CT|product~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~3_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~10_combout\)) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add3~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~10_combout\,
	datad => \M2_unit|MM_unit_CT|Add3~46_combout\,
	combout => \M2_unit|MM_unit_CT|product~3_combout\);

-- Location: LCCOMB_X41_Y19_N2
\M2_unit|MM_unit_CT|product~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~6_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~4_combout\)) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add3~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~4_combout\,
	datad => \M2_unit|MM_unit_CT|Add3~40_combout\,
	combout => \M2_unit|MM_unit_CT|product~6_combout\);

-- Location: LCCOMB_X41_Y19_N4
\M2_unit|MM_unit_CT|product~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~7_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~2_combout\))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Add3~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Add3~38_combout\,
	datad => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~2_combout\,
	combout => \M2_unit|MM_unit_CT|product~7_combout\);

-- Location: LCCOMB_X41_Y19_N30
\M2_unit|MM_unit_CT|product~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~8_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~0_combout\)) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add3~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~0_combout\,
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Add3~36_combout\,
	combout => \M2_unit|MM_unit_CT|product~8_combout\);

-- Location: LCCOMB_X41_Y19_N22
\M2_unit|MM_unit_CT|product~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~12_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(14)))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Add3~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Add3~28_combout\,
	datad => \M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(14),
	combout => \M2_unit|MM_unit_CT|product~12_combout\);

-- Location: LCCOMB_X41_Y20_N20
\M2_unit|MM_unit_CT|product~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~15_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(11))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add3~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(11),
	datac => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CT|Add3~22_combout\,
	combout => \M2_unit|MM_unit_CT|product~15_combout\);

-- Location: LCCOMB_X41_Y20_N24
\M2_unit|MM_unit_CT|product~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~17_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(9))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add3~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(9),
	datad => \M2_unit|MM_unit_CT|Add3~18_combout\,
	combout => \M2_unit|MM_unit_CT|product~17_combout\);

-- Location: LCCOMB_X41_Y20_N2
\M2_unit|MM_unit_CT|product~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~18_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(8))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add3~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(8),
	datad => \M2_unit|MM_unit_CT|Add3~16_combout\,
	combout => \M2_unit|MM_unit_CT|product~18_combout\);

-- Location: LCCOMB_X41_Y20_N4
\M2_unit|MM_unit_CT|product~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~19_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(7))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add3~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(7),
	datad => \M2_unit|MM_unit_CT|Add3~14_combout\,
	combout => \M2_unit|MM_unit_CT|product~19_combout\);

-- Location: LCCOMB_X41_Y20_N14
\M2_unit|MM_unit_CT|product~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~20_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(6))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add3~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(6),
	datad => \M2_unit|MM_unit_CT|Add3~12_combout\,
	combout => \M2_unit|MM_unit_CT|product~20_combout\);

-- Location: LCCOMB_X41_Y20_N16
\M2_unit|MM_unit_CT|product~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~21_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(5))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add3~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(5),
	datac => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CT|Add3~10_combout\,
	combout => \M2_unit|MM_unit_CT|product~21_combout\);

-- Location: LCCOMB_X41_Y20_N18
\M2_unit|MM_unit_CT|product~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~22_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(4))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add3~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(4),
	datad => \M2_unit|MM_unit_CT|Add3~8_combout\,
	combout => \M2_unit|MM_unit_CT|product~22_combout\);

-- Location: LCCOMB_X41_Y20_N12
\M2_unit|MM_unit_CT|product~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~23_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(3)))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Add3~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Add3~6_combout\,
	datad => \M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(3),
	combout => \M2_unit|MM_unit_CT|product~23_combout\);

-- Location: LCCOMB_X36_Y17_N24
\M2_unit|MM_unit_CT|product~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~26_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(0))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(0),
	datac => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CT|Add3~0_combout\,
	combout => \M2_unit|MM_unit_CT|product~26_combout\);

-- Location: LCCOMB_X36_Y17_N12
\M2_unit|MM_unit_CT|product~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~28_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~14_combout\)) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add0~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~14_combout\,
	datac => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CT|Add0~50_combout\,
	combout => \M2_unit|MM_unit_CT|product~28_combout\);

-- Location: LCCOMB_X36_Y17_N30
\M2_unit|MM_unit_CT|product~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~30_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~10_combout\))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Add0~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datab => \M2_unit|MM_unit_CT|Add0~46_combout\,
	datad => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~10_combout\,
	combout => \M2_unit|MM_unit_CT|product~30_combout\);

-- Location: LCCOMB_X36_Y17_N0
\M2_unit|MM_unit_CT|product~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~31_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~8_combout\))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Add0~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datab => \M2_unit|MM_unit_CT|Add0~44_combout\,
	datac => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~8_combout\,
	combout => \M2_unit|MM_unit_CT|product~31_combout\);

-- Location: LCCOMB_X36_Y17_N2
\M2_unit|MM_unit_CT|product~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~32_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~6_combout\))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Add0~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Add0~42_combout\,
	datad => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~6_combout\,
	combout => \M2_unit|MM_unit_CT|product~32_combout\);

-- Location: LCCOMB_X36_Y17_N20
\M2_unit|MM_unit_CT|product~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~33_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~4_combout\))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Add0~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Add0~40_combout\,
	datad => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~4_combout\,
	combout => \M2_unit|MM_unit_CT|product~33_combout\);

-- Location: LCCOMB_X36_Y17_N22
\M2_unit|MM_unit_CT|product~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~34_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~2_combout\))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Add0~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Add0~38_combout\,
	datad => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~2_combout\,
	combout => \M2_unit|MM_unit_CT|product~34_combout\);

-- Location: LCCOMB_X36_Y17_N6
\M2_unit|MM_unit_CT|product~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~38_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(15))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(15),
	datac => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CT|Add0~30_combout\,
	combout => \M2_unit|MM_unit_CT|product~38_combout\);

-- Location: LCCOMB_X36_Y18_N0
\M2_unit|MM_unit_CT|product~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~39_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(14))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(14),
	datac => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CT|Add0~28_combout\,
	combout => \M2_unit|MM_unit_CT|product~39_combout\);

-- Location: LCCOMB_X36_Y18_N10
\M2_unit|MM_unit_CT|product~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~40_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(13))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add0~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(13),
	datad => \M2_unit|MM_unit_CT|Add0~26_combout\,
	combout => \M2_unit|MM_unit_CT|product~40_combout\);

-- Location: LCCOMB_X36_Y18_N12
\M2_unit|MM_unit_CT|product~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~41_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(12))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(12),
	datac => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CT|Add0~24_combout\,
	combout => \M2_unit|MM_unit_CT|product~41_combout\);

-- Location: LCCOMB_X37_Y19_N16
\M2_unit|MM_unit_CT|product~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~42_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(11))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add0~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(11),
	datac => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CT|Add0~22_combout\,
	combout => \M2_unit|MM_unit_CT|product~42_combout\);

-- Location: LCCOMB_X36_Y18_N14
\M2_unit|MM_unit_CT|product~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~43_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(10))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(10),
	datac => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CT|Add0~20_combout\,
	combout => \M2_unit|MM_unit_CT|product~43_combout\);

-- Location: LCCOMB_X36_Y18_N24
\M2_unit|MM_unit_CT|product~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~44_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(9)))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Add0~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Add0~18_combout\,
	datab => \M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(9),
	datac => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	combout => \M2_unit|MM_unit_CT|product~44_combout\);

-- Location: LCCOMB_X36_Y18_N30
\M2_unit|MM_unit_CT|product~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~47_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(6)))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Add0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Add0~12_combout\,
	datad => \M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(6),
	combout => \M2_unit|MM_unit_CT|product~47_combout\);

-- Location: LCCOMB_X36_Y18_N20
\M2_unit|MM_unit_CT|product~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~50_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(3)))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Add0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Add0~6_combout\,
	datac => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(3),
	combout => \M2_unit|MM_unit_CT|product~50_combout\);

-- Location: LCCOMB_X36_Y18_N22
\M2_unit|MM_unit_CT|product~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~51_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(2))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(2),
	datac => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CT|Add0~4_combout\,
	combout => \M2_unit|MM_unit_CT|product~51_combout\);

-- Location: LCCOMB_X40_Y12_N0
\M2_unit|MM_unit_CT|product~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~52_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(1))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(1),
	datad => \M2_unit|MM_unit_CT|Add0~2_combout\,
	combout => \M2_unit|MM_unit_CT|product~52_combout\);

-- Location: LCCOMB_X36_Y14_N0
\M2_unit|MM_unit_CT|product~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~53_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(0)))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Add0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Add0~0_combout\,
	datad => \M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(0),
	combout => \M2_unit|MM_unit_CT|product~53_combout\);

-- Location: LCCOMB_X40_Y13_N0
\M2_unit|MM_unit_CT|product~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~54_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~16_combout\)) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add1~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~16_combout\,
	datad => \M2_unit|MM_unit_CT|Add1~52_combout\,
	combout => \M2_unit|MM_unit_CT|product~54_combout\);

-- Location: LCCOMB_X40_Y12_N10
\M2_unit|MM_unit_CT|product~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~55_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~14_combout\)) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add1~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~14_combout\,
	datad => \M2_unit|MM_unit_CT|Add1~50_combout\,
	combout => \M2_unit|MM_unit_CT|product~55_combout\);

-- Location: LCCOMB_X40_Y12_N14
\M2_unit|MM_unit_CT|product~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~57_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~10_combout\))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Add1~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Add1~46_combout\,
	datad => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~10_combout\,
	combout => \M2_unit|MM_unit_CT|product~57_combout\);

-- Location: LCCOMB_X40_Y12_N12
\M2_unit|MM_unit_CT|product~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~60_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~4_combout\)) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add1~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~4_combout\,
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Add1~40_combout\,
	combout => \M2_unit|MM_unit_CT|product~60_combout\);

-- Location: LCCOMB_X40_Y12_N30
\M2_unit|MM_unit_CT|product~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~61_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~2_combout\)) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add1~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~2_combout\,
	datac => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CT|Add1~38_combout\,
	combout => \M2_unit|MM_unit_CT|product~61_combout\);

-- Location: LCCOMB_X40_Y12_N8
\M2_unit|MM_unit_CT|product~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~62_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~0_combout\)) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add1~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~0_combout\,
	datad => \M2_unit|MM_unit_CT|Add1~36_combout\,
	combout => \M2_unit|MM_unit_CT|product~62_combout\);

-- Location: LCCOMB_X40_Y12_N2
\M2_unit|MM_unit_CT|product~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~63_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(17))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add1~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(17),
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CT|Add1~34_combout\,
	combout => \M2_unit|MM_unit_CT|product~63_combout\);

-- Location: LCCOMB_X37_Y13_N16
\M2_unit|MM_unit_CT|product~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~71_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(9))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add1~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datab => \M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(9),
	datad => \M2_unit|MM_unit_CT|Add1~18_combout\,
	combout => \M2_unit|MM_unit_CT|product~71_combout\);

-- Location: LCCOMB_X42_Y13_N2
\M2_unit|MM_unit_CT|product~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~72_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(8))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add1~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(8),
	datac => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CT|Add1~16_combout\,
	combout => \M2_unit|MM_unit_CT|product~72_combout\);

-- Location: LCCOMB_X42_Y13_N30
\M2_unit|MM_unit_CT|product~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~74_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(6))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(6),
	datac => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CT|Add1~12_combout\,
	combout => \M2_unit|MM_unit_CT|product~74_combout\);

-- Location: LCCOMB_X42_Y13_N16
\M2_unit|MM_unit_CT|product~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~75_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(5))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(5),
	datad => \M2_unit|MM_unit_CT|Add1~10_combout\,
	combout => \M2_unit|MM_unit_CT|product~75_combout\);

-- Location: LCCOMB_X42_Y13_N4
\M2_unit|MM_unit_CT|product~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~77_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(3)))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Add1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Add1~6_combout\,
	datad => \M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(3),
	combout => \M2_unit|MM_unit_CT|product~77_combout\);

-- Location: LCCOMB_X44_Y17_N8
\M2_unit|MM_unit_CT|product~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~78_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(2))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(2),
	datad => \M2_unit|MM_unit_CT|Add1~4_combout\,
	combout => \M2_unit|MM_unit_CT|product~78_combout\);

-- Location: LCCOMB_X42_Y17_N0
\M2_unit|MM_unit_CT|product~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~82_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~14_combout\)) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add2~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~14_combout\,
	datac => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CT|Add2~50_combout\,
	combout => \M2_unit|MM_unit_CT|product~82_combout\);

-- Location: LCCOMB_X44_Y17_N24
\M2_unit|MM_unit_CT|product~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~83_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~12_combout\)) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add2~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~12_combout\,
	datac => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CT|Add2~48_combout\,
	combout => \M2_unit|MM_unit_CT|product~83_combout\);

-- Location: LCCOMB_X44_Y17_N26
\M2_unit|MM_unit_CT|product~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~84_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~10_combout\)) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add2~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~10_combout\,
	datac => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CT|Add2~46_combout\,
	combout => \M2_unit|MM_unit_CT|product~84_combout\);

-- Location: LCCOMB_X44_Y17_N18
\M2_unit|MM_unit_CT|product~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~88_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~2_combout\)) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add2~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~2_combout\,
	datab => \M2_unit|MM_unit_CT|Add2~38_combout\,
	datac => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	combout => \M2_unit|MM_unit_CT|product~88_combout\);

-- Location: LCCOMB_X44_Y17_N28
\M2_unit|MM_unit_CT|product~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~89_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~0_combout\))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Add2~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Add2~36_combout\,
	datad => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~0_combout\,
	combout => \M2_unit|MM_unit_CT|product~89_combout\);

-- Location: LCCOMB_X42_Y18_N8
\M2_unit|MM_unit_CT|product~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~91_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(16))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add2~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(16),
	datac => \M2_unit|MM_unit_CT|Add2~32_combout\,
	datad => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	combout => \M2_unit|MM_unit_CT|product~91_combout\);

-- Location: LCCOMB_X42_Y18_N10
\M2_unit|MM_unit_CT|product~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~92_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(15))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add2~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(15),
	datac => \M2_unit|MM_unit_CT|Add2~30_combout\,
	datad => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	combout => \M2_unit|MM_unit_CT|product~92_combout\);

-- Location: LCCOMB_X42_Y18_N28
\M2_unit|MM_unit_CT|product~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~93_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(14))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add2~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(14),
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CT|Add2~28_combout\,
	combout => \M2_unit|MM_unit_CT|product~93_combout\);

-- Location: LCCOMB_X42_Y18_N30
\M2_unit|MM_unit_CT|product~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~98_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(9))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(9),
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CT|Add2~18_combout\,
	combout => \M2_unit|MM_unit_CT|product~98_combout\);

-- Location: LCCOMB_X42_Y18_N2
\M2_unit|MM_unit_CT|product~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~100_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(7)))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Add2~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Add2~14_combout\,
	datad => \M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(7),
	combout => \M2_unit|MM_unit_CT|product~100_combout\);

-- Location: LCCOMB_X42_Y18_N14
\M2_unit|MM_unit_CT|product~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~102_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(5)))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Add2~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Add2~10_combout\,
	datad => \M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(5),
	combout => \M2_unit|MM_unit_CT|product~102_combout\);

-- Location: LCCOMB_X41_Y17_N12
\M2_unit|MM_unit_CT|product~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~106_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(1))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(1),
	datad => \M2_unit|MM_unit_CT|Add2~2_combout\,
	combout => \M2_unit|MM_unit_CT|product~106_combout\);

-- Location: LCCOMB_X41_Y17_N6
\M2_unit|MM_unit_CT|product~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~111_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~18_combout\))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Add2~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Add2~54_combout\,
	datad => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~18_combout\,
	combout => \M2_unit|MM_unit_CT|product~111_combout\);

-- Location: LCCOMB_X41_Y17_N8
\M2_unit|MM_unit_CT|product~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~112_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~20_combout\)) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add3~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~20_combout\,
	datad => \M2_unit|MM_unit_CT|Add3~56_combout\,
	combout => \M2_unit|MM_unit_CT|product~112_combout\);

-- Location: LCCOMB_X41_Y17_N26
\M2_unit|MM_unit_CT|product~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~113_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~20_combout\))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Add0~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datab => \M2_unit|MM_unit_CT|Add0~56_combout\,
	datac => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~20_combout\,
	combout => \M2_unit|MM_unit_CT|product~113_combout\);

-- Location: LCCOMB_X41_Y17_N28
\M2_unit|MM_unit_CT|product~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~114_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~20_combout\))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Add1~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Add1~56_combout\,
	datad => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~20_combout\,
	combout => \M2_unit|MM_unit_CT|product~114_combout\);

-- Location: LCCOMB_X42_Y18_N18
\M2_unit|MM_unit_CT|product~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~115_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~20_combout\))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Add2~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Add2~56_combout\,
	datac => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~20_combout\,
	datad => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	combout => \M2_unit|MM_unit_CT|product~115_combout\);

-- Location: LCCOMB_X36_Y18_N8
\M2_unit|MM_unit_CT|product~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~116_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~22_combout\)) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add0~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~22_combout\,
	datad => \M2_unit|MM_unit_CT|Add0~58_combout\,
	combout => \M2_unit|MM_unit_CT|product~116_combout\);

-- Location: LCCOMB_X40_Y12_N22
\M2_unit|MM_unit_CT|product~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~117_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~22_combout\)) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add3~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~22_combout\,
	datac => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CT|Add3~58_combout\,
	combout => \M2_unit|MM_unit_CT|product~117_combout\);

-- Location: LCCOMB_X44_Y17_N16
\M2_unit|MM_unit_CT|product~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~119_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~22_combout\)) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add2~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~22_combout\,
	datac => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CT|Add2~58_combout\,
	combout => \M2_unit|MM_unit_CT|product~119_combout\);

-- Location: LCCOMB_X41_Y19_N16
\M2_unit|MM_unit_CT|product~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~122_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~24_combout\))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Add1~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Add1~60_combout\,
	datad => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~24_combout\,
	combout => \M2_unit|MM_unit_CT|product~122_combout\);

-- Location: LCCOMB_X41_Y20_N26
\M2_unit|MM_unit_CT|product~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~123_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~24_combout\))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Add2~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Add2~60_combout\,
	datad => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~24_combout\,
	combout => \M2_unit|MM_unit_CT|product~123_combout\);

-- Location: LCCOMB_X36_Y17_N10
\M2_unit|MM_unit_CT|product~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~124_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~26_combout\)) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add0~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~26_combout\,
	datab => \M2_unit|MM_unit_CT|Add0~62_combout\,
	datac => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	combout => \M2_unit|MM_unit_CT|product~124_combout\);

-- Location: LCCOMB_X41_Y19_N26
\M2_unit|MM_unit_CT|product~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~125_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~26_combout\))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Add3~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Add3~62_combout\,
	datad => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~26_combout\,
	combout => \M2_unit|MM_unit_CT|product~125_combout\);

-- Location: LCCOMB_X40_Y12_N16
\M2_unit|MM_unit_CT|product~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~126_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~26_combout\)) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add1~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~26_combout\,
	datad => \M2_unit|MM_unit_CT|Add1~62_combout\,
	combout => \M2_unit|MM_unit_CT|product~126_combout\);

-- Location: LCCOMB_X44_Y17_N2
\M2_unit|MM_unit_CT|product~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~127_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~26_combout\))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Add2~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Add2~62_combout\,
	datad => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~26_combout\,
	combout => \M2_unit|MM_unit_CT|product~127_combout\);

-- Location: LCFF_X37_Y12_N7
\M2_unit|MM_unit_CS|P_write_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|P_write_data~38_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|P_write_data[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|P_write_data\(1));

-- Location: LCFF_X41_Y16_N17
\M2_unit|MM_unit_CS|product_out[3][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add3~16_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[3][8]~regout\);

-- Location: LCFF_X37_Y16_N17
\M2_unit|MM_unit_CS|product_out[1][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add1~16_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[1][8]~regout\);

-- Location: LCFF_X38_Y11_N19
\M2_unit|MM_unit_CS|product_out[0][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add0~18_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[0][9]~regout\);

-- Location: LCFF_X41_Y16_N19
\M2_unit|MM_unit_CS|product_out[3][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add3~18_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[3][9]~regout\);

-- Location: LCFF_X37_Y16_N19
\M2_unit|MM_unit_CS|product_out[1][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add1~18_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[1][9]~regout\);

-- Location: LCCOMB_X37_Y12_N22
\M2_unit|MM_unit_CS|P_write_data~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|P_write_data~37_combout\ = (\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\ & (\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\)) # (!\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\ & ((\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ & 
-- (\M2_unit|MM_unit_CS|product_out[3][9]~regout\)) # (!\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ & ((\M2_unit|MM_unit_CS|product_out[1][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|P_write_data[12]~1_combout\,
	datab => \M2_unit|MM_unit_CS|P_write_data[12]~0_combout\,
	datac => \M2_unit|MM_unit_CS|product_out[3][9]~regout\,
	datad => \M2_unit|MM_unit_CS|product_out[1][9]~regout\,
	combout => \M2_unit|MM_unit_CS|P_write_data~37_combout\);

-- Location: LCFF_X42_Y12_N19
\M2_unit|MM_unit_CS|product_out[2][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add2~18_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[2][9]~regout\);

-- Location: LCCOMB_X37_Y12_N6
\M2_unit|MM_unit_CS|P_write_data~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|P_write_data~38_combout\ = (\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\ & ((\M2_unit|MM_unit_CS|P_write_data~37_combout\ & ((\M2_unit|MM_unit_CS|product_out[2][9]~regout\))) # (!\M2_unit|MM_unit_CS|P_write_data~37_combout\ & 
-- (\M2_unit|MM_unit_CS|product_out[0][9]~regout\)))) # (!\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\ & (\M2_unit|MM_unit_CS|P_write_data~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|P_write_data[12]~1_combout\,
	datab => \M2_unit|MM_unit_CS|P_write_data~37_combout\,
	datac => \M2_unit|MM_unit_CS|product_out[0][9]~regout\,
	datad => \M2_unit|MM_unit_CS|product_out[2][9]~regout\,
	combout => \M2_unit|MM_unit_CS|P_write_data~38_combout\);

-- Location: LCFF_X38_Y11_N21
\M2_unit|MM_unit_CS|product_out[0][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add0~20_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[0][10]~regout\);

-- Location: LCFF_X37_Y16_N21
\M2_unit|MM_unit_CS|product_out[1][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add1~20_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[1][10]~regout\);

-- Location: LCCOMB_X37_Y12_N24
\M2_unit|MM_unit_CS|P_write_data~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|P_write_data~39_combout\ = (\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\ & ((\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\) # ((\M2_unit|MM_unit_CS|product_out[0][10]~regout\)))) # (!\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\ 
-- & (!\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ & (\M2_unit|MM_unit_CS|product_out[1][10]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|P_write_data[12]~1_combout\,
	datab => \M2_unit|MM_unit_CS|P_write_data[12]~0_combout\,
	datac => \M2_unit|MM_unit_CS|product_out[1][10]~regout\,
	datad => \M2_unit|MM_unit_CS|product_out[0][10]~regout\,
	combout => \M2_unit|MM_unit_CS|P_write_data~39_combout\);

-- Location: LCFF_X41_Y16_N23
\M2_unit|MM_unit_CS|product_out[3][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add3~22_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[3][11]~regout\);

-- Location: LCFF_X42_Y12_N23
\M2_unit|MM_unit_CS|product_out[2][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add2~22_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[2][11]~regout\);

-- Location: LCFF_X41_Y16_N25
\M2_unit|MM_unit_CS|product_out[3][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add3~24_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[3][12]~regout\);

-- Location: LCFF_X38_Y11_N31
\M2_unit|MM_unit_CS|product_out[0][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add0~30_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[0][15]~regout\);

-- Location: LCFF_X37_Y16_N31
\M2_unit|MM_unit_CS|product_out[1][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add1~30_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[1][15]~regout\);

-- Location: LCCOMB_X53_Y20_N12
\Selector21~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector21~7_combout\ = (\state.S_TOP_VGA~regout\ & (\Selector21~4_combout\)) # (!\state.S_TOP_VGA~regout\ & ((\state.S_TOP_M2~regout\ & (\Selector21~4_combout\)) # (!\state.S_TOP_M2~regout\ & ((\UART_unit|SRAM_address\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector21~4_combout\,
	datab => \state.S_TOP_VGA~regout\,
	datac => \state.S_TOP_M2~regout\,
	datad => \UART_unit|SRAM_address\(6),
	combout => \Selector21~7_combout\);

-- Location: LCCOMB_X29_Y20_N20
\M2_unit|WS_unit|Selector78~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Selector78~2_combout\ = (\M2_unit|WS_unit|Selector38~0_combout\) # ((\M2_unit|WS_unit|C_END\(4) & ((\M2_unit|WS_unit|state.S_WS_LO_2~regout\) # (\M2_unit|FS_unit|state.S_FS_START~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|state.S_WS_LO_2~regout\,
	datab => \M2_unit|WS_unit|Selector38~0_combout\,
	datac => \M2_unit|WS_unit|C_END\(4),
	datad => \M2_unit|FS_unit|state.S_FS_START~regout\,
	combout => \M2_unit|WS_unit|Selector78~2_combout\);

-- Location: LCCOMB_X34_Y24_N16
\M1_unit|Y_buff[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_buff[0]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(0),
	combout => \M1_unit|Y_buff[0]~feeder_combout\);

-- Location: LCCOMB_X34_Y24_N18
\M1_unit|Y_buff[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_buff[1]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SRAM_unit|SRAM_read_data\(1),
	combout => \M1_unit|Y_buff[1]~feeder_combout\);

-- Location: LCCOMB_X42_Y26_N12
\VGA_unit|VGA_sram_data[1][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_sram_data[1][1]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(1),
	combout => \VGA_unit|VGA_sram_data[1][1]~feeder_combout\);

-- Location: LCCOMB_X34_Y24_N28
\M1_unit|Y_buff[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_buff[2]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SRAM_unit|SRAM_read_data\(2),
	combout => \M1_unit|Y_buff[2]~feeder_combout\);

-- Location: LCCOMB_X42_Y26_N24
\VGA_unit|VGA_sram_data[1][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_sram_data[1][3]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(3),
	combout => \VGA_unit|VGA_sram_data[1][3]~feeder_combout\);

-- Location: LCCOMB_X43_Y26_N6
\VGA_unit|VGA_sram_data[0][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_sram_data[0][3]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(3),
	combout => \VGA_unit|VGA_sram_data[0][3]~feeder_combout\);

-- Location: LCCOMB_X34_Y24_N0
\M1_unit|Y_buff[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_buff[4]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(4),
	combout => \M1_unit|Y_buff[4]~feeder_combout\);

-- Location: LCCOMB_X42_Y26_N20
\VGA_unit|VGA_sram_data[1][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_sram_data[1][5]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(5),
	combout => \VGA_unit|VGA_sram_data[1][5]~feeder_combout\);

-- Location: LCCOMB_X43_Y26_N4
\VGA_unit|VGA_sram_data[0][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_sram_data[0][6]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(6),
	combout => \VGA_unit|VGA_sram_data[0][6]~feeder_combout\);

-- Location: LCCOMB_X34_Y24_N12
\M1_unit|Y_buff[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_buff[6]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(6),
	combout => \M1_unit|Y_buff[6]~feeder_combout\);

-- Location: LCCOMB_X44_Y26_N20
\VGA_unit|VGA_sram_data[1][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_sram_data[1][7]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(7),
	combout => \VGA_unit|VGA_sram_data[1][7]~feeder_combout\);

-- Location: LCCOMB_X43_Y26_N22
\VGA_unit|VGA_sram_data[0][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_sram_data[0][7]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(7),
	combout => \VGA_unit|VGA_sram_data[0][7]~feeder_combout\);

-- Location: LCCOMB_X43_Y26_N26
\VGA_unit|VGA_sram_data[0][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_sram_data[0][9]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(9),
	combout => \VGA_unit|VGA_sram_data[0][9]~feeder_combout\);

-- Location: LCCOMB_X43_Y26_N30
\VGA_unit|VGA_sram_data[0][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_sram_data[0][11]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(11),
	combout => \VGA_unit|VGA_sram_data[0][11]~feeder_combout\);

-- Location: LCCOMB_X43_Y26_N2
\VGA_unit|VGA_sram_data[0][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_sram_data[0][13]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(13),
	combout => \VGA_unit|VGA_sram_data[0][13]~feeder_combout\);

-- Location: LCCOMB_X43_Y26_N20
\VGA_unit|VGA_sram_data[0][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_sram_data[0][14]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(14),
	combout => \VGA_unit|VGA_sram_data[0][14]~feeder_combout\);

-- Location: LCCOMB_X35_Y21_N16
\M2_unit|WS_unit|clipped_buffer[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|clipped_buffer[0]~feeder_combout\ = \M2_unit|WS_unit|Selector16~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M2_unit|WS_unit|Selector16~0_combout\,
	combout => \M2_unit|WS_unit|clipped_buffer[0]~feeder_combout\);

-- Location: LCCOMB_X34_Y21_N28
\M2_unit|WS_unit|clipped_buffer[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|clipped_buffer[6]~feeder_combout\ = \M2_unit|WS_unit|Selector10~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M2_unit|WS_unit|Selector10~0_combout\,
	combout => \M2_unit|WS_unit|clipped_buffer[6]~feeder_combout\);

-- Location: LCCOMB_X34_Y21_N30
\M2_unit|WS_unit|clipped_buffer[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|clipped_buffer[7]~feeder_combout\ = \M2_unit|WS_unit|Selector9~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M2_unit|WS_unit|Selector9~0_combout\,
	combout => \M2_unit|WS_unit|clipped_buffer[7]~feeder_combout\);

-- Location: LCCOMB_X33_Y14_N12
\M2_unit|MM_unit_CS|state.S_MM_LI_1~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|state.S_MM_LI_1~feeder_combout\ = \M2_unit|MM_unit_CS|state.S_MM_LI_0~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M2_unit|MM_unit_CS|state.S_MM_LI_0~regout\,
	combout => \M2_unit|MM_unit_CS|state.S_MM_LI_1~feeder_combout\);

-- Location: LCCOMB_X34_Y25_N6
\M1_unit|FIR_unit|V_SReg[3][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg[3][0]~feeder_combout\ = \M1_unit|FIR_unit|V_SReg~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|FIR_unit|V_SReg~0_combout\,
	combout => \M1_unit|FIR_unit|V_SReg[3][0]~feeder_combout\);

-- Location: LCCOMB_X34_Y25_N14
\M1_unit|FIR_unit|V_SReg[3][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg[3][2]~feeder_combout\ = \M1_unit|FIR_unit|V_SReg~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|V_SReg~4_combout\,
	combout => \M1_unit|FIR_unit|V_SReg[3][2]~feeder_combout\);

-- Location: LCCOMB_X32_Y24_N8
\M1_unit|FIR_unit|V_in_buffer[1][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_in_buffer[1][0]~feeder_combout\ = \M1_unit|FIR_unit|U_in_buffer~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|FIR_unit|U_in_buffer~0_combout\,
	combout => \M1_unit|FIR_unit|V_in_buffer[1][0]~feeder_combout\);

-- Location: LCCOMB_X32_Y24_N30
\M1_unit|FIR_unit|V_in_buffer[0][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_in_buffer[0][4]~feeder_combout\ = \M1_unit|FIR_unit|U_in_buffer~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|FIR_unit|U_in_buffer~10_combout\,
	combout => \M1_unit|FIR_unit|V_in_buffer[0][4]~feeder_combout\);

-- Location: LCCOMB_X31_Y24_N12
\M1_unit|FIR_unit|U_in_buffer[0][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_in_buffer[0][5]~feeder_combout\ = \M1_unit|FIR_unit|U_in_buffer~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M1_unit|FIR_unit|U_in_buffer~11_combout\,
	combout => \M1_unit|FIR_unit|U_in_buffer[0][5]~feeder_combout\);

-- Location: LCCOMB_X31_Y24_N26
\M1_unit|FIR_unit|U_in_buffer[1][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_in_buffer[1][6]~feeder_combout\ = \M1_unit|FIR_unit|U_in_buffer~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|FIR_unit|U_in_buffer~14_combout\,
	combout => \M1_unit|FIR_unit|U_in_buffer[1][6]~feeder_combout\);

-- Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DATA_IO[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_write_data_buf\(0),
	oe => \SRAM_unit|SRAM_WE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DATA_IO(0),
	combout => \SRAM_DATA_IO[0]~0\);

-- Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DATA_IO[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_write_data_buf\(1),
	oe => \SRAM_unit|SRAM_WE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DATA_IO(1),
	combout => \SRAM_DATA_IO[1]~1\);

-- Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DATA_IO[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_write_data_buf\(2),
	oe => \SRAM_unit|SRAM_WE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DATA_IO(2),
	combout => \SRAM_DATA_IO[2]~2\);

-- Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DATA_IO[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_write_data_buf\(3),
	oe => \SRAM_unit|SRAM_WE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DATA_IO(3),
	combout => \SRAM_DATA_IO[3]~3\);

-- Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DATA_IO[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_write_data_buf\(4),
	oe => \SRAM_unit|SRAM_WE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DATA_IO(4),
	combout => \SRAM_DATA_IO[4]~4\);

-- Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DATA_IO[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_write_data_buf\(5),
	oe => \SRAM_unit|SRAM_WE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DATA_IO(5),
	combout => \SRAM_DATA_IO[5]~5\);

-- Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DATA_IO[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_write_data_buf\(6),
	oe => \SRAM_unit|SRAM_WE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DATA_IO(6),
	combout => \SRAM_DATA_IO[6]~6\);

-- Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DATA_IO[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_write_data_buf\(7),
	oe => \SRAM_unit|SRAM_WE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DATA_IO(7),
	combout => \SRAM_DATA_IO[7]~7\);

-- Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DATA_IO[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_write_data_buf\(8),
	oe => \SRAM_unit|SRAM_WE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DATA_IO(8),
	combout => \SRAM_DATA_IO[8]~8\);

-- Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DATA_IO[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_write_data_buf\(9),
	oe => \SRAM_unit|SRAM_WE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DATA_IO(9),
	combout => \SRAM_DATA_IO[9]~9\);

-- Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DATA_IO[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_write_data_buf\(10),
	oe => \SRAM_unit|SRAM_WE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DATA_IO(10),
	combout => \SRAM_DATA_IO[10]~10\);

-- Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DATA_IO[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_write_data_buf\(11),
	oe => \SRAM_unit|SRAM_WE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DATA_IO(11),
	combout => \SRAM_DATA_IO[11]~11\);

-- Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DATA_IO[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_write_data_buf\(12),
	oe => \SRAM_unit|SRAM_WE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DATA_IO(12),
	combout => \SRAM_DATA_IO[12]~12\);

-- Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DATA_IO[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_write_data_buf\(13),
	oe => \SRAM_unit|SRAM_WE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DATA_IO(13),
	combout => \SRAM_DATA_IO[13]~13\);

-- Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DATA_IO[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_write_data_buf\(14),
	oe => \SRAM_unit|SRAM_WE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DATA_IO(14),
	combout => \SRAM_DATA_IO[14]~14\);

-- Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DATA_IO[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_write_data_buf\(15),
	oe => \SRAM_unit|SRAM_WE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DATA_IO(15),
	combout => \SRAM_DATA_IO[15]~15\);

-- Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\CLOCK_50_I~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_CLOCK_50_I,
	combout => \CLOCK_50_I~combout\);

-- Location: CLKCTRL_G2
\CLOCK_50_I~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50_I~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50_I~clkctrl_outclk\);

-- Location: LCCOMB_X32_Y17_N10
\M2_unit|Selector0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector0~3_combout\ = (\M2_unit|WS_unit|WS_done~regout\ & \M2_unit|state.S_WS~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|WS_unit|WS_done~regout\,
	datad => \M2_unit|state.S_WS~regout\,
	combout => \M2_unit|Selector0~3_combout\);

-- Location: LCCOMB_X32_Y17_N18
\M2_unit|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector1~0_combout\ = (!\M2_unit|Selector0~3_combout\ & ((\M2_unit|state.S_M2_START~regout\) # ((!\M2_unit|Selector0~2_combout\ & \M2_unit|state.S_FS~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|Selector0~2_combout\,
	datab => \M2_unit|state.S_M2_START~regout\,
	datac => \M2_unit|state.S_FS~regout\,
	datad => \M2_unit|Selector0~3_combout\,
	combout => \M2_unit|Selector1~0_combout\);

-- Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(17),
	combout => \SWITCH_I~combout\(17));

-- Location: CLKCTRL_G1
\SWITCH_I[17]~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \SWITCH_I[17]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \SWITCH_I[17]~clkctrl_outclk\);

-- Location: PLL_1
\SRAM_unit|Clock_100_PLL_inst|altpll_component|pll\ : cycloneii_pll
-- pragma translate_off
GENERIC MAP (
	bandwidth => 0,
	bandwidth_type => "low",
	c0_high => 4,
	c0_initial => 1,
	c0_low => 4,
	c0_mode => "even",
	c0_ph => 0,
	c1_mode => "bypass",
	c1_ph => 0,
	c2_mode => "bypass",
	c2_ph => 0,
	charge_pump_current => 80,
	clk0_counter => "c0",
	clk0_divide_by => 1,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 2,
	clk0_phase_shift => "0",
	clk1_duty_cycle => 50,
	clk1_phase_shift => "0",
	clk2_duty_cycle => 50,
	clk2_phase_shift => "0",
	compensate_clock => "clk0",
	gate_lock_counter => 0,
	gate_lock_signal => "no",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 20000,
	invalid_lock_multiplier => 5,
	loop_filter_c => 3,
	loop_filter_r => " 2.500000",
	m => 16,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 100000,
	pfd_min => 2484,
	pll_compensation_delay => 5370,
	self_reset_on_gated_loss_lock => "off",
	sim_gate_lock_device_behavior => "off",
	simulation_type => "timing",
	valid_lock_multiplier => 1,
	vco_center => 1333,
	vco_max => 2000,
	vco_min => 1000)
-- pragma translate_on
PORT MAP (
	areset => \SWITCH_I[17]~clkctrl_outclk\,
	inclk => \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll_INCLK_bus\,
	locked => \SRAM_unit|Clock_100_PLL_inst|altpll_component|_locked\,
	clk => \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll_CLK_bus\);

-- Location: LCCOMB_X33_Y23_N22
\resetn~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \resetn~0_combout\ = (\SWITCH_I~combout\(17)) # (!\SRAM_unit|Clock_100_PLL_inst|altpll_component|_locked\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SWITCH_I~combout\(17),
	datad => \SRAM_unit|Clock_100_PLL_inst|altpll_component|_locked\,
	combout => \resetn~0_combout\);

-- Location: CLKCTRL_G15
\resetn~0clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \resetn~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \resetn~0clkctrl_outclk\);

-- Location: LCFF_X32_Y17_N19
\M2_unit|state.S_FS\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|Selector1~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|state.S_FS~regout\);

-- Location: LCCOMB_X33_Y16_N24
\M2_unit|FS_unit|state.S_FS_START~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|state.S_FS_START~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \M2_unit|FS_unit|state.S_FS_START~feeder_combout\);

-- Location: LCFF_X33_Y16_N25
\M2_unit|FS_unit|state.S_FS_START\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|FS_unit|state.S_FS_START~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_unit|state.S_FS_START~regout\);

-- Location: LCCOMB_X32_Y16_N26
\M2_unit|FS_unit|Selector68~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Selector68~0_combout\ = (\M2_unit|FS_unit|state.S_FS_LO_3~regout\) # (((!\M2_unit|FS_start~regout\ & \M2_unit|FS_unit|state.S_FS_IDLE~regout\)) # (!\M2_unit|FS_unit|state.S_FS_START~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_start~regout\,
	datab => \M2_unit|FS_unit|state.S_FS_LO_3~regout\,
	datac => \M2_unit|FS_unit|state.S_FS_IDLE~regout\,
	datad => \M2_unit|FS_unit|state.S_FS_START~regout\,
	combout => \M2_unit|FS_unit|Selector68~0_combout\);

-- Location: LCFF_X32_Y16_N27
\M2_unit|FS_unit|state.S_FS_IDLE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|FS_unit|Selector68~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_unit|state.S_FS_IDLE~regout\);

-- Location: LCCOMB_X32_Y16_N4
\M2_unit|FS_unit|Selector69~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Selector69~0_combout\ = (\M2_unit|FS_start~regout\ & \M2_unit|FS_unit|state.S_FS_IDLE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_start~regout\,
	datad => \M2_unit|FS_unit|state.S_FS_IDLE~regout\,
	combout => \M2_unit|FS_unit|Selector69~0_combout\);

-- Location: LCFF_X32_Y16_N5
\M2_unit|FS_unit|state.S_FS_LI_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|FS_unit|Selector69~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_unit|state.S_FS_LI_1~regout\);

-- Location: LCFF_X32_Y16_N9
\M2_unit|FS_unit|state.S_FS_LI_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M2_unit|FS_unit|state.S_FS_LI_1~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_unit|state.S_FS_LI_2~regout\);

-- Location: LCFF_X32_Y16_N31
\M2_unit|FS_unit|state.S_FS_LI_3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M2_unit|FS_unit|state.S_FS_LI_2~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_unit|state.S_FS_LI_3~regout\);

-- Location: LCCOMB_X31_Y16_N18
\M2_unit|FS_unit|SC[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|SC[0]~6_combout\ = \M2_unit|FS_unit|SC\(0) $ (VCC)
-- \M2_unit|FS_unit|SC[0]~7\ = CARRY(\M2_unit|FS_unit|SC\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|FS_unit|SC\(0),
	datad => VCC,
	combout => \M2_unit|FS_unit|SC[0]~6_combout\,
	cout => \M2_unit|FS_unit|SC[0]~7\);

-- Location: LCCOMB_X31_Y16_N20
\M2_unit|FS_unit|SC[1]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|SC[1]~8_combout\ = (\M2_unit|FS_unit|SC\(1) & (!\M2_unit|FS_unit|SC[0]~7\)) # (!\M2_unit|FS_unit|SC\(1) & ((\M2_unit|FS_unit|SC[0]~7\) # (GND)))
-- \M2_unit|FS_unit|SC[1]~9\ = CARRY((!\M2_unit|FS_unit|SC[0]~7\) # (!\M2_unit|FS_unit|SC\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|SC\(1),
	datad => VCC,
	cin => \M2_unit|FS_unit|SC[0]~7\,
	combout => \M2_unit|FS_unit|SC[1]~8_combout\,
	cout => \M2_unit|FS_unit|SC[1]~9\);

-- Location: LCCOMB_X32_Y16_N28
\M2_unit|FS_unit|WideOr2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|WideOr2~combout\ = (!\M2_unit|FS_unit|state.S_FS_LO_1~regout\ & (!\M2_unit|FS_unit|state.S_FS_LO_3~regout\ & (!\M2_unit|FS_unit|state.S_FS_LO_2~regout\ & !\M2_unit|FS_unit|state.S_FS_IDLE~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|state.S_FS_LO_1~regout\,
	datab => \M2_unit|FS_unit|state.S_FS_LO_3~regout\,
	datac => \M2_unit|FS_unit|state.S_FS_LO_2~regout\,
	datad => \M2_unit|FS_unit|state.S_FS_IDLE~regout\,
	combout => \M2_unit|FS_unit|WideOr2~combout\);

-- Location: LCFF_X31_Y16_N21
\M2_unit|FS_unit|SC[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|FS_unit|SC[1]~8_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|FS_unit|SC[2]~14_combout\,
	ena => \M2_unit|FS_unit|WideOr2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_unit|SC\(1));

-- Location: LCCOMB_X31_Y16_N16
\M2_unit|FS_unit|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Equal0~0_combout\ = (\M2_unit|FS_unit|SC\(3) & (\M2_unit|FS_unit|SC\(0) & (\M2_unit|FS_unit|SC\(1) & \M2_unit|FS_unit|SC\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|SC\(3),
	datab => \M2_unit|FS_unit|SC\(0),
	datac => \M2_unit|FS_unit|SC\(1),
	datad => \M2_unit|FS_unit|SC\(2),
	combout => \M2_unit|FS_unit|Equal0~0_combout\);

-- Location: LCCOMB_X31_Y16_N30
\M2_unit|FS_unit|SC[2]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|SC[2]~14_combout\ = ((\M2_unit|FS_unit|state.S_FS_COMMON_CASE~regout\ & (\M2_unit|FS_unit|Equal0~0_combout\ & \M2_unit|FS_unit|Equal0~1_combout\))) # (!\M2_unit|FS_unit|state.S_FS_START~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|state.S_FS_START~regout\,
	datab => \M2_unit|FS_unit|state.S_FS_COMMON_CASE~regout\,
	datac => \M2_unit|FS_unit|Equal0~0_combout\,
	datad => \M2_unit|FS_unit|Equal0~1_combout\,
	combout => \M2_unit|FS_unit|SC[2]~14_combout\);

-- Location: LCFF_X31_Y16_N19
\M2_unit|FS_unit|SC[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|FS_unit|SC[0]~6_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|FS_unit|SC[2]~14_combout\,
	ena => \M2_unit|FS_unit|WideOr2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_unit|SC\(0));

-- Location: LCCOMB_X31_Y16_N22
\M2_unit|FS_unit|SC[2]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|SC[2]~10_combout\ = (\M2_unit|FS_unit|SC\(2) & (\M2_unit|FS_unit|SC[1]~9\ $ (GND))) # (!\M2_unit|FS_unit|SC\(2) & (!\M2_unit|FS_unit|SC[1]~9\ & VCC))
-- \M2_unit|FS_unit|SC[2]~11\ = CARRY((\M2_unit|FS_unit|SC\(2) & !\M2_unit|FS_unit|SC[1]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|FS_unit|SC\(2),
	datad => VCC,
	cin => \M2_unit|FS_unit|SC[1]~9\,
	combout => \M2_unit|FS_unit|SC[2]~10_combout\,
	cout => \M2_unit|FS_unit|SC[2]~11\);

-- Location: LCFF_X31_Y16_N23
\M2_unit|FS_unit|SC[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|FS_unit|SC[2]~10_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|FS_unit|SC[2]~14_combout\,
	ena => \M2_unit|FS_unit|WideOr2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_unit|SC\(2));

-- Location: LCCOMB_X31_Y16_N24
\M2_unit|FS_unit|SC[3]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|SC[3]~12_combout\ = (\M2_unit|FS_unit|SC\(3) & (!\M2_unit|FS_unit|SC[2]~11\)) # (!\M2_unit|FS_unit|SC\(3) & ((\M2_unit|FS_unit|SC[2]~11\) # (GND)))
-- \M2_unit|FS_unit|SC[3]~13\ = CARRY((!\M2_unit|FS_unit|SC[2]~11\) # (!\M2_unit|FS_unit|SC\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|SC\(3),
	datad => VCC,
	cin => \M2_unit|FS_unit|SC[2]~11\,
	combout => \M2_unit|FS_unit|SC[3]~12_combout\,
	cout => \M2_unit|FS_unit|SC[3]~13\);

-- Location: LCCOMB_X31_Y16_N26
\M2_unit|FS_unit|SC[4]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|SC[4]~15_combout\ = (\M2_unit|FS_unit|SC\(4) & (\M2_unit|FS_unit|SC[3]~13\ $ (GND))) # (!\M2_unit|FS_unit|SC\(4) & (!\M2_unit|FS_unit|SC[3]~13\ & VCC))
-- \M2_unit|FS_unit|SC[4]~16\ = CARRY((\M2_unit|FS_unit|SC\(4) & !\M2_unit|FS_unit|SC[3]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|FS_unit|SC\(4),
	datad => VCC,
	cin => \M2_unit|FS_unit|SC[3]~13\,
	combout => \M2_unit|FS_unit|SC[4]~15_combout\,
	cout => \M2_unit|FS_unit|SC[4]~16\);

-- Location: LCFF_X31_Y16_N27
\M2_unit|FS_unit|SC[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|FS_unit|SC[4]~15_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|FS_unit|SC[2]~14_combout\,
	ena => \M2_unit|FS_unit|WideOr2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_unit|SC\(4));

-- Location: LCCOMB_X31_Y16_N28
\M2_unit|FS_unit|SC[5]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|SC[5]~17_combout\ = \M2_unit|FS_unit|SC[4]~16\ $ (\M2_unit|FS_unit|SC\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \M2_unit|FS_unit|SC\(5),
	cin => \M2_unit|FS_unit|SC[4]~16\,
	combout => \M2_unit|FS_unit|SC[5]~17_combout\);

-- Location: LCFF_X31_Y16_N29
\M2_unit|FS_unit|SC[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|FS_unit|SC[5]~17_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|FS_unit|SC[2]~14_combout\,
	ena => \M2_unit|FS_unit|WideOr2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_unit|SC\(5));

-- Location: LCCOMB_X34_Y16_N0
\M2_unit|FS_unit|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Equal0~1_combout\ = (\M2_unit|FS_unit|SC\(5) & \M2_unit|FS_unit|SC\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|FS_unit|SC\(5),
	datac => \M2_unit|FS_unit|SC\(4),
	combout => \M2_unit|FS_unit|Equal0~1_combout\);

-- Location: LCCOMB_X31_Y16_N0
\M2_unit|FS_unit|Selector72~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Selector72~0_combout\ = (\M2_unit|FS_unit|state.S_FS_LI_3~regout\) # ((\M2_unit|FS_unit|state.S_FS_COMMON_CASE~regout\ & ((!\M2_unit|FS_unit|Equal0~1_combout\) # (!\M2_unit|FS_unit|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Equal0~0_combout\,
	datab => \M2_unit|FS_unit|state.S_FS_LI_3~regout\,
	datac => \M2_unit|FS_unit|state.S_FS_COMMON_CASE~regout\,
	datad => \M2_unit|FS_unit|Equal0~1_combout\,
	combout => \M2_unit|FS_unit|Selector72~0_combout\);

-- Location: LCFF_X31_Y16_N1
\M2_unit|FS_unit|state.S_FS_COMMON_CASE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|FS_unit|Selector72~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_unit|state.S_FS_COMMON_CASE~regout\);

-- Location: LCCOMB_X31_Y16_N14
\M2_unit|FS_unit|Selector73~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Selector73~0_combout\ = (\M2_unit|FS_unit|SC\(5) & (\M2_unit|FS_unit|state.S_FS_COMMON_CASE~regout\ & (\M2_unit|FS_unit|Equal0~0_combout\ & \M2_unit|FS_unit|SC\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|SC\(5),
	datab => \M2_unit|FS_unit|state.S_FS_COMMON_CASE~regout\,
	datac => \M2_unit|FS_unit|Equal0~0_combout\,
	datad => \M2_unit|FS_unit|SC\(4),
	combout => \M2_unit|FS_unit|Selector73~0_combout\);

-- Location: LCFF_X31_Y16_N15
\M2_unit|FS_unit|state.S_FS_LO_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|FS_unit|Selector73~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_unit|state.S_FS_LO_1~regout\);

-- Location: LCFF_X35_Y16_N1
\M2_unit|FS_unit|state.S_FS_LO_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M2_unit|FS_unit|state.S_FS_LO_1~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_unit|state.S_FS_LO_2~regout\);

-- Location: LCFF_X32_Y16_N19
\M2_unit|FS_unit|state.S_FS_LO_3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M2_unit|FS_unit|state.S_FS_LO_2~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_unit|state.S_FS_LO_3~regout\);

-- Location: LCCOMB_X32_Y16_N20
\M2_unit|FS_unit|Selector6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Selector6~0_combout\ = (\M2_unit|FS_unit|state.S_FS_LO_3~regout\) # ((\M2_unit|FS_unit|state.S_FS_START~regout\ & (\M2_unit|FS_unit|FS_done~regout\ & !\M2_unit|FS_unit|state.S_FS_IDLE~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|state.S_FS_START~regout\,
	datab => \M2_unit|FS_unit|state.S_FS_LO_3~regout\,
	datac => \M2_unit|FS_unit|FS_done~regout\,
	datad => \M2_unit|FS_unit|state.S_FS_IDLE~regout\,
	combout => \M2_unit|FS_unit|Selector6~0_combout\);

-- Location: LCFF_X32_Y16_N21
\M2_unit|FS_unit|FS_done\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|FS_unit|Selector6~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_unit|FS_done~regout\);

-- Location: LCCOMB_X32_Y17_N8
\M2_unit|Selector7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector7~0_combout\ = (\M2_unit|state.S_FS~regout\ & ((\M2_unit|MM_CT_start~regout\) # (\M2_unit|FS_unit|FS_done~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_CT_start~regout\,
	datac => \M2_unit|FS_unit|FS_done~regout\,
	datad => \M2_unit|state.S_FS~regout\,
	combout => \M2_unit|Selector7~0_combout\);

-- Location: LCCOMB_X32_Y20_N2
\M2_unit|FS_unit|Add10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add10~0_combout\ = \M2_unit|FS_unit|CB\(0) $ (VCC)
-- \M2_unit|FS_unit|Add10~1\ = CARRY(\M2_unit|FS_unit|CB\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|FS_unit|CB\(0),
	datad => VCC,
	combout => \M2_unit|FS_unit|Add10~0_combout\,
	cout => \M2_unit|FS_unit|Add10~1\);

-- Location: LCCOMB_X32_Y20_N4
\M2_unit|FS_unit|Add10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add10~2_combout\ = (\M2_unit|FS_unit|CB\(1) & (!\M2_unit|FS_unit|Add10~1\)) # (!\M2_unit|FS_unit|CB\(1) & ((\M2_unit|FS_unit|Add10~1\) # (GND)))
-- \M2_unit|FS_unit|Add10~3\ = CARRY((!\M2_unit|FS_unit|Add10~1\) # (!\M2_unit|FS_unit|CB\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|FS_unit|CB\(1),
	datad => VCC,
	cin => \M2_unit|FS_unit|Add10~1\,
	combout => \M2_unit|FS_unit|Add10~2_combout\,
	cout => \M2_unit|FS_unit|Add10~3\);

-- Location: LCCOMB_X32_Y20_N30
\M2_unit|FS_unit|Add10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add10~4_combout\ = (\M2_unit|FS_unit|Add10~2_combout\ & (((!\M2_unit|FS_unit|CB\(0)) # (!\M2_unit|FS_unit|Equal1~0_combout\)) # (!\M2_unit|FS_unit|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Equal1~1_combout\,
	datab => \M2_unit|FS_unit|Add10~2_combout\,
	datac => \M2_unit|FS_unit|Equal1~0_combout\,
	datad => \M2_unit|FS_unit|CB\(0),
	combout => \M2_unit|FS_unit|Add10~4_combout\);

-- Location: LCCOMB_X33_Y20_N18
\M2_unit|FS_unit|Selector7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Selector7~0_combout\ = (\M2_unit|FS_unit|state.S_FS_LO_3~regout\) # (!\M2_unit|FS_unit|state.S_FS_START~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|FS_unit|state.S_FS_LO_3~regout\,
	datad => \M2_unit|FS_unit|state.S_FS_START~regout\,
	combout => \M2_unit|FS_unit|Selector7~0_combout\);

-- Location: LCFF_X32_Y20_N31
\M2_unit|FS_unit|CB[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|FS_unit|Add10~4_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|FS_unit|ALT_INV_state.S_FS_LO_3~regout\,
	ena => \M2_unit|FS_unit|Selector7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_unit|CB\(1));

-- Location: LCCOMB_X32_Y20_N26
\M2_unit|FS_unit|Add10~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add10~10_combout\ = (\M2_unit|FS_unit|Add10~8_combout\ & (((!\M2_unit|FS_unit|Equal1~1_combout\) # (!\M2_unit|FS_unit|Equal1~0_combout\)) # (!\M2_unit|FS_unit|CB\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|CB\(0),
	datab => \M2_unit|FS_unit|Add10~8_combout\,
	datac => \M2_unit|FS_unit|Equal1~0_combout\,
	datad => \M2_unit|FS_unit|Equal1~1_combout\,
	combout => \M2_unit|FS_unit|Add10~10_combout\);

-- Location: LCFF_X32_Y20_N27
\M2_unit|FS_unit|CB[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|FS_unit|Add10~10_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|FS_unit|ALT_INV_state.S_FS_LO_3~regout\,
	ena => \M2_unit|FS_unit|Selector7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_unit|CB\(3));

-- Location: LCCOMB_X32_Y20_N22
\M2_unit|FS_unit|Add10~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add10~16_combout\ = (\M2_unit|FS_unit|Add10~14_combout\ & (((!\M2_unit|FS_unit|CB\(0)) # (!\M2_unit|FS_unit|Equal1~0_combout\)) # (!\M2_unit|FS_unit|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Add10~14_combout\,
	datab => \M2_unit|FS_unit|Equal1~1_combout\,
	datac => \M2_unit|FS_unit|Equal1~0_combout\,
	datad => \M2_unit|FS_unit|CB\(0),
	combout => \M2_unit|FS_unit|Add10~16_combout\);

-- Location: LCFF_X32_Y20_N23
\M2_unit|FS_unit|CB[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|FS_unit|Add10~16_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|FS_unit|ALT_INV_state.S_FS_LO_3~regout\,
	ena => \M2_unit|FS_unit|Selector7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_unit|CB\(5));

-- Location: LCCOMB_X34_Y20_N26
\M2_unit|FS_unit|C_END[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|C_END[2]~2_combout\ = (\M2_unit|FS_unit|state.S_FS_LO_3~regout\ & ((\M2_unit|FS_unit|FS_memory_end~0_combout\) # ((\M2_unit|FS_unit|C_END\(2))))) # (!\M2_unit|FS_unit|state.S_FS_LO_3~regout\ & (((\M2_unit|FS_unit|C_END\(2) & 
-- \M2_unit|FS_unit|state.S_FS_START~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|FS_memory_end~0_combout\,
	datab => \M2_unit|FS_unit|state.S_FS_LO_3~regout\,
	datac => \M2_unit|FS_unit|C_END\(2),
	datad => \M2_unit|FS_unit|state.S_FS_START~regout\,
	combout => \M2_unit|FS_unit|C_END[2]~2_combout\);

-- Location: LCFF_X34_Y20_N27
\M2_unit|FS_unit|C_END[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|FS_unit|C_END[2]~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_unit|C_END\(2));

-- Location: LCCOMB_X32_Y20_N18
\M2_unit|FS_unit|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Equal1~1_combout\ = (\M2_unit|FS_unit|CB\(1) & (!\M2_unit|FS_unit|CB\(3) & (\M2_unit|FS_unit|CB\(5) $ (\M2_unit|FS_unit|C_END\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|CB\(1),
	datab => \M2_unit|FS_unit|CB\(3),
	datac => \M2_unit|FS_unit|CB\(5),
	datad => \M2_unit|FS_unit|C_END\(2),
	combout => \M2_unit|FS_unit|Equal1~1_combout\);

-- Location: LCCOMB_X32_Y20_N20
\M2_unit|FS_unit|Add10~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add10~13_combout\ = (\M2_unit|FS_unit|Add10~11_combout\ & (((!\M2_unit|FS_unit|CB\(0)) # (!\M2_unit|FS_unit|Equal1~0_combout\)) # (!\M2_unit|FS_unit|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Add10~11_combout\,
	datab => \M2_unit|FS_unit|Equal1~1_combout\,
	datac => \M2_unit|FS_unit|Equal1~0_combout\,
	datad => \M2_unit|FS_unit|CB\(0),
	combout => \M2_unit|FS_unit|Add10~13_combout\);

-- Location: LCFF_X32_Y20_N21
\M2_unit|FS_unit|CB[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|FS_unit|Add10~13_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|FS_unit|ALT_INV_state.S_FS_LO_3~regout\,
	ena => \M2_unit|FS_unit|Selector7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_unit|CB\(4));

-- Location: LCCOMB_X32_Y20_N24
\M2_unit|FS_unit|Add10~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add10~7_combout\ = (\M2_unit|FS_unit|Add10~5_combout\ & (((!\M2_unit|FS_unit|CB\(0)) # (!\M2_unit|FS_unit|Equal1~0_combout\)) # (!\M2_unit|FS_unit|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Add10~5_combout\,
	datab => \M2_unit|FS_unit|Equal1~1_combout\,
	datac => \M2_unit|FS_unit|Equal1~0_combout\,
	datad => \M2_unit|FS_unit|CB\(0),
	combout => \M2_unit|FS_unit|Add10~7_combout\);

-- Location: LCFF_X32_Y20_N25
\M2_unit|FS_unit|CB[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|FS_unit|Add10~7_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|FS_unit|ALT_INV_state.S_FS_LO_3~regout\,
	ena => \M2_unit|FS_unit|Selector7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_unit|CB\(2));

-- Location: LCCOMB_X34_Y20_N0
\M2_unit|FS_unit|Selector45~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Selector45~2_combout\ = (\M2_unit|FS_unit|state.S_FS_LO_3~regout\ & ((\M2_unit|FS_unit|FS_memory_end~0_combout\) # ((\M2_unit|FS_unit|C_END\(4))))) # (!\M2_unit|FS_unit|state.S_FS_LO_3~regout\ & (((\M2_unit|FS_unit|C_END\(4) & 
-- \M2_unit|FS_unit|state.S_FS_START~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|FS_memory_end~0_combout\,
	datab => \M2_unit|FS_unit|state.S_FS_LO_3~regout\,
	datac => \M2_unit|FS_unit|C_END\(4),
	datad => \M2_unit|FS_unit|state.S_FS_START~regout\,
	combout => \M2_unit|FS_unit|Selector45~2_combout\);

-- Location: LCFF_X34_Y20_N1
\M2_unit|FS_unit|C_END[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|FS_unit|Selector45~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_unit|C_END\(4));

-- Location: LCCOMB_X34_Y20_N2
\M2_unit|FS_unit|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Equal1~0_combout\ = (\M2_unit|FS_unit|C_END\(2) & (!\M2_unit|FS_unit|CB\(2) & (\M2_unit|FS_unit|CB\(4) $ (!\M2_unit|FS_unit|C_END\(4))))) # (!\M2_unit|FS_unit|C_END\(2) & (\M2_unit|FS_unit|CB\(2) & (\M2_unit|FS_unit|CB\(4) $ 
-- (!\M2_unit|FS_unit|C_END\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|C_END\(2),
	datab => \M2_unit|FS_unit|CB\(4),
	datac => \M2_unit|FS_unit|CB\(2),
	datad => \M2_unit|FS_unit|C_END\(4),
	combout => \M2_unit|FS_unit|Equal1~0_combout\);

-- Location: LCCOMB_X32_Y20_N0
\M2_unit|FS_unit|Add10~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add10~17_combout\ = (\M2_unit|FS_unit|Add10~0_combout\ & (((!\M2_unit|FS_unit|CB\(0)) # (!\M2_unit|FS_unit|Equal1~0_combout\)) # (!\M2_unit|FS_unit|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Equal1~1_combout\,
	datab => \M2_unit|FS_unit|Equal1~0_combout\,
	datac => \M2_unit|FS_unit|CB\(0),
	datad => \M2_unit|FS_unit|Add10~0_combout\,
	combout => \M2_unit|FS_unit|Add10~17_combout\);

-- Location: LCFF_X32_Y20_N1
\M2_unit|FS_unit|CB[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|FS_unit|Add10~17_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|FS_unit|ALT_INV_state.S_FS_LO_3~regout\,
	ena => \M2_unit|FS_unit|Selector7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_unit|CB\(0));

-- Location: LCCOMB_X32_Y20_N28
\M2_unit|FS_unit|FS_memory_end~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|FS_memory_end~0_combout\ = (!\M2_unit|FS_unit|Equal2~1_combout\ & (\M2_unit|FS_unit|CB\(0) & (\M2_unit|FS_unit|Equal1~0_combout\ & \M2_unit|FS_unit|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Equal2~1_combout\,
	datab => \M2_unit|FS_unit|CB\(0),
	datac => \M2_unit|FS_unit|Equal1~0_combout\,
	datad => \M2_unit|FS_unit|Equal1~1_combout\,
	combout => \M2_unit|FS_unit|FS_memory_end~0_combout\);

-- Location: LCCOMB_X33_Y20_N22
\M2_unit|FS_unit|Base_address[16]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Base_address[16]~4_combout\ = (\M2_unit|FS_unit|state.S_FS_LO_3~regout\ & (((\M2_unit|FS_unit|Base_address\(16))) # (!\M2_unit|FS_unit|Base_address[10]~2_combout\))) # (!\M2_unit|FS_unit|state.S_FS_LO_3~regout\ & 
-- (((\M2_unit|FS_unit|Base_address\(16) & \M2_unit|FS_unit|state.S_FS_START~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|state.S_FS_LO_3~regout\,
	datab => \M2_unit|FS_unit|Base_address[10]~2_combout\,
	datac => \M2_unit|FS_unit|Base_address\(16),
	datad => \M2_unit|FS_unit|state.S_FS_START~regout\,
	combout => \M2_unit|FS_unit|Base_address[16]~4_combout\);

-- Location: LCFF_X33_Y20_N23
\M2_unit|FS_unit|Base_address[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|FS_unit|Base_address[16]~4_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_unit|Base_address\(16));

-- Location: LCCOMB_X33_Y20_N12
\M2_unit|FS_unit|Equal3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Equal3~1_combout\ = (\M2_unit|FS_unit|Base_address\(14)) # (\M2_unit|FS_unit|Equal3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|FS_unit|Base_address\(14),
	datad => \M2_unit|FS_unit|Equal3~0_combout\,
	combout => \M2_unit|FS_unit|Equal3~1_combout\);

-- Location: LCCOMB_X33_Y20_N4
\M2_unit|FS_unit|Selector28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Selector28~1_combout\ = (\M2_unit|FS_unit|state.S_FS_LO_3~regout\ & (((\M2_unit|FS_unit|Base_address[10]~1_combout\ & \M2_unit|FS_unit|Equal3~1_combout\)) # (!\M2_unit|FS_unit|FS_memory_end~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|state.S_FS_LO_3~regout\,
	datab => \M2_unit|FS_unit|Base_address[10]~1_combout\,
	datac => \M2_unit|FS_unit|FS_memory_end~0_combout\,
	datad => \M2_unit|FS_unit|Equal3~1_combout\,
	combout => \M2_unit|FS_unit|Selector28~1_combout\);

-- Location: LCCOMB_X33_Y20_N26
\M2_unit|FS_unit|Selector31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Selector31~0_combout\ = (!\M2_unit|FS_unit|Base_address\(14) & (\M2_unit|FS_unit|state.S_FS_LO_3~regout\ & !\M2_unit|FS_unit|Equal3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|FS_unit|Base_address\(14),
	datac => \M2_unit|FS_unit|state.S_FS_LO_3~regout\,
	datad => \M2_unit|FS_unit|Equal3~0_combout\,
	combout => \M2_unit|FS_unit|Selector31~0_combout\);

-- Location: LCCOMB_X33_Y20_N28
\M2_unit|FS_unit|Base_address[10]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Base_address[10]~3_combout\ = (\M2_unit|FS_unit|Selector7~0_combout\ & ((\M2_unit|FS_unit|Selector28~1_combout\ & (\M2_unit|FS_unit|Base_address\(10))) # (!\M2_unit|FS_unit|Selector28~1_combout\ & 
-- ((\M2_unit|FS_unit|Selector31~0_combout\))))) # (!\M2_unit|FS_unit|Selector7~0_combout\ & (((\M2_unit|FS_unit|Base_address\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Selector7~0_combout\,
	datab => \M2_unit|FS_unit|Selector28~1_combout\,
	datac => \M2_unit|FS_unit|Base_address\(10),
	datad => \M2_unit|FS_unit|Selector31~0_combout\,
	combout => \M2_unit|FS_unit|Base_address[10]~3_combout\);

-- Location: LCFF_X33_Y20_N29
\M2_unit|FS_unit|Base_address[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|FS_unit|Base_address[10]~3_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_unit|Base_address\(10));

-- Location: LCCOMB_X33_Y20_N2
\M2_unit|FS_unit|Equal3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Equal3~0_combout\ = (\M2_unit|FS_unit|Base_address\(12)) # ((\M2_unit|FS_unit|Base_address\(16)) # ((\M2_unit|FS_unit|Base_address\(15)) # (\M2_unit|FS_unit|Base_address\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Base_address\(12),
	datab => \M2_unit|FS_unit|Base_address\(16),
	datac => \M2_unit|FS_unit|Base_address\(15),
	datad => \M2_unit|FS_unit|Base_address\(10),
	combout => \M2_unit|FS_unit|Equal3~0_combout\);

-- Location: LCCOMB_X33_Y20_N16
\M2_unit|FS_unit|Selector28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Selector28~2_combout\ = (\M2_unit|FS_unit|state.S_FS_LO_3~regout\ & ((\M2_unit|FS_unit|Base_address\(14)) # (\M2_unit|FS_unit|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|FS_unit|Base_address\(14),
	datac => \M2_unit|FS_unit|state.S_FS_LO_3~regout\,
	datad => \M2_unit|FS_unit|Equal3~0_combout\,
	combout => \M2_unit|FS_unit|Selector28~2_combout\);

-- Location: LCCOMB_X33_Y20_N10
\M2_unit|FS_unit|Selector28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Selector28~0_combout\ = (\M2_unit|FS_unit|state.S_FS_LO_3~regout\ & ((!\M2_unit|FS_unit|Base_address[10]~2_combout\))) # (!\M2_unit|FS_unit|state.S_FS_LO_3~regout\ & (!\M2_unit|FS_unit|state.S_FS_START~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101100011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|state.S_FS_LO_3~regout\,
	datab => \M2_unit|FS_unit|state.S_FS_START~regout\,
	datac => \M2_unit|FS_unit|Base_address[10]~2_combout\,
	combout => \M2_unit|FS_unit|Selector28~0_combout\);

-- Location: LCFF_X33_Y20_N17
\M2_unit|FS_unit|Base_address[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|FS_unit|Selector28~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|FS_unit|Selector28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_unit|Base_address\(15));

-- Location: LCCOMB_X33_Y20_N20
\M2_unit|FS_unit|Base_address[10]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Base_address[10]~0_combout\ = (\M2_unit|FS_unit|Base_address\(15)) # (!\M2_unit|FS_unit|Base_address\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Base_address\(12),
	datac => \M2_unit|FS_unit|Base_address\(15),
	combout => \M2_unit|FS_unit|Base_address[10]~0_combout\);

-- Location: LCCOMB_X33_Y20_N30
\M2_unit|FS_unit|Base_address[10]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Base_address[10]~1_combout\ = (((\M2_unit|FS_unit|Base_address[10]~0_combout\) # (!\M2_unit|FS_unit|Base_address\(10))) # (!\M2_unit|FS_unit|Base_address\(16))) # (!\M2_unit|FS_unit|Base_address\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Base_address\(14),
	datab => \M2_unit|FS_unit|Base_address\(16),
	datac => \M2_unit|FS_unit|Base_address[10]~0_combout\,
	datad => \M2_unit|FS_unit|Base_address\(10),
	combout => \M2_unit|FS_unit|Base_address[10]~1_combout\);

-- Location: LCCOMB_X32_Y20_N14
\M2_unit|FS_unit|Equal1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Equal1~2_combout\ = (\M2_unit|FS_unit|Equal1~1_combout\ & (\M2_unit|FS_unit|Equal1~0_combout\ & \M2_unit|FS_unit|CB\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|FS_unit|Equal1~1_combout\,
	datac => \M2_unit|FS_unit|Equal1~0_combout\,
	datad => \M2_unit|FS_unit|CB\(0),
	combout => \M2_unit|FS_unit|Equal1~2_combout\);

-- Location: LCCOMB_X33_Y20_N8
\M2_unit|FS_unit|Base_address[10]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Base_address[10]~2_combout\ = (\M2_unit|FS_unit|Equal2~1_combout\) # (((\M2_unit|FS_unit|Base_address[10]~1_combout\ & \M2_unit|FS_unit|Equal3~1_combout\)) # (!\M2_unit|FS_unit|Equal1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Equal2~1_combout\,
	datab => \M2_unit|FS_unit|Base_address[10]~1_combout\,
	datac => \M2_unit|FS_unit|Equal1~2_combout\,
	datad => \M2_unit|FS_unit|Equal3~1_combout\,
	combout => \M2_unit|FS_unit|Base_address[10]~2_combout\);

-- Location: LCCOMB_X33_Y20_N0
\M2_unit|FS_unit|Selector29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Selector29~2_combout\ = (\M2_unit|FS_unit|state.S_FS_LO_3~regout\ & (((\M2_unit|FS_unit|Base_address\(14))) # (!\M2_unit|FS_unit|Base_address[10]~2_combout\))) # (!\M2_unit|FS_unit|state.S_FS_LO_3~regout\ & 
-- (((\M2_unit|FS_unit|Base_address\(14) & \M2_unit|FS_unit|state.S_FS_START~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|state.S_FS_LO_3~regout\,
	datab => \M2_unit|FS_unit|Base_address[10]~2_combout\,
	datac => \M2_unit|FS_unit|Base_address\(14),
	datad => \M2_unit|FS_unit|state.S_FS_START~regout\,
	combout => \M2_unit|FS_unit|Selector29~2_combout\);

-- Location: LCFF_X33_Y20_N1
\M2_unit|FS_unit|Base_address[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|FS_unit|Selector29~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_unit|Base_address\(14));

-- Location: LCFF_X33_Y20_N27
\M2_unit|FS_unit|Base_address[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|FS_unit|Selector31~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|FS_unit|Selector28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_unit|Base_address\(12));

-- Location: LCCOMB_X33_Y20_N24
\M2_unit|FS_unit|FS_memory_end~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|FS_memory_end~1_combout\ = (\M2_unit|FS_unit|Base_address\(16) & (\M2_unit|FS_unit|Base_address\(14) & (!\M2_unit|FS_unit|Base_address\(12) & !\M2_unit|FS_unit|Base_address\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Base_address\(16),
	datab => \M2_unit|FS_unit|Base_address\(14),
	datac => \M2_unit|FS_unit|Base_address\(12),
	datad => \M2_unit|FS_unit|Base_address\(10),
	combout => \M2_unit|FS_unit|FS_memory_end~1_combout\);

-- Location: LCCOMB_X32_Y20_N16
\M2_unit|FS_unit|FS_memory_end~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|FS_memory_end~2_combout\ = (\M2_unit|FS_unit|FS_memory_end~regout\) # ((\M2_unit|FS_unit|Base_address\(15) & (\M2_unit|FS_unit|FS_memory_end~0_combout\ & \M2_unit|FS_unit|FS_memory_end~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Base_address\(15),
	datab => \M2_unit|FS_unit|FS_memory_end~0_combout\,
	datac => \M2_unit|FS_unit|FS_memory_end~regout\,
	datad => \M2_unit|FS_unit|FS_memory_end~1_combout\,
	combout => \M2_unit|FS_unit|FS_memory_end~2_combout\);

-- Location: LCFF_X32_Y20_N17
\M2_unit|FS_unit|FS_memory_end\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|FS_unit|FS_memory_end~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|FS_unit|ALT_INV_state.S_FS_LO_3~regout\,
	ena => \M2_unit|FS_unit|Selector7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_unit|FS_memory_end~regout\);

-- Location: LCCOMB_X32_Y16_N2
\M2_unit|Selector2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector2~3_combout\ = (\M2_unit|MM_unit_CT|MM_done~regout\ & (\M2_unit|state.S_FS~regout\ & (\M2_unit|FS_unit|FS_done~regout\))) # (!\M2_unit|MM_unit_CT|MM_done~regout\ & ((\M2_unit|state.S_CT~regout\) # ((\M2_unit|state.S_FS~regout\ & 
-- \M2_unit|FS_unit|FS_done~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|MM_done~regout\,
	datab => \M2_unit|state.S_FS~regout\,
	datac => \M2_unit|FS_unit|FS_done~regout\,
	datad => \M2_unit|state.S_CT~regout\,
	combout => \M2_unit|Selector2~3_combout\);

-- Location: LCCOMB_X40_Y14_N0
\M2_unit|Selector2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector2~5_combout\ = (\M2_unit|MM_unit_CS|MM_done~regout\ & ((\M2_unit|state.S_CS~regout\ & (!\M2_unit|FS_unit|FS_memory_end~regout\)) # (!\M2_unit|state.S_CS~regout\ & ((\M2_unit|Selector2~3_combout\))))) # 
-- (!\M2_unit|MM_unit_CS|MM_done~regout\ & (((\M2_unit|Selector2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|MM_done~regout\,
	datab => \M2_unit|FS_unit|FS_memory_end~regout\,
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|Selector2~3_combout\,
	combout => \M2_unit|Selector2~5_combout\);

-- Location: LCFF_X40_Y14_N1
\M2_unit|state.S_CT\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|Selector2~5_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|state.S_CT~regout\);

-- Location: LCCOMB_X32_Y16_N24
\M2_unit|Selector9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector9~0_combout\ = (!\M2_unit|state.S_M2_START~regout\ & ((!\M2_unit|state.S_CT~regout\) # (!\M2_unit|MM_unit_CT|MM_done~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|MM_done~regout\,
	datac => \M2_unit|state.S_M2_START~regout\,
	datad => \M2_unit|state.S_CT~regout\,
	combout => \M2_unit|Selector9~0_combout\);

-- Location: LCCOMB_X32_Y17_N14
\M2_unit|Selector0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector0~1_combout\ = (\M2_unit|state.S_CS~regout\ & (\M2_unit|MM_unit_CS|MM_done~regout\)) # (!\M2_unit|state.S_CS~regout\ & (((\M2_unit|state.S_FS~regout\ & \M2_unit|FS_unit|FS_done~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|MM_done~regout\,
	datab => \M2_unit|state.S_FS~regout\,
	datac => \M2_unit|FS_unit|FS_done~regout\,
	datad => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|Selector0~1_combout\);

-- Location: LCCOMB_X32_Y17_N12
\M2_unit|Selector5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector5~0_combout\ = (\M2_start~regout\ & (((!\M2_unit|state.S_WS~regout\)) # (!\M2_unit|WS_unit|WS_done~regout\))) # (!\M2_start~regout\ & (\M2_unit|state.S_M2_IDLE~regout\ & ((!\M2_unit|state.S_WS~regout\) # 
-- (!\M2_unit|WS_unit|WS_done~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_start~regout\,
	datab => \M2_unit|WS_unit|WS_done~regout\,
	datac => \M2_unit|state.S_M2_IDLE~regout\,
	datad => \M2_unit|state.S_WS~regout\,
	combout => \M2_unit|Selector5~0_combout\);

-- Location: LCFF_X32_Y17_N13
\M2_unit|state.S_M2_IDLE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|Selector5~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|state.S_M2_IDLE~regout\);

-- Location: LCCOMB_X32_Y17_N16
\M2_unit|Selector0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector0~2_combout\ = ((\M2_unit|Selector0~1_combout\) # ((\M2_start~regout\ & !\M2_unit|state.S_M2_IDLE~regout\))) # (!\M2_unit|Selector9~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_start~regout\,
	datab => \M2_unit|Selector9~0_combout\,
	datac => \M2_unit|Selector0~1_combout\,
	datad => \M2_unit|state.S_M2_IDLE~regout\,
	combout => \M2_unit|Selector0~2_combout\);

-- Location: LCCOMB_X40_Y16_N18
\M2_unit|Selector0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector0~4_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|MM_unit_CT|MM_done~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|MM_unit_CT|MM_done~regout\,
	combout => \M2_unit|Selector0~4_combout\);

-- Location: LCCOMB_X40_Y16_N24
\M2_unit|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector3~0_combout\ = (!\M2_unit|Selector0~3_combout\ & ((\M2_unit|Selector0~4_combout\) # ((!\M2_unit|Selector0~2_combout\ & \M2_unit|state.S_CS~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|Selector0~3_combout\,
	datab => \M2_unit|Selector0~2_combout\,
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|Selector0~4_combout\,
	combout => \M2_unit|Selector3~0_combout\);

-- Location: LCFF_X40_Y16_N25
\M2_unit|state.S_CS\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|Selector3~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|state.S_CS~regout\);

-- Location: LCCOMB_X34_Y14_N8
\M2_unit|MM_unit_CS|Add6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add6~0_combout\ = \M2_unit|MM_unit_CS|w_counter\(0) $ (VCC)
-- \M2_unit|MM_unit_CS|Add6~1\ = CARRY(\M2_unit|MM_unit_CS|w_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|w_counter\(0),
	datad => VCC,
	combout => \M2_unit|MM_unit_CS|Add6~0_combout\,
	cout => \M2_unit|MM_unit_CS|Add6~1\);

-- Location: LCCOMB_X34_Y14_N10
\M2_unit|MM_unit_CS|Add6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add6~2_combout\ = (\M2_unit|MM_unit_CS|w_counter\(1) & (!\M2_unit|MM_unit_CS|Add6~1\)) # (!\M2_unit|MM_unit_CS|w_counter\(1) & ((\M2_unit|MM_unit_CS|Add6~1\) # (GND)))
-- \M2_unit|MM_unit_CS|Add6~3\ = CARRY((!\M2_unit|MM_unit_CS|Add6~1\) # (!\M2_unit|MM_unit_CS|w_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|w_counter\(1),
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add6~1\,
	combout => \M2_unit|MM_unit_CS|Add6~2_combout\,
	cout => \M2_unit|MM_unit_CS|Add6~3\);

-- Location: LCCOMB_X34_Y14_N26
\M2_unit|MM_unit_CS|Selector12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Selector12~0_combout\ = (\M2_unit|MM_unit_CS|state.S_MM_IDLE~regout\) # ((\M2_unit|FS_unit|state.S_FS_START~regout\ & \M2_unit|MM_unit_CS|Add6~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|state.S_FS_START~regout\,
	datab => \M2_unit|MM_unit_CS|state.S_MM_IDLE~regout\,
	datad => \M2_unit|MM_unit_CS|Add6~2_combout\,
	combout => \M2_unit|MM_unit_CS|Selector12~0_combout\);

-- Location: LCCOMB_X33_Y14_N24
\M2_unit|Selector8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector8~0_combout\ = (\M2_unit|state.S_CT~regout\ & ((\M2_unit|MM_unit_CT|MM_done~regout\) # ((\M2_unit|MM_CS_start~regout\)))) # (!\M2_unit|state.S_CT~regout\ & (((\M2_unit|MM_CS_start~regout\ & !\M2_unit|state.S_CS~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CT~regout\,
	datab => \M2_unit|MM_unit_CT|MM_done~regout\,
	datac => \M2_unit|MM_CS_start~regout\,
	datad => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|Selector8~0_combout\);

-- Location: LCFF_X33_Y14_N25
\M2_unit|MM_CS_start\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|Selector8~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_CS_start~regout\);

-- Location: LCCOMB_X34_Y14_N22
\M2_unit|MM_unit_CS|w_counter[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|w_counter[1]~0_combout\ = (\M2_unit|MM_CS_start~regout\) # (!\M2_unit|MM_unit_CS|state.S_MM_IDLE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|state.S_MM_IDLE~regout\,
	datad => \M2_unit|MM_CS_start~regout\,
	combout => \M2_unit|MM_unit_CS|w_counter[1]~0_combout\);

-- Location: LCFF_X34_Y14_N27
\M2_unit|MM_unit_CS|w_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Selector12~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|w_counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|w_counter\(1));

-- Location: LCCOMB_X34_Y14_N12
\M2_unit|MM_unit_CS|Add6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add6~4_combout\ = (\M2_unit|MM_unit_CS|w_counter\(2) & (\M2_unit|MM_unit_CS|Add6~3\ $ (GND))) # (!\M2_unit|MM_unit_CS|w_counter\(2) & (!\M2_unit|MM_unit_CS|Add6~3\ & VCC))
-- \M2_unit|MM_unit_CS|Add6~5\ = CARRY((\M2_unit|MM_unit_CS|w_counter\(2) & !\M2_unit|MM_unit_CS|Add6~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|w_counter\(2),
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add6~3\,
	combout => \M2_unit|MM_unit_CS|Add6~4_combout\,
	cout => \M2_unit|MM_unit_CS|Add6~5\);

-- Location: LCCOMB_X34_Y14_N0
\M2_unit|MM_unit_CS|Selector11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Selector11~0_combout\ = (\M2_unit|MM_unit_CS|state.S_MM_IDLE~regout\) # ((\M2_unit|FS_unit|state.S_FS_START~regout\ & \M2_unit|MM_unit_CS|Add6~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|state.S_FS_START~regout\,
	datab => \M2_unit|MM_unit_CS|state.S_MM_IDLE~regout\,
	datad => \M2_unit|MM_unit_CS|Add6~4_combout\,
	combout => \M2_unit|MM_unit_CS|Selector11~0_combout\);

-- Location: LCFF_X34_Y14_N1
\M2_unit|MM_unit_CS|w_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Selector11~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|w_counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|w_counter\(2));

-- Location: LCCOMB_X34_Y14_N14
\M2_unit|MM_unit_CS|Add6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add6~6_combout\ = (\M2_unit|MM_unit_CS|w_counter\(3) & (!\M2_unit|MM_unit_CS|Add6~5\)) # (!\M2_unit|MM_unit_CS|w_counter\(3) & ((\M2_unit|MM_unit_CS|Add6~5\) # (GND)))
-- \M2_unit|MM_unit_CS|Add6~7\ = CARRY((!\M2_unit|MM_unit_CS|Add6~5\) # (!\M2_unit|MM_unit_CS|w_counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|w_counter\(3),
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add6~5\,
	combout => \M2_unit|MM_unit_CS|Add6~6_combout\,
	cout => \M2_unit|MM_unit_CS|Add6~7\);

-- Location: LCCOMB_X34_Y14_N2
\M2_unit|MM_unit_CS|Selector10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Selector10~0_combout\ = (\M2_unit|MM_unit_CS|state.S_MM_IDLE~regout\) # ((\M2_unit|FS_unit|state.S_FS_START~regout\ & \M2_unit|MM_unit_CS|Add6~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|state.S_FS_START~regout\,
	datac => \M2_unit|MM_unit_CS|Add6~6_combout\,
	datad => \M2_unit|MM_unit_CS|state.S_MM_IDLE~regout\,
	combout => \M2_unit|MM_unit_CS|Selector10~0_combout\);

-- Location: LCFF_X34_Y14_N3
\M2_unit|MM_unit_CS|w_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Selector10~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|w_counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|w_counter\(3));

-- Location: LCCOMB_X34_Y14_N16
\M2_unit|MM_unit_CS|Add6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add6~8_combout\ = (\M2_unit|MM_unit_CS|w_counter\(4) & (\M2_unit|MM_unit_CS|Add6~7\ $ (GND))) # (!\M2_unit|MM_unit_CS|w_counter\(4) & (!\M2_unit|MM_unit_CS|Add6~7\ & VCC))
-- \M2_unit|MM_unit_CS|Add6~9\ = CARRY((\M2_unit|MM_unit_CS|w_counter\(4) & !\M2_unit|MM_unit_CS|Add6~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|w_counter\(4),
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add6~7\,
	combout => \M2_unit|MM_unit_CS|Add6~8_combout\,
	cout => \M2_unit|MM_unit_CS|Add6~9\);

-- Location: LCCOMB_X34_Y14_N24
\M2_unit|MM_unit_CS|Selector9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Selector9~0_combout\ = (\M2_unit|MM_unit_CS|state.S_MM_IDLE~regout\) # ((\M2_unit|FS_unit|state.S_FS_START~regout\ & \M2_unit|MM_unit_CS|Add6~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|state.S_FS_START~regout\,
	datac => \M2_unit|MM_unit_CS|Add6~8_combout\,
	datad => \M2_unit|MM_unit_CS|state.S_MM_IDLE~regout\,
	combout => \M2_unit|MM_unit_CS|Selector9~0_combout\);

-- Location: LCFF_X34_Y14_N25
\M2_unit|MM_unit_CS|w_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Selector9~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|w_counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|w_counter\(4));

-- Location: LCCOMB_X34_Y14_N18
\M2_unit|MM_unit_CS|Add6~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add6~10_combout\ = (\M2_unit|MM_unit_CS|w_counter\(5) & (!\M2_unit|MM_unit_CS|Add6~9\)) # (!\M2_unit|MM_unit_CS|w_counter\(5) & ((\M2_unit|MM_unit_CS|Add6~9\) # (GND)))
-- \M2_unit|MM_unit_CS|Add6~11\ = CARRY((!\M2_unit|MM_unit_CS|Add6~9\) # (!\M2_unit|MM_unit_CS|w_counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|w_counter\(5),
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add6~9\,
	combout => \M2_unit|MM_unit_CS|Add6~10_combout\,
	cout => \M2_unit|MM_unit_CS|Add6~11\);

-- Location: LCCOMB_X34_Y14_N30
\M2_unit|MM_unit_CS|Selector8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Selector8~0_combout\ = (\M2_unit|MM_unit_CS|state.S_MM_IDLE~regout\) # ((\M2_unit|FS_unit|state.S_FS_START~regout\ & \M2_unit|MM_unit_CS|Add6~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|state.S_FS_START~regout\,
	datab => \M2_unit|MM_unit_CS|state.S_MM_IDLE~regout\,
	datad => \M2_unit|MM_unit_CS|Add6~10_combout\,
	combout => \M2_unit|MM_unit_CS|Selector8~0_combout\);

-- Location: LCFF_X34_Y14_N31
\M2_unit|MM_unit_CS|w_counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Selector8~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|w_counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|w_counter\(5));

-- Location: LCCOMB_X34_Y14_N20
\M2_unit|MM_unit_CS|Add6~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add6~12_combout\ = \M2_unit|MM_unit_CS|w_counter\(6) $ (!\M2_unit|MM_unit_CS|Add6~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|w_counter\(6),
	cin => \M2_unit|MM_unit_CS|Add6~11\,
	combout => \M2_unit|MM_unit_CS|Add6~12_combout\);

-- Location: LCCOMB_X34_Y14_N4
\M2_unit|MM_unit_CS|Selector7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Selector7~0_combout\ = (\M2_unit|MM_unit_CS|state.S_MM_IDLE~regout\) # ((\M2_unit|FS_unit|state.S_FS_START~regout\ & \M2_unit|MM_unit_CS|Add6~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|state.S_FS_START~regout\,
	datac => \M2_unit|MM_unit_CS|Add6~12_combout\,
	datad => \M2_unit|MM_unit_CS|state.S_MM_IDLE~regout\,
	combout => \M2_unit|MM_unit_CS|Selector7~0_combout\);

-- Location: LCFF_X34_Y14_N5
\M2_unit|MM_unit_CS|w_counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Selector7~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|w_counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|w_counter\(6));

-- Location: LCCOMB_X34_Y14_N6
\M2_unit|MM_unit_CS|Selector13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Selector13~0_combout\ = (\M2_unit|FS_unit|state.S_FS_START~regout\ & (\M2_unit|MM_unit_CS|Add6~0_combout\ & !\M2_unit|MM_unit_CS|state.S_MM_IDLE~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|state.S_FS_START~regout\,
	datac => \M2_unit|MM_unit_CS|Add6~0_combout\,
	datad => \M2_unit|MM_unit_CS|state.S_MM_IDLE~regout\,
	combout => \M2_unit|MM_unit_CS|Selector13~0_combout\);

-- Location: LCFF_X34_Y14_N7
\M2_unit|MM_unit_CS|w_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Selector13~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|w_counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|w_counter\(0));

-- Location: LCCOMB_X35_Y14_N24
\M2_unit|MM_unit_CS|Equal10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Equal10~0_combout\ = (\M2_unit|MM_unit_CS|w_counter\(2) & (!\M2_unit|MM_unit_CS|w_counter\(6) & (!\M2_unit|MM_unit_CS|w_counter\(0) & \M2_unit|MM_unit_CS|w_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|w_counter\(2),
	datab => \M2_unit|MM_unit_CS|w_counter\(6),
	datac => \M2_unit|MM_unit_CS|w_counter\(0),
	datad => \M2_unit|MM_unit_CS|w_counter\(1),
	combout => \M2_unit|MM_unit_CS|Equal10~0_combout\);

-- Location: LCCOMB_X34_Y14_N28
\M2_unit|MM_unit_CS|Equal10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Equal10~1_combout\ = (!\M2_unit|MM_unit_CS|w_counter\(5) & (!\M2_unit|MM_unit_CS|w_counter\(3) & (!\M2_unit|MM_unit_CS|w_counter\(4) & \M2_unit|MM_unit_CS|Equal10~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|w_counter\(5),
	datab => \M2_unit|MM_unit_CS|w_counter\(3),
	datac => \M2_unit|MM_unit_CS|w_counter\(4),
	datad => \M2_unit|MM_unit_CS|Equal10~0_combout\,
	combout => \M2_unit|MM_unit_CS|Equal10~1_combout\);

-- Location: LCCOMB_X33_Y14_N18
\M2_unit|MM_unit_CS|Selector16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Selector16~0_combout\ = (\M2_unit|MM_unit_CS|state.S_MM_LO_2~regout\ & \M2_unit|MM_unit_CS|Equal10~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|state.S_MM_LO_2~regout\,
	datad => \M2_unit|MM_unit_CS|Equal10~1_combout\,
	combout => \M2_unit|MM_unit_CS|Selector16~0_combout\);

-- Location: LCCOMB_X33_Y14_N28
\M2_unit|MM_unit_CS|Selector16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Selector16~1_combout\ = ((\M2_unit|MM_unit_CS|Selector16~0_combout\) # ((\M2_unit|MM_unit_CS|state.S_MM_IDLE~regout\ & !\M2_unit|MM_CS_start~regout\))) # (!\M2_unit|FS_unit|state.S_FS_START~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|state.S_FS_START~regout\,
	datab => \M2_unit|MM_unit_CS|Selector16~0_combout\,
	datac => \M2_unit|MM_unit_CS|state.S_MM_IDLE~regout\,
	datad => \M2_unit|MM_CS_start~regout\,
	combout => \M2_unit|MM_unit_CS|Selector16~1_combout\);

-- Location: LCFF_X33_Y14_N29
\M2_unit|MM_unit_CS|state.S_MM_IDLE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Selector16~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|state.S_MM_IDLE~regout\);

-- Location: LCCOMB_X33_Y14_N0
\M2_unit|MM_unit_CS|Selector23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Selector23~0_combout\ = (\M2_unit|MM_unit_CS|state.S_MM_LO_2~regout\ & (((\M2_unit|MM_unit_CS|MM_done~regout\) # (\M2_unit|MM_unit_CS|Equal10~1_combout\)))) # (!\M2_unit|MM_unit_CS|state.S_MM_LO_2~regout\ & 
-- (!\M2_unit|MM_unit_CS|state.S_MM_IDLE~regout\ & (\M2_unit|MM_unit_CS|MM_done~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|state.S_MM_LO_2~regout\,
	datab => \M2_unit|MM_unit_CS|state.S_MM_IDLE~regout\,
	datac => \M2_unit|MM_unit_CS|MM_done~regout\,
	datad => \M2_unit|MM_unit_CS|Equal10~1_combout\,
	combout => \M2_unit|MM_unit_CS|Selector23~0_combout\);

-- Location: LCFF_X33_Y14_N1
\M2_unit|MM_unit_CS|MM_done\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Selector23~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|MM_done~regout\);

-- Location: LCCOMB_X32_Y17_N2
\M2_unit|Selector7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector7~1_combout\ = (\M2_unit|state.S_CS~regout\ & (\M2_unit|MM_unit_CS|MM_done~regout\ & ((\M2_unit|MM_CT_start~regout\) # (!\M2_unit|FS_unit|FS_memory_end~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|FS_memory_end~regout\,
	datab => \M2_unit|MM_CT_start~regout\,
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|MM_unit_CS|MM_done~regout\,
	combout => \M2_unit|Selector7~1_combout\);

-- Location: LCCOMB_X32_Y17_N4
\M2_unit|Selector7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector7~2_combout\ = (\M2_unit|Selector7~0_combout\) # ((\M2_unit|Selector7~1_combout\) # ((!\M2_unit|RAM0_address~0_combout\ & \M2_unit|MM_CT_start~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|RAM0_address~0_combout\,
	datab => \M2_unit|Selector7~0_combout\,
	datac => \M2_unit|MM_CT_start~regout\,
	datad => \M2_unit|Selector7~1_combout\,
	combout => \M2_unit|Selector7~2_combout\);

-- Location: LCFF_X32_Y17_N5
\M2_unit|MM_CT_start\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|Selector7~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_CT_start~regout\);

-- Location: LCCOMB_X32_Y18_N28
\M2_unit|MM_unit_CT|Selector16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Selector16~1_combout\ = (\M2_unit|MM_unit_CT|Selector16~0_combout\) # (((\M2_unit|MM_unit_CT|state.S_MM_IDLE~regout\ & !\M2_unit|MM_CT_start~regout\)) # (!\M2_unit|FS_unit|state.S_FS_START~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Selector16~0_combout\,
	datab => \M2_unit|FS_unit|state.S_FS_START~regout\,
	datac => \M2_unit|MM_unit_CT|state.S_MM_IDLE~regout\,
	datad => \M2_unit|MM_CT_start~regout\,
	combout => \M2_unit|MM_unit_CT|Selector16~1_combout\);

-- Location: LCFF_X32_Y18_N29
\M2_unit|MM_unit_CT|state.S_MM_IDLE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Selector16~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|state.S_MM_IDLE~regout\);

-- Location: LCCOMB_X33_Y18_N14
\M2_unit|MM_unit_CT|Add6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add6~0_combout\ = \M2_unit|MM_unit_CT|w_counter\(0) $ (VCC)
-- \M2_unit|MM_unit_CT|Add6~1\ = CARRY(\M2_unit|MM_unit_CT|w_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|w_counter\(0),
	datad => VCC,
	combout => \M2_unit|MM_unit_CT|Add6~0_combout\,
	cout => \M2_unit|MM_unit_CT|Add6~1\);

-- Location: LCCOMB_X33_Y18_N16
\M2_unit|MM_unit_CT|Add6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add6~2_combout\ = (\M2_unit|MM_unit_CT|w_counter\(1) & (!\M2_unit|MM_unit_CT|Add6~1\)) # (!\M2_unit|MM_unit_CT|w_counter\(1) & ((\M2_unit|MM_unit_CT|Add6~1\) # (GND)))
-- \M2_unit|MM_unit_CT|Add6~3\ = CARRY((!\M2_unit|MM_unit_CT|Add6~1\) # (!\M2_unit|MM_unit_CT|w_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|w_counter\(1),
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add6~1\,
	combout => \M2_unit|MM_unit_CT|Add6~2_combout\,
	cout => \M2_unit|MM_unit_CT|Add6~3\);

-- Location: LCCOMB_X33_Y18_N18
\M2_unit|MM_unit_CT|Add6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add6~4_combout\ = (\M2_unit|MM_unit_CT|w_counter\(2) & (\M2_unit|MM_unit_CT|Add6~3\ $ (GND))) # (!\M2_unit|MM_unit_CT|w_counter\(2) & (!\M2_unit|MM_unit_CT|Add6~3\ & VCC))
-- \M2_unit|MM_unit_CT|Add6~5\ = CARRY((\M2_unit|MM_unit_CT|w_counter\(2) & !\M2_unit|MM_unit_CT|Add6~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|w_counter\(2),
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add6~3\,
	combout => \M2_unit|MM_unit_CT|Add6~4_combout\,
	cout => \M2_unit|MM_unit_CT|Add6~5\);

-- Location: LCCOMB_X33_Y18_N0
\M2_unit|MM_unit_CT|Selector11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Selector11~0_combout\ = (\M2_unit|MM_unit_CT|state.S_MM_IDLE~regout\) # ((\M2_unit|FS_unit|state.S_FS_START~regout\ & \M2_unit|MM_unit_CT|Add6~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|state.S_FS_START~regout\,
	datab => \M2_unit|MM_unit_CT|state.S_MM_IDLE~regout\,
	datad => \M2_unit|MM_unit_CT|Add6~4_combout\,
	combout => \M2_unit|MM_unit_CT|Selector11~0_combout\);

-- Location: LCCOMB_X32_Y18_N0
\M2_unit|MM_unit_CT|w_counter[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|w_counter[1]~0_combout\ = (\M2_unit|MM_CT_start~regout\) # (!\M2_unit|MM_unit_CT|state.S_MM_IDLE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_CT_start~regout\,
	datad => \M2_unit|MM_unit_CT|state.S_MM_IDLE~regout\,
	combout => \M2_unit|MM_unit_CT|w_counter[1]~0_combout\);

-- Location: LCFF_X33_Y18_N1
\M2_unit|MM_unit_CT|w_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Selector11~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|w_counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|w_counter\(2));

-- Location: LCCOMB_X33_Y18_N22
\M2_unit|MM_unit_CT|Add6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add6~8_combout\ = (\M2_unit|MM_unit_CT|w_counter\(4) & (\M2_unit|MM_unit_CT|Add6~7\ $ (GND))) # (!\M2_unit|MM_unit_CT|w_counter\(4) & (!\M2_unit|MM_unit_CT|Add6~7\ & VCC))
-- \M2_unit|MM_unit_CT|Add6~9\ = CARRY((\M2_unit|MM_unit_CT|w_counter\(4) & !\M2_unit|MM_unit_CT|Add6~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|w_counter\(4),
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add6~7\,
	combout => \M2_unit|MM_unit_CT|Add6~8_combout\,
	cout => \M2_unit|MM_unit_CT|Add6~9\);

-- Location: LCCOMB_X33_Y18_N4
\M2_unit|MM_unit_CT|Selector9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Selector9~0_combout\ = (\M2_unit|MM_unit_CT|state.S_MM_IDLE~regout\) # ((\M2_unit|FS_unit|state.S_FS_START~regout\ & \M2_unit|MM_unit_CT|Add6~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|state.S_FS_START~regout\,
	datab => \M2_unit|MM_unit_CT|state.S_MM_IDLE~regout\,
	datad => \M2_unit|MM_unit_CT|Add6~8_combout\,
	combout => \M2_unit|MM_unit_CT|Selector9~0_combout\);

-- Location: LCFF_X33_Y18_N5
\M2_unit|MM_unit_CT|w_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Selector9~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|w_counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|w_counter\(4));

-- Location: LCCOMB_X33_Y18_N24
\M2_unit|MM_unit_CT|Add6~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add6~10_combout\ = (\M2_unit|MM_unit_CT|w_counter\(5) & (!\M2_unit|MM_unit_CT|Add6~9\)) # (!\M2_unit|MM_unit_CT|w_counter\(5) & ((\M2_unit|MM_unit_CT|Add6~9\) # (GND)))
-- \M2_unit|MM_unit_CT|Add6~11\ = CARRY((!\M2_unit|MM_unit_CT|Add6~9\) # (!\M2_unit|MM_unit_CT|w_counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|w_counter\(5),
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add6~9\,
	combout => \M2_unit|MM_unit_CT|Add6~10_combout\,
	cout => \M2_unit|MM_unit_CT|Add6~11\);

-- Location: LCCOMB_X33_Y18_N2
\M2_unit|MM_unit_CT|Selector8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Selector8~0_combout\ = (\M2_unit|MM_unit_CT|state.S_MM_IDLE~regout\) # ((\M2_unit|MM_unit_CT|Add6~10_combout\ & \M2_unit|FS_unit|state.S_FS_START~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|state.S_MM_IDLE~regout\,
	datac => \M2_unit|MM_unit_CT|Add6~10_combout\,
	datad => \M2_unit|FS_unit|state.S_FS_START~regout\,
	combout => \M2_unit|MM_unit_CT|Selector8~0_combout\);

-- Location: LCFF_X33_Y18_N3
\M2_unit|MM_unit_CT|w_counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Selector8~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|w_counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|w_counter\(5));

-- Location: LCCOMB_X33_Y18_N26
\M2_unit|MM_unit_CT|Add6~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add6~12_combout\ = \M2_unit|MM_unit_CT|Add6~11\ $ (!\M2_unit|MM_unit_CT|w_counter\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \M2_unit|MM_unit_CT|w_counter\(6),
	cin => \M2_unit|MM_unit_CT|Add6~11\,
	combout => \M2_unit|MM_unit_CT|Add6~12_combout\);

-- Location: LCCOMB_X33_Y18_N28
\M2_unit|MM_unit_CT|Selector7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Selector7~0_combout\ = (\M2_unit|MM_unit_CT|state.S_MM_IDLE~regout\) # ((\M2_unit|FS_unit|state.S_FS_START~regout\ & \M2_unit|MM_unit_CT|Add6~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|state.S_FS_START~regout\,
	datab => \M2_unit|MM_unit_CT|state.S_MM_IDLE~regout\,
	datad => \M2_unit|MM_unit_CT|Add6~12_combout\,
	combout => \M2_unit|MM_unit_CT|Selector7~0_combout\);

-- Location: LCFF_X33_Y18_N29
\M2_unit|MM_unit_CT|w_counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Selector7~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|w_counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|w_counter\(6));

-- Location: LCCOMB_X33_Y18_N10
\M2_unit|MM_unit_CT|Selector12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Selector12~0_combout\ = (\M2_unit|MM_unit_CT|state.S_MM_IDLE~regout\) # ((\M2_unit|MM_unit_CT|Add6~2_combout\ & \M2_unit|FS_unit|state.S_FS_START~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|state.S_MM_IDLE~regout\,
	datac => \M2_unit|MM_unit_CT|Add6~2_combout\,
	datad => \M2_unit|FS_unit|state.S_FS_START~regout\,
	combout => \M2_unit|MM_unit_CT|Selector12~0_combout\);

-- Location: LCFF_X33_Y18_N11
\M2_unit|MM_unit_CT|w_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Selector12~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|w_counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|w_counter\(1));

-- Location: LCCOMB_X33_Y18_N8
\M2_unit|MM_unit_CT|Equal10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Equal10~0_combout\ = (!\M2_unit|MM_unit_CT|w_counter\(0) & (\M2_unit|MM_unit_CT|w_counter\(2) & (!\M2_unit|MM_unit_CT|w_counter\(6) & \M2_unit|MM_unit_CT|w_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|w_counter\(0),
	datab => \M2_unit|MM_unit_CT|w_counter\(2),
	datac => \M2_unit|MM_unit_CT|w_counter\(6),
	datad => \M2_unit|MM_unit_CT|w_counter\(1),
	combout => \M2_unit|MM_unit_CT|Equal10~0_combout\);

-- Location: LCCOMB_X33_Y18_N30
\M2_unit|MM_unit_CT|Equal10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Equal10~1_combout\ = (!\M2_unit|MM_unit_CT|w_counter\(3) & (!\M2_unit|MM_unit_CT|w_counter\(4) & (\M2_unit|MM_unit_CT|Equal10~0_combout\ & !\M2_unit|MM_unit_CT|w_counter\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|w_counter\(3),
	datab => \M2_unit|MM_unit_CT|w_counter\(4),
	datac => \M2_unit|MM_unit_CT|Equal10~0_combout\,
	datad => \M2_unit|MM_unit_CT|w_counter\(5),
	combout => \M2_unit|MM_unit_CT|Equal10~1_combout\);

-- Location: LCCOMB_X32_Y18_N16
\M2_unit|MM_unit_CT|Selector23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Selector23~0_combout\ = (\M2_unit|MM_unit_CT|state.S_MM_LO_2~regout\ & (((\M2_unit|MM_unit_CT|MM_done~regout\) # (\M2_unit|MM_unit_CT|Equal10~1_combout\)))) # (!\M2_unit|MM_unit_CT|state.S_MM_LO_2~regout\ & 
-- (!\M2_unit|MM_unit_CT|state.S_MM_IDLE~regout\ & (\M2_unit|MM_unit_CT|MM_done~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|state.S_MM_LO_2~regout\,
	datab => \M2_unit|MM_unit_CT|state.S_MM_IDLE~regout\,
	datac => \M2_unit|MM_unit_CT|MM_done~regout\,
	datad => \M2_unit|MM_unit_CT|Equal10~1_combout\,
	combout => \M2_unit|MM_unit_CT|Selector23~0_combout\);

-- Location: LCFF_X32_Y18_N17
\M2_unit|MM_unit_CT|MM_done\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Selector23~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|MM_done~regout\);

-- Location: LCCOMB_X32_Y16_N14
\M2_unit|Selector9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector9~1_combout\ = ((\M2_unit|state.S_M2_START~regout\) # ((\M2_unit|MM_unit_CT|MM_done~regout\ & \M2_unit|state.S_CT~regout\))) # (!\M2_unit|state.S_M2_IDLE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_M2_IDLE~regout\,
	datab => \M2_unit|state.S_M2_START~regout\,
	datac => \M2_unit|MM_unit_CT|MM_done~regout\,
	datad => \M2_unit|state.S_CT~regout\,
	combout => \M2_unit|Selector9~1_combout\);

-- Location: LCCOMB_X32_Y16_N6
\M2_unit|Selector9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector9~2_combout\ = (\M2_unit|Selector2~4_combout\) # ((\M2_unit|WS_start~regout\ & ((\M2_unit|state.S_FS~regout\) # (\M2_unit|Selector9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|Selector2~4_combout\,
	datab => \M2_unit|state.S_FS~regout\,
	datac => \M2_unit|WS_start~regout\,
	datad => \M2_unit|Selector9~1_combout\,
	combout => \M2_unit|Selector9~2_combout\);

-- Location: LCFF_X32_Y16_N7
\M2_unit|WS_start\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|Selector9~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_start~regout\);

-- Location: LCCOMB_X30_Y18_N8
\M2_unit|WS_unit|SC[0]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|SC[0]~8_combout\ = \M2_unit|WS_unit|SC\(0) $ (VCC)
-- \M2_unit|WS_unit|SC[0]~9\ = CARRY(\M2_unit|WS_unit|SC\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|WS_unit|SC\(0),
	datad => VCC,
	combout => \M2_unit|WS_unit|SC[0]~8_combout\,
	cout => \M2_unit|WS_unit|SC[0]~9\);

-- Location: LCCOMB_X29_Y18_N30
\M2_unit|WS_unit|SC[1]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|SC[1]~21_combout\ = ((\M2_unit|WS_unit|state.S_WS_IDLE~regout\) # (\M2_unit|WS_unit|WC[4]~14_combout\)) # (!\M2_unit|FS_unit|state.S_FS_START~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|state.S_FS_START~regout\,
	datac => \M2_unit|WS_unit|state.S_WS_IDLE~regout\,
	datad => \M2_unit|WS_unit|WC[4]~14_combout\,
	combout => \M2_unit|WS_unit|SC[1]~21_combout\);

-- Location: LCCOMB_X30_Y18_N2
\M2_unit|WS_unit|SC~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|SC~10_combout\ = (!\M2_unit|WS_unit|state.S_WS_LO_1~regout\ & !\M2_unit|WS_unit|state.S_WS_LO_2~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|state.S_WS_LO_1~regout\,
	datad => \M2_unit|WS_unit|state.S_WS_LO_2~regout\,
	combout => \M2_unit|WS_unit|SC~10_combout\);

-- Location: LCFF_X30_Y18_N9
\M2_unit|WS_unit|SC[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|SC[0]~8_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|WS_unit|SC[1]~21_combout\,
	ena => \M2_unit|WS_unit|SC~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|SC\(0));

-- Location: LCCOMB_X30_Y18_N10
\M2_unit|WS_unit|SC[1]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|SC[1]~11_combout\ = (\M2_unit|WS_unit|SC\(1) & (!\M2_unit|WS_unit|SC[0]~9\)) # (!\M2_unit|WS_unit|SC\(1) & ((\M2_unit|WS_unit|SC[0]~9\) # (GND)))
-- \M2_unit|WS_unit|SC[1]~12\ = CARRY((!\M2_unit|WS_unit|SC[0]~9\) # (!\M2_unit|WS_unit|SC\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|SC\(1),
	datad => VCC,
	cin => \M2_unit|WS_unit|SC[0]~9\,
	combout => \M2_unit|WS_unit|SC[1]~11_combout\,
	cout => \M2_unit|WS_unit|SC[1]~12\);

-- Location: LCCOMB_X30_Y18_N14
\M2_unit|WS_unit|SC[3]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|SC[3]~15_combout\ = (\M2_unit|WS_unit|SC\(3) & (!\M2_unit|WS_unit|SC[2]~14\)) # (!\M2_unit|WS_unit|SC\(3) & ((\M2_unit|WS_unit|SC[2]~14\) # (GND)))
-- \M2_unit|WS_unit|SC[3]~16\ = CARRY((!\M2_unit|WS_unit|SC[2]~14\) # (!\M2_unit|WS_unit|SC\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|WS_unit|SC\(3),
	datad => VCC,
	cin => \M2_unit|WS_unit|SC[2]~14\,
	combout => \M2_unit|WS_unit|SC[3]~15_combout\,
	cout => \M2_unit|WS_unit|SC[3]~16\);

-- Location: LCFF_X30_Y18_N15
\M2_unit|WS_unit|SC[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|SC[3]~15_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|WS_unit|SC[1]~21_combout\,
	ena => \M2_unit|WS_unit|SC~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|SC\(3));

-- Location: LCFF_X30_Y18_N11
\M2_unit|WS_unit|SC[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|SC[1]~11_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|WS_unit|SC[1]~21_combout\,
	ena => \M2_unit|WS_unit|SC~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|SC\(1));

-- Location: LCCOMB_X30_Y18_N24
\M2_unit|WS_unit|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Equal1~0_combout\ = (\M2_unit|WS_unit|SC\(2) & (\M2_unit|WS_unit|SC\(3) & (\M2_unit|WS_unit|SC\(0) & \M2_unit|WS_unit|SC\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|SC\(2),
	datab => \M2_unit|WS_unit|SC\(3),
	datac => \M2_unit|WS_unit|SC\(0),
	datad => \M2_unit|WS_unit|SC\(1),
	combout => \M2_unit|WS_unit|Equal1~0_combout\);

-- Location: LCCOMB_X30_Y18_N16
\M2_unit|WS_unit|SC[4]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|SC[4]~17_combout\ = (\M2_unit|WS_unit|SC\(4) & (\M2_unit|WS_unit|SC[3]~16\ $ (GND))) # (!\M2_unit|WS_unit|SC\(4) & (!\M2_unit|WS_unit|SC[3]~16\ & VCC))
-- \M2_unit|WS_unit|SC[4]~18\ = CARRY((\M2_unit|WS_unit|SC\(4) & !\M2_unit|WS_unit|SC[3]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|SC\(4),
	datad => VCC,
	cin => \M2_unit|WS_unit|SC[3]~16\,
	combout => \M2_unit|WS_unit|SC[4]~17_combout\,
	cout => \M2_unit|WS_unit|SC[4]~18\);

-- Location: LCFF_X30_Y18_N17
\M2_unit|WS_unit|SC[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|SC[4]~17_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|WS_unit|SC[1]~21_combout\,
	ena => \M2_unit|WS_unit|SC~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|SC\(4));

-- Location: LCCOMB_X30_Y18_N18
\M2_unit|WS_unit|SC[5]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|SC[5]~19_combout\ = \M2_unit|WS_unit|SC[4]~18\ $ (\M2_unit|WS_unit|SC\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \M2_unit|WS_unit|SC\(5),
	cin => \M2_unit|WS_unit|SC[4]~18\,
	combout => \M2_unit|WS_unit|SC[5]~19_combout\);

-- Location: LCFF_X30_Y18_N19
\M2_unit|WS_unit|SC[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|SC[5]~19_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|WS_unit|SC[1]~21_combout\,
	ena => \M2_unit|WS_unit|SC~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|SC\(5));

-- Location: LCCOMB_X29_Y18_N14
\M2_unit|WS_unit|WC[4]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|WC[4]~14_combout\ = (\M2_unit|WS_unit|state.S_WS_COMMON_CASE~regout\ & (\M2_unit|WS_unit|Equal1~0_combout\ & (\M2_unit|WS_unit|SC\(4) & \M2_unit|WS_unit|SC\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|state.S_WS_COMMON_CASE~regout\,
	datab => \M2_unit|WS_unit|Equal1~0_combout\,
	datac => \M2_unit|WS_unit|SC\(4),
	datad => \M2_unit|WS_unit|SC\(5),
	combout => \M2_unit|WS_unit|WC[4]~14_combout\);

-- Location: LCFF_X29_Y18_N15
\M2_unit|WS_unit|state.S_WS_LO_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|WC[4]~14_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|state.S_WS_LO_1~regout\);

-- Location: LCFF_X33_Y21_N25
\M2_unit|WS_unit|state.S_WS_LO_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M2_unit|WS_unit|state.S_WS_LO_1~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|state.S_WS_LO_2~regout\);

-- Location: LCCOMB_X29_Y18_N4
\M2_unit|WS_unit|Selector93~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Selector93~0_combout\ = ((\M2_unit|WS_unit|state.S_WS_LO_2~regout\) # ((!\M2_unit|WS_start~regout\ & \M2_unit|WS_unit|state.S_WS_IDLE~regout\))) # (!\M2_unit|FS_unit|state.S_FS_START~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|state.S_FS_START~regout\,
	datab => \M2_unit|WS_start~regout\,
	datac => \M2_unit|WS_unit|state.S_WS_IDLE~regout\,
	datad => \M2_unit|WS_unit|state.S_WS_LO_2~regout\,
	combout => \M2_unit|WS_unit|Selector93~0_combout\);

-- Location: LCFF_X29_Y18_N5
\M2_unit|WS_unit|state.S_WS_IDLE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|Selector93~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|state.S_WS_IDLE~regout\);

-- Location: LCCOMB_X29_Y18_N16
\M2_unit|WS_unit|Selector17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Selector17~0_combout\ = (\M2_unit|WS_unit|state.S_WS_LO_2~regout\) # ((\M2_unit|FS_unit|state.S_FS_START~regout\ & (!\M2_unit|WS_unit|state.S_WS_IDLE~regout\ & \M2_unit|WS_unit|WS_done~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|state.S_FS_START~regout\,
	datab => \M2_unit|WS_unit|state.S_WS_IDLE~regout\,
	datac => \M2_unit|WS_unit|WS_done~regout\,
	datad => \M2_unit|WS_unit|state.S_WS_LO_2~regout\,
	combout => \M2_unit|WS_unit|Selector17~0_combout\);

-- Location: LCFF_X29_Y18_N17
\M2_unit|WS_unit|WS_done\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|Selector17~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|WS_done~regout\);

-- Location: LCCOMB_X44_Y21_N14
\M1_unit|Y_address[0]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[0]~18_combout\ = \M1_unit|Y_address\(0) $ (VCC)
-- \M1_unit|Y_address[0]~19\ = CARRY(\M1_unit|Y_address\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Y_address\(0),
	datad => VCC,
	combout => \M1_unit|Y_address[0]~18_combout\,
	cout => \M1_unit|Y_address[0]~19\);

-- Location: LCCOMB_X46_Y25_N8
\~GND\ : cycloneii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCFF_X42_Y24_N11
\M1_unit|state.S_END_LINE_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|state.S_END_LINE_1~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|state.S_END_LINE_2~regout\);

-- Location: LCFF_X36_Y24_N15
\M1_unit|state.S_END_LINE_3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|state.S_END_LINE_2~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|state.S_END_LINE_3~regout\);

-- Location: LCFF_X36_Y24_N19
\M1_unit|state.S_END_LINE_4\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|state.S_END_LINE_3~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|state.S_END_LINE_4~regout\);

-- Location: LCFF_X43_Y21_N11
\M1_unit|state.S_END_LINE_5\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|state.S_END_LINE_4~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|state.S_END_LINE_5~regout\);

-- Location: LCCOMB_X46_Y21_N2
\M1_unit|Y_compare_address[5]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_compare_address[5]~13_combout\ = \M1_unit|Y_compare_address\(5) $ (VCC)
-- \M1_unit|Y_compare_address[5]~14\ = CARRY(\M1_unit|Y_compare_address\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Y_compare_address\(5),
	datad => VCC,
	combout => \M1_unit|Y_compare_address[5]~13_combout\,
	cout => \M1_unit|Y_compare_address[5]~14\);

-- Location: LCCOMB_X43_Y22_N18
\M1_unit|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector0~0_combout\ = (\M1_start~regout\ & !\M1_unit|state.S_M1_IDLE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_start~regout\,
	datac => \M1_unit|state.S_M1_IDLE~regout\,
	combout => \M1_unit|Selector0~0_combout\);

-- Location: LCCOMB_X43_Y21_N0
\M1_unit|Y_compare_address[9]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_compare_address[9]~19_combout\ = (\M1_unit|Selector0~0_combout\) # ((\M1_unit|read_end_Y~regout\ & (\M1_unit|Equal1~2_combout\ & \M1_unit|state.S_END_LINE_5~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|read_end_Y~regout\,
	datab => \M1_unit|Equal1~2_combout\,
	datac => \M1_unit|state.S_END_LINE_5~regout\,
	datad => \M1_unit|Selector0~0_combout\,
	combout => \M1_unit|Y_compare_address[9]~19_combout\);

-- Location: LCFF_X46_Y21_N3
\M1_unit|Y_compare_address[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_compare_address[5]~13_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|ALT_INV_state.S_END_LINE_5~regout\,
	ena => \M1_unit|Y_compare_address[9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_compare_address\(5));

-- Location: LCCOMB_X46_Y21_N4
\M1_unit|Y_compare_address[6]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_compare_address[6]~15_combout\ = (\M1_unit|Y_compare_address\(6) & (!\M1_unit|Y_compare_address[5]~14\)) # (!\M1_unit|Y_compare_address\(6) & ((\M1_unit|Y_compare_address[5]~14\) # (GND)))
-- \M1_unit|Y_compare_address[6]~16\ = CARRY((!\M1_unit|Y_compare_address[5]~14\) # (!\M1_unit|Y_compare_address\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Y_compare_address\(6),
	datad => VCC,
	cin => \M1_unit|Y_compare_address[5]~14\,
	combout => \M1_unit|Y_compare_address[6]~15_combout\,
	cout => \M1_unit|Y_compare_address[6]~16\);

-- Location: LCFF_X46_Y21_N5
\M1_unit|Y_compare_address[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_compare_address[6]~15_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|ALT_INV_state.S_END_LINE_5~regout\,
	ena => \M1_unit|Y_compare_address[9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_compare_address\(6));

-- Location: LCCOMB_X46_Y21_N8
\M1_unit|Y_compare_address[8]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_compare_address[8]~20_combout\ = (\M1_unit|Y_compare_address\(8) & (!\M1_unit|Y_compare_address[7]~18\)) # (!\M1_unit|Y_compare_address\(8) & ((\M1_unit|Y_compare_address[7]~18\) # (GND)))
-- \M1_unit|Y_compare_address[8]~21\ = CARRY((!\M1_unit|Y_compare_address[7]~18\) # (!\M1_unit|Y_compare_address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Y_compare_address\(8),
	datad => VCC,
	cin => \M1_unit|Y_compare_address[7]~18\,
	combout => \M1_unit|Y_compare_address[8]~20_combout\,
	cout => \M1_unit|Y_compare_address[8]~21\);

-- Location: LCFF_X46_Y21_N9
\M1_unit|Y_compare_address[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_compare_address[8]~20_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|ALT_INV_state.S_END_LINE_5~regout\,
	ena => \M1_unit|Y_compare_address[9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_compare_address\(8));

-- Location: LCCOMB_X46_Y21_N12
\M1_unit|Y_compare_address[10]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_compare_address[10]~24_combout\ = (\M1_unit|Y_compare_address\(10) & (!\M1_unit|Y_compare_address[9]~23\)) # (!\M1_unit|Y_compare_address\(10) & ((\M1_unit|Y_compare_address[9]~23\) # (GND)))
-- \M1_unit|Y_compare_address[10]~25\ = CARRY((!\M1_unit|Y_compare_address[9]~23\) # (!\M1_unit|Y_compare_address\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_compare_address\(10),
	datad => VCC,
	cin => \M1_unit|Y_compare_address[9]~23\,
	combout => \M1_unit|Y_compare_address[10]~24_combout\,
	cout => \M1_unit|Y_compare_address[10]~25\);

-- Location: LCCOMB_X46_Y21_N14
\M1_unit|Y_compare_address[11]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_compare_address[11]~26_combout\ = (\M1_unit|Y_compare_address\(11) & (\M1_unit|Y_compare_address[10]~25\ $ (GND))) # (!\M1_unit|Y_compare_address\(11) & (!\M1_unit|Y_compare_address[10]~25\ & VCC))
-- \M1_unit|Y_compare_address[11]~27\ = CARRY((\M1_unit|Y_compare_address\(11) & !\M1_unit|Y_compare_address[10]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Y_compare_address\(11),
	datad => VCC,
	cin => \M1_unit|Y_compare_address[10]~25\,
	combout => \M1_unit|Y_compare_address[11]~26_combout\,
	cout => \M1_unit|Y_compare_address[11]~27\);

-- Location: LCFF_X46_Y21_N15
\M1_unit|Y_compare_address[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_compare_address[11]~26_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|ALT_INV_state.S_END_LINE_5~regout\,
	ena => \M1_unit|Y_compare_address[9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_compare_address\(11));

-- Location: LCCOMB_X46_Y21_N18
\M1_unit|Y_compare_address[13]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_compare_address[13]~30_combout\ = (\M1_unit|Y_compare_address\(13) & (\M1_unit|Y_compare_address[12]~29\ $ (GND))) # (!\M1_unit|Y_compare_address\(13) & (!\M1_unit|Y_compare_address[12]~29\ & VCC))
-- \M1_unit|Y_compare_address[13]~31\ = CARRY((\M1_unit|Y_compare_address\(13) & !\M1_unit|Y_compare_address[12]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Y_compare_address\(13),
	datad => VCC,
	cin => \M1_unit|Y_compare_address[12]~29\,
	combout => \M1_unit|Y_compare_address[13]~30_combout\,
	cout => \M1_unit|Y_compare_address[13]~31\);

-- Location: LCFF_X46_Y21_N19
\M1_unit|Y_compare_address[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_compare_address[13]~30_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|ALT_INV_state.S_END_LINE_5~regout\,
	ena => \M1_unit|Y_compare_address[9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_compare_address\(13));

-- Location: LCCOMB_X46_Y21_N22
\M1_unit|Y_compare_address[15]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_compare_address[15]~34_combout\ = (\M1_unit|Y_compare_address\(15) & (\M1_unit|Y_compare_address[14]~33\ $ (GND))) # (!\M1_unit|Y_compare_address\(15) & (!\M1_unit|Y_compare_address[14]~33\ & VCC))
-- \M1_unit|Y_compare_address[15]~35\ = CARRY((\M1_unit|Y_compare_address\(15) & !\M1_unit|Y_compare_address[14]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Y_compare_address\(15),
	datad => VCC,
	cin => \M1_unit|Y_compare_address[14]~33\,
	combout => \M1_unit|Y_compare_address[15]~34_combout\,
	cout => \M1_unit|Y_compare_address[15]~35\);

-- Location: LCFF_X46_Y21_N23
\M1_unit|Y_compare_address[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_compare_address[15]~34_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|ALT_INV_state.S_END_LINE_5~regout\,
	ena => \M1_unit|Y_compare_address[9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_compare_address\(15));

-- Location: LCCOMB_X44_Y20_N10
\M1_unit|Y_address[14]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[14]~47_combout\ = (\M1_unit|Y_address\(14) & (\M1_unit|Y_address[13]~46\ $ (GND))) # (!\M1_unit|Y_address\(14) & (!\M1_unit|Y_address[13]~46\ & VCC))
-- \M1_unit|Y_address[14]~48\ = CARRY((\M1_unit|Y_address\(14) & !\M1_unit|Y_address[13]~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_address\(14),
	datad => VCC,
	cin => \M1_unit|Y_address[13]~46\,
	combout => \M1_unit|Y_address[14]~47_combout\,
	cout => \M1_unit|Y_address[14]~48\);

-- Location: LCFF_X44_Y20_N11
\M1_unit|Y_address[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_address[14]~47_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|Y_address[17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_address\(14));

-- Location: LCCOMB_X44_Y20_N6
\M1_unit|Y_address[12]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[12]~43_combout\ = (\M1_unit|Y_address\(12) & (\M1_unit|Y_address[11]~42\ & VCC)) # (!\M1_unit|Y_address\(12) & (!\M1_unit|Y_address[11]~42\))
-- \M1_unit|Y_address[12]~44\ = CARRY((!\M1_unit|Y_address\(12) & !\M1_unit|Y_address[11]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_address\(12),
	datad => VCC,
	cin => \M1_unit|Y_address[11]~42\,
	combout => \M1_unit|Y_address[12]~43_combout\,
	cout => \M1_unit|Y_address[12]~44\);

-- Location: LCFF_X44_Y20_N7
\M1_unit|Y_address[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_address[12]~43_combout\,
	sdata => VCC,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|Y_address[17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_address\(12));

-- Location: LCFF_X46_Y21_N13
\M1_unit|Y_compare_address[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_compare_address[10]~24_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|ALT_INV_state.S_END_LINE_5~regout\,
	ena => \M1_unit|Y_compare_address[9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_compare_address\(10));

-- Location: LCCOMB_X44_Y21_N24
\M1_unit|Y_address[5]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[5]~29_combout\ = (\M1_unit|Y_address\(5) & (!\M1_unit|Y_address[4]~27\)) # (!\M1_unit|Y_address\(5) & ((\M1_unit|Y_address[4]~27\) # (GND)))
-- \M1_unit|Y_address[5]~30\ = CARRY((!\M1_unit|Y_address[4]~27\) # (!\M1_unit|Y_address\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_address\(5),
	datad => VCC,
	cin => \M1_unit|Y_address[4]~27\,
	combout => \M1_unit|Y_address[5]~29_combout\,
	cout => \M1_unit|Y_address[5]~30\);

-- Location: LCFF_X44_Y21_N25
\M1_unit|Y_address[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_address[5]~29_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|Y_address[17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_address\(5));

-- Location: LCCOMB_X45_Y21_N6
\M1_unit|Add4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add4~4_combout\ = ((\M1_unit|Y_compare_address\(7) $ (\M1_unit|Y_address\(7) $ (\M1_unit|Add4~3\)))) # (GND)
-- \M1_unit|Add4~5\ = CARRY((\M1_unit|Y_compare_address\(7) & (\M1_unit|Y_address\(7) & !\M1_unit|Add4~3\)) # (!\M1_unit|Y_compare_address\(7) & ((\M1_unit|Y_address\(7)) # (!\M1_unit|Add4~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_compare_address\(7),
	datab => \M1_unit|Y_address\(7),
	datad => VCC,
	cin => \M1_unit|Add4~3\,
	combout => \M1_unit|Add4~4_combout\,
	cout => \M1_unit|Add4~5\);

-- Location: LCCOMB_X45_Y21_N8
\M1_unit|Add4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add4~6_combout\ = (\M1_unit|Y_address\(8) & ((\M1_unit|Y_compare_address\(8) & (!\M1_unit|Add4~5\)) # (!\M1_unit|Y_compare_address\(8) & (\M1_unit|Add4~5\ & VCC)))) # (!\M1_unit|Y_address\(8) & ((\M1_unit|Y_compare_address\(8) & 
-- ((\M1_unit|Add4~5\) # (GND))) # (!\M1_unit|Y_compare_address\(8) & (!\M1_unit|Add4~5\))))
-- \M1_unit|Add4~7\ = CARRY((\M1_unit|Y_address\(8) & (\M1_unit|Y_compare_address\(8) & !\M1_unit|Add4~5\)) # (!\M1_unit|Y_address\(8) & ((\M1_unit|Y_compare_address\(8)) # (!\M1_unit|Add4~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_address\(8),
	datab => \M1_unit|Y_compare_address\(8),
	datad => VCC,
	cin => \M1_unit|Add4~5\,
	combout => \M1_unit|Add4~6_combout\,
	cout => \M1_unit|Add4~7\);

-- Location: LCCOMB_X45_Y21_N10
\M1_unit|Add4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add4~8_combout\ = ((\M1_unit|Y_compare_address\(9) $ (\M1_unit|Y_address\(9) $ (!\M1_unit|Add4~7\)))) # (GND)
-- \M1_unit|Add4~9\ = CARRY((\M1_unit|Y_compare_address\(9) & (!\M1_unit|Y_address\(9) & !\M1_unit|Add4~7\)) # (!\M1_unit|Y_compare_address\(9) & ((!\M1_unit|Add4~7\) # (!\M1_unit|Y_address\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_compare_address\(9),
	datab => \M1_unit|Y_address\(9),
	datad => VCC,
	cin => \M1_unit|Add4~7\,
	combout => \M1_unit|Add4~8_combout\,
	cout => \M1_unit|Add4~9\);

-- Location: LCCOMB_X45_Y21_N14
\M1_unit|Add4~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add4~12_combout\ = ((\M1_unit|Y_address\(11) $ (\M1_unit|Y_compare_address\(11) $ (\M1_unit|Add4~11\)))) # (GND)
-- \M1_unit|Add4~13\ = CARRY((\M1_unit|Y_address\(11) & ((!\M1_unit|Add4~11\) # (!\M1_unit|Y_compare_address\(11)))) # (!\M1_unit|Y_address\(11) & (!\M1_unit|Y_compare_address\(11) & !\M1_unit|Add4~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_address\(11),
	datab => \M1_unit|Y_compare_address\(11),
	datad => VCC,
	cin => \M1_unit|Add4~11\,
	combout => \M1_unit|Add4~12_combout\,
	cout => \M1_unit|Add4~13\);

-- Location: LCCOMB_X45_Y21_N16
\M1_unit|Add4~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add4~14_combout\ = (\M1_unit|Y_compare_address\(12) & ((\M1_unit|Y_address\(12) & ((\M1_unit|Add4~13\) # (GND))) # (!\M1_unit|Y_address\(12) & (!\M1_unit|Add4~13\)))) # (!\M1_unit|Y_compare_address\(12) & ((\M1_unit|Y_address\(12) & 
-- (!\M1_unit|Add4~13\)) # (!\M1_unit|Y_address\(12) & (\M1_unit|Add4~13\ & VCC))))
-- \M1_unit|Add4~15\ = CARRY((\M1_unit|Y_compare_address\(12) & ((\M1_unit|Y_address\(12)) # (!\M1_unit|Add4~13\))) # (!\M1_unit|Y_compare_address\(12) & (\M1_unit|Y_address\(12) & !\M1_unit|Add4~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_compare_address\(12),
	datab => \M1_unit|Y_address\(12),
	datad => VCC,
	cin => \M1_unit|Add4~13\,
	combout => \M1_unit|Add4~14_combout\,
	cout => \M1_unit|Add4~15\);

-- Location: LCCOMB_X45_Y21_N18
\M1_unit|Add4~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add4~16_combout\ = ((\M1_unit|Y_address\(13) $ (\M1_unit|Y_compare_address\(13) $ (\M1_unit|Add4~15\)))) # (GND)
-- \M1_unit|Add4~17\ = CARRY((\M1_unit|Y_address\(13) & ((!\M1_unit|Add4~15\) # (!\M1_unit|Y_compare_address\(13)))) # (!\M1_unit|Y_address\(13) & (!\M1_unit|Y_compare_address\(13) & !\M1_unit|Add4~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_address\(13),
	datab => \M1_unit|Y_compare_address\(13),
	datad => VCC,
	cin => \M1_unit|Add4~15\,
	combout => \M1_unit|Add4~16_combout\,
	cout => \M1_unit|Add4~17\);

-- Location: LCCOMB_X45_Y21_N22
\M1_unit|Add4~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add4~20_combout\ = ((\M1_unit|Y_address\(15) $ (\M1_unit|Y_compare_address\(15) $ (!\M1_unit|Add4~19\)))) # (GND)
-- \M1_unit|Add4~21\ = CARRY((\M1_unit|Y_address\(15) & (!\M1_unit|Y_compare_address\(15) & !\M1_unit|Add4~19\)) # (!\M1_unit|Y_address\(15) & ((!\M1_unit|Add4~19\) # (!\M1_unit|Y_compare_address\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_address\(15),
	datab => \M1_unit|Y_compare_address\(15),
	datad => VCC,
	cin => \M1_unit|Add4~19\,
	combout => \M1_unit|Add4~20_combout\,
	cout => \M1_unit|Add4~21\);

-- Location: LCCOMB_X45_Y21_N28
\M1_unit|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Equal0~2_combout\ = (!\M1_unit|Add4~18_combout\ & (!\M1_unit|Add4~20_combout\ & (!\M1_unit|Add4~14_combout\ & !\M1_unit|Add4~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add4~18_combout\,
	datab => \M1_unit|Add4~20_combout\,
	datac => \M1_unit|Add4~14_combout\,
	datad => \M1_unit|Add4~16_combout\,
	combout => \M1_unit|Equal0~2_combout\);

-- Location: LCFF_X46_Y21_N25
\M1_unit|Y_compare_address[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_compare_address[16]~36_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|ALT_INV_state.S_END_LINE_5~regout\,
	ena => \M1_unit|Y_compare_address[9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_compare_address\(16));

-- Location: LCCOMB_X45_Y21_N26
\M1_unit|Add4~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add4~24_combout\ = \M1_unit|Y_compare_address\(17) $ (\M1_unit|Add4~23\ $ (\M1_unit|Y_address\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_compare_address\(17),
	datad => \M1_unit|Y_address\(17),
	cin => \M1_unit|Add4~23\,
	combout => \M1_unit|Add4~24_combout\);

-- Location: LCCOMB_X43_Y21_N22
\M1_unit|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Equal0~3_combout\ = (!\M1_unit|Add4~22_combout\ & !\M1_unit|Add4~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add4~22_combout\,
	datac => \M1_unit|Add4~24_combout\,
	combout => \M1_unit|Equal0~3_combout\);

-- Location: LCCOMB_X45_Y21_N0
\M1_unit|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Equal0~1_combout\ = (!\M1_unit|Add4~10_combout\ & (!\M1_unit|Add4~12_combout\ & (!\M1_unit|Add4~6_combout\ & !\M1_unit|Add4~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add4~10_combout\,
	datab => \M1_unit|Add4~12_combout\,
	datac => \M1_unit|Add4~6_combout\,
	datad => \M1_unit|Add4~8_combout\,
	combout => \M1_unit|Equal0~1_combout\);

-- Location: LCCOMB_X43_Y21_N30
\M1_unit|Equal1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Equal1~2_combout\ = (\M1_unit|Equal1~1_combout\ & (\M1_unit|Equal0~2_combout\ & (\M1_unit|Equal0~3_combout\ & \M1_unit|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Equal1~1_combout\,
	datab => \M1_unit|Equal0~2_combout\,
	datac => \M1_unit|Equal0~3_combout\,
	datad => \M1_unit|Equal0~1_combout\,
	combout => \M1_unit|Equal1~2_combout\);

-- Location: LCCOMB_X43_Y21_N20
\M1_unit|Selector45~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector45~1_combout\ = (\M1_unit|read_end_Y~regout\ & (((\M1_unit|state.S_END_LINE_5~regout\)) # (!\M1_unit|Selector45~0_combout\))) # (!\M1_unit|read_end_Y~regout\ & (((\M1_unit|Equal1~2_combout\ & \M1_unit|state.S_END_LINE_5~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector45~0_combout\,
	datab => \M1_unit|Equal1~2_combout\,
	datac => \M1_unit|read_end_Y~regout\,
	datad => \M1_unit|state.S_END_LINE_5~regout\,
	combout => \M1_unit|Selector45~1_combout\);

-- Location: LCFF_X43_Y21_N21
\M1_unit|read_end_Y\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector45~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|read_end_Y~regout\);

-- Location: LCCOMB_X44_Y21_N20
\M1_unit|Y_address[3]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[3]~24_combout\ = (\M1_unit|Y_address\(3) & (!\M1_unit|Y_address[2]~23\)) # (!\M1_unit|Y_address\(3) & ((\M1_unit|Y_address[2]~23\) # (GND)))
-- \M1_unit|Y_address[3]~25\ = CARRY((!\M1_unit|Y_address[2]~23\) # (!\M1_unit|Y_address\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_address\(3),
	datad => VCC,
	cin => \M1_unit|Y_address[2]~23\,
	combout => \M1_unit|Y_address[3]~24_combout\,
	cout => \M1_unit|Y_address[3]~25\);

-- Location: LCFF_X44_Y21_N21
\M1_unit|Y_address[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_address[3]~24_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|Y_address[17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_address\(3));

-- Location: LCCOMB_X44_Y21_N6
\M1_unit|Equal0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Equal0~5_combout\ = (!\M1_unit|Add4~0_combout\ & (\M1_unit|Y_address\(2) & (\M1_unit|Y_address\(3) & \M1_unit|Y_address\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add4~0_combout\,
	datab => \M1_unit|Y_address\(2),
	datac => \M1_unit|Y_address\(3),
	datad => \M1_unit|Y_address\(4),
	combout => \M1_unit|Equal0~5_combout\);

-- Location: LCCOMB_X43_Y21_N2
\M1_unit|Selector17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector17~0_combout\ = (\M1_unit|state.S_RUN_5~regout\ & ((\M1_unit|Equal0~5_combout\) # ((\M1_unit|state.S_END_LINE_5~regout\ & !\M1_unit|read_end_Y~regout\)))) # (!\M1_unit|state.S_RUN_5~regout\ & (\M1_unit|state.S_END_LINE_5~regout\ & 
-- (!\M1_unit|read_end_Y~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_RUN_5~regout\,
	datab => \M1_unit|state.S_END_LINE_5~regout\,
	datac => \M1_unit|read_end_Y~regout\,
	datad => \M1_unit|Equal0~5_combout\,
	combout => \M1_unit|Selector17~0_combout\);

-- Location: LCCOMB_X44_Y21_N16
\M1_unit|Y_address[1]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[1]~20_combout\ = (\M1_unit|Y_address\(1) & (!\M1_unit|Y_address[0]~19\)) # (!\M1_unit|Y_address\(1) & ((\M1_unit|Y_address[0]~19\) # (GND)))
-- \M1_unit|Y_address[1]~21\ = CARRY((!\M1_unit|Y_address[0]~19\) # (!\M1_unit|Y_address\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_address\(1),
	datad => VCC,
	cin => \M1_unit|Y_address[0]~19\,
	combout => \M1_unit|Y_address[1]~20_combout\,
	cout => \M1_unit|Y_address[1]~21\);

-- Location: LCFF_X44_Y21_N17
\M1_unit|Y_address[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_address[1]~20_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|Y_address[17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_address\(1));

-- Location: LCCOMB_X44_Y21_N12
\M1_unit|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Equal0~0_combout\ = (!\M1_unit|Add4~2_combout\ & (!\M1_unit|Y_address\(0) & (!\M1_unit|Y_address\(1) & \M1_unit|Add4~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add4~2_combout\,
	datab => \M1_unit|Y_address\(0),
	datac => \M1_unit|Y_address\(1),
	datad => \M1_unit|Add4~4_combout\,
	combout => \M1_unit|Equal0~0_combout\);

-- Location: LCCOMB_X43_Y21_N24
\M1_unit|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Equal0~4_combout\ = (\M1_unit|Equal0~3_combout\ & (\M1_unit|Equal0~2_combout\ & (\M1_unit|Equal0~0_combout\ & \M1_unit|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Equal0~3_combout\,
	datab => \M1_unit|Equal0~2_combout\,
	datac => \M1_unit|Equal0~0_combout\,
	datad => \M1_unit|Equal0~1_combout\,
	combout => \M1_unit|Equal0~4_combout\);

-- Location: LCCOMB_X44_Y21_N4
\M1_unit|Selector17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector17~1_combout\ = ((\M1_unit|Y_address\(2)) # ((\M1_unit|Y_address\(3)) # (\M1_unit|Y_address\(4)))) # (!\M1_unit|Add4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Add4~0_combout\,
	datab => \M1_unit|Y_address\(2),
	datac => \M1_unit|Y_address\(3),
	datad => \M1_unit|Y_address\(4),
	combout => \M1_unit|Selector17~1_combout\);

-- Location: LCCOMB_X43_Y21_N4
\M1_unit|Selector17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector17~2_combout\ = (\M1_unit|Equal0~4_combout\ & ((\M1_unit|Selector17~0_combout\) # ((\M1_unit|state.S_END_LINE_5~regout\ & \M1_unit|Selector17~1_combout\)))) # (!\M1_unit|Equal0~4_combout\ & (\M1_unit|state.S_END_LINE_5~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_END_LINE_5~regout\,
	datab => \M1_unit|Selector17~0_combout\,
	datac => \M1_unit|Equal0~4_combout\,
	datad => \M1_unit|Selector17~1_combout\,
	combout => \M1_unit|Selector17~2_combout\);

-- Location: LCFF_X43_Y21_N5
\M1_unit|state.S_END_LINE_0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector17~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|state.S_END_LINE_0~regout\);

-- Location: LCFF_X42_Y24_N19
\M1_unit|state.S_END_LINE_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|state.S_END_LINE_0~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|state.S_END_LINE_1~regout\);

-- Location: LCFF_X40_Y24_N25
\M1_unit|state.S_RUN_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|state.S_RUN_1~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|state.S_RUN_2~regout\);

-- Location: LCFF_X36_Y24_N9
\M1_unit|state.S_RUN_3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|state.S_RUN_2~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|state.S_RUN_3~regout\);

-- Location: LCFF_X43_Y24_N9
\M1_unit|state.S_RUN_4\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|state.S_RUN_3~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|state.S_RUN_4~regout\);

-- Location: LCFF_X43_Y24_N7
\M1_unit|state.S_RUN_5\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|state.S_RUN_4~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|state.S_RUN_5~regout\);

-- Location: LCCOMB_X43_Y21_N18
\M1_unit|Selector11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector11~0_combout\ = (\M1_unit|state.S_START_LINE_9~regout\) # ((\M1_unit|state.S_RUN_5~regout\ & ((!\M1_unit|Equal0~5_combout\) # (!\M1_unit|Equal0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_START_LINE_9~regout\,
	datab => \M1_unit|state.S_RUN_5~regout\,
	datac => \M1_unit|Equal0~4_combout\,
	datad => \M1_unit|Equal0~5_combout\,
	combout => \M1_unit|Selector11~0_combout\);

-- Location: LCFF_X43_Y21_N19
\M1_unit|state.S_RUN_0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector11~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|state.S_RUN_0~regout\);

-- Location: LCFF_X43_Y24_N31
\M1_unit|state.S_RUN_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|state.S_RUN_0~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|state.S_RUN_1~regout\);

-- Location: LCCOMB_X42_Y24_N18
\M1_unit|Selector47~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector47~0_combout\ = (!\M1_unit|state.S_END_LINE_1~regout\ & !\M1_unit|state.S_RUN_1~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M1_unit|state.S_END_LINE_1~regout\,
	datad => \M1_unit|state.S_RUN_1~regout\,
	combout => \M1_unit|Selector47~0_combout\);

-- Location: LCCOMB_X37_Y22_N10
\state.S_TOP_VGA~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \state.S_TOP_VGA~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \state.S_TOP_VGA~feeder_combout\);

-- Location: LCFF_X37_Y22_N11
\state.S_TOP_VGA\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \state.S_TOP_VGA~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \Selector1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \state.S_TOP_VGA~regout\);

-- Location: LCCOMB_X36_Y21_N8
\Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector0~0_combout\ = (\state.S_TOP_M1~regout\) # ((\M1_start~regout\ & ((\state.S_TOP_VGA~regout\) # (\state.S_TOP_M2~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state.S_TOP_M1~regout\,
	datab => \state.S_TOP_VGA~regout\,
	datac => \M1_start~regout\,
	datad => \state.S_TOP_M2~regout\,
	combout => \Selector0~0_combout\);

-- Location: LCFF_X36_Y21_N9
M1_start : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Selector0~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_start~regout\);

-- Location: LCCOMB_X42_Y24_N24
\M1_unit|SRAM_address[6]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_address[6]~9_combout\ = (\M1_unit|state.S_M1_IDLE~regout\ & (((!\M1_unit|read_end_Y~regout\)) # (!\M1_unit|state.S_END_LINE_1~regout\))) # (!\M1_unit|state.S_M1_IDLE~regout\ & (\M1_start~regout\ & ((!\M1_unit|read_end_Y~regout\) # 
-- (!\M1_unit|state.S_END_LINE_1~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_M1_IDLE~regout\,
	datab => \M1_unit|state.S_END_LINE_1~regout\,
	datac => \M1_unit|read_end_Y~regout\,
	datad => \M1_start~regout\,
	combout => \M1_unit|SRAM_address[6]~9_combout\);

-- Location: LCCOMB_X44_Y20_N28
\M1_unit|Equal2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Equal2~3_combout\ = (!\M1_unit|Y_address\(12) & (!\M1_unit|Y_address\(15) & (!\M1_unit|Y_address\(13) & !\M1_unit|Y_address\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_address\(12),
	datab => \M1_unit|Y_address\(15),
	datac => \M1_unit|Y_address\(13),
	datad => \M1_unit|Y_address\(14),
	combout => \M1_unit|Equal2~3_combout\);

-- Location: LCCOMB_X44_Y21_N0
\M1_unit|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Equal2~0_combout\ = (!\M1_unit|Y_address\(3) & (!\M1_unit|Y_address\(2) & (!\M1_unit|Y_address\(5) & !\M1_unit|Y_address\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_address\(3),
	datab => \M1_unit|Y_address\(2),
	datac => \M1_unit|Y_address\(5),
	datad => \M1_unit|Y_address\(4),
	combout => \M1_unit|Equal2~0_combout\);

-- Location: LCCOMB_X44_Y20_N26
\M1_unit|Equal2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Equal2~2_combout\ = (!\M1_unit|Y_address\(11) & (!\M1_unit|Y_address\(10) & (!\M1_unit|Y_address\(8) & !\M1_unit|Y_address\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_address\(11),
	datab => \M1_unit|Y_address\(10),
	datac => \M1_unit|Y_address\(8),
	datad => \M1_unit|Y_address\(9),
	combout => \M1_unit|Equal2~2_combout\);

-- Location: LCCOMB_X44_Y20_N22
\M1_unit|Equal2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Equal2~4_combout\ = (\M1_unit|Equal2~1_combout\ & (\M1_unit|Equal2~3_combout\ & (\M1_unit|Equal2~0_combout\ & \M1_unit|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Equal2~1_combout\,
	datab => \M1_unit|Equal2~3_combout\,
	datac => \M1_unit|Equal2~0_combout\,
	datad => \M1_unit|Equal2~2_combout\,
	combout => \M1_unit|Equal2~4_combout\);

-- Location: LCCOMB_X43_Y22_N10
\M1_unit|Selector0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector0~1_combout\ = (\M1_unit|Selector0~0_combout\) # ((\M1_unit|state.S_END_LINE_7~regout\ & ((!\M1_unit|Equal2~4_combout\) # (!\M1_unit|Equal2~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_END_LINE_7~regout\,
	datab => \M1_unit|Equal2~5_combout\,
	datac => \M1_unit|Selector0~0_combout\,
	datad => \M1_unit|Equal2~4_combout\,
	combout => \M1_unit|Selector0~1_combout\);

-- Location: LCFF_X43_Y22_N11
\M1_unit|state.S_M1_START\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector0~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|state.S_M1_START~regout\);

-- Location: LCFF_X43_Y24_N15
\M1_unit|state.S_START_LINE_0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|state.S_M1_START~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|state.S_START_LINE_0~regout\);

-- Location: LCFF_X43_Y24_N11
\M1_unit|state.S_START_LINE_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|state.S_START_LINE_0~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|state.S_START_LINE_1~regout\);

-- Location: LCFF_X36_Y24_N13
\M1_unit|state.S_START_LINE_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|state.S_START_LINE_1~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|state.S_START_LINE_2~regout\);

-- Location: LCFF_X36_Y24_N25
\M1_unit|state.S_START_LINE_3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|state.S_START_LINE_2~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|state.S_START_LINE_3~regout\);

-- Location: LCFF_X43_Y24_N25
\M1_unit|state.S_START_LINE_4\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|state.S_START_LINE_3~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|state.S_START_LINE_4~regout\);

-- Location: LCCOMB_X42_Y24_N12
\M1_unit|Y_address[17]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[17]~28_combout\ = (\M1_unit|SRAM_address[6]~9_combout\ & (((\M1_unit|state.S_START_LINE_4~regout\) # (!\M1_unit|Selector47~0_combout\)) # (!\M1_unit|state.S_M1_IDLE~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_M1_IDLE~regout\,
	datab => \M1_unit|Selector47~0_combout\,
	datac => \M1_unit|SRAM_address[6]~9_combout\,
	datad => \M1_unit|state.S_START_LINE_4~regout\,
	combout => \M1_unit|Y_address[17]~28_combout\);

-- Location: LCFF_X44_Y21_N15
\M1_unit|Y_address[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_address[0]~18_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|Y_address[17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_address\(0));

-- Location: LCCOMB_X44_Y21_N18
\M1_unit|Y_address[2]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[2]~22_combout\ = (\M1_unit|Y_address\(2) & (\M1_unit|Y_address[1]~21\ $ (GND))) # (!\M1_unit|Y_address\(2) & (!\M1_unit|Y_address[1]~21\ & VCC))
-- \M1_unit|Y_address[2]~23\ = CARRY((\M1_unit|Y_address\(2) & !\M1_unit|Y_address[1]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Y_address\(2),
	datad => VCC,
	cin => \M1_unit|Y_address[1]~21\,
	combout => \M1_unit|Y_address[2]~22_combout\,
	cout => \M1_unit|Y_address[2]~23\);

-- Location: LCFF_X44_Y21_N19
\M1_unit|Y_address[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_address[2]~22_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|Y_address[17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_address\(2));

-- Location: LCCOMB_X44_Y21_N22
\M1_unit|Y_address[4]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[4]~26_combout\ = (\M1_unit|Y_address\(4) & (\M1_unit|Y_address[3]~25\ $ (GND))) # (!\M1_unit|Y_address\(4) & (!\M1_unit|Y_address[3]~25\ & VCC))
-- \M1_unit|Y_address[4]~27\ = CARRY((\M1_unit|Y_address\(4) & !\M1_unit|Y_address[3]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Y_address\(4),
	datad => VCC,
	cin => \M1_unit|Y_address[3]~25\,
	combout => \M1_unit|Y_address[4]~26_combout\,
	cout => \M1_unit|Y_address[4]~27\);

-- Location: LCFF_X44_Y21_N23
\M1_unit|Y_address[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_address[4]~26_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|Y_address[17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_address\(4));

-- Location: LCCOMB_X44_Y21_N26
\M1_unit|Y_address[6]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[6]~31_combout\ = (\M1_unit|Y_address\(6) & (\M1_unit|Y_address[5]~30\ $ (GND))) # (!\M1_unit|Y_address\(6) & (!\M1_unit|Y_address[5]~30\ & VCC))
-- \M1_unit|Y_address[6]~32\ = CARRY((\M1_unit|Y_address\(6) & !\M1_unit|Y_address[5]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Y_address\(6),
	datad => VCC,
	cin => \M1_unit|Y_address[5]~30\,
	combout => \M1_unit|Y_address[6]~31_combout\,
	cout => \M1_unit|Y_address[6]~32\);

-- Location: LCFF_X44_Y21_N27
\M1_unit|Y_address[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_address[6]~31_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|Y_address[17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_address\(6));

-- Location: LCCOMB_X44_Y21_N28
\M1_unit|Y_address[7]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[7]~33_combout\ = (\M1_unit|Y_address\(7) & (!\M1_unit|Y_address[6]~32\)) # (!\M1_unit|Y_address\(7) & ((\M1_unit|Y_address[6]~32\) # (GND)))
-- \M1_unit|Y_address[7]~34\ = CARRY((!\M1_unit|Y_address[6]~32\) # (!\M1_unit|Y_address\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Y_address\(7),
	datad => VCC,
	cin => \M1_unit|Y_address[6]~32\,
	combout => \M1_unit|Y_address[7]~33_combout\,
	cout => \M1_unit|Y_address[7]~34\);

-- Location: LCFF_X44_Y21_N29
\M1_unit|Y_address[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_address[7]~33_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|Y_address[17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_address\(7));

-- Location: LCCOMB_X44_Y21_N30
\M1_unit|Y_address[8]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[8]~35_combout\ = (\M1_unit|Y_address\(8) & (\M1_unit|Y_address[7]~34\ $ (GND))) # (!\M1_unit|Y_address\(8) & (!\M1_unit|Y_address[7]~34\ & VCC))
-- \M1_unit|Y_address[8]~36\ = CARRY((\M1_unit|Y_address\(8) & !\M1_unit|Y_address[7]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Y_address\(8),
	datad => VCC,
	cin => \M1_unit|Y_address[7]~34\,
	combout => \M1_unit|Y_address[8]~35_combout\,
	cout => \M1_unit|Y_address[8]~36\);

-- Location: LCFF_X44_Y21_N31
\M1_unit|Y_address[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_address[8]~35_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|Y_address[17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_address\(8));

-- Location: LCCOMB_X44_Y20_N0
\M1_unit|Y_address[9]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[9]~37_combout\ = (\M1_unit|Y_address\(9) & ((GND) # (!\M1_unit|Y_address[8]~36\))) # (!\M1_unit|Y_address\(9) & (\M1_unit|Y_address[8]~36\ $ (GND)))
-- \M1_unit|Y_address[9]~38\ = CARRY((\M1_unit|Y_address\(9)) # (!\M1_unit|Y_address[8]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Y_address\(9),
	datad => VCC,
	cin => \M1_unit|Y_address[8]~36\,
	combout => \M1_unit|Y_address[9]~37_combout\,
	cout => \M1_unit|Y_address[9]~38\);

-- Location: LCFF_X44_Y20_N1
\M1_unit|Y_address[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_address[9]~37_combout\,
	sdata => VCC,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|Y_address[17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_address\(9));

-- Location: LCCOMB_X44_Y20_N2
\M1_unit|Y_address[10]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[10]~39_combout\ = (\M1_unit|Y_address\(10) & (\M1_unit|Y_address[9]~38\ & VCC)) # (!\M1_unit|Y_address\(10) & (!\M1_unit|Y_address[9]~38\))
-- \M1_unit|Y_address[10]~40\ = CARRY((!\M1_unit|Y_address\(10) & !\M1_unit|Y_address[9]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Y_address\(10),
	datad => VCC,
	cin => \M1_unit|Y_address[9]~38\,
	combout => \M1_unit|Y_address[10]~39_combout\,
	cout => \M1_unit|Y_address[10]~40\);

-- Location: LCFF_X44_Y20_N3
\M1_unit|Y_address[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_address[10]~39_combout\,
	sdata => VCC,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|Y_address[17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_address\(10));

-- Location: LCCOMB_X44_Y20_N8
\M1_unit|Y_address[13]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[13]~45_combout\ = (\M1_unit|Y_address\(13) & (!\M1_unit|Y_address[12]~44\)) # (!\M1_unit|Y_address\(13) & ((\M1_unit|Y_address[12]~44\) # (GND)))
-- \M1_unit|Y_address[13]~46\ = CARRY((!\M1_unit|Y_address[12]~44\) # (!\M1_unit|Y_address\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Y_address\(13),
	datad => VCC,
	cin => \M1_unit|Y_address[12]~44\,
	combout => \M1_unit|Y_address[13]~45_combout\,
	cout => \M1_unit|Y_address[13]~46\);

-- Location: LCFF_X44_Y20_N9
\M1_unit|Y_address[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_address[13]~45_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|Y_address[17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_address\(13));

-- Location: LCCOMB_X44_Y20_N12
\M1_unit|Y_address[15]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[15]~49_combout\ = (\M1_unit|Y_address\(15) & ((GND) # (!\M1_unit|Y_address[14]~48\))) # (!\M1_unit|Y_address\(15) & (\M1_unit|Y_address[14]~48\ $ (GND)))
-- \M1_unit|Y_address[15]~50\ = CARRY((\M1_unit|Y_address\(15)) # (!\M1_unit|Y_address[14]~48\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Y_address\(15),
	datad => VCC,
	cin => \M1_unit|Y_address[14]~48\,
	combout => \M1_unit|Y_address[15]~49_combout\,
	cout => \M1_unit|Y_address[15]~50\);

-- Location: LCFF_X44_Y20_N13
\M1_unit|Y_address[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_address[15]~49_combout\,
	sdata => VCC,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|Y_address[17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_address\(15));

-- Location: LCCOMB_X44_Y20_N14
\M1_unit|Y_address[16]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[16]~51_combout\ = (\M1_unit|Y_address\(16) & (\M1_unit|Y_address[15]~50\ $ (GND))) # (!\M1_unit|Y_address\(16) & (!\M1_unit|Y_address[15]~50\ & VCC))
-- \M1_unit|Y_address[16]~52\ = CARRY((\M1_unit|Y_address\(16) & !\M1_unit|Y_address[15]~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Y_address\(16),
	datad => VCC,
	cin => \M1_unit|Y_address[15]~50\,
	combout => \M1_unit|Y_address[16]~51_combout\,
	cout => \M1_unit|Y_address[16]~52\);

-- Location: LCFF_X44_Y20_N15
\M1_unit|Y_address[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_address[16]~51_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|Y_address[17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_address\(16));

-- Location: LCCOMB_X44_Y20_N16
\M1_unit|Y_address[17]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_address[17]~53_combout\ = \M1_unit|Y_address\(17) $ (\M1_unit|Y_address[16]~52\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_address\(17),
	cin => \M1_unit|Y_address[16]~52\,
	combout => \M1_unit|Y_address[17]~53_combout\);

-- Location: LCFF_X44_Y20_N17
\M1_unit|Y_address[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_address[17]~53_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|Y_address[17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_address\(17));

-- Location: LCCOMB_X43_Y22_N30
\M1_unit|Equal2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Equal2~5_combout\ = (!\M1_unit|Y_address\(17) & !\M1_unit|Y_address\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M1_unit|Y_address\(17),
	datad => \M1_unit|Y_address\(16),
	combout => \M1_unit|Equal2~5_combout\);

-- Location: LCCOMB_X36_Y24_N10
\M1_unit|SRAM_address[6]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_address[6]~11_combout\ = (!\M1_start~regout\ & !\M1_unit|state.S_M1_IDLE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_start~regout\,
	datac => \M1_unit|state.S_M1_IDLE~regout\,
	combout => \M1_unit|SRAM_address[6]~11_combout\);

-- Location: LCCOMB_X43_Y22_N4
\M1_unit|Selector25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector25~0_combout\ = (!\M1_unit|SRAM_address[6]~11_combout\ & (((!\M1_unit|Equal2~4_combout\) # (!\M1_unit|Equal2~5_combout\)) # (!\M1_unit|state.S_END_LINE_7~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_END_LINE_7~regout\,
	datab => \M1_unit|Equal2~5_combout\,
	datac => \M1_unit|SRAM_address[6]~11_combout\,
	datad => \M1_unit|Equal2~4_combout\,
	combout => \M1_unit|Selector25~0_combout\);

-- Location: LCFF_X43_Y22_N5
\M1_unit|state.S_M1_IDLE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector25~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|state.S_M1_IDLE~regout\);

-- Location: LCCOMB_X43_Y22_N24
\M1_unit|Selector54~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector54~0_combout\ = (\M1_unit|state.S_END_LINE_7~regout\ & (!\M1_unit|Y_address\(16) & (!\M1_unit|Y_address\(17) & \M1_unit|Equal2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_END_LINE_7~regout\,
	datab => \M1_unit|Y_address\(16),
	datac => \M1_unit|Y_address\(17),
	datad => \M1_unit|Equal2~4_combout\,
	combout => \M1_unit|Selector54~0_combout\);

-- Location: LCCOMB_X43_Y22_N8
\M1_unit|M1_done~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|M1_done~2_combout\ = (\M1_unit|state.S_M1_IDLE~regout\ & (((\M1_unit|M1_done~regout\) # (\M1_unit|Selector54~0_combout\)))) # (!\M1_unit|state.S_M1_IDLE~regout\ & (!\M1_start~regout\ & (\M1_unit|M1_done~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_start~regout\,
	datab => \M1_unit|state.S_M1_IDLE~regout\,
	datac => \M1_unit|M1_done~regout\,
	datad => \M1_unit|Selector54~0_combout\,
	combout => \M1_unit|M1_done~2_combout\);

-- Location: LCFF_X43_Y22_N9
\M1_unit|M1_done\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|M1_done~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|M1_done~regout\);

-- Location: LCCOMB_X37_Y22_N30
\Selector1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector1~3_combout\ = (\state.S_TOP_M1~regout\ & \M1_unit|M1_done~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \state.S_TOP_M1~regout\,
	datad => \M1_unit|M1_done~regout\,
	combout => \Selector1~3_combout\);

-- Location: LCCOMB_X37_Y22_N18
\start_counter[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \start_counter[0]~4_combout\ = \state.S_TOP_IDLE~regout\ $ (!start_counter(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state.S_TOP_IDLE~regout\,
	datac => start_counter(0),
	combout => \start_counter[0]~4_combout\);

-- Location: LCFF_X37_Y22_N19
\start_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \start_counter[0]~4_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => start_counter(0));

-- Location: LCCOMB_X37_Y22_N0
\state.S_TOP_IDLE~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \state.S_TOP_IDLE~2_combout\ = (\state.S_TOP_IDLE~regout\) # ((\Selector1~2_combout\) # ((\M1_unit|M1_done~regout\ & \state.S_TOP_M1~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_done~regout\,
	datab => \state.S_TOP_M1~regout\,
	datac => \state.S_TOP_IDLE~regout\,
	datad => \Selector1~2_combout\,
	combout => \state.S_TOP_IDLE~2_combout\);

-- Location: LCFF_X37_Y22_N1
\state.S_TOP_IDLE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \state.S_TOP_IDLE~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \state.S_TOP_IDLE~regout\);

-- Location: LCCOMB_X37_Y22_N26
\start_counter[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \start_counter[1]~0_combout\ = start_counter(1) $ (((start_counter(0) & !\state.S_TOP_IDLE~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => start_counter(0),
	datac => start_counter(1),
	datad => \state.S_TOP_IDLE~regout\,
	combout => \start_counter[1]~0_combout\);

-- Location: LCFF_X37_Y22_N27
\start_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \start_counter[1]~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => start_counter(1));

-- Location: LCCOMB_X37_Y22_N14
\start_counter[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \start_counter[2]~3_combout\ = start_counter(2) $ (((!\state.S_TOP_IDLE~regout\ & (start_counter(1) & start_counter(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state.S_TOP_IDLE~regout\,
	datab => start_counter(1),
	datac => start_counter(2),
	datad => start_counter(0),
	combout => \start_counter[2]~3_combout\);

-- Location: LCFF_X37_Y22_N15
\start_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \start_counter[2]~3_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => start_counter(2));

-- Location: LCCOMB_X37_Y22_N16
\Selector1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector1~1_combout\ = (start_counter(3) & (start_counter(1) & (!start_counter(2) & !\state.S_TOP_IDLE~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => start_counter(3),
	datab => start_counter(1),
	datac => start_counter(2),
	datad => \state.S_TOP_IDLE~regout\,
	combout => \Selector1~1_combout\);

-- Location: LCCOMB_X37_Y22_N12
\Selector1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector1~2_combout\ = (\M2_unit|M2_done~regout\ & ((\state.S_TOP_M2~regout\) # ((!start_counter(0) & \Selector1~1_combout\)))) # (!\M2_unit|M2_done~regout\ & (!start_counter(0) & (\Selector1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|M2_done~regout\,
	datab => start_counter(0),
	datac => \Selector1~1_combout\,
	datad => \state.S_TOP_M2~regout\,
	combout => \Selector1~2_combout\);

-- Location: LCCOMB_X37_Y22_N22
\Selector5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector5~2_combout\ = (!\Selector1~3_combout\ & ((\state.S_TOP_M2~regout\ & ((!\Selector1~2_combout\) # (!\M2_unit|M2_done~regout\))) # (!\state.S_TOP_M2~regout\ & ((\Selector1~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|M2_done~regout\,
	datab => \Selector1~3_combout\,
	datac => \state.S_TOP_M2~regout\,
	datad => \Selector1~2_combout\,
	combout => \Selector5~2_combout\);

-- Location: LCFF_X37_Y22_N23
\state.S_TOP_M2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Selector5~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \state.S_TOP_M2~regout\);

-- Location: LCCOMB_X32_Y17_N6
\M2_start~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_start~0_combout\ = (\M2_start~regout\) # (\state.S_TOP_M2~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_start~regout\,
	datad => \state.S_TOP_M2~regout\,
	combout => \M2_start~0_combout\);

-- Location: LCFF_X32_Y17_N7
M2_start : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_start~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_start~regout\);

-- Location: LCCOMB_X32_Y17_N26
\M2_unit|Selector0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector0~5_combout\ = (!\M2_unit|state.S_M2_IDLE~regout\ & (\M2_start~regout\ & ((!\M2_unit|WS_unit|WS_done~regout\) # (!\M2_unit|state.S_WS~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_M2_IDLE~regout\,
	datab => \M2_unit|state.S_WS~regout\,
	datac => \M2_unit|WS_unit|WS_done~regout\,
	datad => \M2_start~regout\,
	combout => \M2_unit|Selector0~5_combout\);

-- Location: LCFF_X32_Y17_N27
\M2_unit|state.S_M2_START\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|Selector0~5_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|state.S_M2_START~regout\);

-- Location: LCCOMB_X32_Y17_N28
\M2_unit|Selector4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector4~1_combout\ = (\M2_unit|Selector4~0_combout\ & (!\M2_unit|state.S_M2_START~regout\ & ((!\M2_unit|state.S_FS~regout\) # (!\M2_unit|FS_unit|FS_done~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|Selector4~0_combout\,
	datab => \M2_unit|state.S_M2_START~regout\,
	datac => \M2_unit|FS_unit|FS_done~regout\,
	datad => \M2_unit|state.S_FS~regout\,
	combout => \M2_unit|Selector4~1_combout\);

-- Location: LCCOMB_X32_Y17_N0
\M2_unit|Selector4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector4~2_combout\ = (\M2_unit|state.S_CS~regout\ & ((\M2_unit|MM_unit_CS|MM_done~regout\ & (\M2_unit|FS_unit|FS_memory_end~regout\)) # (!\M2_unit|MM_unit_CS|MM_done~regout\ & ((\M2_unit|Selector4~1_combout\))))) # (!\M2_unit|state.S_CS~regout\ 
-- & (((\M2_unit|Selector4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|FS_memory_end~regout\,
	datab => \M2_unit|Selector4~1_combout\,
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|MM_unit_CS|MM_done~regout\,
	combout => \M2_unit|Selector4~2_combout\);

-- Location: LCFF_X32_Y17_N1
\M2_unit|state.S_WS\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|Selector4~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|state.S_WS~regout\);

-- Location: LCCOMB_X37_Y22_N24
\M2_unit|M2_done~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|M2_done~0_combout\ = (\M2_unit|M2_done~regout\) # ((\M2_unit|WS_unit|WS_done~regout\ & \M2_unit|state.S_WS~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|WS_done~regout\,
	datac => \M2_unit|M2_done~regout\,
	datad => \M2_unit|state.S_WS~regout\,
	combout => \M2_unit|M2_done~0_combout\);

-- Location: LCFF_X37_Y22_N25
\M2_unit|M2_done\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|M2_done~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|M2_done~regout\);

-- Location: LCCOMB_X37_Y22_N8
\Selector1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector1~4_combout\ = (\M2_unit|M2_done~regout\ & \state.S_TOP_M2~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|M2_done~regout\,
	datad => \state.S_TOP_M2~regout\,
	combout => \Selector1~4_combout\);

-- Location: LCCOMB_X37_Y22_N28
\Selector4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector4~2_combout\ = (\state.S_TOP_M1~regout\ & (!\M1_unit|M1_done~regout\ & ((\Selector1~4_combout\) # (!\Selector1~2_combout\)))) # (!\state.S_TOP_M1~regout\ & (((\Selector1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|M1_done~regout\,
	datab => \Selector1~4_combout\,
	datac => \state.S_TOP_M1~regout\,
	datad => \Selector1~2_combout\,
	combout => \Selector4~2_combout\);

-- Location: LCFF_X37_Y22_N29
\state.S_TOP_M1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Selector4~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \state.S_TOP_M1~regout\);

-- Location: LCFF_X36_Y22_N5
\SRAM_unit|SRAM_read_data[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_DATA_IO[8]~8\,
	aclr => \SWITCH_I[17]~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_read_data\(8));

-- Location: LCFF_X43_Y24_N21
\M1_unit|state.S_START_LINE_5\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|state.S_START_LINE_4~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|state.S_START_LINE_5~regout\);

-- Location: LCFF_X43_Y24_N13
\M1_unit|state.S_START_LINE_6\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|state.S_START_LINE_5~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|state.S_START_LINE_6~regout\);

-- Location: LCCOMB_X43_Y22_N22
\M1_unit|state.S_START_LINE_7~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|state.S_START_LINE_7~feeder_combout\ = \M1_unit|state.S_START_LINE_6~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|state.S_START_LINE_6~regout\,
	combout => \M1_unit|state.S_START_LINE_7~feeder_combout\);

-- Location: LCFF_X43_Y22_N23
\M1_unit|state.S_START_LINE_7\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|state.S_START_LINE_7~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|state.S_START_LINE_7~regout\);

-- Location: LCCOMB_X36_Y24_N12
\M1_unit|Selector46~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector46~1_combout\ = (\M1_unit|state.S_START_LINE_7~regout\) # ((\M1_unit|state.S_START_LINE_2~regout\) # ((\M1_unit|state.S_END_LINE_3~regout\ & !\M1_unit|read_end_Y~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_END_LINE_3~regout\,
	datab => \M1_unit|state.S_START_LINE_7~regout\,
	datac => \M1_unit|state.S_START_LINE_2~regout\,
	datad => \M1_unit|read_end_Y~regout\,
	combout => \M1_unit|Selector46~1_combout\);

-- Location: LCCOMB_X36_Y24_N0
\M1_unit|Selector46~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector46~3_combout\ = (\M1_unit|state.S_RUN_3~regout\) # ((\M1_unit|Selector46~1_combout\) # ((\M1_unit|Selector46~2_combout\ & \M1_unit|enable_U~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector46~2_combout\,
	datab => \M1_unit|state.S_RUN_3~regout\,
	datac => \M1_unit|enable_U~regout\,
	datad => \M1_unit|Selector46~1_combout\,
	combout => \M1_unit|Selector46~3_combout\);

-- Location: LCFF_X36_Y24_N1
\M1_unit|enable_U\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector46~3_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|enable_U~regout\);

-- Location: LCCOMB_X33_Y23_N14
\M1_unit|FIR_unit|U_SReg~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_SReg~9_combout\ = (\M1_unit|enable_U~regout\ & (\M1_unit|FIR_unit|U_SReg[1][0]~regout\)) # (!\M1_unit|enable_U~regout\ & ((\SRAM_unit|SRAM_read_data\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_SReg[1][0]~regout\,
	datab => \SRAM_unit|SRAM_read_data\(8),
	datad => \M1_unit|enable_U~regout\,
	combout => \M1_unit|FIR_unit|U_SReg~9_combout\);

-- Location: LCCOMB_X33_Y23_N8
\M1_unit|FIR_unit|U_SReg~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_SReg~11_combout\ = (\M1_unit|enable_U~regout\ & (\M1_unit|FIR_unit|U_SReg[0][0]~regout\)) # (!\M1_unit|enable_U~regout\ & ((\SRAM_unit|SRAM_read_data\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_SReg[0][0]~regout\,
	datab => \SRAM_unit|SRAM_read_data\(8),
	datad => \M1_unit|enable_U~regout\,
	combout => \M1_unit|FIR_unit|U_SReg~11_combout\);

-- Location: LCCOMB_X43_Y22_N28
\M1_unit|WideOr49~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr49~0_combout\ = (!\M1_unit|state.S_M1_START~regout\ & \M1_unit|state.S_M1_IDLE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_M1_START~regout\,
	datac => \M1_unit|state.S_M1_IDLE~regout\,
	combout => \M1_unit|WideOr49~0_combout\);

-- Location: LCCOMB_X43_Y22_N6
\M1_unit|Selector53~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector53~0_combout\ = (\M1_unit|state.S_END_LINE_7~regout\) # ((\M1_unit|clear_SReg~regout\ & ((\M1_unit|WideOr49~0_combout\) # (\M1_unit|SRAM_address[6]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_END_LINE_7~regout\,
	datab => \M1_unit|WideOr49~0_combout\,
	datac => \M1_unit|clear_SReg~regout\,
	datad => \M1_unit|SRAM_address[6]~11_combout\,
	combout => \M1_unit|Selector53~0_combout\);

-- Location: LCFF_X43_Y22_N7
\M1_unit|clear_SReg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector53~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|clear_SReg~regout\);

-- Location: LCCOMB_X32_Y24_N6
\M1_unit|FIR_unit|U_in_buffer~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_in_buffer~0_combout\ = (!\M1_unit|clear_SReg~regout\ & \SRAM_unit|SRAM_read_data\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M1_unit|clear_SReg~regout\,
	datad => \SRAM_unit|SRAM_read_data\(8),
	combout => \M1_unit|FIR_unit|U_in_buffer~0_combout\);

-- Location: LCCOMB_X43_Y24_N28
\M1_unit|Selector49~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector49~1_combout\ = (\M1_unit|state.S_M1_IDLE~regout\ & (!\M1_unit|state.S_RUN_3~regout\ & (!\M1_unit|state.S_RUN_1~regout\ & !\M1_unit|state.S_START_LINE_6~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_M1_IDLE~regout\,
	datab => \M1_unit|state.S_RUN_3~regout\,
	datac => \M1_unit|state.S_RUN_1~regout\,
	datad => \M1_unit|state.S_START_LINE_6~regout\,
	combout => \M1_unit|Selector49~1_combout\);

-- Location: LCCOMB_X44_Y24_N12
\M1_unit|Selector51~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector51~0_combout\ = (!\M1_unit|state.S_M1_IDLE~regout\ & ((\M1_start~regout\) # (!\M1_unit|cycle~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|state.S_M1_IDLE~regout\,
	datac => \M1_start~regout\,
	datad => \M1_unit|cycle~regout\,
	combout => \M1_unit|Selector51~0_combout\);

-- Location: LCCOMB_X44_Y24_N2
\M1_unit|Selector51~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector51~1_combout\ = (!\M1_unit|Selector51~0_combout\ & ((\M1_unit|state.S_RUN_5~regout\ & ((!\M1_unit|cycle~regout\))) # (!\M1_unit|state.S_RUN_5~regout\ & ((\M1_unit|state.S_START_LINE_9~regout\) # (\M1_unit|cycle~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_START_LINE_9~regout\,
	datab => \M1_unit|state.S_RUN_5~regout\,
	datac => \M1_unit|cycle~regout\,
	datad => \M1_unit|Selector51~0_combout\,
	combout => \M1_unit|Selector51~1_combout\);

-- Location: LCFF_X44_Y24_N3
\M1_unit|cycle\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector51~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|cycle~regout\);

-- Location: LCCOMB_X43_Y24_N26
\M1_unit|Selector49~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector49~0_combout\ = (\M1_unit|state.S_START_LINE_5~regout\) # ((\M1_unit|state.S_RUN_0~regout\ & !\M1_unit|cycle~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_START_LINE_5~regout\,
	datac => \M1_unit|state.S_RUN_0~regout\,
	datad => \M1_unit|cycle~regout\,
	combout => \M1_unit|Selector49~0_combout\);

-- Location: LCCOMB_X43_Y24_N18
\M1_unit|Selector49~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector49~3_combout\ = (\M1_unit|Selector49~0_combout\) # ((\M1_unit|load_U_buffer~regout\ & ((\M1_unit|Selector49~2_combout\) # (\M1_unit|Selector49~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector49~2_combout\,
	datab => \M1_unit|Selector49~1_combout\,
	datac => \M1_unit|load_U_buffer~regout\,
	datad => \M1_unit|Selector49~0_combout\,
	combout => \M1_unit|Selector49~3_combout\);

-- Location: LCFF_X43_Y24_N19
\M1_unit|load_U_buffer\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector49~3_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|load_U_buffer~regout\);

-- Location: LCCOMB_X31_Y24_N14
\M1_unit|FIR_unit|U_in_buffer[1][7]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_in_buffer[1][7]~2_combout\ = (\M1_unit|clear_SReg~regout\) # (\M1_unit|load_U_buffer~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|clear_SReg~regout\,
	datad => \M1_unit|load_U_buffer~regout\,
	combout => \M1_unit|FIR_unit|U_in_buffer[1][7]~2_combout\);

-- Location: LCFF_X32_Y24_N7
\M1_unit|FIR_unit|U_in_buffer[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_in_buffer~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|FIR_unit|U_in_buffer[1][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_in_buffer[1][0]~regout\);

-- Location: LCCOMB_X33_Y24_N26
\M1_unit|FIR_unit|U_SReg~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_SReg~27_combout\ = (\M1_unit|cycle~regout\ & (\M1_unit|FIR_unit|U_in_buffer[0][0]~regout\)) # (!\M1_unit|cycle~regout\ & ((\M1_unit|FIR_unit|U_in_buffer[1][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_in_buffer[0][0]~regout\,
	datab => \M1_unit|FIR_unit|U_in_buffer[1][0]~regout\,
	datad => \M1_unit|cycle~regout\,
	combout => \M1_unit|FIR_unit|U_SReg~27_combout\);

-- Location: LCFF_X36_Y22_N21
\SRAM_unit|SRAM_read_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_DATA_IO[0]~0\,
	aclr => \SWITCH_I[17]~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_read_data\(0));

-- Location: LCCOMB_X43_Y21_N14
\M1_unit|Selector23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector23~0_combout\ = (\M1_unit|state.S_END_LINE_5~regout\ & (\M1_unit|read_end_Y~regout\ & \M1_unit|Equal1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_END_LINE_5~regout\,
	datac => \M1_unit|read_end_Y~regout\,
	datad => \M1_unit|Equal1~2_combout\,
	combout => \M1_unit|Selector23~0_combout\);

-- Location: LCFF_X43_Y21_N15
\M1_unit|state.S_END_LINE_6\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector23~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|state.S_END_LINE_6~regout\);

-- Location: LCFF_X43_Y21_N9
\M1_unit|state.S_END_LINE_7\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|state.S_END_LINE_6~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|state.S_END_LINE_7~regout\);

-- Location: LCCOMB_X43_Y22_N2
\M1_unit|Selector43~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector43~0_combout\ = (\M1_unit|state.S_END_LINE_7~regout\) # ((!\M1_unit|state.S_M1_IDLE~regout\ & ((\M1_start~regout\) # (!\M1_unit|line_start~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|line_start~regout\,
	datab => \M1_unit|state.S_M1_IDLE~regout\,
	datac => \M1_start~regout\,
	datad => \M1_unit|state.S_END_LINE_7~regout\,
	combout => \M1_unit|Selector43~0_combout\);

-- Location: LCCOMB_X43_Y22_N20
\M1_unit|Selector43~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector43~1_combout\ = (!\M1_unit|Selector43~0_combout\ & ((\M1_unit|state.S_START_LINE_5~regout\) # ((\M1_unit|line_start~regout\) # (\M1_unit|state.S_START_LINE_6~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_START_LINE_5~regout\,
	datab => \M1_unit|Selector43~0_combout\,
	datac => \M1_unit|line_start~regout\,
	datad => \M1_unit|state.S_START_LINE_6~regout\,
	combout => \M1_unit|Selector43~1_combout\);

-- Location: LCFF_X43_Y22_N21
\M1_unit|line_start\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector43~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|line_start~regout\);

-- Location: LCCOMB_X42_Y24_N20
\M1_unit|Selector44~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector44~0_combout\ = (\M1_unit|state.S_END_LINE_1~regout\) # ((!\M1_unit|Selector45~0_combout\ & \M1_unit|line_end~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector45~0_combout\,
	datac => \M1_unit|line_end~regout\,
	datad => \M1_unit|state.S_END_LINE_1~regout\,
	combout => \M1_unit|Selector44~0_combout\);

-- Location: LCFF_X42_Y24_N21
\M1_unit|line_end\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector44~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|line_end~regout\);

-- Location: LCCOMB_X43_Y24_N0
\M1_unit|Selector166~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector166~0_combout\ = (\M1_unit|state.S_START_LINE_0~regout\) # ((\M1_unit|read_U_0~regout\ & !\M1_unit|state.S_START_LINE_1~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|state.S_START_LINE_0~regout\,
	datac => \M1_unit|read_U_0~regout\,
	datad => \M1_unit|state.S_START_LINE_1~regout\,
	combout => \M1_unit|Selector166~0_combout\);

-- Location: LCFF_X43_Y24_N1
\M1_unit|read_U_0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector166~0_combout\,
	ena => \ALT_INV_resetn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|read_U_0~regout\);

-- Location: LCCOMB_X31_Y25_N0
\M1_unit|FIR_unit|U_SReg[0][5]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_SReg[0][5]~28_combout\ = (\M1_unit|enable_U~regout\ & (\M1_unit|line_start~regout\ & (\M1_unit|line_end~regout\))) # (!\M1_unit|enable_U~regout\ & ((\M1_unit|line_start~regout\) # ((!\M1_unit|read_U_0~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|enable_U~regout\,
	datab => \M1_unit|line_start~regout\,
	datac => \M1_unit|line_end~regout\,
	datad => \M1_unit|read_U_0~regout\,
	combout => \M1_unit|FIR_unit|U_SReg[0][5]~28_combout\);

-- Location: LCCOMB_X31_Y25_N10
\M1_unit|FIR_unit|U_SReg[0][5]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_SReg[0][5]~29_combout\ = (\M1_unit|clear_SReg~regout\) # (!\M1_unit|FIR_unit|U_SReg[0][5]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|U_SReg[0][5]~28_combout\,
	datac => \M1_unit|clear_SReg~regout\,
	combout => \M1_unit|FIR_unit|U_SReg[0][5]~29_combout\);

-- Location: LCFF_X33_Y24_N27
\M1_unit|FIR_unit|U_SReg[0][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_SReg~27_combout\,
	sdata => \SRAM_unit|SRAM_read_data\(0),
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => \M1_unit|ALT_INV_line_start~regout\,
	ena => \M1_unit|FIR_unit|U_SReg[0][5]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_SReg[0][0]~regout\);

-- Location: LCCOMB_X32_Y25_N16
\M1_unit|FIR_unit|U_SReg~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_SReg~26_combout\ = (\M1_unit|line_start~regout\ & ((\M1_unit|FIR_unit|U_SReg[0][0]~regout\))) # (!\M1_unit|line_start~regout\ & (\SRAM_unit|SRAM_read_data\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SRAM_unit|SRAM_read_data\(8),
	datac => \M1_unit|FIR_unit|U_SReg[0][0]~regout\,
	datad => \M1_unit|line_start~regout\,
	combout => \M1_unit|FIR_unit|U_SReg~26_combout\);

-- Location: LCCOMB_X33_Y23_N24
\M1_unit|FIR_unit|U_SReg[2][6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_SReg[2][6]~10_combout\ = (\M1_unit|clear_SReg~regout\) # ((\M1_unit|enable_U~regout\) # ((!\M1_unit|line_start~regout\ & \M1_unit|read_U_0~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|line_start~regout\,
	datab => \M1_unit|read_U_0~regout\,
	datac => \M1_unit|clear_SReg~regout\,
	datad => \M1_unit|enable_U~regout\,
	combout => \M1_unit|FIR_unit|U_SReg[2][6]~10_combout\);

-- Location: LCFF_X32_Y25_N17
\M1_unit|FIR_unit|U_SReg[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_SReg~26_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	ena => \M1_unit|FIR_unit|U_SReg[2][6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_SReg[1][0]~regout\);

-- Location: LCFF_X33_Y23_N9
\M1_unit|FIR_unit|U_SReg[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_SReg~11_combout\,
	sdata => \M1_unit|FIR_unit|U_SReg[1][0]~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => \M1_unit|line_start~regout\,
	ena => \M1_unit|FIR_unit|U_SReg[2][6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_SReg[2][0]~regout\);

-- Location: LCFF_X33_Y23_N15
\M1_unit|FIR_unit|U_SReg[3][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_SReg~9_combout\,
	sdata => \M1_unit|FIR_unit|U_SReg[2][0]~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => \M1_unit|line_start~regout\,
	ena => \M1_unit|FIR_unit|U_SReg[2][6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_SReg[3][0]~regout\);

-- Location: LCCOMB_X32_Y22_N24
\M1_unit|FIR_unit|U_SReg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_SReg~0_combout\ = (\M1_unit|line_start~regout\ & ((\M1_unit|FIR_unit|U_SReg[3][0]~regout\))) # (!\M1_unit|line_start~regout\ & (\M1_unit|FIR_unit|U_SReg[2][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_SReg[2][0]~regout\,
	datac => \M1_unit|FIR_unit|U_SReg[3][0]~regout\,
	datad => \M1_unit|line_start~regout\,
	combout => \M1_unit|FIR_unit|U_SReg~0_combout\);

-- Location: LCCOMB_X31_Y23_N16
\M1_unit|FIR_unit|U_SReg[5][3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_SReg[5][3]~1_combout\ = (\M1_unit|enable_U~regout\) # (\M1_unit|clear_SReg~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M1_unit|enable_U~regout\,
	datad => \M1_unit|clear_SReg~regout\,
	combout => \M1_unit|FIR_unit|U_SReg[5][3]~1_combout\);

-- Location: LCFF_X32_Y22_N25
\M1_unit|FIR_unit|U_SReg[4][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_SReg~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	ena => \M1_unit|FIR_unit|U_SReg[5][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_SReg[4][0]~regout\);

-- Location: LCCOMB_X31_Y25_N28
\M1_unit|FIR_unit|Selector43~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Selector43~0_combout\ = (\M1_unit|FIR_unit|sel_mul_in.10~regout\ & ((\M1_unit|line_start~regout\))) # (!\M1_unit|FIR_unit|sel_mul_in.10~regout\ & (\M1_unit|FIR_unit|sel_mul_in.11~regout\ & !\M1_unit|line_start~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|sel_mul_in.10~regout\,
	datac => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	datad => \M1_unit|line_start~regout\,
	combout => \M1_unit|FIR_unit|Selector43~0_combout\);

-- Location: LCFF_X31_Y25_N29
\M1_unit|FIR_unit|sel_mul_in.11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|Selector43~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|sel_mul_in.11~regout\);

-- Location: LCCOMB_X43_Y22_N12
\M1_unit|FIR_unit|Selector41~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Selector41~0_combout\ = (\M1_unit|line_start~regout\ & ((!\M1_unit|FIR_unit|sel_mul_in.11~regout\))) # (!\M1_unit|line_start~regout\ & ((\M1_unit|FIR_unit|sel_mul_in.01~regout\) # (\M1_unit|FIR_unit|sel_mul_in.11~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|line_start~regout\,
	datac => \M1_unit|FIR_unit|sel_mul_in.01~regout\,
	datad => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	combout => \M1_unit|FIR_unit|Selector41~0_combout\);

-- Location: LCFF_X43_Y22_N13
\M1_unit|FIR_unit|sel_mul_in.01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|Selector41~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|sel_mul_in.01~regout\);

-- Location: LCCOMB_X33_Y25_N12
\M1_unit|FIR_unit|Selector42~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Selector42~0_combout\ = (\M1_unit|line_start~regout\ & ((!\M1_unit|FIR_unit|sel_mul_in.01~regout\))) # (!\M1_unit|line_start~regout\ & (\M1_unit|FIR_unit|sel_mul_in.10~regout\ & \M1_unit|FIR_unit|sel_mul_in.01~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|line_start~regout\,
	datac => \M1_unit|FIR_unit|sel_mul_in.10~regout\,
	datad => \M1_unit|FIR_unit|sel_mul_in.01~regout\,
	combout => \M1_unit|FIR_unit|Selector42~0_combout\);

-- Location: LCFF_X33_Y25_N13
\M1_unit|FIR_unit|sel_mul_in.10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|Selector42~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|sel_mul_in.10~regout\);

-- Location: LCCOMB_X32_Y24_N12
\M1_unit|FIR_unit|U_in_buffer~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_in_buffer~1_combout\ = (!\M1_unit|clear_SReg~regout\ & \SRAM_unit|SRAM_read_data\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|clear_SReg~regout\,
	datac => \SRAM_unit|SRAM_read_data\(0),
	combout => \M1_unit|FIR_unit|U_in_buffer~1_combout\);

-- Location: LCCOMB_X32_Y24_N2
\M1_unit|FIR_unit|V_in_buffer[0][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_in_buffer[0][0]~feeder_combout\ = \M1_unit|FIR_unit|U_in_buffer~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|FIR_unit|U_in_buffer~1_combout\,
	combout => \M1_unit|FIR_unit|V_in_buffer[0][0]~feeder_combout\);

-- Location: LCFF_X36_Y24_N7
\M1_unit|state.S_START_LINE_8\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|state.S_START_LINE_7~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|state.S_START_LINE_8~regout\);

-- Location: LCFF_X44_Y24_N9
\M1_unit|state.S_START_LINE_9\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|state.S_START_LINE_8~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|state.S_START_LINE_9~regout\);

-- Location: LCCOMB_X44_Y24_N8
\M1_unit|Selector50~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector50~0_combout\ = (!\M1_unit|state.S_RUN_5~regout\ & (\M1_unit|state.S_M1_IDLE~regout\ & (!\M1_unit|state.S_START_LINE_9~regout\ & !\M1_unit|state.S_RUN_0~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_RUN_5~regout\,
	datab => \M1_unit|state.S_M1_IDLE~regout\,
	datac => \M1_unit|state.S_START_LINE_9~regout\,
	datad => \M1_unit|state.S_RUN_0~regout\,
	combout => \M1_unit|Selector50~0_combout\);

-- Location: LCCOMB_X44_Y24_N4
\M1_unit|Selector50~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector50~1_combout\ = (\M1_unit|load_V_buffer~regout\ & ((\M1_unit|state.S_RUN_4~regout\) # ((\M1_unit|SRAM_address[6]~11_combout\) # (\M1_unit|Selector50~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_RUN_4~regout\,
	datab => \M1_unit|SRAM_address[6]~11_combout\,
	datac => \M1_unit|Selector50~0_combout\,
	datad => \M1_unit|load_V_buffer~regout\,
	combout => \M1_unit|Selector50~1_combout\);

-- Location: LCCOMB_X44_Y24_N0
\M1_unit|Selector50~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector50~2_combout\ = (\M1_unit|Selector50~1_combout\) # ((\M1_unit|state.S_START_LINE_8~regout\) # ((\M1_unit|state.S_RUN_4~regout\ & !\M1_unit|cycle~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_RUN_4~regout\,
	datab => \M1_unit|Selector50~1_combout\,
	datac => \M1_unit|state.S_START_LINE_8~regout\,
	datad => \M1_unit|cycle~regout\,
	combout => \M1_unit|Selector50~2_combout\);

-- Location: LCFF_X44_Y24_N1
\M1_unit|load_V_buffer\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector50~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|load_V_buffer~regout\);

-- Location: LCCOMB_X44_Y24_N10
\M1_unit|FIR_unit|V_in_buffer[0][2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_in_buffer[0][2]~0_combout\ = (\M1_unit|clear_SReg~regout\) # (\M1_unit|load_V_buffer~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|clear_SReg~regout\,
	datad => \M1_unit|load_V_buffer~regout\,
	combout => \M1_unit|FIR_unit|V_in_buffer[0][2]~0_combout\);

-- Location: LCFF_X32_Y24_N3
\M1_unit|FIR_unit|V_in_buffer[0][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|V_in_buffer[0][0]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|FIR_unit|V_in_buffer[0][2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_in_buffer[0][0]~regout\);

-- Location: LCCOMB_X33_Y24_N8
\M1_unit|FIR_unit|V_SReg~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg~26_combout\ = (\M1_unit|cycle~regout\ & (\M1_unit|FIR_unit|V_in_buffer[1][0]~regout\)) # (!\M1_unit|cycle~regout\ & ((\M1_unit|FIR_unit|V_in_buffer[0][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|V_in_buffer[1][0]~regout\,
	datab => \M1_unit|cycle~regout\,
	datad => \M1_unit|FIR_unit|V_in_buffer[0][0]~regout\,
	combout => \M1_unit|FIR_unit|V_SReg~26_combout\);

-- Location: LCCOMB_X43_Y24_N20
\M1_unit|Selector47~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector47~2_combout\ = (!\M1_unit|state.S_RUN_1~regout\ & (!\M1_unit|state.S_END_LINE_1~regout\ & (!\M1_unit|state.S_START_LINE_5~regout\ & \M1_unit|state.S_M1_IDLE~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_RUN_1~regout\,
	datab => \M1_unit|state.S_END_LINE_1~regout\,
	datac => \M1_unit|state.S_START_LINE_5~regout\,
	datad => \M1_unit|state.S_M1_IDLE~regout\,
	combout => \M1_unit|Selector47~2_combout\);

-- Location: LCCOMB_X42_Y24_N2
\M1_unit|Selector47~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector47~3_combout\ = (\M1_unit|enable_V~regout\ & ((\M1_unit|state.S_END_LINE_0~regout\) # ((\M1_unit|SRAM_address[6]~11_combout\) # (\M1_unit|Selector47~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_END_LINE_0~regout\,
	datab => \M1_unit|enable_V~regout\,
	datac => \M1_unit|SRAM_address[6]~11_combout\,
	datad => \M1_unit|Selector47~2_combout\,
	combout => \M1_unit|Selector47~3_combout\);

-- Location: LCCOMB_X42_Y24_N22
\M1_unit|Selector47~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector47~1_combout\ = (!\M1_unit|state.S_RUN_0~regout\ & !\M1_unit|state.S_START_LINE_4~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|state.S_RUN_0~regout\,
	datad => \M1_unit|state.S_START_LINE_4~regout\,
	combout => \M1_unit|Selector47~1_combout\);

-- Location: LCCOMB_X42_Y24_N0
\M1_unit|Selector47~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector47~4_combout\ = (\M1_unit|Selector47~3_combout\) # (((\M1_unit|state.S_END_LINE_0~regout\ & !\M1_unit|read_end_Y~regout\)) # (!\M1_unit|Selector47~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_END_LINE_0~regout\,
	datab => \M1_unit|Selector47~3_combout\,
	datac => \M1_unit|read_end_Y~regout\,
	datad => \M1_unit|Selector47~1_combout\,
	combout => \M1_unit|Selector47~4_combout\);

-- Location: LCFF_X42_Y24_N1
\M1_unit|enable_V\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector47~4_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|enable_V~regout\);

-- Location: LCCOMB_X34_Y25_N24
\M1_unit|FIR_unit|V_SReg[0][7]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg[0][7]~27_combout\ = (\M1_unit|line_start~regout\ & ((\M1_unit|line_end~regout\) # (!\M1_unit|enable_V~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|line_end~regout\,
	datac => \M1_unit|line_start~regout\,
	datad => \M1_unit|enable_V~regout\,
	combout => \M1_unit|FIR_unit|V_SReg[0][7]~27_combout\);

-- Location: LCCOMB_X33_Y23_N0
\M1_unit|Selector167~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector167~0_combout\ = (\M1_unit|state.S_START_LINE_1~regout\) # ((\M1_unit|read_V_0~regout\ & !\M1_unit|state.S_START_LINE_2~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|state.S_START_LINE_1~regout\,
	datac => \M1_unit|read_V_0~regout\,
	datad => \M1_unit|state.S_START_LINE_2~regout\,
	combout => \M1_unit|Selector167~0_combout\);

-- Location: LCFF_X33_Y23_N1
\M1_unit|read_V_0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector167~0_combout\,
	ena => \ALT_INV_resetn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|read_V_0~regout\);

-- Location: LCCOMB_X34_Y25_N0
\M1_unit|FIR_unit|V_SReg[0][7]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg[0][7]~1_combout\ = (!\M1_unit|read_V_0~regout\ & ((\M1_unit|enable_U~regout\) # (!\M1_unit|enable_V~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|enable_U~regout\,
	datac => \M1_unit|read_V_0~regout\,
	datad => \M1_unit|enable_V~regout\,
	combout => \M1_unit|FIR_unit|V_SReg[0][7]~1_combout\);

-- Location: LCCOMB_X34_Y25_N28
\M1_unit|FIR_unit|V_SReg[0][7]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg[0][7]~28_combout\ = (\M1_unit|clear_SReg~regout\) # ((!\M1_unit|FIR_unit|V_SReg[0][7]~27_combout\ & ((\M1_unit|line_start~regout\) # (!\M1_unit|FIR_unit|V_SReg[0][7]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|clear_SReg~regout\,
	datab => \M1_unit|FIR_unit|V_SReg[0][7]~27_combout\,
	datac => \M1_unit|line_start~regout\,
	datad => \M1_unit|FIR_unit|V_SReg[0][7]~1_combout\,
	combout => \M1_unit|FIR_unit|V_SReg[0][7]~28_combout\);

-- Location: LCFF_X33_Y24_N9
\M1_unit|FIR_unit|V_SReg[0][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|V_SReg~26_combout\,
	sdata => \SRAM_unit|SRAM_read_data\(0),
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => \M1_unit|ALT_INV_line_start~regout\,
	ena => \M1_unit|FIR_unit|V_SReg[0][7]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_SReg[0][0]~regout\);

-- Location: LCCOMB_X32_Y25_N8
\M1_unit|FIR_unit|V_SReg~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg~10_combout\ = (\M1_unit|line_start~regout\ & ((\M1_unit|FIR_unit|V_SReg[0][0]~regout\))) # (!\M1_unit|line_start~regout\ & (\SRAM_unit|SRAM_read_data\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SRAM_unit|SRAM_read_data\(8),
	datac => \M1_unit|FIR_unit|V_SReg[0][0]~regout\,
	datad => \M1_unit|line_start~regout\,
	combout => \M1_unit|FIR_unit|V_SReg~10_combout\);

-- Location: LCCOMB_X34_Y25_N8
\M1_unit|FIR_unit|V_SReg[2][6]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg[2][6]~2_combout\ = (\M1_unit|clear_SReg~regout\) # ((\M1_unit|line_start~regout\ & (\M1_unit|enable_V~regout\)) # (!\M1_unit|line_start~regout\ & ((!\M1_unit|FIR_unit|V_SReg[0][7]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|clear_SReg~regout\,
	datab => \M1_unit|enable_V~regout\,
	datac => \M1_unit|line_start~regout\,
	datad => \M1_unit|FIR_unit|V_SReg[0][7]~1_combout\,
	combout => \M1_unit|FIR_unit|V_SReg[2][6]~2_combout\);

-- Location: LCFF_X32_Y25_N9
\M1_unit|FIR_unit|V_SReg[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|V_SReg~10_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	ena => \M1_unit|FIR_unit|V_SReg[2][6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_SReg[1][0]~regout\);

-- Location: LCCOMB_X33_Y25_N24
\M1_unit|FIR_unit|U_V~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_V~0_combout\ = \M1_unit|FIR_unit|U_V~regout\ $ (((\M1_unit|FIR_unit|sel_mul_in.11~regout\ & \M1_unit|line_start~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	datac => \M1_unit|FIR_unit|U_V~regout\,
	datad => \M1_unit|line_start~regout\,
	combout => \M1_unit|FIR_unit|U_V~0_combout\);

-- Location: LCFF_X33_Y25_N25
\M1_unit|FIR_unit|U_V\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_V~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_V~regout\);

-- Location: LCCOMB_X34_Y23_N30
\M1_unit|FIR_unit|Add0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~1_combout\ = (\M1_unit|FIR_unit|U_V~regout\ & (((\M1_unit|FIR_unit|sel_mul_in.10~regout\)))) # (!\M1_unit|FIR_unit|U_V~regout\ & ((\M1_unit|FIR_unit|sel_mul_in.10~regout\ & ((\M1_unit|FIR_unit|U_SReg[1][0]~regout\))) # 
-- (!\M1_unit|FIR_unit|sel_mul_in.10~regout\ & (\M1_unit|FIR_unit|U_SReg[0][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_V~regout\,
	datab => \M1_unit|FIR_unit|U_SReg[0][0]~regout\,
	datac => \M1_unit|FIR_unit|U_SReg[1][0]~regout\,
	datad => \M1_unit|FIR_unit|sel_mul_in.10~regout\,
	combout => \M1_unit|FIR_unit|Add0~1_combout\);

-- Location: LCCOMB_X34_Y23_N0
\M1_unit|FIR_unit|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~2_combout\ = (\M1_unit|FIR_unit|U_V~regout\ & ((\M1_unit|FIR_unit|Add0~1_combout\ & ((\M1_unit|FIR_unit|V_SReg[1][0]~regout\))) # (!\M1_unit|FIR_unit|Add0~1_combout\ & (\M1_unit|FIR_unit|V_SReg[0][0]~regout\)))) # 
-- (!\M1_unit|FIR_unit|U_V~regout\ & (((\M1_unit|FIR_unit|Add0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|V_SReg[0][0]~regout\,
	datab => \M1_unit|FIR_unit|V_SReg[1][0]~regout\,
	datac => \M1_unit|FIR_unit|U_V~regout\,
	datad => \M1_unit|FIR_unit|Add0~1_combout\,
	combout => \M1_unit|FIR_unit|Add0~2_combout\);

-- Location: LCCOMB_X34_Y25_N26
\M1_unit|FIR_unit|V_SReg~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg~11_combout\ = (\M1_unit|enable_U~regout\ & (\SRAM_unit|SRAM_read_data\(8))) # (!\M1_unit|enable_U~regout\ & ((\M1_unit|enable_V~regout\ & ((\M1_unit|FIR_unit|V_SReg[0][0]~regout\))) # (!\M1_unit|enable_V~regout\ & 
-- (\SRAM_unit|SRAM_read_data\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(8),
	datab => \M1_unit|FIR_unit|V_SReg[0][0]~regout\,
	datac => \M1_unit|enable_U~regout\,
	datad => \M1_unit|enable_V~regout\,
	combout => \M1_unit|FIR_unit|V_SReg~11_combout\);

-- Location: LCCOMB_X34_Y25_N10
\M1_unit|FIR_unit|V_SReg[2][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg[2][0]~feeder_combout\ = \M1_unit|FIR_unit|V_SReg~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|FIR_unit|V_SReg~11_combout\,
	combout => \M1_unit|FIR_unit|V_SReg[2][0]~feeder_combout\);

-- Location: LCFF_X34_Y25_N11
\M1_unit|FIR_unit|V_SReg[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|V_SReg[2][0]~feeder_combout\,
	sdata => \M1_unit|FIR_unit|V_SReg[1][0]~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => \M1_unit|line_start~regout\,
	ena => \M1_unit|FIR_unit|V_SReg[2][6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_SReg[2][0]~regout\);

-- Location: LCCOMB_X34_Y23_N28
\M1_unit|FIR_unit|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~0_combout\ = (\M1_unit|FIR_unit|sel_mul_in.11~regout\ & ((\M1_unit|FIR_unit|U_V~regout\ & ((\M1_unit|FIR_unit|V_SReg[2][0]~regout\))) # (!\M1_unit|FIR_unit|U_V~regout\ & (\M1_unit|FIR_unit|U_SReg[2][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_SReg[2][0]~regout\,
	datab => \M1_unit|FIR_unit|V_SReg[2][0]~regout\,
	datac => \M1_unit|FIR_unit|U_V~regout\,
	datad => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	combout => \M1_unit|FIR_unit|Add0~0_combout\);

-- Location: LCCOMB_X34_Y23_N26
\M1_unit|FIR_unit|Add0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~3_combout\ = (\M1_unit|FIR_unit|Add0~0_combout\) # ((!\M1_unit|FIR_unit|sel_mul_in.11~regout\ & \M1_unit|FIR_unit|Add0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	datab => \M1_unit|FIR_unit|Add0~2_combout\,
	datad => \M1_unit|FIR_unit|Add0~0_combout\,
	combout => \M1_unit|FIR_unit|Add0~3_combout\);

-- Location: LCCOMB_X34_Y23_N2
\M1_unit|FIR_unit|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~8_combout\ = (\M1_unit|FIR_unit|Add0~7_combout\ & (\M1_unit|FIR_unit|Add0~3_combout\ $ (VCC))) # (!\M1_unit|FIR_unit|Add0~7_combout\ & (\M1_unit|FIR_unit|Add0~3_combout\ & VCC))
-- \M1_unit|FIR_unit|Add0~9\ = CARRY((\M1_unit|FIR_unit|Add0~7_combout\ & \M1_unit|FIR_unit|Add0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Add0~7_combout\,
	datab => \M1_unit|FIR_unit|Add0~3_combout\,
	datad => VCC,
	combout => \M1_unit|FIR_unit|Add0~8_combout\,
	cout => \M1_unit|FIR_unit|Add0~9\);

-- Location: LCFF_X36_Y22_N31
\SRAM_unit|SRAM_read_data[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_DATA_IO[9]~9\,
	aclr => \SWITCH_I[17]~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_read_data\(9));

-- Location: LCCOMB_X30_Y24_N24
\M1_unit|FIR_unit|U_in_buffer~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_in_buffer~3_combout\ = (!\M1_unit|clear_SReg~regout\ & \SRAM_unit|SRAM_read_data\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|clear_SReg~regout\,
	datac => \SRAM_unit|SRAM_read_data\(9),
	combout => \M1_unit|FIR_unit|U_in_buffer~3_combout\);

-- Location: LCFF_X30_Y24_N25
\M1_unit|FIR_unit|U_in_buffer[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_in_buffer~3_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|FIR_unit|U_in_buffer[1][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_in_buffer[1][1]~regout\);

-- Location: LCCOMB_X31_Y24_N24
\M1_unit|FIR_unit|U_SReg~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_SReg~31_combout\ = (\M1_unit|cycle~regout\ & (\M1_unit|FIR_unit|U_in_buffer[0][1]~regout\)) # (!\M1_unit|cycle~regout\ & ((\M1_unit|FIR_unit|U_in_buffer[1][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_in_buffer[0][1]~regout\,
	datab => \M1_unit|cycle~regout\,
	datad => \M1_unit|FIR_unit|U_in_buffer[1][1]~regout\,
	combout => \M1_unit|FIR_unit|U_SReg~31_combout\);

-- Location: LCFF_X36_Y22_N15
\SRAM_unit|SRAM_read_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_DATA_IO[1]~1\,
	aclr => \SWITCH_I[17]~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_read_data\(1));

-- Location: LCFF_X31_Y24_N25
\M1_unit|FIR_unit|U_SReg[0][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_SReg~31_combout\,
	sdata => \SRAM_unit|SRAM_read_data\(1),
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => \M1_unit|ALT_INV_line_start~regout\,
	ena => \M1_unit|FIR_unit|U_SReg[0][5]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_SReg[0][1]~regout\);

-- Location: LCCOMB_X33_Y25_N18
\M1_unit|FIR_unit|U_SReg~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_SReg~13_combout\ = (\M1_unit|enable_U~regout\ & ((\M1_unit|FIR_unit|U_SReg[0][1]~regout\))) # (!\M1_unit|enable_U~regout\ & (\SRAM_unit|SRAM_read_data\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(9),
	datab => \M1_unit|FIR_unit|U_SReg[0][1]~regout\,
	datad => \M1_unit|enable_U~regout\,
	combout => \M1_unit|FIR_unit|U_SReg~13_combout\);

-- Location: LCCOMB_X32_Y25_N26
\M1_unit|FIR_unit|U_SReg~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_SReg~30_combout\ = (\M1_unit|line_start~regout\ & (\M1_unit|FIR_unit|U_SReg[0][1]~regout\)) # (!\M1_unit|line_start~regout\ & ((\SRAM_unit|SRAM_read_data\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_SReg[0][1]~regout\,
	datab => \M1_unit|line_start~regout\,
	datad => \SRAM_unit|SRAM_read_data\(9),
	combout => \M1_unit|FIR_unit|U_SReg~30_combout\);

-- Location: LCFF_X32_Y25_N27
\M1_unit|FIR_unit|U_SReg[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_SReg~30_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	ena => \M1_unit|FIR_unit|U_SReg[2][6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_SReg[1][1]~regout\);

-- Location: LCFF_X33_Y25_N19
\M1_unit|FIR_unit|U_SReg[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_SReg~13_combout\,
	sdata => \M1_unit|FIR_unit|U_SReg[1][1]~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => \M1_unit|line_start~regout\,
	ena => \M1_unit|FIR_unit|U_SReg[2][6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_SReg[2][1]~regout\);

-- Location: LCCOMB_X33_Y25_N16
\M1_unit|FIR_unit|U_SReg~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_SReg~12_combout\ = (\M1_unit|enable_U~regout\ & ((\M1_unit|FIR_unit|U_SReg[1][1]~regout\))) # (!\M1_unit|enable_U~regout\ & (\SRAM_unit|SRAM_read_data\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(9),
	datab => \M1_unit|FIR_unit|U_SReg[1][1]~regout\,
	datad => \M1_unit|enable_U~regout\,
	combout => \M1_unit|FIR_unit|U_SReg~12_combout\);

-- Location: LCFF_X33_Y25_N17
\M1_unit|FIR_unit|U_SReg[3][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_SReg~12_combout\,
	sdata => \M1_unit|FIR_unit|U_SReg[2][1]~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => \M1_unit|line_start~regout\,
	ena => \M1_unit|FIR_unit|U_SReg[2][6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_SReg[3][1]~regout\);

-- Location: LCCOMB_X32_Y22_N18
\M1_unit|FIR_unit|U_SReg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_SReg~2_combout\ = (\M1_unit|line_start~regout\ & ((\M1_unit|FIR_unit|U_SReg[3][1]~regout\))) # (!\M1_unit|line_start~regout\ & (\M1_unit|FIR_unit|U_SReg[2][1]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|U_SReg[2][1]~regout\,
	datac => \M1_unit|FIR_unit|U_SReg[3][1]~regout\,
	datad => \M1_unit|line_start~regout\,
	combout => \M1_unit|FIR_unit|U_SReg~2_combout\);

-- Location: LCFF_X32_Y22_N19
\M1_unit|FIR_unit|U_SReg[4][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_SReg~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	ena => \M1_unit|FIR_unit|U_SReg[5][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_SReg[4][1]~regout\);

-- Location: LCCOMB_X33_Y22_N14
\M1_unit|FIR_unit|U_SReg~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_SReg~45_combout\ = (\M1_unit|line_start~regout\ & (\M1_unit|FIR_unit|U_SReg[4][1]~regout\)) # (!\M1_unit|line_start~regout\ & ((\M1_unit|FIR_unit|U_SReg[3][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|U_SReg[4][1]~regout\,
	datac => \M1_unit|line_start~regout\,
	datad => \M1_unit|FIR_unit|U_SReg[3][1]~regout\,
	combout => \M1_unit|FIR_unit|U_SReg~45_combout\);

-- Location: LCFF_X33_Y22_N29
\M1_unit|FIR_unit|U_SReg[5][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|FIR_unit|U_SReg~45_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => VCC,
	ena => \M1_unit|FIR_unit|U_SReg[5][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_SReg[5][1]~regout\);

-- Location: LCCOMB_X33_Y22_N28
\M1_unit|FIR_unit|Add0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~15_combout\ = (\M1_unit|FIR_unit|sel_mul_in.10~regout\ & ((\M1_unit|FIR_unit|U_SReg[4][1]~regout\) # ((\M1_unit|FIR_unit|U_V~regout\)))) # (!\M1_unit|FIR_unit|sel_mul_in.10~regout\ & (((\M1_unit|FIR_unit|U_SReg[5][1]~regout\ & 
-- !\M1_unit|FIR_unit|U_V~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_SReg[4][1]~regout\,
	datab => \M1_unit|FIR_unit|sel_mul_in.10~regout\,
	datac => \M1_unit|FIR_unit|U_SReg[5][1]~regout\,
	datad => \M1_unit|FIR_unit|U_V~regout\,
	combout => \M1_unit|FIR_unit|Add0~15_combout\);

-- Location: LCCOMB_X34_Y25_N22
\M1_unit|FIR_unit|V_SReg~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg~3_combout\ = (\M1_unit|enable_U~regout\ & (((\SRAM_unit|SRAM_read_data\(9))))) # (!\M1_unit|enable_U~regout\ & ((\M1_unit|enable_V~regout\ & (\M1_unit|FIR_unit|V_SReg[1][1]~regout\)) # (!\M1_unit|enable_V~regout\ & 
-- ((\SRAM_unit|SRAM_read_data\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|V_SReg[1][1]~regout\,
	datab => \SRAM_unit|SRAM_read_data\(9),
	datac => \M1_unit|enable_U~regout\,
	datad => \M1_unit|enable_V~regout\,
	combout => \M1_unit|FIR_unit|V_SReg~3_combout\);

-- Location: LCCOMB_X34_Y25_N20
\M1_unit|FIR_unit|V_SReg[3][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg[3][1]~feeder_combout\ = \M1_unit|FIR_unit|V_SReg~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|FIR_unit|V_SReg~3_combout\,
	combout => \M1_unit|FIR_unit|V_SReg[3][1]~feeder_combout\);

-- Location: LCCOMB_X34_Y25_N2
\M1_unit|FIR_unit|V_SReg~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg~13_combout\ = (\M1_unit|enable_U~regout\ & (((\SRAM_unit|SRAM_read_data\(9))))) # (!\M1_unit|enable_U~regout\ & ((\M1_unit|enable_V~regout\ & (\M1_unit|FIR_unit|V_SReg[0][1]~regout\)) # (!\M1_unit|enable_V~regout\ & 
-- ((\SRAM_unit|SRAM_read_data\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|V_SReg[0][1]~regout\,
	datab => \SRAM_unit|SRAM_read_data\(9),
	datac => \M1_unit|enable_U~regout\,
	datad => \M1_unit|enable_V~regout\,
	combout => \M1_unit|FIR_unit|V_SReg~13_combout\);

-- Location: LCCOMB_X34_Y25_N30
\M1_unit|FIR_unit|V_SReg[2][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg[2][1]~feeder_combout\ = \M1_unit|FIR_unit|V_SReg~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|FIR_unit|V_SReg~13_combout\,
	combout => \M1_unit|FIR_unit|V_SReg[2][1]~feeder_combout\);

-- Location: LCCOMB_X32_Y25_N2
\M1_unit|FIR_unit|V_SReg~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg~12_combout\ = (\M1_unit|line_start~regout\ & (\M1_unit|FIR_unit|V_SReg[0][1]~regout\)) # (!\M1_unit|line_start~regout\ & ((\SRAM_unit|SRAM_read_data\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|V_SReg[0][1]~regout\,
	datab => \M1_unit|line_start~regout\,
	datad => \SRAM_unit|SRAM_read_data\(9),
	combout => \M1_unit|FIR_unit|V_SReg~12_combout\);

-- Location: LCFF_X32_Y25_N3
\M1_unit|FIR_unit|V_SReg[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|V_SReg~12_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	ena => \M1_unit|FIR_unit|V_SReg[2][6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_SReg[1][1]~regout\);

-- Location: LCFF_X34_Y25_N31
\M1_unit|FIR_unit|V_SReg[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|V_SReg[2][1]~feeder_combout\,
	sdata => \M1_unit|FIR_unit|V_SReg[1][1]~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => \M1_unit|line_start~regout\,
	ena => \M1_unit|FIR_unit|V_SReg[2][6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_SReg[2][1]~regout\);

-- Location: LCFF_X34_Y25_N21
\M1_unit|FIR_unit|V_SReg[3][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|V_SReg[3][1]~feeder_combout\,
	sdata => \M1_unit|FIR_unit|V_SReg[2][1]~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => \M1_unit|line_start~regout\,
	ena => \M1_unit|FIR_unit|V_SReg[2][6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_SReg[3][1]~regout\);

-- Location: LCCOMB_X33_Y22_N4
\M1_unit|FIR_unit|V_SReg~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg~39_combout\ = (\M1_unit|line_start~regout\ & (\M1_unit|FIR_unit|V_SReg[4][1]~regout\)) # (!\M1_unit|line_start~regout\ & ((\M1_unit|FIR_unit|V_SReg[3][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|V_SReg[4][1]~regout\,
	datab => \M1_unit|FIR_unit|V_SReg[3][1]~regout\,
	datac => \M1_unit|line_start~regout\,
	combout => \M1_unit|FIR_unit|V_SReg~39_combout\);

-- Location: LCCOMB_X31_Y23_N10
\M1_unit|FIR_unit|V_SReg[5][2]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg[5][2]~37_combout\ = (\M1_unit|clear_SReg~regout\) # ((\M1_unit|enable_V~regout\ & ((\M1_unit|line_start~regout\) # (!\M1_unit|enable_U~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|enable_V~regout\,
	datab => \M1_unit|clear_SReg~regout\,
	datac => \M1_unit|enable_U~regout\,
	datad => \M1_unit|line_start~regout\,
	combout => \M1_unit|FIR_unit|V_SReg[5][2]~37_combout\);

-- Location: LCFF_X33_Y22_N19
\M1_unit|FIR_unit|V_SReg[5][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|FIR_unit|V_SReg~39_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => VCC,
	ena => \M1_unit|FIR_unit|V_SReg[5][2]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_SReg[5][1]~regout\);

-- Location: LCCOMB_X33_Y22_N18
\M1_unit|FIR_unit|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~16_combout\ = (\M1_unit|FIR_unit|Add0~15_combout\ & ((\M1_unit|FIR_unit|V_SReg[4][1]~regout\) # ((!\M1_unit|FIR_unit|U_V~regout\)))) # (!\M1_unit|FIR_unit|Add0~15_combout\ & (((\M1_unit|FIR_unit|V_SReg[5][1]~regout\ & 
-- \M1_unit|FIR_unit|U_V~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|V_SReg[4][1]~regout\,
	datab => \M1_unit|FIR_unit|Add0~15_combout\,
	datac => \M1_unit|FIR_unit|V_SReg[5][1]~regout\,
	datad => \M1_unit|FIR_unit|U_V~regout\,
	combout => \M1_unit|FIR_unit|Add0~16_combout\);

-- Location: LCCOMB_X33_Y22_N22
\M1_unit|FIR_unit|Add0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~17_combout\ = (\M1_unit|FIR_unit|Add0~14_combout\) # ((!\M1_unit|FIR_unit|sel_mul_in.11~regout\ & \M1_unit|FIR_unit|Add0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Add0~14_combout\,
	datac => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	datad => \M1_unit|FIR_unit|Add0~16_combout\,
	combout => \M1_unit|FIR_unit|Add0~17_combout\);

-- Location: LCCOMB_X34_Y23_N4
\M1_unit|FIR_unit|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~18_combout\ = (\M1_unit|FIR_unit|Add0~13_combout\ & ((\M1_unit|FIR_unit|Add0~17_combout\ & (\M1_unit|FIR_unit|Add0~9\ & VCC)) # (!\M1_unit|FIR_unit|Add0~17_combout\ & (!\M1_unit|FIR_unit|Add0~9\)))) # 
-- (!\M1_unit|FIR_unit|Add0~13_combout\ & ((\M1_unit|FIR_unit|Add0~17_combout\ & (!\M1_unit|FIR_unit|Add0~9\)) # (!\M1_unit|FIR_unit|Add0~17_combout\ & ((\M1_unit|FIR_unit|Add0~9\) # (GND)))))
-- \M1_unit|FIR_unit|Add0~19\ = CARRY((\M1_unit|FIR_unit|Add0~13_combout\ & (!\M1_unit|FIR_unit|Add0~17_combout\ & !\M1_unit|FIR_unit|Add0~9\)) # (!\M1_unit|FIR_unit|Add0~13_combout\ & ((!\M1_unit|FIR_unit|Add0~9\) # (!\M1_unit|FIR_unit|Add0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Add0~13_combout\,
	datab => \M1_unit|FIR_unit|Add0~17_combout\,
	datad => VCC,
	cin => \M1_unit|FIR_unit|Add0~9\,
	combout => \M1_unit|FIR_unit|Add0~18_combout\,
	cout => \M1_unit|FIR_unit|Add0~19\);

-- Location: LCCOMB_X32_Y24_N24
\M1_unit|FIR_unit|U_in_buffer~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_in_buffer~5_combout\ = (\SRAM_unit|SRAM_read_data\(10) & !\M1_unit|clear_SReg~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(10),
	datac => \M1_unit|clear_SReg~regout\,
	combout => \M1_unit|FIR_unit|U_in_buffer~5_combout\);

-- Location: LCFF_X32_Y24_N25
\M1_unit|FIR_unit|U_in_buffer[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_in_buffer~5_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|FIR_unit|U_in_buffer[1][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_in_buffer[1][2]~regout\);

-- Location: LCCOMB_X33_Y24_N6
\M1_unit|FIR_unit|U_SReg~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_SReg~33_combout\ = (\M1_unit|cycle~regout\ & (\M1_unit|FIR_unit|U_in_buffer[0][2]~regout\)) # (!\M1_unit|cycle~regout\ & ((\M1_unit|FIR_unit|U_in_buffer[1][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_in_buffer[0][2]~regout\,
	datab => \M1_unit|FIR_unit|U_in_buffer[1][2]~regout\,
	datad => \M1_unit|cycle~regout\,
	combout => \M1_unit|FIR_unit|U_SReg~33_combout\);

-- Location: LCFF_X36_Y22_N17
\SRAM_unit|SRAM_read_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_DATA_IO[2]~2\,
	aclr => \SWITCH_I[17]~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_read_data\(2));

-- Location: LCFF_X33_Y24_N7
\M1_unit|FIR_unit|U_SReg[0][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_SReg~33_combout\,
	sdata => \SRAM_unit|SRAM_read_data\(2),
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => \M1_unit|ALT_INV_line_start~regout\,
	ena => \M1_unit|FIR_unit|U_SReg[0][5]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_SReg[0][2]~regout\);

-- Location: LCFF_X36_Y22_N1
\SRAM_unit|SRAM_read_data[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_DATA_IO[10]~10\,
	aclr => \SWITCH_I[17]~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_read_data\(10));

-- Location: LCCOMB_X33_Y25_N22
\M1_unit|FIR_unit|U_SReg~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_SReg~15_combout\ = (\M1_unit|enable_U~regout\ & (\M1_unit|FIR_unit|U_SReg[0][2]~regout\)) # (!\M1_unit|enable_U~regout\ & ((\SRAM_unit|SRAM_read_data\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|enable_U~regout\,
	datab => \M1_unit|FIR_unit|U_SReg[0][2]~regout\,
	datad => \SRAM_unit|SRAM_read_data\(10),
	combout => \M1_unit|FIR_unit|U_SReg~15_combout\);

-- Location: LCCOMB_X32_Y25_N4
\M1_unit|FIR_unit|U_SReg~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_SReg~32_combout\ = (\M1_unit|line_start~regout\ & ((\M1_unit|FIR_unit|U_SReg[0][2]~regout\))) # (!\M1_unit|line_start~regout\ & (\SRAM_unit|SRAM_read_data\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(10),
	datac => \M1_unit|FIR_unit|U_SReg[0][2]~regout\,
	datad => \M1_unit|line_start~regout\,
	combout => \M1_unit|FIR_unit|U_SReg~32_combout\);

-- Location: LCFF_X32_Y25_N5
\M1_unit|FIR_unit|U_SReg[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_SReg~32_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	ena => \M1_unit|FIR_unit|U_SReg[2][6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_SReg[1][2]~regout\);

-- Location: LCFF_X33_Y25_N23
\M1_unit|FIR_unit|U_SReg[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_SReg~15_combout\,
	sdata => \M1_unit|FIR_unit|U_SReg[1][2]~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => \M1_unit|line_start~regout\,
	ena => \M1_unit|FIR_unit|U_SReg[2][6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_SReg[2][2]~regout\);

-- Location: LCCOMB_X34_Y25_N12
\M1_unit|FIR_unit|V_SReg~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg~15_combout\ = (\M1_unit|enable_U~regout\ & (((\SRAM_unit|SRAM_read_data\(10))))) # (!\M1_unit|enable_U~regout\ & ((\M1_unit|enable_V~regout\ & (\M1_unit|FIR_unit|V_SReg[0][2]~regout\)) # (!\M1_unit|enable_V~regout\ & 
-- ((\SRAM_unit|SRAM_read_data\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|V_SReg[0][2]~regout\,
	datab => \SRAM_unit|SRAM_read_data\(10),
	datac => \M1_unit|enable_U~regout\,
	datad => \M1_unit|enable_V~regout\,
	combout => \M1_unit|FIR_unit|V_SReg~15_combout\);

-- Location: LCCOMB_X34_Y25_N4
\M1_unit|FIR_unit|V_SReg[2][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg[2][2]~feeder_combout\ = \M1_unit|FIR_unit|V_SReg~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|FIR_unit|V_SReg~15_combout\,
	combout => \M1_unit|FIR_unit|V_SReg[2][2]~feeder_combout\);

-- Location: LCFF_X32_Y24_N11
\M1_unit|FIR_unit|V_in_buffer[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|FIR_unit|U_in_buffer~5_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|FIR_unit|V_in_buffer[0][2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_in_buffer[1][2]~regout\);

-- Location: LCCOMB_X33_Y24_N20
\M1_unit|FIR_unit|V_SReg~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg~30_combout\ = (\M1_unit|cycle~regout\ & ((\M1_unit|FIR_unit|V_in_buffer[1][2]~regout\))) # (!\M1_unit|cycle~regout\ & (\M1_unit|FIR_unit|V_in_buffer[0][2]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|V_in_buffer[0][2]~regout\,
	datab => \M1_unit|cycle~regout\,
	datad => \M1_unit|FIR_unit|V_in_buffer[1][2]~regout\,
	combout => \M1_unit|FIR_unit|V_SReg~30_combout\);

-- Location: LCFF_X33_Y24_N21
\M1_unit|FIR_unit|V_SReg[0][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|V_SReg~30_combout\,
	sdata => \SRAM_unit|SRAM_read_data\(2),
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => \M1_unit|ALT_INV_line_start~regout\,
	ena => \M1_unit|FIR_unit|V_SReg[0][7]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_SReg[0][2]~regout\);

-- Location: LCCOMB_X32_Y25_N20
\M1_unit|FIR_unit|V_SReg~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg~14_combout\ = (\M1_unit|line_start~regout\ & ((\M1_unit|FIR_unit|V_SReg[0][2]~regout\))) # (!\M1_unit|line_start~regout\ & (\SRAM_unit|SRAM_read_data\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(10),
	datac => \M1_unit|FIR_unit|V_SReg[0][2]~regout\,
	datad => \M1_unit|line_start~regout\,
	combout => \M1_unit|FIR_unit|V_SReg~14_combout\);

-- Location: LCFF_X32_Y25_N21
\M1_unit|FIR_unit|V_SReg[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|V_SReg~14_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	ena => \M1_unit|FIR_unit|V_SReg[2][6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_SReg[1][2]~regout\);

-- Location: LCFF_X34_Y25_N5
\M1_unit|FIR_unit|V_SReg[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|V_SReg[2][2]~feeder_combout\,
	sdata => \M1_unit|FIR_unit|V_SReg[1][2]~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => \M1_unit|line_start~regout\,
	ena => \M1_unit|FIR_unit|V_SReg[2][6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_SReg[2][2]~regout\);

-- Location: LCCOMB_X33_Y25_N14
\M1_unit|FIR_unit|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~20_combout\ = (\M1_unit|FIR_unit|sel_mul_in.11~regout\ & ((\M1_unit|FIR_unit|U_V~regout\ & ((\M1_unit|FIR_unit|V_SReg[2][2]~regout\))) # (!\M1_unit|FIR_unit|U_V~regout\ & (\M1_unit|FIR_unit|U_SReg[2][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_V~regout\,
	datab => \M1_unit|FIR_unit|U_SReg[2][2]~regout\,
	datac => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	datad => \M1_unit|FIR_unit|V_SReg[2][2]~regout\,
	combout => \M1_unit|FIR_unit|Add0~20_combout\);

-- Location: LCCOMB_X33_Y25_N8
\M1_unit|FIR_unit|Add0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~21_combout\ = (\M1_unit|FIR_unit|U_V~regout\ & (((\M1_unit|FIR_unit|sel_mul_in.10~regout\)))) # (!\M1_unit|FIR_unit|U_V~regout\ & ((\M1_unit|FIR_unit|sel_mul_in.10~regout\ & ((\M1_unit|FIR_unit|U_SReg[1][2]~regout\))) # 
-- (!\M1_unit|FIR_unit|sel_mul_in.10~regout\ & (\M1_unit|FIR_unit|U_SReg[0][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_V~regout\,
	datab => \M1_unit|FIR_unit|U_SReg[0][2]~regout\,
	datac => \M1_unit|FIR_unit|U_SReg[1][2]~regout\,
	datad => \M1_unit|FIR_unit|sel_mul_in.10~regout\,
	combout => \M1_unit|FIR_unit|Add0~21_combout\);

-- Location: LCCOMB_X33_Y25_N26
\M1_unit|FIR_unit|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~22_combout\ = (\M1_unit|FIR_unit|U_V~regout\ & ((\M1_unit|FIR_unit|Add0~21_combout\ & (\M1_unit|FIR_unit|V_SReg[1][2]~regout\)) # (!\M1_unit|FIR_unit|Add0~21_combout\ & ((\M1_unit|FIR_unit|V_SReg[0][2]~regout\))))) # 
-- (!\M1_unit|FIR_unit|U_V~regout\ & (((\M1_unit|FIR_unit|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_V~regout\,
	datab => \M1_unit|FIR_unit|V_SReg[1][2]~regout\,
	datac => \M1_unit|FIR_unit|Add0~21_combout\,
	datad => \M1_unit|FIR_unit|V_SReg[0][2]~regout\,
	combout => \M1_unit|FIR_unit|Add0~22_combout\);

-- Location: LCCOMB_X33_Y25_N28
\M1_unit|FIR_unit|Add0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~23_combout\ = (\M1_unit|FIR_unit|Add0~20_combout\) # ((!\M1_unit|FIR_unit|sel_mul_in.11~regout\ & \M1_unit|FIR_unit|Add0~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|Add0~20_combout\,
	datac => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	datad => \M1_unit|FIR_unit|Add0~22_combout\,
	combout => \M1_unit|FIR_unit|Add0~23_combout\);

-- Location: LCCOMB_X34_Y23_N6
\M1_unit|FIR_unit|Add0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~28_combout\ = ((\M1_unit|FIR_unit|Add0~27_combout\ $ (\M1_unit|FIR_unit|Add0~23_combout\ $ (!\M1_unit|FIR_unit|Add0~19\)))) # (GND)
-- \M1_unit|FIR_unit|Add0~29\ = CARRY((\M1_unit|FIR_unit|Add0~27_combout\ & ((\M1_unit|FIR_unit|Add0~23_combout\) # (!\M1_unit|FIR_unit|Add0~19\))) # (!\M1_unit|FIR_unit|Add0~27_combout\ & (\M1_unit|FIR_unit|Add0~23_combout\ & !\M1_unit|FIR_unit|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Add0~27_combout\,
	datab => \M1_unit|FIR_unit|Add0~23_combout\,
	datad => VCC,
	cin => \M1_unit|FIR_unit|Add0~19\,
	combout => \M1_unit|FIR_unit|Add0~28_combout\,
	cout => \M1_unit|FIR_unit|Add0~29\);

-- Location: LCFF_X36_Y22_N19
\SRAM_unit|SRAM_read_data[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_DATA_IO[11]~11\,
	aclr => \SWITCH_I[17]~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_read_data\(11));

-- Location: LCFF_X36_Y22_N3
\SRAM_unit|SRAM_read_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_DATA_IO[3]~3\,
	aclr => \SWITCH_I[17]~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_read_data\(3));

-- Location: LCCOMB_X31_Y24_N6
\M1_unit|FIR_unit|U_in_buffer~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_in_buffer~8_combout\ = (\SRAM_unit|SRAM_read_data\(3) & !\M1_unit|clear_SReg~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SRAM_unit|SRAM_read_data\(3),
	datad => \M1_unit|clear_SReg~regout\,
	combout => \M1_unit|FIR_unit|U_in_buffer~8_combout\);

-- Location: LCFF_X32_Y24_N19
\M1_unit|FIR_unit|V_in_buffer[0][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|FIR_unit|U_in_buffer~8_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|FIR_unit|V_in_buffer[0][2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_in_buffer[0][3]~regout\);

-- Location: LCCOMB_X33_Y24_N16
\M1_unit|FIR_unit|V_SReg~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg~31_combout\ = (\M1_unit|cycle~regout\ & (\M1_unit|FIR_unit|V_in_buffer[1][3]~regout\)) # (!\M1_unit|cycle~regout\ & ((\M1_unit|FIR_unit|V_in_buffer[0][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|V_in_buffer[1][3]~regout\,
	datab => \M1_unit|FIR_unit|V_in_buffer[0][3]~regout\,
	datad => \M1_unit|cycle~regout\,
	combout => \M1_unit|FIR_unit|V_SReg~31_combout\);

-- Location: LCFF_X33_Y24_N17
\M1_unit|FIR_unit|V_SReg[0][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|V_SReg~31_combout\,
	sdata => \SRAM_unit|SRAM_read_data\(3),
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => \M1_unit|ALT_INV_line_start~regout\,
	ena => \M1_unit|FIR_unit|V_SReg[0][7]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_SReg[0][3]~regout\);

-- Location: LCCOMB_X31_Y22_N10
\M1_unit|FIR_unit|V_SReg~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg~17_combout\ = (\M1_unit|enable_V~regout\ & ((\M1_unit|enable_U~regout\ & (\SRAM_unit|SRAM_read_data\(11))) # (!\M1_unit|enable_U~regout\ & ((\M1_unit|FIR_unit|V_SReg[0][3]~regout\))))) # (!\M1_unit|enable_V~regout\ & 
-- (\SRAM_unit|SRAM_read_data\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|enable_V~regout\,
	datab => \SRAM_unit|SRAM_read_data\(11),
	datac => \M1_unit|FIR_unit|V_SReg[0][3]~regout\,
	datad => \M1_unit|enable_U~regout\,
	combout => \M1_unit|FIR_unit|V_SReg~17_combout\);

-- Location: LCCOMB_X31_Y22_N0
\M1_unit|FIR_unit|V_SReg[2][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg[2][3]~feeder_combout\ = \M1_unit|FIR_unit|V_SReg~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|FIR_unit|V_SReg~17_combout\,
	combout => \M1_unit|FIR_unit|V_SReg[2][3]~feeder_combout\);

-- Location: LCCOMB_X32_Y25_N14
\M1_unit|FIR_unit|V_SReg~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg~16_combout\ = (\M1_unit|line_start~regout\ & ((\M1_unit|FIR_unit|V_SReg[0][3]~regout\))) # (!\M1_unit|line_start~regout\ & (\SRAM_unit|SRAM_read_data\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SRAM_unit|SRAM_read_data\(11),
	datac => \M1_unit|FIR_unit|V_SReg[0][3]~regout\,
	datad => \M1_unit|line_start~regout\,
	combout => \M1_unit|FIR_unit|V_SReg~16_combout\);

-- Location: LCFF_X32_Y25_N15
\M1_unit|FIR_unit|V_SReg[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|V_SReg~16_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	ena => \M1_unit|FIR_unit|V_SReg[2][6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_SReg[1][3]~regout\);

-- Location: LCFF_X31_Y22_N1
\M1_unit|FIR_unit|V_SReg[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|V_SReg[2][3]~feeder_combout\,
	sdata => \M1_unit|FIR_unit|V_SReg[1][3]~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => \M1_unit|line_start~regout\,
	ena => \M1_unit|FIR_unit|V_SReg[2][6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_SReg[2][3]~regout\);

-- Location: LCCOMB_X33_Y23_N2
\M1_unit|FIR_unit|Add0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~30_combout\ = (\M1_unit|FIR_unit|sel_mul_in.11~regout\ & ((\M1_unit|FIR_unit|U_V~regout\ & ((\M1_unit|FIR_unit|V_SReg[2][3]~regout\))) # (!\M1_unit|FIR_unit|U_V~regout\ & (\M1_unit|FIR_unit|U_SReg[2][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_SReg[2][3]~regout\,
	datab => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	datac => \M1_unit|FIR_unit|V_SReg[2][3]~regout\,
	datad => \M1_unit|FIR_unit|U_V~regout\,
	combout => \M1_unit|FIR_unit|Add0~30_combout\);

-- Location: LCCOMB_X33_Y23_N18
\M1_unit|FIR_unit|Add0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~32_combout\ = (\M1_unit|FIR_unit|Add0~31_combout\ & ((\M1_unit|FIR_unit|V_SReg[1][3]~regout\) # ((!\M1_unit|FIR_unit|U_V~regout\)))) # (!\M1_unit|FIR_unit|Add0~31_combout\ & (((\M1_unit|FIR_unit|V_SReg[0][3]~regout\ & 
-- \M1_unit|FIR_unit|U_V~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Add0~31_combout\,
	datab => \M1_unit|FIR_unit|V_SReg[1][3]~regout\,
	datac => \M1_unit|FIR_unit|V_SReg[0][3]~regout\,
	datad => \M1_unit|FIR_unit|U_V~regout\,
	combout => \M1_unit|FIR_unit|Add0~32_combout\);

-- Location: LCCOMB_X33_Y23_N6
\M1_unit|FIR_unit|Add0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~33_combout\ = (\M1_unit|FIR_unit|Add0~30_combout\) # ((!\M1_unit|FIR_unit|sel_mul_in.11~regout\ & \M1_unit|FIR_unit|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|Add0~30_combout\,
	datac => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	datad => \M1_unit|FIR_unit|Add0~32_combout\,
	combout => \M1_unit|FIR_unit|Add0~33_combout\);

-- Location: LCCOMB_X34_Y23_N8
\M1_unit|FIR_unit|Add0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~38_combout\ = (\M1_unit|FIR_unit|Add0~37_combout\ & ((\M1_unit|FIR_unit|Add0~33_combout\ & (\M1_unit|FIR_unit|Add0~29\ & VCC)) # (!\M1_unit|FIR_unit|Add0~33_combout\ & (!\M1_unit|FIR_unit|Add0~29\)))) # 
-- (!\M1_unit|FIR_unit|Add0~37_combout\ & ((\M1_unit|FIR_unit|Add0~33_combout\ & (!\M1_unit|FIR_unit|Add0~29\)) # (!\M1_unit|FIR_unit|Add0~33_combout\ & ((\M1_unit|FIR_unit|Add0~29\) # (GND)))))
-- \M1_unit|FIR_unit|Add0~39\ = CARRY((\M1_unit|FIR_unit|Add0~37_combout\ & (!\M1_unit|FIR_unit|Add0~33_combout\ & !\M1_unit|FIR_unit|Add0~29\)) # (!\M1_unit|FIR_unit|Add0~37_combout\ & ((!\M1_unit|FIR_unit|Add0~29\) # 
-- (!\M1_unit|FIR_unit|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Add0~37_combout\,
	datab => \M1_unit|FIR_unit|Add0~33_combout\,
	datad => VCC,
	cin => \M1_unit|FIR_unit|Add0~29\,
	combout => \M1_unit|FIR_unit|Add0~38_combout\,
	cout => \M1_unit|FIR_unit|Add0~39\);

-- Location: LCFF_X36_Y22_N29
\SRAM_unit|SRAM_read_data[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_DATA_IO[12]~12\,
	aclr => \SWITCH_I[17]~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_read_data\(12));

-- Location: LCCOMB_X32_Y25_N0
\M1_unit|FIR_unit|V_SReg~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg~18_combout\ = (\M1_unit|line_start~regout\ & (\M1_unit|FIR_unit|V_SReg[0][4]~regout\)) # (!\M1_unit|line_start~regout\ & ((\SRAM_unit|SRAM_read_data\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|V_SReg[0][4]~regout\,
	datac => \SRAM_unit|SRAM_read_data\(12),
	datad => \M1_unit|line_start~regout\,
	combout => \M1_unit|FIR_unit|V_SReg~18_combout\);

-- Location: LCFF_X32_Y25_N1
\M1_unit|FIR_unit|V_SReg[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|V_SReg~18_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	ena => \M1_unit|FIR_unit|V_SReg[2][6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_SReg[1][4]~regout\);

-- Location: LCCOMB_X31_Y22_N30
\M1_unit|FIR_unit|V_SReg~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg~6_combout\ = (\M1_unit|enable_U~regout\ & (((\SRAM_unit|SRAM_read_data\(12))))) # (!\M1_unit|enable_U~regout\ & ((\M1_unit|enable_V~regout\ & (\M1_unit|FIR_unit|V_SReg[1][4]~regout\)) # (!\M1_unit|enable_V~regout\ & 
-- ((\SRAM_unit|SRAM_read_data\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|enable_U~regout\,
	datab => \M1_unit|FIR_unit|V_SReg[1][4]~regout\,
	datac => \SRAM_unit|SRAM_read_data\(12),
	datad => \M1_unit|enable_V~regout\,
	combout => \M1_unit|FIR_unit|V_SReg~6_combout\);

-- Location: LCCOMB_X31_Y22_N14
\M1_unit|FIR_unit|V_SReg[3][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg[3][4]~feeder_combout\ = \M1_unit|FIR_unit|V_SReg~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|FIR_unit|V_SReg~6_combout\,
	combout => \M1_unit|FIR_unit|V_SReg[3][4]~feeder_combout\);

-- Location: LCCOMB_X31_Y24_N10
\M1_unit|FIR_unit|U_in_buffer~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_in_buffer~9_combout\ = (\SRAM_unit|SRAM_read_data\(12) & !\M1_unit|clear_SReg~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(12),
	datad => \M1_unit|clear_SReg~regout\,
	combout => \M1_unit|FIR_unit|U_in_buffer~9_combout\);

-- Location: LCCOMB_X32_Y24_N28
\M1_unit|FIR_unit|V_in_buffer[1][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_in_buffer[1][4]~feeder_combout\ = \M1_unit|FIR_unit|U_in_buffer~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|FIR_unit|U_in_buffer~9_combout\,
	combout => \M1_unit|FIR_unit|V_in_buffer[1][4]~feeder_combout\);

-- Location: LCFF_X32_Y24_N29
\M1_unit|FIR_unit|V_in_buffer[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|V_in_buffer[1][4]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|FIR_unit|V_in_buffer[0][2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_in_buffer[1][4]~regout\);

-- Location: LCCOMB_X33_Y24_N10
\M1_unit|FIR_unit|V_SReg~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg~32_combout\ = (\M1_unit|cycle~regout\ & ((\M1_unit|FIR_unit|V_in_buffer[1][4]~regout\))) # (!\M1_unit|cycle~regout\ & (\M1_unit|FIR_unit|V_in_buffer[0][4]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|V_in_buffer[0][4]~regout\,
	datab => \M1_unit|FIR_unit|V_in_buffer[1][4]~regout\,
	datad => \M1_unit|cycle~regout\,
	combout => \M1_unit|FIR_unit|V_SReg~32_combout\);

-- Location: LCFF_X44_Y16_N25
\SRAM_unit|SRAM_read_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_DATA_IO[4]~4\,
	aclr => \SWITCH_I[17]~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_read_data\(4));

-- Location: LCFF_X33_Y24_N11
\M1_unit|FIR_unit|V_SReg[0][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|V_SReg~32_combout\,
	sdata => \SRAM_unit|SRAM_read_data\(4),
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => \M1_unit|ALT_INV_line_start~regout\,
	ena => \M1_unit|FIR_unit|V_SReg[0][7]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_SReg[0][4]~regout\);

-- Location: LCCOMB_X31_Y22_N4
\M1_unit|FIR_unit|V_SReg~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg~19_combout\ = (\M1_unit|enable_U~regout\ & (((\SRAM_unit|SRAM_read_data\(12))))) # (!\M1_unit|enable_U~regout\ & ((\M1_unit|enable_V~regout\ & (\M1_unit|FIR_unit|V_SReg[0][4]~regout\)) # (!\M1_unit|enable_V~regout\ & 
-- ((\SRAM_unit|SRAM_read_data\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|enable_U~regout\,
	datab => \M1_unit|FIR_unit|V_SReg[0][4]~regout\,
	datac => \SRAM_unit|SRAM_read_data\(12),
	datad => \M1_unit|enable_V~regout\,
	combout => \M1_unit|FIR_unit|V_SReg~19_combout\);

-- Location: LCCOMB_X31_Y22_N20
\M1_unit|FIR_unit|V_SReg[2][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg[2][4]~feeder_combout\ = \M1_unit|FIR_unit|V_SReg~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|V_SReg~19_combout\,
	combout => \M1_unit|FIR_unit|V_SReg[2][4]~feeder_combout\);

-- Location: LCFF_X31_Y22_N21
\M1_unit|FIR_unit|V_SReg[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|V_SReg[2][4]~feeder_combout\,
	sdata => \M1_unit|FIR_unit|V_SReg[1][4]~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => \M1_unit|line_start~regout\,
	ena => \M1_unit|FIR_unit|V_SReg[2][6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_SReg[2][4]~regout\);

-- Location: LCFF_X31_Y22_N15
\M1_unit|FIR_unit|V_SReg[3][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|V_SReg[3][4]~feeder_combout\,
	sdata => \M1_unit|FIR_unit|V_SReg[2][4]~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => \M1_unit|line_start~regout\,
	ena => \M1_unit|FIR_unit|V_SReg[2][6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_SReg[3][4]~regout\);

-- Location: LCCOMB_X32_Y23_N0
\M1_unit|FIR_unit|Add0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~44_combout\ = (\M1_unit|FIR_unit|sel_mul_in.11~regout\ & ((\M1_unit|FIR_unit|U_V~regout\ & ((\M1_unit|FIR_unit|V_SReg[3][4]~regout\))) # (!\M1_unit|FIR_unit|U_V~regout\ & (\M1_unit|FIR_unit|U_SReg[3][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_SReg[3][4]~regout\,
	datab => \M1_unit|FIR_unit|U_V~regout\,
	datac => \M1_unit|FIR_unit|V_SReg[3][4]~regout\,
	datad => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	combout => \M1_unit|FIR_unit|Add0~44_combout\);

-- Location: LCFF_X31_Y24_N11
\M1_unit|FIR_unit|U_in_buffer[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_in_buffer~9_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|FIR_unit|U_in_buffer[1][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_in_buffer[1][4]~regout\);

-- Location: LCCOMB_X31_Y24_N4
\M1_unit|FIR_unit|U_SReg~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_SReg~37_combout\ = (\M1_unit|cycle~regout\ & (\M1_unit|FIR_unit|U_in_buffer[0][4]~regout\)) # (!\M1_unit|cycle~regout\ & ((\M1_unit|FIR_unit|U_in_buffer[1][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_in_buffer[0][4]~regout\,
	datab => \M1_unit|cycle~regout\,
	datad => \M1_unit|FIR_unit|U_in_buffer[1][4]~regout\,
	combout => \M1_unit|FIR_unit|U_SReg~37_combout\);

-- Location: LCFF_X31_Y24_N5
\M1_unit|FIR_unit|U_SReg[0][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_SReg~37_combout\,
	sdata => \SRAM_unit|SRAM_read_data\(4),
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => \M1_unit|ALT_INV_line_start~regout\,
	ena => \M1_unit|FIR_unit|U_SReg[0][5]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_SReg[0][4]~regout\);

-- Location: LCCOMB_X31_Y25_N2
\M1_unit|FIR_unit|U_SReg~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_SReg~19_combout\ = (\M1_unit|enable_U~regout\ & ((\M1_unit|FIR_unit|U_SReg[0][4]~regout\))) # (!\M1_unit|enable_U~regout\ & (\SRAM_unit|SRAM_read_data\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(12),
	datab => \M1_unit|FIR_unit|U_SReg[0][4]~regout\,
	datad => \M1_unit|enable_U~regout\,
	combout => \M1_unit|FIR_unit|U_SReg~19_combout\);

-- Location: LCCOMB_X32_Y25_N24
\M1_unit|FIR_unit|U_SReg~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_SReg~36_combout\ = (\M1_unit|line_start~regout\ & ((\M1_unit|FIR_unit|U_SReg[0][4]~regout\))) # (!\M1_unit|line_start~regout\ & (\SRAM_unit|SRAM_read_data\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(12),
	datac => \M1_unit|FIR_unit|U_SReg[0][4]~regout\,
	datad => \M1_unit|line_start~regout\,
	combout => \M1_unit|FIR_unit|U_SReg~36_combout\);

-- Location: LCFF_X32_Y25_N25
\M1_unit|FIR_unit|U_SReg[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_SReg~36_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	ena => \M1_unit|FIR_unit|U_SReg[2][6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_SReg[1][4]~regout\);

-- Location: LCFF_X31_Y25_N3
\M1_unit|FIR_unit|U_SReg[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_SReg~19_combout\,
	sdata => \M1_unit|FIR_unit|U_SReg[1][4]~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => \M1_unit|line_start~regout\,
	ena => \M1_unit|FIR_unit|U_SReg[2][6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_SReg[2][4]~regout\);

-- Location: LCCOMB_X32_Y22_N0
\M1_unit|FIR_unit|U_SReg~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_SReg~5_combout\ = (\M1_unit|line_start~regout\ & (\M1_unit|FIR_unit|U_SReg[3][4]~regout\)) # (!\M1_unit|line_start~regout\ & ((\M1_unit|FIR_unit|U_SReg[2][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_SReg[3][4]~regout\,
	datac => \M1_unit|FIR_unit|U_SReg[2][4]~regout\,
	datad => \M1_unit|line_start~regout\,
	combout => \M1_unit|FIR_unit|U_SReg~5_combout\);

-- Location: LCFF_X32_Y22_N1
\M1_unit|FIR_unit|U_SReg[4][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_SReg~5_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	ena => \M1_unit|FIR_unit|U_SReg[5][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_SReg[4][4]~regout\);

-- Location: LCCOMB_X31_Y25_N6
\M1_unit|FIR_unit|U_SReg~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_SReg~18_combout\ = (\M1_unit|enable_U~regout\ & ((\M1_unit|FIR_unit|U_SReg[1][4]~regout\))) # (!\M1_unit|enable_U~regout\ & (\SRAM_unit|SRAM_read_data\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(12),
	datab => \M1_unit|FIR_unit|U_SReg[1][4]~regout\,
	datad => \M1_unit|enable_U~regout\,
	combout => \M1_unit|FIR_unit|U_SReg~18_combout\);

-- Location: LCFF_X31_Y25_N7
\M1_unit|FIR_unit|U_SReg[3][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_SReg~18_combout\,
	sdata => \M1_unit|FIR_unit|U_SReg[2][4]~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => \M1_unit|line_start~regout\,
	ena => \M1_unit|FIR_unit|U_SReg[2][6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_SReg[3][4]~regout\);

-- Location: LCCOMB_X32_Y23_N2
\M1_unit|FIR_unit|U_SReg~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_SReg~48_combout\ = (\M1_unit|line_start~regout\ & (\M1_unit|FIR_unit|U_SReg[4][4]~regout\)) # (!\M1_unit|line_start~regout\ & ((\M1_unit|FIR_unit|U_SReg[3][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|U_SReg[4][4]~regout\,
	datac => \M1_unit|FIR_unit|U_SReg[3][4]~regout\,
	datad => \M1_unit|line_start~regout\,
	combout => \M1_unit|FIR_unit|U_SReg~48_combout\);

-- Location: LCFF_X32_Y23_N31
\M1_unit|FIR_unit|U_SReg[5][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|FIR_unit|U_SReg~48_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => VCC,
	ena => \M1_unit|FIR_unit|U_SReg[5][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_SReg[5][4]~regout\);

-- Location: LCCOMB_X32_Y23_N30
\M1_unit|FIR_unit|Add0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~45_combout\ = (\M1_unit|FIR_unit|U_V~regout\ & (\M1_unit|FIR_unit|sel_mul_in.10~regout\)) # (!\M1_unit|FIR_unit|U_V~regout\ & ((\M1_unit|FIR_unit|sel_mul_in.10~regout\ & ((\M1_unit|FIR_unit|U_SReg[4][4]~regout\))) # 
-- (!\M1_unit|FIR_unit|sel_mul_in.10~regout\ & (\M1_unit|FIR_unit|U_SReg[5][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_V~regout\,
	datab => \M1_unit|FIR_unit|sel_mul_in.10~regout\,
	datac => \M1_unit|FIR_unit|U_SReg[5][4]~regout\,
	datad => \M1_unit|FIR_unit|U_SReg[4][4]~regout\,
	combout => \M1_unit|FIR_unit|Add0~45_combout\);

-- Location: LCCOMB_X35_Y22_N0
\M1_unit|FIR_unit|V_SReg~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg~46_combout\ = (\M1_unit|line_start~regout\ & (\M1_unit|FIR_unit|V_SReg[3][4]~regout\)) # (!\M1_unit|line_start~regout\ & ((\M1_unit|FIR_unit|V_SReg[2][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|V_SReg[3][4]~regout\,
	datab => \M1_unit|FIR_unit|V_SReg[2][4]~regout\,
	datad => \M1_unit|line_start~regout\,
	combout => \M1_unit|FIR_unit|V_SReg~46_combout\);

-- Location: LCFF_X35_Y22_N1
\M1_unit|FIR_unit|V_SReg[4][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|V_SReg~46_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	ena => \M1_unit|FIR_unit|V_SReg[5][2]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_SReg[4][4]~regout\);

-- Location: LCCOMB_X32_Y23_N16
\M1_unit|FIR_unit|V_SReg~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg~45_combout\ = (\M1_unit|line_start~regout\ & (\M1_unit|FIR_unit|V_SReg[4][4]~regout\)) # (!\M1_unit|line_start~regout\ & ((\M1_unit|FIR_unit|V_SReg[3][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|V_SReg[4][4]~regout\,
	datac => \M1_unit|FIR_unit|V_SReg[3][4]~regout\,
	datad => \M1_unit|line_start~regout\,
	combout => \M1_unit|FIR_unit|V_SReg~45_combout\);

-- Location: LCFF_X32_Y23_N13
\M1_unit|FIR_unit|V_SReg[5][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|FIR_unit|V_SReg~45_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => VCC,
	ena => \M1_unit|FIR_unit|V_SReg[5][2]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_SReg[5][4]~regout\);

-- Location: LCCOMB_X32_Y23_N12
\M1_unit|FIR_unit|Add0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~46_combout\ = (\M1_unit|FIR_unit|U_V~regout\ & ((\M1_unit|FIR_unit|Add0~45_combout\ & ((\M1_unit|FIR_unit|V_SReg[4][4]~regout\))) # (!\M1_unit|FIR_unit|Add0~45_combout\ & (\M1_unit|FIR_unit|V_SReg[5][4]~regout\)))) # 
-- (!\M1_unit|FIR_unit|U_V~regout\ & (\M1_unit|FIR_unit|Add0~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_V~regout\,
	datab => \M1_unit|FIR_unit|Add0~45_combout\,
	datac => \M1_unit|FIR_unit|V_SReg[5][4]~regout\,
	datad => \M1_unit|FIR_unit|V_SReg[4][4]~regout\,
	combout => \M1_unit|FIR_unit|Add0~46_combout\);

-- Location: LCCOMB_X32_Y23_N18
\M1_unit|FIR_unit|Add0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~47_combout\ = (\M1_unit|FIR_unit|Add0~44_combout\) # ((!\M1_unit|FIR_unit|sel_mul_in.11~regout\ & \M1_unit|FIR_unit|Add0~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	datab => \M1_unit|FIR_unit|Add0~44_combout\,
	datad => \M1_unit|FIR_unit|Add0~46_combout\,
	combout => \M1_unit|FIR_unit|Add0~47_combout\);

-- Location: LCCOMB_X34_Y23_N10
\M1_unit|FIR_unit|Add0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~48_combout\ = ((\M1_unit|FIR_unit|Add0~43_combout\ $ (\M1_unit|FIR_unit|Add0~47_combout\ $ (!\M1_unit|FIR_unit|Add0~39\)))) # (GND)
-- \M1_unit|FIR_unit|Add0~49\ = CARRY((\M1_unit|FIR_unit|Add0~43_combout\ & ((\M1_unit|FIR_unit|Add0~47_combout\) # (!\M1_unit|FIR_unit|Add0~39\))) # (!\M1_unit|FIR_unit|Add0~43_combout\ & (\M1_unit|FIR_unit|Add0~47_combout\ & !\M1_unit|FIR_unit|Add0~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Add0~43_combout\,
	datab => \M1_unit|FIR_unit|Add0~47_combout\,
	datad => VCC,
	cin => \M1_unit|FIR_unit|Add0~39\,
	combout => \M1_unit|FIR_unit|Add0~48_combout\,
	cout => \M1_unit|FIR_unit|Add0~49\);

-- Location: LCFF_X36_Y22_N23
\SRAM_unit|SRAM_read_data[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_DATA_IO[13]~13\,
	aclr => \SWITCH_I[17]~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_read_data\(13));

-- Location: LCCOMB_X30_Y24_N14
\M1_unit|FIR_unit|U_in_buffer~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_in_buffer~12_combout\ = (!\M1_unit|clear_SReg~regout\ & \SRAM_unit|SRAM_read_data\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|clear_SReg~regout\,
	datad => \SRAM_unit|SRAM_read_data\(13),
	combout => \M1_unit|FIR_unit|U_in_buffer~12_combout\);

-- Location: LCCOMB_X31_Y24_N30
\M1_unit|FIR_unit|U_in_buffer[1][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_in_buffer[1][5]~feeder_combout\ = \M1_unit|FIR_unit|U_in_buffer~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|FIR_unit|U_in_buffer~12_combout\,
	combout => \M1_unit|FIR_unit|U_in_buffer[1][5]~feeder_combout\);

-- Location: LCFF_X31_Y24_N31
\M1_unit|FIR_unit|U_in_buffer[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_in_buffer[1][5]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|FIR_unit|U_in_buffer[1][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_in_buffer[1][5]~regout\);

-- Location: LCCOMB_X31_Y24_N22
\M1_unit|FIR_unit|U_SReg~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_SReg~39_combout\ = (\M1_unit|cycle~regout\ & (\M1_unit|FIR_unit|U_in_buffer[0][5]~regout\)) # (!\M1_unit|cycle~regout\ & ((\M1_unit|FIR_unit|U_in_buffer[1][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_in_buffer[0][5]~regout\,
	datab => \M1_unit|cycle~regout\,
	datad => \M1_unit|FIR_unit|U_in_buffer[1][5]~regout\,
	combout => \M1_unit|FIR_unit|U_SReg~39_combout\);

-- Location: LCFF_X44_Y16_N27
\SRAM_unit|SRAM_read_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_DATA_IO[5]~5\,
	aclr => \SWITCH_I[17]~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_read_data\(5));

-- Location: LCFF_X31_Y24_N23
\M1_unit|FIR_unit|U_SReg[0][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_SReg~39_combout\,
	sdata => \SRAM_unit|SRAM_read_data\(5),
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => \M1_unit|ALT_INV_line_start~regout\,
	ena => \M1_unit|FIR_unit|U_SReg[0][5]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_SReg[0][5]~regout\);

-- Location: LCCOMB_X32_Y25_N10
\M1_unit|FIR_unit|U_SReg~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_SReg~38_combout\ = (\M1_unit|line_start~regout\ & ((\M1_unit|FIR_unit|U_SReg[0][5]~regout\))) # (!\M1_unit|line_start~regout\ & (\SRAM_unit|SRAM_read_data\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(13),
	datac => \M1_unit|FIR_unit|U_SReg[0][5]~regout\,
	datad => \M1_unit|line_start~regout\,
	combout => \M1_unit|FIR_unit|U_SReg~38_combout\);

-- Location: LCFF_X32_Y25_N11
\M1_unit|FIR_unit|U_SReg[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_SReg~38_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	ena => \M1_unit|FIR_unit|U_SReg[2][6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_SReg[1][5]~regout\);

-- Location: LCCOMB_X31_Y23_N18
\M1_unit|FIR_unit|U_SReg~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_SReg~20_combout\ = (\M1_unit|enable_U~regout\ & (\M1_unit|FIR_unit|U_SReg[1][5]~regout\)) # (!\M1_unit|enable_U~regout\ & ((\SRAM_unit|SRAM_read_data\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|enable_U~regout\,
	datab => \M1_unit|FIR_unit|U_SReg[1][5]~regout\,
	datad => \SRAM_unit|SRAM_read_data\(13),
	combout => \M1_unit|FIR_unit|U_SReg~20_combout\);

-- Location: LCCOMB_X31_Y23_N12
\M1_unit|FIR_unit|U_SReg~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_SReg~21_combout\ = (\M1_unit|enable_U~regout\ & (\M1_unit|FIR_unit|U_SReg[0][5]~regout\)) # (!\M1_unit|enable_U~regout\ & ((\SRAM_unit|SRAM_read_data\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|enable_U~regout\,
	datab => \M1_unit|FIR_unit|U_SReg[0][5]~regout\,
	datad => \SRAM_unit|SRAM_read_data\(13),
	combout => \M1_unit|FIR_unit|U_SReg~21_combout\);

-- Location: LCFF_X31_Y23_N13
\M1_unit|FIR_unit|U_SReg[2][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_SReg~21_combout\,
	sdata => \M1_unit|FIR_unit|U_SReg[1][5]~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => \M1_unit|line_start~regout\,
	ena => \M1_unit|FIR_unit|U_SReg[2][6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_SReg[2][5]~regout\);

-- Location: LCFF_X31_Y23_N19
\M1_unit|FIR_unit|U_SReg[3][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_SReg~20_combout\,
	sdata => \M1_unit|FIR_unit|U_SReg[2][5]~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => \M1_unit|line_start~regout\,
	ena => \M1_unit|FIR_unit|U_SReg[2][6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_SReg[3][5]~regout\);

-- Location: LCFF_X30_Y24_N15
\M1_unit|FIR_unit|V_in_buffer[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_in_buffer~12_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|FIR_unit|V_in_buffer[0][2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_in_buffer[1][5]~regout\);

-- Location: LCCOMB_X33_Y24_N12
\M1_unit|FIR_unit|V_SReg~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg~33_combout\ = (\M1_unit|cycle~regout\ & ((\M1_unit|FIR_unit|V_in_buffer[1][5]~regout\))) # (!\M1_unit|cycle~regout\ & (\M1_unit|FIR_unit|V_in_buffer[0][5]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|V_in_buffer[0][5]~regout\,
	datab => \M1_unit|FIR_unit|V_in_buffer[1][5]~regout\,
	datad => \M1_unit|cycle~regout\,
	combout => \M1_unit|FIR_unit|V_SReg~33_combout\);

-- Location: LCFF_X33_Y24_N13
\M1_unit|FIR_unit|V_SReg[0][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|V_SReg~33_combout\,
	sdata => \SRAM_unit|SRAM_read_data\(5),
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => \M1_unit|ALT_INV_line_start~regout\,
	ena => \M1_unit|FIR_unit|V_SReg[0][7]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_SReg[0][5]~regout\);

-- Location: LCCOMB_X32_Y25_N18
\M1_unit|FIR_unit|V_SReg~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg~20_combout\ = (\M1_unit|line_start~regout\ & ((\M1_unit|FIR_unit|V_SReg[0][5]~regout\))) # (!\M1_unit|line_start~regout\ & (\SRAM_unit|SRAM_read_data\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(13),
	datac => \M1_unit|FIR_unit|V_SReg[0][5]~regout\,
	datad => \M1_unit|line_start~regout\,
	combout => \M1_unit|FIR_unit|V_SReg~20_combout\);

-- Location: LCFF_X32_Y25_N19
\M1_unit|FIR_unit|V_SReg[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|V_SReg~20_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	ena => \M1_unit|FIR_unit|V_SReg[2][6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_SReg[1][5]~regout\);

-- Location: LCCOMB_X31_Y23_N2
\M1_unit|FIR_unit|V_SReg~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg~7_combout\ = (\M1_unit|enable_U~regout\ & (((\SRAM_unit|SRAM_read_data\(13))))) # (!\M1_unit|enable_U~regout\ & ((\M1_unit|enable_V~regout\ & (\M1_unit|FIR_unit|V_SReg[1][5]~regout\)) # (!\M1_unit|enable_V~regout\ & 
-- ((\SRAM_unit|SRAM_read_data\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|enable_U~regout\,
	datab => \M1_unit|FIR_unit|V_SReg[1][5]~regout\,
	datac => \M1_unit|enable_V~regout\,
	datad => \SRAM_unit|SRAM_read_data\(13),
	combout => \M1_unit|FIR_unit|V_SReg~7_combout\);

-- Location: LCCOMB_X31_Y23_N8
\M1_unit|FIR_unit|V_SReg[3][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg[3][5]~feeder_combout\ = \M1_unit|FIR_unit|V_SReg~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|FIR_unit|V_SReg~7_combout\,
	combout => \M1_unit|FIR_unit|V_SReg[3][5]~feeder_combout\);

-- Location: LCCOMB_X31_Y23_N28
\M1_unit|FIR_unit|V_SReg~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg~21_combout\ = (\M1_unit|enable_U~regout\ & (((\SRAM_unit|SRAM_read_data\(13))))) # (!\M1_unit|enable_U~regout\ & ((\M1_unit|enable_V~regout\ & (\M1_unit|FIR_unit|V_SReg[0][5]~regout\)) # (!\M1_unit|enable_V~regout\ & 
-- ((\SRAM_unit|SRAM_read_data\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|enable_U~regout\,
	datab => \M1_unit|FIR_unit|V_SReg[0][5]~regout\,
	datac => \M1_unit|enable_V~regout\,
	datad => \SRAM_unit|SRAM_read_data\(13),
	combout => \M1_unit|FIR_unit|V_SReg~21_combout\);

-- Location: LCCOMB_X31_Y23_N14
\M1_unit|FIR_unit|V_SReg[2][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg[2][5]~feeder_combout\ = \M1_unit|FIR_unit|V_SReg~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|FIR_unit|V_SReg~21_combout\,
	combout => \M1_unit|FIR_unit|V_SReg[2][5]~feeder_combout\);

-- Location: LCFF_X31_Y23_N15
\M1_unit|FIR_unit|V_SReg[2][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|V_SReg[2][5]~feeder_combout\,
	sdata => \M1_unit|FIR_unit|V_SReg[1][5]~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => \M1_unit|line_start~regout\,
	ena => \M1_unit|FIR_unit|V_SReg[2][6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_SReg[2][5]~regout\);

-- Location: LCFF_X31_Y23_N9
\M1_unit|FIR_unit|V_SReg[3][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|V_SReg[3][5]~feeder_combout\,
	sdata => \M1_unit|FIR_unit|V_SReg[2][5]~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => \M1_unit|line_start~regout\,
	ena => \M1_unit|FIR_unit|V_SReg[2][6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_SReg[3][5]~regout\);

-- Location: LCCOMB_X31_Y23_N30
\M1_unit|FIR_unit|Add0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~54_combout\ = (\M1_unit|FIR_unit|sel_mul_in.11~regout\ & ((\M1_unit|FIR_unit|U_V~regout\ & ((\M1_unit|FIR_unit|V_SReg[3][5]~regout\))) # (!\M1_unit|FIR_unit|U_V~regout\ & (\M1_unit|FIR_unit|U_SReg[3][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_V~regout\,
	datab => \M1_unit|FIR_unit|U_SReg[3][5]~regout\,
	datac => \M1_unit|FIR_unit|V_SReg[3][5]~regout\,
	datad => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	combout => \M1_unit|FIR_unit|Add0~54_combout\);

-- Location: LCCOMB_X35_Y22_N2
\M1_unit|FIR_unit|V_SReg~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg~48_combout\ = (\M1_unit|line_start~regout\ & (\M1_unit|FIR_unit|V_SReg[3][5]~regout\)) # (!\M1_unit|line_start~regout\ & ((\M1_unit|FIR_unit|V_SReg[2][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|V_SReg[3][5]~regout\,
	datac => \M1_unit|FIR_unit|V_SReg[2][5]~regout\,
	datad => \M1_unit|line_start~regout\,
	combout => \M1_unit|FIR_unit|V_SReg~48_combout\);

-- Location: LCFF_X35_Y22_N3
\M1_unit|FIR_unit|V_SReg[4][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|V_SReg~48_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	ena => \M1_unit|FIR_unit|V_SReg[5][2]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_SReg[4][5]~regout\);

-- Location: LCCOMB_X32_Y23_N20
\M1_unit|FIR_unit|V_SReg~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg~47_combout\ = (\M1_unit|line_start~regout\ & ((\M1_unit|FIR_unit|V_SReg[4][5]~regout\))) # (!\M1_unit|line_start~regout\ & (\M1_unit|FIR_unit|V_SReg[3][5]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|V_SReg[3][5]~regout\,
	datab => \M1_unit|FIR_unit|V_SReg[4][5]~regout\,
	datad => \M1_unit|line_start~regout\,
	combout => \M1_unit|FIR_unit|V_SReg~47_combout\);

-- Location: LCFF_X32_Y23_N25
\M1_unit|FIR_unit|V_SReg[5][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|FIR_unit|V_SReg~47_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => VCC,
	ena => \M1_unit|FIR_unit|V_SReg[5][2]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_SReg[5][5]~regout\);

-- Location: LCCOMB_X32_Y23_N24
\M1_unit|FIR_unit|Add0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~56_combout\ = (\M1_unit|FIR_unit|Add0~55_combout\ & (((\M1_unit|FIR_unit|V_SReg[4][5]~regout\)) # (!\M1_unit|FIR_unit|U_V~regout\))) # (!\M1_unit|FIR_unit|Add0~55_combout\ & (\M1_unit|FIR_unit|U_V~regout\ & 
-- (\M1_unit|FIR_unit|V_SReg[5][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Add0~55_combout\,
	datab => \M1_unit|FIR_unit|U_V~regout\,
	datac => \M1_unit|FIR_unit|V_SReg[5][5]~regout\,
	datad => \M1_unit|FIR_unit|V_SReg[4][5]~regout\,
	combout => \M1_unit|FIR_unit|Add0~56_combout\);

-- Location: LCCOMB_X31_Y23_N0
\M1_unit|FIR_unit|Add0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~57_combout\ = (\M1_unit|FIR_unit|Add0~54_combout\) # ((!\M1_unit|FIR_unit|sel_mul_in.11~regout\ & \M1_unit|FIR_unit|Add0~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	datac => \M1_unit|FIR_unit|Add0~54_combout\,
	datad => \M1_unit|FIR_unit|Add0~56_combout\,
	combout => \M1_unit|FIR_unit|Add0~57_combout\);

-- Location: LCCOMB_X34_Y23_N12
\M1_unit|FIR_unit|Add0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~58_combout\ = (\M1_unit|FIR_unit|Add0~53_combout\ & ((\M1_unit|FIR_unit|Add0~57_combout\ & (\M1_unit|FIR_unit|Add0~49\ & VCC)) # (!\M1_unit|FIR_unit|Add0~57_combout\ & (!\M1_unit|FIR_unit|Add0~49\)))) # 
-- (!\M1_unit|FIR_unit|Add0~53_combout\ & ((\M1_unit|FIR_unit|Add0~57_combout\ & (!\M1_unit|FIR_unit|Add0~49\)) # (!\M1_unit|FIR_unit|Add0~57_combout\ & ((\M1_unit|FIR_unit|Add0~49\) # (GND)))))
-- \M1_unit|FIR_unit|Add0~59\ = CARRY((\M1_unit|FIR_unit|Add0~53_combout\ & (!\M1_unit|FIR_unit|Add0~57_combout\ & !\M1_unit|FIR_unit|Add0~49\)) # (!\M1_unit|FIR_unit|Add0~53_combout\ & ((!\M1_unit|FIR_unit|Add0~49\) # 
-- (!\M1_unit|FIR_unit|Add0~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Add0~53_combout\,
	datab => \M1_unit|FIR_unit|Add0~57_combout\,
	datad => VCC,
	cin => \M1_unit|FIR_unit|Add0~49\,
	combout => \M1_unit|FIR_unit|Add0~58_combout\,
	cout => \M1_unit|FIR_unit|Add0~59\);

-- Location: LCFF_X36_Y22_N25
\SRAM_unit|SRAM_read_data[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_DATA_IO[14]~14\,
	aclr => \SWITCH_I[17]~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_read_data\(14));

-- Location: LCCOMB_X31_Y25_N12
\M1_unit|FIR_unit|U_SReg~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_SReg~22_combout\ = (\M1_unit|enable_U~regout\ & (\M1_unit|FIR_unit|U_SReg[1][6]~regout\)) # (!\M1_unit|enable_U~regout\ & ((\SRAM_unit|SRAM_read_data\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_SReg[1][6]~regout\,
	datab => \SRAM_unit|SRAM_read_data\(14),
	datad => \M1_unit|enable_U~regout\,
	combout => \M1_unit|FIR_unit|U_SReg~22_combout\);

-- Location: LCFF_X44_Y16_N13
\SRAM_unit|SRAM_read_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_DATA_IO[6]~6\,
	aclr => \SWITCH_I[17]~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_read_data\(6));

-- Location: LCCOMB_X31_Y24_N8
\M1_unit|FIR_unit|U_in_buffer~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_in_buffer~13_combout\ = (\SRAM_unit|SRAM_read_data\(6) & !\M1_unit|clear_SReg~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SRAM_unit|SRAM_read_data\(6),
	datad => \M1_unit|clear_SReg~regout\,
	combout => \M1_unit|FIR_unit|U_in_buffer~13_combout\);

-- Location: LCFF_X31_Y24_N9
\M1_unit|FIR_unit|U_in_buffer[0][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_in_buffer~13_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|FIR_unit|U_in_buffer[1][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_in_buffer[0][6]~regout\);

-- Location: LCCOMB_X31_Y24_N0
\M1_unit|FIR_unit|U_SReg~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_SReg~41_combout\ = (\M1_unit|cycle~regout\ & ((\M1_unit|FIR_unit|U_in_buffer[0][6]~regout\))) # (!\M1_unit|cycle~regout\ & (\M1_unit|FIR_unit|U_in_buffer[1][6]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_in_buffer[1][6]~regout\,
	datab => \M1_unit|FIR_unit|U_in_buffer[0][6]~regout\,
	datad => \M1_unit|cycle~regout\,
	combout => \M1_unit|FIR_unit|U_SReg~41_combout\);

-- Location: LCFF_X31_Y24_N1
\M1_unit|FIR_unit|U_SReg[0][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_SReg~41_combout\,
	sdata => \SRAM_unit|SRAM_read_data\(6),
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => \M1_unit|ALT_INV_line_start~regout\,
	ena => \M1_unit|FIR_unit|U_SReg[0][5]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_SReg[0][6]~regout\);

-- Location: LCCOMB_X31_Y25_N30
\M1_unit|FIR_unit|U_SReg~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_SReg~23_combout\ = (\M1_unit|enable_U~regout\ & ((\M1_unit|FIR_unit|U_SReg[0][6]~regout\))) # (!\M1_unit|enable_U~regout\ & (\SRAM_unit|SRAM_read_data\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|enable_U~regout\,
	datab => \SRAM_unit|SRAM_read_data\(14),
	datad => \M1_unit|FIR_unit|U_SReg[0][6]~regout\,
	combout => \M1_unit|FIR_unit|U_SReg~23_combout\);

-- Location: LCCOMB_X32_Y25_N12
\M1_unit|FIR_unit|U_SReg~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_SReg~40_combout\ = (\M1_unit|line_start~regout\ & (\M1_unit|FIR_unit|U_SReg[0][6]~regout\)) # (!\M1_unit|line_start~regout\ & ((\SRAM_unit|SRAM_read_data\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|U_SReg[0][6]~regout\,
	datac => \SRAM_unit|SRAM_read_data\(14),
	datad => \M1_unit|line_start~regout\,
	combout => \M1_unit|FIR_unit|U_SReg~40_combout\);

-- Location: LCFF_X32_Y25_N13
\M1_unit|FIR_unit|U_SReg[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_SReg~40_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	ena => \M1_unit|FIR_unit|U_SReg[2][6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_SReg[1][6]~regout\);

-- Location: LCFF_X31_Y25_N31
\M1_unit|FIR_unit|U_SReg[2][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_SReg~23_combout\,
	sdata => \M1_unit|FIR_unit|U_SReg[1][6]~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => \M1_unit|line_start~regout\,
	ena => \M1_unit|FIR_unit|U_SReg[2][6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_SReg[2][6]~regout\);

-- Location: LCFF_X31_Y25_N13
\M1_unit|FIR_unit|U_SReg[3][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_SReg~22_combout\,
	sdata => \M1_unit|FIR_unit|U_SReg[2][6]~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => \M1_unit|line_start~regout\,
	ena => \M1_unit|FIR_unit|U_SReg[2][6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_SReg[3][6]~regout\);

-- Location: LCCOMB_X32_Y24_N26
\M1_unit|FIR_unit|V_in_buffer[0][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_in_buffer[0][6]~feeder_combout\ = \M1_unit|FIR_unit|U_in_buffer~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|FIR_unit|U_in_buffer~13_combout\,
	combout => \M1_unit|FIR_unit|V_in_buffer[0][6]~feeder_combout\);

-- Location: LCFF_X32_Y24_N27
\M1_unit|FIR_unit|V_in_buffer[0][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|V_in_buffer[0][6]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|FIR_unit|V_in_buffer[0][2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_in_buffer[0][6]~regout\);

-- Location: LCCOMB_X33_Y24_N14
\M1_unit|FIR_unit|V_SReg~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg~34_combout\ = (\M1_unit|cycle~regout\ & (\M1_unit|FIR_unit|V_in_buffer[1][6]~regout\)) # (!\M1_unit|cycle~regout\ & ((\M1_unit|FIR_unit|V_in_buffer[0][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|V_in_buffer[1][6]~regout\,
	datab => \M1_unit|FIR_unit|V_in_buffer[0][6]~regout\,
	datad => \M1_unit|cycle~regout\,
	combout => \M1_unit|FIR_unit|V_SReg~34_combout\);

-- Location: LCFF_X33_Y24_N15
\M1_unit|FIR_unit|V_SReg[0][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|V_SReg~34_combout\,
	sdata => \SRAM_unit|SRAM_read_data\(6),
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => \M1_unit|ALT_INV_line_start~regout\,
	ena => \M1_unit|FIR_unit|V_SReg[0][7]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_SReg[0][6]~regout\);

-- Location: LCCOMB_X32_Y25_N28
\M1_unit|FIR_unit|V_SReg~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg~22_combout\ = (\M1_unit|line_start~regout\ & ((\M1_unit|FIR_unit|V_SReg[0][6]~regout\))) # (!\M1_unit|line_start~regout\ & (\SRAM_unit|SRAM_read_data\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(14),
	datac => \M1_unit|FIR_unit|V_SReg[0][6]~regout\,
	datad => \M1_unit|line_start~regout\,
	combout => \M1_unit|FIR_unit|V_SReg~22_combout\);

-- Location: LCFF_X32_Y25_N29
\M1_unit|FIR_unit|V_SReg[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|V_SReg~22_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	ena => \M1_unit|FIR_unit|V_SReg[2][6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_SReg[1][6]~regout\);

-- Location: LCCOMB_X31_Y22_N12
\M1_unit|FIR_unit|V_SReg~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg~8_combout\ = (\M1_unit|enable_U~regout\ & (\SRAM_unit|SRAM_read_data\(14))) # (!\M1_unit|enable_U~regout\ & ((\M1_unit|enable_V~regout\ & ((\M1_unit|FIR_unit|V_SReg[1][6]~regout\))) # (!\M1_unit|enable_V~regout\ & 
-- (\SRAM_unit|SRAM_read_data\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|enable_U~regout\,
	datab => \SRAM_unit|SRAM_read_data\(14),
	datac => \M1_unit|FIR_unit|V_SReg[1][6]~regout\,
	datad => \M1_unit|enable_V~regout\,
	combout => \M1_unit|FIR_unit|V_SReg~8_combout\);

-- Location: LCCOMB_X31_Y22_N2
\M1_unit|FIR_unit|V_SReg[3][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg[3][6]~feeder_combout\ = \M1_unit|FIR_unit|V_SReg~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|FIR_unit|V_SReg~8_combout\,
	combout => \M1_unit|FIR_unit|V_SReg[3][6]~feeder_combout\);

-- Location: LCCOMB_X31_Y22_N26
\M1_unit|FIR_unit|V_SReg~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg~23_combout\ = (\M1_unit|enable_U~regout\ & (((\SRAM_unit|SRAM_read_data\(14))))) # (!\M1_unit|enable_U~regout\ & ((\M1_unit|enable_V~regout\ & (\M1_unit|FIR_unit|V_SReg[0][6]~regout\)) # (!\M1_unit|enable_V~regout\ & 
-- ((\SRAM_unit|SRAM_read_data\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|enable_U~regout\,
	datab => \M1_unit|FIR_unit|V_SReg[0][6]~regout\,
	datac => \SRAM_unit|SRAM_read_data\(14),
	datad => \M1_unit|enable_V~regout\,
	combout => \M1_unit|FIR_unit|V_SReg~23_combout\);

-- Location: LCCOMB_X31_Y22_N22
\M1_unit|FIR_unit|V_SReg[2][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg[2][6]~feeder_combout\ = \M1_unit|FIR_unit|V_SReg~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|FIR_unit|V_SReg~23_combout\,
	combout => \M1_unit|FIR_unit|V_SReg[2][6]~feeder_combout\);

-- Location: LCFF_X31_Y22_N23
\M1_unit|FIR_unit|V_SReg[2][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|V_SReg[2][6]~feeder_combout\,
	sdata => \M1_unit|FIR_unit|V_SReg[1][6]~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => \M1_unit|line_start~regout\,
	ena => \M1_unit|FIR_unit|V_SReg[2][6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_SReg[2][6]~regout\);

-- Location: LCFF_X31_Y22_N3
\M1_unit|FIR_unit|V_SReg[3][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|V_SReg[3][6]~feeder_combout\,
	sdata => \M1_unit|FIR_unit|V_SReg[2][6]~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => \M1_unit|line_start~regout\,
	ena => \M1_unit|FIR_unit|V_SReg[2][6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_SReg[3][6]~regout\);

-- Location: LCCOMB_X34_Y22_N30
\M1_unit|FIR_unit|Add0~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~64_combout\ = (\M1_unit|FIR_unit|sel_mul_in.11~regout\ & ((\M1_unit|FIR_unit|U_V~regout\ & ((\M1_unit|FIR_unit|V_SReg[3][6]~regout\))) # (!\M1_unit|FIR_unit|U_V~regout\ & (\M1_unit|FIR_unit|U_SReg[3][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	datab => \M1_unit|FIR_unit|U_SReg[3][6]~regout\,
	datac => \M1_unit|FIR_unit|V_SReg[3][6]~regout\,
	datad => \M1_unit|FIR_unit|U_V~regout\,
	combout => \M1_unit|FIR_unit|Add0~64_combout\);

-- Location: LCCOMB_X34_Y22_N26
\M1_unit|FIR_unit|Add0~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~67_combout\ = (\M1_unit|FIR_unit|Add0~64_combout\) # ((\M1_unit|FIR_unit|Add0~66_combout\ & !\M1_unit|FIR_unit|sel_mul_in.11~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Add0~66_combout\,
	datac => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	datad => \M1_unit|FIR_unit|Add0~64_combout\,
	combout => \M1_unit|FIR_unit|Add0~67_combout\);

-- Location: LCCOMB_X34_Y23_N14
\M1_unit|FIR_unit|Add0~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~68_combout\ = ((\M1_unit|FIR_unit|Add0~63_combout\ $ (\M1_unit|FIR_unit|Add0~67_combout\ $ (!\M1_unit|FIR_unit|Add0~59\)))) # (GND)
-- \M1_unit|FIR_unit|Add0~69\ = CARRY((\M1_unit|FIR_unit|Add0~63_combout\ & ((\M1_unit|FIR_unit|Add0~67_combout\) # (!\M1_unit|FIR_unit|Add0~59\))) # (!\M1_unit|FIR_unit|Add0~63_combout\ & (\M1_unit|FIR_unit|Add0~67_combout\ & !\M1_unit|FIR_unit|Add0~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Add0~63_combout\,
	datab => \M1_unit|FIR_unit|Add0~67_combout\,
	datad => VCC,
	cin => \M1_unit|FIR_unit|Add0~59\,
	combout => \M1_unit|FIR_unit|Add0~68_combout\,
	cout => \M1_unit|FIR_unit|Add0~69\);

-- Location: LCFF_X36_Y22_N27
\SRAM_unit|SRAM_read_data[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_DATA_IO[15]~15\,
	aclr => \SWITCH_I[17]~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_read_data\(15));

-- Location: LCCOMB_X31_Y24_N28
\M1_unit|FIR_unit|U_in_buffer~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_in_buffer~15_combout\ = (\SRAM_unit|SRAM_read_data\(7) & !\M1_unit|clear_SReg~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(7),
	datad => \M1_unit|clear_SReg~regout\,
	combout => \M1_unit|FIR_unit|U_in_buffer~15_combout\);

-- Location: LCCOMB_X32_Y24_N4
\M1_unit|FIR_unit|V_in_buffer[0][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_in_buffer[0][7]~feeder_combout\ = \M1_unit|FIR_unit|U_in_buffer~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|FIR_unit|U_in_buffer~15_combout\,
	combout => \M1_unit|FIR_unit|V_in_buffer[0][7]~feeder_combout\);

-- Location: LCFF_X32_Y24_N5
\M1_unit|FIR_unit|V_in_buffer[0][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|V_in_buffer[0][7]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|FIR_unit|V_in_buffer[0][2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_in_buffer[0][7]~regout\);

-- Location: LCCOMB_X33_Y24_N0
\M1_unit|FIR_unit|V_SReg~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg~35_combout\ = (\M1_unit|cycle~regout\ & (\M1_unit|FIR_unit|V_in_buffer[1][7]~regout\)) # (!\M1_unit|cycle~regout\ & ((\M1_unit|FIR_unit|V_in_buffer[0][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|V_in_buffer[1][7]~regout\,
	datab => \M1_unit|FIR_unit|V_in_buffer[0][7]~regout\,
	datad => \M1_unit|cycle~regout\,
	combout => \M1_unit|FIR_unit|V_SReg~35_combout\);

-- Location: LCFF_X44_Y16_N7
\SRAM_unit|SRAM_read_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_DATA_IO[7]~7\,
	aclr => \SWITCH_I[17]~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_read_data\(7));

-- Location: LCFF_X33_Y24_N1
\M1_unit|FIR_unit|V_SReg[0][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|V_SReg~35_combout\,
	sdata => \SRAM_unit|SRAM_read_data\(7),
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => \M1_unit|ALT_INV_line_start~regout\,
	ena => \M1_unit|FIR_unit|V_SReg[0][7]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_SReg[0][7]~regout\);

-- Location: LCCOMB_X32_Y25_N22
\M1_unit|FIR_unit|V_SReg~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg~24_combout\ = (\M1_unit|line_start~regout\ & ((\M1_unit|FIR_unit|V_SReg[0][7]~regout\))) # (!\M1_unit|line_start~regout\ & (\SRAM_unit|SRAM_read_data\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SRAM_unit|SRAM_read_data\(15),
	datac => \M1_unit|FIR_unit|V_SReg[0][7]~regout\,
	datad => \M1_unit|line_start~regout\,
	combout => \M1_unit|FIR_unit|V_SReg~24_combout\);

-- Location: LCFF_X32_Y25_N23
\M1_unit|FIR_unit|V_SReg[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|V_SReg~24_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	ena => \M1_unit|FIR_unit|V_SReg[2][6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_SReg[1][7]~regout\);

-- Location: LCCOMB_X31_Y22_N18
\M1_unit|FIR_unit|V_SReg~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg~9_combout\ = (\M1_unit|enable_U~regout\ & (((\SRAM_unit|SRAM_read_data\(15))))) # (!\M1_unit|enable_U~regout\ & ((\M1_unit|enable_V~regout\ & (\M1_unit|FIR_unit|V_SReg[1][7]~regout\)) # (!\M1_unit|enable_V~regout\ & 
-- ((\SRAM_unit|SRAM_read_data\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|enable_U~regout\,
	datab => \M1_unit|FIR_unit|V_SReg[1][7]~regout\,
	datac => \SRAM_unit|SRAM_read_data\(15),
	datad => \M1_unit|enable_V~regout\,
	combout => \M1_unit|FIR_unit|V_SReg~9_combout\);

-- Location: LCCOMB_X31_Y22_N24
\M1_unit|FIR_unit|V_SReg[3][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg[3][7]~feeder_combout\ = \M1_unit|FIR_unit|V_SReg~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|FIR_unit|V_SReg~9_combout\,
	combout => \M1_unit|FIR_unit|V_SReg[3][7]~feeder_combout\);

-- Location: LCCOMB_X31_Y22_N8
\M1_unit|FIR_unit|V_SReg~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg~25_combout\ = (\M1_unit|enable_U~regout\ & (\SRAM_unit|SRAM_read_data\(15))) # (!\M1_unit|enable_U~regout\ & ((\M1_unit|enable_V~regout\ & ((\M1_unit|FIR_unit|V_SReg[0][7]~regout\))) # (!\M1_unit|enable_V~regout\ & 
-- (\SRAM_unit|SRAM_read_data\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|enable_U~regout\,
	datab => \SRAM_unit|SRAM_read_data\(15),
	datac => \M1_unit|FIR_unit|V_SReg[0][7]~regout\,
	datad => \M1_unit|enable_V~regout\,
	combout => \M1_unit|FIR_unit|V_SReg~25_combout\);

-- Location: LCCOMB_X31_Y22_N16
\M1_unit|FIR_unit|V_SReg[2][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg[2][7]~feeder_combout\ = \M1_unit|FIR_unit|V_SReg~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|V_SReg~25_combout\,
	combout => \M1_unit|FIR_unit|V_SReg[2][7]~feeder_combout\);

-- Location: LCFF_X31_Y22_N17
\M1_unit|FIR_unit|V_SReg[2][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|V_SReg[2][7]~feeder_combout\,
	sdata => \M1_unit|FIR_unit|V_SReg[1][7]~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => \M1_unit|line_start~regout\,
	ena => \M1_unit|FIR_unit|V_SReg[2][6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_SReg[2][7]~regout\);

-- Location: LCFF_X31_Y22_N25
\M1_unit|FIR_unit|V_SReg[3][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|V_SReg[3][7]~feeder_combout\,
	sdata => \M1_unit|FIR_unit|V_SReg[2][7]~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => \M1_unit|line_start~regout\,
	ena => \M1_unit|FIR_unit|V_SReg[2][6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_SReg[3][7]~regout\);

-- Location: LCCOMB_X33_Y23_N16
\M1_unit|FIR_unit|U_SReg~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_SReg~24_combout\ = (\M1_unit|enable_U~regout\ & (\M1_unit|FIR_unit|U_SReg[1][7]~regout\)) # (!\M1_unit|enable_U~regout\ & ((\SRAM_unit|SRAM_read_data\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_SReg[1][7]~regout\,
	datab => \SRAM_unit|SRAM_read_data\(15),
	datad => \M1_unit|enable_U~regout\,
	combout => \M1_unit|FIR_unit|U_SReg~24_combout\);

-- Location: LCCOMB_X33_Y23_N4
\M1_unit|FIR_unit|U_SReg~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_SReg~25_combout\ = (\M1_unit|enable_U~regout\ & (\M1_unit|FIR_unit|U_SReg[0][7]~regout\)) # (!\M1_unit|enable_U~regout\ & ((\SRAM_unit|SRAM_read_data\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_SReg[0][7]~regout\,
	datab => \SRAM_unit|SRAM_read_data\(15),
	datad => \M1_unit|enable_U~regout\,
	combout => \M1_unit|FIR_unit|U_SReg~25_combout\);

-- Location: LCCOMB_X32_Y25_N30
\M1_unit|FIR_unit|U_SReg~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_SReg~42_combout\ = (\M1_unit|line_start~regout\ & (\M1_unit|FIR_unit|U_SReg[0][7]~regout\)) # (!\M1_unit|line_start~regout\ & ((\SRAM_unit|SRAM_read_data\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_SReg[0][7]~regout\,
	datab => \SRAM_unit|SRAM_read_data\(15),
	datad => \M1_unit|line_start~regout\,
	combout => \M1_unit|FIR_unit|U_SReg~42_combout\);

-- Location: LCFF_X32_Y25_N31
\M1_unit|FIR_unit|U_SReg[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_SReg~42_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	ena => \M1_unit|FIR_unit|U_SReg[2][6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_SReg[1][7]~regout\);

-- Location: LCFF_X33_Y23_N5
\M1_unit|FIR_unit|U_SReg[2][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_SReg~25_combout\,
	sdata => \M1_unit|FIR_unit|U_SReg[1][7]~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => \M1_unit|line_start~regout\,
	ena => \M1_unit|FIR_unit|U_SReg[2][6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_SReg[2][7]~regout\);

-- Location: LCFF_X33_Y23_N17
\M1_unit|FIR_unit|U_SReg[3][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_SReg~24_combout\,
	sdata => \M1_unit|FIR_unit|U_SReg[2][7]~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => \M1_unit|line_start~regout\,
	ena => \M1_unit|FIR_unit|U_SReg[2][6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_SReg[3][7]~regout\);

-- Location: LCCOMB_X34_Y22_N4
\M1_unit|FIR_unit|Add0~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~74_combout\ = (\M1_unit|FIR_unit|sel_mul_in.11~regout\ & ((\M1_unit|FIR_unit|U_V~regout\ & (\M1_unit|FIR_unit|V_SReg[3][7]~regout\)) # (!\M1_unit|FIR_unit|U_V~regout\ & ((\M1_unit|FIR_unit|U_SReg[3][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	datab => \M1_unit|FIR_unit|U_V~regout\,
	datac => \M1_unit|FIR_unit|V_SReg[3][7]~regout\,
	datad => \M1_unit|FIR_unit|U_SReg[3][7]~regout\,
	combout => \M1_unit|FIR_unit|Add0~74_combout\);

-- Location: LCCOMB_X35_Y22_N26
\M1_unit|FIR_unit|V_SReg~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg~52_combout\ = (\M1_unit|line_start~regout\ & (\M1_unit|FIR_unit|V_SReg[3][7]~regout\)) # (!\M1_unit|line_start~regout\ & ((\M1_unit|FIR_unit|V_SReg[2][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|V_SReg[3][7]~regout\,
	datac => \M1_unit|FIR_unit|V_SReg[2][7]~regout\,
	datad => \M1_unit|line_start~regout\,
	combout => \M1_unit|FIR_unit|V_SReg~52_combout\);

-- Location: LCFF_X35_Y22_N27
\M1_unit|FIR_unit|V_SReg[4][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|V_SReg~52_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	ena => \M1_unit|FIR_unit|V_SReg[5][2]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_SReg[4][7]~regout\);

-- Location: LCCOMB_X35_Y22_N24
\M1_unit|FIR_unit|V_SReg~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg~51_combout\ = (\M1_unit|line_start~regout\ & (\M1_unit|FIR_unit|V_SReg[4][7]~regout\)) # (!\M1_unit|line_start~regout\ & ((\M1_unit|FIR_unit|V_SReg[3][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|V_SReg[4][7]~regout\,
	datac => \M1_unit|FIR_unit|V_SReg[3][7]~regout\,
	datad => \M1_unit|line_start~regout\,
	combout => \M1_unit|FIR_unit|V_SReg~51_combout\);

-- Location: LCFF_X35_Y22_N25
\M1_unit|FIR_unit|V_SReg[5][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|V_SReg~51_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	ena => \M1_unit|FIR_unit|V_SReg[5][2]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_SReg[5][7]~regout\);

-- Location: LCCOMB_X34_Y22_N22
\M1_unit|FIR_unit|Add0~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~76_combout\ = (\M1_unit|FIR_unit|Add0~75_combout\ & (((\M1_unit|FIR_unit|V_SReg[4][7]~regout\)) # (!\M1_unit|FIR_unit|U_V~regout\))) # (!\M1_unit|FIR_unit|Add0~75_combout\ & (\M1_unit|FIR_unit|U_V~regout\ & 
-- ((\M1_unit|FIR_unit|V_SReg[5][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Add0~75_combout\,
	datab => \M1_unit|FIR_unit|U_V~regout\,
	datac => \M1_unit|FIR_unit|V_SReg[4][7]~regout\,
	datad => \M1_unit|FIR_unit|V_SReg[5][7]~regout\,
	combout => \M1_unit|FIR_unit|Add0~76_combout\);

-- Location: LCCOMB_X34_Y22_N0
\M1_unit|FIR_unit|Add0~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~77_combout\ = (\M1_unit|FIR_unit|Add0~74_combout\) # ((!\M1_unit|FIR_unit|sel_mul_in.11~regout\ & \M1_unit|FIR_unit|Add0~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|Add0~74_combout\,
	datac => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	datad => \M1_unit|FIR_unit|Add0~76_combout\,
	combout => \M1_unit|FIR_unit|Add0~77_combout\);

-- Location: LCCOMB_X34_Y23_N16
\M1_unit|FIR_unit|Add0~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~78_combout\ = (\M1_unit|FIR_unit|Add0~73_combout\ & ((\M1_unit|FIR_unit|Add0~77_combout\ & (\M1_unit|FIR_unit|Add0~69\ & VCC)) # (!\M1_unit|FIR_unit|Add0~77_combout\ & (!\M1_unit|FIR_unit|Add0~69\)))) # 
-- (!\M1_unit|FIR_unit|Add0~73_combout\ & ((\M1_unit|FIR_unit|Add0~77_combout\ & (!\M1_unit|FIR_unit|Add0~69\)) # (!\M1_unit|FIR_unit|Add0~77_combout\ & ((\M1_unit|FIR_unit|Add0~69\) # (GND)))))
-- \M1_unit|FIR_unit|Add0~79\ = CARRY((\M1_unit|FIR_unit|Add0~73_combout\ & (!\M1_unit|FIR_unit|Add0~77_combout\ & !\M1_unit|FIR_unit|Add0~69\)) # (!\M1_unit|FIR_unit|Add0~73_combout\ & ((!\M1_unit|FIR_unit|Add0~69\) # 
-- (!\M1_unit|FIR_unit|Add0~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Add0~73_combout\,
	datab => \M1_unit|FIR_unit|Add0~77_combout\,
	datad => VCC,
	cin => \M1_unit|FIR_unit|Add0~69\,
	combout => \M1_unit|FIR_unit|Add0~78_combout\,
	cout => \M1_unit|FIR_unit|Add0~79\);

-- Location: LCCOMB_X34_Y23_N18
\M1_unit|FIR_unit|Add0~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add0~80_combout\ = !\M1_unit|FIR_unit|Add0~79\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \M1_unit|FIR_unit|Add0~79\,
	combout => \M1_unit|FIR_unit|Add0~80_combout\);

-- Location: DSPMULT_X39_Y23_N0
\M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M1_unit|FIR_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X40_Y23_N2
\M1_unit|FIR_unit|Add7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add7~2_combout\ = (\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT1\ & ((\M1_unit|FIR_unit|FIR_accum\(1) & (!\M1_unit|FIR_unit|Add7~1\)) # (!\M1_unit|FIR_unit|FIR_accum\(1) & ((\M1_unit|FIR_unit|Add7~1\) # (GND))))) # 
-- (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT1\ & ((\M1_unit|FIR_unit|FIR_accum\(1) & (\M1_unit|FIR_unit|Add7~1\ & VCC)) # (!\M1_unit|FIR_unit|FIR_accum\(1) & (!\M1_unit|FIR_unit|Add7~1\))))
-- \M1_unit|FIR_unit|Add7~3\ = CARRY((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT1\ & ((!\M1_unit|FIR_unit|Add7~1\) # (!\M1_unit|FIR_unit|FIR_accum\(1)))) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT1\ & 
-- (!\M1_unit|FIR_unit|FIR_accum\(1) & !\M1_unit|FIR_unit|Add7~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT1\,
	datab => \M1_unit|FIR_unit|FIR_accum\(1),
	datad => VCC,
	cin => \M1_unit|FIR_unit|Add7~1\,
	combout => \M1_unit|FIR_unit|Add7~2_combout\,
	cout => \M1_unit|FIR_unit|Add7~3\);

-- Location: LCCOMB_X41_Y23_N10
\M1_unit|FIR_unit|FIR_accum[1]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|FIR_accum[1]~15_combout\ = (\M1_unit|FIR_unit|sel_mul_in.10~regout\ & ((\M1_unit|FIR_unit|Add7~2_combout\))) # (!\M1_unit|FIR_unit|sel_mul_in.10~regout\ & (\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT1\,
	datab => \M1_unit|FIR_unit|sel_mul_in.10~regout\,
	datad => \M1_unit|FIR_unit|Add7~2_combout\,
	combout => \M1_unit|FIR_unit|FIR_accum[1]~15_combout\);

-- Location: LCCOMB_X41_Y23_N28
\M1_unit|FIR_unit|FIR_accum[0]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|FIR_accum[0]~16_combout\ = (\M1_unit|FIR_unit|sel_mul_in.10~regout\ & (\M1_unit|FIR_unit|Add7~0_combout\)) # (!\M1_unit|FIR_unit|sel_mul_in.10~regout\ & ((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~dataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Add7~0_combout\,
	datab => \M1_unit|FIR_unit|sel_mul_in.10~regout\,
	datad => \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~dataout\,
	combout => \M1_unit|FIR_unit|FIR_accum[0]~16_combout\);

-- Location: LCCOMB_X42_Y23_N0
\M1_unit|FIR_unit|Add8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add8~0_combout\ = (\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~dataout\ & (\M1_unit|FIR_unit|FIR_accum\(0) $ (VCC))) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~dataout\ & (\M1_unit|FIR_unit|FIR_accum\(0) & VCC))
-- \M1_unit|FIR_unit|Add8~1\ = CARRY((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~dataout\ & \M1_unit|FIR_unit|FIR_accum\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~dataout\,
	datab => \M1_unit|FIR_unit|FIR_accum\(0),
	datad => VCC,
	combout => \M1_unit|FIR_unit|Add8~0_combout\,
	cout => \M1_unit|FIR_unit|Add8~1\);

-- Location: LCFF_X41_Y23_N29
\M1_unit|FIR_unit|FIR_accum[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|FIR_accum[0]~16_combout\,
	sdata => \M1_unit|FIR_unit|Add8~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_accum\(0));

-- Location: LCCOMB_X42_Y23_N2
\M1_unit|FIR_unit|Add8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add8~2_combout\ = (\M1_unit|FIR_unit|FIR_accum\(1) & ((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT1\ & (\M1_unit|FIR_unit|Add8~1\ & VCC)) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT1\ & 
-- (!\M1_unit|FIR_unit|Add8~1\)))) # (!\M1_unit|FIR_unit|FIR_accum\(1) & ((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT1\ & (!\M1_unit|FIR_unit|Add8~1\)) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT1\ & ((\M1_unit|FIR_unit|Add8~1\) 
-- # (GND)))))
-- \M1_unit|FIR_unit|Add8~3\ = CARRY((\M1_unit|FIR_unit|FIR_accum\(1) & (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT1\ & !\M1_unit|FIR_unit|Add8~1\)) # (!\M1_unit|FIR_unit|FIR_accum\(1) & ((!\M1_unit|FIR_unit|Add8~1\) # 
-- (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|FIR_accum\(1),
	datab => \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT1\,
	datad => VCC,
	cin => \M1_unit|FIR_unit|Add8~1\,
	combout => \M1_unit|FIR_unit|Add8~2_combout\,
	cout => \M1_unit|FIR_unit|Add8~3\);

-- Location: LCFF_X41_Y23_N11
\M1_unit|FIR_unit|FIR_accum[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|FIR_accum[1]~15_combout\,
	sdata => \M1_unit|FIR_unit|Add8~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_accum\(1));

-- Location: LCCOMB_X40_Y23_N4
\M1_unit|FIR_unit|Add7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add7~4_combout\ = ((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT2\ $ (\M1_unit|FIR_unit|FIR_accum\(2) $ (\M1_unit|FIR_unit|Add7~3\)))) # (GND)
-- \M1_unit|FIR_unit|Add7~5\ = CARRY((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT2\ & (\M1_unit|FIR_unit|FIR_accum\(2) & !\M1_unit|FIR_unit|Add7~3\)) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT2\ & 
-- ((\M1_unit|FIR_unit|FIR_accum\(2)) # (!\M1_unit|FIR_unit|Add7~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT2\,
	datab => \M1_unit|FIR_unit|FIR_accum\(2),
	datad => VCC,
	cin => \M1_unit|FIR_unit|Add7~3\,
	combout => \M1_unit|FIR_unit|Add7~4_combout\,
	cout => \M1_unit|FIR_unit|Add7~5\);

-- Location: LCCOMB_X41_Y23_N24
\M1_unit|FIR_unit|FIR_accum[2]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|FIR_accum[2]~14_combout\ = (\M1_unit|FIR_unit|sel_mul_in.10~regout\ & (\M1_unit|FIR_unit|Add7~4_combout\)) # (!\M1_unit|FIR_unit|sel_mul_in.10~regout\ & ((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|sel_mul_in.10~regout\,
	datab => \M1_unit|FIR_unit|Add7~4_combout\,
	datad => \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT2\,
	combout => \M1_unit|FIR_unit|FIR_accum[2]~14_combout\);

-- Location: LCCOMB_X42_Y23_N4
\M1_unit|FIR_unit|Add8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add8~4_combout\ = ((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT2\ $ (\M1_unit|FIR_unit|FIR_accum\(2) $ (!\M1_unit|FIR_unit|Add8~3\)))) # (GND)
-- \M1_unit|FIR_unit|Add8~5\ = CARRY((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT2\ & ((\M1_unit|FIR_unit|FIR_accum\(2)) # (!\M1_unit|FIR_unit|Add8~3\))) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT2\ & 
-- (\M1_unit|FIR_unit|FIR_accum\(2) & !\M1_unit|FIR_unit|Add8~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT2\,
	datab => \M1_unit|FIR_unit|FIR_accum\(2),
	datad => VCC,
	cin => \M1_unit|FIR_unit|Add8~3\,
	combout => \M1_unit|FIR_unit|Add8~4_combout\,
	cout => \M1_unit|FIR_unit|Add8~5\);

-- Location: LCFF_X41_Y23_N25
\M1_unit|FIR_unit|FIR_accum[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|FIR_accum[2]~14_combout\,
	sdata => \M1_unit|FIR_unit|Add8~4_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_accum\(2));

-- Location: LCCOMB_X40_Y23_N8
\M1_unit|FIR_unit|Add7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add7~8_combout\ = ((\M1_unit|FIR_unit|FIR_accum\(4) $ (\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT4\ $ (\M1_unit|FIR_unit|Add7~7\)))) # (GND)
-- \M1_unit|FIR_unit|Add7~9\ = CARRY((\M1_unit|FIR_unit|FIR_accum\(4) & ((!\M1_unit|FIR_unit|Add7~7\) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT4\))) # (!\M1_unit|FIR_unit|FIR_accum\(4) & 
-- (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT4\ & !\M1_unit|FIR_unit|Add7~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|FIR_accum\(4),
	datab => \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT4\,
	datad => VCC,
	cin => \M1_unit|FIR_unit|Add7~7\,
	combout => \M1_unit|FIR_unit|Add7~8_combout\,
	cout => \M1_unit|FIR_unit|Add7~9\);

-- Location: LCCOMB_X40_Y23_N10
\M1_unit|FIR_unit|Add7~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add7~10_combout\ = (\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT5\ & ((\M1_unit|FIR_unit|FIR_accum\(5) & (!\M1_unit|FIR_unit|Add7~9\)) # (!\M1_unit|FIR_unit|FIR_accum\(5) & ((\M1_unit|FIR_unit|Add7~9\) # (GND))))) # 
-- (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT5\ & ((\M1_unit|FIR_unit|FIR_accum\(5) & (\M1_unit|FIR_unit|Add7~9\ & VCC)) # (!\M1_unit|FIR_unit|FIR_accum\(5) & (!\M1_unit|FIR_unit|Add7~9\))))
-- \M1_unit|FIR_unit|Add7~11\ = CARRY((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT5\ & ((!\M1_unit|FIR_unit|Add7~9\) # (!\M1_unit|FIR_unit|FIR_accum\(5)))) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT5\ & 
-- (!\M1_unit|FIR_unit|FIR_accum\(5) & !\M1_unit|FIR_unit|Add7~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT5\,
	datab => \M1_unit|FIR_unit|FIR_accum\(5),
	datad => VCC,
	cin => \M1_unit|FIR_unit|Add7~9\,
	combout => \M1_unit|FIR_unit|Add7~10_combout\,
	cout => \M1_unit|FIR_unit|Add7~11\);

-- Location: LCCOMB_X41_Y23_N18
\M1_unit|FIR_unit|FIR_accum[5]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|FIR_accum[5]~11_combout\ = (\M1_unit|FIR_unit|sel_mul_in.10~regout\ & ((\M1_unit|FIR_unit|Add7~10_combout\))) # (!\M1_unit|FIR_unit|sel_mul_in.10~regout\ & (\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT5\,
	datab => \M1_unit|FIR_unit|sel_mul_in.10~regout\,
	datad => \M1_unit|FIR_unit|Add7~10_combout\,
	combout => \M1_unit|FIR_unit|FIR_accum[5]~11_combout\);

-- Location: LCCOMB_X41_Y23_N4
\M1_unit|FIR_unit|FIR_accum[4]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|FIR_accum[4]~12_combout\ = (\M1_unit|FIR_unit|sel_mul_in.10~regout\ & ((\M1_unit|FIR_unit|Add7~8_combout\))) # (!\M1_unit|FIR_unit|sel_mul_in.10~regout\ & (\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT4\,
	datab => \M1_unit|FIR_unit|sel_mul_in.10~regout\,
	datad => \M1_unit|FIR_unit|Add7~8_combout\,
	combout => \M1_unit|FIR_unit|FIR_accum[4]~12_combout\);

-- Location: LCCOMB_X42_Y23_N8
\M1_unit|FIR_unit|Add8~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add8~8_combout\ = ((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT4\ $ (\M1_unit|FIR_unit|FIR_accum\(4) $ (!\M1_unit|FIR_unit|Add8~7\)))) # (GND)
-- \M1_unit|FIR_unit|Add8~9\ = CARRY((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT4\ & ((\M1_unit|FIR_unit|FIR_accum\(4)) # (!\M1_unit|FIR_unit|Add8~7\))) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT4\ & 
-- (\M1_unit|FIR_unit|FIR_accum\(4) & !\M1_unit|FIR_unit|Add8~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT4\,
	datab => \M1_unit|FIR_unit|FIR_accum\(4),
	datad => VCC,
	cin => \M1_unit|FIR_unit|Add8~7\,
	combout => \M1_unit|FIR_unit|Add8~8_combout\,
	cout => \M1_unit|FIR_unit|Add8~9\);

-- Location: LCFF_X41_Y23_N5
\M1_unit|FIR_unit|FIR_accum[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|FIR_accum[4]~12_combout\,
	sdata => \M1_unit|FIR_unit|Add8~8_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_accum\(4));

-- Location: LCCOMB_X42_Y23_N10
\M1_unit|FIR_unit|Add8~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add8~10_combout\ = (\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT5\ & ((\M1_unit|FIR_unit|FIR_accum\(5) & (\M1_unit|FIR_unit|Add8~9\ & VCC)) # (!\M1_unit|FIR_unit|FIR_accum\(5) & (!\M1_unit|FIR_unit|Add8~9\)))) # 
-- (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT5\ & ((\M1_unit|FIR_unit|FIR_accum\(5) & (!\M1_unit|FIR_unit|Add8~9\)) # (!\M1_unit|FIR_unit|FIR_accum\(5) & ((\M1_unit|FIR_unit|Add8~9\) # (GND)))))
-- \M1_unit|FIR_unit|Add8~11\ = CARRY((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT5\ & (!\M1_unit|FIR_unit|FIR_accum\(5) & !\M1_unit|FIR_unit|Add8~9\)) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT5\ & ((!\M1_unit|FIR_unit|Add8~9\) 
-- # (!\M1_unit|FIR_unit|FIR_accum\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT5\,
	datab => \M1_unit|FIR_unit|FIR_accum\(5),
	datad => VCC,
	cin => \M1_unit|FIR_unit|Add8~9\,
	combout => \M1_unit|FIR_unit|Add8~10_combout\,
	cout => \M1_unit|FIR_unit|Add8~11\);

-- Location: LCFF_X41_Y23_N19
\M1_unit|FIR_unit|FIR_accum[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|FIR_accum[5]~11_combout\,
	sdata => \M1_unit|FIR_unit|Add8~10_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_accum\(5));

-- Location: LCCOMB_X40_Y23_N12
\M1_unit|FIR_unit|Add7~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add7~12_combout\ = ((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT6\ $ (\M1_unit|FIR_unit|FIR_accum\(6) $ (\M1_unit|FIR_unit|Add7~11\)))) # (GND)
-- \M1_unit|FIR_unit|Add7~13\ = CARRY((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT6\ & (\M1_unit|FIR_unit|FIR_accum\(6) & !\M1_unit|FIR_unit|Add7~11\)) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT6\ & 
-- ((\M1_unit|FIR_unit|FIR_accum\(6)) # (!\M1_unit|FIR_unit|Add7~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT6\,
	datab => \M1_unit|FIR_unit|FIR_accum\(6),
	datad => VCC,
	cin => \M1_unit|FIR_unit|Add7~11\,
	combout => \M1_unit|FIR_unit|Add7~12_combout\,
	cout => \M1_unit|FIR_unit|Add7~13\);

-- Location: LCCOMB_X44_Y23_N18
\M1_unit|FIR_unit|FIR_accum[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|FIR_accum[6]~10_combout\ = (\M1_unit|FIR_unit|sel_mul_in.10~regout\ & ((\M1_unit|FIR_unit|Add7~12_combout\))) # (!\M1_unit|FIR_unit|sel_mul_in.10~regout\ & (\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT6\,
	datab => \M1_unit|FIR_unit|sel_mul_in.10~regout\,
	datad => \M1_unit|FIR_unit|Add7~12_combout\,
	combout => \M1_unit|FIR_unit|FIR_accum[6]~10_combout\);

-- Location: LCCOMB_X42_Y23_N12
\M1_unit|FIR_unit|Add8~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add8~12_combout\ = ((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT6\ $ (\M1_unit|FIR_unit|FIR_accum\(6) $ (!\M1_unit|FIR_unit|Add8~11\)))) # (GND)
-- \M1_unit|FIR_unit|Add8~13\ = CARRY((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT6\ & ((\M1_unit|FIR_unit|FIR_accum\(6)) # (!\M1_unit|FIR_unit|Add8~11\))) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT6\ & 
-- (\M1_unit|FIR_unit|FIR_accum\(6) & !\M1_unit|FIR_unit|Add8~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT6\,
	datab => \M1_unit|FIR_unit|FIR_accum\(6),
	datad => VCC,
	cin => \M1_unit|FIR_unit|Add8~11\,
	combout => \M1_unit|FIR_unit|Add8~12_combout\,
	cout => \M1_unit|FIR_unit|Add8~13\);

-- Location: LCFF_X44_Y23_N19
\M1_unit|FIR_unit|FIR_accum[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|FIR_accum[6]~10_combout\,
	sdata => \M1_unit|FIR_unit|Add8~12_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_accum\(6));

-- Location: LCCOMB_X40_Y23_N14
\M1_unit|FIR_unit|Add7~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add7~14_combout\ = (\M1_unit|FIR_unit|FIR_accum\(7) & ((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT7\ & ((\M1_unit|FIR_unit|Add7~13\) # (GND))) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT7\ & 
-- (!\M1_unit|FIR_unit|Add7~13\)))) # (!\M1_unit|FIR_unit|FIR_accum\(7) & ((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT7\ & (!\M1_unit|FIR_unit|Add7~13\)) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT7\ & (\M1_unit|FIR_unit|Add7~13\ 
-- & VCC))))
-- \M1_unit|FIR_unit|Add7~15\ = CARRY((\M1_unit|FIR_unit|FIR_accum\(7) & ((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT7\) # (!\M1_unit|FIR_unit|Add7~13\))) # (!\M1_unit|FIR_unit|FIR_accum\(7) & 
-- (\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT7\ & !\M1_unit|FIR_unit|Add7~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|FIR_accum\(7),
	datab => \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT7\,
	datad => VCC,
	cin => \M1_unit|FIR_unit|Add7~13\,
	combout => \M1_unit|FIR_unit|Add7~14_combout\,
	cout => \M1_unit|FIR_unit|Add7~15\);

-- Location: LCCOMB_X40_Y23_N16
\M1_unit|FIR_unit|Add7~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add7~16_combout\ = ((\M1_unit|FIR_unit|FIR_accum\(8) $ (\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT8\ $ (\M1_unit|FIR_unit|Add7~15\)))) # (GND)
-- \M1_unit|FIR_unit|Add7~17\ = CARRY((\M1_unit|FIR_unit|FIR_accum\(8) & ((!\M1_unit|FIR_unit|Add7~15\) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT8\))) # (!\M1_unit|FIR_unit|FIR_accum\(8) & 
-- (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT8\ & !\M1_unit|FIR_unit|Add7~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|FIR_accum\(8),
	datab => \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT8\,
	datad => VCC,
	cin => \M1_unit|FIR_unit|Add7~15\,
	combout => \M1_unit|FIR_unit|Add7~16_combout\,
	cout => \M1_unit|FIR_unit|Add7~17\);

-- Location: LCCOMB_X41_Y23_N16
\M1_unit|FIR_unit|FIR_accum[8]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|FIR_accum[8]~0_combout\ = (\M1_unit|FIR_unit|sel_mul_in.10~regout\ & ((\M1_unit|FIR_unit|Add7~16_combout\))) # (!\M1_unit|FIR_unit|sel_mul_in.10~regout\ & (\M1_unit|FIR_unit|Add6~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Add6~2_combout\,
	datab => \M1_unit|FIR_unit|sel_mul_in.10~regout\,
	datad => \M1_unit|FIR_unit|Add7~16_combout\,
	combout => \M1_unit|FIR_unit|FIR_accum[8]~0_combout\);

-- Location: LCFF_X41_Y23_N17
\M1_unit|FIR_unit|FIR_accum[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|FIR_accum[8]~0_combout\,
	sdata => \M1_unit|FIR_unit|FIR_accum_before[8]~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_accum\(8));

-- Location: LCCOMB_X42_Y23_N14
\M1_unit|FIR_unit|Add8~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add8~14_combout\ = (\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT7\ & ((\M1_unit|FIR_unit|FIR_accum\(7) & (!\M1_unit|FIR_unit|Add8~13\)) # (!\M1_unit|FIR_unit|FIR_accum\(7) & (\M1_unit|FIR_unit|Add8~13\ & VCC)))) # 
-- (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT7\ & ((\M1_unit|FIR_unit|FIR_accum\(7) & ((\M1_unit|FIR_unit|Add8~13\) # (GND))) # (!\M1_unit|FIR_unit|FIR_accum\(7) & (!\M1_unit|FIR_unit|Add8~13\))))
-- \M1_unit|FIR_unit|Add8~15\ = CARRY((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT7\ & (\M1_unit|FIR_unit|FIR_accum\(7) & !\M1_unit|FIR_unit|Add8~13\)) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT7\ & 
-- ((\M1_unit|FIR_unit|FIR_accum\(7)) # (!\M1_unit|FIR_unit|Add8~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT7\,
	datab => \M1_unit|FIR_unit|FIR_accum\(7),
	datad => VCC,
	cin => \M1_unit|FIR_unit|Add8~13\,
	combout => \M1_unit|FIR_unit|Add8~14_combout\,
	cout => \M1_unit|FIR_unit|Add8~15\);

-- Location: LCCOMB_X43_Y23_N6
\M1_unit|FIR_unit|Add6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add6~0_combout\ = \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT7\ $ (VCC)
-- \M1_unit|FIR_unit|Add6~1\ = CARRY(\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT7\,
	datad => VCC,
	combout => \M1_unit|FIR_unit|Add6~0_combout\,
	cout => \M1_unit|FIR_unit|Add6~1\);

-- Location: LCCOMB_X43_Y22_N0
\M1_unit|FIR_unit|Selector33~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Selector33~0_combout\ = (!\M1_unit|FIR_unit|sel_mul_in.11~regout\ & ((\M1_unit|FIR_unit|sel_mul_in.10~regout\ & (\M1_unit|FIR_unit|Add7~14_combout\)) # (!\M1_unit|FIR_unit|sel_mul_in.10~regout\ & ((\M1_unit|FIR_unit|Add6~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	datab => \M1_unit|FIR_unit|Add7~14_combout\,
	datac => \M1_unit|FIR_unit|sel_mul_in.10~regout\,
	datad => \M1_unit|FIR_unit|Add6~0_combout\,
	combout => \M1_unit|FIR_unit|Selector33~0_combout\);

-- Location: LCCOMB_X43_Y22_N26
\M1_unit|FIR_unit|Selector33~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Selector33~1_combout\ = (!\M1_unit|FIR_unit|Selector33~0_combout\ & ((!\M1_unit|FIR_unit|Add8~14_combout\) # (!\M1_unit|FIR_unit|sel_mul_in.11~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	datac => \M1_unit|FIR_unit|Add8~14_combout\,
	datad => \M1_unit|FIR_unit|Selector33~0_combout\,
	combout => \M1_unit|FIR_unit|Selector33~1_combout\);

-- Location: LCFF_X43_Y22_N27
\M1_unit|FIR_unit|FIR_accum[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|Selector33~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_accum\(7));

-- Location: LCCOMB_X42_Y23_N16
\M1_unit|FIR_unit|FIR_accum_before[8]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|FIR_accum_before[8]~0_combout\ = ((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT8\ $ (\M1_unit|FIR_unit|FIR_accum\(8) $ (!\M1_unit|FIR_unit|Add8~15\)))) # (GND)
-- \M1_unit|FIR_unit|FIR_accum_before[8]~1\ = CARRY((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT8\ & ((\M1_unit|FIR_unit|FIR_accum\(8)) # (!\M1_unit|FIR_unit|Add8~15\))) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT8\ & 
-- (\M1_unit|FIR_unit|FIR_accum\(8) & !\M1_unit|FIR_unit|Add8~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT8\,
	datab => \M1_unit|FIR_unit|FIR_accum\(8),
	datad => VCC,
	cin => \M1_unit|FIR_unit|Add8~15\,
	combout => \M1_unit|FIR_unit|FIR_accum_before[8]~0_combout\,
	cout => \M1_unit|FIR_unit|FIR_accum_before[8]~1\);

-- Location: LCCOMB_X33_Y25_N10
\M1_unit|FIR_unit|FIR_BUFF_U[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|FIR_BUFF_U[0]~0_combout\ = (!\M1_unit|FIR_unit|U_V~regout\ & (\M1_unit|FIR_unit|sel_mul_in.11~regout\ & \M1_unit|line_start~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_V~regout\,
	datac => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	datad => \M1_unit|line_start~regout\,
	combout => \M1_unit|FIR_unit|FIR_BUFF_U[0]~0_combout\);

-- Location: LCFF_X42_Y23_N17
\M1_unit|FIR_unit|FIR_BUFF_U[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|FIR_accum_before[8]~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|FIR_unit|FIR_BUFF_U[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_BUFF_U\(0));

-- Location: LCCOMB_X38_Y26_N26
\M1_unit|Selector231~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector231~0_combout\ = (\M1_unit|state.S_END_LINE_2~regout\ & (((\M1_unit|FIR_unit|FIR_BUFF_U\(0))))) # (!\M1_unit|state.S_END_LINE_2~regout\ & ((\M1_unit|state.S_RUN_2~regout\ & ((\M1_unit|FIR_unit|FIR_BUFF_U\(0)))) # 
-- (!\M1_unit|state.S_RUN_2~regout\ & (\M1_unit|FIR_unit|U_SReg[4][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_END_LINE_2~regout\,
	datab => \M1_unit|state.S_RUN_2~regout\,
	datac => \M1_unit|FIR_unit|U_SReg[4][0]~regout\,
	datad => \M1_unit|FIR_unit|FIR_BUFF_U\(0),
	combout => \M1_unit|Selector231~0_combout\);

-- Location: LCCOMB_X43_Y21_N12
\M1_unit|U_RGB[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_RGB[0]~0_combout\ = (!\resetn~0_combout\ & ((\M1_unit|state.S_END_LINE_5~regout\ & ((!\M1_unit|read_end_Y~regout\))) # (!\M1_unit|state.S_END_LINE_5~regout\ & (!\M1_unit|WideOr55~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr55~0_combout\,
	datab => \resetn~0_combout\,
	datac => \M1_unit|read_end_Y~regout\,
	datad => \M1_unit|state.S_END_LINE_5~regout\,
	combout => \M1_unit|U_RGB[0]~0_combout\);

-- Location: LCFF_X38_Y26_N27
\M1_unit|U_RGB[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector231~0_combout\,
	ena => \M1_unit|U_RGB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_RGB\(0));

-- Location: LCCOMB_X43_Y22_N16
\M1_unit|Selector45~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector45~0_combout\ = (\M1_unit|state.S_M1_IDLE~regout\ & ((\M1_unit|state.S_END_LINE_7~regout\))) # (!\M1_unit|state.S_M1_IDLE~regout\ & (\M1_start~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|state.S_M1_IDLE~regout\,
	datac => \M1_start~regout\,
	datad => \M1_unit|state.S_END_LINE_7~regout\,
	combout => \M1_unit|Selector45~0_combout\);

-- Location: LCCOMB_X40_Y24_N20
\M1_unit|Selector48~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector48~0_combout\ = (\M1_unit|state.S_START_LINE_9~regout\) # ((!\M1_unit|Selector45~0_combout\ & \M1_unit|enable_RGB~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Selector45~0_combout\,
	datac => \M1_unit|enable_RGB~regout\,
	datad => \M1_unit|state.S_START_LINE_9~regout\,
	combout => \M1_unit|Selector48~0_combout\);

-- Location: LCFF_X40_Y24_N21
\M1_unit|enable_RGB\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector48~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|enable_RGB~regout\);

-- Location: LCCOMB_X40_Y26_N0
\M1_unit|RGB_unit|sel_rgb_mul~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|sel_rgb_mul~7_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & \M1_unit|enable_RGB~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	datac => \M1_unit|enable_RGB~regout\,
	combout => \M1_unit|RGB_unit|sel_rgb_mul~7_combout\);

-- Location: LCFF_X40_Y26_N1
\M1_unit|RGB_unit|sel_rgb_mul.10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|sel_rgb_mul~7_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\);

-- Location: LCCOMB_X33_Y22_N10
\M1_unit|FIR_unit|FIR_BUFF_V[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|FIR_BUFF_V[0]~0_combout\ = (\M1_unit|line_start~regout\ & (\M1_unit|FIR_unit|U_V~regout\ & \M1_unit|FIR_unit|sel_mul_in.11~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|line_start~regout\,
	datab => \M1_unit|FIR_unit|U_V~regout\,
	datac => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	combout => \M1_unit|FIR_unit|FIR_BUFF_V[0]~0_combout\);

-- Location: LCFF_X38_Y22_N17
\M1_unit|FIR_unit|FIR_BUFF_V[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|FIR_unit|FIR_accum_before[8]~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|FIR_unit|FIR_BUFF_V[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_BUFF_V\(0));

-- Location: LCCOMB_X38_Y22_N16
\M1_unit|Selector263~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector263~0_combout\ = (\M1_unit|state.S_RUN_2~regout\ & (((\M1_unit|FIR_unit|FIR_BUFF_V\(0))))) # (!\M1_unit|state.S_RUN_2~regout\ & ((\M1_unit|state.S_END_LINE_2~regout\ & ((\M1_unit|FIR_unit|FIR_BUFF_V\(0)))) # 
-- (!\M1_unit|state.S_END_LINE_2~regout\ & (\M1_unit|FIR_unit|V_SReg[3][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|V_SReg[3][0]~regout\,
	datab => \M1_unit|state.S_RUN_2~regout\,
	datac => \M1_unit|FIR_unit|FIR_BUFF_V\(0),
	datad => \M1_unit|state.S_END_LINE_2~regout\,
	combout => \M1_unit|Selector263~0_combout\);

-- Location: LCFF_X38_Y26_N31
\M1_unit|V_RGB[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector263~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_RGB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_RGB\(0));

-- Location: LCCOMB_X38_Y26_N24
\M1_unit|Selector199~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector199~0_combout\ = (\M1_unit|state.S_RUN_2~regout\ & (\M1_unit|Y_buff\(0))) # (!\M1_unit|state.S_RUN_2~regout\ & ((\M1_unit|state.S_END_LINE_2~regout\ & (\M1_unit|Y_buff\(0))) # (!\M1_unit|state.S_END_LINE_2~regout\ & 
-- ((\SRAM_unit|SRAM_read_data\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_buff\(0),
	datab => \SRAM_unit|SRAM_read_data\(8),
	datac => \M1_unit|state.S_RUN_2~regout\,
	datad => \M1_unit|state.S_END_LINE_2~regout\,
	combout => \M1_unit|Selector199~0_combout\);

-- Location: LCCOMB_X33_Y23_N28
\M1_unit|Y_RGB[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_RGB[0]~0_combout\ = (\SWITCH_I~combout\(17)) # (((\M1_unit|read_end_Y~regout\ & \M1_unit|state.S_END_LINE_4~regout\)) # (!\SRAM_unit|Clock_100_PLL_inst|altpll_component|_locked\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SWITCH_I~combout\(17),
	datab => \SRAM_unit|Clock_100_PLL_inst|altpll_component|_locked\,
	datac => \M1_unit|read_end_Y~regout\,
	datad => \M1_unit|state.S_END_LINE_4~regout\,
	combout => \M1_unit|Y_RGB[0]~0_combout\);

-- Location: LCCOMB_X36_Y24_N18
\M1_unit|WideOr53~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr53~0_combout\ = (!\M1_unit|state.S_RUN_4~regout\ & (!\M1_unit|state.S_END_LINE_4~regout\ & !\M1_unit|state.S_START_LINE_8~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_RUN_4~regout\,
	datac => \M1_unit|state.S_END_LINE_4~regout\,
	datad => \M1_unit|state.S_START_LINE_8~regout\,
	combout => \M1_unit|WideOr53~0_combout\);

-- Location: LCCOMB_X33_Y23_N12
\M1_unit|Y_RGB[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_RGB[0]~1_combout\ = (!\M1_unit|Y_RGB[0]~0_combout\ & ((\M1_unit|state.S_RUN_2~regout\) # ((\M1_unit|state.S_END_LINE_2~regout\) # (!\M1_unit|WideOr53~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_RUN_2~regout\,
	datab => \M1_unit|Y_RGB[0]~0_combout\,
	datac => \M1_unit|WideOr53~0_combout\,
	datad => \M1_unit|state.S_END_LINE_2~regout\,
	combout => \M1_unit|Y_RGB[0]~1_combout\);

-- Location: LCFF_X38_Y26_N25
\M1_unit|Y_RGB[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector199~0_combout\,
	ena => \M1_unit|Y_RGB[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_RGB\(0));

-- Location: LCCOMB_X38_Y26_N30
\M1_unit|RGB_unit|Selector31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Selector31~0_combout\ = (!\M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & ((\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & (\M1_unit|V_RGB\(0))) # (!\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & ((\M1_unit|Y_RGB\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	datab => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	datac => \M1_unit|V_RGB\(0),
	datad => \M1_unit|Y_RGB\(0),
	combout => \M1_unit|RGB_unit|Selector31~0_combout\);

-- Location: LCCOMB_X38_Y26_N4
\M1_unit|RGB_unit|Selector31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Selector31~1_combout\ = (\M1_unit|RGB_unit|Selector31~0_combout\) # ((\M1_unit|U_RGB\(0) & \M1_unit|RGB_unit|sel_rgb_mul.10~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_RGB\(0),
	datac => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	datad => \M1_unit|RGB_unit|Selector31~0_combout\,
	combout => \M1_unit|RGB_unit|Selector31~1_combout\);

-- Location: LCCOMB_X40_Y24_N18
\M1_unit|RGB_unit|sel_rgb_mul~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|sel_rgb_mul~8_combout\ = (!\M1_unit|RGB_unit|sel_rgb_mul.00~regout\ & \M1_unit|enable_RGB~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|sel_rgb_mul.00~regout\,
	datac => \M1_unit|enable_RGB~regout\,
	combout => \M1_unit|RGB_unit|sel_rgb_mul~8_combout\);

-- Location: LCFF_X40_Y24_N19
\M1_unit|RGB_unit|sel_rgb_mul.01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|sel_rgb_mul~8_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\);

-- Location: LCCOMB_X42_Y23_N18
\M1_unit|FIR_unit|FIR_accum_before[9]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|FIR_accum_before[9]~2_combout\ = (\M1_unit|FIR_unit|FIR_accum\(9) & ((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT9\ & (\M1_unit|FIR_unit|FIR_accum_before[8]~1\ & VCC)) # 
-- (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT9\ & (!\M1_unit|FIR_unit|FIR_accum_before[8]~1\)))) # (!\M1_unit|FIR_unit|FIR_accum\(9) & ((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT9\ & (!\M1_unit|FIR_unit|FIR_accum_before[8]~1\)) # 
-- (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT9\ & ((\M1_unit|FIR_unit|FIR_accum_before[8]~1\) # (GND)))))
-- \M1_unit|FIR_unit|FIR_accum_before[9]~3\ = CARRY((\M1_unit|FIR_unit|FIR_accum\(9) & (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT9\ & !\M1_unit|FIR_unit|FIR_accum_before[8]~1\)) # (!\M1_unit|FIR_unit|FIR_accum\(9) & 
-- ((!\M1_unit|FIR_unit|FIR_accum_before[8]~1\) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|FIR_accum\(9),
	datab => \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT9\,
	datad => VCC,
	cin => \M1_unit|FIR_unit|FIR_accum_before[8]~1\,
	combout => \M1_unit|FIR_unit|FIR_accum_before[9]~2_combout\,
	cout => \M1_unit|FIR_unit|FIR_accum_before[9]~3\);

-- Location: LCFF_X42_Y23_N19
\M1_unit|FIR_unit|FIR_BUFF_V[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|FIR_accum_before[9]~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|FIR_unit|FIR_BUFF_V[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_BUFF_V\(1));

-- Location: LCCOMB_X38_Y24_N18
\M1_unit|Selector262~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector262~0_combout\ = (\M1_unit|state.S_END_LINE_2~regout\ & (((\M1_unit|FIR_unit|FIR_BUFF_V\(1))))) # (!\M1_unit|state.S_END_LINE_2~regout\ & ((\M1_unit|state.S_RUN_2~regout\ & ((\M1_unit|FIR_unit|FIR_BUFF_V\(1)))) # 
-- (!\M1_unit|state.S_RUN_2~regout\ & (\M1_unit|FIR_unit|V_SReg[3][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|V_SReg[3][1]~regout\,
	datab => \M1_unit|FIR_unit|FIR_BUFF_V\(1),
	datac => \M1_unit|state.S_END_LINE_2~regout\,
	datad => \M1_unit|state.S_RUN_2~regout\,
	combout => \M1_unit|Selector262~0_combout\);

-- Location: LCFF_X38_Y24_N9
\M1_unit|V_RGB[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector262~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_RGB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_RGB\(1));

-- Location: LCCOMB_X38_Y24_N8
\M1_unit|RGB_unit|Selector30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Selector30~0_combout\ = (!\M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & ((\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & ((\M1_unit|V_RGB\(1)))) # (!\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & (\M1_unit|Y_RGB\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_RGB\(1),
	datab => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	datac => \M1_unit|V_RGB\(1),
	datad => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	combout => \M1_unit|RGB_unit|Selector30~0_combout\);

-- Location: LCCOMB_X41_Y23_N2
\M1_unit|FIR_unit|FIR_BUFF_U[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|FIR_BUFF_U[1]~feeder_combout\ = \M1_unit|FIR_unit|FIR_accum_before[9]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M1_unit|FIR_unit|FIR_accum_before[9]~2_combout\,
	combout => \M1_unit|FIR_unit|FIR_BUFF_U[1]~feeder_combout\);

-- Location: LCFF_X41_Y23_N3
\M1_unit|FIR_unit|FIR_BUFF_U[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|FIR_BUFF_U[1]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|FIR_unit|FIR_BUFF_U[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_BUFF_U\(1));

-- Location: LCCOMB_X38_Y24_N20
\M1_unit|Selector230~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector230~0_combout\ = (\M1_unit|state.S_END_LINE_2~regout\ & (((\M1_unit|FIR_unit|FIR_BUFF_U\(1))))) # (!\M1_unit|state.S_END_LINE_2~regout\ & ((\M1_unit|state.S_RUN_2~regout\ & ((\M1_unit|FIR_unit|FIR_BUFF_U\(1)))) # 
-- (!\M1_unit|state.S_RUN_2~regout\ & (\M1_unit|FIR_unit|U_SReg[4][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_SReg[4][1]~regout\,
	datab => \M1_unit|state.S_END_LINE_2~regout\,
	datac => \M1_unit|state.S_RUN_2~regout\,
	datad => \M1_unit|FIR_unit|FIR_BUFF_U\(1),
	combout => \M1_unit|Selector230~0_combout\);

-- Location: LCFF_X38_Y24_N21
\M1_unit|U_RGB[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector230~0_combout\,
	ena => \M1_unit|U_RGB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_RGB\(1));

-- Location: LCCOMB_X38_Y24_N30
\M1_unit|RGB_unit|Selector30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Selector30~1_combout\ = (\M1_unit|RGB_unit|Selector30~0_combout\) # ((\M1_unit|U_RGB\(1) & \M1_unit|RGB_unit|sel_rgb_mul.10~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_unit|Selector30~0_combout\,
	datac => \M1_unit|U_RGB\(1),
	datad => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	combout => \M1_unit|RGB_unit|Selector30~1_combout\);

-- Location: LCCOMB_X42_Y23_N20
\M1_unit|FIR_unit|FIR_accum_before[10]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|FIR_accum_before[10]~4_combout\ = ((\M1_unit|FIR_unit|FIR_accum\(10) $ (\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT10\ $ (!\M1_unit|FIR_unit|FIR_accum_before[9]~3\)))) # (GND)
-- \M1_unit|FIR_unit|FIR_accum_before[10]~5\ = CARRY((\M1_unit|FIR_unit|FIR_accum\(10) & ((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT10\) # (!\M1_unit|FIR_unit|FIR_accum_before[9]~3\))) # (!\M1_unit|FIR_unit|FIR_accum\(10) & 
-- (\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT10\ & !\M1_unit|FIR_unit|FIR_accum_before[9]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|FIR_accum\(10),
	datab => \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT10\,
	datad => VCC,
	cin => \M1_unit|FIR_unit|FIR_accum_before[9]~3\,
	combout => \M1_unit|FIR_unit|FIR_accum_before[10]~4_combout\,
	cout => \M1_unit|FIR_unit|FIR_accum_before[10]~5\);

-- Location: LCFF_X42_Y23_N21
\M1_unit|FIR_unit|FIR_BUFF_U[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|FIR_accum_before[10]~4_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|FIR_unit|FIR_BUFF_U[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_BUFF_U\(2));

-- Location: LCCOMB_X38_Y26_N18
\M1_unit|Selector229~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector229~0_combout\ = (\M1_unit|state.S_RUN_2~regout\ & (((\M1_unit|FIR_unit|FIR_BUFF_U\(2))))) # (!\M1_unit|state.S_RUN_2~regout\ & ((\M1_unit|state.S_END_LINE_2~regout\ & ((\M1_unit|FIR_unit|FIR_BUFF_U\(2)))) # 
-- (!\M1_unit|state.S_END_LINE_2~regout\ & (\M1_unit|FIR_unit|U_SReg[4][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_SReg[4][2]~regout\,
	datab => \M1_unit|FIR_unit|FIR_BUFF_U\(2),
	datac => \M1_unit|state.S_RUN_2~regout\,
	datad => \M1_unit|state.S_END_LINE_2~regout\,
	combout => \M1_unit|Selector229~0_combout\);

-- Location: LCFF_X38_Y26_N19
\M1_unit|U_RGB[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector229~0_combout\,
	ena => \M1_unit|U_RGB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_RGB\(2));

-- Location: LCFF_X38_Y22_N19
\M1_unit|FIR_unit|FIR_BUFF_V[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|FIR_unit|FIR_accum_before[10]~4_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|FIR_unit|FIR_BUFF_V[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_BUFF_V\(2));

-- Location: LCCOMB_X38_Y22_N18
\M1_unit|Selector261~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector261~0_combout\ = (\M1_unit|state.S_RUN_2~regout\ & (((\M1_unit|FIR_unit|FIR_BUFF_V\(2))))) # (!\M1_unit|state.S_RUN_2~regout\ & ((\M1_unit|state.S_END_LINE_2~regout\ & ((\M1_unit|FIR_unit|FIR_BUFF_V\(2)))) # 
-- (!\M1_unit|state.S_END_LINE_2~regout\ & (\M1_unit|FIR_unit|V_SReg[3][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|V_SReg[3][2]~regout\,
	datab => \M1_unit|state.S_RUN_2~regout\,
	datac => \M1_unit|FIR_unit|FIR_BUFF_V\(2),
	datad => \M1_unit|state.S_END_LINE_2~regout\,
	combout => \M1_unit|Selector261~0_combout\);

-- Location: LCFF_X38_Y26_N7
\M1_unit|V_RGB[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector261~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_RGB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_RGB\(2));

-- Location: LCCOMB_X38_Y26_N0
\M1_unit|Selector197~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector197~0_combout\ = (\M1_unit|state.S_RUN_2~regout\ & (\M1_unit|Y_buff\(2))) # (!\M1_unit|state.S_RUN_2~regout\ & ((\M1_unit|state.S_END_LINE_2~regout\ & (\M1_unit|Y_buff\(2))) # (!\M1_unit|state.S_END_LINE_2~regout\ & 
-- ((\SRAM_unit|SRAM_read_data\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_buff\(2),
	datab => \SRAM_unit|SRAM_read_data\(10),
	datac => \M1_unit|state.S_RUN_2~regout\,
	datad => \M1_unit|state.S_END_LINE_2~regout\,
	combout => \M1_unit|Selector197~0_combout\);

-- Location: LCFF_X38_Y26_N1
\M1_unit|Y_RGB[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector197~0_combout\,
	ena => \M1_unit|Y_RGB[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_RGB\(2));

-- Location: LCCOMB_X38_Y26_N6
\M1_unit|RGB_unit|Selector29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Selector29~0_combout\ = (!\M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & ((\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & (\M1_unit|V_RGB\(2))) # (!\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & ((\M1_unit|Y_RGB\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	datab => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	datac => \M1_unit|V_RGB\(2),
	datad => \M1_unit|Y_RGB\(2),
	combout => \M1_unit|RGB_unit|Selector29~0_combout\);

-- Location: LCCOMB_X38_Y26_N12
\M1_unit|RGB_unit|Selector29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Selector29~1_combout\ = (\M1_unit|RGB_unit|Selector29~0_combout\) # ((\M1_unit|U_RGB\(2) & \M1_unit|RGB_unit|sel_rgb_mul.10~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_RGB\(2),
	datac => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	datad => \M1_unit|RGB_unit|Selector29~0_combout\,
	combout => \M1_unit|RGB_unit|Selector29~1_combout\);

-- Location: LCCOMB_X33_Y23_N30
\M1_unit|FIR_unit|U_SReg~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_SReg~16_combout\ = (\M1_unit|enable_U~regout\ & (\M1_unit|FIR_unit|U_SReg[1][3]~regout\)) # (!\M1_unit|enable_U~regout\ & ((\SRAM_unit|SRAM_read_data\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_SReg[1][3]~regout\,
	datab => \SRAM_unit|SRAM_read_data\(11),
	datad => \M1_unit|enable_U~regout\,
	combout => \M1_unit|FIR_unit|U_SReg~16_combout\);

-- Location: LCCOMB_X33_Y23_N20
\M1_unit|FIR_unit|U_SReg~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_SReg~17_combout\ = (\M1_unit|enable_U~regout\ & (\M1_unit|FIR_unit|U_SReg[0][3]~regout\)) # (!\M1_unit|enable_U~regout\ & ((\SRAM_unit|SRAM_read_data\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_SReg[0][3]~regout\,
	datab => \SRAM_unit|SRAM_read_data\(11),
	datad => \M1_unit|enable_U~regout\,
	combout => \M1_unit|FIR_unit|U_SReg~17_combout\);

-- Location: LCFF_X31_Y24_N7
\M1_unit|FIR_unit|U_in_buffer[0][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_in_buffer~8_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|FIR_unit|U_in_buffer[1][7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_in_buffer[0][3]~regout\);

-- Location: LCCOMB_X31_Y24_N2
\M1_unit|FIR_unit|U_SReg~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_SReg~35_combout\ = (\M1_unit|cycle~regout\ & ((\M1_unit|FIR_unit|U_in_buffer[0][3]~regout\))) # (!\M1_unit|cycle~regout\ & (\M1_unit|FIR_unit|U_in_buffer[1][3]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_in_buffer[1][3]~regout\,
	datab => \M1_unit|cycle~regout\,
	datad => \M1_unit|FIR_unit|U_in_buffer[0][3]~regout\,
	combout => \M1_unit|FIR_unit|U_SReg~35_combout\);

-- Location: LCFF_X31_Y24_N3
\M1_unit|FIR_unit|U_SReg[0][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_SReg~35_combout\,
	sdata => \SRAM_unit|SRAM_read_data\(3),
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => \M1_unit|ALT_INV_line_start~regout\,
	ena => \M1_unit|FIR_unit|U_SReg[0][5]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_SReg[0][3]~regout\);

-- Location: LCCOMB_X32_Y25_N6
\M1_unit|FIR_unit|U_SReg~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_SReg~34_combout\ = (\M1_unit|line_start~regout\ & ((\M1_unit|FIR_unit|U_SReg[0][3]~regout\))) # (!\M1_unit|line_start~regout\ & (\SRAM_unit|SRAM_read_data\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SRAM_unit|SRAM_read_data\(11),
	datac => \M1_unit|FIR_unit|U_SReg[0][3]~regout\,
	datad => \M1_unit|line_start~regout\,
	combout => \M1_unit|FIR_unit|U_SReg~34_combout\);

-- Location: LCFF_X32_Y25_N7
\M1_unit|FIR_unit|U_SReg[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_SReg~34_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	ena => \M1_unit|FIR_unit|U_SReg[2][6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_SReg[1][3]~regout\);

-- Location: LCFF_X33_Y23_N21
\M1_unit|FIR_unit|U_SReg[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_SReg~17_combout\,
	sdata => \M1_unit|FIR_unit|U_SReg[1][3]~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => \M1_unit|line_start~regout\,
	ena => \M1_unit|FIR_unit|U_SReg[2][6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_SReg[2][3]~regout\);

-- Location: LCFF_X33_Y23_N31
\M1_unit|FIR_unit|U_SReg[3][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_SReg~16_combout\,
	sdata => \M1_unit|FIR_unit|U_SReg[2][3]~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => \M1_unit|line_start~regout\,
	ena => \M1_unit|FIR_unit|U_SReg[2][6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_SReg[3][3]~regout\);

-- Location: LCCOMB_X32_Y22_N30
\M1_unit|FIR_unit|U_SReg~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_SReg~4_combout\ = (\M1_unit|line_start~regout\ & ((\M1_unit|FIR_unit|U_SReg[3][3]~regout\))) # (!\M1_unit|line_start~regout\ & (\M1_unit|FIR_unit|U_SReg[2][3]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_SReg[2][3]~regout\,
	datab => \M1_unit|FIR_unit|U_SReg[3][3]~regout\,
	datad => \M1_unit|line_start~regout\,
	combout => \M1_unit|FIR_unit|U_SReg~4_combout\);

-- Location: LCFF_X32_Y22_N31
\M1_unit|FIR_unit|U_SReg[4][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_SReg~4_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	ena => \M1_unit|FIR_unit|U_SReg[5][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_SReg[4][3]~regout\);

-- Location: LCCOMB_X40_Y23_N22
\M1_unit|FIR_unit|Add7~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add7~22_combout\ = (\M1_unit|FIR_unit|FIR_accum\(11) & ((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT11\ & (!\M1_unit|FIR_unit|Add7~21\)) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT11\ & 
-- (\M1_unit|FIR_unit|Add7~21\ & VCC)))) # (!\M1_unit|FIR_unit|FIR_accum\(11) & ((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT11\ & ((\M1_unit|FIR_unit|Add7~21\) # (GND))) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT11\ & 
-- (!\M1_unit|FIR_unit|Add7~21\))))
-- \M1_unit|FIR_unit|Add7~23\ = CARRY((\M1_unit|FIR_unit|FIR_accum\(11) & (\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT11\ & !\M1_unit|FIR_unit|Add7~21\)) # (!\M1_unit|FIR_unit|FIR_accum\(11) & 
-- ((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT11\) # (!\M1_unit|FIR_unit|Add7~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|FIR_accum\(11),
	datab => \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT11\,
	datad => VCC,
	cin => \M1_unit|FIR_unit|Add7~21\,
	combout => \M1_unit|FIR_unit|Add7~22_combout\,
	cout => \M1_unit|FIR_unit|Add7~23\);

-- Location: LCCOMB_X44_Y23_N28
\M1_unit|FIR_unit|FIR_accum[11]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|FIR_accum[11]~3_combout\ = (\M1_unit|FIR_unit|sel_mul_in.10~regout\ & ((\M1_unit|FIR_unit|Add7~22_combout\))) # (!\M1_unit|FIR_unit|sel_mul_in.10~regout\ & (\M1_unit|FIR_unit|Add6~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Add6~8_combout\,
	datab => \M1_unit|FIR_unit|sel_mul_in.10~regout\,
	datad => \M1_unit|FIR_unit|Add7~22_combout\,
	combout => \M1_unit|FIR_unit|FIR_accum[11]~3_combout\);

-- Location: LCFF_X44_Y23_N29
\M1_unit|FIR_unit|FIR_accum[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|FIR_accum[11]~3_combout\,
	sdata => \M1_unit|FIR_unit|FIR_accum_before[11]~6_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_accum\(11));

-- Location: LCCOMB_X42_Y23_N22
\M1_unit|FIR_unit|FIR_accum_before[11]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|FIR_accum_before[11]~6_combout\ = (\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT11\ & ((\M1_unit|FIR_unit|FIR_accum\(11) & (\M1_unit|FIR_unit|FIR_accum_before[10]~5\ & VCC)) # (!\M1_unit|FIR_unit|FIR_accum\(11) & 
-- (!\M1_unit|FIR_unit|FIR_accum_before[10]~5\)))) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT11\ & ((\M1_unit|FIR_unit|FIR_accum\(11) & (!\M1_unit|FIR_unit|FIR_accum_before[10]~5\)) # (!\M1_unit|FIR_unit|FIR_accum\(11) & 
-- ((\M1_unit|FIR_unit|FIR_accum_before[10]~5\) # (GND)))))
-- \M1_unit|FIR_unit|FIR_accum_before[11]~7\ = CARRY((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT11\ & (!\M1_unit|FIR_unit|FIR_accum\(11) & !\M1_unit|FIR_unit|FIR_accum_before[10]~5\)) # 
-- (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT11\ & ((!\M1_unit|FIR_unit|FIR_accum_before[10]~5\) # (!\M1_unit|FIR_unit|FIR_accum\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT11\,
	datab => \M1_unit|FIR_unit|FIR_accum\(11),
	datad => VCC,
	cin => \M1_unit|FIR_unit|FIR_accum_before[10]~5\,
	combout => \M1_unit|FIR_unit|FIR_accum_before[11]~6_combout\,
	cout => \M1_unit|FIR_unit|FIR_accum_before[11]~7\);

-- Location: LCCOMB_X44_Y23_N20
\M1_unit|FIR_unit|FIR_BUFF_U[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|FIR_BUFF_U[3]~feeder_combout\ = \M1_unit|FIR_unit|FIR_accum_before[11]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M1_unit|FIR_unit|FIR_accum_before[11]~6_combout\,
	combout => \M1_unit|FIR_unit|FIR_BUFF_U[3]~feeder_combout\);

-- Location: LCFF_X44_Y23_N21
\M1_unit|FIR_unit|FIR_BUFF_U[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|FIR_BUFF_U[3]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|FIR_unit|FIR_BUFF_U[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_BUFF_U\(3));

-- Location: LCCOMB_X38_Y24_N28
\M1_unit|Selector228~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector228~0_combout\ = (\M1_unit|state.S_RUN_2~regout\ & (((\M1_unit|FIR_unit|FIR_BUFF_U\(3))))) # (!\M1_unit|state.S_RUN_2~regout\ & ((\M1_unit|state.S_END_LINE_2~regout\ & ((\M1_unit|FIR_unit|FIR_BUFF_U\(3)))) # 
-- (!\M1_unit|state.S_END_LINE_2~regout\ & (\M1_unit|FIR_unit|U_SReg[4][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_RUN_2~regout\,
	datab => \M1_unit|state.S_END_LINE_2~regout\,
	datac => \M1_unit|FIR_unit|U_SReg[4][3]~regout\,
	datad => \M1_unit|FIR_unit|FIR_BUFF_U\(3),
	combout => \M1_unit|Selector228~0_combout\);

-- Location: LCFF_X38_Y24_N29
\M1_unit|U_RGB[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector228~0_combout\,
	ena => \M1_unit|U_RGB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_RGB\(3));

-- Location: LCCOMB_X31_Y22_N6
\M1_unit|FIR_unit|V_SReg~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg~5_combout\ = (\M1_unit|enable_U~regout\ & (\SRAM_unit|SRAM_read_data\(11))) # (!\M1_unit|enable_U~regout\ & ((\M1_unit|enable_V~regout\ & ((\M1_unit|FIR_unit|V_SReg[1][3]~regout\))) # (!\M1_unit|enable_V~regout\ & 
-- (\SRAM_unit|SRAM_read_data\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|enable_U~regout\,
	datab => \SRAM_unit|SRAM_read_data\(11),
	datac => \M1_unit|FIR_unit|V_SReg[1][3]~regout\,
	datad => \M1_unit|enable_V~regout\,
	combout => \M1_unit|FIR_unit|V_SReg~5_combout\);

-- Location: LCCOMB_X31_Y22_N28
\M1_unit|FIR_unit|V_SReg[3][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|V_SReg[3][3]~feeder_combout\ = \M1_unit|FIR_unit|V_SReg~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|FIR_unit|V_SReg~5_combout\,
	combout => \M1_unit|FIR_unit|V_SReg[3][3]~feeder_combout\);

-- Location: LCFF_X31_Y22_N29
\M1_unit|FIR_unit|V_SReg[3][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|V_SReg[3][3]~feeder_combout\,
	sdata => \M1_unit|FIR_unit|V_SReg[2][3]~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	sload => \M1_unit|line_start~regout\,
	ena => \M1_unit|FIR_unit|V_SReg[2][6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|V_SReg[3][3]~regout\);

-- Location: LCFF_X42_Y23_N23
\M1_unit|FIR_unit|FIR_BUFF_V[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|FIR_accum_before[11]~6_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|FIR_unit|FIR_BUFF_V[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_BUFF_V\(3));

-- Location: LCCOMB_X38_Y24_N4
\M1_unit|Selector260~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector260~0_combout\ = (\M1_unit|state.S_RUN_2~regout\ & (((\M1_unit|FIR_unit|FIR_BUFF_V\(3))))) # (!\M1_unit|state.S_RUN_2~regout\ & ((\M1_unit|state.S_END_LINE_2~regout\ & ((\M1_unit|FIR_unit|FIR_BUFF_V\(3)))) # 
-- (!\M1_unit|state.S_END_LINE_2~regout\ & (\M1_unit|FIR_unit|V_SReg[3][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_RUN_2~regout\,
	datab => \M1_unit|FIR_unit|V_SReg[3][3]~regout\,
	datac => \M1_unit|state.S_END_LINE_2~regout\,
	datad => \M1_unit|FIR_unit|FIR_BUFF_V\(3),
	combout => \M1_unit|Selector260~0_combout\);

-- Location: LCFF_X38_Y24_N17
\M1_unit|V_RGB[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector260~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_RGB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_RGB\(3));

-- Location: LCCOMB_X34_Y24_N14
\M1_unit|Y_buff[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_buff[3]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SRAM_unit|SRAM_read_data\(3),
	combout => \M1_unit|Y_buff[3]~feeder_combout\);

-- Location: LCCOMB_X33_Y23_N26
\M1_unit|Y_buff[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_buff[0]~4_combout\ = (!\SWITCH_I~combout\(17) & (!\M1_unit|WideOr53~0_combout\ & \SRAM_unit|Clock_100_PLL_inst|altpll_component|_locked\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SWITCH_I~combout\(17),
	datac => \M1_unit|WideOr53~0_combout\,
	datad => \SRAM_unit|Clock_100_PLL_inst|altpll_component|_locked\,
	combout => \M1_unit|Y_buff[0]~4_combout\);

-- Location: LCFF_X34_Y24_N15
\M1_unit|Y_buff[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_buff[3]~feeder_combout\,
	ena => \M1_unit|Y_buff[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_buff\(3));

-- Location: LCCOMB_X38_Y24_N26
\M1_unit|Selector196~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector196~0_combout\ = (\M1_unit|state.S_END_LINE_2~regout\ & (((\M1_unit|Y_buff\(3))))) # (!\M1_unit|state.S_END_LINE_2~regout\ & ((\M1_unit|state.S_RUN_2~regout\ & ((\M1_unit|Y_buff\(3)))) # (!\M1_unit|state.S_RUN_2~regout\ & 
-- (\SRAM_unit|SRAM_read_data\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(11),
	datab => \M1_unit|Y_buff\(3),
	datac => \M1_unit|state.S_END_LINE_2~regout\,
	datad => \M1_unit|state.S_RUN_2~regout\,
	combout => \M1_unit|Selector196~0_combout\);

-- Location: LCFF_X38_Y24_N27
\M1_unit|Y_RGB[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector196~0_combout\,
	ena => \M1_unit|Y_RGB[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_RGB\(3));

-- Location: LCCOMB_X38_Y24_N16
\M1_unit|RGB_unit|Selector28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Selector28~0_combout\ = (!\M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & ((\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & (\M1_unit|V_RGB\(3))) # (!\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & ((\M1_unit|Y_RGB\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	datab => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	datac => \M1_unit|V_RGB\(3),
	datad => \M1_unit|Y_RGB\(3),
	combout => \M1_unit|RGB_unit|Selector28~0_combout\);

-- Location: LCCOMB_X38_Y24_N6
\M1_unit|RGB_unit|Selector28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Selector28~1_combout\ = (\M1_unit|RGB_unit|Selector28~0_combout\) # ((\M1_unit|U_RGB\(3) & \M1_unit|RGB_unit|sel_rgb_mul.10~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_RGB\(3),
	datac => \M1_unit|RGB_unit|Selector28~0_combout\,
	datad => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	combout => \M1_unit|RGB_unit|Selector28~1_combout\);

-- Location: LCCOMB_X41_Y24_N26
\M1_unit|Selector227~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector227~0_combout\ = (\M1_unit|state.S_RUN_2~regout\ & (\M1_unit|FIR_unit|FIR_BUFF_U\(4))) # (!\M1_unit|state.S_RUN_2~regout\ & ((\M1_unit|state.S_END_LINE_2~regout\ & (\M1_unit|FIR_unit|FIR_BUFF_U\(4))) # 
-- (!\M1_unit|state.S_END_LINE_2~regout\ & ((\M1_unit|FIR_unit|U_SReg[4][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|FIR_BUFF_U\(4),
	datab => \M1_unit|state.S_RUN_2~regout\,
	datac => \M1_unit|FIR_unit|U_SReg[4][4]~regout\,
	datad => \M1_unit|state.S_END_LINE_2~regout\,
	combout => \M1_unit|Selector227~0_combout\);

-- Location: LCFF_X41_Y24_N27
\M1_unit|U_RGB[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector227~0_combout\,
	ena => \M1_unit|U_RGB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_RGB\(4));

-- Location: LCCOMB_X42_Y23_N24
\M1_unit|FIR_unit|FIR_accum_before[12]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|FIR_accum_before[12]~8_combout\ = ((\M1_unit|FIR_unit|FIR_accum\(12) $ (\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT12\ $ (!\M1_unit|FIR_unit|FIR_accum_before[11]~7\)))) # (GND)
-- \M1_unit|FIR_unit|FIR_accum_before[12]~9\ = CARRY((\M1_unit|FIR_unit|FIR_accum\(12) & ((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT12\) # (!\M1_unit|FIR_unit|FIR_accum_before[11]~7\))) # (!\M1_unit|FIR_unit|FIR_accum\(12) & 
-- (\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT12\ & !\M1_unit|FIR_unit|FIR_accum_before[11]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|FIR_accum\(12),
	datab => \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT12\,
	datad => VCC,
	cin => \M1_unit|FIR_unit|FIR_accum_before[11]~7\,
	combout => \M1_unit|FIR_unit|FIR_accum_before[12]~8_combout\,
	cout => \M1_unit|FIR_unit|FIR_accum_before[12]~9\);

-- Location: LCFF_X41_Y24_N15
\M1_unit|FIR_unit|FIR_BUFF_V[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|FIR_unit|FIR_accum_before[12]~8_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|FIR_unit|FIR_BUFF_V[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_BUFF_V\(4));

-- Location: LCCOMB_X41_Y24_N14
\M1_unit|Selector259~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector259~0_combout\ = (\M1_unit|state.S_RUN_2~regout\ & (((\M1_unit|FIR_unit|FIR_BUFF_V\(4))))) # (!\M1_unit|state.S_RUN_2~regout\ & ((\M1_unit|state.S_END_LINE_2~regout\ & ((\M1_unit|FIR_unit|FIR_BUFF_V\(4)))) # 
-- (!\M1_unit|state.S_END_LINE_2~regout\ & (\M1_unit|FIR_unit|V_SReg[3][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|V_SReg[3][4]~regout\,
	datab => \M1_unit|state.S_RUN_2~regout\,
	datac => \M1_unit|FIR_unit|FIR_BUFF_V\(4),
	datad => \M1_unit|state.S_END_LINE_2~regout\,
	combout => \M1_unit|Selector259~0_combout\);

-- Location: LCFF_X41_Y24_N1
\M1_unit|V_RGB[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector259~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_RGB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_RGB\(4));

-- Location: LCCOMB_X41_Y24_N0
\M1_unit|RGB_unit|Selector27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Selector27~0_combout\ = (!\M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & ((\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & ((\M1_unit|V_RGB\(4)))) # (!\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & (!\M1_unit|Y_RGB\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_RGB\(4),
	datab => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	datac => \M1_unit|V_RGB\(4),
	datad => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	combout => \M1_unit|RGB_unit|Selector27~0_combout\);

-- Location: LCCOMB_X41_Y24_N20
\M1_unit|RGB_unit|Selector27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Selector27~1_combout\ = (\M1_unit|RGB_unit|Selector27~0_combout\) # ((\M1_unit|U_RGB\(4) & \M1_unit|RGB_unit|sel_rgb_mul.10~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_RGB\(4),
	datac => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	datad => \M1_unit|RGB_unit|Selector27~0_combout\,
	combout => \M1_unit|RGB_unit|Selector27~1_combout\);

-- Location: LCCOMB_X34_Y24_N26
\M1_unit|Y_buff[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_buff[5]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SRAM_unit|SRAM_read_data\(5),
	combout => \M1_unit|Y_buff[5]~feeder_combout\);

-- Location: LCFF_X34_Y24_N27
\M1_unit|Y_buff[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_buff[5]~feeder_combout\,
	ena => \M1_unit|Y_buff[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_buff\(5));

-- Location: LCCOMB_X40_Y24_N16
\M1_unit|Selector194~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector194~0_combout\ = (\M1_unit|state.S_RUN_2~regout\ & (\M1_unit|Y_buff\(5))) # (!\M1_unit|state.S_RUN_2~regout\ & ((\M1_unit|state.S_END_LINE_2~regout\ & (\M1_unit|Y_buff\(5))) # (!\M1_unit|state.S_END_LINE_2~regout\ & 
-- ((\SRAM_unit|SRAM_read_data\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_RUN_2~regout\,
	datab => \M1_unit|Y_buff\(5),
	datac => \M1_unit|state.S_END_LINE_2~regout\,
	datad => \SRAM_unit|SRAM_read_data\(13),
	combout => \M1_unit|Selector194~0_combout\);

-- Location: LCFF_X40_Y24_N17
\M1_unit|Y_RGB[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector194~0_combout\,
	ena => \M1_unit|Y_RGB[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_RGB\(5));

-- Location: LCCOMB_X42_Y23_N26
\M1_unit|FIR_unit|FIR_accum_before[13]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|FIR_accum_before[13]~10_combout\ = (\M1_unit|FIR_unit|FIR_accum\(13) & ((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT13\ & (\M1_unit|FIR_unit|FIR_accum_before[12]~9\ & VCC)) # 
-- (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT13\ & (!\M1_unit|FIR_unit|FIR_accum_before[12]~9\)))) # (!\M1_unit|FIR_unit|FIR_accum\(13) & ((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT13\ & 
-- (!\M1_unit|FIR_unit|FIR_accum_before[12]~9\)) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT13\ & ((\M1_unit|FIR_unit|FIR_accum_before[12]~9\) # (GND)))))
-- \M1_unit|FIR_unit|FIR_accum_before[13]~11\ = CARRY((\M1_unit|FIR_unit|FIR_accum\(13) & (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT13\ & !\M1_unit|FIR_unit|FIR_accum_before[12]~9\)) # (!\M1_unit|FIR_unit|FIR_accum\(13) & 
-- ((!\M1_unit|FIR_unit|FIR_accum_before[12]~9\) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|FIR_accum\(13),
	datab => \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	cin => \M1_unit|FIR_unit|FIR_accum_before[12]~9\,
	combout => \M1_unit|FIR_unit|FIR_accum_before[13]~10_combout\,
	cout => \M1_unit|FIR_unit|FIR_accum_before[13]~11\);

-- Location: LCFF_X41_Y24_N25
\M1_unit|FIR_unit|FIR_BUFF_V[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|FIR_unit|FIR_accum_before[13]~10_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|FIR_unit|FIR_BUFF_V[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_BUFF_V\(5));

-- Location: LCCOMB_X41_Y24_N24
\M1_unit|Selector258~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector258~0_combout\ = (\M1_unit|state.S_END_LINE_2~regout\ & (((\M1_unit|FIR_unit|FIR_BUFF_V\(5))))) # (!\M1_unit|state.S_END_LINE_2~regout\ & ((\M1_unit|state.S_RUN_2~regout\ & ((\M1_unit|FIR_unit|FIR_BUFF_V\(5)))) # 
-- (!\M1_unit|state.S_RUN_2~regout\ & (\M1_unit|FIR_unit|V_SReg[3][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_END_LINE_2~regout\,
	datab => \M1_unit|FIR_unit|V_SReg[3][5]~regout\,
	datac => \M1_unit|FIR_unit|FIR_BUFF_V\(5),
	datad => \M1_unit|state.S_RUN_2~regout\,
	combout => \M1_unit|Selector258~0_combout\);

-- Location: LCFF_X41_Y24_N17
\M1_unit|V_RGB[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector258~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_RGB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_RGB\(5));

-- Location: LCCOMB_X41_Y24_N16
\M1_unit|RGB_unit|Selector26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Selector26~0_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & (((\M1_unit|V_RGB\(5))))) # (!\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & (\M1_unit|Y_RGB\(4) $ ((!\M1_unit|Y_RGB\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_RGB\(4),
	datab => \M1_unit|Y_RGB\(5),
	datac => \M1_unit|V_RGB\(5),
	datad => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	combout => \M1_unit|RGB_unit|Selector26~0_combout\);

-- Location: LCCOMB_X32_Y22_N2
\M1_unit|FIR_unit|U_SReg~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_SReg~6_combout\ = (\M1_unit|line_start~regout\ & ((\M1_unit|FIR_unit|U_SReg[3][5]~regout\))) # (!\M1_unit|line_start~regout\ & (\M1_unit|FIR_unit|U_SReg[2][5]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|U_SReg[2][5]~regout\,
	datac => \M1_unit|FIR_unit|U_SReg[3][5]~regout\,
	datad => \M1_unit|line_start~regout\,
	combout => \M1_unit|FIR_unit|U_SReg~6_combout\);

-- Location: LCFF_X32_Y22_N3
\M1_unit|FIR_unit|U_SReg[4][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_SReg~6_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	ena => \M1_unit|FIR_unit|U_SReg[5][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_SReg[4][5]~regout\);

-- Location: LCFF_X42_Y23_N27
\M1_unit|FIR_unit|FIR_BUFF_U[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|FIR_accum_before[13]~10_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|FIR_unit|FIR_BUFF_U[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_BUFF_U\(5));

-- Location: LCCOMB_X41_Y24_N6
\M1_unit|Selector226~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector226~0_combout\ = (\M1_unit|state.S_END_LINE_2~regout\ & (((\M1_unit|FIR_unit|FIR_BUFF_U\(5))))) # (!\M1_unit|state.S_END_LINE_2~regout\ & ((\M1_unit|state.S_RUN_2~regout\ & ((\M1_unit|FIR_unit|FIR_BUFF_U\(5)))) # 
-- (!\M1_unit|state.S_RUN_2~regout\ & (\M1_unit|FIR_unit|U_SReg[4][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_END_LINE_2~regout\,
	datab => \M1_unit|FIR_unit|U_SReg[4][5]~regout\,
	datac => \M1_unit|FIR_unit|FIR_BUFF_U\(5),
	datad => \M1_unit|state.S_RUN_2~regout\,
	combout => \M1_unit|Selector226~0_combout\);

-- Location: LCFF_X41_Y24_N7
\M1_unit|U_RGB[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector226~0_combout\,
	ena => \M1_unit|U_RGB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_RGB\(5));

-- Location: LCCOMB_X41_Y24_N10
\M1_unit|RGB_unit|Selector26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Selector26~1_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & ((\M1_unit|U_RGB\(5)))) # (!\M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & (\M1_unit|RGB_unit|Selector26~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	datac => \M1_unit|RGB_unit|Selector26~0_combout\,
	datad => \M1_unit|U_RGB\(5),
	combout => \M1_unit|RGB_unit|Selector26~1_combout\);

-- Location: LCCOMB_X40_Y23_N24
\M1_unit|FIR_unit|Add7~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add7~24_combout\ = ((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT12\ $ (\M1_unit|FIR_unit|FIR_accum\(12) $ (\M1_unit|FIR_unit|Add7~23\)))) # (GND)
-- \M1_unit|FIR_unit|Add7~25\ = CARRY((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT12\ & (\M1_unit|FIR_unit|FIR_accum\(12) & !\M1_unit|FIR_unit|Add7~23\)) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT12\ & 
-- ((\M1_unit|FIR_unit|FIR_accum\(12)) # (!\M1_unit|FIR_unit|Add7~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT12\,
	datab => \M1_unit|FIR_unit|FIR_accum\(12),
	datad => VCC,
	cin => \M1_unit|FIR_unit|Add7~23\,
	combout => \M1_unit|FIR_unit|Add7~24_combout\,
	cout => \M1_unit|FIR_unit|Add7~25\);

-- Location: LCCOMB_X43_Y23_N2
\M1_unit|FIR_unit|FIR_accum[12]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|FIR_accum[12]~4_combout\ = (\M1_unit|FIR_unit|sel_mul_in.10~regout\ & ((\M1_unit|FIR_unit|Add7~24_combout\))) # (!\M1_unit|FIR_unit|sel_mul_in.10~regout\ & (\M1_unit|FIR_unit|Add6~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Add6~10_combout\,
	datab => \M1_unit|FIR_unit|sel_mul_in.10~regout\,
	datad => \M1_unit|FIR_unit|Add7~24_combout\,
	combout => \M1_unit|FIR_unit|FIR_accum[12]~4_combout\);

-- Location: LCFF_X43_Y23_N3
\M1_unit|FIR_unit|FIR_accum[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|FIR_accum[12]~4_combout\,
	sdata => \M1_unit|FIR_unit|FIR_accum_before[12]~8_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_accum\(12));

-- Location: LCCOMB_X40_Y23_N28
\M1_unit|FIR_unit|Add7~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add7~28_combout\ = ((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT14\ $ (\M1_unit|FIR_unit|FIR_accum\(14) $ (\M1_unit|FIR_unit|Add7~27\)))) # (GND)
-- \M1_unit|FIR_unit|Add7~29\ = CARRY((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT14\ & (\M1_unit|FIR_unit|FIR_accum\(14) & !\M1_unit|FIR_unit|Add7~27\)) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT14\ & 
-- ((\M1_unit|FIR_unit|FIR_accum\(14)) # (!\M1_unit|FIR_unit|Add7~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT14\,
	datab => \M1_unit|FIR_unit|FIR_accum\(14),
	datad => VCC,
	cin => \M1_unit|FIR_unit|Add7~27\,
	combout => \M1_unit|FIR_unit|Add7~28_combout\,
	cout => \M1_unit|FIR_unit|Add7~29\);

-- Location: LCCOMB_X44_Y23_N30
\M1_unit|FIR_unit|FIR_accum[14]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|FIR_accum[14]~6_combout\ = (\M1_unit|FIR_unit|sel_mul_in.10~regout\ & ((\M1_unit|FIR_unit|Add7~28_combout\))) # (!\M1_unit|FIR_unit|sel_mul_in.10~regout\ & (\M1_unit|FIR_unit|Add6~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Add6~14_combout\,
	datab => \M1_unit|FIR_unit|Add7~28_combout\,
	datad => \M1_unit|FIR_unit|sel_mul_in.10~regout\,
	combout => \M1_unit|FIR_unit|FIR_accum[14]~6_combout\);

-- Location: LCFF_X44_Y23_N31
\M1_unit|FIR_unit|FIR_accum[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|FIR_accum[14]~6_combout\,
	sdata => \M1_unit|FIR_unit|FIR_accum_before[14]~12_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_accum\(14));

-- Location: LCCOMB_X42_Y23_N28
\M1_unit|FIR_unit|FIR_accum_before[14]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|FIR_accum_before[14]~12_combout\ = ((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT14\ $ (\M1_unit|FIR_unit|FIR_accum\(14) $ (!\M1_unit|FIR_unit|FIR_accum_before[13]~11\)))) # (GND)
-- \M1_unit|FIR_unit|FIR_accum_before[14]~13\ = CARRY((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT14\ & ((\M1_unit|FIR_unit|FIR_accum\(14)) # (!\M1_unit|FIR_unit|FIR_accum_before[13]~11\))) # 
-- (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT14\ & (\M1_unit|FIR_unit|FIR_accum\(14) & !\M1_unit|FIR_unit|FIR_accum_before[13]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT14\,
	datab => \M1_unit|FIR_unit|FIR_accum\(14),
	datad => VCC,
	cin => \M1_unit|FIR_unit|FIR_accum_before[13]~11\,
	combout => \M1_unit|FIR_unit|FIR_accum_before[14]~12_combout\,
	cout => \M1_unit|FIR_unit|FIR_accum_before[14]~13\);

-- Location: LCCOMB_X44_Y23_N22
\M1_unit|FIR_unit|FIR_BUFF_U[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|FIR_BUFF_U[6]~feeder_combout\ = \M1_unit|FIR_unit|FIR_accum_before[14]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M1_unit|FIR_unit|FIR_accum_before[14]~12_combout\,
	combout => \M1_unit|FIR_unit|FIR_BUFF_U[6]~feeder_combout\);

-- Location: LCFF_X44_Y23_N23
\M1_unit|FIR_unit|FIR_BUFF_U[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|FIR_BUFF_U[6]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|FIR_unit|FIR_BUFF_U[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_BUFF_U\(6));

-- Location: LCCOMB_X41_Y24_N28
\M1_unit|Selector225~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector225~0_combout\ = (\M1_unit|state.S_RUN_2~regout\ & (((\M1_unit|FIR_unit|FIR_BUFF_U\(6))))) # (!\M1_unit|state.S_RUN_2~regout\ & ((\M1_unit|state.S_END_LINE_2~regout\ & ((\M1_unit|FIR_unit|FIR_BUFF_U\(6)))) # 
-- (!\M1_unit|state.S_END_LINE_2~regout\ & (\M1_unit|FIR_unit|U_SReg[4][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_SReg[4][6]~regout\,
	datab => \M1_unit|state.S_RUN_2~regout\,
	datac => \M1_unit|FIR_unit|FIR_BUFF_U\(6),
	datad => \M1_unit|state.S_END_LINE_2~regout\,
	combout => \M1_unit|Selector225~0_combout\);

-- Location: LCFF_X41_Y24_N29
\M1_unit|U_RGB[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector225~0_combout\,
	ena => \M1_unit|U_RGB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_RGB\(6));

-- Location: LCFF_X42_Y23_N29
\M1_unit|FIR_unit|FIR_BUFF_V[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|FIR_accum_before[14]~12_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|FIR_unit|FIR_BUFF_V[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_BUFF_V\(6));

-- Location: LCCOMB_X41_Y24_N18
\M1_unit|Selector257~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector257~0_combout\ = (\M1_unit|state.S_RUN_2~regout\ & (((\M1_unit|FIR_unit|FIR_BUFF_V\(6))))) # (!\M1_unit|state.S_RUN_2~regout\ & ((\M1_unit|state.S_END_LINE_2~regout\ & ((\M1_unit|FIR_unit|FIR_BUFF_V\(6)))) # 
-- (!\M1_unit|state.S_END_LINE_2~regout\ & (\M1_unit|FIR_unit|V_SReg[3][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|V_SReg[3][6]~regout\,
	datab => \M1_unit|state.S_RUN_2~regout\,
	datac => \M1_unit|FIR_unit|FIR_BUFF_V\(6),
	datad => \M1_unit|state.S_END_LINE_2~regout\,
	combout => \M1_unit|Selector257~0_combout\);

-- Location: LCFF_X41_Y24_N23
\M1_unit|V_RGB[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector257~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_RGB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_RGB\(6));

-- Location: LCCOMB_X41_Y24_N22
\M1_unit|RGB_unit|Selector25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Selector25~0_combout\ = (\M1_unit|V_RGB\(6) & \M1_unit|RGB_unit|sel_rgb_mul.01~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M1_unit|V_RGB\(6),
	datad => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	combout => \M1_unit|RGB_unit|Selector25~0_combout\);

-- Location: LCCOMB_X41_Y24_N2
\M1_unit|RGB_unit|Selector25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Selector25~2_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & (((\M1_unit|U_RGB\(6))))) # (!\M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & ((\M1_unit|RGB_unit|Selector25~1_combout\) # ((\M1_unit|RGB_unit|Selector25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Selector25~1_combout\,
	datab => \M1_unit|U_RGB\(6),
	datac => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	datad => \M1_unit|RGB_unit|Selector25~0_combout\,
	combout => \M1_unit|RGB_unit|Selector25~2_combout\);

-- Location: LCCOMB_X42_Y23_N30
\M1_unit|FIR_unit|FIR_accum_before[15]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|FIR_accum_before[15]~14_combout\ = (\M1_unit|FIR_unit|FIR_accum\(15) & ((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT15\ & (\M1_unit|FIR_unit|FIR_accum_before[14]~13\ & VCC)) # 
-- (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT15\ & (!\M1_unit|FIR_unit|FIR_accum_before[14]~13\)))) # (!\M1_unit|FIR_unit|FIR_accum\(15) & ((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT15\ & 
-- (!\M1_unit|FIR_unit|FIR_accum_before[14]~13\)) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT15\ & ((\M1_unit|FIR_unit|FIR_accum_before[14]~13\) # (GND)))))
-- \M1_unit|FIR_unit|FIR_accum_before[15]~15\ = CARRY((\M1_unit|FIR_unit|FIR_accum\(15) & (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT15\ & !\M1_unit|FIR_unit|FIR_accum_before[14]~13\)) # (!\M1_unit|FIR_unit|FIR_accum\(15) & 
-- ((!\M1_unit|FIR_unit|FIR_accum_before[14]~13\) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|FIR_accum\(15),
	datab => \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT15\,
	datad => VCC,
	cin => \M1_unit|FIR_unit|FIR_accum_before[14]~13\,
	combout => \M1_unit|FIR_unit|FIR_accum_before[15]~14_combout\,
	cout => \M1_unit|FIR_unit|FIR_accum_before[15]~15\);

-- Location: LCFF_X38_Y22_N5
\M1_unit|FIR_unit|FIR_BUFF_V[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|FIR_unit|FIR_accum_before[15]~14_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|FIR_unit|FIR_BUFF_V[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_BUFF_V\(7));

-- Location: LCCOMB_X38_Y22_N4
\M1_unit|Selector256~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector256~0_combout\ = (\M1_unit|state.S_RUN_2~regout\ & (((\M1_unit|FIR_unit|FIR_BUFF_V\(7))))) # (!\M1_unit|state.S_RUN_2~regout\ & ((\M1_unit|state.S_END_LINE_2~regout\ & ((\M1_unit|FIR_unit|FIR_BUFF_V\(7)))) # 
-- (!\M1_unit|state.S_END_LINE_2~regout\ & (\M1_unit|FIR_unit|V_SReg[3][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|V_SReg[3][7]~regout\,
	datab => \M1_unit|state.S_RUN_2~regout\,
	datac => \M1_unit|FIR_unit|FIR_BUFF_V\(7),
	datad => \M1_unit|state.S_END_LINE_2~regout\,
	combout => \M1_unit|Selector256~0_combout\);

-- Location: LCFF_X40_Y26_N15
\M1_unit|V_RGB[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector256~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_RGB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_RGB\(7));

-- Location: LCCOMB_X40_Y26_N14
\M1_unit|RGB_unit|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add1~0_combout\ = \M1_unit|V_RGB\(7) $ (VCC)
-- \M1_unit|RGB_unit|Add1~1\ = CARRY(\M1_unit|V_RGB\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_RGB\(7),
	datad => VCC,
	combout => \M1_unit|RGB_unit|Add1~0_combout\,
	cout => \M1_unit|RGB_unit|Add1~1\);

-- Location: LCCOMB_X34_Y24_N22
\M1_unit|Y_buff[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Y_buff[7]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(7),
	combout => \M1_unit|Y_buff[7]~feeder_combout\);

-- Location: LCFF_X34_Y24_N23
\M1_unit|Y_buff[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Y_buff[7]~feeder_combout\,
	ena => \M1_unit|Y_buff[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_buff\(7));

-- Location: LCCOMB_X40_Y24_N28
\M1_unit|Selector192~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector192~0_combout\ = (\M1_unit|state.S_RUN_2~regout\ & (\M1_unit|Y_buff\(7))) # (!\M1_unit|state.S_RUN_2~regout\ & ((\M1_unit|state.S_END_LINE_2~regout\ & (\M1_unit|Y_buff\(7))) # (!\M1_unit|state.S_END_LINE_2~regout\ & 
-- ((\SRAM_unit|SRAM_read_data\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_RUN_2~regout\,
	datab => \M1_unit|Y_buff\(7),
	datac => \M1_unit|state.S_END_LINE_2~regout\,
	datad => \SRAM_unit|SRAM_read_data\(15),
	combout => \M1_unit|Selector192~0_combout\);

-- Location: LCFF_X40_Y24_N29
\M1_unit|Y_RGB[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector192~0_combout\,
	ena => \M1_unit|Y_RGB[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|Y_RGB\(7));

-- Location: LCCOMB_X40_Y24_N0
\M1_unit|RGB_unit|Add2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add2~2_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & (((\M1_unit|RGB_unit|Add1~0_combout\)))) # (!\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & (\M1_unit|RGB_unit|Add0~0_combout\ $ (((!\M1_unit|Y_RGB\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Add0~0_combout\,
	datab => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	datac => \M1_unit|RGB_unit|Add1~0_combout\,
	datad => \M1_unit|Y_RGB\(7),
	combout => \M1_unit|RGB_unit|Add2~2_combout\);

-- Location: LCFF_X42_Y23_N31
\M1_unit|FIR_unit|FIR_BUFF_U[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|FIR_accum_before[15]~14_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|FIR_unit|FIR_BUFF_U[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_BUFF_U\(7));

-- Location: LCCOMB_X32_Y22_N22
\M1_unit|FIR_unit|U_SReg~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|U_SReg~8_combout\ = (\M1_unit|line_start~regout\ & (\M1_unit|FIR_unit|U_SReg[3][7]~regout\)) # (!\M1_unit|line_start~regout\ & ((\M1_unit|FIR_unit|U_SReg[2][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|U_SReg[3][7]~regout\,
	datab => \M1_unit|FIR_unit|U_SReg[2][7]~regout\,
	datad => \M1_unit|line_start~regout\,
	combout => \M1_unit|FIR_unit|U_SReg~8_combout\);

-- Location: LCFF_X32_Y22_N23
\M1_unit|FIR_unit|U_SReg[4][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|U_SReg~8_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|clear_SReg~regout\,
	ena => \M1_unit|FIR_unit|U_SReg[5][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|U_SReg[4][7]~regout\);

-- Location: LCCOMB_X34_Y22_N12
\M1_unit|Selector224~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector224~0_combout\ = (\M1_unit|state.S_END_LINE_2~regout\ & (((\M1_unit|FIR_unit|FIR_BUFF_U\(7))))) # (!\M1_unit|state.S_END_LINE_2~regout\ & ((\M1_unit|state.S_RUN_2~regout\ & (\M1_unit|FIR_unit|FIR_BUFF_U\(7))) # 
-- (!\M1_unit|state.S_RUN_2~regout\ & ((\M1_unit|FIR_unit|U_SReg[4][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_END_LINE_2~regout\,
	datab => \M1_unit|state.S_RUN_2~regout\,
	datac => \M1_unit|FIR_unit|FIR_BUFF_U\(7),
	datad => \M1_unit|FIR_unit|U_SReg[4][7]~regout\,
	combout => \M1_unit|Selector224~0_combout\);

-- Location: LCFF_X41_Y26_N15
\M1_unit|U_RGB[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector224~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_RGB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_RGB\(7));

-- Location: LCCOMB_X41_Y26_N14
\M1_unit|RGB_unit|Add2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add2~0_combout\ = \M1_unit|U_RGB\(7) $ (VCC)
-- \M1_unit|RGB_unit|Add2~1\ = CARRY(\M1_unit|U_RGB\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_RGB\(7),
	datad => VCC,
	combout => \M1_unit|RGB_unit|Add2~0_combout\,
	cout => \M1_unit|RGB_unit|Add2~1\);

-- Location: LCCOMB_X40_Y24_N2
\M1_unit|RGB_unit|Add2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add2~3_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & ((\M1_unit|RGB_unit|Add2~0_combout\))) # (!\M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & (\M1_unit|RGB_unit|Add2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	datab => \M1_unit|RGB_unit|Add2~2_combout\,
	datad => \M1_unit|RGB_unit|Add2~0_combout\,
	combout => \M1_unit|RGB_unit|Add2~3_combout\);

-- Location: LCCOMB_X40_Y26_N16
\M1_unit|RGB_unit|Add1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add1~3_combout\ = (\M1_unit|V_RGB\(8) & (\M1_unit|RGB_unit|Add1~1\ & VCC)) # (!\M1_unit|V_RGB\(8) & (!\M1_unit|RGB_unit|Add1~1\))
-- \M1_unit|RGB_unit|Add1~4\ = CARRY((!\M1_unit|V_RGB\(8) & !\M1_unit|RGB_unit|Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_RGB\(8),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add1~1\,
	combout => \M1_unit|RGB_unit|Add1~3_combout\,
	cout => \M1_unit|RGB_unit|Add1~4\);

-- Location: LCCOMB_X40_Y24_N30
\M1_unit|RGB_unit|Add2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add2~6_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & \M1_unit|RGB_unit|Add1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	datac => \M1_unit|RGB_unit|Add1~3_combout\,
	combout => \M1_unit|RGB_unit|Add2~6_combout\);

-- Location: LCCOMB_X40_Y24_N4
\M1_unit|RGB_unit|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add1~2_combout\ = (!\M1_unit|RGB_unit|Add0~0_combout\ & (!\M1_unit|Y_RGB\(7) & !\M1_unit|RGB_unit|sel_rgb_mul.01~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Add0~0_combout\,
	datab => \M1_unit|Y_RGB\(7),
	datad => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	combout => \M1_unit|RGB_unit|Add1~2_combout\);

-- Location: LCCOMB_X41_Y26_N16
\M1_unit|RGB_unit|Add2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add2~4_combout\ = (\M1_unit|U_RGB\(8) & (\M1_unit|RGB_unit|Add2~1\ & VCC)) # (!\M1_unit|U_RGB\(8) & (!\M1_unit|RGB_unit|Add2~1\))
-- \M1_unit|RGB_unit|Add2~5\ = CARRY((!\M1_unit|U_RGB\(8) & !\M1_unit|RGB_unit|Add2~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_RGB\(8),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add2~1\,
	combout => \M1_unit|RGB_unit|Add2~4_combout\,
	cout => \M1_unit|RGB_unit|Add2~5\);

-- Location: LCCOMB_X40_Y24_N8
\M1_unit|RGB_unit|Add2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add2~7_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & (((\M1_unit|RGB_unit|Add2~4_combout\)))) # (!\M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & ((\M1_unit|RGB_unit|Add2~6_combout\) # ((\M1_unit|RGB_unit|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	datab => \M1_unit|RGB_unit|Add2~6_combout\,
	datac => \M1_unit|RGB_unit|Add1~2_combout\,
	datad => \M1_unit|RGB_unit|Add2~4_combout\,
	combout => \M1_unit|RGB_unit|Add2~7_combout\);

-- Location: LCCOMB_X43_Y23_N26
\M1_unit|FIR_unit|Add6~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add6~20_combout\ = !\M1_unit|FIR_unit|Add6~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \M1_unit|FIR_unit|Add6~19\,
	combout => \M1_unit|FIR_unit|Add6~20_combout\);

-- Location: LCCOMB_X41_Y23_N8
\M1_unit|FIR_unit|FIR_accum[17]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|FIR_accum[17]~9_combout\ = (\M1_unit|FIR_unit|sel_mul_in.10~regout\ & (\M1_unit|FIR_unit|Add7~34_combout\)) # (!\M1_unit|FIR_unit|sel_mul_in.10~regout\ & ((\M1_unit|FIR_unit|Add6~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Add7~34_combout\,
	datab => \M1_unit|FIR_unit|sel_mul_in.10~regout\,
	datad => \M1_unit|FIR_unit|Add6~20_combout\,
	combout => \M1_unit|FIR_unit|FIR_accum[17]~9_combout\);

-- Location: LCFF_X41_Y23_N9
\M1_unit|FIR_unit|FIR_accum[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|FIR_accum[17]~9_combout\,
	sdata => \M1_unit|FIR_unit|FIR_accum_before[17]~18_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_accum\(17));

-- Location: LCCOMB_X40_Y22_N0
\M1_unit|FIR_unit|Add7~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add7~32_combout\ = ((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT16\ $ (\M1_unit|FIR_unit|FIR_accum\(16) $ (\M1_unit|FIR_unit|Add7~31\)))) # (GND)
-- \M1_unit|FIR_unit|Add7~33\ = CARRY((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT16\ & (\M1_unit|FIR_unit|FIR_accum\(16) & !\M1_unit|FIR_unit|Add7~31\)) # (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT16\ & 
-- ((\M1_unit|FIR_unit|FIR_accum\(16)) # (!\M1_unit|FIR_unit|Add7~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT16\,
	datab => \M1_unit|FIR_unit|FIR_accum\(16),
	datad => VCC,
	cin => \M1_unit|FIR_unit|Add7~31\,
	combout => \M1_unit|FIR_unit|Add7~32_combout\,
	cout => \M1_unit|FIR_unit|Add7~33\);

-- Location: LCCOMB_X43_Y23_N30
\M1_unit|FIR_unit|FIR_accum[16]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|FIR_accum[16]~8_combout\ = (\M1_unit|FIR_unit|sel_mul_in.10~regout\ & ((\M1_unit|FIR_unit|Add7~32_combout\))) # (!\M1_unit|FIR_unit|sel_mul_in.10~regout\ & (\M1_unit|FIR_unit|Add6~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Add6~18_combout\,
	datab => \M1_unit|FIR_unit|sel_mul_in.10~regout\,
	datad => \M1_unit|FIR_unit|Add7~32_combout\,
	combout => \M1_unit|FIR_unit|FIR_accum[16]~8_combout\);

-- Location: LCCOMB_X42_Y22_N0
\M1_unit|FIR_unit|FIR_accum_before[16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|FIR_accum_before[16]~16_combout\ = ((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT16\ $ (\M1_unit|FIR_unit|FIR_accum\(16) $ (!\M1_unit|FIR_unit|FIR_accum_before[15]~15\)))) # (GND)
-- \M1_unit|FIR_unit|FIR_accum_before[16]~17\ = CARRY((\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT16\ & ((\M1_unit|FIR_unit|FIR_accum\(16)) # (!\M1_unit|FIR_unit|FIR_accum_before[15]~15\))) # 
-- (!\M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT16\ & (\M1_unit|FIR_unit|FIR_accum\(16) & !\M1_unit|FIR_unit|FIR_accum_before[15]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Mult0|auto_generated|mac_out2~DATAOUT16\,
	datab => \M1_unit|FIR_unit|FIR_accum\(16),
	datad => VCC,
	cin => \M1_unit|FIR_unit|FIR_accum_before[15]~15\,
	combout => \M1_unit|FIR_unit|FIR_accum_before[16]~16_combout\,
	cout => \M1_unit|FIR_unit|FIR_accum_before[16]~17\);

-- Location: LCFF_X43_Y23_N31
\M1_unit|FIR_unit|FIR_accum[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|FIR_accum[16]~8_combout\,
	sdata => \M1_unit|FIR_unit|FIR_accum_before[16]~16_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_accum\(16));

-- Location: LCCOMB_X42_Y22_N2
\M1_unit|FIR_unit|FIR_accum_before[17]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|FIR_accum_before[17]~18_combout\ = (\M1_unit|FIR_unit|FIR_accum\(17) & (!\M1_unit|FIR_unit|FIR_accum_before[16]~17\)) # (!\M1_unit|FIR_unit|FIR_accum\(17) & ((\M1_unit|FIR_unit|FIR_accum_before[16]~17\) # (GND)))
-- \M1_unit|FIR_unit|FIR_accum_before[17]~19\ = CARRY((!\M1_unit|FIR_unit|FIR_accum_before[16]~17\) # (!\M1_unit|FIR_unit|FIR_accum\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|FIR_accum\(17),
	datad => VCC,
	cin => \M1_unit|FIR_unit|FIR_accum_before[16]~17\,
	combout => \M1_unit|FIR_unit|FIR_accum_before[17]~18_combout\,
	cout => \M1_unit|FIR_unit|FIR_accum_before[17]~19\);

-- Location: LCFF_X38_Y22_N25
\M1_unit|FIR_unit|FIR_BUFF_V[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|FIR_unit|FIR_accum_before[17]~18_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|FIR_unit|FIR_BUFF_V[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_BUFF_V\(9));

-- Location: LCCOMB_X38_Y22_N24
\M1_unit|Selector254~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector254~0_combout\ = (\M1_unit|FIR_unit|FIR_BUFF_V\(9) & ((\M1_unit|state.S_RUN_2~regout\) # (\M1_unit|state.S_END_LINE_2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|state.S_RUN_2~regout\,
	datac => \M1_unit|FIR_unit|FIR_BUFF_V\(9),
	datad => \M1_unit|state.S_END_LINE_2~regout\,
	combout => \M1_unit|Selector254~0_combout\);

-- Location: LCFF_X40_Y26_N19
\M1_unit|V_RGB[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector254~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_RGB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_RGB\(9));

-- Location: LCCOMB_X40_Y26_N18
\M1_unit|RGB_unit|Add1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add1~5_combout\ = (\M1_unit|V_RGB\(9) & ((GND) # (!\M1_unit|RGB_unit|Add1~4\))) # (!\M1_unit|V_RGB\(9) & (\M1_unit|RGB_unit|Add1~4\ $ (GND)))
-- \M1_unit|RGB_unit|Add1~6\ = CARRY((\M1_unit|V_RGB\(9)) # (!\M1_unit|RGB_unit|Add1~4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_RGB\(9),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add1~4\,
	combout => \M1_unit|RGB_unit|Add1~5_combout\,
	cout => \M1_unit|RGB_unit|Add1~6\);

-- Location: LCCOMB_X41_Y26_N0
\M1_unit|RGB_unit|Add2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add2~10_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & \M1_unit|RGB_unit|Add1~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	datad => \M1_unit|RGB_unit|Add1~5_combout\,
	combout => \M1_unit|RGB_unit|Add2~10_combout\);

-- Location: LCCOMB_X42_Y25_N2
\M1_unit|Selector222~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector222~0_combout\ = (\M1_unit|FIR_unit|FIR_BUFF_U\(9) & ((\M1_unit|state.S_END_LINE_2~regout\) # (\M1_unit|state.S_RUN_2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|FIR_BUFF_U\(9),
	datac => \M1_unit|state.S_END_LINE_2~regout\,
	datad => \M1_unit|state.S_RUN_2~regout\,
	combout => \M1_unit|Selector222~0_combout\);

-- Location: LCFF_X41_Y26_N19
\M1_unit|U_RGB[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector222~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_RGB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_RGB\(9));

-- Location: LCCOMB_X41_Y26_N18
\M1_unit|RGB_unit|Add2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add2~8_combout\ = (\M1_unit|U_RGB\(9) & ((GND) # (!\M1_unit|RGB_unit|Add2~5\))) # (!\M1_unit|U_RGB\(9) & (\M1_unit|RGB_unit|Add2~5\ $ (GND)))
-- \M1_unit|RGB_unit|Add2~9\ = CARRY((\M1_unit|U_RGB\(9)) # (!\M1_unit|RGB_unit|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_RGB\(9),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add2~5\,
	combout => \M1_unit|RGB_unit|Add2~8_combout\,
	cout => \M1_unit|RGB_unit|Add2~9\);

-- Location: LCCOMB_X41_Y26_N10
\M1_unit|RGB_unit|Add2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add2~11_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & (((\M1_unit|RGB_unit|Add2~8_combout\)))) # (!\M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & ((\M1_unit|RGB_unit|Add2~10_combout\) # ((\M1_unit|RGB_unit|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	datab => \M1_unit|RGB_unit|Add2~10_combout\,
	datac => \M1_unit|RGB_unit|Add1~2_combout\,
	datad => \M1_unit|RGB_unit|Add2~8_combout\,
	combout => \M1_unit|RGB_unit|Add2~11_combout\);

-- Location: LCCOMB_X40_Y26_N20
\M1_unit|RGB_unit|Add1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add1~7_combout\ = (\M1_unit|V_RGB\(10) & (\M1_unit|RGB_unit|Add1~6\ & VCC)) # (!\M1_unit|V_RGB\(10) & (!\M1_unit|RGB_unit|Add1~6\))
-- \M1_unit|RGB_unit|Add1~8\ = CARRY((!\M1_unit|V_RGB\(10) & !\M1_unit|RGB_unit|Add1~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_RGB\(10),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add1~6\,
	combout => \M1_unit|RGB_unit|Add1~7_combout\,
	cout => \M1_unit|RGB_unit|Add1~8\);

-- Location: LCCOMB_X38_Y24_N24
\M1_unit|RGB_unit|Add2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add2~14_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & \M1_unit|RGB_unit|Add1~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	datad => \M1_unit|RGB_unit|Add1~7_combout\,
	combout => \M1_unit|RGB_unit|Add2~14_combout\);

-- Location: LCCOMB_X41_Y26_N20
\M1_unit|RGB_unit|Add2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add2~12_combout\ = (\M1_unit|U_RGB\(10) & (\M1_unit|RGB_unit|Add2~9\ & VCC)) # (!\M1_unit|U_RGB\(10) & (!\M1_unit|RGB_unit|Add2~9\))
-- \M1_unit|RGB_unit|Add2~13\ = CARRY((!\M1_unit|U_RGB\(10) & !\M1_unit|RGB_unit|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_RGB\(10),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add2~9\,
	combout => \M1_unit|RGB_unit|Add2~12_combout\,
	cout => \M1_unit|RGB_unit|Add2~13\);

-- Location: LCCOMB_X38_Y24_N2
\M1_unit|RGB_unit|Add2~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add2~15_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & (((\M1_unit|RGB_unit|Add2~12_combout\)))) # (!\M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & ((\M1_unit|RGB_unit|Add1~2_combout\) # ((\M1_unit|RGB_unit|Add2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	datab => \M1_unit|RGB_unit|Add1~2_combout\,
	datac => \M1_unit|RGB_unit|Add2~14_combout\,
	datad => \M1_unit|RGB_unit|Add2~12_combout\,
	combout => \M1_unit|RGB_unit|Add2~15_combout\);

-- Location: LCCOMB_X41_Y26_N22
\M1_unit|RGB_unit|Add2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add2~16_combout\ = (\M1_unit|U_RGB\(11) & ((GND) # (!\M1_unit|RGB_unit|Add2~13\))) # (!\M1_unit|U_RGB\(11) & (\M1_unit|RGB_unit|Add2~13\ $ (GND)))
-- \M1_unit|RGB_unit|Add2~17\ = CARRY((\M1_unit|U_RGB\(11)) # (!\M1_unit|RGB_unit|Add2~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_RGB\(11),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add2~13\,
	combout => \M1_unit|RGB_unit|Add2~16_combout\,
	cout => \M1_unit|RGB_unit|Add2~17\);

-- Location: LCCOMB_X40_Y22_N4
\M1_unit|FIR_unit|Add7~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add7~36_combout\ = (\M1_unit|FIR_unit|FIR_accum\(18) & ((GND) # (!\M1_unit|FIR_unit|Add7~35\))) # (!\M1_unit|FIR_unit|FIR_accum\(18) & (\M1_unit|FIR_unit|Add7~35\ $ (GND)))
-- \M1_unit|FIR_unit|Add7~37\ = CARRY((\M1_unit|FIR_unit|FIR_accum\(18)) # (!\M1_unit|FIR_unit|Add7~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|FIR_accum\(18),
	datad => VCC,
	cin => \M1_unit|FIR_unit|Add7~35\,
	combout => \M1_unit|FIR_unit|Add7~36_combout\,
	cout => \M1_unit|FIR_unit|Add7~37\);

-- Location: LCCOMB_X42_Y22_N4
\M1_unit|FIR_unit|FIR_accum_before[18]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|FIR_accum_before[18]~20_combout\ = (\M1_unit|FIR_unit|FIR_accum\(18) & (\M1_unit|FIR_unit|FIR_accum_before[17]~19\ $ (GND))) # (!\M1_unit|FIR_unit|FIR_accum\(18) & (!\M1_unit|FIR_unit|FIR_accum_before[17]~19\ & VCC))
-- \M1_unit|FIR_unit|FIR_accum_before[18]~21\ = CARRY((\M1_unit|FIR_unit|FIR_accum\(18) & !\M1_unit|FIR_unit|FIR_accum_before[17]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|FIR_accum\(18),
	datad => VCC,
	cin => \M1_unit|FIR_unit|FIR_accum_before[17]~19\,
	combout => \M1_unit|FIR_unit|FIR_accum_before[18]~20_combout\,
	cout => \M1_unit|FIR_unit|FIR_accum_before[18]~21\);

-- Location: LCCOMB_X41_Y22_N30
\M1_unit|FIR_unit|Selector22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Selector22~0_combout\ = (\M1_unit|FIR_unit|sel_mul_in.11~regout\ & ((\M1_unit|FIR_unit|FIR_accum_before[18]~20_combout\) # ((\M1_unit|FIR_unit|Add7~36_combout\ & \M1_unit|FIR_unit|sel_mul_in.10~regout\)))) # 
-- (!\M1_unit|FIR_unit|sel_mul_in.11~regout\ & (\M1_unit|FIR_unit|Add7~36_combout\ & ((\M1_unit|FIR_unit|sel_mul_in.10~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	datab => \M1_unit|FIR_unit|Add7~36_combout\,
	datac => \M1_unit|FIR_unit|FIR_accum_before[18]~20_combout\,
	datad => \M1_unit|FIR_unit|sel_mul_in.10~regout\,
	combout => \M1_unit|FIR_unit|Selector22~0_combout\);

-- Location: LCFF_X41_Y22_N31
\M1_unit|FIR_unit|FIR_accum[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|Selector22~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_accum\(18));

-- Location: LCCOMB_X40_Y22_N6
\M1_unit|FIR_unit|Add7~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add7~38_combout\ = (\M1_unit|FIR_unit|FIR_accum\(19) & (\M1_unit|FIR_unit|Add7~37\ & VCC)) # (!\M1_unit|FIR_unit|FIR_accum\(19) & (!\M1_unit|FIR_unit|Add7~37\))
-- \M1_unit|FIR_unit|Add7~39\ = CARRY((!\M1_unit|FIR_unit|FIR_accum\(19) & !\M1_unit|FIR_unit|Add7~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|FIR_accum\(19),
	datad => VCC,
	cin => \M1_unit|FIR_unit|Add7~37\,
	combout => \M1_unit|FIR_unit|Add7~38_combout\,
	cout => \M1_unit|FIR_unit|Add7~39\);

-- Location: LCCOMB_X41_Y22_N16
\M1_unit|FIR_unit|Selector21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Selector21~0_combout\ = (\M1_unit|FIR_unit|sel_mul_in.11~regout\ & ((\M1_unit|FIR_unit|FIR_accum_before[19]~22_combout\) # ((\M1_unit|FIR_unit|sel_mul_in.10~regout\ & \M1_unit|FIR_unit|Add7~38_combout\)))) # 
-- (!\M1_unit|FIR_unit|sel_mul_in.11~regout\ & (\M1_unit|FIR_unit|sel_mul_in.10~regout\ & ((\M1_unit|FIR_unit|Add7~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	datab => \M1_unit|FIR_unit|sel_mul_in.10~regout\,
	datac => \M1_unit|FIR_unit|FIR_accum_before[19]~22_combout\,
	datad => \M1_unit|FIR_unit|Add7~38_combout\,
	combout => \M1_unit|FIR_unit|Selector21~0_combout\);

-- Location: LCFF_X41_Y22_N17
\M1_unit|FIR_unit|FIR_accum[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|Selector21~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_accum\(19));

-- Location: LCCOMB_X42_Y22_N6
\M1_unit|FIR_unit|FIR_accum_before[19]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|FIR_accum_before[19]~22_combout\ = (\M1_unit|FIR_unit|FIR_accum\(19) & (!\M1_unit|FIR_unit|FIR_accum_before[18]~21\)) # (!\M1_unit|FIR_unit|FIR_accum\(19) & ((\M1_unit|FIR_unit|FIR_accum_before[18]~21\) # (GND)))
-- \M1_unit|FIR_unit|FIR_accum_before[19]~23\ = CARRY((!\M1_unit|FIR_unit|FIR_accum_before[18]~21\) # (!\M1_unit|FIR_unit|FIR_accum\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|FIR_accum\(19),
	datad => VCC,
	cin => \M1_unit|FIR_unit|FIR_accum_before[18]~21\,
	combout => \M1_unit|FIR_unit|FIR_accum_before[19]~22_combout\,
	cout => \M1_unit|FIR_unit|FIR_accum_before[19]~23\);

-- Location: LCFF_X42_Y22_N7
\M1_unit|FIR_unit|FIR_BUFF_V[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|FIR_accum_before[19]~22_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|FIR_unit|FIR_BUFF_V[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_BUFF_V\(11));

-- Location: LCCOMB_X42_Y25_N22
\M1_unit|Selector252~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector252~0_combout\ = (\M1_unit|FIR_unit|FIR_BUFF_V\(11) & ((\M1_unit|state.S_END_LINE_2~regout\) # (\M1_unit|state.S_RUN_2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|FIR_BUFF_V\(11),
	datac => \M1_unit|state.S_END_LINE_2~regout\,
	datad => \M1_unit|state.S_RUN_2~regout\,
	combout => \M1_unit|Selector252~0_combout\);

-- Location: LCFF_X40_Y26_N23
\M1_unit|V_RGB[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector252~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_RGB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_RGB\(11));

-- Location: LCCOMB_X40_Y26_N22
\M1_unit|RGB_unit|Add1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add1~9_combout\ = (\M1_unit|V_RGB\(11) & ((GND) # (!\M1_unit|RGB_unit|Add1~8\))) # (!\M1_unit|V_RGB\(11) & (\M1_unit|RGB_unit|Add1~8\ $ (GND)))
-- \M1_unit|RGB_unit|Add1~10\ = CARRY((\M1_unit|V_RGB\(11)) # (!\M1_unit|RGB_unit|Add1~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_RGB\(11),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add1~8\,
	combout => \M1_unit|RGB_unit|Add1~9_combout\,
	cout => \M1_unit|RGB_unit|Add1~10\);

-- Location: LCCOMB_X41_Y26_N12
\M1_unit|RGB_unit|Add2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add2~18_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & \M1_unit|RGB_unit|Add1~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	datad => \M1_unit|RGB_unit|Add1~9_combout\,
	combout => \M1_unit|RGB_unit|Add2~18_combout\);

-- Location: LCCOMB_X41_Y26_N6
\M1_unit|RGB_unit|Add2~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add2~19_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & (\M1_unit|RGB_unit|Add2~16_combout\)) # (!\M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & (((\M1_unit|RGB_unit|Add1~2_combout\) # (\M1_unit|RGB_unit|Add2~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	datab => \M1_unit|RGB_unit|Add2~16_combout\,
	datac => \M1_unit|RGB_unit|Add1~2_combout\,
	datad => \M1_unit|RGB_unit|Add2~18_combout\,
	combout => \M1_unit|RGB_unit|Add2~19_combout\);

-- Location: LCCOMB_X40_Y26_N24
\M1_unit|RGB_unit|Add1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add1~11_combout\ = (\M1_unit|V_RGB\(12) & (\M1_unit|RGB_unit|Add1~10\ & VCC)) # (!\M1_unit|V_RGB\(12) & (!\M1_unit|RGB_unit|Add1~10\))
-- \M1_unit|RGB_unit|Add1~12\ = CARRY((!\M1_unit|V_RGB\(12) & !\M1_unit|RGB_unit|Add1~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_RGB\(12),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add1~10\,
	combout => \M1_unit|RGB_unit|Add1~11_combout\,
	cout => \M1_unit|RGB_unit|Add1~12\);

-- Location: LCCOMB_X41_Y26_N8
\M1_unit|RGB_unit|Add2~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add2~22_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & \M1_unit|RGB_unit|Add1~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	datac => \M1_unit|RGB_unit|Add1~11_combout\,
	combout => \M1_unit|RGB_unit|Add2~22_combout\);

-- Location: LCCOMB_X40_Y22_N8
\M1_unit|FIR_unit|Add7~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add7~40_combout\ = (\M1_unit|FIR_unit|FIR_accum\(20) & ((GND) # (!\M1_unit|FIR_unit|Add7~39\))) # (!\M1_unit|FIR_unit|FIR_accum\(20) & (\M1_unit|FIR_unit|Add7~39\ $ (GND)))
-- \M1_unit|FIR_unit|Add7~41\ = CARRY((\M1_unit|FIR_unit|FIR_accum\(20)) # (!\M1_unit|FIR_unit|Add7~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|FIR_accum\(20),
	datad => VCC,
	cin => \M1_unit|FIR_unit|Add7~39\,
	combout => \M1_unit|FIR_unit|Add7~40_combout\,
	cout => \M1_unit|FIR_unit|Add7~41\);

-- Location: LCCOMB_X41_Y22_N18
\M1_unit|FIR_unit|Selector20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Selector20~0_combout\ = (\M1_unit|FIR_unit|sel_mul_in.11~regout\ & ((\M1_unit|FIR_unit|FIR_accum_before[20]~24_combout\) # ((\M1_unit|FIR_unit|sel_mul_in.10~regout\ & \M1_unit|FIR_unit|Add7~40_combout\)))) # 
-- (!\M1_unit|FIR_unit|sel_mul_in.11~regout\ & (\M1_unit|FIR_unit|sel_mul_in.10~regout\ & ((\M1_unit|FIR_unit|Add7~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	datab => \M1_unit|FIR_unit|sel_mul_in.10~regout\,
	datac => \M1_unit|FIR_unit|FIR_accum_before[20]~24_combout\,
	datad => \M1_unit|FIR_unit|Add7~40_combout\,
	combout => \M1_unit|FIR_unit|Selector20~0_combout\);

-- Location: LCFF_X41_Y22_N19
\M1_unit|FIR_unit|FIR_accum[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|Selector20~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_accum\(20));

-- Location: LCCOMB_X42_Y22_N8
\M1_unit|FIR_unit|FIR_accum_before[20]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|FIR_accum_before[20]~24_combout\ = (\M1_unit|FIR_unit|FIR_accum\(20) & (\M1_unit|FIR_unit|FIR_accum_before[19]~23\ $ (GND))) # (!\M1_unit|FIR_unit|FIR_accum\(20) & (!\M1_unit|FIR_unit|FIR_accum_before[19]~23\ & VCC))
-- \M1_unit|FIR_unit|FIR_accum_before[20]~25\ = CARRY((\M1_unit|FIR_unit|FIR_accum\(20) & !\M1_unit|FIR_unit|FIR_accum_before[19]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|FIR_accum\(20),
	datad => VCC,
	cin => \M1_unit|FIR_unit|FIR_accum_before[19]~23\,
	combout => \M1_unit|FIR_unit|FIR_accum_before[20]~24_combout\,
	cout => \M1_unit|FIR_unit|FIR_accum_before[20]~25\);

-- Location: LCFF_X41_Y22_N5
\M1_unit|FIR_unit|FIR_BUFF_U[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|FIR_unit|FIR_accum_before[20]~24_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|FIR_unit|FIR_BUFF_U[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_BUFF_U\(12));

-- Location: LCCOMB_X41_Y22_N4
\M1_unit|Selector219~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector219~0_combout\ = (\M1_unit|FIR_unit|FIR_BUFF_U\(12) & ((\M1_unit|state.S_RUN_2~regout\) # (\M1_unit|state.S_END_LINE_2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_RUN_2~regout\,
	datac => \M1_unit|FIR_unit|FIR_BUFF_U\(12),
	datad => \M1_unit|state.S_END_LINE_2~regout\,
	combout => \M1_unit|Selector219~0_combout\);

-- Location: LCFF_X41_Y26_N25
\M1_unit|U_RGB[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector219~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_RGB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_RGB\(12));

-- Location: LCCOMB_X41_Y26_N24
\M1_unit|RGB_unit|Add2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add2~20_combout\ = (\M1_unit|U_RGB\(12) & (\M1_unit|RGB_unit|Add2~17\ & VCC)) # (!\M1_unit|U_RGB\(12) & (!\M1_unit|RGB_unit|Add2~17\))
-- \M1_unit|RGB_unit|Add2~21\ = CARRY((!\M1_unit|U_RGB\(12) & !\M1_unit|RGB_unit|Add2~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_RGB\(12),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add2~17\,
	combout => \M1_unit|RGB_unit|Add2~20_combout\,
	cout => \M1_unit|RGB_unit|Add2~21\);

-- Location: LCCOMB_X41_Y26_N2
\M1_unit|RGB_unit|Add2~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add2~23_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & (((\M1_unit|RGB_unit|Add2~20_combout\)))) # (!\M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & ((\M1_unit|RGB_unit|Add2~22_combout\) # ((\M1_unit|RGB_unit|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	datab => \M1_unit|RGB_unit|Add2~22_combout\,
	datac => \M1_unit|RGB_unit|Add2~20_combout\,
	datad => \M1_unit|RGB_unit|Add1~2_combout\,
	combout => \M1_unit|RGB_unit|Add2~23_combout\);

-- Location: LCCOMB_X42_Y25_N18
\M1_unit|Selector218~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector218~0_combout\ = (\M1_unit|FIR_unit|FIR_BUFF_U\(13) & ((\M1_unit|state.S_END_LINE_2~regout\) # (\M1_unit|state.S_RUN_2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|FIR_BUFF_U\(13),
	datab => \M1_unit|state.S_END_LINE_2~regout\,
	datad => \M1_unit|state.S_RUN_2~regout\,
	combout => \M1_unit|Selector218~0_combout\);

-- Location: LCFF_X41_Y26_N27
\M1_unit|U_RGB[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector218~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_RGB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_RGB\(13));

-- Location: LCCOMB_X41_Y26_N26
\M1_unit|RGB_unit|Add2~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add2~24_combout\ = (\M1_unit|U_RGB\(13) & ((GND) # (!\M1_unit|RGB_unit|Add2~21\))) # (!\M1_unit|U_RGB\(13) & (\M1_unit|RGB_unit|Add2~21\ $ (GND)))
-- \M1_unit|RGB_unit|Add2~25\ = CARRY((\M1_unit|U_RGB\(13)) # (!\M1_unit|RGB_unit|Add2~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_RGB\(13),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add2~21\,
	combout => \M1_unit|RGB_unit|Add2~24_combout\,
	cout => \M1_unit|RGB_unit|Add2~25\);

-- Location: LCCOMB_X42_Y22_N10
\M1_unit|FIR_unit|FIR_accum_before[21]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|FIR_accum_before[21]~26_combout\ = (\M1_unit|FIR_unit|FIR_accum\(21) & (!\M1_unit|FIR_unit|FIR_accum_before[20]~25\)) # (!\M1_unit|FIR_unit|FIR_accum\(21) & ((\M1_unit|FIR_unit|FIR_accum_before[20]~25\) # (GND)))
-- \M1_unit|FIR_unit|FIR_accum_before[21]~27\ = CARRY((!\M1_unit|FIR_unit|FIR_accum_before[20]~25\) # (!\M1_unit|FIR_unit|FIR_accum\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|FIR_accum\(21),
	datad => VCC,
	cin => \M1_unit|FIR_unit|FIR_accum_before[20]~25\,
	combout => \M1_unit|FIR_unit|FIR_accum_before[21]~26_combout\,
	cout => \M1_unit|FIR_unit|FIR_accum_before[21]~27\);

-- Location: LCFF_X38_Y22_N27
\M1_unit|FIR_unit|FIR_BUFF_V[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|FIR_unit|FIR_accum_before[21]~26_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|FIR_unit|FIR_BUFF_V[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_BUFF_V\(13));

-- Location: LCCOMB_X38_Y22_N26
\M1_unit|Selector250~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector250~0_combout\ = (\M1_unit|FIR_unit|FIR_BUFF_V\(13) & ((\M1_unit|state.S_RUN_2~regout\) # (\M1_unit|state.S_END_LINE_2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|state.S_RUN_2~regout\,
	datac => \M1_unit|FIR_unit|FIR_BUFF_V\(13),
	datad => \M1_unit|state.S_END_LINE_2~regout\,
	combout => \M1_unit|Selector250~0_combout\);

-- Location: LCFF_X40_Y26_N27
\M1_unit|V_RGB[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector250~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_RGB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_RGB\(13));

-- Location: LCCOMB_X40_Y26_N26
\M1_unit|RGB_unit|Add1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add1~13_combout\ = (\M1_unit|V_RGB\(13) & ((GND) # (!\M1_unit|RGB_unit|Add1~12\))) # (!\M1_unit|V_RGB\(13) & (\M1_unit|RGB_unit|Add1~12\ $ (GND)))
-- \M1_unit|RGB_unit|Add1~14\ = CARRY((\M1_unit|V_RGB\(13)) # (!\M1_unit|RGB_unit|Add1~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_RGB\(13),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add1~12\,
	combout => \M1_unit|RGB_unit|Add1~13_combout\,
	cout => \M1_unit|RGB_unit|Add1~14\);

-- Location: LCCOMB_X40_Y26_N12
\M1_unit|RGB_unit|Add2~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add2~26_combout\ = (\M1_unit|RGB_unit|Add1~13_combout\ & \M1_unit|RGB_unit|sel_rgb_mul.01~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_unit|Add1~13_combout\,
	datac => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	combout => \M1_unit|RGB_unit|Add2~26_combout\);

-- Location: LCCOMB_X40_Y26_N6
\M1_unit|RGB_unit|Add2~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add2~27_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & (((\M1_unit|RGB_unit|Add2~24_combout\)))) # (!\M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & ((\M1_unit|RGB_unit|Add1~2_combout\) # ((\M1_unit|RGB_unit|Add2~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Add1~2_combout\,
	datab => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	datac => \M1_unit|RGB_unit|Add2~24_combout\,
	datad => \M1_unit|RGB_unit|Add2~26_combout\,
	combout => \M1_unit|RGB_unit|Add2~27_combout\);

-- Location: LCCOMB_X38_Y22_N22
\M1_unit|FIR_unit|Selector18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Selector18~0_combout\ = (\M1_unit|FIR_unit|Add7~44_combout\ & ((\M1_unit|FIR_unit|sel_mul_in.10~regout\) # ((\M1_unit|FIR_unit|sel_mul_in.11~regout\ & \M1_unit|FIR_unit|FIR_accum_before[22]~28_combout\)))) # 
-- (!\M1_unit|FIR_unit|Add7~44_combout\ & (\M1_unit|FIR_unit|sel_mul_in.11~regout\ & (\M1_unit|FIR_unit|FIR_accum_before[22]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Add7~44_combout\,
	datab => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	datac => \M1_unit|FIR_unit|FIR_accum_before[22]~28_combout\,
	datad => \M1_unit|FIR_unit|sel_mul_in.10~regout\,
	combout => \M1_unit|FIR_unit|Selector18~0_combout\);

-- Location: LCFF_X38_Y22_N23
\M1_unit|FIR_unit|FIR_accum[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|Selector18~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_accum\(22));

-- Location: LCCOMB_X42_Y22_N12
\M1_unit|FIR_unit|FIR_accum_before[22]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|FIR_accum_before[22]~28_combout\ = (\M1_unit|FIR_unit|FIR_accum\(22) & (\M1_unit|FIR_unit|FIR_accum_before[21]~27\ $ (GND))) # (!\M1_unit|FIR_unit|FIR_accum\(22) & (!\M1_unit|FIR_unit|FIR_accum_before[21]~27\ & VCC))
-- \M1_unit|FIR_unit|FIR_accum_before[22]~29\ = CARRY((\M1_unit|FIR_unit|FIR_accum\(22) & !\M1_unit|FIR_unit|FIR_accum_before[21]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|FIR_accum\(22),
	datad => VCC,
	cin => \M1_unit|FIR_unit|FIR_accum_before[21]~27\,
	combout => \M1_unit|FIR_unit|FIR_accum_before[22]~28_combout\,
	cout => \M1_unit|FIR_unit|FIR_accum_before[22]~29\);

-- Location: LCFF_X38_Y22_N29
\M1_unit|FIR_unit|FIR_BUFF_V[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|FIR_unit|FIR_accum_before[22]~28_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|FIR_unit|FIR_BUFF_V[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_BUFF_V\(14));

-- Location: LCCOMB_X38_Y22_N28
\M1_unit|Selector249~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector249~0_combout\ = (\M1_unit|FIR_unit|FIR_BUFF_V\(14) & ((\M1_unit|state.S_RUN_2~regout\) # (\M1_unit|state.S_END_LINE_2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|state.S_RUN_2~regout\,
	datac => \M1_unit|FIR_unit|FIR_BUFF_V\(14),
	datad => \M1_unit|state.S_END_LINE_2~regout\,
	combout => \M1_unit|Selector249~0_combout\);

-- Location: LCFF_X40_Y26_N29
\M1_unit|V_RGB[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector249~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_RGB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_RGB\(14));

-- Location: LCCOMB_X40_Y26_N28
\M1_unit|RGB_unit|Add1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add1~15_combout\ = (\M1_unit|V_RGB\(14) & (\M1_unit|RGB_unit|Add1~14\ & VCC)) # (!\M1_unit|V_RGB\(14) & (!\M1_unit|RGB_unit|Add1~14\))
-- \M1_unit|RGB_unit|Add1~16\ = CARRY((!\M1_unit|V_RGB\(14) & !\M1_unit|RGB_unit|Add1~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_RGB\(14),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add1~14\,
	combout => \M1_unit|RGB_unit|Add1~15_combout\,
	cout => \M1_unit|RGB_unit|Add1~16\);

-- Location: LCCOMB_X40_Y26_N8
\M1_unit|RGB_unit|Add2~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add2~30_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & \M1_unit|RGB_unit|Add1~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	datad => \M1_unit|RGB_unit|Add1~15_combout\,
	combout => \M1_unit|RGB_unit|Add2~30_combout\);

-- Location: LCFF_X42_Y22_N13
\M1_unit|FIR_unit|FIR_BUFF_U[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|FIR_accum_before[22]~28_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|FIR_unit|FIR_BUFF_U[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_BUFF_U\(14));

-- Location: LCCOMB_X42_Y25_N4
\M1_unit|Selector217~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector217~0_combout\ = (\M1_unit|FIR_unit|FIR_BUFF_U\(14) & ((\M1_unit|state.S_END_LINE_2~regout\) # (\M1_unit|state.S_RUN_2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|FIR_BUFF_U\(14),
	datac => \M1_unit|state.S_END_LINE_2~regout\,
	datad => \M1_unit|state.S_RUN_2~regout\,
	combout => \M1_unit|Selector217~0_combout\);

-- Location: LCFF_X41_Y26_N29
\M1_unit|U_RGB[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector217~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_RGB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_RGB\(14));

-- Location: LCCOMB_X41_Y26_N28
\M1_unit|RGB_unit|Add2~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add2~28_combout\ = (\M1_unit|U_RGB\(14) & (\M1_unit|RGB_unit|Add2~25\ & VCC)) # (!\M1_unit|U_RGB\(14) & (!\M1_unit|RGB_unit|Add2~25\))
-- \M1_unit|RGB_unit|Add2~29\ = CARRY((!\M1_unit|U_RGB\(14) & !\M1_unit|RGB_unit|Add2~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_RGB\(14),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add2~25\,
	combout => \M1_unit|RGB_unit|Add2~28_combout\,
	cout => \M1_unit|RGB_unit|Add2~29\);

-- Location: LCCOMB_X40_Y26_N10
\M1_unit|RGB_unit|Add2~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add2~31_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & (((\M1_unit|RGB_unit|Add2~28_combout\)))) # (!\M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & ((\M1_unit|RGB_unit|Add1~2_combout\) # ((\M1_unit|RGB_unit|Add2~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Add1~2_combout\,
	datab => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	datac => \M1_unit|RGB_unit|Add2~30_combout\,
	datad => \M1_unit|RGB_unit|Add2~28_combout\,
	combout => \M1_unit|RGB_unit|Add2~31_combout\);

-- Location: LCCOMB_X40_Y26_N30
\M1_unit|RGB_unit|Add1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add1~17_combout\ = (\M1_unit|V_RGB\(15) & ((GND) # (!\M1_unit|RGB_unit|Add1~16\))) # (!\M1_unit|V_RGB\(15) & (\M1_unit|RGB_unit|Add1~16\ $ (GND)))
-- \M1_unit|RGB_unit|Add1~18\ = CARRY((\M1_unit|V_RGB\(15)) # (!\M1_unit|RGB_unit|Add1~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_RGB\(15),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add1~16\,
	combout => \M1_unit|RGB_unit|Add1~17_combout\,
	cout => \M1_unit|RGB_unit|Add1~18\);

-- Location: LCCOMB_X40_Y26_N4
\M1_unit|RGB_unit|Add2~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add2~34_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & \M1_unit|RGB_unit|Add1~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	datad => \M1_unit|RGB_unit|Add1~17_combout\,
	combout => \M1_unit|RGB_unit|Add2~34_combout\);

-- Location: LCCOMB_X41_Y26_N30
\M1_unit|RGB_unit|Add2~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add2~32_combout\ = (\M1_unit|U_RGB\(15) & ((GND) # (!\M1_unit|RGB_unit|Add2~29\))) # (!\M1_unit|U_RGB\(15) & (\M1_unit|RGB_unit|Add2~29\ $ (GND)))
-- \M1_unit|RGB_unit|Add2~33\ = CARRY((\M1_unit|U_RGB\(15)) # (!\M1_unit|RGB_unit|Add2~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_RGB\(15),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add2~29\,
	combout => \M1_unit|RGB_unit|Add2~32_combout\,
	cout => \M1_unit|RGB_unit|Add2~33\);

-- Location: LCCOMB_X41_Y26_N4
\M1_unit|RGB_unit|Add2~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add2~35_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & (((\M1_unit|RGB_unit|Add2~32_combout\)))) # (!\M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & ((\M1_unit|RGB_unit|Add2~34_combout\) # ((\M1_unit|RGB_unit|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	datab => \M1_unit|RGB_unit|Add2~34_combout\,
	datac => \M1_unit|RGB_unit|Add1~2_combout\,
	datad => \M1_unit|RGB_unit|Add2~32_combout\,
	combout => \M1_unit|RGB_unit|Add2~35_combout\);

-- Location: LCCOMB_X42_Y22_N14
\M1_unit|FIR_unit|FIR_accum_before[23]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|FIR_accum_before[23]~30_combout\ = (\M1_unit|FIR_unit|FIR_accum\(23) & (!\M1_unit|FIR_unit|FIR_accum_before[22]~29\)) # (!\M1_unit|FIR_unit|FIR_accum\(23) & ((\M1_unit|FIR_unit|FIR_accum_before[22]~29\) # (GND)))
-- \M1_unit|FIR_unit|FIR_accum_before[23]~31\ = CARRY((!\M1_unit|FIR_unit|FIR_accum_before[22]~29\) # (!\M1_unit|FIR_unit|FIR_accum\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|FIR_accum\(23),
	datad => VCC,
	cin => \M1_unit|FIR_unit|FIR_accum_before[22]~29\,
	combout => \M1_unit|FIR_unit|FIR_accum_before[23]~30_combout\,
	cout => \M1_unit|FIR_unit|FIR_accum_before[23]~31\);

-- Location: LCCOMB_X38_Y22_N20
\M1_unit|FIR_unit|Selector19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Selector19~0_combout\ = (\M1_unit|FIR_unit|Add7~42_combout\ & ((\M1_unit|FIR_unit|sel_mul_in.10~regout\) # ((\M1_unit|FIR_unit|sel_mul_in.11~regout\ & \M1_unit|FIR_unit|FIR_accum_before[21]~26_combout\)))) # 
-- (!\M1_unit|FIR_unit|Add7~42_combout\ & (\M1_unit|FIR_unit|sel_mul_in.11~regout\ & (\M1_unit|FIR_unit|FIR_accum_before[21]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Add7~42_combout\,
	datab => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	datac => \M1_unit|FIR_unit|FIR_accum_before[21]~26_combout\,
	datad => \M1_unit|FIR_unit|sel_mul_in.10~regout\,
	combout => \M1_unit|FIR_unit|Selector19~0_combout\);

-- Location: LCFF_X38_Y22_N21
\M1_unit|FIR_unit|FIR_accum[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|Selector19~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_accum\(21));

-- Location: LCCOMB_X40_Y22_N14
\M1_unit|FIR_unit|Add7~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add7~46_combout\ = (\M1_unit|FIR_unit|FIR_accum\(23) & (\M1_unit|FIR_unit|Add7~45\ & VCC)) # (!\M1_unit|FIR_unit|FIR_accum\(23) & (!\M1_unit|FIR_unit|Add7~45\))
-- \M1_unit|FIR_unit|Add7~47\ = CARRY((!\M1_unit|FIR_unit|FIR_accum\(23) & !\M1_unit|FIR_unit|Add7~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|FIR_accum\(23),
	datad => VCC,
	cin => \M1_unit|FIR_unit|Add7~45\,
	combout => \M1_unit|FIR_unit|Add7~46_combout\,
	cout => \M1_unit|FIR_unit|Add7~47\);

-- Location: LCCOMB_X41_Y22_N20
\M1_unit|FIR_unit|Selector17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Selector17~0_combout\ = (\M1_unit|FIR_unit|sel_mul_in.11~regout\ & ((\M1_unit|FIR_unit|FIR_accum_before[23]~30_combout\) # ((\M1_unit|FIR_unit|sel_mul_in.10~regout\ & \M1_unit|FIR_unit|Add7~46_combout\)))) # 
-- (!\M1_unit|FIR_unit|sel_mul_in.11~regout\ & (\M1_unit|FIR_unit|sel_mul_in.10~regout\ & ((\M1_unit|FIR_unit|Add7~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	datab => \M1_unit|FIR_unit|sel_mul_in.10~regout\,
	datac => \M1_unit|FIR_unit|FIR_accum_before[23]~30_combout\,
	datad => \M1_unit|FIR_unit|Add7~46_combout\,
	combout => \M1_unit|FIR_unit|Selector17~0_combout\);

-- Location: LCFF_X41_Y22_N21
\M1_unit|FIR_unit|FIR_accum[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|Selector17~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_accum\(23));

-- Location: LCCOMB_X42_Y22_N16
\M1_unit|FIR_unit|FIR_accum_before[24]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|FIR_accum_before[24]~32_combout\ = (\M1_unit|FIR_unit|FIR_accum\(24) & (\M1_unit|FIR_unit|FIR_accum_before[23]~31\ $ (GND))) # (!\M1_unit|FIR_unit|FIR_accum\(24) & (!\M1_unit|FIR_unit|FIR_accum_before[23]~31\ & VCC))
-- \M1_unit|FIR_unit|FIR_accum_before[24]~33\ = CARRY((\M1_unit|FIR_unit|FIR_accum\(24) & !\M1_unit|FIR_unit|FIR_accum_before[23]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|FIR_accum\(24),
	datad => VCC,
	cin => \M1_unit|FIR_unit|FIR_accum_before[23]~31\,
	combout => \M1_unit|FIR_unit|FIR_accum_before[24]~32_combout\,
	cout => \M1_unit|FIR_unit|FIR_accum_before[24]~33\);

-- Location: LCFF_X41_Y22_N25
\M1_unit|FIR_unit|FIR_BUFF_U[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|FIR_unit|FIR_accum_before[24]~32_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|FIR_unit|FIR_BUFF_U[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_BUFF_U\(16));

-- Location: LCCOMB_X41_Y22_N24
\M1_unit|Selector215~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector215~0_combout\ = (\M1_unit|FIR_unit|FIR_BUFF_U\(16) & ((\M1_unit|state.S_RUN_2~regout\) # (\M1_unit|state.S_END_LINE_2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_RUN_2~regout\,
	datac => \M1_unit|FIR_unit|FIR_BUFF_U\(16),
	datad => \M1_unit|state.S_END_LINE_2~regout\,
	combout => \M1_unit|Selector215~0_combout\);

-- Location: LCFF_X41_Y25_N1
\M1_unit|U_RGB[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector215~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_RGB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_RGB\(16));

-- Location: LCCOMB_X41_Y25_N0
\M1_unit|RGB_unit|Add2~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add2~36_combout\ = (\M1_unit|U_RGB\(16) & (\M1_unit|RGB_unit|Add2~33\ & VCC)) # (!\M1_unit|U_RGB\(16) & (!\M1_unit|RGB_unit|Add2~33\))
-- \M1_unit|RGB_unit|Add2~37\ = CARRY((!\M1_unit|U_RGB\(16) & !\M1_unit|RGB_unit|Add2~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_RGB\(16),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add2~33\,
	combout => \M1_unit|RGB_unit|Add2~36_combout\,
	cout => \M1_unit|RGB_unit|Add2~37\);

-- Location: LCCOMB_X38_Y24_N14
\M1_unit|RGB_unit|Add2~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add2~39_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & (((\M1_unit|RGB_unit|Add2~36_combout\)))) # (!\M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & ((\M1_unit|RGB_unit|Add2~38_combout\) # ((\M1_unit|RGB_unit|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Add2~38_combout\,
	datab => \M1_unit|RGB_unit|Add1~2_combout\,
	datac => \M1_unit|RGB_unit|Add2~36_combout\,
	datad => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	combout => \M1_unit|RGB_unit|Add2~39_combout\);

-- Location: LCCOMB_X42_Y25_N10
\M1_unit|Selector214~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector214~0_combout\ = (\M1_unit|FIR_unit|FIR_BUFF_U\(17) & ((\M1_unit|state.S_END_LINE_2~regout\) # (\M1_unit|state.S_RUN_2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|FIR_BUFF_U\(17),
	datac => \M1_unit|state.S_END_LINE_2~regout\,
	datad => \M1_unit|state.S_RUN_2~regout\,
	combout => \M1_unit|Selector214~0_combout\);

-- Location: LCFF_X41_Y25_N3
\M1_unit|U_RGB[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector214~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_RGB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_RGB\(17));

-- Location: LCCOMB_X41_Y25_N2
\M1_unit|RGB_unit|Add2~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add2~41_combout\ = (\M1_unit|U_RGB\(17) & ((GND) # (!\M1_unit|RGB_unit|Add2~37\))) # (!\M1_unit|U_RGB\(17) & (\M1_unit|RGB_unit|Add2~37\ $ (GND)))
-- \M1_unit|RGB_unit|Add2~42\ = CARRY((\M1_unit|U_RGB\(17)) # (!\M1_unit|RGB_unit|Add2~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_RGB\(17),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add2~37\,
	combout => \M1_unit|RGB_unit|Add2~41_combout\,
	cout => \M1_unit|RGB_unit|Add2~42\);

-- Location: LCCOMB_X42_Y22_N18
\M1_unit|FIR_unit|FIR_accum_before[25]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|FIR_accum_before[25]~34_combout\ = (\M1_unit|FIR_unit|FIR_accum\(25) & (!\M1_unit|FIR_unit|FIR_accum_before[24]~33\)) # (!\M1_unit|FIR_unit|FIR_accum\(25) & ((\M1_unit|FIR_unit|FIR_accum_before[24]~33\) # (GND)))
-- \M1_unit|FIR_unit|FIR_accum_before[25]~35\ = CARRY((!\M1_unit|FIR_unit|FIR_accum_before[24]~33\) # (!\M1_unit|FIR_unit|FIR_accum\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|FIR_accum\(25),
	datad => VCC,
	cin => \M1_unit|FIR_unit|FIR_accum_before[24]~33\,
	combout => \M1_unit|FIR_unit|FIR_accum_before[25]~34_combout\,
	cout => \M1_unit|FIR_unit|FIR_accum_before[25]~35\);

-- Location: LCFF_X41_Y24_N5
\M1_unit|FIR_unit|FIR_BUFF_V[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|FIR_unit|FIR_accum_before[25]~34_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|FIR_unit|FIR_BUFF_V[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_BUFF_V\(17));

-- Location: LCCOMB_X41_Y24_N4
\M1_unit|Selector246~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector246~0_combout\ = (\M1_unit|FIR_unit|FIR_BUFF_V\(17) & ((\M1_unit|state.S_RUN_2~regout\) # (\M1_unit|state.S_END_LINE_2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|state.S_RUN_2~regout\,
	datac => \M1_unit|FIR_unit|FIR_BUFF_V\(17),
	datad => \M1_unit|state.S_END_LINE_2~regout\,
	combout => \M1_unit|Selector246~0_combout\);

-- Location: LCFF_X40_Y25_N3
\M1_unit|V_RGB[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector246~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_RGB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_RGB\(17));

-- Location: LCFF_X42_Y22_N17
\M1_unit|FIR_unit|FIR_BUFF_V[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|FIR_accum_before[24]~32_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|FIR_unit|FIR_BUFF_V[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_BUFF_V\(16));

-- Location: LCCOMB_X42_Y25_N8
\M1_unit|Selector247~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector247~0_combout\ = (\M1_unit|FIR_unit|FIR_BUFF_V\(16) & ((\M1_unit|state.S_END_LINE_2~regout\) # (\M1_unit|state.S_RUN_2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|FIR_BUFF_V\(16),
	datac => \M1_unit|state.S_END_LINE_2~regout\,
	datad => \M1_unit|state.S_RUN_2~regout\,
	combout => \M1_unit|Selector247~0_combout\);

-- Location: LCFF_X40_Y25_N1
\M1_unit|V_RGB[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector247~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_RGB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_RGB\(16));

-- Location: LCCOMB_X40_Y25_N2
\M1_unit|RGB_unit|Add1~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add1~21_combout\ = (\M1_unit|V_RGB\(17) & ((GND) # (!\M1_unit|RGB_unit|Add1~20\))) # (!\M1_unit|V_RGB\(17) & (\M1_unit|RGB_unit|Add1~20\ $ (GND)))
-- \M1_unit|RGB_unit|Add1~22\ = CARRY((\M1_unit|V_RGB\(17)) # (!\M1_unit|RGB_unit|Add1~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_RGB\(17),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add1~20\,
	combout => \M1_unit|RGB_unit|Add1~21_combout\,
	cout => \M1_unit|RGB_unit|Add1~22\);

-- Location: LCCOMB_X41_Y25_N26
\M1_unit|RGB_unit|Add2~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add2~40_combout\ = (!\M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & ((\M1_unit|RGB_unit|Add1~2_combout\) # ((\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & \M1_unit|RGB_unit|Add1~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Add1~2_combout\,
	datab => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	datac => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	datad => \M1_unit|RGB_unit|Add1~21_combout\,
	combout => \M1_unit|RGB_unit|Add2~40_combout\);

-- Location: LCCOMB_X41_Y25_N28
\M1_unit|RGB_unit|Add2~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add2~43_combout\ = (\M1_unit|RGB_unit|Add2~40_combout\) # ((\M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & \M1_unit|RGB_unit|Add2~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	datac => \M1_unit|RGB_unit|Add2~41_combout\,
	datad => \M1_unit|RGB_unit|Add2~40_combout\,
	combout => \M1_unit|RGB_unit|Add2~43_combout\);

-- Location: LCCOMB_X40_Y26_N2
\M1_unit|RGB_unit|Selector64~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Selector64~0_combout\ = (\M1_unit|enable_RGB~regout\ & !\M1_unit|RGB_unit|sel_rgb_mul.10~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M1_unit|enable_RGB~regout\,
	datad => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	combout => \M1_unit|RGB_unit|Selector64~0_combout\);

-- Location: LCFF_X40_Y26_N3
\M1_unit|RGB_unit|sel_rgb_mul.00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|Selector64~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|sel_rgb_mul.00~regout\);

-- Location: DSPMULT_X39_Y24_N0
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X41_Y25_N4
\M1_unit|RGB_unit|Add2~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add2~45_combout\ = (\M1_unit|U_RGB\(18) & (\M1_unit|RGB_unit|Add2~42\ & VCC)) # (!\M1_unit|U_RGB\(18) & (!\M1_unit|RGB_unit|Add2~42\))
-- \M1_unit|RGB_unit|Add2~46\ = CARRY((!\M1_unit|U_RGB\(18) & !\M1_unit|RGB_unit|Add2~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_RGB\(18),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add2~42\,
	combout => \M1_unit|RGB_unit|Add2~45_combout\,
	cout => \M1_unit|RGB_unit|Add2~46\);

-- Location: LCCOMB_X40_Y25_N4
\M1_unit|RGB_unit|Add1~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add1~23_combout\ = (\M1_unit|V_RGB\(18) & (\M1_unit|RGB_unit|Add1~22\ & VCC)) # (!\M1_unit|V_RGB\(18) & (!\M1_unit|RGB_unit|Add1~22\))
-- \M1_unit|RGB_unit|Add1~24\ = CARRY((!\M1_unit|V_RGB\(18) & !\M1_unit|RGB_unit|Add1~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_RGB\(18),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add1~22\,
	combout => \M1_unit|RGB_unit|Add1~23_combout\,
	cout => \M1_unit|RGB_unit|Add1~24\);

-- Location: LCCOMB_X40_Y25_N18
\M1_unit|RGB_unit|Add2~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add2~44_combout\ = (!\M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & ((\M1_unit|RGB_unit|Add1~2_combout\) # ((\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & \M1_unit|RGB_unit|Add1~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Add1~2_combout\,
	datab => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	datac => \M1_unit|RGB_unit|Add1~23_combout\,
	datad => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	combout => \M1_unit|RGB_unit|Add2~44_combout\);

-- Location: LCCOMB_X41_Y25_N30
\M1_unit|RGB_unit|Add2~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add2~47_combout\ = (\M1_unit|RGB_unit|Add2~44_combout\) # ((\M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & \M1_unit|RGB_unit|Add2~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	datac => \M1_unit|RGB_unit|Add2~45_combout\,
	datad => \M1_unit|RGB_unit|Add2~44_combout\,
	combout => \M1_unit|RGB_unit|Add2~47_combout\);

-- Location: LCCOMB_X41_Y25_N6
\M1_unit|RGB_unit|Add2~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add2~49_combout\ = (\M1_unit|U_RGB\(19) & ((GND) # (!\M1_unit|RGB_unit|Add2~46\))) # (!\M1_unit|U_RGB\(19) & (\M1_unit|RGB_unit|Add2~46\ $ (GND)))
-- \M1_unit|RGB_unit|Add2~50\ = CARRY((\M1_unit|U_RGB\(19)) # (!\M1_unit|RGB_unit|Add2~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_RGB\(19),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add2~46\,
	combout => \M1_unit|RGB_unit|Add2~49_combout\,
	cout => \M1_unit|RGB_unit|Add2~50\);

-- Location: LCCOMB_X40_Y25_N30
\M1_unit|RGB_unit|Add2~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add2~51_combout\ = (\M1_unit|RGB_unit|Add2~48_combout\) # ((\M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & \M1_unit|RGB_unit|Add2~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Add2~48_combout\,
	datab => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	datad => \M1_unit|RGB_unit|Add2~49_combout\,
	combout => \M1_unit|RGB_unit|Add2~51_combout\);

-- Location: LCCOMB_X40_Y22_N16
\M1_unit|FIR_unit|Add7~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add7~48_combout\ = (\M1_unit|FIR_unit|FIR_accum\(24) & ((GND) # (!\M1_unit|FIR_unit|Add7~47\))) # (!\M1_unit|FIR_unit|FIR_accum\(24) & (\M1_unit|FIR_unit|Add7~47\ $ (GND)))
-- \M1_unit|FIR_unit|Add7~49\ = CARRY((\M1_unit|FIR_unit|FIR_accum\(24)) # (!\M1_unit|FIR_unit|Add7~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|FIR_accum\(24),
	datad => VCC,
	cin => \M1_unit|FIR_unit|Add7~47\,
	combout => \M1_unit|FIR_unit|Add7~48_combout\,
	cout => \M1_unit|FIR_unit|Add7~49\);

-- Location: LCCOMB_X41_Y22_N14
\M1_unit|FIR_unit|Selector16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Selector16~0_combout\ = (\M1_unit|FIR_unit|sel_mul_in.11~regout\ & ((\M1_unit|FIR_unit|FIR_accum_before[24]~32_combout\) # ((\M1_unit|FIR_unit|sel_mul_in.10~regout\ & \M1_unit|FIR_unit|Add7~48_combout\)))) # 
-- (!\M1_unit|FIR_unit|sel_mul_in.11~regout\ & (\M1_unit|FIR_unit|sel_mul_in.10~regout\ & ((\M1_unit|FIR_unit|Add7~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	datab => \M1_unit|FIR_unit|sel_mul_in.10~regout\,
	datac => \M1_unit|FIR_unit|FIR_accum_before[24]~32_combout\,
	datad => \M1_unit|FIR_unit|Add7~48_combout\,
	combout => \M1_unit|FIR_unit|Selector16~0_combout\);

-- Location: LCFF_X41_Y22_N15
\M1_unit|FIR_unit|FIR_accum[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|Selector16~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_accum\(24));

-- Location: LCCOMB_X40_Y22_N18
\M1_unit|FIR_unit|Add7~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add7~50_combout\ = (\M1_unit|FIR_unit|FIR_accum\(25) & (\M1_unit|FIR_unit|Add7~49\ & VCC)) # (!\M1_unit|FIR_unit|FIR_accum\(25) & (!\M1_unit|FIR_unit|Add7~49\))
-- \M1_unit|FIR_unit|Add7~51\ = CARRY((!\M1_unit|FIR_unit|FIR_accum\(25) & !\M1_unit|FIR_unit|Add7~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|FIR_accum\(25),
	datad => VCC,
	cin => \M1_unit|FIR_unit|Add7~49\,
	combout => \M1_unit|FIR_unit|Add7~50_combout\,
	cout => \M1_unit|FIR_unit|Add7~51\);

-- Location: LCCOMB_X41_Y22_N0
\M1_unit|FIR_unit|Selector15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Selector15~0_combout\ = (\M1_unit|FIR_unit|sel_mul_in.11~regout\ & ((\M1_unit|FIR_unit|FIR_accum_before[25]~34_combout\) # ((\M1_unit|FIR_unit|Add7~50_combout\ & \M1_unit|FIR_unit|sel_mul_in.10~regout\)))) # 
-- (!\M1_unit|FIR_unit|sel_mul_in.11~regout\ & (\M1_unit|FIR_unit|Add7~50_combout\ & (\M1_unit|FIR_unit|sel_mul_in.10~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	datab => \M1_unit|FIR_unit|Add7~50_combout\,
	datac => \M1_unit|FIR_unit|sel_mul_in.10~regout\,
	datad => \M1_unit|FIR_unit|FIR_accum_before[25]~34_combout\,
	combout => \M1_unit|FIR_unit|Selector15~0_combout\);

-- Location: LCFF_X41_Y22_N1
\M1_unit|FIR_unit|FIR_accum[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|Selector15~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_accum\(25));

-- Location: LCCOMB_X40_Y22_N20
\M1_unit|FIR_unit|Add7~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add7~52_combout\ = (\M1_unit|FIR_unit|FIR_accum\(26) & ((GND) # (!\M1_unit|FIR_unit|Add7~51\))) # (!\M1_unit|FIR_unit|FIR_accum\(26) & (\M1_unit|FIR_unit|Add7~51\ $ (GND)))
-- \M1_unit|FIR_unit|Add7~53\ = CARRY((\M1_unit|FIR_unit|FIR_accum\(26)) # (!\M1_unit|FIR_unit|Add7~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|FIR_accum\(26),
	datad => VCC,
	cin => \M1_unit|FIR_unit|Add7~51\,
	combout => \M1_unit|FIR_unit|Add7~52_combout\,
	cout => \M1_unit|FIR_unit|Add7~53\);

-- Location: LCCOMB_X40_Y22_N22
\M1_unit|FIR_unit|Add7~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add7~54_combout\ = (\M1_unit|FIR_unit|FIR_accum\(27) & (\M1_unit|FIR_unit|Add7~53\ & VCC)) # (!\M1_unit|FIR_unit|FIR_accum\(27) & (!\M1_unit|FIR_unit|Add7~53\))
-- \M1_unit|FIR_unit|Add7~55\ = CARRY((!\M1_unit|FIR_unit|FIR_accum\(27) & !\M1_unit|FIR_unit|Add7~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|FIR_accum\(27),
	datad => VCC,
	cin => \M1_unit|FIR_unit|Add7~53\,
	combout => \M1_unit|FIR_unit|Add7~54_combout\,
	cout => \M1_unit|FIR_unit|Add7~55\);

-- Location: LCCOMB_X40_Y22_N24
\M1_unit|FIR_unit|Add7~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add7~56_combout\ = (\M1_unit|FIR_unit|FIR_accum\(28) & ((GND) # (!\M1_unit|FIR_unit|Add7~55\))) # (!\M1_unit|FIR_unit|FIR_accum\(28) & (\M1_unit|FIR_unit|Add7~55\ $ (GND)))
-- \M1_unit|FIR_unit|Add7~57\ = CARRY((\M1_unit|FIR_unit|FIR_accum\(28)) # (!\M1_unit|FIR_unit|Add7~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|FIR_accum\(28),
	datad => VCC,
	cin => \M1_unit|FIR_unit|Add7~55\,
	combout => \M1_unit|FIR_unit|Add7~56_combout\,
	cout => \M1_unit|FIR_unit|Add7~57\);

-- Location: LCCOMB_X41_Y22_N26
\M1_unit|FIR_unit|Selector12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Selector12~0_combout\ = (\M1_unit|FIR_unit|sel_mul_in.11~regout\ & ((\M1_unit|FIR_unit|FIR_accum_before[28]~40_combout\) # ((\M1_unit|FIR_unit|sel_mul_in.10~regout\ & \M1_unit|FIR_unit|Add7~56_combout\)))) # 
-- (!\M1_unit|FIR_unit|sel_mul_in.11~regout\ & (\M1_unit|FIR_unit|sel_mul_in.10~regout\ & ((\M1_unit|FIR_unit|Add7~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	datab => \M1_unit|FIR_unit|sel_mul_in.10~regout\,
	datac => \M1_unit|FIR_unit|FIR_accum_before[28]~40_combout\,
	datad => \M1_unit|FIR_unit|Add7~56_combout\,
	combout => \M1_unit|FIR_unit|Selector12~0_combout\);

-- Location: LCFF_X41_Y22_N27
\M1_unit|FIR_unit|FIR_accum[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|Selector12~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_accum\(28));

-- Location: LCCOMB_X38_Y22_N10
\M1_unit|FIR_unit|Selector13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Selector13~0_combout\ = (\M1_unit|FIR_unit|FIR_accum_before[27]~38_combout\ & ((\M1_unit|FIR_unit|sel_mul_in.11~regout\) # ((\M1_unit|FIR_unit|Add7~54_combout\ & \M1_unit|FIR_unit|sel_mul_in.10~regout\)))) # 
-- (!\M1_unit|FIR_unit|FIR_accum_before[27]~38_combout\ & (\M1_unit|FIR_unit|Add7~54_combout\ & ((\M1_unit|FIR_unit|sel_mul_in.10~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|FIR_accum_before[27]~38_combout\,
	datab => \M1_unit|FIR_unit|Add7~54_combout\,
	datac => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	datad => \M1_unit|FIR_unit|sel_mul_in.10~regout\,
	combout => \M1_unit|FIR_unit|Selector13~0_combout\);

-- Location: LCFF_X38_Y22_N11
\M1_unit|FIR_unit|FIR_accum[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|Selector13~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_accum\(27));

-- Location: LCCOMB_X38_Y22_N0
\M1_unit|FIR_unit|Selector14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Selector14~0_combout\ = (\M1_unit|FIR_unit|FIR_accum_before[26]~36_combout\ & ((\M1_unit|FIR_unit|sel_mul_in.11~regout\) # ((\M1_unit|FIR_unit|Add7~52_combout\ & \M1_unit|FIR_unit|sel_mul_in.10~regout\)))) # 
-- (!\M1_unit|FIR_unit|FIR_accum_before[26]~36_combout\ & (\M1_unit|FIR_unit|Add7~52_combout\ & ((\M1_unit|FIR_unit|sel_mul_in.10~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|FIR_accum_before[26]~36_combout\,
	datab => \M1_unit|FIR_unit|Add7~52_combout\,
	datac => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	datad => \M1_unit|FIR_unit|sel_mul_in.10~regout\,
	combout => \M1_unit|FIR_unit|Selector14~0_combout\);

-- Location: LCFF_X38_Y22_N1
\M1_unit|FIR_unit|FIR_accum[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|Selector14~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_accum\(26));

-- Location: LCCOMB_X42_Y22_N24
\M1_unit|FIR_unit|FIR_accum_before[28]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|FIR_accum_before[28]~40_combout\ = (\M1_unit|FIR_unit|FIR_accum\(28) & (\M1_unit|FIR_unit|FIR_accum_before[27]~39\ $ (GND))) # (!\M1_unit|FIR_unit|FIR_accum\(28) & (!\M1_unit|FIR_unit|FIR_accum_before[27]~39\ & VCC))
-- \M1_unit|FIR_unit|FIR_accum_before[28]~41\ = CARRY((\M1_unit|FIR_unit|FIR_accum\(28) & !\M1_unit|FIR_unit|FIR_accum_before[27]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|FIR_accum\(28),
	datad => VCC,
	cin => \M1_unit|FIR_unit|FIR_accum_before[27]~39\,
	combout => \M1_unit|FIR_unit|FIR_accum_before[28]~40_combout\,
	cout => \M1_unit|FIR_unit|FIR_accum_before[28]~41\);

-- Location: LCFF_X41_Y22_N11
\M1_unit|FIR_unit|FIR_BUFF_U[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|FIR_unit|FIR_accum_before[28]~40_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|FIR_unit|FIR_BUFF_U[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_BUFF_U\(20));

-- Location: LCCOMB_X41_Y22_N10
\M1_unit|Selector211~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector211~0_combout\ = (\M1_unit|FIR_unit|FIR_BUFF_U\(20) & ((\M1_unit|state.S_RUN_2~regout\) # (\M1_unit|state.S_END_LINE_2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_RUN_2~regout\,
	datac => \M1_unit|FIR_unit|FIR_BUFF_U\(20),
	datad => \M1_unit|state.S_END_LINE_2~regout\,
	combout => \M1_unit|Selector211~0_combout\);

-- Location: LCFF_X41_Y25_N9
\M1_unit|U_RGB[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|Selector211~0_combout\,
	sload => VCC,
	ena => \M1_unit|U_RGB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_RGB\(20));

-- Location: LCCOMB_X41_Y25_N8
\M1_unit|RGB_unit|Add2~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add2~53_combout\ = (\M1_unit|U_RGB\(20) & (\M1_unit|RGB_unit|Add2~50\ & VCC)) # (!\M1_unit|U_RGB\(20) & (!\M1_unit|RGB_unit|Add2~50\))
-- \M1_unit|RGB_unit|Add2~54\ = CARRY((!\M1_unit|U_RGB\(20) & !\M1_unit|RGB_unit|Add2~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_RGB\(20),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add2~50\,
	combout => \M1_unit|RGB_unit|Add2~53_combout\,
	cout => \M1_unit|RGB_unit|Add2~54\);

-- Location: LCCOMB_X40_Y25_N26
\M1_unit|RGB_unit|Add2~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add2~55_combout\ = (\M1_unit|RGB_unit|Add2~52_combout\) # ((\M1_unit|RGB_unit|Add2~53_combout\ & \M1_unit|RGB_unit|sel_rgb_mul.10~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Add2~52_combout\,
	datac => \M1_unit|RGB_unit|Add2~53_combout\,
	datad => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	combout => \M1_unit|RGB_unit|Add2~55_combout\);

-- Location: LCCOMB_X40_Y25_N10
\M1_unit|RGB_unit|Add1~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add1~29_combout\ = (\M1_unit|V_RGB\(21) & ((GND) # (!\M1_unit|RGB_unit|Add1~28\))) # (!\M1_unit|V_RGB\(21) & (\M1_unit|RGB_unit|Add1~28\ $ (GND)))
-- \M1_unit|RGB_unit|Add1~30\ = CARRY((\M1_unit|V_RGB\(21)) # (!\M1_unit|RGB_unit|Add1~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_RGB\(21),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add1~28\,
	combout => \M1_unit|RGB_unit|Add1~29_combout\,
	cout => \M1_unit|RGB_unit|Add1~30\);

-- Location: LCCOMB_X41_Y25_N24
\M1_unit|RGB_unit|Add2~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add2~56_combout\ = (!\M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & ((\M1_unit|RGB_unit|Add1~2_combout\) # ((\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & \M1_unit|RGB_unit|Add1~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Add1~2_combout\,
	datab => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	datac => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	datad => \M1_unit|RGB_unit|Add1~29_combout\,
	combout => \M1_unit|RGB_unit|Add2~56_combout\);

-- Location: LCCOMB_X41_Y25_N10
\M1_unit|RGB_unit|Add2~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add2~57_combout\ = (\M1_unit|U_RGB\(21) & ((GND) # (!\M1_unit|RGB_unit|Add2~54\))) # (!\M1_unit|U_RGB\(21) & (\M1_unit|RGB_unit|Add2~54\ $ (GND)))
-- \M1_unit|RGB_unit|Add2~58\ = CARRY((\M1_unit|U_RGB\(21)) # (!\M1_unit|RGB_unit|Add2~54\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_RGB\(21),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add2~54\,
	combout => \M1_unit|RGB_unit|Add2~57_combout\,
	cout => \M1_unit|RGB_unit|Add2~58\);

-- Location: LCCOMB_X41_Y25_N18
\M1_unit|RGB_unit|Add2~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add2~59_combout\ = (\M1_unit|RGB_unit|Add2~56_combout\) # ((\M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & \M1_unit|RGB_unit|Add2~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	datac => \M1_unit|RGB_unit|Add2~56_combout\,
	datad => \M1_unit|RGB_unit|Add2~57_combout\,
	combout => \M1_unit|RGB_unit|Add2~59_combout\);

-- Location: LCCOMB_X40_Y25_N12
\M1_unit|RGB_unit|Add1~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add1~31_combout\ = (\M1_unit|V_RGB\(22) & (\M1_unit|RGB_unit|Add1~30\ & VCC)) # (!\M1_unit|V_RGB\(22) & (!\M1_unit|RGB_unit|Add1~30\))
-- \M1_unit|RGB_unit|Add1~32\ = CARRY((!\M1_unit|V_RGB\(22) & !\M1_unit|RGB_unit|Add1~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_RGB\(22),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add1~30\,
	combout => \M1_unit|RGB_unit|Add1~31_combout\,
	cout => \M1_unit|RGB_unit|Add1~32\);

-- Location: LCCOMB_X41_Y25_N20
\M1_unit|RGB_unit|Add2~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add2~60_combout\ = (!\M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & ((\M1_unit|RGB_unit|Add1~2_combout\) # ((\M1_unit|RGB_unit|Add1~31_combout\ & \M1_unit|RGB_unit|sel_rgb_mul.01~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Add1~2_combout\,
	datab => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	datac => \M1_unit|RGB_unit|Add1~31_combout\,
	datad => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	combout => \M1_unit|RGB_unit|Add2~60_combout\);

-- Location: LCCOMB_X41_Y25_N12
\M1_unit|RGB_unit|Add2~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add2~61_combout\ = (\M1_unit|U_RGB\(22) & (\M1_unit|RGB_unit|Add2~58\ & VCC)) # (!\M1_unit|U_RGB\(22) & (!\M1_unit|RGB_unit|Add2~58\))
-- \M1_unit|RGB_unit|Add2~62\ = CARRY((!\M1_unit|U_RGB\(22) & !\M1_unit|RGB_unit|Add2~58\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_RGB\(22),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add2~58\,
	combout => \M1_unit|RGB_unit|Add2~61_combout\,
	cout => \M1_unit|RGB_unit|Add2~62\);

-- Location: LCCOMB_X41_Y25_N22
\M1_unit|RGB_unit|Add2~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add2~63_combout\ = (\M1_unit|RGB_unit|Add2~60_combout\) # ((\M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & \M1_unit|RGB_unit|Add2~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	datac => \M1_unit|RGB_unit|Add2~60_combout\,
	datad => \M1_unit|RGB_unit|Add2~61_combout\,
	combout => \M1_unit|RGB_unit|Add2~63_combout\);

-- Location: LCCOMB_X40_Y22_N28
\M1_unit|FIR_unit|Add7~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add7~60_combout\ = (\M1_unit|FIR_unit|FIR_accum\(30) & ((GND) # (!\M1_unit|FIR_unit|Add7~59\))) # (!\M1_unit|FIR_unit|FIR_accum\(30) & (\M1_unit|FIR_unit|Add7~59\ $ (GND)))
-- \M1_unit|FIR_unit|Add7~61\ = CARRY((\M1_unit|FIR_unit|FIR_accum\(30)) # (!\M1_unit|FIR_unit|Add7~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|FIR_accum\(30),
	datad => VCC,
	cin => \M1_unit|FIR_unit|Add7~59\,
	combout => \M1_unit|FIR_unit|Add7~60_combout\,
	cout => \M1_unit|FIR_unit|Add7~61\);

-- Location: LCCOMB_X42_Y22_N26
\M1_unit|FIR_unit|FIR_accum_before[29]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|FIR_accum_before[29]~42_combout\ = (\M1_unit|FIR_unit|FIR_accum\(29) & (!\M1_unit|FIR_unit|FIR_accum_before[28]~41\)) # (!\M1_unit|FIR_unit|FIR_accum\(29) & ((\M1_unit|FIR_unit|FIR_accum_before[28]~41\) # (GND)))
-- \M1_unit|FIR_unit|FIR_accum_before[29]~43\ = CARRY((!\M1_unit|FIR_unit|FIR_accum_before[28]~41\) # (!\M1_unit|FIR_unit|FIR_accum\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|FIR_accum\(29),
	datad => VCC,
	cin => \M1_unit|FIR_unit|FIR_accum_before[28]~41\,
	combout => \M1_unit|FIR_unit|FIR_accum_before[29]~42_combout\,
	cout => \M1_unit|FIR_unit|FIR_accum_before[29]~43\);

-- Location: LCCOMB_X38_Y22_N12
\M1_unit|FIR_unit|Selector11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Selector11~0_combout\ = (\M1_unit|FIR_unit|Add7~58_combout\ & ((\M1_unit|FIR_unit|sel_mul_in.10~regout\) # ((\M1_unit|FIR_unit|sel_mul_in.11~regout\ & \M1_unit|FIR_unit|FIR_accum_before[29]~42_combout\)))) # 
-- (!\M1_unit|FIR_unit|Add7~58_combout\ & (\M1_unit|FIR_unit|sel_mul_in.11~regout\ & (\M1_unit|FIR_unit|FIR_accum_before[29]~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|Add7~58_combout\,
	datab => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	datac => \M1_unit|FIR_unit|FIR_accum_before[29]~42_combout\,
	datad => \M1_unit|FIR_unit|sel_mul_in.10~regout\,
	combout => \M1_unit|FIR_unit|Selector11~0_combout\);

-- Location: LCFF_X38_Y22_N13
\M1_unit|FIR_unit|FIR_accum[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|Selector11~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_accum\(29));

-- Location: LCCOMB_X42_Y22_N28
\M1_unit|FIR_unit|FIR_accum_before[30]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|FIR_accum_before[30]~44_combout\ = (\M1_unit|FIR_unit|FIR_accum\(30) & (\M1_unit|FIR_unit|FIR_accum_before[29]~43\ $ (GND))) # (!\M1_unit|FIR_unit|FIR_accum\(30) & (!\M1_unit|FIR_unit|FIR_accum_before[29]~43\ & VCC))
-- \M1_unit|FIR_unit|FIR_accum_before[30]~45\ = CARRY((\M1_unit|FIR_unit|FIR_accum\(30) & !\M1_unit|FIR_unit|FIR_accum_before[29]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|FIR_unit|FIR_accum\(30),
	datad => VCC,
	cin => \M1_unit|FIR_unit|FIR_accum_before[29]~43\,
	combout => \M1_unit|FIR_unit|FIR_accum_before[30]~44_combout\,
	cout => \M1_unit|FIR_unit|FIR_accum_before[30]~45\);

-- Location: LCCOMB_X41_Y22_N28
\M1_unit|FIR_unit|Selector10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Selector10~0_combout\ = (\M1_unit|FIR_unit|sel_mul_in.11~regout\ & ((\M1_unit|FIR_unit|FIR_accum_before[30]~44_combout\) # ((\M1_unit|FIR_unit|Add7~60_combout\ & \M1_unit|FIR_unit|sel_mul_in.10~regout\)))) # 
-- (!\M1_unit|FIR_unit|sel_mul_in.11~regout\ & (\M1_unit|FIR_unit|Add7~60_combout\ & (\M1_unit|FIR_unit|sel_mul_in.10~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	datab => \M1_unit|FIR_unit|Add7~60_combout\,
	datac => \M1_unit|FIR_unit|sel_mul_in.10~regout\,
	datad => \M1_unit|FIR_unit|FIR_accum_before[30]~44_combout\,
	combout => \M1_unit|FIR_unit|Selector10~0_combout\);

-- Location: LCFF_X41_Y22_N29
\M1_unit|FIR_unit|FIR_accum[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|Selector10~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_accum\(30));

-- Location: LCCOMB_X40_Y22_N30
\M1_unit|FIR_unit|Add7~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Add7~62_combout\ = \M1_unit|FIR_unit|Add7~61\ $ (!\M1_unit|FIR_unit|FIR_accum\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|FIR_unit|FIR_accum\(31),
	cin => \M1_unit|FIR_unit|Add7~61\,
	combout => \M1_unit|FIR_unit|Add7~62_combout\);

-- Location: LCCOMB_X31_Y25_N8
\M1_unit|FIR_unit|Selector9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|Selector9~0_combout\ = (\M1_unit|FIR_unit|sel_mul_in.10~regout\ & ((\M1_unit|FIR_unit|Add7~62_combout\) # ((\M1_unit|FIR_unit|sel_mul_in.11~regout\ & \M1_unit|FIR_unit|FIR_accum_before[31]~46_combout\)))) # 
-- (!\M1_unit|FIR_unit|sel_mul_in.10~regout\ & (\M1_unit|FIR_unit|sel_mul_in.11~regout\ & (\M1_unit|FIR_unit|FIR_accum_before[31]~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|FIR_unit|sel_mul_in.10~regout\,
	datab => \M1_unit|FIR_unit|sel_mul_in.11~regout\,
	datac => \M1_unit|FIR_unit|FIR_accum_before[31]~46_combout\,
	datad => \M1_unit|FIR_unit|Add7~62_combout\,
	combout => \M1_unit|FIR_unit|Selector9~0_combout\);

-- Location: LCFF_X31_Y25_N9
\M1_unit|FIR_unit|FIR_accum[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|FIR_unit|Selector9~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_accum\(31));

-- Location: LCCOMB_X42_Y22_N30
\M1_unit|FIR_unit|FIR_accum_before[31]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|FIR_unit|FIR_accum_before[31]~46_combout\ = \M1_unit|FIR_unit|FIR_accum_before[30]~45\ $ (\M1_unit|FIR_unit|FIR_accum\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \M1_unit|FIR_unit|FIR_accum\(31),
	cin => \M1_unit|FIR_unit|FIR_accum_before[30]~45\,
	combout => \M1_unit|FIR_unit|FIR_accum_before[31]~46_combout\);

-- Location: LCFF_X41_Y24_N31
\M1_unit|FIR_unit|FIR_BUFF_V[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|FIR_unit|FIR_accum_before[31]~46_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|FIR_unit|FIR_BUFF_V[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|FIR_unit|FIR_BUFF_V\(23));

-- Location: LCCOMB_X41_Y24_N12
\M1_unit|Selector240~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector240~0_combout\ = (\M1_unit|FIR_unit|FIR_BUFF_V\(23) & ((\M1_unit|state.S_END_LINE_2~regout\) # (\M1_unit|state.S_RUN_2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_END_LINE_2~regout\,
	datab => \M1_unit|state.S_RUN_2~regout\,
	datad => \M1_unit|FIR_unit|FIR_BUFF_V\(23),
	combout => \M1_unit|Selector240~0_combout\);

-- Location: LCFF_X41_Y24_N13
\M1_unit|V_RGB[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector240~0_combout\,
	ena => \M1_unit|U_RGB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_RGB\(23));

-- Location: LCCOMB_X41_Y25_N14
\M1_unit|RGB_unit|Add2~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add2~64_combout\ = (\M1_unit|U_RGB\(23) & ((GND) # (!\M1_unit|RGB_unit|Add2~62\))) # (!\M1_unit|U_RGB\(23) & (\M1_unit|RGB_unit|Add2~62\ $ (GND)))
-- \M1_unit|RGB_unit|Add2~65\ = CARRY((\M1_unit|U_RGB\(23)) # (!\M1_unit|RGB_unit|Add2~62\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_RGB\(23),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add2~62\,
	combout => \M1_unit|RGB_unit|Add2~64_combout\,
	cout => \M1_unit|RGB_unit|Add2~65\);

-- Location: LCCOMB_X40_Y25_N28
\M1_unit|RGB_unit|Add2~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add2~66_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & (((\M1_unit|RGB_unit|Add2~64_combout\)))) # (!\M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & (\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & (\M1_unit|RGB_unit|Add1~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	datab => \M1_unit|RGB_unit|Add1~33_combout\,
	datac => \M1_unit|RGB_unit|Add2~64_combout\,
	datad => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	combout => \M1_unit|RGB_unit|Add2~66_combout\);

-- Location: LCCOMB_X40_Y25_N22
\M1_unit|RGB_unit|Add2~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add2~67_combout\ = (\M1_unit|RGB_unit|Add2~66_combout\) # ((\M1_unit|RGB_unit|Add1~2_combout\ & !\M1_unit|RGB_unit|sel_rgb_mul.10~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Add1~2_combout\,
	datab => \M1_unit|RGB_unit|Add2~66_combout\,
	datad => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	combout => \M1_unit|RGB_unit|Add2~67_combout\);

-- Location: LCCOMB_X41_Y25_N16
\M1_unit|RGB_unit|Add2~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add2~68_combout\ = \M1_unit|U_RGB\(23) $ (!\M1_unit|RGB_unit|Add2~65\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_RGB\(23),
	cin => \M1_unit|RGB_unit|Add2~65\,
	combout => \M1_unit|RGB_unit|Add2~68_combout\);

-- Location: LCCOMB_X40_Y24_N10
\M1_unit|RGB_unit|Add2~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add2~70_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & (((\M1_unit|RGB_unit|Add2~68_combout\)))) # (!\M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & (\M1_unit|RGB_unit|Add1~35_combout\ & (\M1_unit|RGB_unit|sel_rgb_mul.01~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Add1~35_combout\,
	datab => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	datac => \M1_unit|RGB_unit|Add2~68_combout\,
	datad => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	combout => \M1_unit|RGB_unit|Add2~70_combout\);

-- Location: LCCOMB_X40_Y24_N12
\M1_unit|RGB_unit|Add2~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add2~71_combout\ = (\M1_unit|RGB_unit|Add2~70_combout\) # ((!\M1_unit|RGB_unit|sel_rgb_mul.10~regout\ & \M1_unit|RGB_unit|Add1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	datac => \M1_unit|RGB_unit|Add1~2_combout\,
	datad => \M1_unit|RGB_unit|Add2~70_combout\,
	combout => \M1_unit|RGB_unit|Add2~71_combout\);

-- Location: DSPMULT_X39_Y25_N0
\M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3_DATAA_bus\,
	datab => \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M1_unit|RGB_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: LCCOMB_X38_Y23_N0
\M1_unit|RGB_unit|Mult0|auto_generated|op_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Mult0|auto_generated|op_1~0_combout\ = (\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT18\ & (\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~dataout\ $ (VCC))) # (!\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT18\ & 
-- (\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~dataout\ & VCC))
-- \M1_unit|RGB_unit|Mult0|auto_generated|op_1~1\ = CARRY((\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT18\ & \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datab => \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~dataout\,
	datad => VCC,
	combout => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~0_combout\,
	cout => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~1\);

-- Location: LCCOMB_X38_Y23_N2
\M1_unit|RGB_unit|Mult0|auto_generated|op_1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Mult0|auto_generated|op_1~2_combout\ = (\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT19\ & ((\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT1\ & (\M1_unit|RGB_unit|Mult0|auto_generated|op_1~1\ & VCC)) # 
-- (!\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT1\ & (!\M1_unit|RGB_unit|Mult0|auto_generated|op_1~1\)))) # (!\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT19\ & ((\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT1\ & 
-- (!\M1_unit|RGB_unit|Mult0|auto_generated|op_1~1\)) # (!\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT1\ & ((\M1_unit|RGB_unit|Mult0|auto_generated|op_1~1\) # (GND)))))
-- \M1_unit|RGB_unit|Mult0|auto_generated|op_1~3\ = CARRY((\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT19\ & (!\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT1\ & !\M1_unit|RGB_unit|Mult0|auto_generated|op_1~1\)) # 
-- (!\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT19\ & ((!\M1_unit|RGB_unit|Mult0|auto_generated|op_1~1\) # (!\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datab => \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT1\,
	datad => VCC,
	cin => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~1\,
	combout => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~2_combout\,
	cout => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~3\);

-- Location: LCCOMB_X38_Y23_N4
\M1_unit|RGB_unit|Mult0|auto_generated|op_1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Mult0|auto_generated|op_1~4_combout\ = ((\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT2\ $ (\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT20\ $ (!\M1_unit|RGB_unit|Mult0|auto_generated|op_1~3\)))) # (GND)
-- \M1_unit|RGB_unit|Mult0|auto_generated|op_1~5\ = CARRY((\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT2\ & ((\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT20\) # (!\M1_unit|RGB_unit|Mult0|auto_generated|op_1~3\))) # 
-- (!\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT2\ & (\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT20\ & !\M1_unit|RGB_unit|Mult0|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT2\,
	datab => \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datad => VCC,
	cin => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~3\,
	combout => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~4_combout\,
	cout => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~5\);

-- Location: LCCOMB_X38_Y23_N6
\M1_unit|RGB_unit|Mult0|auto_generated|op_1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Mult0|auto_generated|op_1~6_combout\ = (\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT3\ & ((\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT21\ & (\M1_unit|RGB_unit|Mult0|auto_generated|op_1~5\ & VCC)) # 
-- (!\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT21\ & (!\M1_unit|RGB_unit|Mult0|auto_generated|op_1~5\)))) # (!\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT3\ & ((\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT21\ & 
-- (!\M1_unit|RGB_unit|Mult0|auto_generated|op_1~5\)) # (!\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT21\ & ((\M1_unit|RGB_unit|Mult0|auto_generated|op_1~5\) # (GND)))))
-- \M1_unit|RGB_unit|Mult0|auto_generated|op_1~7\ = CARRY((\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT3\ & (!\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT21\ & !\M1_unit|RGB_unit|Mult0|auto_generated|op_1~5\)) # 
-- (!\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT3\ & ((!\M1_unit|RGB_unit|Mult0|auto_generated|op_1~5\) # (!\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT3\,
	datab => \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datad => VCC,
	cin => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~5\,
	combout => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~6_combout\,
	cout => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~7\);

-- Location: LCCOMB_X38_Y23_N8
\M1_unit|RGB_unit|Mult0|auto_generated|op_1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Mult0|auto_generated|op_1~8_combout\ = ((\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT22\ $ (\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT4\ $ (!\M1_unit|RGB_unit|Mult0|auto_generated|op_1~7\)))) # (GND)
-- \M1_unit|RGB_unit|Mult0|auto_generated|op_1~9\ = CARRY((\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT22\ & ((\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT4\) # (!\M1_unit|RGB_unit|Mult0|auto_generated|op_1~7\))) # 
-- (!\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT22\ & (\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT4\ & !\M1_unit|RGB_unit|Mult0|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datab => \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT4\,
	datad => VCC,
	cin => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~7\,
	combout => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~8_combout\,
	cout => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~9\);

-- Location: LCCOMB_X38_Y23_N10
\M1_unit|RGB_unit|Mult0|auto_generated|op_1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Mult0|auto_generated|op_1~10_combout\ = (\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT23\ & ((\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT5\ & (\M1_unit|RGB_unit|Mult0|auto_generated|op_1~9\ & VCC)) # 
-- (!\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT5\ & (!\M1_unit|RGB_unit|Mult0|auto_generated|op_1~9\)))) # (!\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT23\ & ((\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT5\ & 
-- (!\M1_unit|RGB_unit|Mult0|auto_generated|op_1~9\)) # (!\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT5\ & ((\M1_unit|RGB_unit|Mult0|auto_generated|op_1~9\) # (GND)))))
-- \M1_unit|RGB_unit|Mult0|auto_generated|op_1~11\ = CARRY((\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT23\ & (!\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT5\ & !\M1_unit|RGB_unit|Mult0|auto_generated|op_1~9\)) # 
-- (!\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT23\ & ((!\M1_unit|RGB_unit|Mult0|auto_generated|op_1~9\) # (!\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datab => \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT5\,
	datad => VCC,
	cin => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~9\,
	combout => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~10_combout\,
	cout => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~11\);

-- Location: LCCOMB_X38_Y23_N12
\M1_unit|RGB_unit|Mult0|auto_generated|op_1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Mult0|auto_generated|op_1~12_combout\ = ((\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT6\ $ (\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT24\ $ (!\M1_unit|RGB_unit|Mult0|auto_generated|op_1~11\)))) # (GND)
-- \M1_unit|RGB_unit|Mult0|auto_generated|op_1~13\ = CARRY((\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT6\ & ((\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT24\) # (!\M1_unit|RGB_unit|Mult0|auto_generated|op_1~11\))) # 
-- (!\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT6\ & (\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT24\ & !\M1_unit|RGB_unit|Mult0|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT6\,
	datab => \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT24\,
	datad => VCC,
	cin => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~11\,
	combout => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~12_combout\,
	cout => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~13\);

-- Location: LCCOMB_X38_Y23_N14
\M1_unit|RGB_unit|Mult0|auto_generated|op_1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Mult0|auto_generated|op_1~14_combout\ = (\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT7\ & ((\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT25\ & (\M1_unit|RGB_unit|Mult0|auto_generated|op_1~13\ & VCC)) # 
-- (!\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT25\ & (!\M1_unit|RGB_unit|Mult0|auto_generated|op_1~13\)))) # (!\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT7\ & ((\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT25\ & 
-- (!\M1_unit|RGB_unit|Mult0|auto_generated|op_1~13\)) # (!\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((\M1_unit|RGB_unit|Mult0|auto_generated|op_1~13\) # (GND)))))
-- \M1_unit|RGB_unit|Mult0|auto_generated|op_1~15\ = CARRY((\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT7\ & (!\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT25\ & !\M1_unit|RGB_unit|Mult0|auto_generated|op_1~13\)) # 
-- (!\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT7\ & ((!\M1_unit|RGB_unit|Mult0|auto_generated|op_1~13\) # (!\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT7\,
	datab => \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datad => VCC,
	cin => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~13\,
	combout => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~14_combout\,
	cout => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~15\);

-- Location: LCCOMB_X38_Y23_N16
\M1_unit|RGB_unit|Mult0|auto_generated|op_1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Mult0|auto_generated|op_1~16_combout\ = ((\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ $ (\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT8\ $ (!\M1_unit|RGB_unit|Mult0|auto_generated|op_1~15\)))) # (GND)
-- \M1_unit|RGB_unit|Mult0|auto_generated|op_1~17\ = CARRY((\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT8\) # (!\M1_unit|RGB_unit|Mult0|auto_generated|op_1~15\))) # 
-- (!\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT26\ & (\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT8\ & !\M1_unit|RGB_unit|Mult0|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datab => \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT8\,
	datad => VCC,
	cin => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~15\,
	combout => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~16_combout\,
	cout => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~17\);

-- Location: LCCOMB_X38_Y23_N18
\M1_unit|RGB_unit|Mult0|auto_generated|op_1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Mult0|auto_generated|op_1~18_combout\ = (\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT9\ & ((\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT27\ & (\M1_unit|RGB_unit|Mult0|auto_generated|op_1~17\ & VCC)) # 
-- (!\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT27\ & (!\M1_unit|RGB_unit|Mult0|auto_generated|op_1~17\)))) # (!\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT9\ & ((\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT27\ & 
-- (!\M1_unit|RGB_unit|Mult0|auto_generated|op_1~17\)) # (!\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT27\ & ((\M1_unit|RGB_unit|Mult0|auto_generated|op_1~17\) # (GND)))))
-- \M1_unit|RGB_unit|Mult0|auto_generated|op_1~19\ = CARRY((\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT9\ & (!\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT27\ & !\M1_unit|RGB_unit|Mult0|auto_generated|op_1~17\)) # 
-- (!\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT9\ & ((!\M1_unit|RGB_unit|Mult0|auto_generated|op_1~17\) # (!\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT9\,
	datab => \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT27\,
	datad => VCC,
	cin => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~17\,
	combout => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~18_combout\,
	cout => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~19\);

-- Location: LCCOMB_X38_Y23_N20
\M1_unit|RGB_unit|Mult0|auto_generated|op_1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Mult0|auto_generated|op_1~20_combout\ = ((\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT28\ $ (\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT10\ $ (!\M1_unit|RGB_unit|Mult0|auto_generated|op_1~19\)))) # (GND)
-- \M1_unit|RGB_unit|Mult0|auto_generated|op_1~21\ = CARRY((\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT28\ & ((\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT10\) # (!\M1_unit|RGB_unit|Mult0|auto_generated|op_1~19\))) # 
-- (!\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT28\ & (\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT10\ & !\M1_unit|RGB_unit|Mult0|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT28\,
	datab => \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT10\,
	datad => VCC,
	cin => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~19\,
	combout => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~20_combout\,
	cout => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~21\);

-- Location: LCCOMB_X38_Y23_N22
\M1_unit|RGB_unit|Mult0|auto_generated|op_1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Mult0|auto_generated|op_1~22_combout\ = (\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT29\ & ((\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT11\ & (\M1_unit|RGB_unit|Mult0|auto_generated|op_1~21\ & VCC)) # 
-- (!\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT11\ & (!\M1_unit|RGB_unit|Mult0|auto_generated|op_1~21\)))) # (!\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT29\ & ((\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT11\ & 
-- (!\M1_unit|RGB_unit|Mult0|auto_generated|op_1~21\)) # (!\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT11\ & ((\M1_unit|RGB_unit|Mult0|auto_generated|op_1~21\) # (GND)))))
-- \M1_unit|RGB_unit|Mult0|auto_generated|op_1~23\ = CARRY((\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT29\ & (!\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT11\ & !\M1_unit|RGB_unit|Mult0|auto_generated|op_1~21\)) # 
-- (!\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT29\ & ((!\M1_unit|RGB_unit|Mult0|auto_generated|op_1~21\) # (!\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT29\,
	datab => \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT11\,
	datad => VCC,
	cin => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~21\,
	combout => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~22_combout\,
	cout => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~23\);

-- Location: LCCOMB_X38_Y23_N24
\M1_unit|RGB_unit|Mult0|auto_generated|op_1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Mult0|auto_generated|op_1~24_combout\ = ((\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT12\ $ (\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT30\ $ (!\M1_unit|RGB_unit|Mult0|auto_generated|op_1~23\)))) # (GND)
-- \M1_unit|RGB_unit|Mult0|auto_generated|op_1~25\ = CARRY((\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT12\ & ((\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT30\) # (!\M1_unit|RGB_unit|Mult0|auto_generated|op_1~23\))) # 
-- (!\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT12\ & (\M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT30\ & !\M1_unit|RGB_unit|Mult0|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT12\,
	datab => \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT30\,
	datad => VCC,
	cin => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~23\,
	combout => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~24_combout\,
	cout => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~25\);

-- Location: LCFF_X38_Y23_N25
\M1_unit|RGB_unit|R_acc[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~24_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.00~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|R_acc\(30));

-- Location: LCFF_X38_Y23_N23
\M1_unit|RGB_unit|R_acc[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~22_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.00~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|R_acc\(29));

-- Location: LCFF_X38_Y23_N19
\M1_unit|RGB_unit|R_acc[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~18_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.00~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|R_acc\(27));

-- Location: LCFF_X38_Y23_N17
\M1_unit|RGB_unit|R_acc[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~16_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.00~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|R_acc\(26));

-- Location: LCFF_X38_Y23_N15
\M1_unit|RGB_unit|R_acc[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~14_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.00~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|R_acc\(25));

-- Location: LCFF_X38_Y23_N5
\M1_unit|RGB_unit|R_acc[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~4_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.00~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|R_acc\(20));

-- Location: LCFF_X38_Y23_N3
\M1_unit|RGB_unit|R_acc[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.00~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|R_acc\(19));

-- Location: LCFF_X37_Y23_N3
\M1_unit|RGB_unit|R_acc[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|RGB_unit|Mult0|auto_generated|w253w\(17),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.00~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|R_acc\(17));

-- Location: LCFF_X37_Y23_N1
\M1_unit|RGB_unit|R_acc[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|RGB_unit|Mult0|auto_generated|w253w\(16),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.00~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|R_acc\(16));

-- Location: LCFF_X37_Y24_N31
\M1_unit|RGB_unit|R_acc[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|RGB_unit|Mult0|auto_generated|w253w\(15),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.00~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|R_acc\(15));

-- Location: LCFF_X37_Y24_N23
\M1_unit|RGB_unit|R_acc[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|RGB_unit|Mult0|auto_generated|w253w\(11),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.00~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|R_acc\(11));

-- Location: LCFF_X37_Y24_N21
\M1_unit|RGB_unit|R_acc[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|RGB_unit|Mult0|auto_generated|w253w\(10),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.00~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|R_acc\(10));

-- Location: LCFF_X37_Y24_N19
\M1_unit|RGB_unit|R_acc[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|RGB_unit|Mult0|auto_generated|w253w\(9),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.00~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|R_acc\(9));

-- Location: LCFF_X37_Y24_N11
\M1_unit|RGB_unit|R_acc[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|RGB_unit|Mult0|auto_generated|w253w\(5),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.00~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|R_acc\(5));

-- Location: LCFF_X37_Y24_N3
\M1_unit|RGB_unit|R_acc[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|RGB_unit|Mult0|auto_generated|w253w\(1),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.00~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|R_acc\(1));

-- Location: LCFF_X37_Y24_N1
\M1_unit|RGB_unit|R_acc[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|RGB_unit|Mult0|auto_generated|w253w\(0),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.00~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|R_acc\(0));

-- Location: LCCOMB_X37_Y24_N0
\M1_unit|RGB_unit|Add4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add4~1_cout\ = CARRY((\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(0) & \M1_unit|RGB_unit|R_acc\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult0|auto_generated|w253w\(0),
	datab => \M1_unit|RGB_unit|R_acc\(0),
	datad => VCC,
	cout => \M1_unit|RGB_unit|Add4~1_cout\);

-- Location: LCCOMB_X37_Y24_N2
\M1_unit|RGB_unit|Add4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add4~3_cout\ = CARRY((\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(1) & (!\M1_unit|RGB_unit|R_acc\(1) & !\M1_unit|RGB_unit|Add4~1_cout\)) # (!\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(1) & ((!\M1_unit|RGB_unit|Add4~1_cout\) # 
-- (!\M1_unit|RGB_unit|R_acc\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult0|auto_generated|w253w\(1),
	datab => \M1_unit|RGB_unit|R_acc\(1),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add4~1_cout\,
	cout => \M1_unit|RGB_unit|Add4~3_cout\);

-- Location: LCCOMB_X37_Y24_N4
\M1_unit|RGB_unit|Add4~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add4~5_cout\ = CARRY((\M1_unit|RGB_unit|R_acc\(2) & ((\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(2)) # (!\M1_unit|RGB_unit|Add4~3_cout\))) # (!\M1_unit|RGB_unit|R_acc\(2) & (\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(2) & 
-- !\M1_unit|RGB_unit|Add4~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|R_acc\(2),
	datab => \M1_unit|RGB_unit|Mult0|auto_generated|w253w\(2),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add4~3_cout\,
	cout => \M1_unit|RGB_unit|Add4~5_cout\);

-- Location: LCCOMB_X37_Y24_N6
\M1_unit|RGB_unit|Add4~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add4~7_cout\ = CARRY((\M1_unit|RGB_unit|R_acc\(3) & (!\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(3) & !\M1_unit|RGB_unit|Add4~5_cout\)) # (!\M1_unit|RGB_unit|R_acc\(3) & ((!\M1_unit|RGB_unit|Add4~5_cout\) # 
-- (!\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|R_acc\(3),
	datab => \M1_unit|RGB_unit|Mult0|auto_generated|w253w\(3),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add4~5_cout\,
	cout => \M1_unit|RGB_unit|Add4~7_cout\);

-- Location: LCCOMB_X37_Y24_N8
\M1_unit|RGB_unit|Add4~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add4~9_cout\ = CARRY((\M1_unit|RGB_unit|R_acc\(4) & ((\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(4)) # (!\M1_unit|RGB_unit|Add4~7_cout\))) # (!\M1_unit|RGB_unit|R_acc\(4) & (\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(4) & 
-- !\M1_unit|RGB_unit|Add4~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|R_acc\(4),
	datab => \M1_unit|RGB_unit|Mult0|auto_generated|w253w\(4),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add4~7_cout\,
	cout => \M1_unit|RGB_unit|Add4~9_cout\);

-- Location: LCCOMB_X37_Y24_N10
\M1_unit|RGB_unit|Add4~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add4~11_cout\ = CARRY((\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(5) & (!\M1_unit|RGB_unit|R_acc\(5) & !\M1_unit|RGB_unit|Add4~9_cout\)) # (!\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(5) & ((!\M1_unit|RGB_unit|Add4~9_cout\) # 
-- (!\M1_unit|RGB_unit|R_acc\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult0|auto_generated|w253w\(5),
	datab => \M1_unit|RGB_unit|R_acc\(5),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add4~9_cout\,
	cout => \M1_unit|RGB_unit|Add4~11_cout\);

-- Location: LCCOMB_X37_Y24_N12
\M1_unit|RGB_unit|Add4~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add4~13_cout\ = CARRY((\M1_unit|RGB_unit|R_acc\(6) & ((\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(6)) # (!\M1_unit|RGB_unit|Add4~11_cout\))) # (!\M1_unit|RGB_unit|R_acc\(6) & (\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(6) & 
-- !\M1_unit|RGB_unit|Add4~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|R_acc\(6),
	datab => \M1_unit|RGB_unit|Mult0|auto_generated|w253w\(6),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add4~11_cout\,
	cout => \M1_unit|RGB_unit|Add4~13_cout\);

-- Location: LCCOMB_X37_Y24_N14
\M1_unit|RGB_unit|Add4~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add4~15_cout\ = CARRY((\M1_unit|RGB_unit|R_acc\(7) & (!\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(7) & !\M1_unit|RGB_unit|Add4~13_cout\)) # (!\M1_unit|RGB_unit|R_acc\(7) & ((!\M1_unit|RGB_unit|Add4~13_cout\) # 
-- (!\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|R_acc\(7),
	datab => \M1_unit|RGB_unit|Mult0|auto_generated|w253w\(7),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add4~13_cout\,
	cout => \M1_unit|RGB_unit|Add4~15_cout\);

-- Location: LCCOMB_X37_Y24_N16
\M1_unit|RGB_unit|Add4~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add4~17_cout\ = CARRY((\M1_unit|RGB_unit|R_acc\(8) & ((\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(8)) # (!\M1_unit|RGB_unit|Add4~15_cout\))) # (!\M1_unit|RGB_unit|R_acc\(8) & (\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(8) & 
-- !\M1_unit|RGB_unit|Add4~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|R_acc\(8),
	datab => \M1_unit|RGB_unit|Mult0|auto_generated|w253w\(8),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add4~15_cout\,
	cout => \M1_unit|RGB_unit|Add4~17_cout\);

-- Location: LCCOMB_X37_Y24_N18
\M1_unit|RGB_unit|Add4~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add4~19_cout\ = CARRY((\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(9) & (!\M1_unit|RGB_unit|R_acc\(9) & !\M1_unit|RGB_unit|Add4~17_cout\)) # (!\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(9) & ((!\M1_unit|RGB_unit|Add4~17_cout\) # 
-- (!\M1_unit|RGB_unit|R_acc\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult0|auto_generated|w253w\(9),
	datab => \M1_unit|RGB_unit|R_acc\(9),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add4~17_cout\,
	cout => \M1_unit|RGB_unit|Add4~19_cout\);

-- Location: LCCOMB_X37_Y24_N20
\M1_unit|RGB_unit|Add4~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add4~21_cout\ = CARRY((\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(10) & ((\M1_unit|RGB_unit|R_acc\(10)) # (!\M1_unit|RGB_unit|Add4~19_cout\))) # (!\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(10) & (\M1_unit|RGB_unit|R_acc\(10) & 
-- !\M1_unit|RGB_unit|Add4~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult0|auto_generated|w253w\(10),
	datab => \M1_unit|RGB_unit|R_acc\(10),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add4~19_cout\,
	cout => \M1_unit|RGB_unit|Add4~21_cout\);

-- Location: LCCOMB_X37_Y24_N22
\M1_unit|RGB_unit|Add4~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add4~23_cout\ = CARRY((\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(11) & (!\M1_unit|RGB_unit|R_acc\(11) & !\M1_unit|RGB_unit|Add4~21_cout\)) # (!\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(11) & ((!\M1_unit|RGB_unit|Add4~21_cout\) # 
-- (!\M1_unit|RGB_unit|R_acc\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult0|auto_generated|w253w\(11),
	datab => \M1_unit|RGB_unit|R_acc\(11),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add4~21_cout\,
	cout => \M1_unit|RGB_unit|Add4~23_cout\);

-- Location: LCCOMB_X37_Y24_N24
\M1_unit|RGB_unit|Add4~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add4~25_cout\ = CARRY((\M1_unit|RGB_unit|R_acc\(12) & ((\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(12)) # (!\M1_unit|RGB_unit|Add4~23_cout\))) # (!\M1_unit|RGB_unit|R_acc\(12) & (\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(12) & 
-- !\M1_unit|RGB_unit|Add4~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|R_acc\(12),
	datab => \M1_unit|RGB_unit|Mult0|auto_generated|w253w\(12),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add4~23_cout\,
	cout => \M1_unit|RGB_unit|Add4~25_cout\);

-- Location: LCCOMB_X37_Y24_N26
\M1_unit|RGB_unit|Add4~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add4~27_cout\ = CARRY((\M1_unit|RGB_unit|R_acc\(13) & (!\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(13) & !\M1_unit|RGB_unit|Add4~25_cout\)) # (!\M1_unit|RGB_unit|R_acc\(13) & ((!\M1_unit|RGB_unit|Add4~25_cout\) # 
-- (!\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|R_acc\(13),
	datab => \M1_unit|RGB_unit|Mult0|auto_generated|w253w\(13),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add4~25_cout\,
	cout => \M1_unit|RGB_unit|Add4~27_cout\);

-- Location: LCCOMB_X37_Y24_N28
\M1_unit|RGB_unit|Add4~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add4~29_cout\ = CARRY((\M1_unit|RGB_unit|R_acc\(14) & ((\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(14)) # (!\M1_unit|RGB_unit|Add4~27_cout\))) # (!\M1_unit|RGB_unit|R_acc\(14) & (\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(14) & 
-- !\M1_unit|RGB_unit|Add4~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|R_acc\(14),
	datab => \M1_unit|RGB_unit|Mult0|auto_generated|w253w\(14),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add4~27_cout\,
	cout => \M1_unit|RGB_unit|Add4~29_cout\);

-- Location: LCCOMB_X37_Y24_N30
\M1_unit|RGB_unit|Add4~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add4~31_cout\ = CARRY((\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(15) & (!\M1_unit|RGB_unit|R_acc\(15) & !\M1_unit|RGB_unit|Add4~29_cout\)) # (!\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(15) & ((!\M1_unit|RGB_unit|Add4~29_cout\) # 
-- (!\M1_unit|RGB_unit|R_acc\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult0|auto_generated|w253w\(15),
	datab => \M1_unit|RGB_unit|R_acc\(15),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add4~29_cout\,
	cout => \M1_unit|RGB_unit|Add4~31_cout\);

-- Location: LCCOMB_X37_Y23_N0
\M1_unit|RGB_unit|B_prebuff[16]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|B_prebuff[16]~0_combout\ = ((\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(16) $ (\M1_unit|RGB_unit|R_acc\(16) $ (!\M1_unit|RGB_unit|Add4~31_cout\)))) # (GND)
-- \M1_unit|RGB_unit|B_prebuff[16]~1\ = CARRY((\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(16) & ((\M1_unit|RGB_unit|R_acc\(16)) # (!\M1_unit|RGB_unit|Add4~31_cout\))) # (!\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(16) & (\M1_unit|RGB_unit|R_acc\(16) & 
-- !\M1_unit|RGB_unit|Add4~31_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult0|auto_generated|w253w\(16),
	datab => \M1_unit|RGB_unit|R_acc\(16),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add4~31_cout\,
	combout => \M1_unit|RGB_unit|B_prebuff[16]~0_combout\,
	cout => \M1_unit|RGB_unit|B_prebuff[16]~1\);

-- Location: LCCOMB_X37_Y23_N6
\M1_unit|RGB_unit|B_prebuff[19]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|B_prebuff[19]~6_combout\ = (\M1_unit|RGB_unit|Mult0|auto_generated|op_1~2_combout\ & ((\M1_unit|RGB_unit|R_acc\(19) & (\M1_unit|RGB_unit|B_prebuff[18]~5\ & VCC)) # (!\M1_unit|RGB_unit|R_acc\(19) & (!\M1_unit|RGB_unit|B_prebuff[18]~5\)))) 
-- # (!\M1_unit|RGB_unit|Mult0|auto_generated|op_1~2_combout\ & ((\M1_unit|RGB_unit|R_acc\(19) & (!\M1_unit|RGB_unit|B_prebuff[18]~5\)) # (!\M1_unit|RGB_unit|R_acc\(19) & ((\M1_unit|RGB_unit|B_prebuff[18]~5\) # (GND)))))
-- \M1_unit|RGB_unit|B_prebuff[19]~7\ = CARRY((\M1_unit|RGB_unit|Mult0|auto_generated|op_1~2_combout\ & (!\M1_unit|RGB_unit|R_acc\(19) & !\M1_unit|RGB_unit|B_prebuff[18]~5\)) # (!\M1_unit|RGB_unit|Mult0|auto_generated|op_1~2_combout\ & 
-- ((!\M1_unit|RGB_unit|B_prebuff[18]~5\) # (!\M1_unit|RGB_unit|R_acc\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~2_combout\,
	datab => \M1_unit|RGB_unit|R_acc\(19),
	datad => VCC,
	cin => \M1_unit|RGB_unit|B_prebuff[18]~5\,
	combout => \M1_unit|RGB_unit|B_prebuff[19]~6_combout\,
	cout => \M1_unit|RGB_unit|B_prebuff[19]~7\);

-- Location: LCCOMB_X37_Y23_N8
\M1_unit|RGB_unit|B_prebuff[20]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|B_prebuff[20]~8_combout\ = ((\M1_unit|RGB_unit|Mult0|auto_generated|op_1~4_combout\ $ (\M1_unit|RGB_unit|R_acc\(20) $ (!\M1_unit|RGB_unit|B_prebuff[19]~7\)))) # (GND)
-- \M1_unit|RGB_unit|B_prebuff[20]~9\ = CARRY((\M1_unit|RGB_unit|Mult0|auto_generated|op_1~4_combout\ & ((\M1_unit|RGB_unit|R_acc\(20)) # (!\M1_unit|RGB_unit|B_prebuff[19]~7\))) # (!\M1_unit|RGB_unit|Mult0|auto_generated|op_1~4_combout\ & 
-- (\M1_unit|RGB_unit|R_acc\(20) & !\M1_unit|RGB_unit|B_prebuff[19]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~4_combout\,
	datab => \M1_unit|RGB_unit|R_acc\(20),
	datad => VCC,
	cin => \M1_unit|RGB_unit|B_prebuff[19]~7\,
	combout => \M1_unit|RGB_unit|B_prebuff[20]~8_combout\,
	cout => \M1_unit|RGB_unit|B_prebuff[20]~9\);

-- Location: LCCOMB_X37_Y23_N10
\M1_unit|RGB_unit|B_prebuff[21]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|B_prebuff[21]~10_combout\ = (\M1_unit|RGB_unit|R_acc\(21) & ((\M1_unit|RGB_unit|Mult0|auto_generated|op_1~6_combout\ & (\M1_unit|RGB_unit|B_prebuff[20]~9\ & VCC)) # (!\M1_unit|RGB_unit|Mult0|auto_generated|op_1~6_combout\ & 
-- (!\M1_unit|RGB_unit|B_prebuff[20]~9\)))) # (!\M1_unit|RGB_unit|R_acc\(21) & ((\M1_unit|RGB_unit|Mult0|auto_generated|op_1~6_combout\ & (!\M1_unit|RGB_unit|B_prebuff[20]~9\)) # (!\M1_unit|RGB_unit|Mult0|auto_generated|op_1~6_combout\ & 
-- ((\M1_unit|RGB_unit|B_prebuff[20]~9\) # (GND)))))
-- \M1_unit|RGB_unit|B_prebuff[21]~11\ = CARRY((\M1_unit|RGB_unit|R_acc\(21) & (!\M1_unit|RGB_unit|Mult0|auto_generated|op_1~6_combout\ & !\M1_unit|RGB_unit|B_prebuff[20]~9\)) # (!\M1_unit|RGB_unit|R_acc\(21) & ((!\M1_unit|RGB_unit|B_prebuff[20]~9\) # 
-- (!\M1_unit|RGB_unit|Mult0|auto_generated|op_1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|R_acc\(21),
	datab => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \M1_unit|RGB_unit|B_prebuff[20]~9\,
	combout => \M1_unit|RGB_unit|B_prebuff[21]~10_combout\,
	cout => \M1_unit|RGB_unit|B_prebuff[21]~11\);

-- Location: LCCOMB_X37_Y23_N12
\M1_unit|RGB_unit|B_prebuff[22]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|B_prebuff[22]~12_combout\ = ((\M1_unit|RGB_unit|R_acc\(22) $ (\M1_unit|RGB_unit|Mult0|auto_generated|op_1~8_combout\ $ (!\M1_unit|RGB_unit|B_prebuff[21]~11\)))) # (GND)
-- \M1_unit|RGB_unit|B_prebuff[22]~13\ = CARRY((\M1_unit|RGB_unit|R_acc\(22) & ((\M1_unit|RGB_unit|Mult0|auto_generated|op_1~8_combout\) # (!\M1_unit|RGB_unit|B_prebuff[21]~11\))) # (!\M1_unit|RGB_unit|R_acc\(22) & 
-- (\M1_unit|RGB_unit|Mult0|auto_generated|op_1~8_combout\ & !\M1_unit|RGB_unit|B_prebuff[21]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|R_acc\(22),
	datab => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \M1_unit|RGB_unit|B_prebuff[21]~11\,
	combout => \M1_unit|RGB_unit|B_prebuff[22]~12_combout\,
	cout => \M1_unit|RGB_unit|B_prebuff[22]~13\);

-- Location: LCCOMB_X37_Y23_N16
\M1_unit|RGB_unit|B_prebuff[24]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|B_prebuff[24]~16_combout\ = ((\M1_unit|RGB_unit|R_acc\(24) $ (\M1_unit|RGB_unit|Mult0|auto_generated|op_1~12_combout\ $ (!\M1_unit|RGB_unit|B_prebuff[23]~15\)))) # (GND)
-- \M1_unit|RGB_unit|B_prebuff[24]~17\ = CARRY((\M1_unit|RGB_unit|R_acc\(24) & ((\M1_unit|RGB_unit|Mult0|auto_generated|op_1~12_combout\) # (!\M1_unit|RGB_unit|B_prebuff[23]~15\))) # (!\M1_unit|RGB_unit|R_acc\(24) & 
-- (\M1_unit|RGB_unit|Mult0|auto_generated|op_1~12_combout\ & !\M1_unit|RGB_unit|B_prebuff[23]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|R_acc\(24),
	datab => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \M1_unit|RGB_unit|B_prebuff[23]~15\,
	combout => \M1_unit|RGB_unit|B_prebuff[24]~16_combout\,
	cout => \M1_unit|RGB_unit|B_prebuff[24]~17\);

-- Location: LCCOMB_X37_Y23_N18
\M1_unit|RGB_unit|B_prebuff[25]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|B_prebuff[25]~18_combout\ = (\M1_unit|RGB_unit|Mult0|auto_generated|op_1~14_combout\ & ((\M1_unit|RGB_unit|R_acc\(25) & (\M1_unit|RGB_unit|B_prebuff[24]~17\ & VCC)) # (!\M1_unit|RGB_unit|R_acc\(25) & 
-- (!\M1_unit|RGB_unit|B_prebuff[24]~17\)))) # (!\M1_unit|RGB_unit|Mult0|auto_generated|op_1~14_combout\ & ((\M1_unit|RGB_unit|R_acc\(25) & (!\M1_unit|RGB_unit|B_prebuff[24]~17\)) # (!\M1_unit|RGB_unit|R_acc\(25) & ((\M1_unit|RGB_unit|B_prebuff[24]~17\) # 
-- (GND)))))
-- \M1_unit|RGB_unit|B_prebuff[25]~19\ = CARRY((\M1_unit|RGB_unit|Mult0|auto_generated|op_1~14_combout\ & (!\M1_unit|RGB_unit|R_acc\(25) & !\M1_unit|RGB_unit|B_prebuff[24]~17\)) # (!\M1_unit|RGB_unit|Mult0|auto_generated|op_1~14_combout\ & 
-- ((!\M1_unit|RGB_unit|B_prebuff[24]~17\) # (!\M1_unit|RGB_unit|R_acc\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~14_combout\,
	datab => \M1_unit|RGB_unit|R_acc\(25),
	datad => VCC,
	cin => \M1_unit|RGB_unit|B_prebuff[24]~17\,
	combout => \M1_unit|RGB_unit|B_prebuff[25]~18_combout\,
	cout => \M1_unit|RGB_unit|B_prebuff[25]~19\);

-- Location: LCCOMB_X37_Y23_N20
\M1_unit|RGB_unit|B_prebuff[26]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|B_prebuff[26]~20_combout\ = ((\M1_unit|RGB_unit|Mult0|auto_generated|op_1~16_combout\ $ (\M1_unit|RGB_unit|R_acc\(26) $ (!\M1_unit|RGB_unit|B_prebuff[25]~19\)))) # (GND)
-- \M1_unit|RGB_unit|B_prebuff[26]~21\ = CARRY((\M1_unit|RGB_unit|Mult0|auto_generated|op_1~16_combout\ & ((\M1_unit|RGB_unit|R_acc\(26)) # (!\M1_unit|RGB_unit|B_prebuff[25]~19\))) # (!\M1_unit|RGB_unit|Mult0|auto_generated|op_1~16_combout\ & 
-- (\M1_unit|RGB_unit|R_acc\(26) & !\M1_unit|RGB_unit|B_prebuff[25]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~16_combout\,
	datab => \M1_unit|RGB_unit|R_acc\(26),
	datad => VCC,
	cin => \M1_unit|RGB_unit|B_prebuff[25]~19\,
	combout => \M1_unit|RGB_unit|B_prebuff[26]~20_combout\,
	cout => \M1_unit|RGB_unit|B_prebuff[26]~21\);

-- Location: LCCOMB_X37_Y23_N24
\M1_unit|RGB_unit|B_prebuff[28]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|B_prebuff[28]~24_combout\ = ((\M1_unit|RGB_unit|R_acc\(28) $ (\M1_unit|RGB_unit|Mult0|auto_generated|op_1~20_combout\ $ (!\M1_unit|RGB_unit|B_prebuff[27]~23\)))) # (GND)
-- \M1_unit|RGB_unit|B_prebuff[28]~25\ = CARRY((\M1_unit|RGB_unit|R_acc\(28) & ((\M1_unit|RGB_unit|Mult0|auto_generated|op_1~20_combout\) # (!\M1_unit|RGB_unit|B_prebuff[27]~23\))) # (!\M1_unit|RGB_unit|R_acc\(28) & 
-- (\M1_unit|RGB_unit|Mult0|auto_generated|op_1~20_combout\ & !\M1_unit|RGB_unit|B_prebuff[27]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|R_acc\(28),
	datab => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \M1_unit|RGB_unit|B_prebuff[27]~23\,
	combout => \M1_unit|RGB_unit|B_prebuff[28]~24_combout\,
	cout => \M1_unit|RGB_unit|B_prebuff[28]~25\);

-- Location: LCCOMB_X37_Y23_N26
\M1_unit|RGB_unit|B_prebuff[29]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|B_prebuff[29]~26_combout\ = (\M1_unit|RGB_unit|Mult0|auto_generated|op_1~22_combout\ & ((\M1_unit|RGB_unit|R_acc\(29) & (\M1_unit|RGB_unit|B_prebuff[28]~25\ & VCC)) # (!\M1_unit|RGB_unit|R_acc\(29) & 
-- (!\M1_unit|RGB_unit|B_prebuff[28]~25\)))) # (!\M1_unit|RGB_unit|Mult0|auto_generated|op_1~22_combout\ & ((\M1_unit|RGB_unit|R_acc\(29) & (!\M1_unit|RGB_unit|B_prebuff[28]~25\)) # (!\M1_unit|RGB_unit|R_acc\(29) & ((\M1_unit|RGB_unit|B_prebuff[28]~25\) # 
-- (GND)))))
-- \M1_unit|RGB_unit|B_prebuff[29]~27\ = CARRY((\M1_unit|RGB_unit|Mult0|auto_generated|op_1~22_combout\ & (!\M1_unit|RGB_unit|R_acc\(29) & !\M1_unit|RGB_unit|B_prebuff[28]~25\)) # (!\M1_unit|RGB_unit|Mult0|auto_generated|op_1~22_combout\ & 
-- ((!\M1_unit|RGB_unit|B_prebuff[28]~25\) # (!\M1_unit|RGB_unit|R_acc\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~22_combout\,
	datab => \M1_unit|RGB_unit|R_acc\(29),
	datad => VCC,
	cin => \M1_unit|RGB_unit|B_prebuff[28]~25\,
	combout => \M1_unit|RGB_unit|B_prebuff[29]~26_combout\,
	cout => \M1_unit|RGB_unit|B_prebuff[29]~27\);

-- Location: LCCOMB_X37_Y23_N28
\M1_unit|RGB_unit|B_prebuff[30]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|B_prebuff[30]~28_combout\ = ((\M1_unit|RGB_unit|Mult0|auto_generated|op_1~24_combout\ $ (\M1_unit|RGB_unit|R_acc\(30) $ (!\M1_unit|RGB_unit|B_prebuff[29]~27\)))) # (GND)
-- \M1_unit|RGB_unit|B_prebuff[30]~29\ = CARRY((\M1_unit|RGB_unit|Mult0|auto_generated|op_1~24_combout\ & ((\M1_unit|RGB_unit|R_acc\(30)) # (!\M1_unit|RGB_unit|B_prebuff[29]~27\))) # (!\M1_unit|RGB_unit|Mult0|auto_generated|op_1~24_combout\ & 
-- (\M1_unit|RGB_unit|R_acc\(30) & !\M1_unit|RGB_unit|B_prebuff[29]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~24_combout\,
	datab => \M1_unit|RGB_unit|R_acc\(30),
	datad => VCC,
	cin => \M1_unit|RGB_unit|B_prebuff[29]~27\,
	combout => \M1_unit|RGB_unit|B_prebuff[30]~28_combout\,
	cout => \M1_unit|RGB_unit|B_prebuff[30]~29\);

-- Location: LCCOMB_X36_Y23_N22
\M1_unit|RGB_unit|B_buffer[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|B_buffer[0]~1_combout\ = (\M1_unit|RGB_unit|B_prebuff[30]~28_combout\) # ((\M1_unit|RGB_unit|B_prebuff[29]~26_combout\) # (\M1_unit|RGB_unit|B_prebuff[28]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_unit|B_prebuff[30]~28_combout\,
	datac => \M1_unit|RGB_unit|B_prebuff[29]~26_combout\,
	datad => \M1_unit|RGB_unit|B_prebuff[28]~24_combout\,
	combout => \M1_unit|RGB_unit|B_buffer[0]~1_combout\);

-- Location: LCCOMB_X38_Y23_N26
\M1_unit|RGB_unit|Mult0|auto_generated|op_1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Mult0|auto_generated|op_1~26_combout\ = \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT31\ $ (\M1_unit|RGB_unit|Mult0|auto_generated|op_1~25\ $ (\M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => \M1_unit|RGB_unit|Mult0|auto_generated|mac_out4~DATAOUT13\,
	cin => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~25\,
	combout => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~26_combout\);

-- Location: LCFF_X38_Y23_N27
\M1_unit|RGB_unit|R_acc[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~26_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.00~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|R_acc\(31));

-- Location: LCCOMB_X37_Y23_N30
\M1_unit|RGB_unit|B_prebuff[31]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|B_prebuff[31]~30_combout\ = \M1_unit|RGB_unit|Mult0|auto_generated|op_1~26_combout\ $ (\M1_unit|RGB_unit|B_prebuff[30]~29\ $ (\M1_unit|RGB_unit|R_acc\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~26_combout\,
	datad => \M1_unit|RGB_unit|R_acc\(31),
	cin => \M1_unit|RGB_unit|B_prebuff[30]~29\,
	combout => \M1_unit|RGB_unit|B_prebuff[31]~30_combout\);

-- Location: LCCOMB_X36_Y23_N24
\M1_unit|RGB_unit|B_buffer[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|B_buffer[0]~2_combout\ = (!\M1_unit|RGB_unit|B_prebuff[31]~30_combout\ & ((\M1_unit|RGB_unit|B_buffer[0]~0_combout\) # ((\M1_unit|RGB_unit|B_buffer[0]~1_combout\) # (\M1_unit|RGB_unit|B_prebuff[16]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|B_buffer[0]~0_combout\,
	datab => \M1_unit|RGB_unit|B_buffer[0]~1_combout\,
	datac => \M1_unit|RGB_unit|B_prebuff[16]~0_combout\,
	datad => \M1_unit|RGB_unit|B_prebuff[31]~30_combout\,
	combout => \M1_unit|RGB_unit|B_buffer[0]~2_combout\);

-- Location: LCFF_X36_Y23_N3
\M1_unit|RGB_unit|R_buff[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|RGB_unit|B_buffer[0]~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|R_buff\(0));

-- Location: LCCOMB_X36_Y24_N8
\M1_unit|WideOr27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr27~1_combout\ = (!\M1_unit|state.S_END_LINE_3~regout\ & !\M1_unit|state.S_RUN_3~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|state.S_END_LINE_3~regout\,
	datac => \M1_unit|state.S_RUN_3~regout\,
	combout => \M1_unit|WideOr27~1_combout\);

-- Location: LCFF_X36_Y23_N25
\M1_unit|RGB_unit|B_buff[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|B_buffer[0]~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|B_buff\(0));

-- Location: LCCOMB_X36_Y25_N6
\M1_unit|RGB_unit|Selector37~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Selector37~0_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & (\M1_unit|RGB_unit|G_prebuff[26]~20_combout\)) # (!\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & ((\M1_unit|RGB_unit|Mult0|auto_generated|op_1~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	datab => \M1_unit|RGB_unit|G_prebuff[26]~20_combout\,
	datac => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~16_combout\,
	combout => \M1_unit|RGB_unit|Selector37~0_combout\);

-- Location: LCFF_X36_Y25_N7
\M1_unit|RGB_unit|G_acc[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|Selector37~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.10~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|G_acc\(26));

-- Location: DSPMULT_X39_Y26_N0
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1_DATAA_bus\,
	datab => \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPMULT_X39_Y27_N0
\M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3_DATAA_bus\,
	datab => \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M1_unit|RGB_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: LCCOMB_X38_Y27_N2
\M1_unit|RGB_unit|Mult1|auto_generated|op_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Mult1|auto_generated|op_1~0_combout\ = (\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~dataout\ & (\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT18\ $ (VCC))) # (!\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~dataout\ & 
-- (\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT18\ & VCC))
-- \M1_unit|RGB_unit|Mult1|auto_generated|op_1~1\ = CARRY((\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~dataout\ & \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~dataout\,
	datab => \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT18\,
	datad => VCC,
	combout => \M1_unit|RGB_unit|Mult1|auto_generated|op_1~0_combout\,
	cout => \M1_unit|RGB_unit|Mult1|auto_generated|op_1~1\);

-- Location: LCCOMB_X38_Y27_N8
\M1_unit|RGB_unit|Mult1|auto_generated|op_1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Mult1|auto_generated|op_1~6_combout\ = (\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT21\ & ((\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT3\ & (\M1_unit|RGB_unit|Mult1|auto_generated|op_1~5\ & VCC)) # 
-- (!\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT3\ & (!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~5\)))) # (!\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT21\ & ((\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT3\ & 
-- (!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~5\)) # (!\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT3\ & ((\M1_unit|RGB_unit|Mult1|auto_generated|op_1~5\) # (GND)))))
-- \M1_unit|RGB_unit|Mult1|auto_generated|op_1~7\ = CARRY((\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT21\ & (!\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT3\ & !\M1_unit|RGB_unit|Mult1|auto_generated|op_1~5\)) # 
-- (!\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT21\ & ((!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~5\) # (!\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT21\,
	datab => \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT3\,
	datad => VCC,
	cin => \M1_unit|RGB_unit|Mult1|auto_generated|op_1~5\,
	combout => \M1_unit|RGB_unit|Mult1|auto_generated|op_1~6_combout\,
	cout => \M1_unit|RGB_unit|Mult1|auto_generated|op_1~7\);

-- Location: LCCOMB_X38_Y27_N10
\M1_unit|RGB_unit|Mult1|auto_generated|op_1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Mult1|auto_generated|op_1~8_combout\ = ((\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT4\ $ (\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT22\ $ (!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~7\)))) # (GND)
-- \M1_unit|RGB_unit|Mult1|auto_generated|op_1~9\ = CARRY((\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT4\ & ((\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT22\) # (!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~7\))) # 
-- (!\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT4\ & (\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT22\ & !\M1_unit|RGB_unit|Mult1|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT4\,
	datab => \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT22\,
	datad => VCC,
	cin => \M1_unit|RGB_unit|Mult1|auto_generated|op_1~7\,
	combout => \M1_unit|RGB_unit|Mult1|auto_generated|op_1~8_combout\,
	cout => \M1_unit|RGB_unit|Mult1|auto_generated|op_1~9\);

-- Location: LCCOMB_X38_Y27_N14
\M1_unit|RGB_unit|Mult1|auto_generated|op_1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Mult1|auto_generated|op_1~12_combout\ = ((\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT24\ $ (\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT6\ $ (!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~11\)))) # (GND)
-- \M1_unit|RGB_unit|Mult1|auto_generated|op_1~13\ = CARRY((\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT24\ & ((\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT6\) # (!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~11\))) # 
-- (!\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT24\ & (\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT6\ & !\M1_unit|RGB_unit|Mult1|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT24\,
	datab => \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT6\,
	datad => VCC,
	cin => \M1_unit|RGB_unit|Mult1|auto_generated|op_1~11\,
	combout => \M1_unit|RGB_unit|Mult1|auto_generated|op_1~12_combout\,
	cout => \M1_unit|RGB_unit|Mult1|auto_generated|op_1~13\);

-- Location: LCCOMB_X38_Y27_N16
\M1_unit|RGB_unit|Mult1|auto_generated|op_1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Mult1|auto_generated|op_1~14_combout\ = (\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT7\ & ((\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT25\ & (\M1_unit|RGB_unit|Mult1|auto_generated|op_1~13\ & VCC)) # 
-- (!\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT25\ & (!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~13\)))) # (!\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT7\ & ((\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT25\ & 
-- (!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~13\)) # (!\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT25\ & ((\M1_unit|RGB_unit|Mult1|auto_generated|op_1~13\) # (GND)))))
-- \M1_unit|RGB_unit|Mult1|auto_generated|op_1~15\ = CARRY((\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT7\ & (!\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT25\ & !\M1_unit|RGB_unit|Mult1|auto_generated|op_1~13\)) # 
-- (!\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT7\ & ((!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~13\) # (!\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT7\,
	datab => \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT25\,
	datad => VCC,
	cin => \M1_unit|RGB_unit|Mult1|auto_generated|op_1~13\,
	combout => \M1_unit|RGB_unit|Mult1|auto_generated|op_1~14_combout\,
	cout => \M1_unit|RGB_unit|Mult1|auto_generated|op_1~15\);

-- Location: LCCOMB_X36_Y26_N12
\M1_unit|RGB_unit|Selector59~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Selector59~0_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & (\M1_unit|RGB_unit|Add5~8_combout\)) # (!\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & ((\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Add5~8_combout\,
	datac => \M1_unit|RGB_unit|Mult0|auto_generated|w253w\(4),
	datad => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	combout => \M1_unit|RGB_unit|Selector59~0_combout\);

-- Location: LCFF_X36_Y26_N13
\M1_unit|RGB_unit|G_acc[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|Selector59~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.10~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|G_acc\(4));

-- Location: LCCOMB_X37_Y26_N2
\M1_unit|RGB_unit|Add5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add5~2_combout\ = (\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(1) & ((\M1_unit|RGB_unit|G_acc\(1) & (!\M1_unit|RGB_unit|Add5~1\)) # (!\M1_unit|RGB_unit|G_acc\(1) & ((\M1_unit|RGB_unit|Add5~1\) # (GND))))) # 
-- (!\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(1) & ((\M1_unit|RGB_unit|G_acc\(1) & (\M1_unit|RGB_unit|Add5~1\ & VCC)) # (!\M1_unit|RGB_unit|G_acc\(1) & (!\M1_unit|RGB_unit|Add5~1\))))
-- \M1_unit|RGB_unit|Add5~3\ = CARRY((\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(1) & ((!\M1_unit|RGB_unit|Add5~1\) # (!\M1_unit|RGB_unit|G_acc\(1)))) # (!\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(1) & (!\M1_unit|RGB_unit|G_acc\(1) & 
-- !\M1_unit|RGB_unit|Add5~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult1|auto_generated|w247w\(1),
	datab => \M1_unit|RGB_unit|G_acc\(1),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add5~1\,
	combout => \M1_unit|RGB_unit|Add5~2_combout\,
	cout => \M1_unit|RGB_unit|Add5~3\);

-- Location: LCCOMB_X38_Y25_N12
\M1_unit|RGB_unit|Selector62~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Selector62~0_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & ((\M1_unit|RGB_unit|Add5~2_combout\))) # (!\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & (\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult0|auto_generated|w253w\(1),
	datac => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	datad => \M1_unit|RGB_unit|Add5~2_combout\,
	combout => \M1_unit|RGB_unit|Selector62~0_combout\);

-- Location: LCFF_X38_Y25_N13
\M1_unit|RGB_unit|G_acc[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|Selector62~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.10~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|G_acc\(1));

-- Location: LCCOMB_X37_Y26_N10
\M1_unit|RGB_unit|Add5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add5~10_combout\ = (\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(5) & ((\M1_unit|RGB_unit|G_acc\(5) & (!\M1_unit|RGB_unit|Add5~9\)) # (!\M1_unit|RGB_unit|G_acc\(5) & ((\M1_unit|RGB_unit|Add5~9\) # (GND))))) # 
-- (!\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(5) & ((\M1_unit|RGB_unit|G_acc\(5) & (\M1_unit|RGB_unit|Add5~9\ & VCC)) # (!\M1_unit|RGB_unit|G_acc\(5) & (!\M1_unit|RGB_unit|Add5~9\))))
-- \M1_unit|RGB_unit|Add5~11\ = CARRY((\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(5) & ((!\M1_unit|RGB_unit|Add5~9\) # (!\M1_unit|RGB_unit|G_acc\(5)))) # (!\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(5) & (!\M1_unit|RGB_unit|G_acc\(5) & 
-- !\M1_unit|RGB_unit|Add5~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult1|auto_generated|w247w\(5),
	datab => \M1_unit|RGB_unit|G_acc\(5),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add5~9\,
	combout => \M1_unit|RGB_unit|Add5~10_combout\,
	cout => \M1_unit|RGB_unit|Add5~11\);

-- Location: LCCOMB_X36_Y26_N18
\M1_unit|RGB_unit|Selector58~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Selector58~0_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & ((\M1_unit|RGB_unit|Add5~10_combout\))) # (!\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & (\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_unit|Mult0|auto_generated|w253w\(5),
	datac => \M1_unit|RGB_unit|Add5~10_combout\,
	datad => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	combout => \M1_unit|RGB_unit|Selector58~0_combout\);

-- Location: LCFF_X36_Y26_N19
\M1_unit|RGB_unit|G_acc[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|Selector58~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.10~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|G_acc\(5));

-- Location: LCCOMB_X37_Y26_N12
\M1_unit|RGB_unit|Add5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add5~12_combout\ = ((\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(6) $ (\M1_unit|RGB_unit|G_acc\(6) $ (\M1_unit|RGB_unit|Add5~11\)))) # (GND)
-- \M1_unit|RGB_unit|Add5~13\ = CARRY((\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(6) & (\M1_unit|RGB_unit|G_acc\(6) & !\M1_unit|RGB_unit|Add5~11\)) # (!\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(6) & ((\M1_unit|RGB_unit|G_acc\(6)) # 
-- (!\M1_unit|RGB_unit|Add5~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult1|auto_generated|w247w\(6),
	datab => \M1_unit|RGB_unit|G_acc\(6),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add5~11\,
	combout => \M1_unit|RGB_unit|Add5~12_combout\,
	cout => \M1_unit|RGB_unit|Add5~13\);

-- Location: LCCOMB_X36_Y26_N16
\M1_unit|RGB_unit|Selector57~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Selector57~0_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & ((\M1_unit|RGB_unit|Add5~12_combout\))) # (!\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & (\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_unit|Mult0|auto_generated|w253w\(6),
	datac => \M1_unit|RGB_unit|Add5~12_combout\,
	datad => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	combout => \M1_unit|RGB_unit|Selector57~0_combout\);

-- Location: LCFF_X36_Y26_N17
\M1_unit|RGB_unit|G_acc[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|Selector57~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.10~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|G_acc\(6));

-- Location: LCCOMB_X37_Y26_N18
\M1_unit|RGB_unit|Add5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Add5~18_combout\ = (\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(9) & ((\M1_unit|RGB_unit|G_acc\(9) & (!\M1_unit|RGB_unit|Add5~17\)) # (!\M1_unit|RGB_unit|G_acc\(9) & ((\M1_unit|RGB_unit|Add5~17\) # (GND))))) # 
-- (!\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(9) & ((\M1_unit|RGB_unit|G_acc\(9) & (\M1_unit|RGB_unit|Add5~17\ & VCC)) # (!\M1_unit|RGB_unit|G_acc\(9) & (!\M1_unit|RGB_unit|Add5~17\))))
-- \M1_unit|RGB_unit|Add5~19\ = CARRY((\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(9) & ((!\M1_unit|RGB_unit|Add5~17\) # (!\M1_unit|RGB_unit|G_acc\(9)))) # (!\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(9) & (!\M1_unit|RGB_unit|G_acc\(9) & 
-- !\M1_unit|RGB_unit|Add5~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult1|auto_generated|w247w\(9),
	datab => \M1_unit|RGB_unit|G_acc\(9),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add5~17\,
	combout => \M1_unit|RGB_unit|Add5~18_combout\,
	cout => \M1_unit|RGB_unit|Add5~19\);

-- Location: LCCOMB_X36_Y26_N28
\M1_unit|RGB_unit|Selector54~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Selector54~0_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & (\M1_unit|RGB_unit|Add5~18_combout\)) # (!\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & ((\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_unit|Add5~18_combout\,
	datac => \M1_unit|RGB_unit|Mult0|auto_generated|w253w\(9),
	datad => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	combout => \M1_unit|RGB_unit|Selector54~0_combout\);

-- Location: LCFF_X36_Y26_N29
\M1_unit|RGB_unit|G_acc[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|Selector54~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.10~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|G_acc\(9));

-- Location: LCCOMB_X37_Y25_N0
\M1_unit|RGB_unit|G_prebuff[16]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|G_prebuff[16]~0_combout\ = ((\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(16) $ (\M1_unit|RGB_unit|G_acc\(16) $ (\M1_unit|RGB_unit|Add5~31\)))) # (GND)
-- \M1_unit|RGB_unit|G_prebuff[16]~1\ = CARRY((\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(16) & (\M1_unit|RGB_unit|G_acc\(16) & !\M1_unit|RGB_unit|Add5~31\)) # (!\M1_unit|RGB_unit|Mult1|auto_generated|w247w\(16) & ((\M1_unit|RGB_unit|G_acc\(16)) # 
-- (!\M1_unit|RGB_unit|Add5~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult1|auto_generated|w247w\(16),
	datab => \M1_unit|RGB_unit|G_acc\(16),
	datad => VCC,
	cin => \M1_unit|RGB_unit|Add5~31\,
	combout => \M1_unit|RGB_unit|G_prebuff[16]~0_combout\,
	cout => \M1_unit|RGB_unit|G_prebuff[16]~1\);

-- Location: LCCOMB_X36_Y26_N24
\M1_unit|RGB_unit|Selector47~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Selector47~0_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & (\M1_unit|RGB_unit|G_prebuff[16]~0_combout\)) # (!\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & ((\M1_unit|RGB_unit|Mult0|auto_generated|w253w\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_unit|G_prebuff[16]~0_combout\,
	datac => \M1_unit|RGB_unit|Mult0|auto_generated|w253w\(16),
	datad => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	combout => \M1_unit|RGB_unit|Selector47~0_combout\);

-- Location: LCFF_X36_Y26_N25
\M1_unit|RGB_unit|G_acc[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|Selector47~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.10~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|G_acc\(16));

-- Location: LCCOMB_X37_Y25_N6
\M1_unit|RGB_unit|G_prebuff[19]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|G_prebuff[19]~6_combout\ = (\M1_unit|RGB_unit|Mult1|auto_generated|op_1~2_combout\ & ((\M1_unit|RGB_unit|G_acc\(19) & (!\M1_unit|RGB_unit|G_prebuff[18]~5\)) # (!\M1_unit|RGB_unit|G_acc\(19) & ((\M1_unit|RGB_unit|G_prebuff[18]~5\) # 
-- (GND))))) # (!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~2_combout\ & ((\M1_unit|RGB_unit|G_acc\(19) & (\M1_unit|RGB_unit|G_prebuff[18]~5\ & VCC)) # (!\M1_unit|RGB_unit|G_acc\(19) & (!\M1_unit|RGB_unit|G_prebuff[18]~5\))))
-- \M1_unit|RGB_unit|G_prebuff[19]~7\ = CARRY((\M1_unit|RGB_unit|Mult1|auto_generated|op_1~2_combout\ & ((!\M1_unit|RGB_unit|G_prebuff[18]~5\) # (!\M1_unit|RGB_unit|G_acc\(19)))) # (!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~2_combout\ & 
-- (!\M1_unit|RGB_unit|G_acc\(19) & !\M1_unit|RGB_unit|G_prebuff[18]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult1|auto_generated|op_1~2_combout\,
	datab => \M1_unit|RGB_unit|G_acc\(19),
	datad => VCC,
	cin => \M1_unit|RGB_unit|G_prebuff[18]~5\,
	combout => \M1_unit|RGB_unit|G_prebuff[19]~6_combout\,
	cout => \M1_unit|RGB_unit|G_prebuff[19]~7\);

-- Location: LCCOMB_X38_Y25_N28
\M1_unit|RGB_unit|Selector44~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Selector44~0_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & (\M1_unit|RGB_unit|G_prebuff[19]~6_combout\)) # (!\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & ((\M1_unit|RGB_unit|Mult0|auto_generated|op_1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_unit|G_prebuff[19]~6_combout\,
	datac => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	datad => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~2_combout\,
	combout => \M1_unit|RGB_unit|Selector44~0_combout\);

-- Location: LCFF_X38_Y25_N29
\M1_unit|RGB_unit|G_acc[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|Selector44~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.10~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|G_acc\(19));

-- Location: LCCOMB_X37_Y25_N8
\M1_unit|RGB_unit|G_prebuff[20]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|G_prebuff[20]~8_combout\ = ((\M1_unit|RGB_unit|Mult1|auto_generated|op_1~4_combout\ $ (\M1_unit|RGB_unit|G_acc\(20) $ (\M1_unit|RGB_unit|G_prebuff[19]~7\)))) # (GND)
-- \M1_unit|RGB_unit|G_prebuff[20]~9\ = CARRY((\M1_unit|RGB_unit|Mult1|auto_generated|op_1~4_combout\ & (\M1_unit|RGB_unit|G_acc\(20) & !\M1_unit|RGB_unit|G_prebuff[19]~7\)) # (!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~4_combout\ & 
-- ((\M1_unit|RGB_unit|G_acc\(20)) # (!\M1_unit|RGB_unit|G_prebuff[19]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult1|auto_generated|op_1~4_combout\,
	datab => \M1_unit|RGB_unit|G_acc\(20),
	datad => VCC,
	cin => \M1_unit|RGB_unit|G_prebuff[19]~7\,
	combout => \M1_unit|RGB_unit|G_prebuff[20]~8_combout\,
	cout => \M1_unit|RGB_unit|G_prebuff[20]~9\);

-- Location: LCCOMB_X38_Y25_N26
\M1_unit|RGB_unit|Selector43~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Selector43~0_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & ((\M1_unit|RGB_unit|G_prebuff[20]~8_combout\))) # (!\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & (\M1_unit|RGB_unit|Mult0|auto_generated|op_1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~4_combout\,
	datab => \M1_unit|RGB_unit|G_prebuff[20]~8_combout\,
	datac => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	combout => \M1_unit|RGB_unit|Selector43~0_combout\);

-- Location: LCFF_X38_Y25_N27
\M1_unit|RGB_unit|G_acc[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|Selector43~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.10~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|G_acc\(20));

-- Location: LCCOMB_X37_Y25_N10
\M1_unit|RGB_unit|G_prebuff[21]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|G_prebuff[21]~10_combout\ = (\M1_unit|RGB_unit|G_acc\(21) & ((\M1_unit|RGB_unit|Mult1|auto_generated|op_1~6_combout\ & (!\M1_unit|RGB_unit|G_prebuff[20]~9\)) # (!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~6_combout\ & 
-- (\M1_unit|RGB_unit|G_prebuff[20]~9\ & VCC)))) # (!\M1_unit|RGB_unit|G_acc\(21) & ((\M1_unit|RGB_unit|Mult1|auto_generated|op_1~6_combout\ & ((\M1_unit|RGB_unit|G_prebuff[20]~9\) # (GND))) # (!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~6_combout\ & 
-- (!\M1_unit|RGB_unit|G_prebuff[20]~9\))))
-- \M1_unit|RGB_unit|G_prebuff[21]~11\ = CARRY((\M1_unit|RGB_unit|G_acc\(21) & (\M1_unit|RGB_unit|Mult1|auto_generated|op_1~6_combout\ & !\M1_unit|RGB_unit|G_prebuff[20]~9\)) # (!\M1_unit|RGB_unit|G_acc\(21) & 
-- ((\M1_unit|RGB_unit|Mult1|auto_generated|op_1~6_combout\) # (!\M1_unit|RGB_unit|G_prebuff[20]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|G_acc\(21),
	datab => \M1_unit|RGB_unit|Mult1|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \M1_unit|RGB_unit|G_prebuff[20]~9\,
	combout => \M1_unit|RGB_unit|G_prebuff[21]~10_combout\,
	cout => \M1_unit|RGB_unit|G_prebuff[21]~11\);

-- Location: LCCOMB_X37_Y25_N12
\M1_unit|RGB_unit|G_prebuff[22]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|G_prebuff[22]~12_combout\ = ((\M1_unit|RGB_unit|G_acc\(22) $ (\M1_unit|RGB_unit|Mult1|auto_generated|op_1~8_combout\ $ (\M1_unit|RGB_unit|G_prebuff[21]~11\)))) # (GND)
-- \M1_unit|RGB_unit|G_prebuff[22]~13\ = CARRY((\M1_unit|RGB_unit|G_acc\(22) & ((!\M1_unit|RGB_unit|G_prebuff[21]~11\) # (!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~8_combout\))) # (!\M1_unit|RGB_unit|G_acc\(22) & 
-- (!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~8_combout\ & !\M1_unit|RGB_unit|G_prebuff[21]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|G_acc\(22),
	datab => \M1_unit|RGB_unit|Mult1|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \M1_unit|RGB_unit|G_prebuff[21]~11\,
	combout => \M1_unit|RGB_unit|G_prebuff[22]~12_combout\,
	cout => \M1_unit|RGB_unit|G_prebuff[22]~13\);

-- Location: LCCOMB_X37_Y25_N14
\M1_unit|RGB_unit|G_prebuff[23]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|G_prebuff[23]~14_combout\ = (\M1_unit|RGB_unit|Mult1|auto_generated|op_1~10_combout\ & ((\M1_unit|RGB_unit|G_acc\(23) & (!\M1_unit|RGB_unit|G_prebuff[22]~13\)) # (!\M1_unit|RGB_unit|G_acc\(23) & ((\M1_unit|RGB_unit|G_prebuff[22]~13\) # 
-- (GND))))) # (!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~10_combout\ & ((\M1_unit|RGB_unit|G_acc\(23) & (\M1_unit|RGB_unit|G_prebuff[22]~13\ & VCC)) # (!\M1_unit|RGB_unit|G_acc\(23) & (!\M1_unit|RGB_unit|G_prebuff[22]~13\))))
-- \M1_unit|RGB_unit|G_prebuff[23]~15\ = CARRY((\M1_unit|RGB_unit|Mult1|auto_generated|op_1~10_combout\ & ((!\M1_unit|RGB_unit|G_prebuff[22]~13\) # (!\M1_unit|RGB_unit|G_acc\(23)))) # (!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~10_combout\ & 
-- (!\M1_unit|RGB_unit|G_acc\(23) & !\M1_unit|RGB_unit|G_prebuff[22]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult1|auto_generated|op_1~10_combout\,
	datab => \M1_unit|RGB_unit|G_acc\(23),
	datad => VCC,
	cin => \M1_unit|RGB_unit|G_prebuff[22]~13\,
	combout => \M1_unit|RGB_unit|G_prebuff[23]~14_combout\,
	cout => \M1_unit|RGB_unit|G_prebuff[23]~15\);

-- Location: LCCOMB_X36_Y25_N16
\M1_unit|RGB_unit|Selector40~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Selector40~0_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & (\M1_unit|RGB_unit|G_prebuff[23]~14_combout\)) # (!\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & ((\M1_unit|RGB_unit|Mult0|auto_generated|op_1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_unit|G_prebuff[23]~14_combout\,
	datac => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	datad => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~10_combout\,
	combout => \M1_unit|RGB_unit|Selector40~0_combout\);

-- Location: LCFF_X36_Y25_N17
\M1_unit|RGB_unit|G_acc[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|Selector40~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.10~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|G_acc\(23));

-- Location: LCCOMB_X37_Y25_N16
\M1_unit|RGB_unit|G_prebuff[24]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|G_prebuff[24]~16_combout\ = ((\M1_unit|RGB_unit|G_acc\(24) $ (\M1_unit|RGB_unit|Mult1|auto_generated|op_1~12_combout\ $ (\M1_unit|RGB_unit|G_prebuff[23]~15\)))) # (GND)
-- \M1_unit|RGB_unit|G_prebuff[24]~17\ = CARRY((\M1_unit|RGB_unit|G_acc\(24) & ((!\M1_unit|RGB_unit|G_prebuff[23]~15\) # (!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~12_combout\))) # (!\M1_unit|RGB_unit|G_acc\(24) & 
-- (!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~12_combout\ & !\M1_unit|RGB_unit|G_prebuff[23]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|G_acc\(24),
	datab => \M1_unit|RGB_unit|Mult1|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \M1_unit|RGB_unit|G_prebuff[23]~15\,
	combout => \M1_unit|RGB_unit|G_prebuff[24]~16_combout\,
	cout => \M1_unit|RGB_unit|G_prebuff[24]~17\);

-- Location: LCCOMB_X37_Y25_N18
\M1_unit|RGB_unit|G_prebuff[25]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|G_prebuff[25]~18_combout\ = (\M1_unit|RGB_unit|G_acc\(25) & ((\M1_unit|RGB_unit|Mult1|auto_generated|op_1~14_combout\ & (!\M1_unit|RGB_unit|G_prebuff[24]~17\)) # (!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~14_combout\ & 
-- (\M1_unit|RGB_unit|G_prebuff[24]~17\ & VCC)))) # (!\M1_unit|RGB_unit|G_acc\(25) & ((\M1_unit|RGB_unit|Mult1|auto_generated|op_1~14_combout\ & ((\M1_unit|RGB_unit|G_prebuff[24]~17\) # (GND))) # (!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~14_combout\ & 
-- (!\M1_unit|RGB_unit|G_prebuff[24]~17\))))
-- \M1_unit|RGB_unit|G_prebuff[25]~19\ = CARRY((\M1_unit|RGB_unit|G_acc\(25) & (\M1_unit|RGB_unit|Mult1|auto_generated|op_1~14_combout\ & !\M1_unit|RGB_unit|G_prebuff[24]~17\)) # (!\M1_unit|RGB_unit|G_acc\(25) & 
-- ((\M1_unit|RGB_unit|Mult1|auto_generated|op_1~14_combout\) # (!\M1_unit|RGB_unit|G_prebuff[24]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|G_acc\(25),
	datab => \M1_unit|RGB_unit|Mult1|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \M1_unit|RGB_unit|G_prebuff[24]~17\,
	combout => \M1_unit|RGB_unit|G_prebuff[25]~18_combout\,
	cout => \M1_unit|RGB_unit|G_prebuff[25]~19\);

-- Location: LCCOMB_X37_Y25_N20
\M1_unit|RGB_unit|G_prebuff[26]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|G_prebuff[26]~20_combout\ = ((\M1_unit|RGB_unit|Mult1|auto_generated|op_1~16_combout\ $ (\M1_unit|RGB_unit|G_acc\(26) $ (\M1_unit|RGB_unit|G_prebuff[25]~19\)))) # (GND)
-- \M1_unit|RGB_unit|G_prebuff[26]~21\ = CARRY((\M1_unit|RGB_unit|Mult1|auto_generated|op_1~16_combout\ & (\M1_unit|RGB_unit|G_acc\(26) & !\M1_unit|RGB_unit|G_prebuff[25]~19\)) # (!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~16_combout\ & 
-- ((\M1_unit|RGB_unit|G_acc\(26)) # (!\M1_unit|RGB_unit|G_prebuff[25]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult1|auto_generated|op_1~16_combout\,
	datab => \M1_unit|RGB_unit|G_acc\(26),
	datad => VCC,
	cin => \M1_unit|RGB_unit|G_prebuff[25]~19\,
	combout => \M1_unit|RGB_unit|G_prebuff[26]~20_combout\,
	cout => \M1_unit|RGB_unit|G_prebuff[26]~21\);

-- Location: LCCOMB_X36_Y25_N8
\M1_unit|RGB_unit|LessThan2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|LessThan2~0_combout\ = (\M1_unit|RGB_unit|G_prebuff[27]~22_combout\) # ((\M1_unit|RGB_unit|G_prebuff[26]~20_combout\) # ((\M1_unit|RGB_unit|G_prebuff[24]~16_combout\) # (\M1_unit|RGB_unit|G_prebuff[25]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|G_prebuff[27]~22_combout\,
	datab => \M1_unit|RGB_unit|G_prebuff[26]~20_combout\,
	datac => \M1_unit|RGB_unit|G_prebuff[24]~16_combout\,
	datad => \M1_unit|RGB_unit|G_prebuff[25]~18_combout\,
	combout => \M1_unit|RGB_unit|LessThan2~0_combout\);

-- Location: LCCOMB_X38_Y27_N20
\M1_unit|RGB_unit|Mult1|auto_generated|op_1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Mult1|auto_generated|op_1~18_combout\ = (\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT27\ & ((\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT9\ & (\M1_unit|RGB_unit|Mult1|auto_generated|op_1~17\ & VCC)) # 
-- (!\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT9\ & (!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~17\)))) # (!\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT27\ & ((\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT9\ & 
-- (!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~17\)) # (!\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT9\ & ((\M1_unit|RGB_unit|Mult1|auto_generated|op_1~17\) # (GND)))))
-- \M1_unit|RGB_unit|Mult1|auto_generated|op_1~19\ = CARRY((\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT27\ & (!\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT9\ & !\M1_unit|RGB_unit|Mult1|auto_generated|op_1~17\)) # 
-- (!\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT27\ & ((!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~17\) # (!\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT27\,
	datab => \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT9\,
	datad => VCC,
	cin => \M1_unit|RGB_unit|Mult1|auto_generated|op_1~17\,
	combout => \M1_unit|RGB_unit|Mult1|auto_generated|op_1~18_combout\,
	cout => \M1_unit|RGB_unit|Mult1|auto_generated|op_1~19\);

-- Location: LCCOMB_X38_Y27_N22
\M1_unit|RGB_unit|Mult1|auto_generated|op_1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Mult1|auto_generated|op_1~20_combout\ = ((\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT10\ $ (\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT28\ $ (!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~19\)))) # (GND)
-- \M1_unit|RGB_unit|Mult1|auto_generated|op_1~21\ = CARRY((\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT10\ & ((\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT28\) # (!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~19\))) # 
-- (!\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT10\ & (\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT28\ & !\M1_unit|RGB_unit|Mult1|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT10\,
	datab => \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT28\,
	datad => VCC,
	cin => \M1_unit|RGB_unit|Mult1|auto_generated|op_1~19\,
	combout => \M1_unit|RGB_unit|Mult1|auto_generated|op_1~20_combout\,
	cout => \M1_unit|RGB_unit|Mult1|auto_generated|op_1~21\);

-- Location: LCCOMB_X38_Y27_N26
\M1_unit|RGB_unit|Mult1|auto_generated|op_1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Mult1|auto_generated|op_1~24_combout\ = ((\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT12\ $ (\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT30\ $ (!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~23\)))) # (GND)
-- \M1_unit|RGB_unit|Mult1|auto_generated|op_1~25\ = CARRY((\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT12\ & ((\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT30\) # (!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~23\))) # 
-- (!\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT12\ & (\M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT30\ & !\M1_unit|RGB_unit|Mult1|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT12\,
	datab => \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT30\,
	datad => VCC,
	cin => \M1_unit|RGB_unit|Mult1|auto_generated|op_1~23\,
	combout => \M1_unit|RGB_unit|Mult1|auto_generated|op_1~24_combout\,
	cout => \M1_unit|RGB_unit|Mult1|auto_generated|op_1~25\);

-- Location: LCCOMB_X38_Y27_N28
\M1_unit|RGB_unit|Mult1|auto_generated|op_1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Mult1|auto_generated|op_1~26_combout\ = \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT31\ $ (\M1_unit|RGB_unit|Mult1|auto_generated|op_1~25\ $ (\M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult1|auto_generated|mac_out2~DATAOUT31\,
	datad => \M1_unit|RGB_unit|Mult1|auto_generated|mac_out4~DATAOUT13\,
	cin => \M1_unit|RGB_unit|Mult1|auto_generated|op_1~25\,
	combout => \M1_unit|RGB_unit|Mult1|auto_generated|op_1~26_combout\);

-- Location: LCCOMB_X37_Y25_N26
\M1_unit|RGB_unit|G_prebuff[29]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|G_prebuff[29]~26_combout\ = (\M1_unit|RGB_unit|Mult1|auto_generated|op_1~22_combout\ & ((\M1_unit|RGB_unit|G_acc\(29) & (!\M1_unit|RGB_unit|G_prebuff[28]~25\)) # (!\M1_unit|RGB_unit|G_acc\(29) & ((\M1_unit|RGB_unit|G_prebuff[28]~25\) # 
-- (GND))))) # (!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~22_combout\ & ((\M1_unit|RGB_unit|G_acc\(29) & (\M1_unit|RGB_unit|G_prebuff[28]~25\ & VCC)) # (!\M1_unit|RGB_unit|G_acc\(29) & (!\M1_unit|RGB_unit|G_prebuff[28]~25\))))
-- \M1_unit|RGB_unit|G_prebuff[29]~27\ = CARRY((\M1_unit|RGB_unit|Mult1|auto_generated|op_1~22_combout\ & ((!\M1_unit|RGB_unit|G_prebuff[28]~25\) # (!\M1_unit|RGB_unit|G_acc\(29)))) # (!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~22_combout\ & 
-- (!\M1_unit|RGB_unit|G_acc\(29) & !\M1_unit|RGB_unit|G_prebuff[28]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult1|auto_generated|op_1~22_combout\,
	datab => \M1_unit|RGB_unit|G_acc\(29),
	datad => VCC,
	cin => \M1_unit|RGB_unit|G_prebuff[28]~25\,
	combout => \M1_unit|RGB_unit|G_prebuff[29]~26_combout\,
	cout => \M1_unit|RGB_unit|G_prebuff[29]~27\);

-- Location: LCCOMB_X38_Y25_N14
\M1_unit|RGB_unit|Selector34~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|Selector34~0_combout\ = (\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & ((\M1_unit|RGB_unit|G_prebuff[29]~26_combout\))) # (!\M1_unit|RGB_unit|sel_rgb_mul.01~regout\ & (\M1_unit|RGB_unit|Mult0|auto_generated|op_1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|Mult0|auto_generated|op_1~22_combout\,
	datab => \M1_unit|RGB_unit|G_prebuff[29]~26_combout\,
	datac => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	combout => \M1_unit|RGB_unit|Selector34~0_combout\);

-- Location: LCFF_X38_Y25_N15
\M1_unit|RGB_unit|G_acc[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|Selector34~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|ALT_INV_sel_rgb_mul.10~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|G_acc\(29));

-- Location: LCCOMB_X37_Y25_N30
\M1_unit|RGB_unit|G_prebuff[31]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|G_prebuff[31]~30_combout\ = \M1_unit|RGB_unit|G_acc\(31) $ (\M1_unit|RGB_unit|G_prebuff[30]~29\ $ (!\M1_unit|RGB_unit|Mult1|auto_generated|op_1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|G_acc\(31),
	datad => \M1_unit|RGB_unit|Mult1|auto_generated|op_1~26_combout\,
	cin => \M1_unit|RGB_unit|G_prebuff[30]~29\,
	combout => \M1_unit|RGB_unit|G_prebuff[31]~30_combout\);

-- Location: LCCOMB_X36_Y25_N24
\M1_unit|RGB_unit|G_buffer[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|G_buffer[0]~0_combout\ = (!\M1_unit|RGB_unit|G_prebuff[31]~30_combout\ & ((\M1_unit|RGB_unit|LessThan2~1_combout\) # ((\M1_unit|RGB_unit|LessThan2~0_combout\) # (\M1_unit|RGB_unit|G_prebuff[16]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|LessThan2~1_combout\,
	datab => \M1_unit|RGB_unit|LessThan2~0_combout\,
	datac => \M1_unit|RGB_unit|G_prebuff[16]~0_combout\,
	datad => \M1_unit|RGB_unit|G_prebuff[31]~30_combout\,
	combout => \M1_unit|RGB_unit|G_buffer[0]~0_combout\);

-- Location: LCFF_X36_Y25_N25
\M1_unit|RGB_unit|G_buff[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|G_buffer[0]~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|G_buff\(0));

-- Location: LCCOMB_X46_Y23_N6
\M1_unit|Selector42~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector42~1_combout\ = (!\M1_unit|Selector42~0_combout\ & ((\M1_unit|WideOr27~1_combout\ & (\M1_unit|RGB_unit|B_buff\(0))) # (!\M1_unit|WideOr27~1_combout\ & ((\M1_unit|RGB_unit|G_buff\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector42~0_combout\,
	datab => \M1_unit|WideOr27~1_combout\,
	datac => \M1_unit|RGB_unit|B_buff\(0),
	datad => \M1_unit|RGB_unit|G_buff\(0),
	combout => \M1_unit|Selector42~1_combout\);

-- Location: LCCOMB_X46_Y23_N8
\M1_unit|Selector42~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector42~2_combout\ = (\M1_unit|Selector42~1_combout\) # ((\M1_unit|RGB_unit|R_buff\(0) & ((\M1_unit|state.S_RUN_5~regout\) # (\M1_unit|state.S_END_LINE_5~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_RUN_5~regout\,
	datab => \M1_unit|state.S_END_LINE_5~regout\,
	datac => \M1_unit|RGB_unit|R_buff\(0),
	datad => \M1_unit|Selector42~1_combout\,
	combout => \M1_unit|Selector42~2_combout\);

-- Location: LCCOMB_X42_Y24_N4
\M1_unit|Selector52~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector52~0_combout\ = (\M1_unit|state.S_RUN_0~regout\) # ((!\M1_unit|Selector45~0_combout\ & \M1_unit|common_case~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector45~0_combout\,
	datab => \M1_unit|state.S_RUN_0~regout\,
	datac => \M1_unit|common_case~regout\,
	combout => \M1_unit|Selector52~0_combout\);

-- Location: LCFF_X42_Y24_N5
\M1_unit|common_case\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector52~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|common_case~regout\);

-- Location: LCCOMB_X42_Y24_N16
\M1_unit|RGB_address[2]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[2]~28_combout\ = (!\M1_unit|WideOr27~2_combout\ & (!\M1_unit|SRAM_address[6]~11_combout\ & ((\M1_unit|common_case~regout\) # (!\M1_unit|state.S_RUN_0~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr27~2_combout\,
	datab => \M1_unit|common_case~regout\,
	datac => \M1_unit|SRAM_address[6]~11_combout\,
	datad => \M1_unit|state.S_RUN_0~regout\,
	combout => \M1_unit|RGB_address[2]~28_combout\);

-- Location: LCFF_X46_Y23_N9
\M1_unit|SRAM_write_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector42~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_address[2]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_write_data\(0));

-- Location: LCCOMB_X36_Y21_N0
\SRAM_unit|SRAM_write_data_buf[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_unit|SRAM_write_data_buf[0]~0_combout\ = (\state.S_TOP_M1~regout\ & \M1_unit|SRAM_write_data\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \state.S_TOP_M1~regout\,
	datad => \M1_unit|SRAM_write_data\(0),
	combout => \SRAM_unit|SRAM_write_data_buf[0]~0_combout\);

-- Location: LCCOMB_X35_Y21_N2
\Selector43~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector43~0_combout\ = (\M2_unit|WS_unit|SRAM_write_data\(0) & ((\M2_unit|state.S_WS~regout\) # (\M2_unit|state.S_CT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|SRAM_write_data\(0),
	datac => \M2_unit|state.S_WS~regout\,
	datad => \M2_unit|state.S_CT~regout\,
	combout => \Selector43~0_combout\);

-- Location: LCCOMB_X37_Y22_N4
\SRAM_we_n~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_we_n~0_combout\ = (\state.S_TOP_VGA~regout\) # (!\state.S_TOP_IDLE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \state.S_TOP_IDLE~regout\,
	datad => \state.S_TOP_VGA~regout\,
	combout => \SRAM_we_n~0_combout\);

-- Location: LCFF_X36_Y21_N1
\SRAM_unit|SRAM_write_data_buf[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_unit|SRAM_write_data_buf[0]~0_combout\,
	sdata => \Selector43~0_combout\,
	aclr => \SWITCH_I[17]~clkctrl_outclk\,
	sclr => \SRAM_we_n~0_combout\,
	sload => \state.S_TOP_M2~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_write_data_buf\(0));

-- Location: LCCOMB_X43_Y21_N8
\M1_unit|Selector26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector26~0_combout\ = (\M1_unit|state.S_START_LINE_9~regout\) # ((\M1_unit|state.S_END_LINE_4~regout\) # ((\M1_unit|state.S_END_LINE_7~regout\) # (\M1_unit|state.S_RUN_4~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_START_LINE_9~regout\,
	datab => \M1_unit|state.S_END_LINE_4~regout\,
	datac => \M1_unit|state.S_END_LINE_7~regout\,
	datad => \M1_unit|state.S_RUN_4~regout\,
	combout => \M1_unit|Selector26~0_combout\);

-- Location: LCCOMB_X42_Y24_N28
\M1_unit|Selector26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector26~1_combout\ = (\M1_unit|Selector0~0_combout\) # (((\M1_unit|state.S_M1_START~regout\) # (\M1_unit|Selector26~0_combout\)) # (!\M1_unit|Selector47~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector0~0_combout\,
	datab => \M1_unit|Selector47~0_combout\,
	datac => \M1_unit|state.S_M1_START~regout\,
	datad => \M1_unit|Selector26~0_combout\,
	combout => \M1_unit|Selector26~1_combout\);

-- Location: LCCOMB_X42_Y24_N8
\M1_unit|Selector26~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector26~4_combout\ = (!\M1_unit|Selector26~1_combout\ & ((\M1_unit|SRAM_we_n~regout\) # ((!\M1_unit|Selector26~3_combout\ & !\M1_unit|state.S_END_LINE_0~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector26~3_combout\,
	datab => \M1_unit|Selector26~1_combout\,
	datac => \M1_unit|SRAM_we_n~regout\,
	datad => \M1_unit|state.S_END_LINE_0~regout\,
	combout => \M1_unit|Selector26~4_combout\);

-- Location: LCFF_X42_Y24_N9
\M1_unit|SRAM_we_n\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector26~4_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_we_n~regout\);

-- Location: LCCOMB_X36_Y21_N2
\Selector44~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector44~0_combout\ = (!\M1_unit|SRAM_we_n~regout\) # (!\state.S_TOP_M1~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \state.S_TOP_M1~regout\,
	datad => \M1_unit|SRAM_we_n~regout\,
	combout => \Selector44~0_combout\);

-- Location: LCCOMB_X29_Y18_N26
\M2_unit|WS_unit|Selector96~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Selector96~0_combout\ = (\M2_unit|WS_unit|state.S_WS_COMMON_CASE~regout\ & (((!\M2_unit|WS_unit|SC\(5)) # (!\M2_unit|WS_unit|SC\(4))) # (!\M2_unit|WS_unit|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|state.S_WS_COMMON_CASE~regout\,
	datab => \M2_unit|WS_unit|Equal1~0_combout\,
	datac => \M2_unit|WS_unit|SC\(4),
	datad => \M2_unit|WS_unit|SC\(5),
	combout => \M2_unit|WS_unit|Selector96~0_combout\);

-- Location: LCCOMB_X29_Y18_N20
\M2_unit|WS_unit|Selector94~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Selector94~0_combout\ = (\M2_unit|WS_unit|state.S_WS_IDLE~regout\ & \M2_unit|WS_start~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|WS_unit|state.S_WS_IDLE~regout\,
	datad => \M2_unit|WS_start~regout\,
	combout => \M2_unit|WS_unit|Selector94~0_combout\);

-- Location: LCFF_X29_Y18_N21
\M2_unit|WS_unit|state.S_WS_LI_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|Selector94~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|state.S_WS_LI_1~regout\);

-- Location: LCFF_X29_Y18_N25
\M2_unit|WS_unit|state.S_WS_LI_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M2_unit|WS_unit|state.S_WS_LI_1~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|state.S_WS_LI_2~regout\);

-- Location: LCCOMB_X29_Y18_N24
\M2_unit|WS_unit|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Selector0~0_combout\ = (\M2_unit|WS_unit|state.S_WS_LO_2~regout\) # ((!\M2_unit|WS_unit|SRAM_we_n~regout\ & ((\M2_unit|WS_unit|state.S_WS_LI_1~regout\) # (\M2_unit|WS_unit|state.S_WS_LI_2~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|state.S_WS_LI_1~regout\,
	datab => \M2_unit|WS_unit|SRAM_we_n~regout\,
	datac => \M2_unit|WS_unit|state.S_WS_LI_2~regout\,
	datad => \M2_unit|WS_unit|state.S_WS_LO_2~regout\,
	combout => \M2_unit|WS_unit|Selector0~0_combout\);

-- Location: LCCOMB_X29_Y19_N18
\M2_unit|WS_unit|WC[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|WC[0]~6_combout\ = \M2_unit|WS_unit|WC\(0) $ (VCC)
-- \M2_unit|WS_unit|WC[0]~7\ = CARRY(\M2_unit|WS_unit|WC\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|WS_unit|WC\(0),
	datad => VCC,
	combout => \M2_unit|WS_unit|WC[0]~6_combout\,
	cout => \M2_unit|WS_unit|WC[0]~7\);

-- Location: LCCOMB_X29_Y19_N30
\M2_unit|WS_unit|Selector17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Selector17~1_combout\ = (\M2_unit|WS_unit|state.S_WS_IDLE~regout\) # (!\M2_unit|FS_unit|state.S_FS_START~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|FS_unit|state.S_FS_START~regout\,
	datad => \M2_unit|WS_unit|state.S_WS_IDLE~regout\,
	combout => \M2_unit|WS_unit|Selector17~1_combout\);

-- Location: LCCOMB_X29_Y18_N22
\M2_unit|WS_unit|WC[4]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|WC[4]~15_combout\ = (!\M2_unit|WS_unit|WC[4]~14_combout\ & (!\M2_unit|WS_unit|state.S_WS_LI_1~regout\ & !\M2_unit|WS_unit|state.S_WS_LO_2~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|WC[4]~14_combout\,
	datac => \M2_unit|WS_unit|state.S_WS_LI_1~regout\,
	datad => \M2_unit|WS_unit|state.S_WS_LO_2~regout\,
	combout => \M2_unit|WS_unit|WC[4]~15_combout\);

-- Location: LCFF_X29_Y19_N19
\M2_unit|WS_unit|WC[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|WC[0]~6_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|WS_unit|Selector17~1_combout\,
	ena => \M2_unit|WS_unit|WC[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|WC\(0));

-- Location: LCCOMB_X29_Y18_N6
\M2_unit|WS_unit|Selector96~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Selector96~1_combout\ = (\M2_unit|WS_unit|state.S_WS_LI_2~regout\) # (\M2_unit|WS_unit|Selector96~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|WS_unit|state.S_WS_LI_2~regout\,
	datad => \M2_unit|WS_unit|Selector96~0_combout\,
	combout => \M2_unit|WS_unit|Selector96~1_combout\);

-- Location: LCFF_X29_Y18_N7
\M2_unit|WS_unit|state.S_WS_COMMON_CASE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|Selector96~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|state.S_WS_COMMON_CASE~regout\);

-- Location: LCCOMB_X29_Y18_N2
\M2_unit|WS_unit|Selector83~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Selector83~0_combout\ = (\M2_unit|WS_unit|first_run~regout\ & (((\M2_unit|WS_unit|state.S_WS_COMMON_CASE~regout\)) # (!\M2_unit|WS_unit|Selector17~1_combout\))) # (!\M2_unit|WS_unit|first_run~regout\ & (((\M2_unit|WS_unit|WC\(0) & 
-- \M2_unit|WS_unit|state.S_WS_COMMON_CASE~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|Selector17~1_combout\,
	datab => \M2_unit|WS_unit|WC\(0),
	datac => \M2_unit|WS_unit|first_run~regout\,
	datad => \M2_unit|WS_unit|state.S_WS_COMMON_CASE~regout\,
	combout => \M2_unit|WS_unit|Selector83~0_combout\);

-- Location: LCFF_X29_Y18_N3
\M2_unit|WS_unit|first_run\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|Selector83~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|first_run~regout\);

-- Location: LCCOMB_X29_Y18_N18
\M2_unit|WS_unit|Selector0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Selector0~1_combout\ = (\M2_unit|WS_unit|WC\(0)) # ((!\M2_unit|WS_unit|first_run~regout\ & !\M2_unit|WS_unit|SRAM_we_n~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|WS_unit|first_run~regout\,
	datac => \M2_unit|WS_unit|WC\(0),
	datad => \M2_unit|WS_unit|SRAM_we_n~regout\,
	combout => \M2_unit|WS_unit|Selector0~1_combout\);

-- Location: LCCOMB_X29_Y18_N10
\M2_unit|WS_unit|Selector0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Selector0~2_combout\ = (!\M2_unit|WS_unit|Selector17~1_combout\ & (!\M2_unit|WS_unit|Selector0~0_combout\ & ((!\M2_unit|WS_unit|Selector0~1_combout\) # (!\M2_unit|WS_unit|Selector96~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|Selector17~1_combout\,
	datab => \M2_unit|WS_unit|Selector96~0_combout\,
	datac => \M2_unit|WS_unit|Selector0~0_combout\,
	datad => \M2_unit|WS_unit|Selector0~1_combout\,
	combout => \M2_unit|WS_unit|Selector0~2_combout\);

-- Location: LCFF_X29_Y18_N11
\M2_unit|WS_unit|SRAM_we_n\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|Selector0~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|SRAM_we_n~regout\);

-- Location: LCCOMB_X36_Y21_N22
\Selector44~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector44~1_combout\ = ((\M2_unit|SRAM_address~0_combout\ & (\M2_unit|WS_unit|SRAM_we_n~regout\ & \state.S_TOP_M2~regout\))) # (!\Selector44~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|SRAM_address~0_combout\,
	datab => \Selector44~0_combout\,
	datac => \M2_unit|WS_unit|SRAM_we_n~regout\,
	datad => \state.S_TOP_M2~regout\,
	combout => \Selector44~1_combout\);

-- Location: LCFF_X36_Y21_N23
\SRAM_unit|SRAM_WE_N_O\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Selector44~1_combout\,
	aclr => \SWITCH_I[17]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_WE_N_O~regout\);

-- Location: LCCOMB_X36_Y23_N28
\M1_unit|RGB_unit|B_buffer[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|B_buffer[0]~0_combout\ = (\M1_unit|RGB_unit|B_prebuff[27]~22_combout\) # ((\M1_unit|RGB_unit|B_prebuff[26]~20_combout\) # ((\M1_unit|RGB_unit|B_prebuff[24]~16_combout\) # (\M1_unit|RGB_unit|B_prebuff[25]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|B_prebuff[27]~22_combout\,
	datab => \M1_unit|RGB_unit|B_prebuff[26]~20_combout\,
	datac => \M1_unit|RGB_unit|B_prebuff[24]~16_combout\,
	datad => \M1_unit|RGB_unit|B_prebuff[25]~18_combout\,
	combout => \M1_unit|RGB_unit|B_buffer[0]~0_combout\);

-- Location: LCCOMB_X36_Y23_N20
\M1_unit|RGB_unit|B_buffer[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|B_buffer[1]~3_combout\ = (!\M1_unit|RGB_unit|B_prebuff[31]~30_combout\ & ((\M1_unit|RGB_unit|B_prebuff[17]~2_combout\) # ((\M1_unit|RGB_unit|B_buffer[0]~0_combout\) # (\M1_unit|RGB_unit|B_buffer[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|B_prebuff[17]~2_combout\,
	datab => \M1_unit|RGB_unit|B_prebuff[31]~30_combout\,
	datac => \M1_unit|RGB_unit|B_buffer[0]~0_combout\,
	datad => \M1_unit|RGB_unit|B_buffer[0]~1_combout\,
	combout => \M1_unit|RGB_unit|B_buffer[1]~3_combout\);

-- Location: LCFF_X36_Y23_N7
\M1_unit|RGB_unit|R_buff[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|RGB_unit|B_buffer[1]~3_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|R_buff\(1));

-- Location: LCCOMB_X35_Y23_N24
\M1_unit|Selector41~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector41~1_combout\ = (\M1_unit|Selector41~0_combout\) # ((\M1_unit|RGB_unit|R_buff\(1) & ((\M1_unit|state.S_RUN_5~regout\) # (\M1_unit|state.S_END_LINE_5~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector41~0_combout\,
	datab => \M1_unit|RGB_unit|R_buff\(1),
	datac => \M1_unit|state.S_RUN_5~regout\,
	datad => \M1_unit|state.S_END_LINE_5~regout\,
	combout => \M1_unit|Selector41~1_combout\);

-- Location: LCFF_X35_Y23_N25
\M1_unit|SRAM_write_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector41~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_address[2]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_write_data\(1));

-- Location: LCCOMB_X36_Y21_N10
\SRAM_unit|SRAM_write_data_buf[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_unit|SRAM_write_data_buf[1]~1_combout\ = (\state.S_TOP_M1~regout\ & \M1_unit|SRAM_write_data\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \state.S_TOP_M1~regout\,
	datad => \M1_unit|SRAM_write_data\(1),
	combout => \SRAM_unit|SRAM_write_data_buf[1]~1_combout\);

-- Location: LCCOMB_X32_Y16_N22
\M2_unit|RAM0_write_enable[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM0_write_enable[1]~1_combout\ = (\M2_unit|FS_unit|FS_write_enable~regout\ & ((\M2_unit|state.S_FS~regout\) # (\M2_unit|state.S_CS~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|FS_write_enable~regout\,
	datac => \M2_unit|state.S_FS~regout\,
	datad => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|RAM0_write_enable[1]~1_combout\);

-- Location: LCCOMB_X35_Y14_N18
\M2_unit|MM_unit_CS|P_write_data[12]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ = (\M2_unit|MM_unit_CS|w_counter\(2)) # ((\M2_unit|MM_unit_CS|w_counter\(0) & \M2_unit|MM_unit_CS|w_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|w_counter\(2),
	datac => \M2_unit|MM_unit_CS|w_counter\(0),
	datad => \M2_unit|MM_unit_CS|w_counter\(1),
	combout => \M2_unit|MM_unit_CS|P_write_data[12]~0_combout\);

-- Location: LCCOMB_X34_Y15_N16
\M2_unit|MM_unit_CS|god_counter[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|god_counter[0]~7_combout\ = \M2_unit|MM_unit_CS|god_counter\(0) $ (VCC)
-- \M2_unit|MM_unit_CS|god_counter[0]~8\ = CARRY(\M2_unit|MM_unit_CS|god_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|god_counter\(0),
	datad => VCC,
	combout => \M2_unit|MM_unit_CS|god_counter[0]~7_combout\,
	cout => \M2_unit|MM_unit_CS|god_counter[0]~8\);

-- Location: LCCOMB_X34_Y15_N18
\M2_unit|MM_unit_CS|god_counter[1]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|god_counter[1]~9_combout\ = (\M2_unit|MM_unit_CS|god_counter\(1) & (!\M2_unit|MM_unit_CS|god_counter[0]~8\)) # (!\M2_unit|MM_unit_CS|god_counter\(1) & ((\M2_unit|MM_unit_CS|god_counter[0]~8\) # (GND)))
-- \M2_unit|MM_unit_CS|god_counter[1]~10\ = CARRY((!\M2_unit|MM_unit_CS|god_counter[0]~8\) # (!\M2_unit|MM_unit_CS|god_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|god_counter\(1),
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|god_counter[0]~8\,
	combout => \M2_unit|MM_unit_CS|god_counter[1]~9_combout\,
	cout => \M2_unit|MM_unit_CS|god_counter[1]~10\);

-- Location: LCFF_X34_Y15_N19
\M2_unit|MM_unit_CS|god_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|god_counter[1]~9_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|FS_unit|ALT_INV_state.S_FS_START~regout\,
	ena => \M2_unit|MM_unit_CS|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|god_counter\(1));

-- Location: LCCOMB_X34_Y15_N20
\M2_unit|MM_unit_CS|god_counter[2]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|god_counter[2]~11_combout\ = (\M2_unit|MM_unit_CS|god_counter\(2) & (\M2_unit|MM_unit_CS|god_counter[1]~10\ $ (GND))) # (!\M2_unit|MM_unit_CS|god_counter\(2) & (!\M2_unit|MM_unit_CS|god_counter[1]~10\ & VCC))
-- \M2_unit|MM_unit_CS|god_counter[2]~12\ = CARRY((\M2_unit|MM_unit_CS|god_counter\(2) & !\M2_unit|MM_unit_CS|god_counter[1]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|god_counter\(2),
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|god_counter[1]~10\,
	combout => \M2_unit|MM_unit_CS|god_counter[2]~11_combout\,
	cout => \M2_unit|MM_unit_CS|god_counter[2]~12\);

-- Location: LCCOMB_X34_Y15_N22
\M2_unit|MM_unit_CS|god_counter[3]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|god_counter[3]~13_combout\ = (\M2_unit|MM_unit_CS|god_counter\(3) & (!\M2_unit|MM_unit_CS|god_counter[2]~12\)) # (!\M2_unit|MM_unit_CS|god_counter\(3) & ((\M2_unit|MM_unit_CS|god_counter[2]~12\) # (GND)))
-- \M2_unit|MM_unit_CS|god_counter[3]~14\ = CARRY((!\M2_unit|MM_unit_CS|god_counter[2]~12\) # (!\M2_unit|MM_unit_CS|god_counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|god_counter\(3),
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|god_counter[2]~12\,
	combout => \M2_unit|MM_unit_CS|god_counter[3]~13_combout\,
	cout => \M2_unit|MM_unit_CS|god_counter[3]~14\);

-- Location: LCFF_X34_Y15_N23
\M2_unit|MM_unit_CS|god_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|god_counter[3]~13_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|FS_unit|ALT_INV_state.S_FS_START~regout\,
	ena => \M2_unit|MM_unit_CS|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|god_counter\(3));

-- Location: LCCOMB_X34_Y15_N24
\M2_unit|MM_unit_CS|god_counter[4]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|god_counter[4]~15_combout\ = (\M2_unit|MM_unit_CS|god_counter\(4) & (\M2_unit|MM_unit_CS|god_counter[3]~14\ $ (GND))) # (!\M2_unit|MM_unit_CS|god_counter\(4) & (!\M2_unit|MM_unit_CS|god_counter[3]~14\ & VCC))
-- \M2_unit|MM_unit_CS|god_counter[4]~16\ = CARRY((\M2_unit|MM_unit_CS|god_counter\(4) & !\M2_unit|MM_unit_CS|god_counter[3]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|god_counter\(4),
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|god_counter[3]~14\,
	combout => \M2_unit|MM_unit_CS|god_counter[4]~15_combout\,
	cout => \M2_unit|MM_unit_CS|god_counter[4]~16\);

-- Location: LCCOMB_X34_Y15_N26
\M2_unit|MM_unit_CS|god_counter[5]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|god_counter[5]~17_combout\ = (\M2_unit|MM_unit_CS|god_counter\(5) & (!\M2_unit|MM_unit_CS|god_counter[4]~16\)) # (!\M2_unit|MM_unit_CS|god_counter\(5) & ((\M2_unit|MM_unit_CS|god_counter[4]~16\) # (GND)))
-- \M2_unit|MM_unit_CS|god_counter[5]~18\ = CARRY((!\M2_unit|MM_unit_CS|god_counter[4]~16\) # (!\M2_unit|MM_unit_CS|god_counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|god_counter\(5),
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|god_counter[4]~16\,
	combout => \M2_unit|MM_unit_CS|god_counter[5]~17_combout\,
	cout => \M2_unit|MM_unit_CS|god_counter[5]~18\);

-- Location: LCFF_X34_Y15_N27
\M2_unit|MM_unit_CS|god_counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|god_counter[5]~17_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|FS_unit|ALT_INV_state.S_FS_START~regout\,
	ena => \M2_unit|MM_unit_CS|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|god_counter\(5));

-- Location: LCFF_X34_Y15_N25
\M2_unit|MM_unit_CS|god_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|god_counter[4]~15_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|FS_unit|ALT_INV_state.S_FS_START~regout\,
	ena => \M2_unit|MM_unit_CS|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|god_counter\(4));

-- Location: LCCOMB_X34_Y15_N28
\M2_unit|MM_unit_CS|god_counter[6]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|god_counter[6]~19_combout\ = \M2_unit|MM_unit_CS|god_counter[5]~18\ $ (!\M2_unit|MM_unit_CS|god_counter\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \M2_unit|MM_unit_CS|god_counter\(6),
	cin => \M2_unit|MM_unit_CS|god_counter[5]~18\,
	combout => \M2_unit|MM_unit_CS|god_counter[6]~19_combout\);

-- Location: LCFF_X34_Y15_N29
\M2_unit|MM_unit_CS|god_counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|god_counter[6]~19_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|FS_unit|ALT_INV_state.S_FS_START~regout\,
	ena => \M2_unit|MM_unit_CS|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|god_counter\(6));

-- Location: LCCOMB_X34_Y15_N10
\M2_unit|MM_unit_CS|Equal9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Equal9~1_combout\ = (\M2_unit|MM_unit_CS|Equal9~0_combout\ & (\M2_unit|MM_unit_CS|god_counter\(5) & (\M2_unit|MM_unit_CS|god_counter\(4) & \M2_unit|MM_unit_CS|god_counter\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Equal9~0_combout\,
	datab => \M2_unit|MM_unit_CS|god_counter\(5),
	datac => \M2_unit|MM_unit_CS|god_counter\(4),
	datad => \M2_unit|MM_unit_CS|god_counter\(6),
	combout => \M2_unit|MM_unit_CS|Equal9~1_combout\);

-- Location: LCCOMB_X33_Y14_N14
\M2_unit|MM_unit_CS|Selector19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Selector19~0_combout\ = (\M2_unit|MM_unit_CS|state.S_MM_LI_1~regout\) # ((\M2_unit|MM_unit_CS|state.S_MM_CC~regout\ & !\M2_unit|MM_unit_CS|Equal9~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|state.S_MM_LI_1~regout\,
	datac => \M2_unit|MM_unit_CS|state.S_MM_CC~regout\,
	datad => \M2_unit|MM_unit_CS|Equal9~1_combout\,
	combout => \M2_unit|MM_unit_CS|Selector19~0_combout\);

-- Location: LCFF_X33_Y14_N15
\M2_unit|MM_unit_CS|state.S_MM_CC\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Selector19~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|state.S_MM_CC~regout\);

-- Location: LCCOMB_X33_Y14_N16
\M2_unit|MM_unit_CS|Selector15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Selector15~0_combout\ = (\M2_unit|MM_unit_CS|state.S_MM_IDLE~regout\ & (((!\M2_unit|MM_CS_start~regout\)))) # (!\M2_unit|MM_unit_CS|state.S_MM_IDLE~regout\ & ((\M2_unit|MM_unit_CS|state.S_MM_LO_2~regout\) # 
-- ((\M2_unit|MM_unit_CS|state.S_MM_CC~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|state.S_MM_LO_2~regout\,
	datab => \M2_unit|MM_unit_CS|state.S_MM_CC~regout\,
	datac => \M2_unit|MM_CS_start~regout\,
	datad => \M2_unit|MM_unit_CS|state.S_MM_IDLE~regout\,
	combout => \M2_unit|MM_unit_CS|Selector15~0_combout\);

-- Location: LCCOMB_X33_Y14_N26
\M2_unit|MM_unit_CS|Selector20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Selector20~2_combout\ = (\M2_unit|MM_unit_CS|state.S_MM_LO_0~regout\ & ((\M2_unit|MM_unit_CS|Selector15~0_combout\) # ((\M2_unit|MM_unit_CS|state.S_MM_CC~regout\ & \M2_unit|MM_unit_CS|Equal9~1_combout\)))) # 
-- (!\M2_unit|MM_unit_CS|state.S_MM_LO_0~regout\ & (\M2_unit|MM_unit_CS|state.S_MM_CC~regout\ & ((\M2_unit|MM_unit_CS|Equal9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|state.S_MM_LO_0~regout\,
	datab => \M2_unit|MM_unit_CS|state.S_MM_CC~regout\,
	datac => \M2_unit|MM_unit_CS|Selector15~0_combout\,
	datad => \M2_unit|MM_unit_CS|Equal9~1_combout\,
	combout => \M2_unit|MM_unit_CS|Selector20~2_combout\);

-- Location: LCCOMB_X33_Y14_N20
\M2_unit|MM_unit_CS|Selector20~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Selector20~3_combout\ = (\M2_unit|MM_unit_CS|Selector20~2_combout\ & ((!\M2_unit|MM_unit_CS|Equal10~1_combout\) # (!\M2_unit|MM_unit_CS|state.S_MM_LO_2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|state.S_MM_LO_2~regout\,
	datab => \M2_unit|MM_unit_CS|Selector20~2_combout\,
	datad => \M2_unit|MM_unit_CS|Equal10~1_combout\,
	combout => \M2_unit|MM_unit_CS|Selector20~3_combout\);

-- Location: LCFF_X33_Y14_N21
\M2_unit|MM_unit_CS|state.S_MM_LO_0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Selector20~3_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|state.S_MM_LO_0~regout\);

-- Location: LCFF_X33_Y14_N31
\M2_unit|MM_unit_CS|state.S_MM_LO_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M2_unit|MM_unit_CS|state.S_MM_LO_0~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|state.S_MM_LO_1~regout\);

-- Location: LCCOMB_X33_Y14_N10
\M2_unit|MM_unit_CS|Selector22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Selector22~0_combout\ = (\M2_unit|MM_unit_CS|state.S_MM_LO_1~regout\) # ((\M2_unit|MM_unit_CS|state.S_MM_LO_2~regout\ & !\M2_unit|MM_unit_CS|Equal10~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|state.S_MM_LO_1~regout\,
	datac => \M2_unit|MM_unit_CS|state.S_MM_LO_2~regout\,
	datad => \M2_unit|MM_unit_CS|Equal10~1_combout\,
	combout => \M2_unit|MM_unit_CS|Selector22~0_combout\);

-- Location: LCFF_X33_Y14_N11
\M2_unit|MM_unit_CS|state.S_MM_LO_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Selector22~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|state.S_MM_LO_2~regout\);

-- Location: LCCOMB_X33_Y14_N30
\M2_unit|MM_unit_CS|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|WideOr0~0_combout\ = (!\M2_unit|MM_unit_CS|state.S_MM_LO_0~regout\ & (!\M2_unit|MM_unit_CS|state.S_MM_IDLE~regout\ & (!\M2_unit|MM_unit_CS|state.S_MM_LO_1~regout\ & !\M2_unit|MM_unit_CS|state.S_MM_LO_2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|state.S_MM_LO_0~regout\,
	datab => \M2_unit|MM_unit_CS|state.S_MM_IDLE~regout\,
	datac => \M2_unit|MM_unit_CS|state.S_MM_LO_1~regout\,
	datad => \M2_unit|MM_unit_CS|state.S_MM_LO_2~regout\,
	combout => \M2_unit|MM_unit_CS|WideOr0~0_combout\);

-- Location: LCFF_X34_Y15_N17
\M2_unit|MM_unit_CS|god_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|god_counter[0]~7_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|FS_unit|ALT_INV_state.S_FS_START~regout\,
	ena => \M2_unit|MM_unit_CS|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|god_counter\(0));

-- Location: LCCOMB_X34_Y15_N0
\M2_unit|MM_unit_CS|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Equal0~0_combout\ = (!\M2_unit|MM_unit_CS|god_counter\(2) & (\M2_unit|MM_unit_CS|god_counter\(0) & !\M2_unit|MM_unit_CS|god_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|god_counter\(2),
	datac => \M2_unit|MM_unit_CS|god_counter\(0),
	datad => \M2_unit|MM_unit_CS|god_counter\(1),
	combout => \M2_unit|MM_unit_CS|Equal0~0_combout\);

-- Location: LCCOMB_X33_Y17_N20
\M2_unit|MM_unit_CT|product_counter[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product_counter[0]~6_combout\ = \M2_unit|MM_unit_CT|product_counter\(0) $ (VCC)
-- \M2_unit|MM_unit_CT|product_counter[0]~7\ = CARRY(\M2_unit|MM_unit_CT|product_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product_counter\(0),
	datad => VCC,
	combout => \M2_unit|MM_unit_CT|product_counter[0]~6_combout\,
	cout => \M2_unit|MM_unit_CT|product_counter[0]~7\);

-- Location: LCCOMB_X33_Y17_N22
\M2_unit|MM_unit_CT|product_counter[1]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product_counter[1]~8_combout\ = (\M2_unit|MM_unit_CT|product_counter\(1) & (!\M2_unit|MM_unit_CT|product_counter[0]~7\)) # (!\M2_unit|MM_unit_CT|product_counter\(1) & ((\M2_unit|MM_unit_CT|product_counter[0]~7\) # (GND)))
-- \M2_unit|MM_unit_CT|product_counter[1]~9\ = CARRY((!\M2_unit|MM_unit_CT|product_counter[0]~7\) # (!\M2_unit|MM_unit_CT|product_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product_counter\(1),
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|product_counter[0]~7\,
	combout => \M2_unit|MM_unit_CT|product_counter[1]~8_combout\,
	cout => \M2_unit|MM_unit_CT|product_counter[1]~9\);

-- Location: LCCOMB_X33_Y17_N24
\M2_unit|MM_unit_CT|product_counter[2]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product_counter[2]~10_combout\ = (\M2_unit|MM_unit_CT|product_counter\(2) & (\M2_unit|MM_unit_CT|product_counter[1]~9\ $ (GND))) # (!\M2_unit|MM_unit_CT|product_counter\(2) & (!\M2_unit|MM_unit_CT|product_counter[1]~9\ & VCC))
-- \M2_unit|MM_unit_CT|product_counter[2]~11\ = CARRY((\M2_unit|MM_unit_CT|product_counter\(2) & !\M2_unit|MM_unit_CT|product_counter[1]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product_counter\(2),
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|product_counter[1]~9\,
	combout => \M2_unit|MM_unit_CT|product_counter[2]~10_combout\,
	cout => \M2_unit|MM_unit_CT|product_counter[2]~11\);

-- Location: LCCOMB_X33_Y17_N26
\M2_unit|MM_unit_CT|product_counter[3]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product_counter[3]~12_combout\ = (\M2_unit|MM_unit_CT|product_counter\(3) & (!\M2_unit|MM_unit_CT|product_counter[2]~11\)) # (!\M2_unit|MM_unit_CT|product_counter\(3) & ((\M2_unit|MM_unit_CT|product_counter[2]~11\) # (GND)))
-- \M2_unit|MM_unit_CT|product_counter[3]~13\ = CARRY((!\M2_unit|MM_unit_CT|product_counter[2]~11\) # (!\M2_unit|MM_unit_CT|product_counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product_counter\(3),
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|product_counter[2]~11\,
	combout => \M2_unit|MM_unit_CT|product_counter[3]~12_combout\,
	cout => \M2_unit|MM_unit_CT|product_counter[3]~13\);

-- Location: LCCOMB_X36_Y16_N16
\M2_unit|MM_unit_CT|god_counter[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|god_counter[0]~7_combout\ = \M2_unit|MM_unit_CT|god_counter\(0) $ (VCC)
-- \M2_unit|MM_unit_CT|god_counter[0]~8\ = CARRY(\M2_unit|MM_unit_CT|god_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|god_counter\(0),
	datad => VCC,
	combout => \M2_unit|MM_unit_CT|god_counter[0]~7_combout\,
	cout => \M2_unit|MM_unit_CT|god_counter[0]~8\);

-- Location: LCCOMB_X36_Y16_N18
\M2_unit|MM_unit_CT|god_counter[1]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|god_counter[1]~9_combout\ = (\M2_unit|MM_unit_CT|god_counter\(1) & (!\M2_unit|MM_unit_CT|god_counter[0]~8\)) # (!\M2_unit|MM_unit_CT|god_counter\(1) & ((\M2_unit|MM_unit_CT|god_counter[0]~8\) # (GND)))
-- \M2_unit|MM_unit_CT|god_counter[1]~10\ = CARRY((!\M2_unit|MM_unit_CT|god_counter[0]~8\) # (!\M2_unit|MM_unit_CT|god_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|god_counter\(1),
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|god_counter[0]~8\,
	combout => \M2_unit|MM_unit_CT|god_counter[1]~9_combout\,
	cout => \M2_unit|MM_unit_CT|god_counter[1]~10\);

-- Location: LCCOMB_X32_Y18_N30
\M2_unit|MM_unit_CT|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|WideOr0~0_combout\ = (!\M2_unit|MM_unit_CT|state.S_MM_LO_0~regout\ & (!\M2_unit|MM_unit_CT|state.S_MM_LO_2~regout\ & (!\M2_unit|MM_unit_CT|state.S_MM_LO_1~regout\ & !\M2_unit|MM_unit_CT|state.S_MM_IDLE~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|state.S_MM_LO_0~regout\,
	datab => \M2_unit|MM_unit_CT|state.S_MM_LO_2~regout\,
	datac => \M2_unit|MM_unit_CT|state.S_MM_LO_1~regout\,
	datad => \M2_unit|MM_unit_CT|state.S_MM_IDLE~regout\,
	combout => \M2_unit|MM_unit_CT|WideOr0~0_combout\);

-- Location: LCFF_X36_Y16_N19
\M2_unit|MM_unit_CT|god_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|god_counter[1]~9_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|FS_unit|ALT_INV_state.S_FS_START~regout\,
	ena => \M2_unit|MM_unit_CT|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|god_counter\(1));

-- Location: LCCOMB_X36_Y16_N20
\M2_unit|MM_unit_CT|god_counter[2]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|god_counter[2]~11_combout\ = (\M2_unit|MM_unit_CT|god_counter\(2) & (\M2_unit|MM_unit_CT|god_counter[1]~10\ $ (GND))) # (!\M2_unit|MM_unit_CT|god_counter\(2) & (!\M2_unit|MM_unit_CT|god_counter[1]~10\ & VCC))
-- \M2_unit|MM_unit_CT|god_counter[2]~12\ = CARRY((\M2_unit|MM_unit_CT|god_counter\(2) & !\M2_unit|MM_unit_CT|god_counter[1]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|god_counter\(2),
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|god_counter[1]~10\,
	combout => \M2_unit|MM_unit_CT|god_counter[2]~11_combout\,
	cout => \M2_unit|MM_unit_CT|god_counter[2]~12\);

-- Location: LCCOMB_X36_Y16_N22
\M2_unit|MM_unit_CT|god_counter[3]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|god_counter[3]~13_combout\ = (\M2_unit|MM_unit_CT|god_counter\(3) & (!\M2_unit|MM_unit_CT|god_counter[2]~12\)) # (!\M2_unit|MM_unit_CT|god_counter\(3) & ((\M2_unit|MM_unit_CT|god_counter[2]~12\) # (GND)))
-- \M2_unit|MM_unit_CT|god_counter[3]~14\ = CARRY((!\M2_unit|MM_unit_CT|god_counter[2]~12\) # (!\M2_unit|MM_unit_CT|god_counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|god_counter\(3),
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|god_counter[2]~12\,
	combout => \M2_unit|MM_unit_CT|god_counter[3]~13_combout\,
	cout => \M2_unit|MM_unit_CT|god_counter[3]~14\);

-- Location: LCFF_X36_Y16_N23
\M2_unit|MM_unit_CT|god_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|god_counter[3]~13_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|FS_unit|ALT_INV_state.S_FS_START~regout\,
	ena => \M2_unit|MM_unit_CT|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|god_counter\(3));

-- Location: LCFF_X36_Y16_N21
\M2_unit|MM_unit_CT|god_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|god_counter[2]~11_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|FS_unit|ALT_INV_state.S_FS_START~regout\,
	ena => \M2_unit|MM_unit_CT|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|god_counter\(2));

-- Location: LCCOMB_X36_Y16_N0
\M2_unit|MM_unit_CT|Equal9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Equal9~0_combout\ = (\M2_unit|MM_unit_CT|god_counter\(0) & (\M2_unit|MM_unit_CT|god_counter\(3) & (\M2_unit|MM_unit_CT|god_counter\(2) & \M2_unit|MM_unit_CT|god_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|god_counter\(0),
	datab => \M2_unit|MM_unit_CT|god_counter\(3),
	datac => \M2_unit|MM_unit_CT|god_counter\(2),
	datad => \M2_unit|MM_unit_CT|god_counter\(1),
	combout => \M2_unit|MM_unit_CT|Equal9~0_combout\);

-- Location: LCCOMB_X36_Y16_N24
\M2_unit|MM_unit_CT|god_counter[4]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|god_counter[4]~15_combout\ = (\M2_unit|MM_unit_CT|god_counter\(4) & (\M2_unit|MM_unit_CT|god_counter[3]~14\ $ (GND))) # (!\M2_unit|MM_unit_CT|god_counter\(4) & (!\M2_unit|MM_unit_CT|god_counter[3]~14\ & VCC))
-- \M2_unit|MM_unit_CT|god_counter[4]~16\ = CARRY((\M2_unit|MM_unit_CT|god_counter\(4) & !\M2_unit|MM_unit_CT|god_counter[3]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|god_counter\(4),
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|god_counter[3]~14\,
	combout => \M2_unit|MM_unit_CT|god_counter[4]~15_combout\,
	cout => \M2_unit|MM_unit_CT|god_counter[4]~16\);

-- Location: LCFF_X36_Y16_N25
\M2_unit|MM_unit_CT|god_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|god_counter[4]~15_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|FS_unit|ALT_INV_state.S_FS_START~regout\,
	ena => \M2_unit|MM_unit_CT|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|god_counter\(4));

-- Location: LCCOMB_X36_Y16_N26
\M2_unit|MM_unit_CT|god_counter[5]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|god_counter[5]~17_combout\ = (\M2_unit|MM_unit_CT|god_counter\(5) & (!\M2_unit|MM_unit_CT|god_counter[4]~16\)) # (!\M2_unit|MM_unit_CT|god_counter\(5) & ((\M2_unit|MM_unit_CT|god_counter[4]~16\) # (GND)))
-- \M2_unit|MM_unit_CT|god_counter[5]~18\ = CARRY((!\M2_unit|MM_unit_CT|god_counter[4]~16\) # (!\M2_unit|MM_unit_CT|god_counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|god_counter\(5),
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|god_counter[4]~16\,
	combout => \M2_unit|MM_unit_CT|god_counter[5]~17_combout\,
	cout => \M2_unit|MM_unit_CT|god_counter[5]~18\);

-- Location: LCFF_X36_Y16_N27
\M2_unit|MM_unit_CT|god_counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|god_counter[5]~17_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|FS_unit|ALT_INV_state.S_FS_START~regout\,
	ena => \M2_unit|MM_unit_CT|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|god_counter\(5));

-- Location: LCCOMB_X36_Y16_N10
\M2_unit|MM_unit_CT|Equal9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Equal9~1_combout\ = (\M2_unit|MM_unit_CT|god_counter\(6) & (\M2_unit|MM_unit_CT|Equal9~0_combout\ & (\M2_unit|MM_unit_CT|god_counter\(4) & \M2_unit|MM_unit_CT|god_counter\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|god_counter\(6),
	datab => \M2_unit|MM_unit_CT|Equal9~0_combout\,
	datac => \M2_unit|MM_unit_CT|god_counter\(4),
	datad => \M2_unit|MM_unit_CT|god_counter\(5),
	combout => \M2_unit|MM_unit_CT|Equal9~1_combout\);

-- Location: LCCOMB_X32_Y18_N2
\M2_unit|MM_unit_CT|Selector20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Selector20~2_combout\ = (\M2_unit|MM_unit_CT|state.S_MM_LO_0~regout\ & ((\M2_unit|MM_unit_CT|Selector15~0_combout\) # ((\M2_unit|MM_unit_CT|state.S_MM_CC~regout\ & \M2_unit|MM_unit_CT|Equal9~1_combout\)))) # 
-- (!\M2_unit|MM_unit_CT|state.S_MM_LO_0~regout\ & (\M2_unit|MM_unit_CT|state.S_MM_CC~regout\ & ((\M2_unit|MM_unit_CT|Equal9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|state.S_MM_LO_0~regout\,
	datab => \M2_unit|MM_unit_CT|state.S_MM_CC~regout\,
	datac => \M2_unit|MM_unit_CT|Selector15~0_combout\,
	datad => \M2_unit|MM_unit_CT|Equal9~1_combout\,
	combout => \M2_unit|MM_unit_CT|Selector20~2_combout\);

-- Location: LCCOMB_X32_Y18_N12
\M2_unit|MM_unit_CT|Selector20~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Selector20~3_combout\ = (\M2_unit|MM_unit_CT|Selector20~2_combout\ & ((!\M2_unit|MM_unit_CT|Equal10~1_combout\) # (!\M2_unit|MM_unit_CT|state.S_MM_LO_2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Selector20~2_combout\,
	datac => \M2_unit|MM_unit_CT|state.S_MM_LO_2~regout\,
	datad => \M2_unit|MM_unit_CT|Equal10~1_combout\,
	combout => \M2_unit|MM_unit_CT|Selector20~3_combout\);

-- Location: LCFF_X32_Y18_N13
\M2_unit|MM_unit_CT|state.S_MM_LO_0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Selector20~3_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|state.S_MM_LO_0~regout\);

-- Location: LCFF_X32_Y18_N31
\M2_unit|MM_unit_CT|state.S_MM_LO_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M2_unit|MM_unit_CT|state.S_MM_LO_0~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|state.S_MM_LO_1~regout\);

-- Location: LCCOMB_X32_Y18_N26
\M2_unit|MM_unit_CT|Selector22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Selector22~0_combout\ = (\M2_unit|MM_unit_CT|state.S_MM_LO_1~regout\) # ((\M2_unit|MM_unit_CT|state.S_MM_LO_2~regout\ & !\M2_unit|MM_unit_CT|Equal10~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|state.S_MM_LO_1~regout\,
	datac => \M2_unit|MM_unit_CT|state.S_MM_LO_2~regout\,
	datad => \M2_unit|MM_unit_CT|Equal10~1_combout\,
	combout => \M2_unit|MM_unit_CT|Selector22~0_combout\);

-- Location: LCFF_X32_Y18_N27
\M2_unit|MM_unit_CT|state.S_MM_LO_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Selector22~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|state.S_MM_LO_2~regout\);

-- Location: LCCOMB_X32_Y18_N8
\M2_unit|MM_unit_CT|Selector15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Selector15~0_combout\ = (\M2_unit|MM_unit_CT|state.S_MM_IDLE~regout\ & (!\M2_unit|MM_CT_start~regout\)) # (!\M2_unit|MM_unit_CT|state.S_MM_IDLE~regout\ & (((\M2_unit|MM_unit_CT|state.S_MM_LO_2~regout\) # 
-- (\M2_unit|MM_unit_CT|state.S_MM_CC~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|state.S_MM_IDLE~regout\,
	datab => \M2_unit|MM_CT_start~regout\,
	datac => \M2_unit|MM_unit_CT|state.S_MM_LO_2~regout\,
	datad => \M2_unit|MM_unit_CT|state.S_MM_CC~regout\,
	combout => \M2_unit|MM_unit_CT|Selector15~0_combout\);

-- Location: LCCOMB_X32_Y18_N24
\M2_unit|MM_unit_CT|Selector17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Selector17~0_combout\ = (\M2_unit|MM_unit_CT|state.S_MM_LI_0~regout\ & (\M2_unit|MM_unit_CT|Selector15~0_combout\ & ((!\M2_unit|MM_unit_CT|Equal9~1_combout\) # (!\M2_unit|MM_unit_CT|state.S_MM_CC~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|state.S_MM_LI_0~regout\,
	datab => \M2_unit|MM_unit_CT|state.S_MM_CC~regout\,
	datac => \M2_unit|MM_unit_CT|Selector15~0_combout\,
	datad => \M2_unit|MM_unit_CT|Equal9~1_combout\,
	combout => \M2_unit|MM_unit_CT|Selector17~0_combout\);

-- Location: LCCOMB_X32_Y18_N6
\M2_unit|MM_unit_CT|Selector17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Selector17~1_combout\ = (!\M2_unit|MM_unit_CT|Selector16~0_combout\ & ((\M2_unit|MM_unit_CT|Selector17~0_combout\) # ((\M2_unit|MM_unit_CT|state.S_MM_IDLE~regout\ & \M2_unit|MM_CT_start~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Selector16~0_combout\,
	datab => \M2_unit|MM_unit_CT|state.S_MM_IDLE~regout\,
	datac => \M2_unit|MM_unit_CT|Selector17~0_combout\,
	datad => \M2_unit|MM_CT_start~regout\,
	combout => \M2_unit|MM_unit_CT|Selector17~1_combout\);

-- Location: LCFF_X32_Y18_N7
\M2_unit|MM_unit_CT|state.S_MM_LI_0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Selector17~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|state.S_MM_LI_0~regout\);

-- Location: LCCOMB_X32_Y18_N20
\M2_unit|MM_unit_CT|state.S_MM_LI_1~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|state.S_MM_LI_1~feeder_combout\ = \M2_unit|MM_unit_CT|state.S_MM_LI_0~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \M2_unit|MM_unit_CT|state.S_MM_LI_0~regout\,
	combout => \M2_unit|MM_unit_CT|state.S_MM_LI_1~feeder_combout\);

-- Location: LCFF_X32_Y18_N21
\M2_unit|MM_unit_CT|state.S_MM_LI_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|state.S_MM_LI_1~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|state.S_MM_LI_1~regout\);

-- Location: LCCOMB_X32_Y18_N22
\M2_unit|MM_unit_CT|Selector19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Selector19~0_combout\ = (\M2_unit|MM_unit_CT|state.S_MM_LI_1~regout\) # ((\M2_unit|MM_unit_CT|state.S_MM_CC~regout\ & !\M2_unit|MM_unit_CT|Equal9~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|state.S_MM_LI_1~regout\,
	datac => \M2_unit|MM_unit_CT|state.S_MM_CC~regout\,
	datad => \M2_unit|MM_unit_CT|Equal9~1_combout\,
	combout => \M2_unit|MM_unit_CT|Selector19~0_combout\);

-- Location: LCFF_X32_Y18_N23
\M2_unit|MM_unit_CT|state.S_MM_CC\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Selector19~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|state.S_MM_CC~regout\);

-- Location: LCCOMB_X32_Y18_N18
\M2_unit|MM_unit_CT|Selector14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Selector14~0_combout\ = (!\M2_unit|MM_unit_CT|state.S_MM_CC~regout\ & ((\M2_unit|MM_unit_CT|state.S_MM_IDLE~regout\) # (!\M2_unit|FS_unit|state.S_FS_START~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|state.S_MM_IDLE~regout\,
	datac => \M2_unit|FS_unit|state.S_FS_START~regout\,
	datad => \M2_unit|MM_unit_CT|state.S_MM_CC~regout\,
	combout => \M2_unit|MM_unit_CT|Selector14~0_combout\);

-- Location: LCCOMB_X35_Y18_N0
\M2_unit|MM_unit_CT|Selector14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Selector14~2_combout\ = (!\M2_unit|MM_unit_CT|Selector14~0_combout\ & ((\M2_unit|MM_unit_CT|first_run~regout\) # (!\M2_unit|MM_unit_CT|Selector14~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Selector14~1_combout\,
	datac => \M2_unit|MM_unit_CT|first_run~regout\,
	datad => \M2_unit|MM_unit_CT|Selector14~0_combout\,
	combout => \M2_unit|MM_unit_CT|Selector14~2_combout\);

-- Location: LCFF_X35_Y18_N1
\M2_unit|MM_unit_CT|first_run\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Selector14~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|first_run~regout\);

-- Location: LCCOMB_X33_Y18_N6
\M2_unit|MM_unit_CT|Selector13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Selector13~0_combout\ = (!\M2_unit|MM_unit_CT|state.S_MM_IDLE~regout\ & (\M2_unit|MM_unit_CT|Add6~0_combout\ & \M2_unit|FS_unit|state.S_FS_START~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|state.S_MM_IDLE~regout\,
	datac => \M2_unit|MM_unit_CT|Add6~0_combout\,
	datad => \M2_unit|FS_unit|state.S_FS_START~regout\,
	combout => \M2_unit|MM_unit_CT|Selector13~0_combout\);

-- Location: LCFF_X33_Y18_N7
\M2_unit|MM_unit_CT|w_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Selector13~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|w_counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|w_counter\(0));

-- Location: LCCOMB_X35_Y18_N16
\M2_unit|MM_unit_CT|P_write_data[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|P_write_data[0]~4_combout\ = (\M2_unit|MM_unit_CT|first_run~regout\ & (\M2_unit|MM_unit_CT|w_counter\(2) $ (((\M2_unit|MM_unit_CT|w_counter\(0)) # (\M2_unit|MM_unit_CT|w_counter\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|w_counter\(2),
	datab => \M2_unit|MM_unit_CT|first_run~regout\,
	datac => \M2_unit|MM_unit_CT|w_counter\(0),
	datad => \M2_unit|MM_unit_CT|w_counter\(1),
	combout => \M2_unit|MM_unit_CT|P_write_data[0]~4_combout\);

-- Location: LCFF_X33_Y17_N27
\M2_unit|MM_unit_CT|product_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product_counter[3]~12_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|P_write_data[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_counter\(3));

-- Location: LCFF_X33_Y17_N1
\M2_unit|MM_unit_CT|P_write_address[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M2_unit|MM_unit_CT|product_counter\(3),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M2_unit|MM_unit_CT|P_write_data[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|P_write_address\(0));

-- Location: LCCOMB_X33_Y17_N0
\M2_unit|Selector48~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector48~0_combout\ = (\M2_unit|state.S_CS~regout\ & ((\M2_unit|MM_unit_CS|god_counter\(0)) # ((\M2_unit|MM_unit_CT|P_write_address\(0) & \M2_unit|state.S_CT~regout\)))) # (!\M2_unit|state.S_CS~regout\ & 
-- (((\M2_unit|MM_unit_CT|P_write_address\(0) & \M2_unit|state.S_CT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CS~regout\,
	datab => \M2_unit|MM_unit_CS|god_counter\(0),
	datac => \M2_unit|MM_unit_CT|P_write_address\(0),
	datad => \M2_unit|state.S_CT~regout\,
	combout => \M2_unit|Selector48~0_combout\);

-- Location: LCCOMB_X33_Y17_N28
\M2_unit|MM_unit_CT|product_counter[4]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product_counter[4]~14_combout\ = (\M2_unit|MM_unit_CT|product_counter\(4) & (\M2_unit|MM_unit_CT|product_counter[3]~13\ $ (GND))) # (!\M2_unit|MM_unit_CT|product_counter\(4) & (!\M2_unit|MM_unit_CT|product_counter[3]~13\ & VCC))
-- \M2_unit|MM_unit_CT|product_counter[4]~15\ = CARRY((\M2_unit|MM_unit_CT|product_counter\(4) & !\M2_unit|MM_unit_CT|product_counter[3]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product_counter\(4),
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|product_counter[3]~13\,
	combout => \M2_unit|MM_unit_CT|product_counter[4]~14_combout\,
	cout => \M2_unit|MM_unit_CT|product_counter[4]~15\);

-- Location: LCFF_X33_Y17_N29
\M2_unit|MM_unit_CT|product_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product_counter[4]~14_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|P_write_data[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_counter\(4));

-- Location: LCFF_X33_Y17_N17
\M2_unit|MM_unit_CT|P_write_address[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M2_unit|MM_unit_CT|product_counter\(4),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M2_unit|MM_unit_CT|P_write_data[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|P_write_address\(1));

-- Location: LCCOMB_X33_Y17_N16
\M2_unit|Selector47~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector47~0_combout\ = (\M2_unit|state.S_CS~regout\ & ((\M2_unit|MM_unit_CS|god_counter\(1)) # ((\M2_unit|MM_unit_CT|P_write_address\(1) & \M2_unit|state.S_CT~regout\)))) # (!\M2_unit|state.S_CS~regout\ & 
-- (((\M2_unit|MM_unit_CT|P_write_address\(1) & \M2_unit|state.S_CT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CS~regout\,
	datab => \M2_unit|MM_unit_CS|god_counter\(1),
	datac => \M2_unit|MM_unit_CT|P_write_address\(1),
	datad => \M2_unit|state.S_CT~regout\,
	combout => \M2_unit|Selector47~0_combout\);

-- Location: LCFF_X34_Y15_N21
\M2_unit|MM_unit_CS|god_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|god_counter[2]~11_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|FS_unit|ALT_INV_state.S_FS_START~regout\,
	ena => \M2_unit|MM_unit_CS|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|god_counter\(2));

-- Location: LCCOMB_X33_Y17_N30
\M2_unit|MM_unit_CT|product_counter[5]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product_counter[5]~16_combout\ = \M2_unit|MM_unit_CT|product_counter\(5) $ (\M2_unit|MM_unit_CT|product_counter[4]~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product_counter\(5),
	cin => \M2_unit|MM_unit_CT|product_counter[4]~15\,
	combout => \M2_unit|MM_unit_CT|product_counter[5]~16_combout\);

-- Location: LCFF_X33_Y17_N31
\M2_unit|MM_unit_CT|product_counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product_counter[5]~16_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|P_write_data[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_counter\(5));

-- Location: LCFF_X33_Y17_N7
\M2_unit|MM_unit_CT|P_write_address[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M2_unit|MM_unit_CT|product_counter\(5),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M2_unit|MM_unit_CT|P_write_data[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|P_write_address\(2));

-- Location: LCCOMB_X33_Y17_N6
\M2_unit|Selector46~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector46~0_combout\ = (\M2_unit|state.S_CS~regout\ & ((\M2_unit|MM_unit_CS|god_counter\(2)) # ((\M2_unit|MM_unit_CT|P_write_address\(2) & \M2_unit|state.S_CT~regout\)))) # (!\M2_unit|state.S_CS~regout\ & 
-- (((\M2_unit|MM_unit_CT|P_write_address\(2) & \M2_unit|state.S_CT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CS~regout\,
	datab => \M2_unit|MM_unit_CS|god_counter\(2),
	datac => \M2_unit|MM_unit_CT|P_write_address\(2),
	datad => \M2_unit|state.S_CT~regout\,
	combout => \M2_unit|Selector46~0_combout\);

-- Location: LCFF_X33_Y17_N21
\M2_unit|MM_unit_CT|product_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product_counter[0]~6_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|P_write_data[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_counter\(0));

-- Location: LCFF_X33_Y17_N9
\M2_unit|MM_unit_CT|P_write_address[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M2_unit|MM_unit_CT|product_counter\(0),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M2_unit|MM_unit_CT|P_write_data[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|P_write_address\(3));

-- Location: LCCOMB_X33_Y17_N8
\M2_unit|Selector45~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector45~0_combout\ = (\M2_unit|state.S_CS~regout\ & ((\M2_unit|MM_unit_CS|god_counter\(4)) # ((\M2_unit|MM_unit_CT|P_write_address\(3) & \M2_unit|state.S_CT~regout\)))) # (!\M2_unit|state.S_CS~regout\ & 
-- (((\M2_unit|MM_unit_CT|P_write_address\(3) & \M2_unit|state.S_CT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CS~regout\,
	datab => \M2_unit|MM_unit_CS|god_counter\(4),
	datac => \M2_unit|MM_unit_CT|P_write_address\(3),
	datad => \M2_unit|state.S_CT~regout\,
	combout => \M2_unit|Selector45~0_combout\);

-- Location: LCFF_X33_Y17_N23
\M2_unit|MM_unit_CT|product_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product_counter[1]~8_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|P_write_data[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_counter\(1));

-- Location: LCFF_X33_Y17_N15
\M2_unit|MM_unit_CT|P_write_address[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M2_unit|MM_unit_CT|product_counter\(1),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M2_unit|MM_unit_CT|P_write_data[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|P_write_address\(4));

-- Location: LCCOMB_X33_Y17_N14
\M2_unit|Selector44~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector44~0_combout\ = (\M2_unit|state.S_CS~regout\ & ((\M2_unit|MM_unit_CS|god_counter\(5)) # ((\M2_unit|MM_unit_CT|P_write_address\(4) & \M2_unit|state.S_CT~regout\)))) # (!\M2_unit|state.S_CS~regout\ & 
-- (((\M2_unit|MM_unit_CT|P_write_address\(4) & \M2_unit|state.S_CT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CS~regout\,
	datab => \M2_unit|MM_unit_CS|god_counter\(5),
	datac => \M2_unit|MM_unit_CT|P_write_address\(4),
	datad => \M2_unit|state.S_CT~regout\,
	combout => \M2_unit|Selector44~0_combout\);

-- Location: LCFF_X33_Y17_N25
\M2_unit|MM_unit_CT|product_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product_counter[2]~10_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|P_write_data[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_counter\(2));

-- Location: LCFF_X33_Y17_N19
\M2_unit|MM_unit_CT|P_write_address[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M2_unit|MM_unit_CT|product_counter\(2),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M2_unit|MM_unit_CT|P_write_data[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|P_write_address\(5));

-- Location: LCCOMB_X33_Y17_N18
\M2_unit|Selector43~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector43~0_combout\ = (\M2_unit|state.S_CS~regout\ & ((\M2_unit|MM_unit_CS|god_counter\(6)) # ((\M2_unit|MM_unit_CT|P_write_address\(5) & \M2_unit|state.S_CT~regout\)))) # (!\M2_unit|state.S_CS~regout\ & 
-- (((\M2_unit|MM_unit_CT|P_write_address\(5) & \M2_unit|state.S_CT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CS~regout\,
	datab => \M2_unit|MM_unit_CS|god_counter\(6),
	datac => \M2_unit|MM_unit_CT|P_write_address\(5),
	datad => \M2_unit|state.S_CT~regout\,
	combout => \M2_unit|Selector43~0_combout\);

-- Location: LCCOMB_X43_Y20_N24
\M2_unit|SRAM_address~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|SRAM_address~0_combout\ = (\M2_unit|state.S_WS~regout\) # (\M2_unit|state.S_CT~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_WS~regout\,
	datad => \M2_unit|state.S_CT~regout\,
	combout => \M2_unit|SRAM_address~0_combout\);

-- Location: LCCOMB_X31_Y18_N6
\M2_unit|MM_unit_CS|product_counter[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product_counter[0]~6_combout\ = \M2_unit|MM_unit_CS|product_counter\(0) $ (VCC)
-- \M2_unit|MM_unit_CS|product_counter[0]~7\ = CARRY(\M2_unit|MM_unit_CS|product_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|product_counter\(0),
	datad => VCC,
	combout => \M2_unit|MM_unit_CS|product_counter[0]~6_combout\,
	cout => \M2_unit|MM_unit_CS|product_counter[0]~7\);

-- Location: LCCOMB_X35_Y14_N0
\M2_unit|MM_unit_CS|Selector14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Selector14~1_combout\ = (((!\M2_unit|MM_unit_CS|w_counter\(1)) # (!\M2_unit|MM_unit_CS|w_counter\(2))) # (!\M2_unit|MM_unit_CS|w_counter\(0))) # (!\M2_unit|MM_unit_CS|state.S_MM_CC~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|state.S_MM_CC~regout\,
	datab => \M2_unit|MM_unit_CS|w_counter\(0),
	datac => \M2_unit|MM_unit_CS|w_counter\(2),
	datad => \M2_unit|MM_unit_CS|w_counter\(1),
	combout => \M2_unit|MM_unit_CS|Selector14~1_combout\);

-- Location: LCCOMB_X35_Y14_N6
\M2_unit|MM_unit_CS|Selector14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Selector14~2_combout\ = (!\M2_unit|MM_unit_CS|Selector14~0_combout\ & ((\M2_unit|MM_unit_CS|first_run~regout\) # (!\M2_unit|MM_unit_CS|Selector14~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Selector14~0_combout\,
	datac => \M2_unit|MM_unit_CS|first_run~regout\,
	datad => \M2_unit|MM_unit_CS|Selector14~1_combout\,
	combout => \M2_unit|MM_unit_CS|Selector14~2_combout\);

-- Location: LCFF_X35_Y14_N7
\M2_unit|MM_unit_CS|first_run\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Selector14~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|first_run~regout\);

-- Location: LCCOMB_X35_Y14_N22
\M2_unit|MM_unit_CS|P_write_data[23]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|P_write_data[23]~4_combout\ = (\M2_unit|MM_unit_CS|first_run~regout\ & (\M2_unit|MM_unit_CS|w_counter\(2) $ (((\M2_unit|MM_unit_CS|w_counter\(1)) # (\M2_unit|MM_unit_CS|w_counter\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|w_counter\(2),
	datab => \M2_unit|MM_unit_CS|w_counter\(1),
	datac => \M2_unit|MM_unit_CS|w_counter\(0),
	datad => \M2_unit|MM_unit_CS|first_run~regout\,
	combout => \M2_unit|MM_unit_CS|P_write_data[23]~4_combout\);

-- Location: LCFF_X31_Y18_N7
\M2_unit|MM_unit_CS|product_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product_counter[0]~6_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|P_write_data[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_counter\(0));

-- Location: LCCOMB_X31_Y18_N8
\M2_unit|MM_unit_CS|product_counter[1]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product_counter[1]~8_combout\ = (\M2_unit|MM_unit_CS|product_counter\(1) & (!\M2_unit|MM_unit_CS|product_counter[0]~7\)) # (!\M2_unit|MM_unit_CS|product_counter\(1) & ((\M2_unit|MM_unit_CS|product_counter[0]~7\) # (GND)))
-- \M2_unit|MM_unit_CS|product_counter[1]~9\ = CARRY((!\M2_unit|MM_unit_CS|product_counter[0]~7\) # (!\M2_unit|MM_unit_CS|product_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|product_counter\(1),
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|product_counter[0]~7\,
	combout => \M2_unit|MM_unit_CS|product_counter[1]~8_combout\,
	cout => \M2_unit|MM_unit_CS|product_counter[1]~9\);

-- Location: LCFF_X31_Y18_N9
\M2_unit|MM_unit_CS|product_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product_counter[1]~8_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|P_write_data[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_counter\(1));

-- Location: LCCOMB_X31_Y18_N10
\M2_unit|MM_unit_CS|product_counter[2]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product_counter[2]~10_combout\ = (\M2_unit|MM_unit_CS|product_counter\(2) & (\M2_unit|MM_unit_CS|product_counter[1]~9\ $ (GND))) # (!\M2_unit|MM_unit_CS|product_counter\(2) & (!\M2_unit|MM_unit_CS|product_counter[1]~9\ & VCC))
-- \M2_unit|MM_unit_CS|product_counter[2]~11\ = CARRY((\M2_unit|MM_unit_CS|product_counter\(2) & !\M2_unit|MM_unit_CS|product_counter[1]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|product_counter\(2),
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|product_counter[1]~9\,
	combout => \M2_unit|MM_unit_CS|product_counter[2]~10_combout\,
	cout => \M2_unit|MM_unit_CS|product_counter[2]~11\);

-- Location: LCFF_X31_Y18_N11
\M2_unit|MM_unit_CS|product_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product_counter[2]~10_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|P_write_data[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_counter\(2));

-- Location: LCCOMB_X31_Y18_N12
\M2_unit|MM_unit_CS|product_counter[3]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product_counter[3]~12_combout\ = (\M2_unit|MM_unit_CS|product_counter\(3) & (!\M2_unit|MM_unit_CS|product_counter[2]~11\)) # (!\M2_unit|MM_unit_CS|product_counter\(3) & ((\M2_unit|MM_unit_CS|product_counter[2]~11\) # (GND)))
-- \M2_unit|MM_unit_CS|product_counter[3]~13\ = CARRY((!\M2_unit|MM_unit_CS|product_counter[2]~11\) # (!\M2_unit|MM_unit_CS|product_counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|product_counter\(3),
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|product_counter[2]~11\,
	combout => \M2_unit|MM_unit_CS|product_counter[3]~12_combout\,
	cout => \M2_unit|MM_unit_CS|product_counter[3]~13\);

-- Location: LCFF_X31_Y18_N13
\M2_unit|MM_unit_CS|product_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product_counter[3]~12_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|P_write_data[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_counter\(3));

-- Location: LCFF_X31_Y18_N25
\M2_unit|MM_unit_CS|P_write_address[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M2_unit|MM_unit_CS|product_counter\(3),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M2_unit|MM_unit_CS|P_write_data[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|P_write_address\(0));

-- Location: LCCOMB_X31_Y18_N24
\M2_unit|Selector41~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector41~0_combout\ = (\M2_unit|WS_unit|SC\(0) & ((\M2_unit|SRAM_address~0_combout\) # ((\M2_unit|MM_unit_CS|P_write_address\(0) & \M2_unit|state.S_CS~regout\)))) # (!\M2_unit|WS_unit|SC\(0) & (((\M2_unit|MM_unit_CS|P_write_address\(0) & 
-- \M2_unit|state.S_CS~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|SC\(0),
	datab => \M2_unit|SRAM_address~0_combout\,
	datac => \M2_unit|MM_unit_CS|P_write_address\(0),
	datad => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|Selector41~0_combout\);

-- Location: LCCOMB_X31_Y18_N14
\M2_unit|MM_unit_CS|product_counter[4]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product_counter[4]~14_combout\ = (\M2_unit|MM_unit_CS|product_counter\(4) & (\M2_unit|MM_unit_CS|product_counter[3]~13\ $ (GND))) # (!\M2_unit|MM_unit_CS|product_counter\(4) & (!\M2_unit|MM_unit_CS|product_counter[3]~13\ & VCC))
-- \M2_unit|MM_unit_CS|product_counter[4]~15\ = CARRY((\M2_unit|MM_unit_CS|product_counter\(4) & !\M2_unit|MM_unit_CS|product_counter[3]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|product_counter\(4),
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|product_counter[3]~13\,
	combout => \M2_unit|MM_unit_CS|product_counter[4]~14_combout\,
	cout => \M2_unit|MM_unit_CS|product_counter[4]~15\);

-- Location: LCFF_X31_Y18_N15
\M2_unit|MM_unit_CS|product_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product_counter[4]~14_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|P_write_data[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_counter\(4));

-- Location: LCFF_X31_Y18_N3
\M2_unit|MM_unit_CS|P_write_address[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M2_unit|MM_unit_CS|product_counter\(4),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M2_unit|MM_unit_CS|P_write_data[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|P_write_address\(1));

-- Location: LCCOMB_X31_Y18_N2
\M2_unit|Selector40~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector40~0_combout\ = (\M2_unit|WS_unit|SC\(1) & ((\M2_unit|SRAM_address~0_combout\) # ((\M2_unit|MM_unit_CS|P_write_address\(1) & \M2_unit|state.S_CS~regout\)))) # (!\M2_unit|WS_unit|SC\(1) & (((\M2_unit|MM_unit_CS|P_write_address\(1) & 
-- \M2_unit|state.S_CS~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|SC\(1),
	datab => \M2_unit|SRAM_address~0_combout\,
	datac => \M2_unit|MM_unit_CS|P_write_address\(1),
	datad => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|Selector40~0_combout\);

-- Location: LCCOMB_X31_Y18_N16
\M2_unit|MM_unit_CS|product_counter[5]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product_counter[5]~16_combout\ = \M2_unit|MM_unit_CS|product_counter\(5) $ (\M2_unit|MM_unit_CS|product_counter[4]~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product_counter\(5),
	cin => \M2_unit|MM_unit_CS|product_counter[4]~15\,
	combout => \M2_unit|MM_unit_CS|product_counter[5]~16_combout\);

-- Location: LCFF_X31_Y18_N17
\M2_unit|MM_unit_CS|product_counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product_counter[5]~16_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|P_write_data[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_counter\(5));

-- Location: LCFF_X31_Y18_N29
\M2_unit|MM_unit_CS|P_write_address[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M2_unit|MM_unit_CS|product_counter\(5),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M2_unit|MM_unit_CS|P_write_data[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|P_write_address\(2));

-- Location: LCCOMB_X31_Y18_N28
\M2_unit|Selector39~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector39~0_combout\ = (\M2_unit|WS_unit|SC\(2) & ((\M2_unit|SRAM_address~0_combout\) # ((\M2_unit|MM_unit_CS|P_write_address\(2) & \M2_unit|state.S_CS~regout\)))) # (!\M2_unit|WS_unit|SC\(2) & (((\M2_unit|MM_unit_CS|P_write_address\(2) & 
-- \M2_unit|state.S_CS~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|SC\(2),
	datab => \M2_unit|SRAM_address~0_combout\,
	datac => \M2_unit|MM_unit_CS|P_write_address\(2),
	datad => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|Selector39~0_combout\);

-- Location: LCFF_X31_Y18_N27
\M2_unit|MM_unit_CS|P_write_address[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M2_unit|MM_unit_CS|product_counter\(0),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M2_unit|MM_unit_CS|P_write_data[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|P_write_address\(3));

-- Location: LCCOMB_X31_Y18_N26
\M2_unit|Selector38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector38~0_combout\ = (\M2_unit|WS_unit|SC\(3) & ((\M2_unit|SRAM_address~0_combout\) # ((\M2_unit|MM_unit_CS|P_write_address\(3) & \M2_unit|state.S_CS~regout\)))) # (!\M2_unit|WS_unit|SC\(3) & (((\M2_unit|MM_unit_CS|P_write_address\(3) & 
-- \M2_unit|state.S_CS~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|SC\(3),
	datab => \M2_unit|SRAM_address~0_combout\,
	datac => \M2_unit|MM_unit_CS|P_write_address\(3),
	datad => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|Selector38~0_combout\);

-- Location: LCFF_X31_Y18_N5
\M2_unit|MM_unit_CS|P_write_address[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M2_unit|MM_unit_CS|product_counter\(1),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M2_unit|MM_unit_CS|P_write_data[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|P_write_address\(4));

-- Location: LCCOMB_X31_Y18_N4
\M2_unit|Selector37~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector37~0_combout\ = (\M2_unit|state.S_CS~regout\ & ((\M2_unit|MM_unit_CS|P_write_address\(4)) # ((\M2_unit|WS_unit|SC\(4) & \M2_unit|SRAM_address~0_combout\)))) # (!\M2_unit|state.S_CS~regout\ & (\M2_unit|WS_unit|SC\(4) & 
-- ((\M2_unit|SRAM_address~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CS~regout\,
	datab => \M2_unit|WS_unit|SC\(4),
	datac => \M2_unit|MM_unit_CS|P_write_address\(4),
	datad => \M2_unit|SRAM_address~0_combout\,
	combout => \M2_unit|Selector37~0_combout\);

-- Location: LCFF_X31_Y18_N23
\M2_unit|MM_unit_CS|P_write_address[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M2_unit|MM_unit_CS|product_counter\(2),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M2_unit|MM_unit_CS|P_write_data[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|P_write_address\(5));

-- Location: LCCOMB_X31_Y18_N22
\M2_unit|Selector36~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector36~0_combout\ = (\M2_unit|state.S_CS~regout\ & ((\M2_unit|MM_unit_CS|P_write_address\(5)) # ((\M2_unit|WS_unit|SC\(5) & \M2_unit|SRAM_address~0_combout\)))) # (!\M2_unit|state.S_CS~regout\ & (\M2_unit|WS_unit|SC\(5) & 
-- ((\M2_unit|SRAM_address~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CS~regout\,
	datab => \M2_unit|WS_unit|SC\(5),
	datac => \M2_unit|MM_unit_CS|P_write_address\(5),
	datad => \M2_unit|SRAM_address~0_combout\,
	combout => \M2_unit|Selector36~0_combout\);

-- Location: LCCOMB_X36_Y22_N20
\M2_unit|RAM0_write_data[1][0]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM0_write_data[1][0]~25_combout\ = (\SRAM_unit|SRAM_read_data\(0) & ((\M2_unit|state.S_FS~regout\) # (\M2_unit|state.S_CS~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|state.S_FS~regout\,
	datac => \SRAM_unit|SRAM_read_data\(0),
	datad => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|RAM0_write_data[1][0]~25_combout\);

-- Location: LCFF_X36_Y16_N17
\M2_unit|MM_unit_CT|god_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|god_counter[0]~7_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|FS_unit|ALT_INV_state.S_FS_START~regout\,
	ena => \M2_unit|MM_unit_CT|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|god_counter\(0));

-- Location: LCCOMB_X32_Y16_N18
\M2_unit|FS_unit|Add7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add7~2_combout\ = (\M2_unit|FS_unit|state.S_FS_COMMON_CASE~regout\) # ((\M2_unit|FS_unit|state.S_FS_LO_2~regout\) # ((\M2_unit|FS_unit|state.S_FS_LO_3~regout\) # (\M2_unit|FS_unit|state.S_FS_LO_1~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|state.S_FS_COMMON_CASE~regout\,
	datab => \M2_unit|FS_unit|state.S_FS_LO_2~regout\,
	datac => \M2_unit|FS_unit|state.S_FS_LO_3~regout\,
	datad => \M2_unit|FS_unit|state.S_FS_LO_1~regout\,
	combout => \M2_unit|FS_unit|Add7~2_combout\);

-- Location: LCCOMB_X32_Y16_N16
\M2_unit|FS_unit|Add7~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add7~15_combout\ = (\M2_unit|FS_unit|Add7~2_combout\ & ((\M2_unit|state.S_CS~regout\) # (\M2_unit|state.S_FS~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|state.S_CS~regout\,
	datac => \M2_unit|state.S_FS~regout\,
	datad => \M2_unit|FS_unit|Add7~2_combout\,
	combout => \M2_unit|FS_unit|Add7~15_combout\);

-- Location: LCCOMB_X31_Y16_N2
\M2_unit|FS_unit|Add7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add7~3_combout\ = \M2_unit|FS_unit|SC\(0) $ (VCC)
-- \M2_unit|FS_unit|Add7~4\ = CARRY(\M2_unit|FS_unit|SC\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|FS_unit|SC\(0),
	datad => VCC,
	combout => \M2_unit|FS_unit|Add7~3_combout\,
	cout => \M2_unit|FS_unit|Add7~4\);

-- Location: LCCOMB_X35_Y16_N12
\M2_unit|Selector34~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector34~1_combout\ = (\M2_unit|FS_unit|Add7~15_combout\ & ((\M2_unit|Selector34~0_combout\) # ((\M2_unit|FS_unit|Add7~3_combout\ & \M2_unit|FS_unit|state.S_FS_LO_3~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|Selector34~0_combout\,
	datab => \M2_unit|FS_unit|Add7~15_combout\,
	datac => \M2_unit|FS_unit|Add7~3_combout\,
	datad => \M2_unit|FS_unit|state.S_FS_LO_3~regout\,
	combout => \M2_unit|Selector34~1_combout\);

-- Location: LCCOMB_X44_Y16_N30
\M2_unit|Selector34~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector34~2_combout\ = (\M2_unit|Selector34~1_combout\) # ((\M2_unit|MM_unit_CT|god_counter\(0) & \M2_unit|state.S_CT~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|god_counter\(0),
	datac => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|Selector34~1_combout\,
	combout => \M2_unit|Selector34~2_combout\);

-- Location: LCCOMB_X31_Y16_N4
\M2_unit|FS_unit|Add7~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add7~5_combout\ = (\M2_unit|FS_unit|SC\(1) & (\M2_unit|FS_unit|Add7~4\ & VCC)) # (!\M2_unit|FS_unit|SC\(1) & (!\M2_unit|FS_unit|Add7~4\))
-- \M2_unit|FS_unit|Add7~6\ = CARRY((!\M2_unit|FS_unit|SC\(1) & !\M2_unit|FS_unit|Add7~4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|SC\(1),
	datad => VCC,
	cin => \M2_unit|FS_unit|Add7~4\,
	combout => \M2_unit|FS_unit|Add7~5_combout\,
	cout => \M2_unit|FS_unit|Add7~6\);

-- Location: LCCOMB_X35_Y16_N16
\M2_unit|Selector33~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector33~1_combout\ = (\M2_unit|FS_unit|Add7~15_combout\ & ((\M2_unit|Selector33~0_combout\) # ((\M2_unit|FS_unit|Add7~5_combout\ & \M2_unit|FS_unit|state.S_FS_LO_3~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|Selector33~0_combout\,
	datab => \M2_unit|FS_unit|Add7~15_combout\,
	datac => \M2_unit|FS_unit|Add7~5_combout\,
	datad => \M2_unit|FS_unit|state.S_FS_LO_3~regout\,
	combout => \M2_unit|Selector33~1_combout\);

-- Location: LCCOMB_X34_Y15_N12
\M2_unit|Selector33~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector33~2_combout\ = (\M2_unit|Selector33~1_combout\) # ((\M2_unit|MM_unit_CT|god_counter\(1) & \M2_unit|state.S_CT~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|god_counter\(1),
	datac => \M2_unit|Selector33~1_combout\,
	datad => \M2_unit|state.S_CT~regout\,
	combout => \M2_unit|Selector33~2_combout\);

-- Location: LCCOMB_X31_Y16_N6
\M2_unit|FS_unit|Add7~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add7~7_combout\ = (\M2_unit|FS_unit|SC\(2) & ((GND) # (!\M2_unit|FS_unit|Add7~6\))) # (!\M2_unit|FS_unit|SC\(2) & (\M2_unit|FS_unit|Add7~6\ $ (GND)))
-- \M2_unit|FS_unit|Add7~8\ = CARRY((\M2_unit|FS_unit|SC\(2)) # (!\M2_unit|FS_unit|Add7~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|FS_unit|SC\(2),
	datad => VCC,
	cin => \M2_unit|FS_unit|Add7~6\,
	combout => \M2_unit|FS_unit|Add7~7_combout\,
	cout => \M2_unit|FS_unit|Add7~8\);

-- Location: LCCOMB_X34_Y16_N22
\M2_unit|FS_unit|Add6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add6~2_combout\ = (\M2_unit|FS_unit|SC\(2) & (\M2_unit|FS_unit|Add6~1\ & VCC)) # (!\M2_unit|FS_unit|SC\(2) & (!\M2_unit|FS_unit|Add6~1\))
-- \M2_unit|FS_unit|Add6~3\ = CARRY((!\M2_unit|FS_unit|SC\(2) & !\M2_unit|FS_unit|Add6~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|FS_unit|SC\(2),
	datad => VCC,
	cin => \M2_unit|FS_unit|Add6~1\,
	combout => \M2_unit|FS_unit|Add6~2_combout\,
	cout => \M2_unit|FS_unit|Add6~3\);

-- Location: LCCOMB_X35_Y16_N2
\M2_unit|Selector32~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector32~0_combout\ = (!\M2_unit|FS_unit|state.S_FS_LO_3~regout\ & ((\M2_unit|FS_unit|state.S_FS_LO_2~regout\ & ((\M2_unit|FS_unit|Add6~2_combout\))) # (!\M2_unit|FS_unit|state.S_FS_LO_2~regout\ & (\M2_unit|FS_unit|Add5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Add5~4_combout\,
	datab => \M2_unit|FS_unit|Add6~2_combout\,
	datac => \M2_unit|FS_unit|state.S_FS_LO_2~regout\,
	datad => \M2_unit|FS_unit|state.S_FS_LO_3~regout\,
	combout => \M2_unit|Selector32~0_combout\);

-- Location: LCCOMB_X35_Y16_N4
\M2_unit|Selector32~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector32~1_combout\ = (\M2_unit|FS_unit|Add7~15_combout\ & ((\M2_unit|Selector32~0_combout\) # ((\M2_unit|FS_unit|state.S_FS_LO_3~regout\ & \M2_unit|FS_unit|Add7~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|state.S_FS_LO_3~regout\,
	datab => \M2_unit|FS_unit|Add7~15_combout\,
	datac => \M2_unit|FS_unit|Add7~7_combout\,
	datad => \M2_unit|Selector32~0_combout\,
	combout => \M2_unit|Selector32~1_combout\);

-- Location: LCCOMB_X43_Y20_N10
\M2_unit|Selector32~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector32~2_combout\ = (\M2_unit|Selector32~1_combout\) # ((\M2_unit|MM_unit_CT|god_counter\(2) & \M2_unit|state.S_CT~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|god_counter\(2),
	datac => \M2_unit|Selector32~1_combout\,
	datad => \M2_unit|state.S_CT~regout\,
	combout => \M2_unit|Selector32~2_combout\);

-- Location: LCCOMB_X34_Y16_N24
\M2_unit|FS_unit|Add6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add6~4_combout\ = (\M2_unit|FS_unit|SC\(3) & ((GND) # (!\M2_unit|FS_unit|Add6~3\))) # (!\M2_unit|FS_unit|SC\(3) & (\M2_unit|FS_unit|Add6~3\ $ (GND)))
-- \M2_unit|FS_unit|Add6~5\ = CARRY((\M2_unit|FS_unit|SC\(3)) # (!\M2_unit|FS_unit|Add6~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|SC\(3),
	datad => VCC,
	cin => \M2_unit|FS_unit|Add6~3\,
	combout => \M2_unit|FS_unit|Add6~4_combout\,
	cout => \M2_unit|FS_unit|Add6~5\);

-- Location: LCCOMB_X35_Y16_N0
\M2_unit|Selector31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector31~0_combout\ = (!\M2_unit|FS_unit|state.S_FS_LO_3~regout\ & ((\M2_unit|FS_unit|state.S_FS_LO_2~regout\ & ((\M2_unit|FS_unit|Add6~4_combout\))) # (!\M2_unit|FS_unit|state.S_FS_LO_2~regout\ & (\M2_unit|FS_unit|Add5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Add5~6_combout\,
	datab => \M2_unit|FS_unit|state.S_FS_LO_3~regout\,
	datac => \M2_unit|FS_unit|state.S_FS_LO_2~regout\,
	datad => \M2_unit|FS_unit|Add6~4_combout\,
	combout => \M2_unit|Selector31~0_combout\);

-- Location: LCCOMB_X31_Y16_N8
\M2_unit|FS_unit|Add7~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add7~9_combout\ = (\M2_unit|FS_unit|SC\(3) & (\M2_unit|FS_unit|Add7~8\ & VCC)) # (!\M2_unit|FS_unit|SC\(3) & (!\M2_unit|FS_unit|Add7~8\))
-- \M2_unit|FS_unit|Add7~10\ = CARRY((!\M2_unit|FS_unit|SC\(3) & !\M2_unit|FS_unit|Add7~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|SC\(3),
	datad => VCC,
	cin => \M2_unit|FS_unit|Add7~8\,
	combout => \M2_unit|FS_unit|Add7~9_combout\,
	cout => \M2_unit|FS_unit|Add7~10\);

-- Location: LCCOMB_X36_Y16_N4
\M2_unit|Selector31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector31~1_combout\ = (\M2_unit|FS_unit|Add7~15_combout\ & ((\M2_unit|Selector31~0_combout\) # ((\M2_unit|FS_unit|state.S_FS_LO_3~regout\ & \M2_unit|FS_unit|Add7~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|state.S_FS_LO_3~regout\,
	datab => \M2_unit|FS_unit|Add7~15_combout\,
	datac => \M2_unit|Selector31~0_combout\,
	datad => \M2_unit|FS_unit|Add7~9_combout\,
	combout => \M2_unit|Selector31~1_combout\);

-- Location: LCCOMB_X36_Y16_N14
\M2_unit|Selector31~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector31~2_combout\ = (\M2_unit|Selector31~1_combout\) # ((\M2_unit|MM_unit_CT|god_counter\(4) & \M2_unit|state.S_CT~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|god_counter\(4),
	datab => \M2_unit|Selector31~1_combout\,
	datac => \M2_unit|state.S_CT~regout\,
	combout => \M2_unit|Selector31~2_combout\);

-- Location: LCCOMB_X35_Y16_N30
\M2_unit|Selector30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector30~0_combout\ = (!\M2_unit|FS_unit|state.S_FS_LO_3~regout\ & ((\M2_unit|FS_unit|state.S_FS_LO_2~regout\ & (\M2_unit|FS_unit|Add6~6_combout\)) # (!\M2_unit|FS_unit|state.S_FS_LO_2~regout\ & ((\M2_unit|FS_unit|Add5~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|state.S_FS_LO_3~regout\,
	datab => \M2_unit|FS_unit|Add6~6_combout\,
	datac => \M2_unit|FS_unit|state.S_FS_LO_2~regout\,
	datad => \M2_unit|FS_unit|Add5~8_combout\,
	combout => \M2_unit|Selector30~0_combout\);

-- Location: LCCOMB_X36_Y16_N8
\M2_unit|Selector30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector30~1_combout\ = (\M2_unit|FS_unit|Add7~15_combout\ & ((\M2_unit|Selector30~0_combout\) # ((\M2_unit|FS_unit|state.S_FS_LO_3~regout\ & \M2_unit|FS_unit|Add7~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|state.S_FS_LO_3~regout\,
	datab => \M2_unit|FS_unit|Add7~15_combout\,
	datac => \M2_unit|Selector30~0_combout\,
	datad => \M2_unit|FS_unit|Add7~11_combout\,
	combout => \M2_unit|Selector30~1_combout\);

-- Location: LCCOMB_X36_Y16_N2
\M2_unit|Selector30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector30~2_combout\ = (\M2_unit|Selector30~1_combout\) # ((\M2_unit|MM_unit_CT|god_counter\(5) & \M2_unit|state.S_CT~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|god_counter\(5),
	datac => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|Selector30~1_combout\,
	combout => \M2_unit|Selector30~2_combout\);

-- Location: LCCOMB_X36_Y16_N28
\M2_unit|MM_unit_CT|god_counter[6]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|god_counter[6]~19_combout\ = \M2_unit|MM_unit_CT|god_counter[5]~18\ $ (!\M2_unit|MM_unit_CT|god_counter\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \M2_unit|MM_unit_CT|god_counter\(6),
	cin => \M2_unit|MM_unit_CT|god_counter[5]~18\,
	combout => \M2_unit|MM_unit_CT|god_counter[6]~19_combout\);

-- Location: LCFF_X36_Y16_N29
\M2_unit|MM_unit_CT|god_counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|god_counter[6]~19_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|FS_unit|ALT_INV_state.S_FS_START~regout\,
	ena => \M2_unit|MM_unit_CT|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|god_counter\(6));

-- Location: LCCOMB_X36_Y16_N12
\M2_unit|Selector29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector29~2_combout\ = (\M2_unit|Selector29~1_combout\) # ((\M2_unit|MM_unit_CT|god_counter\(6) & \M2_unit|state.S_CT~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|Selector29~1_combout\,
	datab => \M2_unit|MM_unit_CT|god_counter\(6),
	datac => \M2_unit|state.S_CT~regout\,
	combout => \M2_unit|Selector29~2_combout\);

-- Location: LCCOMB_X32_Y17_N20
\M2_unit|RAM0_address~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM0_address~0_combout\ = (!\M2_unit|state.S_WS~regout\ & (!\M2_unit|state.S_M2_START~regout\ & \M2_unit|state.S_M2_IDLE~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|state.S_WS~regout\,
	datac => \M2_unit|state.S_M2_START~regout\,
	datad => \M2_unit|state.S_M2_IDLE~regout\,
	combout => \M2_unit|RAM0_address~0_combout\);

-- Location: LCCOMB_X37_Y12_N8
\M2_unit|RAM0_write_data[0][1]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM0_write_data[0][1]~26_combout\ = (\M2_unit|MM_unit_CS|P_write_data\(1) & \M2_unit|state.S_CS~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|P_write_data\(1),
	datad => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|RAM0_write_data[0][1]~26_combout\);

-- Location: LCCOMB_X43_Y12_N30
\M2_unit|MM_unit_CS|product~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~89_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(10))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add2~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(10),
	datab => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Add2~20_combout\,
	combout => \M2_unit|MM_unit_CS|product~89_combout\);

-- Location: LCFF_X43_Y12_N31
\M2_unit|MM_unit_CS|product[2][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~89_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[2][10]~regout\);

-- Location: LCCOMB_X36_Y16_N6
\M2_unit|MM_unit_CT|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Equal0~0_combout\ = (\M2_unit|MM_unit_CT|god_counter\(0) & (!\M2_unit|MM_unit_CT|god_counter\(2) & !\M2_unit|MM_unit_CT|god_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|god_counter\(0),
	datac => \M2_unit|MM_unit_CT|god_counter\(2),
	datad => \M2_unit|MM_unit_CT|god_counter\(1),
	combout => \M2_unit|MM_unit_CT|Equal0~0_combout\);

-- Location: LCCOMB_X35_Y18_N12
\M2_unit|MM_unit_CT|P_write_data[16]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|P_write_data[16]~0_combout\ = (\M2_unit|MM_unit_CT|w_counter\(2)) # ((\M2_unit|MM_unit_CT|w_counter\(0) & \M2_unit|MM_unit_CT|w_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|w_counter\(2),
	datac => \M2_unit|MM_unit_CT|w_counter\(0),
	datad => \M2_unit|MM_unit_CT|w_counter\(1),
	combout => \M2_unit|MM_unit_CT|P_write_data[16]~0_combout\);

-- Location: LCCOMB_X41_Y20_N10
\M2_unit|MM_unit_CT|product~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~14_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(12))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add3~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(12),
	datac => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CT|Add3~24_combout\,
	combout => \M2_unit|MM_unit_CT|product~14_combout\);

-- Location: LCFF_X41_Y20_N11
\M2_unit|MM_unit_CT|product[3][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~14_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[3][12]~regout\);

-- Location: LCCOMB_X35_Y18_N22
\M2_unit|MM_unit_CT|P_write_data[16]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ = (!\M2_unit|MM_unit_CT|w_counter\(2) & \M2_unit|MM_unit_CT|w_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|w_counter\(2),
	datac => \M2_unit|MM_unit_CT|w_counter\(0),
	combout => \M2_unit|MM_unit_CT|P_write_data[16]~1_combout\);

-- Location: LCCOMB_X35_Y14_N4
\M2_unit|MM_unit_CS|P_write_data[12]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|P_write_data[12]~1_combout\ = (!\M2_unit|MM_unit_CS|w_counter\(2) & \M2_unit|MM_unit_CS|w_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|w_counter\(2),
	datac => \M2_unit|MM_unit_CS|w_counter\(0),
	combout => \M2_unit|MM_unit_CS|P_write_data[12]~1_combout\);

-- Location: LCCOMB_X34_Y15_N2
\M2_unit|Selector61~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector61~0_combout\ = (\M2_unit|MM_unit_CT|god_counter\(3) & ((\M2_unit|state.S_CT~regout\) # ((\M2_unit|MM_unit_CS|god_counter\(3) & \M2_unit|state.S_CS~regout\)))) # (!\M2_unit|MM_unit_CT|god_counter\(3) & (\M2_unit|MM_unit_CS|god_counter\(3) 
-- & (\M2_unit|state.S_CS~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|god_counter\(3),
	datab => \M2_unit|MM_unit_CS|god_counter\(3),
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|state.S_CT~regout\,
	combout => \M2_unit|Selector61~0_combout\);

-- Location: LCCOMB_X34_Y15_N4
\M2_unit|Selector60~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector60~0_combout\ = (\M2_unit|MM_unit_CS|god_counter\(0) & ((\M2_unit|state.S_CS~regout\) # ((\M2_unit|MM_unit_CT|god_counter\(0) & \M2_unit|state.S_CT~regout\)))) # (!\M2_unit|MM_unit_CS|god_counter\(0) & (\M2_unit|MM_unit_CT|god_counter\(0) 
-- & ((\M2_unit|state.S_CT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|god_counter\(0),
	datab => \M2_unit|MM_unit_CT|god_counter\(0),
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|state.S_CT~regout\,
	combout => \M2_unit|Selector60~0_combout\);

-- Location: LCCOMB_X34_Y15_N30
\M2_unit|Selector59~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector59~0_combout\ = (\M2_unit|MM_unit_CT|god_counter\(1) & ((\M2_unit|state.S_CT~regout\) # ((\M2_unit|MM_unit_CS|god_counter\(1) & \M2_unit|state.S_CS~regout\)))) # (!\M2_unit|MM_unit_CT|god_counter\(1) & (\M2_unit|MM_unit_CS|god_counter\(1) 
-- & (\M2_unit|state.S_CS~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|god_counter\(1),
	datab => \M2_unit|MM_unit_CS|god_counter\(1),
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|state.S_CT~regout\,
	combout => \M2_unit|Selector59~0_combout\);

-- Location: LCCOMB_X34_Y15_N14
\M2_unit|Selector58~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector58~0_combout\ = (\M2_unit|state.S_CS~regout\ & ((\M2_unit|MM_unit_CS|god_counter\(2)) # ((\M2_unit|MM_unit_CT|god_counter\(2) & \M2_unit|state.S_CT~regout\)))) # (!\M2_unit|state.S_CS~regout\ & (\M2_unit|MM_unit_CT|god_counter\(2) & 
-- ((\M2_unit|state.S_CT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CS~regout\,
	datab => \M2_unit|MM_unit_CT|god_counter\(2),
	datac => \M2_unit|MM_unit_CS|god_counter\(2),
	datad => \M2_unit|state.S_CT~regout\,
	combout => \M2_unit|Selector58~0_combout\);

-- Location: LCCOMB_X32_Y17_N30
\M2_unit|WideOr16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WideOr16~combout\ = (\M2_unit|state.S_M2_IDLE~regout\ & (!\M2_unit|state.S_WS~regout\ & (!\M2_unit|state.S_M2_START~regout\ & !\M2_unit|state.S_FS~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_M2_IDLE~regout\,
	datab => \M2_unit|state.S_WS~regout\,
	datac => \M2_unit|state.S_M2_START~regout\,
	datad => \M2_unit|state.S_FS~regout\,
	combout => \M2_unit|WideOr16~combout\);

-- Location: M4K_X26_Y13
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a18\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004701F606A4063F89FF3C07640C307DBE56018C11CFA5816AFA5816A018C11CF8281A9030FE27FCF01D9F95BF9C04701F605A816A05A816A",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dual_port_RAM2.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Milestone_2:M2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 14,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 128,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 7,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 14,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 127,
	port_b_logical_ram_depth => 128,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => GND,
	clk0 => \CLOCK_50_I~clkctrl_outclk\,
	portadatain => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portbdatain => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAIN_bus\,
	portaaddr => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\,
	portbdataout => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y13_N10
\M2_unit|MM_CS_RAM2_read_data[0][18]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[0][18]~18_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(18),
	combout => \M2_unit|MM_CS_RAM2_read_data[0][18]~18_combout\);

-- Location: LCCOMB_X38_Y13_N28
\M2_unit|MM_CS_RAM2_read_data[0][19]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[0][19]~19_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CS~regout\,
	datac => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(19),
	combout => \M2_unit|MM_CS_RAM2_read_data[0][19]~19_combout\);

-- Location: LCCOMB_X38_Y13_N6
\M2_unit|MM_CS_RAM2_read_data[0][20]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[0][20]~20_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(20),
	combout => \M2_unit|MM_CS_RAM2_read_data[0][20]~20_combout\);

-- Location: LCCOMB_X38_Y13_N8
\M2_unit|MM_CS_RAM2_read_data[0][21]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[0][21]~21_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(21),
	combout => \M2_unit|MM_CS_RAM2_read_data[0][21]~21_combout\);

-- Location: LCCOMB_X38_Y13_N18
\M2_unit|MM_CS_RAM2_read_data[0][22]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[0][22]~22_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(22),
	combout => \M2_unit|MM_CS_RAM2_read_data[0][22]~22_combout\);

-- Location: LCCOMB_X38_Y13_N12
\M2_unit|MM_CS_RAM2_read_data[0][23]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[0][23]~23_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(23),
	combout => \M2_unit|MM_CS_RAM2_read_data[0][23]~23_combout\);

-- Location: LCCOMB_X27_Y13_N24
\M2_unit|MM_CS_RAM2_read_data[0][24]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[0][24]~24_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CS~regout\,
	datac => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(24),
	combout => \M2_unit|MM_CS_RAM2_read_data[0][24]~24_combout\);

-- Location: LCCOMB_X27_Y13_N26
\M2_unit|MM_CS_RAM2_read_data[0][25]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[0][25]~25_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CS~regout\,
	datac => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(25),
	combout => \M2_unit|MM_CS_RAM2_read_data[0][25]~25_combout\);

-- Location: LCCOMB_X27_Y13_N28
\M2_unit|MM_CS_RAM2_read_data[0][26]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[0][26]~26_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(26),
	combout => \M2_unit|MM_CS_RAM2_read_data[0][26]~26_combout\);

-- Location: LCCOMB_X27_Y13_N22
\M2_unit|MM_CS_RAM2_read_data[0][27]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[0][27]~27_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(27),
	combout => \M2_unit|MM_CS_RAM2_read_data[0][27]~27_combout\);

-- Location: LCCOMB_X27_Y13_N16
\M2_unit|MM_CS_RAM2_read_data[0][28]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[0][28]~28_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CS~regout\,
	datac => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(28),
	combout => \M2_unit|MM_CS_RAM2_read_data[0][28]~28_combout\);

-- Location: LCCOMB_X27_Y13_N10
\M2_unit|MM_CS_RAM2_read_data[0][29]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[0][29]~29_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(29),
	combout => \M2_unit|MM_CS_RAM2_read_data[0][29]~29_combout\);

-- Location: LCCOMB_X27_Y13_N20
\M2_unit|MM_CS_RAM2_read_data[0][30]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[0][30]~30_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(30),
	combout => \M2_unit|MM_CS_RAM2_read_data[0][30]~30_combout\);

-- Location: LCCOMB_X43_Y16_N0
\M2_unit|MM_CS_RAM2_read_data[0][31]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[0][31]~31_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(31),
	combout => \M2_unit|MM_CS_RAM2_read_data[0][31]~31_combout\);

-- Location: LCCOMB_X36_Y22_N4
\M2_unit|RAM0_write_data[1][8]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM0_write_data[1][8]~10_combout\ = (\SRAM_unit|SRAM_read_data\(8) & ((\M2_unit|state.S_FS~regout\) # (\M2_unit|state.S_CS~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|state.S_FS~regout\,
	datac => \SRAM_unit|SRAM_read_data\(8),
	datad => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|RAM0_write_data[1][8]~10_combout\);

-- Location: LCCOMB_X40_Y15_N18
\M2_unit|RAM0_write_data[0][9]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM0_write_data[0][9]~11_combout\ = (\M2_unit|MM_unit_CS|P_write_data\(9) & \M2_unit|state.S_CS~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|P_write_data\(9),
	datac => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|RAM0_write_data[0][9]~11_combout\);

-- Location: LCCOMB_X40_Y11_N6
\M2_unit|RAM0_write_data[0][10]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM0_write_data[0][10]~13_combout\ = (\M2_unit|MM_unit_CS|P_write_data\(10) & \M2_unit|state.S_CS~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|P_write_data\(10),
	datac => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|RAM0_write_data[0][10]~13_combout\);

-- Location: LCCOMB_X37_Y10_N16
\M2_unit|MM_unit_CS|product~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~30_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~2_combout\)) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add0~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~2_combout\,
	datab => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CS|Add0~38_combout\,
	combout => \M2_unit|MM_unit_CS|product~30_combout\);

-- Location: LCFF_X37_Y10_N17
\M2_unit|MM_unit_CS|product[0][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~30_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[0][19]~regout\);

-- Location: M4K_X52_Y16
\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F9C4F95ABE0A3FB8F00C3D07643F3C7F89C3EE3EFE71C1A99F828016A0FA58016A0FA58FE56907D83EE3EFE71C1D90FCF17E270030FBE0A1FB8F4063C06A6016A005A8016A005A8",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dual_port_RAM2.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Milestone_2:M2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 128,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 7,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 127,
	port_b_logical_ram_depth => 128,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => GND,
	clk0 => \CLOCK_50_I~clkctrl_outclk\,
	portadatain => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portbdatain => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\,
	portaaddr => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\,
	portbdataout => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X42_Y16_N0
\M2_unit|MM_CS_RAM2_read_data[1][2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[1][2]~2_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(2),
	combout => \M2_unit|MM_CS_RAM2_read_data[1][2]~2_combout\);

-- Location: LCCOMB_X42_Y16_N2
\M2_unit|MM_CS_RAM2_read_data[1][3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[1][3]~3_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(3),
	combout => \M2_unit|MM_CS_RAM2_read_data[1][3]~3_combout\);

-- Location: LCCOMB_X42_Y16_N4
\M2_unit|MM_CS_RAM2_read_data[1][4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[1][4]~4_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(4),
	combout => \M2_unit|MM_CS_RAM2_read_data[1][4]~4_combout\);

-- Location: LCCOMB_X42_Y16_N22
\M2_unit|MM_CS_RAM2_read_data[1][5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[1][5]~5_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(5),
	combout => \M2_unit|MM_CS_RAM2_read_data[1][5]~5_combout\);

-- Location: LCCOMB_X42_Y16_N16
\M2_unit|MM_CS_RAM2_read_data[1][6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[1][6]~6_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(6),
	combout => \M2_unit|MM_CS_RAM2_read_data[1][6]~6_combout\);

-- Location: LCCOMB_X42_Y16_N18
\M2_unit|MM_CS_RAM2_read_data[1][7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[1][7]~7_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(7),
	combout => \M2_unit|MM_CS_RAM2_read_data[1][7]~7_combout\);

-- Location: LCCOMB_X42_Y16_N12
\M2_unit|MM_CS_RAM2_read_data[1][8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[1][8]~8_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(8),
	combout => \M2_unit|MM_CS_RAM2_read_data[1][8]~8_combout\);

-- Location: LCCOMB_X42_Y16_N6
\M2_unit|MM_CS_RAM2_read_data[1][9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[1][9]~9_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(9),
	combout => \M2_unit|MM_CS_RAM2_read_data[1][9]~9_combout\);

-- Location: LCCOMB_X40_Y16_N22
\M2_unit|MM_CS_RAM2_read_data[1][10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[1][10]~10_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(10),
	combout => \M2_unit|MM_CS_RAM2_read_data[1][10]~10_combout\);

-- Location: LCCOMB_X40_Y16_N8
\M2_unit|MM_CS_RAM2_read_data[1][11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[1][11]~11_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(11),
	combout => \M2_unit|MM_CS_RAM2_read_data[1][11]~11_combout\);

-- Location: LCCOMB_X40_Y16_N2
\M2_unit|MM_CS_RAM2_read_data[1][12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[1][12]~12_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(12),
	combout => \M2_unit|MM_CS_RAM2_read_data[1][12]~12_combout\);

-- Location: LCCOMB_X40_Y16_N20
\M2_unit|MM_CS_RAM2_read_data[1][13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[1][13]~13_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(13),
	combout => \M2_unit|MM_CS_RAM2_read_data[1][13]~13_combout\);

-- Location: LCCOMB_X40_Y16_N14
\M2_unit|MM_CS_RAM2_read_data[1][14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[1][14]~14_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(14),
	combout => \M2_unit|MM_CS_RAM2_read_data[1][14]~14_combout\);

-- Location: LCCOMB_X38_Y18_N8
\M2_unit|MM_CS_RAM2_read_data[1][15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[1][15]~15_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(15),
	combout => \M2_unit|MM_CS_RAM2_read_data[1][15]~15_combout\);

-- Location: LCCOMB_X41_Y17_N2
\M2_unit|MM_unit_CT|product~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~109_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~18_combout\)) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add3~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~18_combout\,
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Add3~54_combout\,
	combout => \M2_unit|MM_unit_CT|product~109_combout\);

-- Location: LCFF_X41_Y17_N3
\M2_unit|MM_unit_CT|product[3][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~109_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[3][27]~regout\);

-- Location: LCCOMB_X42_Y16_N8
\M2_unit|MM_CT_RAM2_read_data[1][2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[1][2]~2_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(2),
	combout => \M2_unit|MM_CT_RAM2_read_data[1][2]~2_combout\);

-- Location: LCCOMB_X42_Y16_N10
\M2_unit|MM_CT_RAM2_read_data[1][3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[1][3]~3_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(3),
	combout => \M2_unit|MM_CT_RAM2_read_data[1][3]~3_combout\);

-- Location: LCCOMB_X42_Y16_N20
\M2_unit|MM_CT_RAM2_read_data[1][4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[1][4]~4_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(4),
	combout => \M2_unit|MM_CT_RAM2_read_data[1][4]~4_combout\);

-- Location: LCCOMB_X42_Y16_N14
\M2_unit|MM_CT_RAM2_read_data[1][5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[1][5]~5_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(5),
	combout => \M2_unit|MM_CT_RAM2_read_data[1][5]~5_combout\);

-- Location: LCCOMB_X42_Y16_N24
\M2_unit|MM_CT_RAM2_read_data[1][6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[1][6]~6_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(6),
	combout => \M2_unit|MM_CT_RAM2_read_data[1][6]~6_combout\);

-- Location: LCCOMB_X42_Y16_N26
\M2_unit|MM_CT_RAM2_read_data[1][7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[1][7]~7_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(7),
	combout => \M2_unit|MM_CT_RAM2_read_data[1][7]~7_combout\);

-- Location: LCCOMB_X42_Y16_N28
\M2_unit|MM_CT_RAM2_read_data[1][8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[1][8]~8_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(8),
	combout => \M2_unit|MM_CT_RAM2_read_data[1][8]~8_combout\);

-- Location: LCCOMB_X42_Y16_N30
\M2_unit|MM_CT_RAM2_read_data[1][9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[1][9]~9_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(9),
	combout => \M2_unit|MM_CT_RAM2_read_data[1][9]~9_combout\);

-- Location: LCCOMB_X40_Y16_N30
\M2_unit|MM_CT_RAM2_read_data[1][10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[1][10]~10_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(10),
	combout => \M2_unit|MM_CT_RAM2_read_data[1][10]~10_combout\);

-- Location: LCCOMB_X40_Y16_N16
\M2_unit|MM_CT_RAM2_read_data[1][11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[1][11]~11_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(11),
	combout => \M2_unit|MM_CT_RAM2_read_data[1][11]~11_combout\);

-- Location: LCCOMB_X40_Y16_N26
\M2_unit|MM_CT_RAM2_read_data[1][12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[1][12]~12_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(12),
	combout => \M2_unit|MM_CT_RAM2_read_data[1][12]~12_combout\);

-- Location: LCCOMB_X40_Y16_N12
\M2_unit|MM_CT_RAM2_read_data[1][13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[1][13]~13_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(13),
	combout => \M2_unit|MM_CT_RAM2_read_data[1][13]~13_combout\);

-- Location: LCCOMB_X40_Y16_N6
\M2_unit|MM_CT_RAM2_read_data[1][14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[1][14]~14_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(14),
	combout => \M2_unit|MM_CT_RAM2_read_data[1][14]~14_combout\);

-- Location: LCCOMB_X38_Y18_N22
\M2_unit|MM_CT_RAM2_read_data[1][15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[1][15]~15_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(15),
	combout => \M2_unit|MM_CT_RAM2_read_data[1][15]~15_combout\);

-- Location: LCCOMB_X43_Y16_N14
\M2_unit|MM_CS_RAM2_read_data[0][2]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[0][2]~34_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(2),
	combout => \M2_unit|MM_CS_RAM2_read_data[0][2]~34_combout\);

-- Location: LCCOMB_X35_Y19_N28
\M2_unit|MM_CS_RAM2_read_data[0][3]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[0][3]~35_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(3),
	combout => \M2_unit|MM_CS_RAM2_read_data[0][3]~35_combout\);

-- Location: LCCOMB_X43_Y16_N24
\M2_unit|MM_CS_RAM2_read_data[0][4]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[0][4]~36_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(4),
	combout => \M2_unit|MM_CS_RAM2_read_data[0][4]~36_combout\);

-- Location: LCCOMB_X43_Y16_N26
\M2_unit|MM_CS_RAM2_read_data[0][5]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[0][5]~37_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(5),
	combout => \M2_unit|MM_CS_RAM2_read_data[0][5]~37_combout\);

-- Location: LCCOMB_X35_Y19_N22
\M2_unit|MM_CS_RAM2_read_data[0][6]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[0][6]~38_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(6),
	combout => \M2_unit|MM_CS_RAM2_read_data[0][6]~38_combout\);

-- Location: LCCOMB_X47_Y16_N8
\M2_unit|MM_CS_RAM2_read_data[0][7]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[0][7]~39_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(7),
	combout => \M2_unit|MM_CS_RAM2_read_data[0][7]~39_combout\);

-- Location: LCCOMB_X47_Y16_N18
\M2_unit|MM_CS_RAM2_read_data[0][8]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[0][8]~40_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(8),
	combout => \M2_unit|MM_CS_RAM2_read_data[0][8]~40_combout\);

-- Location: LCCOMB_X47_Y16_N20
\M2_unit|MM_CS_RAM2_read_data[0][9]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[0][9]~41_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(9),
	combout => \M2_unit|MM_CS_RAM2_read_data[0][9]~41_combout\);

-- Location: LCCOMB_X47_Y16_N30
\M2_unit|MM_CS_RAM2_read_data[0][10]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[0][10]~42_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(10),
	combout => \M2_unit|MM_CS_RAM2_read_data[0][10]~42_combout\);

-- Location: LCCOMB_X47_Y16_N0
\M2_unit|MM_CS_RAM2_read_data[0][11]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[0][11]~43_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(11),
	combout => \M2_unit|MM_CS_RAM2_read_data[0][11]~43_combout\);

-- Location: LCCOMB_X43_Y16_N4
\M2_unit|MM_CS_RAM2_read_data[0][12]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[0][12]~44_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(12),
	combout => \M2_unit|MM_CS_RAM2_read_data[0][12]~44_combout\);

-- Location: LCCOMB_X47_Y16_N2
\M2_unit|MM_CS_RAM2_read_data[0][13]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[0][13]~45_combout\ = (\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(13) & \M2_unit|state.S_CS~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(13),
	datad => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|MM_CS_RAM2_read_data[0][13]~45_combout\);

-- Location: LCCOMB_X47_Y16_N12
\M2_unit|MM_CS_RAM2_read_data[0][14]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[0][14]~46_combout\ = (\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(14) & \M2_unit|state.S_CS~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(14),
	datad => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|MM_CS_RAM2_read_data[0][14]~46_combout\);

-- Location: LCCOMB_X47_Y16_N22
\M2_unit|MM_CS_RAM2_read_data[0][15]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[0][15]~47_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(15),
	combout => \M2_unit|MM_CS_RAM2_read_data[0][15]~47_combout\);

-- Location: LCCOMB_X40_Y14_N12
\M2_unit|MM_CT_RAM2_read_data[0][16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[0][16]~16_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(16),
	combout => \M2_unit|MM_CT_RAM2_read_data[0][16]~16_combout\);

-- Location: LCCOMB_X38_Y13_N16
\M2_unit|MM_CT_RAM2_read_data[0][17]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[0][17]~17_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(17),
	combout => \M2_unit|MM_CT_RAM2_read_data[0][17]~17_combout\);

-- Location: LCCOMB_X38_Y13_N26
\M2_unit|MM_CT_RAM2_read_data[0][18]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[0][18]~18_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(18),
	combout => \M2_unit|MM_CT_RAM2_read_data[0][18]~18_combout\);

-- Location: LCCOMB_X38_Y13_N4
\M2_unit|MM_CT_RAM2_read_data[0][19]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[0][19]~19_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(19),
	combout => \M2_unit|MM_CT_RAM2_read_data[0][19]~19_combout\);

-- Location: LCCOMB_X38_Y13_N14
\M2_unit|MM_CT_RAM2_read_data[0][20]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[0][20]~20_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(20),
	combout => \M2_unit|MM_CT_RAM2_read_data[0][20]~20_combout\);

-- Location: LCCOMB_X38_Y13_N0
\M2_unit|MM_CT_RAM2_read_data[0][21]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[0][21]~21_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(21),
	combout => \M2_unit|MM_CT_RAM2_read_data[0][21]~21_combout\);

-- Location: LCCOMB_X38_Y13_N2
\M2_unit|MM_CT_RAM2_read_data[0][22]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[0][22]~22_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(22),
	combout => \M2_unit|MM_CT_RAM2_read_data[0][22]~22_combout\);

-- Location: LCCOMB_X38_Y13_N20
\M2_unit|MM_CT_RAM2_read_data[0][23]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[0][23]~23_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(23),
	combout => \M2_unit|MM_CT_RAM2_read_data[0][23]~23_combout\);

-- Location: LCCOMB_X27_Y13_N8
\M2_unit|MM_CT_RAM2_read_data[0][24]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[0][24]~24_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|state.S_CT~regout\,
	datac => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(24),
	combout => \M2_unit|MM_CT_RAM2_read_data[0][24]~24_combout\);

-- Location: LCCOMB_X27_Y13_N2
\M2_unit|MM_CT_RAM2_read_data[0][25]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[0][25]~25_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|state.S_CT~regout\,
	datac => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(25),
	combout => \M2_unit|MM_CT_RAM2_read_data[0][25]~25_combout\);

-- Location: LCCOMB_X27_Y13_N12
\M2_unit|MM_CT_RAM2_read_data[0][26]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[0][26]~26_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(26),
	combout => \M2_unit|MM_CT_RAM2_read_data[0][26]~26_combout\);

-- Location: LCCOMB_X27_Y13_N14
\M2_unit|MM_CT_RAM2_read_data[0][27]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[0][27]~27_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(27),
	combout => \M2_unit|MM_CT_RAM2_read_data[0][27]~27_combout\);

-- Location: LCCOMB_X27_Y13_N0
\M2_unit|MM_CT_RAM2_read_data[0][28]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[0][28]~28_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|state.S_CT~regout\,
	datac => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(28),
	combout => \M2_unit|MM_CT_RAM2_read_data[0][28]~28_combout\);

-- Location: LCCOMB_X27_Y13_N18
\M2_unit|MM_CT_RAM2_read_data[0][29]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[0][29]~29_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(29),
	combout => \M2_unit|MM_CT_RAM2_read_data[0][29]~29_combout\);

-- Location: LCCOMB_X27_Y13_N4
\M2_unit|MM_CT_RAM2_read_data[0][30]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[0][30]~30_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(30),
	combout => \M2_unit|MM_CT_RAM2_read_data[0][30]~30_combout\);

-- Location: LCCOMB_X43_Y16_N16
\M2_unit|MM_CT_RAM2_read_data[0][31]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[0][31]~31_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(31),
	combout => \M2_unit|MM_CT_RAM2_read_data[0][31]~31_combout\);

-- Location: LCCOMB_X42_Y19_N26
\M2_unit|RAM1_write_data[9]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM1_write_data[9]~15_combout\ = (\M2_unit|MM_unit_CT|P_write_data\(9) & \M2_unit|state.S_CT~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|P_write_data\(9),
	datad => \M2_unit|state.S_CT~regout\,
	combout => \M2_unit|RAM1_write_data[9]~15_combout\);

-- Location: LCCOMB_X33_Y17_N4
\M2_unit|RAM1_write_data[11]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM1_write_data[11]~17_combout\ = (\M2_unit|MM_unit_CT|P_write_data\(11) & \M2_unit|state.S_CT~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|P_write_data\(11),
	datad => \M2_unit|state.S_CT~regout\,
	combout => \M2_unit|RAM1_write_data[11]~17_combout\);

-- Location: LCCOMB_X36_Y22_N30
\M2_unit|RAM0_write_data[1][9]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM0_write_data[1][9]~12_combout\ = (\SRAM_unit|SRAM_read_data\(9) & ((\M2_unit|state.S_FS~regout\) # (\M2_unit|state.S_CS~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|state.S_FS~regout\,
	datac => \SRAM_unit|SRAM_read_data\(9),
	datad => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|RAM0_write_data[1][9]~12_combout\);

-- Location: LCCOMB_X36_Y22_N0
\M2_unit|RAM0_write_data[1][10]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM0_write_data[1][10]~14_combout\ = (\SRAM_unit|SRAM_read_data\(10) & ((\M2_unit|state.S_FS~regout\) # (\M2_unit|state.S_CS~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|state.S_FS~regout\,
	datac => \SRAM_unit|SRAM_read_data\(10),
	datad => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|RAM0_write_data[1][10]~14_combout\);

-- Location: LCCOMB_X36_Y22_N18
\M2_unit|RAM0_write_data[1][11]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM0_write_data[1][11]~16_combout\ = (\SRAM_unit|SRAM_read_data\(11) & ((\M2_unit|state.S_FS~regout\) # (\M2_unit|state.S_CS~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|state.S_FS~regout\,
	datac => \SRAM_unit|SRAM_read_data\(11),
	datad => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|RAM0_write_data[1][11]~16_combout\);

-- Location: LCCOMB_X36_Y22_N28
\M2_unit|RAM0_write_data[1][12]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM0_write_data[1][12]~18_combout\ = (\SRAM_unit|SRAM_read_data\(12) & ((\M2_unit|state.S_FS~regout\) # (\M2_unit|state.S_CS~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|state.S_FS~regout\,
	datac => \SRAM_unit|SRAM_read_data\(12),
	datad => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|RAM0_write_data[1][12]~18_combout\);

-- Location: LCCOMB_X36_Y22_N22
\M2_unit|RAM0_write_data[1][13]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM0_write_data[1][13]~20_combout\ = (\SRAM_unit|SRAM_read_data\(13) & ((\M2_unit|state.S_FS~regout\) # (\M2_unit|state.S_CS~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|state.S_FS~regout\,
	datac => \SRAM_unit|SRAM_read_data\(13),
	datad => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|RAM0_write_data[1][13]~20_combout\);

-- Location: LCCOMB_X36_Y22_N24
\M2_unit|RAM0_write_data[1][14]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM0_write_data[1][14]~22_combout\ = (\SRAM_unit|SRAM_read_data\(14) & ((\M2_unit|state.S_FS~regout\) # (\M2_unit|state.S_CS~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|state.S_FS~regout\,
	datac => \SRAM_unit|SRAM_read_data\(14),
	datad => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|RAM0_write_data[1][14]~22_combout\);

-- Location: LCCOMB_X36_Y22_N26
\M2_unit|RAM0_write_data[1][23]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM0_write_data[1][23]~1_combout\ = (\SRAM_unit|SRAM_read_data\(15) & ((\M2_unit|state.S_FS~regout\) # (\M2_unit|state.S_CS~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|state.S_FS~regout\,
	datac => \SRAM_unit|SRAM_read_data\(15),
	datad => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|RAM0_write_data[1][23]~1_combout\);

-- Location: LCCOMB_X42_Y19_N18
\M2_unit|RAM1_write_data[21]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM1_write_data[21]~3_combout\ = (\M2_unit|MM_unit_CT|P_write_data\(21) & \M2_unit|state.S_CT~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|P_write_data\(21),
	datad => \M2_unit|state.S_CT~regout\,
	combout => \M2_unit|RAM1_write_data[21]~3_combout\);

-- Location: LCCOMB_X41_Y11_N2
\M2_unit|MM_unit_CS|product~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~109_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~18_combout\)) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add3~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~18_combout\,
	datac => \M2_unit|MM_unit_CS|Add3~54_combout\,
	datad => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	combout => \M2_unit|MM_unit_CS|product~109_combout\);

-- Location: LCFF_X41_Y11_N3
\M2_unit|MM_unit_CS|product[3][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~109_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[3][27]~regout\);

-- Location: LCCOMB_X43_Y16_N18
\M2_unit|MM_CT_RAM2_read_data[0][0]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[0][0]~32_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(0),
	combout => \M2_unit|MM_CT_RAM2_read_data[0][0]~32_combout\);

-- Location: LCCOMB_X43_Y16_N28
\M2_unit|MM_CT_RAM2_read_data[0][1]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[0][1]~33_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(1),
	combout => \M2_unit|MM_CT_RAM2_read_data[0][1]~33_combout\);

-- Location: LCCOMB_X43_Y16_N6
\M2_unit|MM_CT_RAM2_read_data[0][2]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[0][2]~34_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(2),
	combout => \M2_unit|MM_CT_RAM2_read_data[0][2]~34_combout\);

-- Location: LCCOMB_X35_Y19_N0
\M2_unit|MM_CT_RAM2_read_data[0][3]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[0][3]~35_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(3),
	combout => \M2_unit|MM_CT_RAM2_read_data[0][3]~35_combout\);

-- Location: LCCOMB_X43_Y16_N8
\M2_unit|MM_CT_RAM2_read_data[0][4]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[0][4]~36_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(4),
	combout => \M2_unit|MM_CT_RAM2_read_data[0][4]~36_combout\);

-- Location: LCCOMB_X43_Y16_N2
\M2_unit|MM_CT_RAM2_read_data[0][5]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[0][5]~37_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(5),
	combout => \M2_unit|MM_CT_RAM2_read_data[0][5]~37_combout\);

-- Location: LCCOMB_X35_Y19_N2
\M2_unit|MM_CT_RAM2_read_data[0][6]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[0][6]~38_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(6),
	combout => \M2_unit|MM_CT_RAM2_read_data[0][6]~38_combout\);

-- Location: LCCOMB_X47_Y16_N16
\M2_unit|MM_CT_RAM2_read_data[0][7]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[0][7]~39_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(7),
	combout => \M2_unit|MM_CT_RAM2_read_data[0][7]~39_combout\);

-- Location: LCCOMB_X47_Y16_N10
\M2_unit|MM_CT_RAM2_read_data[0][8]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[0][8]~40_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(8),
	combout => \M2_unit|MM_CT_RAM2_read_data[0][8]~40_combout\);

-- Location: LCCOMB_X47_Y16_N28
\M2_unit|MM_CT_RAM2_read_data[0][9]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[0][9]~41_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(9),
	combout => \M2_unit|MM_CT_RAM2_read_data[0][9]~41_combout\);

-- Location: LCCOMB_X47_Y16_N14
\M2_unit|MM_CT_RAM2_read_data[0][10]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[0][10]~42_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(10),
	combout => \M2_unit|MM_CT_RAM2_read_data[0][10]~42_combout\);

-- Location: LCCOMB_X47_Y16_N24
\M2_unit|MM_CT_RAM2_read_data[0][11]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[0][11]~43_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(11),
	combout => \M2_unit|MM_CT_RAM2_read_data[0][11]~43_combout\);

-- Location: LCCOMB_X43_Y16_N12
\M2_unit|MM_CT_RAM2_read_data[0][12]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[0][12]~44_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(12),
	combout => \M2_unit|MM_CT_RAM2_read_data[0][12]~44_combout\);

-- Location: LCCOMB_X47_Y16_N26
\M2_unit|MM_CT_RAM2_read_data[0][13]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[0][13]~45_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|state.S_CT~regout\,
	datac => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(13),
	combout => \M2_unit|MM_CT_RAM2_read_data[0][13]~45_combout\);

-- Location: LCCOMB_X47_Y16_N4
\M2_unit|MM_CT_RAM2_read_data[0][14]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[0][14]~46_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|state.S_CT~regout\,
	datac => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(14),
	combout => \M2_unit|MM_CT_RAM2_read_data[0][14]~46_combout\);

-- Location: LCCOMB_X47_Y16_N6
\M2_unit|MM_CT_RAM2_read_data[0][15]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[0][15]~47_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(15),
	combout => \M2_unit|MM_CT_RAM2_read_data[0][15]~47_combout\);

-- Location: M4K_X26_Y19
\M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080002000080002000040001000040001000080002000080002000040001000040001000080002000080002000040001000040001000080002000080002000040001000040001000080002000080002000040001000040001000080002000080002000040001000040001000080002000080002000040001000040001000080002000080002000040001000040001",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dual_port_RAM1.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Milestone_2:M2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 128,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 7,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 127,
	port_b_logical_ram_depth => 128,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \M2_unit|RAM1_write_enable~0_combout\,
	portbrewe => GND,
	clk0 => \CLOCK_50_I~clkctrl_outclk\,
	portadatain => \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portbdatain => \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\,
	portaaddr => \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X35_Y19_N14
\M2_unit|MM_CS_RAM1_read_data[23]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM1_read_data[23]~5_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(23),
	combout => \M2_unit|MM_CS_RAM1_read_data[23]~5_combout\);

-- Location: LCCOMB_X35_Y19_N24
\M2_unit|MM_CS_RAM1_read_data[24]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM1_read_data[24]~6_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CS~regout\,
	datac => \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(24),
	combout => \M2_unit|MM_CS_RAM1_read_data[24]~6_combout\);

-- Location: LCCOMB_X35_Y19_N18
\M2_unit|MM_CS_RAM1_read_data[25]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM1_read_data[25]~7_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CS~regout\,
	datac => \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(25),
	combout => \M2_unit|MM_CS_RAM1_read_data[25]~7_combout\);

-- Location: LCCOMB_X25_Y19_N16
\M2_unit|MM_CS_RAM1_read_data[26]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM1_read_data[26]~8_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(26),
	combout => \M2_unit|MM_CS_RAM1_read_data[26]~8_combout\);

-- Location: LCCOMB_X34_Y19_N16
\M2_unit|MM_CS_RAM1_read_data[27]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM1_read_data[27]~9_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(27),
	combout => \M2_unit|MM_CS_RAM1_read_data[27]~9_combout\);

-- Location: LCCOMB_X35_Y19_N4
\M2_unit|MM_CS_RAM1_read_data[28]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM1_read_data[28]~10_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(28),
	combout => \M2_unit|MM_CS_RAM1_read_data[28]~10_combout\);

-- Location: LCCOMB_X35_Y19_N6
\M2_unit|MM_CS_RAM1_read_data[29]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM1_read_data[29]~11_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CS~regout\,
	datac => \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(29),
	combout => \M2_unit|MM_CS_RAM1_read_data[29]~11_combout\);

-- Location: LCCOMB_X35_Y19_N8
\M2_unit|MM_CS_RAM1_read_data[30]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM1_read_data[30]~12_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(30),
	combout => \M2_unit|MM_CS_RAM1_read_data[30]~12_combout\);

-- Location: LCCOMB_X35_Y19_N26
\M2_unit|MM_CS_RAM1_read_data[31]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM1_read_data[31]~13_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CS~regout\,
	datac => \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(31),
	combout => \M2_unit|MM_CS_RAM1_read_data[31]~13_combout\);

-- Location: LCCOMB_X40_Y14_N26
\M2_unit|MM_CS_RAM2_read_data[0][16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[0][16]~16_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(16),
	combout => \M2_unit|MM_CS_RAM2_read_data[0][16]~16_combout\);

-- Location: LCCOMB_X38_Y13_N24
\M2_unit|MM_CS_RAM2_read_data[0][17]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[0][17]~17_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(17),
	combout => \M2_unit|MM_CS_RAM2_read_data[0][17]~17_combout\);

-- Location: DSPMULT_X39_Y8_N0
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	dataa => \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3_DATAA_bus\,
	datab => \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: LCCOMB_X44_Y16_N8
\M2_unit|MM_CS_RAM2_read_data[1][0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[1][0]~0_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(0),
	combout => \M2_unit|MM_CS_RAM2_read_data[1][0]~0_combout\);

-- Location: LCCOMB_X40_Y16_N4
\M2_unit|MM_CS_RAM2_read_data[1][1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[1][1]~1_combout\ = (\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(1) & \M2_unit|state.S_CS~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(1),
	datac => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|MM_CS_RAM2_read_data[1][1]~1_combout\);

-- Location: DSPMULT_X39_Y20_N0
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	dataa => \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3_DATAA_bus\,
	datab => \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: LCCOMB_X35_Y13_N24
\M2_unit|MM_CT_RAM2_read_data[1][18]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[1][18]~50_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(18),
	combout => \M2_unit|MM_CT_RAM2_read_data[1][18]~50_combout\);

-- Location: LCCOMB_X35_Y13_N10
\M2_unit|MM_CT_RAM2_read_data[1][19]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[1][19]~51_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CT~regout\,
	datac => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(19),
	combout => \M2_unit|MM_CT_RAM2_read_data[1][19]~51_combout\);

-- Location: LCCOMB_X35_Y13_N20
\M2_unit|MM_CT_RAM2_read_data[1][20]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[1][20]~52_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(20),
	combout => \M2_unit|MM_CT_RAM2_read_data[1][20]~52_combout\);

-- Location: LCCOMB_X35_Y13_N14
\M2_unit|MM_CT_RAM2_read_data[1][21]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[1][21]~53_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CT~regout\,
	datac => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(21),
	combout => \M2_unit|MM_CT_RAM2_read_data[1][21]~53_combout\);

-- Location: LCCOMB_X35_Y13_N0
\M2_unit|MM_CT_RAM2_read_data[1][22]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[1][22]~54_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CT~regout\,
	datac => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(22),
	combout => \M2_unit|MM_CT_RAM2_read_data[1][22]~54_combout\);

-- Location: LCCOMB_X35_Y13_N2
\M2_unit|MM_CT_RAM2_read_data[1][23]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[1][23]~55_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CT~regout\,
	datac => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(23),
	combout => \M2_unit|MM_CT_RAM2_read_data[1][23]~55_combout\);

-- Location: LCCOMB_X35_Y13_N12
\M2_unit|MM_CT_RAM2_read_data[1][24]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[1][24]~56_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(24),
	combout => \M2_unit|MM_CT_RAM2_read_data[1][24]~56_combout\);

-- Location: LCCOMB_X35_Y13_N30
\M2_unit|MM_CT_RAM2_read_data[1][25]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[1][25]~57_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CT~regout\,
	datac => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(25),
	combout => \M2_unit|MM_CT_RAM2_read_data[1][25]~57_combout\);

-- Location: LCCOMB_X27_Y13_N6
\M2_unit|MM_CT_RAM2_read_data[1][26]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[1][26]~58_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|state.S_CT~regout\,
	datac => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(26),
	combout => \M2_unit|MM_CT_RAM2_read_data[1][26]~58_combout\);

-- Location: LCCOMB_X38_Y14_N30
\M2_unit|MM_CT_RAM2_read_data[1][27]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[1][27]~59_combout\ = (\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(27) & \M2_unit|state.S_CT~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(27),
	datad => \M2_unit|state.S_CT~regout\,
	combout => \M2_unit|MM_CT_RAM2_read_data[1][27]~59_combout\);

-- Location: LCCOMB_X38_Y14_N0
\M2_unit|MM_CT_RAM2_read_data[1][28]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[1][28]~60_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(28),
	combout => \M2_unit|MM_CT_RAM2_read_data[1][28]~60_combout\);

-- Location: LCCOMB_X38_Y14_N10
\M2_unit|MM_CT_RAM2_read_data[1][29]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[1][29]~61_combout\ = (\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(29) & \M2_unit|state.S_CT~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(29),
	datad => \M2_unit|state.S_CT~regout\,
	combout => \M2_unit|MM_CT_RAM2_read_data[1][29]~61_combout\);

-- Location: LCCOMB_X38_Y14_N20
\M2_unit|MM_CT_RAM2_read_data[1][30]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[1][30]~62_combout\ = (\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(30) & \M2_unit|state.S_CT~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(30),
	datad => \M2_unit|state.S_CT~regout\,
	combout => \M2_unit|MM_CT_RAM2_read_data[1][30]~62_combout\);

-- Location: LCCOMB_X38_Y14_N22
\M2_unit|MM_CT_RAM2_read_data[1][31]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[1][31]~63_combout\ = (\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(31) & \M2_unit|state.S_CT~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(31),
	datad => \M2_unit|state.S_CT~regout\,
	combout => \M2_unit|MM_CT_RAM2_read_data[1][31]~63_combout\);

-- Location: LCCOMB_X38_Y18_N16
\M2_unit|MM_CT_RAM0_read_data[25]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM0_read_data[25]~7_combout\ = (\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(25) & \M2_unit|state.S_CT~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(25),
	datad => \M2_unit|state.S_CT~regout\,
	combout => \M2_unit|MM_CT_RAM0_read_data[25]~7_combout\);

-- Location: LCCOMB_X36_Y22_N14
\M2_unit|RAM0_write_data[1][1]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM0_write_data[1][1]~27_combout\ = (\SRAM_unit|SRAM_read_data\(1) & ((\M2_unit|state.S_FS~regout\) # (\M2_unit|state.S_CS~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|state.S_FS~regout\,
	datac => \SRAM_unit|SRAM_read_data\(1),
	datad => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|RAM0_write_data[1][1]~27_combout\);

-- Location: LCCOMB_X36_Y22_N16
\M2_unit|RAM0_write_data[1][2]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM0_write_data[1][2]~29_combout\ = (\SRAM_unit|SRAM_read_data\(2) & ((\M2_unit|state.S_FS~regout\) # (\M2_unit|state.S_CS~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|state.S_FS~regout\,
	datac => \SRAM_unit|SRAM_read_data\(2),
	datad => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|RAM0_write_data[1][2]~29_combout\);

-- Location: LCCOMB_X36_Y22_N2
\M2_unit|RAM0_write_data[1][3]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM0_write_data[1][3]~31_combout\ = (\SRAM_unit|SRAM_read_data\(3) & ((\M2_unit|state.S_FS~regout\) # (\M2_unit|state.S_CS~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|state.S_FS~regout\,
	datac => \SRAM_unit|SRAM_read_data\(3),
	datad => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|RAM0_write_data[1][3]~31_combout\);

-- Location: LCCOMB_X44_Y16_N24
\M2_unit|RAM0_write_data[1][4]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM0_write_data[1][4]~33_combout\ = (\SRAM_unit|SRAM_read_data\(4) & ((\M2_unit|state.S_CS~regout\) # (\M2_unit|state.S_FS~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CS~regout\,
	datac => \SRAM_unit|SRAM_read_data\(4),
	datad => \M2_unit|state.S_FS~regout\,
	combout => \M2_unit|RAM0_write_data[1][4]~33_combout\);

-- Location: LCCOMB_X44_Y16_N26
\M2_unit|RAM0_write_data[1][5]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM0_write_data[1][5]~35_combout\ = (\SRAM_unit|SRAM_read_data\(5) & ((\M2_unit|state.S_CS~regout\) # (\M2_unit|state.S_FS~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CS~regout\,
	datac => \SRAM_unit|SRAM_read_data\(5),
	datad => \M2_unit|state.S_FS~regout\,
	combout => \M2_unit|RAM0_write_data[1][5]~35_combout\);

-- Location: LCCOMB_X44_Y16_N12
\M2_unit|RAM0_write_data[1][6]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM0_write_data[1][6]~37_combout\ = (\SRAM_unit|SRAM_read_data\(6) & ((\M2_unit|state.S_CS~regout\) # (\M2_unit|state.S_FS~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CS~regout\,
	datac => \SRAM_unit|SRAM_read_data\(6),
	datad => \M2_unit|state.S_FS~regout\,
	combout => \M2_unit|RAM0_write_data[1][6]~37_combout\);

-- Location: LCCOMB_X44_Y16_N6
\M2_unit|RAM0_write_data[1][7]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM0_write_data[1][7]~39_combout\ = (\SRAM_unit|SRAM_read_data\(7) & ((\M2_unit|state.S_CS~regout\) # (\M2_unit|state.S_FS~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CS~regout\,
	datac => \SRAM_unit|SRAM_read_data\(7),
	datad => \M2_unit|state.S_FS~regout\,
	combout => \M2_unit|RAM0_write_data[1][7]~39_combout\);

-- Location: M4K_X52_Y14
\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dual_port_RAM0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Milestone_2:M2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 14,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 128,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 7,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 14,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 127,
	port_b_logical_ram_depth => 128,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \M2_unit|RAM0_write_enable[0]~0_combout\,
	portbrewe => \M2_unit|RAM0_write_enable[1]~1_combout\,
	clk0 => \CLOCK_50_I~clkctrl_outclk\,
	portadatain => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portbdatain => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\,
	portaaddr => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\,
	portbdataout => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y18_N26
\M2_unit|MM_CT_RAM0_read_data[26]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM0_read_data[26]~8_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CT~regout\,
	datac => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(26),
	combout => \M2_unit|MM_CT_RAM0_read_data[26]~8_combout\);

-- Location: LCCOMB_X38_Y18_N12
\M2_unit|MM_CT_RAM0_read_data[27]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM0_read_data[27]~9_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(27),
	combout => \M2_unit|MM_CT_RAM0_read_data[27]~9_combout\);

-- Location: LCCOMB_X38_Y18_N14
\M2_unit|MM_CT_RAM0_read_data[28]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM0_read_data[28]~10_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(28),
	combout => \M2_unit|MM_CT_RAM0_read_data[28]~10_combout\);

-- Location: LCCOMB_X38_Y18_N0
\M2_unit|MM_CT_RAM0_read_data[29]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM0_read_data[29]~11_combout\ = (\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(29) & \M2_unit|state.S_CT~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(29),
	datad => \M2_unit|state.S_CT~regout\,
	combout => \M2_unit|MM_CT_RAM0_read_data[29]~11_combout\);

-- Location: LCCOMB_X38_Y18_N2
\M2_unit|MM_CT_RAM0_read_data[30]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM0_read_data[30]~12_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(30),
	combout => \M2_unit|MM_CT_RAM0_read_data[30]~12_combout\);

-- Location: LCCOMB_X38_Y18_N20
\M2_unit|MM_CT_RAM0_read_data[31]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM0_read_data[31]~13_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(31),
	combout => \M2_unit|MM_CT_RAM0_read_data[31]~13_combout\);

-- Location: LCCOMB_X40_Y14_N6
\M2_unit|MM_CT_RAM2_read_data[1][16]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[1][16]~48_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(16),
	combout => \M2_unit|MM_CT_RAM2_read_data[1][16]~48_combout\);

-- Location: LCCOMB_X38_Y13_N22
\M2_unit|MM_CT_RAM2_read_data[1][17]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[1][17]~49_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(17),
	combout => \M2_unit|MM_CT_RAM2_read_data[1][17]~49_combout\);

-- Location: DSPMULT_X39_Y21_N0
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	dataa => \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3_DATAA_bus\,
	datab => \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: LCCOMB_X38_Y14_N6
\M2_unit|MM_CT_RAM0_read_data[13]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM0_read_data[13]~27_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(13),
	combout => \M2_unit|MM_CT_RAM0_read_data[13]~27_combout\);

-- Location: LCCOMB_X38_Y14_N16
\M2_unit|MM_CT_RAM0_read_data[14]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM0_read_data[14]~28_combout\ = (\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(14) & \M2_unit|state.S_CT~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(14),
	datad => \M2_unit|state.S_CT~regout\,
	combout => \M2_unit|MM_CT_RAM0_read_data[14]~28_combout\);

-- Location: LCCOMB_X38_Y14_N26
\M2_unit|MM_CT_RAM0_read_data[15]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM0_read_data[15]~29_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(15),
	combout => \M2_unit|MM_CT_RAM0_read_data[15]~29_combout\);

-- Location: LCCOMB_X38_Y14_N12
\M2_unit|MM_CT_RAM0_read_data[16]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM0_read_data[16]~30_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(16),
	combout => \M2_unit|MM_CT_RAM0_read_data[16]~30_combout\);

-- Location: LCCOMB_X43_Y16_N22
\M2_unit|MM_CT_RAM0_read_data[17]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM0_read_data[17]~31_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CT~regout\,
	datac => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(17),
	combout => \M2_unit|MM_CT_RAM0_read_data[17]~31_combout\);

-- Location: DSPMULT_X39_Y14_N0
\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => VCC,
	dataa => \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1_DATAA_bus\,
	datab => \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X42_Y17_N4
\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~0_combout\ = (\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~dataout\ & (\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT18\ $ (VCC))) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~dataout\ 
-- & (\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT18\ & VCC))
-- \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~1\ = CARRY((\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~dataout\ & \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~dataout\,
	datab => \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT18\,
	datad => VCC,
	combout => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~0_combout\,
	cout => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~1\);

-- Location: LCCOMB_X42_Y17_N6
\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~2_combout\ = (\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT19\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT1\ & (\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~1\ & VCC)) # 
-- (!\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT1\ & (!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~1\)))) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT19\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT1\ & 
-- (!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~1\)) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT1\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~1\) # (GND)))))
-- \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~3\ = CARRY((\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT19\ & (!\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT1\ & !\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~1\)) # 
-- (!\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT19\ & ((!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~1\) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT19\,
	datab => \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT1\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~1\,
	combout => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~2_combout\,
	cout => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~3\);

-- Location: LCCOMB_X42_Y17_N8
\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~4_combout\ = ((\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT2\ $ (\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT20\ $ (!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~3\)))) # (GND)
-- \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~5\ = CARRY((\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT2\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT20\) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~3\))) # 
-- (!\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT2\ & (\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT20\ & !\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT2\,
	datab => \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT20\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~3\,
	combout => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~4_combout\,
	cout => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~5\);

-- Location: LCCOMB_X42_Y17_N10
\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~6_combout\ = (\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT3\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT21\ & (\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~5\ & VCC)) # 
-- (!\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT21\ & (!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~5\)))) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT3\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT21\ & 
-- (!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~5\)) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT21\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~5\) # (GND)))))
-- \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~7\ = CARRY((\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT3\ & (!\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT21\ & !\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~5\)) # 
-- (!\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT3\ & ((!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~5\) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT3\,
	datab => \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT21\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~5\,
	combout => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~6_combout\,
	cout => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~7\);

-- Location: LCCOMB_X42_Y17_N12
\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~8_combout\ = ((\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT22\ $ (\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT4\ $ (!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~7\)))) # (GND)
-- \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~9\ = CARRY((\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT22\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT4\) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~7\))) # 
-- (!\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT22\ & (\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT4\ & !\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT22\,
	datab => \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT4\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~7\,
	combout => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~8_combout\,
	cout => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~9\);

-- Location: LCCOMB_X42_Y17_N14
\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~10_combout\ = (\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT23\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT5\ & (\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~9\ & VCC)) # 
-- (!\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT5\ & (!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~9\)))) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT23\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT5\ & 
-- (!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~9\)) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT5\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~9\) # (GND)))))
-- \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~11\ = CARRY((\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT23\ & (!\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT5\ & !\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~9\)) # 
-- (!\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT23\ & ((!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~9\) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT23\,
	datab => \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT5\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~9\,
	combout => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~10_combout\,
	cout => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~11\);

-- Location: LCCOMB_X42_Y17_N16
\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~12_combout\ = ((\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT24\ $ (\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT6\ $ (!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~11\)))) # (GND)
-- \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~13\ = CARRY((\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT24\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT6\) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~11\))) # 
-- (!\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT24\ & (\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT6\ & !\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT24\,
	datab => \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT6\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~11\,
	combout => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~12_combout\,
	cout => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~13\);

-- Location: LCCOMB_X42_Y17_N18
\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~14_combout\ = (\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT25\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT7\ & (\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~13\ & VCC)) # 
-- (!\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT7\ & (!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~13\)))) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT25\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT7\ & 
-- (!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~13\)) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT7\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~13\) # (GND)))))
-- \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~15\ = CARRY((\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT25\ & (!\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT7\ & !\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~13\)) # 
-- (!\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT25\ & ((!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~13\) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT25\,
	datab => \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT7\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~13\,
	combout => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~14_combout\,
	cout => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~15\);

-- Location: LCCOMB_X43_Y18_N0
\M2_unit|MM_unit_CT|Add2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add2~0_combout\ = (\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(0) & (\M2_unit|MM_unit_CT|product[2][0]~regout\ $ (VCC))) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(0) & (\M2_unit|MM_unit_CT|product[2][0]~regout\ & VCC))
-- \M2_unit|MM_unit_CT|Add2~1\ = CARRY((\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(0) & \M2_unit|MM_unit_CT|product[2][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(0),
	datab => \M2_unit|MM_unit_CT|product[2][0]~regout\,
	datad => VCC,
	combout => \M2_unit|MM_unit_CT|Add2~0_combout\,
	cout => \M2_unit|MM_unit_CT|Add2~1\);

-- Location: LCCOMB_X41_Y17_N22
\M2_unit|MM_unit_CT|product~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~107_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(0)))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Add2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Add2~0_combout\,
	datad => \M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(0),
	combout => \M2_unit|MM_unit_CT|product~107_combout\);

-- Location: LCFF_X41_Y17_N23
\M2_unit|MM_unit_CT|product[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~107_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[2][0]~regout\);

-- Location: LCCOMB_X43_Y18_N4
\M2_unit|MM_unit_CT|Add2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add2~4_combout\ = ((\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(2) $ (\M2_unit|MM_unit_CT|product[2][2]~regout\ $ (!\M2_unit|MM_unit_CT|Add2~3\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add2~5\ = CARRY((\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(2) & ((\M2_unit|MM_unit_CT|product[2][2]~regout\) # (!\M2_unit|MM_unit_CT|Add2~3\))) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(2) & 
-- (\M2_unit|MM_unit_CT|product[2][2]~regout\ & !\M2_unit|MM_unit_CT|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(2),
	datab => \M2_unit|MM_unit_CT|product[2][2]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add2~3\,
	combout => \M2_unit|MM_unit_CT|Add2~4_combout\,
	cout => \M2_unit|MM_unit_CT|Add2~5\);

-- Location: LCCOMB_X41_Y17_N18
\M2_unit|MM_unit_CT|product~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~105_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(2)))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Add2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Add2~4_combout\,
	datad => \M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(2),
	combout => \M2_unit|MM_unit_CT|product~105_combout\);

-- Location: LCFF_X41_Y17_N19
\M2_unit|MM_unit_CT|product[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~105_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[2][2]~regout\);

-- Location: LCCOMB_X43_Y18_N6
\M2_unit|MM_unit_CT|Add2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add2~6_combout\ = (\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(3) & ((\M2_unit|MM_unit_CT|product[2][3]~regout\ & (\M2_unit|MM_unit_CT|Add2~5\ & VCC)) # (!\M2_unit|MM_unit_CT|product[2][3]~regout\ & 
-- (!\M2_unit|MM_unit_CT|Add2~5\)))) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(3) & ((\M2_unit|MM_unit_CT|product[2][3]~regout\ & (!\M2_unit|MM_unit_CT|Add2~5\)) # (!\M2_unit|MM_unit_CT|product[2][3]~regout\ & ((\M2_unit|MM_unit_CT|Add2~5\) # 
-- (GND)))))
-- \M2_unit|MM_unit_CT|Add2~7\ = CARRY((\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(3) & (!\M2_unit|MM_unit_CT|product[2][3]~regout\ & !\M2_unit|MM_unit_CT|Add2~5\)) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(3) & ((!\M2_unit|MM_unit_CT|Add2~5\) 
-- # (!\M2_unit|MM_unit_CT|product[2][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(3),
	datab => \M2_unit|MM_unit_CT|product[2][3]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add2~5\,
	combout => \M2_unit|MM_unit_CT|Add2~6_combout\,
	cout => \M2_unit|MM_unit_CT|Add2~7\);

-- Location: LCCOMB_X41_Y17_N0
\M2_unit|MM_unit_CT|product~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~104_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(3))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(3),
	datad => \M2_unit|MM_unit_CT|Add2~6_combout\,
	combout => \M2_unit|MM_unit_CT|product~104_combout\);

-- Location: LCFF_X41_Y17_N1
\M2_unit|MM_unit_CT|product[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~104_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[2][3]~regout\);

-- Location: LCCOMB_X43_Y18_N8
\M2_unit|MM_unit_CT|Add2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add2~8_combout\ = ((\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(4) $ (\M2_unit|MM_unit_CT|product[2][4]~regout\ $ (!\M2_unit|MM_unit_CT|Add2~7\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add2~9\ = CARRY((\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(4) & ((\M2_unit|MM_unit_CT|product[2][4]~regout\) # (!\M2_unit|MM_unit_CT|Add2~7\))) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(4) & 
-- (\M2_unit|MM_unit_CT|product[2][4]~regout\ & !\M2_unit|MM_unit_CT|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(4),
	datab => \M2_unit|MM_unit_CT|product[2][4]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add2~7\,
	combout => \M2_unit|MM_unit_CT|Add2~8_combout\,
	cout => \M2_unit|MM_unit_CT|Add2~9\);

-- Location: LCCOMB_X42_Y18_N16
\M2_unit|MM_unit_CT|product~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~103_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(4)))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Add2~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Add2~8_combout\,
	datad => \M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(4),
	combout => \M2_unit|MM_unit_CT|product~103_combout\);

-- Location: LCFF_X42_Y18_N17
\M2_unit|MM_unit_CT|product[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~103_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[2][4]~regout\);

-- Location: LCCOMB_X43_Y18_N12
\M2_unit|MM_unit_CT|Add2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add2~12_combout\ = ((\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(6) $ (\M2_unit|MM_unit_CT|product[2][6]~regout\ $ (!\M2_unit|MM_unit_CT|Add2~11\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add2~13\ = CARRY((\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(6) & ((\M2_unit|MM_unit_CT|product[2][6]~regout\) # (!\M2_unit|MM_unit_CT|Add2~11\))) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(6) & 
-- (\M2_unit|MM_unit_CT|product[2][6]~regout\ & !\M2_unit|MM_unit_CT|Add2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(6),
	datab => \M2_unit|MM_unit_CT|product[2][6]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add2~11\,
	combout => \M2_unit|MM_unit_CT|Add2~12_combout\,
	cout => \M2_unit|MM_unit_CT|Add2~13\);

-- Location: LCCOMB_X42_Y18_N4
\M2_unit|MM_unit_CT|product~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~101_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(6)))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Add2~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Add2~12_combout\,
	datad => \M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(6),
	combout => \M2_unit|MM_unit_CT|product~101_combout\);

-- Location: LCFF_X42_Y18_N5
\M2_unit|MM_unit_CT|product[2][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~101_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[2][6]~regout\);

-- Location: LCCOMB_X43_Y18_N16
\M2_unit|MM_unit_CT|Add2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add2~16_combout\ = ((\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(8) $ (\M2_unit|MM_unit_CT|product[2][8]~regout\ $ (!\M2_unit|MM_unit_CT|Add2~15\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add2~17\ = CARRY((\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(8) & ((\M2_unit|MM_unit_CT|product[2][8]~regout\) # (!\M2_unit|MM_unit_CT|Add2~15\))) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(8) & 
-- (\M2_unit|MM_unit_CT|product[2][8]~regout\ & !\M2_unit|MM_unit_CT|Add2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(8),
	datab => \M2_unit|MM_unit_CT|product[2][8]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add2~15\,
	combout => \M2_unit|MM_unit_CT|Add2~16_combout\,
	cout => \M2_unit|MM_unit_CT|Add2~17\);

-- Location: LCCOMB_X42_Y18_N0
\M2_unit|MM_unit_CT|product~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~99_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(8))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add2~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(8),
	datac => \M2_unit|MM_unit_CT|Add2~16_combout\,
	datad => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	combout => \M2_unit|MM_unit_CT|product~99_combout\);

-- Location: LCFF_X42_Y18_N1
\M2_unit|MM_unit_CT|product[2][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~99_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[2][8]~regout\);

-- Location: LCCOMB_X43_Y18_N18
\M2_unit|MM_unit_CT|Add2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add2~18_combout\ = (\M2_unit|MM_unit_CT|product[2][9]~regout\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(9) & (\M2_unit|MM_unit_CT|Add2~17\ & VCC)) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(9) & 
-- (!\M2_unit|MM_unit_CT|Add2~17\)))) # (!\M2_unit|MM_unit_CT|product[2][9]~regout\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(9) & (!\M2_unit|MM_unit_CT|Add2~17\)) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(9) & 
-- ((\M2_unit|MM_unit_CT|Add2~17\) # (GND)))))
-- \M2_unit|MM_unit_CT|Add2~19\ = CARRY((\M2_unit|MM_unit_CT|product[2][9]~regout\ & (!\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(9) & !\M2_unit|MM_unit_CT|Add2~17\)) # (!\M2_unit|MM_unit_CT|product[2][9]~regout\ & ((!\M2_unit|MM_unit_CT|Add2~17\) # 
-- (!\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[2][9]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(9),
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add2~17\,
	combout => \M2_unit|MM_unit_CT|Add2~18_combout\,
	cout => \M2_unit|MM_unit_CT|Add2~19\);

-- Location: LCCOMB_X43_Y18_N20
\M2_unit|MM_unit_CT|Add2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add2~20_combout\ = ((\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(10) $ (\M2_unit|MM_unit_CT|product[2][10]~regout\ $ (!\M2_unit|MM_unit_CT|Add2~19\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add2~21\ = CARRY((\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(10) & ((\M2_unit|MM_unit_CT|product[2][10]~regout\) # (!\M2_unit|MM_unit_CT|Add2~19\))) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(10) & 
-- (\M2_unit|MM_unit_CT|product[2][10]~regout\ & !\M2_unit|MM_unit_CT|Add2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(10),
	datab => \M2_unit|MM_unit_CT|product[2][10]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add2~19\,
	combout => \M2_unit|MM_unit_CT|Add2~20_combout\,
	cout => \M2_unit|MM_unit_CT|Add2~21\);

-- Location: LCCOMB_X42_Y18_N12
\M2_unit|MM_unit_CT|product~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~97_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(10))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add2~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(10),
	datad => \M2_unit|MM_unit_CT|Add2~20_combout\,
	combout => \M2_unit|MM_unit_CT|product~97_combout\);

-- Location: LCFF_X42_Y18_N13
\M2_unit|MM_unit_CT|product[2][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~97_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[2][10]~regout\);

-- Location: LCCOMB_X43_Y18_N22
\M2_unit|MM_unit_CT|Add2~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add2~22_combout\ = (\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(11) & ((\M2_unit|MM_unit_CT|product[2][11]~regout\ & (\M2_unit|MM_unit_CT|Add2~21\ & VCC)) # (!\M2_unit|MM_unit_CT|product[2][11]~regout\ & 
-- (!\M2_unit|MM_unit_CT|Add2~21\)))) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(11) & ((\M2_unit|MM_unit_CT|product[2][11]~regout\ & (!\M2_unit|MM_unit_CT|Add2~21\)) # (!\M2_unit|MM_unit_CT|product[2][11]~regout\ & ((\M2_unit|MM_unit_CT|Add2~21\) # 
-- (GND)))))
-- \M2_unit|MM_unit_CT|Add2~23\ = CARRY((\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(11) & (!\M2_unit|MM_unit_CT|product[2][11]~regout\ & !\M2_unit|MM_unit_CT|Add2~21\)) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(11) & 
-- ((!\M2_unit|MM_unit_CT|Add2~21\) # (!\M2_unit|MM_unit_CT|product[2][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(11),
	datab => \M2_unit|MM_unit_CT|product[2][11]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add2~21\,
	combout => \M2_unit|MM_unit_CT|Add2~22_combout\,
	cout => \M2_unit|MM_unit_CT|Add2~23\);

-- Location: LCCOMB_X42_Y18_N26
\M2_unit|MM_unit_CT|product~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~96_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(11)))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Add2~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Add2~22_combout\,
	datac => \M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(11),
	datad => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	combout => \M2_unit|MM_unit_CT|product~96_combout\);

-- Location: LCFF_X42_Y18_N27
\M2_unit|MM_unit_CT|product[2][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~96_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[2][11]~regout\);

-- Location: LCCOMB_X43_Y18_N24
\M2_unit|MM_unit_CT|Add2~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add2~24_combout\ = ((\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(12) $ (\M2_unit|MM_unit_CT|product[2][12]~regout\ $ (!\M2_unit|MM_unit_CT|Add2~23\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add2~25\ = CARRY((\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(12) & ((\M2_unit|MM_unit_CT|product[2][12]~regout\) # (!\M2_unit|MM_unit_CT|Add2~23\))) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(12) & 
-- (\M2_unit|MM_unit_CT|product[2][12]~regout\ & !\M2_unit|MM_unit_CT|Add2~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(12),
	datab => \M2_unit|MM_unit_CT|product[2][12]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add2~23\,
	combout => \M2_unit|MM_unit_CT|Add2~24_combout\,
	cout => \M2_unit|MM_unit_CT|Add2~25\);

-- Location: LCCOMB_X42_Y18_N24
\M2_unit|MM_unit_CT|product~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~95_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(12))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add2~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(12),
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CT|Add2~24_combout\,
	combout => \M2_unit|MM_unit_CT|product~95_combout\);

-- Location: LCFF_X42_Y18_N25
\M2_unit|MM_unit_CT|product[2][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~95_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[2][12]~regout\);

-- Location: LCCOMB_X43_Y18_N26
\M2_unit|MM_unit_CT|Add2~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add2~26_combout\ = (\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(13) & ((\M2_unit|MM_unit_CT|product[2][13]~regout\ & (\M2_unit|MM_unit_CT|Add2~25\ & VCC)) # (!\M2_unit|MM_unit_CT|product[2][13]~regout\ & 
-- (!\M2_unit|MM_unit_CT|Add2~25\)))) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(13) & ((\M2_unit|MM_unit_CT|product[2][13]~regout\ & (!\M2_unit|MM_unit_CT|Add2~25\)) # (!\M2_unit|MM_unit_CT|product[2][13]~regout\ & ((\M2_unit|MM_unit_CT|Add2~25\) # 
-- (GND)))))
-- \M2_unit|MM_unit_CT|Add2~27\ = CARRY((\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(13) & (!\M2_unit|MM_unit_CT|product[2][13]~regout\ & !\M2_unit|MM_unit_CT|Add2~25\)) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(13) & 
-- ((!\M2_unit|MM_unit_CT|Add2~25\) # (!\M2_unit|MM_unit_CT|product[2][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(13),
	datab => \M2_unit|MM_unit_CT|product[2][13]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add2~25\,
	combout => \M2_unit|MM_unit_CT|Add2~26_combout\,
	cout => \M2_unit|MM_unit_CT|Add2~27\);

-- Location: LCCOMB_X42_Y18_N6
\M2_unit|MM_unit_CT|product~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~94_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(13)))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Add2~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Add2~26_combout\,
	datad => \M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(13),
	combout => \M2_unit|MM_unit_CT|product~94_combout\);

-- Location: LCFF_X42_Y18_N7
\M2_unit|MM_unit_CT|product[2][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~94_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[2][13]~regout\);

-- Location: LCCOMB_X43_Y18_N28
\M2_unit|MM_unit_CT|Add2~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add2~28_combout\ = ((\M2_unit|MM_unit_CT|product[2][14]~regout\ $ (\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(14) $ (!\M2_unit|MM_unit_CT|Add2~27\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add2~29\ = CARRY((\M2_unit|MM_unit_CT|product[2][14]~regout\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(14)) # (!\M2_unit|MM_unit_CT|Add2~27\))) # (!\M2_unit|MM_unit_CT|product[2][14]~regout\ & 
-- (\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(14) & !\M2_unit|MM_unit_CT|Add2~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[2][14]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(14),
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add2~27\,
	combout => \M2_unit|MM_unit_CT|Add2~28_combout\,
	cout => \M2_unit|MM_unit_CT|Add2~29\);

-- Location: LCCOMB_X43_Y18_N30
\M2_unit|MM_unit_CT|Add2~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add2~30_combout\ = (\M2_unit|MM_unit_CT|product[2][15]~regout\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(15) & (\M2_unit|MM_unit_CT|Add2~29\ & VCC)) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(15) & 
-- (!\M2_unit|MM_unit_CT|Add2~29\)))) # (!\M2_unit|MM_unit_CT|product[2][15]~regout\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(15) & (!\M2_unit|MM_unit_CT|Add2~29\)) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(15) & 
-- ((\M2_unit|MM_unit_CT|Add2~29\) # (GND)))))
-- \M2_unit|MM_unit_CT|Add2~31\ = CARRY((\M2_unit|MM_unit_CT|product[2][15]~regout\ & (!\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(15) & !\M2_unit|MM_unit_CT|Add2~29\)) # (!\M2_unit|MM_unit_CT|product[2][15]~regout\ & ((!\M2_unit|MM_unit_CT|Add2~29\) # 
-- (!\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[2][15]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(15),
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add2~29\,
	combout => \M2_unit|MM_unit_CT|Add2~30_combout\,
	cout => \M2_unit|MM_unit_CT|Add2~31\);

-- Location: LCCOMB_X43_Y17_N0
\M2_unit|MM_unit_CT|Add2~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add2~32_combout\ = ((\M2_unit|MM_unit_CT|product[2][16]~regout\ $ (\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(16) $ (!\M2_unit|MM_unit_CT|Add2~31\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add2~33\ = CARRY((\M2_unit|MM_unit_CT|product[2][16]~regout\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(16)) # (!\M2_unit|MM_unit_CT|Add2~31\))) # (!\M2_unit|MM_unit_CT|product[2][16]~regout\ & 
-- (\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(16) & !\M2_unit|MM_unit_CT|Add2~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[2][16]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(16),
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add2~31\,
	combout => \M2_unit|MM_unit_CT|Add2~32_combout\,
	cout => \M2_unit|MM_unit_CT|Add2~33\);

-- Location: LCCOMB_X43_Y17_N2
\M2_unit|MM_unit_CT|Add2~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add2~34_combout\ = (\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(17) & ((\M2_unit|MM_unit_CT|product[2][17]~regout\ & (\M2_unit|MM_unit_CT|Add2~33\ & VCC)) # (!\M2_unit|MM_unit_CT|product[2][17]~regout\ & 
-- (!\M2_unit|MM_unit_CT|Add2~33\)))) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(17) & ((\M2_unit|MM_unit_CT|product[2][17]~regout\ & (!\M2_unit|MM_unit_CT|Add2~33\)) # (!\M2_unit|MM_unit_CT|product[2][17]~regout\ & ((\M2_unit|MM_unit_CT|Add2~33\) # 
-- (GND)))))
-- \M2_unit|MM_unit_CT|Add2~35\ = CARRY((\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(17) & (!\M2_unit|MM_unit_CT|product[2][17]~regout\ & !\M2_unit|MM_unit_CT|Add2~33\)) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(17) & 
-- ((!\M2_unit|MM_unit_CT|Add2~33\) # (!\M2_unit|MM_unit_CT|product[2][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(17),
	datab => \M2_unit|MM_unit_CT|product[2][17]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add2~33\,
	combout => \M2_unit|MM_unit_CT|Add2~34_combout\,
	cout => \M2_unit|MM_unit_CT|Add2~35\);

-- Location: LCCOMB_X44_Y17_N14
\M2_unit|MM_unit_CT|product~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~90_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(17))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add2~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Mult2|auto_generated|w302w\(17),
	datad => \M2_unit|MM_unit_CT|Add2~34_combout\,
	combout => \M2_unit|MM_unit_CT|product~90_combout\);

-- Location: LCFF_X44_Y17_N15
\M2_unit|MM_unit_CT|product[2][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~90_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[2][17]~regout\);

-- Location: LCCOMB_X43_Y17_N8
\M2_unit|MM_unit_CT|Add2~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add2~40_combout\ = ((\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~4_combout\ $ (\M2_unit|MM_unit_CT|product[2][20]~regout\ $ (!\M2_unit|MM_unit_CT|Add2~39\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add2~41\ = CARRY((\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~4_combout\ & ((\M2_unit|MM_unit_CT|product[2][20]~regout\) # (!\M2_unit|MM_unit_CT|Add2~39\))) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~4_combout\ & 
-- (\M2_unit|MM_unit_CT|product[2][20]~regout\ & !\M2_unit|MM_unit_CT|Add2~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~4_combout\,
	datab => \M2_unit|MM_unit_CT|product[2][20]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add2~39\,
	combout => \M2_unit|MM_unit_CT|Add2~40_combout\,
	cout => \M2_unit|MM_unit_CT|Add2~41\);

-- Location: LCCOMB_X44_Y17_N0
\M2_unit|MM_unit_CT|product~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~87_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~4_combout\)) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add2~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~4_combout\,
	datac => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CT|Add2~40_combout\,
	combout => \M2_unit|MM_unit_CT|product~87_combout\);

-- Location: LCFF_X44_Y17_N1
\M2_unit|MM_unit_CT|product[2][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~87_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[2][20]~regout\);

-- Location: LCCOMB_X43_Y17_N10
\M2_unit|MM_unit_CT|Add2~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add2~42_combout\ = (\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~6_combout\ & ((\M2_unit|MM_unit_CT|product[2][21]~regout\ & (\M2_unit|MM_unit_CT|Add2~41\ & VCC)) # (!\M2_unit|MM_unit_CT|product[2][21]~regout\ & 
-- (!\M2_unit|MM_unit_CT|Add2~41\)))) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~6_combout\ & ((\M2_unit|MM_unit_CT|product[2][21]~regout\ & (!\M2_unit|MM_unit_CT|Add2~41\)) # (!\M2_unit|MM_unit_CT|product[2][21]~regout\ & 
-- ((\M2_unit|MM_unit_CT|Add2~41\) # (GND)))))
-- \M2_unit|MM_unit_CT|Add2~43\ = CARRY((\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~6_combout\ & (!\M2_unit|MM_unit_CT|product[2][21]~regout\ & !\M2_unit|MM_unit_CT|Add2~41\)) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~6_combout\ & 
-- ((!\M2_unit|MM_unit_CT|Add2~41\) # (!\M2_unit|MM_unit_CT|product[2][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~6_combout\,
	datab => \M2_unit|MM_unit_CT|product[2][21]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add2~41\,
	combout => \M2_unit|MM_unit_CT|Add2~42_combout\,
	cout => \M2_unit|MM_unit_CT|Add2~43\);

-- Location: LCCOMB_X44_Y17_N30
\M2_unit|MM_unit_CT|product~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~86_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~6_combout\))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Add2~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Add2~42_combout\,
	datad => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~6_combout\,
	combout => \M2_unit|MM_unit_CT|product~86_combout\);

-- Location: LCFF_X44_Y17_N31
\M2_unit|MM_unit_CT|product[2][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~86_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[2][21]~regout\);

-- Location: LCCOMB_X43_Y17_N12
\M2_unit|MM_unit_CT|Add2~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add2~44_combout\ = ((\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~8_combout\ $ (\M2_unit|MM_unit_CT|product[2][22]~regout\ $ (!\M2_unit|MM_unit_CT|Add2~43\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add2~45\ = CARRY((\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~8_combout\ & ((\M2_unit|MM_unit_CT|product[2][22]~regout\) # (!\M2_unit|MM_unit_CT|Add2~43\))) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~8_combout\ & 
-- (\M2_unit|MM_unit_CT|product[2][22]~regout\ & !\M2_unit|MM_unit_CT|Add2~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~8_combout\,
	datab => \M2_unit|MM_unit_CT|product[2][22]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add2~43\,
	combout => \M2_unit|MM_unit_CT|Add2~44_combout\,
	cout => \M2_unit|MM_unit_CT|Add2~45\);

-- Location: LCCOMB_X44_Y17_N20
\M2_unit|MM_unit_CT|product~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~85_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~8_combout\)) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add2~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~8_combout\,
	datac => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CT|Add2~44_combout\,
	combout => \M2_unit|MM_unit_CT|product~85_combout\);

-- Location: LCFF_X44_Y17_N21
\M2_unit|MM_unit_CT|product[2][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~85_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[2][22]~regout\);

-- Location: LCCOMB_X43_Y17_N14
\M2_unit|MM_unit_CT|Add2~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add2~46_combout\ = (\M2_unit|MM_unit_CT|product[2][23]~regout\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~10_combout\ & (\M2_unit|MM_unit_CT|Add2~45\ & VCC)) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~10_combout\ & 
-- (!\M2_unit|MM_unit_CT|Add2~45\)))) # (!\M2_unit|MM_unit_CT|product[2][23]~regout\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~10_combout\ & (!\M2_unit|MM_unit_CT|Add2~45\)) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~10_combout\ & 
-- ((\M2_unit|MM_unit_CT|Add2~45\) # (GND)))))
-- \M2_unit|MM_unit_CT|Add2~47\ = CARRY((\M2_unit|MM_unit_CT|product[2][23]~regout\ & (!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~10_combout\ & !\M2_unit|MM_unit_CT|Add2~45\)) # (!\M2_unit|MM_unit_CT|product[2][23]~regout\ & 
-- ((!\M2_unit|MM_unit_CT|Add2~45\) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[2][23]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add2~45\,
	combout => \M2_unit|MM_unit_CT|Add2~46_combout\,
	cout => \M2_unit|MM_unit_CT|Add2~47\);

-- Location: LCCOMB_X43_Y17_N16
\M2_unit|MM_unit_CT|Add2~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add2~48_combout\ = ((\M2_unit|MM_unit_CT|product[2][24]~regout\ $ (\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~12_combout\ $ (!\M2_unit|MM_unit_CT|Add2~47\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add2~49\ = CARRY((\M2_unit|MM_unit_CT|product[2][24]~regout\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~12_combout\) # (!\M2_unit|MM_unit_CT|Add2~47\))) # (!\M2_unit|MM_unit_CT|product[2][24]~regout\ & 
-- (\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~12_combout\ & !\M2_unit|MM_unit_CT|Add2~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[2][24]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add2~47\,
	combout => \M2_unit|MM_unit_CT|Add2~48_combout\,
	cout => \M2_unit|MM_unit_CT|Add2~49\);

-- Location: LCCOMB_X43_Y17_N18
\M2_unit|MM_unit_CT|Add2~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add2~50_combout\ = (\M2_unit|MM_unit_CT|product[2][25]~regout\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~14_combout\ & (\M2_unit|MM_unit_CT|Add2~49\ & VCC)) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~14_combout\ & 
-- (!\M2_unit|MM_unit_CT|Add2~49\)))) # (!\M2_unit|MM_unit_CT|product[2][25]~regout\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~14_combout\ & (!\M2_unit|MM_unit_CT|Add2~49\)) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~14_combout\ & 
-- ((\M2_unit|MM_unit_CT|Add2~49\) # (GND)))))
-- \M2_unit|MM_unit_CT|Add2~51\ = CARRY((\M2_unit|MM_unit_CT|product[2][25]~regout\ & (!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~14_combout\ & !\M2_unit|MM_unit_CT|Add2~49\)) # (!\M2_unit|MM_unit_CT|product[2][25]~regout\ & 
-- ((!\M2_unit|MM_unit_CT|Add2~49\) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[2][25]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add2~49\,
	combout => \M2_unit|MM_unit_CT|Add2~50_combout\,
	cout => \M2_unit|MM_unit_CT|Add2~51\);

-- Location: LCCOMB_X35_Y18_N6
\M2_unit|MM_unit_CT|Equal10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Equal10~2_combout\ = (\M2_unit|MM_unit_CT|w_counter\(2) & (!\M2_unit|MM_unit_CT|w_counter\(0) & \M2_unit|MM_unit_CT|w_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|w_counter\(2),
	datac => \M2_unit|MM_unit_CT|w_counter\(0),
	datad => \M2_unit|MM_unit_CT|w_counter\(1),
	combout => \M2_unit|MM_unit_CT|Equal10~2_combout\);

-- Location: LCFF_X43_Y17_N19
\M2_unit|MM_unit_CT|product_out[2][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add2~50_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[2][25]~regout\);

-- Location: DSPMULT_X39_Y9_N0
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	dataa => \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3_DATAA_bus\,
	datab => \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: DSPMULT_X39_Y13_N0
\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => VCC,
	dataa => \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1_DATAA_bus\,
	datab => \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X40_Y13_N4
\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~0_combout\ = (\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT18\ & (\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~dataout\ $ (VCC))) # 
-- (!\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT18\ & (\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~dataout\ & VCC))
-- \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~1\ = CARRY((\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT18\ & \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT18\,
	datab => \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~dataout\,
	datad => VCC,
	combout => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~0_combout\,
	cout => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~1\);

-- Location: LCCOMB_X40_Y13_N6
\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~2_combout\ = (\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT19\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT1\ & (\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~1\ & VCC)) # 
-- (!\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT1\ & (!\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~1\)))) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT19\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT1\ & 
-- (!\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~1\)) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT1\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~1\) # (GND)))))
-- \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~3\ = CARRY((\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT19\ & (!\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT1\ & !\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~1\)) # 
-- (!\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT19\ & ((!\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~1\) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT19\,
	datab => \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT1\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~1\,
	combout => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~2_combout\,
	cout => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~3\);

-- Location: LCCOMB_X40_Y13_N8
\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~4_combout\ = ((\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT2\ $ (\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT20\ $ (!\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~3\)))) # (GND)
-- \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~5\ = CARRY((\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT2\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT20\) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~3\))) # 
-- (!\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT2\ & (\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT20\ & !\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT2\,
	datab => \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT20\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~3\,
	combout => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~4_combout\,
	cout => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~5\);

-- Location: LCCOMB_X40_Y13_N10
\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~6_combout\ = (\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT21\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT3\ & (\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~5\ & VCC)) # 
-- (!\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT3\ & (!\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~5\)))) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT21\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT3\ & 
-- (!\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~5\)) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT3\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~5\) # (GND)))))
-- \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~7\ = CARRY((\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT21\ & (!\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT3\ & !\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~5\)) # 
-- (!\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT21\ & ((!\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~5\) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT21\,
	datab => \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT3\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~5\,
	combout => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~6_combout\,
	cout => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~7\);

-- Location: LCCOMB_X40_Y13_N12
\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~8_combout\ = ((\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT4\ $ (\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT22\ $ (!\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~7\)))) # (GND)
-- \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~9\ = CARRY((\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT4\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT22\) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~7\))) # 
-- (!\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT4\ & (\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT22\ & !\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT4\,
	datab => \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT22\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~7\,
	combout => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~8_combout\,
	cout => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~9\);

-- Location: LCCOMB_X40_Y13_N14
\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~10_combout\ = (\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT23\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT5\ & (\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~9\ & VCC)) # 
-- (!\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT5\ & (!\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~9\)))) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT23\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT5\ & 
-- (!\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~9\)) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT5\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~9\) # (GND)))))
-- \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~11\ = CARRY((\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT23\ & (!\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT5\ & !\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~9\)) # 
-- (!\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT23\ & ((!\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~9\) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT23\,
	datab => \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT5\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~9\,
	combout => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~10_combout\,
	cout => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~11\);

-- Location: LCCOMB_X40_Y13_N18
\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~14_combout\ = (\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT25\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT7\ & (\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~13\ & VCC)) # 
-- (!\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT7\ & (!\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~13\)))) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT25\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT7\ & 
-- (!\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~13\)) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT7\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~13\) # (GND)))))
-- \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~15\ = CARRY((\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT25\ & (!\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT7\ & !\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~13\)) # 
-- (!\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT25\ & ((!\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~13\) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT25\,
	datab => \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT7\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~13\,
	combout => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~14_combout\,
	cout => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~15\);

-- Location: LCCOMB_X44_Y17_N12
\M2_unit|MM_unit_CT|product~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~80_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(0)))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Add1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Add1~0_combout\,
	datab => \M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(0),
	datac => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	combout => \M2_unit|MM_unit_CT|product~80_combout\);

-- Location: LCFF_X44_Y17_N13
\M2_unit|MM_unit_CT|product[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~80_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[1][0]~regout\);

-- Location: LCCOMB_X41_Y13_N2
\M2_unit|MM_unit_CT|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add1~2_combout\ = (\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(1) & ((\M2_unit|MM_unit_CT|product[1][1]~regout\ & (\M2_unit|MM_unit_CT|Add1~1\ & VCC)) # (!\M2_unit|MM_unit_CT|product[1][1]~regout\ & 
-- (!\M2_unit|MM_unit_CT|Add1~1\)))) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(1) & ((\M2_unit|MM_unit_CT|product[1][1]~regout\ & (!\M2_unit|MM_unit_CT|Add1~1\)) # (!\M2_unit|MM_unit_CT|product[1][1]~regout\ & ((\M2_unit|MM_unit_CT|Add1~1\) # 
-- (GND)))))
-- \M2_unit|MM_unit_CT|Add1~3\ = CARRY((\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(1) & (!\M2_unit|MM_unit_CT|product[1][1]~regout\ & !\M2_unit|MM_unit_CT|Add1~1\)) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(1) & ((!\M2_unit|MM_unit_CT|Add1~1\) 
-- # (!\M2_unit|MM_unit_CT|product[1][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(1),
	datab => \M2_unit|MM_unit_CT|product[1][1]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add1~1\,
	combout => \M2_unit|MM_unit_CT|Add1~2_combout\,
	cout => \M2_unit|MM_unit_CT|Add1~3\);

-- Location: LCCOMB_X44_Y17_N10
\M2_unit|MM_unit_CT|product~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~79_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(1))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(1),
	datac => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CT|Add1~2_combout\,
	combout => \M2_unit|MM_unit_CT|product~79_combout\);

-- Location: LCFF_X44_Y17_N11
\M2_unit|MM_unit_CT|product[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~79_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[1][1]~regout\);

-- Location: LCCOMB_X41_Y13_N8
\M2_unit|MM_unit_CT|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add1~8_combout\ = ((\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(4) $ (\M2_unit|MM_unit_CT|product[1][4]~regout\ $ (!\M2_unit|MM_unit_CT|Add1~7\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add1~9\ = CARRY((\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(4) & ((\M2_unit|MM_unit_CT|product[1][4]~regout\) # (!\M2_unit|MM_unit_CT|Add1~7\))) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(4) & 
-- (\M2_unit|MM_unit_CT|product[1][4]~regout\ & !\M2_unit|MM_unit_CT|Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(4),
	datab => \M2_unit|MM_unit_CT|product[1][4]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add1~7\,
	combout => \M2_unit|MM_unit_CT|Add1~8_combout\,
	cout => \M2_unit|MM_unit_CT|Add1~9\);

-- Location: LCCOMB_X42_Y13_N26
\M2_unit|MM_unit_CT|product~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~76_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(4))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(4),
	datac => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CT|Add1~8_combout\,
	combout => \M2_unit|MM_unit_CT|product~76_combout\);

-- Location: LCFF_X42_Y13_N27
\M2_unit|MM_unit_CT|product[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~76_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[1][4]~regout\);

-- Location: LCCOMB_X41_Y13_N14
\M2_unit|MM_unit_CT|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add1~14_combout\ = (\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(7) & ((\M2_unit|MM_unit_CT|product[1][7]~regout\ & (\M2_unit|MM_unit_CT|Add1~13\ & VCC)) # (!\M2_unit|MM_unit_CT|product[1][7]~regout\ & 
-- (!\M2_unit|MM_unit_CT|Add1~13\)))) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(7) & ((\M2_unit|MM_unit_CT|product[1][7]~regout\ & (!\M2_unit|MM_unit_CT|Add1~13\)) # (!\M2_unit|MM_unit_CT|product[1][7]~regout\ & ((\M2_unit|MM_unit_CT|Add1~13\) # 
-- (GND)))))
-- \M2_unit|MM_unit_CT|Add1~15\ = CARRY((\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(7) & (!\M2_unit|MM_unit_CT|product[1][7]~regout\ & !\M2_unit|MM_unit_CT|Add1~13\)) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(7) & 
-- ((!\M2_unit|MM_unit_CT|Add1~13\) # (!\M2_unit|MM_unit_CT|product[1][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(7),
	datab => \M2_unit|MM_unit_CT|product[1][7]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add1~13\,
	combout => \M2_unit|MM_unit_CT|Add1~14_combout\,
	cout => \M2_unit|MM_unit_CT|Add1~15\);

-- Location: LCCOMB_X42_Y13_N28
\M2_unit|MM_unit_CT|product~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~73_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(7))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add1~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(7),
	datac => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CT|Add1~14_combout\,
	combout => \M2_unit|MM_unit_CT|product~73_combout\);

-- Location: LCFF_X42_Y13_N29
\M2_unit|MM_unit_CT|product[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~73_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[1][7]~regout\);

-- Location: LCCOMB_X41_Y13_N18
\M2_unit|MM_unit_CT|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add1~18_combout\ = (\M2_unit|MM_unit_CT|product[1][9]~regout\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(9) & (\M2_unit|MM_unit_CT|Add1~17\ & VCC)) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(9) & 
-- (!\M2_unit|MM_unit_CT|Add1~17\)))) # (!\M2_unit|MM_unit_CT|product[1][9]~regout\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(9) & (!\M2_unit|MM_unit_CT|Add1~17\)) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(9) & 
-- ((\M2_unit|MM_unit_CT|Add1~17\) # (GND)))))
-- \M2_unit|MM_unit_CT|Add1~19\ = CARRY((\M2_unit|MM_unit_CT|product[1][9]~regout\ & (!\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(9) & !\M2_unit|MM_unit_CT|Add1~17\)) # (!\M2_unit|MM_unit_CT|product[1][9]~regout\ & ((!\M2_unit|MM_unit_CT|Add1~17\) # 
-- (!\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[1][9]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(9),
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add1~17\,
	combout => \M2_unit|MM_unit_CT|Add1~18_combout\,
	cout => \M2_unit|MM_unit_CT|Add1~19\);

-- Location: LCCOMB_X41_Y13_N20
\M2_unit|MM_unit_CT|Add1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add1~20_combout\ = ((\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(10) $ (\M2_unit|MM_unit_CT|product[1][10]~regout\ $ (!\M2_unit|MM_unit_CT|Add1~19\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add1~21\ = CARRY((\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(10) & ((\M2_unit|MM_unit_CT|product[1][10]~regout\) # (!\M2_unit|MM_unit_CT|Add1~19\))) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(10) & 
-- (\M2_unit|MM_unit_CT|product[1][10]~regout\ & !\M2_unit|MM_unit_CT|Add1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(10),
	datab => \M2_unit|MM_unit_CT|product[1][10]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add1~19\,
	combout => \M2_unit|MM_unit_CT|Add1~20_combout\,
	cout => \M2_unit|MM_unit_CT|Add1~21\);

-- Location: LCCOMB_X42_Y13_N8
\M2_unit|MM_unit_CT|product~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~70_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(10)))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Add1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Add1~20_combout\,
	datad => \M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(10),
	combout => \M2_unit|MM_unit_CT|product~70_combout\);

-- Location: LCFF_X42_Y13_N9
\M2_unit|MM_unit_CT|product[1][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~70_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[1][10]~regout\);

-- Location: LCCOMB_X41_Y13_N22
\M2_unit|MM_unit_CT|Add1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add1~22_combout\ = (\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(11) & ((\M2_unit|MM_unit_CT|product[1][11]~regout\ & (\M2_unit|MM_unit_CT|Add1~21\ & VCC)) # (!\M2_unit|MM_unit_CT|product[1][11]~regout\ & 
-- (!\M2_unit|MM_unit_CT|Add1~21\)))) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(11) & ((\M2_unit|MM_unit_CT|product[1][11]~regout\ & (!\M2_unit|MM_unit_CT|Add1~21\)) # (!\M2_unit|MM_unit_CT|product[1][11]~regout\ & ((\M2_unit|MM_unit_CT|Add1~21\) # 
-- (GND)))))
-- \M2_unit|MM_unit_CT|Add1~23\ = CARRY((\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(11) & (!\M2_unit|MM_unit_CT|product[1][11]~regout\ & !\M2_unit|MM_unit_CT|Add1~21\)) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(11) & 
-- ((!\M2_unit|MM_unit_CT|Add1~21\) # (!\M2_unit|MM_unit_CT|product[1][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(11),
	datab => \M2_unit|MM_unit_CT|product[1][11]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add1~21\,
	combout => \M2_unit|MM_unit_CT|Add1~22_combout\,
	cout => \M2_unit|MM_unit_CT|Add1~23\);

-- Location: LCCOMB_X42_Y13_N22
\M2_unit|MM_unit_CT|product~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~69_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(11))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add1~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(11),
	datac => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CT|Add1~22_combout\,
	combout => \M2_unit|MM_unit_CT|product~69_combout\);

-- Location: LCFF_X42_Y13_N23
\M2_unit|MM_unit_CT|product[1][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~69_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[1][11]~regout\);

-- Location: LCCOMB_X41_Y13_N24
\M2_unit|MM_unit_CT|Add1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add1~24_combout\ = ((\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(12) $ (\M2_unit|MM_unit_CT|product[1][12]~regout\ $ (!\M2_unit|MM_unit_CT|Add1~23\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add1~25\ = CARRY((\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(12) & ((\M2_unit|MM_unit_CT|product[1][12]~regout\) # (!\M2_unit|MM_unit_CT|Add1~23\))) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(12) & 
-- (\M2_unit|MM_unit_CT|product[1][12]~regout\ & !\M2_unit|MM_unit_CT|Add1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(12),
	datab => \M2_unit|MM_unit_CT|product[1][12]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add1~23\,
	combout => \M2_unit|MM_unit_CT|Add1~24_combout\,
	cout => \M2_unit|MM_unit_CT|Add1~25\);

-- Location: LCCOMB_X42_Y13_N12
\M2_unit|MM_unit_CT|product~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~68_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(12))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add1~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(12),
	datad => \M2_unit|MM_unit_CT|Add1~24_combout\,
	combout => \M2_unit|MM_unit_CT|product~68_combout\);

-- Location: LCFF_X42_Y13_N13
\M2_unit|MM_unit_CT|product[1][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~68_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[1][12]~regout\);

-- Location: LCCOMB_X41_Y13_N26
\M2_unit|MM_unit_CT|Add1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add1~26_combout\ = (\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(13) & ((\M2_unit|MM_unit_CT|product[1][13]~regout\ & (\M2_unit|MM_unit_CT|Add1~25\ & VCC)) # (!\M2_unit|MM_unit_CT|product[1][13]~regout\ & 
-- (!\M2_unit|MM_unit_CT|Add1~25\)))) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(13) & ((\M2_unit|MM_unit_CT|product[1][13]~regout\ & (!\M2_unit|MM_unit_CT|Add1~25\)) # (!\M2_unit|MM_unit_CT|product[1][13]~regout\ & ((\M2_unit|MM_unit_CT|Add1~25\) # 
-- (GND)))))
-- \M2_unit|MM_unit_CT|Add1~27\ = CARRY((\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(13) & (!\M2_unit|MM_unit_CT|product[1][13]~regout\ & !\M2_unit|MM_unit_CT|Add1~25\)) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(13) & 
-- ((!\M2_unit|MM_unit_CT|Add1~25\) # (!\M2_unit|MM_unit_CT|product[1][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(13),
	datab => \M2_unit|MM_unit_CT|product[1][13]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add1~25\,
	combout => \M2_unit|MM_unit_CT|Add1~26_combout\,
	cout => \M2_unit|MM_unit_CT|Add1~27\);

-- Location: LCCOMB_X42_Y13_N10
\M2_unit|MM_unit_CT|product~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~67_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(13))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add1~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(13),
	datac => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CT|Add1~26_combout\,
	combout => \M2_unit|MM_unit_CT|product~67_combout\);

-- Location: LCFF_X42_Y13_N11
\M2_unit|MM_unit_CT|product[1][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~67_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[1][13]~regout\);

-- Location: LCCOMB_X41_Y13_N28
\M2_unit|MM_unit_CT|Add1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add1~28_combout\ = ((\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(14) $ (\M2_unit|MM_unit_CT|product[1][14]~regout\ $ (!\M2_unit|MM_unit_CT|Add1~27\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add1~29\ = CARRY((\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(14) & ((\M2_unit|MM_unit_CT|product[1][14]~regout\) # (!\M2_unit|MM_unit_CT|Add1~27\))) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(14) & 
-- (\M2_unit|MM_unit_CT|product[1][14]~regout\ & !\M2_unit|MM_unit_CT|Add1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(14),
	datab => \M2_unit|MM_unit_CT|product[1][14]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add1~27\,
	combout => \M2_unit|MM_unit_CT|Add1~28_combout\,
	cout => \M2_unit|MM_unit_CT|Add1~29\);

-- Location: LCCOMB_X42_Y13_N24
\M2_unit|MM_unit_CT|product~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~66_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(14))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add1~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(14),
	datac => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CT|Add1~28_combout\,
	combout => \M2_unit|MM_unit_CT|product~66_combout\);

-- Location: LCFF_X42_Y13_N25
\M2_unit|MM_unit_CT|product[1][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~66_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[1][14]~regout\);

-- Location: LCCOMB_X41_Y13_N30
\M2_unit|MM_unit_CT|Add1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add1~30_combout\ = (\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(15) & ((\M2_unit|MM_unit_CT|product[1][15]~regout\ & (\M2_unit|MM_unit_CT|Add1~29\ & VCC)) # (!\M2_unit|MM_unit_CT|product[1][15]~regout\ & 
-- (!\M2_unit|MM_unit_CT|Add1~29\)))) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(15) & ((\M2_unit|MM_unit_CT|product[1][15]~regout\ & (!\M2_unit|MM_unit_CT|Add1~29\)) # (!\M2_unit|MM_unit_CT|product[1][15]~regout\ & ((\M2_unit|MM_unit_CT|Add1~29\) # 
-- (GND)))))
-- \M2_unit|MM_unit_CT|Add1~31\ = CARRY((\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(15) & (!\M2_unit|MM_unit_CT|product[1][15]~regout\ & !\M2_unit|MM_unit_CT|Add1~29\)) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(15) & 
-- ((!\M2_unit|MM_unit_CT|Add1~29\) # (!\M2_unit|MM_unit_CT|product[1][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(15),
	datab => \M2_unit|MM_unit_CT|product[1][15]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add1~29\,
	combout => \M2_unit|MM_unit_CT|Add1~30_combout\,
	cout => \M2_unit|MM_unit_CT|Add1~31\);

-- Location: LCCOMB_X43_Y13_N16
\M2_unit|MM_unit_CT|product~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~65_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(15))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add1~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(15),
	datad => \M2_unit|MM_unit_CT|Add1~30_combout\,
	combout => \M2_unit|MM_unit_CT|product~65_combout\);

-- Location: LCFF_X43_Y13_N17
\M2_unit|MM_unit_CT|product[1][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~65_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[1][15]~regout\);

-- Location: LCCOMB_X41_Y12_N0
\M2_unit|MM_unit_CT|Add1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add1~32_combout\ = ((\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(16) $ (\M2_unit|MM_unit_CT|product[1][16]~regout\ $ (!\M2_unit|MM_unit_CT|Add1~31\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add1~33\ = CARRY((\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(16) & ((\M2_unit|MM_unit_CT|product[1][16]~regout\) # (!\M2_unit|MM_unit_CT|Add1~31\))) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(16) & 
-- (\M2_unit|MM_unit_CT|product[1][16]~regout\ & !\M2_unit|MM_unit_CT|Add1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(16),
	datab => \M2_unit|MM_unit_CT|product[1][16]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add1~31\,
	combout => \M2_unit|MM_unit_CT|Add1~32_combout\,
	cout => \M2_unit|MM_unit_CT|Add1~33\);

-- Location: LCCOMB_X40_Y12_N4
\M2_unit|MM_unit_CT|product~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~64_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(16))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add1~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult1|auto_generated|w302w\(16),
	datac => \M2_unit|MM_unit_CT|Add1~32_combout\,
	datad => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	combout => \M2_unit|MM_unit_CT|product~64_combout\);

-- Location: LCFF_X40_Y12_N5
\M2_unit|MM_unit_CT|product[1][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~64_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[1][16]~regout\);

-- Location: LCCOMB_X41_Y12_N4
\M2_unit|MM_unit_CT|Add1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add1~36_combout\ = ((\M2_unit|MM_unit_CT|product[1][18]~regout\ $ (\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~0_combout\ $ (!\M2_unit|MM_unit_CT|Add1~35\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add1~37\ = CARRY((\M2_unit|MM_unit_CT|product[1][18]~regout\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~0_combout\) # (!\M2_unit|MM_unit_CT|Add1~35\))) # (!\M2_unit|MM_unit_CT|product[1][18]~regout\ & 
-- (\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~0_combout\ & !\M2_unit|MM_unit_CT|Add1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[1][18]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add1~35\,
	combout => \M2_unit|MM_unit_CT|Add1~36_combout\,
	cout => \M2_unit|MM_unit_CT|Add1~37\);

-- Location: LCCOMB_X41_Y12_N8
\M2_unit|MM_unit_CT|Add1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add1~40_combout\ = ((\M2_unit|MM_unit_CT|product[1][20]~regout\ $ (\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~4_combout\ $ (!\M2_unit|MM_unit_CT|Add1~39\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add1~41\ = CARRY((\M2_unit|MM_unit_CT|product[1][20]~regout\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~4_combout\) # (!\M2_unit|MM_unit_CT|Add1~39\))) # (!\M2_unit|MM_unit_CT|product[1][20]~regout\ & 
-- (\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~4_combout\ & !\M2_unit|MM_unit_CT|Add1~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[1][20]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add1~39\,
	combout => \M2_unit|MM_unit_CT|Add1~40_combout\,
	cout => \M2_unit|MM_unit_CT|Add1~41\);

-- Location: LCCOMB_X41_Y12_N10
\M2_unit|MM_unit_CT|Add1~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add1~42_combout\ = (\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~6_combout\ & ((\M2_unit|MM_unit_CT|product[1][21]~regout\ & (\M2_unit|MM_unit_CT|Add1~41\ & VCC)) # (!\M2_unit|MM_unit_CT|product[1][21]~regout\ & 
-- (!\M2_unit|MM_unit_CT|Add1~41\)))) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~6_combout\ & ((\M2_unit|MM_unit_CT|product[1][21]~regout\ & (!\M2_unit|MM_unit_CT|Add1~41\)) # (!\M2_unit|MM_unit_CT|product[1][21]~regout\ & 
-- ((\M2_unit|MM_unit_CT|Add1~41\) # (GND)))))
-- \M2_unit|MM_unit_CT|Add1~43\ = CARRY((\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~6_combout\ & (!\M2_unit|MM_unit_CT|product[1][21]~regout\ & !\M2_unit|MM_unit_CT|Add1~41\)) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~6_combout\ & 
-- ((!\M2_unit|MM_unit_CT|Add1~41\) # (!\M2_unit|MM_unit_CT|product[1][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~6_combout\,
	datab => \M2_unit|MM_unit_CT|product[1][21]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add1~41\,
	combout => \M2_unit|MM_unit_CT|Add1~42_combout\,
	cout => \M2_unit|MM_unit_CT|Add1~43\);

-- Location: LCCOMB_X40_Y12_N26
\M2_unit|MM_unit_CT|product~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~59_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~6_combout\))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Add1~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Add1~42_combout\,
	datad => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~6_combout\,
	combout => \M2_unit|MM_unit_CT|product~59_combout\);

-- Location: LCFF_X40_Y12_N27
\M2_unit|MM_unit_CT|product[1][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~59_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[1][21]~regout\);

-- Location: LCCOMB_X41_Y12_N12
\M2_unit|MM_unit_CT|Add1~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add1~44_combout\ = ((\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~8_combout\ $ (\M2_unit|MM_unit_CT|product[1][22]~regout\ $ (!\M2_unit|MM_unit_CT|Add1~43\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add1~45\ = CARRY((\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~8_combout\ & ((\M2_unit|MM_unit_CT|product[1][22]~regout\) # (!\M2_unit|MM_unit_CT|Add1~43\))) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~8_combout\ & 
-- (\M2_unit|MM_unit_CT|product[1][22]~regout\ & !\M2_unit|MM_unit_CT|Add1~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~8_combout\,
	datab => \M2_unit|MM_unit_CT|product[1][22]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add1~43\,
	combout => \M2_unit|MM_unit_CT|Add1~44_combout\,
	cout => \M2_unit|MM_unit_CT|Add1~45\);

-- Location: LCCOMB_X40_Y12_N24
\M2_unit|MM_unit_CT|product~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~58_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~8_combout\))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Add1~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Add1~44_combout\,
	datac => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~8_combout\,
	datad => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	combout => \M2_unit|MM_unit_CT|product~58_combout\);

-- Location: LCFF_X40_Y12_N25
\M2_unit|MM_unit_CT|product[1][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~58_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[1][22]~regout\);

-- Location: LCCOMB_X41_Y12_N14
\M2_unit|MM_unit_CT|Add1~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add1~46_combout\ = (\M2_unit|MM_unit_CT|product[1][23]~regout\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~10_combout\ & (\M2_unit|MM_unit_CT|Add1~45\ & VCC)) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~10_combout\ & 
-- (!\M2_unit|MM_unit_CT|Add1~45\)))) # (!\M2_unit|MM_unit_CT|product[1][23]~regout\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~10_combout\ & (!\M2_unit|MM_unit_CT|Add1~45\)) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~10_combout\ & 
-- ((\M2_unit|MM_unit_CT|Add1~45\) # (GND)))))
-- \M2_unit|MM_unit_CT|Add1~47\ = CARRY((\M2_unit|MM_unit_CT|product[1][23]~regout\ & (!\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~10_combout\ & !\M2_unit|MM_unit_CT|Add1~45\)) # (!\M2_unit|MM_unit_CT|product[1][23]~regout\ & 
-- ((!\M2_unit|MM_unit_CT|Add1~45\) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[1][23]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add1~45\,
	combout => \M2_unit|MM_unit_CT|Add1~46_combout\,
	cout => \M2_unit|MM_unit_CT|Add1~47\);

-- Location: LCCOMB_X41_Y12_N16
\M2_unit|MM_unit_CT|Add1~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add1~48_combout\ = ((\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~12_combout\ $ (\M2_unit|MM_unit_CT|product[1][24]~regout\ $ (!\M2_unit|MM_unit_CT|Add1~47\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add1~49\ = CARRY((\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~12_combout\ & ((\M2_unit|MM_unit_CT|product[1][24]~regout\) # (!\M2_unit|MM_unit_CT|Add1~47\))) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~12_combout\ & 
-- (\M2_unit|MM_unit_CT|product[1][24]~regout\ & !\M2_unit|MM_unit_CT|Add1~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~12_combout\,
	datab => \M2_unit|MM_unit_CT|product[1][24]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add1~47\,
	combout => \M2_unit|MM_unit_CT|Add1~48_combout\,
	cout => \M2_unit|MM_unit_CT|Add1~49\);

-- Location: LCCOMB_X40_Y12_N28
\M2_unit|MM_unit_CT|product~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~56_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~12_combout\)) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add1~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~12_combout\,
	datac => \M2_unit|MM_unit_CT|Add1~48_combout\,
	datad => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	combout => \M2_unit|MM_unit_CT|product~56_combout\);

-- Location: LCFF_X40_Y12_N29
\M2_unit|MM_unit_CT|product[1][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~56_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[1][24]~regout\);

-- Location: LCCOMB_X41_Y12_N18
\M2_unit|MM_unit_CT|Add1~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add1~50_combout\ = (\M2_unit|MM_unit_CT|product[1][25]~regout\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~14_combout\ & (\M2_unit|MM_unit_CT|Add1~49\ & VCC)) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~14_combout\ & 
-- (!\M2_unit|MM_unit_CT|Add1~49\)))) # (!\M2_unit|MM_unit_CT|product[1][25]~regout\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~14_combout\ & (!\M2_unit|MM_unit_CT|Add1~49\)) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~14_combout\ & 
-- ((\M2_unit|MM_unit_CT|Add1~49\) # (GND)))))
-- \M2_unit|MM_unit_CT|Add1~51\ = CARRY((\M2_unit|MM_unit_CT|product[1][25]~regout\ & (!\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~14_combout\ & !\M2_unit|MM_unit_CT|Add1~49\)) # (!\M2_unit|MM_unit_CT|product[1][25]~regout\ & 
-- ((!\M2_unit|MM_unit_CT|Add1~49\) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[1][25]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add1~49\,
	combout => \M2_unit|MM_unit_CT|Add1~50_combout\,
	cout => \M2_unit|MM_unit_CT|Add1~51\);

-- Location: LCFF_X41_Y12_N19
\M2_unit|MM_unit_CT|product_out[1][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add1~50_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[1][25]~regout\);

-- Location: LCCOMB_X35_Y17_N6
\M2_unit|MM_unit_CT|P_write_data~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|P_write_data~49_combout\ = (\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\ & ((\M2_unit|MM_unit_CT|product_out[3][25]~regout\) # ((\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\)))) # (!\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\ 
-- & (((\M2_unit|MM_unit_CT|product_out[1][25]~regout\ & !\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product_out[3][25]~regout\,
	datab => \M2_unit|MM_unit_CT|P_write_data[16]~0_combout\,
	datac => \M2_unit|MM_unit_CT|product_out[1][25]~regout\,
	datad => \M2_unit|MM_unit_CT|P_write_data[16]~1_combout\,
	combout => \M2_unit|MM_unit_CT|P_write_data~49_combout\);

-- Location: DSPMULT_X39_Y15_N0
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => VCC,
	dataa => \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPMULT_X39_Y12_N0
\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	dataa => \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3_DATAA_bus\,
	datab => \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: LCCOMB_X38_Y15_N2
\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~0_combout\ = (\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~dataout\ & (\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT18\ $ (VCC))) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~dataout\ 
-- & (\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT18\ & VCC))
-- \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~1\ = CARRY((\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~dataout\ & \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~dataout\,
	datab => \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datad => VCC,
	combout => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~0_combout\,
	cout => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~1\);

-- Location: LCCOMB_X38_Y15_N4
\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~2_combout\ = (\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT1\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT19\ & (\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~1\ & VCC)) # 
-- (!\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT19\ & (!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~1\)))) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT1\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT19\ & 
-- (!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~1\)) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT19\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~1\) # (GND)))))
-- \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~3\ = CARRY((\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT1\ & (!\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT19\ & !\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~1\)) # 
-- (!\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT1\ & ((!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~1\) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT1\,
	datab => \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~1\,
	combout => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~2_combout\,
	cout => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~3\);

-- Location: LCCOMB_X38_Y15_N6
\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~4_combout\ = ((\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT20\ $ (\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT2\ $ (!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~3\)))) # (GND)
-- \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~5\ = CARRY((\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT20\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT2\) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~3\))) # 
-- (!\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT20\ & (\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT2\ & !\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datab => \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT2\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~3\,
	combout => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~4_combout\,
	cout => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~5\);

-- Location: LCCOMB_X38_Y15_N8
\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~6_combout\ = (\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT3\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT21\ & (\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~5\ & VCC)) # 
-- (!\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT21\ & (!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~5\)))) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT3\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT21\ & 
-- (!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~5\)) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT21\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~5\) # (GND)))))
-- \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~7\ = CARRY((\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT3\ & (!\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT21\ & !\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~5\)) # 
-- (!\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT3\ & ((!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~5\) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT3\,
	datab => \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~5\,
	combout => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~6_combout\,
	cout => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~7\);

-- Location: LCCOMB_X38_Y15_N10
\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~8_combout\ = ((\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT4\ $ (\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT22\ $ (!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~7\)))) # (GND)
-- \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~9\ = CARRY((\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT4\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT22\) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~7\))) # 
-- (!\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT4\ & (\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT22\ & !\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT4\,
	datab => \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~7\,
	combout => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~8_combout\,
	cout => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~9\);

-- Location: LCCOMB_X38_Y15_N12
\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~10_combout\ = (\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT23\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT5\ & (\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~9\ & VCC)) # 
-- (!\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT5\ & (!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~9\)))) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT23\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT5\ & 
-- (!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~9\)) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT5\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~9\) # (GND)))))
-- \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~11\ = CARRY((\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT23\ & (!\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT5\ & !\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~9\)) # 
-- (!\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT23\ & ((!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~9\) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datab => \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT5\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~9\,
	combout => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~10_combout\,
	cout => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~11\);

-- Location: LCCOMB_X38_Y15_N14
\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~12_combout\ = ((\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT6\ $ (\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT24\ $ (!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~11\)))) # (GND)
-- \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~13\ = CARRY((\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT6\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT24\) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~11\))) # 
-- (!\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT6\ & (\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT24\ & !\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT6\,
	datab => \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT24\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~11\,
	combout => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~12_combout\,
	cout => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~13\);

-- Location: LCCOMB_X38_Y15_N16
\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~14_combout\ = (\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT7\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT25\ & (\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~13\ & VCC)) # 
-- (!\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT25\ & (!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~13\)))) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT7\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT25\ & 
-- (!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~13\)) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~13\) # (GND)))))
-- \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~15\ = CARRY((\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT7\ & (!\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT25\ & !\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~13\)) # 
-- (!\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT7\ & ((!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~13\) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT7\,
	datab => \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~13\,
	combout => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~14_combout\,
	cout => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~15\);

-- Location: LCCOMB_X37_Y18_N8
\M2_unit|MM_unit_CT|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add0~8_combout\ = ((\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(4) $ (\M2_unit|MM_unit_CT|product[0][4]~regout\ $ (!\M2_unit|MM_unit_CT|Add0~7\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add0~9\ = CARRY((\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(4) & ((\M2_unit|MM_unit_CT|product[0][4]~regout\) # (!\M2_unit|MM_unit_CT|Add0~7\))) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(4) & 
-- (\M2_unit|MM_unit_CT|product[0][4]~regout\ & !\M2_unit|MM_unit_CT|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(4),
	datab => \M2_unit|MM_unit_CT|product[0][4]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add0~7\,
	combout => \M2_unit|MM_unit_CT|Add0~8_combout\,
	cout => \M2_unit|MM_unit_CT|Add0~9\);

-- Location: LCCOMB_X36_Y18_N26
\M2_unit|MM_unit_CT|product~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~49_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(4)))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Add0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datab => \M2_unit|MM_unit_CT|Add0~8_combout\,
	datad => \M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(4),
	combout => \M2_unit|MM_unit_CT|product~49_combout\);

-- Location: LCFF_X36_Y18_N27
\M2_unit|MM_unit_CT|product[0][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~49_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[0][4]~regout\);

-- Location: LCCOMB_X37_Y18_N10
\M2_unit|MM_unit_CT|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add0~10_combout\ = (\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(5) & ((\M2_unit|MM_unit_CT|product[0][5]~regout\ & (\M2_unit|MM_unit_CT|Add0~9\ & VCC)) # (!\M2_unit|MM_unit_CT|product[0][5]~regout\ & 
-- (!\M2_unit|MM_unit_CT|Add0~9\)))) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(5) & ((\M2_unit|MM_unit_CT|product[0][5]~regout\ & (!\M2_unit|MM_unit_CT|Add0~9\)) # (!\M2_unit|MM_unit_CT|product[0][5]~regout\ & ((\M2_unit|MM_unit_CT|Add0~9\) # 
-- (GND)))))
-- \M2_unit|MM_unit_CT|Add0~11\ = CARRY((\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(5) & (!\M2_unit|MM_unit_CT|product[0][5]~regout\ & !\M2_unit|MM_unit_CT|Add0~9\)) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(5) & 
-- ((!\M2_unit|MM_unit_CT|Add0~9\) # (!\M2_unit|MM_unit_CT|product[0][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(5),
	datab => \M2_unit|MM_unit_CT|product[0][5]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add0~9\,
	combout => \M2_unit|MM_unit_CT|Add0~10_combout\,
	cout => \M2_unit|MM_unit_CT|Add0~11\);

-- Location: LCCOMB_X36_Y18_N16
\M2_unit|MM_unit_CT|product~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~48_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(5)))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Add0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Add0~10_combout\,
	datad => \M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(5),
	combout => \M2_unit|MM_unit_CT|product~48_combout\);

-- Location: LCFF_X36_Y18_N17
\M2_unit|MM_unit_CT|product[0][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~48_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[0][5]~regout\);

-- Location: LCCOMB_X37_Y18_N14
\M2_unit|MM_unit_CT|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add0~14_combout\ = (\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(7) & ((\M2_unit|MM_unit_CT|product[0][7]~regout\ & (\M2_unit|MM_unit_CT|Add0~13\ & VCC)) # (!\M2_unit|MM_unit_CT|product[0][7]~regout\ & 
-- (!\M2_unit|MM_unit_CT|Add0~13\)))) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(7) & ((\M2_unit|MM_unit_CT|product[0][7]~regout\ & (!\M2_unit|MM_unit_CT|Add0~13\)) # (!\M2_unit|MM_unit_CT|product[0][7]~regout\ & ((\M2_unit|MM_unit_CT|Add0~13\) # 
-- (GND)))))
-- \M2_unit|MM_unit_CT|Add0~15\ = CARRY((\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(7) & (!\M2_unit|MM_unit_CT|product[0][7]~regout\ & !\M2_unit|MM_unit_CT|Add0~13\)) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(7) & 
-- ((!\M2_unit|MM_unit_CT|Add0~13\) # (!\M2_unit|MM_unit_CT|product[0][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(7),
	datab => \M2_unit|MM_unit_CT|product[0][7]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add0~13\,
	combout => \M2_unit|MM_unit_CT|Add0~14_combout\,
	cout => \M2_unit|MM_unit_CT|Add0~15\);

-- Location: LCCOMB_X36_Y18_N4
\M2_unit|MM_unit_CT|product~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~46_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(7)))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Add0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datab => \M2_unit|MM_unit_CT|Add0~14_combout\,
	datad => \M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(7),
	combout => \M2_unit|MM_unit_CT|product~46_combout\);

-- Location: LCFF_X36_Y18_N5
\M2_unit|MM_unit_CT|product[0][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~46_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[0][7]~regout\);

-- Location: LCCOMB_X37_Y18_N16
\M2_unit|MM_unit_CT|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add0~16_combout\ = ((\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(8) $ (\M2_unit|MM_unit_CT|product[0][8]~regout\ $ (!\M2_unit|MM_unit_CT|Add0~15\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add0~17\ = CARRY((\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(8) & ((\M2_unit|MM_unit_CT|product[0][8]~regout\) # (!\M2_unit|MM_unit_CT|Add0~15\))) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(8) & 
-- (\M2_unit|MM_unit_CT|product[0][8]~regout\ & !\M2_unit|MM_unit_CT|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(8),
	datab => \M2_unit|MM_unit_CT|product[0][8]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add0~15\,
	combout => \M2_unit|MM_unit_CT|Add0~16_combout\,
	cout => \M2_unit|MM_unit_CT|Add0~17\);

-- Location: LCCOMB_X36_Y18_N18
\M2_unit|MM_unit_CT|product~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~45_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(8))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datab => \M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(8),
	datac => \M2_unit|MM_unit_CT|Add0~16_combout\,
	combout => \M2_unit|MM_unit_CT|product~45_combout\);

-- Location: LCFF_X36_Y18_N19
\M2_unit|MM_unit_CT|product[0][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~45_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[0][8]~regout\);

-- Location: LCCOMB_X37_Y18_N18
\M2_unit|MM_unit_CT|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add0~18_combout\ = (\M2_unit|MM_unit_CT|product[0][9]~regout\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(9) & (\M2_unit|MM_unit_CT|Add0~17\ & VCC)) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(9) & 
-- (!\M2_unit|MM_unit_CT|Add0~17\)))) # (!\M2_unit|MM_unit_CT|product[0][9]~regout\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(9) & (!\M2_unit|MM_unit_CT|Add0~17\)) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(9) & 
-- ((\M2_unit|MM_unit_CT|Add0~17\) # (GND)))))
-- \M2_unit|MM_unit_CT|Add0~19\ = CARRY((\M2_unit|MM_unit_CT|product[0][9]~regout\ & (!\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(9) & !\M2_unit|MM_unit_CT|Add0~17\)) # (!\M2_unit|MM_unit_CT|product[0][9]~regout\ & ((!\M2_unit|MM_unit_CT|Add0~17\) # 
-- (!\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[0][9]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(9),
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add0~17\,
	combout => \M2_unit|MM_unit_CT|Add0~18_combout\,
	cout => \M2_unit|MM_unit_CT|Add0~19\);

-- Location: LCCOMB_X37_Y18_N22
\M2_unit|MM_unit_CT|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add0~22_combout\ = (\M2_unit|MM_unit_CT|product[0][11]~regout\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(11) & (\M2_unit|MM_unit_CT|Add0~21\ & VCC)) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(11) & 
-- (!\M2_unit|MM_unit_CT|Add0~21\)))) # (!\M2_unit|MM_unit_CT|product[0][11]~regout\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(11) & (!\M2_unit|MM_unit_CT|Add0~21\)) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(11) & 
-- ((\M2_unit|MM_unit_CT|Add0~21\) # (GND)))))
-- \M2_unit|MM_unit_CT|Add0~23\ = CARRY((\M2_unit|MM_unit_CT|product[0][11]~regout\ & (!\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(11) & !\M2_unit|MM_unit_CT|Add0~21\)) # (!\M2_unit|MM_unit_CT|product[0][11]~regout\ & ((!\M2_unit|MM_unit_CT|Add0~21\) # 
-- (!\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[0][11]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(11),
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add0~21\,
	combout => \M2_unit|MM_unit_CT|Add0~22_combout\,
	cout => \M2_unit|MM_unit_CT|Add0~23\);

-- Location: LCCOMB_X37_Y18_N24
\M2_unit|MM_unit_CT|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add0~24_combout\ = ((\M2_unit|MM_unit_CT|product[0][12]~regout\ $ (\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(12) $ (!\M2_unit|MM_unit_CT|Add0~23\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add0~25\ = CARRY((\M2_unit|MM_unit_CT|product[0][12]~regout\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(12)) # (!\M2_unit|MM_unit_CT|Add0~23\))) # (!\M2_unit|MM_unit_CT|product[0][12]~regout\ & 
-- (\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(12) & !\M2_unit|MM_unit_CT|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[0][12]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(12),
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add0~23\,
	combout => \M2_unit|MM_unit_CT|Add0~24_combout\,
	cout => \M2_unit|MM_unit_CT|Add0~25\);

-- Location: LCCOMB_X37_Y18_N28
\M2_unit|MM_unit_CT|Add0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add0~28_combout\ = ((\M2_unit|MM_unit_CT|product[0][14]~regout\ $ (\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(14) $ (!\M2_unit|MM_unit_CT|Add0~27\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add0~29\ = CARRY((\M2_unit|MM_unit_CT|product[0][14]~regout\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(14)) # (!\M2_unit|MM_unit_CT|Add0~27\))) # (!\M2_unit|MM_unit_CT|product[0][14]~regout\ & 
-- (\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(14) & !\M2_unit|MM_unit_CT|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[0][14]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(14),
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add0~27\,
	combout => \M2_unit|MM_unit_CT|Add0~28_combout\,
	cout => \M2_unit|MM_unit_CT|Add0~29\);

-- Location: LCCOMB_X37_Y18_N30
\M2_unit|MM_unit_CT|Add0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add0~30_combout\ = (\M2_unit|MM_unit_CT|product[0][15]~regout\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(15) & (\M2_unit|MM_unit_CT|Add0~29\ & VCC)) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(15) & 
-- (!\M2_unit|MM_unit_CT|Add0~29\)))) # (!\M2_unit|MM_unit_CT|product[0][15]~regout\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(15) & (!\M2_unit|MM_unit_CT|Add0~29\)) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(15) & 
-- ((\M2_unit|MM_unit_CT|Add0~29\) # (GND)))))
-- \M2_unit|MM_unit_CT|Add0~31\ = CARRY((\M2_unit|MM_unit_CT|product[0][15]~regout\ & (!\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(15) & !\M2_unit|MM_unit_CT|Add0~29\)) # (!\M2_unit|MM_unit_CT|product[0][15]~regout\ & ((!\M2_unit|MM_unit_CT|Add0~29\) # 
-- (!\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[0][15]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(15),
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add0~29\,
	combout => \M2_unit|MM_unit_CT|Add0~30_combout\,
	cout => \M2_unit|MM_unit_CT|Add0~31\);

-- Location: LCCOMB_X37_Y17_N0
\M2_unit|MM_unit_CT|Add0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add0~32_combout\ = ((\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(16) $ (\M2_unit|MM_unit_CT|product[0][16]~regout\ $ (!\M2_unit|MM_unit_CT|Add0~31\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add0~33\ = CARRY((\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(16) & ((\M2_unit|MM_unit_CT|product[0][16]~regout\) # (!\M2_unit|MM_unit_CT|Add0~31\))) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(16) & 
-- (\M2_unit|MM_unit_CT|product[0][16]~regout\ & !\M2_unit|MM_unit_CT|Add0~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(16),
	datab => \M2_unit|MM_unit_CT|product[0][16]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add0~31\,
	combout => \M2_unit|MM_unit_CT|Add0~32_combout\,
	cout => \M2_unit|MM_unit_CT|Add0~33\);

-- Location: LCCOMB_X36_Y17_N28
\M2_unit|MM_unit_CT|product~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~37_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(16)))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datab => \M2_unit|MM_unit_CT|Add0~32_combout\,
	datac => \M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(16),
	combout => \M2_unit|MM_unit_CT|product~37_combout\);

-- Location: LCFF_X36_Y17_N29
\M2_unit|MM_unit_CT|product[0][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~37_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[0][16]~regout\);

-- Location: LCCOMB_X37_Y17_N2
\M2_unit|MM_unit_CT|Add0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add0~34_combout\ = (\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(17) & ((\M2_unit|MM_unit_CT|product[0][17]~regout\ & (\M2_unit|MM_unit_CT|Add0~33\ & VCC)) # (!\M2_unit|MM_unit_CT|product[0][17]~regout\ & 
-- (!\M2_unit|MM_unit_CT|Add0~33\)))) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(17) & ((\M2_unit|MM_unit_CT|product[0][17]~regout\ & (!\M2_unit|MM_unit_CT|Add0~33\)) # (!\M2_unit|MM_unit_CT|product[0][17]~regout\ & ((\M2_unit|MM_unit_CT|Add0~33\) # 
-- (GND)))))
-- \M2_unit|MM_unit_CT|Add0~35\ = CARRY((\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(17) & (!\M2_unit|MM_unit_CT|product[0][17]~regout\ & !\M2_unit|MM_unit_CT|Add0~33\)) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(17) & 
-- ((!\M2_unit|MM_unit_CT|Add0~33\) # (!\M2_unit|MM_unit_CT|product[0][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(17),
	datab => \M2_unit|MM_unit_CT|product[0][17]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add0~33\,
	combout => \M2_unit|MM_unit_CT|Add0~34_combout\,
	cout => \M2_unit|MM_unit_CT|Add0~35\);

-- Location: LCCOMB_X36_Y17_N18
\M2_unit|MM_unit_CT|product~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~36_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(17))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add0~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Mult0|auto_generated|w302w\(17),
	datac => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CT|Add0~34_combout\,
	combout => \M2_unit|MM_unit_CT|product~36_combout\);

-- Location: LCFF_X36_Y17_N19
\M2_unit|MM_unit_CT|product[0][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~36_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[0][17]~regout\);

-- Location: LCCOMB_X37_Y17_N4
\M2_unit|MM_unit_CT|Add0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add0~36_combout\ = ((\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~0_combout\ $ (\M2_unit|MM_unit_CT|product[0][18]~regout\ $ (!\M2_unit|MM_unit_CT|Add0~35\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add0~37\ = CARRY((\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~0_combout\ & ((\M2_unit|MM_unit_CT|product[0][18]~regout\) # (!\M2_unit|MM_unit_CT|Add0~35\))) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~0_combout\ & 
-- (\M2_unit|MM_unit_CT|product[0][18]~regout\ & !\M2_unit|MM_unit_CT|Add0~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~0_combout\,
	datab => \M2_unit|MM_unit_CT|product[0][18]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add0~35\,
	combout => \M2_unit|MM_unit_CT|Add0~36_combout\,
	cout => \M2_unit|MM_unit_CT|Add0~37\);

-- Location: LCCOMB_X37_Y17_N10
\M2_unit|MM_unit_CT|Add0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add0~42_combout\ = (\M2_unit|MM_unit_CT|product[0][21]~regout\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~6_combout\ & (\M2_unit|MM_unit_CT|Add0~41\ & VCC)) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~6_combout\ & 
-- (!\M2_unit|MM_unit_CT|Add0~41\)))) # (!\M2_unit|MM_unit_CT|product[0][21]~regout\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~6_combout\ & (!\M2_unit|MM_unit_CT|Add0~41\)) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~6_combout\ & 
-- ((\M2_unit|MM_unit_CT|Add0~41\) # (GND)))))
-- \M2_unit|MM_unit_CT|Add0~43\ = CARRY((\M2_unit|MM_unit_CT|product[0][21]~regout\ & (!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~6_combout\ & !\M2_unit|MM_unit_CT|Add0~41\)) # (!\M2_unit|MM_unit_CT|product[0][21]~regout\ & 
-- ((!\M2_unit|MM_unit_CT|Add0~41\) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[0][21]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add0~41\,
	combout => \M2_unit|MM_unit_CT|Add0~42_combout\,
	cout => \M2_unit|MM_unit_CT|Add0~43\);

-- Location: LCCOMB_X37_Y17_N16
\M2_unit|MM_unit_CT|Add0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add0~48_combout\ = ((\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~12_combout\ $ (\M2_unit|MM_unit_CT|product[0][24]~regout\ $ (!\M2_unit|MM_unit_CT|Add0~47\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add0~49\ = CARRY((\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~12_combout\ & ((\M2_unit|MM_unit_CT|product[0][24]~regout\) # (!\M2_unit|MM_unit_CT|Add0~47\))) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~12_combout\ & 
-- (\M2_unit|MM_unit_CT|product[0][24]~regout\ & !\M2_unit|MM_unit_CT|Add0~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~12_combout\,
	datab => \M2_unit|MM_unit_CT|product[0][24]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add0~47\,
	combout => \M2_unit|MM_unit_CT|Add0~48_combout\,
	cout => \M2_unit|MM_unit_CT|Add0~49\);

-- Location: LCCOMB_X38_Y15_N0
\M2_unit|MM_unit_CT|product~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~29_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~12_combout\)) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add0~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~12_combout\,
	datad => \M2_unit|MM_unit_CT|Add0~48_combout\,
	combout => \M2_unit|MM_unit_CT|product~29_combout\);

-- Location: LCFF_X38_Y15_N1
\M2_unit|MM_unit_CT|product[0][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~29_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[0][24]~regout\);

-- Location: LCCOMB_X37_Y17_N18
\M2_unit|MM_unit_CT|Add0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add0~50_combout\ = (\M2_unit|MM_unit_CT|product[0][25]~regout\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~14_combout\ & (\M2_unit|MM_unit_CT|Add0~49\ & VCC)) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~14_combout\ & 
-- (!\M2_unit|MM_unit_CT|Add0~49\)))) # (!\M2_unit|MM_unit_CT|product[0][25]~regout\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~14_combout\ & (!\M2_unit|MM_unit_CT|Add0~49\)) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~14_combout\ & 
-- ((\M2_unit|MM_unit_CT|Add0~49\) # (GND)))))
-- \M2_unit|MM_unit_CT|Add0~51\ = CARRY((\M2_unit|MM_unit_CT|product[0][25]~regout\ & (!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~14_combout\ & !\M2_unit|MM_unit_CT|Add0~49\)) # (!\M2_unit|MM_unit_CT|product[0][25]~regout\ & 
-- ((!\M2_unit|MM_unit_CT|Add0~49\) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[0][25]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add0~49\,
	combout => \M2_unit|MM_unit_CT|Add0~50_combout\,
	cout => \M2_unit|MM_unit_CT|Add0~51\);

-- Location: LCFF_X37_Y17_N19
\M2_unit|MM_unit_CT|product_out[0][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add0~50_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[0][25]~regout\);

-- Location: LCCOMB_X35_Y17_N24
\M2_unit|MM_unit_CT|P_write_data~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|P_write_data~50_combout\ = (\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ & ((\M2_unit|MM_unit_CT|P_write_data~49_combout\ & (\M2_unit|MM_unit_CT|product_out[2][25]~regout\)) # (!\M2_unit|MM_unit_CT|P_write_data~49_combout\ & 
-- ((\M2_unit|MM_unit_CT|product_out[0][25]~regout\))))) # (!\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ & (((\M2_unit|MM_unit_CT|P_write_data~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|P_write_data[16]~1_combout\,
	datab => \M2_unit|MM_unit_CT|product_out[2][25]~regout\,
	datac => \M2_unit|MM_unit_CT|P_write_data~49_combout\,
	datad => \M2_unit|MM_unit_CT|product_out[0][25]~regout\,
	combout => \M2_unit|MM_unit_CT|P_write_data~50_combout\);

-- Location: LCFF_X35_Y17_N25
\M2_unit|MM_unit_CT|P_write_data[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|P_write_data~50_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|P_write_data[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|P_write_data\(17));

-- Location: LCCOMB_X35_Y17_N10
\M2_unit|RAM1_write_data[17]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM1_write_data[17]~23_combout\ = (\M2_unit|MM_unit_CT|P_write_data\(17) & \M2_unit|state.S_CT~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|MM_unit_CT|P_write_data\(17),
	datad => \M2_unit|state.S_CT~regout\,
	combout => \M2_unit|RAM1_write_data[17]~23_combout\);

-- Location: M4K_X26_Y17
\M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a4\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dual_port_RAM1.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Milestone_2:M2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 14,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 128,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 7,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 14,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 127,
	port_b_logical_ram_depth => 128,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \M2_unit|RAM1_write_enable~0_combout\,
	portbrewe => GND,
	clk0 => \CLOCK_50_I~clkctrl_outclk\,
	portadatain => \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portbdatain => \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAIN_bus\,
	portaaddr => \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y17_N30
\M2_unit|MM_CS_RAM1_read_data[15]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM1_read_data[15]~29_combout\ = (\M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(15) & \M2_unit|state.S_CS~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(15),
	datad => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|MM_CS_RAM1_read_data[15]~29_combout\);

-- Location: LCCOMB_X40_Y16_N10
\M2_unit|MM_CS_RAM1_read_data[16]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM1_read_data[16]~30_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(16),
	combout => \M2_unit|MM_CS_RAM1_read_data[16]~30_combout\);

-- Location: LCCOMB_X27_Y17_N16
\M2_unit|MM_CS_RAM1_read_data[17]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM1_read_data[17]~31_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(17),
	combout => \M2_unit|MM_CS_RAM1_read_data[17]~31_combout\);

-- Location: DSPMULT_X39_Y17_N0
\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => VCC,
	dataa => \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1_DATAA_bus\,
	datab => \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X40_Y17_N4
\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~0_combout\ = (\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT18\ & (\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~dataout\ $ (VCC))) # 
-- (!\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT18\ & (\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~dataout\ & VCC))
-- \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~1\ = CARRY((\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT18\ & \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT18\,
	datab => \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~dataout\,
	datad => VCC,
	combout => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~0_combout\,
	cout => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~1\);

-- Location: LCCOMB_X40_Y17_N6
\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~2_combout\ = (\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT19\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT1\ & (\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~1\ & VCC)) # 
-- (!\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT1\ & (!\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~1\)))) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT19\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT1\ & 
-- (!\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~1\)) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT1\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~1\) # (GND)))))
-- \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~3\ = CARRY((\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT19\ & (!\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT1\ & !\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~1\)) # 
-- (!\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT19\ & ((!\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~1\) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT19\,
	datab => \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT1\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~1\,
	combout => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~2_combout\,
	cout => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~3\);

-- Location: LCCOMB_X40_Y17_N8
\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~4_combout\ = ((\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT20\ $ (\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT2\ $ (!\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~3\)))) # (GND)
-- \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~5\ = CARRY((\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT20\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT2\) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~3\))) # 
-- (!\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT20\ & (\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT2\ & !\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT20\,
	datab => \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT2\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~3\,
	combout => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~4_combout\,
	cout => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~5\);

-- Location: LCCOMB_X40_Y17_N10
\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~6_combout\ = (\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT21\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT3\ & (\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~5\ & VCC)) # 
-- (!\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT3\ & (!\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~5\)))) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT21\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT3\ & 
-- (!\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~5\)) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT3\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~5\) # (GND)))))
-- \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~7\ = CARRY((\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT21\ & (!\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT3\ & !\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~5\)) # 
-- (!\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT21\ & ((!\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~5\) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT21\,
	datab => \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT3\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~5\,
	combout => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~6_combout\,
	cout => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~7\);

-- Location: LCCOMB_X40_Y17_N12
\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~8_combout\ = ((\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT22\ $ (\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT4\ $ (!\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~7\)))) # (GND)
-- \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~9\ = CARRY((\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT22\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT4\) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~7\))) # 
-- (!\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT22\ & (\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT4\ & !\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT22\,
	datab => \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT4\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~7\,
	combout => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~8_combout\,
	cout => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~9\);

-- Location: LCCOMB_X40_Y17_N14
\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~10_combout\ = (\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT23\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT5\ & (\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~9\ & VCC)) # 
-- (!\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT5\ & (!\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~9\)))) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT23\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT5\ & 
-- (!\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~9\)) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT5\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~9\) # (GND)))))
-- \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~11\ = CARRY((\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT23\ & (!\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT5\ & !\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~9\)) # 
-- (!\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT23\ & ((!\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~9\) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT23\,
	datab => \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT5\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~9\,
	combout => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~10_combout\,
	cout => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~11\);

-- Location: LCCOMB_X40_Y17_N16
\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~12_combout\ = ((\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT24\ $ (\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT6\ $ (!\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~11\)))) # (GND)
-- \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~13\ = CARRY((\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT24\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT6\) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~11\))) # 
-- (!\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT24\ & (\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT6\ & !\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT24\,
	datab => \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT6\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~11\,
	combout => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~12_combout\,
	cout => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~13\);

-- Location: LCCOMB_X40_Y17_N18
\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~14_combout\ = (\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT25\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT7\ & (\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~13\ & VCC)) # 
-- (!\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT7\ & (!\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~13\)))) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT25\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT7\ & 
-- (!\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~13\)) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT7\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~13\) # (GND)))))
-- \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~15\ = CARRY((\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT25\ & (!\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT7\ & !\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~13\)) # 
-- (!\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT25\ & ((!\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~13\) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT25\,
	datab => \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT7\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~13\,
	combout => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~14_combout\,
	cout => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~15\);

-- Location: LCCOMB_X40_Y17_N20
\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~16_combout\ = ((\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT8\ $ (\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT26\ $ (!\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~15\)))) # (GND)
-- \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~17\ = CARRY((\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT8\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT26\) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~15\))) # 
-- (!\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT8\ & (\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT26\ & !\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT8\,
	datab => \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT26\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~15\,
	combout => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~16_combout\,
	cout => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~17\);

-- Location: LCCOMB_X40_Y17_N24
\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~20_combout\ = ((\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT28\ $ (\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT10\ $ (!\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~19\)))) # (GND)
-- \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~21\ = CARRY((\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT28\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT10\) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~19\))) # 
-- (!\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT28\ & (\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT10\ & !\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT28\,
	datab => \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT10\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~19\,
	combout => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~20_combout\,
	cout => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~21\);

-- Location: LCCOMB_X40_Y17_N26
\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~22_combout\ = (\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT11\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT29\ & (\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~21\ & VCC)) # 
-- (!\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT29\ & (!\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~21\)))) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT11\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT29\ & 
-- (!\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~21\)) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT29\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~21\) # (GND)))))
-- \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~23\ = CARRY((\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT11\ & (!\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT29\ & !\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~21\)) # 
-- (!\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT11\ & ((!\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~21\) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT11\,
	datab => \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT29\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~21\,
	combout => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~22_combout\,
	cout => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~23\);

-- Location: LCCOMB_X40_Y17_N28
\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~24_combout\ = ((\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT30\ $ (\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT12\ $ (!\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~23\)))) # (GND)
-- \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~25\ = CARRY((\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT30\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT12\) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~23\))) # 
-- (!\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT30\ & (\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT12\ & !\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT30\,
	datab => \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT12\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~23\,
	combout => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~24_combout\,
	cout => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~25\);

-- Location: LCCOMB_X41_Y15_N22
\M2_unit|MM_unit_CS|Add3~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add3~54_combout\ = (\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~18_combout\ & ((\M2_unit|MM_unit_CS|product[3][27]~regout\ & (\M2_unit|MM_unit_CS|Add3~53\ & VCC)) # (!\M2_unit|MM_unit_CS|product[3][27]~regout\ & 
-- (!\M2_unit|MM_unit_CS|Add3~53\)))) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~18_combout\ & ((\M2_unit|MM_unit_CS|product[3][27]~regout\ & (!\M2_unit|MM_unit_CS|Add3~53\)) # (!\M2_unit|MM_unit_CS|product[3][27]~regout\ & 
-- ((\M2_unit|MM_unit_CS|Add3~53\) # (GND)))))
-- \M2_unit|MM_unit_CS|Add3~55\ = CARRY((\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~18_combout\ & (!\M2_unit|MM_unit_CS|product[3][27]~regout\ & !\M2_unit|MM_unit_CS|Add3~53\)) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~18_combout\ & 
-- ((!\M2_unit|MM_unit_CS|Add3~53\) # (!\M2_unit|MM_unit_CS|product[3][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~18_combout\,
	datab => \M2_unit|MM_unit_CS|product[3][27]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add3~53\,
	combout => \M2_unit|MM_unit_CS|Add3~54_combout\,
	cout => \M2_unit|MM_unit_CS|Add3~55\);

-- Location: LCCOMB_X41_Y15_N24
\M2_unit|MM_unit_CS|Add3~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add3~56_combout\ = ((\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~20_combout\ $ (\M2_unit|MM_unit_CS|product[3][28]~regout\ $ (!\M2_unit|MM_unit_CS|Add3~55\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add3~57\ = CARRY((\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~20_combout\ & ((\M2_unit|MM_unit_CS|product[3][28]~regout\) # (!\M2_unit|MM_unit_CS|Add3~55\))) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~20_combout\ & 
-- (\M2_unit|MM_unit_CS|product[3][28]~regout\ & !\M2_unit|MM_unit_CS|Add3~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~20_combout\,
	datab => \M2_unit|MM_unit_CS|product[3][28]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add3~55\,
	combout => \M2_unit|MM_unit_CS|Add3~56_combout\,
	cout => \M2_unit|MM_unit_CS|Add3~57\);

-- Location: LCCOMB_X41_Y15_N26
\M2_unit|MM_unit_CS|Add3~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add3~58_combout\ = (\M2_unit|MM_unit_CS|product[3][29]~regout\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~22_combout\ & (\M2_unit|MM_unit_CS|Add3~57\ & VCC)) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~22_combout\ & 
-- (!\M2_unit|MM_unit_CS|Add3~57\)))) # (!\M2_unit|MM_unit_CS|product[3][29]~regout\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~22_combout\ & (!\M2_unit|MM_unit_CS|Add3~57\)) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~22_combout\ & 
-- ((\M2_unit|MM_unit_CS|Add3~57\) # (GND)))))
-- \M2_unit|MM_unit_CS|Add3~59\ = CARRY((\M2_unit|MM_unit_CS|product[3][29]~regout\ & (!\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~22_combout\ & !\M2_unit|MM_unit_CS|Add3~57\)) # (!\M2_unit|MM_unit_CS|product[3][29]~regout\ & 
-- ((!\M2_unit|MM_unit_CS|Add3~57\) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[3][29]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add3~57\,
	combout => \M2_unit|MM_unit_CS|Add3~58_combout\,
	cout => \M2_unit|MM_unit_CS|Add3~59\);

-- Location: LCCOMB_X41_Y15_N28
\M2_unit|MM_unit_CS|Add3~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add3~60_combout\ = ((\M2_unit|MM_unit_CS|product[3][30]~regout\ $ (\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~24_combout\ $ (!\M2_unit|MM_unit_CS|Add3~59\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add3~61\ = CARRY((\M2_unit|MM_unit_CS|product[3][30]~regout\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~24_combout\) # (!\M2_unit|MM_unit_CS|Add3~59\))) # (!\M2_unit|MM_unit_CS|product[3][30]~regout\ & 
-- (\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~24_combout\ & !\M2_unit|MM_unit_CS|Add3~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[3][30]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add3~59\,
	combout => \M2_unit|MM_unit_CS|Add3~60_combout\,
	cout => \M2_unit|MM_unit_CS|Add3~61\);

-- Location: LCCOMB_X35_Y14_N10
\M2_unit|MM_unit_CS|Equal10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Equal10~2_combout\ = (\M2_unit|MM_unit_CS|w_counter\(2) & (!\M2_unit|MM_unit_CS|w_counter\(0) & \M2_unit|MM_unit_CS|w_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|w_counter\(2),
	datac => \M2_unit|MM_unit_CS|w_counter\(0),
	datad => \M2_unit|MM_unit_CS|w_counter\(1),
	combout => \M2_unit|MM_unit_CS|Equal10~2_combout\);

-- Location: LCFF_X41_Y15_N29
\M2_unit|MM_unit_CS|product_out[3][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add3~60_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[3][30]~regout\);

-- Location: LCCOMB_X43_Y16_N10
\M2_unit|MM_CS_RAM2_read_data[0][0]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[0][0]~32_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(0),
	combout => \M2_unit|MM_CS_RAM2_read_data[0][0]~32_combout\);

-- Location: LCCOMB_X43_Y16_N20
\M2_unit|MM_CS_RAM2_read_data[0][1]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[0][1]~33_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_a\(1),
	combout => \M2_unit|MM_CS_RAM2_read_data[0][1]~33_combout\);

-- Location: DSPMULT_X39_Y19_N0
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => VCC,
	dataa => \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1_DATAA_bus\,
	datab => \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPMULT_X39_Y22_N0
\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	dataa => \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3_DATAA_bus\,
	datab => \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: LCCOMB_X38_Y19_N2
\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~0_combout\ = (\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~dataout\ & (\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT18\ $ (VCC))) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~dataout\ 
-- & (\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT18\ & VCC))
-- \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~1\ = CARRY((\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~dataout\ & \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~dataout\,
	datab => \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT18\,
	datad => VCC,
	combout => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~0_combout\,
	cout => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~1\);

-- Location: LCCOMB_X38_Y19_N4
\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~2_combout\ = (\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT1\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT19\ & (\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~1\ & VCC)) # 
-- (!\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT19\ & (!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~1\)))) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT1\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT19\ & 
-- (!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~1\)) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT19\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~1\) # (GND)))))
-- \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~3\ = CARRY((\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT1\ & (!\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT19\ & !\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~1\)) # 
-- (!\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT1\ & ((!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~1\) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT1\,
	datab => \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT19\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~1\,
	combout => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~2_combout\,
	cout => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~3\);

-- Location: LCCOMB_X38_Y19_N6
\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~4_combout\ = ((\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT2\ $ (\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT20\ $ (!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~3\)))) # (GND)
-- \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~5\ = CARRY((\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT2\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT20\) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~3\))) # 
-- (!\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT2\ & (\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT20\ & !\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT2\,
	datab => \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT20\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~3\,
	combout => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~4_combout\,
	cout => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~5\);

-- Location: LCCOMB_X38_Y19_N8
\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~6_combout\ = (\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT21\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT3\ & (\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~5\ & VCC)) # 
-- (!\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT3\ & (!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~5\)))) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT21\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT3\ & 
-- (!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~5\)) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT3\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~5\) # (GND)))))
-- \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~7\ = CARRY((\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT21\ & (!\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT3\ & !\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~5\)) # 
-- (!\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT21\ & ((!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~5\) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT21\,
	datab => \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT3\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~5\,
	combout => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~6_combout\,
	cout => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~7\);

-- Location: LCCOMB_X38_Y19_N10
\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~8_combout\ = ((\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT4\ $ (\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT22\ $ (!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~7\)))) # (GND)
-- \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~9\ = CARRY((\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT4\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT22\) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~7\))) # 
-- (!\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT4\ & (\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT22\ & !\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT4\,
	datab => \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT22\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~7\,
	combout => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~8_combout\,
	cout => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~9\);

-- Location: LCCOMB_X38_Y19_N12
\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~10_combout\ = (\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT5\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT23\ & (\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~9\ & VCC)) # 
-- (!\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT23\ & (!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~9\)))) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT5\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT23\ & 
-- (!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~9\)) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT23\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~9\) # (GND)))))
-- \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~11\ = CARRY((\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT5\ & (!\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT23\ & !\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~9\)) # 
-- (!\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT5\ & ((!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~9\) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT5\,
	datab => \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT23\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~9\,
	combout => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~10_combout\,
	cout => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~11\);

-- Location: LCCOMB_X38_Y19_N14
\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~12_combout\ = ((\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT6\ $ (\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT24\ $ (!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~11\)))) # (GND)
-- \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~13\ = CARRY((\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT6\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT24\) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~11\))) # 
-- (!\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT6\ & (\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT24\ & !\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT6\,
	datab => \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT24\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~11\,
	combout => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~12_combout\,
	cout => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~13\);

-- Location: LCCOMB_X38_Y19_N16
\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~14_combout\ = (\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT7\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT25\ & (\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~13\ & VCC)) # 
-- (!\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT25\ & (!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~13\)))) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT7\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT25\ & 
-- (!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~13\)) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT25\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~13\) # (GND)))))
-- \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~15\ = CARRY((\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT7\ & (!\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT25\ & !\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~13\)) # 
-- (!\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT7\ & ((!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~13\) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT7\,
	datab => \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT25\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~13\,
	combout => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~14_combout\,
	cout => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~15\);

-- Location: LCCOMB_X38_Y19_N18
\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~16_combout\ = ((\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT26\ $ (\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT8\ $ (!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~15\)))) # (GND)
-- \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~17\ = CARRY((\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT26\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT8\) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~15\))) # 
-- (!\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT26\ & (\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT8\ & !\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT26\,
	datab => \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT8\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~15\,
	combout => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~16_combout\,
	cout => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~17\);

-- Location: LCCOMB_X38_Y19_N20
\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~18_combout\ = (\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT9\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT27\ & (\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~17\ & VCC)) # 
-- (!\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT27\ & (!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~17\)))) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT9\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT27\ & 
-- (!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~17\)) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT27\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~17\) # (GND)))))
-- \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~19\ = CARRY((\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT9\ & (!\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT27\ & !\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~17\)) # 
-- (!\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT9\ & ((!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~17\) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT9\,
	datab => \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT27\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~17\,
	combout => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~18_combout\,
	cout => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~19\);

-- Location: LCCOMB_X38_Y19_N22
\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~20_combout\ = ((\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT28\ $ (\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT10\ $ (!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~19\)))) # (GND)
-- \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~21\ = CARRY((\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT28\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT10\) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~19\))) # 
-- (!\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT28\ & (\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT10\ & !\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT28\,
	datab => \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT10\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~19\,
	combout => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~20_combout\,
	cout => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~21\);

-- Location: LCCOMB_X38_Y19_N24
\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~22_combout\ = (\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT11\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT29\ & (\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~21\ & VCC)) # 
-- (!\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT29\ & (!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~21\)))) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT11\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT29\ & 
-- (!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~21\)) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT29\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~21\) # (GND)))))
-- \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~23\ = CARRY((\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT11\ & (!\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT29\ & !\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~21\)) # 
-- (!\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT11\ & ((!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~21\) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out4~DATAOUT11\,
	datab => \M2_unit|MM_unit_CS|Mult1|auto_generated|mac_out2~DATAOUT29\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~21\,
	combout => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~22_combout\,
	cout => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~23\);

-- Location: LCCOMB_X37_Y10_N10
\M2_unit|MM_unit_CS|product~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~122_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~24_combout\))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add1~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Add1~60_combout\,
	datad => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~24_combout\,
	combout => \M2_unit|MM_unit_CS|product~122_combout\);

-- Location: LCFF_X37_Y10_N11
\M2_unit|MM_unit_CS|product[1][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~122_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[1][30]~regout\);

-- Location: LCCOMB_X36_Y15_N24
\M2_unit|MM_unit_CS|product~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~56_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~0_combout\))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add1~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Add1~36_combout\,
	datac => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~0_combout\,
	combout => \M2_unit|MM_unit_CS|product~56_combout\);

-- Location: LCFF_X36_Y15_N25
\M2_unit|MM_unit_CS|product[1][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~56_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[1][18]~regout\);

-- Location: LCCOMB_X38_Y12_N10
\M2_unit|MM_unit_CS|product~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~70_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(4)))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Add1~8_combout\,
	datac => \M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(4),
	datad => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	combout => \M2_unit|MM_unit_CS|product~70_combout\);

-- Location: LCFF_X38_Y12_N11
\M2_unit|MM_unit_CS|product[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~70_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[1][4]~regout\);

-- Location: LCCOMB_X37_Y16_N0
\M2_unit|MM_unit_CS|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add1~0_combout\ = (\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(0) & (\M2_unit|MM_unit_CS|product[1][0]~regout\ $ (VCC))) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(0) & (\M2_unit|MM_unit_CS|product[1][0]~regout\ & VCC))
-- \M2_unit|MM_unit_CS|Add1~1\ = CARRY((\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(0) & \M2_unit|MM_unit_CS|product[1][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(0),
	datab => \M2_unit|MM_unit_CS|product[1][0]~regout\,
	datad => VCC,
	combout => \M2_unit|MM_unit_CS|Add1~0_combout\,
	cout => \M2_unit|MM_unit_CS|Add1~1\);

-- Location: LCCOMB_X38_Y12_N0
\M2_unit|MM_unit_CS|product~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~74_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(0)))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|Add1~0_combout\,
	datac => \M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(0),
	datad => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	combout => \M2_unit|MM_unit_CS|product~74_combout\);

-- Location: LCFF_X38_Y12_N1
\M2_unit|MM_unit_CS|product[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~74_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[1][0]~regout\);

-- Location: LCCOMB_X37_Y16_N4
\M2_unit|MM_unit_CS|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add1~4_combout\ = ((\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(2) $ (\M2_unit|MM_unit_CS|product[1][2]~regout\ $ (!\M2_unit|MM_unit_CS|Add1~3\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add1~5\ = CARRY((\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(2) & ((\M2_unit|MM_unit_CS|product[1][2]~regout\) # (!\M2_unit|MM_unit_CS|Add1~3\))) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(2) & 
-- (\M2_unit|MM_unit_CS|product[1][2]~regout\ & !\M2_unit|MM_unit_CS|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(2),
	datab => \M2_unit|MM_unit_CS|product[1][2]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add1~3\,
	combout => \M2_unit|MM_unit_CS|Add1~4_combout\,
	cout => \M2_unit|MM_unit_CS|Add1~5\);

-- Location: LCCOMB_X38_Y12_N28
\M2_unit|MM_unit_CS|product~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~72_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(2)))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Add1~4_combout\,
	datad => \M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(2),
	combout => \M2_unit|MM_unit_CS|product~72_combout\);

-- Location: LCFF_X38_Y12_N29
\M2_unit|MM_unit_CS|product[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~72_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[1][2]~regout\);

-- Location: LCCOMB_X37_Y16_N6
\M2_unit|MM_unit_CS|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add1~6_combout\ = (\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(3) & ((\M2_unit|MM_unit_CS|product[1][3]~regout\ & (\M2_unit|MM_unit_CS|Add1~5\ & VCC)) # (!\M2_unit|MM_unit_CS|product[1][3]~regout\ & 
-- (!\M2_unit|MM_unit_CS|Add1~5\)))) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(3) & ((\M2_unit|MM_unit_CS|product[1][3]~regout\ & (!\M2_unit|MM_unit_CS|Add1~5\)) # (!\M2_unit|MM_unit_CS|product[1][3]~regout\ & ((\M2_unit|MM_unit_CS|Add1~5\) # 
-- (GND)))))
-- \M2_unit|MM_unit_CS|Add1~7\ = CARRY((\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(3) & (!\M2_unit|MM_unit_CS|product[1][3]~regout\ & !\M2_unit|MM_unit_CS|Add1~5\)) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(3) & ((!\M2_unit|MM_unit_CS|Add1~5\) 
-- # (!\M2_unit|MM_unit_CS|product[1][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(3),
	datab => \M2_unit|MM_unit_CS|product[1][3]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add1~5\,
	combout => \M2_unit|MM_unit_CS|Add1~6_combout\,
	cout => \M2_unit|MM_unit_CS|Add1~7\);

-- Location: LCCOMB_X35_Y15_N0
\M2_unit|MM_unit_CS|product~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~71_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(3))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(3),
	datad => \M2_unit|MM_unit_CS|Add1~6_combout\,
	combout => \M2_unit|MM_unit_CS|product~71_combout\);

-- Location: LCFF_X35_Y15_N1
\M2_unit|MM_unit_CS|product[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~71_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[1][3]~regout\);

-- Location: LCCOMB_X37_Y16_N10
\M2_unit|MM_unit_CS|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add1~10_combout\ = (\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(5) & ((\M2_unit|MM_unit_CS|product[1][5]~regout\ & (\M2_unit|MM_unit_CS|Add1~9\ & VCC)) # (!\M2_unit|MM_unit_CS|product[1][5]~regout\ & 
-- (!\M2_unit|MM_unit_CS|Add1~9\)))) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(5) & ((\M2_unit|MM_unit_CS|product[1][5]~regout\ & (!\M2_unit|MM_unit_CS|Add1~9\)) # (!\M2_unit|MM_unit_CS|product[1][5]~regout\ & ((\M2_unit|MM_unit_CS|Add1~9\) # 
-- (GND)))))
-- \M2_unit|MM_unit_CS|Add1~11\ = CARRY((\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(5) & (!\M2_unit|MM_unit_CS|product[1][5]~regout\ & !\M2_unit|MM_unit_CS|Add1~9\)) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(5) & 
-- ((!\M2_unit|MM_unit_CS|Add1~9\) # (!\M2_unit|MM_unit_CS|product[1][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(5),
	datab => \M2_unit|MM_unit_CS|product[1][5]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add1~9\,
	combout => \M2_unit|MM_unit_CS|Add1~10_combout\,
	cout => \M2_unit|MM_unit_CS|Add1~11\);

-- Location: LCCOMB_X38_Y12_N16
\M2_unit|MM_unit_CS|product~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~69_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(5)))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datab => \M2_unit|MM_unit_CS|Add1~10_combout\,
	datad => \M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(5),
	combout => \M2_unit|MM_unit_CS|product~69_combout\);

-- Location: LCFF_X38_Y12_N17
\M2_unit|MM_unit_CS|product[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~69_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[1][5]~regout\);

-- Location: LCCOMB_X37_Y16_N12
\M2_unit|MM_unit_CS|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add1~12_combout\ = ((\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(6) $ (\M2_unit|MM_unit_CS|product[1][6]~regout\ $ (!\M2_unit|MM_unit_CS|Add1~11\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add1~13\ = CARRY((\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(6) & ((\M2_unit|MM_unit_CS|product[1][6]~regout\) # (!\M2_unit|MM_unit_CS|Add1~11\))) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(6) & 
-- (\M2_unit|MM_unit_CS|product[1][6]~regout\ & !\M2_unit|MM_unit_CS|Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(6),
	datab => \M2_unit|MM_unit_CS|product[1][6]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add1~11\,
	combout => \M2_unit|MM_unit_CS|Add1~12_combout\,
	cout => \M2_unit|MM_unit_CS|Add1~13\);

-- Location: LCCOMB_X38_Y12_N6
\M2_unit|MM_unit_CS|product~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~68_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(6))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(6),
	datad => \M2_unit|MM_unit_CS|Add1~12_combout\,
	combout => \M2_unit|MM_unit_CS|product~68_combout\);

-- Location: LCFF_X38_Y12_N7
\M2_unit|MM_unit_CS|product[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~68_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[1][6]~regout\);

-- Location: LCCOMB_X37_Y16_N18
\M2_unit|MM_unit_CS|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add1~18_combout\ = (\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(9) & ((\M2_unit|MM_unit_CS|product[1][9]~regout\ & (\M2_unit|MM_unit_CS|Add1~17\ & VCC)) # (!\M2_unit|MM_unit_CS|product[1][9]~regout\ & 
-- (!\M2_unit|MM_unit_CS|Add1~17\)))) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(9) & ((\M2_unit|MM_unit_CS|product[1][9]~regout\ & (!\M2_unit|MM_unit_CS|Add1~17\)) # (!\M2_unit|MM_unit_CS|product[1][9]~regout\ & ((\M2_unit|MM_unit_CS|Add1~17\) # 
-- (GND)))))
-- \M2_unit|MM_unit_CS|Add1~19\ = CARRY((\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(9) & (!\M2_unit|MM_unit_CS|product[1][9]~regout\ & !\M2_unit|MM_unit_CS|Add1~17\)) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(9) & 
-- ((!\M2_unit|MM_unit_CS|Add1~17\) # (!\M2_unit|MM_unit_CS|product[1][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(9),
	datab => \M2_unit|MM_unit_CS|product[1][9]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add1~17\,
	combout => \M2_unit|MM_unit_CS|Add1~18_combout\,
	cout => \M2_unit|MM_unit_CS|Add1~19\);

-- Location: LCCOMB_X38_Y12_N24
\M2_unit|MM_unit_CS|product~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~65_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(9))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add1~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datab => \M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(9),
	datad => \M2_unit|MM_unit_CS|Add1~18_combout\,
	combout => \M2_unit|MM_unit_CS|product~65_combout\);

-- Location: LCFF_X38_Y12_N25
\M2_unit|MM_unit_CS|product[1][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~65_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[1][9]~regout\);

-- Location: LCCOMB_X37_Y16_N22
\M2_unit|MM_unit_CS|Add1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add1~22_combout\ = (\M2_unit|MM_unit_CS|product[1][11]~regout\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(11) & (\M2_unit|MM_unit_CS|Add1~21\ & VCC)) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(11) & 
-- (!\M2_unit|MM_unit_CS|Add1~21\)))) # (!\M2_unit|MM_unit_CS|product[1][11]~regout\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(11) & (!\M2_unit|MM_unit_CS|Add1~21\)) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(11) & 
-- ((\M2_unit|MM_unit_CS|Add1~21\) # (GND)))))
-- \M2_unit|MM_unit_CS|Add1~23\ = CARRY((\M2_unit|MM_unit_CS|product[1][11]~regout\ & (!\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(11) & !\M2_unit|MM_unit_CS|Add1~21\)) # (!\M2_unit|MM_unit_CS|product[1][11]~regout\ & ((!\M2_unit|MM_unit_CS|Add1~21\) # 
-- (!\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[1][11]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(11),
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add1~21\,
	combout => \M2_unit|MM_unit_CS|Add1~22_combout\,
	cout => \M2_unit|MM_unit_CS|Add1~23\);

-- Location: LCCOMB_X37_Y16_N24
\M2_unit|MM_unit_CS|Add1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add1~24_combout\ = ((\M2_unit|MM_unit_CS|product[1][12]~regout\ $ (\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(12) $ (!\M2_unit|MM_unit_CS|Add1~23\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add1~25\ = CARRY((\M2_unit|MM_unit_CS|product[1][12]~regout\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(12)) # (!\M2_unit|MM_unit_CS|Add1~23\))) # (!\M2_unit|MM_unit_CS|product[1][12]~regout\ & 
-- (\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(12) & !\M2_unit|MM_unit_CS|Add1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[1][12]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(12),
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add1~23\,
	combout => \M2_unit|MM_unit_CS|Add1~24_combout\,
	cout => \M2_unit|MM_unit_CS|Add1~25\);

-- Location: LCCOMB_X37_Y16_N26
\M2_unit|MM_unit_CS|Add1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add1~26_combout\ = (\M2_unit|MM_unit_CS|product[1][13]~regout\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(13) & (\M2_unit|MM_unit_CS|Add1~25\ & VCC)) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(13) & 
-- (!\M2_unit|MM_unit_CS|Add1~25\)))) # (!\M2_unit|MM_unit_CS|product[1][13]~regout\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(13) & (!\M2_unit|MM_unit_CS|Add1~25\)) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(13) & 
-- ((\M2_unit|MM_unit_CS|Add1~25\) # (GND)))))
-- \M2_unit|MM_unit_CS|Add1~27\ = CARRY((\M2_unit|MM_unit_CS|product[1][13]~regout\ & (!\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(13) & !\M2_unit|MM_unit_CS|Add1~25\)) # (!\M2_unit|MM_unit_CS|product[1][13]~regout\ & ((!\M2_unit|MM_unit_CS|Add1~25\) # 
-- (!\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[1][13]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(13),
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add1~25\,
	combout => \M2_unit|MM_unit_CS|Add1~26_combout\,
	cout => \M2_unit|MM_unit_CS|Add1~27\);

-- Location: LCCOMB_X37_Y16_N28
\M2_unit|MM_unit_CS|Add1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add1~28_combout\ = ((\M2_unit|MM_unit_CS|product[1][14]~regout\ $ (\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(14) $ (!\M2_unit|MM_unit_CS|Add1~27\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add1~29\ = CARRY((\M2_unit|MM_unit_CS|product[1][14]~regout\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(14)) # (!\M2_unit|MM_unit_CS|Add1~27\))) # (!\M2_unit|MM_unit_CS|product[1][14]~regout\ & 
-- (\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(14) & !\M2_unit|MM_unit_CS|Add1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[1][14]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(14),
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add1~27\,
	combout => \M2_unit|MM_unit_CS|Add1~28_combout\,
	cout => \M2_unit|MM_unit_CS|Add1~29\);

-- Location: LCCOMB_X37_Y16_N30
\M2_unit|MM_unit_CS|Add1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add1~30_combout\ = (\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(15) & ((\M2_unit|MM_unit_CS|product[1][15]~regout\ & (\M2_unit|MM_unit_CS|Add1~29\ & VCC)) # (!\M2_unit|MM_unit_CS|product[1][15]~regout\ & 
-- (!\M2_unit|MM_unit_CS|Add1~29\)))) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(15) & ((\M2_unit|MM_unit_CS|product[1][15]~regout\ & (!\M2_unit|MM_unit_CS|Add1~29\)) # (!\M2_unit|MM_unit_CS|product[1][15]~regout\ & ((\M2_unit|MM_unit_CS|Add1~29\) # 
-- (GND)))))
-- \M2_unit|MM_unit_CS|Add1~31\ = CARRY((\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(15) & (!\M2_unit|MM_unit_CS|product[1][15]~regout\ & !\M2_unit|MM_unit_CS|Add1~29\)) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(15) & 
-- ((!\M2_unit|MM_unit_CS|Add1~29\) # (!\M2_unit|MM_unit_CS|product[1][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(15),
	datab => \M2_unit|MM_unit_CS|product[1][15]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add1~29\,
	combout => \M2_unit|MM_unit_CS|Add1~30_combout\,
	cout => \M2_unit|MM_unit_CS|Add1~31\);

-- Location: LCCOMB_X36_Y15_N22
\M2_unit|MM_unit_CS|product~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~59_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(15))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add1~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult1|auto_generated|w302w\(15),
	datac => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CS|Add1~30_combout\,
	combout => \M2_unit|MM_unit_CS|product~59_combout\);

-- Location: LCFF_X36_Y15_N23
\M2_unit|MM_unit_CS|product[1][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~59_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[1][15]~regout\);

-- Location: LCCOMB_X37_Y15_N10
\M2_unit|MM_unit_CS|Add1~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add1~42_combout\ = (\M2_unit|MM_unit_CS|product[1][21]~regout\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~6_combout\ & (\M2_unit|MM_unit_CS|Add1~41\ & VCC)) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~6_combout\ & 
-- (!\M2_unit|MM_unit_CS|Add1~41\)))) # (!\M2_unit|MM_unit_CS|product[1][21]~regout\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~6_combout\ & (!\M2_unit|MM_unit_CS|Add1~41\)) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~6_combout\ & 
-- ((\M2_unit|MM_unit_CS|Add1~41\) # (GND)))))
-- \M2_unit|MM_unit_CS|Add1~43\ = CARRY((\M2_unit|MM_unit_CS|product[1][21]~regout\ & (!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~6_combout\ & !\M2_unit|MM_unit_CS|Add1~41\)) # (!\M2_unit|MM_unit_CS|product[1][21]~regout\ & 
-- ((!\M2_unit|MM_unit_CS|Add1~41\) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[1][21]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add1~41\,
	combout => \M2_unit|MM_unit_CS|Add1~42_combout\,
	cout => \M2_unit|MM_unit_CS|Add1~43\);

-- Location: LCCOMB_X37_Y15_N16
\M2_unit|MM_unit_CS|Add1~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add1~48_combout\ = ((\M2_unit|MM_unit_CS|product[1][24]~regout\ $ (\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~12_combout\ $ (!\M2_unit|MM_unit_CS|Add1~47\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add1~49\ = CARRY((\M2_unit|MM_unit_CS|product[1][24]~regout\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~12_combout\) # (!\M2_unit|MM_unit_CS|Add1~47\))) # (!\M2_unit|MM_unit_CS|product[1][24]~regout\ & 
-- (\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~12_combout\ & !\M2_unit|MM_unit_CS|Add1~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[1][24]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add1~47\,
	combout => \M2_unit|MM_unit_CS|Add1~48_combout\,
	cout => \M2_unit|MM_unit_CS|Add1~49\);

-- Location: LCCOMB_X37_Y15_N18
\M2_unit|MM_unit_CS|Add1~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add1~50_combout\ = (\M2_unit|MM_unit_CS|product[1][25]~regout\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~14_combout\ & (\M2_unit|MM_unit_CS|Add1~49\ & VCC)) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~14_combout\ & 
-- (!\M2_unit|MM_unit_CS|Add1~49\)))) # (!\M2_unit|MM_unit_CS|product[1][25]~regout\ & ((\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~14_combout\ & (!\M2_unit|MM_unit_CS|Add1~49\)) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~14_combout\ & 
-- ((\M2_unit|MM_unit_CS|Add1~49\) # (GND)))))
-- \M2_unit|MM_unit_CS|Add1~51\ = CARRY((\M2_unit|MM_unit_CS|product[1][25]~regout\ & (!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~14_combout\ & !\M2_unit|MM_unit_CS|Add1~49\)) # (!\M2_unit|MM_unit_CS|product[1][25]~regout\ & 
-- ((!\M2_unit|MM_unit_CS|Add1~49\) # (!\M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[1][25]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult1|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add1~49\,
	combout => \M2_unit|MM_unit_CS|Add1~50_combout\,
	cout => \M2_unit|MM_unit_CS|Add1~51\);

-- Location: LCFF_X37_Y15_N29
\M2_unit|MM_unit_CS|product_out[1][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add1~60_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[1][30]~regout\);

-- Location: LCCOMB_X37_Y14_N28
\M2_unit|MM_unit_CS|P_write_data~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|P_write_data~15_combout\ = (\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ & ((\M2_unit|MM_unit_CS|product_out[3][30]~regout\) # ((\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\)))) # (!\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ 
-- & (((\M2_unit|MM_unit_CS|product_out[1][30]~regout\ & !\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|P_write_data[12]~0_combout\,
	datab => \M2_unit|MM_unit_CS|product_out[3][30]~regout\,
	datac => \M2_unit|MM_unit_CS|product_out[1][30]~regout\,
	datad => \M2_unit|MM_unit_CS|P_write_data[12]~1_combout\,
	combout => \M2_unit|MM_unit_CS|P_write_data~15_combout\);

-- Location: LCCOMB_X40_Y14_N20
\M2_unit|MM_CS_RAM2_read_data[1][16]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[1][16]~48_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(16),
	combout => \M2_unit|MM_CS_RAM2_read_data[1][16]~48_combout\);

-- Location: LCCOMB_X38_Y13_N30
\M2_unit|MM_CS_RAM2_read_data[1][17]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[1][17]~49_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(17),
	combout => \M2_unit|MM_CS_RAM2_read_data[1][17]~49_combout\);

-- Location: LCCOMB_X35_Y13_N16
\M2_unit|MM_CS_RAM2_read_data[1][18]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[1][18]~50_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(18),
	combout => \M2_unit|MM_CS_RAM2_read_data[1][18]~50_combout\);

-- Location: LCCOMB_X35_Y13_N18
\M2_unit|MM_CS_RAM2_read_data[1][19]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[1][19]~51_combout\ = (\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(19) & \M2_unit|state.S_CS~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(19),
	datad => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|MM_CS_RAM2_read_data[1][19]~51_combout\);

-- Location: LCCOMB_X35_Y13_N4
\M2_unit|MM_CS_RAM2_read_data[1][20]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[1][20]~52_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(20),
	combout => \M2_unit|MM_CS_RAM2_read_data[1][20]~52_combout\);

-- Location: LCCOMB_X35_Y13_N22
\M2_unit|MM_CS_RAM2_read_data[1][21]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[1][21]~53_combout\ = (\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(21) & \M2_unit|state.S_CS~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(21),
	datad => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|MM_CS_RAM2_read_data[1][21]~53_combout\);

-- Location: LCCOMB_X35_Y13_N8
\M2_unit|MM_CS_RAM2_read_data[1][22]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[1][22]~54_combout\ = (\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(22) & \M2_unit|state.S_CS~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(22),
	datad => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|MM_CS_RAM2_read_data[1][22]~54_combout\);

-- Location: LCCOMB_X35_Y13_N26
\M2_unit|MM_CS_RAM2_read_data[1][23]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[1][23]~55_combout\ = (\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(23) & \M2_unit|state.S_CS~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(23),
	datad => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|MM_CS_RAM2_read_data[1][23]~55_combout\);

-- Location: LCCOMB_X35_Y13_N28
\M2_unit|MM_CS_RAM2_read_data[1][24]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[1][24]~56_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(24),
	combout => \M2_unit|MM_CS_RAM2_read_data[1][24]~56_combout\);

-- Location: LCCOMB_X35_Y13_N6
\M2_unit|MM_CS_RAM2_read_data[1][25]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[1][25]~57_combout\ = (\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(25) & \M2_unit|state.S_CS~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(25),
	datad => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|MM_CS_RAM2_read_data[1][25]~57_combout\);

-- Location: LCCOMB_X27_Y13_N30
\M2_unit|MM_CS_RAM2_read_data[1][26]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[1][26]~58_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CS~regout\,
	datac => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(26),
	combout => \M2_unit|MM_CS_RAM2_read_data[1][26]~58_combout\);

-- Location: LCCOMB_X38_Y14_N24
\M2_unit|MM_CS_RAM2_read_data[1][27]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[1][27]~59_combout\ = (\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(27) & \M2_unit|state.S_CS~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(27),
	datad => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|MM_CS_RAM2_read_data[1][27]~59_combout\);

-- Location: LCCOMB_X38_Y14_N18
\M2_unit|MM_CS_RAM2_read_data[1][28]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[1][28]~60_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(28),
	combout => \M2_unit|MM_CS_RAM2_read_data[1][28]~60_combout\);

-- Location: LCCOMB_X38_Y14_N4
\M2_unit|MM_CS_RAM2_read_data[1][29]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[1][29]~61_combout\ = (\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(29) & \M2_unit|state.S_CS~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(29),
	datad => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|MM_CS_RAM2_read_data[1][29]~61_combout\);

-- Location: LCCOMB_X38_Y14_N14
\M2_unit|MM_CS_RAM2_read_data[1][30]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[1][30]~62_combout\ = (\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(30) & \M2_unit|state.S_CS~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(30),
	datad => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|MM_CS_RAM2_read_data[1][30]~62_combout\);

-- Location: LCCOMB_X38_Y14_N8
\M2_unit|MM_CS_RAM2_read_data[1][31]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM2_read_data[1][31]~63_combout\ = (\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(31) & \M2_unit|state.S_CS~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(31),
	datad => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|MM_CS_RAM2_read_data[1][31]~63_combout\);

-- Location: DSPMULT_X39_Y11_N0
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => VCC,
	dataa => \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1_DATAA_bus\,
	datab => \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPMULT_X39_Y7_N0
\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	dataa => \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3_DATAA_bus\,
	datab => \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: LCCOMB_X43_Y11_N4
\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~0_combout\ = (\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT18\ & (\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~dataout\ $ (VCC))) # 
-- (!\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT18\ & (\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~dataout\ & VCC))
-- \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~1\ = CARRY((\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT18\ & \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT18\,
	datab => \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~dataout\,
	datad => VCC,
	combout => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~0_combout\,
	cout => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~1\);

-- Location: LCCOMB_X43_Y11_N6
\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~2_combout\ = (\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT1\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT19\ & (\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~1\ & VCC)) # 
-- (!\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT19\ & (!\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~1\)))) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT1\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT19\ & 
-- (!\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~1\)) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT19\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~1\) # (GND)))))
-- \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~3\ = CARRY((\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT1\ & (!\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT19\ & !\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~1\)) # 
-- (!\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT1\ & ((!\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~1\) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT1\,
	datab => \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT19\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~1\,
	combout => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~2_combout\,
	cout => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~3\);

-- Location: LCCOMB_X43_Y11_N8
\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~4_combout\ = ((\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT2\ $ (\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT20\ $ (!\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~3\)))) # (GND)
-- \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~5\ = CARRY((\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT2\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT20\) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~3\))) # 
-- (!\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT2\ & (\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT20\ & !\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT2\,
	datab => \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT20\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~3\,
	combout => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~4_combout\,
	cout => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~5\);

-- Location: LCCOMB_X43_Y11_N10
\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~6_combout\ = (\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT21\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT3\ & (\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~5\ & VCC)) # 
-- (!\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT3\ & (!\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~5\)))) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT21\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT3\ & 
-- (!\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~5\)) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT3\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~5\) # (GND)))))
-- \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~7\ = CARRY((\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT21\ & (!\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT3\ & !\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~5\)) # 
-- (!\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT21\ & ((!\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~5\) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT21\,
	datab => \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT3\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~5\,
	combout => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~6_combout\,
	cout => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~7\);

-- Location: LCCOMB_X43_Y11_N12
\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~8_combout\ = ((\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT4\ $ (\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT22\ $ (!\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~7\)))) # (GND)
-- \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~9\ = CARRY((\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT4\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT22\) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~7\))) # 
-- (!\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT4\ & (\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT22\ & !\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT4\,
	datab => \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT22\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~7\,
	combout => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~8_combout\,
	cout => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~9\);

-- Location: LCCOMB_X43_Y11_N14
\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~10_combout\ = (\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT5\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT23\ & (\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~9\ & VCC)) # 
-- (!\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT23\ & (!\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~9\)))) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT5\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT23\ & 
-- (!\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~9\)) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT23\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~9\) # (GND)))))
-- \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~11\ = CARRY((\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT5\ & (!\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT23\ & !\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~9\)) # 
-- (!\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT5\ & ((!\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~9\) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT5\,
	datab => \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT23\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~9\,
	combout => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~10_combout\,
	cout => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~11\);

-- Location: LCCOMB_X43_Y11_N16
\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~12_combout\ = ((\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT6\ $ (\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT24\ $ (!\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~11\)))) # (GND)
-- \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~13\ = CARRY((\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT6\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT24\) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~11\))) # 
-- (!\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT6\ & (\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT24\ & !\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT6\,
	datab => \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT24\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~11\,
	combout => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~12_combout\,
	cout => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~13\);

-- Location: LCCOMB_X43_Y11_N18
\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~14_combout\ = (\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT7\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT25\ & (\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~13\ & VCC)) # 
-- (!\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT25\ & (!\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~13\)))) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT7\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT25\ & 
-- (!\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~13\)) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT25\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~13\) # (GND)))))
-- \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~15\ = CARRY((\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT7\ & (!\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT25\ & !\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~13\)) # 
-- (!\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT7\ & ((!\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~13\) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT7\,
	datab => \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT25\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~13\,
	combout => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~14_combout\,
	cout => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~15\);

-- Location: LCCOMB_X43_Y11_N20
\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~16_combout\ = ((\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT26\ $ (\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT8\ $ (!\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~15\)))) # (GND)
-- \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~17\ = CARRY((\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT26\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT8\) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~15\))) # 
-- (!\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT26\ & (\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT8\ & !\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT26\,
	datab => \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT8\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~15\,
	combout => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~16_combout\,
	cout => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~17\);

-- Location: LCCOMB_X43_Y11_N22
\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~18_combout\ = (\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT27\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT9\ & (\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~17\ & VCC)) # 
-- (!\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT9\ & (!\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~17\)))) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT27\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT9\ & 
-- (!\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~17\)) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT9\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~17\) # (GND)))))
-- \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~19\ = CARRY((\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT27\ & (!\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT9\ & !\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~17\)) # 
-- (!\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT27\ & ((!\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~17\) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT27\,
	datab => \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT9\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~17\,
	combout => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~18_combout\,
	cout => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~19\);

-- Location: LCCOMB_X43_Y11_N24
\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~20_combout\ = ((\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT28\ $ (\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT10\ $ (!\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~19\)))) # (GND)
-- \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~21\ = CARRY((\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT28\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT10\) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~19\))) # 
-- (!\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT28\ & (\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT10\ & !\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT28\,
	datab => \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT10\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~19\,
	combout => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~20_combout\,
	cout => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~21\);

-- Location: LCCOMB_X43_Y11_N26
\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~22_combout\ = (\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT11\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT29\ & (\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~21\ & VCC)) # 
-- (!\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT29\ & (!\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~21\)))) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT11\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT29\ & 
-- (!\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~21\)) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT29\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~21\) # (GND)))))
-- \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~23\ = CARRY((\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT11\ & (!\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT29\ & !\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~21\)) # 
-- (!\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT11\ & ((!\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~21\) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out4~DATAOUT11\,
	datab => \M2_unit|MM_unit_CS|Mult2|auto_generated|mac_out2~DATAOUT29\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~21\,
	combout => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~22_combout\,
	cout => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~23\);

-- Location: LCCOMB_X42_Y12_N20
\M2_unit|MM_unit_CS|Add2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add2~20_combout\ = ((\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(10) $ (\M2_unit|MM_unit_CS|product[2][10]~regout\ $ (!\M2_unit|MM_unit_CS|Add2~19\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add2~21\ = CARRY((\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(10) & ((\M2_unit|MM_unit_CS|product[2][10]~regout\) # (!\M2_unit|MM_unit_CS|Add2~19\))) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(10) & 
-- (\M2_unit|MM_unit_CS|product[2][10]~regout\ & !\M2_unit|MM_unit_CS|Add2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(10),
	datab => \M2_unit|MM_unit_CS|product[2][10]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add2~19\,
	combout => \M2_unit|MM_unit_CS|Add2~20_combout\,
	cout => \M2_unit|MM_unit_CS|Add2~21\);

-- Location: LCCOMB_X42_Y12_N24
\M2_unit|MM_unit_CS|Add2~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add2~24_combout\ = ((\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(12) $ (\M2_unit|MM_unit_CS|product[2][12]~regout\ $ (!\M2_unit|MM_unit_CS|Add2~23\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add2~25\ = CARRY((\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(12) & ((\M2_unit|MM_unit_CS|product[2][12]~regout\) # (!\M2_unit|MM_unit_CS|Add2~23\))) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(12) & 
-- (\M2_unit|MM_unit_CS|product[2][12]~regout\ & !\M2_unit|MM_unit_CS|Add2~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(12),
	datab => \M2_unit|MM_unit_CS|product[2][12]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add2~23\,
	combout => \M2_unit|MM_unit_CS|Add2~24_combout\,
	cout => \M2_unit|MM_unit_CS|Add2~25\);

-- Location: LCCOMB_X42_Y12_N26
\M2_unit|MM_unit_CS|Add2~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add2~26_combout\ = (\M2_unit|MM_unit_CS|product[2][13]~regout\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(13) & (\M2_unit|MM_unit_CS|Add2~25\ & VCC)) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(13) & 
-- (!\M2_unit|MM_unit_CS|Add2~25\)))) # (!\M2_unit|MM_unit_CS|product[2][13]~regout\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(13) & (!\M2_unit|MM_unit_CS|Add2~25\)) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(13) & 
-- ((\M2_unit|MM_unit_CS|Add2~25\) # (GND)))))
-- \M2_unit|MM_unit_CS|Add2~27\ = CARRY((\M2_unit|MM_unit_CS|product[2][13]~regout\ & (!\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(13) & !\M2_unit|MM_unit_CS|Add2~25\)) # (!\M2_unit|MM_unit_CS|product[2][13]~regout\ & ((!\M2_unit|MM_unit_CS|Add2~25\) # 
-- (!\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[2][13]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(13),
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add2~25\,
	combout => \M2_unit|MM_unit_CS|Add2~26_combout\,
	cout => \M2_unit|MM_unit_CS|Add2~27\);

-- Location: LCCOMB_X42_Y12_N28
\M2_unit|MM_unit_CS|Add2~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add2~28_combout\ = ((\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(14) $ (\M2_unit|MM_unit_CS|product[2][14]~regout\ $ (!\M2_unit|MM_unit_CS|Add2~27\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add2~29\ = CARRY((\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(14) & ((\M2_unit|MM_unit_CS|product[2][14]~regout\) # (!\M2_unit|MM_unit_CS|Add2~27\))) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(14) & 
-- (\M2_unit|MM_unit_CS|product[2][14]~regout\ & !\M2_unit|MM_unit_CS|Add2~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(14),
	datab => \M2_unit|MM_unit_CS|product[2][14]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add2~27\,
	combout => \M2_unit|MM_unit_CS|Add2~28_combout\,
	cout => \M2_unit|MM_unit_CS|Add2~29\);

-- Location: LCCOMB_X43_Y12_N14
\M2_unit|MM_unit_CS|product~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~85_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(14))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add2~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(14),
	datac => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CS|Add2~28_combout\,
	combout => \M2_unit|MM_unit_CS|product~85_combout\);

-- Location: LCFF_X43_Y12_N15
\M2_unit|MM_unit_CS|product[2][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~85_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[2][14]~regout\);

-- Location: LCCOMB_X42_Y12_N30
\M2_unit|MM_unit_CS|Add2~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add2~30_combout\ = (\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(15) & ((\M2_unit|MM_unit_CS|product[2][15]~regout\ & (\M2_unit|MM_unit_CS|Add2~29\ & VCC)) # (!\M2_unit|MM_unit_CS|product[2][15]~regout\ & 
-- (!\M2_unit|MM_unit_CS|Add2~29\)))) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(15) & ((\M2_unit|MM_unit_CS|product[2][15]~regout\ & (!\M2_unit|MM_unit_CS|Add2~29\)) # (!\M2_unit|MM_unit_CS|product[2][15]~regout\ & ((\M2_unit|MM_unit_CS|Add2~29\) # 
-- (GND)))))
-- \M2_unit|MM_unit_CS|Add2~31\ = CARRY((\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(15) & (!\M2_unit|MM_unit_CS|product[2][15]~regout\ & !\M2_unit|MM_unit_CS|Add2~29\)) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(15) & 
-- ((!\M2_unit|MM_unit_CS|Add2~29\) # (!\M2_unit|MM_unit_CS|product[2][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(15),
	datab => \M2_unit|MM_unit_CS|product[2][15]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add2~29\,
	combout => \M2_unit|MM_unit_CS|Add2~30_combout\,
	cout => \M2_unit|MM_unit_CS|Add2~31\);

-- Location: LCCOMB_X43_Y12_N28
\M2_unit|MM_unit_CS|product~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~84_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(15)))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add2~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Add2~30_combout\,
	datad => \M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(15),
	combout => \M2_unit|MM_unit_CS|product~84_combout\);

-- Location: LCFF_X43_Y12_N29
\M2_unit|MM_unit_CS|product[2][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~84_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[2][15]~regout\);

-- Location: LCCOMB_X42_Y11_N0
\M2_unit|MM_unit_CS|Add2~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add2~32_combout\ = ((\M2_unit|MM_unit_CS|product[2][16]~regout\ $ (\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(16) $ (!\M2_unit|MM_unit_CS|Add2~31\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add2~33\ = CARRY((\M2_unit|MM_unit_CS|product[2][16]~regout\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(16)) # (!\M2_unit|MM_unit_CS|Add2~31\))) # (!\M2_unit|MM_unit_CS|product[2][16]~regout\ & 
-- (\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(16) & !\M2_unit|MM_unit_CS|Add2~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[2][16]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(16),
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add2~31\,
	combout => \M2_unit|MM_unit_CS|Add2~32_combout\,
	cout => \M2_unit|MM_unit_CS|Add2~33\);

-- Location: LCCOMB_X42_Y11_N6
\M2_unit|MM_unit_CS|Add2~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add2~38_combout\ = (\M2_unit|MM_unit_CS|product[2][19]~regout\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~2_combout\ & (\M2_unit|MM_unit_CS|Add2~37\ & VCC)) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~2_combout\ & 
-- (!\M2_unit|MM_unit_CS|Add2~37\)))) # (!\M2_unit|MM_unit_CS|product[2][19]~regout\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~2_combout\ & (!\M2_unit|MM_unit_CS|Add2~37\)) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~2_combout\ & 
-- ((\M2_unit|MM_unit_CS|Add2~37\) # (GND)))))
-- \M2_unit|MM_unit_CS|Add2~39\ = CARRY((\M2_unit|MM_unit_CS|product[2][19]~regout\ & (!\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~2_combout\ & !\M2_unit|MM_unit_CS|Add2~37\)) # (!\M2_unit|MM_unit_CS|product[2][19]~regout\ & 
-- ((!\M2_unit|MM_unit_CS|Add2~37\) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[2][19]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add2~37\,
	combout => \M2_unit|MM_unit_CS|Add2~38_combout\,
	cout => \M2_unit|MM_unit_CS|Add2~39\);

-- Location: LCCOMB_X42_Y11_N8
\M2_unit|MM_unit_CS|Add2~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add2~40_combout\ = ((\M2_unit|MM_unit_CS|product[2][20]~regout\ $ (\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~4_combout\ $ (!\M2_unit|MM_unit_CS|Add2~39\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add2~41\ = CARRY((\M2_unit|MM_unit_CS|product[2][20]~regout\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~4_combout\) # (!\M2_unit|MM_unit_CS|Add2~39\))) # (!\M2_unit|MM_unit_CS|product[2][20]~regout\ & 
-- (\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~4_combout\ & !\M2_unit|MM_unit_CS|Add2~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[2][20]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add2~39\,
	combout => \M2_unit|MM_unit_CS|Add2~40_combout\,
	cout => \M2_unit|MM_unit_CS|Add2~41\);

-- Location: LCCOMB_X42_Y11_N12
\M2_unit|MM_unit_CS|Add2~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add2~44_combout\ = ((\M2_unit|MM_unit_CS|product[2][22]~regout\ $ (\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~8_combout\ $ (!\M2_unit|MM_unit_CS|Add2~43\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add2~45\ = CARRY((\M2_unit|MM_unit_CS|product[2][22]~regout\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~8_combout\) # (!\M2_unit|MM_unit_CS|Add2~43\))) # (!\M2_unit|MM_unit_CS|product[2][22]~regout\ & 
-- (\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~8_combout\ & !\M2_unit|MM_unit_CS|Add2~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[2][22]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add2~43\,
	combout => \M2_unit|MM_unit_CS|Add2~44_combout\,
	cout => \M2_unit|MM_unit_CS|Add2~45\);

-- Location: LCCOMB_X42_Y11_N14
\M2_unit|MM_unit_CS|Add2~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add2~46_combout\ = (\M2_unit|MM_unit_CS|product[2][23]~regout\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~10_combout\ & (\M2_unit|MM_unit_CS|Add2~45\ & VCC)) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~10_combout\ & 
-- (!\M2_unit|MM_unit_CS|Add2~45\)))) # (!\M2_unit|MM_unit_CS|product[2][23]~regout\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~10_combout\ & (!\M2_unit|MM_unit_CS|Add2~45\)) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~10_combout\ & 
-- ((\M2_unit|MM_unit_CS|Add2~45\) # (GND)))))
-- \M2_unit|MM_unit_CS|Add2~47\ = CARRY((\M2_unit|MM_unit_CS|product[2][23]~regout\ & (!\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~10_combout\ & !\M2_unit|MM_unit_CS|Add2~45\)) # (!\M2_unit|MM_unit_CS|product[2][23]~regout\ & 
-- ((!\M2_unit|MM_unit_CS|Add2~45\) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[2][23]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add2~45\,
	combout => \M2_unit|MM_unit_CS|Add2~46_combout\,
	cout => \M2_unit|MM_unit_CS|Add2~47\);

-- Location: LCCOMB_X42_Y11_N16
\M2_unit|MM_unit_CS|Add2~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add2~48_combout\ = ((\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~12_combout\ $ (\M2_unit|MM_unit_CS|product[2][24]~regout\ $ (!\M2_unit|MM_unit_CS|Add2~47\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add2~49\ = CARRY((\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~12_combout\ & ((\M2_unit|MM_unit_CS|product[2][24]~regout\) # (!\M2_unit|MM_unit_CS|Add2~47\))) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~12_combout\ & 
-- (\M2_unit|MM_unit_CS|product[2][24]~regout\ & !\M2_unit|MM_unit_CS|Add2~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~12_combout\,
	datab => \M2_unit|MM_unit_CS|product[2][24]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add2~47\,
	combout => \M2_unit|MM_unit_CS|Add2~48_combout\,
	cout => \M2_unit|MM_unit_CS|Add2~49\);

-- Location: LCCOMB_X38_Y12_N2
\M2_unit|MM_unit_CS|product~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~75_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~12_combout\))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add2~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datab => \M2_unit|MM_unit_CS|Add2~48_combout\,
	datad => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~12_combout\,
	combout => \M2_unit|MM_unit_CS|product~75_combout\);

-- Location: LCFF_X38_Y12_N3
\M2_unit|MM_unit_CS|product[2][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~75_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[2][24]~regout\);

-- Location: LCCOMB_X42_Y11_N20
\M2_unit|MM_unit_CS|Add2~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add2~52_combout\ = ((\M2_unit|MM_unit_CS|product[2][26]~regout\ $ (\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~16_combout\ $ (!\M2_unit|MM_unit_CS|Add2~51\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add2~53\ = CARRY((\M2_unit|MM_unit_CS|product[2][26]~regout\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~16_combout\) # (!\M2_unit|MM_unit_CS|Add2~51\))) # (!\M2_unit|MM_unit_CS|product[2][26]~regout\ & 
-- (\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~16_combout\ & !\M2_unit|MM_unit_CS|Add2~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[2][26]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add2~51\,
	combout => \M2_unit|MM_unit_CS|Add2~52_combout\,
	cout => \M2_unit|MM_unit_CS|Add2~53\);

-- Location: LCCOMB_X42_Y11_N22
\M2_unit|MM_unit_CS|Add2~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add2~54_combout\ = (\M2_unit|MM_unit_CS|product[2][27]~regout\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~18_combout\ & (\M2_unit|MM_unit_CS|Add2~53\ & VCC)) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~18_combout\ & 
-- (!\M2_unit|MM_unit_CS|Add2~53\)))) # (!\M2_unit|MM_unit_CS|product[2][27]~regout\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~18_combout\ & (!\M2_unit|MM_unit_CS|Add2~53\)) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~18_combout\ & 
-- ((\M2_unit|MM_unit_CS|Add2~53\) # (GND)))))
-- \M2_unit|MM_unit_CS|Add2~55\ = CARRY((\M2_unit|MM_unit_CS|product[2][27]~regout\ & (!\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~18_combout\ & !\M2_unit|MM_unit_CS|Add2~53\)) # (!\M2_unit|MM_unit_CS|product[2][27]~regout\ & 
-- ((!\M2_unit|MM_unit_CS|Add2~53\) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[2][27]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add2~53\,
	combout => \M2_unit|MM_unit_CS|Add2~54_combout\,
	cout => \M2_unit|MM_unit_CS|Add2~55\);

-- Location: LCCOMB_X42_Y11_N24
\M2_unit|MM_unit_CS|Add2~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add2~56_combout\ = ((\M2_unit|MM_unit_CS|product[2][28]~regout\ $ (\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~20_combout\ $ (!\M2_unit|MM_unit_CS|Add2~55\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add2~57\ = CARRY((\M2_unit|MM_unit_CS|product[2][28]~regout\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~20_combout\) # (!\M2_unit|MM_unit_CS|Add2~55\))) # (!\M2_unit|MM_unit_CS|product[2][28]~regout\ & 
-- (\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~20_combout\ & !\M2_unit|MM_unit_CS|Add2~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[2][28]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add2~55\,
	combout => \M2_unit|MM_unit_CS|Add2~56_combout\,
	cout => \M2_unit|MM_unit_CS|Add2~57\);

-- Location: LCCOMB_X42_Y11_N26
\M2_unit|MM_unit_CS|Add2~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add2~58_combout\ = (\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~22_combout\ & ((\M2_unit|MM_unit_CS|product[2][29]~regout\ & (\M2_unit|MM_unit_CS|Add2~57\ & VCC)) # (!\M2_unit|MM_unit_CS|product[2][29]~regout\ & 
-- (!\M2_unit|MM_unit_CS|Add2~57\)))) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~22_combout\ & ((\M2_unit|MM_unit_CS|product[2][29]~regout\ & (!\M2_unit|MM_unit_CS|Add2~57\)) # (!\M2_unit|MM_unit_CS|product[2][29]~regout\ & 
-- ((\M2_unit|MM_unit_CS|Add2~57\) # (GND)))))
-- \M2_unit|MM_unit_CS|Add2~59\ = CARRY((\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~22_combout\ & (!\M2_unit|MM_unit_CS|product[2][29]~regout\ & !\M2_unit|MM_unit_CS|Add2~57\)) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~22_combout\ & 
-- ((!\M2_unit|MM_unit_CS|Add2~57\) # (!\M2_unit|MM_unit_CS|product[2][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~22_combout\,
	datab => \M2_unit|MM_unit_CS|product[2][29]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add2~57\,
	combout => \M2_unit|MM_unit_CS|Add2~58_combout\,
	cout => \M2_unit|MM_unit_CS|Add2~59\);

-- Location: LCCOMB_X43_Y11_N0
\M2_unit|MM_unit_CS|product~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~119_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~22_combout\))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add2~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|Add2~58_combout\,
	datac => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CS|Mult2|auto_generated|op_1~22_combout\,
	combout => \M2_unit|MM_unit_CS|product~119_combout\);

-- Location: LCFF_X43_Y11_N1
\M2_unit|MM_unit_CS|product[2][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~119_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[2][29]~regout\);

-- Location: LCFF_X42_Y11_N29
\M2_unit|MM_unit_CS|product_out[2][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add2~60_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[2][30]~regout\);

-- Location: LCCOMB_X37_Y14_N0
\M2_unit|MM_unit_CS|P_write_data~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|P_write_data~16_combout\ = (\M2_unit|MM_unit_CS|P_write_data~15_combout\ & (((\M2_unit|MM_unit_CS|product_out[2][30]~regout\) # (!\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\)))) # (!\M2_unit|MM_unit_CS|P_write_data~15_combout\ & 
-- (\M2_unit|MM_unit_CS|product_out[0][30]~regout\ & ((\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product_out[0][30]~regout\,
	datab => \M2_unit|MM_unit_CS|P_write_data~15_combout\,
	datac => \M2_unit|MM_unit_CS|product_out[2][30]~regout\,
	datad => \M2_unit|MM_unit_CS|P_write_data[12]~1_combout\,
	combout => \M2_unit|MM_unit_CS|P_write_data~16_combout\);

-- Location: LCFF_X37_Y14_N1
\M2_unit|MM_unit_CS|P_write_data[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|P_write_data~16_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|P_write_data[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|P_write_data\(22));

-- Location: LCCOMB_X37_Y14_N26
\M2_unit|RAM0_write_data[0][22]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM0_write_data[0][22]~7_combout\ = (\M2_unit|MM_unit_CS|P_write_data\(22) & \M2_unit|state.S_CS~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|P_write_data\(22),
	datad => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|RAM0_write_data[0][22]~7_combout\);

-- Location: LCCOMB_X38_Y18_N30
\M2_unit|MM_CT_RAM0_read_data[24]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM0_read_data[24]~6_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(24),
	combout => \M2_unit|MM_CT_RAM0_read_data[24]~6_combout\);

-- Location: LCCOMB_X44_Y16_N2
\M2_unit|MM_CT_RAM2_read_data[1][0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[1][0]~0_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(0),
	combout => \M2_unit|MM_CT_RAM2_read_data[1][0]~0_combout\);

-- Location: LCCOMB_X40_Y16_N28
\M2_unit|MM_CT_RAM2_read_data[1][1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM2_read_data[1][1]~1_combout\ = (\M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(1) & \M2_unit|state.S_CT~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|dual_port_RAM_inst2|altsyncram_component|auto_generated|q_b\(1),
	datac => \M2_unit|state.S_CT~regout\,
	combout => \M2_unit|MM_CT_RAM2_read_data[1][1]~1_combout\);

-- Location: DSPMULT_X39_Y18_N0
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	dataa => \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3_DATAA_bus\,
	datab => \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: LCCOMB_X40_Y18_N2
\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~0_combout\ = (\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT18\ & (\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~dataout\ $ (VCC))) # 
-- (!\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT18\ & (\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~dataout\ & VCC))
-- \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~1\ = CARRY((\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT18\ & \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT18\,
	datab => \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~dataout\,
	datad => VCC,
	combout => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~0_combout\,
	cout => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~1\);

-- Location: LCCOMB_X40_Y18_N4
\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~2_combout\ = (\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT19\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT1\ & (\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~1\ & VCC)) # 
-- (!\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT1\ & (!\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~1\)))) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT19\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT1\ & 
-- (!\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~1\)) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT1\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~1\) # (GND)))))
-- \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~3\ = CARRY((\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT19\ & (!\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT1\ & !\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~1\)) # 
-- (!\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT19\ & ((!\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~1\) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT19\,
	datab => \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT1\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~1\,
	combout => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~2_combout\,
	cout => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~3\);

-- Location: LCCOMB_X40_Y18_N6
\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~4_combout\ = ((\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT20\ $ (\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT2\ $ (!\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~3\)))) # (GND)
-- \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~5\ = CARRY((\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT20\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT2\) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~3\))) # 
-- (!\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT20\ & (\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT2\ & !\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT20\,
	datab => \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT2\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~3\,
	combout => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~4_combout\,
	cout => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~5\);

-- Location: LCCOMB_X40_Y18_N8
\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~6_combout\ = (\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT21\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT3\ & (\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~5\ & VCC)) # 
-- (!\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT3\ & (!\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~5\)))) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT21\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT3\ & 
-- (!\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~5\)) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT3\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~5\) # (GND)))))
-- \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~7\ = CARRY((\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT21\ & (!\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT3\ & !\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~5\)) # 
-- (!\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT21\ & ((!\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~5\) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT21\,
	datab => \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT3\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~5\,
	combout => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~6_combout\,
	cout => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~7\);

-- Location: LCCOMB_X40_Y18_N10
\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~8_combout\ = ((\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT22\ $ (\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT4\ $ (!\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~7\)))) # (GND)
-- \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~9\ = CARRY((\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT22\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT4\) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~7\))) # 
-- (!\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT22\ & (\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT4\ & !\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT22\,
	datab => \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT4\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~7\,
	combout => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~8_combout\,
	cout => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~9\);

-- Location: LCCOMB_X40_Y18_N12
\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~10_combout\ = (\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT23\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT5\ & (\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~9\ & VCC)) # 
-- (!\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT5\ & (!\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~9\)))) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT23\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT5\ & 
-- (!\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~9\)) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT5\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~9\) # (GND)))))
-- \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~11\ = CARRY((\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT23\ & (!\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT5\ & !\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~9\)) # 
-- (!\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT23\ & ((!\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~9\) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT23\,
	datab => \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT5\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~9\,
	combout => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~10_combout\,
	cout => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~11\);

-- Location: LCCOMB_X40_Y18_N14
\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~12_combout\ = ((\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT24\ $ (\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT6\ $ (!\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~11\)))) # (GND)
-- \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~13\ = CARRY((\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT24\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT6\) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~11\))) # 
-- (!\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT24\ & (\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT6\ & !\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT24\,
	datab => \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT6\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~11\,
	combout => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~12_combout\,
	cout => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~13\);

-- Location: DSPMULT_X39_Y16_N0
\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => VCC,
	dataa => \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1_DATAA_bus\,
	datab => \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X40_Y20_N24
\M2_unit|MM_unit_CT|Add3~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add3~24_combout\ = ((\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(12) $ (\M2_unit|MM_unit_CT|product[3][12]~regout\ $ (!\M2_unit|MM_unit_CT|Add3~23\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add3~25\ = CARRY((\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(12) & ((\M2_unit|MM_unit_CT|product[3][12]~regout\) # (!\M2_unit|MM_unit_CT|Add3~23\))) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(12) & 
-- (\M2_unit|MM_unit_CT|product[3][12]~regout\ & !\M2_unit|MM_unit_CT|Add3~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(12),
	datab => \M2_unit|MM_unit_CT|product[3][12]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add3~23\,
	combout => \M2_unit|MM_unit_CT|Add3~24_combout\,
	cout => \M2_unit|MM_unit_CT|Add3~25\);

-- Location: LCCOMB_X40_Y20_N26
\M2_unit|MM_unit_CT|Add3~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add3~26_combout\ = (\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(13) & ((\M2_unit|MM_unit_CT|product[3][13]~regout\ & (\M2_unit|MM_unit_CT|Add3~25\ & VCC)) # (!\M2_unit|MM_unit_CT|product[3][13]~regout\ & 
-- (!\M2_unit|MM_unit_CT|Add3~25\)))) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(13) & ((\M2_unit|MM_unit_CT|product[3][13]~regout\ & (!\M2_unit|MM_unit_CT|Add3~25\)) # (!\M2_unit|MM_unit_CT|product[3][13]~regout\ & ((\M2_unit|MM_unit_CT|Add3~25\) # 
-- (GND)))))
-- \M2_unit|MM_unit_CT|Add3~27\ = CARRY((\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(13) & (!\M2_unit|MM_unit_CT|product[3][13]~regout\ & !\M2_unit|MM_unit_CT|Add3~25\)) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(13) & 
-- ((!\M2_unit|MM_unit_CT|Add3~25\) # (!\M2_unit|MM_unit_CT|product[3][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(13),
	datab => \M2_unit|MM_unit_CT|product[3][13]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add3~25\,
	combout => \M2_unit|MM_unit_CT|Add3~26_combout\,
	cout => \M2_unit|MM_unit_CT|Add3~27\);

-- Location: LCCOMB_X40_Y20_N28
\M2_unit|MM_unit_CT|Add3~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add3~28_combout\ = ((\M2_unit|MM_unit_CT|product[3][14]~regout\ $ (\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(14) $ (!\M2_unit|MM_unit_CT|Add3~27\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add3~29\ = CARRY((\M2_unit|MM_unit_CT|product[3][14]~regout\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(14)) # (!\M2_unit|MM_unit_CT|Add3~27\))) # (!\M2_unit|MM_unit_CT|product[3][14]~regout\ & 
-- (\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(14) & !\M2_unit|MM_unit_CT|Add3~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[3][14]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(14),
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add3~27\,
	combout => \M2_unit|MM_unit_CT|Add3~28_combout\,
	cout => \M2_unit|MM_unit_CT|Add3~29\);

-- Location: LCCOMB_X40_Y20_N30
\M2_unit|MM_unit_CT|Add3~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add3~30_combout\ = (\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(15) & ((\M2_unit|MM_unit_CT|product[3][15]~regout\ & (\M2_unit|MM_unit_CT|Add3~29\ & VCC)) # (!\M2_unit|MM_unit_CT|product[3][15]~regout\ & 
-- (!\M2_unit|MM_unit_CT|Add3~29\)))) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(15) & ((\M2_unit|MM_unit_CT|product[3][15]~regout\ & (!\M2_unit|MM_unit_CT|Add3~29\)) # (!\M2_unit|MM_unit_CT|product[3][15]~regout\ & ((\M2_unit|MM_unit_CT|Add3~29\) # 
-- (GND)))))
-- \M2_unit|MM_unit_CT|Add3~31\ = CARRY((\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(15) & (!\M2_unit|MM_unit_CT|product[3][15]~regout\ & !\M2_unit|MM_unit_CT|Add3~29\)) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(15) & 
-- ((!\M2_unit|MM_unit_CT|Add3~29\) # (!\M2_unit|MM_unit_CT|product[3][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(15),
	datab => \M2_unit|MM_unit_CT|product[3][15]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add3~29\,
	combout => \M2_unit|MM_unit_CT|Add3~30_combout\,
	cout => \M2_unit|MM_unit_CT|Add3~31\);

-- Location: LCCOMB_X41_Y19_N12
\M2_unit|MM_unit_CT|product~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~11_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(15))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add3~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(15),
	datad => \M2_unit|MM_unit_CT|Add3~30_combout\,
	combout => \M2_unit|MM_unit_CT|product~11_combout\);

-- Location: LCFF_X41_Y19_N13
\M2_unit|MM_unit_CT|product[3][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~11_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[3][15]~regout\);

-- Location: LCCOMB_X40_Y19_N0
\M2_unit|MM_unit_CT|Add3~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add3~32_combout\ = ((\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(16) $ (\M2_unit|MM_unit_CT|product[3][16]~regout\ $ (!\M2_unit|MM_unit_CT|Add3~31\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add3~33\ = CARRY((\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(16) & ((\M2_unit|MM_unit_CT|product[3][16]~regout\) # (!\M2_unit|MM_unit_CT|Add3~31\))) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(16) & 
-- (\M2_unit|MM_unit_CT|product[3][16]~regout\ & !\M2_unit|MM_unit_CT|Add3~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(16),
	datab => \M2_unit|MM_unit_CT|product[3][16]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add3~31\,
	combout => \M2_unit|MM_unit_CT|Add3~32_combout\,
	cout => \M2_unit|MM_unit_CT|Add3~33\);

-- Location: LCCOMB_X40_Y19_N2
\M2_unit|MM_unit_CT|Add3~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add3~34_combout\ = (\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(17) & ((\M2_unit|MM_unit_CT|product[3][17]~regout\ & (\M2_unit|MM_unit_CT|Add3~33\ & VCC)) # (!\M2_unit|MM_unit_CT|product[3][17]~regout\ & 
-- (!\M2_unit|MM_unit_CT|Add3~33\)))) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(17) & ((\M2_unit|MM_unit_CT|product[3][17]~regout\ & (!\M2_unit|MM_unit_CT|Add3~33\)) # (!\M2_unit|MM_unit_CT|product[3][17]~regout\ & ((\M2_unit|MM_unit_CT|Add3~33\) # 
-- (GND)))))
-- \M2_unit|MM_unit_CT|Add3~35\ = CARRY((\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(17) & (!\M2_unit|MM_unit_CT|product[3][17]~regout\ & !\M2_unit|MM_unit_CT|Add3~33\)) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(17) & 
-- ((!\M2_unit|MM_unit_CT|Add3~33\) # (!\M2_unit|MM_unit_CT|product[3][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(17),
	datab => \M2_unit|MM_unit_CT|product[3][17]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add3~33\,
	combout => \M2_unit|MM_unit_CT|Add3~34_combout\,
	cout => \M2_unit|MM_unit_CT|Add3~35\);

-- Location: LCCOMB_X41_Y19_N0
\M2_unit|MM_unit_CT|product~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~9_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(17))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add3~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(17),
	datad => \M2_unit|MM_unit_CT|Add3~34_combout\,
	combout => \M2_unit|MM_unit_CT|product~9_combout\);

-- Location: LCFF_X41_Y19_N1
\M2_unit|MM_unit_CT|product[3][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~9_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[3][17]~regout\);

-- Location: LCCOMB_X40_Y19_N4
\M2_unit|MM_unit_CT|Add3~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add3~36_combout\ = ((\M2_unit|MM_unit_CT|product[3][18]~regout\ $ (\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~0_combout\ $ (!\M2_unit|MM_unit_CT|Add3~35\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add3~37\ = CARRY((\M2_unit|MM_unit_CT|product[3][18]~regout\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~0_combout\) # (!\M2_unit|MM_unit_CT|Add3~35\))) # (!\M2_unit|MM_unit_CT|product[3][18]~regout\ & 
-- (\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~0_combout\ & !\M2_unit|MM_unit_CT|Add3~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[3][18]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add3~35\,
	combout => \M2_unit|MM_unit_CT|Add3~36_combout\,
	cout => \M2_unit|MM_unit_CT|Add3~37\);

-- Location: LCCOMB_X40_Y19_N8
\M2_unit|MM_unit_CT|Add3~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add3~40_combout\ = ((\M2_unit|MM_unit_CT|product[3][20]~regout\ $ (\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~4_combout\ $ (!\M2_unit|MM_unit_CT|Add3~39\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add3~41\ = CARRY((\M2_unit|MM_unit_CT|product[3][20]~regout\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~4_combout\) # (!\M2_unit|MM_unit_CT|Add3~39\))) # (!\M2_unit|MM_unit_CT|product[3][20]~regout\ & 
-- (\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~4_combout\ & !\M2_unit|MM_unit_CT|Add3~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[3][20]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add3~39\,
	combout => \M2_unit|MM_unit_CT|Add3~40_combout\,
	cout => \M2_unit|MM_unit_CT|Add3~41\);

-- Location: LCCOMB_X40_Y19_N10
\M2_unit|MM_unit_CT|Add3~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add3~42_combout\ = (\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~6_combout\ & ((\M2_unit|MM_unit_CT|product[3][21]~regout\ & (\M2_unit|MM_unit_CT|Add3~41\ & VCC)) # (!\M2_unit|MM_unit_CT|product[3][21]~regout\ & 
-- (!\M2_unit|MM_unit_CT|Add3~41\)))) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~6_combout\ & ((\M2_unit|MM_unit_CT|product[3][21]~regout\ & (!\M2_unit|MM_unit_CT|Add3~41\)) # (!\M2_unit|MM_unit_CT|product[3][21]~regout\ & 
-- ((\M2_unit|MM_unit_CT|Add3~41\) # (GND)))))
-- \M2_unit|MM_unit_CT|Add3~43\ = CARRY((\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~6_combout\ & (!\M2_unit|MM_unit_CT|product[3][21]~regout\ & !\M2_unit|MM_unit_CT|Add3~41\)) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~6_combout\ & 
-- ((!\M2_unit|MM_unit_CT|Add3~41\) # (!\M2_unit|MM_unit_CT|product[3][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~6_combout\,
	datab => \M2_unit|MM_unit_CT|product[3][21]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add3~41\,
	combout => \M2_unit|MM_unit_CT|Add3~42_combout\,
	cout => \M2_unit|MM_unit_CT|Add3~43\);

-- Location: LCCOMB_X41_Y19_N8
\M2_unit|MM_unit_CT|product~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~5_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~6_combout\)) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add3~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~6_combout\,
	datad => \M2_unit|MM_unit_CT|Add3~42_combout\,
	combout => \M2_unit|MM_unit_CT|product~5_combout\);

-- Location: LCFF_X41_Y19_N9
\M2_unit|MM_unit_CT|product[3][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~5_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[3][21]~regout\);

-- Location: LCCOMB_X40_Y19_N12
\M2_unit|MM_unit_CT|Add3~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add3~44_combout\ = ((\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~8_combout\ $ (\M2_unit|MM_unit_CT|product[3][22]~regout\ $ (!\M2_unit|MM_unit_CT|Add3~43\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add3~45\ = CARRY((\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~8_combout\ & ((\M2_unit|MM_unit_CT|product[3][22]~regout\) # (!\M2_unit|MM_unit_CT|Add3~43\))) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~8_combout\ & 
-- (\M2_unit|MM_unit_CT|product[3][22]~regout\ & !\M2_unit|MM_unit_CT|Add3~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~8_combout\,
	datab => \M2_unit|MM_unit_CT|product[3][22]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add3~43\,
	combout => \M2_unit|MM_unit_CT|Add3~44_combout\,
	cout => \M2_unit|MM_unit_CT|Add3~45\);

-- Location: LCCOMB_X40_Y19_N14
\M2_unit|MM_unit_CT|Add3~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add3~46_combout\ = (\M2_unit|MM_unit_CT|product[3][23]~regout\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~10_combout\ & (\M2_unit|MM_unit_CT|Add3~45\ & VCC)) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~10_combout\ & 
-- (!\M2_unit|MM_unit_CT|Add3~45\)))) # (!\M2_unit|MM_unit_CT|product[3][23]~regout\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~10_combout\ & (!\M2_unit|MM_unit_CT|Add3~45\)) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~10_combout\ & 
-- ((\M2_unit|MM_unit_CT|Add3~45\) # (GND)))))
-- \M2_unit|MM_unit_CT|Add3~47\ = CARRY((\M2_unit|MM_unit_CT|product[3][23]~regout\ & (!\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~10_combout\ & !\M2_unit|MM_unit_CT|Add3~45\)) # (!\M2_unit|MM_unit_CT|product[3][23]~regout\ & 
-- ((!\M2_unit|MM_unit_CT|Add3~45\) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[3][23]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add3~45\,
	combout => \M2_unit|MM_unit_CT|Add3~46_combout\,
	cout => \M2_unit|MM_unit_CT|Add3~47\);

-- Location: LCCOMB_X40_Y19_N16
\M2_unit|MM_unit_CT|Add3~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add3~48_combout\ = ((\M2_unit|MM_unit_CT|product[3][24]~regout\ $ (\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~12_combout\ $ (!\M2_unit|MM_unit_CT|Add3~47\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add3~49\ = CARRY((\M2_unit|MM_unit_CT|product[3][24]~regout\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~12_combout\) # (!\M2_unit|MM_unit_CT|Add3~47\))) # (!\M2_unit|MM_unit_CT|product[3][24]~regout\ & 
-- (\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~12_combout\ & !\M2_unit|MM_unit_CT|Add3~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[3][24]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add3~47\,
	combout => \M2_unit|MM_unit_CT|Add3~48_combout\,
	cout => \M2_unit|MM_unit_CT|Add3~49\);

-- Location: LCFF_X40_Y19_N17
\M2_unit|MM_unit_CT|product_out[3][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add3~48_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[3][24]~regout\);

-- Location: LCFF_X43_Y17_N17
\M2_unit|MM_unit_CT|product_out[2][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add2~48_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[2][24]~regout\);

-- Location: LCCOMB_X35_Y17_N22
\M2_unit|MM_unit_CT|P_write_data~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|P_write_data~48_combout\ = (\M2_unit|MM_unit_CT|P_write_data~47_combout\ & (((\M2_unit|MM_unit_CT|product_out[2][24]~regout\) # (!\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\)))) # (!\M2_unit|MM_unit_CT|P_write_data~47_combout\ & 
-- (\M2_unit|MM_unit_CT|product_out[3][24]~regout\ & ((\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|P_write_data~47_combout\,
	datab => \M2_unit|MM_unit_CT|product_out[3][24]~regout\,
	datac => \M2_unit|MM_unit_CT|product_out[2][24]~regout\,
	datad => \M2_unit|MM_unit_CT|P_write_data[16]~0_combout\,
	combout => \M2_unit|MM_unit_CT|P_write_data~48_combout\);

-- Location: LCFF_X35_Y17_N23
\M2_unit|MM_unit_CT|P_write_data[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|P_write_data~48_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|P_write_data[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|P_write_data\(16));

-- Location: LCCOMB_X29_Y17_N0
\M2_unit|RAM1_write_data[16]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM1_write_data[16]~22_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|MM_unit_CT|P_write_data\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|MM_unit_CT|P_write_data\(16),
	combout => \M2_unit|RAM1_write_data[16]~22_combout\);

-- Location: LCCOMB_X38_Y17_N28
\M2_unit|MM_CS_RAM1_read_data[14]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM1_read_data[14]~28_combout\ = (\M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(14) & \M2_unit|state.S_CS~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(14),
	datad => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|MM_CS_RAM1_read_data[14]~28_combout\);

-- Location: DSPMULT_X39_Y10_N0
\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => VCC,
	dataa => \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X40_Y10_N4
\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~0_combout\ = (\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT18\ & (\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~dataout\ $ (VCC))) # 
-- (!\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT18\ & (\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~dataout\ & VCC))
-- \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~1\ = CARRY((\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT18\ & \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datab => \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~dataout\,
	datad => VCC,
	combout => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~0_combout\,
	cout => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~1\);

-- Location: LCCOMB_X40_Y10_N8
\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~4_combout\ = ((\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT2\ $ (\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT20\ $ (!\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~3\)))) # (GND)
-- \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~5\ = CARRY((\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT2\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT20\) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~3\))) # 
-- (!\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT2\ & (\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT20\ & !\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT2\,
	datab => \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~3\,
	combout => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~4_combout\,
	cout => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~5\);

-- Location: LCCOMB_X40_Y10_N10
\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~6_combout\ = (\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT21\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT3\ & (\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~5\ & VCC)) # 
-- (!\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT3\ & (!\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~5\)))) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT21\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT3\ & 
-- (!\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~5\)) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT3\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~5\) # (GND)))))
-- \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~7\ = CARRY((\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT21\ & (!\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT3\ & !\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~5\)) # 
-- (!\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT21\ & ((!\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~5\) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datab => \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT3\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~5\,
	combout => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~6_combout\,
	cout => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~7\);

-- Location: LCCOMB_X40_Y10_N12
\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~8_combout\ = ((\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT4\ $ (\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT22\ $ (!\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~7\)))) # (GND)
-- \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~9\ = CARRY((\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT4\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT22\) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~7\))) # 
-- (!\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT4\ & (\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT22\ & !\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT4\,
	datab => \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~7\,
	combout => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~8_combout\,
	cout => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~9\);

-- Location: LCCOMB_X40_Y10_N14
\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~10_combout\ = (\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT23\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT5\ & (\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~9\ & VCC)) # 
-- (!\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT5\ & (!\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~9\)))) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT23\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT5\ & 
-- (!\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~9\)) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT5\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~9\) # (GND)))))
-- \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~11\ = CARRY((\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT23\ & (!\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT5\ & !\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~9\)) # 
-- (!\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT23\ & ((!\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~9\) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datab => \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT5\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~9\,
	combout => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~10_combout\,
	cout => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~11\);

-- Location: LCCOMB_X40_Y10_N16
\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~12_combout\ = ((\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT6\ $ (\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT24\ $ (!\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~11\)))) # (GND)
-- \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~13\ = CARRY((\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT6\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT24\) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~11\))) # 
-- (!\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT6\ & (\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT24\ & !\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT6\,
	datab => \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT24\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~11\,
	combout => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~12_combout\,
	cout => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~13\);

-- Location: LCCOMB_X40_Y10_N18
\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~14_combout\ = (\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT7\ & (\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~13\ & VCC)) # 
-- (!\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT7\ & (!\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~13\)))) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT7\ & 
-- (!\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~13\)) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT7\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~13\) # (GND)))))
-- \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~15\ = CARRY((\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT25\ & (!\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT7\ & !\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~13\)) # 
-- (!\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((!\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~13\) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datab => \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT7\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~13\,
	combout => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~14_combout\,
	cout => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~15\);

-- Location: LCCOMB_X40_Y10_N20
\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~16_combout\ = ((\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT8\ $ (\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT26\ $ (!\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~15\)))) # (GND)
-- \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~17\ = CARRY((\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT8\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT26\) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~15\))) # 
-- (!\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT8\ & (\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT26\ & !\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT8\,
	datab => \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~15\,
	combout => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~16_combout\,
	cout => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~17\);

-- Location: LCCOMB_X40_Y10_N22
\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~18_combout\ = (\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT9\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT27\ & (\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~17\ & VCC)) # 
-- (!\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT27\ & (!\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~17\)))) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT9\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT27\ & 
-- (!\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~17\)) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT27\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~17\) # (GND)))))
-- \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~19\ = CARRY((\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT9\ & (!\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT27\ & !\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~17\)) # 
-- (!\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT9\ & ((!\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~17\) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT9\,
	datab => \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT27\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~17\,
	combout => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~18_combout\,
	cout => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~19\);

-- Location: LCCOMB_X40_Y10_N24
\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~20_combout\ = ((\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT28\ $ (\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT10\ $ (!\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~19\)))) # (GND)
-- \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~21\ = CARRY((\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT28\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT10\) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~19\))) # 
-- (!\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT28\ & (\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT10\ & !\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT28\,
	datab => \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT10\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~19\,
	combout => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~20_combout\,
	cout => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~21\);

-- Location: LCCOMB_X40_Y10_N26
\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~22_combout\ = (\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT29\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT11\ & (\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~21\ & VCC)) # 
-- (!\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT11\ & (!\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~21\)))) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT29\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT11\ & 
-- (!\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~21\)) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT11\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~21\) # (GND)))))
-- \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~23\ = CARRY((\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT29\ & (!\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT11\ & !\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~21\)) # 
-- (!\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT29\ & ((!\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~21\) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT29\,
	datab => \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT11\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~21\,
	combout => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~22_combout\,
	cout => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~23\);

-- Location: LCCOMB_X38_Y12_N8
\M2_unit|MM_unit_CS|product~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~117_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~22_combout\)) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add0~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datab => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~22_combout\,
	datac => \M2_unit|MM_unit_CS|Add0~58_combout\,
	combout => \M2_unit|MM_unit_CS|product~117_combout\);

-- Location: LCFF_X38_Y12_N9
\M2_unit|MM_unit_CS|product[0][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~117_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[0][29]~regout\);

-- Location: LCCOMB_X38_Y10_N6
\M2_unit|MM_unit_CS|Add0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add0~38_combout\ = (\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~2_combout\ & ((\M2_unit|MM_unit_CS|product[0][19]~regout\ & (\M2_unit|MM_unit_CS|Add0~37\ & VCC)) # (!\M2_unit|MM_unit_CS|product[0][19]~regout\ & 
-- (!\M2_unit|MM_unit_CS|Add0~37\)))) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~2_combout\ & ((\M2_unit|MM_unit_CS|product[0][19]~regout\ & (!\M2_unit|MM_unit_CS|Add0~37\)) # (!\M2_unit|MM_unit_CS|product[0][19]~regout\ & 
-- ((\M2_unit|MM_unit_CS|Add0~37\) # (GND)))))
-- \M2_unit|MM_unit_CS|Add0~39\ = CARRY((\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~2_combout\ & (!\M2_unit|MM_unit_CS|product[0][19]~regout\ & !\M2_unit|MM_unit_CS|Add0~37\)) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~2_combout\ & 
-- ((!\M2_unit|MM_unit_CS|Add0~37\) # (!\M2_unit|MM_unit_CS|product[0][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~2_combout\,
	datab => \M2_unit|MM_unit_CS|product[0][19]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add0~37\,
	combout => \M2_unit|MM_unit_CS|Add0~38_combout\,
	cout => \M2_unit|MM_unit_CS|Add0~39\);

-- Location: LCCOMB_X38_Y10_N10
\M2_unit|MM_unit_CS|Add0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add0~42_combout\ = (\M2_unit|MM_unit_CS|product[0][21]~regout\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~6_combout\ & (\M2_unit|MM_unit_CS|Add0~41\ & VCC)) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~6_combout\ & 
-- (!\M2_unit|MM_unit_CS|Add0~41\)))) # (!\M2_unit|MM_unit_CS|product[0][21]~regout\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~6_combout\ & (!\M2_unit|MM_unit_CS|Add0~41\)) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~6_combout\ & 
-- ((\M2_unit|MM_unit_CS|Add0~41\) # (GND)))))
-- \M2_unit|MM_unit_CS|Add0~43\ = CARRY((\M2_unit|MM_unit_CS|product[0][21]~regout\ & (!\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~6_combout\ & !\M2_unit|MM_unit_CS|Add0~41\)) # (!\M2_unit|MM_unit_CS|product[0][21]~regout\ & 
-- ((!\M2_unit|MM_unit_CS|Add0~41\) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[0][21]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add0~41\,
	combout => \M2_unit|MM_unit_CS|Add0~42_combout\,
	cout => \M2_unit|MM_unit_CS|Add0~43\);

-- Location: LCCOMB_X38_Y10_N12
\M2_unit|MM_unit_CS|Add0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add0~44_combout\ = ((\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~8_combout\ $ (\M2_unit|MM_unit_CS|product[0][22]~regout\ $ (!\M2_unit|MM_unit_CS|Add0~43\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add0~45\ = CARRY((\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~8_combout\ & ((\M2_unit|MM_unit_CS|product[0][22]~regout\) # (!\M2_unit|MM_unit_CS|Add0~43\))) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~8_combout\ & 
-- (\M2_unit|MM_unit_CS|product[0][22]~regout\ & !\M2_unit|MM_unit_CS|Add0~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~8_combout\,
	datab => \M2_unit|MM_unit_CS|product[0][22]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add0~43\,
	combout => \M2_unit|MM_unit_CS|Add0~44_combout\,
	cout => \M2_unit|MM_unit_CS|Add0~45\);

-- Location: LCCOMB_X37_Y10_N18
\M2_unit|MM_unit_CS|product~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~27_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~8_combout\))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add0~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Add0~44_combout\,
	datad => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~8_combout\,
	combout => \M2_unit|MM_unit_CS|product~27_combout\);

-- Location: LCFF_X37_Y10_N19
\M2_unit|MM_unit_CS|product[0][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~27_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[0][22]~regout\);

-- Location: LCCOMB_X38_Y10_N14
\M2_unit|MM_unit_CS|Add0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add0~46_combout\ = (\M2_unit|MM_unit_CS|product[0][23]~regout\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~10_combout\ & (\M2_unit|MM_unit_CS|Add0~45\ & VCC)) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~10_combout\ & 
-- (!\M2_unit|MM_unit_CS|Add0~45\)))) # (!\M2_unit|MM_unit_CS|product[0][23]~regout\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~10_combout\ & (!\M2_unit|MM_unit_CS|Add0~45\)) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~10_combout\ & 
-- ((\M2_unit|MM_unit_CS|Add0~45\) # (GND)))))
-- \M2_unit|MM_unit_CS|Add0~47\ = CARRY((\M2_unit|MM_unit_CS|product[0][23]~regout\ & (!\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~10_combout\ & !\M2_unit|MM_unit_CS|Add0~45\)) # (!\M2_unit|MM_unit_CS|product[0][23]~regout\ & 
-- ((!\M2_unit|MM_unit_CS|Add0~45\) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[0][23]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add0~45\,
	combout => \M2_unit|MM_unit_CS|Add0~46_combout\,
	cout => \M2_unit|MM_unit_CS|Add0~47\);

-- Location: LCCOMB_X38_Y10_N16
\M2_unit|MM_unit_CS|Add0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add0~48_combout\ = ((\M2_unit|MM_unit_CS|product[0][24]~regout\ $ (\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~12_combout\ $ (!\M2_unit|MM_unit_CS|Add0~47\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add0~49\ = CARRY((\M2_unit|MM_unit_CS|product[0][24]~regout\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~12_combout\) # (!\M2_unit|MM_unit_CS|Add0~47\))) # (!\M2_unit|MM_unit_CS|product[0][24]~regout\ & 
-- (\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~12_combout\ & !\M2_unit|MM_unit_CS|Add0~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[0][24]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add0~47\,
	combout => \M2_unit|MM_unit_CS|Add0~48_combout\,
	cout => \M2_unit|MM_unit_CS|Add0~49\);

-- Location: LCCOMB_X38_Y10_N18
\M2_unit|MM_unit_CS|Add0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add0~50_combout\ = (\M2_unit|MM_unit_CS|product[0][25]~regout\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~14_combout\ & (\M2_unit|MM_unit_CS|Add0~49\ & VCC)) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~14_combout\ & 
-- (!\M2_unit|MM_unit_CS|Add0~49\)))) # (!\M2_unit|MM_unit_CS|product[0][25]~regout\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~14_combout\ & (!\M2_unit|MM_unit_CS|Add0~49\)) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~14_combout\ & 
-- ((\M2_unit|MM_unit_CS|Add0~49\) # (GND)))))
-- \M2_unit|MM_unit_CS|Add0~51\ = CARRY((\M2_unit|MM_unit_CS|product[0][25]~regout\ & (!\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~14_combout\ & !\M2_unit|MM_unit_CS|Add0~49\)) # (!\M2_unit|MM_unit_CS|product[0][25]~regout\ & 
-- ((!\M2_unit|MM_unit_CS|Add0~49\) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[0][25]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add0~49\,
	combout => \M2_unit|MM_unit_CS|Add0~50_combout\,
	cout => \M2_unit|MM_unit_CS|Add0~51\);

-- Location: LCCOMB_X38_Y10_N20
\M2_unit|MM_unit_CS|Add0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add0~52_combout\ = ((\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~16_combout\ $ (\M2_unit|MM_unit_CS|product[0][26]~regout\ $ (!\M2_unit|MM_unit_CS|Add0~51\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add0~53\ = CARRY((\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~16_combout\ & ((\M2_unit|MM_unit_CS|product[0][26]~regout\) # (!\M2_unit|MM_unit_CS|Add0~51\))) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~16_combout\ & 
-- (\M2_unit|MM_unit_CS|product[0][26]~regout\ & !\M2_unit|MM_unit_CS|Add0~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~16_combout\,
	datab => \M2_unit|MM_unit_CS|product[0][26]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add0~51\,
	combout => \M2_unit|MM_unit_CS|Add0~52_combout\,
	cout => \M2_unit|MM_unit_CS|Add0~53\);

-- Location: LCCOMB_X38_Y10_N26
\M2_unit|MM_unit_CS|Add0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add0~58_combout\ = (\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~22_combout\ & ((\M2_unit|MM_unit_CS|product[0][29]~regout\ & (\M2_unit|MM_unit_CS|Add0~57\ & VCC)) # (!\M2_unit|MM_unit_CS|product[0][29]~regout\ & 
-- (!\M2_unit|MM_unit_CS|Add0~57\)))) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~22_combout\ & ((\M2_unit|MM_unit_CS|product[0][29]~regout\ & (!\M2_unit|MM_unit_CS|Add0~57\)) # (!\M2_unit|MM_unit_CS|product[0][29]~regout\ & 
-- ((\M2_unit|MM_unit_CS|Add0~57\) # (GND)))))
-- \M2_unit|MM_unit_CS|Add0~59\ = CARRY((\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~22_combout\ & (!\M2_unit|MM_unit_CS|product[0][29]~regout\ & !\M2_unit|MM_unit_CS|Add0~57\)) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~22_combout\ & 
-- ((!\M2_unit|MM_unit_CS|Add0~57\) # (!\M2_unit|MM_unit_CS|product[0][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~22_combout\,
	datab => \M2_unit|MM_unit_CS|product[0][29]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add0~57\,
	combout => \M2_unit|MM_unit_CS|Add0~58_combout\,
	cout => \M2_unit|MM_unit_CS|Add0~59\);

-- Location: LCFF_X38_Y10_N27
\M2_unit|MM_unit_CS|product_out[0][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add0~58_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[0][29]~regout\);

-- Location: LCCOMB_X40_Y15_N4
\M2_unit|MM_unit_CS|P_write_data~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|P_write_data~13_combout\ = (\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\ & (((\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\) # (\M2_unit|MM_unit_CS|product_out[0][29]~regout\)))) # (!\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\ 
-- & (\M2_unit|MM_unit_CS|product_out[1][29]~regout\ & (!\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product_out[1][29]~regout\,
	datab => \M2_unit|MM_unit_CS|P_write_data[12]~1_combout\,
	datac => \M2_unit|MM_unit_CS|P_write_data[12]~0_combout\,
	datad => \M2_unit|MM_unit_CS|product_out[0][29]~regout\,
	combout => \M2_unit|MM_unit_CS|P_write_data~13_combout\);

-- Location: LCFF_X42_Y11_N27
\M2_unit|MM_unit_CS|product_out[2][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add2~58_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[2][29]~regout\);

-- Location: LCFF_X41_Y15_N27
\M2_unit|MM_unit_CS|product_out[3][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add3~58_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[3][29]~regout\);

-- Location: LCCOMB_X40_Y15_N0
\M2_unit|MM_unit_CS|P_write_data~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|P_write_data~14_combout\ = (\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ & ((\M2_unit|MM_unit_CS|P_write_data~13_combout\ & (\M2_unit|MM_unit_CS|product_out[2][29]~regout\)) # (!\M2_unit|MM_unit_CS|P_write_data~13_combout\ & 
-- ((\M2_unit|MM_unit_CS|product_out[3][29]~regout\))))) # (!\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ & (\M2_unit|MM_unit_CS|P_write_data~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|P_write_data[12]~0_combout\,
	datab => \M2_unit|MM_unit_CS|P_write_data~13_combout\,
	datac => \M2_unit|MM_unit_CS|product_out[2][29]~regout\,
	datad => \M2_unit|MM_unit_CS|product_out[3][29]~regout\,
	combout => \M2_unit|MM_unit_CS|P_write_data~14_combout\);

-- Location: LCFF_X40_Y15_N1
\M2_unit|MM_unit_CS|P_write_data[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|P_write_data~14_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|P_write_data[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|P_write_data\(21));

-- Location: LCCOMB_X40_Y15_N2
\M2_unit|RAM0_write_data[0][21]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM0_write_data[0][21]~6_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|MM_unit_CS|P_write_data\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|MM_unit_CS|P_write_data\(21),
	combout => \M2_unit|RAM0_write_data[0][21]~6_combout\);

-- Location: LCCOMB_X38_Y18_N4
\M2_unit|MM_CT_RAM0_read_data[23]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM0_read_data[23]~5_combout\ = (\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(23) & \M2_unit|state.S_CT~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(23),
	datad => \M2_unit|state.S_CT~regout\,
	combout => \M2_unit|MM_CT_RAM0_read_data[23]~5_combout\);

-- Location: LCCOMB_X40_Y13_N20
\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~16_combout\ = ((\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT8\ $ (\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT26\ $ (!\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~15\)))) # (GND)
-- \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~17\ = CARRY((\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT8\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT26\) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~15\))) # 
-- (!\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT8\ & (\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT26\ & !\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT8\,
	datab => \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT26\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~15\,
	combout => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~16_combout\,
	cout => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~17\);

-- Location: LCCOMB_X40_Y13_N24
\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~20_combout\ = ((\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT28\ $ (\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT10\ $ (!\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~19\)))) # (GND)
-- \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~21\ = CARRY((\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT28\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT10\) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~19\))) # 
-- (!\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT28\ & (\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT10\ & !\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT28\,
	datab => \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT10\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~19\,
	combout => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~20_combout\,
	cout => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~21\);

-- Location: LCCOMB_X40_Y13_N26
\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~22_combout\ = (\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT11\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT29\ & (\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~21\ & VCC)) # 
-- (!\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT29\ & (!\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~21\)))) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT11\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT29\ & 
-- (!\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~21\)) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT29\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~21\) # (GND)))))
-- \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~23\ = CARRY((\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT11\ & (!\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT29\ & !\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~21\)) # 
-- (!\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT11\ & ((!\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~21\) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT11\,
	datab => \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT29\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~21\,
	combout => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~22_combout\,
	cout => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~23\);

-- Location: LCCOMB_X40_Y13_N28
\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~24_combout\ = ((\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT30\ $ (\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT12\ $ (!\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~23\)))) # (GND)
-- \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~25\ = CARRY((\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT30\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT12\) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~23\))) # 
-- (!\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT30\ & (\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT12\ & !\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT30\,
	datab => \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT12\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~23\,
	combout => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~24_combout\,
	cout => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~25\);

-- Location: LCCOMB_X40_Y13_N30
\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~26_combout\ = \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT31\ $ (\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~25\ $ (\M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out2~DATAOUT31\,
	datad => \M2_unit|MM_unit_CT|Mult1|auto_generated|mac_out4~DATAOUT13\,
	cin => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~25\,
	combout => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~26_combout\);

-- Location: LCCOMB_X41_Y12_N22
\M2_unit|MM_unit_CT|Add1~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add1~54_combout\ = (\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~18_combout\ & ((\M2_unit|MM_unit_CT|product[1][27]~regout\ & (\M2_unit|MM_unit_CT|Add1~53\ & VCC)) # (!\M2_unit|MM_unit_CT|product[1][27]~regout\ & 
-- (!\M2_unit|MM_unit_CT|Add1~53\)))) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~18_combout\ & ((\M2_unit|MM_unit_CT|product[1][27]~regout\ & (!\M2_unit|MM_unit_CT|Add1~53\)) # (!\M2_unit|MM_unit_CT|product[1][27]~regout\ & 
-- ((\M2_unit|MM_unit_CT|Add1~53\) # (GND)))))
-- \M2_unit|MM_unit_CT|Add1~55\ = CARRY((\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~18_combout\ & (!\M2_unit|MM_unit_CT|product[1][27]~regout\ & !\M2_unit|MM_unit_CT|Add1~53\)) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~18_combout\ & 
-- ((!\M2_unit|MM_unit_CT|Add1~53\) # (!\M2_unit|MM_unit_CT|product[1][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~18_combout\,
	datab => \M2_unit|MM_unit_CT|product[1][27]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add1~53\,
	combout => \M2_unit|MM_unit_CT|Add1~54_combout\,
	cout => \M2_unit|MM_unit_CT|Add1~55\);

-- Location: LCCOMB_X41_Y17_N20
\M2_unit|MM_unit_CT|product~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~110_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~18_combout\)) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add1~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~18_combout\,
	datac => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CT|Add1~54_combout\,
	combout => \M2_unit|MM_unit_CT|product~110_combout\);

-- Location: LCFF_X41_Y17_N21
\M2_unit|MM_unit_CT|product[1][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~110_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[1][27]~regout\);

-- Location: LCCOMB_X41_Y12_N24
\M2_unit|MM_unit_CT|Add1~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add1~56_combout\ = ((\M2_unit|MM_unit_CT|product[1][28]~regout\ $ (\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~20_combout\ $ (!\M2_unit|MM_unit_CT|Add1~55\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add1~57\ = CARRY((\M2_unit|MM_unit_CT|product[1][28]~regout\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~20_combout\) # (!\M2_unit|MM_unit_CT|Add1~55\))) # (!\M2_unit|MM_unit_CT|product[1][28]~regout\ & 
-- (\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~20_combout\ & !\M2_unit|MM_unit_CT|Add1~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[1][28]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add1~55\,
	combout => \M2_unit|MM_unit_CT|Add1~56_combout\,
	cout => \M2_unit|MM_unit_CT|Add1~57\);

-- Location: LCCOMB_X41_Y12_N26
\M2_unit|MM_unit_CT|Add1~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add1~58_combout\ = (\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~22_combout\ & ((\M2_unit|MM_unit_CT|product[1][29]~regout\ & (\M2_unit|MM_unit_CT|Add1~57\ & VCC)) # (!\M2_unit|MM_unit_CT|product[1][29]~regout\ & 
-- (!\M2_unit|MM_unit_CT|Add1~57\)))) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~22_combout\ & ((\M2_unit|MM_unit_CT|product[1][29]~regout\ & (!\M2_unit|MM_unit_CT|Add1~57\)) # (!\M2_unit|MM_unit_CT|product[1][29]~regout\ & 
-- ((\M2_unit|MM_unit_CT|Add1~57\) # (GND)))))
-- \M2_unit|MM_unit_CT|Add1~59\ = CARRY((\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~22_combout\ & (!\M2_unit|MM_unit_CT|product[1][29]~regout\ & !\M2_unit|MM_unit_CT|Add1~57\)) # (!\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~22_combout\ & 
-- ((!\M2_unit|MM_unit_CT|Add1~57\) # (!\M2_unit|MM_unit_CT|product[1][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~22_combout\,
	datab => \M2_unit|MM_unit_CT|product[1][29]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add1~57\,
	combout => \M2_unit|MM_unit_CT|Add1~58_combout\,
	cout => \M2_unit|MM_unit_CT|Add1~59\);

-- Location: LCCOMB_X42_Y13_N6
\M2_unit|MM_unit_CT|product~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~118_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~22_combout\))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Add1~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Add1~58_combout\,
	datad => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~22_combout\,
	combout => \M2_unit|MM_unit_CT|product~118_combout\);

-- Location: LCFF_X42_Y13_N7
\M2_unit|MM_unit_CT|product[1][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~118_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[1][29]~regout\);

-- Location: LCCOMB_X41_Y12_N30
\M2_unit|MM_unit_CT|Add1~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add1~62_combout\ = \M2_unit|MM_unit_CT|product[1][31]~regout\ $ (\M2_unit|MM_unit_CT|Add1~61\ $ (\M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[1][31]~regout\,
	datad => \M2_unit|MM_unit_CT|Mult1|auto_generated|op_1~26_combout\,
	cin => \M2_unit|MM_unit_CT|Add1~61\,
	combout => \M2_unit|MM_unit_CT|Add1~62_combout\);

-- Location: LCFF_X41_Y12_N31
\M2_unit|MM_unit_CT|product_out[1][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add1~62_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[1][31]~regout\);

-- Location: LCCOMB_X40_Y18_N16
\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~14_combout\ = (\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT25\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT7\ & (\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~13\ & VCC)) # 
-- (!\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT7\ & (!\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~13\)))) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT25\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT7\ & 
-- (!\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~13\)) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT7\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~13\) # (GND)))))
-- \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~15\ = CARRY((\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT25\ & (!\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT7\ & !\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~13\)) # 
-- (!\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT25\ & ((!\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~13\) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT25\,
	datab => \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT7\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~13\,
	combout => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~14_combout\,
	cout => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~15\);

-- Location: LCCOMB_X40_Y18_N18
\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~16_combout\ = ((\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT8\ $ (\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT26\ $ (!\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~15\)))) # (GND)
-- \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~17\ = CARRY((\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT8\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT26\) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~15\))) # 
-- (!\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT8\ & (\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT26\ & !\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT8\,
	datab => \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT26\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~15\,
	combout => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~16_combout\,
	cout => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~17\);

-- Location: LCCOMB_X40_Y18_N22
\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~20_combout\ = ((\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT10\ $ (\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT28\ $ (!\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~19\)))) # (GND)
-- \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~21\ = CARRY((\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT10\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT28\) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~19\))) # 
-- (!\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT10\ & (\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT28\ & !\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT10\,
	datab => \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT28\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~19\,
	combout => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~20_combout\,
	cout => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~21\);

-- Location: LCCOMB_X40_Y18_N24
\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~22_combout\ = (\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT29\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT11\ & (\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~21\ & VCC)) # 
-- (!\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT11\ & (!\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~21\)))) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT29\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT11\ & 
-- (!\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~21\)) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT11\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~21\) # (GND)))))
-- \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~23\ = CARRY((\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT29\ & (!\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT11\ & !\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~21\)) # 
-- (!\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT29\ & ((!\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~21\) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT29\,
	datab => \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT11\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~21\,
	combout => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~22_combout\,
	cout => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~23\);

-- Location: LCCOMB_X40_Y18_N26
\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~24_combout\ = ((\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT30\ $ (\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT12\ $ (!\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~23\)))) # (GND)
-- \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~25\ = CARRY((\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT30\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT12\) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~23\))) # 
-- (!\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT30\ & (\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT12\ & !\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT30\,
	datab => \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT12\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~23\,
	combout => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~24_combout\,
	cout => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~25\);

-- Location: LCCOMB_X40_Y18_N28
\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~26_combout\ = \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT13\ $ (\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~25\ $ (\M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out4~DATAOUT13\,
	datad => \M2_unit|MM_unit_CT|Mult3|auto_generated|mac_out2~DATAOUT31\,
	cin => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~25\,
	combout => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~26_combout\);

-- Location: LCCOMB_X40_Y19_N22
\M2_unit|MM_unit_CT|Add3~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add3~54_combout\ = (\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~18_combout\ & ((\M2_unit|MM_unit_CT|product[3][27]~regout\ & (\M2_unit|MM_unit_CT|Add3~53\ & VCC)) # (!\M2_unit|MM_unit_CT|product[3][27]~regout\ & 
-- (!\M2_unit|MM_unit_CT|Add3~53\)))) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~18_combout\ & ((\M2_unit|MM_unit_CT|product[3][27]~regout\ & (!\M2_unit|MM_unit_CT|Add3~53\)) # (!\M2_unit|MM_unit_CT|product[3][27]~regout\ & 
-- ((\M2_unit|MM_unit_CT|Add3~53\) # (GND)))))
-- \M2_unit|MM_unit_CT|Add3~55\ = CARRY((\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~18_combout\ & (!\M2_unit|MM_unit_CT|product[3][27]~regout\ & !\M2_unit|MM_unit_CT|Add3~53\)) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~18_combout\ & 
-- ((!\M2_unit|MM_unit_CT|Add3~53\) # (!\M2_unit|MM_unit_CT|product[3][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~18_combout\,
	datab => \M2_unit|MM_unit_CT|product[3][27]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add3~53\,
	combout => \M2_unit|MM_unit_CT|Add3~54_combout\,
	cout => \M2_unit|MM_unit_CT|Add3~55\);

-- Location: LCCOMB_X40_Y19_N24
\M2_unit|MM_unit_CT|Add3~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add3~56_combout\ = ((\M2_unit|MM_unit_CT|product[3][28]~regout\ $ (\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~20_combout\ $ (!\M2_unit|MM_unit_CT|Add3~55\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add3~57\ = CARRY((\M2_unit|MM_unit_CT|product[3][28]~regout\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~20_combout\) # (!\M2_unit|MM_unit_CT|Add3~55\))) # (!\M2_unit|MM_unit_CT|product[3][28]~regout\ & 
-- (\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~20_combout\ & !\M2_unit|MM_unit_CT|Add3~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[3][28]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add3~55\,
	combout => \M2_unit|MM_unit_CT|Add3~56_combout\,
	cout => \M2_unit|MM_unit_CT|Add3~57\);

-- Location: LCCOMB_X40_Y19_N28
\M2_unit|MM_unit_CT|Add3~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add3~60_combout\ = ((\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~24_combout\ $ (\M2_unit|MM_unit_CT|product[3][30]~regout\ $ (!\M2_unit|MM_unit_CT|Add3~59\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add3~61\ = CARRY((\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~24_combout\ & ((\M2_unit|MM_unit_CT|product[3][30]~regout\) # (!\M2_unit|MM_unit_CT|Add3~59\))) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~24_combout\ & 
-- (\M2_unit|MM_unit_CT|product[3][30]~regout\ & !\M2_unit|MM_unit_CT|Add3~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~24_combout\,
	datab => \M2_unit|MM_unit_CT|product[3][30]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add3~59\,
	combout => \M2_unit|MM_unit_CT|Add3~60_combout\,
	cout => \M2_unit|MM_unit_CT|Add3~61\);

-- Location: LCCOMB_X40_Y19_N30
\M2_unit|MM_unit_CT|Add3~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add3~62_combout\ = \M2_unit|MM_unit_CT|product[3][31]~regout\ $ (\M2_unit|MM_unit_CT|Add3~61\ $ (\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[3][31]~regout\,
	datad => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~26_combout\,
	cin => \M2_unit|MM_unit_CT|Add3~61\,
	combout => \M2_unit|MM_unit_CT|Add3~62_combout\);

-- Location: LCFF_X40_Y19_N31
\M2_unit|MM_unit_CT|product_out[3][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add3~62_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[3][31]~regout\);

-- Location: LCCOMB_X42_Y19_N20
\M2_unit|MM_unit_CT|P_write_data~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|P_write_data~13_combout\ = (\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ & (((\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\)))) # (!\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ & 
-- ((\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\ & ((\M2_unit|MM_unit_CT|product_out[3][31]~regout\))) # (!\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\ & (\M2_unit|MM_unit_CT|product_out[1][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|P_write_data[16]~1_combout\,
	datab => \M2_unit|MM_unit_CT|product_out[1][31]~regout\,
	datac => \M2_unit|MM_unit_CT|P_write_data[16]~0_combout\,
	datad => \M2_unit|MM_unit_CT|product_out[3][31]~regout\,
	combout => \M2_unit|MM_unit_CT|P_write_data~13_combout\);

-- Location: LCCOMB_X38_Y15_N18
\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~16_combout\ = ((\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT26\ $ (\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT8\ $ (!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~15\)))) # (GND)
-- \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~17\ = CARRY((\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT8\) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~15\))) # 
-- (!\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT26\ & (\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT8\ & !\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datab => \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT8\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~15\,
	combout => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~16_combout\,
	cout => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~17\);

-- Location: LCCOMB_X38_Y15_N20
\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~18_combout\ = (\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT9\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT27\ & (\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~17\ & VCC)) # 
-- (!\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT27\ & (!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~17\)))) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT9\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT27\ & 
-- (!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~17\)) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT27\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~17\) # (GND)))))
-- \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~19\ = CARRY((\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT9\ & (!\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT27\ & !\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~17\)) # 
-- (!\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT9\ & ((!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~17\) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT9\,
	datab => \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT27\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~17\,
	combout => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~18_combout\,
	cout => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~19\);

-- Location: LCCOMB_X38_Y15_N22
\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~20_combout\ = ((\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT28\ $ (\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT10\ $ (!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~19\)))) # (GND)
-- \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~21\ = CARRY((\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT28\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT10\) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~19\))) # 
-- (!\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT28\ & (\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT10\ & !\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT28\,
	datab => \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT10\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~19\,
	combout => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~20_combout\,
	cout => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~21\);

-- Location: LCCOMB_X38_Y15_N24
\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~22_combout\ = (\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT11\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT29\ & (\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~21\ & VCC)) # 
-- (!\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT29\ & (!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~21\)))) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT11\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT29\ & 
-- (!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~21\)) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT29\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~21\) # (GND)))))
-- \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~23\ = CARRY((\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT11\ & (!\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT29\ & !\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~21\)) # 
-- (!\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT11\ & ((!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~21\) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT11\,
	datab => \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT29\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~21\,
	combout => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~22_combout\,
	cout => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~23\);

-- Location: LCCOMB_X38_Y15_N26
\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~24_combout\ = ((\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT30\ $ (\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT12\ $ (!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~23\)))) # (GND)
-- \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~25\ = CARRY((\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT30\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT12\) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~23\))) # 
-- (!\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT30\ & (\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT12\ & !\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT30\,
	datab => \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT12\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~23\,
	combout => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~24_combout\,
	cout => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~25\);

-- Location: LCCOMB_X38_Y15_N28
\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~26_combout\ = \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT13\ $ (\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~25\ $ (\M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out4~DATAOUT13\,
	datad => \M2_unit|MM_unit_CT|Mult0|auto_generated|mac_out2~DATAOUT31\,
	cin => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~25\,
	combout => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~26_combout\);

-- Location: LCCOMB_X37_Y17_N20
\M2_unit|MM_unit_CT|Add0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add0~52_combout\ = ((\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~16_combout\ $ (\M2_unit|MM_unit_CT|product[0][26]~regout\ $ (!\M2_unit|MM_unit_CT|Add0~51\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add0~53\ = CARRY((\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~16_combout\ & ((\M2_unit|MM_unit_CT|product[0][26]~regout\) # (!\M2_unit|MM_unit_CT|Add0~51\))) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~16_combout\ & 
-- (\M2_unit|MM_unit_CT|product[0][26]~regout\ & !\M2_unit|MM_unit_CT|Add0~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~16_combout\,
	datab => \M2_unit|MM_unit_CT|product[0][26]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add0~51\,
	combout => \M2_unit|MM_unit_CT|Add0~52_combout\,
	cout => \M2_unit|MM_unit_CT|Add0~53\);

-- Location: LCCOMB_X36_Y17_N26
\M2_unit|MM_unit_CT|product~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~27_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~16_combout\)) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add0~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~16_combout\,
	datac => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CT|Add0~52_combout\,
	combout => \M2_unit|MM_unit_CT|product~27_combout\);

-- Location: LCFF_X36_Y17_N27
\M2_unit|MM_unit_CT|product[0][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~27_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[0][26]~regout\);

-- Location: LCCOMB_X37_Y17_N22
\M2_unit|MM_unit_CT|Add0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add0~54_combout\ = (\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~18_combout\ & ((\M2_unit|MM_unit_CT|product[0][27]~regout\ & (\M2_unit|MM_unit_CT|Add0~53\ & VCC)) # (!\M2_unit|MM_unit_CT|product[0][27]~regout\ & 
-- (!\M2_unit|MM_unit_CT|Add0~53\)))) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~18_combout\ & ((\M2_unit|MM_unit_CT|product[0][27]~regout\ & (!\M2_unit|MM_unit_CT|Add0~53\)) # (!\M2_unit|MM_unit_CT|product[0][27]~regout\ & 
-- ((\M2_unit|MM_unit_CT|Add0~53\) # (GND)))))
-- \M2_unit|MM_unit_CT|Add0~55\ = CARRY((\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~18_combout\ & (!\M2_unit|MM_unit_CT|product[0][27]~regout\ & !\M2_unit|MM_unit_CT|Add0~53\)) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~18_combout\ & 
-- ((!\M2_unit|MM_unit_CT|Add0~53\) # (!\M2_unit|MM_unit_CT|product[0][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~18_combout\,
	datab => \M2_unit|MM_unit_CT|product[0][27]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add0~53\,
	combout => \M2_unit|MM_unit_CT|Add0~54_combout\,
	cout => \M2_unit|MM_unit_CT|Add0~55\);

-- Location: LCCOMB_X41_Y17_N24
\M2_unit|MM_unit_CT|product~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~108_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~18_combout\)) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add0~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~18_combout\,
	datac => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CT|Add0~54_combout\,
	combout => \M2_unit|MM_unit_CT|product~108_combout\);

-- Location: LCFF_X41_Y17_N25
\M2_unit|MM_unit_CT|product[0][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~108_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[0][27]~regout\);

-- Location: LCCOMB_X37_Y17_N24
\M2_unit|MM_unit_CT|Add0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add0~56_combout\ = ((\M2_unit|MM_unit_CT|product[0][28]~regout\ $ (\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~20_combout\ $ (!\M2_unit|MM_unit_CT|Add0~55\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add0~57\ = CARRY((\M2_unit|MM_unit_CT|product[0][28]~regout\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~20_combout\) # (!\M2_unit|MM_unit_CT|Add0~55\))) # (!\M2_unit|MM_unit_CT|product[0][28]~regout\ & 
-- (\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~20_combout\ & !\M2_unit|MM_unit_CT|Add0~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[0][28]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add0~55\,
	combout => \M2_unit|MM_unit_CT|Add0~56_combout\,
	cout => \M2_unit|MM_unit_CT|Add0~57\);

-- Location: LCCOMB_X37_Y17_N28
\M2_unit|MM_unit_CT|Add0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add0~60_combout\ = ((\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~24_combout\ $ (\M2_unit|MM_unit_CT|product[0][30]~regout\ $ (!\M2_unit|MM_unit_CT|Add0~59\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add0~61\ = CARRY((\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~24_combout\ & ((\M2_unit|MM_unit_CT|product[0][30]~regout\) # (!\M2_unit|MM_unit_CT|Add0~59\))) # (!\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~24_combout\ & 
-- (\M2_unit|MM_unit_CT|product[0][30]~regout\ & !\M2_unit|MM_unit_CT|Add0~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~24_combout\,
	datab => \M2_unit|MM_unit_CT|product[0][30]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add0~59\,
	combout => \M2_unit|MM_unit_CT|Add0~60_combout\,
	cout => \M2_unit|MM_unit_CT|Add0~61\);

-- Location: LCCOMB_X36_Y16_N30
\M2_unit|MM_unit_CT|product~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~121_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~24_combout\)) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add0~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~24_combout\,
	datad => \M2_unit|MM_unit_CT|Add0~60_combout\,
	combout => \M2_unit|MM_unit_CT|product~121_combout\);

-- Location: LCFF_X36_Y16_N31
\M2_unit|MM_unit_CT|product[0][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~121_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[0][30]~regout\);

-- Location: LCCOMB_X37_Y17_N30
\M2_unit|MM_unit_CT|Add0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add0~62_combout\ = \M2_unit|MM_unit_CT|product[0][31]~regout\ $ (\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~26_combout\ $ (\M2_unit|MM_unit_CT|Add0~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[0][31]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~26_combout\,
	cin => \M2_unit|MM_unit_CT|Add0~61\,
	combout => \M2_unit|MM_unit_CT|Add0~62_combout\);

-- Location: LCFF_X37_Y17_N31
\M2_unit|MM_unit_CT|product_out[0][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add0~62_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[0][31]~regout\);

-- Location: LCCOMB_X33_Y17_N2
\M2_unit|MM_unit_CT|P_write_data~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|P_write_data~14_combout\ = (\M2_unit|MM_unit_CT|P_write_data~13_combout\ & ((\M2_unit|MM_unit_CT|product_out[2][31]~regout\) # ((!\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\)))) # (!\M2_unit|MM_unit_CT|P_write_data~13_combout\ & 
-- (((\M2_unit|MM_unit_CT|product_out[0][31]~regout\ & \M2_unit|MM_unit_CT|P_write_data[16]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product_out[2][31]~regout\,
	datab => \M2_unit|MM_unit_CT|P_write_data~13_combout\,
	datac => \M2_unit|MM_unit_CT|product_out[0][31]~regout\,
	datad => \M2_unit|MM_unit_CT|P_write_data[16]~1_combout\,
	combout => \M2_unit|MM_unit_CT|P_write_data~14_combout\);

-- Location: LCFF_X33_Y17_N3
\M2_unit|MM_unit_CT|P_write_data[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|P_write_data~14_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|P_write_data[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|P_write_data\(23));

-- Location: LCCOMB_X33_Y17_N10
\M2_unit|RAM1_write_data[23]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM1_write_data[23]~5_combout\ = (\M2_unit|MM_unit_CT|P_write_data\(23) & \M2_unit|state.S_CT~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|P_write_data\(23),
	datad => \M2_unit|state.S_CT~regout\,
	combout => \M2_unit|RAM1_write_data[23]~5_combout\);

-- Location: LCCOMB_X35_Y19_N12
\M2_unit|MM_CS_RAM1_read_data[22]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM1_read_data[22]~4_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CS~regout\,
	datac => \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(22),
	combout => \M2_unit|MM_CS_RAM1_read_data[22]~4_combout\);

-- Location: LCCOMB_X41_Y14_N2
\M2_unit|MM_unit_CS|product~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~112_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~20_combout\))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add3~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datab => \M2_unit|MM_unit_CS|Add3~56_combout\,
	datac => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~20_combout\,
	combout => \M2_unit|MM_unit_CS|product~112_combout\);

-- Location: LCFF_X41_Y14_N3
\M2_unit|MM_unit_CS|product[3][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~112_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[3][28]~regout\);

-- Location: LCFF_X41_Y15_N25
\M2_unit|MM_unit_CS|product_out[3][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add3~56_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[3][28]~regout\);

-- Location: LCFF_X42_Y11_N25
\M2_unit|MM_unit_CS|product_out[2][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add2~56_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[2][28]~regout\);

-- Location: LCCOMB_X42_Y14_N28
\M2_unit|MM_unit_CS|P_write_data~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|P_write_data~12_combout\ = (\M2_unit|MM_unit_CS|P_write_data~11_combout\ & (((\M2_unit|MM_unit_CS|product_out[2][28]~regout\) # (!\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\)))) # (!\M2_unit|MM_unit_CS|P_write_data~11_combout\ & 
-- (\M2_unit|MM_unit_CS|product_out[3][28]~regout\ & ((\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|P_write_data~11_combout\,
	datab => \M2_unit|MM_unit_CS|product_out[3][28]~regout\,
	datac => \M2_unit|MM_unit_CS|product_out[2][28]~regout\,
	datad => \M2_unit|MM_unit_CS|P_write_data[12]~0_combout\,
	combout => \M2_unit|MM_unit_CS|P_write_data~12_combout\);

-- Location: LCFF_X42_Y14_N29
\M2_unit|MM_unit_CS|P_write_data[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|P_write_data~12_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|P_write_data[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|P_write_data\(20));

-- Location: LCCOMB_X42_Y14_N14
\M2_unit|RAM0_write_data[0][20]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM0_write_data[0][20]~5_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|MM_unit_CS|P_write_data\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|MM_unit_CS|P_write_data\(20),
	combout => \M2_unit|RAM0_write_data[0][20]~5_combout\);

-- Location: LCCOMB_X38_Y18_N10
\M2_unit|MM_CT_RAM0_read_data[22]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM0_read_data[22]~4_combout\ = (\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(22) & \M2_unit|state.S_CT~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(22),
	datad => \M2_unit|state.S_CT~regout\,
	combout => \M2_unit|MM_CT_RAM0_read_data[22]~4_combout\);

-- Location: LCFF_X41_Y12_N15
\M2_unit|MM_unit_CT|product_out[1][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add1~46_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[1][23]~regout\);

-- Location: LCFF_X40_Y19_N15
\M2_unit|MM_unit_CT|product_out[3][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add3~46_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[3][23]~regout\);

-- Location: LCCOMB_X35_Y18_N26
\M2_unit|MM_unit_CT|P_write_data~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|P_write_data~45_combout\ = (\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\ & ((\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\) # ((\M2_unit|MM_unit_CT|product_out[3][23]~regout\)))) # (!\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\ 
-- & (!\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ & (\M2_unit|MM_unit_CT|product_out[1][23]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|P_write_data[16]~0_combout\,
	datab => \M2_unit|MM_unit_CT|P_write_data[16]~1_combout\,
	datac => \M2_unit|MM_unit_CT|product_out[1][23]~regout\,
	datad => \M2_unit|MM_unit_CT|product_out[3][23]~regout\,
	combout => \M2_unit|MM_unit_CT|P_write_data~45_combout\);

-- Location: LCFF_X43_Y17_N15
\M2_unit|MM_unit_CT|product_out[2][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add2~46_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[2][23]~regout\);

-- Location: LCCOMB_X35_Y18_N28
\M2_unit|MM_unit_CT|P_write_data~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|P_write_data~46_combout\ = (\M2_unit|MM_unit_CT|P_write_data~45_combout\ & (((\M2_unit|MM_unit_CT|product_out[2][23]~regout\) # (!\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\)))) # (!\M2_unit|MM_unit_CT|P_write_data~45_combout\ & 
-- (\M2_unit|MM_unit_CT|product_out[0][23]~regout\ & (\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product_out[0][23]~regout\,
	datab => \M2_unit|MM_unit_CT|P_write_data~45_combout\,
	datac => \M2_unit|MM_unit_CT|P_write_data[16]~1_combout\,
	datad => \M2_unit|MM_unit_CT|product_out[2][23]~regout\,
	combout => \M2_unit|MM_unit_CT|P_write_data~46_combout\);

-- Location: LCFF_X35_Y18_N29
\M2_unit|MM_unit_CT|P_write_data[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|P_write_data~46_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|P_write_data[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|P_write_data\(15));

-- Location: LCCOMB_X35_Y18_N14
\M2_unit|RAM1_write_data[15]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM1_write_data[15]~21_combout\ = (\M2_unit|MM_unit_CT|P_write_data\(15) & \M2_unit|state.S_CT~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|P_write_data\(15),
	datad => \M2_unit|state.S_CT~regout\,
	combout => \M2_unit|RAM1_write_data[15]~21_combout\);

-- Location: LCCOMB_X38_Y17_N26
\M2_unit|MM_CS_RAM1_read_data[13]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM1_read_data[13]~27_combout\ = (\M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(13) & \M2_unit|state.S_CS~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(13),
	datad => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|MM_CS_RAM1_read_data[13]~27_combout\);

-- Location: LCCOMB_X38_Y16_N12
\M2_unit|MM_unit_CS|product~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~15_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(9)))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add3~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Add3~18_combout\,
	datab => \M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(9),
	datad => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	combout => \M2_unit|MM_unit_CS|product~15_combout\);

-- Location: LCFF_X38_Y16_N13
\M2_unit|MM_unit_CS|product[3][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~15_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[3][9]~regout\);

-- Location: LCCOMB_X38_Y16_N26
\M2_unit|MM_unit_CS|product~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~18_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(6)))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add3~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Add3~12_combout\,
	datac => \M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(6),
	datad => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	combout => \M2_unit|MM_unit_CS|product~18_combout\);

-- Location: LCFF_X38_Y16_N27
\M2_unit|MM_unit_CS|product[3][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~18_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[3][6]~regout\);

-- Location: LCCOMB_X38_Y16_N22
\M2_unit|MM_unit_CS|product~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~24_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(0)))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Add3~0_combout\,
	datab => \M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(0),
	datad => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	combout => \M2_unit|MM_unit_CS|product~24_combout\);

-- Location: LCFF_X38_Y16_N23
\M2_unit|MM_unit_CS|product[3][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~24_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[3][0]~regout\);

-- Location: LCCOMB_X41_Y16_N20
\M2_unit|MM_unit_CS|Add3~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add3~20_combout\ = ((\M2_unit|MM_unit_CS|product[3][10]~regout\ $ (\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(10) $ (!\M2_unit|MM_unit_CS|Add3~19\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add3~21\ = CARRY((\M2_unit|MM_unit_CS|product[3][10]~regout\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(10)) # (!\M2_unit|MM_unit_CS|Add3~19\))) # (!\M2_unit|MM_unit_CS|product[3][10]~regout\ & 
-- (\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(10) & !\M2_unit|MM_unit_CS|Add3~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[3][10]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(10),
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add3~19\,
	combout => \M2_unit|MM_unit_CS|Add3~20_combout\,
	cout => \M2_unit|MM_unit_CS|Add3~21\);

-- Location: LCCOMB_X41_Y16_N26
\M2_unit|MM_unit_CS|Add3~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add3~26_combout\ = (\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(13) & ((\M2_unit|MM_unit_CS|product[3][13]~regout\ & (\M2_unit|MM_unit_CS|Add3~25\ & VCC)) # (!\M2_unit|MM_unit_CS|product[3][13]~regout\ & 
-- (!\M2_unit|MM_unit_CS|Add3~25\)))) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(13) & ((\M2_unit|MM_unit_CS|product[3][13]~regout\ & (!\M2_unit|MM_unit_CS|Add3~25\)) # (!\M2_unit|MM_unit_CS|product[3][13]~regout\ & ((\M2_unit|MM_unit_CS|Add3~25\) # 
-- (GND)))))
-- \M2_unit|MM_unit_CS|Add3~27\ = CARRY((\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(13) & (!\M2_unit|MM_unit_CS|product[3][13]~regout\ & !\M2_unit|MM_unit_CS|Add3~25\)) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(13) & 
-- ((!\M2_unit|MM_unit_CS|Add3~25\) # (!\M2_unit|MM_unit_CS|product[3][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(13),
	datab => \M2_unit|MM_unit_CS|product[3][13]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add3~25\,
	combout => \M2_unit|MM_unit_CS|Add3~26_combout\,
	cout => \M2_unit|MM_unit_CS|Add3~27\);

-- Location: LCCOMB_X42_Y15_N12
\M2_unit|MM_unit_CS|product~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~11_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(13)))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add3~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Add3~26_combout\,
	datad => \M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(13),
	combout => \M2_unit|MM_unit_CS|product~11_combout\);

-- Location: LCFF_X42_Y15_N13
\M2_unit|MM_unit_CS|product[3][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~11_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[3][13]~regout\);

-- Location: LCCOMB_X41_Y16_N28
\M2_unit|MM_unit_CS|Add3~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add3~28_combout\ = ((\M2_unit|MM_unit_CS|product[3][14]~regout\ $ (\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(14) $ (!\M2_unit|MM_unit_CS|Add3~27\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add3~29\ = CARRY((\M2_unit|MM_unit_CS|product[3][14]~regout\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(14)) # (!\M2_unit|MM_unit_CS|Add3~27\))) # (!\M2_unit|MM_unit_CS|product[3][14]~regout\ & 
-- (\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(14) & !\M2_unit|MM_unit_CS|Add3~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[3][14]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(14),
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add3~27\,
	combout => \M2_unit|MM_unit_CS|Add3~28_combout\,
	cout => \M2_unit|MM_unit_CS|Add3~29\);

-- Location: LCCOMB_X41_Y16_N30
\M2_unit|MM_unit_CS|Add3~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add3~30_combout\ = (\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(15) & ((\M2_unit|MM_unit_CS|product[3][15]~regout\ & (\M2_unit|MM_unit_CS|Add3~29\ & VCC)) # (!\M2_unit|MM_unit_CS|product[3][15]~regout\ & 
-- (!\M2_unit|MM_unit_CS|Add3~29\)))) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(15) & ((\M2_unit|MM_unit_CS|product[3][15]~regout\ & (!\M2_unit|MM_unit_CS|Add3~29\)) # (!\M2_unit|MM_unit_CS|product[3][15]~regout\ & ((\M2_unit|MM_unit_CS|Add3~29\) # 
-- (GND)))))
-- \M2_unit|MM_unit_CS|Add3~31\ = CARRY((\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(15) & (!\M2_unit|MM_unit_CS|product[3][15]~regout\ & !\M2_unit|MM_unit_CS|Add3~29\)) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(15) & 
-- ((!\M2_unit|MM_unit_CS|Add3~29\) # (!\M2_unit|MM_unit_CS|product[3][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(15),
	datab => \M2_unit|MM_unit_CS|product[3][15]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add3~29\,
	combout => \M2_unit|MM_unit_CS|Add3~30_combout\,
	cout => \M2_unit|MM_unit_CS|Add3~31\);

-- Location: LCCOMB_X41_Y15_N0
\M2_unit|MM_unit_CS|Add3~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add3~32_combout\ = ((\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(16) $ (\M2_unit|MM_unit_CS|product[3][16]~regout\ $ (!\M2_unit|MM_unit_CS|Add3~31\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add3~33\ = CARRY((\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(16) & ((\M2_unit|MM_unit_CS|product[3][16]~regout\) # (!\M2_unit|MM_unit_CS|Add3~31\))) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(16) & 
-- (\M2_unit|MM_unit_CS|product[3][16]~regout\ & !\M2_unit|MM_unit_CS|Add3~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(16),
	datab => \M2_unit|MM_unit_CS|product[3][16]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add3~31\,
	combout => \M2_unit|MM_unit_CS|Add3~32_combout\,
	cout => \M2_unit|MM_unit_CS|Add3~33\);

-- Location: LCCOMB_X41_Y15_N4
\M2_unit|MM_unit_CS|Add3~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add3~36_combout\ = ((\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~0_combout\ $ (\M2_unit|MM_unit_CS|product[3][18]~regout\ $ (!\M2_unit|MM_unit_CS|Add3~35\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add3~37\ = CARRY((\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~0_combout\ & ((\M2_unit|MM_unit_CS|product[3][18]~regout\) # (!\M2_unit|MM_unit_CS|Add3~35\))) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~0_combout\ & 
-- (\M2_unit|MM_unit_CS|product[3][18]~regout\ & !\M2_unit|MM_unit_CS|Add3~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~0_combout\,
	datab => \M2_unit|MM_unit_CS|product[3][18]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add3~35\,
	combout => \M2_unit|MM_unit_CS|Add3~36_combout\,
	cout => \M2_unit|MM_unit_CS|Add3~37\);

-- Location: LCCOMB_X42_Y15_N18
\M2_unit|MM_unit_CS|product~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~6_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~0_combout\))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add3~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Add3~36_combout\,
	datad => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~0_combout\,
	combout => \M2_unit|MM_unit_CS|product~6_combout\);

-- Location: LCFF_X42_Y15_N19
\M2_unit|MM_unit_CS|product[3][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~6_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[3][18]~regout\);

-- Location: LCCOMB_X41_Y15_N6
\M2_unit|MM_unit_CS|Add3~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add3~38_combout\ = (\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~2_combout\ & ((\M2_unit|MM_unit_CS|product[3][19]~regout\ & (\M2_unit|MM_unit_CS|Add3~37\ & VCC)) # (!\M2_unit|MM_unit_CS|product[3][19]~regout\ & 
-- (!\M2_unit|MM_unit_CS|Add3~37\)))) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~2_combout\ & ((\M2_unit|MM_unit_CS|product[3][19]~regout\ & (!\M2_unit|MM_unit_CS|Add3~37\)) # (!\M2_unit|MM_unit_CS|product[3][19]~regout\ & 
-- ((\M2_unit|MM_unit_CS|Add3~37\) # (GND)))))
-- \M2_unit|MM_unit_CS|Add3~39\ = CARRY((\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~2_combout\ & (!\M2_unit|MM_unit_CS|product[3][19]~regout\ & !\M2_unit|MM_unit_CS|Add3~37\)) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~2_combout\ & 
-- ((!\M2_unit|MM_unit_CS|Add3~37\) # (!\M2_unit|MM_unit_CS|product[3][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~2_combout\,
	datab => \M2_unit|MM_unit_CS|product[3][19]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add3~37\,
	combout => \M2_unit|MM_unit_CS|Add3~38_combout\,
	cout => \M2_unit|MM_unit_CS|Add3~39\);

-- Location: LCCOMB_X42_Y15_N24
\M2_unit|MM_unit_CS|product~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~5_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~2_combout\))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add3~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Add3~38_combout\,
	datad => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~2_combout\,
	combout => \M2_unit|MM_unit_CS|product~5_combout\);

-- Location: LCFF_X42_Y15_N25
\M2_unit|MM_unit_CS|product[3][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~5_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[3][19]~regout\);

-- Location: LCCOMB_X41_Y15_N8
\M2_unit|MM_unit_CS|Add3~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add3~40_combout\ = ((\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~4_combout\ $ (\M2_unit|MM_unit_CS|product[3][20]~regout\ $ (!\M2_unit|MM_unit_CS|Add3~39\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add3~41\ = CARRY((\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~4_combout\ & ((\M2_unit|MM_unit_CS|product[3][20]~regout\) # (!\M2_unit|MM_unit_CS|Add3~39\))) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~4_combout\ & 
-- (\M2_unit|MM_unit_CS|product[3][20]~regout\ & !\M2_unit|MM_unit_CS|Add3~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~4_combout\,
	datab => \M2_unit|MM_unit_CS|product[3][20]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add3~39\,
	combout => \M2_unit|MM_unit_CS|Add3~40_combout\,
	cout => \M2_unit|MM_unit_CS|Add3~41\);

-- Location: LCCOMB_X41_Y15_N10
\M2_unit|MM_unit_CS|Add3~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add3~42_combout\ = (\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~6_combout\ & ((\M2_unit|MM_unit_CS|product[3][21]~regout\ & (\M2_unit|MM_unit_CS|Add3~41\ & VCC)) # (!\M2_unit|MM_unit_CS|product[3][21]~regout\ & 
-- (!\M2_unit|MM_unit_CS|Add3~41\)))) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~6_combout\ & ((\M2_unit|MM_unit_CS|product[3][21]~regout\ & (!\M2_unit|MM_unit_CS|Add3~41\)) # (!\M2_unit|MM_unit_CS|product[3][21]~regout\ & 
-- ((\M2_unit|MM_unit_CS|Add3~41\) # (GND)))))
-- \M2_unit|MM_unit_CS|Add3~43\ = CARRY((\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~6_combout\ & (!\M2_unit|MM_unit_CS|product[3][21]~regout\ & !\M2_unit|MM_unit_CS|Add3~41\)) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~6_combout\ & 
-- ((!\M2_unit|MM_unit_CS|Add3~41\) # (!\M2_unit|MM_unit_CS|product[3][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~6_combout\,
	datab => \M2_unit|MM_unit_CS|product[3][21]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add3~41\,
	combout => \M2_unit|MM_unit_CS|Add3~42_combout\,
	cout => \M2_unit|MM_unit_CS|Add3~43\);

-- Location: LCCOMB_X42_Y15_N20
\M2_unit|MM_unit_CS|product~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~3_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~6_combout\)) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add3~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~6_combout\,
	datad => \M2_unit|MM_unit_CS|Add3~42_combout\,
	combout => \M2_unit|MM_unit_CS|product~3_combout\);

-- Location: LCFF_X42_Y15_N21
\M2_unit|MM_unit_CS|product[3][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~3_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[3][21]~regout\);

-- Location: LCCOMB_X41_Y15_N12
\M2_unit|MM_unit_CS|Add3~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add3~44_combout\ = ((\M2_unit|MM_unit_CS|product[3][22]~regout\ $ (\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~8_combout\ $ (!\M2_unit|MM_unit_CS|Add3~43\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add3~45\ = CARRY((\M2_unit|MM_unit_CS|product[3][22]~regout\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~8_combout\) # (!\M2_unit|MM_unit_CS|Add3~43\))) # (!\M2_unit|MM_unit_CS|product[3][22]~regout\ & 
-- (\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~8_combout\ & !\M2_unit|MM_unit_CS|Add3~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[3][22]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add3~43\,
	combout => \M2_unit|MM_unit_CS|Add3~44_combout\,
	cout => \M2_unit|MM_unit_CS|Add3~45\);

-- Location: LCCOMB_X41_Y15_N18
\M2_unit|MM_unit_CS|Add3~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add3~50_combout\ = (\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~14_combout\ & ((\M2_unit|MM_unit_CS|product[3][25]~regout\ & (\M2_unit|MM_unit_CS|Add3~49\ & VCC)) # (!\M2_unit|MM_unit_CS|product[3][25]~regout\ & 
-- (!\M2_unit|MM_unit_CS|Add3~49\)))) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~14_combout\ & ((\M2_unit|MM_unit_CS|product[3][25]~regout\ & (!\M2_unit|MM_unit_CS|Add3~49\)) # (!\M2_unit|MM_unit_CS|product[3][25]~regout\ & 
-- ((\M2_unit|MM_unit_CS|Add3~49\) # (GND)))))
-- \M2_unit|MM_unit_CS|Add3~51\ = CARRY((\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~14_combout\ & (!\M2_unit|MM_unit_CS|product[3][25]~regout\ & !\M2_unit|MM_unit_CS|Add3~49\)) # (!\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~14_combout\ & 
-- ((!\M2_unit|MM_unit_CS|Add3~49\) # (!\M2_unit|MM_unit_CS|product[3][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~14_combout\,
	datab => \M2_unit|MM_unit_CS|product[3][25]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add3~49\,
	combout => \M2_unit|MM_unit_CS|Add3~50_combout\,
	cout => \M2_unit|MM_unit_CS|Add3~51\);

-- Location: LCCOMB_X41_Y14_N28
\M2_unit|MM_unit_CS|product~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~101_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~14_combout\))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add3~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|Add3~50_combout\,
	datac => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~14_combout\,
	combout => \M2_unit|MM_unit_CS|product~101_combout\);

-- Location: LCFF_X41_Y14_N29
\M2_unit|MM_unit_CS|product[3][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~101_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[3][25]~regout\);

-- Location: LCFF_X41_Y15_N23
\M2_unit|MM_unit_CS|product_out[3][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add3~54_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[3][27]~regout\);

-- Location: LCCOMB_X42_Y14_N4
\M2_unit|MM_unit_CS|P_write_data~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|P_write_data~9_combout\ = (\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\ & (((\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\)))) # (!\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\ & ((\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ 
-- & ((\M2_unit|MM_unit_CS|product_out[3][27]~regout\))) # (!\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ & (\M2_unit|MM_unit_CS|product_out[1][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product_out[1][27]~regout\,
	datab => \M2_unit|MM_unit_CS|P_write_data[12]~1_combout\,
	datac => \M2_unit|MM_unit_CS|product_out[3][27]~regout\,
	datad => \M2_unit|MM_unit_CS|P_write_data[12]~0_combout\,
	combout => \M2_unit|MM_unit_CS|P_write_data~9_combout\);

-- Location: LCFF_X42_Y11_N23
\M2_unit|MM_unit_CS|product_out[2][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add2~54_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[2][27]~regout\);

-- Location: LCCOMB_X42_Y14_N16
\M2_unit|MM_unit_CS|P_write_data~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|P_write_data~10_combout\ = (\M2_unit|MM_unit_CS|P_write_data~9_combout\ & (((\M2_unit|MM_unit_CS|product_out[2][27]~regout\) # (!\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\)))) # (!\M2_unit|MM_unit_CS|P_write_data~9_combout\ & 
-- (\M2_unit|MM_unit_CS|product_out[0][27]~regout\ & (\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product_out[0][27]~regout\,
	datab => \M2_unit|MM_unit_CS|P_write_data~9_combout\,
	datac => \M2_unit|MM_unit_CS|P_write_data[12]~1_combout\,
	datad => \M2_unit|MM_unit_CS|product_out[2][27]~regout\,
	combout => \M2_unit|MM_unit_CS|P_write_data~10_combout\);

-- Location: LCFF_X42_Y14_N17
\M2_unit|MM_unit_CS|P_write_data[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|P_write_data~10_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|P_write_data[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|P_write_data\(19));

-- Location: LCCOMB_X42_Y14_N26
\M2_unit|RAM0_write_data[0][19]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM0_write_data[0][19]~4_combout\ = (\M2_unit|MM_unit_CS|P_write_data\(19) & \M2_unit|state.S_CS~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|MM_unit_CS|P_write_data\(19),
	datad => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|RAM0_write_data[0][19]~4_combout\);

-- Location: LCCOMB_X38_Y18_N24
\M2_unit|MM_CT_RAM0_read_data[21]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM0_read_data[21]~3_combout\ = (\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(21) & \M2_unit|state.S_CT~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(21),
	datad => \M2_unit|state.S_CT~regout\,
	combout => \M2_unit|MM_CT_RAM0_read_data[21]~3_combout\);

-- Location: LCCOMB_X41_Y19_N14
\M2_unit|MM_unit_CT|product~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~4_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~8_combout\)) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add3~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~8_combout\,
	datad => \M2_unit|MM_unit_CT|Add3~44_combout\,
	combout => \M2_unit|MM_unit_CT|product~4_combout\);

-- Location: LCFF_X41_Y19_N15
\M2_unit|MM_unit_CT|product[3][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~4_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[3][22]~regout\);

-- Location: LCFF_X40_Y19_N13
\M2_unit|MM_unit_CT|product_out[3][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add3~44_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[3][22]~regout\);

-- Location: LCFF_X43_Y17_N13
\M2_unit|MM_unit_CT|product_out[2][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add2~44_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[2][22]~regout\);

-- Location: LCCOMB_X35_Y17_N2
\M2_unit|MM_unit_CT|P_write_data~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|P_write_data~44_combout\ = (\M2_unit|MM_unit_CT|P_write_data~43_combout\ & (((\M2_unit|MM_unit_CT|product_out[2][22]~regout\) # (!\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\)))) # (!\M2_unit|MM_unit_CT|P_write_data~43_combout\ & 
-- (\M2_unit|MM_unit_CT|product_out[3][22]~regout\ & ((\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|P_write_data~43_combout\,
	datab => \M2_unit|MM_unit_CT|product_out[3][22]~regout\,
	datac => \M2_unit|MM_unit_CT|product_out[2][22]~regout\,
	datad => \M2_unit|MM_unit_CT|P_write_data[16]~0_combout\,
	combout => \M2_unit|MM_unit_CT|P_write_data~44_combout\);

-- Location: LCFF_X35_Y17_N3
\M2_unit|MM_unit_CT|P_write_data[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|P_write_data~44_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|P_write_data[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|P_write_data\(14));

-- Location: LCCOMB_X35_Y17_N4
\M2_unit|RAM1_write_data[14]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM1_write_data[14]~20_combout\ = (\M2_unit|MM_unit_CT|P_write_data\(14) & \M2_unit|state.S_CT~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|P_write_data\(14),
	datad => \M2_unit|state.S_CT~regout\,
	combout => \M2_unit|RAM1_write_data[14]~20_combout\);

-- Location: LCCOMB_X38_Y17_N24
\M2_unit|MM_CS_RAM1_read_data[12]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM1_read_data[12]~26_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(12),
	combout => \M2_unit|MM_CS_RAM1_read_data[12]~26_combout\);

-- Location: LCCOMB_X41_Y11_N16
\M2_unit|MM_unit_CS|product~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~104_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~16_combout\)) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add0~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~16_combout\,
	datac => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CS|Add0~52_combout\,
	combout => \M2_unit|MM_unit_CS|product~104_combout\);

-- Location: LCFF_X41_Y11_N17
\M2_unit|MM_unit_CS|product[0][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~104_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[0][26]~regout\);

-- Location: LCFF_X38_Y10_N21
\M2_unit|MM_unit_CS|product_out[0][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add0~52_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[0][26]~regout\);

-- Location: LCFF_X42_Y11_N21
\M2_unit|MM_unit_CS|product_out[2][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add2~52_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[2][26]~regout\);

-- Location: LCCOMB_X42_Y14_N12
\M2_unit|MM_unit_CS|P_write_data~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|P_write_data~8_combout\ = (\M2_unit|MM_unit_CS|P_write_data~7_combout\ & (((\M2_unit|MM_unit_CS|product_out[2][26]~regout\) # (!\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\)))) # (!\M2_unit|MM_unit_CS|P_write_data~7_combout\ & 
-- (\M2_unit|MM_unit_CS|product_out[0][26]~regout\ & (\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|P_write_data~7_combout\,
	datab => \M2_unit|MM_unit_CS|product_out[0][26]~regout\,
	datac => \M2_unit|MM_unit_CS|P_write_data[12]~1_combout\,
	datad => \M2_unit|MM_unit_CS|product_out[2][26]~regout\,
	combout => \M2_unit|MM_unit_CS|P_write_data~8_combout\);

-- Location: LCFF_X42_Y14_N13
\M2_unit|MM_unit_CS|P_write_data[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|P_write_data~8_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|P_write_data[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|P_write_data\(18));

-- Location: LCCOMB_X42_Y14_N22
\M2_unit|RAM0_write_data[0][18]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM0_write_data[0][18]~3_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|MM_unit_CS|P_write_data\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|MM_unit_CS|P_write_data\(18),
	combout => \M2_unit|RAM0_write_data[0][18]~3_combout\);

-- Location: LCCOMB_X38_Y18_N6
\M2_unit|MM_CT_RAM0_read_data[20]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM0_read_data[20]~2_combout\ = (\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(20) & \M2_unit|state.S_CT~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(20),
	datad => \M2_unit|state.S_CT~regout\,
	combout => \M2_unit|MM_CT_RAM0_read_data[20]~2_combout\);

-- Location: LCCOMB_X36_Y17_N8
\M2_unit|MM_unit_CT|product~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~120_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~24_combout\))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Add3~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Add3~60_combout\,
	datad => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~24_combout\,
	combout => \M2_unit|MM_unit_CT|product~120_combout\);

-- Location: LCFF_X36_Y17_N9
\M2_unit|MM_unit_CT|product[3][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~120_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[3][30]~regout\);

-- Location: LCFF_X40_Y19_N29
\M2_unit|MM_unit_CT|product_out[3][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add3~60_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[3][30]~regout\);

-- Location: LCCOMB_X42_Y17_N20
\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~16_combout\ = ((\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT26\ $ (\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT8\ $ (!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~15\)))) # (GND)
-- \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~17\ = CARRY((\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT26\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT8\) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~15\))) # 
-- (!\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT26\ & (\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT8\ & !\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT26\,
	datab => \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT8\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~15\,
	combout => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~16_combout\,
	cout => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~17\);

-- Location: LCCOMB_X42_Y17_N22
\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~18_combout\ = (\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT9\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT27\ & (\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~17\ & VCC)) # 
-- (!\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT27\ & (!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~17\)))) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT9\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT27\ & 
-- (!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~17\)) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT27\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~17\) # (GND)))))
-- \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~19\ = CARRY((\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT9\ & (!\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT27\ & !\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~17\)) # 
-- (!\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT9\ & ((!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~17\) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT9\,
	datab => \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT27\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~17\,
	combout => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~18_combout\,
	cout => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~19\);

-- Location: LCCOMB_X42_Y17_N24
\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~20_combout\ = ((\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT28\ $ (\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT10\ $ (!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~19\)))) # (GND)
-- \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~21\ = CARRY((\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT28\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT10\) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~19\))) # 
-- (!\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT28\ & (\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT10\ & !\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT28\,
	datab => \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT10\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~19\,
	combout => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~20_combout\,
	cout => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~21\);

-- Location: LCCOMB_X42_Y17_N26
\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~22_combout\ = (\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT29\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT11\ & (\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~21\ & VCC)) # 
-- (!\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT11\ & (!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~21\)))) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT29\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT11\ & 
-- (!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~21\)) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT11\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~21\) # (GND)))))
-- \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~23\ = CARRY((\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT29\ & (!\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT11\ & !\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~21\)) # 
-- (!\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT29\ & ((!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~21\) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out2~DATAOUT29\,
	datab => \M2_unit|MM_unit_CT|Mult2|auto_generated|mac_out4~DATAOUT11\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~21\,
	combout => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~22_combout\,
	cout => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~23\);

-- Location: LCCOMB_X43_Y17_N20
\M2_unit|MM_unit_CT|Add2~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add2~52_combout\ = ((\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~16_combout\ $ (\M2_unit|MM_unit_CT|product[2][26]~regout\ $ (!\M2_unit|MM_unit_CT|Add2~51\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add2~53\ = CARRY((\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~16_combout\ & ((\M2_unit|MM_unit_CT|product[2][26]~regout\) # (!\M2_unit|MM_unit_CT|Add2~51\))) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~16_combout\ & 
-- (\M2_unit|MM_unit_CT|product[2][26]~regout\ & !\M2_unit|MM_unit_CT|Add2~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~16_combout\,
	datab => \M2_unit|MM_unit_CT|product[2][26]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add2~51\,
	combout => \M2_unit|MM_unit_CT|Add2~52_combout\,
	cout => \M2_unit|MM_unit_CT|Add2~53\);

-- Location: LCCOMB_X44_Y17_N6
\M2_unit|MM_unit_CT|product~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~81_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~16_combout\))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Add2~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Add2~52_combout\,
	datad => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~16_combout\,
	combout => \M2_unit|MM_unit_CT|product~81_combout\);

-- Location: LCFF_X44_Y17_N7
\M2_unit|MM_unit_CT|product[2][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~81_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[2][26]~regout\);

-- Location: LCCOMB_X43_Y17_N22
\M2_unit|MM_unit_CT|Add2~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add2~54_combout\ = (\M2_unit|MM_unit_CT|product[2][27]~regout\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~18_combout\ & (\M2_unit|MM_unit_CT|Add2~53\ & VCC)) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~18_combout\ & 
-- (!\M2_unit|MM_unit_CT|Add2~53\)))) # (!\M2_unit|MM_unit_CT|product[2][27]~regout\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~18_combout\ & (!\M2_unit|MM_unit_CT|Add2~53\)) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~18_combout\ & 
-- ((\M2_unit|MM_unit_CT|Add2~53\) # (GND)))))
-- \M2_unit|MM_unit_CT|Add2~55\ = CARRY((\M2_unit|MM_unit_CT|product[2][27]~regout\ & (!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~18_combout\ & !\M2_unit|MM_unit_CT|Add2~53\)) # (!\M2_unit|MM_unit_CT|product[2][27]~regout\ & 
-- ((!\M2_unit|MM_unit_CT|Add2~53\) # (!\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[2][27]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add2~53\,
	combout => \M2_unit|MM_unit_CT|Add2~54_combout\,
	cout => \M2_unit|MM_unit_CT|Add2~55\);

-- Location: LCCOMB_X43_Y17_N24
\M2_unit|MM_unit_CT|Add2~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add2~56_combout\ = ((\M2_unit|MM_unit_CT|product[2][28]~regout\ $ (\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~20_combout\ $ (!\M2_unit|MM_unit_CT|Add2~55\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add2~57\ = CARRY((\M2_unit|MM_unit_CT|product[2][28]~regout\ & ((\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~20_combout\) # (!\M2_unit|MM_unit_CT|Add2~55\))) # (!\M2_unit|MM_unit_CT|product[2][28]~regout\ & 
-- (\M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~20_combout\ & !\M2_unit|MM_unit_CT|Add2~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[2][28]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult2|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add2~55\,
	combout => \M2_unit|MM_unit_CT|Add2~56_combout\,
	cout => \M2_unit|MM_unit_CT|Add2~57\);

-- Location: LCFF_X43_Y17_N29
\M2_unit|MM_unit_CT|product_out[2][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add2~60_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[2][30]~regout\);

-- Location: LCCOMB_X42_Y19_N12
\M2_unit|MM_unit_CT|P_write_data~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|P_write_data~12_combout\ = (\M2_unit|MM_unit_CT|P_write_data~11_combout\ & (((\M2_unit|MM_unit_CT|product_out[2][30]~regout\) # (!\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\)))) # (!\M2_unit|MM_unit_CT|P_write_data~11_combout\ & 
-- (\M2_unit|MM_unit_CT|product_out[3][30]~regout\ & (\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|P_write_data~11_combout\,
	datab => \M2_unit|MM_unit_CT|product_out[3][30]~regout\,
	datac => \M2_unit|MM_unit_CT|P_write_data[16]~0_combout\,
	datad => \M2_unit|MM_unit_CT|product_out[2][30]~regout\,
	combout => \M2_unit|MM_unit_CT|P_write_data~12_combout\);

-- Location: LCFF_X42_Y19_N13
\M2_unit|MM_unit_CT|P_write_data[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|P_write_data~12_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|P_write_data[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|P_write_data\(22));

-- Location: LCCOMB_X42_Y19_N14
\M2_unit|RAM1_write_data[22]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM1_write_data[22]~4_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|MM_unit_CT|P_write_data\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|MM_unit_CT|P_write_data\(22),
	combout => \M2_unit|RAM1_write_data[22]~4_combout\);

-- Location: LCCOMB_X35_Y19_N10
\M2_unit|MM_CS_RAM1_read_data[21]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM1_read_data[21]~3_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(21),
	combout => \M2_unit|MM_CS_RAM1_read_data[21]~3_combout\);

-- Location: LCFF_X38_Y10_N19
\M2_unit|MM_unit_CS|product_out[0][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add0~50_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[0][25]~regout\);

-- Location: LCFF_X37_Y15_N19
\M2_unit|MM_unit_CS|product_out[1][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add1~50_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[1][25]~regout\);

-- Location: LCCOMB_X42_Y14_N8
\M2_unit|MM_unit_CS|P_write_data~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|P_write_data~5_combout\ = (\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\ & (((\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\)))) # (!\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\ & ((\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ 
-- & (\M2_unit|MM_unit_CS|product_out[3][25]~regout\)) # (!\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ & ((\M2_unit|MM_unit_CS|product_out[1][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product_out[3][25]~regout\,
	datab => \M2_unit|MM_unit_CS|P_write_data[12]~1_combout\,
	datac => \M2_unit|MM_unit_CS|product_out[1][25]~regout\,
	datad => \M2_unit|MM_unit_CS|P_write_data[12]~0_combout\,
	combout => \M2_unit|MM_unit_CS|P_write_data~5_combout\);

-- Location: LCCOMB_X42_Y14_N0
\M2_unit|MM_unit_CS|P_write_data~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|P_write_data~6_combout\ = (\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\ & ((\M2_unit|MM_unit_CS|P_write_data~5_combout\ & (\M2_unit|MM_unit_CS|product_out[2][25]~regout\)) # (!\M2_unit|MM_unit_CS|P_write_data~5_combout\ & 
-- ((\M2_unit|MM_unit_CS|product_out[0][25]~regout\))))) # (!\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\ & (((\M2_unit|MM_unit_CS|P_write_data~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product_out[2][25]~regout\,
	datab => \M2_unit|MM_unit_CS|P_write_data[12]~1_combout\,
	datac => \M2_unit|MM_unit_CS|product_out[0][25]~regout\,
	datad => \M2_unit|MM_unit_CS|P_write_data~5_combout\,
	combout => \M2_unit|MM_unit_CS|P_write_data~6_combout\);

-- Location: LCFF_X42_Y14_N1
\M2_unit|MM_unit_CS|P_write_data[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|P_write_data~6_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|P_write_data[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|P_write_data\(17));

-- Location: LCCOMB_X42_Y14_N18
\M2_unit|RAM0_write_data[0][17]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM0_write_data[0][17]~2_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|MM_unit_CS|P_write_data\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|MM_unit_CS|P_write_data\(17),
	combout => \M2_unit|RAM0_write_data[0][17]~2_combout\);

-- Location: LCCOMB_X38_Y14_N28
\M2_unit|MM_CT_RAM0_read_data[12]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM0_read_data[12]~26_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(12),
	combout => \M2_unit|MM_CT_RAM0_read_data[12]~26_combout\);

-- Location: LCFF_X37_Y17_N11
\M2_unit|MM_unit_CT|product_out[0][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add0~42_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[0][21]~regout\);

-- Location: LCFF_X43_Y17_N11
\M2_unit|MM_unit_CT|product_out[2][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add2~42_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[2][21]~regout\);

-- Location: LCCOMB_X34_Y17_N2
\M2_unit|MM_unit_CT|P_write_data~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|P_write_data~42_combout\ = (\M2_unit|MM_unit_CT|P_write_data~41_combout\ & (((\M2_unit|MM_unit_CT|product_out[2][21]~regout\) # (!\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\)))) # (!\M2_unit|MM_unit_CT|P_write_data~41_combout\ & 
-- (\M2_unit|MM_unit_CT|product_out[0][21]~regout\ & (\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|P_write_data~41_combout\,
	datab => \M2_unit|MM_unit_CT|product_out[0][21]~regout\,
	datac => \M2_unit|MM_unit_CT|P_write_data[16]~1_combout\,
	datad => \M2_unit|MM_unit_CT|product_out[2][21]~regout\,
	combout => \M2_unit|MM_unit_CT|P_write_data~42_combout\);

-- Location: LCFF_X34_Y17_N3
\M2_unit|MM_unit_CT|P_write_data[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|P_write_data~42_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|P_write_data[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|P_write_data\(13));

-- Location: LCCOMB_X34_Y17_N20
\M2_unit|RAM1_write_data[13]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM1_write_data[13]~19_combout\ = (\M2_unit|MM_unit_CT|P_write_data\(13) & \M2_unit|state.S_CT~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|P_write_data\(13),
	datad => \M2_unit|state.S_CT~regout\,
	combout => \M2_unit|RAM1_write_data[13]~19_combout\);

-- Location: LCCOMB_X38_Y17_N22
\M2_unit|MM_CS_RAM1_read_data[11]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM1_read_data[11]~25_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(11),
	combout => \M2_unit|MM_CS_RAM1_read_data[11]~25_combout\);

-- Location: LCFF_X38_Y10_N17
\M2_unit|MM_unit_CS|product_out[0][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add0~48_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[0][24]~regout\);

-- Location: LCFF_X37_Y15_N17
\M2_unit|MM_unit_CS|product_out[1][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add1~48_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[1][24]~regout\);

-- Location: LCCOMB_X37_Y12_N20
\M2_unit|MM_unit_CS|P_write_data~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|P_write_data~2_combout\ = (\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\ & ((\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\) # ((\M2_unit|MM_unit_CS|product_out[0][24]~regout\)))) # (!\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\ 
-- & (!\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ & ((\M2_unit|MM_unit_CS|product_out[1][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|P_write_data[12]~1_combout\,
	datab => \M2_unit|MM_unit_CS|P_write_data[12]~0_combout\,
	datac => \M2_unit|MM_unit_CS|product_out[0][24]~regout\,
	datad => \M2_unit|MM_unit_CS|product_out[1][24]~regout\,
	combout => \M2_unit|MM_unit_CS|P_write_data~2_combout\);

-- Location: LCFF_X42_Y11_N17
\M2_unit|MM_unit_CS|product_out[2][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add2~48_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[2][24]~regout\);

-- Location: LCCOMB_X37_Y12_N0
\M2_unit|MM_unit_CS|P_write_data~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|P_write_data~3_combout\ = (\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ & ((\M2_unit|MM_unit_CS|P_write_data~2_combout\ & ((\M2_unit|MM_unit_CS|product_out[2][24]~regout\))) # (!\M2_unit|MM_unit_CS|P_write_data~2_combout\ & 
-- (\M2_unit|MM_unit_CS|product_out[3][24]~regout\)))) # (!\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ & (((\M2_unit|MM_unit_CS|P_write_data~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product_out[3][24]~regout\,
	datab => \M2_unit|MM_unit_CS|P_write_data[12]~0_combout\,
	datac => \M2_unit|MM_unit_CS|P_write_data~2_combout\,
	datad => \M2_unit|MM_unit_CS|product_out[2][24]~regout\,
	combout => \M2_unit|MM_unit_CS|P_write_data~3_combout\);

-- Location: LCFF_X37_Y12_N1
\M2_unit|MM_unit_CS|P_write_data[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|P_write_data~3_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|P_write_data[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|P_write_data\(16));

-- Location: LCCOMB_X37_Y12_N2
\M2_unit|RAM0_write_data[0][16]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM0_write_data[0][16]~0_combout\ = (\M2_unit|MM_unit_CS|P_write_data\(16) & \M2_unit|state.S_CS~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|P_write_data\(16),
	datad => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|RAM0_write_data[0][16]~0_combout\);

-- Location: LCCOMB_X38_Y14_N2
\M2_unit|MM_CT_RAM0_read_data[11]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM0_read_data[11]~25_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(11),
	combout => \M2_unit|MM_CT_RAM0_read_data[11]~25_combout\);

-- Location: LCFF_X41_Y12_N9
\M2_unit|MM_unit_CT|product_out[1][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add1~40_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[1][20]~regout\);

-- Location: LCCOMB_X35_Y17_N16
\M2_unit|MM_unit_CT|P_write_data~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|P_write_data~39_combout\ = (\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\ & (((\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\)))) # (!\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\ & 
-- ((\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ & (\M2_unit|MM_unit_CT|product_out[0][20]~regout\)) # (!\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ & ((\M2_unit|MM_unit_CT|product_out[1][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product_out[0][20]~regout\,
	datab => \M2_unit|MM_unit_CT|P_write_data[16]~0_combout\,
	datac => \M2_unit|MM_unit_CT|P_write_data[16]~1_combout\,
	datad => \M2_unit|MM_unit_CT|product_out[1][20]~regout\,
	combout => \M2_unit|MM_unit_CT|P_write_data~39_combout\);

-- Location: LCFF_X40_Y19_N9
\M2_unit|MM_unit_CT|product_out[3][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add3~40_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[3][20]~regout\);

-- Location: LCCOMB_X35_Y17_N14
\M2_unit|MM_unit_CT|P_write_data~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|P_write_data~40_combout\ = (\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\ & ((\M2_unit|MM_unit_CT|P_write_data~39_combout\ & (\M2_unit|MM_unit_CT|product_out[2][20]~regout\)) # (!\M2_unit|MM_unit_CT|P_write_data~39_combout\ & 
-- ((\M2_unit|MM_unit_CT|product_out[3][20]~regout\))))) # (!\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\ & (((\M2_unit|MM_unit_CT|P_write_data~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product_out[2][20]~regout\,
	datab => \M2_unit|MM_unit_CT|P_write_data[16]~0_combout\,
	datac => \M2_unit|MM_unit_CT|P_write_data~39_combout\,
	datad => \M2_unit|MM_unit_CT|product_out[3][20]~regout\,
	combout => \M2_unit|MM_unit_CT|P_write_data~40_combout\);

-- Location: LCFF_X35_Y17_N15
\M2_unit|MM_unit_CT|P_write_data[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|P_write_data~40_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|P_write_data[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|P_write_data\(12));

-- Location: LCCOMB_X35_Y17_N8
\M2_unit|RAM1_write_data[12]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM1_write_data[12]~18_combout\ = (\M2_unit|MM_unit_CT|P_write_data\(12) & \M2_unit|state.S_CT~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|MM_unit_CT|P_write_data\(12),
	datad => \M2_unit|state.S_CT~regout\,
	combout => \M2_unit|RAM1_write_data[12]~18_combout\);

-- Location: LCCOMB_X38_Y17_N12
\M2_unit|MM_CS_RAM1_read_data[10]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM1_read_data[10]~24_combout\ = (\M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(10) & \M2_unit|state.S_CS~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(10),
	datad => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|MM_CS_RAM1_read_data[10]~24_combout\);

-- Location: LCFF_X42_Y11_N15
\M2_unit|MM_unit_CS|product_out[2][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add2~46_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[2][23]~regout\);

-- Location: LCFF_X38_Y10_N15
\M2_unit|MM_unit_CS|product_out[0][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add0~46_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[0][23]~regout\);

-- Location: LCCOMB_X40_Y15_N8
\M2_unit|MM_unit_CS|P_write_data~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|P_write_data~34_combout\ = (\M2_unit|MM_unit_CS|P_write_data~33_combout\ & ((\M2_unit|MM_unit_CS|product_out[2][23]~regout\) # ((!\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\)))) # (!\M2_unit|MM_unit_CS|P_write_data~33_combout\ & 
-- (((\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\ & \M2_unit|MM_unit_CS|product_out[0][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|P_write_data~33_combout\,
	datab => \M2_unit|MM_unit_CS|product_out[2][23]~regout\,
	datac => \M2_unit|MM_unit_CS|P_write_data[12]~1_combout\,
	datad => \M2_unit|MM_unit_CS|product_out[0][23]~regout\,
	combout => \M2_unit|MM_unit_CS|P_write_data~34_combout\);

-- Location: LCFF_X40_Y15_N9
\M2_unit|MM_unit_CS|P_write_data[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|P_write_data~34_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|P_write_data[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|P_write_data\(15));

-- Location: LCCOMB_X40_Y15_N26
\M2_unit|RAM0_write_data[0][15]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM0_write_data[0][15]~23_combout\ = (\M2_unit|MM_unit_CS|P_write_data\(15) & \M2_unit|state.S_CS~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|P_write_data\(15),
	datac => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|RAM0_write_data[0][15]~23_combout\);

-- Location: LCCOMB_X40_Y14_N18
\M2_unit|MM_CT_RAM0_read_data[10]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM0_read_data[10]~24_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(10),
	combout => \M2_unit|MM_CT_RAM0_read_data[10]~24_combout\);

-- Location: LCCOMB_X36_Y17_N16
\M2_unit|MM_unit_CT|product~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~35_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~0_combout\))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Add0~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Add0~36_combout\,
	datac => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CT|Mult0|auto_generated|op_1~0_combout\,
	combout => \M2_unit|MM_unit_CT|product~35_combout\);

-- Location: LCFF_X36_Y17_N17
\M2_unit|MM_unit_CT|product[0][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~35_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[0][18]~regout\);

-- Location: LCFF_X37_Y17_N5
\M2_unit|MM_unit_CT|product_out[0][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add0~36_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[0][18]~regout\);

-- Location: LCFF_X41_Y12_N5
\M2_unit|MM_unit_CT|product_out[1][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add1~36_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[1][18]~regout\);

-- Location: LCCOMB_X34_Y17_N28
\M2_unit|MM_unit_CT|P_write_data~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|P_write_data~35_combout\ = (\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ & ((\M2_unit|MM_unit_CT|product_out[0][18]~regout\) # ((\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\)))) # (!\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ 
-- & (((!\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\ & \M2_unit|MM_unit_CT|product_out[1][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|P_write_data[16]~1_combout\,
	datab => \M2_unit|MM_unit_CT|product_out[0][18]~regout\,
	datac => \M2_unit|MM_unit_CT|P_write_data[16]~0_combout\,
	datad => \M2_unit|MM_unit_CT|product_out[1][18]~regout\,
	combout => \M2_unit|MM_unit_CT|P_write_data~35_combout\);

-- Location: LCFF_X40_Y19_N5
\M2_unit|MM_unit_CT|product_out[3][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add3~36_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[3][18]~regout\);

-- Location: LCCOMB_X34_Y17_N14
\M2_unit|MM_unit_CT|P_write_data~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|P_write_data~36_combout\ = (\M2_unit|MM_unit_CT|P_write_data~35_combout\ & ((\M2_unit|MM_unit_CT|product_out[2][18]~regout\) # ((!\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\)))) # (!\M2_unit|MM_unit_CT|P_write_data~35_combout\ & 
-- (((\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\ & \M2_unit|MM_unit_CT|product_out[3][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product_out[2][18]~regout\,
	datab => \M2_unit|MM_unit_CT|P_write_data~35_combout\,
	datac => \M2_unit|MM_unit_CT|P_write_data[16]~0_combout\,
	datad => \M2_unit|MM_unit_CT|product_out[3][18]~regout\,
	combout => \M2_unit|MM_unit_CT|P_write_data~36_combout\);

-- Location: LCFF_X34_Y17_N15
\M2_unit|MM_unit_CT|P_write_data[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|P_write_data~36_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|P_write_data[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|P_write_data\(10));

-- Location: LCCOMB_X34_Y17_N24
\M2_unit|RAM1_write_data[10]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM1_write_data[10]~16_combout\ = (\M2_unit|MM_unit_CT|P_write_data\(10) & \M2_unit|state.S_CT~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|MM_unit_CT|P_write_data\(10),
	datad => \M2_unit|state.S_CT~regout\,
	combout => \M2_unit|RAM1_write_data[10]~16_combout\);

-- Location: LCCOMB_X38_Y17_N2
\M2_unit|MM_CS_RAM1_read_data[9]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM1_read_data[9]~23_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(9),
	combout => \M2_unit|MM_CS_RAM1_read_data[9]~23_combout\);

-- Location: LCFF_X42_Y11_N13
\M2_unit|MM_unit_CS|product_out[2][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add2~44_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[2][22]~regout\);

-- Location: LCFF_X41_Y15_N13
\M2_unit|MM_unit_CS|product_out[3][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add3~44_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[3][22]~regout\);

-- Location: LCCOMB_X37_Y14_N8
\M2_unit|MM_unit_CS|P_write_data~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|P_write_data~32_combout\ = (\M2_unit|MM_unit_CS|P_write_data~31_combout\ & ((\M2_unit|MM_unit_CS|product_out[2][22]~regout\) # ((!\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\)))) # (!\M2_unit|MM_unit_CS|P_write_data~31_combout\ & 
-- (((\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ & \M2_unit|MM_unit_CS|product_out[3][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|P_write_data~31_combout\,
	datab => \M2_unit|MM_unit_CS|product_out[2][22]~regout\,
	datac => \M2_unit|MM_unit_CS|P_write_data[12]~0_combout\,
	datad => \M2_unit|MM_unit_CS|product_out[3][22]~regout\,
	combout => \M2_unit|MM_unit_CS|P_write_data~32_combout\);

-- Location: LCFF_X37_Y14_N9
\M2_unit|MM_unit_CS|P_write_data[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|P_write_data~32_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|P_write_data[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|P_write_data\(14));

-- Location: LCCOMB_X37_Y14_N10
\M2_unit|RAM0_write_data[0][14]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM0_write_data[0][14]~21_combout\ = (\M2_unit|MM_unit_CS|P_write_data\(14) & \M2_unit|state.S_CS~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|MM_unit_CS|P_write_data\(14),
	datad => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|RAM0_write_data[0][14]~21_combout\);

-- Location: LCCOMB_X38_Y18_N28
\M2_unit|MM_CT_RAM0_read_data[19]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM0_read_data[19]~1_combout\ = (\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(19) & \M2_unit|state.S_CT~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(19),
	datad => \M2_unit|state.S_CT~regout\,
	combout => \M2_unit|MM_CT_RAM0_read_data[19]~1_combout\);

-- Location: LCFF_X37_Y17_N25
\M2_unit|MM_unit_CT|product_out[0][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add0~56_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[0][28]~regout\);

-- Location: LCFF_X41_Y12_N25
\M2_unit|MM_unit_CT|product_out[1][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add1~56_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[1][28]~regout\);

-- Location: LCCOMB_X42_Y19_N30
\M2_unit|MM_unit_CT|P_write_data~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|P_write_data~7_combout\ = (\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ & ((\M2_unit|MM_unit_CT|product_out[0][28]~regout\) # ((\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\)))) # (!\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ 
-- & (((\M2_unit|MM_unit_CT|product_out[1][28]~regout\ & !\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|P_write_data[16]~1_combout\,
	datab => \M2_unit|MM_unit_CT|product_out[0][28]~regout\,
	datac => \M2_unit|MM_unit_CT|product_out[1][28]~regout\,
	datad => \M2_unit|MM_unit_CT|P_write_data[16]~0_combout\,
	combout => \M2_unit|MM_unit_CT|P_write_data~7_combout\);

-- Location: LCFF_X43_Y17_N25
\M2_unit|MM_unit_CT|product_out[2][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add2~56_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[2][28]~regout\);

-- Location: LCFF_X40_Y19_N25
\M2_unit|MM_unit_CT|product_out[3][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add3~56_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[3][28]~regout\);

-- Location: LCCOMB_X42_Y19_N28
\M2_unit|MM_unit_CT|P_write_data~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|P_write_data~8_combout\ = (\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\ & ((\M2_unit|MM_unit_CT|P_write_data~7_combout\ & (\M2_unit|MM_unit_CT|product_out[2][28]~regout\)) # (!\M2_unit|MM_unit_CT|P_write_data~7_combout\ & 
-- ((\M2_unit|MM_unit_CT|product_out[3][28]~regout\))))) # (!\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\ & (\M2_unit|MM_unit_CT|P_write_data~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|P_write_data[16]~0_combout\,
	datab => \M2_unit|MM_unit_CT|P_write_data~7_combout\,
	datac => \M2_unit|MM_unit_CT|product_out[2][28]~regout\,
	datad => \M2_unit|MM_unit_CT|product_out[3][28]~regout\,
	combout => \M2_unit|MM_unit_CT|P_write_data~8_combout\);

-- Location: LCFF_X42_Y19_N29
\M2_unit|MM_unit_CT|P_write_data[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|P_write_data~8_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|P_write_data[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|P_write_data\(20));

-- Location: LCCOMB_X42_Y19_N6
\M2_unit|RAM1_write_data[20]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM1_write_data[20]~2_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|MM_unit_CT|P_write_data\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|MM_unit_CT|P_write_data\(20),
	combout => \M2_unit|RAM1_write_data[20]~2_combout\);

-- Location: LCCOMB_X35_Y19_N16
\M2_unit|MM_CS_RAM1_read_data[20]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM1_read_data[20]~2_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(20),
	combout => \M2_unit|MM_CS_RAM1_read_data[20]~2_combout\);

-- Location: LCFF_X37_Y15_N11
\M2_unit|MM_unit_CS|product_out[1][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add1~42_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[1][21]~regout\);

-- Location: LCCOMB_X37_Y14_N30
\M2_unit|MM_unit_CS|P_write_data~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|P_write_data~29_combout\ = (\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ & ((\M2_unit|MM_unit_CS|product_out[3][21]~regout\) # ((\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\)))) # (!\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ 
-- & (((\M2_unit|MM_unit_CS|product_out[1][21]~regout\ & !\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product_out[3][21]~regout\,
	datab => \M2_unit|MM_unit_CS|product_out[1][21]~regout\,
	datac => \M2_unit|MM_unit_CS|P_write_data[12]~0_combout\,
	datad => \M2_unit|MM_unit_CS|P_write_data[12]~1_combout\,
	combout => \M2_unit|MM_unit_CS|P_write_data~29_combout\);

-- Location: LCFF_X38_Y10_N11
\M2_unit|MM_unit_CS|product_out[0][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add0~42_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[0][21]~regout\);

-- Location: LCCOMB_X37_Y14_N20
\M2_unit|MM_unit_CS|P_write_data~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|P_write_data~30_combout\ = (\M2_unit|MM_unit_CS|P_write_data~29_combout\ & ((\M2_unit|MM_unit_CS|product_out[2][21]~regout\) # ((!\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\)))) # (!\M2_unit|MM_unit_CS|P_write_data~29_combout\ & 
-- (((\M2_unit|MM_unit_CS|product_out[0][21]~regout\ & \M2_unit|MM_unit_CS|P_write_data[12]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product_out[2][21]~regout\,
	datab => \M2_unit|MM_unit_CS|P_write_data~29_combout\,
	datac => \M2_unit|MM_unit_CS|product_out[0][21]~regout\,
	datad => \M2_unit|MM_unit_CS|P_write_data[12]~1_combout\,
	combout => \M2_unit|MM_unit_CS|P_write_data~30_combout\);

-- Location: LCFF_X37_Y14_N21
\M2_unit|MM_unit_CS|P_write_data[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|P_write_data~30_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|P_write_data[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|P_write_data\(13));

-- Location: LCCOMB_X37_Y14_N6
\M2_unit|RAM0_write_data[0][13]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM0_write_data[0][13]~19_combout\ = (\M2_unit|MM_unit_CS|P_write_data\(13) & \M2_unit|state.S_CS~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|MM_unit_CS|P_write_data\(13),
	datad => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|RAM0_write_data[0][13]~19_combout\);

-- Location: LCCOMB_X38_Y18_N18
\M2_unit|MM_CT_RAM0_read_data[18]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM0_read_data[18]~0_combout\ = (\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(18) & \M2_unit|state.S_CT~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(18),
	datad => \M2_unit|state.S_CT~regout\,
	combout => \M2_unit|MM_CT_RAM0_read_data[18]~0_combout\);

-- Location: LCCOMB_X40_Y19_N18
\M2_unit|MM_unit_CT|Add3~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add3~50_combout\ = (\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~14_combout\ & ((\M2_unit|MM_unit_CT|product[3][25]~regout\ & (\M2_unit|MM_unit_CT|Add3~49\ & VCC)) # (!\M2_unit|MM_unit_CT|product[3][25]~regout\ & 
-- (!\M2_unit|MM_unit_CT|Add3~49\)))) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~14_combout\ & ((\M2_unit|MM_unit_CT|product[3][25]~regout\ & (!\M2_unit|MM_unit_CT|Add3~49\)) # (!\M2_unit|MM_unit_CT|product[3][25]~regout\ & 
-- ((\M2_unit|MM_unit_CT|Add3~49\) # (GND)))))
-- \M2_unit|MM_unit_CT|Add3~51\ = CARRY((\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~14_combout\ & (!\M2_unit|MM_unit_CT|product[3][25]~regout\ & !\M2_unit|MM_unit_CT|Add3~49\)) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~14_combout\ & 
-- ((!\M2_unit|MM_unit_CT|Add3~49\) # (!\M2_unit|MM_unit_CT|product[3][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~14_combout\,
	datab => \M2_unit|MM_unit_CT|product[3][25]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add3~49\,
	combout => \M2_unit|MM_unit_CT|Add3~50_combout\,
	cout => \M2_unit|MM_unit_CT|Add3~51\);

-- Location: LCCOMB_X41_Y19_N24
\M2_unit|MM_unit_CT|product~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~1_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~14_combout\)) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add3~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~14_combout\,
	datad => \M2_unit|MM_unit_CT|Add3~50_combout\,
	combout => \M2_unit|MM_unit_CT|product~1_combout\);

-- Location: LCFF_X41_Y19_N25
\M2_unit|MM_unit_CT|product[3][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[3][25]~regout\);

-- Location: LCCOMB_X40_Y19_N20
\M2_unit|MM_unit_CT|Add3~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add3~52_combout\ = ((\M2_unit|MM_unit_CT|product[3][26]~regout\ $ (\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~16_combout\ $ (!\M2_unit|MM_unit_CT|Add3~51\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add3~53\ = CARRY((\M2_unit|MM_unit_CT|product[3][26]~regout\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~16_combout\) # (!\M2_unit|MM_unit_CT|Add3~51\))) # (!\M2_unit|MM_unit_CT|product[3][26]~regout\ & 
-- (\M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~16_combout\ & !\M2_unit|MM_unit_CT|Add3~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[3][26]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult3|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add3~51\,
	combout => \M2_unit|MM_unit_CT|Add3~52_combout\,
	cout => \M2_unit|MM_unit_CT|Add3~53\);

-- Location: LCFF_X40_Y19_N23
\M2_unit|MM_unit_CT|product_out[3][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add3~54_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[3][27]~regout\);

-- Location: LCFF_X41_Y12_N23
\M2_unit|MM_unit_CT|product_out[1][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add1~54_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[1][27]~regout\);

-- Location: LCCOMB_X42_Y19_N4
\M2_unit|MM_unit_CT|P_write_data~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|P_write_data~5_combout\ = (\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ & (((\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\)))) # (!\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ & ((\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\ 
-- & (\M2_unit|MM_unit_CT|product_out[3][27]~regout\)) # (!\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\ & ((\M2_unit|MM_unit_CT|product_out[1][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|P_write_data[16]~1_combout\,
	datab => \M2_unit|MM_unit_CT|product_out[3][27]~regout\,
	datac => \M2_unit|MM_unit_CT|product_out[1][27]~regout\,
	datad => \M2_unit|MM_unit_CT|P_write_data[16]~0_combout\,
	combout => \M2_unit|MM_unit_CT|P_write_data~5_combout\);

-- Location: LCFF_X43_Y17_N23
\M2_unit|MM_unit_CT|product_out[2][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add2~54_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[2][27]~regout\);

-- Location: LCCOMB_X42_Y19_N0
\M2_unit|MM_unit_CT|P_write_data~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|P_write_data~6_combout\ = (\M2_unit|MM_unit_CT|P_write_data~5_combout\ & (((\M2_unit|MM_unit_CT|product_out[2][27]~regout\) # (!\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\)))) # (!\M2_unit|MM_unit_CT|P_write_data~5_combout\ & 
-- (\M2_unit|MM_unit_CT|product_out[0][27]~regout\ & (\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product_out[0][27]~regout\,
	datab => \M2_unit|MM_unit_CT|P_write_data~5_combout\,
	datac => \M2_unit|MM_unit_CT|P_write_data[16]~1_combout\,
	datad => \M2_unit|MM_unit_CT|product_out[2][27]~regout\,
	combout => \M2_unit|MM_unit_CT|P_write_data~6_combout\);

-- Location: LCFF_X42_Y19_N1
\M2_unit|MM_unit_CT|P_write_data[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|P_write_data~6_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|P_write_data[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|P_write_data\(19));

-- Location: LCCOMB_X42_Y19_N2
\M2_unit|RAM1_write_data[19]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM1_write_data[19]~1_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|MM_unit_CT|P_write_data\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|MM_unit_CT|P_write_data\(19),
	combout => \M2_unit|RAM1_write_data[19]~1_combout\);

-- Location: LCCOMB_X27_Y19_N16
\M2_unit|MM_CS_RAM1_read_data[19]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM1_read_data[19]~1_combout\ = (\M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(19) & \M2_unit|state.S_CS~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(19),
	datad => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|MM_CS_RAM1_read_data[19]~1_combout\);

-- Location: LCCOMB_X42_Y15_N14
\M2_unit|MM_unit_CS|product~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~4_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~4_combout\)) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add3~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~4_combout\,
	datad => \M2_unit|MM_unit_CS|Add3~40_combout\,
	combout => \M2_unit|MM_unit_CS|product~4_combout\);

-- Location: LCFF_X42_Y15_N15
\M2_unit|MM_unit_CS|product[3][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~4_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[3][20]~regout\);

-- Location: LCFF_X41_Y15_N9
\M2_unit|MM_unit_CS|product_out[3][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add3~40_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[3][20]~regout\);

-- Location: LCFF_X42_Y11_N9
\M2_unit|MM_unit_CS|product_out[2][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add2~40_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[2][20]~regout\);

-- Location: LCCOMB_X40_Y15_N28
\M2_unit|MM_unit_CS|P_write_data~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|P_write_data~28_combout\ = (\M2_unit|MM_unit_CS|P_write_data~27_combout\ & (((\M2_unit|MM_unit_CS|product_out[2][20]~regout\)) # (!\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\))) # (!\M2_unit|MM_unit_CS|P_write_data~27_combout\ & 
-- (\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ & (\M2_unit|MM_unit_CS|product_out[3][20]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|P_write_data~27_combout\,
	datab => \M2_unit|MM_unit_CS|P_write_data[12]~0_combout\,
	datac => \M2_unit|MM_unit_CS|product_out[3][20]~regout\,
	datad => \M2_unit|MM_unit_CS|product_out[2][20]~regout\,
	combout => \M2_unit|MM_unit_CS|P_write_data~28_combout\);

-- Location: LCFF_X40_Y15_N29
\M2_unit|MM_unit_CS|P_write_data[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|P_write_data~28_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|P_write_data[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|P_write_data\(12));

-- Location: LCCOMB_X40_Y15_N22
\M2_unit|RAM0_write_data[0][12]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM0_write_data[0][12]~17_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|MM_unit_CS|P_write_data\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|MM_unit_CS|P_write_data\(12),
	combout => \M2_unit|RAM0_write_data[0][12]~17_combout\);

-- Location: LCCOMB_X40_Y14_N24
\M2_unit|MM_CT_RAM0_read_data[9]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM0_read_data[9]~23_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(9),
	combout => \M2_unit|MM_CT_RAM0_read_data[9]~23_combout\);

-- Location: LCCOMB_X41_Y19_N18
\M2_unit|MM_unit_CT|product~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~10_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(16)))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Add3~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Add3~32_combout\,
	datad => \M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(16),
	combout => \M2_unit|MM_unit_CT|product~10_combout\);

-- Location: LCFF_X41_Y19_N19
\M2_unit|MM_unit_CT|product[3][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~10_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[3][16]~regout\);

-- Location: LCFF_X40_Y19_N1
\M2_unit|MM_unit_CT|product_out[3][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add3~32_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[3][16]~regout\);

-- Location: LCFF_X43_Y17_N1
\M2_unit|MM_unit_CT|product_out[2][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add2~32_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[2][16]~regout\);

-- Location: LCFF_X37_Y17_N1
\M2_unit|MM_unit_CT|product_out[0][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add0~32_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[0][16]~regout\);

-- Location: LCFF_X41_Y12_N1
\M2_unit|MM_unit_CT|product_out[1][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add1~32_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[1][16]~regout\);

-- Location: LCCOMB_X34_Y17_N10
\M2_unit|MM_unit_CT|P_write_data~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|P_write_data~31_combout\ = (\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ & ((\M2_unit|MM_unit_CT|product_out[0][16]~regout\) # ((\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\)))) # (!\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ 
-- & (((!\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\ & \M2_unit|MM_unit_CT|product_out[1][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|P_write_data[16]~1_combout\,
	datab => \M2_unit|MM_unit_CT|product_out[0][16]~regout\,
	datac => \M2_unit|MM_unit_CT|P_write_data[16]~0_combout\,
	datad => \M2_unit|MM_unit_CT|product_out[1][16]~regout\,
	combout => \M2_unit|MM_unit_CT|P_write_data~31_combout\);

-- Location: LCCOMB_X34_Y17_N26
\M2_unit|MM_unit_CT|P_write_data~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|P_write_data~32_combout\ = (\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\ & ((\M2_unit|MM_unit_CT|P_write_data~31_combout\ & ((\M2_unit|MM_unit_CT|product_out[2][16]~regout\))) # (!\M2_unit|MM_unit_CT|P_write_data~31_combout\ & 
-- (\M2_unit|MM_unit_CT|product_out[3][16]~regout\)))) # (!\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\ & (((\M2_unit|MM_unit_CT|P_write_data~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|P_write_data[16]~0_combout\,
	datab => \M2_unit|MM_unit_CT|product_out[3][16]~regout\,
	datac => \M2_unit|MM_unit_CT|product_out[2][16]~regout\,
	datad => \M2_unit|MM_unit_CT|P_write_data~31_combout\,
	combout => \M2_unit|MM_unit_CT|P_write_data~32_combout\);

-- Location: LCFF_X34_Y17_N27
\M2_unit|MM_unit_CT|P_write_data[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|P_write_data~32_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|P_write_data[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|P_write_data\(8));

-- Location: LCCOMB_X34_Y17_N4
\M2_unit|RAM1_write_data[8]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM1_write_data[8]~14_combout\ = (\M2_unit|MM_unit_CT|P_write_data\(8) & \M2_unit|state.S_CT~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|P_write_data\(8),
	datad => \M2_unit|state.S_CT~regout\,
	combout => \M2_unit|RAM1_write_data[8]~14_combout\);

-- Location: LCCOMB_X38_Y17_N16
\M2_unit|MM_CS_RAM1_read_data[8]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM1_read_data[8]~22_combout\ = (\M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(8) & \M2_unit|state.S_CS~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(8),
	datad => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|MM_CS_RAM1_read_data[8]~22_combout\);

-- Location: LCCOMB_X38_Y11_N12
\M2_unit|MM_unit_CS|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add0~12_combout\ = ((\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(6) $ (\M2_unit|MM_unit_CS|product[0][6]~regout\ $ (!\M2_unit|MM_unit_CS|Add0~11\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add0~13\ = CARRY((\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(6) & ((\M2_unit|MM_unit_CS|product[0][6]~regout\) # (!\M2_unit|MM_unit_CS|Add0~11\))) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(6) & 
-- (\M2_unit|MM_unit_CS|product[0][6]~regout\ & !\M2_unit|MM_unit_CS|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(6),
	datab => \M2_unit|MM_unit_CS|product[0][6]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add0~11\,
	combout => \M2_unit|MM_unit_CS|Add0~12_combout\,
	cout => \M2_unit|MM_unit_CS|Add0~13\);

-- Location: LCCOMB_X37_Y11_N16
\M2_unit|MM_unit_CS|product~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~43_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(6)))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Add0~12_combout\,
	datad => \M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(6),
	combout => \M2_unit|MM_unit_CS|product~43_combout\);

-- Location: LCFF_X37_Y11_N17
\M2_unit|MM_unit_CS|product[0][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~43_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[0][6]~regout\);

-- Location: LCCOMB_X38_Y11_N16
\M2_unit|MM_unit_CS|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add0~16_combout\ = ((\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(8) $ (\M2_unit|MM_unit_CS|product[0][8]~regout\ $ (!\M2_unit|MM_unit_CS|Add0~15\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add0~17\ = CARRY((\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(8) & ((\M2_unit|MM_unit_CS|product[0][8]~regout\) # (!\M2_unit|MM_unit_CS|Add0~15\))) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(8) & 
-- (\M2_unit|MM_unit_CS|product[0][8]~regout\ & !\M2_unit|MM_unit_CS|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(8),
	datab => \M2_unit|MM_unit_CS|product[0][8]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add0~15\,
	combout => \M2_unit|MM_unit_CS|Add0~16_combout\,
	cout => \M2_unit|MM_unit_CS|Add0~17\);

-- Location: LCCOMB_X38_Y11_N22
\M2_unit|MM_unit_CS|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add0~22_combout\ = (\M2_unit|MM_unit_CS|product[0][11]~regout\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(11) & (\M2_unit|MM_unit_CS|Add0~21\ & VCC)) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(11) & 
-- (!\M2_unit|MM_unit_CS|Add0~21\)))) # (!\M2_unit|MM_unit_CS|product[0][11]~regout\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(11) & (!\M2_unit|MM_unit_CS|Add0~21\)) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(11) & 
-- ((\M2_unit|MM_unit_CS|Add0~21\) # (GND)))))
-- \M2_unit|MM_unit_CS|Add0~23\ = CARRY((\M2_unit|MM_unit_CS|product[0][11]~regout\ & (!\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(11) & !\M2_unit|MM_unit_CS|Add0~21\)) # (!\M2_unit|MM_unit_CS|product[0][11]~regout\ & ((!\M2_unit|MM_unit_CS|Add0~21\) # 
-- (!\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[0][11]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(11),
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add0~21\,
	combout => \M2_unit|MM_unit_CS|Add0~22_combout\,
	cout => \M2_unit|MM_unit_CS|Add0~23\);

-- Location: LCCOMB_X38_Y11_N24
\M2_unit|MM_unit_CS|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add0~24_combout\ = ((\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(12) $ (\M2_unit|MM_unit_CS|product[0][12]~regout\ $ (!\M2_unit|MM_unit_CS|Add0~23\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add0~25\ = CARRY((\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(12) & ((\M2_unit|MM_unit_CS|product[0][12]~regout\) # (!\M2_unit|MM_unit_CS|Add0~23\))) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(12) & 
-- (\M2_unit|MM_unit_CS|product[0][12]~regout\ & !\M2_unit|MM_unit_CS|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(12),
	datab => \M2_unit|MM_unit_CS|product[0][12]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add0~23\,
	combout => \M2_unit|MM_unit_CS|Add0~24_combout\,
	cout => \M2_unit|MM_unit_CS|Add0~25\);

-- Location: LCCOMB_X37_Y10_N30
\M2_unit|MM_unit_CS|product~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~37_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(12)))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add0~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Add0~24_combout\,
	datad => \M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(12),
	combout => \M2_unit|MM_unit_CS|product~37_combout\);

-- Location: LCFF_X37_Y10_N31
\M2_unit|MM_unit_CS|product[0][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~37_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[0][12]~regout\);

-- Location: LCCOMB_X38_Y11_N26
\M2_unit|MM_unit_CS|Add0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add0~26_combout\ = (\M2_unit|MM_unit_CS|product[0][13]~regout\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(13) & (\M2_unit|MM_unit_CS|Add0~25\ & VCC)) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(13) & 
-- (!\M2_unit|MM_unit_CS|Add0~25\)))) # (!\M2_unit|MM_unit_CS|product[0][13]~regout\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(13) & (!\M2_unit|MM_unit_CS|Add0~25\)) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(13) & 
-- ((\M2_unit|MM_unit_CS|Add0~25\) # (GND)))))
-- \M2_unit|MM_unit_CS|Add0~27\ = CARRY((\M2_unit|MM_unit_CS|product[0][13]~regout\ & (!\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(13) & !\M2_unit|MM_unit_CS|Add0~25\)) # (!\M2_unit|MM_unit_CS|product[0][13]~regout\ & ((!\M2_unit|MM_unit_CS|Add0~25\) # 
-- (!\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product[0][13]~regout\,
	datab => \M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(13),
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add0~25\,
	combout => \M2_unit|MM_unit_CS|Add0~26_combout\,
	cout => \M2_unit|MM_unit_CS|Add0~27\);

-- Location: LCCOMB_X38_Y11_N28
\M2_unit|MM_unit_CS|Add0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add0~28_combout\ = ((\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(14) $ (\M2_unit|MM_unit_CS|product[0][14]~regout\ $ (!\M2_unit|MM_unit_CS|Add0~27\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add0~29\ = CARRY((\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(14) & ((\M2_unit|MM_unit_CS|product[0][14]~regout\) # (!\M2_unit|MM_unit_CS|Add0~27\))) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(14) & 
-- (\M2_unit|MM_unit_CS|product[0][14]~regout\ & !\M2_unit|MM_unit_CS|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(14),
	datab => \M2_unit|MM_unit_CS|product[0][14]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add0~27\,
	combout => \M2_unit|MM_unit_CS|Add0~28_combout\,
	cout => \M2_unit|MM_unit_CS|Add0~29\);

-- Location: LCCOMB_X37_Y10_N2
\M2_unit|MM_unit_CS|product~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~35_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(14)))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add0~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Add0~28_combout\,
	datad => \M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(14),
	combout => \M2_unit|MM_unit_CS|product~35_combout\);

-- Location: LCFF_X37_Y10_N3
\M2_unit|MM_unit_CS|product[0][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~35_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[0][14]~regout\);

-- Location: LCCOMB_X38_Y10_N0
\M2_unit|MM_unit_CS|Add0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add0~32_combout\ = ((\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(16) $ (\M2_unit|MM_unit_CS|product[0][16]~regout\ $ (!\M2_unit|MM_unit_CS|Add0~31\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add0~33\ = CARRY((\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(16) & ((\M2_unit|MM_unit_CS|product[0][16]~regout\) # (!\M2_unit|MM_unit_CS|Add0~31\))) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(16) & 
-- (\M2_unit|MM_unit_CS|product[0][16]~regout\ & !\M2_unit|MM_unit_CS|Add0~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(16),
	datab => \M2_unit|MM_unit_CS|product[0][16]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add0~31\,
	combout => \M2_unit|MM_unit_CS|Add0~32_combout\,
	cout => \M2_unit|MM_unit_CS|Add0~33\);

-- Location: LCCOMB_X37_Y10_N6
\M2_unit|MM_unit_CS|product~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~33_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(16)))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Add0~32_combout\,
	datad => \M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(16),
	combout => \M2_unit|MM_unit_CS|product~33_combout\);

-- Location: LCFF_X37_Y10_N7
\M2_unit|MM_unit_CS|product[0][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~33_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[0][16]~regout\);

-- Location: LCCOMB_X38_Y10_N4
\M2_unit|MM_unit_CS|Add0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add0~36_combout\ = ((\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~0_combout\ $ (\M2_unit|MM_unit_CS|product[0][18]~regout\ $ (!\M2_unit|MM_unit_CS|Add0~35\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add0~37\ = CARRY((\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~0_combout\ & ((\M2_unit|MM_unit_CS|product[0][18]~regout\) # (!\M2_unit|MM_unit_CS|Add0~35\))) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~0_combout\ & 
-- (\M2_unit|MM_unit_CS|product[0][18]~regout\ & !\M2_unit|MM_unit_CS|Add0~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~0_combout\,
	datab => \M2_unit|MM_unit_CS|product[0][18]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add0~35\,
	combout => \M2_unit|MM_unit_CS|Add0~36_combout\,
	cout => \M2_unit|MM_unit_CS|Add0~37\);

-- Location: LCCOMB_X37_Y10_N26
\M2_unit|MM_unit_CS|product~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~31_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~0_combout\))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add0~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Add0~36_combout\,
	datad => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~0_combout\,
	combout => \M2_unit|MM_unit_CS|product~31_combout\);

-- Location: LCFF_X37_Y10_N27
\M2_unit|MM_unit_CS|product[0][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~31_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[0][18]~regout\);

-- Location: LCFF_X38_Y10_N7
\M2_unit|MM_unit_CS|product_out[0][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add0~38_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[0][19]~regout\);

-- Location: LCFF_X42_Y11_N7
\M2_unit|MM_unit_CS|product_out[2][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add2~38_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[2][19]~regout\);

-- Location: LCCOMB_X40_Y11_N0
\M2_unit|MM_unit_CS|P_write_data~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|P_write_data~26_combout\ = (\M2_unit|MM_unit_CS|P_write_data~25_combout\ & (((\M2_unit|MM_unit_CS|product_out[2][19]~regout\)) # (!\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\))) # (!\M2_unit|MM_unit_CS|P_write_data~25_combout\ & 
-- (\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\ & (\M2_unit|MM_unit_CS|product_out[0][19]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|P_write_data~25_combout\,
	datab => \M2_unit|MM_unit_CS|P_write_data[12]~1_combout\,
	datac => \M2_unit|MM_unit_CS|product_out[0][19]~regout\,
	datad => \M2_unit|MM_unit_CS|product_out[2][19]~regout\,
	combout => \M2_unit|MM_unit_CS|P_write_data~26_combout\);

-- Location: LCFF_X40_Y11_N1
\M2_unit|MM_unit_CS|P_write_data[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|P_write_data~26_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|P_write_data[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|P_write_data\(11));

-- Location: LCCOMB_X40_Y11_N18
\M2_unit|RAM0_write_data[0][11]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM0_write_data[0][11]~15_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|MM_unit_CS|P_write_data\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|MM_unit_CS|P_write_data\(11),
	combout => \M2_unit|RAM0_write_data[0][11]~15_combout\);

-- Location: LCCOMB_X40_Y14_N14
\M2_unit|MM_CT_RAM0_read_data[8]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM0_read_data[8]~22_combout\ = (\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(8) & \M2_unit|state.S_CT~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(8),
	datad => \M2_unit|state.S_CT~regout\,
	combout => \M2_unit|MM_CT_RAM0_read_data[8]~22_combout\);

-- Location: LCFF_X40_Y19_N21
\M2_unit|MM_unit_CT|product_out[3][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add3~52_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[3][26]~regout\);

-- Location: LCFF_X37_Y17_N21
\M2_unit|MM_unit_CT|product_out[0][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add0~52_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[0][26]~regout\);

-- Location: LCCOMB_X35_Y17_N28
\M2_unit|MM_unit_CT|P_write_data~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|P_write_data~2_combout\ = (\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ & (((\M2_unit|MM_unit_CT|product_out[0][26]~regout\) # (\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\)))) # (!\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ 
-- & (\M2_unit|MM_unit_CT|product_out[1][26]~regout\ & ((!\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product_out[1][26]~regout\,
	datab => \M2_unit|MM_unit_CT|product_out[0][26]~regout\,
	datac => \M2_unit|MM_unit_CT|P_write_data[16]~1_combout\,
	datad => \M2_unit|MM_unit_CT|P_write_data[16]~0_combout\,
	combout => \M2_unit|MM_unit_CT|P_write_data~2_combout\);

-- Location: LCCOMB_X35_Y17_N0
\M2_unit|MM_unit_CT|P_write_data~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|P_write_data~3_combout\ = (\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\ & ((\M2_unit|MM_unit_CT|P_write_data~2_combout\ & (\M2_unit|MM_unit_CT|product_out[2][26]~regout\)) # (!\M2_unit|MM_unit_CT|P_write_data~2_combout\ & 
-- ((\M2_unit|MM_unit_CT|product_out[3][26]~regout\))))) # (!\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\ & (((\M2_unit|MM_unit_CT|P_write_data~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product_out[2][26]~regout\,
	datab => \M2_unit|MM_unit_CT|P_write_data[16]~0_combout\,
	datac => \M2_unit|MM_unit_CT|product_out[3][26]~regout\,
	datad => \M2_unit|MM_unit_CT|P_write_data~2_combout\,
	combout => \M2_unit|MM_unit_CT|P_write_data~3_combout\);

-- Location: LCFF_X35_Y17_N1
\M2_unit|MM_unit_CT|P_write_data[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|P_write_data~3_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|P_write_data[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|P_write_data\(18));

-- Location: LCCOMB_X35_Y17_N18
\M2_unit|RAM1_write_data[18]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM1_write_data[18]~0_combout\ = (\M2_unit|MM_unit_CT|P_write_data\(18) & \M2_unit|state.S_CT~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|P_write_data\(18),
	datad => \M2_unit|state.S_CT~regout\,
	combout => \M2_unit|RAM1_write_data[18]~0_combout\);

-- Location: LCCOMB_X38_Y17_N0
\M2_unit|MM_CS_RAM1_read_data[18]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM1_read_data[18]~0_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(18),
	combout => \M2_unit|MM_CS_RAM1_read_data[18]~0_combout\);

-- Location: LCCOMB_X40_Y10_N28
\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~24_combout\ = ((\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT30\ $ (\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT12\ $ (!\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~23\)))) # (GND)
-- \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~25\ = CARRY((\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT30\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT12\) # (!\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~23\))) # 
-- (!\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT30\ & (\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT12\ & !\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT30\,
	datab => \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT12\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~23\,
	combout => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~24_combout\,
	cout => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~25\);

-- Location: LCCOMB_X40_Y10_N30
\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~26_combout\ = \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT31\ $ (\M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT13\ $ (\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datab => \M2_unit|MM_unit_CS|Mult0|auto_generated|mac_out4~DATAOUT13\,
	cin => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~25\,
	combout => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~26_combout\);

-- Location: LCCOMB_X41_Y11_N18
\M2_unit|MM_unit_CS|product~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~125_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~26_combout\))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add0~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Add0~62_combout\,
	datad => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~26_combout\,
	combout => \M2_unit|MM_unit_CS|product~125_combout\);

-- Location: LCFF_X41_Y11_N19
\M2_unit|MM_unit_CS|product[0][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~125_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[0][31]~regout\);

-- Location: LCCOMB_X38_Y10_N30
\M2_unit|MM_unit_CS|Add0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add0~62_combout\ = \M2_unit|MM_unit_CS|product[0][31]~regout\ $ (\M2_unit|MM_unit_CS|Add0~61\ $ (\M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|product[0][31]~regout\,
	datad => \M2_unit|MM_unit_CS|Mult0|auto_generated|op_1~26_combout\,
	cin => \M2_unit|MM_unit_CS|Add0~61\,
	combout => \M2_unit|MM_unit_CS|Add0~62_combout\);

-- Location: LCFF_X38_Y10_N31
\M2_unit|MM_unit_CS|product_out[0][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add0~62_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[0][31]~regout\);

-- Location: LCCOMB_X40_Y15_N30
\M2_unit|MM_unit_CS|P_write_data~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|P_write_data~17_combout\ = (\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\ & (((\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\) # (\M2_unit|MM_unit_CS|product_out[0][31]~regout\)))) # (!\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\ 
-- & (\M2_unit|MM_unit_CS|product_out[1][31]~regout\ & (!\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product_out[1][31]~regout\,
	datab => \M2_unit|MM_unit_CS|P_write_data[12]~1_combout\,
	datac => \M2_unit|MM_unit_CS|P_write_data[12]~0_combout\,
	datad => \M2_unit|MM_unit_CS|product_out[0][31]~regout\,
	combout => \M2_unit|MM_unit_CS|P_write_data~17_combout\);

-- Location: LCCOMB_X40_Y17_N30
\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~26_combout\ = \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT13\ $ (\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~25\ $ (\M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out4~DATAOUT13\,
	datad => \M2_unit|MM_unit_CS|Mult3|auto_generated|mac_out2~DATAOUT31\,
	cin => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~25\,
	combout => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~26_combout\);

-- Location: LCCOMB_X42_Y15_N26
\M2_unit|MM_unit_CS|product~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~124_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~26_combout\))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add3~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Add3~62_combout\,
	datad => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~26_combout\,
	combout => \M2_unit|MM_unit_CS|product~124_combout\);

-- Location: LCFF_X42_Y15_N27
\M2_unit|MM_unit_CS|product[3][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~124_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[3][31]~regout\);

-- Location: LCCOMB_X41_Y15_N30
\M2_unit|MM_unit_CS|Add3~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add3~62_combout\ = \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~26_combout\ $ (\M2_unit|MM_unit_CS|Add3~61\ $ (\M2_unit|MM_unit_CS|product[3][31]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|Mult3|auto_generated|op_1~26_combout\,
	datad => \M2_unit|MM_unit_CS|product[3][31]~regout\,
	cin => \M2_unit|MM_unit_CS|Add3~61\,
	combout => \M2_unit|MM_unit_CS|Add3~62_combout\);

-- Location: LCFF_X41_Y15_N31
\M2_unit|MM_unit_CS|product_out[3][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add3~62_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[3][31]~regout\);

-- Location: LCCOMB_X40_Y15_N12
\M2_unit|MM_unit_CS|P_write_data~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|P_write_data~18_combout\ = (\M2_unit|MM_unit_CS|P_write_data~17_combout\ & ((\M2_unit|MM_unit_CS|product_out[2][31]~regout\) # ((!\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\)))) # (!\M2_unit|MM_unit_CS|P_write_data~17_combout\ & 
-- (((\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ & \M2_unit|MM_unit_CS|product_out[3][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product_out[2][31]~regout\,
	datab => \M2_unit|MM_unit_CS|P_write_data~17_combout\,
	datac => \M2_unit|MM_unit_CS|P_write_data[12]~0_combout\,
	datad => \M2_unit|MM_unit_CS|product_out[3][31]~regout\,
	combout => \M2_unit|MM_unit_CS|P_write_data~18_combout\);

-- Location: LCFF_X40_Y15_N13
\M2_unit|MM_unit_CS|P_write_data[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|P_write_data~18_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|P_write_data[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|P_write_data\(23));

-- Location: LCCOMB_X40_Y15_N6
\M2_unit|RAM0_write_data[0][23]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM0_write_data[0][23]~8_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|MM_unit_CS|P_write_data\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|MM_unit_CS|P_write_data\(23),
	combout => \M2_unit|RAM0_write_data[0][23]~8_combout\);

-- Location: LCCOMB_X40_Y14_N28
\M2_unit|MM_CT_RAM0_read_data[7]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM0_read_data[7]~21_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(7),
	combout => \M2_unit|MM_CT_RAM0_read_data[7]~21_combout\);

-- Location: LCFF_X37_Y18_N31
\M2_unit|MM_unit_CT|product_out[0][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add0~30_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[0][15]~regout\);

-- Location: LCFF_X43_Y18_N31
\M2_unit|MM_unit_CT|product_out[2][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add2~30_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[2][15]~regout\);

-- Location: LCCOMB_X34_Y17_N22
\M2_unit|MM_unit_CT|P_write_data~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|P_write_data~30_combout\ = (\M2_unit|MM_unit_CT|P_write_data~29_combout\ & (((\M2_unit|MM_unit_CT|product_out[2][15]~regout\) # (!\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\)))) # (!\M2_unit|MM_unit_CT|P_write_data~29_combout\ & 
-- (\M2_unit|MM_unit_CT|product_out[0][15]~regout\ & (\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|P_write_data~29_combout\,
	datab => \M2_unit|MM_unit_CT|product_out[0][15]~regout\,
	datac => \M2_unit|MM_unit_CT|P_write_data[16]~1_combout\,
	datad => \M2_unit|MM_unit_CT|product_out[2][15]~regout\,
	combout => \M2_unit|MM_unit_CT|P_write_data~30_combout\);

-- Location: LCFF_X34_Y17_N23
\M2_unit|MM_unit_CT|P_write_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|P_write_data~30_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|P_write_data[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|P_write_data\(7));

-- Location: LCCOMB_X34_Y17_N8
\M2_unit|RAM1_write_data[7]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM1_write_data[7]~13_combout\ = (\M2_unit|MM_unit_CT|P_write_data\(7) & \M2_unit|state.S_CT~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|P_write_data\(7),
	datad => \M2_unit|state.S_CT~regout\,
	combout => \M2_unit|RAM1_write_data[7]~13_combout\);

-- Location: LCCOMB_X38_Y17_N14
\M2_unit|MM_CS_RAM1_read_data[7]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM1_read_data[7]~21_combout\ = (\M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(7) & \M2_unit|state.S_CS~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(7),
	datad => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|MM_CS_RAM1_read_data[7]~21_combout\);

-- Location: LCCOMB_X42_Y15_N0
\M2_unit|MM_unit_CS|product~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~9_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(15))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add3~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datab => \M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(15),
	datac => \M2_unit|MM_unit_CS|Add3~30_combout\,
	combout => \M2_unit|MM_unit_CS|product~9_combout\);

-- Location: LCFF_X42_Y15_N1
\M2_unit|MM_unit_CS|product[3][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~9_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[3][15]~regout\);

-- Location: LCFF_X41_Y16_N31
\M2_unit|MM_unit_CS|product_out[3][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add3~30_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[3][15]~regout\);

-- Location: LCCOMB_X42_Y14_N20
\M2_unit|MM_unit_CS|P_write_data~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|P_write_data~49_combout\ = (\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ & (((\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\) # (\M2_unit|MM_unit_CS|product_out[3][15]~regout\)))) # (!\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ 
-- & (\M2_unit|MM_unit_CS|product_out[1][15]~regout\ & (!\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product_out[1][15]~regout\,
	datab => \M2_unit|MM_unit_CS|P_write_data[12]~0_combout\,
	datac => \M2_unit|MM_unit_CS|P_write_data[12]~1_combout\,
	datad => \M2_unit|MM_unit_CS|product_out[3][15]~regout\,
	combout => \M2_unit|MM_unit_CS|P_write_data~49_combout\);

-- Location: LCFF_X42_Y12_N31
\M2_unit|MM_unit_CS|product_out[2][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add2~30_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[2][15]~regout\);

-- Location: LCCOMB_X42_Y14_N24
\M2_unit|MM_unit_CS|P_write_data~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|P_write_data~50_combout\ = (\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\ & ((\M2_unit|MM_unit_CS|P_write_data~49_combout\ & ((\M2_unit|MM_unit_CS|product_out[2][15]~regout\))) # (!\M2_unit|MM_unit_CS|P_write_data~49_combout\ & 
-- (\M2_unit|MM_unit_CS|product_out[0][15]~regout\)))) # (!\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\ & (((\M2_unit|MM_unit_CS|P_write_data~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product_out[0][15]~regout\,
	datab => \M2_unit|MM_unit_CS|P_write_data[12]~1_combout\,
	datac => \M2_unit|MM_unit_CS|P_write_data~49_combout\,
	datad => \M2_unit|MM_unit_CS|product_out[2][15]~regout\,
	combout => \M2_unit|MM_unit_CS|P_write_data~50_combout\);

-- Location: LCFF_X42_Y14_N25
\M2_unit|MM_unit_CS|P_write_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|P_write_data~50_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|P_write_data[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|P_write_data\(7));

-- Location: LCCOMB_X42_Y14_N2
\M2_unit|RAM0_write_data[0][7]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM0_write_data[0][7]~38_combout\ = (\M2_unit|MM_unit_CS|P_write_data\(7) & \M2_unit|state.S_CS~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|MM_unit_CS|P_write_data\(7),
	datad => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|RAM0_write_data[0][7]~38_combout\);

-- Location: LCCOMB_X40_Y14_N10
\M2_unit|MM_CT_RAM0_read_data[6]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM0_read_data[6]~20_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(6),
	combout => \M2_unit|MM_CT_RAM0_read_data[6]~20_combout\);

-- Location: LCFF_X37_Y18_N29
\M2_unit|MM_unit_CT|product_out[0][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add0~28_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[0][14]~regout\);

-- Location: LCFF_X41_Y13_N29
\M2_unit|MM_unit_CT|product_out[1][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add1~28_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[1][14]~regout\);

-- Location: LCCOMB_X34_Y17_N30
\M2_unit|MM_unit_CT|P_write_data~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|P_write_data~27_combout\ = (\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ & ((\M2_unit|MM_unit_CT|product_out[0][14]~regout\) # ((\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\)))) # (!\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ 
-- & (((!\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\ & \M2_unit|MM_unit_CT|product_out[1][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|P_write_data[16]~1_combout\,
	datab => \M2_unit|MM_unit_CT|product_out[0][14]~regout\,
	datac => \M2_unit|MM_unit_CT|P_write_data[16]~0_combout\,
	datad => \M2_unit|MM_unit_CT|product_out[1][14]~regout\,
	combout => \M2_unit|MM_unit_CT|P_write_data~27_combout\);

-- Location: LCFF_X43_Y18_N29
\M2_unit|MM_unit_CT|product_out[2][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add2~28_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[2][14]~regout\);

-- Location: LCFF_X40_Y20_N29
\M2_unit|MM_unit_CT|product_out[3][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add3~28_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[3][14]~regout\);

-- Location: LCCOMB_X34_Y17_N18
\M2_unit|MM_unit_CT|P_write_data~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|P_write_data~28_combout\ = (\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\ & ((\M2_unit|MM_unit_CT|P_write_data~27_combout\ & (\M2_unit|MM_unit_CT|product_out[2][14]~regout\)) # (!\M2_unit|MM_unit_CT|P_write_data~27_combout\ & 
-- ((\M2_unit|MM_unit_CT|product_out[3][14]~regout\))))) # (!\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\ & (\M2_unit|MM_unit_CT|P_write_data~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|P_write_data[16]~0_combout\,
	datab => \M2_unit|MM_unit_CT|P_write_data~27_combout\,
	datac => \M2_unit|MM_unit_CT|product_out[2][14]~regout\,
	datad => \M2_unit|MM_unit_CT|product_out[3][14]~regout\,
	combout => \M2_unit|MM_unit_CT|P_write_data~28_combout\);

-- Location: LCFF_X34_Y17_N19
\M2_unit|MM_unit_CT|P_write_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|P_write_data~28_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|P_write_data[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|P_write_data\(6));

-- Location: LCCOMB_X34_Y17_N12
\M2_unit|RAM1_write_data[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM1_write_data[6]~12_combout\ = (\M2_unit|MM_unit_CT|P_write_data\(6) & \M2_unit|state.S_CT~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|P_write_data\(6),
	datad => \M2_unit|state.S_CT~regout\,
	combout => \M2_unit|RAM1_write_data[6]~12_combout\);

-- Location: LCCOMB_X38_Y17_N4
\M2_unit|MM_CS_RAM1_read_data[6]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM1_read_data[6]~20_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(6),
	combout => \M2_unit|MM_CS_RAM1_read_data[6]~20_combout\);

-- Location: LCFF_X37_Y16_N29
\M2_unit|MM_unit_CS|product_out[1][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add1~28_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[1][14]~regout\);

-- Location: LCFF_X38_Y11_N29
\M2_unit|MM_unit_CS|product_out[0][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add0~28_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[0][14]~regout\);

-- Location: LCCOMB_X37_Y14_N22
\M2_unit|MM_unit_CS|P_write_data~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|P_write_data~47_combout\ = (\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ & (((\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\)))) # (!\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ & 
-- ((\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\ & ((\M2_unit|MM_unit_CS|product_out[0][14]~regout\))) # (!\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\ & (\M2_unit|MM_unit_CS|product_out[1][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|P_write_data[12]~0_combout\,
	datab => \M2_unit|MM_unit_CS|product_out[1][14]~regout\,
	datac => \M2_unit|MM_unit_CS|product_out[0][14]~regout\,
	datad => \M2_unit|MM_unit_CS|P_write_data[12]~1_combout\,
	combout => \M2_unit|MM_unit_CS|P_write_data~47_combout\);

-- Location: LCFF_X42_Y12_N29
\M2_unit|MM_unit_CS|product_out[2][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add2~28_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[2][14]~regout\);

-- Location: LCFF_X41_Y16_N29
\M2_unit|MM_unit_CS|product_out[3][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add3~28_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[3][14]~regout\);

-- Location: LCCOMB_X37_Y14_N18
\M2_unit|MM_unit_CS|P_write_data~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|P_write_data~48_combout\ = (\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ & ((\M2_unit|MM_unit_CS|P_write_data~47_combout\ & (\M2_unit|MM_unit_CS|product_out[2][14]~regout\)) # (!\M2_unit|MM_unit_CS|P_write_data~47_combout\ & 
-- ((\M2_unit|MM_unit_CS|product_out[3][14]~regout\))))) # (!\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ & (\M2_unit|MM_unit_CS|P_write_data~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|P_write_data[12]~0_combout\,
	datab => \M2_unit|MM_unit_CS|P_write_data~47_combout\,
	datac => \M2_unit|MM_unit_CS|product_out[2][14]~regout\,
	datad => \M2_unit|MM_unit_CS|product_out[3][14]~regout\,
	combout => \M2_unit|MM_unit_CS|P_write_data~48_combout\);

-- Location: LCFF_X37_Y14_N19
\M2_unit|MM_unit_CS|P_write_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|P_write_data~48_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|P_write_data[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|P_write_data\(6));

-- Location: LCCOMB_X37_Y14_N12
\M2_unit|RAM0_write_data[0][6]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM0_write_data[0][6]~36_combout\ = (\M2_unit|MM_unit_CS|P_write_data\(6) & \M2_unit|state.S_CS~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|P_write_data\(6),
	datad => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|RAM0_write_data[0][6]~36_combout\);

-- Location: LCCOMB_X40_Y14_N16
\M2_unit|MM_CT_RAM0_read_data[5]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM0_read_data[5]~19_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(5),
	combout => \M2_unit|MM_CT_RAM0_read_data[5]~19_combout\);

-- Location: LCCOMB_X41_Y20_N8
\M2_unit|MM_unit_CT|product~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~13_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(13))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add3~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(13),
	datac => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CT|Add3~26_combout\,
	combout => \M2_unit|MM_unit_CT|product~13_combout\);

-- Location: LCFF_X41_Y20_N9
\M2_unit|MM_unit_CT|product[3][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~13_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[3][13]~regout\);

-- Location: LCFF_X40_Y20_N27
\M2_unit|MM_unit_CT|product_out[3][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add3~26_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[3][13]~regout\);

-- Location: LCCOMB_X35_Y17_N30
\M2_unit|MM_unit_CT|P_write_data~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|P_write_data~25_combout\ = (\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\ & (((\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\) # (\M2_unit|MM_unit_CT|product_out[3][13]~regout\)))) # (!\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\ 
-- & (\M2_unit|MM_unit_CT|product_out[1][13]~regout\ & (!\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product_out[1][13]~regout\,
	datab => \M2_unit|MM_unit_CT|P_write_data[16]~0_combout\,
	datac => \M2_unit|MM_unit_CT|P_write_data[16]~1_combout\,
	datad => \M2_unit|MM_unit_CT|product_out[3][13]~regout\,
	combout => \M2_unit|MM_unit_CT|P_write_data~25_combout\);

-- Location: LCFF_X43_Y18_N27
\M2_unit|MM_unit_CT|product_out[2][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add2~26_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[2][13]~regout\);

-- Location: LCCOMB_X35_Y17_N12
\M2_unit|MM_unit_CT|P_write_data~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|P_write_data~26_combout\ = (\M2_unit|MM_unit_CT|P_write_data~25_combout\ & (((\M2_unit|MM_unit_CT|product_out[2][13]~regout\) # (!\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\)))) # (!\M2_unit|MM_unit_CT|P_write_data~25_combout\ & 
-- (\M2_unit|MM_unit_CT|product_out[0][13]~regout\ & (\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product_out[0][13]~regout\,
	datab => \M2_unit|MM_unit_CT|P_write_data~25_combout\,
	datac => \M2_unit|MM_unit_CT|P_write_data[16]~1_combout\,
	datad => \M2_unit|MM_unit_CT|product_out[2][13]~regout\,
	combout => \M2_unit|MM_unit_CT|P_write_data~26_combout\);

-- Location: LCFF_X35_Y17_N13
\M2_unit|MM_unit_CT|P_write_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|P_write_data~26_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|P_write_data[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|P_write_data\(5));

-- Location: LCCOMB_X34_Y17_N0
\M2_unit|RAM1_write_data[5]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM1_write_data[5]~11_combout\ = (\M2_unit|MM_unit_CT|P_write_data\(5) & \M2_unit|state.S_CT~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|MM_unit_CT|P_write_data\(5),
	datad => \M2_unit|state.S_CT~regout\,
	combout => \M2_unit|RAM1_write_data[5]~11_combout\);

-- Location: LCCOMB_X38_Y17_N18
\M2_unit|MM_CS_RAM1_read_data[5]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM1_read_data[5]~19_combout\ = (\M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(5) & \M2_unit|state.S_CS~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(5),
	datad => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|MM_CS_RAM1_read_data[5]~19_combout\);

-- Location: LCFF_X42_Y12_N27
\M2_unit|MM_unit_CS|product_out[2][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add2~26_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[2][13]~regout\);

-- Location: LCFF_X38_Y11_N27
\M2_unit|MM_unit_CS|product_out[0][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add0~26_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[0][13]~regout\);

-- Location: LCFF_X37_Y16_N27
\M2_unit|MM_unit_CS|product_out[1][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add1~26_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[1][13]~regout\);

-- Location: LCFF_X41_Y16_N27
\M2_unit|MM_unit_CS|product_out[3][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add3~26_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[3][13]~regout\);

-- Location: LCCOMB_X37_Y12_N12
\M2_unit|MM_unit_CS|P_write_data~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|P_write_data~45_combout\ = (\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\ & (\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\)) # (!\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\ & ((\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ & 
-- ((\M2_unit|MM_unit_CS|product_out[3][13]~regout\))) # (!\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ & (\M2_unit|MM_unit_CS|product_out[1][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|P_write_data[12]~1_combout\,
	datab => \M2_unit|MM_unit_CS|P_write_data[12]~0_combout\,
	datac => \M2_unit|MM_unit_CS|product_out[1][13]~regout\,
	datad => \M2_unit|MM_unit_CS|product_out[3][13]~regout\,
	combout => \M2_unit|MM_unit_CS|P_write_data~45_combout\);

-- Location: LCCOMB_X37_Y12_N18
\M2_unit|MM_unit_CS|P_write_data~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|P_write_data~46_combout\ = (\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\ & ((\M2_unit|MM_unit_CS|P_write_data~45_combout\ & (\M2_unit|MM_unit_CS|product_out[2][13]~regout\)) # (!\M2_unit|MM_unit_CS|P_write_data~45_combout\ & 
-- ((\M2_unit|MM_unit_CS|product_out[0][13]~regout\))))) # (!\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\ & (((\M2_unit|MM_unit_CS|P_write_data~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|P_write_data[12]~1_combout\,
	datab => \M2_unit|MM_unit_CS|product_out[2][13]~regout\,
	datac => \M2_unit|MM_unit_CS|product_out[0][13]~regout\,
	datad => \M2_unit|MM_unit_CS|P_write_data~45_combout\,
	combout => \M2_unit|MM_unit_CS|P_write_data~46_combout\);

-- Location: LCFF_X37_Y12_N19
\M2_unit|MM_unit_CS|P_write_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|P_write_data~46_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|P_write_data[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|P_write_data\(5));

-- Location: LCCOMB_X37_Y12_N28
\M2_unit|RAM0_write_data[0][5]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM0_write_data[0][5]~34_combout\ = (\M2_unit|MM_unit_CS|P_write_data\(5) & \M2_unit|state.S_CS~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|P_write_data\(5),
	datad => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|RAM0_write_data[0][5]~34_combout\);

-- Location: LCCOMB_X40_Y14_N30
\M2_unit|MM_CT_RAM0_read_data[4]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM0_read_data[4]~18_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(4),
	combout => \M2_unit|MM_CT_RAM0_read_data[4]~18_combout\);

-- Location: LCCOMB_X40_Y20_N2
\M2_unit|MM_unit_CT|Add3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add3~2_combout\ = (\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(1) & ((\M2_unit|MM_unit_CT|product[3][1]~regout\ & (\M2_unit|MM_unit_CT|Add3~1\ & VCC)) # (!\M2_unit|MM_unit_CT|product[3][1]~regout\ & 
-- (!\M2_unit|MM_unit_CT|Add3~1\)))) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(1) & ((\M2_unit|MM_unit_CT|product[3][1]~regout\ & (!\M2_unit|MM_unit_CT|Add3~1\)) # (!\M2_unit|MM_unit_CT|product[3][1]~regout\ & ((\M2_unit|MM_unit_CT|Add3~1\) # 
-- (GND)))))
-- \M2_unit|MM_unit_CT|Add3~3\ = CARRY((\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(1) & (!\M2_unit|MM_unit_CT|product[3][1]~regout\ & !\M2_unit|MM_unit_CT|Add3~1\)) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(1) & ((!\M2_unit|MM_unit_CT|Add3~1\) 
-- # (!\M2_unit|MM_unit_CT|product[3][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(1),
	datab => \M2_unit|MM_unit_CT|product[3][1]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add3~1\,
	combout => \M2_unit|MM_unit_CT|Add3~2_combout\,
	cout => \M2_unit|MM_unit_CT|Add3~3\);

-- Location: LCCOMB_X41_Y20_N0
\M2_unit|MM_unit_CT|product~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~25_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(1))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(1),
	datac => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CT|Add3~2_combout\,
	combout => \M2_unit|MM_unit_CT|product~25_combout\);

-- Location: LCFF_X41_Y20_N1
\M2_unit|MM_unit_CT|product[3][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~25_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[3][1]~regout\);

-- Location: LCCOMB_X40_Y20_N4
\M2_unit|MM_unit_CT|Add3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add3~4_combout\ = ((\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(2) $ (\M2_unit|MM_unit_CT|product[3][2]~regout\ $ (!\M2_unit|MM_unit_CT|Add3~3\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add3~5\ = CARRY((\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(2) & ((\M2_unit|MM_unit_CT|product[3][2]~regout\) # (!\M2_unit|MM_unit_CT|Add3~3\))) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(2) & 
-- (\M2_unit|MM_unit_CT|product[3][2]~regout\ & !\M2_unit|MM_unit_CT|Add3~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(2),
	datab => \M2_unit|MM_unit_CT|product[3][2]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add3~3\,
	combout => \M2_unit|MM_unit_CT|Add3~4_combout\,
	cout => \M2_unit|MM_unit_CT|Add3~5\);

-- Location: LCCOMB_X41_Y20_N30
\M2_unit|MM_unit_CT|product~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~24_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(2))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Add3~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datab => \M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(2),
	datac => \M2_unit|MM_unit_CT|Add3~4_combout\,
	combout => \M2_unit|MM_unit_CT|product~24_combout\);

-- Location: LCFF_X41_Y20_N31
\M2_unit|MM_unit_CT|product[3][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~24_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[3][2]~regout\);

-- Location: LCCOMB_X40_Y20_N16
\M2_unit|MM_unit_CT|Add3~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add3~16_combout\ = ((\M2_unit|MM_unit_CT|product[3][8]~regout\ $ (\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(8) $ (!\M2_unit|MM_unit_CT|Add3~15\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add3~17\ = CARRY((\M2_unit|MM_unit_CT|product[3][8]~regout\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(8)) # (!\M2_unit|MM_unit_CT|Add3~15\))) # (!\M2_unit|MM_unit_CT|product[3][8]~regout\ & 
-- (\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(8) & !\M2_unit|MM_unit_CT|Add3~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[3][8]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(8),
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add3~15\,
	combout => \M2_unit|MM_unit_CT|Add3~16_combout\,
	cout => \M2_unit|MM_unit_CT|Add3~17\);

-- Location: LCCOMB_X40_Y20_N18
\M2_unit|MM_unit_CT|Add3~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add3~18_combout\ = (\M2_unit|MM_unit_CT|product[3][9]~regout\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(9) & (\M2_unit|MM_unit_CT|Add3~17\ & VCC)) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(9) & 
-- (!\M2_unit|MM_unit_CT|Add3~17\)))) # (!\M2_unit|MM_unit_CT|product[3][9]~regout\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(9) & (!\M2_unit|MM_unit_CT|Add3~17\)) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(9) & 
-- ((\M2_unit|MM_unit_CT|Add3~17\) # (GND)))))
-- \M2_unit|MM_unit_CT|Add3~19\ = CARRY((\M2_unit|MM_unit_CT|product[3][9]~regout\ & (!\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(9) & !\M2_unit|MM_unit_CT|Add3~17\)) # (!\M2_unit|MM_unit_CT|product[3][9]~regout\ & ((!\M2_unit|MM_unit_CT|Add3~17\) # 
-- (!\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[3][9]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(9),
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add3~17\,
	combout => \M2_unit|MM_unit_CT|Add3~18_combout\,
	cout => \M2_unit|MM_unit_CT|Add3~19\);

-- Location: LCCOMB_X40_Y20_N20
\M2_unit|MM_unit_CT|Add3~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add3~20_combout\ = ((\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(10) $ (\M2_unit|MM_unit_CT|product[3][10]~regout\ $ (!\M2_unit|MM_unit_CT|Add3~19\)))) # (GND)
-- \M2_unit|MM_unit_CT|Add3~21\ = CARRY((\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(10) & ((\M2_unit|MM_unit_CT|product[3][10]~regout\) # (!\M2_unit|MM_unit_CT|Add3~19\))) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(10) & 
-- (\M2_unit|MM_unit_CT|product[3][10]~regout\ & !\M2_unit|MM_unit_CT|Add3~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(10),
	datab => \M2_unit|MM_unit_CT|product[3][10]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add3~19\,
	combout => \M2_unit|MM_unit_CT|Add3~20_combout\,
	cout => \M2_unit|MM_unit_CT|Add3~21\);

-- Location: LCCOMB_X40_Y20_N22
\M2_unit|MM_unit_CT|Add3~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|Add3~22_combout\ = (\M2_unit|MM_unit_CT|product[3][11]~regout\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(11) & (\M2_unit|MM_unit_CT|Add3~21\ & VCC)) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(11) & 
-- (!\M2_unit|MM_unit_CT|Add3~21\)))) # (!\M2_unit|MM_unit_CT|product[3][11]~regout\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(11) & (!\M2_unit|MM_unit_CT|Add3~21\)) # (!\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(11) & 
-- ((\M2_unit|MM_unit_CT|Add3~21\) # (GND)))))
-- \M2_unit|MM_unit_CT|Add3~23\ = CARRY((\M2_unit|MM_unit_CT|product[3][11]~regout\ & (!\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(11) & !\M2_unit|MM_unit_CT|Add3~21\)) # (!\M2_unit|MM_unit_CT|product[3][11]~regout\ & ((!\M2_unit|MM_unit_CT|Add3~21\) # 
-- (!\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product[3][11]~regout\,
	datab => \M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(11),
	datad => VCC,
	cin => \M2_unit|MM_unit_CT|Add3~21\,
	combout => \M2_unit|MM_unit_CT|Add3~22_combout\,
	cout => \M2_unit|MM_unit_CT|Add3~23\);

-- Location: LCFF_X40_Y20_N25
\M2_unit|MM_unit_CT|product_out[3][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add3~24_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[3][12]~regout\);

-- Location: LCFF_X41_Y13_N25
\M2_unit|MM_unit_CT|product_out[1][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add1~24_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[1][12]~regout\);

-- Location: LCFF_X37_Y18_N25
\M2_unit|MM_unit_CT|product_out[0][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add0~24_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[0][12]~regout\);

-- Location: LCCOMB_X41_Y18_N28
\M2_unit|MM_unit_CT|P_write_data~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|P_write_data~23_combout\ = (\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ & (((\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\) # (\M2_unit|MM_unit_CT|product_out[0][12]~regout\)))) # (!\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ 
-- & (\M2_unit|MM_unit_CT|product_out[1][12]~regout\ & (!\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|P_write_data[16]~1_combout\,
	datab => \M2_unit|MM_unit_CT|product_out[1][12]~regout\,
	datac => \M2_unit|MM_unit_CT|P_write_data[16]~0_combout\,
	datad => \M2_unit|MM_unit_CT|product_out[0][12]~regout\,
	combout => \M2_unit|MM_unit_CT|P_write_data~23_combout\);

-- Location: LCCOMB_X41_Y18_N8
\M2_unit|MM_unit_CT|P_write_data~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|P_write_data~24_combout\ = (\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\ & ((\M2_unit|MM_unit_CT|P_write_data~23_combout\ & (\M2_unit|MM_unit_CT|product_out[2][12]~regout\)) # (!\M2_unit|MM_unit_CT|P_write_data~23_combout\ & 
-- ((\M2_unit|MM_unit_CT|product_out[3][12]~regout\))))) # (!\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\ & (((\M2_unit|MM_unit_CT|P_write_data~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|product_out[2][12]~regout\,
	datab => \M2_unit|MM_unit_CT|P_write_data[16]~0_combout\,
	datac => \M2_unit|MM_unit_CT|product_out[3][12]~regout\,
	datad => \M2_unit|MM_unit_CT|P_write_data~23_combout\,
	combout => \M2_unit|MM_unit_CT|P_write_data~24_combout\);

-- Location: LCFF_X41_Y18_N9
\M2_unit|MM_unit_CT|P_write_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|P_write_data~24_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|P_write_data[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|P_write_data\(4));

-- Location: LCCOMB_X41_Y18_N18
\M2_unit|RAM1_write_data[4]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM1_write_data[4]~10_combout\ = (\M2_unit|MM_unit_CT|P_write_data\(4) & \M2_unit|state.S_CT~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|MM_unit_CT|P_write_data\(4),
	datad => \M2_unit|state.S_CT~regout\,
	combout => \M2_unit|RAM1_write_data[4]~10_combout\);

-- Location: LCCOMB_X38_Y17_N8
\M2_unit|MM_CS_RAM1_read_data[4]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM1_read_data[4]~18_combout\ = (\M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(4) & \M2_unit|state.S_CS~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(4),
	datad => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|MM_CS_RAM1_read_data[4]~18_combout\);

-- Location: LCCOMB_X43_Y12_N18
\M2_unit|MM_unit_CS|product~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~87_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(12))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add2~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(12),
	datac => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CS|Add2~24_combout\,
	combout => \M2_unit|MM_unit_CS|product~87_combout\);

-- Location: LCFF_X43_Y12_N19
\M2_unit|MM_unit_CS|product[2][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~87_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[2][12]~regout\);

-- Location: LCFF_X42_Y12_N25
\M2_unit|MM_unit_CS|product_out[2][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add2~24_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[2][12]~regout\);

-- Location: LCFF_X38_Y11_N25
\M2_unit|MM_unit_CS|product_out[0][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add0~24_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[0][12]~regout\);

-- Location: LCFF_X37_Y16_N25
\M2_unit|MM_unit_CS|product_out[1][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add1~24_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[1][12]~regout\);

-- Location: LCCOMB_X37_Y12_N10
\M2_unit|MM_unit_CS|P_write_data~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|P_write_data~43_combout\ = (\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\ & ((\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\) # ((\M2_unit|MM_unit_CS|product_out[0][12]~regout\)))) # (!\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\ 
-- & (!\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ & ((\M2_unit|MM_unit_CS|product_out[1][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|P_write_data[12]~1_combout\,
	datab => \M2_unit|MM_unit_CS|P_write_data[12]~0_combout\,
	datac => \M2_unit|MM_unit_CS|product_out[0][12]~regout\,
	datad => \M2_unit|MM_unit_CS|product_out[1][12]~regout\,
	combout => \M2_unit|MM_unit_CS|P_write_data~43_combout\);

-- Location: LCCOMB_X37_Y12_N30
\M2_unit|MM_unit_CS|P_write_data~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|P_write_data~44_combout\ = (\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ & ((\M2_unit|MM_unit_CS|P_write_data~43_combout\ & ((\M2_unit|MM_unit_CS|product_out[2][12]~regout\))) # (!\M2_unit|MM_unit_CS|P_write_data~43_combout\ & 
-- (\M2_unit|MM_unit_CS|product_out[3][12]~regout\)))) # (!\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ & (((\M2_unit|MM_unit_CS|P_write_data~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product_out[3][12]~regout\,
	datab => \M2_unit|MM_unit_CS|P_write_data[12]~0_combout\,
	datac => \M2_unit|MM_unit_CS|product_out[2][12]~regout\,
	datad => \M2_unit|MM_unit_CS|P_write_data~43_combout\,
	combout => \M2_unit|MM_unit_CS|P_write_data~44_combout\);

-- Location: LCFF_X37_Y12_N31
\M2_unit|MM_unit_CS|P_write_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|P_write_data~44_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|P_write_data[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|P_write_data\(4));

-- Location: LCCOMB_X37_Y12_N16
\M2_unit|RAM0_write_data[0][4]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM0_write_data[0][4]~32_combout\ = (\M2_unit|MM_unit_CS|P_write_data\(4) & \M2_unit|state.S_CS~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|P_write_data\(4),
	datad => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|RAM0_write_data[0][4]~32_combout\);

-- Location: LCCOMB_X40_Y14_N4
\M2_unit|MM_CT_RAM0_read_data[3]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM0_read_data[3]~17_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|state.S_CT~regout\,
	datac => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(3),
	combout => \M2_unit|MM_CT_RAM0_read_data[3]~17_combout\);

-- Location: LCFF_X40_Y20_N23
\M2_unit|MM_unit_CT|product_out[3][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add3~22_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[3][11]~regout\);

-- Location: LCFF_X41_Y13_N23
\M2_unit|MM_unit_CT|product_out[1][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add1~22_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[1][11]~regout\);

-- Location: LCCOMB_X41_Y18_N26
\M2_unit|MM_unit_CT|P_write_data~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|P_write_data~21_combout\ = (\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ & (\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\)) # (!\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ & ((\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\ & 
-- (\M2_unit|MM_unit_CT|product_out[3][11]~regout\)) # (!\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\ & ((\M2_unit|MM_unit_CT|product_out[1][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|P_write_data[16]~1_combout\,
	datab => \M2_unit|MM_unit_CT|P_write_data[16]~0_combout\,
	datac => \M2_unit|MM_unit_CT|product_out[3][11]~regout\,
	datad => \M2_unit|MM_unit_CT|product_out[1][11]~regout\,
	combout => \M2_unit|MM_unit_CT|P_write_data~21_combout\);

-- Location: LCFF_X43_Y18_N23
\M2_unit|MM_unit_CT|product_out[2][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add2~22_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[2][11]~regout\);

-- Location: LCFF_X37_Y18_N23
\M2_unit|MM_unit_CT|product_out[0][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add0~22_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[0][11]~regout\);

-- Location: LCCOMB_X41_Y18_N12
\M2_unit|MM_unit_CT|P_write_data~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|P_write_data~22_combout\ = (\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ & ((\M2_unit|MM_unit_CT|P_write_data~21_combout\ & (\M2_unit|MM_unit_CT|product_out[2][11]~regout\)) # (!\M2_unit|MM_unit_CT|P_write_data~21_combout\ & 
-- ((\M2_unit|MM_unit_CT|product_out[0][11]~regout\))))) # (!\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ & (\M2_unit|MM_unit_CT|P_write_data~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|P_write_data[16]~1_combout\,
	datab => \M2_unit|MM_unit_CT|P_write_data~21_combout\,
	datac => \M2_unit|MM_unit_CT|product_out[2][11]~regout\,
	datad => \M2_unit|MM_unit_CT|product_out[0][11]~regout\,
	combout => \M2_unit|MM_unit_CT|P_write_data~22_combout\);

-- Location: LCFF_X41_Y18_N13
\M2_unit|MM_unit_CT|P_write_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|P_write_data~22_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|P_write_data[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|P_write_data\(3));

-- Location: LCCOMB_X41_Y18_N6
\M2_unit|RAM1_write_data[3]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM1_write_data[3]~9_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|MM_unit_CT|P_write_data\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|MM_unit_CT|P_write_data\(3),
	combout => \M2_unit|RAM1_write_data[3]~9_combout\);

-- Location: LCCOMB_X38_Y17_N6
\M2_unit|MM_CS_RAM1_read_data[3]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM1_read_data[3]~17_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(3),
	combout => \M2_unit|MM_CS_RAM1_read_data[3]~17_combout\);

-- Location: LCFF_X38_Y11_N23
\M2_unit|MM_unit_CS|product_out[0][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add0~22_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[0][11]~regout\);

-- Location: LCFF_X37_Y16_N23
\M2_unit|MM_unit_CS|product_out[1][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add1~22_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[1][11]~regout\);

-- Location: LCCOMB_X40_Y11_N28
\M2_unit|MM_unit_CS|P_write_data~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|P_write_data~41_combout\ = (\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\ & (((\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\)))) # (!\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\ & 
-- ((\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ & (\M2_unit|MM_unit_CS|product_out[3][11]~regout\)) # (!\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ & ((\M2_unit|MM_unit_CS|product_out[1][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product_out[3][11]~regout\,
	datab => \M2_unit|MM_unit_CS|P_write_data[12]~1_combout\,
	datac => \M2_unit|MM_unit_CS|product_out[1][11]~regout\,
	datad => \M2_unit|MM_unit_CS|P_write_data[12]~0_combout\,
	combout => \M2_unit|MM_unit_CS|P_write_data~41_combout\);

-- Location: LCCOMB_X40_Y11_N22
\M2_unit|MM_unit_CS|P_write_data~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|P_write_data~42_combout\ = (\M2_unit|MM_unit_CS|P_write_data~41_combout\ & ((\M2_unit|MM_unit_CS|product_out[2][11]~regout\) # ((!\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\)))) # (!\M2_unit|MM_unit_CS|P_write_data~41_combout\ & 
-- (((\M2_unit|MM_unit_CS|product_out[0][11]~regout\ & \M2_unit|MM_unit_CS|P_write_data[12]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product_out[2][11]~regout\,
	datab => \M2_unit|MM_unit_CS|product_out[0][11]~regout\,
	datac => \M2_unit|MM_unit_CS|P_write_data~41_combout\,
	datad => \M2_unit|MM_unit_CS|P_write_data[12]~1_combout\,
	combout => \M2_unit|MM_unit_CS|P_write_data~42_combout\);

-- Location: LCFF_X40_Y11_N23
\M2_unit|MM_unit_CS|P_write_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|P_write_data~42_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|P_write_data[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|P_write_data\(3));

-- Location: LCCOMB_X40_Y11_N16
\M2_unit|RAM0_write_data[0][3]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM0_write_data[0][3]~30_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|MM_unit_CS|P_write_data\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|MM_unit_CS|P_write_data\(3),
	combout => \M2_unit|RAM0_write_data[0][3]~30_combout\);

-- Location: LCCOMB_X40_Y14_N8
\M2_unit|MM_CT_RAM0_read_data[1]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM0_read_data[1]~15_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(1),
	combout => \M2_unit|MM_CT_RAM0_read_data[1]~15_combout\);

-- Location: LCCOMB_X41_Y20_N6
\M2_unit|MM_unit_CT|product~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|product~16_combout\ = (\M2_unit|MM_unit_CT|Equal0~0_combout\ & ((\M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(10)))) # (!\M2_unit|MM_unit_CT|Equal0~0_combout\ & (\M2_unit|MM_unit_CT|Add3~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CT|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CT|Add3~20_combout\,
	datad => \M2_unit|MM_unit_CT|Mult3|auto_generated|w302w\(10),
	combout => \M2_unit|MM_unit_CT|product~16_combout\);

-- Location: LCFF_X41_Y20_N7
\M2_unit|MM_unit_CT|product[3][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|product~16_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product[3][10]~regout\);

-- Location: LCFF_X40_Y20_N21
\M2_unit|MM_unit_CT|product_out[3][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add3~20_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[3][10]~regout\);

-- Location: LCFF_X43_Y18_N21
\M2_unit|MM_unit_CT|product_out[2][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add2~20_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[2][10]~regout\);

-- Location: LCCOMB_X41_Y18_N0
\M2_unit|MM_unit_CT|P_write_data~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|P_write_data~20_combout\ = (\M2_unit|MM_unit_CT|P_write_data~19_combout\ & (((\M2_unit|MM_unit_CT|product_out[2][10]~regout\) # (!\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\)))) # (!\M2_unit|MM_unit_CT|P_write_data~19_combout\ & 
-- (\M2_unit|MM_unit_CT|product_out[3][10]~regout\ & ((\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|P_write_data~19_combout\,
	datab => \M2_unit|MM_unit_CT|product_out[3][10]~regout\,
	datac => \M2_unit|MM_unit_CT|product_out[2][10]~regout\,
	datad => \M2_unit|MM_unit_CT|P_write_data[16]~0_combout\,
	combout => \M2_unit|MM_unit_CT|P_write_data~20_combout\);

-- Location: LCFF_X41_Y18_N1
\M2_unit|MM_unit_CT|P_write_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|P_write_data~20_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|P_write_data[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|P_write_data\(2));

-- Location: LCCOMB_X41_Y18_N10
\M2_unit|RAM1_write_data[2]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM1_write_data[2]~8_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|MM_unit_CT|P_write_data\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|MM_unit_CT|P_write_data\(2),
	combout => \M2_unit|RAM1_write_data[2]~8_combout\);

-- Location: LCCOMB_X38_Y17_N20
\M2_unit|MM_CS_RAM1_read_data[2]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM1_read_data[2]~16_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(2),
	combout => \M2_unit|MM_CS_RAM1_read_data[2]~16_combout\);

-- Location: LCCOMB_X42_Y12_N2
\M2_unit|MM_unit_CS|Add2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add2~2_combout\ = (\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(1) & ((\M2_unit|MM_unit_CS|product[2][1]~regout\ & (\M2_unit|MM_unit_CS|Add2~1\ & VCC)) # (!\M2_unit|MM_unit_CS|product[2][1]~regout\ & 
-- (!\M2_unit|MM_unit_CS|Add2~1\)))) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(1) & ((\M2_unit|MM_unit_CS|product[2][1]~regout\ & (!\M2_unit|MM_unit_CS|Add2~1\)) # (!\M2_unit|MM_unit_CS|product[2][1]~regout\ & ((\M2_unit|MM_unit_CS|Add2~1\) # 
-- (GND)))))
-- \M2_unit|MM_unit_CS|Add2~3\ = CARRY((\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(1) & (!\M2_unit|MM_unit_CS|product[2][1]~regout\ & !\M2_unit|MM_unit_CS|Add2~1\)) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(1) & ((!\M2_unit|MM_unit_CS|Add2~1\) 
-- # (!\M2_unit|MM_unit_CS|product[2][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(1),
	datab => \M2_unit|MM_unit_CS|product[2][1]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add2~1\,
	combout => \M2_unit|MM_unit_CS|Add2~2_combout\,
	cout => \M2_unit|MM_unit_CS|Add2~3\);

-- Location: LCCOMB_X41_Y14_N22
\M2_unit|MM_unit_CS|product~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~98_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(1))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(1),
	datac => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CS|Add2~2_combout\,
	combout => \M2_unit|MM_unit_CS|product~98_combout\);

-- Location: LCFF_X41_Y14_N23
\M2_unit|MM_unit_CS|product[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~98_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[2][1]~regout\);

-- Location: LCCOMB_X42_Y12_N4
\M2_unit|MM_unit_CS|Add2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add2~4_combout\ = ((\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(2) $ (\M2_unit|MM_unit_CS|product[2][2]~regout\ $ (!\M2_unit|MM_unit_CS|Add2~3\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add2~5\ = CARRY((\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(2) & ((\M2_unit|MM_unit_CS|product[2][2]~regout\) # (!\M2_unit|MM_unit_CS|Add2~3\))) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(2) & 
-- (\M2_unit|MM_unit_CS|product[2][2]~regout\ & !\M2_unit|MM_unit_CS|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(2),
	datab => \M2_unit|MM_unit_CS|product[2][2]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add2~3\,
	combout => \M2_unit|MM_unit_CS|Add2~4_combout\,
	cout => \M2_unit|MM_unit_CS|Add2~5\);

-- Location: LCCOMB_X41_Y14_N4
\M2_unit|MM_unit_CS|product~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~97_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(2))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datab => \M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(2),
	datad => \M2_unit|MM_unit_CS|Add2~4_combout\,
	combout => \M2_unit|MM_unit_CS|product~97_combout\);

-- Location: LCFF_X41_Y14_N5
\M2_unit|MM_unit_CS|product[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~97_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[2][2]~regout\);

-- Location: LCCOMB_X42_Y12_N6
\M2_unit|MM_unit_CS|Add2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add2~6_combout\ = (\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(3) & ((\M2_unit|MM_unit_CS|product[2][3]~regout\ & (\M2_unit|MM_unit_CS|Add2~5\ & VCC)) # (!\M2_unit|MM_unit_CS|product[2][3]~regout\ & 
-- (!\M2_unit|MM_unit_CS|Add2~5\)))) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(3) & ((\M2_unit|MM_unit_CS|product[2][3]~regout\ & (!\M2_unit|MM_unit_CS|Add2~5\)) # (!\M2_unit|MM_unit_CS|product[2][3]~regout\ & ((\M2_unit|MM_unit_CS|Add2~5\) # 
-- (GND)))))
-- \M2_unit|MM_unit_CS|Add2~7\ = CARRY((\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(3) & (!\M2_unit|MM_unit_CS|product[2][3]~regout\ & !\M2_unit|MM_unit_CS|Add2~5\)) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(3) & ((!\M2_unit|MM_unit_CS|Add2~5\) 
-- # (!\M2_unit|MM_unit_CS|product[2][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(3),
	datab => \M2_unit|MM_unit_CS|product[2][3]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add2~5\,
	combout => \M2_unit|MM_unit_CS|Add2~6_combout\,
	cout => \M2_unit|MM_unit_CS|Add2~7\);

-- Location: LCCOMB_X41_Y14_N26
\M2_unit|MM_unit_CS|product~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~96_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(3))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(3),
	datac => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CS|Add2~6_combout\,
	combout => \M2_unit|MM_unit_CS|product~96_combout\);

-- Location: LCFF_X41_Y14_N27
\M2_unit|MM_unit_CS|product[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~96_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[2][3]~regout\);

-- Location: LCCOMB_X42_Y12_N8
\M2_unit|MM_unit_CS|Add2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add2~8_combout\ = ((\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(4) $ (\M2_unit|MM_unit_CS|product[2][4]~regout\ $ (!\M2_unit|MM_unit_CS|Add2~7\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add2~9\ = CARRY((\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(4) & ((\M2_unit|MM_unit_CS|product[2][4]~regout\) # (!\M2_unit|MM_unit_CS|Add2~7\))) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(4) & 
-- (\M2_unit|MM_unit_CS|product[2][4]~regout\ & !\M2_unit|MM_unit_CS|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(4),
	datab => \M2_unit|MM_unit_CS|product[2][4]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add2~7\,
	combout => \M2_unit|MM_unit_CS|Add2~8_combout\,
	cout => \M2_unit|MM_unit_CS|Add2~9\);

-- Location: LCCOMB_X41_Y14_N24
\M2_unit|MM_unit_CS|product~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~95_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(4))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add2~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(4),
	datac => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CS|Add2~8_combout\,
	combout => \M2_unit|MM_unit_CS|product~95_combout\);

-- Location: LCFF_X41_Y14_N25
\M2_unit|MM_unit_CS|product[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~95_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[2][4]~regout\);

-- Location: LCCOMB_X42_Y12_N10
\M2_unit|MM_unit_CS|Add2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add2~10_combout\ = (\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(5) & ((\M2_unit|MM_unit_CS|product[2][5]~regout\ & (\M2_unit|MM_unit_CS|Add2~9\ & VCC)) # (!\M2_unit|MM_unit_CS|product[2][5]~regout\ & 
-- (!\M2_unit|MM_unit_CS|Add2~9\)))) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(5) & ((\M2_unit|MM_unit_CS|product[2][5]~regout\ & (!\M2_unit|MM_unit_CS|Add2~9\)) # (!\M2_unit|MM_unit_CS|product[2][5]~regout\ & ((\M2_unit|MM_unit_CS|Add2~9\) # 
-- (GND)))))
-- \M2_unit|MM_unit_CS|Add2~11\ = CARRY((\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(5) & (!\M2_unit|MM_unit_CS|product[2][5]~regout\ & !\M2_unit|MM_unit_CS|Add2~9\)) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(5) & 
-- ((!\M2_unit|MM_unit_CS|Add2~9\) # (!\M2_unit|MM_unit_CS|product[2][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(5),
	datab => \M2_unit|MM_unit_CS|product[2][5]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add2~9\,
	combout => \M2_unit|MM_unit_CS|Add2~10_combout\,
	cout => \M2_unit|MM_unit_CS|Add2~11\);

-- Location: LCCOMB_X41_Y14_N14
\M2_unit|MM_unit_CS|product~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~94_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(5))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add2~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(5),
	datad => \M2_unit|MM_unit_CS|Add2~10_combout\,
	combout => \M2_unit|MM_unit_CS|product~94_combout\);

-- Location: LCFF_X41_Y14_N15
\M2_unit|MM_unit_CS|product[2][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~94_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[2][5]~regout\);

-- Location: LCCOMB_X42_Y12_N12
\M2_unit|MM_unit_CS|Add2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add2~12_combout\ = ((\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(6) $ (\M2_unit|MM_unit_CS|product[2][6]~regout\ $ (!\M2_unit|MM_unit_CS|Add2~11\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add2~13\ = CARRY((\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(6) & ((\M2_unit|MM_unit_CS|product[2][6]~regout\) # (!\M2_unit|MM_unit_CS|Add2~11\))) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(6) & 
-- (\M2_unit|MM_unit_CS|product[2][6]~regout\ & !\M2_unit|MM_unit_CS|Add2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(6),
	datab => \M2_unit|MM_unit_CS|product[2][6]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add2~11\,
	combout => \M2_unit|MM_unit_CS|Add2~12_combout\,
	cout => \M2_unit|MM_unit_CS|Add2~13\);

-- Location: LCCOMB_X41_Y14_N12
\M2_unit|MM_unit_CS|product~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~93_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(6)))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add2~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Add2~12_combout\,
	datad => \M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(6),
	combout => \M2_unit|MM_unit_CS|product~93_combout\);

-- Location: LCFF_X41_Y14_N13
\M2_unit|MM_unit_CS|product[2][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~93_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[2][6]~regout\);

-- Location: LCCOMB_X42_Y12_N16
\M2_unit|MM_unit_CS|Add2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add2~16_combout\ = ((\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(8) $ (\M2_unit|MM_unit_CS|product[2][8]~regout\ $ (!\M2_unit|MM_unit_CS|Add2~15\)))) # (GND)
-- \M2_unit|MM_unit_CS|Add2~17\ = CARRY((\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(8) & ((\M2_unit|MM_unit_CS|product[2][8]~regout\) # (!\M2_unit|MM_unit_CS|Add2~15\))) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(8) & 
-- (\M2_unit|MM_unit_CS|product[2][8]~regout\ & !\M2_unit|MM_unit_CS|Add2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(8),
	datab => \M2_unit|MM_unit_CS|product[2][8]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add2~15\,
	combout => \M2_unit|MM_unit_CS|Add2~16_combout\,
	cout => \M2_unit|MM_unit_CS|Add2~17\);

-- Location: LCCOMB_X41_Y14_N16
\M2_unit|MM_unit_CS|product~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~91_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(8))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add2~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datab => \M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(8),
	datac => \M2_unit|MM_unit_CS|Add2~16_combout\,
	combout => \M2_unit|MM_unit_CS|product~91_combout\);

-- Location: LCFF_X41_Y14_N17
\M2_unit|MM_unit_CS|product[2][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~91_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[2][8]~regout\);

-- Location: LCCOMB_X42_Y12_N18
\M2_unit|MM_unit_CS|Add2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|Add2~18_combout\ = (\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(9) & ((\M2_unit|MM_unit_CS|product[2][9]~regout\ & (\M2_unit|MM_unit_CS|Add2~17\ & VCC)) # (!\M2_unit|MM_unit_CS|product[2][9]~regout\ & 
-- (!\M2_unit|MM_unit_CS|Add2~17\)))) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(9) & ((\M2_unit|MM_unit_CS|product[2][9]~regout\ & (!\M2_unit|MM_unit_CS|Add2~17\)) # (!\M2_unit|MM_unit_CS|product[2][9]~regout\ & ((\M2_unit|MM_unit_CS|Add2~17\) # 
-- (GND)))))
-- \M2_unit|MM_unit_CS|Add2~19\ = CARRY((\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(9) & (!\M2_unit|MM_unit_CS|product[2][9]~regout\ & !\M2_unit|MM_unit_CS|Add2~17\)) # (!\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(9) & 
-- ((!\M2_unit|MM_unit_CS|Add2~17\) # (!\M2_unit|MM_unit_CS|product[2][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(9),
	datab => \M2_unit|MM_unit_CS|product[2][9]~regout\,
	datad => VCC,
	cin => \M2_unit|MM_unit_CS|Add2~17\,
	combout => \M2_unit|MM_unit_CS|Add2~18_combout\,
	cout => \M2_unit|MM_unit_CS|Add2~19\);

-- Location: LCCOMB_X43_Y12_N0
\M2_unit|MM_unit_CS|product~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~90_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(9))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|Mult2|auto_generated|w302w\(9),
	datac => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datad => \M2_unit|MM_unit_CS|Add2~18_combout\,
	combout => \M2_unit|MM_unit_CS|product~90_combout\);

-- Location: LCFF_X43_Y12_N1
\M2_unit|MM_unit_CS|product[2][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~90_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[2][9]~regout\);

-- Location: LCFF_X42_Y12_N21
\M2_unit|MM_unit_CS|product_out[2][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add2~20_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[2][10]~regout\);

-- Location: LCFF_X41_Y16_N21
\M2_unit|MM_unit_CS|product_out[3][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add3~20_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[3][10]~regout\);

-- Location: LCCOMB_X37_Y12_N26
\M2_unit|MM_unit_CS|P_write_data~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|P_write_data~40_combout\ = (\M2_unit|MM_unit_CS|P_write_data~39_combout\ & (((\M2_unit|MM_unit_CS|product_out[2][10]~regout\)) # (!\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\))) # (!\M2_unit|MM_unit_CS|P_write_data~39_combout\ & 
-- (\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ & ((\M2_unit|MM_unit_CS|product_out[3][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|P_write_data~39_combout\,
	datab => \M2_unit|MM_unit_CS|P_write_data[12]~0_combout\,
	datac => \M2_unit|MM_unit_CS|product_out[2][10]~regout\,
	datad => \M2_unit|MM_unit_CS|product_out[3][10]~regout\,
	combout => \M2_unit|MM_unit_CS|P_write_data~40_combout\);

-- Location: LCFF_X37_Y12_N27
\M2_unit|MM_unit_CS|P_write_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|P_write_data~40_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|P_write_data[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|P_write_data\(2));

-- Location: LCCOMB_X37_Y12_N4
\M2_unit|RAM0_write_data[0][2]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM0_write_data[0][2]~28_combout\ = (\M2_unit|MM_unit_CS|P_write_data\(2) & \M2_unit|state.S_CS~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|P_write_data\(2),
	datad => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|RAM0_write_data[0][2]~28_combout\);

-- Location: LCCOMB_X40_Y14_N2
\M2_unit|MM_CT_RAM0_read_data[2]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM0_read_data[2]~16_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(2),
	combout => \M2_unit|MM_CT_RAM0_read_data[2]~16_combout\);

-- Location: LCFF_X37_Y18_N19
\M2_unit|MM_unit_CT|product_out[0][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add0~18_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[0][9]~regout\);

-- Location: LCFF_X41_Y13_N19
\M2_unit|MM_unit_CT|product_out[1][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add1~18_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[1][9]~regout\);

-- Location: LCFF_X40_Y20_N19
\M2_unit|MM_unit_CT|product_out[3][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add3~18_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[3][9]~regout\);

-- Location: LCCOMB_X41_Y18_N14
\M2_unit|MM_unit_CT|P_write_data~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|P_write_data~17_combout\ = (\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ & (\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\)) # (!\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ & ((\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\ & 
-- ((\M2_unit|MM_unit_CT|product_out[3][9]~regout\))) # (!\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\ & (\M2_unit|MM_unit_CT|product_out[1][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|P_write_data[16]~1_combout\,
	datab => \M2_unit|MM_unit_CT|P_write_data[16]~0_combout\,
	datac => \M2_unit|MM_unit_CT|product_out[1][9]~regout\,
	datad => \M2_unit|MM_unit_CT|product_out[3][9]~regout\,
	combout => \M2_unit|MM_unit_CT|P_write_data~17_combout\);

-- Location: LCFF_X43_Y18_N19
\M2_unit|MM_unit_CT|product_out[2][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add2~18_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[2][9]~regout\);

-- Location: LCCOMB_X41_Y18_N20
\M2_unit|MM_unit_CT|P_write_data~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|P_write_data~18_combout\ = (\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ & ((\M2_unit|MM_unit_CT|P_write_data~17_combout\ & ((\M2_unit|MM_unit_CT|product_out[2][9]~regout\))) # (!\M2_unit|MM_unit_CT|P_write_data~17_combout\ & 
-- (\M2_unit|MM_unit_CT|product_out[0][9]~regout\)))) # (!\M2_unit|MM_unit_CT|P_write_data[16]~1_combout\ & (((\M2_unit|MM_unit_CT|P_write_data~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|P_write_data[16]~1_combout\,
	datab => \M2_unit|MM_unit_CT|product_out[0][9]~regout\,
	datac => \M2_unit|MM_unit_CT|P_write_data~17_combout\,
	datad => \M2_unit|MM_unit_CT|product_out[2][9]~regout\,
	combout => \M2_unit|MM_unit_CT|P_write_data~18_combout\);

-- Location: LCFF_X41_Y18_N21
\M2_unit|MM_unit_CT|P_write_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|P_write_data~18_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|P_write_data[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|P_write_data\(1));

-- Location: LCCOMB_X41_Y18_N30
\M2_unit|RAM1_write_data[1]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM1_write_data[1]~7_combout\ = (\M2_unit|MM_unit_CT|P_write_data\(1) & \M2_unit|state.S_CT~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|MM_unit_CT|P_write_data\(1),
	datad => \M2_unit|state.S_CT~regout\,
	combout => \M2_unit|RAM1_write_data[1]~7_combout\);

-- Location: LCCOMB_X38_Y17_N10
\M2_unit|MM_CS_RAM1_read_data[1]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM1_read_data[1]~15_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(1),
	combout => \M2_unit|MM_CS_RAM1_read_data[1]~15_combout\);

-- Location: LCCOMB_X37_Y11_N28
\M2_unit|MM_unit_CS|product~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~41_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(8)))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Add0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datac => \M2_unit|MM_unit_CS|Add0~16_combout\,
	datad => \M2_unit|MM_unit_CS|Mult0|auto_generated|w302w\(8),
	combout => \M2_unit|MM_unit_CS|product~41_combout\);

-- Location: LCFF_X37_Y11_N29
\M2_unit|MM_unit_CS|product[0][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~41_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[0][8]~regout\);

-- Location: LCFF_X38_Y11_N17
\M2_unit|MM_unit_CS|product_out[0][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add0~16_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[0][8]~regout\);

-- Location: LCCOMB_X40_Y11_N2
\M2_unit|MM_unit_CS|P_write_data~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|P_write_data~35_combout\ = (\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ & (((\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\)))) # (!\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ & 
-- ((\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\ & ((\M2_unit|MM_unit_CS|product_out[0][8]~regout\))) # (!\M2_unit|MM_unit_CS|P_write_data[12]~1_combout\ & (\M2_unit|MM_unit_CS|product_out[1][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product_out[1][8]~regout\,
	datab => \M2_unit|MM_unit_CS|product_out[0][8]~regout\,
	datac => \M2_unit|MM_unit_CS|P_write_data[12]~0_combout\,
	datad => \M2_unit|MM_unit_CS|P_write_data[12]~1_combout\,
	combout => \M2_unit|MM_unit_CS|P_write_data~35_combout\);

-- Location: LCFF_X42_Y12_N17
\M2_unit|MM_unit_CS|product_out[2][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add2~16_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[2][8]~regout\);

-- Location: LCCOMB_X40_Y11_N26
\M2_unit|MM_unit_CS|P_write_data~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|P_write_data~36_combout\ = (\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ & ((\M2_unit|MM_unit_CS|P_write_data~35_combout\ & ((\M2_unit|MM_unit_CS|product_out[2][8]~regout\))) # (!\M2_unit|MM_unit_CS|P_write_data~35_combout\ & 
-- (\M2_unit|MM_unit_CS|product_out[3][8]~regout\)))) # (!\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\ & (((\M2_unit|MM_unit_CS|P_write_data~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|product_out[3][8]~regout\,
	datab => \M2_unit|MM_unit_CS|P_write_data[12]~0_combout\,
	datac => \M2_unit|MM_unit_CS|P_write_data~35_combout\,
	datad => \M2_unit|MM_unit_CS|product_out[2][8]~regout\,
	combout => \M2_unit|MM_unit_CS|P_write_data~36_combout\);

-- Location: LCFF_X40_Y11_N27
\M2_unit|MM_unit_CS|P_write_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|P_write_data~36_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|P_write_data[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|P_write_data\(0));

-- Location: LCCOMB_X40_Y11_N4
\M2_unit|RAM0_write_data[0][0]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM0_write_data[0][0]~24_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|MM_unit_CS|P_write_data\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_CS~regout\,
	datad => \M2_unit|MM_unit_CS|P_write_data\(0),
	combout => \M2_unit|RAM0_write_data[0][0]~24_combout\);

-- Location: LCCOMB_X40_Y14_N22
\M2_unit|MM_CT_RAM0_read_data[0]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CT_RAM0_read_data[0]~14_combout\ = (\M2_unit|state.S_CT~regout\ & \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_b\(0),
	combout => \M2_unit|MM_CT_RAM0_read_data[0]~14_combout\);

-- Location: LCFF_X40_Y20_N17
\M2_unit|MM_unit_CT|product_out[3][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add3~16_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[3][8]~regout\);

-- Location: LCFF_X43_Y18_N17
\M2_unit|MM_unit_CT|product_out[2][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|Add2~16_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|product_out[2][8]~regout\);

-- Location: LCCOMB_X41_Y18_N16
\M2_unit|MM_unit_CT|P_write_data~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CT|P_write_data~16_combout\ = (\M2_unit|MM_unit_CT|P_write_data~15_combout\ & (((\M2_unit|MM_unit_CT|product_out[2][8]~regout\) # (!\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\)))) # (!\M2_unit|MM_unit_CT|P_write_data~15_combout\ & 
-- (\M2_unit|MM_unit_CT|product_out[3][8]~regout\ & ((\M2_unit|MM_unit_CT|P_write_data[16]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CT|P_write_data~15_combout\,
	datab => \M2_unit|MM_unit_CT|product_out[3][8]~regout\,
	datac => \M2_unit|MM_unit_CT|product_out[2][8]~regout\,
	datad => \M2_unit|MM_unit_CT|P_write_data[16]~0_combout\,
	combout => \M2_unit|MM_unit_CT|P_write_data~16_combout\);

-- Location: LCFF_X41_Y18_N17
\M2_unit|MM_unit_CT|P_write_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CT|P_write_data~16_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CT|P_write_data[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CT|P_write_data\(0));

-- Location: LCCOMB_X41_Y18_N2
\M2_unit|RAM1_write_data[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM1_write_data[0]~6_combout\ = (\M2_unit|MM_unit_CT|P_write_data\(0) & \M2_unit|state.S_CT~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|MM_unit_CT|P_write_data\(0),
	datad => \M2_unit|state.S_CT~regout\,
	combout => \M2_unit|RAM1_write_data[0]~6_combout\);

-- Location: LCCOMB_X40_Y16_N0
\M2_unit|MM_CS_RAM1_read_data[0]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_CS_RAM1_read_data[0]~14_combout\ = (\M2_unit|state.S_CS~regout\ & \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_CS~regout\,
	datac => \M2_unit|dual_port_RAM_inst1|altsyncram_component|auto_generated|q_a\(0),
	combout => \M2_unit|MM_CS_RAM1_read_data[0]~14_combout\);

-- Location: LCCOMB_X42_Y15_N30
\M2_unit|MM_unit_CS|product~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|product~8_combout\ = (\M2_unit|MM_unit_CS|Equal0~0_combout\ & (\M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(16))) # (!\M2_unit|MM_unit_CS|Equal0~0_combout\ & ((\M2_unit|MM_unit_CS|Add3~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|Equal0~0_combout\,
	datab => \M2_unit|MM_unit_CS|Mult3|auto_generated|w302w\(16),
	datac => \M2_unit|MM_unit_CS|Add3~32_combout\,
	combout => \M2_unit|MM_unit_CS|product~8_combout\);

-- Location: LCFF_X42_Y15_N31
\M2_unit|MM_unit_CS|product[3][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|product~8_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product[3][16]~regout\);

-- Location: LCFF_X41_Y15_N1
\M2_unit|MM_unit_CS|product_out[3][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add3~32_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[3][16]~regout\);

-- Location: LCFF_X42_Y11_N1
\M2_unit|MM_unit_CS|product_out[2][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|Add2~32_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|Equal10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|product_out[2][16]~regout\);

-- Location: LCCOMB_X40_Y11_N8
\M2_unit|MM_unit_CS|P_write_data~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|MM_unit_CS|P_write_data~20_combout\ = (\M2_unit|MM_unit_CS|P_write_data~19_combout\ & (((\M2_unit|MM_unit_CS|product_out[2][16]~regout\) # (!\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\)))) # (!\M2_unit|MM_unit_CS|P_write_data~19_combout\ & 
-- (\M2_unit|MM_unit_CS|product_out[3][16]~regout\ & (\M2_unit|MM_unit_CS|P_write_data[12]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|MM_unit_CS|P_write_data~19_combout\,
	datab => \M2_unit|MM_unit_CS|product_out[3][16]~regout\,
	datac => \M2_unit|MM_unit_CS|P_write_data[12]~0_combout\,
	datad => \M2_unit|MM_unit_CS|product_out[2][16]~regout\,
	combout => \M2_unit|MM_unit_CS|P_write_data~20_combout\);

-- Location: LCFF_X40_Y11_N9
\M2_unit|MM_unit_CS|P_write_data[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|MM_unit_CS|P_write_data~20_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|MM_unit_CS|P_write_data[23]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|MM_unit_CS|P_write_data\(8));

-- Location: LCCOMB_X40_Y11_N10
\M2_unit|RAM0_write_data[0][8]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|RAM0_write_data[0][8]~9_combout\ = (\M2_unit|MM_unit_CS|P_write_data\(8) & \M2_unit|state.S_CS~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|MM_unit_CS|P_write_data\(8),
	datac => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|RAM0_write_data[0][8]~9_combout\);

-- Location: LCCOMB_X27_Y18_N0
\M2_unit|WS_unit|LessThan0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|LessThan0~0_combout\ = (\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(16)) # ((\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(17)) # 
-- ((\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(18)) # (\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(16),
	datab => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(17),
	datac => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(18),
	datad => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(19),
	combout => \M2_unit|WS_unit|LessThan0~0_combout\);

-- Location: LCCOMB_X27_Y18_N2
\M2_unit|WS_unit|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|LessThan0~1_combout\ = (\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(20)) # ((\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(21)) # 
-- ((\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(22)) # (\M2_unit|WS_unit|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(20),
	datab => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(21),
	datac => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(22),
	datad => \M2_unit|WS_unit|LessThan0~0_combout\,
	combout => \M2_unit|WS_unit|LessThan0~1_combout\);

-- Location: LCCOMB_X35_Y21_N4
\M2_unit|WS_unit|clipped_read_data[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|clipped_read_data[0]~4_combout\ = (\M2_unit|WS_unit|LessThan0~1_combout\ & (!\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(23) & ((\M2_unit|state.S_WS~regout\) # (\M2_unit|state.S_CT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_WS~regout\,
	datab => \M2_unit|WS_unit|LessThan0~1_combout\,
	datac => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(23),
	datad => \M2_unit|state.S_CT~regout\,
	combout => \M2_unit|WS_unit|clipped_read_data[0]~4_combout\);

-- Location: LCCOMB_X35_Y21_N6
\M2_unit|WS_unit|clipped_read_data[7]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|clipped_read_data[7]~5_combout\ = (!\M2_unit|WS_unit|LessThan0~1_combout\ & (!\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(23) & ((\M2_unit|state.S_WS~regout\) # (\M2_unit|state.S_CT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_WS~regout\,
	datab => \M2_unit|WS_unit|LessThan0~1_combout\,
	datac => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(23),
	datad => \M2_unit|state.S_CT~regout\,
	combout => \M2_unit|WS_unit|clipped_read_data[7]~5_combout\);

-- Location: LCCOMB_X35_Y21_N28
\M2_unit|WS_unit|Selector15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Selector15~0_combout\ = (\M2_unit|FS_unit|state.S_FS_START~regout\ & ((\M2_unit|WS_unit|clipped_read_data[0]~4_combout\) # ((\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(9) & 
-- \M2_unit|WS_unit|clipped_read_data[7]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|state.S_FS_START~regout\,
	datab => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(9),
	datac => \M2_unit|WS_unit|clipped_read_data[0]~4_combout\,
	datad => \M2_unit|WS_unit|clipped_read_data[7]~5_combout\,
	combout => \M2_unit|WS_unit|Selector15~0_combout\);

-- Location: LCCOMB_X29_Y18_N8
\M2_unit|WS_unit|SRAM_write_data[9]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|SRAM_write_data[9]~0_combout\ = (\M2_unit|WS_unit|state.S_WS_COMMON_CASE~regout\ & (\M2_unit|WS_unit|WC\(0))) # (!\M2_unit|WS_unit|state.S_WS_COMMON_CASE~regout\ & (((\M2_unit|WS_unit|state.S_WS_LO_1~regout\) # 
-- (!\M2_unit|FS_unit|state.S_FS_START~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|state.S_WS_COMMON_CASE~regout\,
	datab => \M2_unit|WS_unit|WC\(0),
	datac => \M2_unit|WS_unit|state.S_WS_LO_1~regout\,
	datad => \M2_unit|FS_unit|state.S_FS_START~regout\,
	combout => \M2_unit|WS_unit|SRAM_write_data[9]~0_combout\);

-- Location: LCFF_X35_Y21_N29
\M2_unit|WS_unit|SRAM_write_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|Selector15~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|WS_unit|SRAM_write_data[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|SRAM_write_data\(1));

-- Location: LCCOMB_X35_Y21_N30
\Selector42~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector42~0_combout\ = (\M2_unit|WS_unit|SRAM_write_data\(1) & ((\M2_unit|state.S_WS~regout\) # (\M2_unit|state.S_CT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|WS_unit|SRAM_write_data\(1),
	datac => \M2_unit|state.S_WS~regout\,
	datad => \M2_unit|state.S_CT~regout\,
	combout => \Selector42~0_combout\);

-- Location: LCFF_X36_Y21_N11
\SRAM_unit|SRAM_write_data_buf[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_unit|SRAM_write_data_buf[1]~1_combout\,
	sdata => \Selector42~0_combout\,
	aclr => \SWITCH_I[17]~clkctrl_outclk\,
	sclr => \SRAM_we_n~0_combout\,
	sload => \state.S_TOP_M2~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_write_data_buf\(1));

-- Location: LCCOMB_X36_Y23_N0
\M1_unit|RGB_unit|B_buffer[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|B_buffer[2]~4_combout\ = (!\M1_unit|RGB_unit|B_prebuff[31]~30_combout\ & ((\M1_unit|RGB_unit|B_prebuff[18]~4_combout\) # ((\M1_unit|RGB_unit|B_buffer[0]~0_combout\) # (\M1_unit|RGB_unit|B_buffer[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|B_prebuff[18]~4_combout\,
	datab => \M1_unit|RGB_unit|B_prebuff[31]~30_combout\,
	datac => \M1_unit|RGB_unit|B_buffer[0]~0_combout\,
	datad => \M1_unit|RGB_unit|B_buffer[0]~1_combout\,
	combout => \M1_unit|RGB_unit|B_buffer[2]~4_combout\);

-- Location: LCFF_X35_Y23_N3
\M1_unit|RGB_unit|R_buff[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|RGB_unit|B_buffer[2]~4_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|R_buff\(2));

-- Location: LCFF_X36_Y23_N1
\M1_unit|RGB_unit|B_buff[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|B_buffer[2]~4_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|B_buff\(2));

-- Location: LCCOMB_X43_Y21_N10
\M1_unit|Selector42~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector42~0_combout\ = (\M1_unit|state.S_RUN_5~regout\) # ((\M1_unit|state.S_END_LINE_5~regout\) # ((\M1_unit|WideOr27~1_combout\ & !\M1_unit|state.S_M1_IDLE~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_RUN_5~regout\,
	datab => \M1_unit|WideOr27~1_combout\,
	datac => \M1_unit|state.S_END_LINE_5~regout\,
	datad => \M1_unit|state.S_M1_IDLE~regout\,
	combout => \M1_unit|Selector42~0_combout\);

-- Location: LCCOMB_X35_Y23_N16
\M1_unit|Selector40~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector40~0_combout\ = (!\M1_unit|Selector42~0_combout\ & ((\M1_unit|WideOr27~1_combout\ & ((\M1_unit|RGB_unit|B_buff\(2)))) # (!\M1_unit|WideOr27~1_combout\ & (\M1_unit|RGB_unit|G_buff\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|G_buff\(2),
	datab => \M1_unit|WideOr27~1_combout\,
	datac => \M1_unit|RGB_unit|B_buff\(2),
	datad => \M1_unit|Selector42~0_combout\,
	combout => \M1_unit|Selector40~0_combout\);

-- Location: LCCOMB_X35_Y23_N10
\M1_unit|Selector40~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector40~1_combout\ = (\M1_unit|Selector40~0_combout\) # ((\M1_unit|RGB_unit|R_buff\(2) & ((\M1_unit|state.S_RUN_5~regout\) # (\M1_unit|state.S_END_LINE_5~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_RUN_5~regout\,
	datab => \M1_unit|RGB_unit|R_buff\(2),
	datac => \M1_unit|Selector40~0_combout\,
	datad => \M1_unit|state.S_END_LINE_5~regout\,
	combout => \M1_unit|Selector40~1_combout\);

-- Location: LCFF_X35_Y23_N11
\M1_unit|SRAM_write_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector40~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_address[2]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_write_data\(2));

-- Location: LCCOMB_X36_Y21_N28
\SRAM_unit|SRAM_write_data_buf[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_unit|SRAM_write_data_buf[2]~2_combout\ = (\state.S_TOP_M1~regout\ & \M1_unit|SRAM_write_data\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \state.S_TOP_M1~regout\,
	datad => \M1_unit|SRAM_write_data\(2),
	combout => \SRAM_unit|SRAM_write_data_buf[2]~2_combout\);

-- Location: LCCOMB_X35_Y21_N14
\M2_unit|WS_unit|Selector14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Selector14~0_combout\ = (\M2_unit|FS_unit|state.S_FS_START~regout\ & ((\M2_unit|WS_unit|clipped_read_data[0]~4_combout\) # ((\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(10) & 
-- \M2_unit|WS_unit|clipped_read_data[7]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|state.S_FS_START~regout\,
	datab => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(10),
	datac => \M2_unit|WS_unit|clipped_read_data[0]~4_combout\,
	datad => \M2_unit|WS_unit|clipped_read_data[7]~5_combout\,
	combout => \M2_unit|WS_unit|Selector14~0_combout\);

-- Location: LCFF_X35_Y21_N1
\M2_unit|WS_unit|SRAM_write_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M2_unit|WS_unit|Selector14~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M2_unit|WS_unit|SRAM_write_data[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|SRAM_write_data\(2));

-- Location: LCCOMB_X35_Y21_N0
\Selector41~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector41~0_combout\ = (\M2_unit|WS_unit|SRAM_write_data\(2) & ((\M2_unit|state.S_WS~regout\) # (\M2_unit|state.S_CT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_WS~regout\,
	datac => \M2_unit|WS_unit|SRAM_write_data\(2),
	datad => \M2_unit|state.S_CT~regout\,
	combout => \Selector41~0_combout\);

-- Location: LCFF_X36_Y21_N29
\SRAM_unit|SRAM_write_data_buf[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_unit|SRAM_write_data_buf[2]~2_combout\,
	sdata => \Selector41~0_combout\,
	aclr => \SWITCH_I[17]~clkctrl_outclk\,
	sclr => \SRAM_we_n~0_combout\,
	sload => \state.S_TOP_M2~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_write_data_buf\(2));

-- Location: LCCOMB_X36_Y23_N10
\M1_unit|RGB_unit|B_buffer[3]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|B_buffer[3]~5_combout\ = (!\M1_unit|RGB_unit|B_prebuff[31]~30_combout\ & ((\M1_unit|RGB_unit|B_buffer[0]~1_combout\) # ((\M1_unit|RGB_unit|B_buffer[0]~0_combout\) # (\M1_unit|RGB_unit|B_prebuff[19]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|B_prebuff[31]~30_combout\,
	datab => \M1_unit|RGB_unit|B_buffer[0]~1_combout\,
	datac => \M1_unit|RGB_unit|B_buffer[0]~0_combout\,
	datad => \M1_unit|RGB_unit|B_prebuff[19]~6_combout\,
	combout => \M1_unit|RGB_unit|B_buffer[3]~5_combout\);

-- Location: LCFF_X36_Y23_N13
\M1_unit|RGB_unit|R_buff[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|RGB_unit|B_buffer[3]~5_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|R_buff\(3));

-- Location: LCFF_X36_Y23_N11
\M1_unit|RGB_unit|B_buff[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|B_buffer[3]~5_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|B_buff\(3));

-- Location: LCCOMB_X35_Y23_N20
\M1_unit|Selector39~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector39~0_combout\ = (!\M1_unit|Selector42~0_combout\ & ((\M1_unit|WideOr27~1_combout\ & ((\M1_unit|RGB_unit|B_buff\(3)))) # (!\M1_unit|WideOr27~1_combout\ & (\M1_unit|RGB_unit|G_buff\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|G_buff\(3),
	datab => \M1_unit|WideOr27~1_combout\,
	datac => \M1_unit|RGB_unit|B_buff\(3),
	datad => \M1_unit|Selector42~0_combout\,
	combout => \M1_unit|Selector39~0_combout\);

-- Location: LCCOMB_X35_Y23_N12
\M1_unit|Selector39~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector39~1_combout\ = (\M1_unit|Selector39~0_combout\) # ((\M1_unit|RGB_unit|R_buff\(3) & ((\M1_unit|state.S_RUN_5~regout\) # (\M1_unit|state.S_END_LINE_5~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_RUN_5~regout\,
	datab => \M1_unit|RGB_unit|R_buff\(3),
	datac => \M1_unit|Selector39~0_combout\,
	datad => \M1_unit|state.S_END_LINE_5~regout\,
	combout => \M1_unit|Selector39~1_combout\);

-- Location: LCFF_X35_Y23_N13
\M1_unit|SRAM_write_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector39~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_address[2]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_write_data\(3));

-- Location: LCCOMB_X36_Y21_N30
\SRAM_unit|SRAM_write_data_buf[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_unit|SRAM_write_data_buf[3]~3_combout\ = (\state.S_TOP_M1~regout\ & \M1_unit|SRAM_write_data\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \state.S_TOP_M1~regout\,
	datad => \M1_unit|SRAM_write_data\(3),
	combout => \SRAM_unit|SRAM_write_data_buf[3]~3_combout\);

-- Location: LCCOMB_X34_Y21_N14
\M2_unit|WS_unit|Selector13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Selector13~0_combout\ = (\M2_unit|FS_unit|state.S_FS_START~regout\ & ((\M2_unit|WS_unit|clipped_read_data[0]~4_combout\) # ((\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(11) & 
-- \M2_unit|WS_unit|clipped_read_data[7]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|clipped_read_data[0]~4_combout\,
	datab => \M2_unit|FS_unit|state.S_FS_START~regout\,
	datac => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(11),
	datad => \M2_unit|WS_unit|clipped_read_data[7]~5_combout\,
	combout => \M2_unit|WS_unit|Selector13~0_combout\);

-- Location: LCFF_X34_Y21_N17
\M2_unit|WS_unit|SRAM_write_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M2_unit|WS_unit|Selector13~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M2_unit|WS_unit|SRAM_write_data[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|SRAM_write_data\(3));

-- Location: LCCOMB_X34_Y21_N16
\Selector40~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector40~0_combout\ = (\M2_unit|WS_unit|SRAM_write_data\(3) & ((\M2_unit|state.S_WS~regout\) # (\M2_unit|state.S_CT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_WS~regout\,
	datab => \M2_unit|state.S_CT~regout\,
	datac => \M2_unit|WS_unit|SRAM_write_data\(3),
	combout => \Selector40~0_combout\);

-- Location: LCFF_X36_Y21_N31
\SRAM_unit|SRAM_write_data_buf[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_unit|SRAM_write_data_buf[3]~3_combout\,
	sdata => \Selector40~0_combout\,
	aclr => \SWITCH_I[17]~clkctrl_outclk\,
	sclr => \SRAM_we_n~0_combout\,
	sload => \state.S_TOP_M2~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_write_data_buf\(3));

-- Location: LCCOMB_X36_Y23_N14
\M1_unit|RGB_unit|B_buffer[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|B_buffer[4]~6_combout\ = (!\M1_unit|RGB_unit|B_prebuff[31]~30_combout\ & ((\M1_unit|RGB_unit|B_buffer[0]~0_combout\) # ((\M1_unit|RGB_unit|B_buffer[0]~1_combout\) # (\M1_unit|RGB_unit|B_prebuff[20]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|B_buffer[0]~0_combout\,
	datab => \M1_unit|RGB_unit|B_buffer[0]~1_combout\,
	datac => \M1_unit|RGB_unit|B_prebuff[20]~8_combout\,
	datad => \M1_unit|RGB_unit|B_prebuff[31]~30_combout\,
	combout => \M1_unit|RGB_unit|B_buffer[4]~6_combout\);

-- Location: LCFF_X35_Y23_N1
\M1_unit|RGB_unit|R_buff[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|RGB_unit|B_buffer[4]~6_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|R_buff\(4));

-- Location: LCCOMB_X36_Y25_N0
\M1_unit|RGB_unit|G_buffer[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|G_buffer[4]~4_combout\ = (!\M1_unit|RGB_unit|G_prebuff[31]~30_combout\ & ((\M1_unit|RGB_unit|LessThan2~1_combout\) # ((\M1_unit|RGB_unit|LessThan2~0_combout\) # (\M1_unit|RGB_unit|G_prebuff[20]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|LessThan2~1_combout\,
	datab => \M1_unit|RGB_unit|LessThan2~0_combout\,
	datac => \M1_unit|RGB_unit|G_prebuff[20]~8_combout\,
	datad => \M1_unit|RGB_unit|G_prebuff[31]~30_combout\,
	combout => \M1_unit|RGB_unit|G_buffer[4]~4_combout\);

-- Location: LCFF_X36_Y25_N1
\M1_unit|RGB_unit|G_buff[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|G_buffer[4]~4_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|G_buff\(4));

-- Location: LCCOMB_X35_Y23_N14
\M1_unit|Selector38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector38~0_combout\ = (!\M1_unit|Selector42~0_combout\ & ((\M1_unit|WideOr27~1_combout\ & (\M1_unit|RGB_unit|B_buff\(4))) # (!\M1_unit|WideOr27~1_combout\ & ((\M1_unit|RGB_unit|G_buff\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|B_buff\(4),
	datab => \M1_unit|WideOr27~1_combout\,
	datac => \M1_unit|RGB_unit|G_buff\(4),
	datad => \M1_unit|Selector42~0_combout\,
	combout => \M1_unit|Selector38~0_combout\);

-- Location: LCCOMB_X35_Y23_N30
\M1_unit|Selector38~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector38~1_combout\ = (\M1_unit|Selector38~0_combout\) # ((\M1_unit|RGB_unit|R_buff\(4) & ((\M1_unit|state.S_RUN_5~regout\) # (\M1_unit|state.S_END_LINE_5~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_RUN_5~regout\,
	datab => \M1_unit|RGB_unit|R_buff\(4),
	datac => \M1_unit|Selector38~0_combout\,
	datad => \M1_unit|state.S_END_LINE_5~regout\,
	combout => \M1_unit|Selector38~1_combout\);

-- Location: LCFF_X35_Y23_N31
\M1_unit|SRAM_write_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector38~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_address[2]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_write_data\(4));

-- Location: LCCOMB_X36_Y21_N24
\SRAM_unit|SRAM_write_data_buf[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_unit|SRAM_write_data_buf[4]~4_combout\ = (\state.S_TOP_M1~regout\ & \M1_unit|SRAM_write_data\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \state.S_TOP_M1~regout\,
	datad => \M1_unit|SRAM_write_data\(4),
	combout => \SRAM_unit|SRAM_write_data_buf[4]~4_combout\);

-- Location: LCCOMB_X34_Y21_N8
\M2_unit|WS_unit|Selector12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Selector12~0_combout\ = (\M2_unit|FS_unit|state.S_FS_START~regout\ & ((\M2_unit|WS_unit|clipped_read_data[0]~4_combout\) # ((\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(12) & 
-- \M2_unit|WS_unit|clipped_read_data[7]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|clipped_read_data[0]~4_combout\,
	datab => \M2_unit|FS_unit|state.S_FS_START~regout\,
	datac => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(12),
	datad => \M2_unit|WS_unit|clipped_read_data[7]~5_combout\,
	combout => \M2_unit|WS_unit|Selector12~0_combout\);

-- Location: LCFF_X34_Y21_N11
\M2_unit|WS_unit|SRAM_write_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M2_unit|WS_unit|Selector12~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M2_unit|WS_unit|SRAM_write_data[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|SRAM_write_data\(4));

-- Location: LCCOMB_X34_Y21_N10
\Selector39~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector39~0_combout\ = (\M2_unit|WS_unit|SRAM_write_data\(4) & ((\M2_unit|state.S_WS~regout\) # (\M2_unit|state.S_CT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_WS~regout\,
	datab => \M2_unit|state.S_CT~regout\,
	datac => \M2_unit|WS_unit|SRAM_write_data\(4),
	combout => \Selector39~0_combout\);

-- Location: LCFF_X36_Y21_N25
\SRAM_unit|SRAM_write_data_buf[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_unit|SRAM_write_data_buf[4]~4_combout\,
	sdata => \Selector39~0_combout\,
	aclr => \SWITCH_I[17]~clkctrl_outclk\,
	sclr => \SRAM_we_n~0_combout\,
	sload => \state.S_TOP_M2~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_write_data_buf\(4));

-- Location: LCCOMB_X36_Y23_N16
\M1_unit|RGB_unit|B_buffer[5]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|B_buffer[5]~7_combout\ = (!\M1_unit|RGB_unit|B_prebuff[31]~30_combout\ & ((\M1_unit|RGB_unit|B_buffer[0]~0_combout\) # ((\M1_unit|RGB_unit|B_buffer[0]~1_combout\) # (\M1_unit|RGB_unit|B_prebuff[21]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|B_buffer[0]~0_combout\,
	datab => \M1_unit|RGB_unit|B_buffer[0]~1_combout\,
	datac => \M1_unit|RGB_unit|B_prebuff[21]~10_combout\,
	datad => \M1_unit|RGB_unit|B_prebuff[31]~30_combout\,
	combout => \M1_unit|RGB_unit|B_buffer[5]~7_combout\);

-- Location: LCFF_X36_Y23_N27
\M1_unit|RGB_unit|R_buff[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|RGB_unit|B_buffer[5]~7_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|R_buff\(5));

-- Location: LCCOMB_X36_Y25_N26
\M1_unit|RGB_unit|G_buffer[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|G_buffer[5]~5_combout\ = (!\M1_unit|RGB_unit|G_prebuff[31]~30_combout\ & ((\M1_unit|RGB_unit|LessThan2~1_combout\) # ((\M1_unit|RGB_unit|LessThan2~0_combout\) # (\M1_unit|RGB_unit|G_prebuff[21]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|LessThan2~1_combout\,
	datab => \M1_unit|RGB_unit|LessThan2~0_combout\,
	datac => \M1_unit|RGB_unit|G_prebuff[21]~10_combout\,
	datad => \M1_unit|RGB_unit|G_prebuff[31]~30_combout\,
	combout => \M1_unit|RGB_unit|G_buffer[5]~5_combout\);

-- Location: LCFF_X36_Y25_N27
\M1_unit|RGB_unit|G_buff[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|G_buffer[5]~5_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|G_buff\(5));

-- Location: LCFF_X36_Y23_N17
\M1_unit|RGB_unit|B_buff[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|B_buffer[5]~7_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|B_buff\(5));

-- Location: LCCOMB_X46_Y23_N0
\M1_unit|Selector37~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector37~0_combout\ = (!\M1_unit|Selector42~0_combout\ & ((\M1_unit|WideOr27~1_combout\ & ((\M1_unit|RGB_unit|B_buff\(5)))) # (!\M1_unit|WideOr27~1_combout\ & (\M1_unit|RGB_unit|G_buff\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector42~0_combout\,
	datab => \M1_unit|RGB_unit|G_buff\(5),
	datac => \M1_unit|RGB_unit|B_buff\(5),
	datad => \M1_unit|WideOr27~1_combout\,
	combout => \M1_unit|Selector37~0_combout\);

-- Location: LCCOMB_X46_Y23_N10
\M1_unit|Selector37~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector37~1_combout\ = (\M1_unit|Selector37~0_combout\) # ((\M1_unit|RGB_unit|R_buff\(5) & ((\M1_unit|state.S_RUN_5~regout\) # (\M1_unit|state.S_END_LINE_5~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_RUN_5~regout\,
	datab => \M1_unit|RGB_unit|R_buff\(5),
	datac => \M1_unit|state.S_END_LINE_5~regout\,
	datad => \M1_unit|Selector37~0_combout\,
	combout => \M1_unit|Selector37~1_combout\);

-- Location: LCFF_X46_Y23_N11
\M1_unit|SRAM_write_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector37~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_address[2]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_write_data\(5));

-- Location: LCCOMB_X36_Y21_N18
\SRAM_unit|SRAM_write_data_buf[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_unit|SRAM_write_data_buf[5]~5_combout\ = (\state.S_TOP_M1~regout\ & \M1_unit|SRAM_write_data\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \state.S_TOP_M1~regout\,
	datad => \M1_unit|SRAM_write_data\(5),
	combout => \SRAM_unit|SRAM_write_data_buf[5]~5_combout\);

-- Location: LCCOMB_X34_Y21_N4
\M2_unit|WS_unit|Selector11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Selector11~0_combout\ = (\M2_unit|FS_unit|state.S_FS_START~regout\ & ((\M2_unit|WS_unit|clipped_read_data[0]~4_combout\) # ((\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(13) & 
-- \M2_unit|WS_unit|clipped_read_data[7]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|clipped_read_data[0]~4_combout\,
	datab => \M2_unit|FS_unit|state.S_FS_START~regout\,
	datac => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(13),
	datad => \M2_unit|WS_unit|clipped_read_data[7]~5_combout\,
	combout => \M2_unit|WS_unit|Selector11~0_combout\);

-- Location: LCFF_X34_Y21_N5
\M2_unit|WS_unit|SRAM_write_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|Selector11~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|WS_unit|SRAM_write_data[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|SRAM_write_data\(5));

-- Location: LCCOMB_X34_Y21_N6
\Selector38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector38~0_combout\ = (\M2_unit|WS_unit|SRAM_write_data\(5) & ((\M2_unit|state.S_WS~regout\) # (\M2_unit|state.S_CT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_WS~regout\,
	datac => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|WS_unit|SRAM_write_data\(5),
	combout => \Selector38~0_combout\);

-- Location: LCFF_X36_Y21_N19
\SRAM_unit|SRAM_write_data_buf[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_unit|SRAM_write_data_buf[5]~5_combout\,
	sdata => \Selector38~0_combout\,
	aclr => \SWITCH_I[17]~clkctrl_outclk\,
	sclr => \SRAM_we_n~0_combout\,
	sload => \state.S_TOP_M2~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_write_data_buf\(5));

-- Location: LCCOMB_X36_Y25_N28
\M1_unit|RGB_unit|G_buffer[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|G_buffer[6]~6_combout\ = (!\M1_unit|RGB_unit|G_prebuff[31]~30_combout\ & ((\M1_unit|RGB_unit|LessThan2~1_combout\) # ((\M1_unit|RGB_unit|LessThan2~0_combout\) # (\M1_unit|RGB_unit|G_prebuff[22]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|LessThan2~1_combout\,
	datab => \M1_unit|RGB_unit|LessThan2~0_combout\,
	datac => \M1_unit|RGB_unit|G_prebuff[22]~12_combout\,
	datad => \M1_unit|RGB_unit|G_prebuff[31]~30_combout\,
	combout => \M1_unit|RGB_unit|G_buffer[6]~6_combout\);

-- Location: LCFF_X36_Y25_N29
\M1_unit|RGB_unit|G_buff[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|G_buffer[6]~6_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|G_buff\(6));

-- Location: LCCOMB_X35_Y23_N18
\M1_unit|Selector36~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector36~0_combout\ = (!\M1_unit|Selector42~0_combout\ & ((\M1_unit|WideOr27~1_combout\ & (\M1_unit|RGB_unit|B_buff\(6))) # (!\M1_unit|WideOr27~1_combout\ & ((\M1_unit|RGB_unit|G_buff\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|B_buff\(6),
	datab => \M1_unit|WideOr27~1_combout\,
	datac => \M1_unit|RGB_unit|G_buff\(6),
	datad => \M1_unit|Selector42~0_combout\,
	combout => \M1_unit|Selector36~0_combout\);

-- Location: LCCOMB_X36_Y23_N4
\M1_unit|RGB_unit|B_buffer[6]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|B_buffer[6]~8_combout\ = (!\M1_unit|RGB_unit|B_prebuff[31]~30_combout\ & ((\M1_unit|RGB_unit|B_buffer[0]~0_combout\) # ((\M1_unit|RGB_unit|B_buffer[0]~1_combout\) # (\M1_unit|RGB_unit|B_prebuff[22]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|B_buffer[0]~0_combout\,
	datab => \M1_unit|RGB_unit|B_buffer[0]~1_combout\,
	datac => \M1_unit|RGB_unit|B_prebuff[22]~12_combout\,
	datad => \M1_unit|RGB_unit|B_prebuff[31]~30_combout\,
	combout => \M1_unit|RGB_unit|B_buffer[6]~8_combout\);

-- Location: LCFF_X36_Y23_N31
\M1_unit|RGB_unit|R_buff[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M1_unit|RGB_unit|B_buffer[6]~8_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M1_unit|RGB_unit|sel_rgb_mul.01~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|R_buff\(6));

-- Location: LCCOMB_X35_Y23_N8
\M1_unit|Selector36~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector36~1_combout\ = (\M1_unit|Selector36~0_combout\) # ((\M1_unit|RGB_unit|R_buff\(6) & ((\M1_unit|state.S_RUN_5~regout\) # (\M1_unit|state.S_END_LINE_5~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_RUN_5~regout\,
	datab => \M1_unit|Selector36~0_combout\,
	datac => \M1_unit|RGB_unit|R_buff\(6),
	datad => \M1_unit|state.S_END_LINE_5~regout\,
	combout => \M1_unit|Selector36~1_combout\);

-- Location: LCFF_X35_Y23_N9
\M1_unit|SRAM_write_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector36~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_address[2]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_write_data\(6));

-- Location: LCCOMB_X36_Y21_N20
\SRAM_unit|SRAM_write_data_buf[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_unit|SRAM_write_data_buf[6]~6_combout\ = (\state.S_TOP_M1~regout\ & \M1_unit|SRAM_write_data\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \state.S_TOP_M1~regout\,
	datad => \M1_unit|SRAM_write_data\(6),
	combout => \SRAM_unit|SRAM_write_data_buf[6]~6_combout\);

-- Location: LCCOMB_X36_Y21_N4
\Selector37~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector37~0_combout\ = (\M2_unit|WS_unit|SRAM_write_data\(6) & ((\M2_unit|state.S_WS~regout\) # (\M2_unit|state.S_CT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|SRAM_write_data\(6),
	datab => \M2_unit|state.S_WS~regout\,
	datac => \M2_unit|state.S_CT~regout\,
	combout => \Selector37~0_combout\);

-- Location: LCFF_X36_Y21_N21
\SRAM_unit|SRAM_write_data_buf[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_unit|SRAM_write_data_buf[6]~6_combout\,
	sdata => \Selector37~0_combout\,
	aclr => \SWITCH_I[17]~clkctrl_outclk\,
	sclr => \SRAM_we_n~0_combout\,
	sload => \state.S_TOP_M2~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_write_data_buf\(6));

-- Location: LCCOMB_X36_Y21_N14
\SRAM_unit|SRAM_write_data_buf[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_unit|SRAM_write_data_buf[7]~7_combout\ = (\M1_unit|SRAM_write_data\(7) & \state.S_TOP_M1~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_write_data\(7),
	datab => \state.S_TOP_M1~regout\,
	combout => \SRAM_unit|SRAM_write_data_buf[7]~7_combout\);

-- Location: LCCOMB_X34_Y21_N18
\M2_unit|WS_unit|Selector9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Selector9~0_combout\ = (\M2_unit|FS_unit|state.S_FS_START~regout\ & ((\M2_unit|WS_unit|clipped_read_data[0]~4_combout\) # ((\M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(15) & 
-- \M2_unit|WS_unit|clipped_read_data[7]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|clipped_read_data[0]~4_combout\,
	datab => \M2_unit|FS_unit|state.S_FS_START~regout\,
	datac => \M2_unit|dual_port_RAM_inst0|altsyncram_component|auto_generated|q_a\(15),
	datad => \M2_unit|WS_unit|clipped_read_data[7]~5_combout\,
	combout => \M2_unit|WS_unit|Selector9~0_combout\);

-- Location: LCFF_X34_Y21_N19
\M2_unit|WS_unit|SRAM_write_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|Selector9~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|WS_unit|SRAM_write_data[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|SRAM_write_data\(7));

-- Location: LCCOMB_X34_Y21_N20
\Selector36~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector36~0_combout\ = (\M2_unit|WS_unit|SRAM_write_data\(7) & ((\M2_unit|state.S_WS~regout\) # (\M2_unit|state.S_CT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|state.S_WS~regout\,
	datab => \M2_unit|state.S_CT~regout\,
	datad => \M2_unit|WS_unit|SRAM_write_data\(7),
	combout => \Selector36~0_combout\);

-- Location: LCFF_X36_Y21_N15
\SRAM_unit|SRAM_write_data_buf[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_unit|SRAM_write_data_buf[7]~7_combout\,
	sdata => \Selector36~0_combout\,
	aclr => \SWITCH_I[17]~clkctrl_outclk\,
	sclr => \SRAM_we_n~0_combout\,
	sload => \state.S_TOP_M2~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_write_data_buf\(7));

-- Location: LCCOMB_X36_Y23_N2
\M1_unit|Selector34~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector34~0_combout\ = (!\M1_unit|Selector42~0_combout\ & ((\M1_unit|WideOr27~1_combout\ & (\M1_unit|RGB_unit|G_buff\(0))) # (!\M1_unit|WideOr27~1_combout\ & ((\M1_unit|RGB_unit|R_buff\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr27~1_combout\,
	datab => \M1_unit|RGB_unit|G_buff\(0),
	datac => \M1_unit|RGB_unit|R_buff\(0),
	datad => \M1_unit|Selector42~0_combout\,
	combout => \M1_unit|Selector34~0_combout\);

-- Location: LCCOMB_X46_Y23_N2
\M1_unit|Selector62~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector62~0_combout\ = (\M1_unit|RGB_unit|B_buff\(0) & ((\M1_unit|state.S_RUN_3~regout\) # (\M1_unit|state.S_END_LINE_3~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|B_buff\(0),
	datab => \M1_unit|state.S_RUN_3~regout\,
	datac => \M1_unit|state.S_END_LINE_3~regout\,
	combout => \M1_unit|Selector62~0_combout\);

-- Location: LCCOMB_X36_Y24_N22
\M1_unit|B_out_buffer[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|B_out_buffer[2]~0_combout\ = (\M1_unit|state.S_M1_IDLE~regout\ & ((\M1_unit|state.S_END_LINE_3~regout\) # ((\M1_unit|state.S_RUN_3~regout\)))) # (!\M1_unit|state.S_M1_IDLE~regout\ & (((\M1_start~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_END_LINE_3~regout\,
	datab => \M1_unit|state.S_M1_IDLE~regout\,
	datac => \M1_unit|state.S_RUN_3~regout\,
	datad => \M1_start~regout\,
	combout => \M1_unit|B_out_buffer[2]~0_combout\);

-- Location: LCFF_X46_Y23_N3
\M1_unit|B_out_buffer[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector62~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|B_out_buffer[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|B_out_buffer\(0));

-- Location: LCCOMB_X46_Y23_N12
\M1_unit|Selector34~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector34~1_combout\ = (\M1_unit|Selector34~0_combout\) # ((\M1_unit|B_out_buffer\(0) & ((\M1_unit|state.S_RUN_5~regout\) # (\M1_unit|state.S_END_LINE_5~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_RUN_5~regout\,
	datab => \M1_unit|state.S_END_LINE_5~regout\,
	datac => \M1_unit|Selector34~0_combout\,
	datad => \M1_unit|B_out_buffer\(0),
	combout => \M1_unit|Selector34~1_combout\);

-- Location: LCFF_X46_Y23_N13
\M1_unit|SRAM_write_data[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector34~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_address[2]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_write_data\(8));

-- Location: LCCOMB_X36_Y21_N16
\SRAM_unit|SRAM_write_data_buf[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_unit|SRAM_write_data_buf[8]~8_combout\ = (\state.S_TOP_M1~regout\ & \M1_unit|SRAM_write_data\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \state.S_TOP_M1~regout\,
	datad => \M1_unit|SRAM_write_data\(8),
	combout => \SRAM_unit|SRAM_write_data_buf[8]~8_combout\);

-- Location: LCCOMB_X35_Y21_N18
\M2_unit|WS_unit|Selector8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Selector8~0_combout\ = (\M2_unit|WS_unit|clipped_buffer\(0) & \M2_unit|FS_unit|state.S_FS_START~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|clipped_buffer\(0),
	datac => \M2_unit|FS_unit|state.S_FS_START~regout\,
	combout => \M2_unit|WS_unit|Selector8~0_combout\);

-- Location: LCFF_X35_Y21_N19
\M2_unit|WS_unit|SRAM_write_data[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|Selector8~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|WS_unit|SRAM_write_data[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|SRAM_write_data\(8));

-- Location: LCCOMB_X35_Y21_N20
\Selector35~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector35~0_combout\ = (\M2_unit|WS_unit|SRAM_write_data\(8) & ((\M2_unit|state.S_WS~regout\) # (\M2_unit|state.S_CT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|WS_unit|SRAM_write_data\(8),
	datac => \M2_unit|state.S_WS~regout\,
	datad => \M2_unit|state.S_CT~regout\,
	combout => \Selector35~0_combout\);

-- Location: LCFF_X36_Y21_N17
\SRAM_unit|SRAM_write_data_buf[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_unit|SRAM_write_data_buf[8]~8_combout\,
	sdata => \Selector35~0_combout\,
	aclr => \SWITCH_I[17]~clkctrl_outclk\,
	sclr => \SRAM_we_n~0_combout\,
	sload => \state.S_TOP_M2~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_write_data_buf\(8));

-- Location: LCFF_X36_Y23_N21
\M1_unit|RGB_unit|B_buff[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|B_buffer[1]~3_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|B_buff\(1));

-- Location: LCCOMB_X36_Y24_N28
\M1_unit|Selector61~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector61~0_combout\ = (\M1_unit|RGB_unit|B_buff\(1) & ((\M1_unit|state.S_END_LINE_3~regout\) # (\M1_unit|state.S_RUN_3~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_END_LINE_3~regout\,
	datab => \M1_unit|RGB_unit|B_buff\(1),
	datac => \M1_unit|state.S_RUN_3~regout\,
	combout => \M1_unit|Selector61~0_combout\);

-- Location: LCFF_X36_Y24_N29
\M1_unit|B_out_buffer[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector61~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|B_out_buffer[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|B_out_buffer\(1));

-- Location: LCCOMB_X35_Y23_N28
\M1_unit|Selector33~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector33~1_combout\ = (\M1_unit|Selector33~0_combout\) # ((\M1_unit|B_out_buffer\(1) & ((\M1_unit|state.S_RUN_5~regout\) # (\M1_unit|state.S_END_LINE_5~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector33~0_combout\,
	datab => \M1_unit|B_out_buffer\(1),
	datac => \M1_unit|state.S_RUN_5~regout\,
	datad => \M1_unit|state.S_END_LINE_5~regout\,
	combout => \M1_unit|Selector33~1_combout\);

-- Location: LCFF_X35_Y23_N29
\M1_unit|SRAM_write_data[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector33~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_address[2]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_write_data\(9));

-- Location: LCCOMB_X36_Y21_N26
\SRAM_unit|SRAM_write_data_buf[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_unit|SRAM_write_data_buf[9]~9_combout\ = (\state.S_TOP_M1~regout\ & \M1_unit|SRAM_write_data\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \state.S_TOP_M1~regout\,
	datad => \M1_unit|SRAM_write_data\(9),
	combout => \SRAM_unit|SRAM_write_data_buf[9]~9_combout\);

-- Location: LCCOMB_X29_Y18_N12
\M2_unit|WS_unit|clipped_buffer[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|clipped_buffer[2]~0_combout\ = (\M2_unit|WS_unit|state.S_WS_IDLE~regout\) # ((\M2_unit|WS_unit|state.S_WS_LO_2~regout\) # ((\M2_unit|WS_unit|state.S_WS_COMMON_CASE~regout\ & \M2_unit|WS_unit|WC\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|state.S_WS_COMMON_CASE~regout\,
	datab => \M2_unit|WS_unit|state.S_WS_IDLE~regout\,
	datac => \M2_unit|WS_unit|WC\(0),
	datad => \M2_unit|WS_unit|state.S_WS_LO_2~regout\,
	combout => \M2_unit|WS_unit|clipped_buffer[2]~0_combout\);

-- Location: LCCOMB_X29_Y18_N0
\M2_unit|WS_unit|clipped_buffer[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|clipped_buffer[2]~1_combout\ = (!\M2_unit|WS_unit|state.S_WS_LI_1~regout\ & !\M2_unit|WS_unit|clipped_buffer[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|WS_unit|state.S_WS_LI_1~regout\,
	datad => \M2_unit|WS_unit|clipped_buffer[2]~0_combout\,
	combout => \M2_unit|WS_unit|clipped_buffer[2]~1_combout\);

-- Location: LCFF_X35_Y21_N11
\M2_unit|WS_unit|clipped_buffer[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M2_unit|WS_unit|Selector15~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M2_unit|WS_unit|clipped_buffer[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|clipped_buffer\(1));

-- Location: LCCOMB_X35_Y21_N22
\M2_unit|WS_unit|Selector7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Selector7~0_combout\ = (\M2_unit|FS_unit|state.S_FS_START~regout\ & \M2_unit|WS_unit|clipped_buffer\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|FS_unit|state.S_FS_START~regout\,
	datad => \M2_unit|WS_unit|clipped_buffer\(1),
	combout => \M2_unit|WS_unit|Selector7~0_combout\);

-- Location: LCFF_X35_Y21_N23
\M2_unit|WS_unit|SRAM_write_data[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|Selector7~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|WS_unit|SRAM_write_data[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|SRAM_write_data\(9));

-- Location: LCCOMB_X35_Y21_N8
\Selector34~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector34~0_combout\ = (\M2_unit|WS_unit|SRAM_write_data\(9) & ((\M2_unit|state.S_WS~regout\) # (\M2_unit|state.S_CT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|WS_unit|SRAM_write_data\(9),
	datac => \M2_unit|state.S_WS~regout\,
	datad => \M2_unit|state.S_CT~regout\,
	combout => \Selector34~0_combout\);

-- Location: LCFF_X36_Y21_N27
\SRAM_unit|SRAM_write_data_buf[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_unit|SRAM_write_data_buf[9]~9_combout\,
	sdata => \Selector34~0_combout\,
	aclr => \SWITCH_I[17]~clkctrl_outclk\,
	sclr => \SRAM_we_n~0_combout\,
	sload => \state.S_TOP_M2~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_write_data_buf\(9));

-- Location: LCCOMB_X36_Y24_N2
\M1_unit|Selector60~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector60~0_combout\ = (\M1_unit|RGB_unit|B_buff\(2) & ((\M1_unit|state.S_END_LINE_3~regout\) # (\M1_unit|state.S_RUN_3~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|state.S_END_LINE_3~regout\,
	datac => \M1_unit|state.S_RUN_3~regout\,
	datad => \M1_unit|RGB_unit|B_buff\(2),
	combout => \M1_unit|Selector60~0_combout\);

-- Location: LCFF_X36_Y24_N3
\M1_unit|B_out_buffer[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector60~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|B_out_buffer[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|B_out_buffer\(2));

-- Location: LCCOMB_X35_Y24_N4
\M1_unit|Selector32~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector32~1_combout\ = (\M1_unit|Selector32~0_combout\) # ((\M1_unit|B_out_buffer\(2) & ((\M1_unit|state.S_END_LINE_5~regout\) # (\M1_unit|state.S_RUN_5~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector32~0_combout\,
	datab => \M1_unit|state.S_END_LINE_5~regout\,
	datac => \M1_unit|state.S_RUN_5~regout\,
	datad => \M1_unit|B_out_buffer\(2),
	combout => \M1_unit|Selector32~1_combout\);

-- Location: LCFF_X35_Y24_N5
\M1_unit|SRAM_write_data[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector32~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_address[2]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_write_data\(10));

-- Location: LCCOMB_X35_Y24_N16
\SRAM_unit|SRAM_write_data_buf[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_unit|SRAM_write_data_buf[10]~10_combout\ = (\M1_unit|SRAM_write_data\(10) & \state.S_TOP_M1~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|SRAM_write_data\(10),
	datad => \state.S_TOP_M1~regout\,
	combout => \SRAM_unit|SRAM_write_data_buf[10]~10_combout\);

-- Location: LCFF_X35_Y21_N15
\M2_unit|WS_unit|clipped_buffer[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|Selector14~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|WS_unit|clipped_buffer[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|clipped_buffer\(2));

-- Location: LCCOMB_X35_Y21_N26
\M2_unit|WS_unit|Selector6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Selector6~0_combout\ = (\M2_unit|FS_unit|state.S_FS_START~regout\ & \M2_unit|WS_unit|clipped_buffer\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|FS_unit|state.S_FS_START~regout\,
	datad => \M2_unit|WS_unit|clipped_buffer\(2),
	combout => \M2_unit|WS_unit|Selector6~0_combout\);

-- Location: LCFF_X35_Y21_N27
\M2_unit|WS_unit|SRAM_write_data[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|Selector6~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|WS_unit|SRAM_write_data[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|SRAM_write_data\(10));

-- Location: LCCOMB_X35_Y21_N12
\Selector33~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector33~0_combout\ = (\M2_unit|WS_unit|SRAM_write_data\(10) & ((\M2_unit|state.S_WS~regout\) # (\M2_unit|state.S_CT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|WS_unit|SRAM_write_data\(10),
	datac => \M2_unit|state.S_WS~regout\,
	datad => \M2_unit|state.S_CT~regout\,
	combout => \Selector33~0_combout\);

-- Location: LCFF_X35_Y24_N17
\SRAM_unit|SRAM_write_data_buf[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_unit|SRAM_write_data_buf[10]~10_combout\,
	sdata => \Selector33~0_combout\,
	aclr => \SWITCH_I[17]~clkctrl_outclk\,
	sclr => \SRAM_we_n~0_combout\,
	sload => \state.S_TOP_M2~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_write_data_buf\(10));

-- Location: LCCOMB_X36_Y25_N30
\M1_unit|RGB_unit|G_buffer[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_unit|G_buffer[3]~3_combout\ = (!\M1_unit|RGB_unit|G_prebuff[31]~30_combout\ & ((\M1_unit|RGB_unit|LessThan2~1_combout\) # ((\M1_unit|RGB_unit|G_prebuff[19]~6_combout\) # (\M1_unit|RGB_unit|LessThan2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|LessThan2~1_combout\,
	datab => \M1_unit|RGB_unit|G_prebuff[19]~6_combout\,
	datac => \M1_unit|RGB_unit|LessThan2~0_combout\,
	datad => \M1_unit|RGB_unit|G_prebuff[31]~30_combout\,
	combout => \M1_unit|RGB_unit|G_buffer[3]~3_combout\);

-- Location: LCFF_X36_Y25_N31
\M1_unit|RGB_unit|G_buff[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_unit|G_buffer[3]~3_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_unit|sel_rgb_mul.10~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_unit|G_buff\(3));

-- Location: LCCOMB_X36_Y23_N12
\M1_unit|Selector31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector31~0_combout\ = (!\M1_unit|Selector42~0_combout\ & ((\M1_unit|WideOr27~1_combout\ & (\M1_unit|RGB_unit|G_buff\(3))) # (!\M1_unit|WideOr27~1_combout\ & ((\M1_unit|RGB_unit|R_buff\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr27~1_combout\,
	datab => \M1_unit|RGB_unit|G_buff\(3),
	datac => \M1_unit|RGB_unit|R_buff\(3),
	datad => \M1_unit|Selector42~0_combout\,
	combout => \M1_unit|Selector31~0_combout\);

-- Location: LCCOMB_X35_Y24_N30
\M1_unit|Selector31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector31~1_combout\ = (\M1_unit|Selector31~0_combout\) # ((\M1_unit|B_out_buffer\(3) & ((\M1_unit|state.S_END_LINE_5~regout\) # (\M1_unit|state.S_RUN_5~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|B_out_buffer\(3),
	datab => \M1_unit|state.S_END_LINE_5~regout\,
	datac => \M1_unit|state.S_RUN_5~regout\,
	datad => \M1_unit|Selector31~0_combout\,
	combout => \M1_unit|Selector31~1_combout\);

-- Location: LCFF_X35_Y24_N31
\M1_unit|SRAM_write_data[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector31~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_address[2]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_write_data\(11));

-- Location: LCCOMB_X35_Y24_N10
\SRAM_unit|SRAM_write_data_buf[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_unit|SRAM_write_data_buf[11]~11_combout\ = (\M1_unit|SRAM_write_data\(11) & \state.S_TOP_M1~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|SRAM_write_data\(11),
	datad => \state.S_TOP_M1~regout\,
	combout => \SRAM_unit|SRAM_write_data_buf[11]~11_combout\);

-- Location: LCCOMB_X33_Y21_N4
\Selector32~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector32~0_combout\ = (\M2_unit|WS_unit|SRAM_write_data\(11) & ((\M2_unit|state.S_WS~regout\) # (\M2_unit|state.S_CT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|SRAM_write_data\(11),
	datab => \M2_unit|state.S_WS~regout\,
	datad => \M2_unit|state.S_CT~regout\,
	combout => \Selector32~0_combout\);

-- Location: LCFF_X35_Y24_N11
\SRAM_unit|SRAM_write_data_buf[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_unit|SRAM_write_data_buf[11]~11_combout\,
	sdata => \Selector32~0_combout\,
	aclr => \SWITCH_I[17]~clkctrl_outclk\,
	sclr => \SRAM_we_n~0_combout\,
	sload => \state.S_TOP_M2~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_write_data_buf\(11));

-- Location: LCCOMB_X35_Y23_N0
\M1_unit|Selector30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector30~0_combout\ = (!\M1_unit|Selector42~0_combout\ & ((\M1_unit|WideOr27~1_combout\ & (\M1_unit|RGB_unit|G_buff\(4))) # (!\M1_unit|WideOr27~1_combout\ & ((\M1_unit|RGB_unit|R_buff\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_unit|G_buff\(4),
	datab => \M1_unit|WideOr27~1_combout\,
	datac => \M1_unit|RGB_unit|R_buff\(4),
	datad => \M1_unit|Selector42~0_combout\,
	combout => \M1_unit|Selector30~0_combout\);

-- Location: LCCOMB_X35_Y24_N8
\M1_unit|Selector30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector30~1_combout\ = (\M1_unit|Selector30~0_combout\) # ((\M1_unit|B_out_buffer\(4) & ((\M1_unit|state.S_END_LINE_5~regout\) # (\M1_unit|state.S_RUN_5~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|B_out_buffer\(4),
	datab => \M1_unit|state.S_END_LINE_5~regout\,
	datac => \M1_unit|state.S_RUN_5~regout\,
	datad => \M1_unit|Selector30~0_combout\,
	combout => \M1_unit|Selector30~1_combout\);

-- Location: LCFF_X35_Y24_N9
\M1_unit|SRAM_write_data[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector30~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_address[2]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_write_data\(12));

-- Location: LCCOMB_X35_Y24_N12
\SRAM_unit|SRAM_write_data_buf[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_unit|SRAM_write_data_buf[12]~12_combout\ = (\M1_unit|SRAM_write_data\(12) & \state.S_TOP_M1~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|SRAM_write_data\(12),
	datad => \state.S_TOP_M1~regout\,
	combout => \SRAM_unit|SRAM_write_data_buf[12]~12_combout\);

-- Location: LCFF_X34_Y21_N9
\M2_unit|WS_unit|clipped_buffer[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|Selector12~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|WS_unit|clipped_buffer[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|clipped_buffer\(4));

-- Location: LCCOMB_X34_Y21_N22
\M2_unit|WS_unit|Selector4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Selector4~0_combout\ = (\M2_unit|FS_unit|state.S_FS_START~regout\ & \M2_unit|WS_unit|clipped_buffer\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|FS_unit|state.S_FS_START~regout\,
	datad => \M2_unit|WS_unit|clipped_buffer\(4),
	combout => \M2_unit|WS_unit|Selector4~0_combout\);

-- Location: LCFF_X34_Y21_N23
\M2_unit|WS_unit|SRAM_write_data[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|Selector4~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|WS_unit|SRAM_write_data[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|SRAM_write_data\(12));

-- Location: LCCOMB_X35_Y24_N18
\Selector31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector31~0_combout\ = (\M2_unit|WS_unit|SRAM_write_data\(12) & ((\M2_unit|state.S_WS~regout\) # (\M2_unit|state.S_CT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|WS_unit|SRAM_write_data\(12),
	datac => \M2_unit|state.S_WS~regout\,
	datad => \M2_unit|state.S_CT~regout\,
	combout => \Selector31~0_combout\);

-- Location: LCFF_X35_Y24_N13
\SRAM_unit|SRAM_write_data_buf[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_unit|SRAM_write_data_buf[12]~12_combout\,
	sdata => \Selector31~0_combout\,
	aclr => \SWITCH_I[17]~clkctrl_outclk\,
	sclr => \SRAM_we_n~0_combout\,
	sload => \state.S_TOP_M2~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_write_data_buf\(12));

-- Location: LCCOMB_X36_Y23_N26
\M1_unit|Selector29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector29~0_combout\ = (!\M1_unit|Selector42~0_combout\ & ((\M1_unit|WideOr27~1_combout\ & (\M1_unit|RGB_unit|G_buff\(5))) # (!\M1_unit|WideOr27~1_combout\ & ((\M1_unit|RGB_unit|R_buff\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr27~1_combout\,
	datab => \M1_unit|RGB_unit|G_buff\(5),
	datac => \M1_unit|RGB_unit|R_buff\(5),
	datad => \M1_unit|Selector42~0_combout\,
	combout => \M1_unit|Selector29~0_combout\);

-- Location: LCCOMB_X35_Y24_N28
\M1_unit|Selector29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector29~1_combout\ = (\M1_unit|Selector29~0_combout\) # ((\M1_unit|B_out_buffer\(5) & ((\M1_unit|state.S_RUN_5~regout\) # (\M1_unit|state.S_END_LINE_5~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|B_out_buffer\(5),
	datab => \M1_unit|state.S_RUN_5~regout\,
	datac => \M1_unit|state.S_END_LINE_5~regout\,
	datad => \M1_unit|Selector29~0_combout\,
	combout => \M1_unit|Selector29~1_combout\);

-- Location: LCFF_X35_Y24_N29
\M1_unit|SRAM_write_data[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector29~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|RGB_address[2]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_write_data\(13));

-- Location: LCCOMB_X35_Y24_N6
\SRAM_unit|SRAM_write_data_buf[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_unit|SRAM_write_data_buf[13]~13_combout\ = (\M1_unit|SRAM_write_data\(13) & \state.S_TOP_M1~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|SRAM_write_data\(13),
	datad => \state.S_TOP_M1~regout\,
	combout => \SRAM_unit|SRAM_write_data_buf[13]~13_combout\);

-- Location: LCFF_X34_Y21_N27
\M2_unit|WS_unit|clipped_buffer[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M2_unit|WS_unit|Selector11~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \M2_unit|WS_unit|clipped_buffer[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|clipped_buffer\(5));

-- Location: LCCOMB_X34_Y21_N24
\M2_unit|WS_unit|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Selector3~0_combout\ = (\M2_unit|FS_unit|state.S_FS_START~regout\ & \M2_unit|WS_unit|clipped_buffer\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|FS_unit|state.S_FS_START~regout\,
	datad => \M2_unit|WS_unit|clipped_buffer\(5),
	combout => \M2_unit|WS_unit|Selector3~0_combout\);

-- Location: LCFF_X34_Y21_N25
\M2_unit|WS_unit|SRAM_write_data[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|Selector3~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|WS_unit|SRAM_write_data[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|SRAM_write_data\(13));

-- Location: LCCOMB_X35_Y24_N22
\Selector30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector30~0_combout\ = (\M2_unit|WS_unit|SRAM_write_data\(13) & ((\M2_unit|state.S_WS~regout\) # (\M2_unit|state.S_CT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|WS_unit|SRAM_write_data\(13),
	datac => \M2_unit|state.S_WS~regout\,
	datad => \M2_unit|state.S_CT~regout\,
	combout => \Selector30~0_combout\);

-- Location: LCFF_X35_Y24_N7
\SRAM_unit|SRAM_write_data_buf[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_unit|SRAM_write_data_buf[13]~13_combout\,
	sdata => \Selector30~0_combout\,
	aclr => \SWITCH_I[17]~clkctrl_outclk\,
	sclr => \SRAM_we_n~0_combout\,
	sload => \state.S_TOP_M2~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_write_data_buf\(13));

-- Location: LCCOMB_X35_Y24_N0
\SRAM_unit|SRAM_write_data_buf[14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_unit|SRAM_write_data_buf[14]~14_combout\ = (\M1_unit|SRAM_write_data\(14) & \state.S_TOP_M1~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_write_data\(14),
	datad => \state.S_TOP_M1~regout\,
	combout => \SRAM_unit|SRAM_write_data_buf[14]~14_combout\);

-- Location: LCCOMB_X35_Y24_N2
\Selector29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector29~0_combout\ = (\M2_unit|WS_unit|SRAM_write_data\(14) & ((\M2_unit|state.S_WS~regout\) # (\M2_unit|state.S_CT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|SRAM_write_data\(14),
	datac => \M2_unit|state.S_WS~regout\,
	datad => \M2_unit|state.S_CT~regout\,
	combout => \Selector29~0_combout\);

-- Location: LCFF_X35_Y24_N1
\SRAM_unit|SRAM_write_data_buf[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_unit|SRAM_write_data_buf[14]~14_combout\,
	sdata => \Selector29~0_combout\,
	aclr => \SWITCH_I[17]~clkctrl_outclk\,
	sclr => \SRAM_we_n~0_combout\,
	sload => \state.S_TOP_M2~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_write_data_buf\(14));

-- Location: LCCOMB_X35_Y24_N26
\SRAM_unit|SRAM_write_data_buf[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_unit|SRAM_write_data_buf[15]~15_combout\ = (\M1_unit|SRAM_write_data\(15) & \state.S_TOP_M1~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_write_data\(15),
	datad => \state.S_TOP_M1~regout\,
	combout => \SRAM_unit|SRAM_write_data_buf[15]~15_combout\);

-- Location: LCCOMB_X35_Y24_N14
\Selector28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector28~0_combout\ = (\M2_unit|WS_unit|SRAM_write_data\(15) & ((\M2_unit|state.S_WS~regout\) # (\M2_unit|state.S_CT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|SRAM_write_data\(15),
	datac => \M2_unit|state.S_WS~regout\,
	datad => \M2_unit|state.S_CT~regout\,
	combout => \Selector28~0_combout\);

-- Location: LCFF_X35_Y24_N27
\SRAM_unit|SRAM_write_data_buf[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_unit|SRAM_write_data_buf[15]~15_combout\,
	sdata => \Selector28~0_combout\,
	aclr => \SWITCH_I[17]~clkctrl_outclk\,
	sclr => \SRAM_we_n~0_combout\,
	sload => \state.S_TOP_M2~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_write_data_buf\(15));

-- Location: LCCOMB_X36_Y21_N12
\Selector19~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector19~4_combout\ = (\state.S_TOP_VGA~regout\) # ((\state.S_TOP_M1~regout\ & !\state.S_TOP_M2~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \state.S_TOP_VGA~regout\,
	datac => \state.S_TOP_M1~regout\,
	datad => \state.S_TOP_M2~regout\,
	combout => \Selector19~4_combout\);

-- Location: LCCOMB_X48_Y27_N10
\VGA_unit|VGA_unit|V_Cont[0]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|V_Cont[0]~10_combout\ = \VGA_unit|VGA_unit|V_Cont\(0) $ (VCC)
-- \VGA_unit|VGA_unit|V_Cont[0]~11\ = CARRY(\VGA_unit|VGA_unit|V_Cont\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|V_Cont\(0),
	datad => VCC,
	combout => \VGA_unit|VGA_unit|V_Cont[0]~10_combout\,
	cout => \VGA_unit|VGA_unit|V_Cont[0]~11\);

-- Location: LCCOMB_X48_Y27_N12
\VGA_unit|VGA_unit|V_Cont[1]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|V_Cont[1]~12_combout\ = (\VGA_unit|VGA_unit|V_Cont\(1) & (!\VGA_unit|VGA_unit|V_Cont[0]~11\)) # (!\VGA_unit|VGA_unit|V_Cont\(1) & ((\VGA_unit|VGA_unit|V_Cont[0]~11\) # (GND)))
-- \VGA_unit|VGA_unit|V_Cont[1]~13\ = CARRY((!\VGA_unit|VGA_unit|V_Cont[0]~11\) # (!\VGA_unit|VGA_unit|V_Cont\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|V_Cont\(1),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|V_Cont[0]~11\,
	combout => \VGA_unit|VGA_unit|V_Cont[1]~12_combout\,
	cout => \VGA_unit|VGA_unit|V_Cont[1]~13\);

-- Location: LCCOMB_X48_Y27_N14
\VGA_unit|VGA_unit|V_Cont[2]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|V_Cont[2]~14_combout\ = (\VGA_unit|VGA_unit|V_Cont\(2) & (\VGA_unit|VGA_unit|V_Cont[1]~13\ $ (GND))) # (!\VGA_unit|VGA_unit|V_Cont\(2) & (!\VGA_unit|VGA_unit|V_Cont[1]~13\ & VCC))
-- \VGA_unit|VGA_unit|V_Cont[2]~15\ = CARRY((\VGA_unit|VGA_unit|V_Cont\(2) & !\VGA_unit|VGA_unit|V_Cont[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|V_Cont\(2),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|V_Cont[1]~13\,
	combout => \VGA_unit|VGA_unit|V_Cont[2]~14_combout\,
	cout => \VGA_unit|VGA_unit|V_Cont[2]~15\);

-- Location: LCCOMB_X48_Y27_N18
\VGA_unit|VGA_unit|V_Cont[4]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|V_Cont[4]~18_combout\ = (\VGA_unit|VGA_unit|V_Cont\(4) & (\VGA_unit|VGA_unit|V_Cont[3]~17\ $ (GND))) # (!\VGA_unit|VGA_unit|V_Cont\(4) & (!\VGA_unit|VGA_unit|V_Cont[3]~17\ & VCC))
-- \VGA_unit|VGA_unit|V_Cont[4]~19\ = CARRY((\VGA_unit|VGA_unit|V_Cont\(4) & !\VGA_unit|VGA_unit|V_Cont[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|V_Cont\(4),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|V_Cont[3]~17\,
	combout => \VGA_unit|VGA_unit|V_Cont[4]~18_combout\,
	cout => \VGA_unit|VGA_unit|V_Cont[4]~19\);

-- Location: LCCOMB_X44_Y27_N2
\VGA_unit|VGA_unit|H_Cont[0]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|H_Cont[0]~10_combout\ = \VGA_unit|VGA_unit|H_Cont\(0) $ (VCC)
-- \VGA_unit|VGA_unit|H_Cont[0]~11\ = CARRY(\VGA_unit|VGA_unit|H_Cont\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|H_Cont\(0),
	datad => VCC,
	combout => \VGA_unit|VGA_unit|H_Cont[0]~10_combout\,
	cout => \VGA_unit|VGA_unit|H_Cont[0]~11\);

-- Location: LCCOMB_X44_Y27_N4
\VGA_unit|VGA_unit|H_Cont[1]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|H_Cont[1]~12_combout\ = (\VGA_unit|VGA_unit|H_Cont\(1) & (!\VGA_unit|VGA_unit|H_Cont[0]~11\)) # (!\VGA_unit|VGA_unit|H_Cont\(1) & ((\VGA_unit|VGA_unit|H_Cont[0]~11\) # (GND)))
-- \VGA_unit|VGA_unit|H_Cont[1]~13\ = CARRY((!\VGA_unit|VGA_unit|H_Cont[0]~11\) # (!\VGA_unit|VGA_unit|H_Cont\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|H_Cont\(1),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|H_Cont[0]~11\,
	combout => \VGA_unit|VGA_unit|H_Cont[1]~12_combout\,
	cout => \VGA_unit|VGA_unit|H_Cont[1]~13\);

-- Location: LCCOMB_X48_Y28_N0
\VGA_unit|VGA_unit|counter_enable~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|counter_enable~0_combout\ = !\VGA_unit|VGA_unit|counter_enable~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VGA_unit|VGA_unit|counter_enable~regout\,
	combout => \VGA_unit|VGA_unit|counter_enable~0_combout\);

-- Location: LCFF_X48_Y28_N1
\VGA_unit|VGA_unit|counter_enable\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|counter_enable~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|counter_enable~regout\);

-- Location: LCFF_X44_Y27_N5
\VGA_unit|VGA_unit|H_Cont[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|H_Cont[1]~12_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan0~2_combout\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|H_Cont\(1));

-- Location: LCCOMB_X44_Y27_N6
\VGA_unit|VGA_unit|H_Cont[2]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|H_Cont[2]~14_combout\ = (\VGA_unit|VGA_unit|H_Cont\(2) & (\VGA_unit|VGA_unit|H_Cont[1]~13\ $ (GND))) # (!\VGA_unit|VGA_unit|H_Cont\(2) & (!\VGA_unit|VGA_unit|H_Cont[1]~13\ & VCC))
-- \VGA_unit|VGA_unit|H_Cont[2]~15\ = CARRY((\VGA_unit|VGA_unit|H_Cont\(2) & !\VGA_unit|VGA_unit|H_Cont[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(2),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|H_Cont[1]~13\,
	combout => \VGA_unit|VGA_unit|H_Cont[2]~14_combout\,
	cout => \VGA_unit|VGA_unit|H_Cont[2]~15\);

-- Location: LCCOMB_X44_Y27_N8
\VGA_unit|VGA_unit|H_Cont[3]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|H_Cont[3]~16_combout\ = (\VGA_unit|VGA_unit|H_Cont\(3) & (!\VGA_unit|VGA_unit|H_Cont[2]~15\)) # (!\VGA_unit|VGA_unit|H_Cont\(3) & ((\VGA_unit|VGA_unit|H_Cont[2]~15\) # (GND)))
-- \VGA_unit|VGA_unit|H_Cont[3]~17\ = CARRY((!\VGA_unit|VGA_unit|H_Cont[2]~15\) # (!\VGA_unit|VGA_unit|H_Cont\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|H_Cont\(3),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|H_Cont[2]~15\,
	combout => \VGA_unit|VGA_unit|H_Cont[3]~16_combout\,
	cout => \VGA_unit|VGA_unit|H_Cont[3]~17\);

-- Location: LCFF_X44_Y27_N9
\VGA_unit|VGA_unit|H_Cont[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|H_Cont[3]~16_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan0~2_combout\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|H_Cont\(3));

-- Location: LCCOMB_X44_Y27_N10
\VGA_unit|VGA_unit|H_Cont[4]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|H_Cont[4]~18_combout\ = (\VGA_unit|VGA_unit|H_Cont\(4) & (\VGA_unit|VGA_unit|H_Cont[3]~17\ $ (GND))) # (!\VGA_unit|VGA_unit|H_Cont\(4) & (!\VGA_unit|VGA_unit|H_Cont[3]~17\ & VCC))
-- \VGA_unit|VGA_unit|H_Cont[4]~19\ = CARRY((\VGA_unit|VGA_unit|H_Cont\(4) & !\VGA_unit|VGA_unit|H_Cont[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(4),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|H_Cont[3]~17\,
	combout => \VGA_unit|VGA_unit|H_Cont[4]~18_combout\,
	cout => \VGA_unit|VGA_unit|H_Cont[4]~19\);

-- Location: LCCOMB_X44_Y27_N14
\VGA_unit|VGA_unit|H_Cont[6]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|H_Cont[6]~22_combout\ = (\VGA_unit|VGA_unit|H_Cont\(6) & (\VGA_unit|VGA_unit|H_Cont[5]~21\ $ (GND))) # (!\VGA_unit|VGA_unit|H_Cont\(6) & (!\VGA_unit|VGA_unit|H_Cont[5]~21\ & VCC))
-- \VGA_unit|VGA_unit|H_Cont[6]~23\ = CARRY((\VGA_unit|VGA_unit|H_Cont\(6) & !\VGA_unit|VGA_unit|H_Cont[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|H_Cont\(6),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|H_Cont[5]~21\,
	combout => \VGA_unit|VGA_unit|H_Cont[6]~22_combout\,
	cout => \VGA_unit|VGA_unit|H_Cont[6]~23\);

-- Location: LCFF_X44_Y27_N15
\VGA_unit|VGA_unit|H_Cont[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|H_Cont[6]~22_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan0~2_combout\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|H_Cont\(6));

-- Location: LCCOMB_X44_Y27_N16
\VGA_unit|VGA_unit|H_Cont[7]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|H_Cont[7]~24_combout\ = (\VGA_unit|VGA_unit|H_Cont\(7) & (!\VGA_unit|VGA_unit|H_Cont[6]~23\)) # (!\VGA_unit|VGA_unit|H_Cont\(7) & ((\VGA_unit|VGA_unit|H_Cont[6]~23\) # (GND)))
-- \VGA_unit|VGA_unit|H_Cont[7]~25\ = CARRY((!\VGA_unit|VGA_unit|H_Cont[6]~23\) # (!\VGA_unit|VGA_unit|H_Cont\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(7),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|H_Cont[6]~23\,
	combout => \VGA_unit|VGA_unit|H_Cont[7]~24_combout\,
	cout => \VGA_unit|VGA_unit|H_Cont[7]~25\);

-- Location: LCCOMB_X44_Y27_N18
\VGA_unit|VGA_unit|H_Cont[8]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|H_Cont[8]~26_combout\ = (\VGA_unit|VGA_unit|H_Cont\(8) & (\VGA_unit|VGA_unit|H_Cont[7]~25\ $ (GND))) # (!\VGA_unit|VGA_unit|H_Cont\(8) & (!\VGA_unit|VGA_unit|H_Cont[7]~25\ & VCC))
-- \VGA_unit|VGA_unit|H_Cont[8]~27\ = CARRY((\VGA_unit|VGA_unit|H_Cont\(8) & !\VGA_unit|VGA_unit|H_Cont[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|H_Cont\(8),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|H_Cont[7]~25\,
	combout => \VGA_unit|VGA_unit|H_Cont[8]~26_combout\,
	cout => \VGA_unit|VGA_unit|H_Cont[8]~27\);

-- Location: LCFF_X44_Y27_N19
\VGA_unit|VGA_unit|H_Cont[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|H_Cont[8]~26_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan0~2_combout\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|H_Cont\(8));

-- Location: LCCOMB_X44_Y27_N20
\VGA_unit|VGA_unit|H_Cont[9]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|H_Cont[9]~28_combout\ = \VGA_unit|VGA_unit|H_Cont\(9) $ (\VGA_unit|VGA_unit|H_Cont[8]~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(9),
	cin => \VGA_unit|VGA_unit|H_Cont[8]~27\,
	combout => \VGA_unit|VGA_unit|H_Cont[9]~28_combout\);

-- Location: LCFF_X44_Y27_N21
\VGA_unit|VGA_unit|H_Cont[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|H_Cont[9]~28_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan0~2_combout\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|H_Cont\(9));

-- Location: LCFF_X44_Y27_N7
\VGA_unit|VGA_unit|H_Cont[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|H_Cont[2]~14_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan0~2_combout\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|H_Cont\(2));

-- Location: LCCOMB_X44_Y27_N0
\VGA_unit|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Equal0~4_combout\ = (\VGA_unit|VGA_unit|H_Cont\(3) & \VGA_unit|VGA_unit|H_Cont\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VGA_unit|VGA_unit|H_Cont\(3),
	datad => \VGA_unit|VGA_unit|H_Cont\(2),
	combout => \VGA_unit|Equal0~4_combout\);

-- Location: LCCOMB_X45_Y27_N26
\VGA_unit|VGA_unit|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|LessThan0~1_combout\ = (((!\VGA_unit|VGA_unit|H_Cont\(0)) # (!\VGA_unit|Equal0~4_combout\)) # (!\VGA_unit|VGA_unit|H_Cont\(1))) # (!\VGA_unit|VGA_unit|H_Cont\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(4),
	datab => \VGA_unit|VGA_unit|H_Cont\(1),
	datac => \VGA_unit|Equal0~4_combout\,
	datad => \VGA_unit|VGA_unit|H_Cont\(0),
	combout => \VGA_unit|VGA_unit|LessThan0~1_combout\);

-- Location: LCCOMB_X45_Y27_N4
\VGA_unit|VGA_unit|LessThan0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|LessThan0~2_combout\ = (\VGA_unit|VGA_unit|H_Cont\(9) & (\VGA_unit|VGA_unit|H_Cont\(8) & ((!\VGA_unit|VGA_unit|LessThan0~1_combout\) # (!\VGA_unit|VGA_unit|LessThan0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|LessThan0~0_combout\,
	datab => \VGA_unit|VGA_unit|H_Cont\(9),
	datac => \VGA_unit|VGA_unit|H_Cont\(8),
	datad => \VGA_unit|VGA_unit|LessThan0~1_combout\,
	combout => \VGA_unit|VGA_unit|LessThan0~2_combout\);

-- Location: LCFF_X44_Y27_N3
\VGA_unit|VGA_unit|H_Cont[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|H_Cont[0]~10_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan0~2_combout\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|H_Cont\(0));

-- Location: LCCOMB_X44_Y27_N22
\VGA_unit|VGA_unit|oVGA_V_SYNC~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_V_SYNC~2_combout\ = (!\VGA_unit|VGA_unit|H_Cont\(2) & (!\VGA_unit|VGA_unit|H_Cont\(0) & (!\VGA_unit|VGA_unit|H_Cont\(3) & \VGA_unit|VGA_unit|counter_enable~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(2),
	datab => \VGA_unit|VGA_unit|H_Cont\(0),
	datac => \VGA_unit|VGA_unit|H_Cont\(3),
	datad => \VGA_unit|VGA_unit|counter_enable~regout\,
	combout => \VGA_unit|VGA_unit|oVGA_V_SYNC~2_combout\);

-- Location: LCCOMB_X45_Y27_N0
\VGA_unit|VGA_unit|oVGA_V_SYNC~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_V_SYNC~0_combout\ = (!\VGA_unit|VGA_unit|H_Cont\(9) & !\VGA_unit|VGA_unit|H_Cont\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|H_Cont\(9),
	datac => \VGA_unit|VGA_unit|H_Cont\(8),
	combout => \VGA_unit|VGA_unit|oVGA_V_SYNC~0_combout\);

-- Location: LCCOMB_X45_Y27_N20
\VGA_unit|VGA_unit|oVGA_V_SYNC~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout\ = (\VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout\ & (\VGA_unit|VGA_unit|oVGA_V_SYNC~2_combout\ & (!\VGA_unit|VGA_unit|H_Cont\(1) & \VGA_unit|VGA_unit|oVGA_V_SYNC~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout\,
	datab => \VGA_unit|VGA_unit|oVGA_V_SYNC~2_combout\,
	datac => \VGA_unit|VGA_unit|H_Cont\(1),
	datad => \VGA_unit|VGA_unit|oVGA_V_SYNC~0_combout\,
	combout => \VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout\);

-- Location: LCFF_X48_Y27_N19
\VGA_unit|VGA_unit|V_Cont[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|V_Cont[4]~18_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan2~2_combout\,
	ena => \VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|V_Cont\(4));

-- Location: LCCOMB_X48_Y27_N20
\VGA_unit|VGA_unit|V_Cont[5]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|V_Cont[5]~20_combout\ = (\VGA_unit|VGA_unit|V_Cont\(5) & (!\VGA_unit|VGA_unit|V_Cont[4]~19\)) # (!\VGA_unit|VGA_unit|V_Cont\(5) & ((\VGA_unit|VGA_unit|V_Cont[4]~19\) # (GND)))
-- \VGA_unit|VGA_unit|V_Cont[5]~21\ = CARRY((!\VGA_unit|VGA_unit|V_Cont[4]~19\) # (!\VGA_unit|VGA_unit|V_Cont\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|V_Cont\(5),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|V_Cont[4]~19\,
	combout => \VGA_unit|VGA_unit|V_Cont[5]~20_combout\,
	cout => \VGA_unit|VGA_unit|V_Cont[5]~21\);

-- Location: LCCOMB_X48_Y27_N22
\VGA_unit|VGA_unit|V_Cont[6]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|V_Cont[6]~22_combout\ = (\VGA_unit|VGA_unit|V_Cont\(6) & (\VGA_unit|VGA_unit|V_Cont[5]~21\ $ (GND))) # (!\VGA_unit|VGA_unit|V_Cont\(6) & (!\VGA_unit|VGA_unit|V_Cont[5]~21\ & VCC))
-- \VGA_unit|VGA_unit|V_Cont[6]~23\ = CARRY((\VGA_unit|VGA_unit|V_Cont\(6) & !\VGA_unit|VGA_unit|V_Cont[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|V_Cont\(6),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|V_Cont[5]~21\,
	combout => \VGA_unit|VGA_unit|V_Cont[6]~22_combout\,
	cout => \VGA_unit|VGA_unit|V_Cont[6]~23\);

-- Location: LCFF_X48_Y27_N23
\VGA_unit|VGA_unit|V_Cont[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|V_Cont[6]~22_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan2~2_combout\,
	ena => \VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|V_Cont\(6));

-- Location: LCCOMB_X48_Y27_N24
\VGA_unit|VGA_unit|V_Cont[7]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|V_Cont[7]~24_combout\ = (\VGA_unit|VGA_unit|V_Cont\(7) & (!\VGA_unit|VGA_unit|V_Cont[6]~23\)) # (!\VGA_unit|VGA_unit|V_Cont\(7) & ((\VGA_unit|VGA_unit|V_Cont[6]~23\) # (GND)))
-- \VGA_unit|VGA_unit|V_Cont[7]~25\ = CARRY((!\VGA_unit|VGA_unit|V_Cont[6]~23\) # (!\VGA_unit|VGA_unit|V_Cont\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|V_Cont\(7),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|V_Cont[6]~23\,
	combout => \VGA_unit|VGA_unit|V_Cont[7]~24_combout\,
	cout => \VGA_unit|VGA_unit|V_Cont[7]~25\);

-- Location: LCFF_X48_Y27_N25
\VGA_unit|VGA_unit|V_Cont[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|V_Cont[7]~24_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan2~2_combout\,
	ena => \VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|V_Cont\(7));

-- Location: LCCOMB_X48_Y27_N8
\VGA_unit|VGA_unit|LessThan2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|LessThan2~0_combout\ = (!\VGA_unit|VGA_unit|V_Cont\(8) & (!\VGA_unit|VGA_unit|V_Cont\(4) & (!\VGA_unit|VGA_unit|V_Cont\(7) & !\VGA_unit|VGA_unit|V_Cont\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|V_Cont\(8),
	datab => \VGA_unit|VGA_unit|V_Cont\(4),
	datac => \VGA_unit|VGA_unit|V_Cont\(7),
	datad => \VGA_unit|VGA_unit|V_Cont\(6),
	combout => \VGA_unit|VGA_unit|LessThan2~0_combout\);

-- Location: LCFF_X48_Y27_N21
\VGA_unit|VGA_unit|V_Cont[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|V_Cont[5]~20_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan2~2_combout\,
	ena => \VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|V_Cont\(5));

-- Location: LCFF_X48_Y27_N11
\VGA_unit|VGA_unit|V_Cont[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|V_Cont[0]~10_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan2~2_combout\,
	ena => \VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|V_Cont\(0));

-- Location: LCFF_X48_Y27_N13
\VGA_unit|VGA_unit|V_Cont[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|V_Cont[1]~12_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan2~2_combout\,
	ena => \VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|V_Cont\(1));

-- Location: LCCOMB_X48_Y27_N0
\VGA_unit|VGA_unit|LessThan2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|LessThan2~1_combout\ = ((!\VGA_unit|VGA_unit|V_Cont\(2) & ((!\VGA_unit|VGA_unit|V_Cont\(1)) # (!\VGA_unit|VGA_unit|V_Cont\(0))))) # (!\VGA_unit|VGA_unit|V_Cont\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|V_Cont\(3),
	datab => \VGA_unit|VGA_unit|V_Cont\(0),
	datac => \VGA_unit|VGA_unit|V_Cont\(2),
	datad => \VGA_unit|VGA_unit|V_Cont\(1),
	combout => \VGA_unit|VGA_unit|LessThan2~1_combout\);

-- Location: LCCOMB_X48_Y27_N30
\VGA_unit|VGA_unit|LessThan2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|LessThan2~2_combout\ = (\VGA_unit|VGA_unit|V_Cont\(9) & (((\VGA_unit|VGA_unit|V_Cont\(5)) # (!\VGA_unit|VGA_unit|LessThan2~1_combout\)) # (!\VGA_unit|VGA_unit|LessThan2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|V_Cont\(9),
	datab => \VGA_unit|VGA_unit|LessThan2~0_combout\,
	datac => \VGA_unit|VGA_unit|V_Cont\(5),
	datad => \VGA_unit|VGA_unit|LessThan2~1_combout\,
	combout => \VGA_unit|VGA_unit|LessThan2~2_combout\);

-- Location: LCFF_X48_Y27_N15
\VGA_unit|VGA_unit|V_Cont[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|V_Cont[2]~14_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan2~2_combout\,
	ena => \VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|V_Cont\(2));

-- Location: LCCOMB_X47_Y27_N8
\VGA_unit|VGA_unit|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|Add1~0_combout\ = \VGA_unit|VGA_unit|V_Cont\(0) $ (VCC)
-- \VGA_unit|VGA_unit|Add1~1\ = CARRY(\VGA_unit|VGA_unit|V_Cont\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|V_Cont\(0),
	datad => VCC,
	combout => \VGA_unit|VGA_unit|Add1~0_combout\,
	cout => \VGA_unit|VGA_unit|Add1~1\);

-- Location: LCCOMB_X47_Y27_N12
\VGA_unit|VGA_unit|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|Add1~4_combout\ = (\VGA_unit|VGA_unit|V_Cont\(2) & ((GND) # (!\VGA_unit|VGA_unit|Add1~3\))) # (!\VGA_unit|VGA_unit|V_Cont\(2) & (\VGA_unit|VGA_unit|Add1~3\ $ (GND)))
-- \VGA_unit|VGA_unit|Add1~5\ = CARRY((\VGA_unit|VGA_unit|V_Cont\(2)) # (!\VGA_unit|VGA_unit|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|V_Cont\(2),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|Add1~3\,
	combout => \VGA_unit|VGA_unit|Add1~4_combout\,
	cout => \VGA_unit|VGA_unit|Add1~5\);

-- Location: LCCOMB_X47_Y27_N14
\VGA_unit|VGA_unit|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|Add1~6_combout\ = (\VGA_unit|VGA_unit|V_Cont\(3) & (\VGA_unit|VGA_unit|Add1~5\ & VCC)) # (!\VGA_unit|VGA_unit|V_Cont\(3) & (!\VGA_unit|VGA_unit|Add1~5\))
-- \VGA_unit|VGA_unit|Add1~7\ = CARRY((!\VGA_unit|VGA_unit|V_Cont\(3) & !\VGA_unit|VGA_unit|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|V_Cont\(3),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|Add1~5\,
	combout => \VGA_unit|VGA_unit|Add1~6_combout\,
	cout => \VGA_unit|VGA_unit|Add1~7\);

-- Location: LCCOMB_X47_Y27_N16
\VGA_unit|VGA_unit|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|Add1~8_combout\ = (\VGA_unit|VGA_unit|V_Cont\(4) & ((GND) # (!\VGA_unit|VGA_unit|Add1~7\))) # (!\VGA_unit|VGA_unit|V_Cont\(4) & (\VGA_unit|VGA_unit|Add1~7\ $ (GND)))
-- \VGA_unit|VGA_unit|Add1~9\ = CARRY((\VGA_unit|VGA_unit|V_Cont\(4)) # (!\VGA_unit|VGA_unit|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|V_Cont\(4),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|Add1~7\,
	combout => \VGA_unit|VGA_unit|Add1~8_combout\,
	cout => \VGA_unit|VGA_unit|Add1~9\);

-- Location: LCCOMB_X47_Y27_N18
\VGA_unit|VGA_unit|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|Add1~10_combout\ = (\VGA_unit|VGA_unit|V_Cont\(5) & (!\VGA_unit|VGA_unit|Add1~9\)) # (!\VGA_unit|VGA_unit|V_Cont\(5) & ((\VGA_unit|VGA_unit|Add1~9\) # (GND)))
-- \VGA_unit|VGA_unit|Add1~11\ = CARRY((!\VGA_unit|VGA_unit|Add1~9\) # (!\VGA_unit|VGA_unit|V_Cont\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|V_Cont\(5),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|Add1~9\,
	combout => \VGA_unit|VGA_unit|Add1~10_combout\,
	cout => \VGA_unit|VGA_unit|Add1~11\);

-- Location: LCCOMB_X47_Y27_N0
\VGA_unit|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Equal1~0_combout\ = (\VGA_unit|VGA_unit|Add1~12_combout\ & (\VGA_unit|VGA_unit|Add1~6_combout\ & (\VGA_unit|VGA_unit|Add1~8_combout\ & \VGA_unit|VGA_unit|Add1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|Add1~12_combout\,
	datab => \VGA_unit|VGA_unit|Add1~6_combout\,
	datac => \VGA_unit|VGA_unit|Add1~8_combout\,
	datad => \VGA_unit|VGA_unit|Add1~10_combout\,
	combout => \VGA_unit|Equal1~0_combout\);

-- Location: LCCOMB_X47_Y27_N20
\VGA_unit|VGA_unit|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|Add1~12_combout\ = (\VGA_unit|VGA_unit|V_Cont\(6) & ((GND) # (!\VGA_unit|VGA_unit|Add1~11\))) # (!\VGA_unit|VGA_unit|V_Cont\(6) & (\VGA_unit|VGA_unit|Add1~11\ $ (GND)))
-- \VGA_unit|VGA_unit|Add1~13\ = CARRY((\VGA_unit|VGA_unit|V_Cont\(6)) # (!\VGA_unit|VGA_unit|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|V_Cont\(6),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|Add1~11\,
	combout => \VGA_unit|VGA_unit|Add1~12_combout\,
	cout => \VGA_unit|VGA_unit|Add1~13\);

-- Location: LCCOMB_X47_Y27_N22
\VGA_unit|VGA_unit|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|Add1~14_combout\ = (\VGA_unit|VGA_unit|V_Cont\(7) & (\VGA_unit|VGA_unit|Add1~13\ & VCC)) # (!\VGA_unit|VGA_unit|V_Cont\(7) & (!\VGA_unit|VGA_unit|Add1~13\))
-- \VGA_unit|VGA_unit|Add1~15\ = CARRY((!\VGA_unit|VGA_unit|V_Cont\(7) & !\VGA_unit|VGA_unit|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|V_Cont\(7),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|Add1~13\,
	combout => \VGA_unit|VGA_unit|Add1~14_combout\,
	cout => \VGA_unit|VGA_unit|Add1~15\);

-- Location: LCCOMB_X47_Y27_N24
\VGA_unit|VGA_unit|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|Add1~16_combout\ = (\VGA_unit|VGA_unit|V_Cont\(8) & ((GND) # (!\VGA_unit|VGA_unit|Add1~15\))) # (!\VGA_unit|VGA_unit|V_Cont\(8) & (\VGA_unit|VGA_unit|Add1~15\ $ (GND)))
-- \VGA_unit|VGA_unit|Add1~17\ = CARRY((\VGA_unit|VGA_unit|V_Cont\(8)) # (!\VGA_unit|VGA_unit|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|V_Cont\(8),
	datad => VCC,
	cin => \VGA_unit|VGA_unit|Add1~15\,
	combout => \VGA_unit|VGA_unit|Add1~16_combout\,
	cout => \VGA_unit|VGA_unit|Add1~17\);

-- Location: LCCOMB_X47_Y27_N2
\VGA_unit|Equal3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Equal3~0_combout\ = (!\VGA_unit|VGA_unit|Add1~2_combout\ & (!\VGA_unit|VGA_unit|Add1~0_combout\ & (!\VGA_unit|VGA_unit|Add1~16_combout\ & !\VGA_unit|VGA_unit|Add1~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|Add1~2_combout\,
	datab => \VGA_unit|VGA_unit|Add1~0_combout\,
	datac => \VGA_unit|VGA_unit|Add1~16_combout\,
	datad => \VGA_unit|VGA_unit|Add1~14_combout\,
	combout => \VGA_unit|Equal3~0_combout\);

-- Location: LCCOMB_X46_Y27_N16
\VGA_unit|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Equal1~1_combout\ = (\VGA_unit|VGA_unit|Add1~18_combout\) # (((\VGA_unit|VGA_unit|Add1~4_combout\) # (!\VGA_unit|Equal3~0_combout\)) # (!\VGA_unit|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|Add1~18_combout\,
	datab => \VGA_unit|Equal1~0_combout\,
	datac => \VGA_unit|VGA_unit|Add1~4_combout\,
	datad => \VGA_unit|Equal3~0_combout\,
	combout => \VGA_unit|Equal1~1_combout\);

-- Location: LCCOMB_X48_Y22_N2
\VGA_unit|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~2_combout\ = (\VGA_unit|SRAM_address\(3) & (\VGA_unit|Add0~1\ & VCC)) # (!\VGA_unit|SRAM_address\(3) & (!\VGA_unit|Add0~1\))
-- \VGA_unit|Add0~3\ = CARRY((!\VGA_unit|SRAM_address\(3) & !\VGA_unit|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(3),
	datad => VCC,
	cin => \VGA_unit|Add0~1\,
	combout => \VGA_unit|Add0~2_combout\,
	cout => \VGA_unit|Add0~3\);

-- Location: LCCOMB_X49_Y23_N2
\VGA_unit|Add0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~46_combout\ = (\VGA_unit|Equal1~1_combout\ & \VGA_unit|Add0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|Equal1~1_combout\,
	datad => \VGA_unit|Add0~2_combout\,
	combout => \VGA_unit|Add0~46_combout\);

-- Location: LCCOMB_X49_Y23_N14
\VGA_unit|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~0_combout\ = \VGA_unit|SRAM_address\(0) $ (VCC)
-- \VGA_unit|Add1~1\ = CARRY(\VGA_unit|SRAM_address\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address\(0),
	datad => VCC,
	combout => \VGA_unit|Add1~0_combout\,
	cout => \VGA_unit|Add1~1\);

-- Location: LCCOMB_X49_Y23_N16
\VGA_unit|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~2_combout\ = (\VGA_unit|SRAM_address\(1) & (!\VGA_unit|Add1~1\)) # (!\VGA_unit|SRAM_address\(1) & ((\VGA_unit|Add1~1\) # (GND)))
-- \VGA_unit|Add1~3\ = CARRY((!\VGA_unit|Add1~1\) # (!\VGA_unit|SRAM_address\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(1),
	datad => VCC,
	cin => \VGA_unit|Add1~1\,
	combout => \VGA_unit|Add1~2_combout\,
	cout => \VGA_unit|Add1~3\);

-- Location: LCFF_X44_Y27_N17
\VGA_unit|VGA_unit|H_Cont[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|H_Cont[7]~24_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan0~2_combout\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|H_Cont\(7));

-- Location: LCFF_X44_Y27_N11
\VGA_unit|VGA_unit|H_Cont[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|H_Cont[4]~18_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan0~2_combout\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|H_Cont\(4));

-- Location: LCCOMB_X45_Y27_N28
\VGA_unit|VGA_unit|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|Add0~0_combout\ = (\VGA_unit|VGA_unit|H_Cont\(7) & ((\VGA_unit|VGA_unit|H_Cont\(5)) # ((\VGA_unit|VGA_unit|H_Cont\(6)) # (\VGA_unit|VGA_unit|H_Cont\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(5),
	datab => \VGA_unit|VGA_unit|H_Cont\(7),
	datac => \VGA_unit|VGA_unit|H_Cont\(6),
	datad => \VGA_unit|VGA_unit|H_Cont\(4),
	combout => \VGA_unit|VGA_unit|Add0~0_combout\);

-- Location: LCCOMB_X45_Y27_N22
\VGA_unit|LessThan2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|LessThan2~2_combout\ = (\VGA_unit|LessThan2~1_combout\ & (!\VGA_unit|VGA_unit|H_Cont\(9) & (\VGA_unit|VGA_unit|H_Cont\(8) $ (\VGA_unit|VGA_unit|Add0~0_combout\)))) # (!\VGA_unit|LessThan2~1_combout\ & (\VGA_unit|VGA_unit|H_Cont\(9) $ 
-- (((\VGA_unit|VGA_unit|H_Cont\(8)) # (\VGA_unit|VGA_unit|Add0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|LessThan2~1_combout\,
	datab => \VGA_unit|VGA_unit|H_Cont\(9),
	datac => \VGA_unit|VGA_unit|H_Cont\(8),
	datad => \VGA_unit|VGA_unit|Add0~0_combout\,
	combout => \VGA_unit|LessThan2~2_combout\);

-- Location: LCCOMB_X44_Y27_N24
\VGA_unit|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Equal0~2_combout\ = (\VGA_unit|VGA_unit|H_Cont\(2) & (\VGA_unit|VGA_unit|H_Cont\(0) & (\VGA_unit|VGA_unit|H_Cont\(3) & !\VGA_unit|VGA_unit|H_Cont\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(2),
	datab => \VGA_unit|VGA_unit|H_Cont\(0),
	datac => \VGA_unit|VGA_unit|H_Cont\(3),
	datad => \VGA_unit|VGA_unit|H_Cont\(4),
	combout => \VGA_unit|Equal0~2_combout\);

-- Location: LCCOMB_X45_Y27_N18
\VGA_unit|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Equal0~0_combout\ = (!\VGA_unit|VGA_unit|H_Cont\(6) & (!\VGA_unit|VGA_unit|H_Cont\(1) & (\VGA_unit|VGA_unit|H_Cont\(5) $ (\VGA_unit|VGA_unit|H_Cont\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(5),
	datab => \VGA_unit|VGA_unit|H_Cont\(6),
	datac => \VGA_unit|VGA_unit|H_Cont\(1),
	datad => \VGA_unit|VGA_unit|H_Cont\(4),
	combout => \VGA_unit|Equal0~0_combout\);

-- Location: LCCOMB_X46_Y27_N2
\VGA_unit|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Equal0~1_combout\ = (\VGA_unit|Equal0~0_combout\ & (!\VGA_unit|VGA_unit|H_Cont\(9) & (\VGA_unit|VGA_unit|Add0~0_combout\ $ (\VGA_unit|VGA_unit|H_Cont\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|Add0~0_combout\,
	datab => \VGA_unit|Equal0~0_combout\,
	datac => \VGA_unit|VGA_unit|H_Cont\(8),
	datad => \VGA_unit|VGA_unit|H_Cont\(9),
	combout => \VGA_unit|Equal0~1_combout\);

-- Location: LCCOMB_X46_Y27_N12
\VGA_unit|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Equal0~3_combout\ = (\VGA_unit|VGA_unit|Add0~1_combout\ & (\VGA_unit|Equal0~2_combout\ & \VGA_unit|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|Add0~1_combout\,
	datac => \VGA_unit|Equal0~2_combout\,
	datad => \VGA_unit|Equal0~1_combout\,
	combout => \VGA_unit|Equal0~3_combout\);

-- Location: LCCOMB_X48_Y27_N28
\VGA_unit|VGA_unit|V_Cont[9]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|V_Cont[9]~28_combout\ = \VGA_unit|VGA_unit|V_Cont\(9) $ (\VGA_unit|VGA_unit|V_Cont[8]~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|V_Cont\(9),
	cin => \VGA_unit|VGA_unit|V_Cont[8]~27\,
	combout => \VGA_unit|VGA_unit|V_Cont[9]~28_combout\);

-- Location: LCFF_X48_Y27_N29
\VGA_unit|VGA_unit|V_Cont[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|V_Cont[9]~28_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \VGA_unit|VGA_unit|LessThan2~2_combout\,
	ena => \VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|V_Cont\(9));

-- Location: LCCOMB_X47_Y27_N26
\VGA_unit|VGA_unit|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|Add1~18_combout\ = \VGA_unit|VGA_unit|Add1~17\ $ (!\VGA_unit|VGA_unit|V_Cont\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \VGA_unit|VGA_unit|V_Cont\(9),
	cin => \VGA_unit|VGA_unit|Add1~17\,
	combout => \VGA_unit|VGA_unit|Add1~18_combout\);

-- Location: LCCOMB_X47_Y27_N28
\VGA_unit|always0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|always0~0_combout\ = (\VGA_unit|VGA_unit|Add1~12_combout\ & (\VGA_unit|VGA_unit|Add1~10_combout\ & ((\VGA_unit|VGA_unit|Add1~6_combout\) # (\VGA_unit|VGA_unit|Add1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|Add1~12_combout\,
	datab => \VGA_unit|VGA_unit|Add1~6_combout\,
	datac => \VGA_unit|VGA_unit|Add1~8_combout\,
	datad => \VGA_unit|VGA_unit|Add1~10_combout\,
	combout => \VGA_unit|always0~0_combout\);

-- Location: LCCOMB_X47_Y27_N6
\VGA_unit|VGA_SRAM_state~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_SRAM_state~28_combout\ = (\VGA_unit|VGA_unit|Add1~16_combout\ & (((!\VGA_unit|always0~0_combout\ & !\VGA_unit|VGA_unit|Add1~14_combout\)))) # (!\VGA_unit|VGA_unit|Add1~16_combout\ & ((\VGA_unit|Equal1~0_combout\) # 
-- ((\VGA_unit|VGA_unit|Add1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|Equal1~0_combout\,
	datab => \VGA_unit|always0~0_combout\,
	datac => \VGA_unit|VGA_unit|Add1~16_combout\,
	datad => \VGA_unit|VGA_unit|Add1~14_combout\,
	combout => \VGA_unit|VGA_SRAM_state~28_combout\);

-- Location: LCCOMB_X46_Y26_N26
\VGA_unit|VGA_SRAM_state~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_SRAM_state~30_combout\ = (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~regout\ & (\VGA_unit|Equal0~3_combout\ & (!\VGA_unit|VGA_unit|Add1~18_combout\ & \VGA_unit|VGA_SRAM_state~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~regout\,
	datab => \VGA_unit|Equal0~3_combout\,
	datac => \VGA_unit|VGA_unit|Add1~18_combout\,
	datad => \VGA_unit|VGA_SRAM_state~28_combout\,
	combout => \VGA_unit|VGA_SRAM_state~30_combout\);

-- Location: LCFF_X46_Y26_N27
\VGA_unit|VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_SRAM_state~30_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \state.S_TOP_VGA~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_1~regout\);

-- Location: LCCOMB_X46_Y26_N14
\VGA_unit|VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_2~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_2~feeder_combout\ = \VGA_unit|VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_1~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \VGA_unit|VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_1~regout\,
	combout => \VGA_unit|VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_2~feeder_combout\);

-- Location: LCFF_X46_Y26_N15
\VGA_unit|VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_2~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \state.S_TOP_VGA~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_2~regout\);

-- Location: LCFF_X46_Y26_N13
\VGA_unit|VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \VGA_unit|VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_2~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \state.S_TOP_VGA~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_3~regout\);

-- Location: LCFF_X46_Y26_N3
\VGA_unit|VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_4\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \VGA_unit|VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_3~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \state.S_TOP_VGA~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_4~regout\);

-- Location: LCCOMB_X46_Y26_N22
\VGA_unit|VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_5~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_5~feeder_combout\ = \VGA_unit|VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_4~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \VGA_unit|VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_4~regout\,
	combout => \VGA_unit|VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_5~feeder_combout\);

-- Location: LCFF_X46_Y26_N23
\VGA_unit|VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_5\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_5~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \state.S_TOP_VGA~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_5~regout\);

-- Location: LCCOMB_X46_Y26_N16
\VGA_unit|Selector23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Selector23~0_combout\ = (\VGA_unit|VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_5~regout\) # ((\VGA_unit|LessThan2~2_combout\ & \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_3~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_5~regout\,
	datac => \VGA_unit|LessThan2~2_combout\,
	datad => \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_3~regout\,
	combout => \VGA_unit|Selector23~0_combout\);

-- Location: LCFF_X46_Y26_N17
\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Selector23~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \state.S_TOP_VGA~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~regout\);

-- Location: LCFF_X46_Y26_N25
\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \state.S_TOP_VGA~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_1~regout\);

-- Location: LCFF_X46_Y26_N1
\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_1~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \state.S_TOP_VGA~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\);

-- Location: LCFF_X46_Y26_N19
\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \state.S_TOP_VGA~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_3~regout\);

-- Location: LCCOMB_X46_Y26_N30
\VGA_unit|Selector18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Selector18~0_combout\ = (\VGA_unit|VGA_SRAM_state~29_combout\ & ((\VGA_unit|LessThan2~2_combout\) # ((!\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_3~regout\)))) # (!\VGA_unit|VGA_SRAM_state~29_combout\ & 
-- (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~regout\ & ((\VGA_unit|LessThan2~2_combout\) # (!\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_3~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state~29_combout\,
	datab => \VGA_unit|LessThan2~2_combout\,
	datac => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~regout\,
	datad => \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_3~regout\,
	combout => \VGA_unit|Selector18~0_combout\);

-- Location: LCFF_X46_Y26_N31
\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Selector18~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \state.S_TOP_VGA~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~regout\);

-- Location: LCCOMB_X48_Y23_N4
\VGA_unit|Add1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~36_combout\ = (\VGA_unit|Add1~2_combout\ & \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|Add1~2_combout\,
	datad => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~regout\,
	combout => \VGA_unit|Add1~36_combout\);

-- Location: LCCOMB_X46_Y26_N24
\VGA_unit|SRAM_address[4]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|SRAM_address[4]~0_combout\ = (\state.S_TOP_VGA~regout\ & (!\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_1~regout\ & !\VGA_unit|VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_3~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state.S_TOP_VGA~regout\,
	datac => \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_1~regout\,
	datad => \VGA_unit|VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_3~regout\,
	combout => \VGA_unit|SRAM_address[4]~0_combout\);

-- Location: LCCOMB_X46_Y26_N10
\VGA_unit|SRAM_address[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|SRAM_address[1]~3_combout\ = (\VGA_unit|SRAM_address[4]~0_combout\ & ((\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~regout\) # ((\VGA_unit|Equal0~3_combout\ & !\VGA_unit|Equal1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|Equal0~3_combout\,
	datab => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~regout\,
	datac => \VGA_unit|Equal1~1_combout\,
	datad => \VGA_unit|SRAM_address[4]~0_combout\,
	combout => \VGA_unit|SRAM_address[1]~3_combout\);

-- Location: LCFF_X48_Y23_N5
\VGA_unit|SRAM_address[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Add1~36_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|SRAM_address[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|SRAM_address\(1));

-- Location: LCCOMB_X49_Y23_N18
\VGA_unit|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~4_combout\ = (\VGA_unit|SRAM_address\(2) & (\VGA_unit|Add1~3\ $ (GND))) # (!\VGA_unit|SRAM_address\(2) & (!\VGA_unit|Add1~3\ & VCC))
-- \VGA_unit|Add1~5\ = CARRY((\VGA_unit|SRAM_address\(2) & !\VGA_unit|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address\(2),
	datad => VCC,
	cin => \VGA_unit|Add1~3\,
	combout => \VGA_unit|Add1~4_combout\,
	cout => \VGA_unit|Add1~5\);

-- Location: LCCOMB_X49_Y23_N20
\VGA_unit|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~6_combout\ = (\VGA_unit|SRAM_address\(3) & (!\VGA_unit|Add1~5\)) # (!\VGA_unit|SRAM_address\(3) & ((\VGA_unit|Add1~5\) # (GND)))
-- \VGA_unit|Add1~7\ = CARRY((!\VGA_unit|Add1~5\) # (!\VGA_unit|SRAM_address\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(3),
	datad => VCC,
	cin => \VGA_unit|Add1~5\,
	combout => \VGA_unit|Add1~6_combout\,
	cout => \VGA_unit|Add1~7\);

-- Location: LCCOMB_X46_Y26_N8
\VGA_unit|SRAM_address[4]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|SRAM_address[4]~1_combout\ = (\VGA_unit|SRAM_address[4]~0_combout\ & ((\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~regout\) # (!\VGA_unit|VGA_unit|Add1~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address[4]~0_combout\,
	datac => \VGA_unit|VGA_unit|Add1~18_combout\,
	datad => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~regout\,
	combout => \VGA_unit|SRAM_address[4]~1_combout\);

-- Location: LCCOMB_X46_Y26_N20
\VGA_unit|SRAM_address[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|SRAM_address[4]~2_combout\ = (\VGA_unit|SRAM_address[4]~1_combout\ & ((\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~regout\) # ((\VGA_unit|Equal0~3_combout\ & \VGA_unit|VGA_SRAM_state~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|Equal0~3_combout\,
	datab => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~regout\,
	datac => \VGA_unit|SRAM_address[4]~1_combout\,
	datad => \VGA_unit|VGA_SRAM_state~28_combout\,
	combout => \VGA_unit|SRAM_address[4]~2_combout\);

-- Location: LCFF_X49_Y23_N3
\VGA_unit|SRAM_address[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Add0~46_combout\,
	sdata => \VGA_unit|Add1~6_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~regout\,
	ena => \VGA_unit|SRAM_address[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|SRAM_address\(3));

-- Location: LCCOMB_X48_Y22_N4
\VGA_unit|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~4_combout\ = (\VGA_unit|SRAM_address\(4) & ((GND) # (!\VGA_unit|Add0~3\))) # (!\VGA_unit|SRAM_address\(4) & (\VGA_unit|Add0~3\ $ (GND)))
-- \VGA_unit|Add0~5\ = CARRY((\VGA_unit|SRAM_address\(4)) # (!\VGA_unit|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address\(4),
	datad => VCC,
	cin => \VGA_unit|Add0~3\,
	combout => \VGA_unit|Add0~4_combout\,
	cout => \VGA_unit|Add0~5\);

-- Location: LCCOMB_X48_Y22_N6
\VGA_unit|Add0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~7_combout\ = (\VGA_unit|SRAM_address\(5) & (\VGA_unit|Add0~5\ & VCC)) # (!\VGA_unit|SRAM_address\(5) & (!\VGA_unit|Add0~5\))
-- \VGA_unit|Add0~8\ = CARRY((!\VGA_unit|SRAM_address\(5) & !\VGA_unit|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(5),
	datad => VCC,
	cin => \VGA_unit|Add0~5\,
	combout => \VGA_unit|Add0~7_combout\,
	cout => \VGA_unit|Add0~8\);

-- Location: LCCOMB_X49_Y23_N10
\VGA_unit|Add0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~9_combout\ = (\VGA_unit|Equal1~1_combout\ & \VGA_unit|Add0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|Equal1~1_combout\,
	datad => \VGA_unit|Add0~7_combout\,
	combout => \VGA_unit|Add0~9_combout\);

-- Location: LCCOMB_X49_Y23_N0
\VGA_unit|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~6_combout\ = (\VGA_unit|Equal1~1_combout\ & \VGA_unit|Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|Equal1~1_combout\,
	datad => \VGA_unit|Add0~4_combout\,
	combout => \VGA_unit|Add0~6_combout\);

-- Location: LCCOMB_X49_Y23_N22
\VGA_unit|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~8_combout\ = (\VGA_unit|SRAM_address\(4) & (\VGA_unit|Add1~7\ $ (GND))) # (!\VGA_unit|SRAM_address\(4) & (!\VGA_unit|Add1~7\ & VCC))
-- \VGA_unit|Add1~9\ = CARRY((\VGA_unit|SRAM_address\(4) & !\VGA_unit|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(4),
	datad => VCC,
	cin => \VGA_unit|Add1~7\,
	combout => \VGA_unit|Add1~8_combout\,
	cout => \VGA_unit|Add1~9\);

-- Location: LCFF_X49_Y23_N1
\VGA_unit|SRAM_address[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Add0~6_combout\,
	sdata => \VGA_unit|Add1~8_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~regout\,
	ena => \VGA_unit|SRAM_address[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|SRAM_address\(4));

-- Location: LCCOMB_X49_Y23_N24
\VGA_unit|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~10_combout\ = (\VGA_unit|SRAM_address\(5) & (!\VGA_unit|Add1~9\)) # (!\VGA_unit|SRAM_address\(5) & ((\VGA_unit|Add1~9\) # (GND)))
-- \VGA_unit|Add1~11\ = CARRY((!\VGA_unit|Add1~9\) # (!\VGA_unit|SRAM_address\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address\(5),
	datad => VCC,
	cin => \VGA_unit|Add1~9\,
	combout => \VGA_unit|Add1~10_combout\,
	cout => \VGA_unit|Add1~11\);

-- Location: LCFF_X49_Y23_N11
\VGA_unit|SRAM_address[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Add0~9_combout\,
	sdata => \VGA_unit|Add1~10_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~regout\,
	ena => \VGA_unit|SRAM_address[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|SRAM_address\(5));

-- Location: LCCOMB_X48_Y22_N8
\VGA_unit|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~10_combout\ = (\VGA_unit|SRAM_address\(6) & ((GND) # (!\VGA_unit|Add0~8\))) # (!\VGA_unit|SRAM_address\(6) & (\VGA_unit|Add0~8\ $ (GND)))
-- \VGA_unit|Add0~11\ = CARRY((\VGA_unit|SRAM_address\(6)) # (!\VGA_unit|Add0~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address\(6),
	datad => VCC,
	cin => \VGA_unit|Add0~8\,
	combout => \VGA_unit|Add0~10_combout\,
	cout => \VGA_unit|Add0~11\);

-- Location: LCCOMB_X49_Y23_N4
\VGA_unit|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~12_combout\ = (\VGA_unit|Equal1~1_combout\ & \VGA_unit|Add0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|Equal1~1_combout\,
	datad => \VGA_unit|Add0~10_combout\,
	combout => \VGA_unit|Add0~12_combout\);

-- Location: LCCOMB_X49_Y23_N26
\VGA_unit|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~12_combout\ = (\VGA_unit|SRAM_address\(6) & (\VGA_unit|Add1~11\ $ (GND))) # (!\VGA_unit|SRAM_address\(6) & (!\VGA_unit|Add1~11\ & VCC))
-- \VGA_unit|Add1~13\ = CARRY((\VGA_unit|SRAM_address\(6) & !\VGA_unit|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(6),
	datad => VCC,
	cin => \VGA_unit|Add1~11\,
	combout => \VGA_unit|Add1~12_combout\,
	cout => \VGA_unit|Add1~13\);

-- Location: LCFF_X49_Y23_N5
\VGA_unit|SRAM_address[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Add0~12_combout\,
	sdata => \VGA_unit|Add1~12_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~regout\,
	ena => \VGA_unit|SRAM_address[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|SRAM_address\(6));

-- Location: LCCOMB_X53_Y20_N26
\Selector21~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector21~6_combout\ = (\state.S_TOP_VGA~regout\ & (((\VGA_unit|SRAM_address\(6))))) # (!\state.S_TOP_VGA~regout\ & ((\state.S_TOP_M2~regout\ & ((\VGA_unit|SRAM_address\(6)))) # (!\state.S_TOP_M2~regout\ & (\M1_unit|SRAM_address\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_address\(6),
	datab => \state.S_TOP_VGA~regout\,
	datac => \state.S_TOP_M2~regout\,
	datad => \VGA_unit|SRAM_address\(6),
	combout => \Selector21~6_combout\);

-- Location: LCCOMB_X53_Y20_N20
\Selector21~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector21~5_combout\ = (\state.S_TOP_IDLE~regout\ & ((\Selector19~4_combout\ & ((\Selector21~6_combout\))) # (!\Selector19~4_combout\ & (\Selector21~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector21~7_combout\,
	datab => \Selector19~4_combout\,
	datac => \state.S_TOP_IDLE~regout\,
	datad => \Selector21~6_combout\,
	combout => \Selector21~5_combout\);

-- Location: LCCOMB_X46_Y20_N14
\UART_unit|SRAM_address[0]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_address[0]~18_combout\ = \UART_unit|SRAM_address\(0) $ (VCC)
-- \UART_unit|SRAM_address[0]~19\ = CARRY(\UART_unit|SRAM_address\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|SRAM_address\(0),
	datad => VCC,
	combout => \UART_unit|SRAM_address[0]~18_combout\,
	cout => \UART_unit|SRAM_address[0]~19\);

-- Location: LCCOMB_X47_Y20_N12
\UART_unit|Selector4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Selector4~0_combout\ = (\UART_unit|UART_SRAM_state.S_US_START_FIRST_BYTE_RECEIVE~regout\) # (\UART_unit|UART_SRAM_state.S_US_WRITE_FIRST_BYTE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_SRAM_state.S_US_START_FIRST_BYTE_RECEIVE~regout\,
	datac => \UART_unit|UART_SRAM_state.S_US_WRITE_FIRST_BYTE~regout\,
	combout => \UART_unit|Selector4~0_combout\);

-- Location: LCCOMB_X47_Y20_N22
\UART_unit|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Selector1~0_combout\ = (!\UART_unit|UART_RX|Empty~regout\ & ((\UART_unit|UART_SRAM_state.S_US_STRIP_FILE_HEADER_2~regout\) # (\UART_unit|UART_SRAM_state.S_US_STRIP_FILE_HEADER_1~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|UART_SRAM_state.S_US_STRIP_FILE_HEADER_2~regout\,
	datac => \UART_unit|UART_SRAM_state.S_US_STRIP_FILE_HEADER_1~regout\,
	datad => \UART_unit|UART_RX|Empty~regout\,
	combout => \UART_unit|Selector1~0_combout\);

-- Location: LCFF_X47_Y20_N23
\UART_unit|UART_SRAM_state.S_US_STRIP_FILE_HEADER_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|Selector1~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_SRAM_state.S_US_STRIP_FILE_HEADER_1~regout\);

-- Location: LCCOMB_X47_Y20_N30
\UART_unit|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Selector2~0_combout\ = (\UART_unit|UART_SRAM_state.S_US_STRIP_FILE_HEADER_2~regout\) # (\UART_unit|UART_SRAM_state.S_US_STRIP_FILE_HEADER_1~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART_unit|UART_SRAM_state.S_US_STRIP_FILE_HEADER_2~regout\,
	datad => \UART_unit|UART_SRAM_state.S_US_STRIP_FILE_HEADER_1~regout\,
	combout => \UART_unit|Selector2~0_combout\);

-- Location: LCFF_X47_Y20_N31
\UART_unit|UART_SRAM_state.S_US_STRIP_FILE_HEADER_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|Selector2~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \UART_unit|UART_RX|ALT_INV_Empty~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_SRAM_state.S_US_STRIP_FILE_HEADER_2~regout\);

-- Location: LCCOMB_X47_Y20_N4
\UART_unit|Selector26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Selector26~2_combout\ = (\UART_unit|UART_RX|Empty~regout\ & ((\UART_unit|UART_SRAM_state.S_US_WRITE_FIRST_BYTE~regout\) # ((\UART_unit|UART_SRAM_state.S_US_STRIP_FILE_HEADER_2~regout\) # 
-- (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_SRAM_state.S_US_WRITE_FIRST_BYTE~regout\,
	datab => \UART_unit|UART_SRAM_state.S_US_STRIP_FILE_HEADER_2~regout\,
	datac => \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~regout\,
	datad => \UART_unit|UART_RX|Empty~regout\,
	combout => \UART_unit|Selector26~2_combout\);

-- Location: LCCOMB_X46_Y20_N28
\UART_unit|SRAM_address[7]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_address[7]~32_combout\ = (\UART_unit|SRAM_address\(7) & (!\UART_unit|SRAM_address[6]~31\)) # (!\UART_unit|SRAM_address\(7) & ((\UART_unit|SRAM_address[6]~31\) # (GND)))
-- \UART_unit|SRAM_address[7]~33\ = CARRY((!\UART_unit|SRAM_address[6]~31\) # (!\UART_unit|SRAM_address\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|SRAM_address\(7),
	datad => VCC,
	cin => \UART_unit|SRAM_address[6]~31\,
	combout => \UART_unit|SRAM_address[7]~32_combout\,
	cout => \UART_unit|SRAM_address[7]~33\);

-- Location: LCCOMB_X46_Y20_N30
\UART_unit|SRAM_address[8]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_address[8]~34_combout\ = (\UART_unit|SRAM_address\(8) & (\UART_unit|SRAM_address[7]~33\ $ (GND))) # (!\UART_unit|SRAM_address\(8) & (!\UART_unit|SRAM_address[7]~33\ & VCC))
-- \UART_unit|SRAM_address[8]~35\ = CARRY((\UART_unit|SRAM_address\(8) & !\UART_unit|SRAM_address[7]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|SRAM_address\(8),
	datad => VCC,
	cin => \UART_unit|SRAM_address[7]~33\,
	combout => \UART_unit|SRAM_address[8]~34_combout\,
	cout => \UART_unit|SRAM_address[8]~35\);

-- Location: LCCOMB_X47_Y20_N18
\UART_unit|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Selector0~0_combout\ = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~regout\ & !\UART_unit|UART_RX|Empty~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~regout\,
	datad => \UART_unit|UART_RX|Empty~regout\,
	combout => \UART_unit|Selector0~0_combout\);

-- Location: LCFF_X46_Y20_N31
\UART_unit|SRAM_address[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|SRAM_address[8]~34_combout\,
	sdata => VCC,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \UART_unit|ALT_INV_UART_SRAM_state.S_US_WRITE_SECOND_BYTE~regout\,
	sload => \UART_unit|LessThan1~5_combout\,
	ena => \UART_unit|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_address\(8));

-- Location: LCCOMB_X46_Y19_N0
\UART_unit|SRAM_address[9]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_address[9]~36_combout\ = (\UART_unit|SRAM_address\(9) & (!\UART_unit|SRAM_address[8]~35\)) # (!\UART_unit|SRAM_address\(9) & ((\UART_unit|SRAM_address[8]~35\) # (GND)))
-- \UART_unit|SRAM_address[9]~37\ = CARRY((!\UART_unit|SRAM_address[8]~35\) # (!\UART_unit|SRAM_address\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|SRAM_address\(9),
	datad => VCC,
	cin => \UART_unit|SRAM_address[8]~35\,
	combout => \UART_unit|SRAM_address[9]~36_combout\,
	cout => \UART_unit|SRAM_address[9]~37\);

-- Location: LCFF_X46_Y19_N1
\UART_unit|SRAM_address[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|SRAM_address[9]~36_combout\,
	sdata => VCC,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \UART_unit|ALT_INV_UART_SRAM_state.S_US_WRITE_SECOND_BYTE~regout\,
	sload => \UART_unit|LessThan1~5_combout\,
	ena => \UART_unit|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_address\(9));

-- Location: LCCOMB_X46_Y19_N2
\UART_unit|SRAM_address[10]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_address[10]~38_combout\ = (\UART_unit|SRAM_address\(10) & (\UART_unit|SRAM_address[9]~37\ $ (GND))) # (!\UART_unit|SRAM_address\(10) & (!\UART_unit|SRAM_address[9]~37\ & VCC))
-- \UART_unit|SRAM_address[10]~39\ = CARRY((\UART_unit|SRAM_address\(10) & !\UART_unit|SRAM_address[9]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|SRAM_address\(10),
	datad => VCC,
	cin => \UART_unit|SRAM_address[9]~37\,
	combout => \UART_unit|SRAM_address[10]~38_combout\,
	cout => \UART_unit|SRAM_address[10]~39\);

-- Location: LCFF_X46_Y19_N3
\UART_unit|SRAM_address[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|SRAM_address[10]~38_combout\,
	sdata => VCC,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \UART_unit|ALT_INV_UART_SRAM_state.S_US_WRITE_SECOND_BYTE~regout\,
	sload => \UART_unit|LessThan1~5_combout\,
	ena => \UART_unit|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_address\(10));

-- Location: LCCOMB_X46_Y19_N4
\UART_unit|SRAM_address[11]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_address[11]~40_combout\ = (\UART_unit|SRAM_address\(11) & (!\UART_unit|SRAM_address[10]~39\)) # (!\UART_unit|SRAM_address\(11) & ((\UART_unit|SRAM_address[10]~39\) # (GND)))
-- \UART_unit|SRAM_address[11]~41\ = CARRY((!\UART_unit|SRAM_address[10]~39\) # (!\UART_unit|SRAM_address\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|SRAM_address\(11),
	datad => VCC,
	cin => \UART_unit|SRAM_address[10]~39\,
	combout => \UART_unit|SRAM_address[11]~40_combout\,
	cout => \UART_unit|SRAM_address[11]~41\);

-- Location: LCFF_X46_Y19_N5
\UART_unit|SRAM_address[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|SRAM_address[11]~40_combout\,
	sdata => VCC,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \UART_unit|ALT_INV_UART_SRAM_state.S_US_WRITE_SECOND_BYTE~regout\,
	sload => \UART_unit|LessThan1~5_combout\,
	ena => \UART_unit|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_address\(11));

-- Location: LCCOMB_X46_Y19_N6
\UART_unit|SRAM_address[12]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_address[12]~42_combout\ = (\UART_unit|SRAM_address\(12) & (\UART_unit|SRAM_address[11]~41\ $ (GND))) # (!\UART_unit|SRAM_address\(12) & (!\UART_unit|SRAM_address[11]~41\ & VCC))
-- \UART_unit|SRAM_address[12]~43\ = CARRY((\UART_unit|SRAM_address\(12) & !\UART_unit|SRAM_address[11]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(12),
	datad => VCC,
	cin => \UART_unit|SRAM_address[11]~41\,
	combout => \UART_unit|SRAM_address[12]~42_combout\,
	cout => \UART_unit|SRAM_address[12]~43\);

-- Location: LCCOMB_X46_Y19_N8
\UART_unit|SRAM_address[13]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_address[13]~44_combout\ = (\UART_unit|SRAM_address\(13) & (!\UART_unit|SRAM_address[12]~43\)) # (!\UART_unit|SRAM_address\(13) & ((\UART_unit|SRAM_address[12]~43\) # (GND)))
-- \UART_unit|SRAM_address[13]~45\ = CARRY((!\UART_unit|SRAM_address[12]~43\) # (!\UART_unit|SRAM_address\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|SRAM_address\(13),
	datad => VCC,
	cin => \UART_unit|SRAM_address[12]~43\,
	combout => \UART_unit|SRAM_address[13]~44_combout\,
	cout => \UART_unit|SRAM_address[13]~45\);

-- Location: LCFF_X46_Y19_N9
\UART_unit|SRAM_address[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|SRAM_address[13]~44_combout\,
	sdata => VCC,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \UART_unit|ALT_INV_UART_SRAM_state.S_US_WRITE_SECOND_BYTE~regout\,
	sload => \UART_unit|LessThan1~5_combout\,
	ena => \UART_unit|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_address\(13));

-- Location: LCFF_X46_Y19_N13
\UART_unit|SRAM_address[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|SRAM_address[15]~48_combout\,
	sdata => VCC,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \UART_unit|ALT_INV_UART_SRAM_state.S_US_WRITE_SECOND_BYTE~regout\,
	sload => \UART_unit|LessThan1~5_combout\,
	ena => \UART_unit|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_address\(15));

-- Location: LCFF_X46_Y19_N7
\UART_unit|SRAM_address[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|SRAM_address[12]~42_combout\,
	sdata => VCC,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \UART_unit|ALT_INV_UART_SRAM_state.S_US_WRITE_SECOND_BYTE~regout\,
	sload => \UART_unit|LessThan1~5_combout\,
	ena => \UART_unit|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_address\(12));

-- Location: LCCOMB_X46_Y19_N20
\UART_unit|LessThan1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|LessThan1~2_combout\ = (((!\UART_unit|SRAM_address\(12)) # (!\UART_unit|SRAM_address\(13))) # (!\UART_unit|SRAM_address\(15))) # (!\UART_unit|SRAM_address\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(14),
	datab => \UART_unit|SRAM_address\(15),
	datac => \UART_unit|SRAM_address\(13),
	datad => \UART_unit|SRAM_address\(12),
	combout => \UART_unit|LessThan1~2_combout\);

-- Location: LCCOMB_X46_Y19_N26
\UART_unit|LessThan1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|LessThan1~1_combout\ = (((!\UART_unit|SRAM_address\(9)) # (!\UART_unit|SRAM_address\(11))) # (!\UART_unit|SRAM_address\(10))) # (!\UART_unit|SRAM_address\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(8),
	datab => \UART_unit|SRAM_address\(10),
	datac => \UART_unit|SRAM_address\(11),
	datad => \UART_unit|SRAM_address\(9),
	combout => \UART_unit|LessThan1~1_combout\);

-- Location: LCCOMB_X46_Y20_N24
\UART_unit|SRAM_address[5]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_address[5]~28_combout\ = (\UART_unit|SRAM_address\(5) & (!\UART_unit|SRAM_address[4]~27\)) # (!\UART_unit|SRAM_address\(5) & ((\UART_unit|SRAM_address[4]~27\) # (GND)))
-- \UART_unit|SRAM_address[5]~29\ = CARRY((!\UART_unit|SRAM_address[4]~27\) # (!\UART_unit|SRAM_address\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(5),
	datad => VCC,
	cin => \UART_unit|SRAM_address[4]~27\,
	combout => \UART_unit|SRAM_address[5]~28_combout\,
	cout => \UART_unit|SRAM_address[5]~29\);

-- Location: LCFF_X46_Y20_N25
\UART_unit|SRAM_address[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|SRAM_address[5]~28_combout\,
	sdata => VCC,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \UART_unit|ALT_INV_UART_SRAM_state.S_US_WRITE_SECOND_BYTE~regout\,
	sload => \UART_unit|LessThan1~5_combout\,
	ena => \UART_unit|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_address\(5));

-- Location: LCCOMB_X46_Y20_N0
\UART_unit|LessThan1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|LessThan1~0_combout\ = (((!\UART_unit|SRAM_address\(4)) # (!\UART_unit|SRAM_address\(5))) # (!\UART_unit|SRAM_address\(6))) # (!\UART_unit|SRAM_address\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(7),
	datab => \UART_unit|SRAM_address\(6),
	datac => \UART_unit|SRAM_address\(5),
	datad => \UART_unit|SRAM_address\(4),
	combout => \UART_unit|LessThan1~0_combout\);

-- Location: LCCOMB_X46_Y20_N2
\UART_unit|LessThan1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|LessThan1~4_combout\ = (\UART_unit|LessThan1~3_combout\) # ((\UART_unit|LessThan1~2_combout\) # ((\UART_unit|LessThan1~1_combout\) # (\UART_unit|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|LessThan1~3_combout\,
	datab => \UART_unit|LessThan1~2_combout\,
	datac => \UART_unit|LessThan1~1_combout\,
	datad => \UART_unit|LessThan1~0_combout\,
	combout => \UART_unit|LessThan1~4_combout\);

-- Location: LCCOMB_X46_Y20_N20
\UART_unit|SRAM_address[3]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_address[3]~24_combout\ = (\UART_unit|SRAM_address\(3) & (!\UART_unit|SRAM_address[2]~23\)) # (!\UART_unit|SRAM_address\(3) & ((\UART_unit|SRAM_address[2]~23\) # (GND)))
-- \UART_unit|SRAM_address[3]~25\ = CARRY((!\UART_unit|SRAM_address[2]~23\) # (!\UART_unit|SRAM_address\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(3),
	datad => VCC,
	cin => \UART_unit|SRAM_address[2]~23\,
	combout => \UART_unit|SRAM_address[3]~24_combout\,
	cout => \UART_unit|SRAM_address[3]~25\);

-- Location: LCFF_X46_Y20_N21
\UART_unit|SRAM_address[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|SRAM_address[3]~24_combout\,
	sdata => VCC,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \UART_unit|ALT_INV_UART_SRAM_state.S_US_WRITE_SECOND_BYTE~regout\,
	sload => \UART_unit|LessThan1~5_combout\,
	ena => \UART_unit|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_address\(3));

-- Location: LCCOMB_X46_Y20_N12
\UART_unit|LessThan1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|LessThan1~5_combout\ = (!\UART_unit|LessThan1~4_combout\ & (\UART_unit|SRAM_address\(3) & \UART_unit|SRAM_address\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|LessThan1~4_combout\,
	datac => \UART_unit|SRAM_address\(3),
	datad => \UART_unit|SRAM_address\(2),
	combout => \UART_unit|LessThan1~5_combout\);

-- Location: LCCOMB_X47_Y20_N24
\UART_unit|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Selector3~0_combout\ = (!\UART_unit|UART_RX|Empty~regout\ & ((\UART_unit|UART_SRAM_state.S_US_START_FIRST_BYTE_RECEIVE~regout\) # ((\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~regout\ & !\UART_unit|LessThan1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~regout\,
	datab => \UART_unit|UART_RX|Empty~regout\,
	datac => \UART_unit|UART_SRAM_state.S_US_START_FIRST_BYTE_RECEIVE~regout\,
	datad => \UART_unit|LessThan1~5_combout\,
	combout => \UART_unit|Selector3~0_combout\);

-- Location: LCFF_X47_Y20_N25
\UART_unit|UART_SRAM_state.S_US_START_FIRST_BYTE_RECEIVE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|Selector3~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_SRAM_state.S_US_START_FIRST_BYTE_RECEIVE~regout\);

-- Location: LCCOMB_X47_Y20_N10
\UART_unit|Selector26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Selector26~1_combout\ = (\UART_unit|Selector26~0_combout\ & ((\UART_unit|UART_SRAM_state.S_US_STRIP_FILE_HEADER_1~regout\) # ((\UART_unit|UART_SRAM_state.S_US_START_FIRST_BYTE_RECEIVE~regout\) # 
-- (\UART_unit|UART_SRAM_state.S_US_START_SECOND_BYTE_RECEIVE~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|Selector26~0_combout\,
	datab => \UART_unit|UART_SRAM_state.S_US_STRIP_FILE_HEADER_1~regout\,
	datac => \UART_unit|UART_SRAM_state.S_US_START_FIRST_BYTE_RECEIVE~regout\,
	datad => \UART_unit|UART_SRAM_state.S_US_START_SECOND_BYTE_RECEIVE~regout\,
	combout => \UART_unit|Selector26~1_combout\);

-- Location: LCCOMB_X47_Y20_N2
\UART_unit|Selector26~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Selector26~3_combout\ = (\UART_unit|Selector26~1_combout\) # ((\UART_unit|UART_rx_unload_data~regout\ & ((\UART_unit|Selector26~2_combout\) # (!\UART_unit|UART_SRAM_state.S_US_IDLE~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|UART_SRAM_state.S_US_IDLE~regout\,
	datab => \UART_unit|Selector26~2_combout\,
	datac => \UART_unit|UART_rx_unload_data~regout\,
	datad => \UART_unit|Selector26~1_combout\,
	combout => \UART_unit|Selector26~3_combout\);

-- Location: LCFF_X47_Y20_N3
\UART_unit|UART_rx_unload_data\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|Selector26~3_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_rx_unload_data~regout\);

-- Location: LCCOMB_X47_Y20_N0
\UART_unit|UART_RX|Empty~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|UART_RX|Empty~0_combout\ = (\UART_unit|UART_RX|Empty~regout\ & !\UART_unit|UART_rx_unload_data~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART_unit|UART_RX|Empty~regout\,
	datad => \UART_unit|UART_rx_unload_data~regout\,
	combout => \UART_unit|UART_RX|Empty~0_combout\);

-- Location: LCFF_X47_Y20_N1
\UART_unit|UART_RX|Empty\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|UART_RX|Empty~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_RX|Empty~regout\);

-- Location: LCFF_X47_Y20_N13
\UART_unit|UART_SRAM_state.S_US_WRITE_FIRST_BYTE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|Selector4~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \UART_unit|UART_RX|ALT_INV_Empty~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_SRAM_state.S_US_WRITE_FIRST_BYTE~regout\);

-- Location: LCCOMB_X48_Y20_N24
\UART_unit|Selector5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Selector5~0_combout\ = (\UART_unit|UART_SRAM_state.S_US_START_SECOND_BYTE_RECEIVE~regout\) # (\UART_unit|UART_SRAM_state.S_US_WRITE_FIRST_BYTE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART_unit|UART_SRAM_state.S_US_START_SECOND_BYTE_RECEIVE~regout\,
	datad => \UART_unit|UART_SRAM_state.S_US_WRITE_FIRST_BYTE~regout\,
	combout => \UART_unit|Selector5~0_combout\);

-- Location: LCFF_X48_Y20_N25
\UART_unit|UART_SRAM_state.S_US_START_SECOND_BYTE_RECEIVE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|Selector5~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \UART_unit|UART_RX|Empty~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_SRAM_state.S_US_START_SECOND_BYTE_RECEIVE~regout\);

-- Location: LCCOMB_X47_Y20_N16
\UART_unit|Selector6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|Selector6~0_combout\ = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~regout\) # (\UART_unit|UART_SRAM_state.S_US_START_SECOND_BYTE_RECEIVE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~regout\,
	datad => \UART_unit|UART_SRAM_state.S_US_START_SECOND_BYTE_RECEIVE~regout\,
	combout => \UART_unit|Selector6~0_combout\);

-- Location: LCFF_X47_Y20_N17
\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|Selector6~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \UART_unit|UART_RX|ALT_INV_Empty~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~regout\);

-- Location: LCFF_X46_Y20_N15
\UART_unit|SRAM_address[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|SRAM_address[0]~18_combout\,
	sdata => VCC,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \UART_unit|ALT_INV_UART_SRAM_state.S_US_WRITE_SECOND_BYTE~regout\,
	sload => \UART_unit|LessThan1~5_combout\,
	ena => \UART_unit|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_address\(0));

-- Location: LCCOMB_X46_Y20_N18
\UART_unit|SRAM_address[2]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_address[2]~22_combout\ = (\UART_unit|SRAM_address\(2) & (\UART_unit|SRAM_address[1]~21\ $ (GND))) # (!\UART_unit|SRAM_address\(2) & (!\UART_unit|SRAM_address[1]~21\ & VCC))
-- \UART_unit|SRAM_address[2]~23\ = CARRY((\UART_unit|SRAM_address\(2) & !\UART_unit|SRAM_address[1]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|SRAM_address\(2),
	datad => VCC,
	cin => \UART_unit|SRAM_address[1]~21\,
	combout => \UART_unit|SRAM_address[2]~22_combout\,
	cout => \UART_unit|SRAM_address[2]~23\);

-- Location: LCFF_X46_Y20_N19
\UART_unit|SRAM_address[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|SRAM_address[2]~22_combout\,
	sdata => VCC,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \UART_unit|ALT_INV_UART_SRAM_state.S_US_WRITE_SECOND_BYTE~regout\,
	sload => \UART_unit|LessThan1~5_combout\,
	ena => \UART_unit|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_address\(2));

-- Location: LCCOMB_X46_Y20_N22
\UART_unit|SRAM_address[4]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_address[4]~26_combout\ = (\UART_unit|SRAM_address\(4) & (\UART_unit|SRAM_address[3]~25\ $ (GND))) # (!\UART_unit|SRAM_address\(4) & (!\UART_unit|SRAM_address[3]~25\ & VCC))
-- \UART_unit|SRAM_address[4]~27\ = CARRY((\UART_unit|SRAM_address\(4) & !\UART_unit|SRAM_address[3]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|SRAM_address\(4),
	datad => VCC,
	cin => \UART_unit|SRAM_address[3]~25\,
	combout => \UART_unit|SRAM_address[4]~26_combout\,
	cout => \UART_unit|SRAM_address[4]~27\);

-- Location: LCFF_X46_Y20_N23
\UART_unit|SRAM_address[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|SRAM_address[4]~26_combout\,
	sdata => VCC,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \UART_unit|ALT_INV_UART_SRAM_state.S_US_WRITE_SECOND_BYTE~regout\,
	sload => \UART_unit|LessThan1~5_combout\,
	ena => \UART_unit|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_address\(4));

-- Location: LCCOMB_X46_Y20_N26
\UART_unit|SRAM_address[6]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_unit|SRAM_address[6]~30_combout\ = (\UART_unit|SRAM_address\(6) & (\UART_unit|SRAM_address[5]~29\ $ (GND))) # (!\UART_unit|SRAM_address\(6) & (!\UART_unit|SRAM_address[5]~29\ & VCC))
-- \UART_unit|SRAM_address[6]~31\ = CARRY((\UART_unit|SRAM_address\(6) & !\UART_unit|SRAM_address[5]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_unit|SRAM_address\(6),
	datad => VCC,
	cin => \UART_unit|SRAM_address[5]~29\,
	combout => \UART_unit|SRAM_address[6]~30_combout\,
	cout => \UART_unit|SRAM_address[6]~31\);

-- Location: LCFF_X46_Y20_N27
\UART_unit|SRAM_address[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|SRAM_address[6]~30_combout\,
	sdata => VCC,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \UART_unit|ALT_INV_UART_SRAM_state.S_US_WRITE_SECOND_BYTE~regout\,
	sload => \UART_unit|LessThan1~5_combout\,
	ena => \UART_unit|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_address\(6));

-- Location: LCFF_X46_Y20_N29
\UART_unit|SRAM_address[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \UART_unit|SRAM_address[7]~32_combout\,
	sdata => VCC,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \UART_unit|ALT_INV_UART_SRAM_state.S_US_WRITE_SECOND_BYTE~regout\,
	sload => \UART_unit|LessThan1~5_combout\,
	ena => \UART_unit|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_unit|SRAM_address\(7));

-- Location: LCCOMB_X49_Y20_N8
\Selector19~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector19~5_combout\ = (\state.S_TOP_VGA~regout\) # (\state.S_TOP_M2~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \state.S_TOP_VGA~regout\,
	datad => \state.S_TOP_M2~regout\,
	combout => \Selector19~5_combout\);

-- Location: LCCOMB_X43_Y20_N8
\Selector20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector20~0_combout\ = (\Selector19~4_combout\ & ((\M1_unit|SRAM_address\(7)) # ((\Selector19~5_combout\)))) # (!\Selector19~4_combout\ & (((\UART_unit|SRAM_address\(7) & !\Selector19~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_address\(7),
	datab => \UART_unit|SRAM_address\(7),
	datac => \Selector19~4_combout\,
	datad => \Selector19~5_combout\,
	combout => \Selector20~0_combout\);

-- Location: LCCOMB_X29_Y20_N2
\M2_unit|WS_unit|RB~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|RB~1_combout\ = (\M2_unit|WS_unit|Add7~4_combout\ & ((\M2_unit|WS_unit|Equal3~0_combout\) # (\M2_unit|WS_unit|RB\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|Add7~4_combout\,
	datab => \M2_unit|WS_unit|Equal3~0_combout\,
	datad => \M2_unit|WS_unit|RB\(1),
	combout => \M2_unit|WS_unit|RB~1_combout\);

-- Location: LCCOMB_X29_Y20_N4
\M2_unit|WS_unit|C_END[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|C_END[2]~2_combout\ = ((\M2_unit|WS_unit|RB\(1)) # ((\M2_unit|WS_unit|Equal3~0_combout\) # (!\M2_unit|WS_unit|Equal2~2_combout\))) # (!\M2_unit|WS_unit|Add8~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|Add8~7_combout\,
	datab => \M2_unit|WS_unit|RB\(1),
	datac => \M2_unit|WS_unit|Equal3~0_combout\,
	datad => \M2_unit|WS_unit|Equal2~2_combout\,
	combout => \M2_unit|WS_unit|C_END[2]~2_combout\);

-- Location: LCCOMB_X30_Y20_N4
\M2_unit|WS_unit|C_END[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|C_END[2]~3_combout\ = (\M2_unit|FS_unit|state.S_FS_START~regout\ & (((\M2_unit|WS_unit|C_END\(2))) # (!\M2_unit|WS_unit|C_END[2]~2_combout\))) # (!\M2_unit|FS_unit|state.S_FS_START~regout\ & (\M2_unit|WS_unit|state.S_WS_LO_2~regout\ & 
-- ((\M2_unit|WS_unit|C_END\(2)) # (!\M2_unit|WS_unit|C_END[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|state.S_FS_START~regout\,
	datab => \M2_unit|WS_unit|C_END[2]~2_combout\,
	datac => \M2_unit|WS_unit|C_END\(2),
	datad => \M2_unit|WS_unit|state.S_WS_LO_2~regout\,
	combout => \M2_unit|WS_unit|C_END[2]~3_combout\);

-- Location: LCFF_X30_Y20_N5
\M2_unit|WS_unit|C_END[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|C_END[2]~3_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|C_END\(2));

-- Location: LCCOMB_X30_Y20_N18
\M2_unit|WS_unit|Add8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add8~0_combout\ = \M2_unit|WS_unit|CB\(0) $ (VCC)
-- \M2_unit|WS_unit|Add8~1\ = CARRY(\M2_unit|WS_unit|CB\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|CB\(0),
	datad => VCC,
	combout => \M2_unit|WS_unit|Add8~0_combout\,
	cout => \M2_unit|WS_unit|Add8~1\);

-- Location: LCCOMB_X30_Y20_N20
\M2_unit|WS_unit|Add8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add8~2_combout\ = (\M2_unit|WS_unit|CB\(1) & (!\M2_unit|WS_unit|Add8~1\)) # (!\M2_unit|WS_unit|CB\(1) & ((\M2_unit|WS_unit|Add8~1\) # (GND)))
-- \M2_unit|WS_unit|Add8~3\ = CARRY((!\M2_unit|WS_unit|Add8~1\) # (!\M2_unit|WS_unit|CB\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|WS_unit|CB\(1),
	datad => VCC,
	cin => \M2_unit|WS_unit|Add8~1\,
	combout => \M2_unit|WS_unit|Add8~2_combout\,
	cout => \M2_unit|WS_unit|Add8~3\);

-- Location: LCCOMB_X30_Y20_N10
\M2_unit|WS_unit|Add8~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add8~18_combout\ = (\M2_unit|WS_unit|Add8~0_combout\ & (((!\M2_unit|WS_unit|CB\(0)) # (!\M2_unit|WS_unit|Equal2~1_combout\)) # (!\M2_unit|WS_unit|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|Equal2~0_combout\,
	datab => \M2_unit|WS_unit|Equal2~1_combout\,
	datac => \M2_unit|WS_unit|CB\(0),
	datad => \M2_unit|WS_unit|Add8~0_combout\,
	combout => \M2_unit|WS_unit|Add8~18_combout\);

-- Location: LCCOMB_X33_Y21_N24
\M2_unit|WS_unit|Add8~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add8~7_combout\ = (\M2_unit|WS_unit|state.S_WS_LO_2~regout\) # (!\M2_unit|FS_unit|state.S_FS_START~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|WS_unit|state.S_WS_LO_2~regout\,
	datad => \M2_unit|FS_unit|state.S_FS_START~regout\,
	combout => \M2_unit|WS_unit|Add8~7_combout\);

-- Location: LCFF_X30_Y20_N11
\M2_unit|WS_unit|CB[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|Add8~18_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|WS_unit|ALT_INV_state.S_WS_LO_2~regout\,
	ena => \M2_unit|WS_unit|Add8~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|CB\(0));

-- Location: LCCOMB_X30_Y20_N0
\M2_unit|WS_unit|Add8~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add8~17_combout\ = (\M2_unit|WS_unit|Add8~2_combout\ & (((!\M2_unit|WS_unit|CB\(0)) # (!\M2_unit|WS_unit|Equal2~1_combout\)) # (!\M2_unit|WS_unit|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|Equal2~0_combout\,
	datab => \M2_unit|WS_unit|Equal2~1_combout\,
	datac => \M2_unit|WS_unit|Add8~2_combout\,
	datad => \M2_unit|WS_unit|CB\(0),
	combout => \M2_unit|WS_unit|Add8~17_combout\);

-- Location: LCFF_X30_Y20_N1
\M2_unit|WS_unit|CB[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|Add8~17_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|WS_unit|ALT_INV_state.S_WS_LO_2~regout\,
	ena => \M2_unit|WS_unit|Add8~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|CB\(1));

-- Location: LCCOMB_X30_Y20_N22
\M2_unit|WS_unit|Add8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add8~4_combout\ = (\M2_unit|WS_unit|CB\(2) & (\M2_unit|WS_unit|Add8~3\ $ (GND))) # (!\M2_unit|WS_unit|CB\(2) & (!\M2_unit|WS_unit|Add8~3\ & VCC))
-- \M2_unit|WS_unit|Add8~5\ = CARRY((\M2_unit|WS_unit|CB\(2) & !\M2_unit|WS_unit|Add8~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|CB\(2),
	datad => VCC,
	cin => \M2_unit|WS_unit|Add8~3\,
	combout => \M2_unit|WS_unit|Add8~4_combout\,
	cout => \M2_unit|WS_unit|Add8~5\);

-- Location: LCCOMB_X30_Y20_N24
\M2_unit|WS_unit|Add8~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add8~8_combout\ = (\M2_unit|WS_unit|CB\(3) & (!\M2_unit|WS_unit|Add8~5\)) # (!\M2_unit|WS_unit|CB\(3) & ((\M2_unit|WS_unit|Add8~5\) # (GND)))
-- \M2_unit|WS_unit|Add8~9\ = CARRY((!\M2_unit|WS_unit|Add8~5\) # (!\M2_unit|WS_unit|CB\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|CB\(3),
	datad => VCC,
	cin => \M2_unit|WS_unit|Add8~5\,
	combout => \M2_unit|WS_unit|Add8~8_combout\,
	cout => \M2_unit|WS_unit|Add8~9\);

-- Location: LCCOMB_X30_Y20_N26
\M2_unit|WS_unit|Add8~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add8~11_combout\ = (\M2_unit|WS_unit|CB\(4) & (\M2_unit|WS_unit|Add8~9\ $ (GND))) # (!\M2_unit|WS_unit|CB\(4) & (!\M2_unit|WS_unit|Add8~9\ & VCC))
-- \M2_unit|WS_unit|Add8~12\ = CARRY((\M2_unit|WS_unit|CB\(4) & !\M2_unit|WS_unit|Add8~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|CB\(4),
	datad => VCC,
	cin => \M2_unit|WS_unit|Add8~9\,
	combout => \M2_unit|WS_unit|Add8~11_combout\,
	cout => \M2_unit|WS_unit|Add8~12\);

-- Location: LCCOMB_X30_Y20_N28
\M2_unit|WS_unit|Add8~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add8~14_combout\ = \M2_unit|WS_unit|CB\(5) $ (\M2_unit|WS_unit|Add8~12\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|WS_unit|CB\(5),
	cin => \M2_unit|WS_unit|Add8~12\,
	combout => \M2_unit|WS_unit|Add8~14_combout\);

-- Location: LCCOMB_X30_Y20_N14
\M2_unit|WS_unit|Add8~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add8~16_combout\ = (\M2_unit|WS_unit|Add8~14_combout\ & (((!\M2_unit|WS_unit|CB\(0)) # (!\M2_unit|WS_unit|Equal2~1_combout\)) # (!\M2_unit|WS_unit|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|Equal2~0_combout\,
	datab => \M2_unit|WS_unit|Add8~14_combout\,
	datac => \M2_unit|WS_unit|Equal2~1_combout\,
	datad => \M2_unit|WS_unit|CB\(0),
	combout => \M2_unit|WS_unit|Add8~16_combout\);

-- Location: LCFF_X30_Y20_N15
\M2_unit|WS_unit|CB[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|Add8~16_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|WS_unit|ALT_INV_state.S_WS_LO_2~regout\,
	ena => \M2_unit|WS_unit|Add8~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|CB\(5));

-- Location: LCCOMB_X30_Y20_N8
\M2_unit|WS_unit|Equal2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Equal2~1_combout\ = (!\M2_unit|WS_unit|CB\(3) & (\M2_unit|WS_unit|CB\(1) & (\M2_unit|WS_unit|C_END\(2) $ (\M2_unit|WS_unit|CB\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|CB\(3),
	datab => \M2_unit|WS_unit|C_END\(2),
	datac => \M2_unit|WS_unit|CB\(5),
	datad => \M2_unit|WS_unit|CB\(1),
	combout => \M2_unit|WS_unit|Equal2~1_combout\);

-- Location: LCCOMB_X30_Y20_N30
\M2_unit|WS_unit|Equal2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Equal2~2_combout\ = (\M2_unit|WS_unit|Equal2~0_combout\ & (\M2_unit|WS_unit|Equal2~1_combout\ & \M2_unit|WS_unit|CB\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|Equal2~0_combout\,
	datac => \M2_unit|WS_unit|Equal2~1_combout\,
	datad => \M2_unit|WS_unit|CB\(0),
	combout => \M2_unit|WS_unit|Equal2~2_combout\);

-- Location: LCCOMB_X29_Y20_N26
\M2_unit|WS_unit|Selector72~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Selector72~0_combout\ = (\M2_unit|WS_unit|state.S_WS_LO_2~regout\ & (\M2_unit|WS_unit|Equal2~2_combout\)) # (!\M2_unit|WS_unit|state.S_WS_LO_2~regout\ & ((!\M2_unit|FS_unit|state.S_FS_START~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|WS_unit|Equal2~2_combout\,
	datac => \M2_unit|WS_unit|state.S_WS_LO_2~regout\,
	datad => \M2_unit|FS_unit|state.S_FS_START~regout\,
	combout => \M2_unit|WS_unit|Selector72~0_combout\);

-- Location: LCFF_X29_Y20_N3
\M2_unit|WS_unit|RB[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|RB~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|WS_unit|ALT_INV_state.S_WS_LO_2~regout\,
	ena => \M2_unit|WS_unit|Selector72~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|RB\(2));

-- Location: LCCOMB_X29_Y20_N8
\M2_unit|WS_unit|Add7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add7~0_combout\ = \M2_unit|WS_unit|RB\(0) $ (VCC)
-- \M2_unit|WS_unit|Add7~1\ = CARRY(\M2_unit|WS_unit|RB\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|WS_unit|RB\(0),
	datad => VCC,
	combout => \M2_unit|WS_unit|Add7~0_combout\,
	cout => \M2_unit|WS_unit|Add7~1\);

-- Location: LCCOMB_X29_Y20_N18
\M2_unit|WS_unit|Selector76~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Selector76~0_combout\ = (\M2_unit|WS_unit|Add7~0_combout\ & \M2_unit|WS_unit|state.S_WS_LO_2~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|WS_unit|Add7~0_combout\,
	datac => \M2_unit|WS_unit|state.S_WS_LO_2~regout\,
	combout => \M2_unit|WS_unit|Selector76~0_combout\);

-- Location: LCFF_X29_Y20_N19
\M2_unit|WS_unit|RB[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|Selector76~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|WS_unit|Selector72~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|RB\(0));

-- Location: LCCOMB_X29_Y20_N10
\M2_unit|WS_unit|Add7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add7~2_combout\ = (\M2_unit|WS_unit|RB\(1) & (!\M2_unit|WS_unit|Add7~1\)) # (!\M2_unit|WS_unit|RB\(1) & ((\M2_unit|WS_unit|Add7~1\) # (GND)))
-- \M2_unit|WS_unit|Add7~3\ = CARRY((!\M2_unit|WS_unit|Add7~1\) # (!\M2_unit|WS_unit|RB\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|WS_unit|RB\(1),
	datad => VCC,
	cin => \M2_unit|WS_unit|Add7~1\,
	combout => \M2_unit|WS_unit|Add7~2_combout\,
	cout => \M2_unit|WS_unit|Add7~3\);

-- Location: LCCOMB_X29_Y20_N14
\M2_unit|WS_unit|Add7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add7~6_combout\ = (\M2_unit|WS_unit|RB\(3) & (!\M2_unit|WS_unit|Add7~5\)) # (!\M2_unit|WS_unit|RB\(3) & ((\M2_unit|WS_unit|Add7~5\) # (GND)))
-- \M2_unit|WS_unit|Add7~7\ = CARRY((!\M2_unit|WS_unit|Add7~5\) # (!\M2_unit|WS_unit|RB\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|WS_unit|RB\(3),
	datad => VCC,
	cin => \M2_unit|WS_unit|Add7~5\,
	combout => \M2_unit|WS_unit|Add7~6_combout\,
	cout => \M2_unit|WS_unit|Add7~7\);

-- Location: LCCOMB_X29_Y20_N28
\M2_unit|WS_unit|RB~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|RB~2_combout\ = (\M2_unit|WS_unit|Add7~6_combout\ & ((\M2_unit|WS_unit|Equal3~0_combout\) # (\M2_unit|WS_unit|RB\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|WS_unit|Equal3~0_combout\,
	datac => \M2_unit|WS_unit|Add7~6_combout\,
	datad => \M2_unit|WS_unit|RB\(1),
	combout => \M2_unit|WS_unit|RB~2_combout\);

-- Location: LCFF_X29_Y20_N29
\M2_unit|WS_unit|RB[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|RB~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|WS_unit|ALT_INV_state.S_WS_LO_2~regout\,
	ena => \M2_unit|WS_unit|Selector72~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|RB\(3));

-- Location: LCCOMB_X29_Y20_N30
\M2_unit|WS_unit|Equal3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Equal3~0_combout\ = (((!\M2_unit|WS_unit|RB\(0)) # (!\M2_unit|WS_unit|RB\(2))) # (!\M2_unit|WS_unit|RB\(3))) # (!\M2_unit|WS_unit|RB\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|RB\(4),
	datab => \M2_unit|WS_unit|RB\(3),
	datac => \M2_unit|WS_unit|RB\(2),
	datad => \M2_unit|WS_unit|RB\(0),
	combout => \M2_unit|WS_unit|Equal3~0_combout\);

-- Location: LCCOMB_X29_Y20_N0
\M2_unit|WS_unit|RB~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|RB~0_combout\ = (\M2_unit|WS_unit|Add7~2_combout\ & ((\M2_unit|WS_unit|Equal3~0_combout\) # (\M2_unit|WS_unit|RB\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|WS_unit|Equal3~0_combout\,
	datac => \M2_unit|WS_unit|RB\(1),
	datad => \M2_unit|WS_unit|Add7~2_combout\,
	combout => \M2_unit|WS_unit|RB~0_combout\);

-- Location: LCFF_X29_Y20_N1
\M2_unit|WS_unit|RB[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|RB~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|WS_unit|ALT_INV_state.S_WS_LO_2~regout\,
	ena => \M2_unit|WS_unit|Selector72~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|RB\(1));

-- Location: LCCOMB_X29_Y20_N24
\M2_unit|WS_unit|Selector38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Selector38~0_combout\ = (!\M2_unit|WS_unit|Equal3~0_combout\ & (!\M2_unit|WS_unit|RB\(1) & (\M2_unit|WS_unit|state.S_WS_LO_2~regout\ & \M2_unit|WS_unit|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|Equal3~0_combout\,
	datab => \M2_unit|WS_unit|RB\(1),
	datac => \M2_unit|WS_unit|state.S_WS_LO_2~regout\,
	datad => \M2_unit|WS_unit|Equal2~2_combout\,
	combout => \M2_unit|WS_unit|Selector38~0_combout\);

-- Location: LCCOMB_X32_Y19_N22
\M2_unit|WS_unit|Selector40~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Selector40~0_combout\ = (\M2_unit|WS_unit|Selector38~1_combout\ & ((\M2_unit|WS_unit|Selector38~0_combout\) # ((!\M2_unit|FS_unit|state.S_FS_START~regout\ & !\M2_unit|WS_unit|state.S_WS_LO_2~regout\)))) # 
-- (!\M2_unit|WS_unit|Selector38~1_combout\ & (!\M2_unit|FS_unit|state.S_FS_START~regout\ & ((!\M2_unit|WS_unit|state.S_WS_LO_2~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|Selector38~1_combout\,
	datab => \M2_unit|FS_unit|state.S_FS_START~regout\,
	datac => \M2_unit|WS_unit|Selector38~0_combout\,
	datad => \M2_unit|WS_unit|state.S_WS_LO_2~regout\,
	combout => \M2_unit|WS_unit|Selector40~0_combout\);

-- Location: LCCOMB_X32_Y19_N30
\M2_unit|WS_unit|Base_address[10]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Base_address[10]~1_combout\ = (\M2_unit|WS_unit|Selector40~0_combout\ & (\M2_unit|WS_unit|Equal0~0_combout\ & ((\M2_unit|WS_unit|state.S_WS_LO_2~regout\)))) # (!\M2_unit|WS_unit|Selector40~0_combout\ & 
-- (((\M2_unit|WS_unit|Base_address\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|Equal0~0_combout\,
	datab => \M2_unit|WS_unit|Selector40~0_combout\,
	datac => \M2_unit|WS_unit|Base_address\(10),
	datad => \M2_unit|WS_unit|state.S_WS_LO_2~regout\,
	combout => \M2_unit|WS_unit|Base_address[10]~1_combout\);

-- Location: LCFF_X32_Y19_N31
\M2_unit|WS_unit|Base_address[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|Base_address[10]~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|Base_address\(10));

-- Location: LCCOMB_X32_Y19_N28
\M2_unit|WS_unit|Base_address[13]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Base_address[13]~0_combout\ = (\M2_unit|WS_unit|Selector40~0_combout\ & (!\M2_unit|WS_unit|Equal0~0_combout\ & ((\M2_unit|WS_unit|state.S_WS_LO_2~regout\)))) # (!\M2_unit|WS_unit|Selector40~0_combout\ & 
-- (((\M2_unit|WS_unit|Base_address\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|Equal0~0_combout\,
	datab => \M2_unit|WS_unit|Selector40~0_combout\,
	datac => \M2_unit|WS_unit|Base_address\(13),
	datad => \M2_unit|WS_unit|state.S_WS_LO_2~regout\,
	combout => \M2_unit|WS_unit|Base_address[13]~0_combout\);

-- Location: LCFF_X32_Y19_N29
\M2_unit|WS_unit|Base_address[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|Base_address[13]~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|Base_address\(13));

-- Location: LCCOMB_X32_Y19_N26
\M2_unit|WS_unit|Selector38~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Selector38~1_combout\ = (!\M2_unit|WS_unit|Base_address\(13) & (\M2_unit|WS_unit|Base_address\(10) $ (!\M2_unit|WS_unit|Base_address\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|WS_unit|Base_address\(10),
	datac => \M2_unit|WS_unit|Base_address\(13),
	datad => \M2_unit|WS_unit|Base_address\(15),
	combout => \M2_unit|WS_unit|Selector38~1_combout\);

-- Location: LCCOMB_X32_Y19_N18
\M2_unit|WS_unit|Selector38~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Selector38~3_combout\ = (\M2_unit|WS_unit|Selector38~2_combout\ & ((\M2_unit|WS_unit|Base_address\(15)) # ((\M2_unit|WS_unit|Selector38~0_combout\ & \M2_unit|WS_unit|Selector38~1_combout\)))) # (!\M2_unit|WS_unit|Selector38~2_combout\ & 
-- (\M2_unit|WS_unit|Selector38~0_combout\ & ((\M2_unit|WS_unit|Selector38~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|Selector38~2_combout\,
	datab => \M2_unit|WS_unit|Selector38~0_combout\,
	datac => \M2_unit|WS_unit|Base_address\(15),
	datad => \M2_unit|WS_unit|Selector38~1_combout\,
	combout => \M2_unit|WS_unit|Selector38~3_combout\);

-- Location: LCFF_X32_Y19_N19
\M2_unit|WS_unit|Base_address[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|Selector38~3_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|Base_address\(15));

-- Location: LCCOMB_X32_Y19_N24
\M2_unit|WS_unit|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Equal0~0_combout\ = (!\M2_unit|WS_unit|Base_address\(10) & (!\M2_unit|WS_unit|Base_address\(13) & !\M2_unit|WS_unit|Base_address\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|WS_unit|Base_address\(10),
	datac => \M2_unit|WS_unit|Base_address\(13),
	datad => \M2_unit|WS_unit|Base_address\(15),
	combout => \M2_unit|WS_unit|Equal0~0_combout\);

-- Location: LCCOMB_X29_Y19_N20
\M2_unit|WS_unit|WC[1]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|WC[1]~8_combout\ = (\M2_unit|WS_unit|WC\(1) & (!\M2_unit|WS_unit|WC[0]~7\)) # (!\M2_unit|WS_unit|WC\(1) & ((\M2_unit|WS_unit|WC[0]~7\) # (GND)))
-- \M2_unit|WS_unit|WC[1]~9\ = CARRY((!\M2_unit|WS_unit|WC[0]~7\) # (!\M2_unit|WS_unit|WC\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|WC\(1),
	datad => VCC,
	cin => \M2_unit|WS_unit|WC[0]~7\,
	combout => \M2_unit|WS_unit|WC[1]~8_combout\,
	cout => \M2_unit|WS_unit|WC[1]~9\);

-- Location: LCCOMB_X29_Y19_N22
\M2_unit|WS_unit|WC[2]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|WC[2]~10_combout\ = (\M2_unit|WS_unit|WC\(2) & (\M2_unit|WS_unit|WC[1]~9\ $ (GND))) # (!\M2_unit|WS_unit|WC\(2) & (!\M2_unit|WS_unit|WC[1]~9\ & VCC))
-- \M2_unit|WS_unit|WC[2]~11\ = CARRY((\M2_unit|WS_unit|WC\(2) & !\M2_unit|WS_unit|WC[1]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|WS_unit|WC\(2),
	datad => VCC,
	cin => \M2_unit|WS_unit|WC[1]~9\,
	combout => \M2_unit|WS_unit|WC[2]~10_combout\,
	cout => \M2_unit|WS_unit|WC[2]~11\);

-- Location: LCFF_X29_Y19_N23
\M2_unit|WS_unit|WC[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|WC[2]~10_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|WS_unit|Selector17~1_combout\,
	ena => \M2_unit|WS_unit|WC[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|WC\(2));

-- Location: LCCOMB_X29_Y19_N24
\M2_unit|WS_unit|WC[3]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|WC[3]~12_combout\ = (\M2_unit|WS_unit|WC\(3) & (!\M2_unit|WS_unit|WC[2]~11\)) # (!\M2_unit|WS_unit|WC\(3) & ((\M2_unit|WS_unit|WC[2]~11\) # (GND)))
-- \M2_unit|WS_unit|WC[3]~13\ = CARRY((!\M2_unit|WS_unit|WC[2]~11\) # (!\M2_unit|WS_unit|WC\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|WC\(3),
	datad => VCC,
	cin => \M2_unit|WS_unit|WC[2]~11\,
	combout => \M2_unit|WS_unit|WC[3]~12_combout\,
	cout => \M2_unit|WS_unit|WC[3]~13\);

-- Location: LCCOMB_X29_Y19_N26
\M2_unit|WS_unit|WC[4]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|WC[4]~16_combout\ = (\M2_unit|WS_unit|WC\(4) & (\M2_unit|WS_unit|WC[3]~13\ $ (GND))) # (!\M2_unit|WS_unit|WC\(4) & (!\M2_unit|WS_unit|WC[3]~13\ & VCC))
-- \M2_unit|WS_unit|WC[4]~17\ = CARRY((\M2_unit|WS_unit|WC\(4) & !\M2_unit|WS_unit|WC[3]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|WS_unit|WC\(4),
	datad => VCC,
	cin => \M2_unit|WS_unit|WC[3]~13\,
	combout => \M2_unit|WS_unit|WC[4]~16_combout\,
	cout => \M2_unit|WS_unit|WC[4]~17\);

-- Location: LCFF_X29_Y19_N27
\M2_unit|WS_unit|WC[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|WC[4]~16_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|WS_unit|Selector17~1_combout\,
	ena => \M2_unit|WS_unit|WC[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|WC\(4));

-- Location: LCCOMB_X29_Y19_N28
\M2_unit|WS_unit|WC[5]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|WC[5]~18_combout\ = \M2_unit|WS_unit|WC[4]~17\ $ (\M2_unit|WS_unit|WC\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \M2_unit|WS_unit|WC\(5),
	cin => \M2_unit|WS_unit|WC[4]~17\,
	combout => \M2_unit|WS_unit|WC[5]~18_combout\);

-- Location: LCFF_X29_Y19_N29
\M2_unit|WS_unit|WC[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|WC[5]~18_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|WS_unit|Selector17~1_combout\,
	ena => \M2_unit|WS_unit|WC[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|WC\(5));

-- Location: LCCOMB_X29_Y19_N0
\M2_unit|WS_unit|Add2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add2~0_combout\ = (\M2_unit|WS_unit|WC\(3) & (\M2_unit|WS_unit|WC\(5) $ (VCC))) # (!\M2_unit|WS_unit|WC\(3) & (\M2_unit|WS_unit|WC\(5) & VCC))
-- \M2_unit|WS_unit|Add2~1\ = CARRY((\M2_unit|WS_unit|WC\(3) & \M2_unit|WS_unit|WC\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|WC\(3),
	datab => \M2_unit|WS_unit|WC\(5),
	datad => VCC,
	combout => \M2_unit|WS_unit|Add2~0_combout\,
	cout => \M2_unit|WS_unit|Add2~1\);

-- Location: LCCOMB_X30_Y20_N12
\M2_unit|WS_unit|Add8~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add8~13_combout\ = (\M2_unit|WS_unit|Add8~11_combout\ & (((!\M2_unit|WS_unit|CB\(0)) # (!\M2_unit|WS_unit|Equal2~1_combout\)) # (!\M2_unit|WS_unit|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|Equal2~0_combout\,
	datab => \M2_unit|WS_unit|Add8~11_combout\,
	datac => \M2_unit|WS_unit|Equal2~1_combout\,
	datad => \M2_unit|WS_unit|CB\(0),
	combout => \M2_unit|WS_unit|Add8~13_combout\);

-- Location: LCFF_X30_Y20_N13
\M2_unit|WS_unit|CB[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|Add8~13_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|WS_unit|ALT_INV_state.S_WS_LO_2~regout\,
	ena => \M2_unit|WS_unit|Add8~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|CB\(4));

-- Location: LCFF_X29_Y19_N25
\M2_unit|WS_unit|WC[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|WC[3]~12_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|WS_unit|Selector17~1_combout\,
	ena => \M2_unit|WS_unit|WC[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|WC\(3));

-- Location: LCCOMB_X31_Y19_N2
\M2_unit|WS_unit|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add0~0_combout\ = (\M2_unit|WS_unit|CB\(3) & (\M2_unit|WS_unit|WC\(3) $ (VCC))) # (!\M2_unit|WS_unit|CB\(3) & (\M2_unit|WS_unit|WC\(3) & VCC))
-- \M2_unit|WS_unit|Add0~1\ = CARRY((\M2_unit|WS_unit|CB\(3) & \M2_unit|WS_unit|WC\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|CB\(3),
	datab => \M2_unit|WS_unit|WC\(3),
	datad => VCC,
	combout => \M2_unit|WS_unit|Add0~0_combout\,
	cout => \M2_unit|WS_unit|Add0~1\);

-- Location: LCCOMB_X31_Y19_N6
\M2_unit|WS_unit|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add0~4_combout\ = ((\M2_unit|WS_unit|CB\(5) $ (\M2_unit|WS_unit|Add2~0_combout\ $ (!\M2_unit|WS_unit|Add0~3\)))) # (GND)
-- \M2_unit|WS_unit|Add0~5\ = CARRY((\M2_unit|WS_unit|CB\(5) & ((\M2_unit|WS_unit|Add2~0_combout\) # (!\M2_unit|WS_unit|Add0~3\))) # (!\M2_unit|WS_unit|CB\(5) & (\M2_unit|WS_unit|Add2~0_combout\ & !\M2_unit|WS_unit|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|CB\(5),
	datab => \M2_unit|WS_unit|Add2~0_combout\,
	datad => VCC,
	cin => \M2_unit|WS_unit|Add0~3\,
	combout => \M2_unit|WS_unit|Add0~4_combout\,
	cout => \M2_unit|WS_unit|Add0~5\);

-- Location: LCCOMB_X31_Y19_N26
\M2_unit|WS_unit|Selector28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Selector28~0_combout\ = (\M2_unit|WS_unit|Equal0~0_combout\ & ((\M2_unit|WS_unit|Add0~4_combout\))) # (!\M2_unit|WS_unit|Equal0~0_combout\ & (\M2_unit|WS_unit|Add3~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|Add3~6_combout\,
	datab => \M2_unit|WS_unit|Equal0~0_combout\,
	datad => \M2_unit|WS_unit|Add0~4_combout\,
	combout => \M2_unit|WS_unit|Selector28~0_combout\);

-- Location: LCCOMB_X29_Y18_N28
\M2_unit|WS_unit|SRAM_address[9]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|SRAM_address[9]~0_combout\ = (!\M2_unit|WS_unit|state.S_WS_IDLE~regout\ & (!\M2_unit|WS_unit|state.S_WS_LO_2~regout\ & ((\M2_unit|WS_unit|WC\(0)) # (!\M2_unit|WS_unit|state.S_WS_COMMON_CASE~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|state.S_WS_COMMON_CASE~regout\,
	datab => \M2_unit|WS_unit|state.S_WS_IDLE~regout\,
	datac => \M2_unit|WS_unit|WC\(0),
	datad => \M2_unit|WS_unit|state.S_WS_LO_2~regout\,
	combout => \M2_unit|WS_unit|SRAM_address[9]~0_combout\);

-- Location: LCFF_X31_Y19_N27
\M2_unit|WS_unit|SRAM_address[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|Selector28~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|FS_unit|ALT_INV_state.S_FS_START~regout\,
	ena => \M2_unit|WS_unit|SRAM_address[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|SRAM_address\(7));

-- Location: LCCOMB_X31_Y20_N0
\M2_unit|FS_unit|Selector18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Selector18~1_combout\ = (\M2_unit|FS_unit|Selector18~0_combout\) # ((!\M2_unit|FS_unit|WideOr2~combout\ & \M2_unit|FS_unit|SRAM_address\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Selector18~0_combout\,
	datab => \M2_unit|FS_unit|WideOr2~combout\,
	datac => \M2_unit|FS_unit|SRAM_address\(7),
	combout => \M2_unit|FS_unit|Selector18~1_combout\);

-- Location: LCFF_X31_Y20_N1
\M2_unit|FS_unit|SRAM_address[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|FS_unit|Selector18~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_unit|SRAM_address\(7));

-- Location: LCCOMB_X31_Y20_N18
\M2_unit|Selector20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector20~0_combout\ = (\M2_unit|SRAM_address~1_combout\ & ((\M2_unit|FS_unit|SRAM_address\(7)) # ((\M2_unit|WS_unit|SRAM_address\(7) & \M2_unit|SRAM_address~0_combout\)))) # (!\M2_unit|SRAM_address~1_combout\ & 
-- (\M2_unit|WS_unit|SRAM_address\(7) & (\M2_unit|SRAM_address~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|SRAM_address~1_combout\,
	datab => \M2_unit|WS_unit|SRAM_address\(7),
	datac => \M2_unit|SRAM_address~0_combout\,
	datad => \M2_unit|FS_unit|SRAM_address\(7),
	combout => \M2_unit|Selector20~0_combout\);

-- Location: LCCOMB_X48_Y22_N10
\VGA_unit|Add0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~13_combout\ = (\VGA_unit|SRAM_address\(7) & (\VGA_unit|Add0~11\ & VCC)) # (!\VGA_unit|SRAM_address\(7) & (!\VGA_unit|Add0~11\))
-- \VGA_unit|Add0~14\ = CARRY((!\VGA_unit|SRAM_address\(7) & !\VGA_unit|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(7),
	datad => VCC,
	cin => \VGA_unit|Add0~11\,
	combout => \VGA_unit|Add0~13_combout\,
	cout => \VGA_unit|Add0~14\);

-- Location: LCCOMB_X49_Y23_N6
\VGA_unit|Add0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~15_combout\ = (\VGA_unit|Add0~13_combout\ & \VGA_unit|Equal1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|Add0~13_combout\,
	datad => \VGA_unit|Equal1~1_combout\,
	combout => \VGA_unit|Add0~15_combout\);

-- Location: LCCOMB_X49_Y23_N28
\VGA_unit|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~14_combout\ = (\VGA_unit|SRAM_address\(7) & (!\VGA_unit|Add1~13\)) # (!\VGA_unit|SRAM_address\(7) & ((\VGA_unit|Add1~13\) # (GND)))
-- \VGA_unit|Add1~15\ = CARRY((!\VGA_unit|Add1~13\) # (!\VGA_unit|SRAM_address\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address\(7),
	datad => VCC,
	cin => \VGA_unit|Add1~13\,
	combout => \VGA_unit|Add1~14_combout\,
	cout => \VGA_unit|Add1~15\);

-- Location: LCFF_X49_Y23_N7
\VGA_unit|SRAM_address[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Add0~15_combout\,
	sdata => \VGA_unit|Add1~14_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~regout\,
	ena => \VGA_unit|SRAM_address[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|SRAM_address\(7));

-- Location: LCCOMB_X43_Y20_N2
\Selector20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector20~1_combout\ = (\Selector19~5_combout\ & ((\Selector20~0_combout\ & ((\VGA_unit|SRAM_address\(7)))) # (!\Selector20~0_combout\ & (\M2_unit|Selector20~0_combout\)))) # (!\Selector19~5_combout\ & (\Selector20~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector19~5_combout\,
	datab => \Selector20~0_combout\,
	datac => \M2_unit|Selector20~0_combout\,
	datad => \VGA_unit|SRAM_address\(7),
	combout => \Selector20~1_combout\);

-- Location: LCCOMB_X53_Y20_N30
\Selector20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector20~2_combout\ = (\state.S_TOP_IDLE~regout\ & \Selector20~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state.S_TOP_IDLE~regout\,
	datad => \Selector20~1_combout\,
	combout => \Selector20~2_combout\);

-- Location: LCCOMB_X53_Y20_N14
\Selector23~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector23~6_combout\ = (\state.S_TOP_VGA~regout\ & (((\VGA_unit|SRAM_address\(4))))) # (!\state.S_TOP_VGA~regout\ & ((\state.S_TOP_M2~regout\ & ((\VGA_unit|SRAM_address\(4)))) # (!\state.S_TOP_M2~regout\ & (\M1_unit|SRAM_address\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_address\(4),
	datab => \state.S_TOP_VGA~regout\,
	datac => \state.S_TOP_M2~regout\,
	datad => \VGA_unit|SRAM_address\(4),
	combout => \Selector23~6_combout\);

-- Location: LCCOMB_X30_Y19_N4
\M2_unit|WS_unit|Add3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add3~0_combout\ = (\M2_unit|WS_unit|CB\(2) & (\M2_unit|WS_unit|WC\(3) $ (VCC))) # (!\M2_unit|WS_unit|CB\(2) & (\M2_unit|WS_unit|WC\(3) & VCC))
-- \M2_unit|WS_unit|Add3~1\ = CARRY((\M2_unit|WS_unit|CB\(2) & \M2_unit|WS_unit|WC\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|CB\(2),
	datab => \M2_unit|WS_unit|WC\(3),
	datad => VCC,
	combout => \M2_unit|WS_unit|Add3~0_combout\,
	cout => \M2_unit|WS_unit|Add3~1\);

-- Location: LCCOMB_X30_Y20_N16
\M2_unit|WS_unit|Add8~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add8~6_combout\ = (\M2_unit|WS_unit|Add8~4_combout\ & (((!\M2_unit|WS_unit|CB\(0)) # (!\M2_unit|WS_unit|Equal2~1_combout\)) # (!\M2_unit|WS_unit|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|Equal2~0_combout\,
	datab => \M2_unit|WS_unit|Add8~4_combout\,
	datac => \M2_unit|WS_unit|Equal2~1_combout\,
	datad => \M2_unit|WS_unit|CB\(0),
	combout => \M2_unit|WS_unit|Add8~6_combout\);

-- Location: LCFF_X30_Y20_N17
\M2_unit|WS_unit|CB[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|Add8~6_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|WS_unit|ALT_INV_state.S_WS_LO_2~regout\,
	ena => \M2_unit|WS_unit|Add8~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|CB\(2));

-- Location: LCCOMB_X30_Y19_N0
\M2_unit|WS_unit|Selector31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Selector31~0_combout\ = (\M2_unit|WS_unit|Equal0~0_combout\ & ((\M2_unit|WS_unit|CB\(2)))) # (!\M2_unit|WS_unit|Equal0~0_combout\ & (\M2_unit|WS_unit|Add3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|Equal0~0_combout\,
	datab => \M2_unit|WS_unit|Add3~0_combout\,
	datac => \M2_unit|WS_unit|CB\(2),
	combout => \M2_unit|WS_unit|Selector31~0_combout\);

-- Location: LCFF_X30_Y19_N1
\M2_unit|WS_unit|SRAM_address[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|Selector31~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|FS_unit|ALT_INV_state.S_FS_START~regout\,
	ena => \M2_unit|WS_unit|SRAM_address[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|SRAM_address\(4));

-- Location: LCCOMB_X36_Y22_N8
\M2_unit|SRAM_address~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|SRAM_address~1_combout\ = (\M2_unit|state.S_FS~regout\) # (\M2_unit|state.S_CS~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M2_unit|state.S_FS~regout\,
	datad => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|SRAM_address~1_combout\);

-- Location: LCCOMB_X31_Y20_N10
\Selector23~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector23~4_combout\ = (\M2_unit|FS_unit|SRAM_address\(4) & ((\M2_unit|SRAM_address~1_combout\) # ((\M2_unit|SRAM_address~0_combout\ & \M2_unit|WS_unit|SRAM_address\(4))))) # (!\M2_unit|FS_unit|SRAM_address\(4) & (\M2_unit|SRAM_address~0_combout\ & 
-- (\M2_unit|WS_unit|SRAM_address\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|SRAM_address\(4),
	datab => \M2_unit|SRAM_address~0_combout\,
	datac => \M2_unit|WS_unit|SRAM_address\(4),
	datad => \M2_unit|SRAM_address~1_combout\,
	combout => \Selector23~4_combout\);

-- Location: LCCOMB_X53_Y20_N16
\Selector23~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector23~7_combout\ = (\state.S_TOP_M2~regout\ & (((\Selector23~4_combout\)))) # (!\state.S_TOP_M2~regout\ & ((\state.S_TOP_VGA~regout\ & ((\Selector23~4_combout\))) # (!\state.S_TOP_VGA~regout\ & (\UART_unit|SRAM_address\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(4),
	datab => \Selector23~4_combout\,
	datac => \state.S_TOP_M2~regout\,
	datad => \state.S_TOP_VGA~regout\,
	combout => \Selector23~7_combout\);

-- Location: LCCOMB_X53_Y20_N8
\Selector23~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector23~5_combout\ = (\state.S_TOP_IDLE~regout\ & ((\Selector19~4_combout\ & (\Selector23~6_combout\)) # (!\Selector19~4_combout\ & ((\Selector23~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state.S_TOP_IDLE~regout\,
	datab => \Selector19~4_combout\,
	datac => \Selector23~6_combout\,
	datad => \Selector23~7_combout\,
	combout => \Selector23~5_combout\);

-- Location: LCCOMB_X30_Y20_N2
\M2_unit|WS_unit|Add8~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add8~10_combout\ = (\M2_unit|WS_unit|Add8~8_combout\ & (((!\M2_unit|WS_unit|CB\(0)) # (!\M2_unit|WS_unit|Equal2~1_combout\)) # (!\M2_unit|WS_unit|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|Equal2~0_combout\,
	datab => \M2_unit|WS_unit|Equal2~1_combout\,
	datac => \M2_unit|WS_unit|Add8~8_combout\,
	datad => \M2_unit|WS_unit|CB\(0),
	combout => \M2_unit|WS_unit|Add8~10_combout\);

-- Location: LCFF_X30_Y20_N3
\M2_unit|WS_unit|CB[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|Add8~10_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|WS_unit|ALT_INV_state.S_WS_LO_2~regout\,
	ena => \M2_unit|WS_unit|Add8~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|CB\(3));

-- Location: LCCOMB_X30_Y19_N6
\M2_unit|WS_unit|Add3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add3~2_combout\ = (\M2_unit|WS_unit|WC\(4) & ((\M2_unit|WS_unit|CB\(3) & (\M2_unit|WS_unit|Add3~1\ & VCC)) # (!\M2_unit|WS_unit|CB\(3) & (!\M2_unit|WS_unit|Add3~1\)))) # (!\M2_unit|WS_unit|WC\(4) & ((\M2_unit|WS_unit|CB\(3) & 
-- (!\M2_unit|WS_unit|Add3~1\)) # (!\M2_unit|WS_unit|CB\(3) & ((\M2_unit|WS_unit|Add3~1\) # (GND)))))
-- \M2_unit|WS_unit|Add3~3\ = CARRY((\M2_unit|WS_unit|WC\(4) & (!\M2_unit|WS_unit|CB\(3) & !\M2_unit|WS_unit|Add3~1\)) # (!\M2_unit|WS_unit|WC\(4) & ((!\M2_unit|WS_unit|Add3~1\) # (!\M2_unit|WS_unit|CB\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|WC\(4),
	datab => \M2_unit|WS_unit|CB\(3),
	datad => VCC,
	cin => \M2_unit|WS_unit|Add3~1\,
	combout => \M2_unit|WS_unit|Add3~2_combout\,
	cout => \M2_unit|WS_unit|Add3~3\);

-- Location: LCCOMB_X31_Y19_N24
\M2_unit|WS_unit|Selector30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Selector30~0_combout\ = (\M2_unit|WS_unit|Equal0~0_combout\ & (\M2_unit|WS_unit|Add0~0_combout\)) # (!\M2_unit|WS_unit|Equal0~0_combout\ & ((\M2_unit|WS_unit|Add3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|WS_unit|Add0~0_combout\,
	datac => \M2_unit|WS_unit|Add3~2_combout\,
	datad => \M2_unit|WS_unit|Equal0~0_combout\,
	combout => \M2_unit|WS_unit|Selector30~0_combout\);

-- Location: LCFF_X31_Y19_N25
\M2_unit|WS_unit|SRAM_address[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|Selector30~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|FS_unit|ALT_INV_state.S_FS_START~regout\,
	ena => \M2_unit|WS_unit|SRAM_address[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|SRAM_address\(5));

-- Location: LCCOMB_X43_Y20_N26
\M2_unit|Selector22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector22~0_combout\ = (\M2_unit|FS_unit|SRAM_address\(5) & ((\M2_unit|SRAM_address~1_combout\) # ((\M2_unit|SRAM_address~0_combout\ & \M2_unit|WS_unit|SRAM_address\(5))))) # (!\M2_unit|FS_unit|SRAM_address\(5) & 
-- (((\M2_unit|SRAM_address~0_combout\ & \M2_unit|WS_unit|SRAM_address\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|SRAM_address\(5),
	datab => \M2_unit|SRAM_address~1_combout\,
	datac => \M2_unit|SRAM_address~0_combout\,
	datad => \M2_unit|WS_unit|SRAM_address\(5),
	combout => \M2_unit|Selector22~0_combout\);

-- Location: LCCOMB_X43_Y24_N8
\M1_unit|SRAM_address[6]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_address[6]~2_combout\ = (!\M1_unit|state.S_START_LINE_0~regout\ & (!\M1_unit|state.S_END_LINE_7~regout\ & (!\M1_unit|state.S_RUN_4~regout\ & !\M1_unit|state.S_START_LINE_3~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_START_LINE_0~regout\,
	datab => \M1_unit|state.S_END_LINE_7~regout\,
	datac => \M1_unit|state.S_RUN_4~regout\,
	datad => \M1_unit|state.S_START_LINE_3~regout\,
	combout => \M1_unit|SRAM_address[6]~2_combout\);

-- Location: LCCOMB_X43_Y24_N24
\M1_unit|SRAM_address[6]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_address[6]~4_combout\ = ((\M1_unit|state.S_START_LINE_4~regout\) # ((\M1_unit|SRAM_address[6]~3_combout\ & \M1_unit|SRAM_address[6]~2_combout\))) # (!\M1_unit|Selector47~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_address[6]~3_combout\,
	datab => \M1_unit|Selector47~0_combout\,
	datac => \M1_unit|state.S_START_LINE_4~regout\,
	datad => \M1_unit|SRAM_address[6]~2_combout\,
	combout => \M1_unit|SRAM_address[6]~4_combout\);

-- Location: LCCOMB_X46_Y25_N14
\M1_unit|V_address[0]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[0]~18_combout\ = \M1_unit|V_address\(0) $ (VCC)
-- \M1_unit|V_address[0]~19\ = CARRY(\M1_unit|V_address\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_address\(0),
	datad => VCC,
	combout => \M1_unit|V_address[0]~18_combout\,
	cout => \M1_unit|V_address[0]~19\);

-- Location: LCCOMB_X43_Y24_N12
\M1_unit|WideOr50~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr50~0_combout\ = (\M1_unit|WideOr49~0_combout\ & (!\M1_unit|state.S_RUN_2~regout\ & (!\M1_unit|state.S_START_LINE_6~regout\ & !\M1_unit|state.S_START_LINE_1~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|WideOr49~0_combout\,
	datab => \M1_unit|state.S_RUN_2~regout\,
	datac => \M1_unit|state.S_START_LINE_6~regout\,
	datad => \M1_unit|state.S_START_LINE_1~regout\,
	combout => \M1_unit|WideOr50~0_combout\);

-- Location: LCCOMB_X43_Y24_N22
\M1_unit|V_address[6]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[6]~28_combout\ = (!\M1_unit|SRAM_address[6]~11_combout\ & (!\M1_unit|WideOr50~0_combout\ & ((!\M1_unit|state.S_RUN_2~regout\) # (!\M1_unit|cycle~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|cycle~regout\,
	datab => \M1_unit|state.S_RUN_2~regout\,
	datac => \M1_unit|SRAM_address[6]~11_combout\,
	datad => \M1_unit|WideOr50~0_combout\,
	combout => \M1_unit|V_address[6]~28_combout\);

-- Location: LCFF_X46_Y25_N15
\M1_unit|V_address[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|V_address[0]~18_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|V_address[6]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_address\(0));

-- Location: LCCOMB_X46_Y25_N16
\M1_unit|V_address[1]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[1]~20_combout\ = (\M1_unit|V_address\(1) & (!\M1_unit|V_address[0]~19\)) # (!\M1_unit|V_address\(1) & ((\M1_unit|V_address[0]~19\) # (GND)))
-- \M1_unit|V_address[1]~21\ = CARRY((!\M1_unit|V_address[0]~19\) # (!\M1_unit|V_address\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_address\(1),
	datad => VCC,
	cin => \M1_unit|V_address[0]~19\,
	combout => \M1_unit|V_address[1]~20_combout\,
	cout => \M1_unit|V_address[1]~21\);

-- Location: LCCOMB_X46_Y25_N18
\M1_unit|V_address[2]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[2]~22_combout\ = (\M1_unit|V_address\(2) & (\M1_unit|V_address[1]~21\ $ (GND))) # (!\M1_unit|V_address\(2) & (!\M1_unit|V_address[1]~21\ & VCC))
-- \M1_unit|V_address[2]~23\ = CARRY((\M1_unit|V_address\(2) & !\M1_unit|V_address[1]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_address\(2),
	datad => VCC,
	cin => \M1_unit|V_address[1]~21\,
	combout => \M1_unit|V_address[2]~22_combout\,
	cout => \M1_unit|V_address[2]~23\);

-- Location: LCFF_X46_Y25_N19
\M1_unit|V_address[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|V_address[2]~22_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|V_address[6]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_address\(2));

-- Location: LCCOMB_X46_Y25_N22
\M1_unit|V_address[4]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[4]~26_combout\ = (\M1_unit|V_address\(4) & (\M1_unit|V_address[3]~25\ $ (GND))) # (!\M1_unit|V_address\(4) & (!\M1_unit|V_address[3]~25\ & VCC))
-- \M1_unit|V_address[4]~27\ = CARRY((\M1_unit|V_address\(4) & !\M1_unit|V_address[3]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_address\(4),
	datad => VCC,
	cin => \M1_unit|V_address[3]~25\,
	combout => \M1_unit|V_address[4]~26_combout\,
	cout => \M1_unit|V_address[4]~27\);

-- Location: LCFF_X46_Y25_N23
\M1_unit|V_address[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|V_address[4]~26_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|V_address[6]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_address\(4));

-- Location: LCCOMB_X46_Y25_N24
\M1_unit|V_address[5]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[5]~29_combout\ = (\M1_unit|V_address\(5) & (!\M1_unit|V_address[4]~27\)) # (!\M1_unit|V_address\(5) & ((\M1_unit|V_address[4]~27\) # (GND)))
-- \M1_unit|V_address[5]~30\ = CARRY((!\M1_unit|V_address[4]~27\) # (!\M1_unit|V_address\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_address\(5),
	datad => VCC,
	cin => \M1_unit|V_address[4]~27\,
	combout => \M1_unit|V_address[5]~29_combout\,
	cout => \M1_unit|V_address[5]~30\);

-- Location: LCFF_X46_Y25_N25
\M1_unit|V_address[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|V_address[5]~29_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|V_address[6]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_address\(5));

-- Location: LCCOMB_X45_Y24_N14
\M1_unit|U_address[0]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[0]~20_combout\ = \M1_unit|U_address\(0) $ (VCC)
-- \M1_unit|U_address[0]~21\ = CARRY(\M1_unit|U_address\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_address\(0),
	datad => VCC,
	combout => \M1_unit|U_address[0]~20_combout\,
	cout => \M1_unit|U_address[0]~21\);

-- Location: LCCOMB_X45_Y24_N18
\M1_unit|U_address[2]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[2]~24_combout\ = (\M1_unit|U_address\(2) & ((GND) # (!\M1_unit|U_address[1]~23\))) # (!\M1_unit|U_address\(2) & (\M1_unit|U_address[1]~23\ $ (GND)))
-- \M1_unit|U_address[2]~25\ = CARRY((\M1_unit|U_address\(2)) # (!\M1_unit|U_address[1]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_address\(2),
	datad => VCC,
	cin => \M1_unit|U_address[1]~23\,
	combout => \M1_unit|U_address[2]~24_combout\,
	cout => \M1_unit|U_address[2]~25\);

-- Location: LCCOMB_X44_Y24_N14
\M1_unit|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add0~0_combout\ = \M1_unit|U_address\(0) $ (VCC)
-- \M1_unit|Add0~1\ = CARRY(\M1_unit|U_address\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_address\(0),
	datad => VCC,
	combout => \M1_unit|Add0~0_combout\,
	cout => \M1_unit|Add0~1\);

-- Location: LCCOMB_X44_Y24_N6
\M1_unit|Add0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add0~53_combout\ = (\M1_unit|state.S_M1_IDLE~regout\ & \M1_unit|Add0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|state.S_M1_IDLE~regout\,
	datac => \M1_unit|Add0~0_combout\,
	combout => \M1_unit|Add0~53_combout\);

-- Location: LCCOMB_X43_Y24_N4
\M1_unit|U_address[16]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[16]~30_combout\ = (\M1_unit|state.S_M1_IDLE~regout\ & (((\M1_unit|state.S_RUN_4~regout\ & !\M1_unit|cycle~regout\)))) # (!\M1_unit|state.S_M1_IDLE~regout\ & (((\M1_unit|state.S_RUN_4~regout\ & !\M1_unit|cycle~regout\)) # 
-- (!\M1_start~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_M1_IDLE~regout\,
	datab => \M1_start~regout\,
	datac => \M1_unit|state.S_RUN_4~regout\,
	datad => \M1_unit|cycle~regout\,
	combout => \M1_unit|U_address[16]~30_combout\);

-- Location: LCCOMB_X43_Y24_N6
\M1_unit|WideOr49~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|WideOr49~1_combout\ = (!\M1_unit|state.S_START_LINE_0~regout\ & (!\M1_unit|state.S_RUN_4~regout\ & (!\M1_unit|state.S_RUN_5~regout\ & !\M1_unit|state.S_START_LINE_3~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_START_LINE_0~regout\,
	datab => \M1_unit|state.S_RUN_4~regout\,
	datac => \M1_unit|state.S_RUN_5~regout\,
	datad => \M1_unit|state.S_START_LINE_3~regout\,
	combout => \M1_unit|WideOr49~1_combout\);

-- Location: LCCOMB_X43_Y24_N2
\M1_unit|U_address[16]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[16]~58_combout\ = (\M1_unit|U_address[16]~30_combout\) # ((\M1_unit|state.S_M1_IDLE~regout\ & (!\M1_unit|state.S_M1_START~regout\ & \M1_unit|WideOr49~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_M1_IDLE~regout\,
	datab => \M1_unit|state.S_M1_START~regout\,
	datac => \M1_unit|U_address[16]~30_combout\,
	datad => \M1_unit|WideOr49~1_combout\,
	combout => \M1_unit|U_address[16]~58_combout\);

-- Location: LCCOMB_X43_Y21_N26
\M1_unit|U_address[16]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[16]~31_combout\ = (!\M1_unit|U_address[16]~58_combout\ & (((\M1_unit|Equal0~4_combout\ & \M1_unit|Equal0~5_combout\)) # (!\M1_unit|state.S_RUN_5~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_RUN_5~regout\,
	datab => \M1_unit|U_address[16]~58_combout\,
	datac => \M1_unit|Equal0~4_combout\,
	datad => \M1_unit|Equal0~5_combout\,
	combout => \M1_unit|U_address[16]~31_combout\);

-- Location: LCFF_X45_Y24_N15
\M1_unit|U_address[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|U_address[0]~20_combout\,
	sdata => \M1_unit|Add0~53_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_RUN_5~regout\,
	ena => \M1_unit|U_address[16]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_address\(0));

-- Location: LCCOMB_X44_Y24_N18
\M1_unit|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add0~4_combout\ = (\M1_unit|U_address\(2) & (\M1_unit|Add0~3\ $ (GND))) # (!\M1_unit|U_address\(2) & (!\M1_unit|Add0~3\ & VCC))
-- \M1_unit|Add0~5\ = CARRY((\M1_unit|U_address\(2) & !\M1_unit|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_address\(2),
	datad => VCC,
	cin => \M1_unit|Add0~3\,
	combout => \M1_unit|Add0~4_combout\,
	cout => \M1_unit|Add0~5\);

-- Location: LCCOMB_X45_Y22_N10
\M1_unit|Add0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add0~51_combout\ = (\M1_unit|Add0~4_combout\ & \M1_unit|state.S_M1_IDLE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|Add0~4_combout\,
	datac => \M1_unit|state.S_M1_IDLE~regout\,
	combout => \M1_unit|Add0~51_combout\);

-- Location: LCFF_X45_Y24_N19
\M1_unit|U_address[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|U_address[2]~24_combout\,
	sdata => \M1_unit|Add0~51_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_RUN_5~regout\,
	ena => \M1_unit|U_address[16]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_address\(2));

-- Location: LCCOMB_X45_Y24_N22
\M1_unit|U_address[4]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[4]~28_combout\ = (\M1_unit|U_address\(4) & ((GND) # (!\M1_unit|U_address[3]~27\))) # (!\M1_unit|U_address\(4) & (\M1_unit|U_address[3]~27\ $ (GND)))
-- \M1_unit|U_address[4]~29\ = CARRY((\M1_unit|U_address\(4)) # (!\M1_unit|U_address[3]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_address\(4),
	datad => VCC,
	cin => \M1_unit|U_address[3]~27\,
	combout => \M1_unit|U_address[4]~28_combout\,
	cout => \M1_unit|U_address[4]~29\);

-- Location: LCCOMB_X44_Y24_N22
\M1_unit|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add0~8_combout\ = (\M1_unit|U_address\(4) & (\M1_unit|Add0~7\ $ (GND))) # (!\M1_unit|U_address\(4) & (!\M1_unit|Add0~7\ & VCC))
-- \M1_unit|Add0~9\ = CARRY((\M1_unit|U_address\(4) & !\M1_unit|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_address\(4),
	datad => VCC,
	cin => \M1_unit|Add0~7\,
	combout => \M1_unit|Add0~8_combout\,
	cout => \M1_unit|Add0~9\);

-- Location: LCCOMB_X45_Y24_N8
\M1_unit|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add0~10_combout\ = (\M1_unit|state.S_M1_IDLE~regout\ & \M1_unit|Add0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_M1_IDLE~regout\,
	datad => \M1_unit|Add0~8_combout\,
	combout => \M1_unit|Add0~10_combout\);

-- Location: LCFF_X45_Y24_N23
\M1_unit|U_address[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|U_address[4]~28_combout\,
	sdata => \M1_unit|Add0~10_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_RUN_5~regout\,
	ena => \M1_unit|U_address[16]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_address\(4));

-- Location: LCCOMB_X45_Y24_N24
\M1_unit|U_address[5]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[5]~32_combout\ = (\M1_unit|U_address\(5) & (\M1_unit|U_address[4]~29\ & VCC)) # (!\M1_unit|U_address\(5) & (!\M1_unit|U_address[4]~29\))
-- \M1_unit|U_address[5]~33\ = CARRY((!\M1_unit|U_address\(5) & !\M1_unit|U_address[4]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_address\(5),
	datad => VCC,
	cin => \M1_unit|U_address[4]~29\,
	combout => \M1_unit|U_address[5]~32_combout\,
	cout => \M1_unit|U_address[5]~33\);

-- Location: LCCOMB_X44_Y24_N24
\M1_unit|Add0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add0~11_combout\ = (\M1_unit|U_address\(5) & (!\M1_unit|Add0~9\)) # (!\M1_unit|U_address\(5) & ((\M1_unit|Add0~9\) # (GND)))
-- \M1_unit|Add0~12\ = CARRY((!\M1_unit|Add0~9\) # (!\M1_unit|U_address\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_address\(5),
	datad => VCC,
	cin => \M1_unit|Add0~9\,
	combout => \M1_unit|Add0~11_combout\,
	cout => \M1_unit|Add0~12\);

-- Location: LCCOMB_X45_Y24_N10
\M1_unit|Add0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add0~13_combout\ = (\M1_unit|state.S_M1_IDLE~regout\ & \M1_unit|Add0~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_M1_IDLE~regout\,
	datad => \M1_unit|Add0~11_combout\,
	combout => \M1_unit|Add0~13_combout\);

-- Location: LCFF_X45_Y24_N25
\M1_unit|U_address[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|U_address[5]~32_combout\,
	sdata => \M1_unit|Add0~13_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_RUN_5~regout\,
	ena => \M1_unit|U_address[16]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_address\(5));

-- Location: LCCOMB_X46_Y23_N14
\M1_unit|RGB_address[0]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[0]~18_combout\ = \M1_unit|RGB_address\(0) $ (VCC)
-- \M1_unit|RGB_address[0]~19\ = CARRY(\M1_unit|RGB_address\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_address\(0),
	datad => VCC,
	combout => \M1_unit|RGB_address[0]~18_combout\,
	cout => \M1_unit|RGB_address[0]~19\);

-- Location: LCFF_X46_Y23_N15
\M1_unit|RGB_address[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_address[0]~18_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|RGB_address[2]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_address\(0));

-- Location: LCCOMB_X46_Y23_N16
\M1_unit|RGB_address[1]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[1]~20_combout\ = (\M1_unit|RGB_address\(1) & (!\M1_unit|RGB_address[0]~19\)) # (!\M1_unit|RGB_address\(1) & ((\M1_unit|RGB_address[0]~19\) # (GND)))
-- \M1_unit|RGB_address[1]~21\ = CARRY((!\M1_unit|RGB_address[0]~19\) # (!\M1_unit|RGB_address\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_address\(1),
	datad => VCC,
	cin => \M1_unit|RGB_address[0]~19\,
	combout => \M1_unit|RGB_address[1]~20_combout\,
	cout => \M1_unit|RGB_address[1]~21\);

-- Location: LCCOMB_X46_Y23_N18
\M1_unit|RGB_address[2]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[2]~22_combout\ = (\M1_unit|RGB_address\(2) & (\M1_unit|RGB_address[1]~21\ $ (GND))) # (!\M1_unit|RGB_address\(2) & (!\M1_unit|RGB_address[1]~21\ & VCC))
-- \M1_unit|RGB_address[2]~23\ = CARRY((\M1_unit|RGB_address\(2) & !\M1_unit|RGB_address[1]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_address\(2),
	datad => VCC,
	cin => \M1_unit|RGB_address[1]~21\,
	combout => \M1_unit|RGB_address[2]~22_combout\,
	cout => \M1_unit|RGB_address[2]~23\);

-- Location: LCFF_X46_Y23_N19
\M1_unit|RGB_address[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_address[2]~22_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|RGB_address[2]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_address\(2));

-- Location: LCCOMB_X46_Y23_N22
\M1_unit|RGB_address[4]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[4]~26_combout\ = (\M1_unit|RGB_address\(4) & (\M1_unit|RGB_address[3]~25\ $ (GND))) # (!\M1_unit|RGB_address\(4) & (!\M1_unit|RGB_address[3]~25\ & VCC))
-- \M1_unit|RGB_address[4]~27\ = CARRY((\M1_unit|RGB_address\(4) & !\M1_unit|RGB_address[3]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_address\(4),
	datad => VCC,
	cin => \M1_unit|RGB_address[3]~25\,
	combout => \M1_unit|RGB_address[4]~26_combout\,
	cout => \M1_unit|RGB_address[4]~27\);

-- Location: LCFF_X46_Y23_N23
\M1_unit|RGB_address[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_address[4]~26_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|RGB_address[2]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_address\(4));

-- Location: LCCOMB_X46_Y23_N24
\M1_unit|RGB_address[5]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[5]~29_combout\ = (\M1_unit|RGB_address\(5) & (!\M1_unit|RGB_address[4]~27\)) # (!\M1_unit|RGB_address\(5) & ((\M1_unit|RGB_address[4]~27\) # (GND)))
-- \M1_unit|RGB_address[5]~30\ = CARRY((!\M1_unit|RGB_address[4]~27\) # (!\M1_unit|RGB_address\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_address\(5),
	datad => VCC,
	cin => \M1_unit|RGB_address[4]~27\,
	combout => \M1_unit|RGB_address[5]~29_combout\,
	cout => \M1_unit|RGB_address[5]~30\);

-- Location: LCFF_X46_Y23_N25
\M1_unit|RGB_address[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_address[5]~29_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|RGB_address[2]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_address\(5));

-- Location: LCCOMB_X47_Y24_N30
\M1_unit|Selector75~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector75~0_combout\ = (\M1_unit|SRAM_address[6]~12_combout\ & ((\M1_unit|U_address\(5)) # ((\M1_unit|SRAM_address[6]~4_combout\)))) # (!\M1_unit|SRAM_address[6]~12_combout\ & (((\M1_unit|RGB_address\(5) & 
-- !\M1_unit|SRAM_address[6]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_address[6]~12_combout\,
	datab => \M1_unit|U_address\(5),
	datac => \M1_unit|RGB_address\(5),
	datad => \M1_unit|SRAM_address[6]~4_combout\,
	combout => \M1_unit|Selector75~0_combout\);

-- Location: LCCOMB_X47_Y24_N26
\M1_unit|Selector75~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector75~1_combout\ = (\M1_unit|SRAM_address[6]~4_combout\ & ((\M1_unit|Selector75~0_combout\ & (\M1_unit|Y_address\(5))) # (!\M1_unit|Selector75~0_combout\ & ((\M1_unit|V_address\(5)))))) # (!\M1_unit|SRAM_address[6]~4_combout\ & 
-- (((\M1_unit|Selector75~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_address\(5),
	datab => \M1_unit|SRAM_address[6]~4_combout\,
	datac => \M1_unit|V_address\(5),
	datad => \M1_unit|Selector75~0_combout\,
	combout => \M1_unit|Selector75~1_combout\);

-- Location: LCCOMB_X42_Y24_N30
\M1_unit|SRAM_address[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_address[6]~6_combout\ = (\M1_unit|state.S_START_LINE_9~regout\) # ((\M1_unit|cycle~regout\ & (\M1_unit|state.S_RUN_2~regout\)) # (!\M1_unit|cycle~regout\ & ((\M1_unit|state.S_RUN_4~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_START_LINE_9~regout\,
	datab => \M1_unit|state.S_RUN_2~regout\,
	datac => \M1_unit|state.S_RUN_4~regout\,
	datad => \M1_unit|cycle~regout\,
	combout => \M1_unit|SRAM_address[6]~6_combout\);

-- Location: LCCOMB_X42_Y24_N26
\M1_unit|SRAM_address[6]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_address[6]~5_combout\ = (\M1_unit|state.S_END_LINE_4~regout\) # ((!\M1_unit|common_case~regout\ & \M1_unit|state.S_RUN_0~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|common_case~regout\,
	datac => \M1_unit|state.S_END_LINE_4~regout\,
	datad => \M1_unit|state.S_RUN_0~regout\,
	combout => \M1_unit|SRAM_address[6]~5_combout\);

-- Location: LCCOMB_X36_Y24_N6
\M1_unit|SRAM_address[6]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_address[6]~7_combout\ = (!\M1_unit|state.S_START_LINE_5~regout\ & (!\M1_unit|state.S_START_LINE_7~regout\ & (!\M1_unit|state.S_START_LINE_8~regout\ & !\M1_unit|state.S_START_LINE_2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_START_LINE_5~regout\,
	datab => \M1_unit|state.S_START_LINE_7~regout\,
	datac => \M1_unit|state.S_START_LINE_8~regout\,
	datad => \M1_unit|state.S_START_LINE_2~regout\,
	combout => \M1_unit|SRAM_address[6]~7_combout\);

-- Location: LCCOMB_X42_Y24_N10
\M1_unit|SRAM_address[6]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_address[6]~8_combout\ = (\M1_unit|SRAM_address[6]~7_combout\ & !\M1_unit|state.S_END_LINE_2~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|SRAM_address[6]~7_combout\,
	datac => \M1_unit|state.S_END_LINE_2~regout\,
	combout => \M1_unit|SRAM_address[6]~8_combout\);

-- Location: LCCOMB_X42_Y24_N6
\M1_unit|SRAM_address[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_address[6]~10_combout\ = (\M1_unit|SRAM_address[6]~9_combout\ & (!\M1_unit|SRAM_address[6]~6_combout\ & (!\M1_unit|SRAM_address[6]~5_combout\ & \M1_unit|SRAM_address[6]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_address[6]~9_combout\,
	datab => \M1_unit|SRAM_address[6]~6_combout\,
	datac => \M1_unit|SRAM_address[6]~5_combout\,
	datad => \M1_unit|SRAM_address[6]~8_combout\,
	combout => \M1_unit|SRAM_address[6]~10_combout\);

-- Location: LCFF_X47_Y24_N27
\M1_unit|SRAM_address[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector75~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|SRAM_address[6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_address\(5));

-- Location: LCCOMB_X43_Y20_N20
\Selector22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector22~0_combout\ = (\Selector19~4_combout\ & (((\M1_unit|SRAM_address\(5)) # (\Selector19~5_combout\)))) # (!\Selector19~4_combout\ & (\UART_unit|SRAM_address\(5) & ((!\Selector19~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(5),
	datab => \M1_unit|SRAM_address\(5),
	datac => \Selector19~4_combout\,
	datad => \Selector19~5_combout\,
	combout => \Selector22~0_combout\);

-- Location: LCCOMB_X43_Y20_N22
\Selector22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector22~1_combout\ = (\Selector19~5_combout\ & ((\Selector22~0_combout\ & ((\VGA_unit|SRAM_address\(5)))) # (!\Selector22~0_combout\ & (\M2_unit|Selector22~0_combout\)))) # (!\Selector19~5_combout\ & (((\Selector22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector19~5_combout\,
	datab => \M2_unit|Selector22~0_combout\,
	datac => \Selector22~0_combout\,
	datad => \VGA_unit|SRAM_address\(5),
	combout => \Selector22~1_combout\);

-- Location: LCCOMB_X53_Y20_N18
\Selector22~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector22~2_combout\ = (\state.S_TOP_IDLE~regout\ & \Selector22~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state.S_TOP_IDLE~regout\,
	datac => \Selector22~1_combout\,
	combout => \Selector22~2_combout\);

-- Location: LCCOMB_X53_Y20_N24
\unit0|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit0|WideOr6~0_combout\ = (\Selector21~5_combout\ & (!\Selector22~2_combout\ & (\Selector20~2_combout\ $ (!\Selector23~5_combout\)))) # (!\Selector21~5_combout\ & (\Selector23~5_combout\ & (\Selector20~2_combout\ $ (!\Selector22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector21~5_combout\,
	datab => \Selector20~2_combout\,
	datac => \Selector23~5_combout\,
	datad => \Selector22~2_combout\,
	combout => \unit0|WideOr6~0_combout\);

-- Location: LCCOMB_X53_Y20_N2
\unit0|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit0|WideOr5~0_combout\ = (\Selector20~2_combout\ & ((\Selector23~5_combout\ & ((\Selector22~2_combout\))) # (!\Selector23~5_combout\ & (\Selector21~5_combout\)))) # (!\Selector20~2_combout\ & (\Selector21~5_combout\ & (\Selector23~5_combout\ $ 
-- (\Selector22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector21~5_combout\,
	datab => \Selector20~2_combout\,
	datac => \Selector23~5_combout\,
	datad => \Selector22~2_combout\,
	combout => \unit0|WideOr5~0_combout\);

-- Location: LCCOMB_X53_Y20_N28
\unit0|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit0|WideOr4~0_combout\ = (\Selector21~5_combout\ & (\Selector20~2_combout\ & ((\Selector22~2_combout\) # (!\Selector23~5_combout\)))) # (!\Selector21~5_combout\ & (!\Selector20~2_combout\ & (!\Selector23~5_combout\ & \Selector22~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector21~5_combout\,
	datab => \Selector20~2_combout\,
	datac => \Selector23~5_combout\,
	datad => \Selector22~2_combout\,
	combout => \unit0|WideOr4~0_combout\);

-- Location: LCCOMB_X53_Y20_N22
\unit0|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit0|WideOr3~0_combout\ = (\Selector23~5_combout\ & (\Selector21~5_combout\ $ (((!\Selector22~2_combout\))))) # (!\Selector23~5_combout\ & ((\Selector21~5_combout\ & (!\Selector20~2_combout\ & !\Selector22~2_combout\)) # (!\Selector21~5_combout\ & 
-- (\Selector20~2_combout\ & \Selector22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector21~5_combout\,
	datab => \Selector20~2_combout\,
	datac => \Selector23~5_combout\,
	datad => \Selector22~2_combout\,
	combout => \unit0|WideOr3~0_combout\);

-- Location: LCCOMB_X53_Y20_N0
\unit0|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit0|WideOr2~0_combout\ = (\Selector22~2_combout\ & (((!\Selector20~2_combout\ & \Selector23~5_combout\)))) # (!\Selector22~2_combout\ & ((\Selector21~5_combout\ & (!\Selector20~2_combout\)) # (!\Selector21~5_combout\ & ((\Selector23~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector21~5_combout\,
	datab => \Selector20~2_combout\,
	datac => \Selector23~5_combout\,
	datad => \Selector22~2_combout\,
	combout => \unit0|WideOr2~0_combout\);

-- Location: LCCOMB_X53_Y20_N10
\unit0|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit0|WideOr1~0_combout\ = (\Selector21~5_combout\ & (\Selector23~5_combout\ & (\Selector20~2_combout\ $ (\Selector22~2_combout\)))) # (!\Selector21~5_combout\ & (!\Selector20~2_combout\ & ((\Selector23~5_combout\) # (\Selector22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector21~5_combout\,
	datab => \Selector20~2_combout\,
	datac => \Selector23~5_combout\,
	datad => \Selector22~2_combout\,
	combout => \unit0|WideOr1~0_combout\);

-- Location: LCCOMB_X53_Y20_N4
\unit0|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit0|WideOr0~0_combout\ = (\Selector23~5_combout\ & ((\Selector20~2_combout\) # (\Selector21~5_combout\ $ (\Selector22~2_combout\)))) # (!\Selector23~5_combout\ & ((\Selector22~2_combout\) # (\Selector21~5_combout\ $ (\Selector20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector21~5_combout\,
	datab => \Selector20~2_combout\,
	datac => \Selector23~5_combout\,
	datad => \Selector22~2_combout\,
	combout => \unit0|WideOr0~0_combout\);

-- Location: LCCOMB_X46_Y25_N26
\M1_unit|V_address[6]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[6]~31_combout\ = (\M1_unit|V_address\(6) & (\M1_unit|V_address[5]~30\ $ (GND))) # (!\M1_unit|V_address\(6) & (!\M1_unit|V_address[5]~30\ & VCC))
-- \M1_unit|V_address[6]~32\ = CARRY((\M1_unit|V_address\(6) & !\M1_unit|V_address[5]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_address\(6),
	datad => VCC,
	cin => \M1_unit|V_address[5]~30\,
	combout => \M1_unit|V_address[6]~31_combout\,
	cout => \M1_unit|V_address[6]~32\);

-- Location: LCFF_X46_Y25_N27
\M1_unit|V_address[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|V_address[6]~31_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|V_address[6]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_address\(6));

-- Location: LCCOMB_X46_Y25_N28
\M1_unit|V_address[7]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[7]~33_combout\ = (\M1_unit|V_address\(7) & (!\M1_unit|V_address[6]~32\)) # (!\M1_unit|V_address\(7) & ((\M1_unit|V_address[6]~32\) # (GND)))
-- \M1_unit|V_address[7]~34\ = CARRY((!\M1_unit|V_address[6]~32\) # (!\M1_unit|V_address\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_address\(7),
	datad => VCC,
	cin => \M1_unit|V_address[6]~32\,
	combout => \M1_unit|V_address[7]~33_combout\,
	cout => \M1_unit|V_address[7]~34\);

-- Location: LCFF_X46_Y25_N29
\M1_unit|V_address[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|V_address[7]~33_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|V_address[6]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_address\(7));

-- Location: LCCOMB_X46_Y25_N30
\M1_unit|V_address[8]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[8]~35_combout\ = (\M1_unit|V_address\(8) & (\M1_unit|V_address[7]~34\ $ (GND))) # (!\M1_unit|V_address\(8) & (!\M1_unit|V_address[7]~34\ & VCC))
-- \M1_unit|V_address[8]~36\ = CARRY((\M1_unit|V_address\(8) & !\M1_unit|V_address[7]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_address\(8),
	datad => VCC,
	cin => \M1_unit|V_address[7]~34\,
	combout => \M1_unit|V_address[8]~35_combout\,
	cout => \M1_unit|V_address[8]~36\);

-- Location: LCFF_X46_Y25_N31
\M1_unit|V_address[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|V_address[8]~35_combout\,
	sdata => VCC,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|V_address[6]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_address\(8));

-- Location: LCCOMB_X46_Y24_N0
\M1_unit|V_address[9]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[9]~37_combout\ = (\M1_unit|V_address\(9) & (!\M1_unit|V_address[8]~36\)) # (!\M1_unit|V_address\(9) & ((\M1_unit|V_address[8]~36\) # (GND)))
-- \M1_unit|V_address[9]~38\ = CARRY((!\M1_unit|V_address[8]~36\) # (!\M1_unit|V_address\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_address\(9),
	datad => VCC,
	cin => \M1_unit|V_address[8]~36\,
	combout => \M1_unit|V_address[9]~37_combout\,
	cout => \M1_unit|V_address[9]~38\);

-- Location: LCFF_X46_Y24_N1
\M1_unit|V_address[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|V_address[9]~37_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|V_address[6]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_address\(9));

-- Location: LCCOMB_X46_Y24_N2
\M1_unit|V_address[10]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[10]~39_combout\ = (\M1_unit|V_address\(10) & (\M1_unit|V_address[9]~38\ $ (GND))) # (!\M1_unit|V_address\(10) & (!\M1_unit|V_address[9]~38\ & VCC))
-- \M1_unit|V_address[10]~40\ = CARRY((\M1_unit|V_address\(10) & !\M1_unit|V_address[9]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_address\(10),
	datad => VCC,
	cin => \M1_unit|V_address[9]~38\,
	combout => \M1_unit|V_address[10]~39_combout\,
	cout => \M1_unit|V_address[10]~40\);

-- Location: LCFF_X46_Y24_N3
\M1_unit|V_address[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|V_address[10]~39_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|V_address[6]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_address\(10));

-- Location: LCCOMB_X46_Y24_N26
\M1_unit|Selector70~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector70~1_combout\ = (\M1_unit|Selector70~0_combout\ & (((!\M1_unit|Y_address\(10))) # (!\M1_unit|SRAM_address[6]~4_combout\))) # (!\M1_unit|Selector70~0_combout\ & (\M1_unit|SRAM_address[6]~4_combout\ & ((\M1_unit|V_address\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector70~0_combout\,
	datab => \M1_unit|SRAM_address[6]~4_combout\,
	datac => \M1_unit|Y_address\(10),
	datad => \M1_unit|V_address\(10),
	combout => \M1_unit|Selector70~1_combout\);

-- Location: LCCOMB_X46_Y24_N18
\M1_unit|Selector70~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector70~2_combout\ = (\M1_unit|state.S_M1_IDLE~regout\ & !\M1_unit|Selector70~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_M1_IDLE~regout\,
	datad => \M1_unit|Selector70~1_combout\,
	combout => \M1_unit|Selector70~2_combout\);

-- Location: LCFF_X46_Y24_N19
\M1_unit|SRAM_address[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector70~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|SRAM_address[6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_address\(10));

-- Location: LCCOMB_X48_Y22_N12
\VGA_unit|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~16_combout\ = (\VGA_unit|SRAM_address\(8) & ((GND) # (!\VGA_unit|Add0~14\))) # (!\VGA_unit|SRAM_address\(8) & (\VGA_unit|Add0~14\ $ (GND)))
-- \VGA_unit|Add0~17\ = CARRY((\VGA_unit|SRAM_address\(8)) # (!\VGA_unit|Add0~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(8),
	datad => VCC,
	cin => \VGA_unit|Add0~14\,
	combout => \VGA_unit|Add0~16_combout\,
	cout => \VGA_unit|Add0~17\);

-- Location: LCCOMB_X49_Y23_N8
\VGA_unit|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~18_combout\ = (\VGA_unit|Equal1~1_combout\ & \VGA_unit|Add0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|Equal1~1_combout\,
	datad => \VGA_unit|Add0~16_combout\,
	combout => \VGA_unit|Add0~18_combout\);

-- Location: LCCOMB_X49_Y23_N30
\VGA_unit|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~16_combout\ = (\VGA_unit|SRAM_address\(8) & (\VGA_unit|Add1~15\ $ (GND))) # (!\VGA_unit|SRAM_address\(8) & (!\VGA_unit|Add1~15\ & VCC))
-- \VGA_unit|Add1~17\ = CARRY((\VGA_unit|SRAM_address\(8) & !\VGA_unit|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(8),
	datad => VCC,
	cin => \VGA_unit|Add1~15\,
	combout => \VGA_unit|Add1~16_combout\,
	cout => \VGA_unit|Add1~17\);

-- Location: LCFF_X49_Y23_N9
\VGA_unit|SRAM_address[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Add0~18_combout\,
	sdata => \VGA_unit|Add1~16_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~regout\,
	ena => \VGA_unit|SRAM_address[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|SRAM_address\(8));

-- Location: LCCOMB_X48_Y22_N14
\VGA_unit|Add0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~19_combout\ = (\VGA_unit|SRAM_address\(9) & (\VGA_unit|Add0~17\ & VCC)) # (!\VGA_unit|SRAM_address\(9) & (!\VGA_unit|Add0~17\))
-- \VGA_unit|Add0~20\ = CARRY((!\VGA_unit|SRAM_address\(9) & !\VGA_unit|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(9),
	datad => VCC,
	cin => \VGA_unit|Add0~17\,
	combout => \VGA_unit|Add0~19_combout\,
	cout => \VGA_unit|Add0~20\);

-- Location: LCCOMB_X49_Y22_N18
\VGA_unit|Add0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~21_combout\ = (\VGA_unit|Add0~19_combout\) # (!\VGA_unit|Equal1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|Equal1~1_combout\,
	datad => \VGA_unit|Add0~19_combout\,
	combout => \VGA_unit|Add0~21_combout\);

-- Location: LCCOMB_X49_Y22_N0
\VGA_unit|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~18_combout\ = (\VGA_unit|SRAM_address\(9) & (!\VGA_unit|Add1~17\)) # (!\VGA_unit|SRAM_address\(9) & ((\VGA_unit|Add1~17\) # (GND)))
-- \VGA_unit|Add1~19\ = CARRY((!\VGA_unit|Add1~17\) # (!\VGA_unit|SRAM_address\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(9),
	datad => VCC,
	cin => \VGA_unit|Add1~17\,
	combout => \VGA_unit|Add1~18_combout\,
	cout => \VGA_unit|Add1~19\);

-- Location: LCFF_X49_Y22_N19
\VGA_unit|SRAM_address[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Add0~21_combout\,
	sdata => \VGA_unit|Add1~18_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~regout\,
	ena => \VGA_unit|SRAM_address[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|SRAM_address\(9));

-- Location: LCCOMB_X48_Y22_N16
\VGA_unit|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~22_combout\ = (\VGA_unit|SRAM_address\(10) & ((GND) # (!\VGA_unit|Add0~20\))) # (!\VGA_unit|SRAM_address\(10) & (\VGA_unit|Add0~20\ $ (GND)))
-- \VGA_unit|Add0~23\ = CARRY((\VGA_unit|SRAM_address\(10)) # (!\VGA_unit|Add0~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(10),
	datad => VCC,
	cin => \VGA_unit|Add0~20\,
	combout => \VGA_unit|Add0~22_combout\,
	cout => \VGA_unit|Add0~23\);

-- Location: LCCOMB_X49_Y22_N28
\VGA_unit|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~24_combout\ = (\VGA_unit|Add0~22_combout\) # (!\VGA_unit|Equal1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|Equal1~1_combout\,
	datad => \VGA_unit|Add0~22_combout\,
	combout => \VGA_unit|Add0~24_combout\);

-- Location: LCCOMB_X49_Y22_N2
\VGA_unit|Add1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~20_combout\ = (\VGA_unit|SRAM_address\(10) & (\VGA_unit|Add1~19\ $ (GND))) # (!\VGA_unit|SRAM_address\(10) & (!\VGA_unit|Add1~19\ & VCC))
-- \VGA_unit|Add1~21\ = CARRY((\VGA_unit|SRAM_address\(10) & !\VGA_unit|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(10),
	datad => VCC,
	cin => \VGA_unit|Add1~19\,
	combout => \VGA_unit|Add1~20_combout\,
	cout => \VGA_unit|Add1~21\);

-- Location: LCFF_X49_Y22_N29
\VGA_unit|SRAM_address[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Add0~24_combout\,
	sdata => \VGA_unit|Add1~20_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~regout\,
	ena => \VGA_unit|SRAM_address[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|SRAM_address\(10));

-- Location: LCCOMB_X49_Y20_N4
\Selector17~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector17~6_combout\ = (\state.S_TOP_VGA~regout\ & (((\VGA_unit|SRAM_address\(10))))) # (!\state.S_TOP_VGA~regout\ & ((\state.S_TOP_M2~regout\ & ((\VGA_unit|SRAM_address\(10)))) # (!\state.S_TOP_M2~regout\ & (!\M1_unit|SRAM_address\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state.S_TOP_VGA~regout\,
	datab => \M1_unit|SRAM_address\(10),
	datac => \VGA_unit|SRAM_address\(10),
	datad => \state.S_TOP_M2~regout\,
	combout => \Selector17~6_combout\);

-- Location: LCCOMB_X32_Y16_N8
\M2_unit|FS_unit|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|WideOr3~0_combout\ = (\M2_unit|FS_unit|state.S_FS_COMMON_CASE~regout\) # ((\M2_unit|FS_unit|state.S_FS_LI_1~regout\) # ((\M2_unit|FS_unit|state.S_FS_LI_2~regout\) # (\M2_unit|FS_unit|state.S_FS_LI_3~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|state.S_FS_COMMON_CASE~regout\,
	datab => \M2_unit|FS_unit|state.S_FS_LI_1~regout\,
	datac => \M2_unit|FS_unit|state.S_FS_LI_2~regout\,
	datad => \M2_unit|FS_unit|state.S_FS_LI_3~regout\,
	combout => \M2_unit|FS_unit|WideOr3~0_combout\);

-- Location: LCCOMB_X34_Y16_N4
\M2_unit|FS_unit|Add2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add2~2_combout\ = (\M2_unit|FS_unit|RB\(0) & ((\M2_unit|FS_unit|SC\(4) & (\M2_unit|FS_unit|Add2~1\ & VCC)) # (!\M2_unit|FS_unit|SC\(4) & (!\M2_unit|FS_unit|Add2~1\)))) # (!\M2_unit|FS_unit|RB\(0) & ((\M2_unit|FS_unit|SC\(4) & 
-- (!\M2_unit|FS_unit|Add2~1\)) # (!\M2_unit|FS_unit|SC\(4) & ((\M2_unit|FS_unit|Add2~1\) # (GND)))))
-- \M2_unit|FS_unit|Add2~3\ = CARRY((\M2_unit|FS_unit|RB\(0) & (!\M2_unit|FS_unit|SC\(4) & !\M2_unit|FS_unit|Add2~1\)) # (!\M2_unit|FS_unit|RB\(0) & ((!\M2_unit|FS_unit|Add2~1\) # (!\M2_unit|FS_unit|SC\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|RB\(0),
	datab => \M2_unit|FS_unit|SC\(4),
	datad => VCC,
	cin => \M2_unit|FS_unit|Add2~1\,
	combout => \M2_unit|FS_unit|Add2~2_combout\,
	cout => \M2_unit|FS_unit|Add2~3\);

-- Location: LCFF_X31_Y16_N25
\M2_unit|FS_unit|SC[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|FS_unit|SC[3]~12_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|FS_unit|SC[2]~14_combout\,
	ena => \M2_unit|FS_unit|WideOr2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_unit|SC\(3));

-- Location: LCCOMB_X34_Y20_N10
\M2_unit|FS_unit|Add3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add3~6_combout\ = (\M2_unit|FS_unit|CB\(5) & ((\M2_unit|FS_unit|Add2~2_combout\ & (\M2_unit|FS_unit|Add3~5\ & VCC)) # (!\M2_unit|FS_unit|Add2~2_combout\ & (!\M2_unit|FS_unit|Add3~5\)))) # (!\M2_unit|FS_unit|CB\(5) & 
-- ((\M2_unit|FS_unit|Add2~2_combout\ & (!\M2_unit|FS_unit|Add3~5\)) # (!\M2_unit|FS_unit|Add2~2_combout\ & ((\M2_unit|FS_unit|Add3~5\) # (GND)))))
-- \M2_unit|FS_unit|Add3~7\ = CARRY((\M2_unit|FS_unit|CB\(5) & (!\M2_unit|FS_unit|Add2~2_combout\ & !\M2_unit|FS_unit|Add3~5\)) # (!\M2_unit|FS_unit|CB\(5) & ((!\M2_unit|FS_unit|Add3~5\) # (!\M2_unit|FS_unit|Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|CB\(5),
	datab => \M2_unit|FS_unit|Add2~2_combout\,
	datad => VCC,
	cin => \M2_unit|FS_unit|Add3~5\,
	combout => \M2_unit|FS_unit|Add3~6_combout\,
	cout => \M2_unit|FS_unit|Add3~7\);

-- Location: LCCOMB_X34_Y20_N12
\M2_unit|FS_unit|Add3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add3~8_combout\ = (\M2_unit|FS_unit|Add2~4_combout\ & (\M2_unit|FS_unit|Add3~7\ $ (GND))) # (!\M2_unit|FS_unit|Add2~4_combout\ & (!\M2_unit|FS_unit|Add3~7\ & VCC))
-- \M2_unit|FS_unit|Add3~9\ = CARRY((\M2_unit|FS_unit|Add2~4_combout\ & !\M2_unit|FS_unit|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Add2~4_combout\,
	datad => VCC,
	cin => \M2_unit|FS_unit|Add3~7\,
	combout => \M2_unit|FS_unit|Add3~8_combout\,
	cout => \M2_unit|FS_unit|Add3~9\);

-- Location: LCCOMB_X34_Y20_N14
\M2_unit|FS_unit|Add3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add3~10_combout\ = (\M2_unit|FS_unit|Add2~6_combout\ & (!\M2_unit|FS_unit|Add3~9\)) # (!\M2_unit|FS_unit|Add2~6_combout\ & ((\M2_unit|FS_unit|Add3~9\) # (GND)))
-- \M2_unit|FS_unit|Add3~11\ = CARRY((!\M2_unit|FS_unit|Add3~9\) # (!\M2_unit|FS_unit|Add2~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Add2~6_combout\,
	datad => VCC,
	cin => \M2_unit|FS_unit|Add3~9\,
	combout => \M2_unit|FS_unit|Add3~10_combout\,
	cout => \M2_unit|FS_unit|Add3~11\);

-- Location: LCCOMB_X36_Y20_N16
\M2_unit|FS_unit|Add4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add4~3_combout\ = (\M2_unit|FS_unit|Base_address\(10) & ((\M2_unit|FS_unit|Add3~10_combout\ & (!\M2_unit|FS_unit|Add4~2\)) # (!\M2_unit|FS_unit|Add3~10_combout\ & ((\M2_unit|FS_unit|Add4~2\) # (GND))))) # 
-- (!\M2_unit|FS_unit|Base_address\(10) & ((\M2_unit|FS_unit|Add3~10_combout\ & (\M2_unit|FS_unit|Add4~2\ & VCC)) # (!\M2_unit|FS_unit|Add3~10_combout\ & (!\M2_unit|FS_unit|Add4~2\))))
-- \M2_unit|FS_unit|Add4~4\ = CARRY((\M2_unit|FS_unit|Base_address\(10) & ((!\M2_unit|FS_unit|Add4~2\) # (!\M2_unit|FS_unit|Add3~10_combout\))) # (!\M2_unit|FS_unit|Base_address\(10) & (!\M2_unit|FS_unit|Add3~10_combout\ & !\M2_unit|FS_unit|Add4~2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Base_address\(10),
	datab => \M2_unit|FS_unit|Add3~10_combout\,
	datad => VCC,
	cin => \M2_unit|FS_unit|Add4~2\,
	combout => \M2_unit|FS_unit|Add4~3_combout\,
	cout => \M2_unit|FS_unit|Add4~4\);

-- Location: LCCOMB_X34_Y18_N8
\M2_unit|FS_unit|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add0~6_combout\ = (\M2_unit|FS_unit|Add2~2_combout\ & (!\M2_unit|FS_unit|Add0~5\)) # (!\M2_unit|FS_unit|Add2~2_combout\ & ((\M2_unit|FS_unit|Add0~5\) # (GND)))
-- \M2_unit|FS_unit|Add0~7\ = CARRY((!\M2_unit|FS_unit|Add0~5\) # (!\M2_unit|FS_unit|Add2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Add2~2_combout\,
	datad => VCC,
	cin => \M2_unit|FS_unit|Add0~5\,
	combout => \M2_unit|FS_unit|Add0~6_combout\,
	cout => \M2_unit|FS_unit|Add0~7\);

-- Location: LCCOMB_X35_Y20_N12
\M2_unit|FS_unit|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add1~2_combout\ = (\M2_unit|FS_unit|Add0~8_combout\ & ((\M2_unit|FS_unit|Base_address\(10) & (!\M2_unit|FS_unit|Add1~1\)) # (!\M2_unit|FS_unit|Base_address\(10) & (\M2_unit|FS_unit|Add1~1\ & VCC)))) # (!\M2_unit|FS_unit|Add0~8_combout\ & 
-- ((\M2_unit|FS_unit|Base_address\(10) & ((\M2_unit|FS_unit|Add1~1\) # (GND))) # (!\M2_unit|FS_unit|Base_address\(10) & (!\M2_unit|FS_unit|Add1~1\))))
-- \M2_unit|FS_unit|Add1~3\ = CARRY((\M2_unit|FS_unit|Add0~8_combout\ & (\M2_unit|FS_unit|Base_address\(10) & !\M2_unit|FS_unit|Add1~1\)) # (!\M2_unit|FS_unit|Add0~8_combout\ & ((\M2_unit|FS_unit|Base_address\(10)) # (!\M2_unit|FS_unit|Add1~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Add0~8_combout\,
	datab => \M2_unit|FS_unit|Base_address\(10),
	datad => VCC,
	cin => \M2_unit|FS_unit|Add1~1\,
	combout => \M2_unit|FS_unit|Add1~2_combout\,
	cout => \M2_unit|FS_unit|Add1~3\);

-- Location: LCCOMB_X36_Y20_N8
\M2_unit|FS_unit|Add4~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add4~5_combout\ = ((\M2_unit|FS_unit|Equal3~1_combout\ & (\M2_unit|FS_unit|Add4~3_combout\)) # (!\M2_unit|FS_unit|Equal3~1_combout\ & ((\M2_unit|FS_unit|Add1~2_combout\)))) # (!\M2_unit|FS_unit|WideOr3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Equal3~1_combout\,
	datab => \M2_unit|FS_unit|WideOr3~0_combout\,
	datac => \M2_unit|FS_unit|Add4~3_combout\,
	datad => \M2_unit|FS_unit|Add1~2_combout\,
	combout => \M2_unit|FS_unit|Add4~5_combout\);

-- Location: LCFF_X36_Y20_N9
\M2_unit|FS_unit|SRAM_address[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|FS_unit|Add4~5_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|FS_unit|WideOr2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_unit|SRAM_address\(10));

-- Location: LCCOMB_X43_Y20_N12
\Selector17~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector17~4_combout\ = (\M2_unit|WS_unit|SRAM_address\(10) & ((\M2_unit|SRAM_address~0_combout\) # ((\M2_unit|SRAM_address~1_combout\ & \M2_unit|FS_unit|SRAM_address\(10))))) # (!\M2_unit|WS_unit|SRAM_address\(10) & (\M2_unit|SRAM_address~1_combout\ & 
-- ((\M2_unit|FS_unit|SRAM_address\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|SRAM_address\(10),
	datab => \M2_unit|SRAM_address~1_combout\,
	datac => \M2_unit|SRAM_address~0_combout\,
	datad => \M2_unit|FS_unit|SRAM_address\(10),
	combout => \Selector17~4_combout\);

-- Location: LCCOMB_X49_Y20_N30
\Selector17~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector17~7_combout\ = (\state.S_TOP_M2~regout\ & (\Selector17~4_combout\)) # (!\state.S_TOP_M2~regout\ & ((\state.S_TOP_VGA~regout\ & (\Selector17~4_combout\)) # (!\state.S_TOP_VGA~regout\ & ((\UART_unit|SRAM_address\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state.S_TOP_M2~regout\,
	datab => \Selector17~4_combout\,
	datac => \state.S_TOP_VGA~regout\,
	datad => \UART_unit|SRAM_address\(10),
	combout => \Selector17~7_combout\);

-- Location: LCCOMB_X49_Y20_N22
\Selector17~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector17~5_combout\ = (\state.S_TOP_IDLE~regout\ & ((\Selector19~4_combout\ & (\Selector17~6_combout\)) # (!\Selector19~4_combout\ & ((\Selector17~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state.S_TOP_IDLE~regout\,
	datab => \Selector19~4_combout\,
	datac => \Selector17~6_combout\,
	datad => \Selector17~7_combout\,
	combout => \Selector17~5_combout\);

-- Location: LCCOMB_X37_Y20_N30
\M2_unit|FS_unit|Add4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add4~0_combout\ = (!\M2_unit|FS_unit|Base_address\(14) & (!\M2_unit|FS_unit|Equal3~0_combout\ & \M2_unit|FS_unit|WideOr3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Base_address\(14),
	datab => \M2_unit|FS_unit|Equal3~0_combout\,
	datac => \M2_unit|FS_unit|WideOr3~0_combout\,
	combout => \M2_unit|FS_unit|Add4~0_combout\);

-- Location: LCCOMB_X37_Y20_N0
\M2_unit|FS_unit|Selector16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Selector16~0_combout\ = (\M2_unit|FS_unit|Add1~0_combout\ & ((\M2_unit|FS_unit|Add4~0_combout\) # ((\M2_unit|FS_unit|SRAM_address\(9) & !\M2_unit|FS_unit|WideOr2~combout\)))) # (!\M2_unit|FS_unit|Add1~0_combout\ & 
-- (\M2_unit|FS_unit|SRAM_address\(9) & (!\M2_unit|FS_unit|WideOr2~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Add1~0_combout\,
	datab => \M2_unit|FS_unit|SRAM_address\(9),
	datac => \M2_unit|FS_unit|WideOr2~combout\,
	datad => \M2_unit|FS_unit|Add4~0_combout\,
	combout => \M2_unit|FS_unit|Selector16~0_combout\);

-- Location: LCCOMB_X37_Y20_N14
\M2_unit|FS_unit|Selector16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Selector16~1_combout\ = (\M2_unit|FS_unit|Selector16~0_combout\) # ((\M2_unit|FS_unit|Add4~1_combout\ & (\M2_unit|FS_unit|Equal3~1_combout\ & \M2_unit|FS_unit|WideOr3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Add4~1_combout\,
	datab => \M2_unit|FS_unit|Equal3~1_combout\,
	datac => \M2_unit|FS_unit|WideOr3~0_combout\,
	datad => \M2_unit|FS_unit|Selector16~0_combout\,
	combout => \M2_unit|FS_unit|Selector16~1_combout\);

-- Location: LCFF_X37_Y20_N15
\M2_unit|FS_unit|SRAM_address[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|FS_unit|Selector16~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_unit|SRAM_address\(9));

-- Location: LCCOMB_X45_Y20_N18
\M2_unit|Selector18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector18~0_combout\ = (\M2_unit|WS_unit|SRAM_address\(9) & ((\M2_unit|SRAM_address~0_combout\) # ((\M2_unit|SRAM_address~1_combout\ & \M2_unit|FS_unit|SRAM_address\(9))))) # (!\M2_unit|WS_unit|SRAM_address\(9) & 
-- (\M2_unit|SRAM_address~1_combout\ & ((\M2_unit|FS_unit|SRAM_address\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|SRAM_address\(9),
	datab => \M2_unit|SRAM_address~1_combout\,
	datac => \M2_unit|SRAM_address~0_combout\,
	datad => \M2_unit|FS_unit|SRAM_address\(9),
	combout => \M2_unit|Selector18~0_combout\);

-- Location: LCCOMB_X45_Y24_N26
\M1_unit|U_address[6]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[6]~34_combout\ = (\M1_unit|U_address\(6) & ((GND) # (!\M1_unit|U_address[5]~33\))) # (!\M1_unit|U_address\(6) & (\M1_unit|U_address[5]~33\ $ (GND)))
-- \M1_unit|U_address[6]~35\ = CARRY((\M1_unit|U_address\(6)) # (!\M1_unit|U_address[5]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_address\(6),
	datad => VCC,
	cin => \M1_unit|U_address[5]~33\,
	combout => \M1_unit|U_address[6]~34_combout\,
	cout => \M1_unit|U_address[6]~35\);

-- Location: LCCOMB_X44_Y24_N26
\M1_unit|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add0~14_combout\ = (\M1_unit|U_address\(6) & (\M1_unit|Add0~12\ $ (GND))) # (!\M1_unit|U_address\(6) & (!\M1_unit|Add0~12\ & VCC))
-- \M1_unit|Add0~15\ = CARRY((\M1_unit|U_address\(6) & !\M1_unit|Add0~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_address\(6),
	datad => VCC,
	cin => \M1_unit|Add0~12\,
	combout => \M1_unit|Add0~14_combout\,
	cout => \M1_unit|Add0~15\);

-- Location: LCCOMB_X45_Y24_N12
\M1_unit|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add0~16_combout\ = (\M1_unit|state.S_M1_IDLE~regout\ & \M1_unit|Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_M1_IDLE~regout\,
	datad => \M1_unit|Add0~14_combout\,
	combout => \M1_unit|Add0~16_combout\);

-- Location: LCFF_X45_Y24_N27
\M1_unit|U_address[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|U_address[6]~34_combout\,
	sdata => \M1_unit|Add0~16_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_RUN_5~regout\,
	ena => \M1_unit|U_address[16]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_address\(6));

-- Location: LCCOMB_X45_Y24_N28
\M1_unit|U_address[7]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[7]~36_combout\ = (\M1_unit|U_address\(7) & (\M1_unit|U_address[6]~35\ & VCC)) # (!\M1_unit|U_address\(7) & (!\M1_unit|U_address[6]~35\))
-- \M1_unit|U_address[7]~37\ = CARRY((!\M1_unit|U_address\(7) & !\M1_unit|U_address[6]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_address\(7),
	datad => VCC,
	cin => \M1_unit|U_address[6]~35\,
	combout => \M1_unit|U_address[7]~36_combout\,
	cout => \M1_unit|U_address[7]~37\);

-- Location: LCCOMB_X44_Y24_N28
\M1_unit|Add0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add0~17_combout\ = (\M1_unit|U_address\(7) & (!\M1_unit|Add0~15\)) # (!\M1_unit|U_address\(7) & ((\M1_unit|Add0~15\) # (GND)))
-- \M1_unit|Add0~18\ = CARRY((!\M1_unit|Add0~15\) # (!\M1_unit|U_address\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_address\(7),
	datad => VCC,
	cin => \M1_unit|Add0~15\,
	combout => \M1_unit|Add0~17_combout\,
	cout => \M1_unit|Add0~18\);

-- Location: LCCOMB_X45_Y24_N6
\M1_unit|Add0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add0~19_combout\ = (\M1_unit|state.S_M1_IDLE~regout\ & \M1_unit|Add0~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_M1_IDLE~regout\,
	datad => \M1_unit|Add0~17_combout\,
	combout => \M1_unit|Add0~19_combout\);

-- Location: LCFF_X45_Y24_N29
\M1_unit|U_address[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|U_address[7]~36_combout\,
	sdata => \M1_unit|Add0~19_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_RUN_5~regout\,
	ena => \M1_unit|U_address[16]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_address\(7));

-- Location: LCCOMB_X45_Y24_N30
\M1_unit|U_address[8]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[8]~38_combout\ = (\M1_unit|U_address\(8) & (!\M1_unit|U_address[7]~37\)) # (!\M1_unit|U_address\(8) & ((\M1_unit|U_address[7]~37\) # (GND)))
-- \M1_unit|U_address[8]~39\ = CARRY((!\M1_unit|U_address[7]~37\) # (!\M1_unit|U_address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_address\(8),
	datad => VCC,
	cin => \M1_unit|U_address[7]~37\,
	combout => \M1_unit|U_address[8]~38_combout\,
	cout => \M1_unit|U_address[8]~39\);

-- Location: LCCOMB_X44_Y24_N30
\M1_unit|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add0~20_combout\ = (\M1_unit|U_address\(8) & (!\M1_unit|Add0~18\ & VCC)) # (!\M1_unit|U_address\(8) & (\M1_unit|Add0~18\ $ (GND)))
-- \M1_unit|Add0~21\ = CARRY((!\M1_unit|U_address\(8) & !\M1_unit|Add0~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_address\(8),
	datad => VCC,
	cin => \M1_unit|Add0~18\,
	combout => \M1_unit|Add0~20_combout\,
	cout => \M1_unit|Add0~21\);

-- Location: LCCOMB_X45_Y24_N0
\M1_unit|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add0~22_combout\ = (!\M1_unit|state.S_M1_IDLE~regout\) # (!\M1_unit|Add0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M1_unit|Add0~20_combout\,
	datad => \M1_unit|state.S_M1_IDLE~regout\,
	combout => \M1_unit|Add0~22_combout\);

-- Location: LCFF_X45_Y24_N31
\M1_unit|U_address[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|U_address[8]~38_combout\,
	sdata => \M1_unit|Add0~22_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_RUN_5~regout\,
	ena => \M1_unit|U_address[16]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_address\(8));

-- Location: LCCOMB_X45_Y23_N0
\M1_unit|U_address[9]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[9]~40_combout\ = (\M1_unit|U_address\(9) & (\M1_unit|U_address[8]~39\ & VCC)) # (!\M1_unit|U_address\(9) & (!\M1_unit|U_address[8]~39\))
-- \M1_unit|U_address[9]~41\ = CARRY((!\M1_unit|U_address\(9) & !\M1_unit|U_address[8]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_address\(9),
	datad => VCC,
	cin => \M1_unit|U_address[8]~39\,
	combout => \M1_unit|U_address[9]~40_combout\,
	cout => \M1_unit|U_address[9]~41\);

-- Location: LCCOMB_X44_Y23_N0
\M1_unit|Add0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add0~23_combout\ = (\M1_unit|U_address\(9) & (!\M1_unit|Add0~21\)) # (!\M1_unit|U_address\(9) & ((\M1_unit|Add0~21\) # (GND)))
-- \M1_unit|Add0~24\ = CARRY((!\M1_unit|Add0~21\) # (!\M1_unit|U_address\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_address\(9),
	datad => VCC,
	cin => \M1_unit|Add0~21\,
	combout => \M1_unit|Add0~23_combout\,
	cout => \M1_unit|Add0~24\);

-- Location: LCCOMB_X45_Y23_N26
\M1_unit|Add0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add0~25_combout\ = (\M1_unit|Add0~23_combout\) # (!\M1_unit|state.S_M1_IDLE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M1_unit|Add0~23_combout\,
	datad => \M1_unit|state.S_M1_IDLE~regout\,
	combout => \M1_unit|Add0~25_combout\);

-- Location: LCFF_X45_Y23_N1
\M1_unit|U_address[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|U_address[9]~40_combout\,
	sdata => \M1_unit|Add0~25_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_RUN_5~regout\,
	ena => \M1_unit|U_address[16]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_address\(9));

-- Location: LCCOMB_X43_Y24_N30
\M1_unit|SRAM_address[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|SRAM_address[6]~12_combout\ = (\M1_unit|state.S_START_LINE_4~regout\) # ((\M1_unit|state.S_END_LINE_1~regout\) # ((\M1_unit|state.S_RUN_1~regout\) # (!\M1_unit|SRAM_address[6]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_START_LINE_4~regout\,
	datab => \M1_unit|state.S_END_LINE_1~regout\,
	datac => \M1_unit|state.S_RUN_1~regout\,
	datad => \M1_unit|SRAM_address[6]~2_combout\,
	combout => \M1_unit|SRAM_address[6]~12_combout\);

-- Location: LCCOMB_X46_Y24_N28
\M1_unit|Selector71~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector71~0_combout\ = (\M1_unit|SRAM_address[6]~4_combout\ & (((\M1_unit|SRAM_address[6]~12_combout\) # (\M1_unit|V_address\(9))))) # (!\M1_unit|SRAM_address[6]~4_combout\ & (!\M1_unit|RGB_address\(9) & (!\M1_unit|SRAM_address[6]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_address\(9),
	datab => \M1_unit|SRAM_address[6]~4_combout\,
	datac => \M1_unit|SRAM_address[6]~12_combout\,
	datad => \M1_unit|V_address\(9),
	combout => \M1_unit|Selector71~0_combout\);

-- Location: LCCOMB_X46_Y24_N22
\M1_unit|Selector71~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector71~1_combout\ = (\M1_unit|SRAM_address[6]~12_combout\ & ((\M1_unit|Selector71~0_combout\ & (!\M1_unit|Y_address\(9))) # (!\M1_unit|Selector71~0_combout\ & ((\M1_unit|U_address\(9)))))) # (!\M1_unit|SRAM_address[6]~12_combout\ & 
-- (((\M1_unit|Selector71~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_address\(9),
	datab => \M1_unit|U_address\(9),
	datac => \M1_unit|SRAM_address[6]~12_combout\,
	datad => \M1_unit|Selector71~0_combout\,
	combout => \M1_unit|Selector71~1_combout\);

-- Location: LCCOMB_X45_Y20_N28
\M1_unit|Selector71~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector71~2_combout\ = (\M1_unit|state.S_M1_IDLE~regout\ & !\M1_unit|Selector71~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|state.S_M1_IDLE~regout\,
	datad => \M1_unit|Selector71~1_combout\,
	combout => \M1_unit|Selector71~2_combout\);

-- Location: LCFF_X45_Y20_N29
\M1_unit|SRAM_address[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector71~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|SRAM_address[6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_address\(9));

-- Location: LCCOMB_X45_Y20_N14
\Selector18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector18~0_combout\ = (\Selector19~4_combout\ & (((\Selector19~5_combout\)) # (!\M1_unit|SRAM_address\(9)))) # (!\Selector19~4_combout\ & (((\UART_unit|SRAM_address\(9) & !\Selector19~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector19~4_combout\,
	datab => \M1_unit|SRAM_address\(9),
	datac => \UART_unit|SRAM_address\(9),
	datad => \Selector19~5_combout\,
	combout => \Selector18~0_combout\);

-- Location: LCCOMB_X45_Y20_N16
\Selector18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector18~1_combout\ = (\Selector19~5_combout\ & ((\Selector18~0_combout\ & ((\VGA_unit|SRAM_address\(9)))) # (!\Selector18~0_combout\ & (\M2_unit|Selector18~0_combout\)))) # (!\Selector19~5_combout\ & (((\Selector18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector19~5_combout\,
	datab => \M2_unit|Selector18~0_combout\,
	datac => \Selector18~0_combout\,
	datad => \VGA_unit|SRAM_address\(9),
	combout => \Selector18~1_combout\);

-- Location: LCCOMB_X49_Y20_N28
\Selector18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector18~2_combout\ = (\state.S_TOP_IDLE~regout\ & \Selector18~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state.S_TOP_IDLE~regout\,
	datac => \Selector18~1_combout\,
	combout => \Selector18~2_combout\);

-- Location: LCCOMB_X36_Y20_N18
\M2_unit|FS_unit|Add4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add4~6_combout\ = (\M2_unit|FS_unit|Add3~12_combout\ & ((GND) # (!\M2_unit|FS_unit|Add4~4\))) # (!\M2_unit|FS_unit|Add3~12_combout\ & (\M2_unit|FS_unit|Add4~4\ $ (GND)))
-- \M2_unit|FS_unit|Add4~7\ = CARRY((\M2_unit|FS_unit|Add3~12_combout\) # (!\M2_unit|FS_unit|Add4~4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Add3~12_combout\,
	datad => VCC,
	cin => \M2_unit|FS_unit|Add4~4\,
	combout => \M2_unit|FS_unit|Add4~6_combout\,
	cout => \M2_unit|FS_unit|Add4~7\);

-- Location: LCCOMB_X34_Y18_N12
\M2_unit|FS_unit|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add0~10_combout\ = (\M2_unit|FS_unit|Add2~6_combout\ & (!\M2_unit|FS_unit|Add0~9\)) # (!\M2_unit|FS_unit|Add2~6_combout\ & ((\M2_unit|FS_unit|Add0~9\) # (GND)))
-- \M2_unit|FS_unit|Add0~11\ = CARRY((!\M2_unit|FS_unit|Add0~9\) # (!\M2_unit|FS_unit|Add2~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Add2~6_combout\,
	datad => VCC,
	cin => \M2_unit|FS_unit|Add0~9\,
	combout => \M2_unit|FS_unit|Add0~10_combout\,
	cout => \M2_unit|FS_unit|Add0~11\);

-- Location: LCCOMB_X35_Y20_N14
\M2_unit|FS_unit|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add1~4_combout\ = (\M2_unit|FS_unit|Add0~10_combout\ & ((GND) # (!\M2_unit|FS_unit|Add1~3\))) # (!\M2_unit|FS_unit|Add0~10_combout\ & (\M2_unit|FS_unit|Add1~3\ $ (GND)))
-- \M2_unit|FS_unit|Add1~5\ = CARRY((\M2_unit|FS_unit|Add0~10_combout\) # (!\M2_unit|FS_unit|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|FS_unit|Add0~10_combout\,
	datad => VCC,
	cin => \M2_unit|FS_unit|Add1~3\,
	combout => \M2_unit|FS_unit|Add1~4_combout\,
	cout => \M2_unit|FS_unit|Add1~5\);

-- Location: LCCOMB_X36_Y20_N10
\M2_unit|FS_unit|Add4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add4~8_combout\ = ((\M2_unit|FS_unit|Equal3~1_combout\ & (\M2_unit|FS_unit|Add4~6_combout\)) # (!\M2_unit|FS_unit|Equal3~1_combout\ & ((\M2_unit|FS_unit|Add1~4_combout\)))) # (!\M2_unit|FS_unit|WideOr3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Equal3~1_combout\,
	datab => \M2_unit|FS_unit|Add4~6_combout\,
	datac => \M2_unit|FS_unit|WideOr3~0_combout\,
	datad => \M2_unit|FS_unit|Add1~4_combout\,
	combout => \M2_unit|FS_unit|Add4~8_combout\);

-- Location: LCFF_X36_Y20_N11
\M2_unit|FS_unit|SRAM_address[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|FS_unit|Add4~8_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|FS_unit|WideOr2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_unit|SRAM_address\(11));

-- Location: LCCOMB_X32_Y19_N0
\M2_unit|WS_unit|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add1~0_combout\ = (\M2_unit|WS_unit|Add0~6_combout\ & (\M2_unit|WS_unit|Base_address\(13) $ (VCC))) # (!\M2_unit|WS_unit|Add0~6_combout\ & (\M2_unit|WS_unit|Base_address\(13) & VCC))
-- \M2_unit|WS_unit|Add1~1\ = CARRY((\M2_unit|WS_unit|Add0~6_combout\ & \M2_unit|WS_unit|Base_address\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|Add0~6_combout\,
	datab => \M2_unit|WS_unit|Base_address\(13),
	datad => VCC,
	combout => \M2_unit|WS_unit|Add1~0_combout\,
	cout => \M2_unit|WS_unit|Add1~1\);

-- Location: LCCOMB_X32_Y19_N6
\M2_unit|WS_unit|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add1~6_combout\ = (\M2_unit|WS_unit|Add0~12_combout\ & (!\M2_unit|WS_unit|Add1~5\)) # (!\M2_unit|WS_unit|Add0~12_combout\ & ((\M2_unit|WS_unit|Add1~5\) # (GND)))
-- \M2_unit|WS_unit|Add1~7\ = CARRY((!\M2_unit|WS_unit|Add1~5\) # (!\M2_unit|WS_unit|Add0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|Add0~12_combout\,
	datad => VCC,
	cin => \M2_unit|WS_unit|Add1~5\,
	combout => \M2_unit|WS_unit|Add1~6_combout\,
	cout => \M2_unit|WS_unit|Add1~7\);

-- Location: LCCOMB_X29_Y19_N2
\M2_unit|WS_unit|Add2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add2~2_combout\ = (\M2_unit|WS_unit|WC\(4) & ((\M2_unit|WS_unit|RB\(0) & (\M2_unit|WS_unit|Add2~1\ & VCC)) # (!\M2_unit|WS_unit|RB\(0) & (!\M2_unit|WS_unit|Add2~1\)))) # (!\M2_unit|WS_unit|WC\(4) & ((\M2_unit|WS_unit|RB\(0) & 
-- (!\M2_unit|WS_unit|Add2~1\)) # (!\M2_unit|WS_unit|RB\(0) & ((\M2_unit|WS_unit|Add2~1\) # (GND)))))
-- \M2_unit|WS_unit|Add2~3\ = CARRY((\M2_unit|WS_unit|WC\(4) & (!\M2_unit|WS_unit|RB\(0) & !\M2_unit|WS_unit|Add2~1\)) # (!\M2_unit|WS_unit|WC\(4) & ((!\M2_unit|WS_unit|Add2~1\) # (!\M2_unit|WS_unit|RB\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|WC\(4),
	datab => \M2_unit|WS_unit|RB\(0),
	datad => VCC,
	cin => \M2_unit|WS_unit|Add2~1\,
	combout => \M2_unit|WS_unit|Add2~2_combout\,
	cout => \M2_unit|WS_unit|Add2~3\);

-- Location: LCCOMB_X29_Y19_N4
\M2_unit|WS_unit|Add2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add2~4_combout\ = ((\M2_unit|WS_unit|WC\(5) $ (\M2_unit|WS_unit|RB\(1) $ (!\M2_unit|WS_unit|Add2~3\)))) # (GND)
-- \M2_unit|WS_unit|Add2~5\ = CARRY((\M2_unit|WS_unit|WC\(5) & ((\M2_unit|WS_unit|RB\(1)) # (!\M2_unit|WS_unit|Add2~3\))) # (!\M2_unit|WS_unit|WC\(5) & (\M2_unit|WS_unit|RB\(1) & !\M2_unit|WS_unit|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|WC\(5),
	datab => \M2_unit|WS_unit|RB\(1),
	datad => VCC,
	cin => \M2_unit|WS_unit|Add2~3\,
	combout => \M2_unit|WS_unit|Add2~4_combout\,
	cout => \M2_unit|WS_unit|Add2~5\);

-- Location: LCCOMB_X29_Y19_N6
\M2_unit|WS_unit|Add2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add2~6_combout\ = (\M2_unit|WS_unit|RB\(2) & ((\M2_unit|WS_unit|RB\(0) & (\M2_unit|WS_unit|Add2~5\ & VCC)) # (!\M2_unit|WS_unit|RB\(0) & (!\M2_unit|WS_unit|Add2~5\)))) # (!\M2_unit|WS_unit|RB\(2) & ((\M2_unit|WS_unit|RB\(0) & 
-- (!\M2_unit|WS_unit|Add2~5\)) # (!\M2_unit|WS_unit|RB\(0) & ((\M2_unit|WS_unit|Add2~5\) # (GND)))))
-- \M2_unit|WS_unit|Add2~7\ = CARRY((\M2_unit|WS_unit|RB\(2) & (!\M2_unit|WS_unit|RB\(0) & !\M2_unit|WS_unit|Add2~5\)) # (!\M2_unit|WS_unit|RB\(2) & ((!\M2_unit|WS_unit|Add2~5\) # (!\M2_unit|WS_unit|RB\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|RB\(2),
	datab => \M2_unit|WS_unit|RB\(0),
	datad => VCC,
	cin => \M2_unit|WS_unit|Add2~5\,
	combout => \M2_unit|WS_unit|Add2~6_combout\,
	cout => \M2_unit|WS_unit|Add2~7\);

-- Location: LCCOMB_X30_Y19_N14
\M2_unit|WS_unit|Add3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add3~10_combout\ = (\M2_unit|WS_unit|Add2~6_combout\ & (!\M2_unit|WS_unit|Add3~9\)) # (!\M2_unit|WS_unit|Add2~6_combout\ & ((\M2_unit|WS_unit|Add3~9\) # (GND)))
-- \M2_unit|WS_unit|Add3~11\ = CARRY((!\M2_unit|WS_unit|Add3~9\) # (!\M2_unit|WS_unit|Add2~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|WS_unit|Add2~6_combout\,
	datad => VCC,
	cin => \M2_unit|WS_unit|Add3~9\,
	combout => \M2_unit|WS_unit|Add3~10_combout\,
	cout => \M2_unit|WS_unit|Add3~11\);

-- Location: LCCOMB_X30_Y19_N16
\M2_unit|WS_unit|Add3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add3~12_combout\ = (\M2_unit|WS_unit|Add2~8_combout\ & (\M2_unit|WS_unit|Add3~11\ $ (GND))) # (!\M2_unit|WS_unit|Add2~8_combout\ & (!\M2_unit|WS_unit|Add3~11\ & VCC))
-- \M2_unit|WS_unit|Add3~13\ = CARRY((\M2_unit|WS_unit|Add2~8_combout\ & !\M2_unit|WS_unit|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|Add2~8_combout\,
	datad => VCC,
	cin => \M2_unit|WS_unit|Add3~11\,
	combout => \M2_unit|WS_unit|Add3~12_combout\,
	cout => \M2_unit|WS_unit|Add3~13\);

-- Location: LCCOMB_X33_Y19_N6
\M2_unit|WS_unit|Add4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add4~0_combout\ = (\M2_unit|WS_unit|Add3~8_combout\ & (\M2_unit|WS_unit|Base_address\(13) $ (VCC))) # (!\M2_unit|WS_unit|Add3~8_combout\ & (\M2_unit|WS_unit|Base_address\(13) & VCC))
-- \M2_unit|WS_unit|Add4~1\ = CARRY((\M2_unit|WS_unit|Add3~8_combout\ & \M2_unit|WS_unit|Base_address\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|Add3~8_combout\,
	datab => \M2_unit|WS_unit|Base_address\(13),
	datad => VCC,
	combout => \M2_unit|WS_unit|Add4~0_combout\,
	cout => \M2_unit|WS_unit|Add4~1\);

-- Location: LCCOMB_X33_Y19_N12
\M2_unit|WS_unit|Add4~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add4~9_combout\ = (\M2_unit|WS_unit|Add3~14_combout\ & (!\M2_unit|WS_unit|Add4~7\)) # (!\M2_unit|WS_unit|Add3~14_combout\ & ((\M2_unit|WS_unit|Add4~7\) # (GND)))
-- \M2_unit|WS_unit|Add4~10\ = CARRY((!\M2_unit|WS_unit|Add4~7\) # (!\M2_unit|WS_unit|Add3~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|Add3~14_combout\,
	datad => VCC,
	cin => \M2_unit|WS_unit|Add4~7\,
	combout => \M2_unit|WS_unit|Add4~9_combout\,
	cout => \M2_unit|WS_unit|Add4~10\);

-- Location: LCCOMB_X33_Y19_N4
\M2_unit|WS_unit|Add4~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add4~11_combout\ = (\M2_unit|WS_unit|Equal0~0_combout\ & (\M2_unit|WS_unit|Add1~6_combout\)) # (!\M2_unit|WS_unit|Equal0~0_combout\ & ((\M2_unit|WS_unit|Add4~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|WS_unit|Equal0~0_combout\,
	datac => \M2_unit|WS_unit|Add1~6_combout\,
	datad => \M2_unit|WS_unit|Add4~9_combout\,
	combout => \M2_unit|WS_unit|Add4~11_combout\);

-- Location: LCFF_X33_Y19_N5
\M2_unit|WS_unit|SRAM_address[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|Add4~11_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|FS_unit|ALT_INV_state.S_FS_START~regout\,
	ena => \M2_unit|WS_unit|SRAM_address[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|SRAM_address\(11));

-- Location: LCCOMB_X45_Y20_N26
\M2_unit|Selector16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector16~0_combout\ = (\M2_unit|SRAM_address~0_combout\ & ((\M2_unit|WS_unit|SRAM_address\(11)) # ((\M2_unit|FS_unit|SRAM_address\(11) & \M2_unit|SRAM_address~1_combout\)))) # (!\M2_unit|SRAM_address~0_combout\ & 
-- (\M2_unit|FS_unit|SRAM_address\(11) & (\M2_unit|SRAM_address~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|SRAM_address~0_combout\,
	datab => \M2_unit|FS_unit|SRAM_address\(11),
	datac => \M2_unit|SRAM_address~1_combout\,
	datad => \M2_unit|WS_unit|SRAM_address\(11),
	combout => \M2_unit|Selector16~0_combout\);

-- Location: LCCOMB_X48_Y22_N18
\VGA_unit|Add0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~25_combout\ = (\VGA_unit|SRAM_address\(11) & (\VGA_unit|Add0~23\ & VCC)) # (!\VGA_unit|SRAM_address\(11) & (!\VGA_unit|Add0~23\))
-- \VGA_unit|Add0~26\ = CARRY((!\VGA_unit|SRAM_address\(11) & !\VGA_unit|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address\(11),
	datad => VCC,
	cin => \VGA_unit|Add0~23\,
	combout => \VGA_unit|Add0~25_combout\,
	cout => \VGA_unit|Add0~26\);

-- Location: LCCOMB_X48_Y23_N16
\VGA_unit|Add0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~27_combout\ = (\VGA_unit|Add0~25_combout\) # (!\VGA_unit|Equal1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|Equal1~1_combout\,
	datad => \VGA_unit|Add0~25_combout\,
	combout => \VGA_unit|Add0~27_combout\);

-- Location: LCCOMB_X49_Y22_N4
\VGA_unit|Add1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~22_combout\ = (\VGA_unit|SRAM_address\(11) & (!\VGA_unit|Add1~21\)) # (!\VGA_unit|SRAM_address\(11) & ((\VGA_unit|Add1~21\) # (GND)))
-- \VGA_unit|Add1~23\ = CARRY((!\VGA_unit|Add1~21\) # (!\VGA_unit|SRAM_address\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(11),
	datad => VCC,
	cin => \VGA_unit|Add1~21\,
	combout => \VGA_unit|Add1~22_combout\,
	cout => \VGA_unit|Add1~23\);

-- Location: LCFF_X48_Y23_N17
\VGA_unit|SRAM_address[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Add0~27_combout\,
	sdata => \VGA_unit|Add1~22_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~regout\,
	ena => \VGA_unit|SRAM_address[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|SRAM_address\(11));

-- Location: LCCOMB_X45_Y20_N22
\Selector16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector16~1_combout\ = (\Selector16~0_combout\ & (((\VGA_unit|SRAM_address\(11)) # (!\Selector19~5_combout\)))) # (!\Selector16~0_combout\ & (\M2_unit|Selector16~0_combout\ & ((\Selector19~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector16~0_combout\,
	datab => \M2_unit|Selector16~0_combout\,
	datac => \VGA_unit|SRAM_address\(11),
	datad => \Selector19~5_combout\,
	combout => \Selector16~1_combout\);

-- Location: LCCOMB_X49_Y20_N24
\Selector16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector16~2_combout\ = (\state.S_TOP_IDLE~regout\ & \Selector16~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state.S_TOP_IDLE~regout\,
	datad => \Selector16~1_combout\,
	combout => \Selector16~2_combout\);

-- Location: LCCOMB_X46_Y23_N26
\M1_unit|RGB_address[6]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[6]~31_combout\ = (\M1_unit|RGB_address\(6) & (\M1_unit|RGB_address[5]~30\ $ (GND))) # (!\M1_unit|RGB_address\(6) & (!\M1_unit|RGB_address[5]~30\ & VCC))
-- \M1_unit|RGB_address[6]~32\ = CARRY((\M1_unit|RGB_address\(6) & !\M1_unit|RGB_address[5]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_address\(6),
	datad => VCC,
	cin => \M1_unit|RGB_address[5]~30\,
	combout => \M1_unit|RGB_address[6]~31_combout\,
	cout => \M1_unit|RGB_address[6]~32\);

-- Location: LCFF_X46_Y23_N27
\M1_unit|RGB_address[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_address[6]~31_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|RGB_address[2]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_address\(6));

-- Location: LCCOMB_X46_Y23_N28
\M1_unit|RGB_address[7]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[7]~33_combout\ = (\M1_unit|RGB_address\(7) & (!\M1_unit|RGB_address[6]~32\)) # (!\M1_unit|RGB_address\(7) & ((\M1_unit|RGB_address[6]~32\) # (GND)))
-- \M1_unit|RGB_address[7]~34\ = CARRY((!\M1_unit|RGB_address[6]~32\) # (!\M1_unit|RGB_address\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_address\(7),
	datad => VCC,
	cin => \M1_unit|RGB_address[6]~32\,
	combout => \M1_unit|RGB_address[7]~33_combout\,
	cout => \M1_unit|RGB_address[7]~34\);

-- Location: LCFF_X46_Y23_N29
\M1_unit|RGB_address[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_address[7]~33_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|RGB_address[2]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_address\(7));

-- Location: LCCOMB_X46_Y23_N30
\M1_unit|RGB_address[8]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[8]~35_combout\ = (\M1_unit|RGB_address\(8) & (\M1_unit|RGB_address[7]~34\ $ (GND))) # (!\M1_unit|RGB_address\(8) & (!\M1_unit|RGB_address[7]~34\ & VCC))
-- \M1_unit|RGB_address[8]~36\ = CARRY((\M1_unit|RGB_address\(8) & !\M1_unit|RGB_address[7]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_address\(8),
	datad => VCC,
	cin => \M1_unit|RGB_address[7]~34\,
	combout => \M1_unit|RGB_address[8]~35_combout\,
	cout => \M1_unit|RGB_address[8]~36\);

-- Location: LCFF_X46_Y23_N31
\M1_unit|RGB_address[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_address[8]~35_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|RGB_address[2]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_address\(8));

-- Location: LCCOMB_X47_Y24_N12
\M1_unit|Selector72~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector72~0_combout\ = (\M1_unit|SRAM_address[6]~12_combout\ & (\M1_unit|SRAM_address[6]~4_combout\)) # (!\M1_unit|SRAM_address[6]~12_combout\ & ((\M1_unit|SRAM_address[6]~4_combout\ & ((\M1_unit|V_address\(8)))) # 
-- (!\M1_unit|SRAM_address[6]~4_combout\ & (\M1_unit|RGB_address\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_address[6]~12_combout\,
	datab => \M1_unit|SRAM_address[6]~4_combout\,
	datac => \M1_unit|RGB_address\(8),
	datad => \M1_unit|V_address\(8),
	combout => \M1_unit|Selector72~0_combout\);

-- Location: LCCOMB_X47_Y24_N24
\M1_unit|Selector72~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector72~1_combout\ = (\M1_unit|Selector72~0_combout\ & (((\M1_unit|Y_address\(8)) # (!\M1_unit|SRAM_address[6]~12_combout\)))) # (!\M1_unit|Selector72~0_combout\ & (!\M1_unit|U_address\(8) & (\M1_unit|SRAM_address[6]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_address\(8),
	datab => \M1_unit|Selector72~0_combout\,
	datac => \M1_unit|SRAM_address[6]~12_combout\,
	datad => \M1_unit|Y_address\(8),
	combout => \M1_unit|Selector72~1_combout\);

-- Location: LCFF_X47_Y24_N25
\M1_unit|SRAM_address[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector72~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|SRAM_address[6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_address\(8));

-- Location: LCCOMB_X49_Y20_N16
\Selector19~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector19~8_combout\ = (\state.S_TOP_M2~regout\ & (((\VGA_unit|SRAM_address\(8))))) # (!\state.S_TOP_M2~regout\ & ((\state.S_TOP_VGA~regout\ & ((\VGA_unit|SRAM_address\(8)))) # (!\state.S_TOP_VGA~regout\ & (\M1_unit|SRAM_address\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state.S_TOP_M2~regout\,
	datab => \M1_unit|SRAM_address\(8),
	datac => \state.S_TOP_VGA~regout\,
	datad => \VGA_unit|SRAM_address\(8),
	combout => \Selector19~8_combout\);

-- Location: LCCOMB_X37_Y20_N12
\M2_unit|FS_unit|Selector17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Selector17~0_combout\ = (\M2_unit|FS_unit|WideOr3~0_combout\ & ((\M2_unit|FS_unit|Equal3~1_combout\ & ((\M2_unit|FS_unit|Add3~6_combout\))) # (!\M2_unit|FS_unit|Equal3~1_combout\ & (\M2_unit|FS_unit|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Add0~4_combout\,
	datab => \M2_unit|FS_unit|Equal3~1_combout\,
	datac => \M2_unit|FS_unit|WideOr3~0_combout\,
	datad => \M2_unit|FS_unit|Add3~6_combout\,
	combout => \M2_unit|FS_unit|Selector17~0_combout\);

-- Location: LCCOMB_X37_Y20_N18
\M2_unit|FS_unit|Selector17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Selector17~1_combout\ = (\M2_unit|FS_unit|Selector17~0_combout\) # ((!\M2_unit|FS_unit|WideOr2~combout\ & \M2_unit|FS_unit|SRAM_address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|FS_unit|WideOr2~combout\,
	datac => \M2_unit|FS_unit|SRAM_address\(8),
	datad => \M2_unit|FS_unit|Selector17~0_combout\,
	combout => \M2_unit|FS_unit|Selector17~1_combout\);

-- Location: LCFF_X37_Y20_N19
\M2_unit|FS_unit|SRAM_address[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|FS_unit|Selector17~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_unit|SRAM_address\(8));

-- Location: LCCOMB_X31_Y19_N28
\M2_unit|WS_unit|Add4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add4~2_combout\ = (\M2_unit|WS_unit|Equal0~0_combout\ & (\M2_unit|WS_unit|Add1~0_combout\)) # (!\M2_unit|WS_unit|Equal0~0_combout\ & ((\M2_unit|WS_unit|Add4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|WS_unit|Equal0~0_combout\,
	datac => \M2_unit|WS_unit|Add1~0_combout\,
	datad => \M2_unit|WS_unit|Add4~0_combout\,
	combout => \M2_unit|WS_unit|Add4~2_combout\);

-- Location: LCFF_X31_Y19_N29
\M2_unit|WS_unit|SRAM_address[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|Add4~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|FS_unit|ALT_INV_state.S_FS_START~regout\,
	ena => \M2_unit|WS_unit|SRAM_address[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|SRAM_address\(8));

-- Location: LCCOMB_X37_Y20_N4
\Selector19~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector19~6_combout\ = (\M2_unit|SRAM_address~1_combout\ & ((\M2_unit|FS_unit|SRAM_address\(8)) # ((\M2_unit|SRAM_address~0_combout\ & \M2_unit|WS_unit|SRAM_address\(8))))) # (!\M2_unit|SRAM_address~1_combout\ & (((\M2_unit|SRAM_address~0_combout\ & 
-- \M2_unit|WS_unit|SRAM_address\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|SRAM_address~1_combout\,
	datab => \M2_unit|FS_unit|SRAM_address\(8),
	datac => \M2_unit|SRAM_address~0_combout\,
	datad => \M2_unit|WS_unit|SRAM_address\(8),
	combout => \Selector19~6_combout\);

-- Location: LCCOMB_X49_Y20_N10
\Selector19~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector19~9_combout\ = (\state.S_TOP_M2~regout\ & (\Selector19~6_combout\)) # (!\state.S_TOP_M2~regout\ & ((\state.S_TOP_VGA~regout\ & (\Selector19~6_combout\)) # (!\state.S_TOP_VGA~regout\ & ((\UART_unit|SRAM_address\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state.S_TOP_M2~regout\,
	datab => \Selector19~6_combout\,
	datac => \state.S_TOP_VGA~regout\,
	datad => \UART_unit|SRAM_address\(8),
	combout => \Selector19~9_combout\);

-- Location: LCCOMB_X49_Y20_N26
\Selector19~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector19~7_combout\ = (\state.S_TOP_IDLE~regout\ & ((\Selector19~4_combout\ & (\Selector19~8_combout\)) # (!\Selector19~4_combout\ & ((\Selector19~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state.S_TOP_IDLE~regout\,
	datab => \Selector19~4_combout\,
	datac => \Selector19~8_combout\,
	datad => \Selector19~9_combout\,
	combout => \Selector19~7_combout\);

-- Location: LCCOMB_X49_Y20_N2
\unit1|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit1|WideOr6~0_combout\ = (\Selector17~5_combout\ & (!\Selector18~2_combout\ & (\Selector16~2_combout\ $ (!\Selector19~7_combout\)))) # (!\Selector17~5_combout\ & (\Selector19~7_combout\ & (\Selector18~2_combout\ $ (!\Selector16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector17~5_combout\,
	datab => \Selector18~2_combout\,
	datac => \Selector16~2_combout\,
	datad => \Selector19~7_combout\,
	combout => \unit1|WideOr6~0_combout\);

-- Location: LCCOMB_X49_Y20_N12
\unit1|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit1|WideOr5~0_combout\ = (\Selector18~2_combout\ & ((\Selector19~7_combout\ & ((\Selector16~2_combout\))) # (!\Selector19~7_combout\ & (\Selector17~5_combout\)))) # (!\Selector18~2_combout\ & (\Selector17~5_combout\ & (\Selector16~2_combout\ $ 
-- (\Selector19~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector17~5_combout\,
	datab => \Selector18~2_combout\,
	datac => \Selector16~2_combout\,
	datad => \Selector19~7_combout\,
	combout => \unit1|WideOr5~0_combout\);

-- Location: LCCOMB_X49_Y20_N14
\unit1|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit1|WideOr4~0_combout\ = (\Selector17~5_combout\ & (\Selector16~2_combout\ & ((\Selector18~2_combout\) # (!\Selector19~7_combout\)))) # (!\Selector17~5_combout\ & (\Selector18~2_combout\ & (!\Selector16~2_combout\ & !\Selector19~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector17~5_combout\,
	datab => \Selector18~2_combout\,
	datac => \Selector16~2_combout\,
	datad => \Selector19~7_combout\,
	combout => \unit1|WideOr4~0_combout\);

-- Location: LCCOMB_X49_Y20_N0
\unit1|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit1|WideOr3~0_combout\ = (\Selector19~7_combout\ & (\Selector17~5_combout\ $ ((!\Selector18~2_combout\)))) # (!\Selector19~7_combout\ & ((\Selector17~5_combout\ & (!\Selector18~2_combout\ & !\Selector16~2_combout\)) # (!\Selector17~5_combout\ & 
-- (\Selector18~2_combout\ & \Selector16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector17~5_combout\,
	datab => \Selector18~2_combout\,
	datac => \Selector16~2_combout\,
	datad => \Selector19~7_combout\,
	combout => \unit1|WideOr3~0_combout\);

-- Location: LCCOMB_X49_Y20_N18
\unit1|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit1|WideOr2~0_combout\ = (\Selector18~2_combout\ & (((!\Selector16~2_combout\ & \Selector19~7_combout\)))) # (!\Selector18~2_combout\ & ((\Selector17~5_combout\ & (!\Selector16~2_combout\)) # (!\Selector17~5_combout\ & ((\Selector19~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector17~5_combout\,
	datab => \Selector18~2_combout\,
	datac => \Selector16~2_combout\,
	datad => \Selector19~7_combout\,
	combout => \unit1|WideOr2~0_combout\);

-- Location: LCCOMB_X49_Y20_N20
\unit1|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit1|WideOr1~0_combout\ = (\Selector17~5_combout\ & (\Selector19~7_combout\ & (\Selector18~2_combout\ $ (\Selector16~2_combout\)))) # (!\Selector17~5_combout\ & (!\Selector16~2_combout\ & ((\Selector18~2_combout\) # (\Selector19~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector17~5_combout\,
	datab => \Selector18~2_combout\,
	datac => \Selector16~2_combout\,
	datad => \Selector19~7_combout\,
	combout => \unit1|WideOr1~0_combout\);

-- Location: LCCOMB_X49_Y20_N6
\unit1|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit1|WideOr0~0_combout\ = (\Selector19~7_combout\ & ((\Selector16~2_combout\) # (\Selector17~5_combout\ $ (\Selector18~2_combout\)))) # (!\Selector19~7_combout\ & ((\Selector18~2_combout\) # (\Selector17~5_combout\ $ (\Selector16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011011011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector17~5_combout\,
	datab => \Selector18~2_combout\,
	datac => \Selector16~2_combout\,
	datad => \Selector19~7_combout\,
	combout => \unit1|WideOr0~0_combout\);

-- Location: LCCOMB_X33_Y16_N12
\M2_unit|FS_unit|Add9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add9~0_combout\ = \M2_unit|FS_unit|RB\(0) $ (VCC)
-- \M2_unit|FS_unit|Add9~1\ = CARRY(\M2_unit|FS_unit|RB\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|FS_unit|RB\(0),
	datad => VCC,
	combout => \M2_unit|FS_unit|Add9~0_combout\,
	cout => \M2_unit|FS_unit|Add9~1\);

-- Location: LCCOMB_X33_Y16_N2
\M2_unit|FS_unit|Selector66~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Selector66~0_combout\ = (\M2_unit|FS_unit|state.S_FS_LO_3~regout\ & \M2_unit|FS_unit|Add9~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|FS_unit|state.S_FS_LO_3~regout\,
	datad => \M2_unit|FS_unit|Add9~0_combout\,
	combout => \M2_unit|FS_unit|Selector66~0_combout\);

-- Location: LCCOMB_X33_Y16_N26
\M2_unit|FS_unit|Selector62~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Selector62~0_combout\ = (\M2_unit|FS_unit|state.S_FS_LO_3~regout\ & (\M2_unit|FS_unit|Equal1~2_combout\)) # (!\M2_unit|FS_unit|state.S_FS_LO_3~regout\ & ((!\M2_unit|FS_unit|state.S_FS_START~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|FS_unit|state.S_FS_LO_3~regout\,
	datac => \M2_unit|FS_unit|Equal1~2_combout\,
	datad => \M2_unit|FS_unit|state.S_FS_START~regout\,
	combout => \M2_unit|FS_unit|Selector62~0_combout\);

-- Location: LCFF_X33_Y16_N3
\M2_unit|FS_unit|RB[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|FS_unit|Selector66~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|FS_unit|Selector62~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_unit|RB\(0));

-- Location: LCCOMB_X33_Y16_N14
\M2_unit|FS_unit|Add9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add9~2_combout\ = (\M2_unit|FS_unit|RB\(1) & (!\M2_unit|FS_unit|Add9~1\)) # (!\M2_unit|FS_unit|RB\(1) & ((\M2_unit|FS_unit|Add9~1\) # (GND)))
-- \M2_unit|FS_unit|Add9~3\ = CARRY((!\M2_unit|FS_unit|Add9~1\) # (!\M2_unit|FS_unit|RB\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|FS_unit|RB\(1),
	datad => VCC,
	cin => \M2_unit|FS_unit|Add9~1\,
	combout => \M2_unit|FS_unit|Add9~2_combout\,
	cout => \M2_unit|FS_unit|Add9~3\);

-- Location: LCCOMB_X33_Y16_N0
\M2_unit|FS_unit|RB~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|RB~0_combout\ = (\M2_unit|FS_unit|Add9~2_combout\ & ((\M2_unit|FS_unit|RB\(1)) # (\M2_unit|FS_unit|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|FS_unit|Add9~2_combout\,
	datac => \M2_unit|FS_unit|RB\(1),
	datad => \M2_unit|FS_unit|Equal2~0_combout\,
	combout => \M2_unit|FS_unit|RB~0_combout\);

-- Location: LCFF_X33_Y16_N1
\M2_unit|FS_unit|RB[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|FS_unit|RB~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|FS_unit|ALT_INV_state.S_FS_LO_3~regout\,
	ena => \M2_unit|FS_unit|Selector62~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_unit|RB\(1));

-- Location: LCCOMB_X33_Y16_N18
\M2_unit|FS_unit|Add9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add9~6_combout\ = (\M2_unit|FS_unit|RB\(3) & (!\M2_unit|FS_unit|Add9~5\)) # (!\M2_unit|FS_unit|RB\(3) & ((\M2_unit|FS_unit|Add9~5\) # (GND)))
-- \M2_unit|FS_unit|Add9~7\ = CARRY((!\M2_unit|FS_unit|Add9~5\) # (!\M2_unit|FS_unit|RB\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|FS_unit|RB\(3),
	datad => VCC,
	cin => \M2_unit|FS_unit|Add9~5\,
	combout => \M2_unit|FS_unit|Add9~6_combout\,
	cout => \M2_unit|FS_unit|Add9~7\);

-- Location: LCCOMB_X33_Y16_N20
\M2_unit|FS_unit|Add9~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add9~8_combout\ = \M2_unit|FS_unit|Add9~7\ $ (!\M2_unit|FS_unit|RB\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \M2_unit|FS_unit|RB\(4),
	cin => \M2_unit|FS_unit|Add9~7\,
	combout => \M2_unit|FS_unit|Add9~8_combout\);

-- Location: LCCOMB_X33_Y16_N22
\M2_unit|FS_unit|RB~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|RB~3_combout\ = (\M2_unit|FS_unit|Add9~8_combout\ & ((\M2_unit|FS_unit|Equal2~0_combout\) # (\M2_unit|FS_unit|RB\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|FS_unit|Equal2~0_combout\,
	datac => \M2_unit|FS_unit|Add9~8_combout\,
	datad => \M2_unit|FS_unit|RB\(1),
	combout => \M2_unit|FS_unit|RB~3_combout\);

-- Location: LCFF_X33_Y16_N23
\M2_unit|FS_unit|RB[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|FS_unit|RB~3_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|FS_unit|ALT_INV_state.S_FS_LO_3~regout\,
	ena => \M2_unit|FS_unit|Selector62~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_unit|RB\(4));

-- Location: LCCOMB_X33_Y16_N30
\M2_unit|FS_unit|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Equal2~0_combout\ = (((!\M2_unit|FS_unit|RB\(4)) # (!\M2_unit|FS_unit|RB\(3))) # (!\M2_unit|FS_unit|RB\(0))) # (!\M2_unit|FS_unit|RB\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|RB\(2),
	datab => \M2_unit|FS_unit|RB\(0),
	datac => \M2_unit|FS_unit|RB\(3),
	datad => \M2_unit|FS_unit|RB\(4),
	combout => \M2_unit|FS_unit|Equal2~0_combout\);

-- Location: LCCOMB_X33_Y16_N28
\M2_unit|FS_unit|RB~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|RB~2_combout\ = (\M2_unit|FS_unit|Add9~6_combout\ & ((\M2_unit|FS_unit|Equal2~0_combout\) # (\M2_unit|FS_unit|RB\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|FS_unit|Equal2~0_combout\,
	datac => \M2_unit|FS_unit|Add9~6_combout\,
	datad => \M2_unit|FS_unit|RB\(1),
	combout => \M2_unit|FS_unit|RB~2_combout\);

-- Location: LCFF_X33_Y16_N29
\M2_unit|FS_unit|RB[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|FS_unit|RB~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|FS_unit|ALT_INV_state.S_FS_LO_3~regout\,
	ena => \M2_unit|FS_unit|Selector62~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_unit|RB\(3));

-- Location: LCCOMB_X34_Y16_N12
\M2_unit|FS_unit|Add2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add2~10_combout\ = (\M2_unit|FS_unit|RB\(2) & ((\M2_unit|FS_unit|RB\(4) & (\M2_unit|FS_unit|Add2~9\ & VCC)) # (!\M2_unit|FS_unit|RB\(4) & (!\M2_unit|FS_unit|Add2~9\)))) # (!\M2_unit|FS_unit|RB\(2) & ((\M2_unit|FS_unit|RB\(4) & 
-- (!\M2_unit|FS_unit|Add2~9\)) # (!\M2_unit|FS_unit|RB\(4) & ((\M2_unit|FS_unit|Add2~9\) # (GND)))))
-- \M2_unit|FS_unit|Add2~11\ = CARRY((\M2_unit|FS_unit|RB\(2) & (!\M2_unit|FS_unit|RB\(4) & !\M2_unit|FS_unit|Add2~9\)) # (!\M2_unit|FS_unit|RB\(2) & ((!\M2_unit|FS_unit|Add2~9\) # (!\M2_unit|FS_unit|RB\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|RB\(2),
	datab => \M2_unit|FS_unit|RB\(4),
	datad => VCC,
	cin => \M2_unit|FS_unit|Add2~9\,
	combout => \M2_unit|FS_unit|Add2~10_combout\,
	cout => \M2_unit|FS_unit|Add2~11\);

-- Location: LCCOMB_X34_Y16_N14
\M2_unit|FS_unit|Add2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add2~12_combout\ = (\M2_unit|FS_unit|RB\(3) & (\M2_unit|FS_unit|Add2~11\ $ (GND))) # (!\M2_unit|FS_unit|RB\(3) & (!\M2_unit|FS_unit|Add2~11\ & VCC))
-- \M2_unit|FS_unit|Add2~13\ = CARRY((\M2_unit|FS_unit|RB\(3) & !\M2_unit|FS_unit|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|FS_unit|RB\(3),
	datad => VCC,
	cin => \M2_unit|FS_unit|Add2~11\,
	combout => \M2_unit|FS_unit|Add2~12_combout\,
	cout => \M2_unit|FS_unit|Add2~13\);

-- Location: LCCOMB_X34_Y20_N20
\M2_unit|FS_unit|Add3~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add3~16_combout\ = (\M2_unit|FS_unit|Add2~12_combout\ & (\M2_unit|FS_unit|Add3~15\ $ (GND))) # (!\M2_unit|FS_unit|Add2~12_combout\ & (!\M2_unit|FS_unit|Add3~15\ & VCC))
-- \M2_unit|FS_unit|Add3~17\ = CARRY((\M2_unit|FS_unit|Add2~12_combout\ & !\M2_unit|FS_unit|Add3~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|FS_unit|Add2~12_combout\,
	datad => VCC,
	cin => \M2_unit|FS_unit|Add3~15\,
	combout => \M2_unit|FS_unit|Add3~16_combout\,
	cout => \M2_unit|FS_unit|Add3~17\);

-- Location: LCCOMB_X36_Y20_N22
\M2_unit|FS_unit|Add4~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add4~11_combout\ = ((\M2_unit|FS_unit|Base_address\(10) $ (\M2_unit|FS_unit|Add3~16_combout\ $ (\M2_unit|FS_unit|Add4~10\)))) # (GND)
-- \M2_unit|FS_unit|Add4~12\ = CARRY((\M2_unit|FS_unit|Base_address\(10) & (\M2_unit|FS_unit|Add3~16_combout\ & !\M2_unit|FS_unit|Add4~10\)) # (!\M2_unit|FS_unit|Base_address\(10) & ((\M2_unit|FS_unit|Add3~16_combout\) # (!\M2_unit|FS_unit|Add4~10\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Base_address\(10),
	datab => \M2_unit|FS_unit|Add3~16_combout\,
	datad => VCC,
	cin => \M2_unit|FS_unit|Add4~10\,
	combout => \M2_unit|FS_unit|Add4~11_combout\,
	cout => \M2_unit|FS_unit|Add4~12\);

-- Location: LCCOMB_X36_Y20_N24
\M2_unit|FS_unit|Add4~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add4~14_combout\ = (\M2_unit|FS_unit|Add3~18_combout\ & ((\M2_unit|FS_unit|Base_address\(14) & (\M2_unit|FS_unit|Add4~12\ & VCC)) # (!\M2_unit|FS_unit|Base_address\(14) & (!\M2_unit|FS_unit|Add4~12\)))) # 
-- (!\M2_unit|FS_unit|Add3~18_combout\ & ((\M2_unit|FS_unit|Base_address\(14) & (!\M2_unit|FS_unit|Add4~12\)) # (!\M2_unit|FS_unit|Base_address\(14) & ((\M2_unit|FS_unit|Add4~12\) # (GND)))))
-- \M2_unit|FS_unit|Add4~15\ = CARRY((\M2_unit|FS_unit|Add3~18_combout\ & (!\M2_unit|FS_unit|Base_address\(14) & !\M2_unit|FS_unit|Add4~12\)) # (!\M2_unit|FS_unit|Add3~18_combout\ & ((!\M2_unit|FS_unit|Add4~12\) # (!\M2_unit|FS_unit|Base_address\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Add3~18_combout\,
	datab => \M2_unit|FS_unit|Base_address\(14),
	datad => VCC,
	cin => \M2_unit|FS_unit|Add4~12\,
	combout => \M2_unit|FS_unit|Add4~14_combout\,
	cout => \M2_unit|FS_unit|Add4~15\);

-- Location: LCCOMB_X37_Y20_N28
\M2_unit|FS_unit|Selector11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Selector11~0_combout\ = (\M2_unit|FS_unit|Add1~10_combout\ & ((\M2_unit|FS_unit|Add4~0_combout\) # ((!\M2_unit|FS_unit|WideOr2~combout\ & \M2_unit|FS_unit|SRAM_address\(14))))) # (!\M2_unit|FS_unit|Add1~10_combout\ & 
-- (!\M2_unit|FS_unit|WideOr2~combout\ & (\M2_unit|FS_unit|SRAM_address\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Add1~10_combout\,
	datab => \M2_unit|FS_unit|WideOr2~combout\,
	datac => \M2_unit|FS_unit|SRAM_address\(14),
	datad => \M2_unit|FS_unit|Add4~0_combout\,
	combout => \M2_unit|FS_unit|Selector11~0_combout\);

-- Location: LCCOMB_X37_Y20_N20
\M2_unit|FS_unit|Selector11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Selector11~1_combout\ = (\M2_unit|FS_unit|Selector11~0_combout\) # ((\M2_unit|FS_unit|WideOr3~0_combout\ & (\M2_unit|FS_unit|Add4~14_combout\ & \M2_unit|FS_unit|Equal3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|WideOr3~0_combout\,
	datab => \M2_unit|FS_unit|Add4~14_combout\,
	datac => \M2_unit|FS_unit|Equal3~1_combout\,
	datad => \M2_unit|FS_unit|Selector11~0_combout\,
	combout => \M2_unit|FS_unit|Selector11~1_combout\);

-- Location: LCFF_X37_Y20_N21
\M2_unit|FS_unit|SRAM_address[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|FS_unit|Selector11~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_unit|SRAM_address\(14));

-- Location: LCCOMB_X33_Y19_N14
\M2_unit|WS_unit|Add4~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add4~12_combout\ = ((\M2_unit|WS_unit|Base_address\(10) $ (\M2_unit|WS_unit|Add3~16_combout\ $ (!\M2_unit|WS_unit|Add4~10\)))) # (GND)
-- \M2_unit|WS_unit|Add4~13\ = CARRY((\M2_unit|WS_unit|Base_address\(10) & ((\M2_unit|WS_unit|Add3~16_combout\) # (!\M2_unit|WS_unit|Add4~10\))) # (!\M2_unit|WS_unit|Base_address\(10) & (\M2_unit|WS_unit|Add3~16_combout\ & !\M2_unit|WS_unit|Add4~10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|Base_address\(10),
	datab => \M2_unit|WS_unit|Add3~16_combout\,
	datad => VCC,
	cin => \M2_unit|WS_unit|Add4~10\,
	combout => \M2_unit|WS_unit|Add4~12_combout\,
	cout => \M2_unit|WS_unit|Add4~13\);

-- Location: LCCOMB_X33_Y19_N16
\M2_unit|WS_unit|Add4~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add4~15_combout\ = (\M2_unit|WS_unit|Add3~18_combout\ & ((\M2_unit|WS_unit|Base_address\(13) & (\M2_unit|WS_unit|Add4~13\ & VCC)) # (!\M2_unit|WS_unit|Base_address\(13) & (!\M2_unit|WS_unit|Add4~13\)))) # 
-- (!\M2_unit|WS_unit|Add3~18_combout\ & ((\M2_unit|WS_unit|Base_address\(13) & (!\M2_unit|WS_unit|Add4~13\)) # (!\M2_unit|WS_unit|Base_address\(13) & ((\M2_unit|WS_unit|Add4~13\) # (GND)))))
-- \M2_unit|WS_unit|Add4~16\ = CARRY((\M2_unit|WS_unit|Add3~18_combout\ & (!\M2_unit|WS_unit|Base_address\(13) & !\M2_unit|WS_unit|Add4~13\)) # (!\M2_unit|WS_unit|Add3~18_combout\ & ((!\M2_unit|WS_unit|Add4~13\) # (!\M2_unit|WS_unit|Base_address\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|Add3~18_combout\,
	datab => \M2_unit|WS_unit|Base_address\(13),
	datad => VCC,
	cin => \M2_unit|WS_unit|Add4~13\,
	combout => \M2_unit|WS_unit|Add4~15_combout\,
	cout => \M2_unit|WS_unit|Add4~16\);

-- Location: LCCOMB_X33_Y19_N18
\M2_unit|WS_unit|Add4~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add4~18_combout\ = ((\M2_unit|WS_unit|Add3~20_combout\ $ (\M2_unit|WS_unit|Base_address\(13) $ (!\M2_unit|WS_unit|Add4~16\)))) # (GND)
-- \M2_unit|WS_unit|Add4~19\ = CARRY((\M2_unit|WS_unit|Add3~20_combout\ & ((\M2_unit|WS_unit|Base_address\(13)) # (!\M2_unit|WS_unit|Add4~16\))) # (!\M2_unit|WS_unit|Add3~20_combout\ & (\M2_unit|WS_unit|Base_address\(13) & !\M2_unit|WS_unit|Add4~16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|Add3~20_combout\,
	datab => \M2_unit|WS_unit|Base_address\(13),
	datad => VCC,
	cin => \M2_unit|WS_unit|Add4~16\,
	combout => \M2_unit|WS_unit|Add4~18_combout\,
	cout => \M2_unit|WS_unit|Add4~19\);

-- Location: LCCOMB_X33_Y19_N28
\M2_unit|WS_unit|Add4~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add4~20_combout\ = (\M2_unit|WS_unit|Equal0~0_combout\ & (\M2_unit|WS_unit|Add1~12_combout\)) # (!\M2_unit|WS_unit|Equal0~0_combout\ & ((\M2_unit|WS_unit|Add4~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|Add1~12_combout\,
	datab => \M2_unit|WS_unit|Equal0~0_combout\,
	datad => \M2_unit|WS_unit|Add4~18_combout\,
	combout => \M2_unit|WS_unit|Add4~20_combout\);

-- Location: LCFF_X33_Y19_N29
\M2_unit|WS_unit|SRAM_address[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|Add4~20_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|FS_unit|ALT_INV_state.S_FS_START~regout\,
	ena => \M2_unit|WS_unit|SRAM_address[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|SRAM_address\(14));

-- Location: LCCOMB_X37_Y20_N22
\Selector13~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector13~4_combout\ = (\M2_unit|SRAM_address~1_combout\ & ((\M2_unit|FS_unit|SRAM_address\(14)) # ((\M2_unit|SRAM_address~0_combout\ & \M2_unit|WS_unit|SRAM_address\(14))))) # (!\M2_unit|SRAM_address~1_combout\ & (\M2_unit|SRAM_address~0_combout\ & 
-- ((\M2_unit|WS_unit|SRAM_address\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|SRAM_address~1_combout\,
	datab => \M2_unit|SRAM_address~0_combout\,
	datac => \M2_unit|FS_unit|SRAM_address\(14),
	datad => \M2_unit|WS_unit|SRAM_address\(14),
	combout => \Selector13~4_combout\);

-- Location: LCCOMB_X53_Y22_N4
\Selector13~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector13~7_combout\ = (\state.S_TOP_M2~regout\ & (((\Selector13~4_combout\)))) # (!\state.S_TOP_M2~regout\ & ((\state.S_TOP_VGA~regout\ & ((\Selector13~4_combout\))) # (!\state.S_TOP_VGA~regout\ & (\UART_unit|SRAM_address\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(14),
	datab => \Selector13~4_combout\,
	datac => \state.S_TOP_M2~regout\,
	datad => \state.S_TOP_VGA~regout\,
	combout => \Selector13~7_combout\);

-- Location: LCCOMB_X46_Y24_N4
\M1_unit|V_address[11]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[11]~41_combout\ = (\M1_unit|V_address\(11) & (!\M1_unit|V_address[10]~40\)) # (!\M1_unit|V_address\(11) & ((\M1_unit|V_address[10]~40\) # (GND)))
-- \M1_unit|V_address[11]~42\ = CARRY((!\M1_unit|V_address[10]~40\) # (!\M1_unit|V_address\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_address\(11),
	datad => VCC,
	cin => \M1_unit|V_address[10]~40\,
	combout => \M1_unit|V_address[11]~41_combout\,
	cout => \M1_unit|V_address[11]~42\);

-- Location: LCFF_X46_Y24_N5
\M1_unit|V_address[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|V_address[11]~41_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|V_address[6]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_address\(11));

-- Location: LCCOMB_X46_Y24_N8
\M1_unit|V_address[13]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[13]~45_combout\ = (\M1_unit|V_address\(13) & (!\M1_unit|V_address[12]~44\)) # (!\M1_unit|V_address\(13) & ((\M1_unit|V_address[12]~44\) # (GND)))
-- \M1_unit|V_address[13]~46\ = CARRY((!\M1_unit|V_address[12]~44\) # (!\M1_unit|V_address\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|V_address\(13),
	datad => VCC,
	cin => \M1_unit|V_address[12]~44\,
	combout => \M1_unit|V_address[13]~45_combout\,
	cout => \M1_unit|V_address[13]~46\);

-- Location: LCFF_X46_Y24_N9
\M1_unit|V_address[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|V_address[13]~45_combout\,
	sdata => VCC,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|V_address[6]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_address\(13));

-- Location: LCCOMB_X46_Y24_N10
\M1_unit|V_address[14]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|V_address[14]~47_combout\ = (\M1_unit|V_address\(14) & (\M1_unit|V_address[13]~46\ $ (GND))) # (!\M1_unit|V_address\(14) & (!\M1_unit|V_address[13]~46\ & VCC))
-- \M1_unit|V_address[14]~48\ = CARRY((\M1_unit|V_address\(14) & !\M1_unit|V_address[13]~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|V_address\(14),
	datad => VCC,
	cin => \M1_unit|V_address[13]~46\,
	combout => \M1_unit|V_address[14]~47_combout\,
	cout => \M1_unit|V_address[14]~48\);

-- Location: LCFF_X46_Y24_N11
\M1_unit|V_address[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|V_address[14]~47_combout\,
	sdata => VCC,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|V_address[6]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_address\(14));

-- Location: LCCOMB_X46_Y22_N0
\M1_unit|RGB_address[9]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[9]~37_combout\ = (\M1_unit|RGB_address\(9) & ((GND) # (!\M1_unit|RGB_address[8]~36\))) # (!\M1_unit|RGB_address\(9) & (\M1_unit|RGB_address[8]~36\ $ (GND)))
-- \M1_unit|RGB_address[9]~38\ = CARRY((\M1_unit|RGB_address\(9)) # (!\M1_unit|RGB_address[8]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_address\(9),
	datad => VCC,
	cin => \M1_unit|RGB_address[8]~36\,
	combout => \M1_unit|RGB_address[9]~37_combout\,
	cout => \M1_unit|RGB_address[9]~38\);

-- Location: LCFF_X46_Y22_N1
\M1_unit|RGB_address[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_address[9]~37_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|RGB_address[2]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_address\(9));

-- Location: LCCOMB_X46_Y22_N2
\M1_unit|RGB_address[10]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[10]~39_combout\ = (\M1_unit|RGB_address\(10) & (\M1_unit|RGB_address[9]~38\ & VCC)) # (!\M1_unit|RGB_address\(10) & (!\M1_unit|RGB_address[9]~38\))
-- \M1_unit|RGB_address[10]~40\ = CARRY((!\M1_unit|RGB_address\(10) & !\M1_unit|RGB_address[9]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_address\(10),
	datad => VCC,
	cin => \M1_unit|RGB_address[9]~38\,
	combout => \M1_unit|RGB_address[10]~39_combout\,
	cout => \M1_unit|RGB_address[10]~40\);

-- Location: LCFF_X46_Y22_N3
\M1_unit|RGB_address[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_address[10]~39_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|RGB_address[2]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_address\(10));

-- Location: LCCOMB_X46_Y22_N4
\M1_unit|RGB_address[11]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[11]~41_combout\ = (\M1_unit|RGB_address\(11) & ((GND) # (!\M1_unit|RGB_address[10]~40\))) # (!\M1_unit|RGB_address\(11) & (\M1_unit|RGB_address[10]~40\ $ (GND)))
-- \M1_unit|RGB_address[11]~42\ = CARRY((\M1_unit|RGB_address\(11)) # (!\M1_unit|RGB_address[10]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_address\(11),
	datad => VCC,
	cin => \M1_unit|RGB_address[10]~40\,
	combout => \M1_unit|RGB_address[11]~41_combout\,
	cout => \M1_unit|RGB_address[11]~42\);

-- Location: LCFF_X46_Y22_N5
\M1_unit|RGB_address[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_address[11]~41_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|RGB_address[2]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_address\(11));

-- Location: LCCOMB_X46_Y22_N8
\M1_unit|RGB_address[13]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[13]~45_combout\ = (\M1_unit|RGB_address\(13) & ((GND) # (!\M1_unit|RGB_address[12]~44\))) # (!\M1_unit|RGB_address\(13) & (\M1_unit|RGB_address[12]~44\ $ (GND)))
-- \M1_unit|RGB_address[13]~46\ = CARRY((\M1_unit|RGB_address\(13)) # (!\M1_unit|RGB_address[12]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|RGB_address\(13),
	datad => VCC,
	cin => \M1_unit|RGB_address[12]~44\,
	combout => \M1_unit|RGB_address[13]~45_combout\,
	cout => \M1_unit|RGB_address[13]~46\);

-- Location: LCFF_X46_Y22_N9
\M1_unit|RGB_address[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_address[13]~45_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|RGB_address[2]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_address\(13));

-- Location: LCCOMB_X46_Y22_N10
\M1_unit|RGB_address[14]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|RGB_address[14]~47_combout\ = (\M1_unit|RGB_address\(14) & (\M1_unit|RGB_address[13]~46\ $ (GND))) # (!\M1_unit|RGB_address\(14) & (!\M1_unit|RGB_address[13]~46\ & VCC))
-- \M1_unit|RGB_address[14]~48\ = CARRY((\M1_unit|RGB_address\(14) & !\M1_unit|RGB_address[13]~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|RGB_address\(14),
	datad => VCC,
	cin => \M1_unit|RGB_address[13]~46\,
	combout => \M1_unit|RGB_address[14]~47_combout\,
	cout => \M1_unit|RGB_address[14]~48\);

-- Location: LCFF_X46_Y22_N11
\M1_unit|RGB_address[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_address[14]~47_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|RGB_address[2]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_address\(14));

-- Location: LCCOMB_X45_Y23_N2
\M1_unit|U_address[10]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[10]~42_combout\ = (\M1_unit|U_address\(10) & ((GND) # (!\M1_unit|U_address[9]~41\))) # (!\M1_unit|U_address\(10) & (\M1_unit|U_address[9]~41\ $ (GND)))
-- \M1_unit|U_address[10]~43\ = CARRY((\M1_unit|U_address\(10)) # (!\M1_unit|U_address[9]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_address\(10),
	datad => VCC,
	cin => \M1_unit|U_address[9]~41\,
	combout => \M1_unit|U_address[10]~42_combout\,
	cout => \M1_unit|U_address[10]~43\);

-- Location: LCCOMB_X44_Y23_N2
\M1_unit|Add0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add0~26_combout\ = (\M1_unit|U_address\(10) & (\M1_unit|Add0~24\ $ (GND))) # (!\M1_unit|U_address\(10) & (!\M1_unit|Add0~24\ & VCC))
-- \M1_unit|Add0~27\ = CARRY((\M1_unit|U_address\(10) & !\M1_unit|Add0~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_address\(10),
	datad => VCC,
	cin => \M1_unit|Add0~24\,
	combout => \M1_unit|Add0~26_combout\,
	cout => \M1_unit|Add0~27\);

-- Location: LCCOMB_X45_Y23_N20
\M1_unit|Add0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add0~28_combout\ = (\M1_unit|Add0~26_combout\) # (!\M1_unit|state.S_M1_IDLE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|state.S_M1_IDLE~regout\,
	datad => \M1_unit|Add0~26_combout\,
	combout => \M1_unit|Add0~28_combout\);

-- Location: LCFF_X45_Y23_N3
\M1_unit|U_address[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|U_address[10]~42_combout\,
	sdata => \M1_unit|Add0~28_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_RUN_5~regout\,
	ena => \M1_unit|U_address[16]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_address\(10));

-- Location: LCCOMB_X45_Y23_N4
\M1_unit|U_address[11]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[11]~44_combout\ = (\M1_unit|U_address\(11) & (\M1_unit|U_address[10]~43\ & VCC)) # (!\M1_unit|U_address\(11) & (!\M1_unit|U_address[10]~43\))
-- \M1_unit|U_address[11]~45\ = CARRY((!\M1_unit|U_address\(11) & !\M1_unit|U_address[10]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_address\(11),
	datad => VCC,
	cin => \M1_unit|U_address[10]~43\,
	combout => \M1_unit|U_address[11]~44_combout\,
	cout => \M1_unit|U_address[11]~45\);

-- Location: LCCOMB_X44_Y23_N4
\M1_unit|Add0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add0~29_combout\ = (\M1_unit|U_address\(11) & (!\M1_unit|Add0~27\)) # (!\M1_unit|U_address\(11) & ((\M1_unit|Add0~27\) # (GND)))
-- \M1_unit|Add0~30\ = CARRY((!\M1_unit|Add0~27\) # (!\M1_unit|U_address\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_address\(11),
	datad => VCC,
	cin => \M1_unit|Add0~27\,
	combout => \M1_unit|Add0~29_combout\,
	cout => \M1_unit|Add0~30\);

-- Location: LCCOMB_X45_Y23_N22
\M1_unit|Add0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add0~31_combout\ = (\M1_unit|Add0~29_combout\ & \M1_unit|state.S_M1_IDLE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M1_unit|Add0~29_combout\,
	datad => \M1_unit|state.S_M1_IDLE~regout\,
	combout => \M1_unit|Add0~31_combout\);

-- Location: LCFF_X45_Y23_N5
\M1_unit|U_address[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|U_address[11]~44_combout\,
	sdata => \M1_unit|Add0~31_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_RUN_5~regout\,
	ena => \M1_unit|U_address[16]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_address\(11));

-- Location: LCCOMB_X45_Y23_N8
\M1_unit|U_address[13]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[13]~48_combout\ = (\M1_unit|U_address\(13) & (\M1_unit|U_address[12]~47\ $ (GND))) # (!\M1_unit|U_address\(13) & (!\M1_unit|U_address[12]~47\ & VCC))
-- \M1_unit|U_address[13]~49\ = CARRY((\M1_unit|U_address\(13) & !\M1_unit|U_address[12]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_address\(13),
	datad => VCC,
	cin => \M1_unit|U_address[12]~47\,
	combout => \M1_unit|U_address[13]~48_combout\,
	cout => \M1_unit|U_address[13]~49\);

-- Location: LCCOMB_X44_Y23_N8
\M1_unit|Add0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add0~35_combout\ = (\M1_unit|U_address\(13) & ((\M1_unit|Add0~33\) # (GND))) # (!\M1_unit|U_address\(13) & (!\M1_unit|Add0~33\))
-- \M1_unit|Add0~36\ = CARRY((\M1_unit|U_address\(13)) # (!\M1_unit|Add0~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_address\(13),
	datad => VCC,
	cin => \M1_unit|Add0~33\,
	combout => \M1_unit|Add0~35_combout\,
	cout => \M1_unit|Add0~36\);

-- Location: LCCOMB_X45_Y23_N18
\M1_unit|Add0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add0~37_combout\ = (!\M1_unit|Add0~35_combout\) # (!\M1_unit|state.S_M1_IDLE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|state.S_M1_IDLE~regout\,
	datad => \M1_unit|Add0~35_combout\,
	combout => \M1_unit|Add0~37_combout\);

-- Location: LCFF_X45_Y23_N9
\M1_unit|U_address[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|U_address[13]~48_combout\,
	sdata => \M1_unit|Add0~37_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_RUN_5~regout\,
	ena => \M1_unit|U_address[16]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_address\(13));

-- Location: LCCOMB_X45_Y23_N10
\M1_unit|U_address[14]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[14]~50_combout\ = (\M1_unit|U_address\(14) & (!\M1_unit|U_address[13]~49\)) # (!\M1_unit|U_address\(14) & ((\M1_unit|U_address[13]~49\) # (GND)))
-- \M1_unit|U_address[14]~51\ = CARRY((!\M1_unit|U_address[13]~49\) # (!\M1_unit|U_address\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_address\(14),
	datad => VCC,
	cin => \M1_unit|U_address[13]~49\,
	combout => \M1_unit|U_address[14]~50_combout\,
	cout => \M1_unit|U_address[14]~51\);

-- Location: LCCOMB_X44_Y23_N10
\M1_unit|Add0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add0~38_combout\ = (\M1_unit|U_address\(14) & (!\M1_unit|Add0~36\ & VCC)) # (!\M1_unit|U_address\(14) & (\M1_unit|Add0~36\ $ (GND)))
-- \M1_unit|Add0~39\ = CARRY((!\M1_unit|U_address\(14) & !\M1_unit|Add0~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_address\(14),
	datad => VCC,
	cin => \M1_unit|Add0~36\,
	combout => \M1_unit|Add0~38_combout\,
	cout => \M1_unit|Add0~39\);

-- Location: LCCOMB_X44_Y23_N24
\M1_unit|Add0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add0~40_combout\ = (!\M1_unit|Add0~38_combout\) # (!\M1_unit|state.S_M1_IDLE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|state.S_M1_IDLE~regout\,
	datad => \M1_unit|Add0~38_combout\,
	combout => \M1_unit|Add0~40_combout\);

-- Location: LCFF_X45_Y23_N11
\M1_unit|U_address[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|U_address[14]~50_combout\,
	sdata => \M1_unit|Add0~40_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_RUN_5~regout\,
	ena => \M1_unit|U_address[16]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_address\(14));

-- Location: LCCOMB_X45_Y22_N12
\M1_unit|Selector66~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector66~0_combout\ = (\M1_unit|SRAM_address[6]~12_combout\ & (((\M1_unit|SRAM_address[6]~4_combout\) # (!\M1_unit|U_address\(14))))) # (!\M1_unit|SRAM_address[6]~12_combout\ & (\M1_unit|RGB_address\(14) & 
-- ((!\M1_unit|SRAM_address[6]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_address[6]~12_combout\,
	datab => \M1_unit|RGB_address\(14),
	datac => \M1_unit|U_address\(14),
	datad => \M1_unit|SRAM_address[6]~4_combout\,
	combout => \M1_unit|Selector66~0_combout\);

-- Location: LCCOMB_X45_Y22_N28
\M1_unit|Selector66~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector66~1_combout\ = (\M1_unit|SRAM_address[6]~4_combout\ & ((\M1_unit|Selector66~0_combout\ & (\M1_unit|Y_address\(14))) # (!\M1_unit|Selector66~0_combout\ & ((\M1_unit|V_address\(14)))))) # (!\M1_unit|SRAM_address[6]~4_combout\ & 
-- (((\M1_unit|Selector66~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_address\(14),
	datab => \M1_unit|V_address\(14),
	datac => \M1_unit|SRAM_address[6]~4_combout\,
	datad => \M1_unit|Selector66~0_combout\,
	combout => \M1_unit|Selector66~1_combout\);

-- Location: LCFF_X45_Y22_N29
\M1_unit|SRAM_address[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector66~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|SRAM_address[6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_address\(14));

-- Location: LCCOMB_X53_Y22_N2
\Selector13~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector13~6_combout\ = (\state.S_TOP_M2~regout\ & (\VGA_unit|SRAM_address\(14))) # (!\state.S_TOP_M2~regout\ & ((\state.S_TOP_VGA~regout\ & (\VGA_unit|SRAM_address\(14))) # (!\state.S_TOP_VGA~regout\ & ((\M1_unit|SRAM_address\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address\(14),
	datab => \M1_unit|SRAM_address\(14),
	datac => \state.S_TOP_M2~regout\,
	datad => \state.S_TOP_VGA~regout\,
	combout => \Selector13~6_combout\);

-- Location: LCCOMB_X53_Y22_N12
\Selector13~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector13~5_combout\ = (\state.S_TOP_IDLE~regout\ & ((\Selector19~4_combout\ & ((\Selector13~6_combout\))) # (!\Selector19~4_combout\ & (\Selector13~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector19~4_combout\,
	datab => \state.S_TOP_IDLE~regout\,
	datac => \Selector13~7_combout\,
	datad => \Selector13~6_combout\,
	combout => \Selector13~5_combout\);

-- Location: LCCOMB_X48_Y22_N22
\VGA_unit|Add0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~31_combout\ = (\VGA_unit|SRAM_address\(13) & (\VGA_unit|Add0~29\ & VCC)) # (!\VGA_unit|SRAM_address\(13) & (!\VGA_unit|Add0~29\))
-- \VGA_unit|Add0~32\ = CARRY((!\VGA_unit|SRAM_address\(13) & !\VGA_unit|Add0~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(13),
	datad => VCC,
	cin => \VGA_unit|Add0~29\,
	combout => \VGA_unit|Add0~31_combout\,
	cout => \VGA_unit|Add0~32\);

-- Location: LCCOMB_X49_Y22_N24
\VGA_unit|Add0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~33_combout\ = (\VGA_unit|Add0~31_combout\) # (!\VGA_unit|Equal1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|Equal1~1_combout\,
	datad => \VGA_unit|Add0~31_combout\,
	combout => \VGA_unit|Add0~33_combout\);

-- Location: LCCOMB_X49_Y22_N22
\VGA_unit|Add0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~30_combout\ = (\VGA_unit|Add0~28_combout\) # (!\VGA_unit|Equal1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|Add0~28_combout\,
	datad => \VGA_unit|Equal1~1_combout\,
	combout => \VGA_unit|Add0~30_combout\);

-- Location: LCCOMB_X49_Y22_N6
\VGA_unit|Add1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~24_combout\ = (\VGA_unit|SRAM_address\(12) & (\VGA_unit|Add1~23\ $ (GND))) # (!\VGA_unit|SRAM_address\(12) & (!\VGA_unit|Add1~23\ & VCC))
-- \VGA_unit|Add1~25\ = CARRY((\VGA_unit|SRAM_address\(12) & !\VGA_unit|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(12),
	datad => VCC,
	cin => \VGA_unit|Add1~23\,
	combout => \VGA_unit|Add1~24_combout\,
	cout => \VGA_unit|Add1~25\);

-- Location: LCFF_X49_Y22_N23
\VGA_unit|SRAM_address[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Add0~30_combout\,
	sdata => \VGA_unit|Add1~24_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~regout\,
	ena => \VGA_unit|SRAM_address[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|SRAM_address\(12));

-- Location: LCCOMB_X49_Y22_N8
\VGA_unit|Add1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~26_combout\ = (\VGA_unit|SRAM_address\(13) & (!\VGA_unit|Add1~25\)) # (!\VGA_unit|SRAM_address\(13) & ((\VGA_unit|Add1~25\) # (GND)))
-- \VGA_unit|Add1~27\ = CARRY((!\VGA_unit|Add1~25\) # (!\VGA_unit|SRAM_address\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address\(13),
	datad => VCC,
	cin => \VGA_unit|Add1~25\,
	combout => \VGA_unit|Add1~26_combout\,
	cout => \VGA_unit|Add1~27\);

-- Location: LCFF_X49_Y22_N25
\VGA_unit|SRAM_address[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Add0~33_combout\,
	sdata => \VGA_unit|Add1~26_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~regout\,
	ena => \VGA_unit|SRAM_address[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|SRAM_address\(13));

-- Location: LCCOMB_X34_Y18_N16
\M2_unit|FS_unit|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add0~14_combout\ = (\M2_unit|FS_unit|Add2~10_combout\ & (!\M2_unit|FS_unit|Add0~13\)) # (!\M2_unit|FS_unit|Add2~10_combout\ & ((\M2_unit|FS_unit|Add0~13\) # (GND)))
-- \M2_unit|FS_unit|Add0~15\ = CARRY((!\M2_unit|FS_unit|Add0~13\) # (!\M2_unit|FS_unit|Add2~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|FS_unit|Add2~10_combout\,
	datad => VCC,
	cin => \M2_unit|FS_unit|Add0~13\,
	combout => \M2_unit|FS_unit|Add0~14_combout\,
	cout => \M2_unit|FS_unit|Add0~15\);

-- Location: LCCOMB_X35_Y20_N16
\M2_unit|FS_unit|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add1~6_combout\ = (\M2_unit|FS_unit|Add0~12_combout\ & ((\M2_unit|FS_unit|Base_address\(12) & (\M2_unit|FS_unit|Add1~5\ & VCC)) # (!\M2_unit|FS_unit|Base_address\(12) & (!\M2_unit|FS_unit|Add1~5\)))) # (!\M2_unit|FS_unit|Add0~12_combout\ 
-- & ((\M2_unit|FS_unit|Base_address\(12) & (!\M2_unit|FS_unit|Add1~5\)) # (!\M2_unit|FS_unit|Base_address\(12) & ((\M2_unit|FS_unit|Add1~5\) # (GND)))))
-- \M2_unit|FS_unit|Add1~7\ = CARRY((\M2_unit|FS_unit|Add0~12_combout\ & (!\M2_unit|FS_unit|Base_address\(12) & !\M2_unit|FS_unit|Add1~5\)) # (!\M2_unit|FS_unit|Add0~12_combout\ & ((!\M2_unit|FS_unit|Add1~5\) # (!\M2_unit|FS_unit|Base_address\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Add0~12_combout\,
	datab => \M2_unit|FS_unit|Base_address\(12),
	datad => VCC,
	cin => \M2_unit|FS_unit|Add1~5\,
	combout => \M2_unit|FS_unit|Add1~6_combout\,
	cout => \M2_unit|FS_unit|Add1~7\);

-- Location: LCCOMB_X35_Y20_N18
\M2_unit|FS_unit|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add1~8_combout\ = ((\M2_unit|FS_unit|Base_address\(10) $ (\M2_unit|FS_unit|Add0~14_combout\ $ (\M2_unit|FS_unit|Add1~7\)))) # (GND)
-- \M2_unit|FS_unit|Add1~9\ = CARRY((\M2_unit|FS_unit|Base_address\(10) & (\M2_unit|FS_unit|Add0~14_combout\ & !\M2_unit|FS_unit|Add1~7\)) # (!\M2_unit|FS_unit|Base_address\(10) & ((\M2_unit|FS_unit|Add0~14_combout\) # (!\M2_unit|FS_unit|Add1~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Base_address\(10),
	datab => \M2_unit|FS_unit|Add0~14_combout\,
	datad => VCC,
	cin => \M2_unit|FS_unit|Add1~7\,
	combout => \M2_unit|FS_unit|Add1~8_combout\,
	cout => \M2_unit|FS_unit|Add1~9\);

-- Location: LCCOMB_X36_Y20_N12
\M2_unit|FS_unit|Add4~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add4~13_combout\ = ((\M2_unit|FS_unit|Equal3~1_combout\ & ((\M2_unit|FS_unit|Add4~11_combout\))) # (!\M2_unit|FS_unit|Equal3~1_combout\ & (\M2_unit|FS_unit|Add1~8_combout\))) # (!\M2_unit|FS_unit|WideOr3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Equal3~1_combout\,
	datab => \M2_unit|FS_unit|Add1~8_combout\,
	datac => \M2_unit|FS_unit|WideOr3~0_combout\,
	datad => \M2_unit|FS_unit|Add4~11_combout\,
	combout => \M2_unit|FS_unit|Add4~13_combout\);

-- Location: LCFF_X36_Y20_N13
\M2_unit|FS_unit|SRAM_address[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|FS_unit|Add4~13_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M2_unit|FS_unit|WideOr2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_unit|SRAM_address\(13));

-- Location: LCCOMB_X29_Y20_N16
\M2_unit|WS_unit|Add7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add7~8_combout\ = \M2_unit|WS_unit|Add7~7\ $ (!\M2_unit|WS_unit|RB\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \M2_unit|WS_unit|RB\(4),
	cin => \M2_unit|WS_unit|Add7~7\,
	combout => \M2_unit|WS_unit|Add7~8_combout\);

-- Location: LCCOMB_X29_Y20_N6
\M2_unit|WS_unit|RB~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|RB~3_combout\ = (\M2_unit|WS_unit|Add7~8_combout\ & ((\M2_unit|WS_unit|Equal3~0_combout\) # (\M2_unit|WS_unit|RB\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|WS_unit|Equal3~0_combout\,
	datac => \M2_unit|WS_unit|Add7~8_combout\,
	datad => \M2_unit|WS_unit|RB\(1),
	combout => \M2_unit|WS_unit|RB~3_combout\);

-- Location: LCFF_X29_Y20_N7
\M2_unit|WS_unit|RB[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|RB~3_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|WS_unit|ALT_INV_state.S_WS_LO_2~regout\,
	ena => \M2_unit|WS_unit|Selector72~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|RB\(4));

-- Location: LCCOMB_X29_Y19_N8
\M2_unit|WS_unit|Add2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add2~8_combout\ = ((\M2_unit|WS_unit|RB\(3) $ (\M2_unit|WS_unit|RB\(1) $ (!\M2_unit|WS_unit|Add2~7\)))) # (GND)
-- \M2_unit|WS_unit|Add2~9\ = CARRY((\M2_unit|WS_unit|RB\(3) & ((\M2_unit|WS_unit|RB\(1)) # (!\M2_unit|WS_unit|Add2~7\))) # (!\M2_unit|WS_unit|RB\(3) & (\M2_unit|WS_unit|RB\(1) & !\M2_unit|WS_unit|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|RB\(3),
	datab => \M2_unit|WS_unit|RB\(1),
	datad => VCC,
	cin => \M2_unit|WS_unit|Add2~7\,
	combout => \M2_unit|WS_unit|Add2~8_combout\,
	cout => \M2_unit|WS_unit|Add2~9\);

-- Location: LCCOMB_X32_Y19_N8
\M2_unit|WS_unit|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add1~8_combout\ = ((\M2_unit|WS_unit|Add0~14_combout\ $ (\M2_unit|WS_unit|Base_address\(10) $ (!\M2_unit|WS_unit|Add1~7\)))) # (GND)
-- \M2_unit|WS_unit|Add1~9\ = CARRY((\M2_unit|WS_unit|Add0~14_combout\ & ((\M2_unit|WS_unit|Base_address\(10)) # (!\M2_unit|WS_unit|Add1~7\))) # (!\M2_unit|WS_unit|Add0~14_combout\ & (\M2_unit|WS_unit|Base_address\(10) & !\M2_unit|WS_unit|Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|Add0~14_combout\,
	datab => \M2_unit|WS_unit|Base_address\(10),
	datad => VCC,
	cin => \M2_unit|WS_unit|Add1~7\,
	combout => \M2_unit|WS_unit|Add1~8_combout\,
	cout => \M2_unit|WS_unit|Add1~9\);

-- Location: LCCOMB_X32_Y19_N10
\M2_unit|WS_unit|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add1~10_combout\ = (\M2_unit|WS_unit|Base_address\(13) & ((\M2_unit|WS_unit|Add0~16_combout\ & (\M2_unit|WS_unit|Add1~9\ & VCC)) # (!\M2_unit|WS_unit|Add0~16_combout\ & (!\M2_unit|WS_unit|Add1~9\)))) # (!\M2_unit|WS_unit|Base_address\(13) 
-- & ((\M2_unit|WS_unit|Add0~16_combout\ & (!\M2_unit|WS_unit|Add1~9\)) # (!\M2_unit|WS_unit|Add0~16_combout\ & ((\M2_unit|WS_unit|Add1~9\) # (GND)))))
-- \M2_unit|WS_unit|Add1~11\ = CARRY((\M2_unit|WS_unit|Base_address\(13) & (!\M2_unit|WS_unit|Add0~16_combout\ & !\M2_unit|WS_unit|Add1~9\)) # (!\M2_unit|WS_unit|Base_address\(13) & ((!\M2_unit|WS_unit|Add1~9\) # (!\M2_unit|WS_unit|Add0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|WS_unit|Base_address\(13),
	datab => \M2_unit|WS_unit|Add0~16_combout\,
	datad => VCC,
	cin => \M2_unit|WS_unit|Add1~9\,
	combout => \M2_unit|WS_unit|Add1~10_combout\,
	cout => \M2_unit|WS_unit|Add1~11\);

-- Location: LCCOMB_X33_Y19_N26
\M2_unit|WS_unit|Add4~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add4~17_combout\ = (\M2_unit|WS_unit|Equal0~0_combout\ & ((\M2_unit|WS_unit|Add1~10_combout\))) # (!\M2_unit|WS_unit|Equal0~0_combout\ & (\M2_unit|WS_unit|Add4~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|WS_unit|Equal0~0_combout\,
	datac => \M2_unit|WS_unit|Add4~15_combout\,
	datad => \M2_unit|WS_unit|Add1~10_combout\,
	combout => \M2_unit|WS_unit|Add4~17_combout\);

-- Location: LCFF_X33_Y19_N27
\M2_unit|WS_unit|SRAM_address[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|Add4~17_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|FS_unit|ALT_INV_state.S_FS_START~regout\,
	ena => \M2_unit|WS_unit|SRAM_address[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|SRAM_address\(13));

-- Location: LCCOMB_X45_Y20_N8
\M2_unit|Selector14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector14~0_combout\ = (\M2_unit|SRAM_address~0_combout\ & ((\M2_unit|WS_unit|SRAM_address\(13)) # ((\M2_unit|FS_unit|SRAM_address\(13) & \M2_unit|SRAM_address~1_combout\)))) # (!\M2_unit|SRAM_address~0_combout\ & 
-- (\M2_unit|FS_unit|SRAM_address\(13) & (\M2_unit|SRAM_address~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|SRAM_address~0_combout\,
	datab => \M2_unit|FS_unit|SRAM_address\(13),
	datac => \M2_unit|SRAM_address~1_combout\,
	datad => \M2_unit|WS_unit|SRAM_address\(13),
	combout => \M2_unit|Selector14~0_combout\);

-- Location: LCCOMB_X45_Y22_N2
\M1_unit|Selector67~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector67~0_combout\ = (\M1_unit|SRAM_address[6]~4_combout\ & (((\M1_unit|V_address\(13)) # (\M1_unit|SRAM_address[6]~12_combout\)))) # (!\M1_unit|SRAM_address[6]~4_combout\ & (!\M1_unit|RGB_address\(13) & 
-- ((!\M1_unit|SRAM_address[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_address[6]~4_combout\,
	datab => \M1_unit|RGB_address\(13),
	datac => \M1_unit|V_address\(13),
	datad => \M1_unit|SRAM_address[6]~12_combout\,
	combout => \M1_unit|Selector67~0_combout\);

-- Location: LCCOMB_X45_Y22_N18
\M1_unit|Selector67~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector67~1_combout\ = (\M1_unit|SRAM_address[6]~12_combout\ & ((\M1_unit|Selector67~0_combout\ & (\M1_unit|Y_address\(13))) # (!\M1_unit|Selector67~0_combout\ & ((!\M1_unit|U_address\(13)))))) # (!\M1_unit|SRAM_address[6]~12_combout\ & 
-- (((\M1_unit|Selector67~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_address[6]~12_combout\,
	datab => \M1_unit|Y_address\(13),
	datac => \M1_unit|U_address\(13),
	datad => \M1_unit|Selector67~0_combout\,
	combout => \M1_unit|Selector67~1_combout\);

-- Location: LCFF_X45_Y22_N19
\M1_unit|SRAM_address[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector67~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|SRAM_address[6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_address\(13));

-- Location: LCCOMB_X45_Y20_N2
\Selector14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector14~0_combout\ = (\Selector19~4_combout\ & (((\M1_unit|SRAM_address\(13)) # (\Selector19~5_combout\)))) # (!\Selector19~4_combout\ & (\UART_unit|SRAM_address\(13) & ((!\Selector19~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector19~4_combout\,
	datab => \UART_unit|SRAM_address\(13),
	datac => \M1_unit|SRAM_address\(13),
	datad => \Selector19~5_combout\,
	combout => \Selector14~0_combout\);

-- Location: LCCOMB_X45_Y20_N20
\Selector14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector14~1_combout\ = (\Selector19~5_combout\ & ((\Selector14~0_combout\ & (\VGA_unit|SRAM_address\(13))) # (!\Selector14~0_combout\ & ((\M2_unit|Selector14~0_combout\))))) # (!\Selector19~5_combout\ & (((\Selector14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector19~5_combout\,
	datab => \VGA_unit|SRAM_address\(13),
	datac => \M2_unit|Selector14~0_combout\,
	datad => \Selector14~0_combout\,
	combout => \Selector14~1_combout\);

-- Location: LCCOMB_X53_Y22_N26
\Selector14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector14~2_combout\ = (\Selector14~1_combout\ & \state.S_TOP_IDLE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Selector14~1_combout\,
	datac => \state.S_TOP_IDLE~regout\,
	combout => \Selector14~2_combout\);

-- Location: LCCOMB_X37_Y20_N26
\M2_unit|FS_unit|Selector13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Selector13~0_combout\ = (\M2_unit|FS_unit|SRAM_address\(12) & (((\M2_unit|FS_unit|Add1~6_combout\ & \M2_unit|FS_unit|Add4~0_combout\)) # (!\M2_unit|FS_unit|WideOr2~combout\))) # (!\M2_unit|FS_unit|SRAM_address\(12) & 
-- (\M2_unit|FS_unit|Add1~6_combout\ & ((\M2_unit|FS_unit|Add4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|SRAM_address\(12),
	datab => \M2_unit|FS_unit|Add1~6_combout\,
	datac => \M2_unit|FS_unit|WideOr2~combout\,
	datad => \M2_unit|FS_unit|Add4~0_combout\,
	combout => \M2_unit|FS_unit|Selector13~0_combout\);

-- Location: LCCOMB_X37_Y20_N16
\M2_unit|FS_unit|Selector13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Selector13~1_combout\ = (\M2_unit|FS_unit|Selector13~0_combout\) # ((\M2_unit|FS_unit|Add4~9_combout\ & (\M2_unit|FS_unit|WideOr3~0_combout\ & \M2_unit|FS_unit|Equal3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Add4~9_combout\,
	datab => \M2_unit|FS_unit|WideOr3~0_combout\,
	datac => \M2_unit|FS_unit|Equal3~1_combout\,
	datad => \M2_unit|FS_unit|Selector13~0_combout\,
	combout => \M2_unit|FS_unit|Selector13~1_combout\);

-- Location: LCFF_X37_Y20_N17
\M2_unit|FS_unit|SRAM_address[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|FS_unit|Selector13~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_unit|SRAM_address\(12));

-- Location: LCCOMB_X33_Y19_N24
\M2_unit|WS_unit|Add4~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add4~14_combout\ = (\M2_unit|WS_unit|Equal0~0_combout\ & (\M2_unit|WS_unit|Add1~8_combout\)) # (!\M2_unit|WS_unit|Equal0~0_combout\ & ((\M2_unit|WS_unit|Add4~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|WS_unit|Add1~8_combout\,
	datac => \M2_unit|WS_unit|Add4~12_combout\,
	datad => \M2_unit|WS_unit|Equal0~0_combout\,
	combout => \M2_unit|WS_unit|Add4~14_combout\);

-- Location: LCFF_X33_Y19_N25
\M2_unit|WS_unit|SRAM_address[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|Add4~14_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|FS_unit|ALT_INV_state.S_FS_START~regout\,
	ena => \M2_unit|WS_unit|SRAM_address[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|SRAM_address\(12));

-- Location: LCCOMB_X37_Y20_N10
\Selector15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector15~4_combout\ = (\M2_unit|SRAM_address~1_combout\ & ((\M2_unit|FS_unit|SRAM_address\(12)) # ((\M2_unit|SRAM_address~0_combout\ & \M2_unit|WS_unit|SRAM_address\(12))))) # (!\M2_unit|SRAM_address~1_combout\ & (\M2_unit|SRAM_address~0_combout\ & 
-- ((\M2_unit|WS_unit|SRAM_address\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|SRAM_address~1_combout\,
	datab => \M2_unit|SRAM_address~0_combout\,
	datac => \M2_unit|FS_unit|SRAM_address\(12),
	datad => \M2_unit|WS_unit|SRAM_address\(12),
	combout => \Selector15~4_combout\);

-- Location: LCCOMB_X53_Y22_N0
\Selector15~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector15~7_combout\ = (\state.S_TOP_M2~regout\ & (((\Selector15~4_combout\)))) # (!\state.S_TOP_M2~regout\ & ((\state.S_TOP_VGA~regout\ & ((\Selector15~4_combout\))) # (!\state.S_TOP_VGA~regout\ & (\UART_unit|SRAM_address\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(12),
	datab => \state.S_TOP_M2~regout\,
	datac => \Selector15~4_combout\,
	datad => \state.S_TOP_VGA~regout\,
	combout => \Selector15~7_combout\);

-- Location: LCCOMB_X45_Y22_N26
\M1_unit|Selector68~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector68~2_combout\ = (!\M1_unit|Selector68~1_combout\ & \M1_unit|state.S_M1_IDLE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Selector68~1_combout\,
	datac => \M1_unit|state.S_M1_IDLE~regout\,
	combout => \M1_unit|Selector68~2_combout\);

-- Location: LCFF_X45_Y22_N27
\M1_unit|SRAM_address[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector68~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \M1_unit|SRAM_address[6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_address\(12));

-- Location: LCCOMB_X53_Y22_N30
\Selector15~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector15~6_combout\ = (\state.S_TOP_M2~regout\ & (\VGA_unit|SRAM_address\(12))) # (!\state.S_TOP_M2~regout\ & ((\state.S_TOP_VGA~regout\ & (\VGA_unit|SRAM_address\(12))) # (!\state.S_TOP_VGA~regout\ & ((!\M1_unit|SRAM_address\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address\(12),
	datab => \state.S_TOP_M2~regout\,
	datac => \M1_unit|SRAM_address\(12),
	datad => \state.S_TOP_VGA~regout\,
	combout => \Selector15~6_combout\);

-- Location: LCCOMB_X53_Y22_N24
\Selector15~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector15~5_combout\ = (\state.S_TOP_IDLE~regout\ & ((\Selector19~4_combout\ & ((\Selector15~6_combout\))) # (!\Selector19~4_combout\ & (\Selector15~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector19~4_combout\,
	datab => \state.S_TOP_IDLE~regout\,
	datac => \Selector15~7_combout\,
	datad => \Selector15~6_combout\,
	combout => \Selector15~5_combout\);

-- Location: LCCOMB_X34_Y20_N24
\M2_unit|FS_unit|Add3~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add3~20_combout\ = \M2_unit|FS_unit|Add2~16_combout\ $ (!\M2_unit|FS_unit|Add3~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Add2~16_combout\,
	cin => \M2_unit|FS_unit|Add3~19\,
	combout => \M2_unit|FS_unit|Add3~20_combout\);

-- Location: LCCOMB_X36_Y20_N26
\M2_unit|FS_unit|Add4~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add4~16_combout\ = ((\M2_unit|FS_unit|Base_address\(15) $ (\M2_unit|FS_unit|Add3~20_combout\ $ (!\M2_unit|FS_unit|Add4~15\)))) # (GND)
-- \M2_unit|FS_unit|Add4~17\ = CARRY((\M2_unit|FS_unit|Base_address\(15) & ((\M2_unit|FS_unit|Add3~20_combout\) # (!\M2_unit|FS_unit|Add4~15\))) # (!\M2_unit|FS_unit|Base_address\(15) & (\M2_unit|FS_unit|Add3~20_combout\ & !\M2_unit|FS_unit|Add4~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Base_address\(15),
	datab => \M2_unit|FS_unit|Add3~20_combout\,
	datad => VCC,
	cin => \M2_unit|FS_unit|Add4~15\,
	combout => \M2_unit|FS_unit|Add4~16_combout\,
	cout => \M2_unit|FS_unit|Add4~17\);

-- Location: LCCOMB_X37_Y20_N24
\M2_unit|FS_unit|Selector10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Selector10~1_combout\ = (\M2_unit|FS_unit|Selector10~0_combout\) # ((\M2_unit|FS_unit|Equal3~1_combout\ & (\M2_unit|FS_unit|WideOr3~0_combout\ & \M2_unit|FS_unit|Add4~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Selector10~0_combout\,
	datab => \M2_unit|FS_unit|Equal3~1_combout\,
	datac => \M2_unit|FS_unit|WideOr3~0_combout\,
	datad => \M2_unit|FS_unit|Add4~16_combout\,
	combout => \M2_unit|FS_unit|Selector10~1_combout\);

-- Location: LCFF_X37_Y20_N25
\M2_unit|FS_unit|SRAM_address[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|FS_unit|Selector10~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_unit|SRAM_address\(15));

-- Location: LCCOMB_X33_Y19_N30
\M2_unit|WS_unit|Add4~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|WS_unit|Add4~23_combout\ = (\M2_unit|WS_unit|Equal0~0_combout\ & ((\M2_unit|WS_unit|Add1~14_combout\))) # (!\M2_unit|WS_unit|Equal0~0_combout\ & (\M2_unit|WS_unit|Add4~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|WS_unit|Equal0~0_combout\,
	datac => \M2_unit|WS_unit|Add4~21_combout\,
	datad => \M2_unit|WS_unit|Add1~14_combout\,
	combout => \M2_unit|WS_unit|Add4~23_combout\);

-- Location: LCFF_X33_Y19_N31
\M2_unit|WS_unit|SRAM_address[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|Add4~23_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|FS_unit|ALT_INV_state.S_FS_START~regout\,
	ena => \M2_unit|WS_unit|SRAM_address[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|SRAM_address\(15));

-- Location: LCCOMB_X45_Y20_N30
\M2_unit|Selector12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector12~0_combout\ = (\M2_unit|SRAM_address~0_combout\ & ((\M2_unit|WS_unit|SRAM_address\(15)) # ((\M2_unit|FS_unit|SRAM_address\(15) & \M2_unit|SRAM_address~1_combout\)))) # (!\M2_unit|SRAM_address~0_combout\ & 
-- (\M2_unit|FS_unit|SRAM_address\(15) & (\M2_unit|SRAM_address~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|SRAM_address~0_combout\,
	datab => \M2_unit|FS_unit|SRAM_address\(15),
	datac => \M2_unit|SRAM_address~1_combout\,
	datad => \M2_unit|WS_unit|SRAM_address\(15),
	combout => \M2_unit|Selector12~0_combout\);

-- Location: LCCOMB_X48_Y22_N24
\VGA_unit|Add0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~34_combout\ = (\VGA_unit|SRAM_address\(14) & ((GND) # (!\VGA_unit|Add0~32\))) # (!\VGA_unit|SRAM_address\(14) & (\VGA_unit|Add0~32\ $ (GND)))
-- \VGA_unit|Add0~35\ = CARRY((\VGA_unit|SRAM_address\(14)) # (!\VGA_unit|Add0~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(14),
	datad => VCC,
	cin => \VGA_unit|Add0~32\,
	combout => \VGA_unit|Add0~34_combout\,
	cout => \VGA_unit|Add0~35\);

-- Location: LCCOMB_X48_Y23_N18
\VGA_unit|Add0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~36_combout\ = (\VGA_unit|Add0~34_combout\ & \VGA_unit|Equal1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|Add0~34_combout\,
	datad => \VGA_unit|Equal1~1_combout\,
	combout => \VGA_unit|Add0~36_combout\);

-- Location: LCCOMB_X49_Y22_N10
\VGA_unit|Add1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~28_combout\ = (\VGA_unit|SRAM_address\(14) & (\VGA_unit|Add1~27\ $ (GND))) # (!\VGA_unit|SRAM_address\(14) & (!\VGA_unit|Add1~27\ & VCC))
-- \VGA_unit|Add1~29\ = CARRY((\VGA_unit|SRAM_address\(14) & !\VGA_unit|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address\(14),
	datad => VCC,
	cin => \VGA_unit|Add1~27\,
	combout => \VGA_unit|Add1~28_combout\,
	cout => \VGA_unit|Add1~29\);

-- Location: LCFF_X48_Y23_N19
\VGA_unit|SRAM_address[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Add0~36_combout\,
	sdata => \VGA_unit|Add1~28_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~regout\,
	ena => \VGA_unit|SRAM_address[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|SRAM_address\(14));

-- Location: LCCOMB_X48_Y22_N26
\VGA_unit|Add0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~37_combout\ = (\VGA_unit|SRAM_address\(15) & (\VGA_unit|Add0~35\ & VCC)) # (!\VGA_unit|SRAM_address\(15) & (!\VGA_unit|Add0~35\))
-- \VGA_unit|Add0~38\ = CARRY((!\VGA_unit|SRAM_address\(15) & !\VGA_unit|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address\(15),
	datad => VCC,
	cin => \VGA_unit|Add0~35\,
	combout => \VGA_unit|Add0~37_combout\,
	cout => \VGA_unit|Add0~38\);

-- Location: LCCOMB_X49_Y22_N26
\VGA_unit|Add0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~39_combout\ = (\VGA_unit|Equal1~1_combout\ & \VGA_unit|Add0~37_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|Equal1~1_combout\,
	datad => \VGA_unit|Add0~37_combout\,
	combout => \VGA_unit|Add0~39_combout\);

-- Location: LCCOMB_X49_Y22_N12
\VGA_unit|Add1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~30_combout\ = (\VGA_unit|SRAM_address\(15) & (!\VGA_unit|Add1~29\)) # (!\VGA_unit|SRAM_address\(15) & ((\VGA_unit|Add1~29\) # (GND)))
-- \VGA_unit|Add1~31\ = CARRY((!\VGA_unit|Add1~29\) # (!\VGA_unit|SRAM_address\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(15),
	datad => VCC,
	cin => \VGA_unit|Add1~29\,
	combout => \VGA_unit|Add1~30_combout\,
	cout => \VGA_unit|Add1~31\);

-- Location: LCFF_X49_Y22_N27
\VGA_unit|SRAM_address[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Add0~39_combout\,
	sdata => \VGA_unit|Add1~30_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~regout\,
	ena => \VGA_unit|SRAM_address[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|SRAM_address\(15));

-- Location: LCCOMB_X45_Y20_N10
\Selector12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector12~1_combout\ = (\Selector12~0_combout\ & (((\VGA_unit|SRAM_address\(15)) # (!\Selector19~5_combout\)))) # (!\Selector12~0_combout\ & (\M2_unit|Selector12~0_combout\ & ((\Selector19~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector12~0_combout\,
	datab => \M2_unit|Selector12~0_combout\,
	datac => \VGA_unit|SRAM_address\(15),
	datad => \Selector19~5_combout\,
	combout => \Selector12~1_combout\);

-- Location: LCCOMB_X53_Y22_N22
\Selector12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector12~2_combout\ = (\state.S_TOP_IDLE~regout\ & \Selector12~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \state.S_TOP_IDLE~regout\,
	datad => \Selector12~1_combout\,
	combout => \Selector12~2_combout\);

-- Location: LCCOMB_X53_Y22_N16
\unit2|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit2|WideOr6~0_combout\ = (\Selector13~5_combout\ & (!\Selector14~2_combout\ & (\Selector15~5_combout\ $ (!\Selector12~2_combout\)))) # (!\Selector13~5_combout\ & (\Selector15~5_combout\ & (\Selector14~2_combout\ $ (!\Selector12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector13~5_combout\,
	datab => \Selector14~2_combout\,
	datac => \Selector15~5_combout\,
	datad => \Selector12~2_combout\,
	combout => \unit2|WideOr6~0_combout\);

-- Location: LCCOMB_X53_Y22_N10
\unit2|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit2|WideOr5~0_combout\ = (\Selector14~2_combout\ & ((\Selector15~5_combout\ & ((\Selector12~2_combout\))) # (!\Selector15~5_combout\ & (\Selector13~5_combout\)))) # (!\Selector14~2_combout\ & (\Selector13~5_combout\ & (\Selector15~5_combout\ $ 
-- (\Selector12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector13~5_combout\,
	datab => \Selector14~2_combout\,
	datac => \Selector15~5_combout\,
	datad => \Selector12~2_combout\,
	combout => \unit2|WideOr5~0_combout\);

-- Location: LCCOMB_X53_Y22_N28
\unit2|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit2|WideOr4~0_combout\ = (\Selector13~5_combout\ & (\Selector12~2_combout\ & ((\Selector14~2_combout\) # (!\Selector15~5_combout\)))) # (!\Selector13~5_combout\ & (\Selector14~2_combout\ & (!\Selector15~5_combout\ & !\Selector12~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector13~5_combout\,
	datab => \Selector14~2_combout\,
	datac => \Selector15~5_combout\,
	datad => \Selector12~2_combout\,
	combout => \unit2|WideOr4~0_combout\);

-- Location: LCCOMB_X53_Y22_N14
\unit2|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit2|WideOr3~0_combout\ = (\Selector15~5_combout\ & (\Selector13~5_combout\ $ ((!\Selector14~2_combout\)))) # (!\Selector15~5_combout\ & ((\Selector13~5_combout\ & (!\Selector14~2_combout\ & !\Selector12~2_combout\)) # (!\Selector13~5_combout\ & 
-- (\Selector14~2_combout\ & \Selector12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector13~5_combout\,
	datab => \Selector14~2_combout\,
	datac => \Selector15~5_combout\,
	datad => \Selector12~2_combout\,
	combout => \unit2|WideOr3~0_combout\);

-- Location: LCCOMB_X53_Y22_N8
\unit2|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit2|WideOr2~0_combout\ = (\Selector14~2_combout\ & (((\Selector15~5_combout\ & !\Selector12~2_combout\)))) # (!\Selector14~2_combout\ & ((\Selector13~5_combout\ & ((!\Selector12~2_combout\))) # (!\Selector13~5_combout\ & (\Selector15~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector13~5_combout\,
	datab => \Selector14~2_combout\,
	datac => \Selector15~5_combout\,
	datad => \Selector12~2_combout\,
	combout => \unit2|WideOr2~0_combout\);

-- Location: LCCOMB_X53_Y22_N18
\unit2|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit2|WideOr1~0_combout\ = (\Selector13~5_combout\ & (\Selector15~5_combout\ & (\Selector14~2_combout\ $ (\Selector12~2_combout\)))) # (!\Selector13~5_combout\ & (!\Selector12~2_combout\ & ((\Selector14~2_combout\) # (\Selector15~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector13~5_combout\,
	datab => \Selector14~2_combout\,
	datac => \Selector15~5_combout\,
	datad => \Selector12~2_combout\,
	combout => \unit2|WideOr1~0_combout\);

-- Location: LCCOMB_X53_Y22_N20
\unit2|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit2|WideOr0~0_combout\ = (\Selector15~5_combout\ & ((\Selector12~2_combout\) # (\Selector13~5_combout\ $ (\Selector14~2_combout\)))) # (!\Selector15~5_combout\ & ((\Selector14~2_combout\) # (\Selector13~5_combout\ $ (\Selector12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector13~5_combout\,
	datab => \Selector14~2_combout\,
	datac => \Selector15~5_combout\,
	datad => \Selector12~2_combout\,
	combout => \unit2|WideOr0~0_combout\);

-- Location: LCCOMB_X45_Y23_N12
\M1_unit|U_address[15]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|U_address[15]~52_combout\ = (\M1_unit|U_address\(15) & (\M1_unit|U_address[14]~51\ $ (GND))) # (!\M1_unit|U_address\(15) & (!\M1_unit|U_address[14]~51\ & VCC))
-- \M1_unit|U_address[15]~53\ = CARRY((\M1_unit|U_address\(15) & !\M1_unit|U_address[14]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_address\(15),
	datad => VCC,
	cin => \M1_unit|U_address[14]~51\,
	combout => \M1_unit|U_address[15]~52_combout\,
	cout => \M1_unit|U_address[15]~53\);

-- Location: LCCOMB_X44_Y23_N12
\M1_unit|Add0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add0~41_combout\ = (\M1_unit|U_address\(15) & ((\M1_unit|Add0~39\) # (GND))) # (!\M1_unit|U_address\(15) & (!\M1_unit|Add0~39\))
-- \M1_unit|Add0~42\ = CARRY((\M1_unit|U_address\(15)) # (!\M1_unit|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|U_address\(15),
	datad => VCC,
	cin => \M1_unit|Add0~39\,
	combout => \M1_unit|Add0~41_combout\,
	cout => \M1_unit|Add0~42\);

-- Location: LCCOMB_X45_Y23_N28
\M1_unit|Add0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add0~43_combout\ = (\M1_unit|state.S_M1_IDLE~regout\ & !\M1_unit|Add0~41_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M1_unit|state.S_M1_IDLE~regout\,
	datad => \M1_unit|Add0~41_combout\,
	combout => \M1_unit|Add0~43_combout\);

-- Location: LCFF_X45_Y23_N13
\M1_unit|U_address[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|U_address[15]~52_combout\,
	sdata => \M1_unit|Add0~43_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_RUN_5~regout\,
	ena => \M1_unit|U_address[16]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_address\(15));

-- Location: LCCOMB_X44_Y23_N26
\M1_unit|Add0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Add0~49_combout\ = (\M1_unit|Add0~44_combout\ & \M1_unit|state.S_M1_IDLE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \M1_unit|Add0~44_combout\,
	datad => \M1_unit|state.S_M1_IDLE~regout\,
	combout => \M1_unit|Add0~49_combout\);

-- Location: LCFF_X45_Y23_N15
\M1_unit|U_address[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|U_address[16]~54_combout\,
	sdata => \M1_unit|Add0~49_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_RUN_5~regout\,
	ena => \M1_unit|U_address[16]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|U_address\(16));

-- Location: LCFF_X46_Y22_N15
\M1_unit|RGB_address[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_address[16]~51_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|RGB_address[2]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_address\(16));

-- Location: LCFF_X46_Y24_N15
\M1_unit|V_address[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|V_address[16]~51_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|V_address[6]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_address\(16));

-- Location: LCCOMB_X47_Y22_N28
\M1_unit|Selector64~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector64~0_combout\ = (\M1_unit|SRAM_address[6]~4_combout\ & (((\M1_unit|SRAM_address[6]~12_combout\) # (\M1_unit|V_address\(16))))) # (!\M1_unit|SRAM_address[6]~4_combout\ & (\M1_unit|RGB_address\(16) & 
-- (!\M1_unit|SRAM_address[6]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_address[6]~4_combout\,
	datab => \M1_unit|RGB_address\(16),
	datac => \M1_unit|SRAM_address[6]~12_combout\,
	datad => \M1_unit|V_address\(16),
	combout => \M1_unit|Selector64~0_combout\);

-- Location: LCCOMB_X47_Y22_N18
\M1_unit|Selector64~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector64~1_combout\ = (\M1_unit|SRAM_address[6]~12_combout\ & ((\M1_unit|Selector64~0_combout\ & (\M1_unit|Y_address\(16))) # (!\M1_unit|Selector64~0_combout\ & ((\M1_unit|U_address\(16)))))) # (!\M1_unit|SRAM_address[6]~12_combout\ & 
-- (((\M1_unit|Selector64~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|Y_address\(16),
	datab => \M1_unit|U_address\(16),
	datac => \M1_unit|SRAM_address[6]~12_combout\,
	datad => \M1_unit|Selector64~0_combout\,
	combout => \M1_unit|Selector64~1_combout\);

-- Location: LCFF_X47_Y22_N19
\M1_unit|SRAM_address[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector64~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|SRAM_address[6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_address\(16));

-- Location: LCCOMB_X49_Y22_N30
\VGA_unit|Add0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~45_combout\ = (\VGA_unit|Equal1~1_combout\ & \VGA_unit|Add0~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|Equal1~1_combout\,
	datad => \VGA_unit|Add0~40_combout\,
	combout => \VGA_unit|Add0~45_combout\);

-- Location: LCCOMB_X49_Y22_N14
\VGA_unit|Add1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~32_combout\ = (\VGA_unit|SRAM_address\(16) & (\VGA_unit|Add1~31\ $ (GND))) # (!\VGA_unit|SRAM_address\(16) & (!\VGA_unit|Add1~31\ & VCC))
-- \VGA_unit|Add1~33\ = CARRY((\VGA_unit|SRAM_address\(16) & !\VGA_unit|Add1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|SRAM_address\(16),
	datad => VCC,
	cin => \VGA_unit|Add1~31\,
	combout => \VGA_unit|Add1~32_combout\,
	cout => \VGA_unit|Add1~33\);

-- Location: LCFF_X49_Y22_N31
\VGA_unit|SRAM_address[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Add0~45_combout\,
	sdata => \VGA_unit|Add1~32_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~regout\,
	ena => \VGA_unit|SRAM_address[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|SRAM_address\(16));

-- Location: LCCOMB_X47_Y22_N22
\Selector11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector11~1_combout\ = (\Selector11~0_combout\ & (((\VGA_unit|SRAM_address\(16)) # (!\Selector19~4_combout\)))) # (!\Selector11~0_combout\ & (\M1_unit|SRAM_address\(16) & (\Selector19~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector11~0_combout\,
	datab => \M1_unit|SRAM_address\(16),
	datac => \Selector19~4_combout\,
	datad => \VGA_unit|SRAM_address\(16),
	combout => \Selector11~1_combout\);

-- Location: LCCOMB_X49_Y22_N20
\VGA_unit|Add0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~44_combout\ = (\VGA_unit|Add0~42_combout\) # (!\VGA_unit|Equal1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|Add0~42_combout\,
	datad => \VGA_unit|Equal1~1_combout\,
	combout => \VGA_unit|Add0~44_combout\);

-- Location: LCCOMB_X49_Y22_N16
\VGA_unit|Add1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~34_combout\ = \VGA_unit|SRAM_address\(17) $ (\VGA_unit|Add1~33\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address\(17),
	cin => \VGA_unit|Add1~33\,
	combout => \VGA_unit|Add1~34_combout\);

-- Location: LCFF_X49_Y22_N21
\VGA_unit|SRAM_address[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Add0~44_combout\,
	sdata => \VGA_unit|Add1~34_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~regout\,
	ena => \VGA_unit|SRAM_address[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|SRAM_address\(17));

-- Location: LCCOMB_X34_Y16_N16
\M2_unit|FS_unit|Add2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add2~14_combout\ = (\M2_unit|FS_unit|RB\(4) & (!\M2_unit|FS_unit|Add2~13\)) # (!\M2_unit|FS_unit|RB\(4) & ((\M2_unit|FS_unit|Add2~13\) # (GND)))
-- \M2_unit|FS_unit|Add2~15\ = CARRY((!\M2_unit|FS_unit|Add2~13\) # (!\M2_unit|FS_unit|RB\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|FS_unit|RB\(4),
	datad => VCC,
	cin => \M2_unit|FS_unit|Add2~13\,
	combout => \M2_unit|FS_unit|Add2~14_combout\,
	cout => \M2_unit|FS_unit|Add2~15\);

-- Location: LCCOMB_X34_Y16_N18
\M2_unit|FS_unit|Add2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add2~16_combout\ = !\M2_unit|FS_unit|Add2~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \M2_unit|FS_unit|Add2~15\,
	combout => \M2_unit|FS_unit|Add2~16_combout\);

-- Location: LCCOMB_X34_Y18_N18
\M2_unit|FS_unit|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add0~16_combout\ = (\M2_unit|FS_unit|Add2~12_combout\ & (\M2_unit|FS_unit|Add0~15\ $ (GND))) # (!\M2_unit|FS_unit|Add2~12_combout\ & (!\M2_unit|FS_unit|Add0~15\ & VCC))
-- \M2_unit|FS_unit|Add0~17\ = CARRY((\M2_unit|FS_unit|Add2~12_combout\ & !\M2_unit|FS_unit|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|FS_unit|Add2~12_combout\,
	datad => VCC,
	cin => \M2_unit|FS_unit|Add0~15\,
	combout => \M2_unit|FS_unit|Add0~16_combout\,
	cout => \M2_unit|FS_unit|Add0~17\);

-- Location: LCCOMB_X34_Y18_N20
\M2_unit|FS_unit|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add0~18_combout\ = (\M2_unit|FS_unit|Add2~14_combout\ & (!\M2_unit|FS_unit|Add0~17\)) # (!\M2_unit|FS_unit|Add2~14_combout\ & ((\M2_unit|FS_unit|Add0~17\) # (GND)))
-- \M2_unit|FS_unit|Add0~19\ = CARRY((!\M2_unit|FS_unit|Add0~17\) # (!\M2_unit|FS_unit|Add2~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|FS_unit|Add2~14_combout\,
	datad => VCC,
	cin => \M2_unit|FS_unit|Add0~17\,
	combout => \M2_unit|FS_unit|Add0~18_combout\,
	cout => \M2_unit|FS_unit|Add0~19\);

-- Location: LCCOMB_X34_Y18_N22
\M2_unit|FS_unit|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add0~20_combout\ = \M2_unit|FS_unit|Add0~19\ $ (!\M2_unit|FS_unit|Add2~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \M2_unit|FS_unit|Add2~16_combout\,
	cin => \M2_unit|FS_unit|Add0~19\,
	combout => \M2_unit|FS_unit|Add0~20_combout\);

-- Location: LCCOMB_X35_Y20_N26
\M2_unit|FS_unit|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add1~16_combout\ = \M2_unit|FS_unit|Base_address\(14) $ (!\M2_unit|FS_unit|Add1~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Base_address\(14),
	cin => \M2_unit|FS_unit|Add1~15\,
	combout => \M2_unit|FS_unit|Add1~16_combout\);

-- Location: LCCOMB_X36_Y20_N2
\M2_unit|FS_unit|Selector8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Selector8~0_combout\ = (\M2_unit|FS_unit|SRAM_address\(17) & (((\M2_unit|FS_unit|Add1~16_combout\ & \M2_unit|FS_unit|Add4~0_combout\)) # (!\M2_unit|FS_unit|WideOr2~combout\))) # (!\M2_unit|FS_unit|SRAM_address\(17) & 
-- (\M2_unit|FS_unit|Add1~16_combout\ & (\M2_unit|FS_unit|Add4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|SRAM_address\(17),
	datab => \M2_unit|FS_unit|Add1~16_combout\,
	datac => \M2_unit|FS_unit|Add4~0_combout\,
	datad => \M2_unit|FS_unit|WideOr2~combout\,
	combout => \M2_unit|FS_unit|Selector8~0_combout\);

-- Location: LCCOMB_X36_Y20_N30
\M2_unit|FS_unit|Add4~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Add4~20_combout\ = \M2_unit|FS_unit|Base_address\(14) $ (!\M2_unit|FS_unit|Add4~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|FS_unit|Base_address\(14),
	cin => \M2_unit|FS_unit|Add4~19\,
	combout => \M2_unit|FS_unit|Add4~20_combout\);

-- Location: LCCOMB_X36_Y20_N6
\M2_unit|FS_unit|Selector8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Selector8~1_combout\ = (\M2_unit|FS_unit|Selector8~0_combout\) # ((\M2_unit|FS_unit|Equal3~1_combout\ & (\M2_unit|FS_unit|WideOr3~0_combout\ & \M2_unit|FS_unit|Add4~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|Equal3~1_combout\,
	datab => \M2_unit|FS_unit|Selector8~0_combout\,
	datac => \M2_unit|FS_unit|WideOr3~0_combout\,
	datad => \M2_unit|FS_unit|Add4~20_combout\,
	combout => \M2_unit|FS_unit|Selector8~1_combout\);

-- Location: LCFF_X36_Y20_N7
\M2_unit|FS_unit|SRAM_address[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|FS_unit|Selector8~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_unit|SRAM_address\(17));

-- Location: LCCOMB_X36_Y22_N10
\M2_unit|Selector10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector10~0_combout\ = (\M2_unit|FS_unit|SRAM_address\(17) & ((\M2_unit|state.S_FS~regout\) # (\M2_unit|state.S_CS~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M2_unit|FS_unit|SRAM_address\(17),
	datac => \M2_unit|state.S_FS~regout\,
	datad => \M2_unit|state.S_CS~regout\,
	combout => \M2_unit|Selector10~0_combout\);

-- Location: LCCOMB_X47_Y22_N10
\Selector10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector10~1_combout\ = (\Selector10~0_combout\ & (((\VGA_unit|SRAM_address\(17))) # (!\Selector19~5_combout\))) # (!\Selector10~0_combout\ & (\Selector19~5_combout\ & ((\M2_unit|Selector10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector10~0_combout\,
	datab => \Selector19~5_combout\,
	datac => \VGA_unit|SRAM_address\(17),
	datad => \M2_unit|Selector10~0_combout\,
	combout => \Selector10~1_combout\);

-- Location: LCCOMB_X24_Y32_N6
\unit3|Decoder0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit3|Decoder0~5_combout\ = ((\Selector10~1_combout\) # (!\Selector11~1_combout\)) # (!\state.S_TOP_IDLE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state.S_TOP_IDLE~regout\,
	datac => \Selector11~1_combout\,
	datad => \Selector10~1_combout\,
	combout => \unit3|Decoder0~5_combout\);

-- Location: LCCOMB_X24_Y32_N24
\unit3|Decoder0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit3|Decoder0~6_combout\ = ((\Selector11~1_combout\) # (!\Selector10~1_combout\)) # (!\state.S_TOP_IDLE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state.S_TOP_IDLE~regout\,
	datac => \Selector11~1_combout\,
	datad => \Selector10~1_combout\,
	combout => \unit3|Decoder0~6_combout\);

-- Location: LCCOMB_X24_Y32_N26
\Selector11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector11~2_combout\ = (\Selector11~1_combout\ & \state.S_TOP_IDLE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Selector11~1_combout\,
	datad => \state.S_TOP_IDLE~regout\,
	combout => \Selector11~2_combout\);

-- Location: LCCOMB_X24_Y32_N28
\unit3|Decoder0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit3|Decoder0~4_combout\ = (\state.S_TOP_IDLE~regout\ & ((\Selector11~1_combout\) # (\Selector10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state.S_TOP_IDLE~regout\,
	datac => \Selector11~1_combout\,
	datad => \Selector10~1_combout\,
	combout => \unit3|Decoder0~4_combout\);

-- Location: LCCOMB_X24_Y32_N8
\Selector10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector10~2_combout\ = (\state.S_TOP_IDLE~regout\ & \Selector10~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state.S_TOP_IDLE~regout\,
	datad => \Selector10~1_combout\,
	combout => \Selector10~2_combout\);

-- Location: LCCOMB_X34_Y24_N10
\unit4|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit4|WideOr6~0_combout\ = (\SRAM_unit|SRAM_read_data\(3) & (\SRAM_unit|SRAM_read_data\(0) & (\SRAM_unit|SRAM_read_data\(2) $ (\SRAM_unit|SRAM_read_data\(1))))) # (!\SRAM_unit|SRAM_read_data\(3) & (!\SRAM_unit|SRAM_read_data\(1) & 
-- (\SRAM_unit|SRAM_read_data\(2) $ (\SRAM_unit|SRAM_read_data\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(3),
	datab => \SRAM_unit|SRAM_read_data\(2),
	datac => \SRAM_unit|SRAM_read_data\(1),
	datad => \SRAM_unit|SRAM_read_data\(0),
	combout => \unit4|WideOr6~0_combout\);

-- Location: LCCOMB_X34_Y24_N20
\unit4|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit4|WideOr5~0_combout\ = (\SRAM_unit|SRAM_read_data\(3) & ((\SRAM_unit|SRAM_read_data\(0) & ((\SRAM_unit|SRAM_read_data\(1)))) # (!\SRAM_unit|SRAM_read_data\(0) & (\SRAM_unit|SRAM_read_data\(2))))) # (!\SRAM_unit|SRAM_read_data\(3) & 
-- (\SRAM_unit|SRAM_read_data\(2) & (\SRAM_unit|SRAM_read_data\(1) $ (\SRAM_unit|SRAM_read_data\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(3),
	datab => \SRAM_unit|SRAM_read_data\(2),
	datac => \SRAM_unit|SRAM_read_data\(1),
	datad => \SRAM_unit|SRAM_read_data\(0),
	combout => \unit4|WideOr5~0_combout\);

-- Location: LCCOMB_X34_Y24_N6
\unit4|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit4|WideOr4~0_combout\ = (\SRAM_unit|SRAM_read_data\(3) & (\SRAM_unit|SRAM_read_data\(2) & ((\SRAM_unit|SRAM_read_data\(1)) # (!\SRAM_unit|SRAM_read_data\(0))))) # (!\SRAM_unit|SRAM_read_data\(3) & (!\SRAM_unit|SRAM_read_data\(2) & 
-- (\SRAM_unit|SRAM_read_data\(1) & !\SRAM_unit|SRAM_read_data\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(3),
	datab => \SRAM_unit|SRAM_read_data\(2),
	datac => \SRAM_unit|SRAM_read_data\(1),
	datad => \SRAM_unit|SRAM_read_data\(0),
	combout => \unit4|WideOr4~0_combout\);

-- Location: LCCOMB_X34_Y24_N24
\unit4|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit4|WideOr3~0_combout\ = (\SRAM_unit|SRAM_read_data\(0) & ((\SRAM_unit|SRAM_read_data\(2) $ (!\SRAM_unit|SRAM_read_data\(1))))) # (!\SRAM_unit|SRAM_read_data\(0) & ((\SRAM_unit|SRAM_read_data\(3) & (!\SRAM_unit|SRAM_read_data\(2) & 
-- \SRAM_unit|SRAM_read_data\(1))) # (!\SRAM_unit|SRAM_read_data\(3) & (\SRAM_unit|SRAM_read_data\(2) & !\SRAM_unit|SRAM_read_data\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(3),
	datab => \SRAM_unit|SRAM_read_data\(2),
	datac => \SRAM_unit|SRAM_read_data\(1),
	datad => \SRAM_unit|SRAM_read_data\(0),
	combout => \unit4|WideOr3~0_combout\);

-- Location: LCCOMB_X34_Y24_N2
\unit4|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit4|WideOr2~0_combout\ = (\SRAM_unit|SRAM_read_data\(1) & (!\SRAM_unit|SRAM_read_data\(3) & ((\SRAM_unit|SRAM_read_data\(0))))) # (!\SRAM_unit|SRAM_read_data\(1) & ((\SRAM_unit|SRAM_read_data\(2) & (!\SRAM_unit|SRAM_read_data\(3))) # 
-- (!\SRAM_unit|SRAM_read_data\(2) & ((\SRAM_unit|SRAM_read_data\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(3),
	datab => \SRAM_unit|SRAM_read_data\(2),
	datac => \SRAM_unit|SRAM_read_data\(1),
	datad => \SRAM_unit|SRAM_read_data\(0),
	combout => \unit4|WideOr2~0_combout\);

-- Location: LCCOMB_X34_Y24_N4
\unit4|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit4|WideOr1~0_combout\ = (\SRAM_unit|SRAM_read_data\(2) & (\SRAM_unit|SRAM_read_data\(0) & (\SRAM_unit|SRAM_read_data\(3) $ (\SRAM_unit|SRAM_read_data\(1))))) # (!\SRAM_unit|SRAM_read_data\(2) & (!\SRAM_unit|SRAM_read_data\(3) & 
-- ((\SRAM_unit|SRAM_read_data\(1)) # (\SRAM_unit|SRAM_read_data\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(3),
	datab => \SRAM_unit|SRAM_read_data\(2),
	datac => \SRAM_unit|SRAM_read_data\(1),
	datad => \SRAM_unit|SRAM_read_data\(0),
	combout => \unit4|WideOr1~0_combout\);

-- Location: LCCOMB_X34_Y24_N30
\unit4|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit4|WideOr0~0_combout\ = (\SRAM_unit|SRAM_read_data\(0) & ((\SRAM_unit|SRAM_read_data\(3)) # (\SRAM_unit|SRAM_read_data\(2) $ (\SRAM_unit|SRAM_read_data\(1))))) # (!\SRAM_unit|SRAM_read_data\(0) & ((\SRAM_unit|SRAM_read_data\(1)) # 
-- (\SRAM_unit|SRAM_read_data\(3) $ (\SRAM_unit|SRAM_read_data\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111011110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(3),
	datab => \SRAM_unit|SRAM_read_data\(2),
	datac => \SRAM_unit|SRAM_read_data\(1),
	datad => \SRAM_unit|SRAM_read_data\(0),
	combout => \unit4|WideOr0~0_combout\);

-- Location: LCCOMB_X44_Y16_N16
\unit5|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit5|WideOr6~0_combout\ = (\SRAM_unit|SRAM_read_data\(7) & (\SRAM_unit|SRAM_read_data\(4) & (\SRAM_unit|SRAM_read_data\(5) $ (\SRAM_unit|SRAM_read_data\(6))))) # (!\SRAM_unit|SRAM_read_data\(7) & (!\SRAM_unit|SRAM_read_data\(5) & 
-- (\SRAM_unit|SRAM_read_data\(4) $ (\SRAM_unit|SRAM_read_data\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(7),
	datab => \SRAM_unit|SRAM_read_data\(5),
	datac => \SRAM_unit|SRAM_read_data\(4),
	datad => \SRAM_unit|SRAM_read_data\(6),
	combout => \unit5|WideOr6~0_combout\);

-- Location: LCCOMB_X44_Y16_N18
\unit5|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit5|WideOr5~0_combout\ = (\SRAM_unit|SRAM_read_data\(7) & ((\SRAM_unit|SRAM_read_data\(4) & (\SRAM_unit|SRAM_read_data\(5))) # (!\SRAM_unit|SRAM_read_data\(4) & ((\SRAM_unit|SRAM_read_data\(6)))))) # (!\SRAM_unit|SRAM_read_data\(7) & 
-- (\SRAM_unit|SRAM_read_data\(6) & (\SRAM_unit|SRAM_read_data\(5) $ (\SRAM_unit|SRAM_read_data\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(7),
	datab => \SRAM_unit|SRAM_read_data\(5),
	datac => \SRAM_unit|SRAM_read_data\(4),
	datad => \SRAM_unit|SRAM_read_data\(6),
	combout => \unit5|WideOr5~0_combout\);

-- Location: LCCOMB_X44_Y16_N20
\unit5|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit5|WideOr4~0_combout\ = (\SRAM_unit|SRAM_read_data\(7) & (\SRAM_unit|SRAM_read_data\(6) & ((\SRAM_unit|SRAM_read_data\(5)) # (!\SRAM_unit|SRAM_read_data\(4))))) # (!\SRAM_unit|SRAM_read_data\(7) & (\SRAM_unit|SRAM_read_data\(5) & 
-- (!\SRAM_unit|SRAM_read_data\(4) & !\SRAM_unit|SRAM_read_data\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(7),
	datab => \SRAM_unit|SRAM_read_data\(5),
	datac => \SRAM_unit|SRAM_read_data\(4),
	datad => \SRAM_unit|SRAM_read_data\(6),
	combout => \unit5|WideOr4~0_combout\);

-- Location: LCCOMB_X44_Y16_N22
\unit5|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit5|WideOr3~0_combout\ = (\SRAM_unit|SRAM_read_data\(4) & ((\SRAM_unit|SRAM_read_data\(5) $ (!\SRAM_unit|SRAM_read_data\(6))))) # (!\SRAM_unit|SRAM_read_data\(4) & ((\SRAM_unit|SRAM_read_data\(7) & (\SRAM_unit|SRAM_read_data\(5) & 
-- !\SRAM_unit|SRAM_read_data\(6))) # (!\SRAM_unit|SRAM_read_data\(7) & (!\SRAM_unit|SRAM_read_data\(5) & \SRAM_unit|SRAM_read_data\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(7),
	datab => \SRAM_unit|SRAM_read_data\(5),
	datac => \SRAM_unit|SRAM_read_data\(4),
	datad => \SRAM_unit|SRAM_read_data\(6),
	combout => \unit5|WideOr3~0_combout\);

-- Location: LCCOMB_X44_Y16_N0
\unit5|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit5|WideOr2~0_combout\ = (\SRAM_unit|SRAM_read_data\(5) & (!\SRAM_unit|SRAM_read_data\(7) & (\SRAM_unit|SRAM_read_data\(4)))) # (!\SRAM_unit|SRAM_read_data\(5) & ((\SRAM_unit|SRAM_read_data\(6) & (!\SRAM_unit|SRAM_read_data\(7))) # 
-- (!\SRAM_unit|SRAM_read_data\(6) & ((\SRAM_unit|SRAM_read_data\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(7),
	datab => \SRAM_unit|SRAM_read_data\(5),
	datac => \SRAM_unit|SRAM_read_data\(4),
	datad => \SRAM_unit|SRAM_read_data\(6),
	combout => \unit5|WideOr2~0_combout\);

-- Location: LCCOMB_X44_Y16_N10
\unit5|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit5|WideOr1~0_combout\ = (\SRAM_unit|SRAM_read_data\(5) & (!\SRAM_unit|SRAM_read_data\(7) & ((\SRAM_unit|SRAM_read_data\(4)) # (!\SRAM_unit|SRAM_read_data\(6))))) # (!\SRAM_unit|SRAM_read_data\(5) & (\SRAM_unit|SRAM_read_data\(4) & 
-- (\SRAM_unit|SRAM_read_data\(7) $ (!\SRAM_unit|SRAM_read_data\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(7),
	datab => \SRAM_unit|SRAM_read_data\(5),
	datac => \SRAM_unit|SRAM_read_data\(4),
	datad => \SRAM_unit|SRAM_read_data\(6),
	combout => \unit5|WideOr1~0_combout\);

-- Location: LCCOMB_X44_Y16_N28
\unit5|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit5|WideOr0~0_combout\ = (\SRAM_unit|SRAM_read_data\(4) & ((\SRAM_unit|SRAM_read_data\(7)) # (\SRAM_unit|SRAM_read_data\(5) $ (\SRAM_unit|SRAM_read_data\(6))))) # (!\SRAM_unit|SRAM_read_data\(4) & ((\SRAM_unit|SRAM_read_data\(5)) # 
-- (\SRAM_unit|SRAM_read_data\(7) $ (\SRAM_unit|SRAM_read_data\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(7),
	datab => \SRAM_unit|SRAM_read_data\(5),
	datac => \SRAM_unit|SRAM_read_data\(4),
	datad => \SRAM_unit|SRAM_read_data\(6),
	combout => \unit5|WideOr0~0_combout\);

-- Location: LCCOMB_X38_Y26_N16
\unit6|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit6|WideOr6~0_combout\ = (\SRAM_unit|SRAM_read_data\(10) & (!\SRAM_unit|SRAM_read_data\(9) & (\SRAM_unit|SRAM_read_data\(11) $ (!\SRAM_unit|SRAM_read_data\(8))))) # (!\SRAM_unit|SRAM_read_data\(10) & (\SRAM_unit|SRAM_read_data\(8) & 
-- (\SRAM_unit|SRAM_read_data\(9) $ (!\SRAM_unit|SRAM_read_data\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(9),
	datab => \SRAM_unit|SRAM_read_data\(10),
	datac => \SRAM_unit|SRAM_read_data\(11),
	datad => \SRAM_unit|SRAM_read_data\(8),
	combout => \unit6|WideOr6~0_combout\);

-- Location: LCCOMB_X38_Y26_N10
\unit6|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit6|WideOr5~0_combout\ = (\SRAM_unit|SRAM_read_data\(9) & ((\SRAM_unit|SRAM_read_data\(8) & ((\SRAM_unit|SRAM_read_data\(11)))) # (!\SRAM_unit|SRAM_read_data\(8) & (\SRAM_unit|SRAM_read_data\(10))))) # (!\SRAM_unit|SRAM_read_data\(9) & 
-- (\SRAM_unit|SRAM_read_data\(10) & (\SRAM_unit|SRAM_read_data\(11) $ (\SRAM_unit|SRAM_read_data\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(9),
	datab => \SRAM_unit|SRAM_read_data\(10),
	datac => \SRAM_unit|SRAM_read_data\(11),
	datad => \SRAM_unit|SRAM_read_data\(8),
	combout => \unit6|WideOr5~0_combout\);

-- Location: LCCOMB_X38_Y26_N28
\unit6|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit6|WideOr4~0_combout\ = (\SRAM_unit|SRAM_read_data\(10) & (\SRAM_unit|SRAM_read_data\(11) & ((\SRAM_unit|SRAM_read_data\(9)) # (!\SRAM_unit|SRAM_read_data\(8))))) # (!\SRAM_unit|SRAM_read_data\(10) & (\SRAM_unit|SRAM_read_data\(9) & 
-- (!\SRAM_unit|SRAM_read_data\(11) & !\SRAM_unit|SRAM_read_data\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(9),
	datab => \SRAM_unit|SRAM_read_data\(10),
	datac => \SRAM_unit|SRAM_read_data\(11),
	datad => \SRAM_unit|SRAM_read_data\(8),
	combout => \unit6|WideOr4~0_combout\);

-- Location: LCCOMB_X38_Y26_N22
\unit6|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit6|WideOr3~0_combout\ = (\SRAM_unit|SRAM_read_data\(8) & (\SRAM_unit|SRAM_read_data\(9) $ ((!\SRAM_unit|SRAM_read_data\(10))))) # (!\SRAM_unit|SRAM_read_data\(8) & ((\SRAM_unit|SRAM_read_data\(9) & (!\SRAM_unit|SRAM_read_data\(10) & 
-- \SRAM_unit|SRAM_read_data\(11))) # (!\SRAM_unit|SRAM_read_data\(9) & (\SRAM_unit|SRAM_read_data\(10) & !\SRAM_unit|SRAM_read_data\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(9),
	datab => \SRAM_unit|SRAM_read_data\(10),
	datac => \SRAM_unit|SRAM_read_data\(11),
	datad => \SRAM_unit|SRAM_read_data\(8),
	combout => \unit6|WideOr3~0_combout\);

-- Location: LCCOMB_X38_Y26_N8
\unit6|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit6|WideOr2~0_combout\ = (\SRAM_unit|SRAM_read_data\(9) & (((!\SRAM_unit|SRAM_read_data\(11) & \SRAM_unit|SRAM_read_data\(8))))) # (!\SRAM_unit|SRAM_read_data\(9) & ((\SRAM_unit|SRAM_read_data\(10) & (!\SRAM_unit|SRAM_read_data\(11))) # 
-- (!\SRAM_unit|SRAM_read_data\(10) & ((\SRAM_unit|SRAM_read_data\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(9),
	datab => \SRAM_unit|SRAM_read_data\(10),
	datac => \SRAM_unit|SRAM_read_data\(11),
	datad => \SRAM_unit|SRAM_read_data\(8),
	combout => \unit6|WideOr2~0_combout\);

-- Location: LCCOMB_X38_Y26_N2
\unit6|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit6|WideOr1~0_combout\ = (\SRAM_unit|SRAM_read_data\(9) & (!\SRAM_unit|SRAM_read_data\(11) & ((\SRAM_unit|SRAM_read_data\(8)) # (!\SRAM_unit|SRAM_read_data\(10))))) # (!\SRAM_unit|SRAM_read_data\(9) & (\SRAM_unit|SRAM_read_data\(8) & 
-- (\SRAM_unit|SRAM_read_data\(10) $ (!\SRAM_unit|SRAM_read_data\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(9),
	datab => \SRAM_unit|SRAM_read_data\(10),
	datac => \SRAM_unit|SRAM_read_data\(11),
	datad => \SRAM_unit|SRAM_read_data\(8),
	combout => \unit6|WideOr1~0_combout\);

-- Location: LCCOMB_X38_Y26_N20
\unit6|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit6|WideOr0~0_combout\ = (\SRAM_unit|SRAM_read_data\(8) & ((\SRAM_unit|SRAM_read_data\(11)) # (\SRAM_unit|SRAM_read_data\(9) $ (\SRAM_unit|SRAM_read_data\(10))))) # (!\SRAM_unit|SRAM_read_data\(8) & ((\SRAM_unit|SRAM_read_data\(9)) # 
-- (\SRAM_unit|SRAM_read_data\(10) $ (\SRAM_unit|SRAM_read_data\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(9),
	datab => \SRAM_unit|SRAM_read_data\(10),
	datac => \SRAM_unit|SRAM_read_data\(11),
	datad => \SRAM_unit|SRAM_read_data\(8),
	combout => \unit6|WideOr0~0_combout\);

-- Location: LCCOMB_X30_Y24_N8
\unit7|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit7|WideOr6~0_combout\ = (\SRAM_unit|SRAM_read_data\(15) & (\SRAM_unit|SRAM_read_data\(12) & (\SRAM_unit|SRAM_read_data\(14) $ (\SRAM_unit|SRAM_read_data\(13))))) # (!\SRAM_unit|SRAM_read_data\(15) & (!\SRAM_unit|SRAM_read_data\(13) & 
-- (\SRAM_unit|SRAM_read_data\(14) $ (\SRAM_unit|SRAM_read_data\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(15),
	datab => \SRAM_unit|SRAM_read_data\(14),
	datac => \SRAM_unit|SRAM_read_data\(12),
	datad => \SRAM_unit|SRAM_read_data\(13),
	combout => \unit7|WideOr6~0_combout\);

-- Location: LCCOMB_X30_Y24_N10
\unit7|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit7|WideOr5~0_combout\ = (\SRAM_unit|SRAM_read_data\(15) & ((\SRAM_unit|SRAM_read_data\(12) & ((\SRAM_unit|SRAM_read_data\(13)))) # (!\SRAM_unit|SRAM_read_data\(12) & (\SRAM_unit|SRAM_read_data\(14))))) # (!\SRAM_unit|SRAM_read_data\(15) & 
-- (\SRAM_unit|SRAM_read_data\(14) & (\SRAM_unit|SRAM_read_data\(12) $ (\SRAM_unit|SRAM_read_data\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(15),
	datab => \SRAM_unit|SRAM_read_data\(14),
	datac => \SRAM_unit|SRAM_read_data\(12),
	datad => \SRAM_unit|SRAM_read_data\(13),
	combout => \unit7|WideOr5~0_combout\);

-- Location: LCCOMB_X30_Y24_N28
\unit7|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit7|WideOr4~0_combout\ = (\SRAM_unit|SRAM_read_data\(15) & (\SRAM_unit|SRAM_read_data\(14) & ((\SRAM_unit|SRAM_read_data\(13)) # (!\SRAM_unit|SRAM_read_data\(12))))) # (!\SRAM_unit|SRAM_read_data\(15) & (!\SRAM_unit|SRAM_read_data\(14) & 
-- (!\SRAM_unit|SRAM_read_data\(12) & \SRAM_unit|SRAM_read_data\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(15),
	datab => \SRAM_unit|SRAM_read_data\(14),
	datac => \SRAM_unit|SRAM_read_data\(12),
	datad => \SRAM_unit|SRAM_read_data\(13),
	combout => \unit7|WideOr4~0_combout\);

-- Location: LCCOMB_X30_Y24_N30
\unit7|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit7|WideOr3~0_combout\ = (\SRAM_unit|SRAM_read_data\(12) & ((\SRAM_unit|SRAM_read_data\(14) $ (!\SRAM_unit|SRAM_read_data\(13))))) # (!\SRAM_unit|SRAM_read_data\(12) & ((\SRAM_unit|SRAM_read_data\(15) & (!\SRAM_unit|SRAM_read_data\(14) & 
-- \SRAM_unit|SRAM_read_data\(13))) # (!\SRAM_unit|SRAM_read_data\(15) & (\SRAM_unit|SRAM_read_data\(14) & !\SRAM_unit|SRAM_read_data\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(15),
	datab => \SRAM_unit|SRAM_read_data\(14),
	datac => \SRAM_unit|SRAM_read_data\(12),
	datad => \SRAM_unit|SRAM_read_data\(13),
	combout => \unit7|WideOr3~0_combout\);

-- Location: LCCOMB_X30_Y24_N0
\unit7|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit7|WideOr2~0_combout\ = (\SRAM_unit|SRAM_read_data\(13) & (!\SRAM_unit|SRAM_read_data\(15) & ((\SRAM_unit|SRAM_read_data\(12))))) # (!\SRAM_unit|SRAM_read_data\(13) & ((\SRAM_unit|SRAM_read_data\(14) & (!\SRAM_unit|SRAM_read_data\(15))) # 
-- (!\SRAM_unit|SRAM_read_data\(14) & ((\SRAM_unit|SRAM_read_data\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(15),
	datab => \SRAM_unit|SRAM_read_data\(14),
	datac => \SRAM_unit|SRAM_read_data\(12),
	datad => \SRAM_unit|SRAM_read_data\(13),
	combout => \unit7|WideOr2~0_combout\);

-- Location: LCCOMB_X30_Y24_N26
\unit7|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit7|WideOr1~0_combout\ = (\SRAM_unit|SRAM_read_data\(14) & (\SRAM_unit|SRAM_read_data\(12) & (\SRAM_unit|SRAM_read_data\(15) $ (\SRAM_unit|SRAM_read_data\(13))))) # (!\SRAM_unit|SRAM_read_data\(14) & (!\SRAM_unit|SRAM_read_data\(15) & 
-- ((\SRAM_unit|SRAM_read_data\(12)) # (\SRAM_unit|SRAM_read_data\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(15),
	datab => \SRAM_unit|SRAM_read_data\(14),
	datac => \SRAM_unit|SRAM_read_data\(12),
	datad => \SRAM_unit|SRAM_read_data\(13),
	combout => \unit7|WideOr1~0_combout\);

-- Location: LCCOMB_X30_Y24_N12
\unit7|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \unit7|WideOr0~0_combout\ = (\SRAM_unit|SRAM_read_data\(12) & ((\SRAM_unit|SRAM_read_data\(15)) # (\SRAM_unit|SRAM_read_data\(14) $ (\SRAM_unit|SRAM_read_data\(13))))) # (!\SRAM_unit|SRAM_read_data\(12) & ((\SRAM_unit|SRAM_read_data\(13)) # 
-- (\SRAM_unit|SRAM_read_data\(15) $ (\SRAM_unit|SRAM_read_data\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_unit|SRAM_read_data\(15),
	datab => \SRAM_unit|SRAM_read_data\(14),
	datac => \SRAM_unit|SRAM_read_data\(12),
	datad => \SRAM_unit|SRAM_read_data\(13),
	combout => \unit7|WideOr0~0_combout\);

-- Location: LCCOMB_X45_Y27_N8
\VGA_unit|VGA_unit|LessThan1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|LessThan1~0_combout\ = (\VGA_unit|VGA_unit|H_Cont\(7)) # (((\VGA_unit|VGA_unit|H_Cont\(5) & \VGA_unit|VGA_unit|H_Cont\(6))) # (!\VGA_unit|VGA_unit|oVGA_V_SYNC~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(5),
	datab => \VGA_unit|VGA_unit|H_Cont\(7),
	datac => \VGA_unit|VGA_unit|H_Cont\(6),
	datad => \VGA_unit|VGA_unit|oVGA_V_SYNC~0_combout\,
	combout => \VGA_unit|VGA_unit|LessThan1~0_combout\);

-- Location: LCFF_X45_Y27_N9
\VGA_unit|VGA_unit|oVGA_H_SYNC\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|LessThan1~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_H_SYNC~regout\);

-- Location: LCCOMB_X48_Y27_N2
\VGA_unit|VGA_unit|LessThan6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|LessThan6~0_combout\ = (!\VGA_unit|VGA_unit|V_Cont\(3) & (!\VGA_unit|VGA_unit|V_Cont\(2) & !\VGA_unit|VGA_unit|V_Cont\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|V_Cont\(3),
	datac => \VGA_unit|VGA_unit|V_Cont\(2),
	datad => \VGA_unit|VGA_unit|V_Cont\(1),
	combout => \VGA_unit|VGA_unit|LessThan6~0_combout\);

-- Location: LCCOMB_X48_Y27_N4
\VGA_unit|VGA_unit|LessThan6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|LessThan6~1_combout\ = (!\VGA_unit|VGA_unit|V_Cont\(5) & (\VGA_unit|VGA_unit|LessThan6~0_combout\ & \VGA_unit|VGA_unit|LessThan2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|V_Cont\(5),
	datab => \VGA_unit|VGA_unit|LessThan6~0_combout\,
	datac => \VGA_unit|VGA_unit|LessThan2~0_combout\,
	combout => \VGA_unit|VGA_unit|LessThan6~1_combout\);

-- Location: LCCOMB_X48_Y28_N16
\VGA_unit|VGA_unit|oVGA_V_SYNC~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_V_SYNC~4_combout\ = (\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout\ & ((\VGA_unit|VGA_unit|V_Cont\(9)) # ((!\VGA_unit|VGA_unit|LessThan6~1_combout\)))) # (!\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout\ & 
-- (((\VGA_unit|VGA_unit|oVGA_V_SYNC~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout\,
	datab => \VGA_unit|VGA_unit|V_Cont\(9),
	datac => \VGA_unit|VGA_unit|oVGA_V_SYNC~regout\,
	datad => \VGA_unit|VGA_unit|LessThan6~1_combout\,
	combout => \VGA_unit|VGA_unit|oVGA_V_SYNC~4_combout\);

-- Location: LCFF_X48_Y28_N17
\VGA_unit|VGA_unit|oVGA_V_SYNC\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_V_SYNC~4_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_V_SYNC~regout\);

-- Location: LCCOMB_X48_Y28_N10
\VGA_unit|VGA_unit|oVGA_BLANK\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_BLANK~combout\ = (\VGA_unit|VGA_unit|oVGA_V_SYNC~regout\ & \VGA_unit|VGA_unit|oVGA_H_SYNC~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|oVGA_V_SYNC~regout\,
	datac => \VGA_unit|VGA_unit|oVGA_H_SYNC~regout\,
	combout => \VGA_unit|VGA_unit|oVGA_BLANK~combout\);

-- Location: LCCOMB_X48_Y28_N28
\VGA_unit|VGA_unit|LessThan6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|LessThan6~3_combout\ = (!\VGA_unit|VGA_unit|V_Cont\(8) & (!\VGA_unit|VGA_unit|V_Cont\(9) & (!\VGA_unit|VGA_unit|V_Cont\(7) & !\VGA_unit|VGA_unit|V_Cont\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|V_Cont\(8),
	datab => \VGA_unit|VGA_unit|V_Cont\(9),
	datac => \VGA_unit|VGA_unit|V_Cont\(7),
	datad => \VGA_unit|VGA_unit|V_Cont\(6),
	combout => \VGA_unit|VGA_unit|LessThan6~3_combout\);

-- Location: LCCOMB_X45_Y27_N10
\VGA_unit|VGA_unit|oVGA_V_SYNC~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout\ = (!\VGA_unit|VGA_unit|H_Cont\(5) & (!\VGA_unit|VGA_unit|H_Cont\(7) & (!\VGA_unit|VGA_unit|H_Cont\(6) & !\VGA_unit|VGA_unit|H_Cont\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(5),
	datab => \VGA_unit|VGA_unit|H_Cont\(7),
	datac => \VGA_unit|VGA_unit|H_Cont\(6),
	datad => \VGA_unit|VGA_unit|H_Cont\(4),
	combout => \VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout\);

-- Location: LCCOMB_X45_Y27_N16
\VGA_unit|VGA_unit|oVGA_R~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_R~0_combout\ = (\VGA_unit|VGA_unit|H_Cont\(9) & (((\VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout\) # (!\VGA_unit|VGA_unit|H_Cont\(8))))) # (!\VGA_unit|VGA_unit|H_Cont\(9) & (((\VGA_unit|VGA_unit|H_Cont\(8))) # 
-- (!\VGA_unit|VGA_unit|LessThan4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|LessThan4~0_combout\,
	datab => \VGA_unit|VGA_unit|H_Cont\(9),
	datac => \VGA_unit|VGA_unit|H_Cont\(8),
	datad => \VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout\,
	combout => \VGA_unit|VGA_unit|oVGA_R~0_combout\);

-- Location: LCCOMB_X48_Y28_N26
\VGA_unit|VGA_unit|LessThan7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|LessThan7~0_combout\ = ((\VGA_unit|VGA_unit|LessThan6~1_combout\ & !\VGA_unit|VGA_unit|V_Cont\(0))) # (!\VGA_unit|VGA_unit|V_Cont\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|LessThan6~1_combout\,
	datac => \VGA_unit|VGA_unit|V_Cont\(9),
	datad => \VGA_unit|VGA_unit|V_Cont\(0),
	combout => \VGA_unit|VGA_unit|LessThan7~0_combout\);

-- Location: LCCOMB_X48_Y28_N6
\VGA_unit|VGA_unit|oVGA_R~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_R~1_combout\ = (\VGA_unit|VGA_unit|oVGA_R~0_combout\ & (\VGA_unit|VGA_unit|LessThan7~0_combout\ & ((!\VGA_unit|VGA_unit|LessThan6~3_combout\) # (!\VGA_unit|VGA_unit|LessThan6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|LessThan6~2_combout\,
	datab => \VGA_unit|VGA_unit|LessThan6~3_combout\,
	datac => \VGA_unit|VGA_unit|oVGA_R~0_combout\,
	datad => \VGA_unit|VGA_unit|LessThan7~0_combout\,
	combout => \VGA_unit|VGA_unit|oVGA_R~1_combout\);

-- Location: LCCOMB_X48_Y28_N2
\VGA_unit|VGA_unit|oVGA_R~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_R~2_combout\ = (\VGA_unit|VGA_blue\(0) & \VGA_unit|VGA_unit|oVGA_R~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_blue\(0),
	datad => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	combout => \VGA_unit|VGA_unit|oVGA_R~2_combout\);

-- Location: LCCOMB_X48_Y28_N12
\VGA_unit|VGA_unit|oVGA_R[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_R[0]~feeder_combout\ = \VGA_unit|VGA_unit|oVGA_R~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \VGA_unit|VGA_unit|oVGA_R~2_combout\,
	combout => \VGA_unit|VGA_unit|oVGA_R[0]~feeder_combout\);

-- Location: LCFF_X48_Y28_N13
\VGA_unit|VGA_unit|oVGA_R[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_R[0]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_R\(0));

-- Location: LCCOMB_X48_Y28_N22
\VGA_unit|VGA_unit|oVGA_R[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_R[1]~feeder_combout\ = \VGA_unit|VGA_unit|oVGA_R~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \VGA_unit|VGA_unit|oVGA_R~2_combout\,
	combout => \VGA_unit|VGA_unit|oVGA_R[1]~feeder_combout\);

-- Location: LCFF_X48_Y28_N23
\VGA_unit|VGA_unit|oVGA_R[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_R[1]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_R\(1));

-- Location: LCCOMB_X46_Y27_N22
\VGA_unit|Equal0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Equal0~5_combout\ = (\VGA_unit|Equal0~0_combout\ & (\VGA_unit|VGA_unit|H_Cont\(9) $ (((\VGA_unit|VGA_unit|Add0~0_combout\) # (\VGA_unit|VGA_unit|H_Cont\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|Add0~0_combout\,
	datab => \VGA_unit|Equal0~0_combout\,
	datac => \VGA_unit|VGA_unit|H_Cont\(8),
	datad => \VGA_unit|VGA_unit|H_Cont\(9),
	combout => \VGA_unit|Equal0~5_combout\);

-- Location: LCCOMB_X46_Y27_N24
\VGA_unit|always0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|always0~2_combout\ = (\VGA_unit|Equal0~2_combout\ & (\VGA_unit|VGA_unit|H_Cont\(9) $ (((!\VGA_unit|VGA_unit|H_Cont\(8) & !\VGA_unit|VGA_unit|Add0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(8),
	datab => \VGA_unit|VGA_unit|H_Cont\(9),
	datac => \VGA_unit|Equal0~2_combout\,
	datad => \VGA_unit|VGA_unit|Add0~0_combout\,
	combout => \VGA_unit|always0~2_combout\);

-- Location: LCCOMB_X44_Y27_N26
\VGA_unit|always0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|always0~3_combout\ = (!\VGA_unit|VGA_unit|H_Cont\(2) & (!\VGA_unit|VGA_unit|H_Cont\(0) & (!\VGA_unit|VGA_unit|H_Cont\(3) & \VGA_unit|VGA_unit|H_Cont\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|H_Cont\(2),
	datab => \VGA_unit|VGA_unit|H_Cont\(0),
	datac => \VGA_unit|VGA_unit|H_Cont\(3),
	datad => \VGA_unit|VGA_unit|H_Cont\(4),
	combout => \VGA_unit|always0~3_combout\);

-- Location: LCCOMB_X46_Y27_N18
\VGA_unit|always0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|always0~4_combout\ = (\VGA_unit|always0~1_combout\ & ((\VGA_unit|always0~2_combout\) # ((\VGA_unit|Equal0~5_combout\ & \VGA_unit|always0~3_combout\)))) # (!\VGA_unit|always0~1_combout\ & (\VGA_unit|Equal0~5_combout\ & 
-- ((\VGA_unit|always0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|always0~1_combout\,
	datab => \VGA_unit|Equal0~5_combout\,
	datac => \VGA_unit|always0~2_combout\,
	datad => \VGA_unit|always0~3_combout\,
	combout => \VGA_unit|always0~4_combout\);

-- Location: LCCOMB_X46_Y27_N10
\VGA_unit|VGA_red~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~36_combout\ = (!\VGA_unit|VGA_unit|Add0~1_combout\ & (\VGA_unit|always0~4_combout\ & (\VGA_unit|VGA_unit|Add0~0_combout\ $ (\VGA_unit|VGA_unit|H_Cont\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|Add0~1_combout\,
	datab => \VGA_unit|VGA_unit|Add0~0_combout\,
	datac => \VGA_unit|VGA_unit|H_Cont\(8),
	datad => \VGA_unit|always0~4_combout\,
	combout => \VGA_unit|VGA_red~36_combout\);

-- Location: LCCOMB_X46_Y26_N28
\VGA_unit|VGA_red~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~18_combout\ = (\state.S_TOP_VGA~regout\ & ((\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~regout\) # (\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~regout\,
	datac => \state.S_TOP_VGA~regout\,
	datad => \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\,
	combout => \VGA_unit|VGA_red~18_combout\);

-- Location: LCCOMB_X46_Y26_N12
\VGA_unit|VGA_sram_data[2][8]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_sram_data[2][8]~1_combout\ = (\state.S_TOP_VGA~regout\ & ((\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_1~regout\) # (\VGA_unit|VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_3~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_1~regout\,
	datac => \VGA_unit|VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_3~regout\,
	datad => \state.S_TOP_VGA~regout\,
	combout => \VGA_unit|VGA_sram_data[2][8]~1_combout\);

-- Location: LCFF_X42_Y26_N3
\VGA_unit|VGA_sram_data[2][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(8),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[2][8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[2][8]~regout\);

-- Location: LCCOMB_X42_Y26_N2
\VGA_unit|VGA_red~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~19_combout\ = (\VGA_unit|VGA_red~18_combout\ & ((\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\ & (\VGA_unit|VGA_sram_data[1][0]~regout\)) # (!\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\ & 
-- ((\VGA_unit|VGA_sram_data[2][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_sram_data[1][0]~regout\,
	datab => \VGA_unit|VGA_red~18_combout\,
	datac => \VGA_unit|VGA_sram_data[2][8]~regout\,
	datad => \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\,
	combout => \VGA_unit|VGA_red~19_combout\);

-- Location: LCCOMB_X46_Y27_N0
\VGA_unit|Equal3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Equal3~2_combout\ = (\VGA_unit|Equal3~1_combout\ & (!\VGA_unit|VGA_unit|Add1~4_combout\ & (!\VGA_unit|VGA_unit|Add1~18_combout\ & \VGA_unit|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|Equal3~1_combout\,
	datab => \VGA_unit|VGA_unit|Add1~4_combout\,
	datac => \VGA_unit|VGA_unit|Add1~18_combout\,
	datad => \VGA_unit|Equal3~0_combout\,
	combout => \VGA_unit|Equal3~2_combout\);

-- Location: LCCOMB_X44_Y29_N0
\VGA_unit|VGA_red~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~20_combout\ = (\VGA_unit|Equal4~2_combout\) # ((\VGA_unit|VGA_red~36_combout\) # ((\VGA_unit|VGA_red~19_combout\) # (\VGA_unit|Equal3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|Equal4~2_combout\,
	datab => \VGA_unit|VGA_red~36_combout\,
	datac => \VGA_unit|VGA_red~19_combout\,
	datad => \VGA_unit|Equal3~2_combout\,
	combout => \VGA_unit|VGA_red~20_combout\);

-- Location: LCCOMB_X46_Y27_N26
\VGA_unit|Equal4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Equal4~1_combout\ = (\VGA_unit|VGA_unit|Add1~2_combout\ & (\VGA_unit|VGA_unit|Add1~14_combout\ & (\VGA_unit|VGA_unit|Add1~4_combout\ & !\VGA_unit|VGA_unit|Add1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|Add1~2_combout\,
	datab => \VGA_unit|VGA_unit|Add1~14_combout\,
	datac => \VGA_unit|VGA_unit|Add1~4_combout\,
	datad => \VGA_unit|VGA_unit|Add1~10_combout\,
	combout => \VGA_unit|Equal4~1_combout\);

-- Location: LCCOMB_X47_Y27_N30
\VGA_unit|Equal4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Equal4~0_combout\ = (\VGA_unit|VGA_unit|Add1~8_combout\ & (\VGA_unit|VGA_unit|Add1~6_combout\ & (\VGA_unit|VGA_unit|Add1~12_combout\ & \VGA_unit|VGA_unit|Add1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|Add1~8_combout\,
	datab => \VGA_unit|VGA_unit|Add1~6_combout\,
	datac => \VGA_unit|VGA_unit|Add1~12_combout\,
	datad => \VGA_unit|VGA_unit|Add1~0_combout\,
	combout => \VGA_unit|Equal4~0_combout\);

-- Location: LCCOMB_X46_Y27_N28
\VGA_unit|Equal4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Equal4~2_combout\ = (\VGA_unit|VGA_unit|Add1~16_combout\ & (\VGA_unit|Equal4~1_combout\ & (!\VGA_unit|VGA_unit|Add1~18_combout\ & \VGA_unit|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|Add1~16_combout\,
	datab => \VGA_unit|Equal4~1_combout\,
	datac => \VGA_unit|VGA_unit|Add1~18_combout\,
	datad => \VGA_unit|Equal4~0_combout\,
	combout => \VGA_unit|Equal4~2_combout\);

-- Location: LCCOMB_X46_Y27_N20
\VGA_unit|VGA_red[7]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red[7]~37_combout\ = (\VGA_unit|VGA_unit|Add0~1_combout\) # ((\VGA_unit|VGA_unit|Add0~0_combout\ $ (!\VGA_unit|VGA_unit|H_Cont\(8))) # (!\VGA_unit|always0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_unit|Add0~1_combout\,
	datab => \VGA_unit|VGA_unit|Add0~0_combout\,
	datac => \VGA_unit|VGA_unit|H_Cont\(8),
	datad => \VGA_unit|always0~4_combout\,
	combout => \VGA_unit|VGA_red[7]~37_combout\);

-- Location: LCCOMB_X46_Y26_N0
\VGA_unit|VGA_blue~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue~16_combout\ = (!\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~regout\ & (\state.S_TOP_VGA~regout\ & (!\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\ & \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~regout\,
	datab => \state.S_TOP_VGA~regout\,
	datac => \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\,
	datad => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~regout\,
	combout => \VGA_unit|VGA_blue~16_combout\);

-- Location: LCCOMB_X46_Y27_N8
\VGA_unit|VGA_red[7]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red[7]~21_combout\ = (\VGA_unit|Equal3~2_combout\) # ((\VGA_unit|Equal4~2_combout\) # ((!\VGA_unit|VGA_blue~16_combout\) # (!\VGA_unit|VGA_red[7]~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|Equal3~2_combout\,
	datab => \VGA_unit|Equal4~2_combout\,
	datac => \VGA_unit|VGA_red[7]~37_combout\,
	datad => \VGA_unit|VGA_blue~16_combout\,
	combout => \VGA_unit|VGA_red[7]~21_combout\);

-- Location: LCFF_X44_Y29_N1
\VGA_unit|VGA_red[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_red~20_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_red[7]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_red\(2));

-- Location: LCCOMB_X44_Y29_N8
\VGA_unit|VGA_unit|oVGA_R~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_R~3_combout\ = (\VGA_unit|VGA_red\(2) & \VGA_unit|VGA_unit|oVGA_R~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_red\(2),
	datac => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	combout => \VGA_unit|VGA_unit|oVGA_R~3_combout\);

-- Location: LCFF_X44_Y29_N9
\VGA_unit|VGA_unit|oVGA_R[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_R~3_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_R\(2));

-- Location: LCFF_X42_Y26_N31
\VGA_unit|VGA_sram_data[2][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(9),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[2][8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[2][9]~regout\);

-- Location: LCCOMB_X42_Y26_N30
\VGA_unit|VGA_red~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~22_combout\ = (\VGA_unit|VGA_red~18_combout\ & ((\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\ & (\VGA_unit|VGA_sram_data[1][1]~regout\)) # (!\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\ & 
-- ((\VGA_unit|VGA_sram_data[2][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_sram_data[1][1]~regout\,
	datab => \VGA_unit|VGA_red~18_combout\,
	datac => \VGA_unit|VGA_sram_data[2][9]~regout\,
	datad => \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\,
	combout => \VGA_unit|VGA_red~22_combout\);

-- Location: LCCOMB_X45_Y28_N0
\VGA_unit|VGA_red~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~23_combout\ = (\VGA_unit|VGA_red~36_combout\) # ((\VGA_unit|Equal4~2_combout\) # ((\VGA_unit|Equal3~2_combout\) # (\VGA_unit|VGA_red~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_red~36_combout\,
	datab => \VGA_unit|Equal4~2_combout\,
	datac => \VGA_unit|Equal3~2_combout\,
	datad => \VGA_unit|VGA_red~22_combout\,
	combout => \VGA_unit|VGA_red~23_combout\);

-- Location: LCFF_X45_Y28_N1
\VGA_unit|VGA_red[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_red~23_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_red[7]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_red\(3));

-- Location: LCCOMB_X45_Y28_N8
\VGA_unit|VGA_unit|oVGA_R~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_R~4_combout\ = (\VGA_unit|VGA_red\(3) & \VGA_unit|VGA_unit|oVGA_R~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_red\(3),
	datad => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	combout => \VGA_unit|VGA_unit|oVGA_R~4_combout\);

-- Location: LCFF_X45_Y28_N9
\VGA_unit|VGA_unit|oVGA_R[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_R~4_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_R\(3));

-- Location: LCCOMB_X46_Y26_N2
\VGA_unit|VGA_sram_data[1][0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_sram_data[1][0]~0_combout\ = (\state.S_TOP_VGA~regout\ & ((\VGA_unit|VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_4~regout\) # (\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state.S_TOP_VGA~regout\,
	datac => \VGA_unit|VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_4~regout\,
	datad => \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\,
	combout => \VGA_unit|VGA_sram_data[1][0]~0_combout\);

-- Location: LCFF_X44_Y26_N1
\VGA_unit|VGA_sram_data[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(2),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[1][2]~regout\);

-- Location: LCFF_X44_Y26_N19
\VGA_unit|VGA_sram_data[2][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(10),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[2][8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[2][10]~regout\);

-- Location: LCCOMB_X44_Y26_N18
\VGA_unit|VGA_red~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~24_combout\ = (\VGA_unit|VGA_red~18_combout\ & ((\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\ & (\VGA_unit|VGA_sram_data[1][2]~regout\)) # (!\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\ & 
-- ((\VGA_unit|VGA_sram_data[2][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\,
	datab => \VGA_unit|VGA_sram_data[1][2]~regout\,
	datac => \VGA_unit|VGA_sram_data[2][10]~regout\,
	datad => \VGA_unit|VGA_red~18_combout\,
	combout => \VGA_unit|VGA_red~24_combout\);

-- Location: LCCOMB_X46_Y29_N0
\VGA_unit|VGA_red~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~25_combout\ = (\VGA_unit|Equal3~2_combout\) # ((\VGA_unit|VGA_red~36_combout\) # ((\VGA_unit|VGA_red~24_combout\) # (\VGA_unit|Equal4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|Equal3~2_combout\,
	datab => \VGA_unit|VGA_red~36_combout\,
	datac => \VGA_unit|VGA_red~24_combout\,
	datad => \VGA_unit|Equal4~2_combout\,
	combout => \VGA_unit|VGA_red~25_combout\);

-- Location: LCFF_X46_Y29_N1
\VGA_unit|VGA_red[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_red~25_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_red[7]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_red\(4));

-- Location: LCCOMB_X46_Y29_N8
\VGA_unit|VGA_unit|oVGA_R~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_R~5_combout\ = (\VGA_unit|VGA_red\(4) & \VGA_unit|VGA_unit|oVGA_R~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_red\(4),
	datac => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	combout => \VGA_unit|VGA_unit|oVGA_R~5_combout\);

-- Location: LCFF_X46_Y29_N9
\VGA_unit|VGA_unit|oVGA_R[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_R~5_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_R\(4));

-- Location: LCFF_X42_Y26_N11
\VGA_unit|VGA_sram_data[2][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(11),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[2][8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[2][11]~regout\);

-- Location: LCCOMB_X42_Y26_N10
\VGA_unit|VGA_red~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~26_combout\ = (\VGA_unit|VGA_red~18_combout\ & ((\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\ & (\VGA_unit|VGA_sram_data[1][3]~regout\)) # (!\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\ & 
-- ((\VGA_unit|VGA_sram_data[2][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_sram_data[1][3]~regout\,
	datab => \VGA_unit|VGA_red~18_combout\,
	datac => \VGA_unit|VGA_sram_data[2][11]~regout\,
	datad => \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\,
	combout => \VGA_unit|VGA_red~26_combout\);

-- Location: LCCOMB_X46_Y29_N26
\VGA_unit|VGA_red~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~27_combout\ = (\VGA_unit|Equal3~2_combout\) # ((\VGA_unit|VGA_red~36_combout\) # ((\VGA_unit|VGA_red~26_combout\) # (\VGA_unit|Equal4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|Equal3~2_combout\,
	datab => \VGA_unit|VGA_red~36_combout\,
	datac => \VGA_unit|VGA_red~26_combout\,
	datad => \VGA_unit|Equal4~2_combout\,
	combout => \VGA_unit|VGA_red~27_combout\);

-- Location: LCFF_X46_Y29_N27
\VGA_unit|VGA_red[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_red~27_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_red[7]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_red\(5));

-- Location: LCCOMB_X46_Y29_N2
\VGA_unit|VGA_unit|oVGA_R~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_R~6_combout\ = (\VGA_unit|VGA_red\(5) & \VGA_unit|VGA_unit|oVGA_R~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_red\(5),
	datac => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	combout => \VGA_unit|VGA_unit|oVGA_R~6_combout\);

-- Location: LCFF_X46_Y29_N3
\VGA_unit|VGA_unit|oVGA_R[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_R~6_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_R\(5));

-- Location: LCCOMB_X44_Y29_N26
\VGA_unit|VGA_red~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~29_combout\ = (\VGA_unit|VGA_red~28_combout\) # ((\VGA_unit|Equal4~2_combout\) # ((\VGA_unit|VGA_red~36_combout\) # (\VGA_unit|Equal3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_red~28_combout\,
	datab => \VGA_unit|Equal4~2_combout\,
	datac => \VGA_unit|VGA_red~36_combout\,
	datad => \VGA_unit|Equal3~2_combout\,
	combout => \VGA_unit|VGA_red~29_combout\);

-- Location: LCFF_X44_Y29_N27
\VGA_unit|VGA_red[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_red~29_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_red[7]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_red\(6));

-- Location: LCCOMB_X44_Y29_N10
\VGA_unit|VGA_unit|oVGA_R~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_R~7_combout\ = (\VGA_unit|VGA_red\(6) & \VGA_unit|VGA_unit|oVGA_R~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_red\(6),
	datac => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	combout => \VGA_unit|VGA_unit|oVGA_R~7_combout\);

-- Location: LCFF_X44_Y29_N11
\VGA_unit|VGA_unit|oVGA_R[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_R~7_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_R\(6));

-- Location: LCFF_X42_Y26_N23
\VGA_unit|VGA_sram_data[2][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(13),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[2][8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[2][13]~regout\);

-- Location: LCCOMB_X42_Y26_N22
\VGA_unit|VGA_red~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~30_combout\ = (\VGA_unit|VGA_red~18_combout\ & ((\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\ & (\VGA_unit|VGA_sram_data[1][5]~regout\)) # (!\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\ & 
-- ((\VGA_unit|VGA_sram_data[2][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_sram_data[1][5]~regout\,
	datab => \VGA_unit|VGA_red~18_combout\,
	datac => \VGA_unit|VGA_sram_data[2][13]~regout\,
	datad => \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\,
	combout => \VGA_unit|VGA_red~30_combout\);

-- Location: LCCOMB_X44_Y29_N28
\VGA_unit|VGA_red~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~31_combout\ = (\VGA_unit|Equal4~2_combout\) # ((\VGA_unit|VGA_red~30_combout\) # ((\VGA_unit|VGA_red~36_combout\) # (\VGA_unit|Equal3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|Equal4~2_combout\,
	datab => \VGA_unit|VGA_red~30_combout\,
	datac => \VGA_unit|VGA_red~36_combout\,
	datad => \VGA_unit|Equal3~2_combout\,
	combout => \VGA_unit|VGA_red~31_combout\);

-- Location: LCFF_X44_Y29_N29
\VGA_unit|VGA_red[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_red~31_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_red[7]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_red\(7));

-- Location: LCCOMB_X44_Y29_N12
\VGA_unit|VGA_unit|oVGA_R~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_R~8_combout\ = (\VGA_unit|VGA_red\(7) & \VGA_unit|VGA_unit|oVGA_R~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_red\(7),
	datac => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	combout => \VGA_unit|VGA_unit|oVGA_R~8_combout\);

-- Location: LCFF_X44_Y29_N13
\VGA_unit|VGA_unit|oVGA_R[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_R~8_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_R\(7));

-- Location: LCCOMB_X44_Y26_N8
\VGA_unit|VGA_sram_data[1][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_sram_data[1][6]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(6),
	combout => \VGA_unit|VGA_sram_data[1][6]~feeder_combout\);

-- Location: LCFF_X44_Y26_N9
\VGA_unit|VGA_sram_data[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_sram_data[1][6]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_sram_data[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[1][6]~regout\);

-- Location: LCFF_X44_Y26_N11
\VGA_unit|VGA_sram_data[2][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(14),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[2][8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[2][14]~regout\);

-- Location: LCCOMB_X44_Y26_N10
\VGA_unit|VGA_red~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~32_combout\ = (\VGA_unit|VGA_red~18_combout\ & ((\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\ & (\VGA_unit|VGA_sram_data[1][6]~regout\)) # (!\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\ & 
-- ((\VGA_unit|VGA_sram_data[2][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\,
	datab => \VGA_unit|VGA_sram_data[1][6]~regout\,
	datac => \VGA_unit|VGA_sram_data[2][14]~regout\,
	datad => \VGA_unit|VGA_red~18_combout\,
	combout => \VGA_unit|VGA_red~32_combout\);

-- Location: LCCOMB_X44_Y29_N30
\VGA_unit|VGA_red~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~33_combout\ = (\VGA_unit|Equal4~2_combout\) # ((\VGA_unit|VGA_red~36_combout\) # ((\VGA_unit|VGA_red~32_combout\) # (\VGA_unit|Equal3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|Equal4~2_combout\,
	datab => \VGA_unit|VGA_red~36_combout\,
	datac => \VGA_unit|VGA_red~32_combout\,
	datad => \VGA_unit|Equal3~2_combout\,
	combout => \VGA_unit|VGA_red~33_combout\);

-- Location: LCFF_X44_Y29_N31
\VGA_unit|VGA_red[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_red~33_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_red[7]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_red\(8));

-- Location: LCCOMB_X44_Y29_N22
\VGA_unit|VGA_unit|oVGA_R~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_R~9_combout\ = (\VGA_unit|VGA_red\(8) & \VGA_unit|VGA_unit|oVGA_R~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_red\(8),
	datac => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	combout => \VGA_unit|VGA_unit|oVGA_R~9_combout\);

-- Location: LCFF_X44_Y29_N23
\VGA_unit|VGA_unit|oVGA_R[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_R~9_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_R\(8));

-- Location: LCCOMB_X44_Y29_N16
\VGA_unit|VGA_red~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_red~35_combout\ = (\VGA_unit|VGA_red~34_combout\) # ((\VGA_unit|Equal4~2_combout\) # ((\VGA_unit|VGA_red~36_combout\) # (\VGA_unit|Equal3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_red~34_combout\,
	datab => \VGA_unit|Equal4~2_combout\,
	datac => \VGA_unit|VGA_red~36_combout\,
	datad => \VGA_unit|Equal3~2_combout\,
	combout => \VGA_unit|VGA_red~35_combout\);

-- Location: LCFF_X44_Y29_N17
\VGA_unit|VGA_red[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_red~35_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_red[7]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_red\(9));

-- Location: LCCOMB_X44_Y29_N24
\VGA_unit|VGA_unit|oVGA_R~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_R~10_combout\ = (\VGA_unit|VGA_unit|oVGA_R~1_combout\ & \VGA_unit|VGA_red\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	datac => \VGA_unit|VGA_red\(9),
	combout => \VGA_unit|VGA_unit|oVGA_R~10_combout\);

-- Location: LCFF_X44_Y29_N25
\VGA_unit|VGA_unit|oVGA_R[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_R~10_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_R\(9));

-- Location: LCCOMB_X48_Y28_N24
\VGA_unit|VGA_unit|oVGA_G[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_G[0]~feeder_combout\ = \VGA_unit|VGA_unit|oVGA_R~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \VGA_unit|VGA_unit|oVGA_R~2_combout\,
	combout => \VGA_unit|VGA_unit|oVGA_G[0]~feeder_combout\);

-- Location: LCFF_X48_Y28_N25
\VGA_unit|VGA_unit|oVGA_G[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_G[0]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_G\(0));

-- Location: LCFF_X48_Y28_N3
\VGA_unit|VGA_unit|oVGA_G[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_R~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_G\(1));

-- Location: LCFF_X42_Y26_N9
\VGA_unit|VGA_sram_data[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(0),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[2][8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[2][0]~regout\);

-- Location: LCCOMB_X42_Y26_N8
\VGA_unit|VGA_green~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_green~16_combout\ = (\VGA_unit|VGA_red~18_combout\ & ((\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\ & (\VGA_unit|VGA_sram_data[0][8]~regout\)) # (!\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\ & 
-- ((\VGA_unit|VGA_sram_data[2][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_sram_data[0][8]~regout\,
	datab => \VGA_unit|VGA_red~18_combout\,
	datac => \VGA_unit|VGA_sram_data[2][0]~regout\,
	datad => \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\,
	combout => \VGA_unit|VGA_green~16_combout\);

-- Location: LCCOMB_X45_Y28_N26
\VGA_unit|VGA_green~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_green~17_combout\ = (\VGA_unit|VGA_red~36_combout\) # ((\VGA_unit|Equal4~2_combout\) # ((\VGA_unit|Equal3~2_combout\) # (\VGA_unit|VGA_green~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_red~36_combout\,
	datab => \VGA_unit|Equal4~2_combout\,
	datac => \VGA_unit|Equal3~2_combout\,
	datad => \VGA_unit|VGA_green~16_combout\,
	combout => \VGA_unit|VGA_green~17_combout\);

-- Location: LCFF_X45_Y28_N27
\VGA_unit|VGA_green[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_green~17_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_red[7]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_green\(2));

-- Location: LCCOMB_X45_Y28_N10
\VGA_unit|VGA_unit|oVGA_G~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_G~0_combout\ = (\VGA_unit|VGA_green\(2) & \VGA_unit|VGA_unit|oVGA_R~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_green\(2),
	datad => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	combout => \VGA_unit|VGA_unit|oVGA_G~0_combout\);

-- Location: LCFF_X45_Y28_N11
\VGA_unit|VGA_unit|oVGA_G[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_G~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_G\(2));

-- Location: LCFF_X42_Y26_N19
\VGA_unit|VGA_sram_data[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(1),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[2][8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[2][1]~regout\);

-- Location: LCCOMB_X42_Y26_N18
\VGA_unit|VGA_green~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_green~18_combout\ = (\VGA_unit|VGA_red~18_combout\ & ((\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\ & (\VGA_unit|VGA_sram_data[0][9]~regout\)) # (!\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\ & 
-- ((\VGA_unit|VGA_sram_data[2][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_sram_data[0][9]~regout\,
	datab => \VGA_unit|VGA_red~18_combout\,
	datac => \VGA_unit|VGA_sram_data[2][1]~regout\,
	datad => \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\,
	combout => \VGA_unit|VGA_green~18_combout\);

-- Location: LCCOMB_X46_Y29_N28
\VGA_unit|VGA_green~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_green~19_combout\ = (\VGA_unit|Equal3~2_combout\) # ((\VGA_unit|VGA_red~36_combout\) # ((\VGA_unit|VGA_green~18_combout\) # (\VGA_unit|Equal4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|Equal3~2_combout\,
	datab => \VGA_unit|VGA_red~36_combout\,
	datac => \VGA_unit|VGA_green~18_combout\,
	datad => \VGA_unit|Equal4~2_combout\,
	combout => \VGA_unit|VGA_green~19_combout\);

-- Location: LCFF_X46_Y29_N29
\VGA_unit|VGA_green[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_green~19_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_red[7]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_green\(3));

-- Location: LCCOMB_X46_Y29_N12
\VGA_unit|VGA_unit|oVGA_G~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_G~1_combout\ = (\VGA_unit|VGA_green\(3) & \VGA_unit|VGA_unit|oVGA_R~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_green\(3),
	datac => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	combout => \VGA_unit|VGA_unit|oVGA_G~1_combout\);

-- Location: LCFF_X46_Y29_N13
\VGA_unit|VGA_unit|oVGA_G[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_G~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_G\(3));

-- Location: LCCOMB_X44_Y29_N2
\VGA_unit|VGA_green~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_green~21_combout\ = (\VGA_unit|VGA_green~20_combout\) # ((\VGA_unit|Equal4~2_combout\) # ((\VGA_unit|VGA_red~36_combout\) # (\VGA_unit|Equal3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_green~20_combout\,
	datab => \VGA_unit|Equal4~2_combout\,
	datac => \VGA_unit|VGA_red~36_combout\,
	datad => \VGA_unit|Equal3~2_combout\,
	combout => \VGA_unit|VGA_green~21_combout\);

-- Location: LCFF_X44_Y29_N3
\VGA_unit|VGA_green[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_green~21_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_red[7]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_green\(4));

-- Location: LCCOMB_X44_Y29_N18
\VGA_unit|VGA_unit|oVGA_G~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_G~2_combout\ = (\VGA_unit|VGA_green\(4) & \VGA_unit|VGA_unit|oVGA_R~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_green\(4),
	datac => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	combout => \VGA_unit|VGA_unit|oVGA_G~2_combout\);

-- Location: LCFF_X44_Y29_N19
\VGA_unit|VGA_unit|oVGA_G[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_G~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_G\(4));

-- Location: LCFF_X42_Y26_N5
\VGA_unit|VGA_sram_data[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(3),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[2][8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[2][3]~regout\);

-- Location: LCCOMB_X42_Y26_N4
\VGA_unit|VGA_green~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_green~22_combout\ = (\VGA_unit|VGA_red~18_combout\ & ((\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\ & (\VGA_unit|VGA_sram_data[0][11]~regout\)) # (!\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\ & 
-- ((\VGA_unit|VGA_sram_data[2][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_sram_data[0][11]~regout\,
	datab => \VGA_unit|VGA_red~18_combout\,
	datac => \VGA_unit|VGA_sram_data[2][3]~regout\,
	datad => \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\,
	combout => \VGA_unit|VGA_green~22_combout\);

-- Location: LCCOMB_X45_Y28_N28
\VGA_unit|VGA_green~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_green~23_combout\ = (\VGA_unit|VGA_red~36_combout\) # ((\VGA_unit|Equal4~2_combout\) # ((\VGA_unit|Equal3~2_combout\) # (\VGA_unit|VGA_green~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_red~36_combout\,
	datab => \VGA_unit|Equal4~2_combout\,
	datac => \VGA_unit|Equal3~2_combout\,
	datad => \VGA_unit|VGA_green~22_combout\,
	combout => \VGA_unit|VGA_green~23_combout\);

-- Location: LCFF_X45_Y28_N29
\VGA_unit|VGA_green[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_green~23_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_red[7]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_green\(5));

-- Location: LCCOMB_X45_Y28_N12
\VGA_unit|VGA_unit|oVGA_G~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_G~3_combout\ = (\VGA_unit|VGA_green\(5) & \VGA_unit|VGA_unit|oVGA_R~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_green\(5),
	datad => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	combout => \VGA_unit|VGA_unit|oVGA_G~3_combout\);

-- Location: LCFF_X45_Y28_N13
\VGA_unit|VGA_unit|oVGA_G[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_G~3_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_G\(5));

-- Location: LCCOMB_X46_Y26_N18
\VGA_unit|VGA_sram_data[0][8]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_sram_data[0][8]~2_combout\ = (\state.S_TOP_VGA~regout\ & ((\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_3~regout\) # (\VGA_unit|VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_5~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state.S_TOP_VGA~regout\,
	datac => \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_3~regout\,
	datad => \VGA_unit|VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_5~regout\,
	combout => \VGA_unit|VGA_sram_data[0][8]~2_combout\);

-- Location: LCFF_X43_Y26_N17
\VGA_unit|VGA_sram_data[0][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(12),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[0][8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[0][12]~regout\);

-- Location: LCFF_X44_Y26_N3
\VGA_unit|VGA_sram_data[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(4),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[2][8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[2][4]~regout\);

-- Location: LCCOMB_X44_Y26_N2
\VGA_unit|VGA_green~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_green~24_combout\ = (\VGA_unit|VGA_red~18_combout\ & ((\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\ & (\VGA_unit|VGA_sram_data[0][12]~regout\)) # (!\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\ & 
-- ((\VGA_unit|VGA_sram_data[2][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\,
	datab => \VGA_unit|VGA_sram_data[0][12]~regout\,
	datac => \VGA_unit|VGA_sram_data[2][4]~regout\,
	datad => \VGA_unit|VGA_red~18_combout\,
	combout => \VGA_unit|VGA_green~24_combout\);

-- Location: LCCOMB_X46_Y29_N30
\VGA_unit|VGA_green~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_green~25_combout\ = (\VGA_unit|Equal3~2_combout\) # ((\VGA_unit|VGA_red~36_combout\) # ((\VGA_unit|VGA_green~24_combout\) # (\VGA_unit|Equal4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|Equal3~2_combout\,
	datab => \VGA_unit|VGA_red~36_combout\,
	datac => \VGA_unit|VGA_green~24_combout\,
	datad => \VGA_unit|Equal4~2_combout\,
	combout => \VGA_unit|VGA_green~25_combout\);

-- Location: LCFF_X46_Y29_N31
\VGA_unit|VGA_green[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_green~25_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_red[7]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_green\(6));

-- Location: LCCOMB_X46_Y29_N22
\VGA_unit|VGA_unit|oVGA_G~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_G~4_combout\ = (\VGA_unit|VGA_green\(6) & \VGA_unit|VGA_unit|oVGA_R~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_green\(6),
	datac => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	combout => \VGA_unit|VGA_unit|oVGA_G~4_combout\);

-- Location: LCFF_X46_Y29_N23
\VGA_unit|VGA_unit|oVGA_G[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_G~4_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_G\(6));

-- Location: LCFF_X42_Y26_N7
\VGA_unit|VGA_sram_data[2][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(5),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[2][8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[2][5]~regout\);

-- Location: LCCOMB_X42_Y26_N6
\VGA_unit|VGA_green~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_green~26_combout\ = (\VGA_unit|VGA_red~18_combout\ & ((\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\ & (\VGA_unit|VGA_sram_data[0][13]~regout\)) # (!\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\ & 
-- ((\VGA_unit|VGA_sram_data[2][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_sram_data[0][13]~regout\,
	datab => \VGA_unit|VGA_red~18_combout\,
	datac => \VGA_unit|VGA_sram_data[2][5]~regout\,
	datad => \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\,
	combout => \VGA_unit|VGA_green~26_combout\);

-- Location: LCCOMB_X46_Y29_N24
\VGA_unit|VGA_green~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_green~27_combout\ = (\VGA_unit|Equal3~2_combout\) # ((\VGA_unit|VGA_green~26_combout\) # ((\VGA_unit|VGA_red~36_combout\) # (\VGA_unit|Equal4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|Equal3~2_combout\,
	datab => \VGA_unit|VGA_green~26_combout\,
	datac => \VGA_unit|VGA_red~36_combout\,
	datad => \VGA_unit|Equal4~2_combout\,
	combout => \VGA_unit|VGA_green~27_combout\);

-- Location: LCFF_X46_Y29_N25
\VGA_unit|VGA_green[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_green~27_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_red[7]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_green\(7));

-- Location: LCCOMB_X46_Y29_N16
\VGA_unit|VGA_unit|oVGA_G~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_G~5_combout\ = (\VGA_unit|VGA_unit|oVGA_R~1_combout\ & \VGA_unit|VGA_green\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	datac => \VGA_unit|VGA_green\(7),
	combout => \VGA_unit|VGA_unit|oVGA_G~5_combout\);

-- Location: LCFF_X46_Y29_N17
\VGA_unit|VGA_unit|oVGA_G[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_G~5_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_G\(7));

-- Location: LCCOMB_X44_Y29_N4
\VGA_unit|VGA_green~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_green~29_combout\ = (\VGA_unit|VGA_green~28_combout\) # ((\VGA_unit|Equal4~2_combout\) # ((\VGA_unit|VGA_red~36_combout\) # (\VGA_unit|Equal3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_green~28_combout\,
	datab => \VGA_unit|Equal4~2_combout\,
	datac => \VGA_unit|VGA_red~36_combout\,
	datad => \VGA_unit|Equal3~2_combout\,
	combout => \VGA_unit|VGA_green~29_combout\);

-- Location: LCFF_X44_Y29_N5
\VGA_unit|VGA_green[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_green~29_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_red[7]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_green\(8));

-- Location: LCCOMB_X44_Y29_N20
\VGA_unit|VGA_unit|oVGA_G~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_G~6_combout\ = (\VGA_unit|VGA_unit|oVGA_R~1_combout\ & \VGA_unit|VGA_green\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	datac => \VGA_unit|VGA_green\(8),
	combout => \VGA_unit|VGA_unit|oVGA_G~6_combout\);

-- Location: LCFF_X44_Y29_N21
\VGA_unit|VGA_unit|oVGA_G[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_G~6_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_G\(8));

-- Location: LCFF_X44_Y26_N31
\VGA_unit|VGA_sram_data[2][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(7),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[2][8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[2][7]~regout\);

-- Location: LCFF_X43_Y26_N15
\VGA_unit|VGA_sram_data[0][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(15),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[0][8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[0][15]~regout\);

-- Location: LCCOMB_X44_Y26_N30
\VGA_unit|VGA_green~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_green~30_combout\ = (\VGA_unit|VGA_red~18_combout\ & ((\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\ & ((\VGA_unit|VGA_sram_data[0][15]~regout\))) # (!\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\ & 
-- (\VGA_unit|VGA_sram_data[2][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\,
	datab => \VGA_unit|VGA_red~18_combout\,
	datac => \VGA_unit|VGA_sram_data[2][7]~regout\,
	datad => \VGA_unit|VGA_sram_data[0][15]~regout\,
	combout => \VGA_unit|VGA_green~30_combout\);

-- Location: LCCOMB_X45_Y28_N30
\VGA_unit|VGA_green~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_green~31_combout\ = (\VGA_unit|VGA_red~36_combout\) # ((\VGA_unit|Equal4~2_combout\) # ((\VGA_unit|Equal3~2_combout\) # (\VGA_unit|VGA_green~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_red~36_combout\,
	datab => \VGA_unit|Equal4~2_combout\,
	datac => \VGA_unit|Equal3~2_combout\,
	datad => \VGA_unit|VGA_green~30_combout\,
	combout => \VGA_unit|VGA_green~31_combout\);

-- Location: LCFF_X45_Y28_N31
\VGA_unit|VGA_green[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_green~31_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_red[7]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_green\(9));

-- Location: LCCOMB_X45_Y28_N22
\VGA_unit|VGA_unit|oVGA_G~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_G~7_combout\ = (\VGA_unit|VGA_green\(9) & \VGA_unit|VGA_unit|oVGA_R~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_green\(9),
	datad => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	combout => \VGA_unit|VGA_unit|oVGA_G~7_combout\);

-- Location: LCFF_X45_Y28_N23
\VGA_unit|VGA_unit|oVGA_G[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_G~7_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_G\(9));

-- Location: LCCOMB_X48_Y28_N20
\VGA_unit|VGA_unit|oVGA_B[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_B[0]~feeder_combout\ = \VGA_unit|VGA_unit|oVGA_R~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \VGA_unit|VGA_unit|oVGA_R~2_combout\,
	combout => \VGA_unit|VGA_unit|oVGA_B[0]~feeder_combout\);

-- Location: LCFF_X48_Y28_N21
\VGA_unit|VGA_unit|oVGA_B[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_B[0]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_B\(0));

-- Location: LCCOMB_X48_Y28_N30
\VGA_unit|VGA_unit|oVGA_B[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_B[1]~feeder_combout\ = \VGA_unit|VGA_unit|oVGA_R~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \VGA_unit|VGA_unit|oVGA_R~2_combout\,
	combout => \VGA_unit|VGA_unit|oVGA_B[1]~feeder_combout\);

-- Location: LCFF_X48_Y28_N31
\VGA_unit|VGA_unit|oVGA_B[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_B[1]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_B\(1));

-- Location: LCCOMB_X46_Y29_N18
\VGA_unit|VGA_unit|oVGA_B~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_B~0_combout\ = (\VGA_unit|VGA_blue\(2) & \VGA_unit|VGA_unit|oVGA_R~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_blue\(2),
	datac => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	combout => \VGA_unit|VGA_unit|oVGA_B~0_combout\);

-- Location: LCFF_X46_Y29_N19
\VGA_unit|VGA_unit|oVGA_B[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_B~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_B\(2));

-- Location: LCCOMB_X44_Y29_N14
\VGA_unit|VGA_unit|oVGA_B~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_B~1_combout\ = (\VGA_unit|VGA_blue\(3) & \VGA_unit|VGA_unit|oVGA_R~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_blue\(3),
	datac => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	combout => \VGA_unit|VGA_unit|oVGA_B~1_combout\);

-- Location: LCFF_X44_Y29_N15
\VGA_unit|VGA_unit|oVGA_B[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_B~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_B\(3));

-- Location: LCCOMB_X43_Y26_N28
\VGA_unit|VGA_sram_data[0][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_sram_data[0][2]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(2),
	combout => \VGA_unit|VGA_sram_data[0][2]~feeder_combout\);

-- Location: LCFF_X43_Y26_N29
\VGA_unit|VGA_sram_data[0][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_sram_data[0][2]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_sram_data[0][8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[0][2]~regout\);

-- Location: LCFF_X44_Y26_N25
\VGA_unit|VGA_sram_data[1][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(10),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[1][10]~regout\);

-- Location: LCCOMB_X44_Y26_N24
\VGA_unit|VGA_blue~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue~23_combout\ = (\VGA_unit|VGA_red~18_combout\ & ((\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\ & (\VGA_unit|VGA_sram_data[0][2]~regout\)) # (!\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\ & 
-- ((\VGA_unit|VGA_sram_data[1][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\,
	datab => \VGA_unit|VGA_sram_data[0][2]~regout\,
	datac => \VGA_unit|VGA_sram_data[1][10]~regout\,
	datad => \VGA_unit|VGA_red~18_combout\,
	combout => \VGA_unit|VGA_blue~23_combout\);

-- Location: LCCOMB_X45_Y28_N24
\VGA_unit|VGA_blue~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue~24_combout\ = (\VGA_unit|VGA_red~36_combout\) # ((\VGA_unit|Equal4~2_combout\) # ((\VGA_unit|Equal3~2_combout\) # (\VGA_unit|VGA_blue~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_red~36_combout\,
	datab => \VGA_unit|Equal4~2_combout\,
	datac => \VGA_unit|Equal3~2_combout\,
	datad => \VGA_unit|VGA_blue~23_combout\,
	combout => \VGA_unit|VGA_blue~24_combout\);

-- Location: LCFF_X45_Y28_N25
\VGA_unit|VGA_blue[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_blue~24_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_red[7]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_blue\(4));

-- Location: LCCOMB_X45_Y28_N16
\VGA_unit|VGA_unit|oVGA_B~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_B~2_combout\ = (\VGA_unit|VGA_blue\(4) & \VGA_unit|VGA_unit|oVGA_R~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VGA_unit|VGA_blue\(4),
	datad => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	combout => \VGA_unit|VGA_unit|oVGA_B~2_combout\);

-- Location: LCFF_X45_Y28_N17
\VGA_unit|VGA_unit|oVGA_B[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_B~2_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_B\(4));

-- Location: LCFF_X42_Y26_N29
\VGA_unit|VGA_sram_data[1][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(11),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[1][11]~regout\);

-- Location: LCCOMB_X42_Y26_N28
\VGA_unit|VGA_blue~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue~25_combout\ = (\VGA_unit|VGA_red~18_combout\ & ((\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\ & (\VGA_unit|VGA_sram_data[0][3]~regout\)) # (!\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\ & 
-- ((\VGA_unit|VGA_sram_data[1][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_sram_data[0][3]~regout\,
	datab => \VGA_unit|VGA_red~18_combout\,
	datac => \VGA_unit|VGA_sram_data[1][11]~regout\,
	datad => \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\,
	combout => \VGA_unit|VGA_blue~25_combout\);

-- Location: LCCOMB_X46_Y29_N4
\VGA_unit|VGA_blue~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue~26_combout\ = (\VGA_unit|Equal3~2_combout\) # ((\VGA_unit|VGA_blue~25_combout\) # ((\VGA_unit|VGA_red~36_combout\) # (\VGA_unit|Equal4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|Equal3~2_combout\,
	datab => \VGA_unit|VGA_blue~25_combout\,
	datac => \VGA_unit|VGA_red~36_combout\,
	datad => \VGA_unit|Equal4~2_combout\,
	combout => \VGA_unit|VGA_blue~26_combout\);

-- Location: LCFF_X46_Y29_N5
\VGA_unit|VGA_blue[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_blue~26_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_red[7]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_blue\(5));

-- Location: LCCOMB_X46_Y29_N20
\VGA_unit|VGA_unit|oVGA_B~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_B~3_combout\ = (\VGA_unit|VGA_unit|oVGA_R~1_combout\ & \VGA_unit|VGA_blue\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	datac => \VGA_unit|VGA_blue\(5),
	combout => \VGA_unit|VGA_unit|oVGA_B~3_combout\);

-- Location: LCFF_X46_Y29_N21
\VGA_unit|VGA_unit|oVGA_B[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_B~3_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_B\(5));

-- Location: LCFF_X44_Y26_N27
\VGA_unit|VGA_sram_data[1][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(12),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[1][12]~regout\);

-- Location: LCCOMB_X43_Y26_N8
\VGA_unit|VGA_sram_data[0][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_sram_data[0][4]~feeder_combout\ = \SRAM_unit|SRAM_read_data\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_unit|SRAM_read_data\(4),
	combout => \VGA_unit|VGA_sram_data[0][4]~feeder_combout\);

-- Location: LCFF_X43_Y26_N9
\VGA_unit|VGA_sram_data[0][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_sram_data[0][4]~feeder_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_sram_data[0][8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[0][4]~regout\);

-- Location: LCCOMB_X44_Y26_N26
\VGA_unit|VGA_blue~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue~27_combout\ = (\VGA_unit|VGA_red~18_combout\ & ((\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\ & ((\VGA_unit|VGA_sram_data[0][4]~regout\))) # (!\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\ & 
-- (\VGA_unit|VGA_sram_data[1][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\,
	datab => \VGA_unit|VGA_red~18_combout\,
	datac => \VGA_unit|VGA_sram_data[1][12]~regout\,
	datad => \VGA_unit|VGA_sram_data[0][4]~regout\,
	combout => \VGA_unit|VGA_blue~27_combout\);

-- Location: LCCOMB_X45_Y28_N2
\VGA_unit|VGA_blue~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue~28_combout\ = (\VGA_unit|VGA_red~36_combout\) # ((\VGA_unit|Equal4~2_combout\) # ((\VGA_unit|Equal3~2_combout\) # (\VGA_unit|VGA_blue~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_red~36_combout\,
	datab => \VGA_unit|Equal4~2_combout\,
	datac => \VGA_unit|Equal3~2_combout\,
	datad => \VGA_unit|VGA_blue~27_combout\,
	combout => \VGA_unit|VGA_blue~28_combout\);

-- Location: LCFF_X45_Y28_N3
\VGA_unit|VGA_blue[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_blue~28_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_red[7]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_blue\(6));

-- Location: LCCOMB_X45_Y28_N18
\VGA_unit|VGA_unit|oVGA_B~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_B~4_combout\ = (\VGA_unit|VGA_blue\(6) & \VGA_unit|VGA_unit|oVGA_R~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_unit|VGA_blue\(6),
	datad => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	combout => \VGA_unit|VGA_unit|oVGA_B~4_combout\);

-- Location: LCFF_X45_Y28_N19
\VGA_unit|VGA_unit|oVGA_B[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_B~4_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_B\(6));

-- Location: LCFF_X42_Y26_N15
\VGA_unit|VGA_sram_data[1][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \SRAM_unit|SRAM_read_data\(13),
	aclr => \resetn~0clkctrl_outclk\,
	sload => VCC,
	ena => \VGA_unit|VGA_sram_data[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_sram_data[1][13]~regout\);

-- Location: LCCOMB_X42_Y26_N14
\VGA_unit|VGA_blue~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue~29_combout\ = (\VGA_unit|VGA_red~18_combout\ & ((\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\ & (\VGA_unit|VGA_sram_data[0][5]~regout\)) # (!\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\ & 
-- ((\VGA_unit|VGA_sram_data[1][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_sram_data[0][5]~regout\,
	datab => \VGA_unit|VGA_red~18_combout\,
	datac => \VGA_unit|VGA_sram_data[1][13]~regout\,
	datad => \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~regout\,
	combout => \VGA_unit|VGA_blue~29_combout\);

-- Location: LCCOMB_X45_Y28_N4
\VGA_unit|VGA_blue~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_blue~30_combout\ = (\VGA_unit|VGA_red~36_combout\) # ((\VGA_unit|Equal4~2_combout\) # ((\VGA_unit|Equal3~2_combout\) # (\VGA_unit|VGA_blue~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_red~36_combout\,
	datab => \VGA_unit|Equal4~2_combout\,
	datac => \VGA_unit|Equal3~2_combout\,
	datad => \VGA_unit|VGA_blue~29_combout\,
	combout => \VGA_unit|VGA_blue~30_combout\);

-- Location: LCFF_X45_Y28_N5
\VGA_unit|VGA_blue[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_blue~30_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_red[7]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_blue\(7));

-- Location: LCCOMB_X45_Y28_N20
\VGA_unit|VGA_unit|oVGA_B~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_B~5_combout\ = (\VGA_unit|VGA_blue\(7) & \VGA_unit|VGA_unit|oVGA_R~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VGA_unit|VGA_blue\(7),
	datad => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	combout => \VGA_unit|VGA_unit|oVGA_B~5_combout\);

-- Location: LCFF_X45_Y28_N21
\VGA_unit|VGA_unit|oVGA_B[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_B~5_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_B\(7));

-- Location: LCCOMB_X46_Y29_N14
\VGA_unit|VGA_unit|oVGA_B~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_B~6_combout\ = (\VGA_unit|VGA_blue\(8) & \VGA_unit|VGA_unit|oVGA_R~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_blue\(8),
	datac => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	combout => \VGA_unit|VGA_unit|oVGA_B~6_combout\);

-- Location: LCFF_X46_Y29_N15
\VGA_unit|VGA_unit|oVGA_B[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_B~6_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_B\(8));

-- Location: LCCOMB_X45_Y28_N14
\VGA_unit|VGA_unit|oVGA_B~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|VGA_unit|oVGA_B~7_combout\ = (\VGA_unit|VGA_blue\(9) & \VGA_unit|VGA_unit|oVGA_R~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|VGA_blue\(9),
	datad => \VGA_unit|VGA_unit|oVGA_R~1_combout\,
	combout => \VGA_unit|VGA_unit|oVGA_B~7_combout\);

-- Location: LCFF_X45_Y28_N15
\VGA_unit|VGA_unit|oVGA_B[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|VGA_unit|oVGA_B~7_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|VGA_unit|counter_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|VGA_unit|oVGA_B\(9));

-- Location: LCFF_X29_Y19_N21
\M2_unit|WS_unit|WC[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|WS_unit|WC[1]~8_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|WS_unit|Selector17~1_combout\,
	ena => \M2_unit|WS_unit|WC[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|WC\(1));

-- Location: LCFF_X31_Y20_N9
\M2_unit|WS_unit|SRAM_address[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M2_unit|WS_unit|WC\(1),
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|FS_unit|ALT_INV_state.S_FS_START~regout\,
	sload => VCC,
	ena => \M2_unit|WS_unit|SRAM_address[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|SRAM_address\(0));

-- Location: LCCOMB_X31_Y20_N22
\M2_unit|FS_unit|Selector25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|FS_unit|Selector25~0_combout\ = (\M2_unit|FS_unit|SC\(0) & ((\M2_unit|FS_unit|WideOr3~0_combout\) # ((!\M2_unit|FS_unit|WideOr2~combout\ & \M2_unit|FS_unit|SRAM_address\(0))))) # (!\M2_unit|FS_unit|SC\(0) & (!\M2_unit|FS_unit|WideOr2~combout\ & 
-- (\M2_unit|FS_unit|SRAM_address\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|SC\(0),
	datab => \M2_unit|FS_unit|WideOr2~combout\,
	datac => \M2_unit|FS_unit|SRAM_address\(0),
	datad => \M2_unit|FS_unit|WideOr3~0_combout\,
	combout => \M2_unit|FS_unit|Selector25~0_combout\);

-- Location: LCFF_X31_Y20_N23
\M2_unit|FS_unit|SRAM_address[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M2_unit|FS_unit|Selector25~0_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|FS_unit|SRAM_address\(0));

-- Location: LCCOMB_X31_Y20_N8
\M2_unit|Selector27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector27~0_combout\ = (\M2_unit|SRAM_address~1_combout\ & ((\M2_unit|FS_unit|SRAM_address\(0)) # ((\M2_unit|SRAM_address~0_combout\ & \M2_unit|WS_unit|SRAM_address\(0))))) # (!\M2_unit|SRAM_address~1_combout\ & (\M2_unit|SRAM_address~0_combout\ 
-- & (\M2_unit|WS_unit|SRAM_address\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|SRAM_address~1_combout\,
	datab => \M2_unit|SRAM_address~0_combout\,
	datac => \M2_unit|WS_unit|SRAM_address\(0),
	datad => \M2_unit|FS_unit|SRAM_address\(0),
	combout => \M2_unit|Selector27~0_combout\);

-- Location: LCCOMB_X47_Y22_N30
\Selector27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector27~0_combout\ = (\Selector19~4_combout\ & (\Selector19~5_combout\)) # (!\Selector19~4_combout\ & ((\Selector19~5_combout\ & (\M2_unit|Selector27~0_combout\)) # (!\Selector19~5_combout\ & ((\UART_unit|SRAM_address\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector19~4_combout\,
	datab => \Selector19~5_combout\,
	datac => \M2_unit|Selector27~0_combout\,
	datad => \UART_unit|SRAM_address\(0),
	combout => \Selector27~0_combout\);

-- Location: LCCOMB_X48_Y23_N14
\VGA_unit|Add1~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add1~37_combout\ = (\VGA_unit|Add1~0_combout\ & \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VGA_unit|Add1~0_combout\,
	datad => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~regout\,
	combout => \VGA_unit|Add1~37_combout\);

-- Location: LCFF_X48_Y23_N15
\VGA_unit|SRAM_address[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Add1~37_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	ena => \VGA_unit|SRAM_address[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|SRAM_address\(0));

-- Location: LCCOMB_X47_Y23_N16
\Selector27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector27~1_combout\ = (\Selector19~4_combout\ & ((\Selector27~0_combout\ & ((\VGA_unit|SRAM_address\(0)))) # (!\Selector27~0_combout\ & (\M1_unit|SRAM_address\(0))))) # (!\Selector19~4_combout\ & (((\Selector27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_address\(0),
	datab => \Selector19~4_combout\,
	datac => \Selector27~0_combout\,
	datad => \VGA_unit|SRAM_address\(0),
	combout => \Selector27~1_combout\);

-- Location: LCFF_X47_Y23_N17
\SRAM_unit|SRAM_ADDRESS_O[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Selector27~1_combout\,
	aclr => \SWITCH_I[17]~clkctrl_outclk\,
	sclr => \ALT_INV_state.S_TOP_IDLE~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_ADDRESS_O\(0));

-- Location: LCFF_X46_Y25_N17
\M1_unit|V_address[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|V_address[1]~20_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|V_address[6]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|V_address\(1));

-- Location: LCFF_X46_Y23_N17
\M1_unit|RGB_address[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|RGB_address[1]~20_combout\,
	sdata => \~GND~combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|RGB_address[2]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|RGB_address\(1));

-- Location: LCCOMB_X46_Y24_N20
\M1_unit|Selector79~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector79~0_combout\ = (\M1_unit|SRAM_address[6]~4_combout\ & (((\M1_unit|SRAM_address[6]~12_combout\)))) # (!\M1_unit|SRAM_address[6]~4_combout\ & ((\M1_unit|SRAM_address[6]~12_combout\ & (\M1_unit|U_address\(1))) # 
-- (!\M1_unit|SRAM_address[6]~12_combout\ & ((\M1_unit|RGB_address\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|U_address\(1),
	datab => \M1_unit|SRAM_address[6]~4_combout\,
	datac => \M1_unit|SRAM_address[6]~12_combout\,
	datad => \M1_unit|RGB_address\(1),
	combout => \M1_unit|Selector79~0_combout\);

-- Location: LCCOMB_X47_Y22_N6
\M1_unit|Selector79~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector79~1_combout\ = (\M1_unit|SRAM_address[6]~4_combout\ & ((\M1_unit|Selector79~0_combout\ & (\M1_unit|Y_address\(1))) # (!\M1_unit|Selector79~0_combout\ & ((\M1_unit|V_address\(1)))))) # (!\M1_unit|SRAM_address[6]~4_combout\ & 
-- (((\M1_unit|Selector79~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_address[6]~4_combout\,
	datab => \M1_unit|Y_address\(1),
	datac => \M1_unit|V_address\(1),
	datad => \M1_unit|Selector79~0_combout\,
	combout => \M1_unit|Selector79~1_combout\);

-- Location: LCFF_X47_Y22_N7
\M1_unit|SRAM_address[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector79~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|SRAM_address[6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_address\(1));

-- Location: LCCOMB_X47_Y22_N16
\Selector26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector26~0_combout\ = (\Selector19~5_combout\ & (((\Selector19~4_combout\)))) # (!\Selector19~5_combout\ & ((\Selector19~4_combout\ & ((\M1_unit|SRAM_address\(1)))) # (!\Selector19~4_combout\ & (\UART_unit|SRAM_address\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_unit|SRAM_address\(1),
	datab => \Selector19~5_combout\,
	datac => \Selector19~4_combout\,
	datad => \M1_unit|SRAM_address\(1),
	combout => \Selector26~0_combout\);

-- Location: LCFF_X31_Y20_N3
\M2_unit|WS_unit|SRAM_address[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M2_unit|WS_unit|WC\(2),
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|FS_unit|ALT_INV_state.S_FS_START~regout\,
	sload => VCC,
	ena => \M2_unit|WS_unit|SRAM_address[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|SRAM_address\(1));

-- Location: LCCOMB_X31_Y20_N2
\M2_unit|Selector26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector26~0_combout\ = (\M2_unit|FS_unit|SRAM_address\(1) & ((\M2_unit|SRAM_address~1_combout\) # ((\M2_unit|SRAM_address~0_combout\ & \M2_unit|WS_unit|SRAM_address\(1))))) # (!\M2_unit|FS_unit|SRAM_address\(1) & 
-- (\M2_unit|SRAM_address~0_combout\ & (\M2_unit|WS_unit|SRAM_address\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|SRAM_address\(1),
	datab => \M2_unit|SRAM_address~0_combout\,
	datac => \M2_unit|WS_unit|SRAM_address\(1),
	datad => \M2_unit|SRAM_address~1_combout\,
	combout => \M2_unit|Selector26~0_combout\);

-- Location: LCCOMB_X45_Y20_N0
\Selector26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector26~1_combout\ = (\Selector26~0_combout\ & ((\VGA_unit|SRAM_address\(1)) # ((!\Selector19~5_combout\)))) # (!\Selector26~0_combout\ & (((\M2_unit|Selector26~0_combout\ & \Selector19~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|SRAM_address\(1),
	datab => \Selector26~0_combout\,
	datac => \M2_unit|Selector26~0_combout\,
	datad => \Selector19~5_combout\,
	combout => \Selector26~1_combout\);

-- Location: LCFF_X45_Y20_N1
\SRAM_unit|SRAM_ADDRESS_O[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Selector26~1_combout\,
	aclr => \SWITCH_I[17]~clkctrl_outclk\,
	sclr => \ALT_INV_state.S_TOP_IDLE~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_ADDRESS_O\(1));

-- Location: LCCOMB_X45_Y22_N30
\M1_unit|Selector78~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector78~0_combout\ = (\M1_unit|SRAM_address[6]~12_combout\ & (((\M1_unit|SRAM_address[6]~4_combout\)))) # (!\M1_unit|SRAM_address[6]~12_combout\ & ((\M1_unit|SRAM_address[6]~4_combout\ & ((\M1_unit|V_address\(2)))) # 
-- (!\M1_unit|SRAM_address[6]~4_combout\ & (\M1_unit|RGB_address\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_address[6]~12_combout\,
	datab => \M1_unit|RGB_address\(2),
	datac => \M1_unit|SRAM_address[6]~4_combout\,
	datad => \M1_unit|V_address\(2),
	combout => \M1_unit|Selector78~0_combout\);

-- Location: LCCOMB_X45_Y22_N22
\M1_unit|Selector78~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \M1_unit|Selector78~1_combout\ = (\M1_unit|SRAM_address[6]~12_combout\ & ((\M1_unit|Selector78~0_combout\ & (\M1_unit|Y_address\(2))) # (!\M1_unit|Selector78~0_combout\ & ((\M1_unit|U_address\(2)))))) # (!\M1_unit|SRAM_address[6]~12_combout\ & 
-- (((\M1_unit|Selector78~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M1_unit|SRAM_address[6]~12_combout\,
	datab => \M1_unit|Y_address\(2),
	datac => \M1_unit|U_address\(2),
	datad => \M1_unit|Selector78~0_combout\,
	combout => \M1_unit|Selector78~1_combout\);

-- Location: LCFF_X45_Y22_N23
\M1_unit|SRAM_address[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \M1_unit|Selector78~1_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M1_unit|ALT_INV_state.S_M1_IDLE~regout\,
	ena => \M1_unit|SRAM_address[6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M1_unit|SRAM_address\(2));

-- Location: LCCOMB_X49_Y23_N12
\VGA_unit|Add0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \VGA_unit|Add0~47_combout\ = (\VGA_unit|Add0~0_combout\ & \VGA_unit|Equal1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_unit|Add0~0_combout\,
	datab => \VGA_unit|Equal1~1_combout\,
	combout => \VGA_unit|Add0~47_combout\);

-- Location: LCFF_X49_Y23_N13
\VGA_unit|SRAM_address[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \VGA_unit|Add0~47_combout\,
	sdata => \VGA_unit|Add1~4_combout\,
	aclr => \resetn~0clkctrl_outclk\,
	sload => \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~regout\,
	ena => \VGA_unit|SRAM_address[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VGA_unit|SRAM_address\(2));

-- Location: LCCOMB_X47_Y23_N2
\Selector25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector25~1_combout\ = (\Selector25~0_combout\ & (((\VGA_unit|SRAM_address\(2))) # (!\Selector19~4_combout\))) # (!\Selector25~0_combout\ & (\Selector19~4_combout\ & (\M1_unit|SRAM_address\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector25~0_combout\,
	datab => \Selector19~4_combout\,
	datac => \M1_unit|SRAM_address\(2),
	datad => \VGA_unit|SRAM_address\(2),
	combout => \Selector25~1_combout\);

-- Location: LCFF_X47_Y23_N3
\SRAM_unit|SRAM_ADDRESS_O[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Selector25~1_combout\,
	aclr => \SWITCH_I[17]~clkctrl_outclk\,
	sclr => \ALT_INV_state.S_TOP_IDLE~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_ADDRESS_O\(2));

-- Location: LCFF_X31_Y20_N31
\M2_unit|WS_unit|SRAM_address[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	sdata => \M2_unit|WS_unit|CB\(1),
	aclr => \resetn~0clkctrl_outclk\,
	sclr => \M2_unit|FS_unit|ALT_INV_state.S_FS_START~regout\,
	sload => VCC,
	ena => \M2_unit|WS_unit|SRAM_address[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \M2_unit|WS_unit|SRAM_address\(3));

-- Location: LCCOMB_X31_Y20_N30
\M2_unit|Selector24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \M2_unit|Selector24~0_combout\ = (\M2_unit|FS_unit|SRAM_address\(3) & ((\M2_unit|SRAM_address~1_combout\) # ((\M2_unit|SRAM_address~0_combout\ & \M2_unit|WS_unit|SRAM_address\(3))))) # (!\M2_unit|FS_unit|SRAM_address\(3) & 
-- (\M2_unit|SRAM_address~0_combout\ & (\M2_unit|WS_unit|SRAM_address\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M2_unit|FS_unit|SRAM_address\(3),
	datab => \M2_unit|SRAM_address~0_combout\,
	datac => \M2_unit|WS_unit|SRAM_address\(3),
	datad => \M2_unit|SRAM_address~1_combout\,
	combout => \M2_unit|Selector24~0_combout\);

-- Location: LCCOMB_X47_Y23_N4
\Selector24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Selector24~1_combout\ = (\Selector24~0_combout\ & (((\VGA_unit|SRAM_address\(3))) # (!\Selector19~5_combout\))) # (!\Selector24~0_combout\ & (\Selector19~5_combout\ & (\M2_unit|Selector24~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector24~0_combout\,
	datab => \Selector19~5_combout\,
	datac => \M2_unit|Selector24~0_combout\,
	datad => \VGA_unit|SRAM_address\(3),
	combout => \Selector24~1_combout\);

-- Location: LCFF_X47_Y23_N5
\SRAM_unit|SRAM_ADDRESS_O[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Selector24~1_combout\,
	aclr => \SWITCH_I[17]~clkctrl_outclk\,
	sclr => \ALT_INV_state.S_TOP_IDLE~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_ADDRESS_O\(3));

-- Location: LCFF_X53_Y20_N9
\SRAM_unit|SRAM_ADDRESS_O[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Selector23~5_combout\,
	aclr => \SWITCH_I[17]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_ADDRESS_O\(4));

-- Location: LCFF_X53_Y20_N19
\SRAM_unit|SRAM_ADDRESS_O[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Selector22~2_combout\,
	aclr => \SWITCH_I[17]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_ADDRESS_O\(5));

-- Location: LCFF_X53_Y20_N21
\SRAM_unit|SRAM_ADDRESS_O[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Selector21~5_combout\,
	aclr => \SWITCH_I[17]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_ADDRESS_O\(6));

-- Location: LCFF_X53_Y20_N31
\SRAM_unit|SRAM_ADDRESS_O[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Selector20~2_combout\,
	aclr => \SWITCH_I[17]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_ADDRESS_O\(7));

-- Location: LCFF_X49_Y20_N27
\SRAM_unit|SRAM_ADDRESS_O[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Selector19~7_combout\,
	aclr => \SWITCH_I[17]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_ADDRESS_O\(8));

-- Location: LCFF_X49_Y20_N29
\SRAM_unit|SRAM_ADDRESS_O[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Selector18~2_combout\,
	aclr => \SWITCH_I[17]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_ADDRESS_O\(9));

-- Location: LCFF_X49_Y20_N23
\SRAM_unit|SRAM_ADDRESS_O[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Selector17~5_combout\,
	aclr => \SWITCH_I[17]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_ADDRESS_O\(10));

-- Location: LCFF_X49_Y20_N25
\SRAM_unit|SRAM_ADDRESS_O[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Selector16~2_combout\,
	aclr => \SWITCH_I[17]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_ADDRESS_O\(11));

-- Location: LCFF_X53_Y22_N25
\SRAM_unit|SRAM_ADDRESS_O[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Selector15~5_combout\,
	aclr => \SWITCH_I[17]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_ADDRESS_O\(12));

-- Location: LCFF_X53_Y22_N27
\SRAM_unit|SRAM_ADDRESS_O[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Selector14~2_combout\,
	aclr => \SWITCH_I[17]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_ADDRESS_O\(13));

-- Location: LCFF_X53_Y22_N13
\SRAM_unit|SRAM_ADDRESS_O[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Selector13~5_combout\,
	aclr => \SWITCH_I[17]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_ADDRESS_O\(14));

-- Location: LCFF_X53_Y22_N23
\SRAM_unit|SRAM_ADDRESS_O[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Selector12~2_combout\,
	aclr => \SWITCH_I[17]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_ADDRESS_O\(15));

-- Location: LCFF_X24_Y32_N27
\SRAM_unit|SRAM_ADDRESS_O[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Selector11~2_combout\,
	aclr => \SWITCH_I[17]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_ADDRESS_O\(16));

-- Location: LCFF_X24_Y32_N9
\SRAM_unit|SRAM_ADDRESS_O[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \Selector10~2_combout\,
	aclr => \SWITCH_I[17]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_ADDRESS_O\(17));

-- Location: CLKCTRL_G3
\SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl_outclk\);

-- Location: LCCOMB_X1_Y17_N16
\SRAM_unit|SRAM_LB_N_O~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_unit|SRAM_LB_N_O~0_combout\ = !\CLOCK_50_I~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CLOCK_50_I~combout\,
	combout => \SRAM_unit|SRAM_LB_N_O~0_combout\);

-- Location: LCFF_X1_Y17_N17
\SRAM_unit|SRAM_LB_N_O\ : cycloneii_lcell_ff
PORT MAP (
	clk => \SRAM_unit|Clock_100_PLL_inst|altpll_component|ALT_INV__clk0~clkctrl_outclk\,
	datain => \SRAM_unit|SRAM_LB_N_O~0_combout\,
	aclr => \SWITCH_I[17]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_LB_N_O~regout\);

-- Location: LCCOMB_X1_Y34_N0
\SRAM_unit|SRAM_CE_N_O~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \SRAM_unit|SRAM_CE_N_O~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \SRAM_unit|SRAM_CE_N_O~feeder_combout\);

-- Location: LCFF_X1_Y34_N1
\SRAM_unit|SRAM_CE_N_O\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50_I~clkctrl_outclk\,
	datain => \SRAM_unit|SRAM_CE_N_O~feeder_combout\,
	aclr => \SWITCH_I[17]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SRAM_unit|SRAM_CE_N_O~regout\);

-- Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\PUSH_BUTTON_I[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_PUSH_BUTTON_I(1));

-- Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\PUSH_BUTTON_I[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_PUSH_BUTTON_I(2));

-- Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\PUSH_BUTTON_I[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_PUSH_BUTTON_I(3));

-- Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(0));

-- Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(1));

-- Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(2));

-- Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(3));

-- Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(4));

-- Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(5));

-- Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(6));

-- Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(7));

-- Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(8));

-- Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(9));

-- Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(10));

-- Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(11));

-- Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(12));

-- Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(13));

-- Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(14));

-- Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(15));

-- Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SWITCH_I[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SWITCH_I(16));

-- Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\resetn~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_resetn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_resetn);

-- Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[0][0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit0|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(0)(0));

-- Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[0][1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit0|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(0)(1));

-- Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[0][2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit0|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(0)(2));

-- Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[0][3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit0|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(0)(3));

-- Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[0][4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit0|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(0)(4));

-- Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[0][5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit0|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(0)(5));

-- Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[0][6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit0|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(0)(6));

-- Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[1][0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit1|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(1)(0));

-- Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[1][1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit1|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(1)(1));

-- Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[1][2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit1|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(1)(2));

-- Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[1][3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit1|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(1)(3));

-- Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[1][4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit1|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(1)(4));

-- Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[1][5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit1|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(1)(5));

-- Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[1][6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit1|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(1)(6));

-- Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[2][0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit2|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(2)(0));

-- Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[2][1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit2|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(2)(1));

-- Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[2][2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit2|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(2)(2));

-- Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[2][3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit2|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(2)(3));

-- Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[2][4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit2|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(2)(4));

-- Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[2][5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit2|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(2)(5));

-- Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[2][6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit2|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(2)(6));

-- Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[3][0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit3|ALT_INV_Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(3)(0));

-- Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[3][1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(3)(1));

-- Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[3][2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit3|ALT_INV_Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(3)(2));

-- Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[3][3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit3|ALT_INV_Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(3)(3));

-- Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[3][4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Selector11~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(3)(4));

-- Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[3][5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit3|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(3)(5));

-- Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[3][6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_Selector10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(3)(6));

-- Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[4][0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit4|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(4)(0));

-- Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[4][1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit4|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(4)(1));

-- Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[4][2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit4|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(4)(2));

-- Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[4][3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit4|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(4)(3));

-- Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[4][4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit4|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(4)(4));

-- Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[4][5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit4|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(4)(5));

-- Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[4][6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit4|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(4)(6));

-- Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[5][0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit5|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(5)(0));

-- Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[5][1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit5|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(5)(1));

-- Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[5][2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit5|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(5)(2));

-- Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[5][3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit5|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(5)(3));

-- Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[5][4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit5|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(5)(4));

-- Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[5][5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit5|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(5)(5));

-- Location: PIN_T17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[5][6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit5|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(5)(6));

-- Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[6][0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit6|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(6)(0));

-- Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[6][1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit6|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(6)(1));

-- Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[6][2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit6|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(6)(2));

-- Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[6][3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit6|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(6)(3));

-- Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[6][4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit6|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(6)(4));

-- Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[6][5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit6|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(6)(5));

-- Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[6][6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit6|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(6)(6));

-- Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[7][0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit7|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(7)(0));

-- Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[7][1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit7|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(7)(1));

-- Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[7][2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit7|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(7)(2));

-- Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[7][3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit7|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(7)(3));

-- Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[7][4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit7|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(7)(4));

-- Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[7][5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit7|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(7)(5));

-- Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SEVEN_SEGMENT_N_O[7][6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \unit7|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SEVEN_SEGMENT_N_O(7)(6));

-- Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LED_GREEN_O[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED_GREEN_O(0));

-- Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LED_GREEN_O[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED_GREEN_O(1));

-- Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LED_GREEN_O[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED_GREEN_O(2));

-- Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LED_GREEN_O[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED_GREEN_O(3));

-- Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LED_GREEN_O[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED_GREEN_O(4));

-- Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LED_GREEN_O[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED_GREEN_O(5));

-- Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LED_GREEN_O[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED_GREEN_O(6));

-- Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LED_GREEN_O[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED_GREEN_O(7));

-- Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LED_GREEN_O[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED_GREEN_O(8));

-- Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_CLOCK_O~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \CLOCK_50_I~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_CLOCK_O);

-- Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_HSYNC_O~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_H_SYNC~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_HSYNC_O);

-- Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_VSYNC_O~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_V_SYNC~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_VSYNC_O);

-- Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_BLANK_O~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_BLANK~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_BLANK_O);

-- Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_SYNC_O~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_SYNC_O);

-- Location: PIN_G23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_RED_O[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_R\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_RED_O(0));

-- Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_RED_O[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_R\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_RED_O(1));

-- Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_RED_O[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_R\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_RED_O(2));

-- Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_RED_O[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_R\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_RED_O(3));

-- Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_RED_O[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_R\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_RED_O(4));

-- Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_RED_O[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_R\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_RED_O(5));

-- Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_RED_O[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_R\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_RED_O(6));

-- Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_RED_O[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_R\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_RED_O(7));

-- Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_RED_O[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_R\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_RED_O(8));

-- Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_RED_O[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_R\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_RED_O(9));

-- Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_GREEN_O[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_G\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_GREEN_O(0));

-- Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_GREEN_O[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_G\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_GREEN_O(1));

-- Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_GREEN_O[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_G\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_GREEN_O(2));

-- Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_GREEN_O[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_G\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_GREEN_O(3));

-- Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_GREEN_O[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_G\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_GREEN_O(4));

-- Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_GREEN_O[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_G\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_GREEN_O(5));

-- Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_GREEN_O[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_G\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_GREEN_O(6));

-- Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_GREEN_O[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_G\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_GREEN_O(7));

-- Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_GREEN_O[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_G\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_GREEN_O(8));

-- Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_GREEN_O[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_G\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_GREEN_O(9));

-- Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_BLUE_O[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_B\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_BLUE_O(0));

-- Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_BLUE_O[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_B\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_BLUE_O(1));

-- Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_BLUE_O[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_B\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_BLUE_O(2));

-- Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_BLUE_O[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_B\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_BLUE_O(3));

-- Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_BLUE_O[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_B\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_BLUE_O(4));

-- Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_BLUE_O[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_B\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_BLUE_O(5));

-- Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_BLUE_O[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_B\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_BLUE_O(6));

-- Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_BLUE_O[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_B\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_BLUE_O(7));

-- Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_BLUE_O[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_B\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_BLUE_O(8));

-- Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_BLUE_O[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VGA_unit|VGA_unit|oVGA_B\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_BLUE_O(9));

-- Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDRESS_O[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_ADDRESS_O\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDRESS_O(0));

-- Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDRESS_O[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_ADDRESS_O\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDRESS_O(1));

-- Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDRESS_O[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_ADDRESS_O\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDRESS_O(2));

-- Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDRESS_O[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_ADDRESS_O\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDRESS_O(3));

-- Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDRESS_O[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_ADDRESS_O\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDRESS_O(4));

-- Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDRESS_O[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_ADDRESS_O\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDRESS_O(5));

-- Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDRESS_O[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_ADDRESS_O\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDRESS_O(6));

-- Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDRESS_O[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_ADDRESS_O\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDRESS_O(7));

-- Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDRESS_O[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_ADDRESS_O\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDRESS_O(8));

-- Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDRESS_O[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_ADDRESS_O\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDRESS_O(9));

-- Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDRESS_O[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_ADDRESS_O\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDRESS_O(10));

-- Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDRESS_O[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_ADDRESS_O\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDRESS_O(11));

-- Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDRESS_O[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_ADDRESS_O\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDRESS_O(12));

-- Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDRESS_O[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_ADDRESS_O\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDRESS_O(13));

-- Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDRESS_O[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_ADDRESS_O\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDRESS_O(14));

-- Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDRESS_O[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_ADDRESS_O\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDRESS_O(15));

-- Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDRESS_O[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_ADDRESS_O\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDRESS_O(16));

-- Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDRESS_O[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_ADDRESS_O\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDRESS_O(17));

-- Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_UB_N_O~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_LB_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_UB_N_O);

-- Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_LB_N_O~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|SRAM_LB_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_LB_N_O);

-- Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_WE_N_O~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|ALT_INV_SRAM_WE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_WE_N_O);

-- Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_CE_N_O~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|ALT_INV_SRAM_CE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_CE_N_O);

-- Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_OE_N_O~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SRAM_unit|ALT_INV_SRAM_CE_N_O~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_OE_N_O);

-- Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\UART_TX_O~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_UART_TX_O);

-- Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\PUSH_BUTTON_I[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_PUSH_BUTTON_I(0));

-- Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\UART_RX_I~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_UART_RX_I);
END structure;


