{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1628155641733 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628155641733 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 05 14:57:21 2021 " "Processing started: Thu Aug 05 14:57:21 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628155641733 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1628155641733 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Tx -c Tx --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Tx -c Tx --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1628155641733 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1628155642499 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1628155642499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demo-one " "Found design unit 1: demo-one" {  } { { "Testbench.vhd" "" { Text "D:/Semester2/UART/UART/TxV2.1/Testbench.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628155652570 ""} { "Info" "ISGN_ENTITY_NAME" "1 demo " "Found entity 1: demo" {  } { { "Testbench.vhd" "" { Text "D:/Semester2/UART/UART/TxV2.1/Testbench.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628155652570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1628155652570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proclock.vhd 4 2 " "Found 4 design units, including 2 entities, in source file proclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullspeed-fs " "Found design unit 1: fullspeed-fs" {  } { { "proclock.vhd" "" { Text "D:/Semester2/UART/UART/TxV2.1/proclock.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628155652572 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 proclock-pro " "Found design unit 2: proclock-pro" {  } { { "proclock.vhd" "" { Text "D:/Semester2/UART/UART/TxV2.1/proclock.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628155652572 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullspeed " "Found entity 1: fullspeed" {  } { { "proclock.vhd" "" { Text "D:/Semester2/UART/UART/TxV2.1/proclock.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628155652572 ""} { "Info" "ISGN_ENTITY_NAME" "2 proclock " "Found entity 2: proclock" {  } { { "proclock.vhd" "" { Text "D:/Semester2/UART/UART/TxV2.1/proclock.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628155652572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1628155652572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-one " "Found design unit 1: counter-one" {  } { { "Counter.vhd" "" { Text "D:/Semester2/UART/UART/TxV2.1/Counter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628155652574 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.vhd" "" { Text "D:/Semester2/UART/UART/TxV2.1/Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628155652574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1628155652574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "txv2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file txv2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Tx-Version2_transmit " "Found design unit 1: Tx-Version2_transmit" {  } { { "TxV2.vhd" "" { Text "D:/Semester2/UART/UART/TxV2.1/TxV2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628155652577 ""} { "Info" "ISGN_ENTITY_NAME" "1 Tx " "Found entity 1: Tx" {  } { { "TxV2.vhd" "" { Text "D:/Semester2/UART/UART/TxV2.1/TxV2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628155652577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1628155652577 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proclock " "Elaborating entity \"proclock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1628155652685 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchedPre\[0\] proclock.vhd(46) " "Inferred latch for \"latchedPre\[0\]\" at proclock.vhd(46)" {  } { { "proclock.vhd" "" { Text "D:/Semester2/UART/UART/TxV2.1/proclock.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1628155652817 "|proclock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchedPre\[1\] proclock.vhd(46) " "Inferred latch for \"latchedPre\[1\]\" at proclock.vhd(46)" {  } { { "proclock.vhd" "" { Text "D:/Semester2/UART/UART/TxV2.1/proclock.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1628155652817 "|proclock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchedPre\[2\] proclock.vhd(46) " "Inferred latch for \"latchedPre\[2\]\" at proclock.vhd(46)" {  } { { "proclock.vhd" "" { Text "D:/Semester2/UART/UART/TxV2.1/proclock.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1628155652817 "|proclock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullspeed fullspeed:fulsped " "Elaborating entity \"fullspeed\" for hierarchy \"fullspeed:fulsped\"" {  } { { "proclock.vhd" "fulsped" { Text "D:/Semester2/UART/UART/TxV2.1/proclock.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1628155652839 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628155653002 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 05 14:57:33 2021 " "Processing ended: Thu Aug 05 14:57:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628155653002 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628155653002 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628155653002 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1628155653002 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1628155654777 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628155654785 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 05 14:57:34 2021 " "Processing started: Thu Aug 05 14:57:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628155654785 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1628155654785 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Tx -c Tx --netlist_type=sgate " "Command: quartus_npp Tx -c Tx --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1628155654785 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1628155654964 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4535 " "Peak virtual memory: 4535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628155654970 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 05 14:57:34 2021 " "Processing ended: Thu Aug 05 14:57:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628155654970 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628155654970 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628155654970 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1628155654970 ""}
