

================================================================
== Vitis HLS Report for 'max_pooling2d_2'
================================================================
* Date:           Sun Dec 24 00:40:13 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.221 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    53833|    53833|  0.538 ms|  0.538 ms|  53833|  53833|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                      Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- max_pooling2d1_max_pooling2d1_2_max_pooling2d1_3  |    53831|    53831|         9|          2|          1|  26912|       yes|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    814|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|    166|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    223|    -|
|Register         |        -|    -|     977|    256|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     977|   1459|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_5ns_6ns_10_1_1_U26  |mul_5ns_6ns_10_1_1  |        0|   0|  0|  23|    0|
    |mul_5ns_6ns_10_1_1_U27  |mul_5ns_6ns_10_1_1  |        0|   0|  0|  23|    0|
    |mul_6ns_7ns_12_1_1_U22  |mul_6ns_7ns_12_1_1  |        0|   0|  0|  30|    0|
    |mul_6ns_7ns_12_1_1_U23  |mul_6ns_7ns_12_1_1  |        0|   0|  0|  30|    0|
    |mul_6ns_7ns_12_1_1_U24  |mul_6ns_7ns_12_1_1  |        0|   0|  0|  30|    0|
    |mul_6ns_7ns_12_1_1_U25  |mul_6ns_7ns_12_1_1  |        0|   0|  0|  30|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   0|  0| 166|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln118_1_fu_272_p2     |         +|   0|  0|  13|           6|           2|
    |add_ln118_fu_428_p2       |         +|   0|  0|  22|          15|           1|
    |add_ln121_1_fu_422_p2     |         +|   0|  0|  18|          11|           1|
    |add_ln121_fu_332_p2       |         +|   0|  0|  13|           6|           2|
    |add_ln124_fu_451_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln133_2_fu_411_p2     |         +|   0|  0|  24|          17|          17|
    |add_ln133_3_fu_522_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln133_5_fu_690_p2     |         +|   0|  0|  24|          17|          17|
    |add_ln133_6_fu_356_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln133_7_fu_554_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln133_fu_246_p2       |         +|   0|  0|  19|          12|          12|
    |add_ln140_fu_867_p2       |         +|   0|  0|  22|          15|          15|
    |mul221_fu_801_p2          |         +|   0|  0|  17|          10|          10|
    |mul221_mid1_fu_836_p2     |         +|   0|  0|  17|          10|          10|
    |and_ln118_fu_326_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln134_1_fu_650_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln134_2_fu_656_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln134_3_fu_766_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln134_4_fu_772_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln134_5_fu_943_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln134_6_fu_949_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln134_fu_507_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln118_fu_252_p2      |      icmp|   0|  0|  12|          15|          14|
    |icmp_ln121_fu_258_p2      |      icmp|   0|  0|  11|          11|          10|
    |icmp_ln124_fu_320_p2      |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln134_10_fu_907_p2   |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln134_11_fu_913_p2   |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln134_12_fu_925_p2   |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln134_13_fu_931_p2   |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln134_1_fu_495_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln134_2_fu_614_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln134_3_fu_620_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln134_4_fu_632_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln134_5_fu_638_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln134_6_fu_730_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln134_7_fu_736_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln134_8_fu_748_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln134_9_fu_754_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln134_fu_489_p2      |      icmp|   0|  0|  11|           8|           2|
    |empty_35_fu_434_p2        |        or|   0|  0|   6|           6|           1|
    |or_ln121_1_fu_370_p2      |        or|   0|  0|  12|          12|           1|
    |or_ln121_2_fu_566_p2      |        or|   0|  0|  12|          12|           1|
    |or_ln121_fu_338_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln134_1_fu_626_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln134_2_fu_644_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln134_3_fu_742_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln134_4_fu_760_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln134_5_fu_919_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln134_6_fu_937_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln134_fu_501_p2        |        or|   0|  0|   2|           1|           1|
    |p_mid117_fu_526_p2        |        or|   0|  0|   6|           1|           6|
    |output_r_d0               |    select|   0|  0|  32|           1|          32|
    |select_ln118_1_fu_816_p3  |    select|   0|  0|   9|           1|          10|
    |select_ln118_2_fu_298_p3  |    select|   0|  0|  12|           1|          12|
    |select_ln118_3_fu_541_p3  |    select|   0|  0|  12|           1|          12|
    |select_ln118_4_fu_306_p3  |    select|   0|  0|  12|           1|          12|
    |select_ln118_5_fu_547_p3  |    select|   0|  0|  12|           1|          12|
    |select_ln118_6_fu_440_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln118_7_fu_842_p3  |    select|   0|  0|   9|           1|          10|
    |select_ln118_fu_264_p3    |    select|   0|  0|   6|           1|           1|
    |select_ln121_1_fu_849_p3  |    select|   0|  0|   9|           1|          10|
    |select_ln121_2_fu_362_p3  |    select|   0|  0|  12|           1|          12|
    |select_ln121_3_fu_559_p3  |    select|   0|  0|  12|           1|          12|
    |select_ln121_4_fu_446_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln121_5_fu_456_p3  |    select|   0|  0|  10|           1|           1|
    |select_ln121_fu_344_p3    |    select|   0|  0|   6|           1|           1|
    |select_ln134_1_fu_662_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln134_2_fu_778_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln134_fu_513_p3    |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln118_fu_314_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 814|         477|         450|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  26|          5|    1|          5|
    |ap_enable_reg_pp0_iter3                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                    |  14|          3|    1|          3|
    |ap_phi_mux_i_phi_fu_154_p4                 |   9|          2|    6|         12|
    |ap_phi_mux_ii_phi_fu_177_p4                |   9|          2|    6|         12|
    |ap_phi_mux_iii_phi_fu_188_p4               |   9|          2|    6|         12|
    |ap_phi_mux_indvar_flatten51_phi_fu_142_p4  |   9|          2|   15|         30|
    |ap_phi_mux_indvar_flatten_phi_fu_166_p4    |   9|          2|   11|         22|
    |grp_fu_195_p0                              |  14|          3|   32|         96|
    |grp_fu_195_p1                              |  14|          3|   32|         96|
    |grp_fu_201_p0                              |  14|          3|   32|         96|
    |grp_fu_201_p1                              |  14|          3|   32|         96|
    |i_reg_150                                  |   9|          2|    6|         12|
    |ii_reg_173                                 |   9|          2|    6|         12|
    |iii_reg_184                                |   9|          2|    6|         12|
    |indvar_flatten51_reg_138                   |   9|          2|   15|         30|
    |indvar_flatten_reg_162                     |   9|          2|   11|         22|
    |input_r_address0                           |  14|          3|   17|         51|
    |input_r_address1                           |  14|          3|   17|         51|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 223|         48|  253|        672|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add_ln118_1_reg_1000                   |   6|   0|    6|          0|
    |add_ln118_1_reg_1000_pp0_iter1_reg     |   6|   0|    6|          0|
    |add_ln118_reg_1056                     |  15|   0|   15|          0|
    |add_ln121_1_reg_1051                   |  11|   0|   11|          0|
    |add_ln121_reg_1018                     |   6|   0|    6|          0|
    |add_ln124_reg_1083                     |   6|   0|    6|          0|
    |add_ln133_5_reg_1118                   |  17|   0|   17|          0|
    |add_ln140_reg_1142                     |  15|   0|   15|          0|
    |and_ln118_reg_1011                     |   1|   0|    1|          0|
    |ap_CS_fsm                              |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |empty_35_reg_1061                      |   5|   0|    6|          1|
    |empty_36_reg_1093                      |  12|   0|   12|          0|
    |i_reg_150                              |   6|   0|    6|          0|
    |icmp_ln118_reg_981                     |   1|   0|    1|          0|
    |icmp_ln121_reg_985                     |   1|   0|    1|          0|
    |ii_reg_173                             |   6|   0|    6|          0|
    |iii_cast_reg_1036                      |   6|   0|   17|         11|
    |iii_cast_reg_1036_pp0_iter1_reg        |   6|   0|   17|         11|
    |iii_reg_184                            |   6|   0|    6|          0|
    |indvar_flatten51_reg_138               |  15|   0|   15|          0|
    |indvar_flatten_reg_162                 |  11|   0|   11|          0|
    |input_load_1_reg_1076                  |  32|   0|   32|          0|
    |input_load_3_reg_1135                  |  32|   0|   32|          0|
    |p_mid_reg_1006                         |   5|   0|    5|          0|
    |reg_206                                |  32|   0|   32|          0|
    |select_ln118_6_reg_1066                |   6|   0|    6|          0|
    |select_ln118_reg_995                   |   6|   0|    6|          0|
    |select_ln121_4_reg_1071                |   6|   0|    6|          0|
    |select_ln121_5_reg_1088                |  11|   0|   11|          0|
    |select_ln121_reg_1024                  |   6|   0|    6|          0|
    |select_ln134_1_reg_1106                |  32|   0|   32|          0|
    |select_ln134_2_reg_1123                |  32|   0|   32|          0|
    |select_ln134_2_reg_1123_pp0_iter3_reg  |  32|   0|   32|          0|
    |select_ln134_reg_1099                  |  32|   0|   32|          0|
    |tmp_12_reg_966                         |   5|   0|    5|          0|
    |tmp_13_reg_976                         |   5|   0|    5|          0|
    |zext_ln121_1_reg_1031                  |   6|   0|   12|          6|
    |zext_ln121_1_reg_1031_pp0_iter1_reg    |   6|   0|   12|          6|
    |zext_ln121_reg_971                     |   6|   0|   12|          6|
    |zext_ln121_reg_971_pp0_iter1_reg       |   6|   0|   12|          6|
    |add_ln121_reg_1018                     |  64|  32|    6|          0|
    |and_ln118_reg_1011                     |  64|  32|    1|          0|
    |icmp_ln118_reg_981                     |  64|  32|    1|          0|
    |icmp_ln121_reg_985                     |  64|  32|    1|          0|
    |p_mid_reg_1006                         |  64|  32|    5|          0|
    |select_ln121_reg_1024                  |  64|  32|    6|          0|
    |tmp_12_reg_966                         |  64|  32|    5|          0|
    |tmp_13_reg_976                         |  64|  32|    5|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 977| 256|  542|         47|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+----------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|grp_fu_1954_p_din0    |  out|   32|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|grp_fu_1954_p_din1    |  out|   32|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|grp_fu_1954_p_opcode  |  out|    5|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|grp_fu_1954_p_dout0   |   in|    1|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|grp_fu_1954_p_ce      |  out|    1|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|grp_fu_1958_p_din0    |  out|   32|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|grp_fu_1958_p_din1    |  out|   32|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|grp_fu_1958_p_opcode  |  out|    5|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|grp_fu_1958_p_dout0   |   in|    1|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|grp_fu_1958_p_ce      |  out|    1|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|input_r_address0      |  out|   17|   ap_memory|          input_r|         array|
|input_r_ce0           |  out|    1|   ap_memory|          input_r|         array|
|input_r_q0            |   in|   32|   ap_memory|          input_r|         array|
|input_r_address1      |  out|   17|   ap_memory|          input_r|         array|
|input_r_ce1           |  out|    1|   ap_memory|          input_r|         array|
|input_r_q1            |   in|   32|   ap_memory|          input_r|         array|
|output_r_address0     |  out|   15|   ap_memory|         output_r|         array|
|output_r_ce0          |  out|    1|   ap_memory|         output_r|         array|
|output_r_we0          |  out|    1|   ap_memory|         output_r|         array|
|output_r_d0           |  out|   32|   ap_memory|         output_r|         array|
+----------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 2, D = 9, States = { 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 11 10 
10 --> 2 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 12 [1/1] (0.48ns)   --->   "%br_ln118 = br void" [../src/hls/cnn.cpp:118]   --->   Operation 12 'br' 'br_ln118' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 6.47>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten51 = phi i15 0, void %.lr.ph15, i15 %add_ln118, void %._crit_edge11" [../src/hls/cnn.cpp:118]   --->   Operation 13 'phi' 'indvar_flatten51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i = phi i6 0, void %.lr.ph15, i6 %select_ln118_6, void %._crit_edge11" [../src/hls/cnn.cpp:118]   --->   Operation 14 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 0, void %.lr.ph15, i11 %select_ln121_5, void %._crit_edge11" [../src/hls/cnn.cpp:121]   --->   Operation 15 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%ii = phi i6 0, void %.lr.ph15, i6 %select_ln121_4, void %._crit_edge11" [../src/hls/cnn.cpp:121]   --->   Operation 16 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%iii = phi i6 0, void %.lr.ph15, i6 %add_ln124, void %._crit_edge11" [../src/hls/cnn.cpp:124]   --->   Operation 17 'phi' 'iii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i6 %i" [../src/hls/cnn.cpp:118]   --->   Operation 18 'zext' 'zext_ln118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %i, i32 1, i32 5" [../src/hls/cnn.cpp:118]   --->   Operation 19 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.82ns)   --->   "%empty = mul i12 %zext_ln118, i12 58" [../src/hls/cnn.cpp:118]   --->   Operation 20 'mul' 'empty' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i6 %ii" [../src/hls/cnn.cpp:121]   --->   Operation 21 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %ii, i32 1, i32 5" [../src/hls/cnn.cpp:121]   --->   Operation 22 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.96ns)   --->   "%add_ln133 = add i12 %empty, i12 %zext_ln121" [../src/hls/cnn.cpp:133]   --->   Operation 23 'add' 'add_ln133' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.86ns)   --->   "%icmp_ln118 = icmp_eq  i15 %indvar_flatten51, i15 26912" [../src/hls/cnn.cpp:118]   --->   Operation 24 'icmp' 'icmp_ln118' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln118 = br i1 %icmp_ln118, void %._crit_edge11, void %._crit_edge16" [../src/hls/cnn.cpp:118]   --->   Operation 25 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.85ns)   --->   "%icmp_ln121 = icmp_eq  i11 %indvar_flatten, i11 928" [../src/hls/cnn.cpp:121]   --->   Operation 26 'icmp' 'icmp_ln121' <Predicate = (!icmp_ln118)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.44ns)   --->   "%select_ln118 = select i1 %icmp_ln121, i6 0, i6 %ii" [../src/hls/cnn.cpp:118]   --->   Operation 27 'select' 'select_ln118' <Predicate = (!icmp_ln118)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.88ns)   --->   "%add_ln118_1 = add i6 %i, i6 2" [../src/hls/cnn.cpp:118]   --->   Operation 28 'add' 'add_ln118_1' <Predicate = (!icmp_ln118)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln118_1 = zext i6 %add_ln118_1" [../src/hls/cnn.cpp:118]   --->   Operation 29 'zext' 'zext_ln118_1' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p_mid = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %add_ln118_1, i32 1, i32 5" [../src/hls/cnn.cpp:118]   --->   Operation 30 'partselect' 'p_mid' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.82ns)   --->   "%p_mid115 = mul i12 %zext_ln118_1, i12 58" [../src/hls/cnn.cpp:118]   --->   Operation 31 'mul' 'p_mid115' <Predicate = (!icmp_ln118)> <Delay = 1.82> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_6)   --->   "%select_ln118_2 = select i1 %icmp_ln121, i12 %p_mid115, i12 %empty" [../src/hls/cnn.cpp:118]   --->   Operation 32 'select' 'select_ln118_2' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln121_2)   --->   "%select_ln118_4 = select i1 %icmp_ln121, i12 %p_mid115, i12 %add_ln133" [../src/hls/cnn.cpp:118]   --->   Operation 33 'select' 'select_ln118_4' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node and_ln118)   --->   "%xor_ln118 = xor i1 %icmp_ln121, i1 1" [../src/hls/cnn.cpp:118]   --->   Operation 34 'xor' 'xor_ln118' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.87ns)   --->   "%icmp_ln124 = icmp_eq  i6 %iii, i6 32" [../src/hls/cnn.cpp:124]   --->   Operation 35 'icmp' 'icmp_ln124' <Predicate = (!icmp_ln118)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln118 = and i1 %icmp_ln124, i1 %xor_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 36 'and' 'and_ln118' <Predicate = (!icmp_ln118)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.88ns)   --->   "%add_ln121 = add i6 %select_ln118, i6 2" [../src/hls/cnn.cpp:121]   --->   Operation 37 'add' 'add_ln121' <Predicate = (!icmp_ln118)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln121)   --->   "%or_ln121 = or i1 %and_ln118, i1 %icmp_ln121" [../src/hls/cnn.cpp:121]   --->   Operation 38 'or' 'or_ln121' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln121 = select i1 %or_ln121, i6 0, i6 %iii" [../src/hls/cnn.cpp:121]   --->   Operation 39 'select' 'select_ln121' <Predicate = (!icmp_ln118)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln121_1 = zext i6 %add_ln121" [../src/hls/cnn.cpp:121]   --->   Operation 40 'zext' 'zext_ln121_1' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.96ns) (out node of the LUT)   --->   "%add_ln133_6 = add i12 %select_ln118_2, i12 %zext_ln121_1" [../src/hls/cnn.cpp:133]   --->   Operation 41 'add' 'add_ln133_6' <Predicate = (!icmp_ln118)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln121_2 = select i1 %and_ln118, i12 %add_ln133_6, i12 %select_ln118_4" [../src/hls/cnn.cpp:121]   --->   Operation 42 'select' 'select_ln121_2' <Predicate = (!icmp_ln118)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_2)   --->   "%or_ln121_1 = or i12 %select_ln121_2, i12 1" [../src/hls/cnn.cpp:121]   --->   Operation 43 'or' 'or_ln121_1' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_2)   --->   "%shl_ln133_mid2 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i5, i12 %or_ln121_1, i5 0" [../src/hls/cnn.cpp:121]   --->   Operation 44 'bitconcatenate' 'shl_ln133_mid2' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%iii_cast = zext i6 %select_ln121" [../src/hls/cnn.cpp:121]   --->   Operation 45 'zext' 'iii_cast' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %select_ln121_2, i32 1, i32 11" [../src/hls/cnn.cpp:133]   --->   Operation 46 'partselect' 'tmp' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%add_ln133_1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i11.i6, i11 %tmp, i6 %select_ln121" [../src/hls/cnn.cpp:133]   --->   Operation 47 'bitconcatenate' 'add_ln133_1' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i17 %add_ln133_1" [../src/hls/cnn.cpp:133]   --->   Operation 48 'zext' 'zext_ln133' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i32 %input_r, i64 0, i64 %zext_ln133" [../src/hls/cnn.cpp:133]   --->   Operation 49 'getelementptr' 'input_addr' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (1.35ns)   --->   "%input_load = load i17 %input_addr" [../src/hls/cnn.cpp:133]   --->   Operation 50 'load' 'input_load' <Predicate = (!icmp_ln118)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 107648> <RAM>
ST_2 : Operation 51 [1/1] (1.02ns) (out node of the LUT)   --->   "%add_ln133_2 = add i17 %shl_ln133_mid2, i17 %iii_cast" [../src/hls/cnn.cpp:133]   --->   Operation 51 'add' 'add_ln133_2' <Predicate = (!icmp_ln118)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln133_1 = zext i17 %add_ln133_2" [../src/hls/cnn.cpp:133]   --->   Operation 52 'zext' 'zext_ln133_1' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr i32 %input_r, i64 0, i64 %zext_ln133_1" [../src/hls/cnn.cpp:133]   --->   Operation 53 'getelementptr' 'input_addr_1' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (1.35ns)   --->   "%input_load_1 = load i17 %input_addr_1" [../src/hls/cnn.cpp:133]   --->   Operation 54 'load' 'input_load_1' <Predicate = (!icmp_ln118)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 107648> <RAM>
ST_2 : Operation 55 [1/1] (0.94ns)   --->   "%add_ln121_1 = add i11 %indvar_flatten, i11 1" [../src/hls/cnn.cpp:121]   --->   Operation 55 'add' 'add_ln121_1' <Predicate = (!icmp_ln118)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.70>
ST_3 : Operation 56 [1/1] (1.00ns)   --->   "%add_ln118 = add i15 %indvar_flatten51, i15 1" [../src/hls/cnn.cpp:118]   --->   Operation 56 'add' 'add_ln118' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%empty_35 = or i6 %i, i6 1" [../src/hls/cnn.cpp:118]   --->   Operation 57 'or' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.44ns)   --->   "%select_ln118_6 = select i1 %icmp_ln121, i6 %add_ln118_1, i6 %i" [../src/hls/cnn.cpp:118]   --->   Operation 58 'select' 'select_ln118_6' <Predicate = (!icmp_ln118)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.44ns)   --->   "%select_ln121_4 = select i1 %and_ln118, i6 %add_ln121, i6 %select_ln118" [../src/hls/cnn.cpp:121]   --->   Operation 59 'select' 'select_ln121_4' <Predicate = (!icmp_ln118)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/2] (1.35ns)   --->   "%input_load = load i17 %input_addr" [../src/hls/cnn.cpp:133]   --->   Operation 60 'load' 'input_load' <Predicate = (!icmp_ln118)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 107648> <RAM>
ST_3 : Operation 61 [2/2] (3.34ns)   --->   "%tmp_3 = fcmp_ogt  i32 %input_load, i32 0" [../src/hls/cnn.cpp:134]   --->   Operation 61 'fcmp' 'tmp_3' <Predicate = (!icmp_ln118)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/2] (1.35ns)   --->   "%input_load_1 = load i17 %input_addr_1" [../src/hls/cnn.cpp:133]   --->   Operation 62 'load' 'input_load_1' <Predicate = (!icmp_ln118)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 107648> <RAM>
ST_3 : Operation 63 [1/1] (0.88ns)   --->   "%add_ln124 = add i6 %select_ln121, i6 1" [../src/hls/cnn.cpp:124]   --->   Operation 63 'add' 'add_ln124' <Predicate = (!icmp_ln118)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.45ns)   --->   "%select_ln121_5 = select i1 %icmp_ln121, i11 1, i11 %add_ln121_1" [../src/hls/cnn.cpp:121]   --->   Operation 64 'select' 'select_ln121_5' <Predicate = (!icmp_ln118)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.22>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%p_cast2 = zext i6 %empty_35" [../src/hls/cnn.cpp:118]   --->   Operation 65 'zext' 'p_cast2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (1.82ns)   --->   "%empty_36 = mul i12 %p_cast2, i12 58" [../src/hls/cnn.cpp:118]   --->   Operation 66 'mul' 'empty_36' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%bitcast_ln134 = bitcast i32 %input_load" [../src/hls/cnn.cpp:134]   --->   Operation 67 'bitcast' 'bitcast_ln134' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln134, i32 23, i32 30" [../src/hls/cnn.cpp:134]   --->   Operation 68 'partselect' 'tmp_2' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i32 %bitcast_ln134" [../src/hls/cnn.cpp:134]   --->   Operation 69 'trunc' 'trunc_ln134' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.85ns)   --->   "%icmp_ln134 = icmp_ne  i8 %tmp_2, i8 255" [../src/hls/cnn.cpp:134]   --->   Operation 70 'icmp' 'icmp_ln134' <Predicate = (!icmp_ln118)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.97ns)   --->   "%icmp_ln134_1 = icmp_eq  i23 %trunc_ln134, i23 0" [../src/hls/cnn.cpp:134]   --->   Operation 71 'icmp' 'icmp_ln134_1' <Predicate = (!icmp_ln118)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln134)   --->   "%or_ln134 = or i1 %icmp_ln134_1, i1 %icmp_ln134" [../src/hls/cnn.cpp:134]   --->   Operation 72 'or' 'or_ln134' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/2] (3.34ns)   --->   "%tmp_3 = fcmp_ogt  i32 %input_load, i32 0" [../src/hls/cnn.cpp:134]   --->   Operation 73 'fcmp' 'tmp_3' <Predicate = (!icmp_ln118)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln134)   --->   "%and_ln134 = and i1 %or_ln134, i1 %tmp_3" [../src/hls/cnn.cpp:134]   --->   Operation 74 'and' 'and_ln134' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln134 = select i1 %and_ln134, i32 %input_load, i32 0" [../src/hls/cnn.cpp:134]   --->   Operation 75 'select' 'select_ln134' <Predicate = (!icmp_ln118)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 76 [2/2] (3.34ns)   --->   "%tmp_6 = fcmp_ogt  i32 %input_load_1, i32 %select_ln134" [../src/hls/cnn.cpp:134]   --->   Operation 76 'fcmp' 'tmp_6' <Predicate = (!icmp_ln118)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.56>
ST_5 : Operation 77 [1/1] (0.96ns)   --->   "%add_ln133_3 = add i12 %empty_36, i12 %zext_ln121" [../src/hls/cnn.cpp:133]   --->   Operation 77 'add' 'add_ln133_3' <Predicate = (!icmp_ln121 & !and_ln118)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%p_mid117 = or i6 %add_ln118_1, i6 1" [../src/hls/cnn.cpp:118]   --->   Operation 78 'or' 'p_mid117' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%p_cast2_mid1 = zext i6 %p_mid117" [../src/hls/cnn.cpp:118]   --->   Operation 79 'zext' 'p_cast2_mid1' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (1.82ns)   --->   "%p_mid119 = mul i12 %p_cast2_mid1, i12 58" [../src/hls/cnn.cpp:118]   --->   Operation 80 'mul' 'p_mid119' <Predicate = (!icmp_ln118)> <Delay = 1.82> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_7)   --->   "%select_ln118_3 = select i1 %icmp_ln121, i12 %p_mid119, i12 %empty_36" [../src/hls/cnn.cpp:118]   --->   Operation 81 'select' 'select_ln118_3' <Predicate = (!icmp_ln118 & and_ln118)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln121_3)   --->   "%select_ln118_5 = select i1 %icmp_ln121, i12 %p_mid119, i12 %add_ln133_3" [../src/hls/cnn.cpp:118]   --->   Operation 82 'select' 'select_ln118_5' <Predicate = (!icmp_ln118 & !and_ln118)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.96ns) (out node of the LUT)   --->   "%add_ln133_7 = add i12 %select_ln118_3, i12 %zext_ln121_1" [../src/hls/cnn.cpp:133]   --->   Operation 83 'add' 'add_ln133_7' <Predicate = (!icmp_ln118 & and_ln118)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln121_3 = select i1 %and_ln118, i12 %add_ln133_7, i12 %select_ln118_5" [../src/hls/cnn.cpp:121]   --->   Operation 84 'select' 'select_ln121_3' <Predicate = (!icmp_ln118)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_5)   --->   "%or_ln121_2 = or i12 %select_ln121_3, i12 1" [../src/hls/cnn.cpp:121]   --->   Operation 85 'or' 'or_ln121_2' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_5)   --->   "%shl_ln133_1_mid2 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i5, i12 %or_ln121_2, i5 0" [../src/hls/cnn.cpp:121]   --->   Operation 86 'bitconcatenate' 'shl_ln133_1_mid2' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%bitcast_ln134_1 = bitcast i32 %input_load_1" [../src/hls/cnn.cpp:134]   --->   Operation 87 'bitcast' 'bitcast_ln134_1' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln134_1, i32 23, i32 30" [../src/hls/cnn.cpp:134]   --->   Operation 88 'partselect' 'tmp_4' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln134_1 = trunc i32 %bitcast_ln134_1" [../src/hls/cnn.cpp:134]   --->   Operation 89 'trunc' 'trunc_ln134_1' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%bitcast_ln134_2 = bitcast i32 %select_ln134" [../src/hls/cnn.cpp:134]   --->   Operation 90 'bitcast' 'bitcast_ln134_2' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln134_2, i32 23, i32 30" [../src/hls/cnn.cpp:134]   --->   Operation 91 'partselect' 'tmp_5' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln134_2 = trunc i32 %bitcast_ln134_2" [../src/hls/cnn.cpp:134]   --->   Operation 92 'trunc' 'trunc_ln134_2' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.85ns)   --->   "%icmp_ln134_2 = icmp_ne  i8 %tmp_4, i8 255" [../src/hls/cnn.cpp:134]   --->   Operation 93 'icmp' 'icmp_ln134_2' <Predicate = (!icmp_ln118)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.97ns)   --->   "%icmp_ln134_3 = icmp_eq  i23 %trunc_ln134_1, i23 0" [../src/hls/cnn.cpp:134]   --->   Operation 94 'icmp' 'icmp_ln134_3' <Predicate = (!icmp_ln118)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node and_ln134_2)   --->   "%or_ln134_1 = or i1 %icmp_ln134_3, i1 %icmp_ln134_2" [../src/hls/cnn.cpp:134]   --->   Operation 95 'or' 'or_ln134_1' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.85ns)   --->   "%icmp_ln134_4 = icmp_ne  i8 %tmp_5, i8 255" [../src/hls/cnn.cpp:134]   --->   Operation 96 'icmp' 'icmp_ln134_4' <Predicate = (!icmp_ln118)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.97ns)   --->   "%icmp_ln134_5 = icmp_eq  i23 %trunc_ln134_2, i23 0" [../src/hls/cnn.cpp:134]   --->   Operation 97 'icmp' 'icmp_ln134_5' <Predicate = (!icmp_ln118)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln134_2)   --->   "%or_ln134_2 = or i1 %icmp_ln134_5, i1 %icmp_ln134_4" [../src/hls/cnn.cpp:134]   --->   Operation 98 'or' 'or_ln134_2' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node and_ln134_2)   --->   "%and_ln134_1 = and i1 %or_ln134_1, i1 %or_ln134_2" [../src/hls/cnn.cpp:134]   --->   Operation 99 'and' 'and_ln134_1' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/2] (3.34ns)   --->   "%tmp_6 = fcmp_ogt  i32 %input_load_1, i32 %select_ln134" [../src/hls/cnn.cpp:134]   --->   Operation 100 'fcmp' 'tmp_6' <Predicate = (!icmp_ln118)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln134_2 = and i1 %and_ln134_1, i1 %tmp_6" [../src/hls/cnn.cpp:134]   --->   Operation 101 'and' 'and_ln134_2' <Predicate = (!icmp_ln118)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln134_1 = select i1 %and_ln134_2, i32 %input_load_1, i32 %select_ln134" [../src/hls/cnn.cpp:134]   --->   Operation 102 'select' 'select_ln134_1' <Predicate = (!icmp_ln118)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %select_ln121_3, i32 1, i32 11" [../src/hls/cnn.cpp:133]   --->   Operation 103 'partselect' 'tmp_7' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%add_ln133_4 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i11.i6, i11 %tmp_7, i6 %select_ln121" [../src/hls/cnn.cpp:133]   --->   Operation 104 'bitconcatenate' 'add_ln133_4' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln133_2 = zext i17 %add_ln133_4" [../src/hls/cnn.cpp:133]   --->   Operation 105 'zext' 'zext_ln133_2' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr i32 %input_r, i64 0, i64 %zext_ln133_2" [../src/hls/cnn.cpp:133]   --->   Operation 106 'getelementptr' 'input_addr_2' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 107 [2/2] (1.35ns)   --->   "%input_load_2 = load i17 %input_addr_2" [../src/hls/cnn.cpp:133]   --->   Operation 107 'load' 'input_load_2' <Predicate = (!icmp_ln118)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 107648> <RAM>
ST_5 : Operation 108 [1/1] (1.02ns) (out node of the LUT)   --->   "%add_ln133_5 = add i17 %shl_ln133_1_mid2, i17 %iii_cast" [../src/hls/cnn.cpp:133]   --->   Operation 108 'add' 'add_ln133_5' <Predicate = (!icmp_ln118)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.70>
ST_6 : Operation 109 [1/2] (1.35ns)   --->   "%input_load_2 = load i17 %input_addr_2" [../src/hls/cnn.cpp:133]   --->   Operation 109 'load' 'input_load_2' <Predicate = (!icmp_ln118)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 107648> <RAM>
ST_6 : Operation 110 [2/2] (3.34ns)   --->   "%tmp_s = fcmp_ogt  i32 %input_load_2, i32 %select_ln134_1" [../src/hls/cnn.cpp:134]   --->   Operation 110 'fcmp' 'tmp_s' <Predicate = (!icmp_ln118)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.20>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%bitcast_ln134_3 = bitcast i32 %input_load_2" [../src/hls/cnn.cpp:134]   --->   Operation 111 'bitcast' 'bitcast_ln134_3' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln134_3, i32 23, i32 30" [../src/hls/cnn.cpp:134]   --->   Operation 112 'partselect' 'tmp_8' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln134_3 = trunc i32 %bitcast_ln134_3" [../src/hls/cnn.cpp:134]   --->   Operation 113 'trunc' 'trunc_ln134_3' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%bitcast_ln134_4 = bitcast i32 %select_ln134_1" [../src/hls/cnn.cpp:134]   --->   Operation 114 'bitcast' 'bitcast_ln134_4' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln134_4, i32 23, i32 30" [../src/hls/cnn.cpp:134]   --->   Operation 115 'partselect' 'tmp_9' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln134_4 = trunc i32 %bitcast_ln134_4" [../src/hls/cnn.cpp:134]   --->   Operation 116 'trunc' 'trunc_ln134_4' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.85ns)   --->   "%icmp_ln134_6 = icmp_ne  i8 %tmp_8, i8 255" [../src/hls/cnn.cpp:134]   --->   Operation 117 'icmp' 'icmp_ln134_6' <Predicate = (!icmp_ln118)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.97ns)   --->   "%icmp_ln134_7 = icmp_eq  i23 %trunc_ln134_3, i23 0" [../src/hls/cnn.cpp:134]   --->   Operation 118 'icmp' 'icmp_ln134_7' <Predicate = (!icmp_ln118)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node and_ln134_4)   --->   "%or_ln134_3 = or i1 %icmp_ln134_7, i1 %icmp_ln134_6" [../src/hls/cnn.cpp:134]   --->   Operation 119 'or' 'or_ln134_3' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (0.85ns)   --->   "%icmp_ln134_8 = icmp_ne  i8 %tmp_9, i8 255" [../src/hls/cnn.cpp:134]   --->   Operation 120 'icmp' 'icmp_ln134_8' <Predicate = (!icmp_ln118)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.97ns)   --->   "%icmp_ln134_9 = icmp_eq  i23 %trunc_ln134_4, i23 0" [../src/hls/cnn.cpp:134]   --->   Operation 121 'icmp' 'icmp_ln134_9' <Predicate = (!icmp_ln118)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node and_ln134_4)   --->   "%or_ln134_4 = or i1 %icmp_ln134_9, i1 %icmp_ln134_8" [../src/hls/cnn.cpp:134]   --->   Operation 122 'or' 'or_ln134_4' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node and_ln134_4)   --->   "%and_ln134_3 = and i1 %or_ln134_3, i1 %or_ln134_4" [../src/hls/cnn.cpp:134]   --->   Operation 123 'and' 'and_ln134_3' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [1/2] (3.34ns)   --->   "%tmp_s = fcmp_ogt  i32 %input_load_2, i32 %select_ln134_1" [../src/hls/cnn.cpp:134]   --->   Operation 124 'fcmp' 'tmp_s' <Predicate = (!icmp_ln118)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln134_4 = and i1 %and_ln134_3, i1 %tmp_s" [../src/hls/cnn.cpp:134]   --->   Operation 125 'and' 'and_ln134_4' <Predicate = (!icmp_ln118)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln134_2 = select i1 %and_ln134_4, i32 %input_load_2, i32 %select_ln134_1" [../src/hls/cnn.cpp:134]   --->   Operation 126 'select' 'select_ln134_2' <Predicate = (!icmp_ln118)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln133_3 = zext i17 %add_ln133_5" [../src/hls/cnn.cpp:133]   --->   Operation 127 'zext' 'zext_ln133_3' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%input_addr_3 = getelementptr i32 %input_r, i64 0, i64 %zext_ln133_3" [../src/hls/cnn.cpp:133]   --->   Operation 128 'getelementptr' 'input_addr_3' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 129 [2/2] (1.35ns)   --->   "%input_load_3 = load i17 %input_addr_3" [../src/hls/cnn.cpp:133]   --->   Operation 129 'load' 'input_load_3' <Predicate = (!icmp_ln118)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 107648> <RAM>

State 8 <SV = 7> <Delay = 1.35>
ST_8 : Operation 130 [1/2] (1.35ns)   --->   "%input_load_3 = load i17 %input_addr_3" [../src/hls/cnn.cpp:133]   --->   Operation 130 'load' 'input_load_3' <Predicate = (!icmp_ln118)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 107648> <RAM>

State 9 <SV = 8> <Delay = 3.35>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%p_cast_cast = zext i5 %tmp_12" [../src/hls/cnn.cpp:118]   --->   Operation 131 'zext' 'p_cast_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (1.42ns)   --->   "%mul20 = mul i10 %p_cast_cast, i10 29" [../src/hls/cnn.cpp:118]   --->   Operation 132 'mul' 'mul20' <Predicate = true> <Delay = 1.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%p_cast3_cast = zext i5 %tmp_13" [../src/hls/cnn.cpp:121]   --->   Operation 133 'zext' 'p_cast3_cast' <Predicate = (!icmp_ln121 & !and_ln118)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.93ns)   --->   "%mul221 = add i10 %p_cast3_cast, i10 %mul20" [../src/hls/cnn.cpp:121]   --->   Operation 134 'add' 'mul221' <Predicate = (!icmp_ln121 & !and_ln118)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 135 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%p_cast_cast_mid1 = zext i5 %p_mid" [../src/hls/cnn.cpp:118]   --->   Operation 136 'zext' 'p_cast_cast_mid1' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (1.42ns)   --->   "%mul20_mid1 = mul i10 %p_cast_cast_mid1, i10 29" [../src/hls/cnn.cpp:118]   --->   Operation 137 'mul' 'mul20_mid1' <Predicate = (!icmp_ln118)> <Delay = 1.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node mul221_mid1)   --->   "%select_ln118_1 = select i1 %icmp_ln121, i10 %mul20_mid1, i10 %mul20" [../src/hls/cnn.cpp:118]   --->   Operation 138 'select' 'select_ln118_1' <Predicate = (!icmp_ln118 & and_ln118)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node mul221_mid1)   --->   "%p_mid1 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %add_ln121, i32 1, i32 5" [../src/hls/cnn.cpp:121]   --->   Operation 139 'partselect' 'p_mid1' <Predicate = (!icmp_ln118 & and_ln118)> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node mul221_mid1)   --->   "%p_cast3_cast_mid1 = zext i5 %p_mid1" [../src/hls/cnn.cpp:121]   --->   Operation 140 'zext' 'p_cast3_cast_mid1' <Predicate = (!icmp_ln118 & and_ln118)> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.93ns) (out node of the LUT)   --->   "%mul221_mid1 = add i10 %p_cast3_cast_mid1, i10 %select_ln118_1" [../src/hls/cnn.cpp:121]   --->   Operation 141 'add' 'mul221_mid1' <Predicate = (!icmp_ln118 & and_ln118)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node add_ln140)   --->   "%select_ln118_7 = select i1 %icmp_ln121, i10 %mul20_mid1, i10 %mul221" [../src/hls/cnn.cpp:118]   --->   Operation 142 'select' 'select_ln118_7' <Predicate = (!icmp_ln118 & !and_ln118)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node add_ln140)   --->   "%select_ln121_1 = select i1 %and_ln118, i10 %mul221_mid1, i10 %select_ln118_7" [../src/hls/cnn.cpp:121]   --->   Operation 143 'select' 'select_ln121_1' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node add_ln140)   --->   "%add26_mid2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %select_ln121_1, i5 0" [../src/hls/cnn.cpp:121]   --->   Operation 144 'bitconcatenate' 'add26_mid2' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node add_ln140)   --->   "%iii_cast5 = zext i6 %select_ln121" [../src/hls/cnn.cpp:121]   --->   Operation 145 'zext' 'iii_cast5' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_9 : Operation 146 [2/2] (3.34ns)   --->   "%tmp_11 = fcmp_ogt  i32 %input_load_3, i32 %select_ln134_2" [../src/hls/cnn.cpp:134]   --->   Operation 146 'fcmp' 'tmp_11' <Predicate = (!icmp_ln118)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [1/1] (1.00ns) (out node of the LUT)   --->   "%add_ln140 = add i15 %iii_cast5, i15 %add26_mid2" [../src/hls/cnn.cpp:140]   --->   Operation 147 'add' 'add_ln140' <Predicate = (!icmp_ln118)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.55>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @max_pooling2d1_max_pooling2d1_2_max_pooling2d1_3_str"   --->   Operation 148 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%empty_37 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 26912, i64 26912, i64 26912"   --->   Operation 149 'speclooptripcount' 'empty_37' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 150 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @max_pooling2d1_2_max_pooling2d1_3_str"   --->   Operation 151 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 152 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%specloopname_ln124 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../src/hls/cnn.cpp:124]   --->   Operation 153 'specloopname' 'specloopname_ln124' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%bitcast_ln134_5 = bitcast i32 %input_load_3" [../src/hls/cnn.cpp:134]   --->   Operation 154 'bitcast' 'bitcast_ln134_5' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln134_5, i32 23, i32 30" [../src/hls/cnn.cpp:134]   --->   Operation 155 'partselect' 'tmp_1' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln134_5 = trunc i32 %bitcast_ln134_5" [../src/hls/cnn.cpp:134]   --->   Operation 156 'trunc' 'trunc_ln134_5' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%bitcast_ln134_6 = bitcast i32 %select_ln134_2" [../src/hls/cnn.cpp:134]   --->   Operation 157 'bitcast' 'bitcast_ln134_6' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln134_6, i32 23, i32 30" [../src/hls/cnn.cpp:134]   --->   Operation 158 'partselect' 'tmp_10' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln134_6 = trunc i32 %bitcast_ln134_6" [../src/hls/cnn.cpp:134]   --->   Operation 159 'trunc' 'trunc_ln134_6' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.85ns)   --->   "%icmp_ln134_10 = icmp_ne  i8 %tmp_1, i8 255" [../src/hls/cnn.cpp:134]   --->   Operation 160 'icmp' 'icmp_ln134_10' <Predicate = (!icmp_ln118)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 161 [1/1] (0.97ns)   --->   "%icmp_ln134_11 = icmp_eq  i23 %trunc_ln134_5, i23 0" [../src/hls/cnn.cpp:134]   --->   Operation 161 'icmp' 'icmp_ln134_11' <Predicate = (!icmp_ln118)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node and_ln134_6)   --->   "%or_ln134_5 = or i1 %icmp_ln134_11, i1 %icmp_ln134_10" [../src/hls/cnn.cpp:134]   --->   Operation 162 'or' 'or_ln134_5' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 163 [1/1] (0.85ns)   --->   "%icmp_ln134_12 = icmp_ne  i8 %tmp_10, i8 255" [../src/hls/cnn.cpp:134]   --->   Operation 163 'icmp' 'icmp_ln134_12' <Predicate = (!icmp_ln118)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 164 [1/1] (0.97ns)   --->   "%icmp_ln134_13 = icmp_eq  i23 %trunc_ln134_6, i23 0" [../src/hls/cnn.cpp:134]   --->   Operation 164 'icmp' 'icmp_ln134_13' <Predicate = (!icmp_ln118)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node and_ln134_6)   --->   "%or_ln134_6 = or i1 %icmp_ln134_13, i1 %icmp_ln134_12" [../src/hls/cnn.cpp:134]   --->   Operation 165 'or' 'or_ln134_6' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node and_ln134_6)   --->   "%and_ln134_5 = and i1 %or_ln134_5, i1 %or_ln134_6" [../src/hls/cnn.cpp:134]   --->   Operation 166 'and' 'and_ln134_5' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 167 [1/2] (3.34ns)   --->   "%tmp_11 = fcmp_ogt  i32 %input_load_3, i32 %select_ln134_2" [../src/hls/cnn.cpp:134]   --->   Operation 167 'fcmp' 'tmp_11' <Predicate = (!icmp_ln118)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 168 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln134_6 = and i1 %and_ln134_5, i1 %tmp_11" [../src/hls/cnn.cpp:134]   --->   Operation 168 'and' 'and_ln134_6' <Predicate = (!icmp_ln118)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 169 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln134_3 = select i1 %and_ln134_6, i32 %input_load_3, i32 %select_ln134_2" [../src/hls/cnn.cpp:134]   --->   Operation 169 'select' 'select_ln134_3' <Predicate = (!icmp_ln118)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i15 %add_ln140" [../src/hls/cnn.cpp:140]   --->   Operation 170 'zext' 'zext_ln140' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output_r, i64 0, i64 %zext_ln140" [../src/hls/cnn.cpp:140]   --->   Operation 171 'getelementptr' 'output_addr' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (1.35ns)   --->   "%store_ln140 = store i32 %select_ln134_3, i15 %output_addr" [../src/hls/cnn.cpp:140]   --->   Operation 172 'store' 'store_ln140' <Predicate = (!icmp_ln118)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26912> <RAM>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 173 'br' 'br_ln0' <Predicate = (!icmp_ln118)> <Delay = 0.00>

State 11 <SV = 9> <Delay = 0.00>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "%ret_ln144 = ret" [../src/hls/cnn.cpp:144]   --->   Operation 174 'ret' 'ret_ln144' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln118           (br               ) [ 011111111110]
indvar_flatten51   (phi              ) [ 001100000000]
i                  (phi              ) [ 001100000000]
indvar_flatten     (phi              ) [ 001000000000]
ii                 (phi              ) [ 001000000000]
iii                (phi              ) [ 001000000000]
zext_ln118         (zext             ) [ 000000000000]
tmp_12             (partselect       ) [ 001111111100]
empty              (mul              ) [ 000000000000]
zext_ln121         (zext             ) [ 001111000000]
tmp_13             (partselect       ) [ 001111111100]
add_ln133          (add              ) [ 000000000000]
icmp_ln118         (icmp             ) [ 001111111110]
br_ln118           (br               ) [ 000000000000]
icmp_ln121         (icmp             ) [ 001111111100]
select_ln118       (select           ) [ 000100000000]
add_ln118_1        (add              ) [ 001111000000]
zext_ln118_1       (zext             ) [ 000000000000]
p_mid              (partselect       ) [ 001111111100]
p_mid115           (mul              ) [ 000000000000]
select_ln118_2     (select           ) [ 000000000000]
select_ln118_4     (select           ) [ 000000000000]
xor_ln118          (xor              ) [ 000000000000]
icmp_ln124         (icmp             ) [ 000000000000]
and_ln118          (and              ) [ 001111111100]
add_ln121          (add              ) [ 001111111100]
or_ln121           (or               ) [ 000000000000]
select_ln121       (select           ) [ 001111111100]
zext_ln121_1       (zext             ) [ 001111000000]
add_ln133_6        (add              ) [ 000000000000]
select_ln121_2     (select           ) [ 000000000000]
or_ln121_1         (or               ) [ 000000000000]
shl_ln133_mid2     (bitconcatenate   ) [ 000000000000]
iii_cast           (zext             ) [ 001111000000]
tmp                (partselect       ) [ 000000000000]
add_ln133_1        (bitconcatenate   ) [ 000000000000]
zext_ln133         (zext             ) [ 000000000000]
input_addr         (getelementptr    ) [ 000100000000]
add_ln133_2        (add              ) [ 000000000000]
zext_ln133_1       (zext             ) [ 000000000000]
input_addr_1       (getelementptr    ) [ 000100000000]
add_ln121_1        (add              ) [ 000100000000]
add_ln118          (add              ) [ 011111111110]
empty_35           (or               ) [ 001010000000]
select_ln118_6     (select           ) [ 011111111110]
select_ln121_4     (select           ) [ 011111111110]
input_load         (load             ) [ 001010000000]
input_load_1       (load             ) [ 001111000000]
add_ln124          (add              ) [ 011111111110]
select_ln121_5     (select           ) [ 011111111110]
p_cast2            (zext             ) [ 000000000000]
empty_36           (mul              ) [ 000101000000]
bitcast_ln134      (bitcast          ) [ 000000000000]
tmp_2              (partselect       ) [ 000000000000]
trunc_ln134        (trunc            ) [ 000000000000]
icmp_ln134         (icmp             ) [ 000000000000]
icmp_ln134_1       (icmp             ) [ 000000000000]
or_ln134           (or               ) [ 000000000000]
tmp_3              (fcmp             ) [ 000000000000]
and_ln134          (and              ) [ 000000000000]
select_ln134       (select           ) [ 000101000000]
add_ln133_3        (add              ) [ 000000000000]
p_mid117           (or               ) [ 000000000000]
p_cast2_mid1       (zext             ) [ 000000000000]
p_mid119           (mul              ) [ 000000000000]
select_ln118_3     (select           ) [ 000000000000]
select_ln118_5     (select           ) [ 000000000000]
add_ln133_7        (add              ) [ 000000000000]
select_ln121_3     (select           ) [ 000000000000]
or_ln121_2         (or               ) [ 000000000000]
shl_ln133_1_mid2   (bitconcatenate   ) [ 000000000000]
bitcast_ln134_1    (bitcast          ) [ 000000000000]
tmp_4              (partselect       ) [ 000000000000]
trunc_ln134_1      (trunc            ) [ 000000000000]
bitcast_ln134_2    (bitcast          ) [ 000000000000]
tmp_5              (partselect       ) [ 000000000000]
trunc_ln134_2      (trunc            ) [ 000000000000]
icmp_ln134_2       (icmp             ) [ 000000000000]
icmp_ln134_3       (icmp             ) [ 000000000000]
or_ln134_1         (or               ) [ 000000000000]
icmp_ln134_4       (icmp             ) [ 000000000000]
icmp_ln134_5       (icmp             ) [ 000000000000]
or_ln134_2         (or               ) [ 000000000000]
and_ln134_1        (and              ) [ 000000000000]
tmp_6              (fcmp             ) [ 000000000000]
and_ln134_2        (and              ) [ 000000000000]
select_ln134_1     (select           ) [ 001100110000]
tmp_7              (partselect       ) [ 000000000000]
add_ln133_4        (bitconcatenate   ) [ 000000000000]
zext_ln133_2       (zext             ) [ 000000000000]
input_addr_2       (getelementptr    ) [ 001000100000]
add_ln133_5        (add              ) [ 001100110000]
input_load_2       (load             ) [ 000100010000]
bitcast_ln134_3    (bitcast          ) [ 000000000000]
tmp_8              (partselect       ) [ 000000000000]
trunc_ln134_3      (trunc            ) [ 000000000000]
bitcast_ln134_4    (bitcast          ) [ 000000000000]
tmp_9              (partselect       ) [ 000000000000]
trunc_ln134_4      (trunc            ) [ 000000000000]
icmp_ln134_6       (icmp             ) [ 000000000000]
icmp_ln134_7       (icmp             ) [ 000000000000]
or_ln134_3         (or               ) [ 000000000000]
icmp_ln134_8       (icmp             ) [ 000000000000]
icmp_ln134_9       (icmp             ) [ 000000000000]
or_ln134_4         (or               ) [ 000000000000]
and_ln134_3        (and              ) [ 000000000000]
tmp_s              (fcmp             ) [ 000000000000]
and_ln134_4        (and              ) [ 000000000000]
select_ln134_2     (select           ) [ 001100001110]
zext_ln133_3       (zext             ) [ 000000000000]
input_addr_3       (getelementptr    ) [ 001000001000]
input_load_3       (load             ) [ 001100000110]
p_cast_cast        (zext             ) [ 000000000000]
mul20              (mul              ) [ 000000000000]
p_cast3_cast       (zext             ) [ 000000000000]
mul221             (add              ) [ 000000000000]
specpipeline_ln0   (specpipeline     ) [ 000000000000]
p_cast_cast_mid1   (zext             ) [ 000000000000]
mul20_mid1         (mul              ) [ 000000000000]
select_ln118_1     (select           ) [ 000000000000]
p_mid1             (partselect       ) [ 000000000000]
p_cast3_cast_mid1  (zext             ) [ 000000000000]
mul221_mid1        (add              ) [ 000000000000]
select_ln118_7     (select           ) [ 000000000000]
select_ln121_1     (select           ) [ 000000000000]
add26_mid2         (bitconcatenate   ) [ 000000000000]
iii_cast5          (zext             ) [ 000000000000]
add_ln140          (add              ) [ 001000000010]
specloopname_ln0   (specloopname     ) [ 000000000000]
empty_37           (speclooptripcount) [ 000000000000]
specpipeline_ln0   (specpipeline     ) [ 000000000000]
specloopname_ln0   (specloopname     ) [ 000000000000]
specpipeline_ln0   (specpipeline     ) [ 000000000000]
specloopname_ln124 (specloopname     ) [ 000000000000]
bitcast_ln134_5    (bitcast          ) [ 000000000000]
tmp_1              (partselect       ) [ 000000000000]
trunc_ln134_5      (trunc            ) [ 000000000000]
bitcast_ln134_6    (bitcast          ) [ 000000000000]
tmp_10             (partselect       ) [ 000000000000]
trunc_ln134_6      (trunc            ) [ 000000000000]
icmp_ln134_10      (icmp             ) [ 000000000000]
icmp_ln134_11      (icmp             ) [ 000000000000]
or_ln134_5         (or               ) [ 000000000000]
icmp_ln134_12      (icmp             ) [ 000000000000]
icmp_ln134_13      (icmp             ) [ 000000000000]
or_ln134_6         (or               ) [ 000000000000]
and_ln134_5        (and              ) [ 000000000000]
tmp_11             (fcmp             ) [ 000000000000]
and_ln134_6        (and              ) [ 000000000000]
select_ln134_3     (select           ) [ 000000000000]
zext_ln140         (zext             ) [ 000000000000]
output_addr        (getelementptr    ) [ 000000000000]
store_ln140        (store            ) [ 000000000000]
br_ln0             (br               ) [ 011111111110]
ret_ln144          (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i12.i5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i11.i6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i10.i5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pooling2d1_max_pooling2d1_2_max_pooling2d1_3_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pooling2d1_2_max_pooling2d1_3_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="input_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="17" slack="0"/>
<pin id="88" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="17" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="0" slack="0"/>
<pin id="96" dir="0" index="4" bw="17" slack="2147483647"/>
<pin id="97" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="98" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="32" slack="1"/>
<pin id="99" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/2 input_load_1/2 input_load_2/5 input_load_3/7 "/>
</bind>
</comp>

<comp id="101" class="1004" name="input_addr_1_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="17" slack="0"/>
<pin id="105" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_1/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="input_addr_2_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="17" slack="0"/>
<pin id="113" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_2/5 "/>
</bind>
</comp>

<comp id="117" class="1004" name="input_addr_3_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="17" slack="0"/>
<pin id="121" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_3/7 "/>
</bind>
</comp>

<comp id="125" class="1004" name="output_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="15" slack="0"/>
<pin id="129" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/10 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln140_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="15" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/10 "/>
</bind>
</comp>

<comp id="138" class="1005" name="indvar_flatten51_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="15" slack="1"/>
<pin id="140" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten51 (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="indvar_flatten51_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="15" slack="1"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten51/2 "/>
</bind>
</comp>

<comp id="150" class="1005" name="i_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="6" slack="1"/>
<pin id="152" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="i_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="6" slack="1"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="162" class="1005" name="indvar_flatten_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="11" slack="1"/>
<pin id="164" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="indvar_flatten_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="1"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="11" slack="1"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="173" class="1005" name="ii_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="6" slack="1"/>
<pin id="175" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="ii (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="ii_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="6" slack="1"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii/2 "/>
</bind>
</comp>

<comp id="184" class="1005" name="iii_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="6" slack="1"/>
<pin id="186" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="iii (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="iii_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="1"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="6" slack="1"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iii/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_3/3 tmp_6/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="1"/>
<pin id="204" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_s/6 tmp_11/9 "/>
</bind>
</comp>

<comp id="206" class="1005" name="reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load input_load_2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln118_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="6" slack="0"/>
<pin id="214" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_12_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="5" slack="0"/>
<pin id="218" dir="0" index="1" bw="6" slack="0"/>
<pin id="219" dir="0" index="2" bw="1" slack="0"/>
<pin id="220" dir="0" index="3" bw="4" slack="0"/>
<pin id="221" dir="1" index="4" bw="5" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="empty_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="6" slack="0"/>
<pin id="228" dir="0" index="1" bw="7" slack="0"/>
<pin id="229" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln121_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="6" slack="0"/>
<pin id="234" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_13_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="5" slack="0"/>
<pin id="238" dir="0" index="1" bw="6" slack="0"/>
<pin id="239" dir="0" index="2" bw="1" slack="0"/>
<pin id="240" dir="0" index="3" bw="4" slack="0"/>
<pin id="241" dir="1" index="4" bw="5" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="add_ln133_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="12" slack="0"/>
<pin id="248" dir="0" index="1" bw="6" slack="0"/>
<pin id="249" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="icmp_ln118_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="15" slack="0"/>
<pin id="254" dir="0" index="1" bw="15" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln118/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="icmp_ln121_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="11" slack="0"/>
<pin id="260" dir="0" index="1" bw="11" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln121/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="select_ln118_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="6" slack="0"/>
<pin id="267" dir="0" index="2" bw="6" slack="0"/>
<pin id="268" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="add_ln118_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="6" slack="0"/>
<pin id="274" dir="0" index="1" bw="3" slack="0"/>
<pin id="275" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118_1/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln118_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="6" slack="0"/>
<pin id="280" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_1/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="p_mid_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="5" slack="0"/>
<pin id="284" dir="0" index="1" bw="6" slack="0"/>
<pin id="285" dir="0" index="2" bw="1" slack="0"/>
<pin id="286" dir="0" index="3" bw="4" slack="0"/>
<pin id="287" dir="1" index="4" bw="5" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_mid/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="p_mid115_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="6" slack="0"/>
<pin id="294" dir="0" index="1" bw="7" slack="0"/>
<pin id="295" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_mid115/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="select_ln118_2_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="12" slack="0"/>
<pin id="301" dir="0" index="2" bw="12" slack="0"/>
<pin id="302" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_2/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="select_ln118_4_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="12" slack="0"/>
<pin id="309" dir="0" index="2" bw="12" slack="0"/>
<pin id="310" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_4/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="xor_ln118_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="icmp_ln124_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="6" slack="0"/>
<pin id="322" dir="0" index="1" bw="6" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln124/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="and_ln118_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln118/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="add_ln121_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="6" slack="0"/>
<pin id="334" dir="0" index="1" bw="3" slack="0"/>
<pin id="335" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="or_ln121_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln121/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="select_ln121_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="6" slack="0"/>
<pin id="347" dir="0" index="2" bw="6" slack="0"/>
<pin id="348" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln121_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="6" slack="0"/>
<pin id="354" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_1/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="add_ln133_6_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="12" slack="0"/>
<pin id="358" dir="0" index="1" bw="6" slack="0"/>
<pin id="359" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133_6/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="select_ln121_2_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="12" slack="0"/>
<pin id="365" dir="0" index="2" bw="12" slack="0"/>
<pin id="366" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121_2/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="or_ln121_1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="12" slack="0"/>
<pin id="372" dir="0" index="1" bw="12" slack="0"/>
<pin id="373" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln121_1/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="shl_ln133_mid2_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="17" slack="0"/>
<pin id="378" dir="0" index="1" bw="12" slack="0"/>
<pin id="379" dir="0" index="2" bw="1" slack="0"/>
<pin id="380" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln133_mid2/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="iii_cast_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="6" slack="0"/>
<pin id="386" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="iii_cast/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="11" slack="0"/>
<pin id="390" dir="0" index="1" bw="12" slack="0"/>
<pin id="391" dir="0" index="2" bw="1" slack="0"/>
<pin id="392" dir="0" index="3" bw="5" slack="0"/>
<pin id="393" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="add_ln133_1_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="17" slack="0"/>
<pin id="400" dir="0" index="1" bw="11" slack="0"/>
<pin id="401" dir="0" index="2" bw="6" slack="0"/>
<pin id="402" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln133_1/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zext_ln133_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="17" slack="0"/>
<pin id="408" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="add_ln133_2_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="17" slack="0"/>
<pin id="413" dir="0" index="1" bw="6" slack="0"/>
<pin id="414" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133_2/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="zext_ln133_1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="17" slack="0"/>
<pin id="419" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133_1/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="add_ln121_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="11" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_1/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="add_ln118_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="15" slack="1"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="empty_35_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="6" slack="1"/>
<pin id="436" dir="0" index="1" bw="6" slack="0"/>
<pin id="437" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_35/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="select_ln118_6_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="1"/>
<pin id="442" dir="0" index="1" bw="6" slack="1"/>
<pin id="443" dir="0" index="2" bw="6" slack="1"/>
<pin id="444" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_6/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="select_ln121_4_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="1"/>
<pin id="448" dir="0" index="1" bw="6" slack="1"/>
<pin id="449" dir="0" index="2" bw="6" slack="1"/>
<pin id="450" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121_4/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="add_ln124_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="6" slack="1"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="select_ln121_5_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="1"/>
<pin id="458" dir="0" index="1" bw="11" slack="0"/>
<pin id="459" dir="0" index="2" bw="11" slack="1"/>
<pin id="460" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121_5/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="p_cast2_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="6" slack="1"/>
<pin id="464" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast2/4 "/>
</bind>
</comp>

<comp id="465" class="1004" name="empty_36_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="6" slack="0"/>
<pin id="467" dir="0" index="1" bw="7" slack="0"/>
<pin id="468" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_36/4 "/>
</bind>
</comp>

<comp id="471" class="1004" name="bitcast_ln134_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="1"/>
<pin id="473" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln134/4 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_2_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="8" slack="0"/>
<pin id="477" dir="0" index="1" bw="32" slack="0"/>
<pin id="478" dir="0" index="2" bw="6" slack="0"/>
<pin id="479" dir="0" index="3" bw="6" slack="0"/>
<pin id="480" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="485" class="1004" name="trunc_ln134_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134/4 "/>
</bind>
</comp>

<comp id="489" class="1004" name="icmp_ln134_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="8" slack="0"/>
<pin id="491" dir="0" index="1" bw="8" slack="0"/>
<pin id="492" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134/4 "/>
</bind>
</comp>

<comp id="495" class="1004" name="icmp_ln134_1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="23" slack="0"/>
<pin id="497" dir="0" index="1" bw="23" slack="0"/>
<pin id="498" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134_1/4 "/>
</bind>
</comp>

<comp id="501" class="1004" name="or_ln134_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln134/4 "/>
</bind>
</comp>

<comp id="507" class="1004" name="and_ln134_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln134/4 "/>
</bind>
</comp>

<comp id="513" class="1004" name="select_ln134_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="32" slack="1"/>
<pin id="516" dir="0" index="2" bw="32" slack="0"/>
<pin id="517" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln134/4 "/>
</bind>
</comp>

<comp id="522" class="1004" name="add_ln133_3_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="12" slack="1"/>
<pin id="524" dir="0" index="1" bw="6" slack="3"/>
<pin id="525" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133_3/5 "/>
</bind>
</comp>

<comp id="526" class="1004" name="p_mid117_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="6" slack="3"/>
<pin id="528" dir="0" index="1" bw="6" slack="0"/>
<pin id="529" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_mid117/5 "/>
</bind>
</comp>

<comp id="531" class="1004" name="p_cast2_mid1_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="6" slack="0"/>
<pin id="533" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast2_mid1/5 "/>
</bind>
</comp>

<comp id="535" class="1004" name="p_mid119_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="6" slack="0"/>
<pin id="537" dir="0" index="1" bw="7" slack="0"/>
<pin id="538" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_mid119/5 "/>
</bind>
</comp>

<comp id="541" class="1004" name="select_ln118_3_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="3"/>
<pin id="543" dir="0" index="1" bw="12" slack="0"/>
<pin id="544" dir="0" index="2" bw="12" slack="1"/>
<pin id="545" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_3/5 "/>
</bind>
</comp>

<comp id="547" class="1004" name="select_ln118_5_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="3"/>
<pin id="549" dir="0" index="1" bw="12" slack="0"/>
<pin id="550" dir="0" index="2" bw="12" slack="0"/>
<pin id="551" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_5/5 "/>
</bind>
</comp>

<comp id="554" class="1004" name="add_ln133_7_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="12" slack="0"/>
<pin id="556" dir="0" index="1" bw="6" slack="3"/>
<pin id="557" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133_7/5 "/>
</bind>
</comp>

<comp id="559" class="1004" name="select_ln121_3_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="3"/>
<pin id="561" dir="0" index="1" bw="12" slack="0"/>
<pin id="562" dir="0" index="2" bw="12" slack="0"/>
<pin id="563" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121_3/5 "/>
</bind>
</comp>

<comp id="566" class="1004" name="or_ln121_2_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="12" slack="0"/>
<pin id="568" dir="0" index="1" bw="12" slack="0"/>
<pin id="569" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln121_2/5 "/>
</bind>
</comp>

<comp id="572" class="1004" name="shl_ln133_1_mid2_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="17" slack="0"/>
<pin id="574" dir="0" index="1" bw="12" slack="0"/>
<pin id="575" dir="0" index="2" bw="1" slack="0"/>
<pin id="576" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln133_1_mid2/5 "/>
</bind>
</comp>

<comp id="580" class="1004" name="bitcast_ln134_1_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="2"/>
<pin id="582" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln134_1/5 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_4_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="8" slack="0"/>
<pin id="585" dir="0" index="1" bw="32" slack="0"/>
<pin id="586" dir="0" index="2" bw="6" slack="0"/>
<pin id="587" dir="0" index="3" bw="6" slack="0"/>
<pin id="588" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="593" class="1004" name="trunc_ln134_1_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="0"/>
<pin id="595" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_1/5 "/>
</bind>
</comp>

<comp id="597" class="1004" name="bitcast_ln134_2_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="1"/>
<pin id="599" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln134_2/5 "/>
</bind>
</comp>

<comp id="600" class="1004" name="tmp_5_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="8" slack="0"/>
<pin id="602" dir="0" index="1" bw="32" slack="0"/>
<pin id="603" dir="0" index="2" bw="6" slack="0"/>
<pin id="604" dir="0" index="3" bw="6" slack="0"/>
<pin id="605" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="610" class="1004" name="trunc_ln134_2_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="0"/>
<pin id="612" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_2/5 "/>
</bind>
</comp>

<comp id="614" class="1004" name="icmp_ln134_2_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="8" slack="0"/>
<pin id="616" dir="0" index="1" bw="8" slack="0"/>
<pin id="617" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134_2/5 "/>
</bind>
</comp>

<comp id="620" class="1004" name="icmp_ln134_3_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="23" slack="0"/>
<pin id="622" dir="0" index="1" bw="23" slack="0"/>
<pin id="623" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134_3/5 "/>
</bind>
</comp>

<comp id="626" class="1004" name="or_ln134_1_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="0"/>
<pin id="628" dir="0" index="1" bw="1" slack="0"/>
<pin id="629" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln134_1/5 "/>
</bind>
</comp>

<comp id="632" class="1004" name="icmp_ln134_4_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="8" slack="0"/>
<pin id="634" dir="0" index="1" bw="8" slack="0"/>
<pin id="635" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134_4/5 "/>
</bind>
</comp>

<comp id="638" class="1004" name="icmp_ln134_5_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="23" slack="0"/>
<pin id="640" dir="0" index="1" bw="23" slack="0"/>
<pin id="641" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134_5/5 "/>
</bind>
</comp>

<comp id="644" class="1004" name="or_ln134_2_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln134_2/5 "/>
</bind>
</comp>

<comp id="650" class="1004" name="and_ln134_1_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="1" slack="0"/>
<pin id="653" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln134_1/5 "/>
</bind>
</comp>

<comp id="656" class="1004" name="and_ln134_2_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="1" slack="0"/>
<pin id="659" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln134_2/5 "/>
</bind>
</comp>

<comp id="662" class="1004" name="select_ln134_1_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="0"/>
<pin id="664" dir="0" index="1" bw="32" slack="2"/>
<pin id="665" dir="0" index="2" bw="32" slack="1"/>
<pin id="666" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln134_1/5 "/>
</bind>
</comp>

<comp id="668" class="1004" name="tmp_7_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="11" slack="0"/>
<pin id="670" dir="0" index="1" bw="12" slack="0"/>
<pin id="671" dir="0" index="2" bw="1" slack="0"/>
<pin id="672" dir="0" index="3" bw="5" slack="0"/>
<pin id="673" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="678" class="1004" name="add_ln133_4_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="17" slack="0"/>
<pin id="680" dir="0" index="1" bw="11" slack="0"/>
<pin id="681" dir="0" index="2" bw="6" slack="3"/>
<pin id="682" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln133_4/5 "/>
</bind>
</comp>

<comp id="685" class="1004" name="zext_ln133_2_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="17" slack="0"/>
<pin id="687" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133_2/5 "/>
</bind>
</comp>

<comp id="690" class="1004" name="add_ln133_5_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="17" slack="0"/>
<pin id="692" dir="0" index="1" bw="6" slack="3"/>
<pin id="693" dir="1" index="2" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133_5/5 "/>
</bind>
</comp>

<comp id="695" class="1004" name="bitcast_ln134_3_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="1"/>
<pin id="697" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln134_3/7 "/>
</bind>
</comp>

<comp id="699" class="1004" name="tmp_8_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="8" slack="0"/>
<pin id="701" dir="0" index="1" bw="32" slack="0"/>
<pin id="702" dir="0" index="2" bw="6" slack="0"/>
<pin id="703" dir="0" index="3" bw="6" slack="0"/>
<pin id="704" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="709" class="1004" name="trunc_ln134_3_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="0"/>
<pin id="711" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_3/7 "/>
</bind>
</comp>

<comp id="713" class="1004" name="bitcast_ln134_4_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="2"/>
<pin id="715" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln134_4/7 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_9_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="8" slack="0"/>
<pin id="718" dir="0" index="1" bw="32" slack="0"/>
<pin id="719" dir="0" index="2" bw="6" slack="0"/>
<pin id="720" dir="0" index="3" bw="6" slack="0"/>
<pin id="721" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/7 "/>
</bind>
</comp>

<comp id="726" class="1004" name="trunc_ln134_4_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="0"/>
<pin id="728" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_4/7 "/>
</bind>
</comp>

<comp id="730" class="1004" name="icmp_ln134_6_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="8" slack="0"/>
<pin id="732" dir="0" index="1" bw="8" slack="0"/>
<pin id="733" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134_6/7 "/>
</bind>
</comp>

<comp id="736" class="1004" name="icmp_ln134_7_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="23" slack="0"/>
<pin id="738" dir="0" index="1" bw="23" slack="0"/>
<pin id="739" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134_7/7 "/>
</bind>
</comp>

<comp id="742" class="1004" name="or_ln134_3_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="0"/>
<pin id="744" dir="0" index="1" bw="1" slack="0"/>
<pin id="745" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln134_3/7 "/>
</bind>
</comp>

<comp id="748" class="1004" name="icmp_ln134_8_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="8" slack="0"/>
<pin id="750" dir="0" index="1" bw="8" slack="0"/>
<pin id="751" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134_8/7 "/>
</bind>
</comp>

<comp id="754" class="1004" name="icmp_ln134_9_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="23" slack="0"/>
<pin id="756" dir="0" index="1" bw="23" slack="0"/>
<pin id="757" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134_9/7 "/>
</bind>
</comp>

<comp id="760" class="1004" name="or_ln134_4_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="0"/>
<pin id="762" dir="0" index="1" bw="1" slack="0"/>
<pin id="763" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln134_4/7 "/>
</bind>
</comp>

<comp id="766" class="1004" name="and_ln134_3_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="0"/>
<pin id="768" dir="0" index="1" bw="1" slack="0"/>
<pin id="769" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln134_3/7 "/>
</bind>
</comp>

<comp id="772" class="1004" name="and_ln134_4_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="0"/>
<pin id="774" dir="0" index="1" bw="1" slack="0"/>
<pin id="775" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln134_4/7 "/>
</bind>
</comp>

<comp id="778" class="1004" name="select_ln134_2_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="0"/>
<pin id="780" dir="0" index="1" bw="32" slack="1"/>
<pin id="781" dir="0" index="2" bw="32" slack="2"/>
<pin id="782" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln134_2/7 "/>
</bind>
</comp>

<comp id="785" class="1004" name="zext_ln133_3_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="17" slack="2"/>
<pin id="787" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133_3/7 "/>
</bind>
</comp>

<comp id="789" class="1004" name="p_cast_cast_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="5" slack="7"/>
<pin id="791" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast_cast/9 "/>
</bind>
</comp>

<comp id="792" class="1004" name="mul20_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="5" slack="0"/>
<pin id="794" dir="0" index="1" bw="6" slack="0"/>
<pin id="795" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul20/9 "/>
</bind>
</comp>

<comp id="798" class="1004" name="p_cast3_cast_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="5" slack="7"/>
<pin id="800" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast3_cast/9 "/>
</bind>
</comp>

<comp id="801" class="1004" name="mul221_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="5" slack="0"/>
<pin id="803" dir="0" index="1" bw="10" slack="0"/>
<pin id="804" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mul221/9 "/>
</bind>
</comp>

<comp id="807" class="1004" name="p_cast_cast_mid1_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="5" slack="7"/>
<pin id="809" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast_cast_mid1/9 "/>
</bind>
</comp>

<comp id="810" class="1004" name="mul20_mid1_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="5" slack="0"/>
<pin id="812" dir="0" index="1" bw="6" slack="0"/>
<pin id="813" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul20_mid1/9 "/>
</bind>
</comp>

<comp id="816" class="1004" name="select_ln118_1_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="7"/>
<pin id="818" dir="0" index="1" bw="10" slack="0"/>
<pin id="819" dir="0" index="2" bw="10" slack="0"/>
<pin id="820" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_1/9 "/>
</bind>
</comp>

<comp id="823" class="1004" name="p_mid1_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="5" slack="0"/>
<pin id="825" dir="0" index="1" bw="6" slack="7"/>
<pin id="826" dir="0" index="2" bw="1" slack="0"/>
<pin id="827" dir="0" index="3" bw="4" slack="0"/>
<pin id="828" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_mid1/9 "/>
</bind>
</comp>

<comp id="832" class="1004" name="p_cast3_cast_mid1_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="5" slack="0"/>
<pin id="834" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast3_cast_mid1/9 "/>
</bind>
</comp>

<comp id="836" class="1004" name="mul221_mid1_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="5" slack="0"/>
<pin id="838" dir="0" index="1" bw="10" slack="0"/>
<pin id="839" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mul221_mid1/9 "/>
</bind>
</comp>

<comp id="842" class="1004" name="select_ln118_7_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="7"/>
<pin id="844" dir="0" index="1" bw="10" slack="0"/>
<pin id="845" dir="0" index="2" bw="10" slack="0"/>
<pin id="846" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_7/9 "/>
</bind>
</comp>

<comp id="849" class="1004" name="select_ln121_1_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="7"/>
<pin id="851" dir="0" index="1" bw="10" slack="0"/>
<pin id="852" dir="0" index="2" bw="10" slack="0"/>
<pin id="853" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121_1/9 "/>
</bind>
</comp>

<comp id="856" class="1004" name="add26_mid2_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="15" slack="0"/>
<pin id="858" dir="0" index="1" bw="10" slack="0"/>
<pin id="859" dir="0" index="2" bw="1" slack="0"/>
<pin id="860" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add26_mid2/9 "/>
</bind>
</comp>

<comp id="864" class="1004" name="iii_cast5_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="6" slack="7"/>
<pin id="866" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="iii_cast5/9 "/>
</bind>
</comp>

<comp id="867" class="1004" name="add_ln140_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="6" slack="0"/>
<pin id="869" dir="0" index="1" bw="15" slack="0"/>
<pin id="870" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140/9 "/>
</bind>
</comp>

<comp id="873" class="1004" name="bitcast_ln134_5_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="32" slack="2"/>
<pin id="875" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln134_5/10 "/>
</bind>
</comp>

<comp id="876" class="1004" name="tmp_1_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="8" slack="0"/>
<pin id="878" dir="0" index="1" bw="32" slack="0"/>
<pin id="879" dir="0" index="2" bw="6" slack="0"/>
<pin id="880" dir="0" index="3" bw="6" slack="0"/>
<pin id="881" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/10 "/>
</bind>
</comp>

<comp id="886" class="1004" name="trunc_ln134_5_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="32" slack="0"/>
<pin id="888" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_5/10 "/>
</bind>
</comp>

<comp id="890" class="1004" name="bitcast_ln134_6_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="32" slack="3"/>
<pin id="892" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln134_6/10 "/>
</bind>
</comp>

<comp id="893" class="1004" name="tmp_10_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="8" slack="0"/>
<pin id="895" dir="0" index="1" bw="32" slack="0"/>
<pin id="896" dir="0" index="2" bw="6" slack="0"/>
<pin id="897" dir="0" index="3" bw="6" slack="0"/>
<pin id="898" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/10 "/>
</bind>
</comp>

<comp id="903" class="1004" name="trunc_ln134_6_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="32" slack="0"/>
<pin id="905" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_6/10 "/>
</bind>
</comp>

<comp id="907" class="1004" name="icmp_ln134_10_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="8" slack="0"/>
<pin id="909" dir="0" index="1" bw="8" slack="0"/>
<pin id="910" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134_10/10 "/>
</bind>
</comp>

<comp id="913" class="1004" name="icmp_ln134_11_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="23" slack="0"/>
<pin id="915" dir="0" index="1" bw="23" slack="0"/>
<pin id="916" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134_11/10 "/>
</bind>
</comp>

<comp id="919" class="1004" name="or_ln134_5_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="0"/>
<pin id="921" dir="0" index="1" bw="1" slack="0"/>
<pin id="922" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln134_5/10 "/>
</bind>
</comp>

<comp id="925" class="1004" name="icmp_ln134_12_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="8" slack="0"/>
<pin id="927" dir="0" index="1" bw="8" slack="0"/>
<pin id="928" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134_12/10 "/>
</bind>
</comp>

<comp id="931" class="1004" name="icmp_ln134_13_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="23" slack="0"/>
<pin id="933" dir="0" index="1" bw="23" slack="0"/>
<pin id="934" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134_13/10 "/>
</bind>
</comp>

<comp id="937" class="1004" name="or_ln134_6_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="1" slack="0"/>
<pin id="939" dir="0" index="1" bw="1" slack="0"/>
<pin id="940" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln134_6/10 "/>
</bind>
</comp>

<comp id="943" class="1004" name="and_ln134_5_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="1" slack="0"/>
<pin id="945" dir="0" index="1" bw="1" slack="0"/>
<pin id="946" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln134_5/10 "/>
</bind>
</comp>

<comp id="949" class="1004" name="and_ln134_6_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="1" slack="0"/>
<pin id="951" dir="0" index="1" bw="1" slack="0"/>
<pin id="952" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln134_6/10 "/>
</bind>
</comp>

<comp id="955" class="1004" name="select_ln134_3_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="1" slack="0"/>
<pin id="957" dir="0" index="1" bw="32" slack="2"/>
<pin id="958" dir="0" index="2" bw="32" slack="3"/>
<pin id="959" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln134_3/10 "/>
</bind>
</comp>

<comp id="962" class="1004" name="zext_ln140_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="15" slack="1"/>
<pin id="964" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140/10 "/>
</bind>
</comp>

<comp id="966" class="1005" name="tmp_12_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="5" slack="7"/>
<pin id="968" dir="1" index="1" bw="5" slack="7"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="971" class="1005" name="zext_ln121_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="12" slack="3"/>
<pin id="973" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln121 "/>
</bind>
</comp>

<comp id="976" class="1005" name="tmp_13_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="5" slack="7"/>
<pin id="978" dir="1" index="1" bw="5" slack="7"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="981" class="1005" name="icmp_ln118_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="1" slack="1"/>
<pin id="983" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln118 "/>
</bind>
</comp>

<comp id="985" class="1005" name="icmp_ln121_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="1" slack="1"/>
<pin id="987" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln121 "/>
</bind>
</comp>

<comp id="995" class="1005" name="select_ln118_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="6" slack="1"/>
<pin id="997" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln118 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="add_ln118_1_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="6" slack="1"/>
<pin id="1002" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln118_1 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="p_mid_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="5" slack="7"/>
<pin id="1008" dir="1" index="1" bw="5" slack="7"/>
</pin_list>
<bind>
<opset="p_mid "/>
</bind>
</comp>

<comp id="1011" class="1005" name="and_ln118_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="1" slack="1"/>
<pin id="1013" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln118 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="add_ln121_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="6" slack="1"/>
<pin id="1020" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln121 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="select_ln121_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="6" slack="1"/>
<pin id="1026" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln121 "/>
</bind>
</comp>

<comp id="1031" class="1005" name="zext_ln121_1_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="12" slack="3"/>
<pin id="1033" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln121_1 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="iii_cast_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="17" slack="3"/>
<pin id="1038" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opset="iii_cast "/>
</bind>
</comp>

<comp id="1041" class="1005" name="input_addr_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="17" slack="1"/>
<pin id="1043" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="1046" class="1005" name="input_addr_1_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="17" slack="1"/>
<pin id="1048" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_1 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="add_ln121_1_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="11" slack="1"/>
<pin id="1053" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln121_1 "/>
</bind>
</comp>

<comp id="1056" class="1005" name="add_ln118_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="15" slack="1"/>
<pin id="1058" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln118 "/>
</bind>
</comp>

<comp id="1061" class="1005" name="empty_35_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="6" slack="1"/>
<pin id="1063" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="empty_35 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="select_ln118_6_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="6" slack="1"/>
<pin id="1068" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln118_6 "/>
</bind>
</comp>

<comp id="1071" class="1005" name="select_ln121_4_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="6" slack="1"/>
<pin id="1073" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln121_4 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="input_load_1_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="32" slack="1"/>
<pin id="1078" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load_1 "/>
</bind>
</comp>

<comp id="1083" class="1005" name="add_ln124_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="6" slack="1"/>
<pin id="1085" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln124 "/>
</bind>
</comp>

<comp id="1088" class="1005" name="select_ln121_5_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="11" slack="1"/>
<pin id="1090" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="select_ln121_5 "/>
</bind>
</comp>

<comp id="1093" class="1005" name="empty_36_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="12" slack="1"/>
<pin id="1095" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="empty_36 "/>
</bind>
</comp>

<comp id="1099" class="1005" name="select_ln134_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="32" slack="1"/>
<pin id="1101" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln134 "/>
</bind>
</comp>

<comp id="1106" class="1005" name="select_ln134_1_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="32" slack="1"/>
<pin id="1108" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln134_1 "/>
</bind>
</comp>

<comp id="1113" class="1005" name="input_addr_2_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="17" slack="1"/>
<pin id="1115" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_2 "/>
</bind>
</comp>

<comp id="1118" class="1005" name="add_ln133_5_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="17" slack="2"/>
<pin id="1120" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="add_ln133_5 "/>
</bind>
</comp>

<comp id="1123" class="1005" name="select_ln134_2_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="32" slack="2"/>
<pin id="1125" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln134_2 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="input_addr_3_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="17" slack="1"/>
<pin id="1132" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_3 "/>
</bind>
</comp>

<comp id="1135" class="1005" name="input_load_3_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="32" slack="1"/>
<pin id="1137" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load_3 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="add_ln140_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="15" slack="1"/>
<pin id="1144" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln140 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="40" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="100"><net_src comp="84" pin="3"/><net_sink comp="91" pin=2"/></net>

<net id="106"><net_src comp="0" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="40" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="108"><net_src comp="101" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="114"><net_src comp="0" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="40" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="109" pin="3"/><net_sink comp="91" pin=2"/></net>

<net id="122"><net_src comp="0" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="40" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="117" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="130"><net_src comp="2" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="40" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="125" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="142" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="154" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="6" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="6" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="199"><net_src comp="91" pin="7"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="48" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="91" pin="7"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="91" pin="7"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="211"><net_src comp="206" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="215"><net_src comp="154" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="10" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="154" pin="4"/><net_sink comp="216" pin=1"/></net>

<net id="224"><net_src comp="12" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="225"><net_src comp="14" pin="0"/><net_sink comp="216" pin=3"/></net>

<net id="230"><net_src comp="212" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="16" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="235"><net_src comp="177" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="10" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="177" pin="4"/><net_sink comp="236" pin=1"/></net>

<net id="244"><net_src comp="12" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="245"><net_src comp="14" pin="0"/><net_sink comp="236" pin=3"/></net>

<net id="250"><net_src comp="226" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="232" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="142" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="18" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="166" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="20" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="258" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="6" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="177" pin="4"/><net_sink comp="264" pin=2"/></net>

<net id="276"><net_src comp="154" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="22" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="272" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="10" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="272" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="290"><net_src comp="12" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="291"><net_src comp="14" pin="0"/><net_sink comp="282" pin=3"/></net>

<net id="296"><net_src comp="278" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="16" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="303"><net_src comp="258" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="292" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="226" pin="2"/><net_sink comp="298" pin=2"/></net>

<net id="311"><net_src comp="258" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="292" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="246" pin="2"/><net_sink comp="306" pin=2"/></net>

<net id="318"><net_src comp="258" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="24" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="188" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="26" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="320" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="314" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="264" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="22" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="326" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="258" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="349"><net_src comp="338" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="6" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="188" pin="4"/><net_sink comp="344" pin=2"/></net>

<net id="355"><net_src comp="332" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="298" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="352" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="367"><net_src comp="326" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="356" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="306" pin="3"/><net_sink comp="362" pin=2"/></net>

<net id="374"><net_src comp="362" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="28" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="381"><net_src comp="30" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="370" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="32" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="387"><net_src comp="344" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="394"><net_src comp="34" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="362" pin="3"/><net_sink comp="388" pin=1"/></net>

<net id="396"><net_src comp="12" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="397"><net_src comp="36" pin="0"/><net_sink comp="388" pin=3"/></net>

<net id="403"><net_src comp="38" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="388" pin="4"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="344" pin="3"/><net_sink comp="398" pin=2"/></net>

<net id="409"><net_src comp="398" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="415"><net_src comp="376" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="384" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="420"><net_src comp="411" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="426"><net_src comp="166" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="42" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="138" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="44" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="150" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="46" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="445"><net_src comp="150" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="455"><net_src comp="46" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="42" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="469"><net_src comp="462" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="16" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="474"><net_src comp="206" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="481"><net_src comp="50" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="482"><net_src comp="471" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="483"><net_src comp="52" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="484"><net_src comp="54" pin="0"/><net_sink comp="475" pin=3"/></net>

<net id="488"><net_src comp="471" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="493"><net_src comp="475" pin="4"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="56" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="485" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="58" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="505"><net_src comp="495" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="489" pin="2"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="501" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="195" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="518"><net_src comp="507" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="206" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="520"><net_src comp="48" pin="0"/><net_sink comp="513" pin=2"/></net>

<net id="521"><net_src comp="513" pin="3"/><net_sink comp="195" pin=1"/></net>

<net id="530"><net_src comp="46" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="534"><net_src comp="526" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="539"><net_src comp="531" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="16" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="546"><net_src comp="535" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="552"><net_src comp="535" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="553"><net_src comp="522" pin="2"/><net_sink comp="547" pin=2"/></net>

<net id="558"><net_src comp="541" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="564"><net_src comp="554" pin="2"/><net_sink comp="559" pin=1"/></net>

<net id="565"><net_src comp="547" pin="3"/><net_sink comp="559" pin=2"/></net>

<net id="570"><net_src comp="559" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="28" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="577"><net_src comp="30" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="566" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="32" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="589"><net_src comp="50" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="590"><net_src comp="580" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="591"><net_src comp="52" pin="0"/><net_sink comp="583" pin=2"/></net>

<net id="592"><net_src comp="54" pin="0"/><net_sink comp="583" pin=3"/></net>

<net id="596"><net_src comp="580" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="606"><net_src comp="50" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="607"><net_src comp="597" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="608"><net_src comp="52" pin="0"/><net_sink comp="600" pin=2"/></net>

<net id="609"><net_src comp="54" pin="0"/><net_sink comp="600" pin=3"/></net>

<net id="613"><net_src comp="597" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="618"><net_src comp="583" pin="4"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="56" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="624"><net_src comp="593" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="58" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="630"><net_src comp="620" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="614" pin="2"/><net_sink comp="626" pin=1"/></net>

<net id="636"><net_src comp="600" pin="4"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="56" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="642"><net_src comp="610" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="58" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="648"><net_src comp="638" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="632" pin="2"/><net_sink comp="644" pin=1"/></net>

<net id="654"><net_src comp="626" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="644" pin="2"/><net_sink comp="650" pin=1"/></net>

<net id="660"><net_src comp="650" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="195" pin="2"/><net_sink comp="656" pin=1"/></net>

<net id="667"><net_src comp="656" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="674"><net_src comp="34" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="675"><net_src comp="559" pin="3"/><net_sink comp="668" pin=1"/></net>

<net id="676"><net_src comp="12" pin="0"/><net_sink comp="668" pin=2"/></net>

<net id="677"><net_src comp="36" pin="0"/><net_sink comp="668" pin=3"/></net>

<net id="683"><net_src comp="38" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="684"><net_src comp="668" pin="4"/><net_sink comp="678" pin=1"/></net>

<net id="688"><net_src comp="678" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="694"><net_src comp="572" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="698"><net_src comp="206" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="705"><net_src comp="50" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="706"><net_src comp="695" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="707"><net_src comp="52" pin="0"/><net_sink comp="699" pin=2"/></net>

<net id="708"><net_src comp="54" pin="0"/><net_sink comp="699" pin=3"/></net>

<net id="712"><net_src comp="695" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="722"><net_src comp="50" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="723"><net_src comp="713" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="724"><net_src comp="52" pin="0"/><net_sink comp="716" pin=2"/></net>

<net id="725"><net_src comp="54" pin="0"/><net_sink comp="716" pin=3"/></net>

<net id="729"><net_src comp="713" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="734"><net_src comp="699" pin="4"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="56" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="740"><net_src comp="709" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="58" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="746"><net_src comp="736" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="730" pin="2"/><net_sink comp="742" pin=1"/></net>

<net id="752"><net_src comp="716" pin="4"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="56" pin="0"/><net_sink comp="748" pin=1"/></net>

<net id="758"><net_src comp="726" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="58" pin="0"/><net_sink comp="754" pin=1"/></net>

<net id="764"><net_src comp="754" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="748" pin="2"/><net_sink comp="760" pin=1"/></net>

<net id="770"><net_src comp="742" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="760" pin="2"/><net_sink comp="766" pin=1"/></net>

<net id="776"><net_src comp="766" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="201" pin="2"/><net_sink comp="772" pin=1"/></net>

<net id="783"><net_src comp="772" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="784"><net_src comp="206" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="788"><net_src comp="785" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="796"><net_src comp="789" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="797"><net_src comp="60" pin="0"/><net_sink comp="792" pin=1"/></net>

<net id="805"><net_src comp="798" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="792" pin="2"/><net_sink comp="801" pin=1"/></net>

<net id="814"><net_src comp="807" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="815"><net_src comp="60" pin="0"/><net_sink comp="810" pin=1"/></net>

<net id="821"><net_src comp="810" pin="2"/><net_sink comp="816" pin=1"/></net>

<net id="822"><net_src comp="792" pin="2"/><net_sink comp="816" pin=2"/></net>

<net id="829"><net_src comp="10" pin="0"/><net_sink comp="823" pin=0"/></net>

<net id="830"><net_src comp="12" pin="0"/><net_sink comp="823" pin=2"/></net>

<net id="831"><net_src comp="14" pin="0"/><net_sink comp="823" pin=3"/></net>

<net id="835"><net_src comp="823" pin="4"/><net_sink comp="832" pin=0"/></net>

<net id="840"><net_src comp="832" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="816" pin="3"/><net_sink comp="836" pin=1"/></net>

<net id="847"><net_src comp="810" pin="2"/><net_sink comp="842" pin=1"/></net>

<net id="848"><net_src comp="801" pin="2"/><net_sink comp="842" pin=2"/></net>

<net id="854"><net_src comp="836" pin="2"/><net_sink comp="849" pin=1"/></net>

<net id="855"><net_src comp="842" pin="3"/><net_sink comp="849" pin=2"/></net>

<net id="861"><net_src comp="70" pin="0"/><net_sink comp="856" pin=0"/></net>

<net id="862"><net_src comp="849" pin="3"/><net_sink comp="856" pin=1"/></net>

<net id="863"><net_src comp="32" pin="0"/><net_sink comp="856" pin=2"/></net>

<net id="871"><net_src comp="864" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="872"><net_src comp="856" pin="3"/><net_sink comp="867" pin=1"/></net>

<net id="882"><net_src comp="50" pin="0"/><net_sink comp="876" pin=0"/></net>

<net id="883"><net_src comp="873" pin="1"/><net_sink comp="876" pin=1"/></net>

<net id="884"><net_src comp="52" pin="0"/><net_sink comp="876" pin=2"/></net>

<net id="885"><net_src comp="54" pin="0"/><net_sink comp="876" pin=3"/></net>

<net id="889"><net_src comp="873" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="899"><net_src comp="50" pin="0"/><net_sink comp="893" pin=0"/></net>

<net id="900"><net_src comp="890" pin="1"/><net_sink comp="893" pin=1"/></net>

<net id="901"><net_src comp="52" pin="0"/><net_sink comp="893" pin=2"/></net>

<net id="902"><net_src comp="54" pin="0"/><net_sink comp="893" pin=3"/></net>

<net id="906"><net_src comp="890" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="911"><net_src comp="876" pin="4"/><net_sink comp="907" pin=0"/></net>

<net id="912"><net_src comp="56" pin="0"/><net_sink comp="907" pin=1"/></net>

<net id="917"><net_src comp="886" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="918"><net_src comp="58" pin="0"/><net_sink comp="913" pin=1"/></net>

<net id="923"><net_src comp="913" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="924"><net_src comp="907" pin="2"/><net_sink comp="919" pin=1"/></net>

<net id="929"><net_src comp="893" pin="4"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="56" pin="0"/><net_sink comp="925" pin=1"/></net>

<net id="935"><net_src comp="903" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="936"><net_src comp="58" pin="0"/><net_sink comp="931" pin=1"/></net>

<net id="941"><net_src comp="931" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="942"><net_src comp="925" pin="2"/><net_sink comp="937" pin=1"/></net>

<net id="947"><net_src comp="919" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="948"><net_src comp="937" pin="2"/><net_sink comp="943" pin=1"/></net>

<net id="953"><net_src comp="943" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="954"><net_src comp="201" pin="2"/><net_sink comp="949" pin=1"/></net>

<net id="960"><net_src comp="949" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="961"><net_src comp="955" pin="3"/><net_sink comp="132" pin=1"/></net>

<net id="965"><net_src comp="962" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="969"><net_src comp="216" pin="4"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="974"><net_src comp="232" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="979"><net_src comp="236" pin="4"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="984"><net_src comp="252" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="988"><net_src comp="258" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="990"><net_src comp="985" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="991"><net_src comp="985" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="992"><net_src comp="985" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="993"><net_src comp="985" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="994"><net_src comp="985" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="998"><net_src comp="264" pin="3"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="1003"><net_src comp="272" pin="2"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="1005"><net_src comp="1000" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="1009"><net_src comp="282" pin="4"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="1014"><net_src comp="326" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="1016"><net_src comp="1011" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="1017"><net_src comp="1011" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="1021"><net_src comp="332" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="1023"><net_src comp="1018" pin="1"/><net_sink comp="823" pin=1"/></net>

<net id="1027"><net_src comp="344" pin="3"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="1029"><net_src comp="1024" pin="1"/><net_sink comp="678" pin=2"/></net>

<net id="1030"><net_src comp="1024" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="1034"><net_src comp="352" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="1039"><net_src comp="384" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="1044"><net_src comp="84" pin="3"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="1049"><net_src comp="101" pin="3"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="1054"><net_src comp="422" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="456" pin=2"/></net>

<net id="1059"><net_src comp="428" pin="2"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="1064"><net_src comp="434" pin="2"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="1069"><net_src comp="440" pin="3"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="1074"><net_src comp="446" pin="3"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="1079"><net_src comp="91" pin="3"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="1081"><net_src comp="1076" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="1082"><net_src comp="1076" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="1086"><net_src comp="451" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="1091"><net_src comp="456" pin="3"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="1096"><net_src comp="465" pin="2"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="1098"><net_src comp="1093" pin="1"/><net_sink comp="541" pin=2"/></net>

<net id="1102"><net_src comp="513" pin="3"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="1104"><net_src comp="1099" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="1105"><net_src comp="1099" pin="1"/><net_sink comp="662" pin=2"/></net>

<net id="1109"><net_src comp="662" pin="3"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="1111"><net_src comp="1106" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="1112"><net_src comp="1106" pin="1"/><net_sink comp="778" pin=2"/></net>

<net id="1116"><net_src comp="109" pin="3"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="1121"><net_src comp="690" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="1126"><net_src comp="778" pin="3"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="1128"><net_src comp="1123" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="1129"><net_src comp="1123" pin="1"/><net_sink comp="955" pin=2"/></net>

<net id="1133"><net_src comp="117" pin="3"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="1138"><net_src comp="91" pin="3"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="1140"><net_src comp="1135" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="1141"><net_src comp="1135" pin="1"/><net_sink comp="955" pin=1"/></net>

<net id="1145"><net_src comp="867" pin="2"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="962" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {10 }
 - Input state : 
	Port: max_pooling2d.2 : input_r | {2 3 5 6 7 8 }
  - Chain level:
	State 1
	State 2
		zext_ln118 : 1
		tmp_12 : 1
		empty : 2
		zext_ln121 : 1
		tmp_13 : 1
		add_ln133 : 3
		icmp_ln118 : 1
		br_ln118 : 2
		icmp_ln121 : 1
		select_ln118 : 2
		add_ln118_1 : 1
		zext_ln118_1 : 2
		p_mid : 2
		p_mid115 : 3
		select_ln118_2 : 4
		select_ln118_4 : 4
		xor_ln118 : 2
		icmp_ln124 : 1
		and_ln118 : 2
		add_ln121 : 3
		or_ln121 : 2
		select_ln121 : 2
		zext_ln121_1 : 4
		add_ln133_6 : 5
		select_ln121_2 : 6
		or_ln121_1 : 7
		shl_ln133_mid2 : 7
		iii_cast : 3
		tmp : 7
		add_ln133_1 : 8
		zext_ln133 : 9
		input_addr : 10
		input_load : 11
		add_ln133_2 : 8
		zext_ln133_1 : 9
		input_addr_1 : 10
		input_load_1 : 11
		add_ln121_1 : 1
	State 3
		tmp_3 : 1
	State 4
		empty_36 : 1
		tmp_2 : 1
		trunc_ln134 : 1
		icmp_ln134 : 2
		icmp_ln134_1 : 2
		or_ln134 : 3
		and_ln134 : 3
		select_ln134 : 3
		tmp_6 : 4
	State 5
		p_mid119 : 1
		select_ln118_3 : 2
		select_ln118_5 : 2
		add_ln133_7 : 3
		select_ln121_3 : 4
		or_ln121_2 : 5
		shl_ln133_1_mid2 : 5
		tmp_4 : 1
		trunc_ln134_1 : 1
		tmp_5 : 1
		trunc_ln134_2 : 1
		icmp_ln134_2 : 2
		icmp_ln134_3 : 2
		or_ln134_1 : 3
		icmp_ln134_4 : 2
		icmp_ln134_5 : 2
		or_ln134_2 : 3
		and_ln134_1 : 3
		and_ln134_2 : 3
		select_ln134_1 : 3
		tmp_7 : 5
		add_ln133_4 : 6
		zext_ln133_2 : 7
		input_addr_2 : 8
		input_load_2 : 9
		add_ln133_5 : 6
	State 6
		tmp_s : 1
	State 7
		tmp_8 : 1
		trunc_ln134_3 : 1
		tmp_9 : 1
		trunc_ln134_4 : 1
		icmp_ln134_6 : 2
		icmp_ln134_7 : 2
		or_ln134_3 : 3
		icmp_ln134_8 : 2
		icmp_ln134_9 : 2
		or_ln134_4 : 3
		and_ln134_3 : 3
		and_ln134_4 : 3
		select_ln134_2 : 3
		input_addr_3 : 1
		input_load_3 : 2
	State 8
	State 9
		mul20 : 1
		mul221 : 2
		mul20_mid1 : 1
		select_ln118_1 : 2
		p_cast3_cast_mid1 : 1
		mul221_mid1 : 3
		select_ln118_7 : 3
		select_ln121_1 : 4
		add26_mid2 : 5
		add_ln140 : 6
	State 10
		tmp_1 : 1
		trunc_ln134_5 : 1
		tmp_10 : 1
		trunc_ln134_6 : 1
		icmp_ln134_10 : 2
		icmp_ln134_11 : 2
		or_ln134_5 : 3
		icmp_ln134_12 : 2
		icmp_ln134_13 : 2
		or_ln134_6 : 3
		and_ln134_5 : 3
		and_ln134_6 : 3
		select_ln134_3 : 3
		output_addr : 1
		store_ln140 : 4
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |    select_ln118_fu_264   |    0    |    0    |    6    |
|          |   select_ln118_2_fu_298  |    0    |    0    |    12   |
|          |   select_ln118_4_fu_306  |    0    |    0    |    12   |
|          |    select_ln121_fu_344   |    0    |    0    |    6    |
|          |   select_ln121_2_fu_362  |    0    |    0    |    12   |
|          |   select_ln118_6_fu_440  |    0    |    0    |    6    |
|          |   select_ln121_4_fu_446  |    0    |    0    |    6    |
|          |   select_ln121_5_fu_456  |    0    |    0    |    10   |
|  select  |    select_ln134_fu_513   |    0    |    0    |    32   |
|          |   select_ln118_3_fu_541  |    0    |    0    |    12   |
|          |   select_ln118_5_fu_547  |    0    |    0    |    12   |
|          |   select_ln121_3_fu_559  |    0    |    0    |    12   |
|          |   select_ln134_1_fu_662  |    0    |    0    |    32   |
|          |   select_ln134_2_fu_778  |    0    |    0    |    32   |
|          |   select_ln118_1_fu_816  |    0    |    0    |    9    |
|          |   select_ln118_7_fu_842  |    0    |    0    |    9    |
|          |   select_ln121_1_fu_849  |    0    |    0    |    9    |
|          |   select_ln134_3_fu_955  |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|
|          |     add_ln133_fu_246     |    0    |    0    |    19   |
|          |    add_ln118_1_fu_272    |    0    |    0    |    13   |
|          |     add_ln121_fu_332     |    0    |    0    |    13   |
|          |    add_ln133_6_fu_356    |    0    |    0    |    19   |
|          |    add_ln133_2_fu_411    |    0    |    0    |    24   |
|          |    add_ln121_1_fu_422    |    0    |    0    |    18   |
|    add   |     add_ln118_fu_428     |    0    |    0    |    22   |
|          |     add_ln124_fu_451     |    0    |    0    |    13   |
|          |    add_ln133_3_fu_522    |    0    |    0    |    19   |
|          |    add_ln133_7_fu_554    |    0    |    0    |    19   |
|          |    add_ln133_5_fu_690    |    0    |    0    |    24   |
|          |       mul221_fu_801      |    0    |    0    |    17   |
|          |    mul221_mid1_fu_836    |    0    |    0    |    17   |
|          |     add_ln140_fu_867     |    0    |    0    |    22   |
|----------|--------------------------|---------|---------|---------|
|          |     icmp_ln118_fu_252    |    0    |    0    |    12   |
|          |     icmp_ln121_fu_258    |    0    |    0    |    11   |
|          |     icmp_ln124_fu_320    |    0    |    0    |    10   |
|          |     icmp_ln134_fu_489    |    0    |    0    |    11   |
|          |    icmp_ln134_1_fu_495   |    0    |    0    |    16   |
|          |    icmp_ln134_2_fu_614   |    0    |    0    |    11   |
|          |    icmp_ln134_3_fu_620   |    0    |    0    |    16   |
|          |    icmp_ln134_4_fu_632   |    0    |    0    |    11   |
|   icmp   |    icmp_ln134_5_fu_638   |    0    |    0    |    16   |
|          |    icmp_ln134_6_fu_730   |    0    |    0    |    11   |
|          |    icmp_ln134_7_fu_736   |    0    |    0    |    16   |
|          |    icmp_ln134_8_fu_748   |    0    |    0    |    11   |
|          |    icmp_ln134_9_fu_754   |    0    |    0    |    16   |
|          |   icmp_ln134_10_fu_907   |    0    |    0    |    11   |
|          |   icmp_ln134_11_fu_913   |    0    |    0    |    16   |
|          |   icmp_ln134_12_fu_925   |    0    |    0    |    11   |
|          |   icmp_ln134_13_fu_931   |    0    |    0    |    16   |
|----------|--------------------------|---------|---------|---------|
|          |       empty_fu_226       |    0    |    0    |    30   |
|          |      p_mid115_fu_292     |    0    |    0    |    30   |
|    mul   |      empty_36_fu_465     |    0    |    0    |    30   |
|          |      p_mid119_fu_535     |    0    |    0    |    30   |
|          |       mul20_fu_792       |    0    |    0    |    23   |
|          |     mul20_mid1_fu_810    |    0    |    0    |    23   |
|----------|--------------------------|---------|---------|---------|
|          |     and_ln118_fu_326     |    0    |    0    |    2    |
|          |     and_ln134_fu_507     |    0    |    0    |    2    |
|          |    and_ln134_1_fu_650    |    0    |    0    |    2    |
|    and   |    and_ln134_2_fu_656    |    0    |    0    |    2    |
|          |    and_ln134_3_fu_766    |    0    |    0    |    2    |
|          |    and_ln134_4_fu_772    |    0    |    0    |    2    |
|          |    and_ln134_5_fu_943    |    0    |    0    |    2    |
|          |    and_ln134_6_fu_949    |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |      or_ln121_fu_338     |    0    |    0    |    2    |
|          |     or_ln121_1_fu_370    |    0    |    0    |    0    |
|          |      empty_35_fu_434     |    0    |    0    |    0    |
|          |      or_ln134_fu_501     |    0    |    0    |    2    |
|          |      p_mid117_fu_526     |    0    |    0    |    0    |
|    or    |     or_ln121_2_fu_566    |    0    |    0    |    0    |
|          |     or_ln134_1_fu_626    |    0    |    0    |    2    |
|          |     or_ln134_2_fu_644    |    0    |    0    |    2    |
|          |     or_ln134_3_fu_742    |    0    |    0    |    2    |
|          |     or_ln134_4_fu_760    |    0    |    0    |    2    |
|          |     or_ln134_5_fu_919    |    0    |    0    |    2    |
|          |     or_ln134_6_fu_937    |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|    xor   |     xor_ln118_fu_314     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|   fcmp   |        grp_fu_195        |    0    |    0    |    0    |
|          |        grp_fu_201        |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     zext_ln118_fu_212    |    0    |    0    |    0    |
|          |     zext_ln121_fu_232    |    0    |    0    |    0    |
|          |    zext_ln118_1_fu_278   |    0    |    0    |    0    |
|          |    zext_ln121_1_fu_352   |    0    |    0    |    0    |
|          |      iii_cast_fu_384     |    0    |    0    |    0    |
|          |     zext_ln133_fu_406    |    0    |    0    |    0    |
|          |    zext_ln133_1_fu_417   |    0    |    0    |    0    |
|          |      p_cast2_fu_462      |    0    |    0    |    0    |
|   zext   |    p_cast2_mid1_fu_531   |    0    |    0    |    0    |
|          |    zext_ln133_2_fu_685   |    0    |    0    |    0    |
|          |    zext_ln133_3_fu_785   |    0    |    0    |    0    |
|          |    p_cast_cast_fu_789    |    0    |    0    |    0    |
|          |    p_cast3_cast_fu_798   |    0    |    0    |    0    |
|          |  p_cast_cast_mid1_fu_807 |    0    |    0    |    0    |
|          | p_cast3_cast_mid1_fu_832 |    0    |    0    |    0    |
|          |     iii_cast5_fu_864     |    0    |    0    |    0    |
|          |     zext_ln140_fu_962    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_12_fu_216      |    0    |    0    |    0    |
|          |       tmp_13_fu_236      |    0    |    0    |    0    |
|          |       p_mid_fu_282       |    0    |    0    |    0    |
|          |        tmp_fu_388        |    0    |    0    |    0    |
|          |       tmp_2_fu_475       |    0    |    0    |    0    |
|          |       tmp_4_fu_583       |    0    |    0    |    0    |
|partselect|       tmp_5_fu_600       |    0    |    0    |    0    |
|          |       tmp_7_fu_668       |    0    |    0    |    0    |
|          |       tmp_8_fu_699       |    0    |    0    |    0    |
|          |       tmp_9_fu_716       |    0    |    0    |    0    |
|          |       p_mid1_fu_823      |    0    |    0    |    0    |
|          |       tmp_1_fu_876       |    0    |    0    |    0    |
|          |       tmp_10_fu_893      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |   shl_ln133_mid2_fu_376  |    0    |    0    |    0    |
|          |    add_ln133_1_fu_398    |    0    |    0    |    0    |
|bitconcatenate|  shl_ln133_1_mid2_fu_572 |    0    |    0    |    0    |
|          |    add_ln133_4_fu_678    |    0    |    0    |    0    |
|          |     add26_mid2_fu_856    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    trunc_ln134_fu_485    |    0    |    0    |    0    |
|          |   trunc_ln134_1_fu_593   |    0    |    0    |    0    |
|          |   trunc_ln134_2_fu_610   |    0    |    0    |    0    |
|   trunc  |   trunc_ln134_3_fu_709   |    0    |    0    |    0    |
|          |   trunc_ln134_4_fu_726   |    0    |    0    |    0    |
|          |   trunc_ln134_5_fu_886   |    0    |    0    |    0    |
|          |   trunc_ln134_6_fu_903   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    0    |    0    |   942   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  add_ln118_1_reg_1000  |    6   |
|   add_ln118_reg_1056   |   15   |
|  add_ln121_1_reg_1051  |   11   |
|   add_ln121_reg_1018   |    6   |
|   add_ln124_reg_1083   |    6   |
|  add_ln133_5_reg_1118  |   17   |
|   add_ln140_reg_1142   |   15   |
|   and_ln118_reg_1011   |    1   |
|    empty_35_reg_1061   |    6   |
|    empty_36_reg_1093   |   12   |
|        i_reg_150       |    6   |
|   icmp_ln118_reg_981   |    1   |
|   icmp_ln121_reg_985   |    1   |
|       ii_reg_173       |    6   |
|    iii_cast_reg_1036   |   17   |
|       iii_reg_184      |    6   |
|indvar_flatten51_reg_138|   15   |
| indvar_flatten_reg_162 |   11   |
|  input_addr_1_reg_1046 |   17   |
|  input_addr_2_reg_1113 |   17   |
|  input_addr_3_reg_1130 |   17   |
|   input_addr_reg_1041  |   17   |
|  input_load_1_reg_1076 |   32   |
|  input_load_3_reg_1135 |   32   |
|     p_mid_reg_1006     |    5   |
|         reg_206        |   32   |
| select_ln118_6_reg_1066|    6   |
|  select_ln118_reg_995  |    6   |
| select_ln121_4_reg_1071|    6   |
| select_ln121_5_reg_1088|   11   |
|  select_ln121_reg_1024 |    6   |
| select_ln134_1_reg_1106|   32   |
| select_ln134_2_reg_1123|   32   |
|  select_ln134_reg_1099 |   32   |
|     tmp_12_reg_966     |    5   |
|     tmp_13_reg_976     |    5   |
|  zext_ln121_1_reg_1031 |   12   |
|   zext_ln121_reg_971   |   12   |
+------------------------+--------+
|          Total         |   492  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_91     |  p0  |   4  |  17  |   68   ||    20   |
|     grp_access_fu_91     |  p2  |   4  |   0  |    0   ||    20   |
| indvar_flatten51_reg_138 |  p0  |   2  |  15  |   30   ||    9    |
|         i_reg_150        |  p0  |   2  |   6  |   12   ||    9    |
|        grp_fu_195        |  p0  |   3  |  32  |   96   ||    14   |
|        grp_fu_195        |  p1  |   3  |  32  |   96   ||    14   |
|        grp_fu_201        |  p0  |   3  |  32  |   96   ||    14   |
|        grp_fu_201        |  p1  |   2  |  32  |   64   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   462  ||  4.318  ||   109   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   942  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   109  |
|  Register |    -   |    -   |   492  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    4   |   492  |  1051  |
+-----------+--------+--------+--------+--------+
