{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1704978794334 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1704978794334 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 11 05:13:14 2024 " "Processing started: Thu Jan 11 05:13:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1704978794334 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1704978794334 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VLSI_Project -c VLSI_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off VLSI_Project -c VLSI_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1704978794334 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1704978794553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_control.v 1 1 " "Found 1 design units, including 1 entities, in source file traffic_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Traffic_Control " "Found entity 1: Traffic_Control" {  } { { "Traffic_Control.v" "" { Text "C:/Users/admin/Desktop/traffic light/Traffic_Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704978794584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704978794584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterr.v 1 1 " "Found 1 design units, including 1 entities, in source file counterr.v" { { "Info" "ISGN_ENTITY_NAME" "1 counterr " "Found entity 1: counterr" {  } { { "counterr.v" "" { Text "C:/Users/admin/Desktop/traffic light/counterr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704978794584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704978794584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_modk.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_modk.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_modk " "Found entity 1: counter_modk" {  } { { "counter_modk.v" "" { Text "C:/Users/admin/Desktop/traffic light/counter_modk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704978794584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704978794584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_divider_9_2.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_divider_9_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_divider_9_2 " "Found entity 1: counter_divider_9_2" {  } { { "counter_divider_9_2.v" "" { Text "C:/Users/admin/Desktop/traffic light/counter_divider_9_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704978794600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704978794600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b2d_ssd.v 1 1 " "Found 1 design units, including 1 entities, in source file b2d_ssd.v" { { "Info" "ISGN_ENTITY_NAME" "1 b2d_ssd " "Found entity 1: b2d_ssd" {  } { { "b2d_ssd.v" "" { Text "C:/Users/admin/Desktop/traffic light/b2d_ssd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704978794600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704978794600 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Done Traffic_Control.v(12) " "Verilog HDL Implicit Net warning at Traffic_Control.v(12): created implicit net for \"Done\"" {  } { { "Traffic_Control.v" "" { Text "C:/Users/admin/Desktop/traffic light/Traffic_Control.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704978794600 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Traffic_Control " "Elaborating entity \"Traffic_Control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1704978794615 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state_next Traffic_Control.v(47) " "Verilog HDL Always Construct warning at Traffic_Control.v(47): inferring latch(es) for variable \"state_next\", which holds its previous value in one or more paths through the always construct" {  } { { "Traffic_Control.v" "" { Text "C:/Users/admin/Desktop/traffic light/Traffic_Control.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1704978794615 "|Traffic_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.COUNTER_RESET_YELLOW_NORTH Traffic_Control.v(47) " "Inferred latch for \"state_next.COUNTER_RESET_YELLOW_NORTH\" at Traffic_Control.v(47)" {  } { { "Traffic_Control.v" "" { Text "C:/Users/admin/Desktop/traffic light/Traffic_Control.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1704978794615 "|Traffic_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.COUNTER_RESET_YELLOW_EAST Traffic_Control.v(47) " "Inferred latch for \"state_next.COUNTER_RESET_YELLOW_EAST\" at Traffic_Control.v(47)" {  } { { "Traffic_Control.v" "" { Text "C:/Users/admin/Desktop/traffic light/Traffic_Control.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1704978794615 "|Traffic_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.COUNTER_RESET_NORTH Traffic_Control.v(47) " "Inferred latch for \"state_next.COUNTER_RESET_NORTH\" at Traffic_Control.v(47)" {  } { { "Traffic_Control.v" "" { Text "C:/Users/admin/Desktop/traffic light/Traffic_Control.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1704978794615 "|Traffic_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.COUNTER_RESET_EAST Traffic_Control.v(47) " "Inferred latch for \"state_next.COUNTER_RESET_EAST\" at Traffic_Control.v(47)" {  } { { "Traffic_Control.v" "" { Text "C:/Users/admin/Desktop/traffic light/Traffic_Control.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1704978794615 "|Traffic_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.RESET_STATE Traffic_Control.v(47) " "Inferred latch for \"state_next.RESET_STATE\" at Traffic_Control.v(47)" {  } { { "Traffic_Control.v" "" { Text "C:/Users/admin/Desktop/traffic light/Traffic_Control.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1704978794615 "|Traffic_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.CAR_EAST Traffic_Control.v(47) " "Inferred latch for \"state_next.CAR_EAST\" at Traffic_Control.v(47)" {  } { { "Traffic_Control.v" "" { Text "C:/Users/admin/Desktop/traffic light/Traffic_Control.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1704978794615 "|Traffic_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.CAR_NORTH Traffic_Control.v(47) " "Inferred latch for \"state_next.CAR_NORTH\" at Traffic_Control.v(47)" {  } { { "Traffic_Control.v" "" { Text "C:/Users/admin/Desktop/traffic light/Traffic_Control.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1704978794615 "|Traffic_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.YELLOW_STATE_NORTH Traffic_Control.v(47) " "Inferred latch for \"state_next.YELLOW_STATE_NORTH\" at Traffic_Control.v(47)" {  } { { "Traffic_Control.v" "" { Text "C:/Users/admin/Desktop/traffic light/Traffic_Control.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1704978794615 "|Traffic_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.YELLOW_STATE_EAST Traffic_Control.v(47) " "Inferred latch for \"state_next.YELLOW_STATE_EAST\" at Traffic_Control.v(47)" {  } { { "Traffic_Control.v" "" { Text "C:/Users/admin/Desktop/traffic light/Traffic_Control.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1704978794615 "|Traffic_Control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterr counterr:m0 " "Elaborating entity \"counterr\" for hierarchy \"counterr:m0\"" {  } { { "Traffic_Control.v" "m0" { Text "C:/Users/admin/Desktop/traffic light/Traffic_Control.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704978794615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_modk counterr:m0\|counter_modk:C0 " "Elaborating entity \"counter_modk\" for hierarchy \"counterr:m0\|counter_modk:C0\"" {  } { { "counterr.v" "C0" { Text "C:/Users/admin/Desktop/traffic light/counterr.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704978794615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_modk counterr:m0\|counter_modk:C1 " "Elaborating entity \"counter_modk\" for hierarchy \"counterr:m0\|counter_modk:C1\"" {  } { { "counterr.v" "C1" { Text "C:/Users/admin/Desktop/traffic light/counterr.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704978794615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_divider_9_2 counterr:m0\|counter_divider_9_2:C4 " "Elaborating entity \"counter_divider_9_2\" for hierarchy \"counterr:m0\|counter_divider_9_2:C4\"" {  } { { "counterr.v" "C4" { Text "C:/Users/admin/Desktop/traffic light/counterr.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704978794631 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 counter_divider_9_2.v(13) " "Verilog HDL assignment warning at counter_divider_9_2.v(13): truncated value with size 32 to match size of target (6)" {  } { { "counter_divider_9_2.v" "" { Text "C:/Users/admin/Desktop/traffic light/counter_divider_9_2.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704978794631 "|Traffic_Control|counterr:m0|counter_divider_9_2:C4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b2d_ssd counterr:m0\|b2d_ssd:H1 " "Elaborating entity \"b2d_ssd\" for hierarchy \"counterr:m0\|b2d_ssd:H1\"" {  } { { "counterr.v" "H1" { Text "C:/Users/admin/Desktop/traffic light/counterr.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704978794631 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1704978795084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.CAR_NORTH_281 " "Latch state_next.CAR_NORTH_281 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg.CAR_NORTH " "Ports D and ENA on the latch are fed by the same signal state_reg.CAR_NORTH" {  } { { "Traffic_Control.v" "" { Text "C:/Users/admin/Desktop/traffic light/Traffic_Control.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1704978795100 ""}  } { { "Traffic_Control.v" "" { Text "C:/Users/admin/Desktop/traffic light/Traffic_Control.v" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1704978795100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.RESET_STATE_257 " "Latch state_next.RESET_STATE_257 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg.RESET_STATE " "Ports D and ENA on the latch are fed by the same signal state_reg.RESET_STATE" {  } { { "Traffic_Control.v" "" { Text "C:/Users/admin/Desktop/traffic light/Traffic_Control.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1704978795100 ""}  } { { "Traffic_Control.v" "" { Text "C:/Users/admin/Desktop/traffic light/Traffic_Control.v" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1704978795100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.CAR_EAST_269 " "Latch state_next.CAR_EAST_269 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg.CAR_EAST " "Ports D and ENA on the latch are fed by the same signal state_reg.CAR_EAST" {  } { { "Traffic_Control.v" "" { Text "C:/Users/admin/Desktop/traffic light/Traffic_Control.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1704978795100 ""}  } { { "Traffic_Control.v" "" { Text "C:/Users/admin/Desktop/traffic light/Traffic_Control.v" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1704978795100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.COUNTER_RESET_YELLOW_EAST_221 " "Latch state_next.COUNTER_RESET_YELLOW_EAST_221 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg.YELLOW_STATE_EAST " "Ports D and ENA on the latch are fed by the same signal state_reg.YELLOW_STATE_EAST" {  } { { "Traffic_Control.v" "" { Text "C:/Users/admin/Desktop/traffic light/Traffic_Control.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1704978795100 ""}  } { { "Traffic_Control.v" "" { Text "C:/Users/admin/Desktop/traffic light/Traffic_Control.v" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1704978795100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.COUNTER_RESET_YELLOW_NORTH_209 " "Latch state_next.COUNTER_RESET_YELLOW_NORTH_209 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg.YELLOW_STATE_NORTH " "Ports D and ENA on the latch are fed by the same signal state_reg.YELLOW_STATE_NORTH" {  } { { "Traffic_Control.v" "" { Text "C:/Users/admin/Desktop/traffic light/Traffic_Control.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1704978795100 ""}  } { { "Traffic_Control.v" "" { Text "C:/Users/admin/Desktop/traffic light/Traffic_Control.v" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1704978795100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.COUNTER_RESET_EAST_245 " "Latch state_next.COUNTER_RESET_EAST_245 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg.CAR_EAST " "Ports D and ENA on the latch are fed by the same signal state_reg.CAR_EAST" {  } { { "Traffic_Control.v" "" { Text "C:/Users/admin/Desktop/traffic light/Traffic_Control.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1704978795100 ""}  } { { "Traffic_Control.v" "" { Text "C:/Users/admin/Desktop/traffic light/Traffic_Control.v" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1704978795100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.COUNTER_RESET_NORTH_233 " "Latch state_next.COUNTER_RESET_NORTH_233 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg.CAR_NORTH " "Ports D and ENA on the latch are fed by the same signal state_reg.CAR_NORTH" {  } { { "Traffic_Control.v" "" { Text "C:/Users/admin/Desktop/traffic light/Traffic_Control.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1704978795100 ""}  } { { "Traffic_Control.v" "" { Text "C:/Users/admin/Desktop/traffic light/Traffic_Control.v" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1704978795100 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "counterr.v" "" { Text "C:/Users/admin/Desktop/traffic light/counterr.v" 19 -1 0 } } { "counter_modk.v" "" { Text "C:/Users/admin/Desktop/traffic light/counter_modk.v" 11 -1 0 } } { "counterr.v" "" { Text "C:/Users/admin/Desktop/traffic light/counterr.v" 12 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1704978795100 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1704978795100 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counterr:m0\|counter_modk:C1\|Q\[2\] counterr:m0\|counter_modk:C1\|Q\[2\]~_emulated counterr:m0\|counter_modk:C1\|Q\[2\]~1 " "Register \"counterr:m0\|counter_modk:C1\|Q\[2\]\" is converted into an equivalent circuit using register \"counterr:m0\|counter_modk:C1\|Q\[2\]~_emulated\" and latch \"counterr:m0\|counter_modk:C1\|Q\[2\]~1\"" {  } { { "counter_modk.v" "" { Text "C:/Users/admin/Desktop/traffic light/counter_modk.v" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1704978795100 "|Traffic_Control|counterr:m0|counter_modk:C1|Q[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counterr:m0\|counter_modk:C1\|Q\[3\] counterr:m0\|counter_modk:C1\|Q\[3\]~_emulated counterr:m0\|counter_modk:C1\|Q\[3\]~5 " "Register \"counterr:m0\|counter_modk:C1\|Q\[3\]\" is converted into an equivalent circuit using register \"counterr:m0\|counter_modk:C1\|Q\[3\]~_emulated\" and latch \"counterr:m0\|counter_modk:C1\|Q\[3\]~5\"" {  } { { "counter_modk.v" "" { Text "C:/Users/admin/Desktop/traffic light/counter_modk.v" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1704978795100 "|Traffic_Control|counterr:m0|counter_modk:C1|Q[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counterr:m0\|counter_modk:C2\|Q\[1\] counterr:m0\|counter_modk:C2\|Q\[1\]~_emulated counterr:m0\|counter_modk:C2\|Q\[1\]~1 " "Register \"counterr:m0\|counter_modk:C2\|Q\[1\]\" is converted into an equivalent circuit using register \"counterr:m0\|counter_modk:C2\|Q\[1\]~_emulated\" and latch \"counterr:m0\|counter_modk:C2\|Q\[1\]~1\"" {  } { { "counter_modk.v" "" { Text "C:/Users/admin/Desktop/traffic light/counter_modk.v" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1704978795100 "|Traffic_Control|counterr:m0|counter_modk:C2|Q[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1704978795100 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1704978795240 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1704978795412 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1704978795553 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704978795553 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "139 " "Implemented 139 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1704978795615 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1704978795615 ""} { "Info" "ICUT_CUT_TM_LCELLS" "120 " "Implemented 120 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1704978795615 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1704978795615 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "483 " "Peak virtual memory: 483 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1704978795662 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 11 05:13:15 2024 " "Processing ended: Thu Jan 11 05:13:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1704978795662 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1704978795662 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1704978795662 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1704978795662 ""}
