;redcode
;assert 1
	SPL 0, <402
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -7, <-420
	SUB 12, @10
	JMP <121, 103
	DJN -1, @-20
	DJN -1, @-20
	SUB @127, 100
	CMP @121, 106
	CMP @121, 106
	CMP @0, @2
	CMP @0, @2
	SLT 500, @42
	SUB @121, 103
	CMP @127, 100
	CMP @127, 100
	CMP @127, 100
	ADD 211, 60
	ADD 270, 1
	JMP -7, @-20
	SUB @121, 106
	CMP @127, 100
	SUB @121, @106
	CMP @127, 100
	JMP -11, @-20
	CMP @127, 100
	CMP @127, 100
	CMP @127, 100
	CMP @127, 100
	SLT 0, @42
	SLT 0, @42
	CMP -7, <-420
	CMP -7, <-420
	ADD 270, 1
	ADD 270, 1
	ADD 270, 1
	DJN -1, @-20
	SUB 0, @42
	CMP -7, <-420
	CMP @127, 100
	SPL 0, <402
	SPL 0, <402
	CMP @127, 100
	CMP @127, 100
	SPL 0, <402
	CMP -7, <-420
	MOV -7, <-20
	SUB @221, 103
	SPL 0, <402
