// Seed: 1541183071
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  tri1 id_5;
  logic [7:0] id_6;
  assign id_6[1 : 1] = 1;
  assign id_4 = id_2;
  assign id_5 = {1, 1'b0, 1'b0};
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    input tri id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    input wand id_6,
    input supply1 id_7,
    output tri id_8,
    output wand id_9
);
  wire id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11
  );
  assign modCall_1.type_7 = 0;
  wire id_12;
  wire id_13;
endmodule
