// Seed: 203014943
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  id_8 :
  assert property (@(negedge id_5) 1)
  else $display(1);
  generate
    wire id_9;
  endgenerate
endmodule
module module_1 (
    input wor   id_0,
    input uwire id_1,
    input tri1  id_2
);
  tri1 id_4;
  assign id_4 = 1;
  id_5 :
  assert property (@(posedge id_2) 1)
  else $display(id_4);
  wire id_6;
  wor  id_7 = id_5 ? 1 : 1;
  module_0(
      id_4, id_6, id_7, id_4, id_6, id_4, id_6
  );
endmodule
