// Generated by CIRCT firtool-1.47.0
module DynamicFifo(
  input         clock,
                reset,
                io_push,
                io_pop,
  input  [31:0] io_dataIn,
  input  [5:0]  io_almostEmptyLevel,
                io_almostFullLevel,
  input  [31:0] io_ramDataOut,
  output [31:0] io_dataOut,
  output        io_empty,
                io_full,
                io_almostEmpty,
                io_almostFull,
                io_ramWriteEnable,
  output [5:0]  io_ramWriteAddress,
  output [31:0] io_ramDataIn,
  output        io_ramReadEnable,
  output [5:0]  io_ramReadAddress
);

  reg  [31:0] casez_tmp;
  reg  [31:0] fifoMemory_0;
  reg  [31:0] fifoMemory_1;
  reg  [31:0] fifoMemory_2;
  reg  [31:0] fifoMemory_3;
  reg  [31:0] fifoMemory_4;
  reg  [31:0] fifoMemory_5;
  reg  [31:0] fifoMemory_6;
  reg  [31:0] fifoMemory_7;
  reg  [31:0] fifoMemory_8;
  reg  [31:0] fifoMemory_9;
  reg  [31:0] fifoMemory_10;
  reg  [31:0] fifoMemory_11;
  reg  [31:0] fifoMemory_12;
  reg  [31:0] fifoMemory_13;
  reg  [31:0] fifoMemory_14;
  reg  [31:0] fifoMemory_15;
  reg  [31:0] fifoMemory_16;
  reg  [31:0] fifoMemory_17;
  reg  [31:0] fifoMemory_18;
  reg  [31:0] fifoMemory_19;
  reg  [31:0] fifoMemory_20;
  reg  [31:0] fifoMemory_21;
  reg  [31:0] fifoMemory_22;
  reg  [31:0] fifoMemory_23;
  reg  [31:0] fifoMemory_24;
  reg  [31:0] fifoMemory_25;
  reg  [31:0] fifoMemory_26;
  reg  [31:0] fifoMemory_27;
  reg  [31:0] fifoMemory_28;
  reg  [31:0] fifoMemory_29;
  reg  [31:0] fifoMemory_30;
  reg  [31:0] fifoMemory_31;
  reg  [31:0] fifoMemory_32;
  reg  [31:0] fifoMemory_33;
  reg  [31:0] fifoMemory_34;
  reg  [31:0] fifoMemory_35;
  reg  [31:0] fifoMemory_36;
  reg  [31:0] fifoMemory_37;
  reg  [31:0] fifoMemory_38;
  reg  [31:0] fifoMemory_39;
  reg  [31:0] fifoMemory_40;
  reg  [31:0] fifoMemory_41;
  reg  [31:0] fifoMemory_42;
  reg  [31:0] fifoMemory_43;
  reg  [31:0] fifoMemory_44;
  reg  [31:0] fifoMemory_45;
  reg  [31:0] fifoMemory_46;
  reg  [31:0] fifoMemory_47;
  reg  [31:0] fifoMemory_48;
  reg  [31:0] fifoMemory_49;
  reg  [31:0] fifoMemory_50;
  reg  [31:0] fifoMemory_51;
  reg  [31:0] fifoMemory_52;
  reg  [31:0] fifoMemory_53;
  reg  [31:0] fifoMemory_54;
  reg  [31:0] fifoMemory_55;
  reg  [31:0] fifoMemory_56;
  reg  [31:0] fifoMemory_57;
  reg  [31:0] fifoMemory_58;
  reg  [31:0] fifoMemory_59;
  reg  [31:0] fifoMemory_60;
  reg  [31:0] fifoMemory_61;
  reg  [31:0] fifoMemory_62;
  reg  [31:0] fifoMemory_63;
  reg  [6:0]  tail;
  reg  [6:0]  head;
  reg  [6:0]  count;
  wire        _io_empty_output = count == 7'h0;
  wire        _io_full_output = count == 7'h40;
  always_comb begin
    casez (tail[5:0])
      6'b000000:
        casez_tmp = fifoMemory_0;
      6'b000001:
        casez_tmp = fifoMemory_1;
      6'b000010:
        casez_tmp = fifoMemory_2;
      6'b000011:
        casez_tmp = fifoMemory_3;
      6'b000100:
        casez_tmp = fifoMemory_4;
      6'b000101:
        casez_tmp = fifoMemory_5;
      6'b000110:
        casez_tmp = fifoMemory_6;
      6'b000111:
        casez_tmp = fifoMemory_7;
      6'b001000:
        casez_tmp = fifoMemory_8;
      6'b001001:
        casez_tmp = fifoMemory_9;
      6'b001010:
        casez_tmp = fifoMemory_10;
      6'b001011:
        casez_tmp = fifoMemory_11;
      6'b001100:
        casez_tmp = fifoMemory_12;
      6'b001101:
        casez_tmp = fifoMemory_13;
      6'b001110:
        casez_tmp = fifoMemory_14;
      6'b001111:
        casez_tmp = fifoMemory_15;
      6'b010000:
        casez_tmp = fifoMemory_16;
      6'b010001:
        casez_tmp = fifoMemory_17;
      6'b010010:
        casez_tmp = fifoMemory_18;
      6'b010011:
        casez_tmp = fifoMemory_19;
      6'b010100:
        casez_tmp = fifoMemory_20;
      6'b010101:
        casez_tmp = fifoMemory_21;
      6'b010110:
        casez_tmp = fifoMemory_22;
      6'b010111:
        casez_tmp = fifoMemory_23;
      6'b011000:
        casez_tmp = fifoMemory_24;
      6'b011001:
        casez_tmp = fifoMemory_25;
      6'b011010:
        casez_tmp = fifoMemory_26;
      6'b011011:
        casez_tmp = fifoMemory_27;
      6'b011100:
        casez_tmp = fifoMemory_28;
      6'b011101:
        casez_tmp = fifoMemory_29;
      6'b011110:
        casez_tmp = fifoMemory_30;
      6'b011111:
        casez_tmp = fifoMemory_31;
      6'b100000:
        casez_tmp = fifoMemory_32;
      6'b100001:
        casez_tmp = fifoMemory_33;
      6'b100010:
        casez_tmp = fifoMemory_34;
      6'b100011:
        casez_tmp = fifoMemory_35;
      6'b100100:
        casez_tmp = fifoMemory_36;
      6'b100101:
        casez_tmp = fifoMemory_37;
      6'b100110:
        casez_tmp = fifoMemory_38;
      6'b100111:
        casez_tmp = fifoMemory_39;
      6'b101000:
        casez_tmp = fifoMemory_40;
      6'b101001:
        casez_tmp = fifoMemory_41;
      6'b101010:
        casez_tmp = fifoMemory_42;
      6'b101011:
        casez_tmp = fifoMemory_43;
      6'b101100:
        casez_tmp = fifoMemory_44;
      6'b101101:
        casez_tmp = fifoMemory_45;
      6'b101110:
        casez_tmp = fifoMemory_46;
      6'b101111:
        casez_tmp = fifoMemory_47;
      6'b110000:
        casez_tmp = fifoMemory_48;
      6'b110001:
        casez_tmp = fifoMemory_49;
      6'b110010:
        casez_tmp = fifoMemory_50;
      6'b110011:
        casez_tmp = fifoMemory_51;
      6'b110100:
        casez_tmp = fifoMemory_52;
      6'b110101:
        casez_tmp = fifoMemory_53;
      6'b110110:
        casez_tmp = fifoMemory_54;
      6'b110111:
        casez_tmp = fifoMemory_55;
      6'b111000:
        casez_tmp = fifoMemory_56;
      6'b111001:
        casez_tmp = fifoMemory_57;
      6'b111010:
        casez_tmp = fifoMemory_58;
      6'b111011:
        casez_tmp = fifoMemory_59;
      6'b111100:
        casez_tmp = fifoMemory_60;
      6'b111101:
        casez_tmp = fifoMemory_61;
      6'b111110:
        casez_tmp = fifoMemory_62;
      default:
        casez_tmp = fifoMemory_63;
    endcase
  end // always_comb
  wire        _GEN = io_push & ~_io_full_output;
  always @(posedge clock) begin
    if (_GEN & head[5:0] == 6'h0)
      fifoMemory_0 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h1)
      fifoMemory_1 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h2)
      fifoMemory_2 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h3)
      fifoMemory_3 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h4)
      fifoMemory_4 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h5)
      fifoMemory_5 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h6)
      fifoMemory_6 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h7)
      fifoMemory_7 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h8)
      fifoMemory_8 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h9)
      fifoMemory_9 <= io_dataIn;
    if (_GEN & head[5:0] == 6'hA)
      fifoMemory_10 <= io_dataIn;
    if (_GEN & head[5:0] == 6'hB)
      fifoMemory_11 <= io_dataIn;
    if (_GEN & head[5:0] == 6'hC)
      fifoMemory_12 <= io_dataIn;
    if (_GEN & head[5:0] == 6'hD)
      fifoMemory_13 <= io_dataIn;
    if (_GEN & head[5:0] == 6'hE)
      fifoMemory_14 <= io_dataIn;
    if (_GEN & head[5:0] == 6'hF)
      fifoMemory_15 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h10)
      fifoMemory_16 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h11)
      fifoMemory_17 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h12)
      fifoMemory_18 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h13)
      fifoMemory_19 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h14)
      fifoMemory_20 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h15)
      fifoMemory_21 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h16)
      fifoMemory_22 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h17)
      fifoMemory_23 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h18)
      fifoMemory_24 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h19)
      fifoMemory_25 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h1A)
      fifoMemory_26 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h1B)
      fifoMemory_27 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h1C)
      fifoMemory_28 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h1D)
      fifoMemory_29 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h1E)
      fifoMemory_30 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h1F)
      fifoMemory_31 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h20)
      fifoMemory_32 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h21)
      fifoMemory_33 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h22)
      fifoMemory_34 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h23)
      fifoMemory_35 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h24)
      fifoMemory_36 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h25)
      fifoMemory_37 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h26)
      fifoMemory_38 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h27)
      fifoMemory_39 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h28)
      fifoMemory_40 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h29)
      fifoMemory_41 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h2A)
      fifoMemory_42 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h2B)
      fifoMemory_43 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h2C)
      fifoMemory_44 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h2D)
      fifoMemory_45 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h2E)
      fifoMemory_46 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h2F)
      fifoMemory_47 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h30)
      fifoMemory_48 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h31)
      fifoMemory_49 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h32)
      fifoMemory_50 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h33)
      fifoMemory_51 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h34)
      fifoMemory_52 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h35)
      fifoMemory_53 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h36)
      fifoMemory_54 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h37)
      fifoMemory_55 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h38)
      fifoMemory_56 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h39)
      fifoMemory_57 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h3A)
      fifoMemory_58 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h3B)
      fifoMemory_59 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h3C)
      fifoMemory_60 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h3D)
      fifoMemory_61 <= io_dataIn;
    if (_GEN & head[5:0] == 6'h3E)
      fifoMemory_62 <= io_dataIn;
    if (_GEN & (&(head[5:0])))
      fifoMemory_63 <= io_dataIn;
    if (reset) begin
      tail <= 7'h0;
      head <= 7'h0;
      count <= 7'h0;
    end
    else begin
      if (io_pop & ~_io_empty_output)
        tail <= tail + 7'h1;
      if (_GEN)
        head <= head + 7'h1;
      if (~(io_pop & io_push)) begin
        if (io_pop)
          count <= count - 7'h1;
        else if (io_push)
          count <= count + 7'h1;
      end
    end
  end // always @(posedge)
  assign io_dataOut = casez_tmp;
  assign io_empty = _io_empty_output;
  assign io_full = _io_full_output;
  assign io_almostEmpty = count <= {1'h0, io_almostEmptyLevel};
  assign io_almostFull = count >= {1'h0, io_almostFullLevel};
  assign io_ramWriteEnable = io_push;
  assign io_ramWriteAddress = head[5:0];
  assign io_ramDataIn = io_dataIn;
  assign io_ramReadEnable = io_pop;
  assign io_ramReadAddress = tail[5:0];
endmodule

