###############################################################
#  Generated by:      Cadence Innovus 20.14-s095_1
#  OS:                Linux x86_64(Host ID pesc-25.pes.edu)
#  Generated on:      Wed Jul 23 15:18:15 2025
#  Design:            Top
#  Command:           report_ccopt_clock_trees -summary -file ./ClockTreeSynthesis/_clock_trees.rpt
###############################################################

Clock DAG stats:
================

---------------------------------------------------------------
Cell type                     Count    Area         Capacitance
---------------------------------------------------------------
Buffers                         5        194.432       0.046
Inverters                       0          0.000       0.000
Integrated Clock Gates          0          0.000       0.000
Non-Integrated Clock Gates      0          0.000       0.000
Clock Logic                     3      48750.000       3.893
All                             8      48944.432       3.939
---------------------------------------------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top          0.000
Trunk     1766.975
Leaf      4285.680
Total     6052.655
--------------------


Clock DAG hp wire lengths:
==========================

-----------------------
Type     hp Wire Length
-----------------------
Top            0.000
Trunk       2242.800
Leaf        1316.227
Total       3559.027
-----------------------


Clock DAG capacitances:
=======================

---------------------------------
Type     Gate     Wire     Total
---------------------------------
Top      0.000    0.000     0.000
Trunk    3.939    0.219     4.158
Leaf     5.677    0.729     6.405
Total    9.615    0.948    10.563
---------------------------------


Clock DAG sink capacitances:
============================

--------------------------------------------------------
Count    Total    Average    Std. Dev.    Min      Max
--------------------------------------------------------
 310     5.677     0.018       0.284      0.002    5.000
--------------------------------------------------------


Clock DAG net violations:
=========================

None


Clock DAG primary half-corner transition distribution:
======================================================

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       2.000       4       0.637       0.693      0.005    1.424    {3 <= 1.200ns, 1 <= 1.600ns, 0 <= 1.800ns, 0 <= 1.900ns, 0 <= 2.000ns}                                      -
Leaf        2.000       5       0.827       0.720      0.500    2.115    {4 <= 1.200ns, 0 <= 1.600ns, 0 <= 1.800ns, 0 <= 1.900ns, 0 <= 2.000ns}    {0 <= 2.100ns, 1 <= 2.200ns, 0 <= 2.400ns, 0 <= 3.000ns, 0 > 3.000ns}
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

---------------------------------------
Name      Type      Inst     Inst Area 
                    Count    (um^2)
---------------------------------------
bufbd7    buffer      4        175.616
bufbd2    buffer      1         18.816
pc3c01    logic       1      16250.000
pc3o05    logic       1      16250.000
pc3d01    logic       1      16250.000
---------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

----------------------------------------------------------------------------------------------------------------------
Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max      Max          Standard   Wire   Gate   Clock Tree Root
Name        Gates              Clock  Non-leaf  Leaf    Length   Source-sink  cell area  cap    cap    
                               Cells  Fanout    Fanout  (um)     Resistance   (um^2)     (pF)   (pF)   
                                                                 (Ohms)                                
----------------------------------------------------------------------------------------------------------------------
clk           0     5     0      3       5        79    704.035    2369.6     48944.432  0.948  9.615  clk_pad
----------------------------------------------------------------------------------------------------------------------

1 clock trees contain a total of 2 nets marked dont_touch, which will not have been buffered, and may have Design Rule Violations as a consequence.
1 clock trees contain a total of 2 nets marked ideal_network, which will not have been buffered, and may have Design Rule Violations as a consequence.

Clock Sink Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                                          Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------------------
clk              0             0             1            0           0          0        309       0       0       0         0         1
-------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees:
===============================

------------------------------------------------------------------------------------------------------------
Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max      Max          Standard   Wire   Gate
Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap    cap
                   Cells  Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (pF)   (pF)
                                                                        (Ohms)                         
------------------------------------------------------------------------------------------------------------
  0     5     0      3       5         2        79      62     704.035    236.960    48944.432  0.948  9.615
------------------------------------------------------------------------------------------------------------

Clock Sink Summary across all clock trees:
==========================================

-------------------------------------------------------------------------------------------------------------------------------
Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                              Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------
     0             0             1            0           0          0        309       0       0       0         0         1
-------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees:
========================================

-----------------------------------------------------------------------
Metric                               Minimum  Average  Maximum  Std.dev
-----------------------------------------------------------------------
Source-sink routed net length (um)    0.000   244.924  704.035  207.993
Source-sink manhattan distance (um)   0.000   241.051  701.680  209.613
Source-sink resistance (Ohm)          0.002   105.397  236.960   72.777
-----------------------------------------------------------------------

Transition distribution for all half-corners:
=============================================

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       2.000       4       0.637       0.693      0.005    1.424    {3 <= 1.200ns, 1 <= 1.600ns, 0 <= 1.800ns, 0 <= 1.900ns, 0 <= 2.000ns}                                      -
Leaf        2.000       5       0.827       0.720      0.500    2.115    {4 <= 1.200ns, 0 <= 1.600ns, 0 <= 1.800ns, 0 <= 1.900ns, 0 <= 2.000ns}    {0 <= 2.100ns, 1 <= 2.200ns, 0 <= 2.400ns, 0 <= 3.000ns, 0 > 3.000ns}
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
clk                 1                 0               0             0            4
---------------------------------------------------------------------------------------
Total               1                 0               0             0            4
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 1 clock tree pin with max capacitance violations.
Found a total of 1 max capacitance violation.
Total violation amount 2.738pF.

Max capacitance violation summary across all clock trees - Top 1 violation:
===========================================================================

Target and measured capacitances (in pF):

---------------------------------------------------------------------------------------------
Half corner           Violation  Capacitance  Capacitance  Target                     Pin
                      amount     target       achieved     source                     
---------------------------------------------------------------------------------------------
max_delay:setup.late    2.738       0.800        3.538     library_or_sdc_constraint  clk_pad
---------------------------------------------------------------------------------------------

Target sources:
target_max_capacitance_property - the target was set in the target_max_capacitance property
library_or_sdc_constraint - the non-frequency-dependent target was set in a library file or by an SDC constraint
frequency_dependent_library_or_sdc_constraint - the frequency-dependent target was set in a library file or by an SDC constraint
computed_from_slew_target - the target was calculated based on the slew target at a clock root
clock_root_forced - the target was forced to be zero at a clock root


Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 4 clock tree pins with a slew violation.

Slew violation summary across all clock trees - Top 4 violating pins:
=====================================================================

Target and measured clock slews (in ns):

----------------------------------------------------------------------------------------
Half corner           Violation  Slew    Slew      Dont   Ideal  Target    Pin
                      amount     target  achieved  touch  net?   source    
                                                   net?                    
----------------------------------------------------------------------------------------
min_delay:hold.late     0.115    2.000    2.115    Y      N      explicit  test_pad[0]
min_delay:hold.late     0.115    2.000    2.115    Y      N      explicit  TEST_PAD1/PAD
max_delay:setup.late    0.115    2.000    2.115    Y      N      explicit  test_pad[0]
max_delay:setup.late    0.115    2.000    2.115    Y      N      explicit  TEST_PAD1/PAD
----------------------------------------------------------------------------------------

Target sources:
auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.
explicit - target is explicitly set via target_max_trans property.
pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
liberty explicit - target is explicitly set via max_transition from liberty library.

Found 4 pins on nets marked dont_touch that have slew violations.
Found 0 pins on nets marked dont_touch that do not have slew violations.
Found 0 pins on nets marked ideal_network that have slew violations.
Found 0 pins on nets marked ideal_network that do not have slew violations.


Clock Timing Summary:
=====================

Target and measured clock slews (in ns):

--------------------------------------------------------------------------------------------------------------------------------------------
Clock tree  Timing Corner          Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                                   Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
--------------------------------------------------------------------------------------------------------------------------------------------
clk         max_delay:setup.early     0.506          0.660         0.655          0.682      ignored          -      ignored          -
clk         max_delay:setup.late      1.449          2.115         1.412          1.424      explicit     *2.000     explicit      2.000
clk         min_delay:hold.early      0.506          0.660         0.655          0.682      ignored          -      ignored          -
clk         min_delay:hold.late       1.449          2.115         1.412          1.424      explicit     *2.000     explicit      2.000
--------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.

Total Transition Slacks Summary:
================================

-------------------------------------------------------------------------------------------------
Total       Total Leaf    Total        Total Leaf    Mean        Median      Std.Dev     Worst
Overslew    Overslew      Underslew    Underslew     Overslew    Overslew    Overslew    Overslew
-------------------------------------------------------------------------------------------------
 0.115        0.115        -11.435       -5.982       0.115       0.115       0.000       0.115
-------------------------------------------------------------------------------------------------

Transition times measured in the half-corner max_delay:setup.late

Top Overslews:

-----------------------------
Driving node    Overslew (ns)
-----------------------------
TEST_PAD1           0.115
-----------------------------

Top Underslews:

-------------------------------------
Driving node           Underslew (ns)
-------------------------------------
clk                        -1.995
CLK_3CPAD                  -1.894
CTS_ccl_a_buf_00060        -1.500
CTS_ccl_a_buf_00062        -1.496
CTS_ccl_a_buf_00066        -1.493
CTS_ccl_a_buf_00064        -1.493
CLK_3DPAD                  -0.988
CTS_csf_buf_00067          -0.576
-------------------------------------

