==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.647 MB.
INFO: [HLS 200-10] Analyzing design file 'src/gaussian_low_pass.cpp' ... 
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: src/gaussian_low_pass.cpp:7:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: src/gaussian_low_pass.cpp:8:23
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.04 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.9 seconds; current allocated memory: 192.875 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>&)' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:260:80)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 0ul, 0ul> const&)' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>::operator<<(hls::axis<ap_uint<24>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:262:86)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>::operator<<(hls::axis<ap_uint<24>, 1ul, 0ul, 0ul> const&)' into 'Gaussian(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, int, int)' (src/gaussian_low_pass.cpp:90:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>&)' into 'Gaussian(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, int, int)' (src/gaussian_low_pass.cpp:37:15)
INFO: [HLS 214-178] Inlining function 'KernelApplier(ap_uint<24> (*) [5])' into 'Gaussian(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, int, int)' (src/gaussian_low_pass.cpp:17:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.44 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.59 seconds; current allocated memory: 195.143 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.144 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 203.516 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 214.173 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_31_2' (src/gaussian_low_pass.cpp:31) in function 'Gaussian' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_39_3' (src/gaussian_low_pass.cpp:39) in function 'Gaussian' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_44_4' (src/gaussian_low_pass.cpp:44) in function 'Gaussian' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_45_5' (src/gaussian_low_pass.cpp:45) in function 'Gaussian' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_101_1' (src/gaussian_low_pass.cpp:98) in function 'Gaussian' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_102_2' (src/gaussian_low_pass.cpp:98) in function 'Gaussian' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sliding_window.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sliding_window.V'  in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'Gaussian' (src/gaussian_low_pass.cpp:16)...50 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 247.000 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_30_1' (src/gaussian_low_pass.cpp:30:28) in function 'Gaussian'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buffer.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buffer.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buffer.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buffer.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buffer.V.4'.
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer.V.0' (src/gaussian_low_pass.cpp:40:23)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer.V.4' (src/gaussian_low_pass.cpp:42:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 255.784 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'GaussianUnit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Gaussian' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1_VITIS_LOOP_31_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_30_1_VITIS_LOOP_31_2'
WARNING: [HLS 200-871] Estimated clock period (7.614ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Gaussian' consists of the following:	'phi' operation ('h', src/gaussian_low_pass.cpp:30) with incoming values : ('select_ln30_3', src/gaussian_low_pass.cpp:30) [54]  (0 ns)
	'add' operation ('add_ln30_1', src/gaussian_low_pass.cpp:30) [70]  (2.52 ns)
	'icmp' operation ('slt59', src/gaussian_low_pass.cpp:30) [79]  (2.47 ns)
	'xor' operation ('rev60', src/gaussian_low_pass.cpp:30) [80]  (0 ns)
	'and' operation ('and_ln89_3', src/gaussian_low_pass.cpp:89) [81]  (0 ns)
	'select' operation ('select_ln30_2', src/gaussian_low_pass.cpp:30) [82]  (0.993 ns)
	'and' operation ('and_ln89_1', src/gaussian_low_pass.cpp:89) [253]  (0.978 ns)
	blocking operation 0.648 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 256.572 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 257.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GaussianUnit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 257.524 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 257.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Gaussian' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'sliding_window_V_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_0_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_2_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_3_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_3_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_4_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_4_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_4_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_4_4' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Gaussian'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 259.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GaussianUnit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'GaussianUnit/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'GaussianUnit/stream_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'GaussianUnit/stream_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'GaussianUnit/stream_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'GaussianUnit/stream_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'GaussianUnit/stream_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'GaussianUnit/stream_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'GaussianUnit/stream_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'GaussianUnit/stream_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'GaussianUnit/stream_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'GaussianUnit/image_w' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GaussianUnit/image_h' to 'ap_stable'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -library=DVR-002
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vendor=Deverene
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -library DVR-002 -rtl vhdl -vendor Deverene -version 1.0 
INFO: [HLS 200-1510] Running: set_directive_top -name GaussianUnit GaussianUnit 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.897 MB.
INFO: [HLS 200-10] Analyzing design file 'src/gaussian_low_pass.cpp' ... 
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: src/gaussian_low_pass.cpp:7:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: src/gaussian_low_pass.cpp:8:23
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.11 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.92 seconds; current allocated memory: 193.167 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:260:80)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul> const&)' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator<<(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:262:86)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator<<(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul> const&)' into 'Gaussian(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, int, int)' (src/gaussian_low_pass.cpp:90:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'Gaussian(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, int, int)' (src/gaussian_low_pass.cpp:37:15)
INFO: [HLS 214-178] Inlining function 'KernelApplier(ap_uint<16> (*) [5])' into 'Gaussian(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, int, int)' (src/gaussian_low_pass.cpp:17:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.62 seconds. CPU system time: 0.15 seconds. Elapsed time: 2.76 seconds; current allocated memory: 195.433 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.435 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 204.256 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 215.732 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_31_2' (src/gaussian_low_pass.cpp:31) in function 'Gaussian' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_39_3' (src/gaussian_low_pass.cpp:39) in function 'Gaussian' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_44_4' (src/gaussian_low_pass.cpp:44) in function 'Gaussian' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_45_5' (src/gaussian_low_pass.cpp:45) in function 'Gaussian' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_101_1' (src/gaussian_low_pass.cpp:98) in function 'Gaussian' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_102_2' (src/gaussian_low_pass.cpp:98) in function 'Gaussian' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sliding_window.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sliding_window.V'  in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'Gaussian' (src/gaussian_low_pass.cpp:16)...50 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 249.375 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_30_1' (src/gaussian_low_pass.cpp:30:28) in function 'Gaussian'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buffer.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buffer.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buffer.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buffer.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buffer.V.4'.
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer.V.0' (src/gaussian_low_pass.cpp:40:23)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer.V.4' (src/gaussian_low_pass.cpp:42:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 258.604 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'GaussianUnit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Gaussian' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1_VITIS_LOOP_31_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_30_1_VITIS_LOOP_31_2'
WARNING: [HLS 200-871] Estimated clock period (7.614ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Gaussian' consists of the following:	'phi' operation ('h', src/gaussian_low_pass.cpp:30) with incoming values : ('select_ln30_3', src/gaussian_low_pass.cpp:30) [54]  (0 ns)
	'add' operation ('add_ln30_1', src/gaussian_low_pass.cpp:30) [70]  (2.52 ns)
	'icmp' operation ('slt59', src/gaussian_low_pass.cpp:30) [79]  (2.47 ns)
	'xor' operation ('rev60', src/gaussian_low_pass.cpp:30) [80]  (0 ns)
	'and' operation ('and_ln89_3', src/gaussian_low_pass.cpp:89) [81]  (0 ns)
	'select' operation ('select_ln30_2', src/gaussian_low_pass.cpp:30) [82]  (0.993 ns)
	'and' operation ('and_ln89_1', src/gaussian_low_pass.cpp:89) [253]  (0.978 ns)
	blocking operation 0.648 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 259.408 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 260.236 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GaussianUnit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 260.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 260.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Gaussian' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'sliding_window_V_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_0_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_2_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_3_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_3_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_4_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_4_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_4_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_4_4' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Gaussian'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 262.093 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GaussianUnit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'GaussianUnit/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'GaussianUnit/stream_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'GaussianUnit/stream_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'GaussianUnit/stream_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'GaussianUnit/stream_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'GaussianUnit/stream_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'GaussianUnit/stream_out_V_keep_V' to 'axis' (register, both mode).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -library=DVR-002
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vendor=Deverene
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -library DVR-002 -rtl vhdl -vendor Deverene -version 1.0 
INFO: [HLS 200-1510] Running: set_directive_top -name GaussianUnit GaussianUnit 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.849 MB.
INFO: [HLS 200-10] Analyzing design file 'src/gaussian_low_pass.cpp' ... 
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: src/gaussian_low_pass.cpp:7:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: src/gaussian_low_pass.cpp:8:23
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.09 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.89 seconds; current allocated memory: 193.100 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:260:80)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul> const&)' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator<<(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:262:86)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator<<(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul> const&)' into 'Gaussian(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, int, int)' (src/gaussian_low_pass.cpp:90:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'Gaussian(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, int, int)' (src/gaussian_low_pass.cpp:37:15)
INFO: [HLS 214-178] Inlining function 'KernelApplier(ap_uint<16> (*) [5])' into 'Gaussian(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, int, int)' (src/gaussian_low_pass.cpp:17:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.52 seconds. CPU system time: 0.15 seconds. Elapsed time: 2.68 seconds; current allocated memory: 195.393 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.394 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 203.534 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 214.100 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_31_2' (src/gaussian_low_pass.cpp:31) in function 'Gaussian' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_39_3' (src/gaussian_low_pass.cpp:39) in function 'Gaussian' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_44_4' (src/gaussian_low_pass.cpp:44) in function 'Gaussian' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_45_5' (src/gaussian_low_pass.cpp:45) in function 'Gaussian' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_102_1' (src/gaussian_low_pass.cpp:98) in function 'Gaussian' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_103_2' (src/gaussian_low_pass.cpp:98) in function 'Gaussian' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sliding_window.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sliding_window.V'  in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'Gaussian' (src/gaussian_low_pass.cpp:16)...27 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 246.712 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_30_1' (src/gaussian_low_pass.cpp:30:28) in function 'Gaussian'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buffer.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buffer.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buffer.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buffer.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buffer.V.4'.
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer.V.0' (src/gaussian_low_pass.cpp:40:23)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer.V.4' (src/gaussian_low_pass.cpp:42:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 255.411 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'GaussianUnit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Gaussian' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1_VITIS_LOOP_31_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_30_1_VITIS_LOOP_31_2'
WARNING: [HLS 200-871] Estimated clock period (7.614ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Gaussian' consists of the following:	'phi' operation ('h', src/gaussian_low_pass.cpp:30) with incoming values : ('select_ln30_3', src/gaussian_low_pass.cpp:30) [54]  (0 ns)
	'add' operation ('add_ln30_1', src/gaussian_low_pass.cpp:30) [70]  (2.52 ns)
	'icmp' operation ('slt59', src/gaussian_low_pass.cpp:30) [79]  (2.47 ns)
	'xor' operation ('rev60', src/gaussian_low_pass.cpp:30) [80]  (0 ns)
	'and' operation ('and_ln89_3', src/gaussian_low_pass.cpp:89) [81]  (0 ns)
	'select' operation ('select_ln30_2', src/gaussian_low_pass.cpp:30) [82]  (0.993 ns)
	'and' operation ('and_ln89_1', src/gaussian_low_pass.cpp:89) [253]  (0.978 ns)
	blocking operation 0.648 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 256.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 257.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GaussianUnit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 257.165 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 257.341 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Gaussian' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'sliding_window_V_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_0_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_2_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_3_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_3_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_4_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_4_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_4_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_4_4' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Gaussian'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 258.905 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GaussianUnit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'GaussianUnit/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'GaussianUnit/stream_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'GaussianUnit/stream_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'GaussianUnit/stream_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'GaussianUnit/stream_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'GaussianUnit/stream_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'GaussianUnit/stream_out_V_keep_V' to 'axis' (register, both mode).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -library=DVR-002
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vendor=Deverene
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -library DVR-002 -rtl vhdl -vendor Deverene -version 1.0 
INFO: [HLS 200-1510] Running: set_directive_top -name GaussianUnit GaussianUnit 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.849 MB.
INFO: [HLS 200-10] Analyzing design file 'src/gaussian_low_pass.cpp' ... 
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: src/gaussian_low_pass.cpp:7:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: src/gaussian_low_pass.cpp:8:23
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 0.19 seconds. Elapsed time: 2.79 seconds; current allocated memory: 193.100 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:260:80)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul> const&)' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator<<(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:262:86)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator<<(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul> const&)' into 'Gaussian(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, int, int)' (src/gaussian_low_pass.cpp:79:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'Gaussian(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, int, int)' (src/gaussian_low_pass.cpp:37:15)
INFO: [HLS 214-178] Inlining function 'KernelApplier(ap_uint<16> (*) [5])' into 'Gaussian(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, int, int)' (src/gaussian_low_pass.cpp:17:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.49 seconds. CPU system time: 0.13 seconds. Elapsed time: 2.62 seconds; current allocated memory: 195.393 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.394 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 203.520 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 214.082 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_31_2' (src/gaussian_low_pass.cpp:31) in function 'Gaussian' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_39_3' (src/gaussian_low_pass.cpp:39) in function 'Gaussian' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_44_4' (src/gaussian_low_pass.cpp:44) in function 'Gaussian' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_45_5' (src/gaussian_low_pass.cpp:45) in function 'Gaussian' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_91_1' (src/gaussian_low_pass.cpp:87) in function 'Gaussian' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_92_2' (src/gaussian_low_pass.cpp:87) in function 'Gaussian' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sliding_window.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sliding_window.V'  in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'Gaussian' (src/gaussian_low_pass.cpp:16)...27 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 246.700 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_30_1' (src/gaussian_low_pass.cpp:30:28) in function 'Gaussian'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buffer.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buffer.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buffer.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buffer.V.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buffer.V.2'.
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer.V.0' (src/gaussian_low_pass.cpp:40:23)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer.V.4' (src/gaussian_low_pass.cpp:42:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 255.401 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'GaussianUnit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Gaussian' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1_VITIS_LOOP_31_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_30_1_VITIS_LOOP_31_2'
WARNING: [HLS 200-871] Estimated clock period (7.614ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Gaussian' consists of the following:	'phi' operation ('h', src/gaussian_low_pass.cpp:30) with incoming values : ('select_ln30_3', src/gaussian_low_pass.cpp:30) [54]  (0 ns)
	'add' operation ('add_ln30_1', src/gaussian_low_pass.cpp:30) [70]  (2.52 ns)
	'icmp' operation ('slt59', src/gaussian_low_pass.cpp:30) [79]  (2.47 ns)
	'xor' operation ('rev60', src/gaussian_low_pass.cpp:30) [80]  (0 ns)
	'and' operation ('and_ln78_3', src/gaussian_low_pass.cpp:78) [81]  (0 ns)
	'select' operation ('select_ln30_2', src/gaussian_low_pass.cpp:30) [82]  (0.993 ns)
	'and' operation ('and_ln78_1', src/gaussian_low_pass.cpp:78) [253]  (0.978 ns)
	blocking operation 0.648 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 256.204 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 257.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GaussianUnit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 257.166 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 257.342 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Gaussian' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'sliding_window_V_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_0_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_2_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_3_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_3_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_4_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_4_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_4_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_4_4' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Gaussian'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 258.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GaussianUnit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'GaussianUnit/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'GaussianUnit/stream_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'GaussianUnit/stream_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'GaussianUnit/stream_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'GaussianUnit/stream_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'GaussianUnit/stream_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'GaussianUnit/stream_out_V_keep_V' to 'axis' (register, both mode).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
