{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "8 " "Found 8 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "volumeControl:vol_cntl\|vol_table:v_table\|Ram0 " "RAM logic \"volumeControl:vol_cntl\|vol_table:v_table\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "vol_table.sv" "Ram0" { Text "/home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/vol_table.sv" 43 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 5 1572499505984 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "volumeControl:vol_cntl\|vol_table:v_table\|Ram1 " "RAM logic \"volumeControl:vol_cntl\|vol_table:v_table\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "vol_table.sv" "Ram1" { Text "/home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/vol_table.sv" 113 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 5 1572499505984 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "volumeControl:vol_cntl\|vol_table:v_table\|Ram2 " "RAM logic \"volumeControl:vol_cntl\|vol_table:v_table\|Ram2\" is uninferred due to inappropriate RAM size" {  } { { "vol_table.sv" "Ram2" { Text "/home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/vol_table.sv" 183 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 5 1572499505984 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "volumeControl:vol_cntl\|vol_table:v_table\|Ram3 " "RAM logic \"volumeControl:vol_cntl\|vol_table:v_table\|Ram3\" is uninferred due to inappropriate RAM size" {  } { { "vol_table.sv" "Ram3" { Text "/home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/vol_table.sv" 253 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 5 1572499505984 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "volumeControl:vol_cntl\|vol_table:v_table\|Ram4 " "RAM logic \"volumeControl:vol_cntl\|vol_table:v_table\|Ram4\" is uninferred due to inappropriate RAM size" {  } { { "vol_table.sv" "Ram4" { Text "/home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/vol_table.sv" 323 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 5 1572499505984 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "volumeControl:vol_cntl\|vol_table:v_table\|Ram5 " "RAM logic \"volumeControl:vol_cntl\|vol_table:v_table\|Ram5\" is uninferred due to inappropriate RAM size" {  } { { "vol_table.sv" "Ram5" { Text "/home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/vol_table.sv" 393 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 5 1572499505984 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "volumeControl:vol_cntl\|vol_table:v_table\|Ram6 " "RAM logic \"volumeControl:vol_cntl\|vol_table:v_table\|Ram6\" is uninferred due to inappropriate RAM size" {  } { { "vol_table.sv" "Ram6" { Text "/home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/vol_table.sv" 463 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 5 1572499505984 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "volumeControl:vol_cntl\|vol_table:v_table\|Ram7 " "RAM logic \"volumeControl:vol_cntl\|vol_table:v_table\|Ram7\" is uninferred due to inappropriate RAM size" {  } { { "vol_table.sv" "Ram7" { Text "/home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/vol_table.sv" 533 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 5 1572499505984 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 5 1572499505984 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "volumeControl:vol_cntl " "Starting Logic Optimization and Technology Mapping for Partition volumeControl:vol_cntl" {  } { { "ghrd_top.sv" "vol_cntl" { Text "/home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/ghrd_top.sv" 363 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 5 1572499509738 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "volumeControl:vol_cntl " "Timing-Driven Synthesis is running on partition \"volumeControl:vol_cntl\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 5 1572499518215 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "577 " "577 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 5 1572499540576 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8494 " "Implemented 8494 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "515 " "Implemented 515 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 5 1572499540663 ""} { "Info" "ICUT_CUT_TM_OPINS" "256 " "Implemented 256 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 5 1572499540663 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7551 " "Implemented 7551 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 5 1572499540663 ""} { "Info" "ICUT_CUT_TM_RAMS" "152 " "Implemented 152 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 5 1572499540663 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 5 1572499540663 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "4 " "Implemented 4 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Design Software" 0 5 1572499540663 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 5 1572499540663 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1249 " "Peak virtual memory: 1249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 5 1572499541146 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 31 05:25:41 2019 " "Processing ended: Thu Oct 31 05:25:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 5 1572499541146 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 5 1572499541146 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 5 1572499541146 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 5 1572499541146 ""}
