Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: mRICH_Hodo_DC_TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mRICH_Hodo_DC_TOP.prj"
Ignore Synthesis Constraint File   : YES

---- Target Parameters
Output File Name                   : "mRICH_Hodo_DC_TOP"
Output Format                      : NGC
Target Device                      : xc6slx4-2-tqg144

---- Source Options
Top Module Name                    : mRICH_Hodo_DC_TOP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : YES
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 2
Power Reduction                    : NO
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../hodo_dc_v1/cores" "../hodo_dc_v1/ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\FW\Hodo_v3\mRICH_hodo_DC\hodo_dc_v1\cores\CMD_FIFO_w8r32.vhd" into library work
Parsing entity <CMD_FIFO_w8r32>.
Parsing architecture <CMD_FIFO_w8r32_a> of entity <cmd_fifo_w8r32>.
Parsing VHDL file "C:\FW\Hodo_v3\mRICH_hodo_DC\hodo_dc_v1\cores\BMD_DC_CLK_GEN.vhd" into library work
Parsing entity <BMD_DC_CLK_GEN>.
Parsing architecture <xilinx> of entity <bmd_dc_clk_gen>.
Parsing VHDL file "C:\FW\Hodo_v3\mRICH_hodo_DC\hodo_dc_v1\cores\clockgen_bytelink.vhd" into library work
Parsing entity <clockgen_bytelink>.
Parsing architecture <xilinx> of entity <clockgen_bytelink>.
Parsing VHDL file "C:\FW\Hodo_v3\mRICH_hodo_DC\hodo_dc_v1\cores\serializationFifo.vhd" into library work
Parsing entity <serializationFifo>.
Parsing architecture <serializationFifo_a> of entity <serializationfifo>.
Parsing VHDL file "C:\FW\Hodo_v3\mRICH_hodo_DC\hodo_dc_v1\ipcore_dir\QBLtxFIFO.vhd" into library work
Parsing entity <QBLtxFIFO>.
Parsing architecture <QBLtxFIFO_a> of entity <qbltxfifo>.
Parsing VHDL file "C:\FW\Hodo_v3\mRICH_hodo_DC\source\UtilityPkg.vhd" into library work
Parsing package <UtilityPkg>.
Parsing package body <UtilityPkg>.
Parsing VHDL file "C:\FW\Hodo_v3\mRICH_hodo_DC\source\Encode8b10b.vhd" into library work
Parsing entity <Encode8b10b>.
Parsing architecture <rtl> of entity <encode8b10b>.
Parsing VHDL file "C:\FW\Hodo_v3\mRICH_hodo_DC\source\Decode8b10b.vhd" into library work
Parsing entity <Decode8b10b>.
Parsing architecture <rtl> of entity <decode8b10b>.
Parsing VHDL file "C:\FW\Hodo_v3\mRICH_hodo_DC\source\SyncBit.vhd" into library work
Parsing entity <SyncBit>.
Parsing architecture <structural> of entity <syncbit>.
Parsing VHDL file "C:\FW\Hodo_v3\mRICH_hodo_DC\source\S6SerialInterfaceOut.vhd" into library work
Parsing entity <S6SerialInterfaceOut>.
Parsing architecture <Behavioral> of entity <s6serialinterfaceout>.
WARNING:HDLCompiler:946 - "C:\FW\Hodo_v3\mRICH_hodo_DC\source\S6SerialInterfaceOut.vhd" Line 64: Actual for formal port rd_en is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\FW\Hodo_v3\mRICH_hodo_DC\source\S6SerialInterfaceOut.vhd" Line 129: Actual for formal port c1 is neither a static name nor a globally static expression
Parsing VHDL file "C:\FW\Hodo_v3\mRICH_hodo_DC\source\S6SerialInterfaceIn.vhd" into library work
Parsing entity <S6SerialInterfaceIn>.
Parsing architecture <Behavioral> of entity <s6serialinterfacein>.
WARNING:HDLCompiler:946 - "C:\FW\Hodo_v3\mRICH_hodo_DC\source\S6SerialInterfaceIn.vhd" Line 80: Actual for formal port c1 is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\FW\Hodo_v3\mRICH_hodo_DC\source\S6SerialInterfaceIn.vhd" Line 197: Actual for formal port rd_en is neither a static name nor a globally static expression
Parsing VHDL file "C:\FW\Hodo_v3\mRICH_hodo_DC\source\mppc_bias_dac_AD5672R.vhd" into library work
Parsing entity <mppc_bias_dac_AD5672R>.
Parsing architecture <Behavioral> of entity <mppc_bias_dac_ad5672r>.
Parsing VHDL file "C:\FW\Hodo_v3\mRICH_hodo_DC\source\ByteLink.vhd" into library work
Parsing entity <ByteLink>.
Parsing architecture <rtl> of entity <bytelink>.
Parsing VHDL file "C:\FW\Hodo_v3\mRICH_hodo_DC\source\BMD_definitions.vhd" into library work
Parsing package <BMD_definitions>.
Parsing package body <BMD_definitions>.
Parsing VHDL file "C:\FW\Hodo_v3\mRICH_hodo_DC\source\TARGETX_DAC_CONTROL.vhd" into library work
Parsing entity <TARGETX_DAC_CONTROL>.
Parsing architecture <Behavioral> of entity <targetx_dac_control>.
Parsing VHDL file "C:\FW\Hodo_v3\mRICH_hodo_DC\source\QBlink.vhd" into library work
Parsing entity <QBlink>.
Parsing architecture <Behavioral> of entity <qblink>.
Parsing VHDL file "C:\FW\Hodo_v3\mRICH_hodo_DC\source\mppc_dac_calb.vhd" into library work
Parsing entity <mppc_dac_calb>.
Parsing architecture <Behavioral> of entity <mppc_dac_calb>.
Parsing VHDL file "C:\FW\Hodo_v3\mRICH_hodo_DC\source\mRICH_Hodo_DC_TOP.vhd" into library work
Parsing entity <mRICH_Hodo_DC_TOP>.
Parsing architecture <Behavioral> of entity <mrich_hodo_dc_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <mRICH_Hodo_DC_TOP> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "C:\FW\Hodo_v3\mRICH_hodo_DC\source\mRICH_Hodo_DC_TOP.vhd" Line 113: Using initial value '0' for oops_reset since it is never assigned
WARNING:HDLCompiler:871 - "C:\FW\Hodo_v3\mRICH_hodo_DC\source\mRICH_Hodo_DC_TOP.vhd" Line 117: Using initial value '0' for tx_dac_update since it is never assigned
WARNING:HDLCompiler:871 - "C:\FW\Hodo_v3\mRICH_hodo_DC\source\mRICH_Hodo_DC_TOP.vhd" Line 154: Using initial value '0' for mppc_dac_update since it is never assigned
WARNING:HDLCompiler:871 - "C:\FW\Hodo_v3\mRICH_hodo_DC\source\mRICH_Hodo_DC_TOP.vhd" Line 174: Using initial value '0' for wordoutena since it is never assigned

Elaborating entity <BMD_DC_CLK_GEN> (architecture <xilinx>) from library <work>.

Elaborating entity <QBlink> (architecture <Behavioral>) from library <work>.

Elaborating entity <clockgen_bytelink> (architecture <xilinx>) from library <work>.

Elaborating entity <SyncBit> (architecture <structural>) with generics from library <work>.

Elaborating entity <S6SerialInterfaceOut> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <serializationFifo> (architecture <serializationFifo_a>) from library <work>.
INFO:HDLCompiler:679 - "C:\FW\Hodo_v3\mRICH_hodo_DC\source\S6SerialInterfaceOut.vhd" Line 97. Case statement is complete. others clause is never selected

Elaborating entity <S6SerialInterfaceIn> (architecture <Behavioral>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\FW\Hodo_v3\mRICH_hodo_DC\source\S6SerialInterfaceIn.vhd" Line 166. Case statement is complete. others clause is never selected

Elaborating entity <ByteLink> (architecture <rtl>) with generics from library <work>.

Elaborating entity <Encode8b10b> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\FW\Hodo_v3\mRICH_hodo_DC\source\Encode8b10b.vhd" Line 132: Assignment to illegalk ignored, since the identifier is never used

Elaborating entity <Decode8b10b> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\FW\Hodo_v3\mRICH_hodo_DC\source\Decode8b10b.vhd" Line 107: Assignment to cdei ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\FW\Hodo_v3\mRICH_hodo_DC\source\Decode8b10b.vhd" Line 111: Assignment to p22enin ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\FW\Hodo_v3\mRICH_hodo_DC\source\Decode8b10b.vhd" Line 112: Assignment to p22ei ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\FW\Hodo_v3\mRICH_hodo_DC\source\Decode8b10b.vhd" Line 113: Assignment to p31dnenin ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\FW\Hodo_v3\mRICH_hodo_DC\source\Decode8b10b.vhd" Line 114: Assignment to p31e ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\FW\Hodo_v3\mRICH_hodo_DC\source\Decode8b10b.vhd" Line 149: Assignment to alt7 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\FW\Hodo_v3\mRICH_hodo_DC\source\Decode8b10b.vhd" Line 156: Assignment to k28 ignored, since the identifier is never used
INFO:HDLCompiler:679 - "C:\FW\Hodo_v3\mRICH_hodo_DC\source\ByteLink.vhd" Line 198. Case statement is complete. others clause is never selected

Elaborating entity <QBLtxFIFO> (architecture <QBLtxFIFO_a>) from library <work>.

Elaborating entity <CMD_FIFO_w8r32> (architecture <CMD_FIFO_w8r32_a>) from library <work>.

Elaborating entity <TARGETX_DAC_CONTROL> (architecture <Behavioral>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\FW\Hodo_v3\mRICH_hodo_DC\source\TARGETX_DAC_CONTROL.vhd" Line 348. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "C:\FW\Hodo_v3\mRICH_hodo_DC\source\mRICH_Hodo_DC_TOP.vhd" Line 348: Assignment to trig_mode ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\FW\Hodo_v3\mRICH_hodo_DC\source\mRICH_Hodo_DC_TOP.vhd" Line 354: Assignment to dc_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\FW\Hodo_v3\mRICH_hodo_DC\source\mRICH_Hodo_DC_TOP.vhd" Line 355: Assignment to ack_cnt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\FW\Hodo_v3\mRICH_hodo_DC\source\mRICH_Hodo_DC_TOP.vhd" Line 356: Assignment to trig_count_max ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\FW\Hodo_v3\mRICH_hodo_DC\source\mRICH_Hodo_DC_TOP.vhd" Line 357: Assignment to trig_cnt_en ignored, since the identifier is never used

Elaborating entity <mppc_dac_calb> (architecture <Behavioral>) from library <work>.

Elaborating entity <mppc_bias_dac_AD5672R> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\FW\Hodo_v3\mRICH_hodo_DC\source\mppc_dac_calb.vhd" Line 87: Assignment to dac_st ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "C:\FW\Hodo_v3\mRICH_hodo_DC\source\mRICH_Hodo_DC_TOP.vhd" Line 98: Net <wordIn[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\FW\Hodo_v3\mRICH_hodo_DC\source\mRICH_Hodo_DC_TOP.vhd" Line 99: Net <wordInValid> does not have a driver.
WARNING:HDLCompiler:634 - "C:\FW\Hodo_v3\mRICH_hodo_DC\source\mRICH_Hodo_DC_TOP.vhd" Line 109: Net <ctrl_register[17][11]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mRICH_Hodo_DC_TOP>.
    Related source file is "C:\FW\Hodo_v3\mRICH_hodo_DC\source\mRICH_Hodo_DC_TOP.vhd".
    Set property "KEEP = TRUE" for signal <sys_clk>.
    Set property "KEEP = TRUE" for signal <sw_trig>.
    Set property "KEEP = TRUE" for signal <tx_trigbits_l>.
    Set property "KEEP = TRUE" for signal <send_pat_q>.
    Set property "KEEP = TRUE" for signal <send_pat>.
WARNING:Xst:647 - Input <TX_DATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TX_TRIG> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SHOUT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DONE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FLASH_DO> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\FW\Hodo_v3\mRICH_hodo_DC\source\mRICH_Hodo_DC_TOP.vhd" line 253: Output port <CLK_OUT1> of the instance <CLOCK_FANOUT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\FW\Hodo_v3\mRICH_hodo_DC\source\mRICH_Hodo_DC_TOP.vhd" line 302: Output port <localWordOut> of the instance <U_DC_QBlink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\FW\Hodo_v3\mRICH_hodo_DC\source\mRICH_Hodo_DC_TOP.vhd" line 302: Output port <localWordOutValid> of the instance <U_DC_QBlink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\FW\Hodo_v3\mRICH_hodo_DC\source\mRICH_Hodo_DC_TOP.vhd" line 302: Output port <trgLinkSynced> of the instance <U_DC_QBlink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\FW\Hodo_v3\mRICH_hodo_DC\source\mRICH_Hodo_DC_TOP.vhd" line 302: Output port <serialClkLocked> of the instance <U_DC_QBlink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\FW\Hodo_v3\mRICH_hodo_DC\source\mRICH_Hodo_DC_TOP.vhd" line 329: Output port <busy> of the instance <TARGETX_control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\FW\Hodo_v3\mRICH_hodo_DC\source\mRICH_Hodo_DC_TOP.vhd" line 404: Output port <DAC_BUSY> of the instance <MPPC_DAC> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <wordIn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ctrl_register<17><11:0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ctrl_register<16><4:0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ctrl_register<5><0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ctrl_register<4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ctrl_register<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ctrl_register<2><11:0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ctrl_register<1><6:0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wordInValid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <mRICH_Hodo_DC_TOP> synthesized.

Synthesizing Unit <BMD_DC_CLK_GEN>.
    Related source file is "C:\FW\Hodo_v3\mRICH_hodo_DC\hodo_dc_v1\cores\BMD_DC_CLK_GEN.vhd".
    Summary:
	no macro.
Unit <BMD_DC_CLK_GEN> synthesized.

Synthesizing Unit <QBlink>.
    Related source file is "C:\FW\Hodo_v3\mRICH_hodo_DC\source\QBlink.vhd".
INFO:Xst:3210 - "C:\FW\Hodo_v3\mRICH_hodo_DC\source\QBlink.vhd" line 150: Output port <full> of the instance <QBlink_TX_FIFO_W32R8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\FW\Hodo_v3\mRICH_hodo_DC\source\QBlink.vhd" line 150: Output port <overflow> of the instance <QBlink_TX_FIFO_W32R8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\FW\Hodo_v3\mRICH_hodo_DC\source\QBlink.vhd" line 170: Output port <full> of the instance <QBlink_RX_FIFO_W8R32> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <QBlink> synthesized.

Synthesizing Unit <clockgen_bytelink>.
    Related source file is "C:\FW\Hodo_v3\mRICH_hodo_DC\hodo_dc_v1\cores\clockgen_bytelink.vhd".
    Summary:
	no macro.
Unit <clockgen_bytelink> synthesized.

Synthesizing Unit <SyncBit>.
    Related source file is "C:\FW\Hodo_v3\mRICH_hodo_DC\source\SyncBit.vhd".
        SYNC_STAGES_G = 2
        CLK_POL_G = '1'
        RST_POL_G = '1'
        INIT_STATE_G = '1'
    Summary:
	no macro.
Unit <SyncBit> synthesized.

Synthesizing Unit <S6SerialInterfaceOut>.
    Related source file is "C:\FW\Hodo_v3\mRICH_hodo_DC\source\S6SerialInterfaceOut.vhd".
INFO:Xst:3210 - "C:\FW\Hodo_v3\mRICH_hodo_DC\source\S6SerialInterfaceOut.vhd" line 57: Output port <full> of the instance <U_SerializationFifo> is unconnected or connected to loadless signal.
    Found 10-bit register for signal <r_dataWord>.
    Found 4-bit register for signal <r_bitCount>.
    Found 1-bit register for signal <r_serialDataOutRising>.
    Found 1-bit register for signal <r_serialDataOutFalling>.
    Found 1-bit register for signal <r_state>.
    Found 5-bit subtractor for signal <n0042[4:0]> created at line 89.
    Found 4-bit adder for signal <r_bitCount[3]_GND_22_o_add_7_OUT> created at line 95.
    Found 4-bit subtractor for signal <GND_22_o_GND_22_o_sub_5_OUT<3:0>> created at line 90.
    Found 1-bit 10-to-1 multiplexer for signal <GND_22_o_X_15_o_Mux_2_o> created at line 89.
    Found 1-bit 10-to-1 multiplexer for signal <GND_22_o_X_15_o_Mux_5_o> created at line 90.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <S6SerialInterfaceOut> synthesized.

Synthesizing Unit <S6SerialInterfaceIn>.
    Related source file is "C:\FW\Hodo_v3\mRICH_hodo_DC\source\S6SerialInterfaceIn.vhd".
        BITSLIP_WAIT_G = 200
INFO:Xst:3210 - "C:\FW\Hodo_v3\mRICH_hodo_DC\source\S6SerialInterfaceIn.vhd" line 190: Output port <full> of the instance <U_SerializationFifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\FW\Hodo_v3\mRICH_hodo_DC\source\S6SerialInterfaceIn.vhd" line 190: Output port <valid> of the instance <U_SerializationFifo> is unconnected or connected to loadless signal.
    Found 5-bit register for signal <fallingWord>.
    Found 10-bit register for signal <dataWord>.
    Found 10-bit register for signal <dataWordFlipped>.
    Found 2-bit register for signal <r_state>.
    Found 10-bit register for signal <r_dataWord>.
    Found 1-bit register for signal <r_dataWrite>.
    Found 4-bit register for signal <r_bitCount>.
    Found 16-bit register for signal <r_slipCount>.
    Found 1-bit register for signal <r_flip>.
    Found 5-bit register for signal <risingWord>.
    Found finite state machine <FSM_0> for signal <r_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sstX5Clk (rising_edge)                         |
    | Reset              | sstX5Rst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | reset_s                                        |
    | Power Up State     | reset_s                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <r_bitCount[3]_GND_26_o_add_6_OUT> created at line 133.
    Found 16-bit adder for signal <r_slipCount[15]_GND_26_o_add_10_OUT> created at line 151.
    Found 16-bit comparator greater for signal <r_slipCount[15]_GND_26_o_LessThan_10_o> created at line 150
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  62 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <S6SerialInterfaceIn> synthesized.

Synthesizing Unit <ByteLink>.
    Related source file is "C:\FW\Hodo_v3\mRICH_hodo_DC\source\ByteLink.vhd".
        ALIGN_CYCLES_G = 100
    Found 8-bit register for signal <inputTxData8b>.
    Found 1-bit register for signal <inputTxData8bValid>.
    Found 2-bit register for signal <r_state>.
    Found 1-bit register for signal <r_aligned>.
    Found 8-bit register for signal <r_rxData8b>.
    Found 1-bit register for signal <r_rxData8bValid>.
    Found 8-bit register for signal <r_txData8b>.
    Found 1-bit register for signal <r_txDataK>.
    Found 10-bit register for signal <r_txData10b>.
    Found 32-bit register for signal <r_alignCnt>.
    Found 10-bit register for signal <inputRxData10b>.
    Found finite state machine <FSM_1> for signal <r_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | reset_s                                        |
    | Power Up State     | reset_s                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <r_alignCnt[31]_GND_29_o_add_4_OUT> created at line 174.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  80 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ByteLink> synthesized.

Synthesizing Unit <Encode8b10b>.
    Related source file is "C:\FW\Hodo_v3\mRICH_hodo_DC\source\Encode8b10b.vhd".
    Found 1-bit register for signal <dispOut>.
    Found 10-bit register for signal <dataOut>.
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Encode8b10b> synthesized.

Synthesizing Unit <Decode8b10b>.
    Related source file is "C:\FW\Hodo_v3\mRICH_hodo_DC\source\Decode8b10b.vhd".
    Found 1-bit register for signal <dataKOut>.
    Found 1-bit register for signal <dispOut>.
    Found 1-bit register for signal <codeErr>.
    Found 1-bit register for signal <dispErr>.
    Found 8-bit register for signal <dataOut>.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <Decode8b10b> synthesized.

Synthesizing Unit <TARGETX_DAC_CONTROL>.
    Related source file is "C:\FW\Hodo_v3\mRICH_hodo_DC\source\TARGETX_DAC_CONTROL.vhd".
        REGISTER_WIDTH = 19
WARNING:Xst:647 - Input <OOPS_RESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <SIN>.
    Found 1-bit register for signal <SCLK>.
    Found 1-bit register for signal <PCLK>.
    Found 2-bit register for signal <UPDATE_REG>.
    Found 1-bit register for signal <SIN_i>.
    Found 1-bit register for signal <SCLK_i>.
    Found 1-bit register for signal <PCLK_i>.
    Found 32-bit register for signal <cnt>.
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <ENABLE_COUNTER>.
    Found 5-bit register for signal <STATE>.
    Found 16-bit register for signal <INTERNAL_COUNTER>.
    Found finite state machine <FSM_2> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 25                                             |
    | Transitions        | 38                                             |
    | Inputs             | 4                                              |
    | Outputs            | 9                                              |
    | Clock              | CLK (rising_edge)                              |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <INTERNAL_COUNTER[15]_GND_36_o_add_0_OUT> created at line 1241.
    Found 32-bit adder for signal <cnt[31]_GND_36_o_add_17_OUT> created at line 205.
    Found 32-bit comparator greater for signal <GND_36_o_cnt[31]_LessThan_9_o> created at line 165
    Found 16-bit comparator greater for signal <LOAD_PERIOD[15]_INTERNAL_COUNTER[15]_LessThan_19_o> created at line 216
    Found 16-bit comparator greater for signal <LATCH_PERIOD[15]_INTERNAL_COUNTER[15]_LessThan_33_o> created at line 342
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  58 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <TARGETX_DAC_CONTROL> synthesized.

Synthesizing Unit <mppc_dac_calb>.
    Related source file is "C:\FW\Hodo_v3\mRICH_hodo_DC\source\mppc_dac_calb.vhd".
WARNING:Xst:647 - Input <DAC_ADDR<4:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLOCK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <DAC_BUSY>.
    Found 1-bit register for signal <internal_update>.
    Found 32-bit register for signal <wait_count>.
    Found 1-bit register for signal <config_done>.
    Found 5-bit register for signal <internal_addr>.
    Found 12-bit register for signal <internal_value>.
    Found 3-bit register for signal <state>.
INFO:Xst:1799 - State write_done is never reached in FSM <state>.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | DAC_CLOCK (rising_edge)                        |
    | Power Up State     | setup_wait                                     |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <wait_count[31]_GND_39_o_add_1_OUT> created at line 100.
    Found 32-bit comparator greater for signal <GND_39_o_wait_count[31]_LessThan_1_o> created at line 99
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  52 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mppc_dac_calb> synthesized.

Synthesizing Unit <mppc_bias_dac_AD5672R>.
    Related source file is "C:\FW\Hodo_v3\mRICH_hodo_DC\source\mppc_bias_dac_AD5672R.vhd".
    Set property "KEEP = TRUE" for signal <data>.
    Found 1-bit register for signal <SYNC>.
    Found 1-bit register for signal <LDAC>.
    Found 1-bit register for signal <DIN>.
    Found 1-bit register for signal <busy>.
    Found 3-bit register for signal <st>.
    Found 32-bit register for signal <bit_cnt>.
    Found 48-bit register for signal <data>.
    Found 1-bit register for signal <SCLK>.
INFO:Xst:1799 - State st_send_bits is never reached in FSM <st>.
    Found finite state machine <FSM_4> for signal <st>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | st_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <bit_cnt[31]_GND_40_o_sub_10_OUT<31:0>> created at line 124.
    Found 1-bit 48-to-1 multiplexer for signal <bit_cnt[5]_X_25_o_Mux_10_o> created at line 130.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  85 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mppc_bias_dac_AD5672R> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 10
 16-bit adder                                          : 2
 32-bit adder                                          : 3
 32-bit subtractor                                     : 1
 4-bit adder                                           : 2
 4-bit subtractor                                      : 1
 5-bit subtractor                                      : 1
# Registers                                            : 55
 1-bit register                                        : 30
 10-bit register                                       : 7
 12-bit register                                       : 1
 16-bit register                                       : 2
 2-bit register                                        : 1
 32-bit register                                       : 4
 4-bit register                                        : 2
 48-bit register                                       : 1
 5-bit register                                        : 3
 8-bit register                                        : 4
# Comparators                                          : 5
 16-bit comparator greater                             : 3
 32-bit comparator greater                             : 2
# Multiplexers                                         : 35
 1-bit 10-to-1 multiplexer                             : 2
 1-bit 2-to-1 multiplexer                              : 15
 1-bit 48-to-1 multiplexer                             : 1
 10-bit 2-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 5
 4-bit 2-to-1 multiplexer                              : 3
 48-bit 2-to-1 multiplexer                             : 2
 5-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 5
# Xors                                                 : 20
 1-bit xor2                                            : 20

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../hodo_dc_v1/ipcore_dir/QBLtxFIFO.ngc>.
Reading core <../hodo_dc_v1/cores/CMD_FIFO_w8r32.ngc>.
Reading core <../hodo_dc_v1/cores/serializationFifo.ngc>.
Loading core <QBLtxFIFO> for timing and area information for instance <QBlink_TX_FIFO_W32R8>.
Loading core <CMD_FIFO_w8r32> for timing and area information for instance <QBlink_RX_FIFO_W8R32>.
Loading core <serializationFifo> for timing and area information for instance <U_SerializationFifo>.
Loading core <serializationFifo> for timing and area information for instance <U_SerializationFifo>.
INFO:Xst:2261 - The FF/Latch <dataWord_0> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_1> 
INFO:Xst:2261 - The FF/Latch <dataWord_2> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_3> 
INFO:Xst:2261 - The FF/Latch <dataWord_4> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_5> 
INFO:Xst:2261 - The FF/Latch <dataWord_6> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_7> 
INFO:Xst:2261 - The FF/Latch <dataWord_1> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_0> 
INFO:Xst:2261 - The FF/Latch <dataWord_8> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_9> 
INFO:Xst:2261 - The FF/Latch <dataWord_3> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_2> 
INFO:Xst:2261 - The FF/Latch <dataWord_5> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_4> 
INFO:Xst:2261 - The FF/Latch <dataWord_7> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_6> 
INFO:Xst:2261 - The FF/Latch <dataWord_9> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_8> 
WARNING:Xst:1293 - FF/Latch <UPDATE_REG_0> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <UPDATE_REG_1> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <S6SerialInterfaceIn>.
The following registers are absorbed into counter <r_slipCount>: 1 register on signal <r_slipCount>.
Unit <S6SerialInterfaceIn> synthesized (advanced).

Synthesizing (advanced) Unit <TARGETX_DAC_CONTROL>.
The following registers are absorbed into counter <INTERNAL_COUNTER>: 1 register on signal <INTERNAL_COUNTER>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <TARGETX_DAC_CONTROL> synthesized (advanced).

Synthesizing (advanced) Unit <mppc_bias_dac_AD5672R>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <mppc_bias_dac_AD5672R> synthesized (advanced).

Synthesizing (advanced) Unit <mppc_dac_calb>.
The following registers are absorbed into counter <wait_count>: 1 register on signal <wait_count>.
Unit <mppc_dac_calb> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 1
 4-bit adder                                           : 2
 4-bit subtractor                                      : 2
# Counters                                             : 5
 16-bit up counter                                     : 2
 32-bit down counter                                   : 1
 32-bit up counter                                     : 2
# Registers                                            : 253
 Flip-Flops                                            : 253
# Comparators                                          : 5
 16-bit comparator greater                             : 3
 32-bit comparator greater                             : 2
# Multiplexers                                         : 32
 1-bit 10-to-1 multiplexer                             : 2
 1-bit 2-to-1 multiplexer                              : 15
 1-bit 48-to-1 multiplexer                             : 1
 10-bit 2-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 3
 48-bit 2-to-1 multiplexer                             : 2
 5-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 5
# Xors                                                 : 20
 1-bit xor2                                            : 20

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <UPDATE_REG_0> has a constant value of 0 in block <TARGETX_DAC_CONTROL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <UPDATE_REG_1> has a constant value of 0 in block <TARGETX_DAC_CONTROL>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <dataWord_0> in Unit <S6SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_1> 
INFO:Xst:2261 - The FF/Latch <dataWord_2> in Unit <S6SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_3> 
INFO:Xst:2261 - The FF/Latch <dataWord_4> in Unit <S6SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_5> 
INFO:Xst:2261 - The FF/Latch <dataWord_6> in Unit <S6SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_7> 
INFO:Xst:2261 - The FF/Latch <dataWord_1> in Unit <S6SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_0> 
INFO:Xst:2261 - The FF/Latch <dataWord_8> in Unit <S6SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_9> 
INFO:Xst:2261 - The FF/Latch <dataWord_3> in Unit <S6SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_2> 
INFO:Xst:2261 - The FF/Latch <dataWord_5> in Unit <S6SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_4> 
INFO:Xst:2261 - The FF/Latch <dataWord_7> in Unit <S6SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_6> 
INFO:Xst:2261 - The FF/Latch <dataWord_9> in Unit <S6SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_8> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U_DC_QBlink/U_SerialInterfaceIn/FSM_0> on signal <r_state[1:2]> with gray encoding.
-------------------------
 State       | Encoding
-------------------------
 reset_s     | 00
 read_word_s | 01
 bitslip_s   | 11
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U_DC_QBlink/U_ByteLink/FSM_1> on signal <r_state[1:2]> with user encoding.
------------------------
 State      | Encoding
------------------------
 reset_s    | 00
 training_s | 01
 locked_s   | 10
------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <TARGETX_control/FSM_2> on signal <STATE[1:5]> with user encoding.
---------------------------------
 State               | Encoding
---------------------------------
 idle                | 00000
 load_dac_low_set0   | 00001
 load_dac_low_wait0  | 00010
 load_dac_low_mid    | 00011
 load_dac_low_set1   | 00100
 load_dac_low_wait1  | 00101
 load_dac_high_set0  | 00110
 load_dac_high_wait0 | 00111
 load_dac_high_mid   | 01000
 load_dac_high_set1  | 01001
 load_dac_high_wait1 | 01010
 latch_set0          | 01011
 latch_wait0         | 01100
 latch_set1          | 01101
 latch_wait1         | 01110
 latch_set2          | 01111
 latch_wait2         | 10000
 latch_set3          | 10001
 latch_wait3         | 10010
 latch_set4          | 10011
 latch_wait4         | 10100
 latch_set5          | 10101
 latch_wait5         | 10110
 latch_set6          | 10111
 latch_wait6         | 11000
---------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <MPPC_DAC/FSM_3> on signal <state[1:3]> with user encoding.
------------------------
 State      | Encoding
------------------------
 setup_wait | 000
 dac_write  | 001
 dac_clear  | 010
 write_done | unreached
 idle       | 100
 wait_done  | 101
------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <MPPC_DAC/MPPC_DAC/FSM_4> on signal <st[1:3]> with user encoding.
---------------------------
 State         | Encoding
---------------------------
 st_idle       | 000
 st_setup_data | 001
 st_set_bitcnt | 010
 st_dec_bitcnt | 011
 st_send_bits  | unreached
 st_last_bit   | 101
 st_ldac_low   | 110
---------------------------
WARNING:Xst:1293 - FF/Latch <r_bitCount_0> has a constant value of 0 in block <S6SerialInterfaceOut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_bitCount_0> has a constant value of 0 in block <S6SerialInterfaceIn>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance pll_base_inst in unit pll_base_inst of type PLL_BASE has been replaced by PLL_ADV

Optimizing unit <mRICH_Hodo_DC_TOP> ...

Optimizing unit <BMD_DC_CLK_GEN> ...

Optimizing unit <clockgen_bytelink> ...

Optimizing unit <SyncBit> ...

Optimizing unit <QBlink> ...

Optimizing unit <S6SerialInterfaceOut> ...

Optimizing unit <S6SerialInterfaceIn> ...

Optimizing unit <ByteLink> ...

Optimizing unit <Encode8b10b> ...

Optimizing unit <Decode8b10b> ...

Optimizing unit <TARGETX_DAC_CONTROL> ...

Optimizing unit <mppc_dac_calb> ...

Optimizing unit <mppc_bias_dac_AD5672R> ...
WARNING:Xst:1293 - FF/Latch <internal_value_0> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <internal_value_1> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <internal_value_2> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <internal_value_3> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <internal_value_4> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <internal_value_5> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <internal_value_6> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <internal_value_7> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <internal_value_8> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <internal_value_9> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <internal_value_10> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <internal_value_11> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <internal_addr_1> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <internal_addr_2> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <internal_addr_3> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <busy> of sequential type is unconnected in block <TARGETX_control>.
WARNING:Xst:2677 - Node <DAC_BUSY> of sequential type is unconnected in block <MPPC_DAC>.
WARNING:Xst:1293 - FF/Latch <r_slipCount_8> has a constant value of 0 in block <U_SerialInterfaceIn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_slipCount_9> has a constant value of 0 in block <U_SerialInterfaceIn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_slipCount_10> has a constant value of 0 in block <U_SerialInterfaceIn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_slipCount_11> has a constant value of 0 in block <U_SerialInterfaceIn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_slipCount_12> has a constant value of 0 in block <U_SerialInterfaceIn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_slipCount_13> has a constant value of 0 in block <U_SerialInterfaceIn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_slipCount_14> has a constant value of 0 in block <U_SerialInterfaceIn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_slipCount_15> has a constant value of 0 in block <U_SerialInterfaceIn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_31> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_30> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_29> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_28> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_27> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_26> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_25> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_24> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_23> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_22> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_21> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_20> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_19> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_18> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_17> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_16> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_15> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_14> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_13> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_12> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_11> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_10> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_9> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_8> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_7> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_22> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_23> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_24> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_25> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_26> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_27> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_28> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_29> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_30> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_31> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <STATE_FSM_FFd5> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <STATE_FSM_FFd1> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <STATE_FSM_FFd3> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <STATE_FSM_FFd2> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <INTERNAL_COUNTER_0> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <INTERNAL_COUNTER_1> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <INTERNAL_COUNTER_2> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <INTERNAL_COUNTER_3> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <INTERNAL_COUNTER_4> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <INTERNAL_COUNTER_5> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <INTERNAL_COUNTER_6> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <INTERNAL_COUNTER_7> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <INTERNAL_COUNTER_8> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <INTERNAL_COUNTER_9> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <INTERNAL_COUNTER_10> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <INTERNAL_COUNTER_11> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <INTERNAL_COUNTER_12> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <INTERNAL_COUNTER_13> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <INTERNAL_COUNTER_14> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <INTERNAL_COUNTER_15> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ENABLE_COUNTER> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SCLK_i> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SIN_i> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <PCLK_i> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <STATE_FSM_FFd4> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_0> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_1> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_2> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_3> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_4> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_5> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_6> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_7> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_21> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_20> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_19> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_18> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_17> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_16> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_15> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_14> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_13> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_12> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_11> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_10> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_9> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_8> has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PCLK> (without init value) has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SCLK> (without init value) has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SIN> (without init value) has a constant value of 0 in block <TARGETX_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bit_cnt_31> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bit_cnt_30> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bit_cnt_29> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bit_cnt_28> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bit_cnt_27> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bit_cnt_26> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bit_cnt_25> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bit_cnt_24> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bit_cnt_23> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bit_cnt_22> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bit_cnt_21> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bit_cnt_20> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bit_cnt_19> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bit_cnt_18> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bit_cnt_17> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bit_cnt_16> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bit_cnt_15> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bit_cnt_14> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bit_cnt_13> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bit_cnt_12> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bit_cnt_11> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bit_cnt_10> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bit_cnt_9> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bit_cnt_8> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bit_cnt_7> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bit_cnt_6> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_22> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <wait_count_31> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <wait_count_30> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <wait_count_29> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <wait_count_28> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <wait_count_27> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <wait_count_26> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <wait_count_25> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <wait_count_24> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <wait_count_23> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <wait_count_22> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <wait_count_21> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <wait_count_20> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <wait_count_19> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <wait_count_18> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <wait_count_17> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <wait_count_16> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <wait_count_15> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <wait_count_14> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <wait_count_13> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <wait_count_12> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <wait_count_11> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <wait_count_10> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <wait_count_9> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <wait_count_8> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <wait_count_7> has a constant value of 0 in block <MPPC_DAC>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mRICH_Hodo_DC_TOP, actual ratio is 8.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <U_SerializationFifo>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1> of sequential type is unconnected in block <U_SerializationFifo>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <U_SerializationFifo>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow_i> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram> of sequential type is unconnected in block <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <U_SerializationFifo>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1> of sequential type is unconnected in block <U_SerializationFifo>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <U_SerializationFifo>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow_i> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram> of sequential type is unconnected in block <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <U_SerializationFifo>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1> of sequential type is unconnected in block <U_SerializationFifo>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <U_SerializationFifo>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow_i> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram> of sequential type is unconnected in block <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <U_SerializationFifo>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1> of sequential type is unconnected in block <U_SerializationFifo>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <U_SerializationFifo>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow_i> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram> of sequential type is unconnected in block <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <U_SerializationFifo>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1> of sequential type is unconnected in block <U_SerializationFifo>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <U_SerializationFifo>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow_i> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram> of sequential type is unconnected in block <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 220
 Flip-Flops                                            : 220

=========================================================================
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <U_SerializationFifo>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1> of sequential type is unconnected in block <U_SerializationFifo>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <U_SerializationFifo>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow_i> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram> of sequential type is unconnected in block <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <U_SerializationFifo>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1> of sequential type is unconnected in block <U_SerializationFifo>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <U_SerializationFifo>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow_i> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram> of sequential type is unconnected in block <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <U_SerializationFifo>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1> of sequential type is unconnected in block <U_SerializationFifo>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <U_SerializationFifo>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow_i> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0> of sequential type is unconnected in block <QBlink_TX_FIFO_W32R8>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram> of sequential type is unconnected in block <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.
WARNING:Xst:2677 - Node <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0> of sequential type is unconnected in block <QBlink_RX_FIFO_W8R32>.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mRICH_Hodo_DC_TOP.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 604
#      GND                         : 18
#      INV                         : 25
#      LUT1                        : 24
#      LUT2                        : 150
#      LUT3                        : 66
#      LUT4                        : 69
#      LUT5                        : 48
#      LUT6                        : 91
#      MUXCY                       : 63
#      MUXF7                       : 5
#      VCC                         : 6
#      XORCY                       : 39
# FlipFlops/Latches                : 619
#      FD                          : 60
#      FDC                         : 205
#      FDCE                        : 99
#      FDE                         : 58
#      FDP                         : 57
#      FDPE                        : 11
#      FDR                         : 67
#      FDRE                        : 60
#      IDDR2                       : 1
#      ODDR2                       : 1
# RAMS                             : 5
#      RAMB16BWER                  : 3
#      RAMB8BWER                   : 2
# Clock Buffers                    : 6
#      BUFG                        : 6
# IO Buffers                       : 37
#      IBUFDS                      : 1
#      IBUFGDS                     : 1
#      OBUF                        : 32
#      OBUFDS                      : 3
# DCMs                             : 1
#      DCM_SP                      : 1
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx4tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             619  out of   4800    12%  
 Number of Slice LUTs:                  473  out of   2400    19%  
    Number used as Logic:               473  out of   2400    19%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    814
   Number with an unused Flip Flop:     195  out of    814    23%  
   Number with an unused LUT:           341  out of    814    41%  
   Number of fully used LUT-FF pairs:   278  out of    814    34%  
   Number of unique control sets:        79

IO Utilization: 
 Number of IOs:                          71
 Number of bonded IOBs:                  40  out of    102    39%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                4  out of     12    33%  
    Number using Block RAM only:          4
 Number of BUFG/BUFGCTRLs:                6  out of     16    37%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLOCK_FANOUT/pll_base_inst/CLKOUT1 | DCM_SP:CLKFX           | 138   |
CLOCK_FANOUT/pll_base_inst/CLKOUT1 | BUFG                   | 415   |
CLOCK_FANOUT/pll_base_inst/CLKOUT2 | BUFG                   | 75    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 20.745ns (Maximum Frequency: 48.204MHz)
   Minimum input arrival time before clock: 2.009ns
   Maximum output required time after clock: 4.162ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLOCK_FANOUT/pll_base_inst/CLKOUT1'
  Clock period: 20.745ns (frequency: 48.204MHz)
  Total number of paths / destination ports: 3412 / 1305
-------------------------------------------------------------------------
Delay:               4.149ns (Levels of Logic = 3)
  Source:            U_DC_QBlink/U_SerialInterfaceIn/r_slipCount_4 (FF)
  Destination:       U_DC_QBlink/U_SerialInterfaceIn/r_flip (FF)
  Source Clock:      CLOCK_FANOUT/pll_base_inst/CLKOUT1 rising 5.0X
  Destination Clock: CLOCK_FANOUT/pll_base_inst/CLKOUT1 rising 5.0X

  Data Path: U_DC_QBlink/U_SerialInterfaceIn/r_slipCount_4 to U_DC_QBlink/U_SerialInterfaceIn/r_flip
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             7   0.525   1.340  r_slipCount_4 (r_slipCount_4)
     LUT5:I0->O            3   0.254   0.766  r_slipCount[15]_GND_26_o_LessThan_10_o_inv_inv21 (r_slipCount[15]_GND_26_o_LessThan_10_o_inv_inv)
     LUT3:I2->O            1   0.254   0.682  r_flip_rstpot_SW0 (N4)
     LUT6:I5->O            1   0.254   0.000  r_flip_rstpot (r_flip_rstpot)
     FDR:D                     0.074          r_flip
    ----------------------------------------
    Total                      4.149ns (1.361ns logic, 2.788ns route)
                                       (32.8% logic, 67.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLOCK_FANOUT/pll_base_inst/CLKOUT2'
  Clock period: 5.903ns (frequency: 169.405MHz)
  Total number of paths / destination ports: 665 / 147
-------------------------------------------------------------------------
Delay:               5.903ns (Levels of Logic = 5)
  Source:            MPPC_DAC/MPPC_DAC/bit_cnt_1 (FF)
  Destination:       MPPC_DAC/MPPC_DAC/DIN (FF)
  Source Clock:      CLOCK_FANOUT/pll_base_inst/CLKOUT2 rising
  Destination Clock: CLOCK_FANOUT/pll_base_inst/CLKOUT2 rising

  Data Path: MPPC_DAC/MPPC_DAC/bit_cnt_1 to MPPC_DAC/MPPC_DAC/DIN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             14   0.525   1.582  bit_cnt_1 (bit_cnt_1)
     LUT6:I0->O            1   0.254   0.958  Mmux_bit_cnt[5]_X_25_o_Mux_10_o_111 (Mmux_bit_cnt[5]_X_25_o_Mux_10_o_111)
     LUT6:I2->O            1   0.254   0.000  Mmux_bit_cnt[5]_X_25_o_Mux_10_o_6 (Mmux_bit_cnt[5]_X_25_o_Mux_10_o_6)
     MUXF7:I1->O           1   0.175   0.910  Mmux_bit_cnt[5]_X_25_o_Mux_10_o_5_f7 (Mmux_bit_cnt[5]_X_25_o_Mux_10_o_5_f7)
     LUT5:I2->O            1   0.235   0.682  Mmux_st[2]_DIN_Mux_16_o1 (st[2]_DIN_Mux_16_o)
     LUT6:I5->O            1   0.254   0.000  DIN_rstpot (DIN_rstpot)
     FD:D                      0.074          DIN
    ----------------------------------------
    Total                      5.903ns (1.771ns logic, 4.132ns route)
                                       (30.0% logic, 70.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLOCK_FANOUT/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              2.009ns (Levels of Logic = 2)
  Source:            RX_N (PAD)
  Destination:       U_DC_QBlink/U_SerialInterfaceIn/IDDR2_inst (FF)
  Destination Clock: CLOCK_FANOUT/pll_base_inst/CLKOUT1 rising 5.0X

  Data Path: RX_N to U_DC_QBlink/U_SerialInterfaceIn/IDDR2_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFDS:I->O           1   1.328   0.681  RX_IBUFDS_inst (rawSerialIn)
     begin scope: 'U_DC_QBlink:rawSerialIn'
     begin scope: 'U_DC_QBlink/U_SerialInterfaceIn:dataIn'
     IDDR2:D                   0.000          IDDR2_inst
    ----------------------------------------
    Total                      2.009ns (1.328ns logic, 0.681ns route)
                                       (66.1% logic, 33.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLOCK_FANOUT/pll_base_inst/CLKOUT2'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.162ns (Levels of Logic = 2)
  Source:            MPPC_DAC/MPPC_DAC/DIN (FF)
  Destination:       DAC_SDI (PAD)
  Source Clock:      CLOCK_FANOUT/pll_base_inst/CLKOUT2 rising

  Data Path: MPPC_DAC/MPPC_DAC/DIN to DAC_SDI
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  DIN (DIN)
     end scope: 'MPPC_DAC/MPPC_DAC:DIN'
     end scope: 'MPPC_DAC:DAC_DIN'
     OBUF:I->O                 2.912          DAC_SDI_OBUF (DAC_SDI)
    ----------------------------------------
    Total                      4.162ns (3.437ns logic, 0.725ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLOCK_FANOUT/pll_base_inst/CLKOUT1
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
CLOCK_FANOUT/pll_base_inst/CLKOUT1|    6.725|         |    1.206|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLOCK_FANOUT/pll_base_inst/CLKOUT2
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
CLOCK_FANOUT/pll_base_inst/CLKOUT2|    5.903|         |         |         |
----------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.75 secs
 
--> 

Total memory usage is 360552 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  370 (   0 filtered)
Number of infos    :   92 (   0 filtered)

