# Copyright (c) Advanced Micro Devices, Inc., or its affiliates.
# SPDX-License-Identifier: MIT

"""Direct grouped convolution kernel — streaming row-by-row pipeline.

A DSL-native direct grouped-convolution kernel: each output row is
computed by streaming the input row through MFMAs without ever
materialising an im2col or implicit-GEMM tile. The 16-channel
(`cpg=kpg=16`) and 4-channel (`cpg=kpg=4`) variants share the
authoring surface; they differ only in `BLOCK_GROUPS` and the choice
of MFMA atom.

Correctness note: the earlier apparent correctness drift was a host
reference bug. The shared launcher compared grouped convolution output
against a dense convolution reference. `rocke.run_manifest` now verifies
with a grouped NumPy fp32-accum reference, and both 16c and 4c paths pass
with `bad=0` at the bake-off tolerance.

Why direct conv (vs implicit GEMM) for small channels:
  - For `C=K=4` or `C=K=16` 3x3 group conv, the implicit-GEMM packs
    the work as a `M = N*Ho*Wo, N_gemm = K, K_gemm = R*S*C = {36, 144}`
    GEMM. `N_gemm` is far below the natural 16x16 MFMA tile shape;
    most of the MFMA's M dimension is wasted. The shape is also
    extremely elongated and spatially structured.
  - Direct conv keeps the spatial structure and the small channels
    aligned to MFMA naturally: per wave, process one group, with
    `M = K_filter = cpg`, `N = BLOCK_Q`, `K = cpg`.

Kernel structure (16c variant):
  - 8 waves per workgroup (`BLOCK_GROUPS = 8`), each handling one
    group. `BLOCK_GROUPS * WAVE = 512` threads per block.
  - `BLOCK_Q = 16` output W positions per block; the kernel iterates
    H output rows in series.
  - LDS double-buffered: at row `y`, wave reads from `lds_a` while
    threads prefetch row `y+1` into `lds_b` (and ping-pong).
  - 3-accumulator circular pipeline along H: accumulator slot
    `(y - r) % 3` holds the contribution from output row
    `y - r`, with `r ∈ {0, 1, 2}` for a 3x3 conv. After 3
    rows fill, the oldest slot is *flushed* to D and reset to zero.

Coordinate-transform DAG (described as CK Tile transforms — kept here
as documentation, not as a runtime object, because direct conv's
addressing is structurally per-row rather than per-(M, K) point):

    A_nhwc (input):
      naive: (n, h, w, c)
      pad(h, lo=0, hi=H), pad(w, lo=0, hi=W)        boundary
      embed(("y", "r") -> "h", strides=(1, 1),       row-row
            offset=-pad, lo=0, hi=H)
      embed(("q", "s") -> "w", strides=(1, 1),       col-col
            offset=-pad, lo=0, hi=W)
      unmerge(c -> (group, ch_block, channel),       chan unpack
              dims=(groups, cpg/load_vec, load_vec))

    B_krsc (weight):
      naive: (k_out, r, s, c)
      unmerge(k_out -> (group, k_in_group), dims=(groups, kpg))

    D_nhwk (output):
      naive: (n, h, w, k_out)
      unmerge(k_out -> (group, k_in_group), dims=(groups, kpg))

The 16c kernel uses `mfma_f32_16x16x16_f16` once per (R, S). The 4c
kernel uses `mfma_f32_4x4x4_f16` (or `mfma_f32_4x4x4_bf16` for bf16
I/O) which emits 16 independent 4x4x4 matmuls per wave — letting one wave process 16 groups simultaneously
(perfect fit for cpg=4).
"""

from __future__ import annotations

from dataclasses import dataclass, replace
from typing import List, Tuple

from rocke.core.ir import (
    BF16,
    F16,
    F32,
    I16,
    I32,
    IRBuilder,
    KernelDef,
    PtrType,
    Value,
    VectorType,
)
from rocke.helpers.transforms import TensorDescriptor, embed, unmerge_magic


def _io_type(dtype: str):
    """Return the IR type for a given ``dtype`` string (``"fp16"`` or ``"bf16"``)."""
    if dtype == "bf16":
        return BF16
    if dtype == "fp16":
        return F16
    raise ValueError(
        f"unsupported direct_conv dtype: {dtype!r}; expected 'fp16' or 'bf16'"
    )


def _buf_load_vN(
    b: IRBuilder, dtype: str, rsrc: Value, voff: Value, soff: Value, dwords: int
) -> Value:
    """Dtype-dispatch for vectorised buffer load.

    ``dwords`` matches the ``dwords`` parameter of ``buffer_load_vN_f16`` /
    ``buffer_load_vN_bf16``: each dword holds two 16-bit elements (dwords=1 ->
    2 elements, dwords=2 -> 4 elements, dwords=4 -> 8 elements).
    Uses the type-specific op names to stay byte-identical with the C++ engine.
    """
    if dtype == "bf16":
        return b.buffer_load_vN_bf16(rsrc, voff, soff, dwords)
    return b.buffer_load_vN_f16(rsrc, voff, soff, dwords)


def _buf_store_vN(
    b: IRBuilder,
    dtype: str,
    rsrc: Value,
    voff: Value,
    soff: Value,
    val: Value,
    dwords: int,
) -> None:
    """Dtype-dispatch for vectorised buffer store.

    ``dwords`` matches the ``dwords`` parameter of ``buffer_store_vN_f16`` /
    ``buffer_store_vN_bf16``: each dword holds two 16-bit elements.
    """
    if dtype == "bf16":
        b.buffer_store_vN_bf16(rsrc, voff, soff, val, dwords)
    else:
        b.buffer_store_vN_f16(rsrc, voff, soff, val, dwords)


def _trunc_f32(b: IRBuilder, dtype: str, val: Value) -> Value:
    """Truncate a vector of f32 accumulators to the output dtype."""
    if dtype == "bf16":
        return b.vec_trunc_f32_to_bf16(val)
    return b.vec_trunc_f32_to_f16(val)


def _mfma(
    b: IRBuilder,
    dtype: str,
    shape: str,
    a: Value,
    b_val: Value,
    acc: Value,
) -> Value:
    """Dtype-dispatch for a single MFMA call.

    ``shape`` is the size suffix without the dtype, e.g. ``"16x16x16"``,
    ``"16x16x32"``, or ``"32x32x8"``.
    """
    if dtype == "bf16":
        fn = getattr(b, f"mfma_f32_{shape}_bf16")
    else:
        fn = getattr(b, f"mfma_f32_{shape}_f16")
    return fn(a, b_val, acc)


@dataclass(frozen=True)
class DirectConvProblem:
    """The grouped direct-conv shape parameters.

    Layouts:
      A: NHWC, `[N, H, W, groups*cpg]`
      B: KRSC, `[groups*kpg, KH, KW, cpg]`
      D: NHWK, `[N, H, W, groups*kpg]`
    """

    N: int
    H: int
    W: int
    groups: int
    cpg: int  # channels per group
    kpg: int  # filters per group (= cpg in the bake-off)
    KH: int = 3
    KW: int = 3
    PAD: int = 1
    stride: int = 1
    dtype: str = "fp16"  # "fp16" or "bf16"

    @property
    def total_c(self) -> int:
        return self.groups * self.cpg

    @property
    def total_k(self) -> int:
        return self.groups * self.kpg

    @property
    def Ho(self) -> int:
        """Output height for a strided convolution."""
        return (self.H + 2 * self.PAD - self.KH) // self.stride + 1

    @property
    def Wo(self) -> int:
        """Output width for a strided convolution."""
        return (self.W + 2 * self.PAD - self.KW) // self.stride + 1

    @property
    def flops(self) -> int:
        return (
            2
            * self.N
            * self.Ho
            * self.Wo
            * self.groups
            * self.kpg
            * self.KH
            * self.KW
            * self.cpg
        )

    def short(self) -> str:
        return f"N{self.N}H{self.H}W{self.W}_g{self.groups}_c{self.cpg}k{self.kpg}"


@dataclass(frozen=True)
class DirectConv16cSpec:
    """Direct grouped convolution kernel for `cpg = kpg = 16`.

    Block geometry:
      - `BLOCK_Q = 16` output W positions per block (one MFMA's N tile).
      - `BLOCK_GROUPS = 8` groups per workgroup.
      - `WAVE = 64` threads per wave, `BLOCK_GROUPS * WAVE = 512`
        threads per block.
      - Each wave owns one group.

    MFMA atom: `mfma_f32_16x16x16_f16` with per-warp tile
      M = K_filter = kpg = 16,
      N = BLOCK_Q       = 16,
      K = cpg           = 16
    so the inner loop is exactly 9 MFMAs (R*S) per output row.

    Pipeline knobs:
      - `double_buffer`: ping-pong two LDS regions; prefetch input row
        y+1 while computing on row y.
      - `accumulator_pipeline_depth`: number of circular accumulators
        (KH for a 3x3 conv).
    """

    problem: DirectConvProblem
    name: str = "direct_conv_16c"
    block_q: int = 16
    block_groups: int = 8
    wave_size: int = 64
    double_buffer: bool = True
    fold_k32: bool = True

    @property
    def threads_per_block(self) -> int:
        return self.block_groups * self.wave_size

    @property
    def n_acc_slots(self) -> int:
        return self.problem.KH

    def kernel_name(self) -> str:
        from rocke.helpers.spec import kernel_name_join

        p = self.problem
        return kernel_name_join(
            self.name,
            p.short(),
            f"bq{self.block_q}",
            f"bg{self.block_groups}",
            "db" if self.double_buffer else "sb",
            flags={"k32": self.fold_k32, "bf16": p.dtype == "bf16"},
        )

    def validate(self) -> None:
        p = self.problem
        if p.dtype not in ("fp16", "bf16"):
            raise ValueError(f"DirectConv16cSpec: unsupported dtype {p.dtype!r}")
        if p.cpg != 16 or p.kpg != 16:
            raise ValueError(
                f"DirectConv16cSpec expects cpg=kpg=16 (got {p.cpg}, {p.kpg})"
            )
        if p.groups % self.block_groups != 0:
            raise ValueError(
                f"groups {p.groups} not divisible by block_groups {self.block_groups}"
            )


def is_valid_spec_16c(
    spec: DirectConv16cSpec, arch: str = "gfx950"
) -> Tuple[bool, str]:
    """Return ``(ok, reason)`` for a 16c spec on ``arch``.

    The 16c kernel's inner MFMA shape depends on ``fold_k32``:
      - ``fold_k32=True`` (default) folds S=0/1 into one ``16x16x32``
        f16 MFMA (the wide K-packed atom). That atom only exists on
        gfx950; requesting it on gfx942 would crash comgr
        (``LLVM ERROR: Cannot select intrinsic
        ...mfma.f32.16x16x32.f16``), so it is rejected here with a clean
        structured reason. Use ``fold_k32=False`` for a gfx942-capable
        kernel (it issues only ``16x16x16`` f16 MFMAs).
      - ``fold_k32=False`` uses only the ``16x16x16`` f16 atom, which is
        present on both gfx942 and gfx950.
    The atom legality is sourced from
    :class:`rocke.core.arch.ArchTarget`.
    """
    from rocke.core.arch import ArchTarget

    try:
        target = ArchTarget.from_gfx(arch)
    except KeyError as e:
        return False, str(e)
    p = spec.problem
    if p.dtype not in ("fp16", "bf16"):
        return False, f"unsupported dtype {p.dtype!r}; expected 'fp16' or 'bf16'"
    if p.stride != 1:
        return False, f"stride > 1 is not supported (got {p.stride})"
    if p.cpg != 16 or p.kpg != 16:
        return False, f"DirectConv16cSpec expects cpg=kpg=16 (got {p.cpg}, {p.kpg})"
    if p.groups % spec.block_groups != 0:
        return False, (
            f"groups {p.groups} not divisible by block_groups {spec.block_groups}"
        )
    ab_dtype = "bf16" if p.dtype == "bf16" else "f16"
    if not target.mma.has_shape(
        a_dtype=ab_dtype, b_dtype=ab_dtype, c_dtype="fp32", m=16, n=16, k=16
    ):
        return False, f"missing 16x16x16 {ab_dtype} MFMA atom on {arch}"
    if spec.fold_k32 and not target.mma.has_shape(
        a_dtype=ab_dtype, b_dtype=ab_dtype, c_dtype="fp32", m=16, n=16, k=32
    ):
        return False, (
            f"fold_k32=True needs the 16x16x32 {ab_dtype} MFMA atom, absent on "
            f"{arch}; use fold_k32=False for a {arch}-capable kernel"
        )
    return True, "ok"


def build_direct_conv_16c(
    spec: DirectConv16cSpec, *, arch: str = "gfx950"
) -> KernelDef:
    """Build the IR for one direct conv 16c kernel instance.

    See the module docstring for the kernel structure. The Python
    builder unrolls every Python `for` loop at IR-build time; the
    only runtime loop is the H-row streaming `scf.for`.

    ``arch`` (``"gfx942"`` / ``"gfx950"``) selects the target GPU. When
    ``spec.fold_k32`` is True the inner loop emits the wide
    ``16x16x32`` f16 MFMA, which only exists on gfx950; requesting
    ``gfx942`` then fails with a clean structured error (via
    :func:`is_valid_spec_16c`) instead of crashing comgr. Set
    ``fold_k32=False`` for a gfx942-capable instance.
    """
    spec.validate()
    ok, why = is_valid_spec_16c(spec, arch=arch)
    if not ok:
        raise ValueError(f"invalid direct_conv_16c spec for {arch}: {why}")
    p = spec.problem
    io_type = _io_type(p.dtype)
    BLOCK_Q = spec.block_q
    BLOCK_GROUPS = spec.block_groups
    WAVE = spec.wave_size
    THREADS = spec.threads_per_block
    Ho = p.Ho
    Wo = p.Wo
    LDS_W = (BLOCK_Q - 1) * p.stride + p.KW
    LDS_ROW_FP16 = LDS_W * BLOCK_GROUPS * p.cpg
    LOAD_VEC = 4
    NUM_VEC4 = LDS_ROW_FP16 // LOAD_VEC

    if NUM_VEC4 == 0:
        raise ValueError("LDS row too small for one vec4 per thread")
    PASSES = (NUM_VEC4 + THREADS - 1) // THREADS
    c_stride = p.stride  # Python int, used in emit-time guards below

    b = IRBuilder(spec.kernel_name())
    b.kernel.attrs["max_workgroup_size"] = THREADS

    A = b.param("A", PtrType(io_type, "global"), noalias=True, readonly=True, align=16)
    Bp = b.param("B", PtrType(io_type, "global"), noalias=True, readonly=True, align=16)
    D = b.param("D", PtrType(io_type, "global"), noalias=True, writeonly=True, align=16)
    A_bytes = b.param("A_bytes", I32)
    B_bytes = b.param("B_bytes", I32)
    D_bytes = b.param("D_bytes", I32)

    c0 = b.const_i32(0)
    c_wave = b.const_i32(WAVE)
    c_BG = b.const_i32(BLOCK_GROUPS)
    c_BQ = b.const_i32(BLOCK_Q)
    c_cpg = b.const_i32(p.cpg)
    c_kpg = b.const_i32(p.kpg)
    c_W = b.const_i32(Wo)

    # The address constants previously hand-rolled here
    # (``c_W_totalC``, ``c_H_W_totalC``, …) are now folded into the
    # per-axis ``TensorDescriptor`` lookups below. Keep the LDS
    # geometry constant (``c_BG_cpg``) because that one names a
    # workgroup-shaped LDS stride and isn't part of any DRAM
    # descriptor.
    c_BG_cpg = b.const_i32(BLOCK_GROUPS * p.cpg)

    tid = b.thread_id_x()
    wave_id = b.div(tid, c_wave)
    lane = b.mod(tid, c_wave)
    c4 = b.div(lane, b.const_i32(16))  # 0..3
    q_in_lane = b.mod(lane, b.const_i32(16))  # 0..15
    # K=32 folded direct-conv mapping:
    #   c4=0,1 -> S=0 with channel blocks 0..7 and 8..15
    #   c4=2,3 -> S=1 with channel blocks 0..7 and 8..15
    # S=2 remains a residual K=16 MFMA using the original c4*4 mapping.
    s_lane_k32 = b.div(c4, b.const_i32(2))
    ch_lane_k32 = b.mul(b.mod(c4, b.const_i32(2)), b.const_i32(8))
    ch_lane_k16 = b.mul(c4, b.const_i32(4))

    # Grid layout:
    #   bx = Q-tile index (0..ceil(W/BQ)-1)
    #   by = group-tile index (0..groups/BG - 1)
    #   bz = batch index n
    bx = b.block_id_x()
    by = b.block_id_y()
    n = b.block_id_z()

    g_tile = by
    g = b.add(b.mul(g_tile, c_BG), wave_id)  # absolute group for this wave
    q_tile_start = b.mul(bx, c_BQ)

    # LDS: two ping-pong rows for the input. Use 2D shape `[1, ROW]`
    # to keep the smem_load/store_vN_f16 ABIs happy (they always emit
    # a 2D GEP — `[i32 0, i32 row, i32 col]`).
    #
    # IMPORTANT: the LDS is sized to fit *every* chunk a thread might
    # ever address, not just the in-bounds chunks. With THREADS=512
    # and NUM_VEC4=576 we have PASSES=2 passes; the second pass has
    # 448 threads whose `chunk_idx >= NUM_VEC4` and would write past
    # the end of a `[ROW]`-sized allocation. Even though those threads
    # write zeros (after the validity mask), an LDS store past the
    # allocation is undefined behaviour and gets either dropped or
    # miscompiled. We over-allocate to `PASSES * THREADS * LOAD_VEC`
    # halves so the OOB-zeroed writes land in the slack region of the
    # allocation and never alias a valid chunk.
    lds_total_fp16 = PASSES * THREADS * LOAD_VEC
    A_smem = b.smem_alloc(io_type, [1, lds_total_fp16], name_hint="lds_a")
    B_smem = (
        b.smem_alloc(io_type, [1, lds_total_fp16], name_hint="lds_b")
        if spec.double_buffer
        else A_smem
    )

    # Buffer rsrcs.
    a_rsrc = b.buffer_rsrc(A, A_bytes)
    b_rsrc = b.buffer_rsrc(Bp, B_bytes)
    d_rsrc = b.buffer_rsrc(D, D_bytes)

    c_half_bytes = b.const_i32(2)
    oob_sentinel = b.const_i32((1 << 31) - 1)
    fp16x4_zero = b.zero_vec(io_type, 4)
    zero_acc = b.zero_vec_f32(4)

    # ---- weight loads (constant across H-loop) ----
    # Build a `TensorDescriptor` for B[K_OUT, KH, KW, CPG] -- the
    # weight layout. Lower coords (k_out, r, s, c) compose into the
    # naive linear offset
    #   k_out * KH * KW * cpg + r * KW * cpg + s * cpg + c
    # which is exactly what the hand-rolled math computed below. Using
    # the transform DAG instead of stringing together ``add``/``mul``
    # SSA ops keeps the addressing in one place and makes future
    # fusion / boundary-check additions easier.
    b_desc = TensorDescriptor.naive(
        "B",
        lengths=[p.total_k, p.KH, p.KW, p.cpg],
        coord_names=("k_out", "r", "s", "c"),
    )
    k_out_val = b.add(b.mul(g, c_kpg), q_in_lane)
    weights: List[Value] = []
    weights_k32: List[Value] = []
    weights_s2_k32: List[Value] = []
    # ``lane_in_lo_half`` is true for the two lane groups (c4 in {0, 1})
    # that carry the low 16 K of a folded K=32 atom. The S=2 residual is
    # promoted to a *second* wide K=32 atom whose upper 16 K (lane groups
    # c4 in {2, 3}) are zero-padded, so its accumulator chain stays the
    # same width as the S=0/1 atom (see the MFMA comment below).
    lane_in_lo_half = b.cmp_lt(c4, b.const_i32(2))
    fp16x8_zero = b.zero_vec(io_type, 8)
    if spec.fold_k32:
        for r_const in range(p.KH):
            r_i = b.const_i32(r_const)
            # Fold S=0 and S=1 into one K=32 MFMA. Each lane reads
            # <8 x half> at s_lane_k32*cpg + ch_lane_k32.
            w_off_k32, _ = b_desc.offset(
                b,
                k_out=k_out_val,
                r=r_i,
                s=s_lane_k32,
                c=ch_lane_k32,
            )
            weights_k32.append(
                _buf_load_vN(b, p.dtype, b_rsrc, b.mul(w_off_k32, c_half_bytes), c0, 4)
            )
            # Residual S=2 promoted to a zero-padded K=32 atom. The low
            # half (c4 in {0,1}) carries B[k_out, r, 2, 0:8] / [8:16]; the
            # high half (c4 in {2,3}) is zeroed so it contributes nothing.
            w_off_s2, _ = b_desc.offset(
                b,
                k_out=k_out_val,
                r=r_i,
                s=b.const_i32(2),
                c=ch_lane_k32,
            )
            w_s2 = _buf_load_vN(
                b, p.dtype, b_rsrc, b.mul(w_off_s2, c_half_bytes), c0, 4
            )
            weights_s2_k32.append(b.select(lane_in_lo_half, w_s2, fp16x8_zero))
    else:
        for r_const in range(p.KH):
            for s_const in range(p.KW):
                r_i = b.const_i32(r_const)
                s_i = b.const_i32(s_const)
                w_off, _ = b_desc.offset(
                    b,
                    k_out=k_out_val,
                    r=r_i,
                    s=s_i,
                    c=ch_lane_k16,
                )
                weights.append(
                    _buf_load_vN(b, p.dtype, b_rsrc, b.mul(w_off, c_half_bytes), c0, 2)
                )

    # ---- LDS load helper ----
    # Each thread loads a vec4 of `cpg=16` halves of input from DRAM
    # at (n, hi, wi, c) -> LDS at index `chunk_idx * 4`.
    # The per-thread chunk decomposition used to be five hand-rolled
    # div/mod/mul/add chains:
    #   ch_block    = chunk_idx % 4
    #   gw_idx      = chunk_idx // 4
    #   group_in_wg = gw_idx % BLOCK_GROUPS
    #   W_lds       = gw_idx // BLOCK_GROUPS
    #   W_in        = q_tile_start + W_lds - PAD
    #   abs_group   = g_tile * BLOCK_GROUPS + group_in_wg
    #   c_val       = abs_group * cpg + ch_block * 4
    # which is exactly the CK Tile pattern "unmerge then embed" — a
    # flat per-wave chunk index split into (W_lds, group_in_wg,
    # ch_block) via ``unmerge``, then the per-axis embed maps
    # (group_in_wg, ch_block) -> c and (q_tile_start, W_lds) -> w (with
    # the -PAD shift folded in). We use that algebra via a
    # :class:`TensorDescriptor` chain so the ad-hoc SSA disappears
    # behind one ``a_desc.offset(...)`` call per chunk.
    # The per-wave chunk index splits into (W_lds, group_in_wg,
    # ch_block) -- a ``merge((LDS_W, BLOCK_GROUPS, 4))`` whose inverse is
    # the CK Tile default magic-division unmerge
    # (``merge_v2_magic_division`` -> :class:`UnmergeMagicDiv`). Driving
    # the split through the descriptor's :meth:`unmerge_lower` (instead
    # of the prior inline ``b.div`` / ``b.mod`` chain) removes the two
    # integer divisions per chunk from the loader's address path and
    # turns the documentation-only ``chunk_desc`` into the live decode.
    chunk_desc = TensorDescriptor.naive(
        "chunk_unmerge",
        lengths=[LDS_W, BLOCK_GROUPS, 4],
        coord_names=("W_lds", "group_in_wg", "ch_block"),
    ).transform(
        unmerge_magic(
            "chunk_idx",
            into=("W_lds", "group_in_wg", "ch_block"),
            dims=[LDS_W, BLOCK_GROUPS, 4],
        ),
    )
    chunk_meta = []
    for pass_idx in range(PASSES):
        chunk_idx = b.add(tid, b.const_i32(pass_idx * THREADS))
        decoded = chunk_desc.unmerge_lower(b, chunk_idx=chunk_idx)
        ch_block = decoded["ch_block"]
        group_in_wg = decoded["group_in_wg"]
        W_lds = decoded["W_lds"]
        in_bounds = b.cmp_lt(chunk_idx, b.const_i32(NUM_VEC4))
        abs_group = b.add(b.mul(g_tile, c_BG), group_in_wg)
        chunk_meta.append(
            {
                "chunk_idx": chunk_idx,
                "ch_block": ch_block,
                "group_in_wg": group_in_wg,
                "W_lds": W_lds,
                "in_bounds": in_bounds,
                "abs_group": abs_group,
            }
        )

    # Input descriptor: A[N, H, W, total_c] in NHWC. Two embeds fold
    # the conv-spatial coord algebra into the descriptor so the loader
    # body no longer carries hand-rolled add/sub chains for h and w:
    #
    #   * ``embed(("y_iter",) -> "h", strides=(1,), offset=-PAD,
    #            lo=0, hi=H)``  — folds the per-iter ``hi = y - PAD``
    #     and the (0 <= hi < H) boundary check that used to live in
    #     the ``pad("h", ...)`` transform.
    #   * ``embed(("q_pos","W_lds_pos") -> "w", strides=(1,1),
    #            offset=-PAD, lo=0, hi=W)`` — folds ``wi =
    #     q_tile_start + W_lds - PAD`` plus the (0 <= wi < W) check
    #     that used to live in ``pad("w", ...)``. The lifted scalar
    #     ``W_in = q_tile_start + W_lds - PAD`` chain in the previous
    #     version was redundant once the descriptor carried this.
    #
    # The remaining ``c`` coord stays manual: ``c = abs_group * cpg +
    # ch_block * 4`` is in [0, total_c) by construction (abs_group <
    # groups, ch_block < 4), so wrapping it in an ``embed`` with
    # ``lo=0, hi=total_c`` would add a redundant bounds-check
    # (``cmp_ge`` / ``cmp_lt`` / ``land``) per chunk — the
    # transforms.Embed always emits its bounds AND, regardless of how
    # trivially provable the range is. We skip the embed and pass
    # ``c=c_val`` directly to keep the SSA count tight on a hot path.
    a_desc = TensorDescriptor.naive(
        "A",
        lengths=[p.N, p.H, p.W, p.total_c],
        coord_names=("n", "h", "w", "c"),
    ).transform(
        embed(
            upper=("y_iter",),
            into="h",
            strides=(1,),
            offset=-p.PAD,
            lo=0,
            hi=p.H,
        ),
        embed(
            upper=("q_pos", "W_lds_pos"),
            into="w",
            strides=(p.stride, 1),
            offset=-p.PAD,
            lo=0,
            hi=p.W,
        ),
    )

    def issue_dram_load(y_iter_val: Value):
        """Per-thread DRAM read of one vec4 of A.

        Returns `(vec4, lds_idx)` pairs; the caller decides when to
        store them to LDS. This is important for the v6 pipeline:
        issue DRAM reads for row y+1 before the MFMAs on row y, then
        write those prefetched registers to the next LDS buffer after
        the MFMAs. That preserves the read-before-write ordering on
        the current buffer while overlapping the VMEM latency with
        compute.

        ``y_iter_val`` is the input-row index (descriptor embed folds
        the ``- PAD`` and the (0 <= h < H) boundary check). The
        per-thread spatial coords (``q_pos``, ``W_lds_pos``) flow
        through the ``w`` embed; only the ``c`` coord (cheap mul-add
        with statically-known range) is computed inline to keep the
        descriptor from emitting a redundant bounds AND.
        """
        out = []
        for cm in chunk_meta:
            c_val = b.add(
                b.mul(cm["abs_group"], c_cpg),
                b.mul(cm["ch_block"], b.const_i32(4)),
            )
            a_off_elems, addr_valid = a_desc.offset(
                b,
                n=n,
                y_iter=y_iter_val,
                q_pos=q_tile_start,
                W_lds_pos=cm["W_lds"],
                c=c_val,
            )
            valid = b.land(addr_valid, cm["in_bounds"])
            a_off_bytes = b.mul(a_off_elems, c_half_bytes)
            safe_off = b.select(valid, a_off_bytes, oob_sentinel)
            a_vec = _buf_load_vN(b, p.dtype, a_rsrc, safe_off, c0, 2)
            a_vec = b.select(valid, a_vec, fp16x4_zero)
            # LDS index in halves: chunk_idx * 4. Allocation is 2D
            # `[1, ROW]` so we pass (row=0, col=lds_idx).
            lds_idx = b.mul(cm["chunk_idx"], b.const_i32(4))
            out.append((a_vec, lds_idx))
        return out

    def store_to_lds(loads, lds: Value) -> None:
        for a_vec, lds_idx in loads:
            b.smem_store_vN(lds, [c0, lds_idx], a_vec, 4)

    q_subtiles = BLOCK_Q // 16

    def lds_read_input(q_subtile: int, s_const: int, lds: Value) -> Value:
        """Per-lane <4 x half> read from LDS for the s-th filter column.

        LDS layout: (W_lds, group_in_wg, channel) row-major, stride BG*cpg
        per W_lds position. Lane ``q_in_lane`` owns output column
        ``q_tile_start + q_subtile*16 + q_in_lane``; the input column for
        filter tap ``s`` is at LDS offset ``q_in_lane * stride + s`` (within
        the subtile block starting at ``q_subtile * 16 * stride``).
        """
        W_lds_idx = b.add(
            b.mul(b.add(q_in_lane, b.const_i32(q_subtile * 16)), b.const_i32(c_stride)),
            b.const_i32(s_const),
        )
        lds_idx = b.add(
            b.add(
                b.mul(W_lds_idx, c_BG_cpg),
                b.mul(wave_id, c_cpg),
            ),
            b.mul(c4, b.const_i32(4)),
        )
        return b.smem_load_vN(lds, c0, lds_idx, dtype=io_type, n=4)

    def lds_read_input_k32(q_subtile: int, lds: Value) -> Value:
        """Per-lane <8 x half> read for the folded K=32 MFMA.

        ``s_lane_k32 = c4 // 2`` selects filter column 0 or 1 within the
        folded pair. The LDS offset for output lane ``q_in_lane`` and filter
        tap ``s_lane_k32`` is ``(q_in_lane + q_subtile*16) * stride + s_lane_k32``.
        """
        W_lds_idx = b.add(
            b.mul(b.add(q_in_lane, b.const_i32(q_subtile * 16)), b.const_i32(c_stride)),
            s_lane_k32,
        )
        lds_idx = b.add(
            b.add(
                b.mul(W_lds_idx, c_BG_cpg),
                b.mul(wave_id, c_cpg),
            ),
            ch_lane_k32,
        )
        return b.smem_load_vN(lds, c0, lds_idx, dtype=io_type, n=8)

    def lds_read_input_s2_k32(q_subtile: int, lds: Value) -> Value:
        """Per-lane <8 x half> input read for the S=2 residual, promoted to
        a zero-padded K=32 atom.

        The low half (c4 in {0,1}) reads filter column s=2 at LDS offset
        ``(q_in_lane + q_subtile*16) * stride + 2``; the high half (c4 in
        {2,3}) is zeroed so the wide atom's upper 16 K contribute nothing.
        Promoting S=2 to a wide atom keeps the per-(r) MFMA chain
        homogeneous-width (wide -> wide on one accumulator), which avoids
        the cross-width MFMA read-after-write accumulator hazard.
        """
        W_lds_idx = b.add(
            b.mul(b.add(q_in_lane, b.const_i32(q_subtile * 16)), b.const_i32(c_stride)),
            b.const_i32(2),
        )
        lds_idx = b.add(
            b.add(
                b.mul(W_lds_idx, c_BG_cpg),
                b.mul(wave_id, c_cpg),
            ),
            ch_lane_k32,
        )
        vec = b.smem_load_vN(lds, c0, lds_idx, dtype=io_type, n=8)
        return b.select(lane_in_lo_half, vec, fp16x8_zero)

    # ---- prologue: prefetch row 0 (= -PAD..-PAD+1 = -1) into A_smem ----
    # The first iter's input row is hi = 0 - PAD = -1 for PAD=1, which
    # is invalid (above the image). The descriptor's embed("y_iter",
    # offset=-PAD, lo=0, hi=H) flips the validity to false; the loader
    # then replaces the byte offset with the OOB sentinel + zero-fill
    # so the prologue effectively zero-fills A_smem for iter 0.
    store_to_lds(issue_dram_load(c0), A_smem)
    b.sync()

    # ---- the H-row streaming loop ----
    # Iterates over input rows y = 0 .. H + KH - 2. For each input row
    # the kernel accumulates KH contributions; accumulator slot
    # p_flush_val = y - (KH-1) is flushed when it becomes valid and
    # (for stride > 1) when it aligns to an output row.
    n_iters = p.H + p.KH - 1
    acc_tiles: List[List[Value]] = [
        [zero_acc, zero_acc, zero_acc] for _ in range(q_subtiles)
    ]

    # Output descriptor: D[N, Ho, Wo, total_k] in NHWK. Built ONCE
    # outside the H-loop so each iter only pays one ``d_desc.offset``
    # SSA emission rather than reconstructing the descriptor object.
    d_desc = TensorDescriptor.naive(
        "D",
        lengths=[p.N, Ho, Wo, p.total_k],
        coord_names=("n", "h", "w", "k"),
    )

    for y in range(n_iters):
        cur = A_smem if (y % 2 == 0 or not spec.double_buffer) else B_smem
        nxt = B_smem if (y % 2 == 0 or not spec.double_buffer) else A_smem

        # Read inputs from the current buffer first; no writes to
        # `cur` are issued until the next time it becomes `nxt`.
        if spec.fold_k32:
            inputs_by_q = [
                (lds_read_input_k32(qt, cur), lds_read_input_s2_k32(qt, cur))
                for qt in range(q_subtiles)
            ]
        else:
            inputs_by_q = [
                [lds_read_input(qt, s, cur) for s in range(p.KW)]
                for qt in range(q_subtiles)
            ]

        # Issue DRAM reads for the next row into registers before
        # the MFMAs. Store those registers to the next LDS buffer
        # after MFMAs to overlap the next-row load with this-row compute.
        # ``y_iter`` is the unshifted row index; the A_desc embed folds
        # the -PAD and the (0 <= h < H) check.
        loads_next = None
        if y + 1 < n_iters:
            loads_next = issue_dram_load(b.const_i32(y + 1))

        for qt in range(q_subtiles):
            accs = acc_tiles[qt]
            for r_const in range(p.KH):
                p_idx = (y - r_const) % p.KH
                acc_in = accs[p_idx]
                if spec.fold_k32:
                    input_k32, input_s2 = inputs_by_q[qt]
                    # CORRECTNESS-CRITICAL: both folded MFMAs are the *same*
                    # width (wide K=32). S=0/1 fold into one 16x16x32 atom;
                    # the S=2 residual is promoted to a SECOND 16x16x32 atom
                    # with its upper 16 K zero-padded (``weights_s2_k32`` /
                    # ``lds_read_input_s2_k32`` zero the c4 in {2,3} lane
                    # groups). Chaining two same-width atoms on one
                    # accumulator -- ``acc = k32(s2pad, k32(s01, acc))`` --
                    # matches the mfma_gemm hero path that runs the wide atom
                    # correctly. The earlier fold mixed a 16x16x16 residual
                    # into the same accumulator as the 16x16x32 atom; a narrow
                    # MFMA whose C-operand is the just-written result of a wide
                    # MFMA (or vice versa) is a read-after-write accumulator
                    # hazard that BOTH the comgr LLVM-direct backend AND hipcc
                    # miscompile in this fully-unrolled kernel (the wide atom's
                    # longer accumulation latency is dropped when its result
                    # feeds the next, different-width MFMA's C input), silently
                    # corrupting accumulator slots on the H-edge output rows in
                    # a SHAPE-DEPENDENT way (~0.5-0.8% bad, max_abs ~360).
                    # Keeping both atoms the same width removes the hazard and
                    # keeps a single accumulator per slot (no occupancy hit
                    # from a second accumulator triple). Verified bad=0 across
                    # shapes on gfx950 via both comgr and hipcc.
                    #
                    # NOTE: this builder still rides the legacy hand-rolled
                    # MFMA lane math (s_lane_k32 / ch_lane_k32 magic constants)
                    # rather than the unified ``op_for_shape`` +
                    # ``op.c_layout().coord(...)`` contract that mfma_gemm is
                    # migrating to (refactor_opportunities.md items 1-4).
                    # Migrating the C-accumulator readout + A/B K-pack to
                    # c_layout().coord would delete this whole hazard class at
                    # the source; tracked as a follow-up.
                    acc_in = _mfma(
                        b, p.dtype, "16x16x32", weights_k32[r_const], input_k32, acc_in
                    )
                    acc_in = _mfma(
                        b,
                        p.dtype,
                        "16x16x32",
                        weights_s2_k32[r_const],
                        input_s2,
                        acc_in,
                    )
                else:
                    inputs = inputs_by_q[qt]
                    for s_const in range(p.KW):
                        w_idx = r_const * p.KW + s_const
                        acc_in = _mfma(
                            b,
                            p.dtype,
                            "16x16x16",
                            weights[w_idx],
                            inputs[s_const],
                            acc_in,
                        )
                accs[p_idx] = acc_in

        if loads_next is not None:
            # Single-buffer correctness barrier. When ``double_buffer`` is
            # False, ``cur`` and ``nxt`` are the SAME LDS allocation, so
            # the ``store_to_lds`` below overwrites the row this iteration
            # just read via ``lds_read_input``. With more than one wave per
            # workgroup (``block_groups > 1``) the only barrier used to be
            # the one at the end of the iteration, so a fast wave could
            # begin storing row y+1 into LDS while a slower wave was still
            # issuing its ds_reads for row y -- a read-after-write race that
            # corrupted the slower waves' inputs (seen as *nondeterministic*
            # wrong outputs concentrated in the interior waves/groups and
            # near the H/W edges). The next-row DRAM loads were already
            # issued into registers above, so this barrier only forces every
            # wave to finish reading the current LDS row before any wave
            # overwrites it; the MFMAs above overlap the ds_read latency.
            # The double-buffer path doesn't need it (the store targets the
            # other ping-pong buffer).
            if not spec.double_buffer:
                b.sync()
            store_to_lds(loads_next, nxt)
        b.sync()

        # Flush output for row p_flush = y - (KH-1) when in range,
        # then ALWAYS reset accs[P_FLUSH = p_flush_val % KH] to zero.
        #
        # The unconditional reset (NOT inside the `if`) is the key
        # correctness fix. Without it, iters y=0..KH-2 (whose
        # p_flush_val is negative) leak their r=KH-1 contributions
        # into accs[(-y-1)%KH], which the next flush of that slot
        # (for a valid output row) accidentally includes.
        # Concretely: y=1, r=2 leaks `weight[r=2] * input[hi=0]`
        # into accs[2]; later acc[2] is flushed for ho=2 with three
        # correct contributions, *plus* the leak, producing a wrong
        # answer. The unconditional `accs[P_FLUSH] = zero_acc` reset
        # ensures every flushed slot starts from a clean accumulator.
        p_flush_val = y - (p.KH - 1)
        P_FLUSH = p_flush_val % p.KH
        if 0 <= p_flush_val < p.H and p_flush_val % c_stride == 0:
            # ``p_flush_val`` is the input row that produced a complete set
            # of KH contributions. For stride > 1 only rows that align to
            # an output position (p_flush_val % stride == 0) generate a
            # write; the output row index is p_flush_val // stride.
            ho_row = p_flush_val // c_stride
            for qt in range(q_subtiles):
                acc_to_flush = acc_tiles[qt][P_FLUSH]
                out_q = b.add(b.add(q_tile_start, b.const_i32(qt * 16)), q_in_lane)
                out_q_valid = b.cmp_lt(out_q, c_W)
                k_val = b.add(b.mul(g, c_kpg), b.mul(c4, b.const_i32(4)))
                d_base, _ = d_desc.offset(
                    b,
                    n=n,
                    h=b.const_i32(ho_row),
                    w=out_q,
                    k=k_val,
                )
                d_base_bytes = b.mul(d_base, c_half_bytes)
                safe_d_off = b.select(out_q_valid, d_base_bytes, oob_sentinel)
                # The 4 per-lane output elements are contiguous in NHWK:
                # k_out = g*kpg + c4*4 + [0..3].  Store them as one
                # 64-bit vector instead of four scalar buffer_store_short
                # ops.
                acc_h = _trunc_f32(b, p.dtype, acc_to_flush)
                _buf_store_vN(b, p.dtype, d_rsrc, safe_d_off, c0, acc_h, 2)
        # Unconditional slot reset - kills early-iter leaks before they
        # pollute a later output row.
        for qt in range(q_subtiles):
            acc_tiles[qt][P_FLUSH] = zero_acc

    return b.kernel


@dataclass(frozen=True)
class DirectConv4cSpec:
    """Direct grouped convolution kernel for `cpg = kpg = 4`.

    Uses `mfma_f32_4x4x4_f16` (fp16) or `mfma_f32_4x4x4_bf16` (bf16),
    whose wave64 form computes 16 independent 4x4x4 matmuls per wave. We
    map those 16 independent batches to 16 convolution groups, so a single
    wave processes 16 groups at once.
    """

    problem: DirectConvProblem
    name: str = "direct_conv_4c"
    block_q: int = 4
    block_groups: int = 16
    wave_size: int = 64
    # Dgrad only (spec from make_dgrad_4c_spec): B is the ORIGINAL dgrad
    # weight W[groups*cpg, KH, KW, kpg] (in this transposed problem's terms);
    # the prologue gathers each lane's fragment with flipped taps and k<->c
    # transposed addressing, so no weight pre-pass kernel or workspace.
    dgrad_fused_weights: bool = False
    # With dgrad_fused_weights: stage the workgroup's raw W slice in LDS with
    # 16-byte loads and build each tap's fragment with one ds_read_b64_tr_b16
    # instead of four scalar gathers. Needs transpose LDS reads (gfx950).
    dgrad_weights_lds: bool = False
    # Row-staged dgrad form (needs dgrad_fused_weights + dgrad_weights_lds and
    # a stride-1 'same'-padded filter, Ho == H and Wo == W). Once per input
    # row every thread copies 16-byte vectors of the workgroup's row
    # (block_q + KW - 1 columns x block_groups*cpg channels) into a
    # double-buffered, padded LDS row, one row ahead through registers; each
    # wave then reads its MFMA B fragments with ds_read_b64. This replaces the
    # direct 8-byte per-lane global loads, whose lanes sit on pixels a whole
    # channel row apart. Rows outside the image are skipped.
    stage_rows: bool = False
    # stage_rows only: waves per workgroup along q (4 columns each), so
    # block_q == 4 * waves_q. Every wave reads the shared staged row.
    waves_q: int = 1

    @property
    def threads_per_block(self) -> int:
        return (self.block_groups // 16) * self.waves_q * self.wave_size

    def kernel_name(self) -> str:
        from rocke.helpers.spec import kernel_name_join

        p = self.problem
        return kernel_name_join(
            self.name,
            p.short(),
            f"bq{self.block_q}",
            f"bg{self.block_groups}",
            flags={
                "bf16": p.dtype == "bf16",
                "fw": self.dgrad_fused_weights and not self.dgrad_weights_lds,
                "fwl": self.dgrad_fused_weights and self.dgrad_weights_lds,
                f"sr{self.waves_q}": self.stage_rows,
            },
        )

    def validate(self) -> None:
        p = self.problem
        if p.dtype not in ("fp16", "bf16"):
            raise ValueError(f"DirectConv4cSpec: unsupported dtype {p.dtype!r}")
        if p.cpg != 4 or p.kpg != 4:
            raise ValueError(
                f"DirectConv4cSpec expects cpg=kpg=4 (got {p.cpg}, {p.kpg})"
            )
        if self.block_groups % 16 != 0:
            raise ValueError("DirectConv4cSpec block_groups must be a multiple of 16")
        if self.block_q % 4 != 0:
            raise ValueError("DirectConv4cSpec block_q must be a multiple of 4")
        if p.groups % self.block_groups != 0:
            raise ValueError(
                f"groups {p.groups} not divisible by block_groups {self.block_groups}"
            )
        if self.dgrad_weights_lds and not self.dgrad_fused_weights:
            raise ValueError(
                "DirectConv4cSpec dgrad_weights_lds requires dgrad_fused_weights"
            )
        why = _stage_rows_reject_reason(self)
        if why:
            raise ValueError(f"DirectConv4cSpec {why}")


#: Most threads in one 4c workgroup (``stage_rows`` with ``waves_q > 1``).
DCONV4C_MAX_THREADS = 1024


def _stage_rows_reject_reason(spec: DirectConv4cSpec) -> str:
    """Why ``stage_rows`` / ``waves_q`` are illegal on ``spec`` ("" = legal).

    Shared by :meth:`DirectConv4cSpec.validate` and :func:`is_valid_spec_4c`;
    the C++ engine mirrors it (``rocke_dconv4c_stage_rows_reject``) with the
    same reason text.
    """
    p = spec.problem
    if spec.waves_q < 1:
        return f"waves_q must be >= 1 (got {spec.waves_q})"
    if not spec.stage_rows:
        if spec.waves_q != 1:
            return f"waves_q > 1 needs stage_rows (got waves_q={spec.waves_q})"
        return ""
    if not (spec.dgrad_fused_weights and spec.dgrad_weights_lds):
        return "stage_rows needs dgrad_fused_weights and dgrad_weights_lds"
    if spec.block_q != 4 * spec.waves_q:
        return (
            f"stage_rows needs block_q == 4*waves_q "
            f"(got block_q={spec.block_q}, waves_q={spec.waves_q})"
        )
    if p.stride != 1 or p.KH != 2 * p.PAD + 1 or p.KW != 2 * p.PAD + 1:
        return (
            "stage_rows needs stride 1 and 'same' padding (Ho == H, Wo == W: "
            f"KH == KW == 2*PAD+1; got stride={p.stride}, KH={p.KH}, "
            f"KW={p.KW}, PAD={p.PAD})"
        )
    if spec.threads_per_block > DCONV4C_MAX_THREADS:
        return (
            f"stage_rows needs threads_per_block <= {DCONV4C_MAX_THREADS} "
            f"(got {spec.threads_per_block})"
        )
    return ""


#: Upper bound on the 4c fused-dgrad LDS staging passes
#: ``ceil(block_groups * cpg*KH*KW*kpg / 8 / threads)`` (3x3 needs <= 5);
#: mirrors ``ROCKE_DCONV4C_MAX_WL_PASSES`` in the C++ engine.
DCONV4C_MAX_WL_PASSES = 32

#: Upper bound on the 4c filter taps ``KH * KW`` (one weight fragment per
#: tap is held in registers); mirrors ``ROCKE_DCONV4C_MAX_TAPS`` in the C++
#: engine, whose builder sizes its per-tap arrays with it.
DCONV4C_MAX_TAPS = 16


def is_valid_spec_4c(spec: DirectConv4cSpec, arch: str = "gfx950") -> Tuple[bool, str]:
    """Return ``(ok, reason)`` for a 4c spec on ``arch``.

    The 4c kernel uses the tiny ``mfma_f32_4x4x4_f16`` atom, or
    ``mfma_f32_4x4x4_bf16`` (the ``_1k`` intrinsic) for bf16 I/O (16
    independent 4x4x4 matmuls per wave). Both intrinsics are selectable on
    both gfx942 and gfx950, so the kernel is arch-neutral: ``arch`` is
    validated against :class:`rocke.core.arch.ArchTarget` (unknown gfx
    names rejected) but does not change the emitted MFMA. The 4x4x4 atom
    is deliberately not gated through the MMA catalog ``has_shape`` check
    because the catalog lists only the warp-tile (16x16 / 32x32) shapes,
    while comgr selects the 4x4x4 intrinsic directly on both targets.
    """
    from rocke.core.arch import ArchTarget

    try:
        ArchTarget.from_gfx(arch)
    except KeyError as e:
        return False, str(e)
    p = spec.problem
    if p.dtype not in ("fp16", "bf16"):
        return False, f"unsupported dtype {p.dtype!r}; expected 'fp16' or 'bf16'"
    if p.stride != 1:
        return False, f"stride > 1 is not supported (got {p.stride})"
    if p.cpg != 4 or p.kpg != 4:
        return False, f"DirectConv4cSpec expects cpg=kpg=4 (got {p.cpg}, {p.kpg})"
    if spec.block_groups % 16 != 0:
        return False, "DirectConv4cSpec block_groups must be a multiple of 16"
    if spec.block_q % 4 != 0:
        return False, "DirectConv4cSpec block_q must be a multiple of 4"
    if p.groups % spec.block_groups != 0:
        return False, (
            f"groups {p.groups} not divisible by block_groups {spec.block_groups}"
        )
    if p.KH * p.KW > DCONV4C_MAX_TAPS:
        return False, (
            f"DirectConv4cSpec supports KH*KW <= {DCONV4C_MAX_TAPS} "
            f"(got {p.KH * p.KW})"
        )
    why = _stage_rows_reject_reason(spec)
    if why:
        return False, why
    if spec.dgrad_weights_lds:
        if not spec.dgrad_fused_weights:
            return False, "dgrad_weights_lds requires dgrad_fused_weights"
        if not ArchTarget.from_gfx(arch).memory.has_ds_read_tr:
            return (
                False,
                f"dgrad_weights_lds needs ds_read_b64_tr_b16 (absent on {arch})",
            )
        wl_vecs = spec.block_groups * p.cpg * p.KH * p.KW * p.kpg // 8
        wl_passes = -(-wl_vecs // spec.threads_per_block)
        if wl_passes > DCONV4C_MAX_WL_PASSES:
            return False, (
                f"dgrad_weights_lds needs {wl_passes} staging passes "
                f"(max {DCONV4C_MAX_WL_PASSES})"
            )
    if spec.stage_rows:
        geo = _staged_4c_geometry(spec)
        if geo["passes"] > DCONV4C_MAX_ROW_PASSES:
            return False, (
                f"stage_rows needs {geo['passes']} row staging passes "
                f"(max {DCONV4C_MAX_ROW_PASSES})"
            )
        cap = ArchTarget.from_gfx(arch).lds_capacity_bytes
        if geo["lds_bytes"] > cap:
            return False, (
                f"stage_rows needs {geo['lds_bytes']} bytes of LDS "
                f"(more than {cap} on {arch})"
            )
    return True, "ok"


#: Upper bound on the ``stage_rows`` input-row staging passes
#: ``ceil((block_q + KW - 1) * block_groups*cpg/8 / threads)`` (3x3 needs 1);
#: mirrors ``ROCKE_DCONV4C_MAX_ROW_PASSES`` in the C++ engine.
DCONV4C_MAX_ROW_PASSES = 8


def _staged_4c_geometry(spec: DirectConv4cSpec) -> dict:
    """LDS geometry of the ``stage_rows`` 4c kernel (element counts in io dtype).

    ``row_stride`` pads every staged column by 32 elements (64 bytes), so the
    4 q columns one fragment read touches fall in different bank quarters.
    ``lds_bytes`` is the sum of the weight slice and both row buffers (an
    upper bound: the pool may overlay the weight slice, which is dead once
    the fragments are in registers).
    """
    p = spec.problem
    threads = spec.threads_per_block
    bc = spec.block_groups * p.cpg
    lds_w = spec.block_q + p.KW - 1
    vpc = bc // 8
    row_stride = bc + 32
    nchunk = lds_w * vpc
    passes = -(-nchunk // threads)
    row_elems = (-(-(passes * threads) // vpc)) * row_stride
    wl_vecs = spec.block_groups * p.cpg * p.KH * p.KW * p.kpg // 8
    wl_elems = -(-wl_vecs // threads) * threads * 8
    return {
        "bc": bc,
        "lds_w": lds_w,
        "vpc": vpc,
        "row_stride": row_stride,
        "nchunk": nchunk,
        "passes": passes,
        "row_elems": row_elems,
        "lds_bytes": (2 * row_elems + wl_elems) * 2,
    }


def _build_direct_conv_4c_staged(spec: DirectConv4cSpec) -> KernelDef:
    """Row-staged 4c dgrad kernel (``stage_rows``) with fused LDS weights.

    Workgroup = ``block_groups/16`` channel waves x ``waves_q`` q waves. Per
    input row every thread issues the next row's 16-byte loads (registers),
    the waves run their KH*KW 4x4x4 MFMAs from the current LDS row, then the
    next row is committed to the other LDS buffer and a barrier publishes
    it. Rows outside the image are skipped (no loads, no MFMAs). The caller
    (:func:`build_direct_conv_4c`) has validated the spec; the C++ engine
    mirrors this builder op for op (``rocke_dconv4c_build_staged``).
    """
    p = spec.problem
    io_type = _io_type(p.dtype)
    H, W = p.H, p.W
    NWC = spec.block_groups // 16
    THREADS = spec.threads_per_block
    geo = _staged_4c_geometry(spec)
    BC = geo["bc"]
    VPC = geo["vpc"]
    ROW_STRIDE = geo["row_stride"]
    NCHUNK = geo["nchunk"]
    PASSES = geo["passes"]
    ROW_ELEMS = geo["row_elems"]

    b = IRBuilder(spec.kernel_name())
    b.kernel.attrs["max_workgroup_size"] = THREADS
    A = b.param("A", PtrType(io_type, "global"), noalias=True, readonly=True, align=16)
    Bp = b.param("B", PtrType(io_type, "global"), noalias=True, readonly=True, align=16)
    D = b.param("D", PtrType(io_type, "global"), noalias=True, writeonly=True, align=16)
    A_bytes = b.param("A_bytes", I32)
    B_bytes = b.param("B_bytes", I32)
    D_bytes = b.param("D_bytes", I32)

    c0 = b.const_i32(0)
    c_half_bytes = b.const_i32(2)
    oob_sentinel = b.const_i32((1 << 31) - 1)
    tid = b.thread_id_x()
    wave_id = b.div(tid, b.const_i32(spec.wave_size))
    lane = b.mod(tid, b.const_i32(spec.wave_size))
    batch = b.div(lane, b.const_i32(4))
    lane_q = b.mod(lane, b.const_i32(4))
    wave_c = b.mod(wave_id, b.const_i32(NWC))
    wave_q = b.div(wave_id, b.const_i32(NWC))

    bx = b.block_id_x()
    by = b.block_id_y()
    n = b.block_id_z()
    q0 = b.mul(bx, b.const_i32(spec.block_q))
    group_in_wg = b.add(b.mul(wave_c, b.const_i32(16)), batch)
    g = b.add(b.mul(by, b.const_i32(spec.block_groups)), group_in_wg)

    a_rsrc = b.buffer_rsrc(A, A_bytes)
    b_rsrc = b.buffer_rsrc(Bp, B_bytes)
    d_rsrc = b.buffer_rsrc(D, D_bytes)
    zero_acc = b.zero_vec_f32(4)

    # ---- fused dgrad weights via LDS: the 4c kernel's transpose read, with
    # the wave's group block given by its channel wave ``wave_c``.
    wl_group = p.cpg * p.KH * p.KW * p.kpg
    wl_vecs = spec.block_groups * wl_group // 8
    wl_passes = (wl_vecs + THREADS - 1) // THREADS
    wl_lds = b.smem_alloc(io_type, [1, wl_passes * THREADS * 8], name_hint="lds_w")
    wl_base = b.mul(by, b.const_i32(spec.block_groups * wl_group))
    wl_loads = []
    for pi in range(wl_passes):
        wl_v = b.add(tid, b.const_i32(pi * THREADS))
        wl_off = b.mul(b.add(wl_base, b.mul(wl_v, b.const_i32(8))), c_half_bytes)
        if (pi + 1) * THREADS > wl_vecs:
            wl_off = b.select(
                b.cmp_lt(wl_v, b.const_i32(wl_vecs)), wl_off, oob_sentinel
            )
        wl_vec = _buf_load_vN(b, p.dtype, b_rsrc, wl_off, c0, 4)
        wl_loads.append((wl_vec, b.mul(wl_v, b.const_i32(8))))

    # ---- input row loader: chunk -> (column, 16-byte channel vector).
    c_W = b.const_i32(W)
    row_bytes = W * p.total_c * 2
    chunk_meta = []
    for pi in range(PASSES):
        chunk = b.add(tid, b.const_i32(pi * THREADS))
        col = b.div(chunk, b.const_i32(VPC))
        cv = b.mod(chunk, b.const_i32(VPC))
        w_in = b.add(q0, b.const_i32(-p.PAD))
        w_in = b.add(w_in, col)
        ok = b.land(b.cmp_ge(w_in, c0), b.cmp_lt(w_in, c_W))
        if (pi + 1) * THREADS > NCHUNK:
            ok = b.land(ok, b.cmp_lt(chunk, b.const_i32(NCHUNK)))
        elem = b.add(
            b.mul(b.add(b.mul(n, b.const_i32(H * W)), w_in), b.const_i32(p.total_c)),
            b.add(b.mul(by, b.const_i32(BC)), b.mul(cv, b.const_i32(8))),
        )
        base_bytes = b.mul(elem, c_half_bytes)
        lds_idx = b.add(b.mul(col, b.const_i32(ROW_STRIDE)), b.mul(cv, b.const_i32(8)))
        chunk_meta.append((ok, base_bytes, lds_idx))

    def issue_row(h: int):
        out = []
        for ok, base_bytes, lds_idx in chunk_meta:
            off = b.select(
                ok, b.add(base_bytes, b.const_i32(h * row_bytes)), oob_sentinel
            )
            out.append((_buf_load_vN(b, p.dtype, a_rsrc, off, c0, 4), lds_idx))
        return out

    def commit_row(loads, buf):
        for vec, lds_idx in loads:
            b.smem_store_vN(buf, [c0, lds_idx], vec, 8)

    n_iters = H + p.KH - 1

    def row_valid(y: int) -> bool:
        return 0 <= y - p.PAD < H

    y_first = next(y for y in range(n_iters) if row_valid(y))
    first_loads = issue_row(y_first - p.PAD)
    for wl_vec, wl_idx in wl_loads:
        b.smem_store_vN(wl_lds, [c0, wl_idx], wl_vec, 8)
    b.sync()
    wl_grp = b.add(
        b.add(
            b.mul(wave_c, b.const_i32(16)),
            b.mul(b.div(lane, b.const_i32(16)), b.const_i32(4)),
        ),
        b.mod(lane, b.const_i32(4)),
    )
    wl_lane_base = b.add(
        b.mul(wl_grp, b.const_i32(wl_group)),
        b.mul(
            b.mod(b.div(lane, b.const_i32(4)), b.const_i32(4)),
            b.const_i32(p.KH * p.KW * p.kpg),
        ),
    )
    weights: list[Value] = []
    for r_const in range(p.KH):
        for s_const in range(p.KW):
            tap = (p.KH - 1 - r_const) * p.KW + (p.KW - 1 - s_const)
            weights.append(
                b.ds_read_tr16_b64(
                    wl_lds,
                    c0,
                    b.add(wl_lane_base, b.const_i32(tap * p.kpg)),
                    dtype=io_type,
                )
            )
    # The transpose reads finish before the (pool-overlaid) row buffers are
    # written.
    b.sync()
    bufs = [
        b.smem_alloc(io_type, [1, ROW_ELEMS], name_hint="lds_row_a"),
        b.smem_alloc(io_type, [1, ROW_ELEMS], name_hint="lds_row_b"),
    ]
    commit_row(first_loads, bufs[y_first % 2])
    b.sync()

    # Per-lane LDS fragment offset (column wave_q*4 + lane_q, + s per tap).
    x_col = b.add(b.mul(wave_q, b.const_i32(4)), lane_q)
    x_base = b.add(
        b.mul(x_col, b.const_i32(ROW_STRIDE)), b.mul(group_in_wg, b.const_i32(p.cpg))
    )
    out_q = b.add(q0, x_col)
    out_q_ok = b.cmp_lt(out_q, c_W)
    d_base = b.mul(
        b.add(
            b.mul(b.add(b.mul(n, b.const_i32(H * W)), out_q), b.const_i32(p.total_c)),
            b.mul(g, b.const_i32(p.kpg)),
        ),
        c_half_bytes,
    )

    accs = [zero_acc] * p.KH
    for y in range(n_iters):
        cur = bufs[y % 2]
        nxt_loads = None
        if y + 1 < n_iters and row_valid(y + 1) and y + 1 != y_first:
            nxt_loads = issue_row(y + 1 - p.PAD)
        if row_valid(y):
            xs = [
                b.smem_load_vN(
                    cur,
                    c0,
                    b.add(x_base, b.const_i32(s_c * ROW_STRIDE)),
                    dtype=io_type,
                    n=4,
                )
                for s_c in range(p.KW)
            ]
            for s_c in range(p.KW):
                for r_c in range(p.KH):
                    slot = (y - r_c) % p.KH
                    accs[slot] = _mfma(
                        b,
                        p.dtype,
                        "4x4x4",
                        weights[r_c * p.KW + s_c],
                        xs[s_c],
                        accs[slot],
                    )
        if nxt_loads is not None:
            commit_row(nxt_loads, bufs[(y + 1) % 2])
            b.sync()
        p_flush = y - (p.KH - 1)
        P_FLUSH = p_flush % p.KH
        if 0 <= p_flush < H:
            acc_h = _trunc_f32(b, p.dtype, accs[P_FLUSH])
            row_off = b.const_i32(p_flush * W * p.total_c * 2)
            off = b.select(out_q_ok, b.add(d_base, row_off), oob_sentinel)
            _buf_store_vN(b, p.dtype, d_rsrc, off, c0, acc_h, 2)
        accs[P_FLUSH] = zero_acc
    return b.kernel


def build_direct_conv_4c(spec: DirectConv4cSpec, *, arch: str = "gfx950") -> KernelDef:
    """Build the direct grouped 4c kernel using MFMA 4x4x4.

    Each lane has:
      - batch = lane / 4 -> group within the workgroup (0..15)
      - lane_q = lane % 4 -> output W position and output channel row

    The MFMA output vector `<4 x f32>` maps to output channels
    `k_in_group = 0..3` at fixed output W position `lane_q`.

    ``arch`` (``"gfx942"`` / ``"gfx950"``) selects the target GPU. The
    ``mfma_f32_4x4x4_{f16,bf16}`` atom this kernel uses is selectable on both
    targets, so the kernel is arch-neutral; ``arch`` is validated (via
    :func:`is_valid_spec_4c`) but does not change the emitted IR.
    """
    spec.validate()
    ok, why = is_valid_spec_4c(spec, arch=arch)
    if not ok:
        raise ValueError(f"invalid direct_conv_4c spec for {arch}: {why}")
    if spec.stage_rows:
        return _build_direct_conv_4c_staged(spec)
    p = spec.problem
    io_type = _io_type(p.dtype)
    Ho = p.Ho
    Wo = p.Wo
    b = IRBuilder(spec.kernel_name())
    b.kernel.attrs["max_workgroup_size"] = spec.threads_per_block

    A = b.param("A", PtrType(io_type, "global"), noalias=True, readonly=True, align=16)
    Bp = b.param("B", PtrType(io_type, "global"), noalias=True, readonly=True, align=16)
    D = b.param("D", PtrType(io_type, "global"), noalias=True, writeonly=True, align=16)
    A_bytes = b.param("A_bytes", I32)
    B_bytes = b.param("B_bytes", I32)
    D_bytes = b.param("D_bytes", I32)

    c0 = b.const_i32(0)
    c_W = b.const_i32(Wo)
    c_cpg = b.const_i32(p.cpg)
    c_kpg = b.const_i32(p.kpg)
    # Same addressing convention as the 16c kernel: the per-axis
    # strides are encoded in the input/weight/output ``TensorDescriptor``s
    # below, so the per-iteration body no longer carries pre-multiplied
    # i32 constants like ``c_W_totalC``.
    c_half_bytes = b.const_i32(2)
    oob_sentinel = b.const_i32((1 << 31) - 1)

    tid = b.thread_id_x()
    wave_id = b.div(tid, b.const_i32(spec.wave_size))
    lane = b.mod(tid, b.const_i32(spec.wave_size))
    batch = b.div(lane, b.const_i32(4))
    lane_q = b.mod(lane, b.const_i32(4))

    bx = b.block_id_x()
    by = b.block_id_y()
    n = b.block_id_z()
    q_tile_start = b.mul(bx, b.const_i32(spec.block_q))
    group_in_wg = b.add(b.mul(wave_id, b.const_i32(16)), batch)
    g = b.add(b.mul(by, b.const_i32(spec.block_groups)), group_in_wg)

    a_rsrc = b.buffer_rsrc(A, A_bytes)
    b_rsrc = b.buffer_rsrc(Bp, B_bytes)
    d_rsrc = b.buffer_rsrc(D, D_bytes)
    fp16x4_zero = b.zero_vec(io_type, 4)
    zero_acc = b.zero_vec_f32(4)

    # Weights: per (r, s), per lane: B[g*kpg + lane_q, r, s, 0:4].
    # Same descriptor algebra as the 16c kernel but with the kpg=4
    # layout; the leading channel coord is fixed at 0 because the
    # 4c kernel's MFMA 4x4x4 atom processes all 4 channels of one
    # group per lane.
    b_desc = TensorDescriptor.naive(
        "B",
        lengths=[p.total_k, p.KH, p.KW, p.cpg],
        coord_names=("k_out", "r", "s", "c"),
    )
    weights: List[Value] = []
    if spec.dgrad_weights_lds:
        # Fused dgrad weights via LDS: copy the raw slice
        # W[(by*BG .. +BG)*cpg, KH, KW, kpg] (contiguous) with 16-byte loads,
        # then one ds_read_b64_tr_b16 per tap. The transpose read hands lane
        # 16h+4a+b element b of lane 16h+4j+a's 8-byte read, so lane
        # 16h+4j+a reads the kpg-run W[g(4h+a)*cpg + j, KH-1-r, KW-1-s, 0:4]
        # and lane (batch, lane_q) ends up with W[g*cpg + e, ., ., lane_q].
        wl_group = p.cpg * p.KH * p.KW * p.kpg
        wl_vecs = spec.block_groups * wl_group // 8
        wl_threads = spec.threads_per_block
        wl_passes = (wl_vecs + wl_threads - 1) // wl_threads
        wl_lds = b.smem_alloc(
            io_type, [1, wl_passes * wl_threads * 8], name_hint="lds_w"
        )
        wl_base = b.mul(by, b.const_i32(spec.block_groups * wl_group))
        wl_loads = []
        for pi in range(wl_passes):
            wl_v = b.add(tid, b.const_i32(pi * wl_threads))
            wl_off = b.mul(b.add(wl_base, b.mul(wl_v, b.const_i32(8))), c_half_bytes)
            if (pi + 1) * wl_threads > wl_vecs:
                wl_off = b.select(
                    b.cmp_lt(wl_v, b.const_i32(wl_vecs)), wl_off, oob_sentinel
                )
            wl_loads.append(
                (
                    _buf_load_vN(b, p.dtype, b_rsrc, wl_off, c0, 4),
                    b.mul(wl_v, b.const_i32(8)),
                )
            )
        for wl_vec, wl_idx in wl_loads:
            b.smem_store_vN(wl_lds, [c0, wl_idx], wl_vec, 8)
        b.sync()
        wl_grp = b.add(
            b.add(
                b.mul(wave_id, b.const_i32(16)),
                b.mul(b.div(lane, b.const_i32(16)), b.const_i32(4)),
            ),
            b.mod(lane, b.const_i32(4)),
        )
        wl_lane_base = b.add(
            b.mul(wl_grp, b.const_i32(wl_group)),
            b.mul(
                b.mod(b.div(lane, b.const_i32(4)), b.const_i32(4)),
                b.const_i32(p.KH * p.KW * p.kpg),
            ),
        )
        for r_const in range(p.KH):
            for s_const in range(p.KW):
                tap = (p.KH - 1 - r_const) * p.KW + (p.KW - 1 - s_const)
                weights.append(
                    b.ds_read_tr16_b64(
                        wl_lds,
                        c0,
                        b.add(wl_lane_base, b.const_i32(tap * p.kpg)),
                        dtype=io_type,
                    )
                )
    elif spec.dgrad_fused_weights:
        # Fused dgrad weights: B = W[groups*cpg, KH, KW, kpg] and the lane's
        # fragment element e is W[g*cpg + e, KH-1-r, KW-1-s, lane_q]
        # (= W_T[g*kpg + lane_q, r, s, e]): four scalar loads per tap, once.
        fw_desc = TensorDescriptor.naive(
            "B",
            lengths=[p.groups * p.cpg, p.KH, p.KW, p.kpg],
            coord_names=("k", "r", "s", "c"),
        )
        fw_k_base = b.mul(g, c_cpg)
        fw_k_stride = p.KH * p.KW * p.kpg
        for r_const in range(p.KH):
            for s_const in range(p.KW):
                fw_off, _ = fw_desc.offset(
                    b,
                    k=fw_k_base,
                    r=b.const_i32(p.KH - 1 - r_const),
                    s=b.const_i32(p.KW - 1 - s_const),
                    c=lane_q,
                )
                elems = []
                for e in range(p.cpg):
                    e_off = b.mul(
                        b.add(fw_off, b.const_i32(e * fw_k_stride)), c_half_bytes
                    )
                    if p.dtype == "bf16":
                        elems.append(b.buffer_load_bf16(b_rsrc, e_off, c0))
                    else:
                        elems.append(b.buffer_load_f16(b_rsrc, e_off, c0))
                weights.append(b.vec_pack(elems, io_type))
    else:
        k_out_val = b.add(b.mul(g, c_kpg), lane_q)
        for r_const in range(p.KH):
            for s_const in range(p.KW):
                w_off, _ = b_desc.offset(
                    b,
                    k_out=k_out_val,
                    r=b.const_i32(r_const),
                    s=b.const_i32(s_const),
                    c=c0,
                )
                weights.append(
                    _buf_load_vN(b, p.dtype, b_rsrc, b.mul(w_off, c_half_bytes), c0, 2)
                )

    q_tiles_per_wave = spec.block_q // 4
    acc_tiles: List[List[Value]] = [
        [zero_acc, zero_acc, zero_acc] for _ in range(q_tiles_per_wave)
    ]
    n_iters = p.H + p.KH - 1
    c_stride_4c = p.stride  # Python int used in emit-time flush guard

    # Input descriptor: A[N, H, W, total_c] in NHWC.
    # y_iter is the input row index; wo is the output W position.
    # h = y_iter - PAD  (stride-1 in H: the loop walks input rows)
    # w = wo * stride + s - PAD  (stride in W from output column)
    a_desc = TensorDescriptor.naive(
        "A",
        lengths=[p.N, p.H, p.W, p.total_c],
        coord_names=("n", "h", "w", "c"),
    ).transform(
        embed(
            upper=("y_iter",),
            into="h",
            strides=(1,),
            offset=-p.PAD,
            lo=0,
            hi=p.H,
        ),
        embed(
            upper=("wo", "s"),
            into="w",
            strides=(p.stride, 1),
            offset=-p.PAD,
            lo=0,
            hi=p.W,
        ),
    )

    # Output descriptor: D[N, Ho, Wo, total_k] in NHWK.
    d_desc = TensorDescriptor.naive(
        "D",
        lengths=[p.N, Ho, Wo, p.total_k],
        coord_names=("n", "h", "w", "k"),
    )

    c_val_groupc = b.mul(g, c_cpg)
    # ``q_pos = q_base + lane_q`` (= ``wo`` for the embed) is the same
    # across all KW values within a qt iter, and ``q_base`` only
    # depends on the unrolled Python ``qt`` index, so we precompute it
    # per qt outside the s-loop. Per-(qt, s) the loader then passes
    # ``wo=q_pos`` and ``s=const`` straight to the descriptor.
    s_consts = [b.const_i32(s) for s in range(p.KW)]

    for y in range(n_iters):
        y_iter = b.const_i32(y)

        inputs_by_qtile: List[List[Value]] = []
        for qt in range(q_tiles_per_wave):
            q_base = b.add(q_tile_start, b.const_i32(qt * 4))
            q_pos = b.add(q_base, lane_q)
            inputs: List[Value] = []
            for s_idx, s_val in enumerate(s_consts):
                a_off, valid = a_desc.offset(
                    b,
                    n=n,
                    y_iter=y_iter,
                    wo=q_pos,
                    s=s_val,
                    c=c_val_groupc,
                )
                safe_a = b.select(valid, b.mul(a_off, c_half_bytes), oob_sentinel)
                vec = _buf_load_vN(b, p.dtype, a_rsrc, safe_a, c0, 2)
                vec = b.select(valid, vec, fp16x4_zero)
                inputs.append(vec)
            inputs_by_qtile.append(inputs)

        for qt in range(q_tiles_per_wave):
            accs = acc_tiles[qt]
            inputs = inputs_by_qtile[qt]
            for r_const in range(p.KH):
                p_idx = (y - r_const) % p.KH
                acc = accs[p_idx]
                for s_const in range(p.KW):
                    acc = _mfma(
                        b,
                        p.dtype,
                        "4x4x4",
                        weights[r_const * p.KW + s_const],
                        inputs[s_const],
                        acc,
                    )
                accs[p_idx] = acc

        p_flush = y - (p.KH - 1)
        P_FLUSH = p_flush % p.KH
        if 0 <= p_flush < p.H and p_flush % c_stride_4c == 0:
            ho_row = p_flush // c_stride_4c
            k_out_base = b.mul(g, c_kpg)
            for qt in range(q_tiles_per_wave):
                acc = acc_tiles[qt][P_FLUSH]
                q_base = b.add(q_tile_start, b.const_i32(qt * 4))
                out_q = b.add(q_base, lane_q)
                out_q_ok = b.cmp_lt(out_q, c_W)
                d_base, _ = d_desc.offset(
                    b,
                    n=n,
                    h=b.const_i32(ho_row),
                    w=out_q,
                    k=k_out_base,
                )
                safe_d = b.select(out_q_ok, b.mul(d_base, c_half_bytes), oob_sentinel)
                # MFMA 4x4x4 wave64 per-lane output layout:
                #   acc[i] -> D[n, ho_row, out_q, g*kpg + i]  for i in 0..3
                acc_h = _trunc_f32(b, p.dtype, acc)
                _buf_store_vN(b, p.dtype, d_rsrc, safe_d, c0, acc_h, 2)
        for qt in range(q_tiles_per_wave):
            acc_tiles[qt][P_FLUSH] = zero_acc

    return b.kernel


# ---------------------------------------------------------------------------
# 8c kernel — cpg = kpg = 8, mfma_f32_16x16x16_f16, one group per wave
# ---------------------------------------------------------------------------


@dataclass(frozen=True)
class DirectConv8cSpec:
    """Direct grouped convolution kernel for ``cpg = kpg = 8``.

    Uses the same ``mfma_f32_16x16x16_f16`` atom as the 16c kernel, but
    with ``cpg = kpg = 8``.  Because cpg (8) is half of the K tile width (16),
    two filter columns ``s=0`` and ``s=1`` are folded into the K=16 dimension
    of a single MFMA call, and the residual ``s=2`` column is handled as a
    zero-padded K=16 atom (upper 8 K lanes carry zeros).

    Lane layout (wave64, ``mfma_f32_16x16x16_f16``):
      ``q_in_lane = lane % 16`` — N (output W position) and M (k_out row within group)
      ``c4        = lane // 16`` — K-block selector (0..3)

    K-fold mapping:
      c4 = 0 → s = 0, ch = 0..3   (valid)
      c4 = 1 → s = 0, ch = 4..7   (valid)
      c4 = 2 → s = 1, ch = 0..3   (valid for main atom; zero for s=2 residual)
      c4 = 3 → s = 1, ch = 4..7   (valid for main atom; zero for s=2 residual)

    Output (M dimension): M rows 0..kpg-1 (``q_in_lane < 8``) are valid.
    Rows 8..15 are produced by the MFMA but correspond to out-of-group k_out
    values and are never stored (gated by ``c4 < kpg // 4``).

    Block geometry:
      ``BLOCK_Q = 16`` (N=16 output W positions per block).
      ``BLOCK_GROUPS`` waves per block, each wave owns one group.
      ``threads_per_block = block_groups * 64``.

    Architecture: gfx942 and gfx950 (uses only ``mfma_f32_16x16x16_f16``).
    """

    problem: DirectConvProblem
    name: str = "direct_conv_8c"
    block_q: int = 16
    block_groups: int = 8
    wave_size: int = 64
    double_buffer: bool = True

    @property
    def threads_per_block(self) -> int:
        return self.block_groups * self.wave_size

    def kernel_name(self) -> str:
        from rocke.helpers.spec import kernel_name_join

        p = self.problem
        return kernel_name_join(
            self.name,
            p.short(),
            f"bq{self.block_q}",
            f"bg{self.block_groups}",
            "db" if self.double_buffer else "sb",
            flags={"bf16": p.dtype == "bf16"},
        )

    def validate(self) -> None:
        p = self.problem
        if p.dtype not in ("fp16", "bf16"):
            raise ValueError(f"DirectConv8cSpec: unsupported dtype {p.dtype!r}")
        if p.cpg != 8 or p.kpg != 8:
            raise ValueError(
                f"DirectConv8cSpec expects cpg=kpg=8 (got {p.cpg}, {p.kpg})"
            )
        if p.groups % self.block_groups != 0:
            raise ValueError(
                f"groups {p.groups} not divisible by block_groups {self.block_groups}"
            )
        if self.block_q % 16 != 0:
            raise ValueError("DirectConv8cSpec block_q must be a multiple of 16")


def is_valid_spec_8c(spec: DirectConv8cSpec, arch: str = "gfx950") -> Tuple[bool, str]:
    """Return ``(ok, reason)`` for an 8c spec on ``arch``.

    The 8c kernel folds two S-positions into the K=16 dimension of
    ``mfma_f32_16x16x16_f16`` (or the bf16 counterpart), which is present on
    both gfx942 and gfx950.
    """
    from rocke.core.arch import ArchTarget

    try:
        target = ArchTarget.from_gfx(arch)
    except KeyError as e:
        return False, str(e)
    p = spec.problem
    if p.dtype not in ("fp16", "bf16"):
        return False, f"unsupported dtype {p.dtype!r}; expected 'fp16' or 'bf16'"
    if p.stride != 1:
        return False, f"stride > 1 is not supported (got {p.stride})"
    if p.cpg != 8 or p.kpg != 8:
        return False, f"DirectConv8cSpec expects cpg=kpg=8 (got {p.cpg}, {p.kpg})"
    if p.groups % spec.block_groups != 0:
        return (
            False,
            f"groups {p.groups} not divisible by block_groups {spec.block_groups}",
        )
    if spec.block_q % 16 != 0:
        return False, "DirectConv8cSpec block_q must be a multiple of 16"
    ab_dtype = "bf16" if p.dtype == "bf16" else "f16"
    if not target.mma.has_shape(
        a_dtype=ab_dtype, b_dtype=ab_dtype, c_dtype="fp32", m=16, n=16, k=16
    ):
        return False, f"missing 16x16x16 {ab_dtype} MFMA atom on {arch}"
    return True, "ok"


def build_direct_conv_8c(spec: DirectConv8cSpec, arch: str = "gfx950") -> KernelDef:
    """Build the IR for one direct conv 8c kernel instance.

    Kernel structure:
      - ``BLOCK_Q = 16``, ``BLOCK_GROUPS`` waves per block, each wave owns
        one convolution group (cpg = kpg = 8).
      - Inner MFMA atom: ``mfma_f32_16x16x16_f16``.  Since cpg=8 < K=16, two
        filter columns (s=0 and s=1) are folded into the K=16 dimension; the
        residual s=2 column is handled as a zero-padded K=16 atom (same trick
        as the fold_k32 S=2 residual in the 16c kernel, but at K=16 scale).
      - Output M rows 8..15 are wasted (kpg=8 < M=16); only c4 in {0,1}
        produce valid k_out addresses and are stored.
      - LDS double-buffered (same ping-pong scheme as the 16c kernel).

    MFMA lane layout (``mfma_f32_16x16x16_f16``, wave64):
      ``q_in_lane = lane % 16``:
        - A operand: M row (k_out within group, valid 0..7; rows 8..15 → zeros)
        - B operand: N column (output W position)
        - C output:  N column
      ``c4 = lane // 16``:
        - A/B operand: K block (c4 in {0,1} → s=0 channels; c4 in {2,3} → s=1 channels)
        - C output: selects 4 consecutive M rows (c4*4 .. c4*4+3); only c4 in {0,1}
          correspond to valid k_out (0..3 and 4..7); c4 in {2,3} are never stored.
    """
    spec.validate()
    ok, why = is_valid_spec_8c(spec, arch=arch)
    if not ok:
        raise ValueError(f"invalid direct_conv_8c spec for {arch}: {why}")
    p = spec.problem
    io_type = _io_type(p.dtype)

    BLOCK_Q = spec.block_q
    BLOCK_GROUPS = spec.block_groups
    WAVE = spec.wave_size
    THREADS = spec.threads_per_block
    Ho = p.Ho
    Wo = p.Wo
    LDS_W = (BLOCK_Q - 1) * p.stride + p.KW
    # LDS row: (LDS_W positions) × (BLOCK_GROUPS groups) × (cpg=8 channels)
    LDS_ROW_FP16 = LDS_W * BLOCK_GROUPS * p.cpg
    LOAD_VEC = 4
    NUM_VEC4 = LDS_ROW_FP16 // LOAD_VEC
    PASSES = (NUM_VEC4 + THREADS - 1) // THREADS

    b = IRBuilder(spec.kernel_name())
    b.kernel.attrs["max_workgroup_size"] = THREADS

    A = b.param("A", PtrType(io_type, "global"), noalias=True, readonly=True, align=16)
    Bp = b.param("B", PtrType(io_type, "global"), noalias=True, readonly=True, align=16)
    D = b.param("D", PtrType(io_type, "global"), noalias=True, writeonly=True, align=16)
    A_bytes = b.param("A_bytes", I32)
    B_bytes = b.param("B_bytes", I32)
    D_bytes = b.param("D_bytes", I32)

    c0 = b.const_i32(0)
    c_wave = b.const_i32(WAVE)
    c_BG = b.const_i32(BLOCK_GROUPS)
    c_BQ = b.const_i32(BLOCK_Q)
    c_cpg = b.const_i32(p.cpg)
    c_kpg = b.const_i32(p.kpg)
    c_W = b.const_i32(Wo)
    c_BG_cpg = b.const_i32(BLOCK_GROUPS * p.cpg)
    c_half_bytes = b.const_i32(2)
    oob_sentinel = b.const_i32((1 << 31) - 1)

    tid = b.thread_id_x()
    wave_id = b.div(tid, c_wave)
    lane = b.mod(tid, c_wave)
    # Lane decomposition: identical to 16c kernel.
    # c4: K-block index (0..3); selects s-position and channel block.
    # q_in_lane: M row (k_out within group) and N column (output W position).
    c4 = b.div(lane, b.const_i32(16))
    q_in_lane = b.mod(lane, b.const_i32(16))

    # K-fold mapping (mirrors fold_k32 in 16c but at K=16 scale):
    #   c4 in {0,1} → s=0, ch_block = (c4 % 2) * 4 ∈ {0, 4}
    #   c4 in {2,3} → s=1, ch_block = (c4 % 2) * 4 ∈ {0, 4}
    s_lane = b.div(c4, b.const_i32(2))  # 0, 0, 1, 1
    ch_lane = b.mul(b.mod(c4, b.const_i32(2)), b.const_i32(4))  # 0, 4, 0, 4

    # Lanes in the "low half" (c4 ∈ {0,1}) carry valid data for the s=2
    # residual atom; lanes in the "high half" (c4 ∈ {2,3}) are zeroed.
    lane_in_lo_half = b.cmp_lt(c4, b.const_i32(2))

    # Grid: bx=Q-tile, by=group-tile, bz=batch
    bx = b.block_id_x()
    by = b.block_id_y()
    n = b.block_id_z()
    g_tile = by
    g = b.add(b.mul(g_tile, c_BG), wave_id)
    q_tile_start = b.mul(bx, c_BQ)

    # LDS allocation (same over-allocation scheme as 16c to absorb OOB writes).
    lds_total_fp16 = PASSES * THREADS * LOAD_VEC
    A_smem = b.smem_alloc(io_type, [1, lds_total_fp16], name_hint="lds_a")
    B_smem = (
        b.smem_alloc(io_type, [1, lds_total_fp16], name_hint="lds_b")
        if spec.double_buffer
        else A_smem
    )

    a_rsrc = b.buffer_rsrc(A, A_bytes)
    b_rsrc = b.buffer_rsrc(Bp, B_bytes)
    d_rsrc = b.buffer_rsrc(D, D_bytes)

    fp16x4_zero = b.zero_vec(io_type, 4)
    zero_acc = b.zero_vec_f32(4)

    # Weight loads (constant across the H-loop).
    # For the folded main atom (s=0 + s=1 → K=16):
    #   each lane loads 4 f16 at weight[k_out_val, r, s_lane, ch_lane..ch_lane+3].
    # For the s=2 residual (zero-padded K=16 atom):
    #   c4 in {0,1}: load 4 f16 at weight[k_out_val, r, 2, ch_lane..ch_lane+3].
    #   c4 in {2,3}: load zero vec4.
    #
    # k_out_val = g*kpg + q_in_lane, with q_in_lane ∈ {0..15}.
    # For q_in_lane ≥ kpg=8 the address is out of range for this group, but
    # the corresponding C rows (c4 in {2,3}) are never stored, so the garbage
    # load values never reach the output.
    b_desc = TensorDescriptor.naive(
        "B",
        lengths=[p.total_k, p.KH, p.KW, p.cpg],
        coord_names=("k_out", "r", "s", "c"),
    )
    k_out_val = b.add(b.mul(g, c_kpg), q_in_lane)

    weights_main: List[Value] = []  # one per r: s=0+s=1 folded into K=16
    weights_s2: List[Value] = []  # one per r: s=2 zero-padded residual

    for r_const in range(p.KH):
        r_i = b.const_i32(r_const)
        # Main atom: s_lane selects s=0 (c4 ∈ {0,1}) or s=1 (c4 ∈ {2,3}).
        w_off_main, _ = b_desc.offset(b, k_out=k_out_val, r=r_i, s=s_lane, c=ch_lane)
        weights_main.append(
            _buf_load_vN(b, p.dtype, b_rsrc, b.mul(w_off_main, c_half_bytes), c0, 2)
        )
        # Residual s=2: valid only for c4 ∈ {0,1} (lower half of K).
        w_off_s2, _ = b_desc.offset(
            b, k_out=k_out_val, r=r_i, s=b.const_i32(2), c=ch_lane
        )
        w_s2 = _buf_load_vN(b, p.dtype, b_rsrc, b.mul(w_off_s2, c_half_bytes), c0, 2)
        weights_s2.append(b.select(lane_in_lo_half, w_s2, fp16x4_zero))

    # LDS loader (same chunk-decomposition algebra as 16c but with cpg=8).
    # chunk_idx decomposes into (W_lds, group_in_wg, ch_block) where ch_block
    # selects 4 out of 8 channels — hence 2 ch_blocks (not 4 as in 16c).
    chunk_desc = TensorDescriptor.naive(
        "chunk_unmerge",
        lengths=[LDS_W, BLOCK_GROUPS, 2],
        coord_names=("W_lds", "group_in_wg", "ch_block"),
    ).transform(
        unmerge_magic(
            "chunk_idx",
            into=("W_lds", "group_in_wg", "ch_block"),
            dims=[LDS_W, BLOCK_GROUPS, 2],
        ),
    )
    chunk_meta = []
    for pass_idx in range(PASSES):
        chunk_idx = b.add(tid, b.const_i32(pass_idx * THREADS))
        decoded = chunk_desc.unmerge_lower(b, chunk_idx=chunk_idx)
        ch_block = decoded["ch_block"]
        group_in_wg = decoded["group_in_wg"]
        W_lds = decoded["W_lds"]
        in_bounds = b.cmp_lt(chunk_idx, b.const_i32(NUM_VEC4))
        abs_group = b.add(b.mul(g_tile, c_BG), group_in_wg)
        chunk_meta.append(
            {
                "chunk_idx": chunk_idx,
                "ch_block": ch_block,
                "group_in_wg": group_in_wg,
                "W_lds": W_lds,
                "in_bounds": in_bounds,
                "abs_group": abs_group,
            }
        )

    a_desc = TensorDescriptor.naive(
        "A",
        lengths=[p.N, p.H, p.W, p.total_c],
        coord_names=("n", "h", "w", "c"),
    ).transform(
        embed(
            upper=("y_iter",),
            into="h",
            strides=(1,),
            offset=-p.PAD,
            lo=0,
            hi=p.H,
        ),
        embed(
            upper=("q_pos", "W_lds_pos"),
            into="w",
            strides=(p.stride, 1),
            offset=-p.PAD,
            lo=0,
            hi=p.W,
        ),
    )

    c_stride_8c = p.stride

    def issue_dram_load(y_iter_val):
        out = []
        for cm in chunk_meta:
            c_val = b.add(
                b.mul(cm["abs_group"], c_cpg),
                b.mul(cm["ch_block"], b.const_i32(4)),
            )
            a_off_elems, addr_valid = a_desc.offset(
                b,
                n=n,
                y_iter=y_iter_val,
                q_pos=q_tile_start,
                W_lds_pos=cm["W_lds"],
                c=c_val,
            )
            valid = b.land(addr_valid, cm["in_bounds"])
            a_off_bytes = b.mul(a_off_elems, c_half_bytes)
            safe_off = b.select(valid, a_off_bytes, oob_sentinel)
            a_vec = _buf_load_vN(b, p.dtype, a_rsrc, safe_off, c0, 2)
            a_vec = b.select(valid, a_vec, fp16x4_zero)
            lds_idx = b.mul(cm["chunk_idx"], b.const_i32(4))
            out.append((a_vec, lds_idx))
        return out

    def store_to_lds(loads, lds):
        for a_vec, lds_idx in loads:
            b.smem_store_vN(lds, [c0, lds_idx], a_vec, 4)

    q_subtiles = BLOCK_Q // 16

    def lds_read_input_main(q_subtile: int, lds) -> Value:
        """Per-lane <4 x half> read from LDS for the s-folded K=16 main atom.

        Lane ``q_in_lane`` owns output column ``q_subtile*16 + q_in_lane``.
        ``s_lane`` (0 or 1) selects the filter column encoded in the K-fold.
        LDS offset: ``(q_in_lane + q_subtile*16) * stride + s_lane``.
        """
        W_lds_idx = b.add(
            b.mul(
                b.add(q_in_lane, b.const_i32(q_subtile * 16)), b.const_i32(c_stride_8c)
            ),
            s_lane,
        )
        ch_block_idx = b.div(ch_lane, b.const_i32(4))
        lds_idx = b.add(
            b.add(
                b.mul(W_lds_idx, c_BG_cpg),
                b.mul(wave_id, c_cpg),
            ),
            b.mul(ch_block_idx, b.const_i32(4)),
        )
        return b.smem_load_vN(lds, c0, lds_idx, dtype=io_type, n=4)

    def lds_read_input_s2(q_subtile: int, lds) -> Value:
        """Per-lane <4 x half> read from LDS for the s=2 residual.

        LDS offset: ``(q_in_lane + q_subtile*16) * stride + 2``.
        Valid only for c4 ∈ {0,1}; upper K half is zeroed.
        """
        W_lds_idx = b.add(
            b.mul(
                b.add(q_in_lane, b.const_i32(q_subtile * 16)), b.const_i32(c_stride_8c)
            ),
            b.const_i32(2),
        )
        ch_block_idx = b.div(ch_lane, b.const_i32(4))
        lds_idx = b.add(
            b.add(
                b.mul(W_lds_idx, c_BG_cpg),
                b.mul(wave_id, c_cpg),
            ),
            b.mul(ch_block_idx, b.const_i32(4)),
        )
        vec = b.smem_load_vN(lds, c0, lds_idx, dtype=io_type, n=4)
        return b.select(lane_in_lo_half, vec, fp16x4_zero)

    # Prologue: prefetch row 0 into A_smem.
    store_to_lds(issue_dram_load(c0), A_smem)
    b.sync()

    n_iters = p.H + p.KH - 1
    acc_tiles: List[List[Value]] = [
        [zero_acc, zero_acc, zero_acc] for _ in range(q_subtiles)
    ]

    d_desc = TensorDescriptor.naive(
        "D",
        lengths=[p.N, Ho, Wo, p.total_k],
        coord_names=("n", "h", "w", "k"),
    )

    for y in range(n_iters):
        cur = A_smem if (y % 2 == 0 or not spec.double_buffer) else B_smem
        nxt = B_smem if (y % 2 == 0 or not spec.double_buffer) else A_smem

        inputs_main_by_q = [lds_read_input_main(qt, cur) for qt in range(q_subtiles)]
        inputs_s2_by_q = [lds_read_input_s2(qt, cur) for qt in range(q_subtiles)]

        loads_next = None
        if y + 1 < n_iters:
            loads_next = issue_dram_load(b.const_i32(y + 1))

        for qt in range(q_subtiles):
            accs = acc_tiles[qt]
            inp_main = inputs_main_by_q[qt]
            inp_s2 = inputs_s2_by_q[qt]
            for r_const in range(p.KH):
                p_idx = (y - r_const) % p.KH
                acc_in = accs[p_idx]
                # Main atom: s=0 and s=1 folded into K=16.
                acc_in = _mfma(
                    b, p.dtype, "16x16x16", weights_main[r_const], inp_main, acc_in
                )
                # Residual atom: s=2, zero-padded to K=16 (upper lanes carry zeros).
                acc_in = _mfma(
                    b, p.dtype, "16x16x16", weights_s2[r_const], inp_s2, acc_in
                )
                accs[p_idx] = acc_in

        if loads_next is not None:
            if not spec.double_buffer:
                b.sync()
            store_to_lds(loads_next, nxt)
        b.sync()

        p_flush_val = y - (p.KH - 1)
        P_FLUSH = p_flush_val % p.KH
        if 0 <= p_flush_val < p.H and p_flush_val % c_stride_8c == 0:
            ho_row = p_flush_val // c_stride_8c
            for qt in range(q_subtiles):
                acc_to_flush = acc_tiles[qt][P_FLUSH]
                out_q = b.add(b.add(q_tile_start, b.const_i32(qt * 16)), q_in_lane)
                out_q_valid = b.cmp_lt(out_q, c_W)
                # C output layout for mfma_f32_16x16x16_f16 (wave64):
                #   row = c4 * 4 + slot (slot ∈ {0..3}), col = q_in_lane.
                # Valid k_out rows: c4 * 4 ∈ {0,4} (c4 ∈ {0,1}, since kpg=8).
                # c4 ∈ {2,3} → rows 8..15 are out-of-group; never stored.
                k_val = b.add(b.mul(g, c_kpg), b.mul(c4, b.const_i32(4)))
                c4_valid = b.cmp_lt(c4, b.const_i32(p.kpg // 4))
                d_base, _ = d_desc.offset(
                    b,
                    n=n,
                    h=b.const_i32(ho_row),
                    w=out_q,
                    k=k_val,
                )
                d_base_bytes = b.mul(d_base, c_half_bytes)
                store_valid = b.land(out_q_valid, c4_valid)
                safe_d_off = b.select(store_valid, d_base_bytes, oob_sentinel)
                acc_h = _trunc_f32(b, p.dtype, acc_to_flush)
                _buf_store_vN(b, p.dtype, d_rsrc, safe_d_off, c0, acc_h, 2)
        for qt in range(q_subtiles):
            acc_tiles[qt][P_FLUSH] = zero_acc

    return b.kernel


# ---------------------------------------------------------------------------
# 32c kernel — cpg = kpg = 32, mfma_f32_32x32x8_f16, one group per wave
# ---------------------------------------------------------------------------


@dataclass(frozen=True)
class DirectConv32cSpec:
    """Direct grouped convolution kernel for ``cpg = kpg = 32``.

    Uses ``mfma_f32_32x32x8_f16`` (gfx950 only, wave64).  Each wave processes
    one convolution group:
      M = kpg = 32  — fully covers all output channels per group.
      N = BLOCK_Q   — output W positions per block (default 32).
      K = 8 per atom — cpg=32 channels split across 4 atoms per (r, s) step.

    Lane layout (``mfma_f32_32x32x8_f16``, wave64):
      ``q_in_lane = lane % 32`` — M row (k_out within group) and N column (output W).
      ``k_blk     = lane // 32`` — K-block selector (0 or 1).

    Per (r, s), 4 MFMA calls cover all 32 input channels:
      atom 0: ch = 0..7   (k_blk=0 → ch=0..3, k_blk=1 → ch=4..7)
      atom 1: ch = 8..15  (k_blk=0 → ch=8..11, k_blk=1 → ch=12..15)
      atom 2: ch = 16..23 (k_blk=0 → ch=16..19, k_blk=1 → ch=20..23)
      atom 3: ch = 24..31 (k_blk=0 → ch=24..27, k_blk=1 → ch=28..31)

    C output (16 f32 per lane, wave64 32×32 layout):
      For slot i ∈ {0..15}:
        row = (i // 4) * 8 + (lane // 32) * 4 + (i % 4)
        col = lane % 32
      Slots 0..3 produce rows 0,1,2,3 (k_blk=0) or 4,5,6,7 (k_blk=1) per octant.

    Architecture: gfx942 and gfx950 (``mfma_f32_32x32x8_f16`` is in the MMA
    catalog for both).
    """

    problem: DirectConvProblem
    name: str = "direct_conv_32c"
    block_q: int = 32
    block_groups: int = 4
    wave_size: int = 64
    double_buffer: bool = True

    @property
    def threads_per_block(self) -> int:
        return self.block_groups * self.wave_size

    def kernel_name(self) -> str:
        from rocke.helpers.spec import kernel_name_join

        p = self.problem
        return kernel_name_join(
            self.name,
            p.short(),
            f"bq{self.block_q}",
            f"bg{self.block_groups}",
            "db" if self.double_buffer else "sb",
            flags={"bf16": p.dtype == "bf16"},
        )

    def validate(self) -> None:
        p = self.problem
        if p.dtype not in ("fp16", "bf16"):
            raise ValueError(f"DirectConv32cSpec: unsupported dtype {p.dtype!r}")
        if p.cpg != 32 or p.kpg != 32:
            raise ValueError(
                f"DirectConv32cSpec expects cpg=kpg=32 (got {p.cpg}, {p.kpg})"
            )
        if p.groups % self.block_groups != 0:
            raise ValueError(
                f"groups {p.groups} not divisible by block_groups {self.block_groups}"
            )
        if self.block_q % 32 != 0:
            raise ValueError("DirectConv32cSpec block_q must be a multiple of 32")


def is_valid_spec_32c(
    spec: DirectConv32cSpec, arch: str = "gfx950"
) -> Tuple[bool, str]:
    """Return ``(ok, reason)`` for a 32c spec on ``arch``.

    The 32c kernel uses ``mfma_f32_32x32x8_f16`` or ``mfma_f32_32x32x8_bf16``,
    which are present in the rocke MMA catalog for both gfx942 and gfx950.
    """
    from rocke.core.arch import ArchTarget

    try:
        target = ArchTarget.from_gfx(arch)
    except KeyError as e:
        return False, str(e)
    p = spec.problem
    if p.dtype not in ("fp16", "bf16"):
        return False, f"unsupported dtype {p.dtype!r}; expected 'fp16' or 'bf16'"
    if p.stride != 1:
        return False, f"stride > 1 is not supported (got {p.stride})"
    if p.cpg != 32 or p.kpg != 32:
        return False, f"DirectConv32cSpec expects cpg=kpg=32 (got {p.cpg}, {p.kpg})"
    if p.groups % spec.block_groups != 0:
        return (
            False,
            f"groups {p.groups} not divisible by block_groups {spec.block_groups}",
        )
    if spec.block_q % 32 != 0:
        return False, "DirectConv32cSpec block_q must be a multiple of 32"
    ab_dtype = "bf16" if p.dtype == "bf16" else "f16"
    if not target.mma.has_shape(
        a_dtype=ab_dtype, b_dtype=ab_dtype, c_dtype="fp32", m=32, n=32, k=8
    ):
        return False, f"missing 32x32x8 {ab_dtype} MFMA atom on {arch}"
    return True, "ok"


def build_direct_conv_32c(spec: DirectConv32cSpec, arch: str = "gfx950") -> KernelDef:
    """Build the IR for one direct conv 32c kernel instance.

    Kernel structure:
      - BLOCK_Q = 32 (N=32 output W positions), BLOCK_GROUPS waves per block,
        each wave owns one convolution group (cpg = kpg = 32).
      - MFMA atom: ``mfma_f32_32x32x8_f16`` — M=32 matches kpg exactly.
      - Per (r, s): 4 consecutive MFMA calls cover all cpg=32 channels in
        K-chunks of 8 (ch_start = 0, 8, 16, 24).
      - C output: 16 f32 per lane (32×32 / 64 lanes).
        For slot i: row = (i//4)*8 + (lane//32)*4 + (i%4), col = lane%32.
        The 16 slots are stored as 8 pairs of consecutive k_out values
        (2 slots per store → 4 halves = 1 dwordx2 store).
      - LDS double-buffered (same ping-pong scheme as 16c).

    MFMA lane layout (``mfma_f32_32x32x8_f16``, wave64):
      ``q_in_lane = lane % 32``: M row and N column simultaneously.
      ``k_blk     = lane // 32``: K-block (0 → ch=0..3, 1 → ch=4..7 within atom).
    """
    spec.validate()
    ok, why = is_valid_spec_32c(spec, arch=arch)
    if not ok:
        raise ValueError(f"invalid direct_conv_32c spec for {arch}: {why}")
    p = spec.problem
    io_type = _io_type(p.dtype)

    BLOCK_Q = spec.block_q
    BLOCK_GROUPS = spec.block_groups
    WAVE = spec.wave_size
    THREADS = spec.threads_per_block
    Ho = p.Ho
    Wo = p.Wo
    LDS_W = (BLOCK_Q - 1) * p.stride + p.KW
    LDS_ROW_FP16 = LDS_W * BLOCK_GROUPS * p.cpg
    LOAD_VEC = 4
    NUM_VEC4 = LDS_ROW_FP16 // LOAD_VEC
    PASSES = (NUM_VEC4 + THREADS - 1) // THREADS
    N_CH_BLOCKS = p.cpg // LOAD_VEC  # = 8 for cpg=32

    b = IRBuilder(spec.kernel_name())
    b.kernel.attrs["max_workgroup_size"] = THREADS

    A = b.param("A", PtrType(io_type, "global"), noalias=True, readonly=True, align=16)
    Bp = b.param("B", PtrType(io_type, "global"), noalias=True, readonly=True, align=16)
    D = b.param("D", PtrType(io_type, "global"), noalias=True, writeonly=True, align=16)
    A_bytes = b.param("A_bytes", I32)
    B_bytes = b.param("B_bytes", I32)
    D_bytes = b.param("D_bytes", I32)

    c0 = b.const_i32(0)
    c_wave = b.const_i32(WAVE)
    c_BG = b.const_i32(BLOCK_GROUPS)
    c_BQ = b.const_i32(BLOCK_Q)
    c_cpg = b.const_i32(p.cpg)
    c_kpg = b.const_i32(p.kpg)
    c_W = b.const_i32(Wo)
    c_BG_cpg = b.const_i32(BLOCK_GROUPS * p.cpg)
    c_half_bytes = b.const_i32(2)
    oob_sentinel = b.const_i32((1 << 31) - 1)

    tid = b.thread_id_x()
    wave_id = b.div(tid, c_wave)
    lane = b.mod(tid, c_wave)
    # Lane decomposition for mfma_f32_32x32x8_{f16,bf16} (wave64):
    #   q_in_lane = lane % 32 → M row (k_out within group) and N col (output W)
    #   k_blk     = lane // 32 → K-block (0 → ch=0..3, 1 → ch=4..7 within each atom)
    q_in_lane = b.mod(lane, b.const_i32(32))
    k_blk = b.div(lane, b.const_i32(32))

    bx = b.block_id_x()
    by = b.block_id_y()
    n = b.block_id_z()
    g_tile = by
    g = b.add(b.mul(g_tile, c_BG), wave_id)
    q_tile_start = b.mul(bx, c_BQ)

    lds_total_fp16 = PASSES * THREADS * LOAD_VEC
    A_smem = b.smem_alloc(io_type, [1, lds_total_fp16], name_hint="lds_a")
    B_smem = (
        b.smem_alloc(io_type, [1, lds_total_fp16], name_hint="lds_b")
        if spec.double_buffer
        else A_smem
    )

    a_rsrc = b.buffer_rsrc(A, A_bytes)
    b_rsrc = b.buffer_rsrc(Bp, B_bytes)
    d_rsrc = b.buffer_rsrc(D, D_bytes)

    fp16x4_zero = b.zero_vec(io_type, 4)
    zero_acc = b.zero_vec_f32(16)

    # Weight loads: per (r, s, atom_idx), each lane loads 4 elements at
    #   weight[k_out_val, r, s, ch_start + k_blk*4 .. ch_start + k_blk*4 + 3]
    # where ch_start = atom_idx * 8, k_out_val = g*kpg + q_in_lane.
    b_desc = TensorDescriptor.naive(
        "B",
        lengths=[p.total_k, p.KH, p.KW, p.cpg],
        coord_names=("k_out", "r", "s", "c"),
    )
    k_out_val = b.add(b.mul(g, c_kpg), q_in_lane)
    ch_in_atom = b.mul(k_blk, b.const_i32(4))  # 0 or 4 within the 8-ch atom

    weights: List[List[List[Value]]] = []
    for r_const in range(p.KH):
        weights_r = []
        for s_const in range(p.KW):
            weights_rs = []
            for atom_idx in range(4):
                ch_start = atom_idx * 8
                ch_off = b.add(b.const_i32(ch_start), ch_in_atom)
                w_off, _ = b_desc.offset(
                    b,
                    k_out=k_out_val,
                    r=b.const_i32(r_const),
                    s=b.const_i32(s_const),
                    c=ch_off,
                )
                weights_rs.append(
                    _buf_load_vN(b, p.dtype, b_rsrc, b.mul(w_off, c_half_bytes), c0, 2)
                )
            weights_r.append(weights_rs)
        weights.append(weights_r)

    # LDS loader: chunk_idx → (W_lds, group_in_wg, ch_block) with ch_block ∈ {0..7}.
    chunk_desc = TensorDescriptor.naive(
        "chunk_unmerge",
        lengths=[LDS_W, BLOCK_GROUPS, N_CH_BLOCKS],
        coord_names=("W_lds", "group_in_wg", "ch_block"),
    ).transform(
        unmerge_magic(
            "chunk_idx",
            into=("W_lds", "group_in_wg", "ch_block"),
            dims=[LDS_W, BLOCK_GROUPS, N_CH_BLOCKS],
        ),
    )
    chunk_meta = []
    for pass_idx in range(PASSES):
        chunk_idx = b.add(tid, b.const_i32(pass_idx * THREADS))
        decoded = chunk_desc.unmerge_lower(b, chunk_idx=chunk_idx)
        ch_block = decoded["ch_block"]
        group_in_wg = decoded["group_in_wg"]
        W_lds = decoded["W_lds"]
        in_bounds = b.cmp_lt(chunk_idx, b.const_i32(NUM_VEC4))
        abs_group = b.add(b.mul(g_tile, c_BG), group_in_wg)
        chunk_meta.append(
            {
                "chunk_idx": chunk_idx,
                "ch_block": ch_block,
                "group_in_wg": group_in_wg,
                "W_lds": W_lds,
                "in_bounds": in_bounds,
                "abs_group": abs_group,
            }
        )

    a_desc = TensorDescriptor.naive(
        "A",
        lengths=[p.N, p.H, p.W, p.total_c],
        coord_names=("n", "h", "w", "c"),
    ).transform(
        embed(
            upper=("y_iter",),
            into="h",
            strides=(1,),
            offset=-p.PAD,
            lo=0,
            hi=p.H,
        ),
        embed(
            upper=("q_pos", "W_lds_pos"),
            into="w",
            strides=(p.stride, 1),
            offset=-p.PAD,
            lo=0,
            hi=p.W,
        ),
    )

    c_stride_32c = p.stride

    def issue_dram_load(y_iter_val):
        out = []
        for cm in chunk_meta:
            c_val = b.add(
                b.mul(cm["abs_group"], c_cpg),
                b.mul(cm["ch_block"], b.const_i32(4)),
            )
            a_off_elems, addr_valid = a_desc.offset(
                b,
                n=n,
                y_iter=y_iter_val,
                q_pos=q_tile_start,
                W_lds_pos=cm["W_lds"],
                c=c_val,
            )
            valid = b.land(addr_valid, cm["in_bounds"])
            a_off_bytes = b.mul(a_off_elems, c_half_bytes)
            safe_off = b.select(valid, a_off_bytes, oob_sentinel)
            a_vec = _buf_load_vN(b, p.dtype, a_rsrc, safe_off, c0, 2)
            a_vec = b.select(valid, a_vec, fp16x4_zero)
            lds_idx = b.mul(cm["chunk_idx"], b.const_i32(4))
            out.append((a_vec, lds_idx))
        return out

    def store_to_lds(loads, lds):
        for a_vec, lds_idx in loads:
            b.smem_store_vN(lds, [c0, lds_idx], a_vec, 4)

    def lds_read_input(q_subtile: int, s_const: int, atom_idx: int, lds) -> Value:
        """Per-lane <4 x half/bfloat> read from LDS for one K-atom of the 32c kernel.

        Lane ``q_in_lane`` owns output column ``q_subtile*32 + q_in_lane``.
        LDS offset: ``(q_in_lane + q_subtile*32) * stride + s_const``.
        atom_idx selects ch_start = atom_idx*8; k_blk selects the 4-ch half.
        """
        ch_start = atom_idx * 8
        W_lds_idx = b.add(
            b.mul(
                b.add(q_in_lane, b.const_i32(q_subtile * 32)), b.const_i32(c_stride_32c)
            ),
            b.const_i32(s_const),
        )
        ch_off = b.add(b.const_i32(ch_start), b.mul(k_blk, b.const_i32(4)))
        lds_idx = b.add(
            b.add(
                b.mul(W_lds_idx, c_BG_cpg),
                b.mul(wave_id, c_cpg),
            ),
            ch_off,
        )
        return b.smem_load_vN(lds, c0, lds_idx, dtype=io_type, n=4)

    q_subtiles = BLOCK_Q // 32

    store_to_lds(issue_dram_load(c0), A_smem)
    b.sync()

    n_iters = p.H + p.KH - 1
    acc_tiles: List[List[Value]] = [
        [zero_acc, zero_acc, zero_acc] for _ in range(q_subtiles)
    ]

    d_desc = TensorDescriptor.naive(
        "D",
        lengths=[p.N, Ho, Wo, p.total_k],
        coord_names=("n", "h", "w", "k"),
    )

    for y in range(n_iters):
        cur = A_smem if (y % 2 == 0 or not spec.double_buffer) else B_smem
        nxt = B_smem if (y % 2 == 0 or not spec.double_buffer) else A_smem

        inputs_by_q = [
            [
                [lds_read_input(qt, s_const, atom_idx, cur) for atom_idx in range(4)]
                for s_const in range(p.KW)
            ]
            for qt in range(q_subtiles)
        ]

        loads_next = None
        if y + 1 < n_iters:
            loads_next = issue_dram_load(b.const_i32(y + 1))

        for qt in range(q_subtiles):
            accs = acc_tiles[qt]
            for r_const in range(p.KH):
                p_idx = (y - r_const) % p.KH
                acc_in = accs[p_idx]
                for s_const in range(p.KW):
                    for atom_idx in range(4):
                        acc_in = _mfma(
                            b,
                            p.dtype,
                            "32x32x8",
                            weights[r_const][s_const][atom_idx],
                            inputs_by_q[qt][s_const][atom_idx],
                            acc_in,
                        )
                accs[p_idx] = acc_in

        if loads_next is not None:
            if not spec.double_buffer:
                b.sync()
            store_to_lds(loads_next, nxt)
        b.sync()

        p_flush_val = y - (p.KH - 1)
        P_FLUSH = p_flush_val % p.KH
        if 0 <= p_flush_val < p.H and p_flush_val % c_stride_32c == 0:
            ho_row = p_flush_val // c_stride_32c
            for qt in range(q_subtiles):
                acc_to_flush = acc_tiles[qt][P_FLUSH]
                out_q = b.add(b.add(q_tile_start, b.const_i32(qt * 32)), q_in_lane)
                out_q_valid = b.cmp_lt(out_q, c_W)

                # C output layout for mfma_f32_32x32x8_f16 (wave64), 16 slots:
                #   slot i: row = (i//4)*8 + k_blk*4 + (i%4),  col = q_in_lane
                k_base = b.add(b.mul(g, c_kpg), b.mul(k_blk, b.const_i32(4)))
                for octant in range(4):
                    octant_row_base = octant * 8
                    for half in range(2):
                        slot0 = octant * 4 + half * 2
                        slot1 = slot0 + 1
                        row_off = octant_row_base + half * 2
                        k_val = b.add(k_base, b.const_i32(row_off))
                        d_base, _ = d_desc.offset(
                            b,
                            n=n,
                            h=b.const_i32(ho_row),
                            w=out_q,
                            k=k_val,
                        )
                        d_base_bytes = b.mul(d_base, c_half_bytes)
                        safe_d_off = b.select(out_q_valid, d_base_bytes, oob_sentinel)
                        e0 = b.vec_extract(acc_to_flush, slot0)
                        e1 = b.vec_extract(acc_to_flush, slot1)
                        pair_acc = b.vec_pack([e0, e1], F32)
                        pair_h = _trunc_f32(b, p.dtype, pair_acc)
                        _buf_store_vN(b, p.dtype, d_rsrc, safe_d_off, c0, pair_h, 1)
        for qt in range(q_subtiles):
            acc_tiles[qt][P_FLUSH] = zero_acc

    return b.kernel


# ---------------------------------------------------------------------------
# Generic parametric kernel — any cpg that is a multiple of 4
# ---------------------------------------------------------------------------


def _direct_conv_shape_reason(p: "DirectConvProblem") -> str:
    """Why the generic row-streaming kernel cannot serve ``p`` ("" when it can).

    The kernel streams output rows 1:1 with input rows (it flushes row
    ``y - (KH-1)`` against ``H``) and maps output columns 1:1 onto input
    columns, so only "same" padding (``2*PAD == KH-1 == KW-1``, i.e.
    ``Ho == H`` and ``Wo == W`` at stride 1) is correct. Its accumulator
    write-back covers ``kpg`` in whole 4-channel slices, so ``kpg`` must be a
    positive multiple of 4. Other shapes are rejected rather than computed
    wrongly (fprop and the transposed-fprop dgrad pass alike).
    """
    if 2 * p.PAD != p.KH - 1 or 2 * p.PAD != p.KW - 1:
        return (
            f"needs same padding 2*PAD == KH-1 == KW-1 "
            f"(got KH={p.KH}, KW={p.KW}, PAD={p.PAD})"
        )
    if p.kpg % 4 != 0 or p.kpg < 4:
        return f"kpg must be a positive multiple of 4 (got kpg={p.kpg})"
    return ""


#: Register budget (VGPRs per lane) for the prologue-preloaded weight
#: fragments of ``DirectConvSpec(preload_weights / dgrad_fused_weights)``.
PRELOAD_WEIGHT_VGPR_BUDGET = 128
#: LDS budget (bytes per workgroup) for the raw weight slice staged by
#: ``dgrad_weights_lds`` (the slice is pool-overlaid with the row buffers).
DGRAD_WEIGHTS_LDS_BUDGET = 64 * 1024


def _preload_weight_vgprs(spec: DirectConvSpec) -> int:
    """VGPRs per lane that the waves_k == 1 weight preload keeps live."""
    p = spec.problem
    k_atom = 32 if spec.fold_k32 else 16
    n_k_atoms = p.cpg // k_atom if spec.fold_k32 else -(-p.cpg // k_atom)
    # Each of the ``waves_m`` waves of a group keeps only its own M-tiles.
    n_m_tiles = -(-p.kpg // 16) // spec.waves_m
    return p.KH * p.KW * n_k_atoms * n_m_tiles * (k_atom // 4) // 2


def preload_weight_vgprs(spec: DirectConvSpec) -> int:
    """VGPRs per lane the preloaded / fused-weight fragments of ``spec`` keep live."""
    return _preload_weight_vgprs(spec)


def _dgrad_weights_lds_bytes(spec: DirectConvSpec) -> int:
    """Bytes of raw weights one workgroup stages for ``dgrad_weights_lds``."""
    p = spec.problem
    return spec.block_groups * p.cpg * p.KH * p.KW * p.kpg * 2


@dataclass(frozen=True)
class DirectConvSpec:
    """Direct grouped convolution kernel for any ``cpg`` that is a multiple of 4.

    Uses ``mfma_f32_16x16x16_f16`` (M=16, N=16, K=16) on gfx942 and gfx950.
    The inner K-reduction runs as a runtime ``scf.for`` loop over
    ``N_K_ATOMS = ceil(cpg / 16)`` atoms, each covering 16 input channels.
    This allows a single kernel builder to handle cpg values beyond the
    fixed {4, 8, 16, 32} set of the specialised variants.

    For ``cpg < 16`` (cpg ∈ {4, 8, 12}), ``N_K_ATOMS = 1`` and lanes whose
    channel offset exceeds ``cpg`` are zero-masked before the MFMA call so
    the arithmetic is correct at the cost of partial K utilisation.

    Block geometry:
      - One wave per convolution group (``WAVE = 64``).
      - ``block_groups`` waves share one workgroup.
      - ``block_q`` output W positions per workgroup (multiple of 16).

    Accumulator layout:
      - ``q_subtiles = block_q // 16`` output W sub-tiles.
      - ``N_M_TILES = ceil(kpg / 16)`` M-tiles per sub-tile.
      - ``KH`` circular pipeline slots per (q_subtile, M-tile).
      - Total: ``q_subtiles × N_M_TILES × KH`` accumulators, each ``<4 × f32>``.
    """

    problem: DirectConvProblem
    name: str = "direct_conv"
    block_q: int = 16
    block_groups: int = 8
    wave_size: int = 64
    double_buffer: bool = True
    block_h: int = 0  # 0 = no H-tiling; > 0 = tile H (rows per block)
    waves_q: int = 1  # waves along W: all waves process the same Q-tile cooperatively
    waves_k: int = 1  # waves along K-reduction: each wave preloads its K-atom slice
    runtime_k_loop: bool = (
        False  # True = runtime scf.for over K-atoms (low peak VGPR usage)
    )
    persistent_grid: bool = False  # True = always 256 blocks, each iterates over cells
    fold_k32: bool = (
        False  # True = use mfma_f32_16x16x32_f16 (2× fewer MFMAs) + LOAD_VEC=8
    )
    # waves_k == 1 only: load every weight fragment once in the prologue and
    # keep it in registers (the waves_k > 1 path always preloads). B keeps the
    # plain [total_k, KH, KW, cpg] layout.
    preload_weights: bool = False
    # Dgrad only (spec from make_dgrad_fprop_spec): B is the ORIGINAL dgrad
    # weight W[groups*cpg, KH, KW, kpg] (in this transposed problem's terms)
    # and the kernel reads it with flipped taps and k<->c transposed
    # addressing, so no weight pre-pass kernel or workspace is needed.
    # Implies the prologue weight preload; requires waves_k == 1.
    dgrad_fused_weights: bool = False
    # With dgrad_fused_weights: stage the raw W slice of the workgroup's
    # groups in LDS with wide coalesced loads and build the fragments with
    # ds_read_b64_tr_b16 (flip by tap index) instead of per-element gathers.
    # Needs a target with transpose LDS reads and kpg % 4 == 0.
    dgrad_weights_lds: bool = False
    # > 0: emit "amdgpu-waves-per-eu"="N,N" so the scheduler may spend
    # registers down to that occupancy (e.g. to keep the next-row input loads
    # in flight together) instead of serializing them to protect occupancy.
    waves_per_eu: int = 0
    # Input-row prefetch distance of the row stream: row ``y + prefetch_rows``
    # is loaded (into registers) while row ``y`` is computed and committed to
    # LDS at the end of row ``y + prefetch_rows - 1``. 0 and 1 are the
    # original one-row-ahead schedule.
    prefetch_rows: int = 0
    # Row barrier drains LDS only (no vmcnt(0)): prefetched loads and the
    # row's output stores stay in flight across it. The compiler still waits
    # on each load before its LDS commit.
    lds_only_sync: bool = False
    # Waves per group along the output-channel M-tiles: each wave keeps only
    # its ``ceil(kpg/16) / waves_m`` M-tiles' weights and accumulators and all
    # waves share the staged input row. Preloaded / fused weights only.
    waves_m: int = 1
    # Remap the launch-order workgroup id (q-tile fastest, then group-tile,
    # then image / h-tile) so all ``q_tiles * group_tiles`` workgroups of one
    # image row band run on one XCD (the chunk is derived from the grid, see
    # :func:`direct_conv_xcd_chunk`): workgroups that share cache lines
    # (neighbouring group tiles of one pixel, halo columns) then share one L2.
    xcd_tiles: bool = False
    # Extra elements per staged input column in the LDS row buffer (column
    # stride block_groups*cpg + lds_pad). A stride of an odd multiple of 4
    # dwords spreads the 16 q-lanes of a fragment read over distinct banks.
    lds_pad: int = 0
    # Stage each finished output row through a double-buffered LDS tile and
    # store it with 16-byte lanes over the workgroup's contiguous channel span
    # (instead of 8-byte MFMA-layout stores, 16 pixels per instruction).
    stage_out: bool = False

    @property
    def threads_per_block(self) -> int:
        return (
            self.block_groups * self.waves_q * self.waves_k * self.waves_m
        ) * self.wave_size

    @property
    def preloads_weights(self) -> bool:
        """True when every weight fragment is loaded once in the prologue."""
        return self.waves_k > 1 or self.preload_weights or self.dgrad_fused_weights

    def kernel_name(self) -> str:
        from rocke.helpers.spec import kernel_name_join

        p = self.problem
        bh_flag = f"bh{self.block_h}" if self.block_h > 0 else ""
        wq_flag = f"wq{self.waves_q}" if self.waves_q > 1 else ""
        wk_flag = f"wk{self.waves_k}" if self.waves_k > 1 else ""
        rk_flag = "rk" if self.runtime_k_loop else ""
        k32_flag = "k32" if self.fold_k32 else ""
        bf16_flag = "bf16" if p.dtype == "bf16" else ""
        pw_flag = "pw" if self.preload_weights and not self.dgrad_fused_weights else ""
        fw_flag = (
            ("fwl" if self.dgrad_weights_lds else "fw")
            if self.dgrad_fused_weights
            else ""
        )
        return kernel_name_join(
            self.name,
            p.short(),
            f"bq{self.block_q}",
            f"bg{self.block_groups}",
            "db" if self.double_buffer else "sb",
            bh_flag,
            wq_flag,
            wk_flag,
            rk_flag,
            k32_flag,
            bf16_flag,
            pw_flag,
            fw_flag,
            f"we{self.waves_per_eu}" if self.waves_per_eu > 0 else "",
            f"pf{self.prefetch_rows}" if self.prefetch_rows > 1 else "",
            "lso" if self.lds_only_sync else "",
            f"wm{self.waves_m}" if self.waves_m > 1 else "",
            "xc" if self.xcd_tiles else "",
            f"lp{self.lds_pad}" if self.lds_pad > 0 else "",
            "so" if self.stage_out else "",
        )

    def validate(self) -> None:
        p = self.problem
        if p.dtype not in ("fp16", "bf16"):
            raise ValueError(f"DirectConvSpec: unsupported dtype {p.dtype!r}")
        if p.cpg % 4 != 0 or p.cpg < 4:
            raise ValueError(
                f"DirectConvSpec requires cpg to be a positive multiple of 4 "
                f"(got cpg={p.cpg})"
            )
        shape_why = _direct_conv_shape_reason(p)
        if shape_why:
            raise ValueError(f"DirectConvSpec {shape_why}")
        if self.block_groups < 1 or self.waves_q < 1 or self.waves_m < 1:
            raise ValueError(
                "DirectConvSpec block_groups, waves_q and waves_m must be >= 1"
            )
        if p.groups % self.block_groups != 0:
            raise ValueError(
                f"groups {p.groups} not divisible by block_groups {self.block_groups}"
            )
        # The row stream flushes output rows 0 .. H-1 of the *input* height,
        # so at stride 1 it only produces every output row when Ho == H, i.e.
        # 'same' padding (2*PAD == KH-1). Any other padding drops the trailing
        # Ho - H rows silently.
        if p.stride == 1 and (p.Ho != p.H or p.Wo != p.W):
            raise ValueError(
                f"DirectConvSpec at stride 1 requires 'same' padding (Ho == H, "
                f"Wo == W); got PAD={p.PAD} with {p.KH}x{p.KW} -> "
                f"Ho={p.Ho} vs H={p.H}"
            )
        if self.block_q % 16 != 0:
            raise ValueError("DirectConvSpec block_q must be a multiple of 16")
        if self.block_h < 0:
            raise ValueError("DirectConvSpec block_h must be >= 0")
        if self.persistent_grid and self.block_h == 0:
            raise ValueError("DirectConvSpec persistent_grid requires block_h > 0")
        if self.fold_k32 and p.cpg % 32 != 0:
            raise ValueError(
                f"DirectConvSpec fold_k32 requires cpg to be a multiple of 32 (got {p.cpg})"
            )
        if self.block_groups > 1 and self.waves_k > 1:
            raise ValueError(
                f"block_groups={self.block_groups} > 1 combined with waves_k={self.waves_k} > 1 "
                f"is not supported: the LDS reduction row index does not account for "
                f"wave_group_idx, causing cross-group partial-sum corruption"
            )
        # The builder slices the K-atoms of the atom width it actually uses, so
        # the divisibility check has to count 32-wide atoms under fold_k32: a
        # 16-wide count lets e.g. cpg=32/waves_k=2 through, and each wave then
        # owns 1 // 2 == 0 atoms and the kernel writes zeros.
        if self.fold_k32:
            N_K_ATOMS = p.cpg // 32
            atom_desc = "cpg/32"
        else:
            N_K_ATOMS = (p.cpg + 15) // 16
            atom_desc = "ceil(cpg/16)"
        if self.waves_k < 1 or N_K_ATOMS % self.waves_k != 0:
            raise ValueError(
                f"N_K_ATOMS={N_K_ATOMS} ({atom_desc}) must be divisible by waves_k={self.waves_k}"
            )
        if self.block_q // self.waves_q < 16:
            raise ValueError(
                f"block_q//waves_q must be >= 16 (got {self.block_q}//{self.waves_q}={self.block_q//self.waves_q})"
            )
        if (self.preload_weights or self.dgrad_fused_weights) and (
            self.waves_k != 1 or self.runtime_k_loop or self.persistent_grid
        ):
            raise ValueError(
                "DirectConvSpec preload_weights / dgrad_fused_weights require "
                "waves_k=1, runtime_k_loop=False and persistent_grid=False"
            )
        if self.dgrad_weights_lds and not self.dgrad_fused_weights:
            raise ValueError(
                "DirectConvSpec dgrad_weights_lds requires dgrad_fused_weights"
            )
        if self.dgrad_weights_lds and p.kpg % 4 != 0:
            raise ValueError(
                f"DirectConvSpec dgrad_weights_lds requires kpg % 4 == 0 (got {p.kpg})"
            )
        if (self.preload_weights or self.dgrad_fused_weights) and (
            _preload_weight_vgprs(self) > PRELOAD_WEIGHT_VGPR_BUDGET
        ):
            raise ValueError(
                f"DirectConvSpec weight preload needs {_preload_weight_vgprs(self)} "
                f"VGPRs per lane (budget {PRELOAD_WEIGHT_VGPR_BUDGET})"
            )
        if self.dgrad_weights_lds and (
            _dgrad_weights_lds_bytes(self) > DGRAD_WEIGHTS_LDS_BUDGET
        ):
            raise ValueError(
                f"DirectConvSpec dgrad_weights_lds stages {_dgrad_weights_lds_bytes(self)} "
                f"bytes per workgroup (budget {DGRAD_WEIGHTS_LDS_BUDGET})"
            )
        # Row-stream knobs.
        if not 0 <= self.prefetch_rows <= 3:
            raise ValueError("DirectConvSpec prefetch_rows must be in 0..3")
        if self.stage_out and (
            p.kpg % 16 != 0
            or self.waves_q != 1
            or self.waves_k != 1
            or self.persistent_grid
        ):
            raise ValueError(
                "DirectConvSpec stage_out needs kpg % 16 == 0, waves_q == "
                "waves_k == 1 and no persistent grid"
            )
        if self.lds_pad < 0 or self.lds_pad % 8 != 0:
            raise ValueError("DirectConvSpec lds_pad must be a multiple of 8 >= 0")
        if self.waves_m > 1 and (
            p.kpg % (16 * self.waves_m) != 0
            or self.waves_q != 1
            or self.waves_k != 1
            or self.runtime_k_loop
            or self.persistent_grid
            or not (self.preload_weights or self.dgrad_fused_weights)
        ):
            raise ValueError(
                "DirectConvSpec waves_m > 1 needs kpg % (16*waves_m) == 0, "
                "waves_q == waves_k == 1, preloaded or fused weights and no "
                "runtime K loop / persistent grid"
            )
        if (self.prefetch_rows > 1 or self.lds_only_sync) and (
            not self.double_buffer or self.persistent_grid
        ):
            raise ValueError(
                "DirectConvSpec prefetch_rows > 1 / lds_only_sync need "
                "double_buffer=True and persistent_grid=False"
            )
        if self.xcd_tiles:
            if self.persistent_grid:
                raise ValueError("DirectConvSpec xcd_tiles needs persistent_grid=False")
            gz = direct_conv_grid(self)[2]
            if gz < XCD_TILES_NUM_XCDS:
                raise ValueError(
                    f"DirectConvSpec xcd_tiles needs at least {XCD_TILES_NUM_XCDS} "
                    f"image row bands (got {gz}); the remap would be the identity"
                )


def direct_conv_lds_bytes(spec: DirectConvSpec) -> int:
    """LDS bytes :func:`build_direct_conv` allocates for ``spec``.

    Mirrors the builder's sizing and the LDS pool packer's placement: one (or
    two, double-buffered) input-row staging buffers of ``PASSES * THREADS *
    ROW_VEC`` 16-bit elements (plus ``lds_pad`` elements per staged column),
    the f32 cross-wave reduction buffer when ``waves_k > 1``, the
    ``dgrad_weights_lds`` weight slice rounded up to whole load passes, and
    the two ``stage_out`` output-row tiles.
    """
    p = spec.problem
    load_vec = 8 if spec.fold_k32 else 4
    threads = spec.threads_per_block
    lds_w = (spec.block_q - 1) * p.stride + p.KW
    num_chunks = lds_w * spec.block_groups * (p.cpg // load_vec)
    passes = (num_chunks + threads - 1) // threads
    stage = passes * threads * load_vec * 2
    if spec.lds_pad:
        cols = -(-(passes * threads) // (spec.block_groups * (p.cpg // load_vec))) + 1
        stage += cols * spec.lds_pad * 2
    if spec.dgrad_weights_lds:
        # The raw weight slice (allocated in whole 16-byte-per-thread passes,
        # WL_PASSES * THREADS * 8 elements) dies before the row buffers are
        # first written, so the pool packer places the first row buffer in
        # its slot; the second (double-buffered) row buffer opens a new slot
        # after it.
        wl_vecs = _dgrad_weights_lds_bytes(spec) // 16
        wl_passes = (wl_vecs + threads - 1) // threads
        total = max(stage, wl_passes * threads * 16)
        if spec.double_buffer:
            total += stage
    else:
        total = stage * (2 if spec.double_buffer else 1)
    if spec.waves_k > 1:
        total += spec.waves_q * spec.waves_k * spec.wave_size * 4 * 4
    if spec.stage_out:
        # Two output-row tiles (double-buffered), live across the whole row
        # loop: block_q columns of the workgroup's block_groups * kpg channels
        # plus the 16-byte column pad.
        total += 2 * spec.block_q * direct_conv_stage_out_stride(spec) * 2
    return total


#: XCD count the ``xcd_tiles`` remap assumes (gfx942 / gfx950).
XCD_TILES_NUM_XCDS = 8


def direct_conv_grid(spec: DirectConvSpec) -> tuple[int, int, int]:
    """Launch grid ``(q_tiles, group_tiles, N * h_tiles)`` of a non-persistent spec."""
    p = spec.problem
    n_h = -(-p.H // spec.block_h) if spec.block_h > 0 else 1
    return (-(-p.Wo // spec.block_q), p.groups // spec.block_groups, p.N * n_h)


def direct_conv_xcd_chunk(spec: DirectConvSpec) -> int:
    """Workgroups per XCD chunk of the ``xcd_tiles`` remap: one image row band.

    Every q tile and group tile of one ``(n, h_tile)`` (``q_tiles *
    group_tiles`` consecutive launch-order workgroups) lands on one XCD.
    """
    gx, gy, _ = direct_conv_grid(spec)
    return gx * gy


def direct_conv_stage_out_stride(spec: DirectConvSpec) -> int:
    """Elements per column of the ``stage_out`` LDS tile (channels + 16 B pad)."""
    return spec.block_groups * spec.problem.kpg + 8


def is_valid_spec(spec: "DirectConvSpec", arch: str = "gfx950") -> Tuple[bool, str]:
    """Return ``(ok, reason)`` for a :class:`DirectConvSpec` on ``arch``.

    Checks cpg divisibility, block geometry, and MFMA atom availability
    (``mfma_f32_16x16x16_f16`` must be present on the target).

    ``cpg`` and ``kpg`` need not be equal — this enables the transposed-fprop
    pass used by the dgrad pipeline (where the transposed weight tensor has
    cpg_new = kpg_orig and kpg_new = cpg_orig, which differ for non-square
    channel counts).
    """
    from rocke.core.arch import ArchTarget

    try:
        target = ArchTarget.from_gfx(arch)
    except KeyError as e:
        return False, str(e)

    p = spec.problem
    if p.stride != 1:
        return False, f"stride > 1 is not supported (got {p.stride})"
    # The shape and geometry rules (dtype, channel multiples, group split,
    # waves_k / fold_k32 atom slicing, block_q per wave) live in validate(); a
    # spec that passes here must also build, so run it rather than keep a
    # second, drifting copy.
    try:
        spec.validate()
    except ValueError as e:
        return False, str(e)
    lds = direct_conv_lds_bytes(spec)
    if not target.fits_lds(lds):
        return False, f"LDS footprint {lds} B exceeds {arch} capacity"
    ab_dtype = "bf16" if p.dtype == "bf16" else "f16"
    if not target.mma.has_shape(
        a_dtype=ab_dtype, b_dtype=ab_dtype, c_dtype="fp32", m=16, n=16, k=16
    ):
        return False, f"missing mfma_f32_16x16x16_{ab_dtype} on {arch}"
    if spec.fold_k32 and not target.mma.has_shape(
        a_dtype=ab_dtype, b_dtype=ab_dtype, c_dtype="fp32", m=16, n=16, k=32
    ):
        return False, f"fold_k32 requires mfma_f32_16x16x32_{ab_dtype} on {arch}"
    if (spec.preload_weights or spec.dgrad_fused_weights) and (
        spec.waves_k != 1 or spec.runtime_k_loop or spec.persistent_grid
    ):
        return False, (
            "preload_weights / dgrad_fused_weights require waves_k=1, "
            "runtime_k_loop=False and persistent_grid=False"
        )
    if spec.dgrad_weights_lds:
        if not spec.dgrad_fused_weights:
            return False, "dgrad_weights_lds requires dgrad_fused_weights"
        if p.kpg % 4 != 0:
            return False, f"dgrad_weights_lds requires kpg % 4 == 0 (got {p.kpg})"
        if not target.memory.has_ds_read_tr:
            return (
                False,
                f"dgrad_weights_lds needs ds_read_b64_tr_b16 (absent on {arch})",
            )
        if _dgrad_weights_lds_bytes(spec) > DGRAD_WEIGHTS_LDS_BUDGET:
            return False, (
                f"dgrad_weights_lds stages {_dgrad_weights_lds_bytes(spec)} bytes per "
                f"workgroup (budget {DGRAD_WEIGHTS_LDS_BUDGET})"
            )
    if (spec.preload_weights or spec.dgrad_fused_weights) and (
        _preload_weight_vgprs(spec) > PRELOAD_WEIGHT_VGPR_BUDGET
    ):
        return False, (
            f"weight preload needs {_preload_weight_vgprs(spec)} VGPRs per lane "
            f"(budget {PRELOAD_WEIGHT_VGPR_BUDGET})"
        )
    return True, "ok"


def build_direct_conv(spec: "DirectConvSpec", arch: str = "gfx950") -> KernelDef:
    """Build the IR for a parametric direct grouped convolution kernel.

    Supports any ``cpg`` that is a positive multiple of 4.  The inner reduction
    over input channels runs as a runtime ``scf.for`` loop over
    ``N_K_ATOMS = ceil(cpg / 16)`` atoms (each covering 16 channels).
    The filter-column loop (KW) is also a runtime ``scf.for`` loop.

    Kernel structure (streaming row-by-row pipeline):
      H-loop (Python-level unroll, H + KH - 1 iterations):
        1. Load input row into LDS via chunk-based DRAM loader.
        2. For each (q_subtile, r):
             for s in [0, KW):              # runtime scf.for
               for atom in [0, N_K_ATOMS): # runtime scf.for with carried acc
                 w = B[g*kpg + m*16 + q_in_lane, r, s, atom*16 + c4*4]
                 x = LDS[q+s, group, atom*16 + c4*4]
                 acc = mfma_f32_16x16x16_f16(w, x, acc)
        3. Flush accumulator to D when p_flush = y - (KH-1) is valid.
        4. Reset flushed slot to zero.

    For ``cpg < 16``: N_K_ATOMS = 1; lanes where c4*4 >= cpg are zero-masked.
    For ``kpg % 16 != 0``: excess M-tiles are suppressed by Python-level guards.
    """
    spec.validate()
    ok, why = is_valid_spec(spec, arch=arch)
    if not ok:
        raise ValueError(f"invalid DirectConvSpec for {arch}: {why}")

    p = spec.problem
    io_type = _io_type(p.dtype)

    BLOCK_Q = spec.block_q
    BLOCK_GROUPS = spec.block_groups
    WAVES_Q = spec.waves_q  # waves along W (more LDS loading threads)
    WAVES_K = spec.waves_k  # waves along K-reduction (preload per wave)
    WAVE = spec.wave_size
    THREADS = spec.threads_per_block  # = BLOCK_GROUPS * WAVES_Q * WAVES_K * WAVE
    Ho = p.Ho
    Wo = p.Wo

    # fold_k32: use mfma_f32_16x16x32_f16 — 2× fewer K-atoms, 8 halves per atom operand.
    FOLD_K32 = spec.fold_k32
    K_ATOM_SIZE = 32 if FOLD_K32 else 16  # K-channels per atom
    LOAD_VEC = 8 if FOLD_K32 else 4  # halves per LDS chunk (8 = dwordx4)
    # For fold_k32=True cpg must be divisible by K_ATOM_SIZE (validated); use floor div.
    # For fold_k32=False use ceil to support partial K-atoms (e.g. cpg=24 → 2 atoms of 16,
    # second atom covers only channels 16..23 and is OOB-masked in the inner loop).
    if FOLD_K32:
        N_K_ATOMS = p.cpg // K_ATOM_SIZE
    else:
        N_K_ATOMS = (
            p.cpg + K_ATOM_SIZE - 1
        ) // K_ATOM_SIZE  # ceil — restores original behaviour
    N_K_LOCAL = N_K_ATOMS // WAVES_K  # K-atoms per wave (each wave preloads this slice)
    N_M_TILES = (p.kpg + 15) // 16  # M-tiles per q_subtile
    WAVES_M = spec.waves_m
    M_LOCAL = N_M_TILES // WAVES_M  # M-tiles owned by one wave
    N_CH_PER_VEC = LOAD_VEC  # channels per LDS vec load (4 or 8)
    # For LDS chunk loading: use exact chunks (cpg must be divisible by LOAD_VEC).
    # LOAD_VEC=4 always divides standard cpg values; LOAD_VEC=8 requires cpg%8==0.
    N_VECS = p.cpg // N_CH_PER_VEC  # vec-chunks per group (for chunk_desc)
    N_CH4 = p.cpg // 4  # kept for LDS address math (unchanged)
    # Each wave handles block_q // WAVES_Q W positions.
    BLOCK_Q_WAVE = BLOCK_Q // WAVES_Q
    q_subtiles = BLOCK_Q_WAVE // 16  # q_subtiles per wave
    LDS_W = (BLOCK_Q - 1) * p.stride + p.KW

    # LDS loading: all THREADS cooperate to load LDS_W × BLOCK_GROUPS × cpg halves.
    NUM_CHUNKS = LDS_W * BLOCK_GROUPS * N_VECS
    PASSES = (NUM_CHUNKS + THREADS - 1) // THREADS
    lds_total_fp16 = PASSES * THREADS * LOAD_VEC
    LDS_PAD = spec.lds_pad
    if LDS_PAD:
        lds_total_fp16 += (
            -(-(PASSES * THREADS) // (BLOCK_GROUPS * N_VECS)) + 1
        ) * LDS_PAD

    b = IRBuilder(spec.kernel_name())
    b.kernel.attrs["max_workgroup_size"] = THREADS
    if spec.waves_per_eu > 0:
        b.kernel.attrs["waves_per_eu"] = spec.waves_per_eu

    A = b.param("A", PtrType(io_type, "global"), noalias=True, readonly=True, align=16)
    Bp = b.param("B", PtrType(io_type, "global"), noalias=True, readonly=True, align=16)
    D = b.param("D", PtrType(io_type, "global"), noalias=True, writeonly=True, align=16)
    A_bytes = b.param("A_bytes", I32)
    B_bytes = b.param("B_bytes", I32)
    D_bytes = b.param("D_bytes", I32)

    c0 = b.const_i32(0)
    c1 = b.const_i32(1)
    c_wave = b.const_i32(WAVE)
    c_BG = b.const_i32(BLOCK_GROUPS)
    c_BQ = b.const_i32(BLOCK_Q)
    c_cpg = b.const_i32(p.cpg)
    c_kpg = b.const_i32(p.kpg)
    c_W = b.const_i32(Wo)
    c_KW = b.const_i32(p.KW)
    # Runtime K-atom loop now runs only N_K_LOCAL iterations per wave (its slice).
    c_N_K_LOCAL = b.const_i32(N_K_LOCAL)
    c_BG_cpg = b.const_i32(BLOCK_GROUPS * p.cpg + spec.lds_pad)
    c_half_bytes = b.const_i32(2)
    oob_sentinel = b.const_i32((1 << 31) - 1)

    fp16x4_zero = b.zero_vec(io_type, 4)
    zero_acc = b.zero_vec_f32(4)  # mfma_f32_16x16x16_{f16,bf16}: 4 f32 per lane

    tid = b.thread_id_x()
    # Wave decomposition: wave_id encodes (group, waves_q, waves_k) as:
    #   wave_id = (group_idx * WAVES_Q * WAVES_K) + (wq * WAVES_K) + wk
    waves_per_group = WAVES_Q * WAVES_K
    wave_id_full = b.div(tid, c_wave)
    wave_id_in_group = b.mod(wave_id_full, b.const_i32(waves_per_group))
    wave_group_idx = b.div(
        wave_id_full, b.const_i32(waves_per_group)
    )  # group within block
    # Q-wave index and K-wave index within the group's wave block.
    wave_id_q = b.div(wave_id_in_group, b.const_i32(WAVES_K))
    wave_id_k = b.mod(wave_id_in_group, b.const_i32(WAVES_K))
    wm_base16 = None
    if WAVES_M > 1:
        # waves_q == waves_k == 1: the in-group wave index is the M-wave.
        wave_group_idx = b.div(wave_id_full, b.const_i32(WAVES_M))
        wave_id_m = b.mod(wave_id_full, b.const_i32(WAVES_M))
        wave_id_q = c0
        wave_id_k = c0
        wm_base16 = b.mul(wave_id_m, b.const_i32(M_LOCAL * 16))
    # K-atom base for this wave's slice: wave_id_k * N_K_LOCAL K-atoms.
    k_atom_base = b.mul(wave_id_k, b.const_i32(N_K_LOCAL))

    lane = b.mod(tid, c_wave)
    # mfma_f32_16x16x16_f16 (wave64) lane layout:
    #   c4        = lane // 16 → K-block in A/B; 4 M-rows in C (c4*4 .. c4*4+3)
    #   q_in_lane = lane % 16  → N column in B/C (output W position within tile)
    c4 = b.div(lane, b.const_i32(16))
    q_in_lane = b.mod(lane, b.const_i32(16))

    bx = b.block_id_x()
    by = b.block_id_y()
    bz = b.block_id_z()
    if spec.xcd_tiles:
        from rocke.helpers.grid import chiplet_transform_chunked

        _gx, _gy, _gz = direct_conv_grid(spec)
        _c_gx = b.const_i32(_gx)
        _c_gxy = b.const_i32(_gx * _gy)
        _lin = b.add(bx, b.add(b.mul(by, _c_gx), b.mul(bz, _c_gxy)))
        _lin = chiplet_transform_chunked(
            b,
            _lin,
            num_wgs=_gx * _gy * _gz,
            num_xcds=XCD_TILES_NUM_XCDS,
            chunk_size=direct_conv_xcd_chunk(spec),
        )
        bx = b.mod(_lin, _c_gx)
        by = b.mod(b.div(_lin, _c_gx), b.const_i32(_gy))
        bz = b.div(_lin, _c_gxy)

    BLOCK_H = spec.block_h
    PERSISTENT = spec.persistent_grid

    # ---- Persistent grid: decode XCD and workgroup positions ----
    # 256 = 8 XCDs × 32 blocks per XCD.
    # Each block processes multiple cells in a runtime loop, keeping weights
    # in registers across all cells (weights are the SAME for groups=1).
    NUM_XCD = 8
    BLOCKS_PER_XCD = 32
    TOTAL_PERSISTENT = NUM_XCD * BLOCKS_PER_XCD  # = 256

    if PERSISTENT:
        assert BLOCK_H > 0, "persistent_grid requires block_h > 0"
        n_h_tiles = (p.H + BLOCK_H - 1) // BLOCK_H
        q_tiles_p = (p.Wo + BLOCK_Q - 1) // BLOCK_Q
        g_tiles_p = p.groups // BLOCK_GROUPS
        n_cells_p = p.N * n_h_tiles * q_tiles_p * g_tiles_p  # total cells

        # XCD-aware cell assignment.
        cells_per_xcd = (n_cells_p + NUM_XCD - 1) // NUM_XCD
        rounds_per_block = (cells_per_xcd + BLOCKS_PER_XCD - 1) // BLOCKS_PER_XCD

        xcd_id = b.mod(bx, b.const_i32(NUM_XCD))
        wg_in_xcd = b.div(bx, b.const_i32(NUM_XCD))
        xcd_start = b.mul(xcd_id, b.const_i32(cells_per_xcd))

        # Placeholders — actual values set inside cell loop body
        n = b.const_i32(0)
        h_tile_start = b.const_i32(0)
        q_tile_start_cell = b.const_i32(0)
        g_tile_cell = b.const_i32(0)
    else:
        # H-tiling: block_h > 0 encodes (n, h_tile) in bz = n*n_h_tiles + h_tile.
        if BLOCK_H > 0:
            n_h_tiles = (p.H + BLOCK_H - 1) // BLOCK_H
            c_n_h_tiles = b.const_i32(n_h_tiles)
            n = b.div(bz, c_n_h_tiles)
            h_tile_idx = b.mod(bz, c_n_h_tiles)
            h_tile_start = b.mul(h_tile_idx, b.const_i32(BLOCK_H))
        else:
            n = bz
            n_h_tiles = 1
            h_tile_start = None

    if not PERSISTENT:
        g_tile = by

    # wave_group_idx: which group within block_groups this wave cluster belongs to.
    if PERSISTENT:
        g = b.const_i32(0)  # updated inside cell loop
    else:
        g = b.add(b.mul(g_tile, c_BG), wave_group_idx)
    # Q-tile: block-level base + wave_id_q sub-offset (waves_q partitions W).
    block_q_start = b.mul(bx, c_BQ)
    q_tile_start = b.add(block_q_start, b.mul(wave_id_q, b.const_i32(BLOCK_Q_WAVE)))
    # LDS loader uses the full block Q range (all waves cooperate on same LDS row).
    q_tile_start_lds = block_q_start

    def _alloc_row_buffers():
        a = b.smem_alloc(io_type, [1, lds_total_fp16], name_hint="lds_a")
        bb = (
            b.smem_alloc(io_type, [1, lds_total_fp16], name_hint="lds_b")
            if spec.double_buffer
            else a
        )
        return a, bb

    if spec.dgrad_weights_lds:
        # Allocated after the weight transpose reads (below) so their live
        # ranges start after lds_w dies and the pool packer overlays them.
        A_smem = B_smem = None
    else:
        A_smem, B_smem = _alloc_row_buffers()

    # LDS reduction buffer for waves_k > 1:
    # 2D shape [WAVES_Q * WAVES_K, WAVE * 4] f32:
    #   row = wave_id_q * WAVES_K + wave_id_k (unique per (wq, wk) pair)
    #   col = lane * 4 (each lane's 4 f32 are contiguous)
    # Each (wave_id_q, wave_id_k) wave writes to its own unique row so that waves
    # with different wave_id_q but the same wave_id_k don't overwrite each other.
    # The "master" wave for W-subtile wq (wave_id_q=wq, wave_id_k=0) then reads
    # rows [wq*WAVES_K .. wq*WAVES_K + WAVES_K - 1] and sums them.
    N_RED_ROWS = WAVES_Q * WAVES_K
    if WAVES_K > 1:
        red_lds = b.smem_alloc_f32([N_RED_ROWS, WAVE * 4], name_hint="red_lds")
        # Row index for this wave: unique per (wave_id_q, wave_id_k) pair.
        lds_row_idx = b.add(b.mul(wave_id_q, b.const_i32(WAVES_K)), wave_id_k)

    a_rsrc = b.buffer_rsrc(A, A_bytes)
    b_rsrc = b.buffer_rsrc(Bp, B_bytes)
    d_rsrc = b.buffer_rsrc(D, D_bytes)

    # A[N, H, W, total_c] NHWC with h and w embeds for padding and boundary.
    a_desc = TensorDescriptor.naive(
        "A",
        lengths=[p.N, p.H, p.W, p.total_c],
        coord_names=("n", "h", "w", "c"),
    ).transform(
        embed(
            upper=("y_iter",),
            into="h",
            strides=(1,),
            offset=-p.PAD,
            lo=0,
            hi=p.H,
        ),
        embed(
            upper=("q_pos", "W_lds_pos"),
            into="w",
            strides=(p.stride, 1),
            offset=-p.PAD,
            lo=0,
            hi=p.W,
        ),
    )
    c_stride_gen = p.stride

    b_desc = TensorDescriptor.naive(
        "B",
        lengths=[p.total_k, p.KH, p.KW, p.cpg],
        coord_names=("k_out", "r", "s", "c"),
    )

    d_desc = TensorDescriptor.naive(
        "D",
        lengths=[p.N, Ho, Wo, p.total_k],
        coord_names=("n", "h", "w", "k"),
    )

    # LDS chunk loader: chunk_idx → (W_lds, group_in_wg, ch_block).
    # ch_block selects LOAD_VEC (4 or 8) channels within the group.
    chunk_desc = TensorDescriptor.naive(
        "chunk_unmerge",
        lengths=[LDS_W, BLOCK_GROUPS, N_VECS],
        coord_names=("W_lds", "group_in_wg", "ch_block"),
    ).transform(
        unmerge_magic(
            "chunk_idx",
            into=("W_lds", "group_in_wg", "ch_block"),
            dims=[LDS_W, BLOCK_GROUPS, N_VECS],
        ),
    )

    chunk_meta = []
    for pass_idx in range(PASSES):
        chunk_idx = b.add(tid, b.const_i32(pass_idx * THREADS))
        decoded = chunk_desc.unmerge_lower(b, chunk_idx=chunk_idx)
        in_bounds = b.cmp_lt(chunk_idx, b.const_i32(NUM_CHUNKS))
        chunk_meta.append(
            {
                "chunk_idx": chunk_idx,
                "ch_block": decoded["ch_block"],
                "W_lds": decoded["W_lds"],
                "in_bounds": in_bounds,
                "group_in_wg": decoded["group_in_wg"],
            }
        )

    def issue_dram_load(y_iter_val: Value, g_tile_val=None):
        # g_tile_val: for persistent grid, the per-cell decoded g_tile (pg_gt_v);
        # for non-persistent, None (uses the static by value).
        _g_tile = g_tile_val if g_tile_val is not None else by
        out = []
        for cm in chunk_meta:
            abs_group = b.add(b.mul(_g_tile, c_BG), cm["group_in_wg"])
            c_val = b.add(
                b.mul(abs_group, c_cpg),
                b.mul(
                    cm["ch_block"], b.const_i32(LOAD_VEC)
                ),  # LOAD_VEC halves per chunk
            )
            # LDS loading uses the full block Q range (q_tile_start_lds) so that
            # all waves_q × waves_k waves cooperate on loading the same LDS row.
            a_off, addr_valid = a_desc.offset(
                b,
                n=n,
                y_iter=y_iter_val,
                q_pos=q_tile_start_lds,
                W_lds_pos=cm["W_lds"],
                c=c_val,
            )
            valid = b.land(addr_valid, cm["in_bounds"])
            safe_off = b.select(valid, b.mul(a_off, c_half_bytes), oob_sentinel)
            # LOAD_VEC=4 → dwordx2 (4 elements); LOAD_VEC=8 → dwordx4 (8 elements).
            _n_dwords = LOAD_VEC // 2  # dwords = elements / 2
            a_vec = _buf_load_vN(b, p.dtype, a_rsrc, safe_off, c0, _n_dwords)
            _zero_vec = b.zero_vec(io_type, LOAD_VEC)
            a_vec = b.select(valid, a_vec, _zero_vec)
            lds_idx = b.mul(cm["chunk_idx"], b.const_i32(LOAD_VEC))
            if LDS_PAD:
                lds_idx = b.add(lds_idx, b.mul(cm["W_lds"], b.const_i32(LDS_PAD)))
            out.append((a_vec, lds_idx))
        return out

    def store_to_lds(loads, lds) -> None:
        for a_vec, lds_idx in loads:
            b.smem_store_vN(lds, [c0, lds_idx], a_vec, LOAD_VEC)

    # ---- Persistent cell loop (when persistent_grid=True) ----
    # Each of 256 blocks iterates over its assigned cells: (n, h_tile, q_tile).
    # Weights (preloaded below) are valid for ALL cells → loaded ONCE per block.
    # The H-streaming LDS loop runs once per cell (inside cell loop body).
    if PERSISTENT:
        # Carry cell_idx as meaningful state so the loop isn't optimized away.
        cell_loop = b.scf_for_iter(
            c0,
            b.const_i32(rounds_per_block),
            c1,
            [
                ("pg_cell_idx_carry", xcd_start)
            ],  # starts at xcd_start, updated per round
            iv_name="pg_round",
            elide_trailing_barrier=False,
        )
        # Enter the cell loop body (will be exited with b.scf_yield at end).
        _pg_ctx = cell_loop.__enter__()
        pg_round_iv, (pg_prev_cell,) = _pg_ctx

        # Decode cell index → (g_tile, n, h_tile, q_tile)
        cell_idx = b.add(
            xcd_start, b.add(wg_in_xcd, b.mul(pg_round_iv, b.const_i32(BLOCKS_PER_XCD)))
        )
        pg_in_bounds = b.cmp_lt(cell_idx, b.const_i32(n_cells_p))

        c_qt_p = b.const_i32(q_tiles_p)
        c_nht = b.const_i32(n_h_tiles)
        c_nhq = b.const_i32(n_h_tiles * q_tiles_p)
        c_nhqg = b.const_i32(n_h_tiles * q_tiles_p * g_tiles_p)

        pg_g_tile = b.div(cell_idx, c_nhq)  # groups axis (outermost)
        pg_rem1 = b.mod(cell_idx, c_nhq)
        pg_n = b.div(pg_rem1, c_nhq)  # actually n is here
        # Correct decode: cell = n*n_h_tiles*q_tiles + h_tile*q_tiles + q_tile
        pg_n_v = b.div(cell_idx, b.const_i32(n_h_tiles * q_tiles_p * g_tiles_p))
        pg_rem_n = b.mod(cell_idx, b.const_i32(n_h_tiles * q_tiles_p * g_tiles_p))
        pg_gt_v = b.div(pg_rem_n, b.const_i32(n_h_tiles * q_tiles_p))
        pg_rem_gt = b.mod(pg_rem_n, b.const_i32(n_h_tiles * q_tiles_p))
        pg_ht_v = b.div(pg_rem_gt, c_qt_p)
        pg_qt_v = b.mod(pg_rem_gt, c_qt_p)

        # For OOB rounds: use cell 0 coordinates (produces zeros, guarded by store_ok).
        n = b.select(pg_in_bounds, pg_n_v, c0)
        h_tile_start = b.select(pg_in_bounds, b.mul(pg_ht_v, b.const_i32(BLOCK_H)), c0)
        g = b.select(pg_in_bounds, b.add(b.mul(pg_gt_v, c_BG), wave_group_idx), c0)
        q_tile_start = b.select(
            pg_in_bounds,
            b.add(b.mul(pg_qt_v, c_BQ), b.mul(wave_id_q, b.const_i32(BLOCK_Q_WAVE))),
            c0,
        )
        q_tile_start_lds = b.select(pg_in_bounds, b.mul(pg_qt_v, c_BQ), c0)
        # pg_in_bounds is ANDed into every output store via the persistent flush guard below.

    # Prologue: zero-fill LDS for the first (padded) row of this cell/tile.
    # For persistent grid, pass the per-cell g_tile so abs_group is correct.
    _load_g_tile = pg_gt_v if PERSISTENT else None
    prologue_y = c0 if BLOCK_H == 0 else h_tile_start
    if spec.dgrad_weights_lds:
        # Stage the raw weight slice of this workgroup's BLOCK_GROUPS groups:
        # W[(g_tile*BG .. +BG)*cpg, KH, KW, kpg] is one contiguous run of
        # BG * cpg*KH*KW*kpg elements, copied 1:1 with 16-byte loads. The
        # prologue barrier below also publishes it for the transpose reads.
        WL_GROUP = p.cpg * p.KH * p.KW * p.kpg  # elements per group
        WL_VECS = BLOCK_GROUPS * WL_GROUP // 8  # dwordx4 chunks
        WL_PASSES = (WL_VECS + THREADS - 1) // THREADS
        wl_lds = b.smem_alloc(io_type, [1, WL_PASSES * THREADS * 8], name_hint="lds_w")
        wl_base = b.mul(by, b.const_i32(BLOCK_GROUPS * WL_GROUP))
        wl_loads = []
        for pi in range(WL_PASSES):
            wl_v = b.add(tid, b.const_i32(pi * THREADS))
            wl_off = b.mul(b.add(wl_base, b.mul(wl_v, b.const_i32(8))), c_half_bytes)
            if (pi + 1) * THREADS > WL_VECS:
                wl_off = b.select(
                    b.cmp_lt(wl_v, b.const_i32(WL_VECS)), wl_off, oob_sentinel
                )
            wl_loads.append(
                (
                    _buf_load_vN(b, p.dtype, b_rsrc, wl_off, c0, 4),
                    b.mul(wl_v, b.const_i32(8)),
                )
            )
        # The first input row is fetched now but published to LDS only after
        # the transpose reads: lds_w is dead by then, so the smem pool packer
        # overlays it with the input row buffers (no extra LDS footprint).
        wl_prologue_loads = issue_dram_load(prologue_y, g_tile_val=_load_g_tile)
        for wl_vec, wl_idx in wl_loads:
            b.smem_store_vN(wl_lds, [c0, wl_idx], wl_vec, 8)
        b.sync()
    else:
        store_to_lds(issue_dram_load(prologue_y, g_tile_val=_load_g_tile), A_smem)
        b.sync()

    # acc_tiles[qt][m][slot]: <4 x f32> per (q_subtile, M-tile, pipeline slot).
    acc_tiles: List[List[List[Value]]] = [
        [[zero_acc] * p.KH for _ in range(M_LOCAL)] for _ in range(q_subtiles)
    ]

    # ---- Weight preloading (WAVES_K > 1 path) --------------------------------
    # When waves_k > 1 each wave handles only N_K_LOCAL K-atoms. Preloading all
    # weights into registers before the H-loop eliminates n_iters × KH × KW × N_K_LOCAL
    # weight DRAM loads from inside the loop — the dominant bottleneck.
    #
    # The B parameter carries W_coa (coalesced reorganized format from a second-pass
    # reorganize kernel). W_coa layout: [groups, KH, KW, N_K_ATOMS, N_M_TILES, 64, 4].
    # For block_idx = r*KW*N_K_ATOMS*N_M_TILES + s*N_K_ATOMS*N_M_TILES + atom*N_M_TILES + m
    # and lane_id = c4*16+q_in_lane:
    #   W_coa[block_idx][lane_id][e] = W_T[m*16+q_in_lane, r', s', atom*16+c4*4+e]
    # Load: elem_off = block_idx * 64 * 4 + lane_id * 4 → stride 4 between lanes = COALESCED!
    preloaded_w: dict = {}
    if WAVES_K > 1:
        lane_id_pw = b.mod(tid, b.const_i32(WAVE))  # = c4*16 + q_in_lane
        # W_coa block size: WAVE × LOAD_VEC elements per (r,s,atom,m) block.
        # fold_k32: LOAD_VEC=8 → 64×8=512 elements; normal: 64×4=256 elements.
        _pw_elems_per_block = WAVE * LOAD_VEC
        c_block_sz = b.const_i32(_pw_elems_per_block)
        _pw_n_dwords = LOAD_VEC // 2  # for buffer_load_vN_f16 n parameter
        # W_coa layout: [groups, KH, KW, N_K_ATOMS, N_M_TILES, WAVE, LOAD_VEC]
        # group-level block offset uses the absolute group index g (not the g_tile)
        # so that each wave-group loads its own group's filters when block_groups > 1.
        _pw_blocks_per_group = p.KH * p.KW * N_K_ATOMS * N_M_TILES
        _pw_g_abs = g if not PERSISTENT else b.const_i32(0)
        _pw_group_base = b.mul(_pw_g_abs, b.const_i32(_pw_blocks_per_group))
        for r_const in range(p.KH):
            for s_const in range(p.KW):
                for local_atom in range(N_K_LOCAL):
                    atom_global_val = b.add(k_atom_base, b.const_i32(local_atom))
                    rs_base_pw = b.add(
                        _pw_group_base,
                        b.add(
                            b.mul(atom_global_val, b.const_i32(N_M_TILES)),
                            b.const_i32(
                                (r_const * p.KW * N_K_ATOMS + s_const * N_K_ATOMS)
                                * N_M_TILES
                            ),
                        ),
                    )
                    for m in range(N_M_TILES):
                        if m * 16 >= p.kpg:
                            preloaded_w[(r_const, s_const, local_atom, m)] = None
                            continue
                        block_idx = b.add(rs_base_pw, b.const_i32(m))
                        # Coalesced: elem_off = block_idx * block_sz + lane_id * LOAD_VEC
                        elem_off = b.add(
                            b.mul(block_idx, c_block_sz),
                            b.mul(lane_id_pw, b.const_i32(LOAD_VEC)),
                        )
                        w_frag_pw = _buf_load_vN(
                            b,
                            p.dtype,
                            b_rsrc,
                            b.mul(elem_off, c_half_bytes),
                            c0,
                            _pw_n_dwords,
                        )
                        preloaded_w[(r_const, s_const, local_atom, m)] = w_frag_pw
    elif spec.preloads_weights:
        # ---- Weight preloading (WAVES_K == 1 path) ----------------------------
        # Every (r, s, atom, m) fragment is loaded once here and stays in
        # registers for the whole H loop; the loop body then takes the
        # Python-unrolled preloaded path below (same as WAVES_K > 1).
        #
        # dgrad_fused_weights: B is the original dgrad weight
        # W[groups*cpg, KH, KW, kpg] (transposed-problem terms), and the
        # fragment the plain path reads as
        #   W_T[g*kpg + m*16 + q_in_lane, r, s, ch_off + e]
        # is gathered directly as
        #   W[g*cpg + ch_off + e, KH-1-r, KW-1-s, m*16 + q_in_lane]
        # (flipped taps, k<->c transposed): LOAD_VEC scalar loads per fragment,
        # consecutive lanes reading consecutive channels.
        _c4_step_pl = K_ATOM_SIZE // 4
        if spec.dgrad_weights_lds:
            # Transpose-read lane address pieces (see the read below): the
            # ch_off term already carries c4 * KS; add the in-chunk row
            # (lane // 4) % 4 and the 4-column group (lane % 4) * 4.
            wl_lane_row = b.mod(b.div(lane, b.const_i32(4)), b.const_i32(4))
            wl_lane_col = b.mul(b.mod(lane, b.const_i32(4)), b.const_i32(4))
            wl_grp_off = b.mul(wave_group_idx, b.const_i32(WL_GROUP))
            c_wl_row = b.const_i32(p.KH * p.KW * p.kpg)
        elif spec.dgrad_fused_weights:
            fw_desc = TensorDescriptor.naive(
                "B",
                lengths=[p.groups * p.cpg, p.KH, p.KW, p.kpg],
                coord_names=("k", "r", "s", "c"),
            )
            fw_k_stride = p.KH * p.KW * p.kpg  # elements between W rows k, k+1
        for r_const in range(p.KH):
            for s_const in range(p.KW):
                for local_atom in range(N_K_LOCAL):
                    ch_off_pl = b.add(
                        b.mul(k_atom_base, b.const_i32(K_ATOM_SIZE)),
                        b.add(
                            b.const_i32(local_atom * K_ATOM_SIZE),
                            b.mul(c4, b.const_i32(_c4_step_pl)),
                        ),
                    )
                    for m in range(M_LOCAL):
                        if m * 16 >= p.kpg:
                            preloaded_w[(r_const, s_const, local_atom, m)] = None
                            continue
                        if spec.dgrad_weights_lds:
                            # Lane (c4, q) needs W[k0 + c4*KS + j, flip, c=m*16+q]
                            # (KS = K_ATOM_SIZE // 4). ds_read_b64_tr_b16 hands
                            # lane 16h+4a+b element b of lane 16h+4j+a's 8-byte
                            # read, so lane 16h+4j'+a' reads row k0+h*KS+j',
                            # columns m*16+4a'..+3 of the staged W slice.
                            wl_row = b.add(ch_off_pl, wl_lane_row)
                            wl_idx = b.add(
                                b.add(wl_grp_off, b.mul(wl_row, c_wl_row)),
                                b.add(
                                    b.const_i32(
                                        (
                                            (p.KH - 1 - r_const) * p.KW
                                            + (p.KW - 1 - s_const)
                                        )
                                        * p.kpg
                                        + m * 16
                                    ),
                                    wl_lane_col,
                                ),
                            )
                            if wm_base16 is not None:
                                wl_idx = b.add(wl_idx, wm_base16)
                            w_frag_pl = b.ds_read_tr16_b64(
                                wl_lds, c0, wl_idx, dtype=io_type
                            )
                            for rd in range(1, LOAD_VEC // 4):
                                w_frag_pl = b.vec_concat(
                                    w_frag_pl,
                                    b.ds_read_tr16_b64(
                                        wl_lds,
                                        c0,
                                        b.add(
                                            wl_idx,
                                            b.const_i32(4 * rd * p.KH * p.KW * p.kpg),
                                        ),
                                        dtype=io_type,
                                    ),
                                )
                            if p.cpg % K_ATOM_SIZE != 0:
                                w_frag_pl = b.select(
                                    b.cmp_ge(ch_off_pl, c_cpg),
                                    b.zero_vec(io_type, LOAD_VEC),
                                    w_frag_pl,
                                )
                        elif spec.dgrad_fused_weights:
                            fw_off, _ = fw_desc.offset(
                                b,
                                k=b.add(b.mul(g, c_cpg), ch_off_pl),
                                r=b.const_i32(p.KH - 1 - r_const),
                                s=b.const_i32(p.KW - 1 - s_const),
                                c=b.add(b.const_i32(m * 16), q_in_lane)
                                if wm_base16 is None
                                else b.add(
                                    b.add(wm_base16, b.const_i32(m * 16)), q_in_lane
                                ),
                            )
                            elems = []
                            for e in range(LOAD_VEC):
                                e_off = b.mul(
                                    b.add(fw_off, b.const_i32(e * fw_k_stride)),
                                    c_half_bytes,
                                )
                                if p.cpg % K_ATOM_SIZE != 0:
                                    e_ok = b.cmp_lt(
                                        b.add(ch_off_pl, b.const_i32(e)), c_cpg
                                    )
                                    e_off = b.select(e_ok, e_off, oob_sentinel)
                                if p.dtype == "bf16":
                                    elems.append(b.buffer_load_bf16(b_rsrc, e_off, c0))
                                else:
                                    elems.append(b.buffer_load_f16(b_rsrc, e_off, c0))
                            w_frag_pl = b.vec_pack(elems, io_type)
                        else:
                            k_out_pl = b.add(
                                b.mul(g, c_kpg),
                                b.add(b.const_i32(m * 16), q_in_lane),
                            )
                            if wm_base16 is not None:
                                k_out_pl = b.add(k_out_pl, wm_base16)
                            w_off_pl, _ = b_desc.offset(
                                b,
                                k_out=k_out_pl,
                                r=b.const_i32(r_const),
                                s=b.const_i32(s_const),
                                c=ch_off_pl,
                            )
                            w_frag_pl = _buf_load_vN(
                                b,
                                p.dtype,
                                b_rsrc,
                                b.mul(w_off_pl, c_half_bytes),
                                c0,
                                LOAD_VEC // 2,
                            )
                            if p.cpg % K_ATOM_SIZE != 0:
                                w_frag_pl = b.select(
                                    b.cmp_ge(ch_off_pl, c_cpg),
                                    b.zero_vec(io_type, LOAD_VEC),
                                    w_frag_pl,
                                )
                        preloaded_w[(r_const, s_const, local_atom, m)] = w_frag_pl
        if spec.dgrad_weights_lds:
            # Every wave's transpose reads complete before any wave overwrites
            # the (pool-aliased) bytes with the first input row.
            b.sync()
            A_smem, B_smem = _alloc_row_buffers()
            store_to_lds(wl_prologue_loads, A_smem)
            b.sync()

    # H-loop iteration count.
    # Without H-tiling: iterate all H+KH-1 rows.
    # With H-tiling: iterate BLOCK_H+KH-1 rows for this tile (OOB → embed zeros).
    n_iters = (BLOCK_H + p.KH - 1) if BLOCK_H > 0 else (p.H + p.KH - 1)

    PF = max(1, spec.prefetch_rows)
    if spec.stage_out:
        SO_CH = BLOCK_GROUPS * p.kpg  # output channels per workgroup
        SO_STRIDE = SO_CH + 8  # + 16 bytes per column
        SO_VPC = SO_CH // 8
        SO_VECS = BLOCK_Q * SO_VPC
        so_bufs = [
            b.smem_alloc(io_type, [1, BLOCK_Q * SO_STRIDE], name_hint=f"lds_out{i}")
            for i in range(2)
        ]
        c_so_stride = b.const_i32(SO_STRIDE)
        so_meta = []
        for _pi in range((SO_VECS + THREADS - 1) // THREADS):
            _t = b.add(tid, b.const_i32(_pi * THREADS))
            _q = b.div(_t, b.const_i32(SO_VPC))
            _v = b.mod(_t, b.const_i32(SO_VPC))
            _qg = b.add(block_q_start, _q)
            _ok = b.cmp_lt(_qg, c_W)
            if (_pi + 1) * THREADS > SO_VECS:
                _ok = b.land(_ok, b.cmp_lt(_t, b.const_i32(SO_VECS)))
            _gel = b.add(
                b.mul(
                    b.add(b.mul(n, b.const_i32(Ho * Wo)), _qg), b.const_i32(p.total_k)
                ),
                b.add(b.mul(g_tile, b.const_i32(SO_CH)), b.mul(_v, b.const_i32(8))),
            )
            so_meta.append(
                (
                    _ok,
                    b.mul(_gel, c_half_bytes),
                    b.add(b.mul(_q, c_so_stride), b.mul(_v, b.const_i32(8))),
                )
            )

    def _row_y(y_l: int) -> Value:
        if BLOCK_H > 0:
            return b.add(h_tile_start, b.const_i32(y_l))
        return b.const_i32(y_l)

    # Rows 1 .. PF-1 are in flight before the loop when PF > 1.
    pending_rows = {
        y_l: issue_dram_load(_row_y(y_l), g_tile_val=_load_g_tile)
        for y_l in range(1, min(PF, n_iters))
    }

    for y_local in range(n_iters):
        # Global y index for this iteration.
        if BLOCK_H > 0:
            # h_tile_start is a runtime Value; y_local is a Python constant.
            y = b.add(h_tile_start, b.const_i32(y_local))
        else:
            y = b.const_i32(y_local)  # static y for no-tile path
        y = y  # alias for readability; now a runtime or static Value
        cur = A_smem if (y_local % 2 == 0 or not spec.double_buffer) else B_smem
        nxt = B_smem if (y_local % 2 == 0 or not spec.double_buffer) else A_smem

        loads_next = None
        if PF > 1:
            if y_local + PF < n_iters:
                pending_rows[y_local + PF] = issue_dram_load(
                    _row_y(y_local + PF), g_tile_val=_load_g_tile
                )
            loads_next = pending_rows.pop(y_local + 1, None)
        elif y_local + 1 < n_iters:
            if BLOCK_H > 0:
                next_y = b.add(h_tile_start, b.const_i32(y_local + 1))
            else:
                next_y = b.const_i32(y_local + 1)
            loads_next = issue_dram_load(next_y, g_tile_val=_load_g_tile)

        for qt in range(q_subtiles):
            qt_w_base = qt * 16

            for r_const in range(p.KH):
                p_idx = (y_local - r_const) % p.KH
                r_i = b.const_i32(r_const)

                if spec.preloads_weights:
                    # ---- Preloaded-weight path (Python-unrolled s & atom loops) ----
                    # Weights already in registers; inner loops are fully unrolled here
                    # so there are no runtime loops and no weight DRAM loads.
                    for s_const in range(p.KW):
                        s_val = b.const_i32(s_const)
                        for local_atom in range(N_K_LOCAL):
                            # ch_off for LDS read: atom_global × K_ATOM_SIZE + c4 × (K_ATOM_SIZE//4)
                            # K_ATOM_SIZE=32 for fold_k32 (c4 selects 8-channel blocks)
                            # K_ATOM_SIZE=16 for normal (c4 selects 4-channel blocks)
                            _c4_step = K_ATOM_SIZE // 4  # = 8 (fold_k32) or 4 (normal)
                            ch_off = b.add(
                                b.add(
                                    b.mul(k_atom_base, b.const_i32(K_ATOM_SIZE)),
                                    b.const_i32(local_atom * K_ATOM_SIZE),
                                ),
                                b.mul(c4, b.const_i32(_c4_step)),
                            )
                            # LDS read for this wave's Q-subtile
                            W_lds_idx_pw = b.add(
                                b.mul(
                                    b.add(q_in_lane, b.const_i32(qt_w_base)),
                                    b.const_i32(c_stride_gen),
                                ),
                                s_val,
                            )
                            if WAVES_Q > 1:
                                W_lds_idx_pw = b.add(
                                    b.mul(wave_id_q, b.const_i32(BLOCK_Q_WAVE)),
                                    W_lds_idx_pw,
                                )
                            lds_idx_pw = b.add(
                                b.add(
                                    b.mul(W_lds_idx_pw, c_BG_cpg),
                                    b.mul(wave_group_idx, c_cpg),
                                ),
                                ch_off,
                            )
                            # For fold_k32: load 8 halves from LDS (K=32 atom).
                            x_frag_pw = b.smem_load_vN(
                                cur, c0, lds_idx_pw, dtype=io_type, n=LOAD_VEC
                            )
                            if p.cpg % K_ATOM_SIZE != 0:
                                c4_oob_pw = b.cmp_ge(ch_off, b.const_i32(p.cpg))
                                _zero_pw = b.zero_vec(io_type, LOAD_VEC)
                                x_frag_pw = b.select(c4_oob_pw, _zero_pw, x_frag_pw)

                            for m in range(M_LOCAL):
                                if m * 16 >= p.kpg:
                                    continue
                                w_frag_pw = preloaded_w[
                                    (r_const, s_const, local_atom, m)
                                ]
                                mfma_shape = "16x16x32" if FOLD_K32 else "16x16x16"
                                acc_tiles[qt][m][p_idx] = _mfma(
                                    b,
                                    p.dtype,
                                    mfma_shape,
                                    w_frag_pw,
                                    x_frag_pw,
                                    acc_tiles[qt][m][p_idx],
                                )
                    continue  # skip the runtime s_loop/atom_loop below

                # ---- Runtime K-atom loop path (runtime_k_loop=True) ----
                # Load 1 K-atom at a time from W_coa (coalesced).  Only the
                # current K-atom's weights are live in registers simultaneously,
                # giving ~55 total VGPRs vs ~200 for the preloaded path.  With
                # 256 threads, this allows 4 blocks/CU instead of 1, giving 4×
                # better occupancy and ~4× more throughput.
                if spec.runtime_k_loop:
                    loop_tag_rk = f"y{y_local}_qt{qt}_r{r_const}"
                    # Carry M-tile accumulators through the K-atom loop.
                    k_iter_args_rk = [
                        (f"rk_acc_m{m}_{loop_tag_rk}", acc_tiles[qt][m][p_idx])
                        for m in range(N_M_TILES)
                    ]
                    k_loop_rk = b.scf_for_iter(
                        c0,
                        c_N_K_LOCAL,
                        c1,
                        k_iter_args_rk,
                        iv_name=f"rk_iv_{loop_tag_rk}",
                        elide_trailing_barrier=False,
                    )
                    with k_loop_rk as (k_iv_rk, k_accs_rk):
                        # Effective global K-atom index: k_atom_base + k_iv_rk.
                        k_atom_global = b.add(k_atom_base, k_iv_rk)
                        _rk_c4_step = K_ATOM_SIZE // 4  # 8 for fold_k32, 4 for normal
                        ch_off_rk = b.add(
                            b.mul(k_atom_global, b.const_i32(K_ATOM_SIZE)),
                            b.mul(c4, b.const_i32(_rk_c4_step)),
                        )
                        new_k_accs_rk = list(k_accs_rk)
                        # Python-unrolled s-loop: 1 LDS read + N_M_TILES MFMAs per s.
                        for s_const in range(p.KW):
                            s_val_rk = b.const_i32(s_const)
                            # LDS read for this (s, K-atom).
                            W_lds_idx_rk = b.add(
                                b.mul(
                                    b.add(q_in_lane, b.const_i32(qt_w_base)),
                                    b.const_i32(c_stride_gen),
                                ),
                                s_val_rk,
                            )
                            if WAVES_Q > 1:
                                W_lds_idx_rk = b.add(
                                    b.mul(wave_id_q, b.const_i32(BLOCK_Q_WAVE)),
                                    W_lds_idx_rk,
                                )
                            lds_idx_rk = b.add(
                                b.add(
                                    b.mul(W_lds_idx_rk, c_BG_cpg),
                                    b.mul(wave_group_idx, c_cpg),
                                ),
                                ch_off_rk,
                            )
                            x_frag_rk = b.smem_load_vN(
                                cur, c0, lds_idx_rk, dtype=io_type, n=LOAD_VEC
                            )
                            if p.cpg % K_ATOM_SIZE != 0:
                                c4_oob_rk = b.cmp_ge(ch_off_rk, b.const_i32(p.cpg))
                                _zero_rk = b.zero_vec(io_type, LOAD_VEC)
                                x_frag_rk = b.select(c4_oob_rk, _zero_rk, x_frag_rk)
                            for m in range(N_M_TILES):
                                if m * 16 >= p.kpg:
                                    continue
                                rs_const_base = (
                                    r_const * p.KW * N_K_ATOMS + s_const * N_K_ATOMS
                                ) * N_M_TILES
                                # W_coa layout: [groups, KH, KW, N_K_ATOMS, N_M_TILES, ...].
                                # Use absolute group g so each wave-group loads its own
                                # group's filters when block_groups > 1.
                                _rk_blocks_per_group = (
                                    p.KH * p.KW * N_K_ATOMS * N_M_TILES
                                )
                                _rk_g_abs = g if not PERSISTENT else b.const_i32(0)
                                _rk_group_base = b.mul(
                                    _rk_g_abs, b.const_i32(_rk_blocks_per_group)
                                )
                                block_idx_rk = b.add(
                                    _rk_group_base,
                                    b.add(
                                        b.const_i32(rs_const_base + m),
                                        b.mul(k_atom_global, b.const_i32(N_M_TILES)),
                                    ),
                                )
                                elem_off_rk = b.add(
                                    b.mul(block_idx_rk, b.const_i32(WAVE * LOAD_VEC)),
                                    b.mul(
                                        b.mod(tid, b.const_i32(WAVE)),
                                        b.const_i32(LOAD_VEC),
                                    ),
                                )
                                w_frag_rk = _buf_load_vN(
                                    b,
                                    p.dtype,
                                    b_rsrc,
                                    b.mul(elem_off_rk, c_half_bytes),
                                    c0,
                                    LOAD_VEC // 2,
                                )
                                mfma_shape = "16x16x32" if FOLD_K32 else "16x16x16"
                                new_k_accs_rk[m] = _mfma(
                                    b,
                                    p.dtype,
                                    mfma_shape,
                                    w_frag_rk,
                                    x_frag_rk,
                                    new_k_accs_rk[m],
                                )
                        b.scf_yield(*new_k_accs_rk)
                    for m in range(N_M_TILES):
                        acc_tiles[qt][m][p_idx] = k_loop_rk.results[m]
                    continue  # skip the existing runtime s_loop/atom_loop

                # ---- Runtime loop path (WAVES_K == 1, existing code) ----
                # Each (y_local, qt, r) combination emits a new scf.for loop.
                loop_tag = f"y{y_local}_qt{qt}_r{r_const}"

                # Thread all M-tile accumulators through the S and K-atom loops.
                s_iter_args = [
                    (f"siv_acc_m{m}_{loop_tag}", acc_tiles[qt][m][p_idx])
                    for m in range(N_M_TILES)
                ]
                s_loop = b.scf_for_iter(
                    c0,
                    c_KW,
                    c1,
                    s_iter_args,
                    iv_name=f"s_iv_{loop_tag}",
                    elide_trailing_barrier=False,
                )
                with s_loop as (s_iv, s_accs):
                    atom_iter_args = [
                        (f"katom_acc_m{m}_{loop_tag}", s_accs[m])
                        for m in range(N_M_TILES)
                    ]
                    # K-atom loop: runs over this wave's slice [k_atom_base, k_atom_base+N_K_LOCAL).
                    # k_atom_base offsets the loop into the correct K-slice.
                    atom_loop = b.scf_for_iter(
                        c0,
                        c_N_K_LOCAL,
                        c1,
                        atom_iter_args,
                        iv_name=f"atom_iv_{loop_tag}",
                        elide_trailing_barrier=False,
                    )
                    with atom_loop as (atom_iv_local, atom_accs):
                        # Global K-atom index: k_atom_base + atom_iv_local.
                        atom_iv_global = b.add(k_atom_base, atom_iv_local)
                        # Channel offset: atom_global × K_ATOM_SIZE + c4 × (K_ATOM_SIZE//4)
                        _std_c4_step = K_ATOM_SIZE // 4
                        ch_off = b.add(
                            b.mul(atom_iv_global, b.const_i32(K_ATOM_SIZE)),
                            b.mul(c4, b.const_i32(_std_c4_step)),
                        )

                        # LDS read: the LDS stores the full block Q × BG × cpg.
                        # q_tile_start_lds was used for loading; the wave reads
                        # at its own W-slice offset (qt_w_base within wave's tile).
                        W_lds_idx = b.add(
                            b.mul(
                                b.add(q_in_lane, b.const_i32(qt_w_base)),
                                b.const_i32(c_stride_gen),
                            ),
                            s_iv,
                        )
                        # When waves_q > 1, each wave's W-slice starts at
                        # wave_id_q * BLOCK_Q_WAVE within the block's LDS.
                        if WAVES_Q > 1:
                            wave_q_lds_base = b.mul(
                                wave_id_q, b.const_i32(BLOCK_Q_WAVE)
                            )
                            W_lds_idx_full = b.add(wave_q_lds_base, W_lds_idx)
                        else:
                            W_lds_idx_full = W_lds_idx
                        lds_idx = b.add(
                            b.add(
                                b.mul(W_lds_idx_full, c_BG_cpg),
                                b.mul(wave_group_idx, c_cpg),
                            ),
                            ch_off,
                        )
                        x_frag = b.smem_load_vN(
                            cur, c0, lds_idx, dtype=io_type, n=LOAD_VEC
                        )

                        if p.cpg % K_ATOM_SIZE != 0:
                            c4_oob = b.cmp_ge(ch_off, b.const_i32(p.cpg))
                            _zero_std = b.zero_vec(io_type, LOAD_VEC)
                            x_frag = b.select(c4_oob, _zero_std, x_frag)

                        new_atom_accs = []
                        for m in range(N_M_TILES):
                            k_out_m = b.add(
                                b.mul(g, c_kpg),
                                b.add(b.const_i32(m * 16), q_in_lane),
                            )
                            w_off, _ = b_desc.offset(
                                b,
                                k_out=k_out_m,
                                r=r_i,
                                s=s_iv,
                                c=ch_off,
                            )
                            w_frag = _buf_load_vN(
                                b,
                                p.dtype,
                                b_rsrc,
                                b.mul(w_off, c_half_bytes),
                                c0,
                                LOAD_VEC // 2,
                            )
                            if p.cpg % K_ATOM_SIZE != 0:
                                w_frag = b.select(c4_oob, _zero_std, w_frag)

                            mfma_shape = "16x16x32" if FOLD_K32 else "16x16x16"
                            new_acc = _mfma(
                                b, p.dtype, mfma_shape, w_frag, x_frag, atom_accs[m]
                            )
                            new_atom_accs.append(new_acc)

                        b.scf_yield(*new_atom_accs)

                    b.scf_yield(*atom_loop.results)

                for m in range(N_M_TILES):
                    acc_tiles[qt][m][p_idx] = s_loop.results[m]

        if loads_next is not None:
            if not spec.double_buffer:
                # Single-buffer: barrier to prevent overwriting the LDS row
                # that slower waves are still reading.
                b.sync()
            store_to_lds(loads_next, nxt)
        # Tile-local index of the output row that completes at this y_local.
        _so_row = y_local - (p.KH - 1)
        if spec.stage_out and 0 <= _so_row < (BLOCK_H if BLOCK_H > 0 else p.H):
            # Publish the finished row to LDS before the row barrier (an H
            # tile's rows past the image are published too; their global
            # stores are masked by the flush guard below).
            _so_buf = so_bufs[y_local % 2]
            _so_slot = (y_local - (p.KH - 1)) % p.KH
            for qt in range(q_subtiles):
                _col = b.add(q_in_lane, b.const_i32(qt * 16))
                for m in range(M_LOCAL):
                    _ch = b.add(
                        b.mul(wave_group_idx, c_kpg),
                        b.add(b.const_i32(m * 16), b.mul(c4, b.const_i32(4))),
                    )
                    if wm_base16 is not None:
                        _ch = b.add(_ch, wm_base16)
                    b.smem_store_vN(
                        _so_buf,
                        [c0, b.add(b.mul(_col, c_so_stride), _ch)],
                        _trunc_f32(b, p.dtype, acc_tiles[qt][m][_so_slot]),
                        4,
                    )
        if spec.lds_only_sync:
            b.sync_lds_only()
        else:
            b.sync()

        # Flush accumulator for the output row that completes at this y_local.
        # p_flush_local is a Python int (tile-local offset from h_tile_start).
        p_flush_local = y_local - (p.KH - 1)
        P_FLUSH = p_flush_local % p.KH

        if BLOCK_H > 0:
            # With H-tiling: p_flush_global = h_tile_start + p_flush_local (runtime).
            # Flush guard is a runtime comparison.
            do_flush_python = p_flush_local >= 0  # tile-local lower bound
            if do_flush_python:
                p_flush_global = b.add(h_tile_start, b.const_i32(p_flush_local))
                # Guard: 0 <= p_flush_global < H (runtime).
                in_h_range = b.land(
                    b.cmp_ge(p_flush_global, c0),
                    b.cmp_lt(p_flush_global, b.const_i32(p.H)),
                )
                # For persistent grid: also gate on this round being in-bounds.
                if PERSISTENT:
                    in_h_range = b.land(in_h_range, pg_in_bounds)
                if c_stride_gen > 1:
                    stride_ok = b.cmp_eq(
                        b.mod(p_flush_global, b.const_i32(c_stride_gen)), c0
                    )
                    in_h_range = b.land(in_h_range, stride_ok)
                ho_row_val = b.div(p_flush_global, b.const_i32(c_stride_gen))
                should_flush = True  # yes, emit the store (guarded by in_h_range)
            else:
                should_flush = False  # negative local flush index, skip
        else:
            # No H-tiling: original Python-time bounds check.
            p_flush_val = p_flush_local
            should_flush = 0 <= p_flush_val < p.H and p_flush_val % c_stride_gen == 0
            if should_flush:
                ho_row_val = b.const_i32(p_flush_val // c_stride_gen)
                in_h_range = None  # no runtime guard needed

        if should_flush and spec.stage_out:
            _so_buf = so_bufs[y_local % 2]
            _row_bytes = b.mul(ho_row_val, b.const_i32(Wo * p.total_k * 2))
            for _ok, _gbytes, _lidx in so_meta:
                if in_h_range is not None:
                    _ok = b.land(_ok, in_h_range)
                _vec = b.smem_load_vN(_so_buf, c0, _lidx, dtype=io_type, n=8)
                _off = b.select(_ok, b.add(_gbytes, _row_bytes), oob_sentinel)
                _buf_store_vN(b, p.dtype, d_rsrc, _off, c0, _vec, 4)
        elif should_flush:
            for qt in range(q_subtiles):
                qt_w_base = qt * 16
                out_q = b.add(b.add(q_tile_start, b.const_i32(qt_w_base)), q_in_lane)
                out_q_ok = b.cmp_lt(out_q, c_W)

                for m in range(M_LOCAL):
                    if m * 16 >= p.kpg:
                        continue

                    acc_to_flush = acc_tiles[qt][m][P_FLUSH]
                    k_val = b.add(
                        b.mul(g, c_kpg),
                        b.add(b.const_i32(m * 16), b.mul(c4, b.const_i32(4))),
                    )
                    if wm_base16 is not None:
                        k_val = b.add(k_val, wm_base16)
                    rows_in_tile = p.kpg - m * 16
                    if rows_in_tile < 16:
                        c4_ok = b.cmp_lt(
                            b.mul(c4, b.const_i32(4)), b.const_i32(rows_in_tile)
                        )
                        store_ok = b.land(out_q_ok, c4_ok)
                    else:
                        store_ok = out_q_ok

                    if BLOCK_H > 0 and in_h_range is not None:
                        store_ok = b.land(store_ok, in_h_range)

                    d_base, _ = d_desc.offset(b, n=n, h=ho_row_val, w=out_q, k=k_val)

                    if WAVES_K > 1:
                        # LDS reduction: each (wave_id_q, wave_id_k) wave writes its
                        # partial <4 x f32> to red_lds[wave_id_q*WAVES_K+wave_id_k, lane*4].
                        # After a barrier, wave_id_k==0 of each wave_id_q reads the
                        # WAVES_K rows belonging to its wq-group and sums them.
                        lane_col = b.mul(lane, b.const_i32(4))
                        b.smem_store_vN_f32(
                            red_lds, [lds_row_idx, lane_col], acc_to_flush, 4
                        )
                        b.sync()

                        # Master wave per W-subtile: wave_id_k == 0.
                        is_k0 = b.cmp_eq(wave_id_k, c0)
                        with b.scf_if(is_k0):
                            # Base row for this wave's Q-group: wave_id_q * WAVES_K.
                            row_base = b.mul(wave_id_q, b.const_i32(WAVES_K))
                            rows_f32 = [
                                b.smem_load_vN_f32(
                                    red_lds,
                                    b.add(row_base, b.const_i32(wk)),
                                    lane_col,
                                    n=4,
                                )
                                for wk in range(WAVES_K)
                            ]
                            sum_slots = []
                            for slot in range(4):
                                s = b.vec_extract(rows_f32[0], slot)
                                for wk in range(1, WAVES_K):
                                    s = b.fadd(s, b.vec_extract(rows_f32[wk], slot))
                                sum_slots.append(s)
                            partial = b.vec_pack(sum_slots, F32)
                            safe_d = b.select(
                                store_ok, b.mul(d_base, c_half_bytes), oob_sentinel
                            )
                            acc_h = _trunc_f32(b, p.dtype, partial)
                            _buf_store_vN(b, p.dtype, d_rsrc, safe_d, c0, acc_h, 2)
                        b.sync()  # allow red_lds reuse by next flush
                    else:
                        safe_d = b.select(
                            store_ok, b.mul(d_base, c_half_bytes), oob_sentinel
                        )
                        acc_h = _trunc_f32(b, p.dtype, acc_to_flush)
                        _buf_store_vN(b, p.dtype, d_rsrc, safe_d, c0, acc_h, 2)

        for qt in range(q_subtiles):
            for m in range(M_LOCAL):
                acc_tiles[qt][m][P_FLUSH] = zero_acc

    # Close the persistent cell loop if open.
    if PERSISTENT:
        # Yield cell_idx (changes each round) to prevent loop elimination.
        b.scf_yield(cell_idx)
        cell_loop.__exit__(None, None, None)

    return b.kernel


# ---------------------------------------------------------------------------
# Direct grouped convolution — backward weights (wgrad)
#
# Algorithm for direct wgrad convolution:
#   - All KH*KW filter taps computed IN ONE BLOCK → dY loaded once, reused 9×
#   - Grid encodes (group, k_tile, ho_block) in bx; c_tile in by; batch n in bz
#   - Inner loops iterate (ho_in_block, wo_chunk) directly — zero div/mod in hot loop
#   - 9 separate MFMA accumulators (one per filter tap) per wave
#   - LDS staging: one dy_lds + KH*KW x_lds buffers; single sync per (ho, wo_chunk)
# ---------------------------------------------------------------------------


@dataclass(frozen=True)
class DirectConvWgradSpec:
    """Direct grouped wgrad kernel: computes the weight gradient dW.

    Computes::

        dW[k, r, s, c] = sum_{n, ho, wo} dY[n, ho, wo, k] * X[n, hi, wi, c]

    where hi = ho * stride + r - PAD  and  wi = wo * stride + s - PAD.

    Algorithm:
      One block owns ALL KH*KW filter taps, and the row loop walks INPUT rows
      ``hi`` (at stride 1 input row ``hi`` feeds output row ``hi + PAD - r``).
      Two reuse structures carry it:

        - dY register ring: KH slots, one dY row each. A row is loaded once and
          serves KH consecutive iterations, so dY costs one load per hi instead
          of KH.
        - S-row strip: one LDS tile of ``WO_BLOCK + KW - 1`` columns per hi. All
          KW s-taps read it at a one-column shift, so X costs one strip per hi
          instead of KW tiles.

      The block owns a single ``wo`` tile, so there is no inner wo loop -- the
      MFMA's K-inner dimension (``mfma_k``, 32 by default) covers the whole
      tile.

      Grid (see the launch-grid section of README_conv_direct_grouped.md):
        bx = (group * n_k_tiles + k_tile) * n_c_tiles + c_tile
        by = hi_block          (input-row block; spec.n_ho_blocks() of them)
        bz = n * n_q_blocks + q_block

      Per hi iteration:
        1. Commit the dY row + S strip issued last iteration into LDS.
        2. Issue the next row's DRAM reads (software-pipelined by one row).
        3. ``sync_lds_only``.
        4. Transpose-read the ring slot and the KW S fragments out of LDS.
        5. KH*KW ``mfma_f32_16x16x{mfma_k}_{f16,bf16}``, one per (r, s) tap.
        6. Barrier before the next iteration overwrites the LDS tiles.

      Epilogue: atomic_add the KH*KW accumulator tiles into dW[k, r, s, c],
      with the k/c tails and the over-provisioned wo tiles masked off.

    Benefits vs the per-tap grid this replaced:
      - dY loaded once per (hi, wo tile) and reused KH× from registers.
      - One X strip per hi instead of KW separate LDS tiles.
      - No div/mod in the hot loop (hi and wo are iterated directly).
      - KH*KW = 9 parallel MFMA accumulators per wave → high compute density.

    dW output is fp32. The caller must zero-initialise dW before launch.
    """

    problem: DirectConvProblem
    name: str = "direct_conv_wgrad"
    wave_tile_k: int = 16  # K output channels per wave (MFMA M-dim)
    wave_tile_c: int = 16  # C input channels per wave (MFMA N-dim)
    waves_k: int = 1  # waves along K
    waves_c: int = 1  # waves along C
    waves_q: int = 1  # waves along Q (spatial/wo); each handles one wo_tile
    wave_size: int = 64
    ho_per_block: int = 4  # output rows per block; tunes grid occupancy
    mfma_k: int = 32  # MFMA K-inner: 32 (gfx950, default) or 16

    @property
    def block_k(self) -> int:
        return self.waves_k * self.wave_tile_k

    @property
    def block_c(self) -> int:
        return self.waves_c * self.wave_tile_c

    @property
    def threads_per_block(self) -> int:
        return self.waves_k * self.waves_c * self.waves_q * self.wave_size

    @property
    def wo_block(self) -> int:
        """Output columns per MFMA chunk (= MFMA K-inner dimension)."""
        return self.mfma_k

    def n_ho_blocks(self) -> int:
        """Grid ``y`` extent: ``ceil(H / ho_per_block)``.

        The kernel decodes ``by`` as an INPUT-row block (``hi_block_start =
        by * ho_per_block``) and the row loop walks ``hi``, so the extent is
        driven by ``H``, not ``Ho``. The two coincide only when
        ``2 * PAD == KH - 1``; at e.g. ``PAD=0, KH=3`` we have ``Ho == H - 2``,
        and sizing on ``Ho`` would leave the last input rows unvisited.
        """
        return (self.problem.H + self.ho_per_block - 1) // self.ho_per_block

    def n_wo_tiles(self) -> int:
        p = self.problem
        Wo = (p.W + 2 * p.PAD - p.KW) // p.stride + 1
        return (Wo + self.wo_block - 1) // self.wo_block

    def n_q_blocks(self) -> int:
        """Grid blocks in the wo dimension (ceil(n_wo_tiles / waves_q))."""
        return (self.n_wo_tiles() + self.waves_q - 1) // self.waves_q

    def kernel_name(self) -> str:
        from rocke.helpers.spec import kernel_name_join

        p = self.problem
        # ``p.short()`` does not carry the dtype, so the bf16 flag is what keeps
        # an fp16 and a bf16 kernel of the same shape from colliding on name --
        # which the artifact maps, the parity golden and the module loader all
        # key on.
        flags = {"wq": self.waves_q} if self.waves_q > 1 else {}
        if p.dtype == "bf16":
            flags["bf16"] = True
        return kernel_name_join(
            self.name,
            p.short(),
            f"bk{self.block_k}",
            f"bc{self.block_c}",
            f"hpb{self.ho_per_block}",
            f"mk{self.mfma_k}",
            flags=flags,
        )

    def validate(self) -> None:
        p = self.problem
        if p.dtype not in ("fp16", "bf16"):
            raise ValueError(f"DirectConvWgradSpec: unsupported dtype {p.dtype!r}")
        if p.kpg < self.wave_tile_k:
            raise ValueError(f"kpg {p.kpg} must be >= wave_tile_k {self.wave_tile_k}")
        if p.cpg < self.wave_tile_c:
            raise ValueError(f"cpg {p.cpg} must be >= wave_tile_c {self.wave_tile_c}")
        if self.wave_tile_k != 16:
            raise ValueError("wave_tile_k must be 16")
        if self.wave_tile_c != 16:
            raise ValueError("wave_tile_c must be 16")
        if p.KH < 1 or p.KH > _WGRAD_MAX_KH:
            raise ValueError(f"KH must be in 1..{_WGRAD_MAX_KH} (got {p.KH})")
        if p.KW < 1 or p.KW > _WGRAD_MAX_KW:
            raise ValueError(f"KW must be in 1..{_WGRAD_MAX_KW} (got {p.KW})")
        # Checked before the product: waves_k=0 would sail through
        # ``waves_k * waves_c <= 16`` and then divide by a zero block_k.
        if self.waves_k < 1:
            raise ValueError("waves_k must be >= 1")
        if self.waves_c < 1:
            raise ValueError("waves_c must be >= 1")
        if self.waves_k * self.waves_c > 16:
            raise ValueError("waves_k * waves_c must be <= 16")
        if self.waves_q < 1:
            raise ValueError("waves_q must be >= 1")
        if self.wave_size != 64:
            raise ValueError(_WGRAD_WAVE64_WHY.format(wave_size=self.wave_size))
        if self.ho_per_block <= 0:
            raise ValueError("ho_per_block must be > 0")
        if self.mfma_k not in (16, 32):
            raise ValueError(f"mfma_k must be 16 or 32 (got {self.mfma_k})")
        if self.problem.stride != 1:
            raise ValueError(_WGRAD_STRIDE_WHY.format(stride=self.problem.stride))


# The row loop walks INPUT rows and pairs row hi with output row hi + PAD - r,
# and one LDS strip row serves all KW s-taps by being read at a one-column
# shift. Both identities hold only at stride 1; at stride 2 the taps would have
# to step the strip by `stride` columns and the row pairing would skip rows.
_WGRAD_STRIDE_WHY = (
    "direct wgrad is a stride-1 algorithm (input-row iteration + shifted S-row "
    "strip); got stride={stride}"
)

# The lane->fragment mapping is the wave64 MFMA one (``c4 = lane // 16`` picks
# the accumulator row group, ``lane % 16`` the column), and ds_read_tr16_b64
# hands back a 64-lane fragment. There is no wave32 variant of either.
_WGRAD_WAVE64_WHY = (
    "direct wgrad needs wave_size 64 (wave64 MFMA fragment + ds_read_tr16_b64 "
    "lane mapping); got wave_size={wave_size}"
)

# The C++ engine stores the per-tap accumulators and the delta ring in
# fixed-size arrays sized by ``ROCKE_DCONV_WGRAD_MAX_K{H,W}``
# (``platform/cpp/include/rocke/instance_conv_direct_grouped.h``), so the cap is
# part of the spec contract rather than a C-side implementation detail: both
# engines reject above it, or a KH=9 spec would build here and fail there.
_WGRAD_MAX_KH = 8
_WGRAD_MAX_KW = 8


def is_valid_wgrad_spec(
    spec: DirectConvWgradSpec, arch: str = "gfx950"
) -> Tuple[bool, str]:
    """Return ``(ok, reason)`` for a wgrad spec on ``arch``."""
    from rocke.core.arch import ArchTarget

    try:
        target = ArchTarget.from_gfx(arch)
    except KeyError as e:
        return False, str(e)
    p = spec.problem
    if p.dtype not in ("fp16", "bf16"):
        return False, f"unsupported dtype {p.dtype!r}; expected 'fp16' or 'bf16'"
    if p.kpg < spec.wave_tile_k:
        return False, f"kpg {p.kpg} must be >= wave_tile_k {spec.wave_tile_k}"
    if p.cpg < spec.wave_tile_c:
        return False, f"cpg {p.cpg} must be >= wave_tile_c {spec.wave_tile_c}"
    if spec.wave_tile_k != 16 or spec.wave_tile_c != 16:
        return False, "wave_tile_k and wave_tile_c must be 16"
    if p.KH < 1 or p.KH > _WGRAD_MAX_KH:
        return False, f"KH must be in 1..{_WGRAD_MAX_KH} (got {p.KH})"
    if p.KW < 1 or p.KW > _WGRAD_MAX_KW:
        return False, f"KW must be in 1..{_WGRAD_MAX_KW} (got {p.KW})"
    if spec.waves_k < 1:
        return False, "waves_k must be >= 1"
    if spec.waves_c < 1:
        return False, "waves_c must be >= 1"
    if spec.waves_k * spec.waves_c > 16:
        return False, "waves_k * waves_c must be <= 16"
    if spec.waves_q < 1:
        return False, "waves_q must be >= 1"
    if spec.wave_size != target.wave_size:
        return False, (
            f"wave_size {spec.wave_size} does not match the {arch} wave size "
            f"{target.wave_size}"
        )
    if spec.wave_size != 64:
        return False, _WGRAD_WAVE64_WHY.format(wave_size=spec.wave_size)
    if spec.threads_per_block > target.max_threads_per_block:
        return False, (
            f"threads_per_block {spec.threads_per_block} > "
            f"{target.max_threads_per_block} (hardware cap) on {arch}"
        )
    if spec.ho_per_block <= 0:
        return False, "ho_per_block must be > 0"
    if spec.mfma_k not in (16, 32):
        return False, f"mfma_k must be 16 or 32 (got {spec.mfma_k})"
    if p.stride != 1:
        return False, _WGRAD_STRIDE_WHY.format(stride=p.stride)
    ab_dtype = "bf16" if p.dtype == "bf16" else "f16"
    if not target.mma.has_shape(
        a_dtype=ab_dtype, b_dtype=ab_dtype, c_dtype="fp32", m=16, n=16, k=16
    ):
        return False, f"missing mfma_f32_16x16x16_{ab_dtype} on {arch}"
    if spec.mfma_k == 32 and not target.mma.has_shape(
        a_dtype=ab_dtype, b_dtype=ab_dtype, c_dtype="fp32", m=16, n=16, k=32
    ):
        return False, (
            f"mfma_k=32 needs mfma_f32_16x16x32_{ab_dtype}, absent on {arch}"
        )
    if not target.memory.has_ds_read_tr:
        return False, (
            f"wgrad LDS staging requires ds_read_tr16_b64 (gfx950+), absent on {arch}"
        )
    return True, "ok"


def build_direct_conv_wgrad(
    spec: DirectConvWgradSpec, arch: str = "gfx950"
) -> KernelDef:
    """Build the IR for the direct grouped convolution wgrad kernel.

    Computes dW[k, r, s, c] = sum_{n,ho,wo} dY[n,ho,wo,k] * X[n,hi,wi,c]
    where hi = ho*stride + r - PAD and wi = wo*stride + s - PAD.

    All KH*KW filter taps are handled in ONE block. The row loop walks INPUT
    rows: each dY row is loaded once into a KH-slot register ring and reused KH
    times, and one S-row strip per input row serves all KW s-taps at a
    one-column shift.

    LDS (2 tiles, spatial-major so the NHWC load lands contiguously):
      dy_lds[sp = WO_BLOCK][k_ch = 16]       — partitioned per (wave_k, wave_q)
      s_strip_lds[col = STRIP_COLS][c_ch = 16] — partitioned per (wave_c, wave_q)
    Both are read back through ``ds_read_tr16_b64``, which delivers the
    transposed per-lane MFMA fragment directly.

    Grid:
      bx = (group * n_k_tiles + k_tile) * n_c_tiles + c_tile
      by = hi_block          (input-row block; spec.n_ho_blocks() of them)
      bz = n * n_q_blocks + q_block

    The caller must zero-initialise dW before launch.
    """
    spec.validate()
    ok, why = is_valid_wgrad_spec(spec, arch=arch)
    if not ok:
        raise ValueError(f"invalid DirectConvWgradSpec for {arch}: {why}")

    p = spec.problem
    Ho = p.Ho
    Wo = p.Wo
    KH, KW = p.KH, p.KW

    # dY and X are p.dtype (fp16 or bf16); dW is always fp32, because the
    # split-K reduction lands through fp32 global atomics and a 16-bit
    # accumulator would lose the small per-block contributions outright.
    io_dtype = p.dtype
    io_type = _io_type(io_dtype)

    WAVE_K = spec.wave_tile_k  # 16
    WAVE_C = spec.wave_tile_c  # 16
    WAVES_K = spec.waves_k
    WAVES_C = spec.waves_c
    WAVE = spec.wave_size
    THREADS = spec.threads_per_block
    HPB = spec.ho_per_block  # output rows per block

    # MFMA variants controlled by spec.mfma_k (atom dtype follows p.dtype):
    #   mfma_k=16: mfma_f32_16x16x16_*, WO_BLOCK=16, vec4 loads (4 elems/thread)
    #   mfma_k=32: mfma_f32_16x16x32_*, WO_BLOCK=32, vec8 loads (8 elems/thread)
    #     → 2× spatial positions per MFMA atom → 2× fewer loop iterations
    #     → vec8 DRAM loads → 2× better cache-line utilisation
    # ---- Algorithm: delta register ring + S-row strip ----
    #
    # direct_wgrad main_loop:
    #   - Iterate over output rows ho (= input rows hi for stride=1)
    #   - Keep KH delta (dY) rows in REGISTER RING: each loaded once, reused KH×
    #   - Load one S-row strip per (hi, r) → covers KW=3 s-taps with one load
    #   - Zero inner wo_chunk loop: block owns one wo_tile, MFMA K=32 covers all
    #
    # Memory ops per ho_in_blk iteration (vs old approach):
    #   delta loads: 1 async DRAM→LDS → 1 ds_read_tr16_b64 (+ reuse KH× in ring)
    #   S-strip loads: KH=3 × 1 async load (covers KW=3 taps)
    #   MFMAs: KH×KW = 9 (same)
    # vs old: 1 dY + 9 X = 10 per (ho, wo_chunk) × n_wo_chunks = 50 loads per ho
    # new:    1 dY + 3 S-strips = 4 per ho (1× wo tile per block, no wo loop!)
    # → ~12× fewer loads per block

    # ---- INPUT-row iteration + delta register ring ----
    #
    # Outer loop: INPUT rows hi = 0..H-1 (not output rows ho).
    # For each hi:
    #   dY: load one row dY(ho=hi+PAD) into ring[hi%KH] via async DRAM→LDS → ds_read_tr16_b64
    #       Each dY row is reused KH=3 times across consecutive hi iterations → 3× saving.
    #   S-strip: one strip X[n, hi, wo_tile_start..+STRIP_COLS-1, c] in LDS,
    #            covers all KW s-offsets (s=0,1,2) at this input row. ONE load per hi.
    #   MFMAs: for (r,s): acc[r][s] += ring[(hi+KH-r)%KH] × S_strip[s]
    #
    # Loads per hi: 1 dY async + 2 S-strip async passes = ~3 total (vs old 4-10 per ho).
    # KH=3 dY reuse → effective 1 load per 3 hi for dY component.

    WAVES_Q = spec.waves_q
    WO_BLOCK = spec.mfma_k  # 32 for mk=32, 16 for mk=16
    VEC_CH = spec.mfma_k // 4  # 8 for mk=32, 4 for mk=16
    n_wo_tiles = spec.n_wo_tiles()
    STRIP_COLS = WO_BLOCK + KW - 1  # 34 for mk=32; 18 for mk=16

    # ---- LDS staging: spatial-major tiles + transpose reads ----
    #
    # Both LDS tiles are stored EXACTLY as NHWC delivers them — channel is the
    # fast axis, spatial the slow one:
    #
    #   dy_lds[sp = WO_BLOCK rows][k_ch = 16 cols]
    #   s_strip_lds[col = STRIP_COLS rows][c_ch = 16 cols]
    #
    # so the VEC_CH channels a lane pulls out of DRAM land in ONE contiguous
    # LDS run and go back with a single ds_write_b{64,128}. The transposed
    # per-lane operand the MFMA wants is recovered on the read side by
    # ``ds_read_b64_tr_b16``, which is free: it is the same LDS traffic the
    # untransposed read would do.
    #
    # The alternative — storing channel-major so a plain ds_read serves the
    # MFMA — costs VEC_CH scalar ds_write_b16 per lane per tile, and that
    # scatter is what makes this kernel LDS-instruction bound: at 16x16 wave
    # tiles the write side alone is 24 LDS instructions per row against 9
    # MFMAs, and LDS is one unit per CU while MFMA is one per SIMD.
    #
    # Transpose-read lane formulas for a [K][N=16] tile (CK's
    # TransposeLDSLayout; see rocke.helpers.layouts.TransposeLdsReader):
    #   row(lane, read) = (lane / 16) * K_L + read * 4 + (lane / 4) % 4
    #   col(lane)       = (lane % 4) * 4        with K_L = K / 4
    # After N_READS of these, lane ``l`` holds tile[(l / 16) * VEC_CH + 0 ..
    # VEC_CH - 1][l % 16] — the mfma_f32_16x16x{16,32}_f16 operand fragment.
    TR_N = WAVE_K  # LDS row width, = WAVE_C = 16 (both validated)
    TR_K_L = WO_BLOCK // 4  # tile rows one lane's k-chunk spans
    N_TR_READS = VEC_CH // 4  # ds_read_b64_tr_b16 per operand fragment

    # dy_lds: WAVES_K × WAVES_Q partitions, each WO_BLOCK × 16 f16.
    # Partition index = wave_k_id * WAVES_Q + wave_q_id.
    LDS_SIZE_DY = WO_BLOCK * TR_N  # 512 f16/wave for mk=32, 256 for mk=16

    # s_strip_lds: STRIP_COLS × 16 f16 per partition — the KW s-taps are row
    # shifts into the same strip. One wave-pass covers WO_BLOCK rows, so the
    # strip takes STRIP_PASSES of them and the WAVES_K waves sharing a partition
    # split those: wave_k ``w`` runs the passes congruent to ``w`` mod
    # STRIP_GROUPS, which is branch-free and covers every pass for any WAVES_K.
    #
    # The partition is then padded to the full grid of (pass-per-wave × group)
    # slots each wave can address, so no pass needs an ``scf_if``: a dead lane
    # loads zero through the OOB sentinel and writes it into the pad, and no
    # wave can step past its own partition. Gating instead is what lets LLVM
    # sink the tail load into the conditional region, which strands it in the
    # same iteration as its ``s_waitcnt`` and costs a full exposed DRAM latency
    # per row.
    STRIP_PASSES = (STRIP_COLS + WO_BLOCK - 1) // WO_BLOCK
    STRIP_GROUPS = min(WAVES_K, STRIP_PASSES)
    STRIP_PASSES_PER_WAVE = (STRIP_PASSES + STRIP_GROUPS - 1) // STRIP_GROUPS
    STRIP_COLS_PAD = STRIP_PASSES_PER_WAVE * STRIP_GROUPS * WO_BLOCK

    b = IRBuilder(spec.kernel_name())
    b.kernel.attrs["max_workgroup_size"] = THREADS

    A = b.param("A", PtrType(io_type, "global"), noalias=True, readonly=True, align=16)
    Bp = b.param("B", PtrType(io_type, "global"), noalias=True, readonly=True, align=16)
    D = b.param("D", PtrType(F32, "global"), noalias=True, align=4)
    A_bytes = b.param("A_bytes", I32)
    B_bytes = b.param("B_bytes", I32)
    # dW is reached by plain global_atomic_add, not a buffer resource, so the
    # size is unused here — but the parameter still has to be declared to match
    # the launch signature every conv kernel shares.
    b.param("D_bytes", I32)

    c0 = b.const_i32(0)
    c_wave = b.const_i32(WAVE)
    c_cpg = b.const_i32(p.cpg)
    c_kpg = b.const_i32(p.kpg)
    c_half_bytes = b.const_i32(2)
    oob_sentinel = b.const_i32((1 << 31) - 1)
    c_H = b.const_i32(p.H)  # INPUT height
    c_Ho = b.const_i32(Ho)  # output height (for dY bounds)
    c_Wo = b.const_i32(Wo)

    zero_acc = b.zero_vec_f32(4)

    tid = b.thread_id_x()
    wave_id = b.div(tid, c_wave)
    lane = b.mod(tid, c_wave)
    c4 = b.div(lane, b.const_i32(16))
    q_in_lane = b.mod(lane, b.const_i32(16))

    # ---- Grid decode ----
    # bx = (group * n_k_tiles + k_tile) * n_c_tiles + c_tile
    # by = hi_block  (input row block, 0..n_hi_blocks-1 where n_hi_blocks=ceil(H/HPB))
    # bz = n * n_q_blocks + q_block
    #
    # waves_q spatial decomposition:
    #   wave_kc_id = wave_id // WAVES_Q  (K/C wave group index)
    #   wave_q_id  = wave_id  % WAVES_Q  (which wo_tile within block: 0..WAVES_Q-1)
    #   wave_k_id  = wave_kc_id % WAVES_K
    #   wave_c_id  = wave_kc_id // WAVES_K
    #   wo_tile    = q_block * WAVES_Q + wave_q_id
    # If wo_tile >= n_wo_tiles: wave is out-of-range, suppress epilogue atomic.
    n_k_tiles = (p.kpg + spec.block_k - 1) // spec.block_k
    n_c_tiles = (p.cpg + spec.block_c - 1) // spec.block_c
    n_q_blocks = spec.n_q_blocks()  # ceil(n_wo_tiles / WAVES_Q)

    bx = b.block_id_x()
    by = b.block_id_y()  # hi_block
    bz = b.block_id_z()  # n * n_q_blocks + q_block

    c_n_k_tiles = b.const_i32(n_k_tiles)
    c_n_c_tiles = b.const_i32(n_c_tiles)
    c_n_q_blocks = b.const_i32(n_q_blocks)

    c_tile_idx = b.mod(bx, c_n_c_tiles)
    gk_flat = b.div(bx, c_n_c_tiles)
    k_tile_in_group = b.mod(gk_flat, c_n_k_tiles)
    group = b.div(gk_flat, c_n_k_tiles)

    n_i = b.div(bz, c_n_q_blocks)
    q_block = b.mod(bz, c_n_q_blocks)

    hi_block = by
    hi_block_start = b.mul(hi_block, b.const_i32(HPB))

    # Wave decomposition: KCQ layout (q is fastest-varying)
    # wave_id = wave_kc_id * WAVES_Q + wave_q_id
    wave_q_id = b.mod(wave_id, b.const_i32(WAVES_Q))
    wave_kc_id = b.div(wave_id, b.const_i32(WAVES_Q))
    wave_k_id = b.mod(wave_kc_id, b.const_i32(WAVES_K))
    wave_c_id = b.div(wave_kc_id, b.const_i32(WAVES_K))

    wave_k_origin = b.mul(wave_k_id, b.const_i32(WAVE_K))
    wave_c_origin = b.mul(wave_c_id, b.const_i32(WAVE_C))

    # wo_tile and wo_tile_start for THIS wave's spatial item
    wo_tile = b.add(b.mul(q_block, b.const_i32(WAVES_Q)), wave_q_id)
    wo_tile_start = b.mul(wo_tile, b.const_i32(WO_BLOCK))
    # Guard: last block may have fewer than WAVES_Q valid tiles
    wo_tile_valid = b.cmp_lt(wo_tile, b.const_i32(n_wo_tiles))

    k_tile_origin = b.mul(k_tile_in_group, b.const_i32(spec.block_k))
    c_tile_origin = b.mul(c_tile_idx, b.const_i32(spec.block_c))

    k_wave_base = b.add(b.add(b.mul(group, c_kpg), k_tile_origin), wave_k_origin)

    a_rsrc = b.buffer_rsrc(A, A_bytes)
    b_rsrc = b.buffer_rsrc(Bp, B_bytes)

    # ---- Descriptors ----
    # dY: A[N, Ho, Wo, total_k] — loaded at output row ho = hi + PAD - r
    dy_desc = TensorDescriptor.naive(
        "A",
        lengths=[p.N, Ho, Wo, p.total_k],
        coord_names=("n", "h", "w", "k"),
    )
    # X for S-strip: B[N, H, W, total_c] — loaded at INPUT row hi directly
    # w embed: wo_tile_start + col - PAD (col is runtime strip column index)
    x_strip_desc = TensorDescriptor.naive(
        "B",
        lengths=[p.N, p.H, p.W, p.total_c],
        coord_names=("n", "h", "w", "c"),
    ).transform(
        embed(
            upper=("wo", "s_off"),
            into="w",
            strides=(p.stride, 1),
            offset=-p.PAD,
            lo=0,
            hi=p.W,
        ),
    )
    dw_desc = TensorDescriptor.naive(
        "D",
        lengths=[p.total_k, p.KH, p.KW, p.cpg],
        coord_names=("k", "r", "s", "c"),
    )

    # ---- LDS allocation ----
    #
    # Partitioning rule: a tile is keyed on exactly the wave axes its contents
    # depend on, and every wave writes precisely the bytes it later reads. That
    # is what lets the row loop run on ONE barrier per iteration — a wave never
    # consumes another wave's write, so the only ordering it needs is "nobody is
    # still reading last row's tile before I overwrite it".
    #
    #   dy_lds[sp][k_ch]        depends on (wave_k, wave_q)  -> keyed on both
    #   s_strip_lds[col][c_ch]  depends on (wave_c, wave_q)  -> keyed on both
    #
    # The waves that share a tile write it redundantly; that costs a duplicate
    # DRAM read (L1/L2 resident) and a duplicate ds_write, and buys away the
    # second barrier plus the cross-wave dependency it would impose.
    dy_lds = b.smem_alloc(
        io_type, [1, WAVES_K * WAVES_Q * LDS_SIZE_DY], name_hint="dy_lds"
    )

    # Column-major [col=STRIP_COLS rows, c_ch=TR_N cols]; s-tap = row shift.
    STRIP_PER_Q = STRIP_COLS_PAD * TR_N
    s_strip_lds = b.smem_alloc(
        io_type, [1, WAVES_C * WAVES_Q * STRIP_PER_Q], name_hint="s_strip"
    )

    # ---- Per-thread loader decomposition ----
    # VEC_CH f16 (one contiguous channel run) per lane via buffer_load_vN.
    #   c_ld_sp = lane // (TR_N // VEC_CH), c_ld_ch = (lane % ...) * VEC_CH.
    #   For mk=32: VEC_CH=8, c_lanes_per_sp=2, c_ld_sp∈0..31, c_ld_ch∈{0,8}.
    #   For mk=16: VEC_CH=4, c_lanes_per_sp=4, c_ld_sp∈0..15, c_ld_ch∈{0,4,8,12}.
    # Either way the 64 lanes tile WO_BLOCK spatial positions × TR_N channels
    # exactly, and lane l's LDS run starts at byte 2 * VEC_CH * l — a perfectly
    # linear, conflict-free ds_write_b{64,128}.
    c_lanes_per_sp = b.const_i32(TR_N // VEC_CH)
    c_ld_sp = b.div(lane, c_lanes_per_sp)
    c_ld_ch = b.mul(b.mod(lane, c_lanes_per_sp), b.const_i32(VEC_CH))

    # dy partition index = wave_k_id * WAVES_Q + wave_q_id
    dy_part_idx = b.add(b.mul(wave_k_id, b.const_i32(WAVES_Q)), wave_q_id)
    dy_wave_off_f16 = b.mul(dy_part_idx, b.const_i32(LDS_SIZE_DY))
    # s_strip partition index = wave_c_id * WAVES_Q + wave_q_id
    s_strip_part_idx = b.add(b.mul(wave_c_id, b.const_i32(WAVES_Q)), wave_q_id)
    s_strip_off_f16 = b.mul(s_strip_part_idx, b.const_i32(STRIP_PER_Q))
    c_TR_N = b.const_i32(TR_N)
    c_WO_BLOCK = b.const_i32(WO_BLOCK)
    c_STRIP_COLS = b.const_i32(STRIP_COLS)

    # Transpose-read lane address, shared by both operands (same tile width).
    tr_row = b.add(
        b.mul(c4, b.const_i32(TR_K_L)),
        b.mod(b.div(lane, b.const_i32(4)), b.const_i32(4)),
    )
    tr_flat = b.add(
        b.mul(tr_row, c_TR_N), b.mul(b.mod(lane, b.const_i32(4)), b.const_i32(4))
    )

    # ---- Readers ----
    # Both operands live in LDS spatial-major and come back transposed, so one
    # address formula serves them: ``mfma(dy_vec, x_vec, acc)`` puts dY in the
    # A position (M = k channels) and X in the B position (N = c channels), and
    # for a 16x16 atom the A and B per-lane fragments have the same shape —
    # element (lane % 16, (lane / 16) * VEC_CH + j) of the [channel][spatial]
    # operand. That is exactly what ds_read_b64_tr_b16 delivers out of a
    # [spatial][channel] tile.
    def _tr_read(smem: "Value", part_off: "Value", row_shift: int) -> "Value":
        base = b.add(part_off, b.add(tr_flat, b.const_i32(row_shift * TR_N)))
        frag = b.ds_read_tr16_b64(smem, c0, base, dtype=io_type)
        for rd in range(1, N_TR_READS):
            frag = b.vec_concat(
                frag,
                b.ds_read_tr16_b64(
                    smem,
                    c0,
                    b.add(base, b.const_i32(4 * rd * TR_N)),
                    dtype=io_type,
                ),
            )
        return frag

    def _read_dy() -> "Value":
        """dY fragment: transpose-read of dy_lds[sp][k_ch]."""
        return _tr_read(dy_lds, dy_wave_off_f16, 0)

    def _read_strip(s_const: int) -> "Value":
        """X fragment for filter column ``s``: the strip shifted ``s`` rows."""
        return _tr_read(s_strip_lds, s_strip_off_f16, s_const)

    # ---- Loaders ----
    #
    # Split into ISSUE (DRAM -> VGPR) and COMMIT (VGPR -> LDS) so the row loop
    # can run the issue a whole iteration ahead of the commit that consumes it.
    # Fused, the ``s_waitcnt vmcnt(0)`` in front of the LDS write exposes the
    # full DRAM latency on every row; split, that wait sits one compute phase
    # downstream of its load and the latency lands under the MFMAs.
    #
    # No OOB masking of the loaded value is needed: an out-of-range lane gets
    # ``oob_sentinel`` as its buffer offset, and a buffer load past num_records
    # returns zero. The extra ``select`` per vector cost VEC_CH/2 v_cndmask per
    # load for nothing.
    #
    # The CHANNEL tail needs no masking either, and that is a property of wgrad
    # specifically. Each lane pulls a contiguous VEC_CH run starting at
    # ``c_ld_ch``, so at a ragged ``kpg``/``cpg`` (17, say) the last tile does
    # read the next group's channels -- or past the tensor, where the buffer
    # returns zero. Neither contaminates a live result: k and c are the MFMA's
    # M and N axes here (the reduction runs over the SPATIAL axis n/ho/wo), so
    # channel j of a staged tile feeds accumulator row/column j and nothing
    # else. The epilogue drops exactly those rows/columns -- ``k_valid`` and
    # ``c_valid_guard`` below -- so the garbage dies with them. Contrast the
    # forward variants, where c is the reduction axis and a tail lane WOULD
    # need masking because its junk lands in a live sum.
    def _lds_run(part_off: "Value", row: "Value") -> "Value":
        """Flat f16 index of this lane's VEC_CH-wide run in ``row`` of a tile."""
        return b.add(part_off, b.add(b.mul(row, c_TR_N), c_ld_ch))

    def _issue_delta(ho_val: "Value", ho_ok: "Value") -> "Value":
        """Start the DRAM read of one dY row; returns the in-flight fragment."""
        wo_sp = b.add(wo_tile_start, c_ld_sp)
        both_ok = b.land(ho_ok, b.cmp_lt(wo_sp, c_Wo))
        k_ld = b.add(k_wave_base, c_ld_ch)
        off, _ = dy_desc.offset(b, n=n_i, h=ho_val, w=wo_sp, k=k_ld)
        safe_off = b.select(both_ok, b.mul(off, c_half_bytes), oob_sentinel)
        return _buf_load_vN(b, io_dtype, a_rsrc, safe_off, c0, VEC_CH // 2)

    def _commit_delta(vec: "Value") -> None:
        """Land a dY fragment in dy_lds[sp][k_ch] — one ds_write per lane."""
        b.smem_store_vN(dy_lds, [c0, _lds_run(dy_wave_off_f16, c_ld_sp)], vec, n=VEC_CH)

    # The strip columns this wave loads: pass ``base + j * STRIP_GROUPS`` of the
    # partition it shares with the other k-waves (see the LDS staging note).
    #
    # This is the one place a wave reads LDS another wave wrote. It is safe
    # because ``sync_lds_only`` below is a real barrier, not just a waitcnt.
    _strip_pass_base = b.mod(wave_k_id, b.const_i32(STRIP_GROUPS))
    _strip_cols = [
        b.add(
            c_ld_sp,
            b.mul(b.add(_strip_pass_base, b.const_i32(j * STRIP_GROUPS)), c_WO_BLOCK),
        )
        for j in range(STRIP_PASSES_PER_WAVE)
    ]
    _strip_col_ok = [b.cmp_lt(col, c_STRIP_COLS) for col in _strip_cols]

    def _issue_s_strip(hi_val: "Value", hi_ok: "Value") -> List["Value"]:
        """Start the DRAM reads of one X strip; returns the in-flight fragments."""
        c_ld_base = b.add(
            b.add(b.mul(group, c_cpg), c_tile_origin),
            b.add(wave_c_origin, c_ld_ch),
        )
        out: List["Value"] = []
        for pass_idx, col in enumerate(_strip_cols):
            off, x_ok = x_strip_desc.offset(
                b,
                n=n_i,
                h=hi_val,
                wo=wo_tile_start,
                s_off=col,
                c=c_ld_base,
            )
            both_ok = b.land(b.land(hi_ok, _strip_col_ok[pass_idx]), x_ok)
            safe = b.select(both_ok, b.mul(off, c_half_bytes), oob_sentinel)
            out.append(_buf_load_vN(b, io_dtype, b_rsrc, safe, c0, VEC_CH // 2))
        return out

    def _commit_s_strip(vecs: List["Value"]) -> None:
        """Land the X strip fragments in s_strip_lds[col][c_ch].

        Unconditional in both passes: the tail pass's dead lanes carry zeros
        and land them in the partition's pad rows, which nothing reads.
        """
        for pass_idx, col in enumerate(_strip_cols):
            b.smem_store_vN(
                s_strip_lds,
                [c0, _lds_run(s_strip_off_f16, col)],
                vecs[pass_idx],
                n=VEC_CH,
            )

    # ---- Accumulators and delta register ring ----
    acc: List[List["Value"]] = [[zero_acc] * KW for _ in range(KH)]
    # KH-slot register ring: ring[i] = <VEC_CH x io_type> for dY row i
    delta_ring: List["Value"] = [b.zero_vec(io_type, VEC_CH)] * KH

    # ---- Prologue: pre-load KH-1 past delta rows into the ring ----
    # For hi_block B (hi_block_start = B*HPB), the ring needs delta rows from
    # "virtual" input rows hi = hi_block_start - 1 and hi_block_start - 2.
    # The corresponding output rows are: ho = hi_virtual + PAD - r_0 = hi_virtual + PAD.
    # (We prefetch for r=0, i.e., ho = hi + PAD.)
    #
    # k=1: virtual_hi = hi_block_start - 1,  ho_past = (hi_block_start - 1) + PAD
    #      slot = (KH-1)%KH = KH-1 = 2
    # k=2: virtual_hi = hi_block_start - 2,  ho_past = (hi_block_start - 2) + PAD
    #      slot = (KH-2)%KH = 1
    #
    # For hi_block=0: ho_past = PAD-1=0 (valid) and PAD-2=-1 (OOB→zero). ✓
    # For hi_block=B>0: ho_past = B*HPB-k+PAD (valid for small PAD and reasonable B). ✓
    for k in range(KH - 1, 0, -1):
        slot_pre = (KH - k) % KH  # ring slot for virtual hi = hi_block_start - k
        # ho to load: virtual_hi + PAD = (hi_block_start - k) + PAD (runtime value)
        ho_past = b.add(hi_block_start, b.const_i32(p.PAD - k))  # runtime!
        ho_past_ok = b.land(b.cmp_ge(ho_past, c0), b.cmp_lt(ho_past, c_Ho))
        _commit_delta(_issue_delta(ho_past, ho_past_ok))
        b.sync_lds_only()
        delta_ring[slot_pre] = _read_dy()
        # Full sync_lds_only, NOT the bare barrier the row loop ends on. The
        # difference is consumption: there, ``delta_ring[slot_fill]`` feeds the
        # MFMAs before the barrier, so the register dependence already forces
        # lgkmcnt(0) and the bare form costs nothing. Here the fragment is not
        # read until row-loop iteration 0, so nothing makes the ds_read drain --
        # and ``dy_wave_off_f16`` keys only on (wave_k, wave_q), so a waves_c
        # sibling's next ``_commit_delta`` writes a different dY row over these
        # very bytes. gfx950's back-off barrier means SIInsertWaitcnts will not
        # insert the wait for us (see the transpose2d note in lower_llvm.py), so
        # the read has to be drained here. One instruction, KH-1 times per
        # workgroup, outside the row loop.
        b.sync_lds_only()

    # ---- Python-unrolled loop over hi_in_block (HPB input rows) ----
    #
    # Software-pipelined by one row: iteration i commits the fragments issued at
    # i - 1 and issues row i + 1's, so every ``s_waitcnt vmcnt`` for a DRAM read
    # is separated from its load by a whole compute phase.
    def _row_coords(hi_in_blk: int):
        """(hi, hi_ok, ho, ho_ok) for one input row of this block."""
        hi_val = b.add(hi_block_start, b.const_i32(hi_in_blk))
        hi_ok = b.cmp_lt(hi_val, c_H)
        # dY row this input row feeds through r = 0.
        ho_val = b.add(hi_val, b.const_i32(p.PAD))
        return hi_val, hi_ok, ho_val, b.land(hi_ok, b.cmp_lt(ho_val, c_Ho))

    _hi0, _hi0_ok, _ho0, _ho0_ok = _row_coords(0)
    pending_dy = _issue_delta(_ho0, _ho0_ok)
    pending_x = _issue_s_strip(_hi0, _hi0_ok)

    for hi_in_blk in range(HPB):
        slot_fill = hi_in_blk % KH  # compile-time ring slot

        # 1. Land the fragments issued last iteration.
        b.s_setprio(0)
        _commit_delta(pending_dy)
        _commit_s_strip(pending_x)

        # 2. Issue the next row's DRAM reads before waiting on this one's LDS
        #    writes, so their latency runs under the compute phase below.
        if hi_in_blk + 1 < HPB:
            nxt_hi, nxt_hi_ok, nxt_ho, nxt_ho_ok = _row_coords(hi_in_blk + 1)
            pending_dy = _issue_delta(nxt_ho, nxt_ho_ok)
            pending_x = _issue_s_strip(nxt_hi, nxt_hi_ok)

        # 3. Wait for LDS loads to complete.
        b.sync_lds_only()  # wait for smem_store (lgkmcnt=0) for both dY and X

        # 4. Update delta ring → VGPR, and read the KW S fragments once each.
        #    Hoisted out of the r loop: the same KW fragments feed all KH rows,
        #    so re-reading them per r would triple the LDS read traffic.
        delta_ring[slot_fill] = _read_dy()
        x_vecs = [_read_strip(s) for s in range(KW)]

        # 5. Compute phase: s_setprio(1) + KH*KW MFMAs.
        b.s_setprio(1)
        for r in range(KH):
            ring_slot = (hi_in_blk + KH - r) % KH  # compile-time!
            dy_vec = delta_ring[ring_slot]
            shape = "16x16x32" if spec.mfma_k == 32 else "16x16x16"
            for s in range(KW):
                acc[r][s] = _mfma(b, io_dtype, shape, dy_vec, x_vecs[s], acc[r][s])

        b.s_setprio(0)
        b.s_barrier_bare()

    # ---- Epilogue: atomic-add to dW ----
    # Guard with wo_tile_valid: last q_block may have fewer than WAVES_Q valid tiles.
    #
    # dW is [total_k, KH, KW, cpg]: the k axis is global but the c axis is
    # per-group, so the channel index here is the IN-GROUP one. Feeding the
    # global channel (which is what X is addressed by) walks off the end of the
    # filter's c extent and lands in the next (r, s) slot for every group > 0.
    c_in_group_lane = b.add(b.add(c_tile_origin, wave_c_origin), q_in_lane)
    c_valid_guard = b.cmp_lt(c_in_group_lane, c_cpg)
    k_in_group_base = b.sub(k_wave_base, b.mul(group, c_kpg))

    for r in range(KH):
        for s in range(KW):
            for slot in range(4):
                k_abs = b.add(
                    k_wave_base, b.add(b.mul(c4, b.const_i32(4)), b.const_i32(slot))
                )
                k_in_group = b.add(
                    k_in_group_base, b.add(b.mul(c4, b.const_i32(4)), b.const_i32(slot))
                )
                k_valid = b.cmp_lt(k_in_group, c_kpg)
                both_valid = b.land(b.land(k_valid, c_valid_guard), wo_tile_valid)
                acc_val = b.vec_extract(acc[r][s], slot)
                dw_off, _ = dw_desc.offset(
                    b, k=k_abs, r=b.const_i32(r), s=b.const_i32(s), c=c_in_group_lane
                )
                with b.scf_if(both_valid):
                    b.global_atomic_add(D, dw_off, acc_val)

    return b.kernel


# ---------------------------------------------------------------------------
# Weight transpose kernel for dgrad  (W[K,r,s,C] → W_T[C,r',s',K] flipped)
# ---------------------------------------------------------------------------


# Lanes per block of the weight transpose pre-pass; see
# build_direct_transpose_weights_dgrad.
DIRECT_TRANSPOSE_WEIGHTS_BLOCK = 256
# LDS budget of one staged transpose slice; slices whose smallest k chunk
# exceeds the hard cap fall back to the flat one-lane-per-element kernel.
_TRANSPOSE_LDS_BUDGET = 32 * 1024
_TRANSPOSE_LDS_CAP = 48 * 1024
# Workgroups the staged transpose aims for (one per CU on a 256-CU part): k
# chunks are split down until the grid reaches it, then kept as large as
# possible -- few groups need the parallelism, many groups the longer
# per-workgroup runs.
_TRANSPOSE_MIN_WORKGROUPS = 256
# Smallest weight tensor (elements) the staged transpose is used for. Below
# it the copy is latency-bound rather than bandwidth-bound: the staged
# kernel's extra LDS round trip and barrier cost more than the coalescing
# saves, so the flat kernel runs.
_TRANSPOSE_STAGED_MIN_ELEMENTS = 768 * 1024


@dataclass(frozen=True)
class DirectTransposeWeightsDgradSpec:
    """Spec for :func:`build_direct_transpose_weights_dgrad`."""

    problem: "DirectConvProblem"


@dataclass(frozen=True)
class DirectReorganizeWeightsSpec:
    """Spec for :func:`build_direct_reorganize_weights`."""

    problem: "DirectConvProblem"
    fold_k32: bool = False


@dataclass(frozen=True)
class DirectCoalescedWeightsDgradSpec:
    """Spec for :func:`build_direct_coalesced_weights_dgrad`."""

    problem: "DirectConvProblem"


@dataclass(frozen=True)
class DirectMfmaDgradSpec:
    """Spec for :func:`build_direct_mfma_dgrad`; wraps a fprop spec."""

    problem: "DirectConvSpec"


def _transpose_staging(p: DirectConvProblem) -> tuple[int, int, int, int] | None:
    """``(vin, vout, row, k_chunk)`` of the LDS-staged transpose, or None.

    ``vin`` / ``vout``: elements per source load / destination store (8 when
    the contiguous run allows 16-byte vectors, else 4: ``cpg`` and ``kpg``
    are multiples of 4). ``row``: staged elements per source k row, one
    vector of padding past the ``KW * cpg`` run (keeps the vector alignment
    and puts consecutive k rows of the gather reads on different banks).
    ``k_chunk``: source k rows per workgroup, a multiple of ``vout`` that
    divides ``kpg`` and keeps the slice within ``_TRANSPOSE_LDS_BUDGET`` (or
    one ``vout`` block up to ``_TRANSPOSE_LDS_CAP``): the largest such chunk
    whose grid still has ``_TRANSPOSE_MIN_WORKGROUPS`` workgroups, else the
    smallest. None: the weight tensor is below
    ``_TRANSPOSE_STAGED_MIN_ELEMENTS``, not even one block fits, or the
    channels are not multiples of 4 -- the flat kernel runs instead.
    """
    if p.cpg % 4 or p.kpg % 4:
        return None
    if p.total_k * p.KH * p.KW * p.cpg < _TRANSPOSE_STAGED_MIN_ELEMENTS:
        return None
    run_in = p.KW * p.cpg
    vin = 8 if run_in % 8 == 0 else 4
    vout = 8 if p.kpg % 8 == 0 else 4
    row = run_in + vin
    per_block = vout * row * 2
    if per_block > _TRANSPOSE_LDS_CAP:
        return None
    n_blocks = p.kpg // vout
    fits = [
        b
        for b in range(1, n_blocks + 1)
        if n_blocks % b == 0 and (b == 1 or b * per_block <= _TRANSPOSE_LDS_BUDGET)
    ]
    full = [
        b
        for b in fits
        if p.groups * p.KH * (n_blocks // b) >= _TRANSPOSE_MIN_WORKGROUPS
    ]
    return vin, vout, row, max(full or [1]) * vout


def _transpose_block_pad(
    p: DirectConvProblem, vout: int, row: int, kc: int, vin: int
) -> int:
    """Extra LDS elements after each block of ``vout`` staged k rows.

    The write-back lanes of one wave gather element ``e`` of their ``k`` run
    from ``k_lo * row + s * cpg + c`` with ``k_lo`` stepping by ``vout`` rows
    across lanes; for many channel counts that stride is a multiple of the
    bank count and most of the wave lands on a few LDS banks. A per-block
    shift (a multiple of ``vin``, so the staging stores stay aligned) spreads
    the blocks over the banks: the smallest shift whose first wave touches
    the fewest addresses per bank is used.
    """
    k_vecs = kc // vout
    lanes = range(min(64, p.cpg * p.KW * k_vecs))
    best = None
    for pad in range(0, 8 * vin + 1, vin):
        per_bank: dict[int, set[int]] = {}
        for u in lanes:
            c, rem = divmod(u, p.KW * k_vecs)
            s, kv = divmod(rem, k_vecs)
            dword = (kv * (vout * row + pad) + s * p.cpg + c) // 2
            per_bank.setdefault(dword % 64, set()).add(dword)
        worst = max(len(v) for v in per_bank.values())
        if best is None or worst < best[0]:
            best = (worst, pad)
    return best[1]


def build_direct_transpose_weights_dgrad(
    spec: "DirectTransposeWeightsDgradSpec", arch: str = "gfx950"
) -> "KernelDef":
    """Transpose W from [total_K, KH, KW, cpg] to [total_C, KH, KW, kpg] with
    spatial flip: ``W_T[c, r', s', k] = W[k, KH-1-r', KW-1-s', c]`` per group.

    After transposition the fprop streaming MFMA kernel can be called unchanged
    with dY as the "input" and W_T as the "weight".

    Tensor roles:
      A param — W:   source weights,     shape [total_K, KH, KW, cpg]
      D param — W_T: transposed weights, shape [total_C, KH, KW, kpg]

    Grid: :func:`direct_transpose_weights_dgrad_grid`. Block: (256, 1, 1).

    One workgroup per (group, source filter row r, chunk of k rows; see
    :func:`_transpose_staging`). Its source slice ``W[k rows, r, :, :]`` is a
    set of contiguous ``KW * cpg`` runs, staged into LDS with vector loads;
    its destination ``W_T[g*cpg .. +cpg, KH-1-r, :, k chunk]`` is written with
    vector stores whose lanes gather their ``k`` run from LDS, so both global
    sides are coalesced. (With one lane per element one side is a strided
    2-byte access, which keeps the pre-pass far from the bandwidth bound on
    large weight tensors; that flat form remains for small weight tensors,
    where the copy is latency-bound, and for slices too large to stage.)
    Every destination element is written.
    """
    p = spec.problem
    io_type = _io_type(p.dtype)
    BLOCK = DIRECT_TRANSPOSE_WEIGHTS_BLOCK

    b = IRBuilder(f"direct_transpose_weights_dgrad_{p.short()}")
    b.kernel.attrs["max_workgroup_size"] = BLOCK

    A = b.param("A", PtrType(io_type, "global"), noalias=True, readonly=True, align=16)
    D = b.param("D", PtrType(io_type, "global"), noalias=True, writeonly=True, align=16)
    A_bytes = b.param("A_bytes", I32)
    D_bytes = b.param("D_bytes", I32)

    c0 = b.const_i32(0)
    c_half_bytes = b.const_i32(2)
    oob_sentinel = b.const_i32((1 << 31) - 1)
    a_rsrc = b.buffer_rsrc(A, A_bytes)
    d_rsrc = b.buffer_rsrc(D, D_bytes)

    tid = b.thread_id_x()
    bx = b.block_id_x()

    staging = _transpose_staging(p)
    if staging is None:
        _emit_transpose_weights_flat(b, p, a_rsrc, d_rsrc, tid, bx)
        return b.kernel
    vin, vout, row, kc = staging
    n_chunks = p.kpg // kc
    grp = b.div(bx, b.const_i32(p.KH * n_chunks))
    rem0 = b.mod(bx, b.const_i32(p.KH * n_chunks))
    r_src = b.div(rem0, b.const_i32(n_chunks))
    k0 = b.mul(b.mod(rem0, b.const_i32(n_chunks)), b.const_i32(kc))
    r_dst = b.sub(b.const_i32(p.KH - 1), r_src)

    # Stage source k rows k0 .. k0+kc: each a contiguous KW*cpg run (row
    # stride KH*KW*cpg in W). Idle lanes of the last pass store to a spare
    # vector slot past the staged rows.
    run_in = p.KW * p.cpg
    blk_pad = _transpose_block_pad(p, vout, row, kc, vin)
    blk = vout * row + blk_pad  # LDS elements per block of `vout` k rows
    spare = (kc // vout) * blk
    lds = b.smem_alloc(io_type, [1, spare + vin], name_hint="lds_wt")
    src_base = b.add(
        b.mul(b.add(b.mul(grp, b.const_i32(p.kpg)), k0), b.const_i32(p.KH * run_in)),
        b.mul(r_src, b.const_i32(run_in)),
    )
    n_in = kc * run_in // vin
    loads = []
    for pi in range(-(-n_in // BLOCK)):
        v = b.add(tid, b.const_i32(pi * BLOCK))
        k = b.div(v, b.const_i32(run_in // vin))
        j = b.mul(b.mod(v, b.const_i32(run_in // vin)), b.const_i32(vin))
        off = b.add(src_base, b.add(b.mul(k, b.const_i32(p.KH * run_in)), j))
        off = b.mul(off, c_half_bytes)
        lds_idx = b.add(
            b.add(
                b.mul(b.div(k, b.const_i32(vout)), b.const_i32(blk)),
                b.mul(b.mod(k, b.const_i32(vout)), b.const_i32(row)),
            ),
            j,
        )
        if (pi + 1) * BLOCK > n_in:
            ok = b.cmp_lt(v, b.const_i32(n_in))
            off = b.select(ok, off, oob_sentinel)
            lds_idx = b.select(ok, lds_idx, b.const_i32(spare))
        loads.append((_buf_load_vN(b, p.dtype, a_rsrc, off, c0, vin // 2), lds_idx))
    for val, lds_idx in loads:
        b.smem_store_vN(lds, [c0, lds_idx], val, vin)
    b.sync()

    # Write W_T[g*cpg + c, KH-1-r, s', k0 .. k0+kc]: each lane stores `vout`
    # consecutive k of one (c, s'), gathered from staged element
    # (k, s = KW-1-s', c) at (k // vout) * blk + (k % vout) * row + s * cpg
    # + c (the k run of a lane is one block).
    run_out = p.KW * p.kpg
    k_vecs = kc // vout
    dst_base = b.add(
        b.add(
            b.mul(grp, b.const_i32(p.cpg * p.KH * run_out)),
            b.mul(r_dst, b.const_i32(run_out)),
        ),
        k0,
    )
    n_out = p.cpg * p.KW * k_vecs
    for pi in range(-(-n_out // BLOCK)):
        u = b.add(tid, b.const_i32(pi * BLOCK))
        c = b.div(u, b.const_i32(p.KW * k_vecs))
        rem = b.mod(u, b.const_i32(p.KW * k_vecs))
        s_dst = b.div(rem, b.const_i32(k_vecs))
        k_blk = b.mod(rem, b.const_i32(k_vecs))
        k_lo = b.mul(k_blk, b.const_i32(vout))
        s_src = b.sub(b.const_i32(p.KW - 1), s_dst)
        base = b.add(
            b.add(b.mul(k_blk, b.const_i32(blk)), b.mul(s_src, b.const_i32(p.cpg))),
            c,
        )
        off = b.add(
            dst_base,
            b.add(
                b.mul(c, b.const_i32(p.KH * run_out)),
                b.add(b.mul(s_dst, b.const_i32(p.kpg)), k_lo),
            ),
        )
        off = b.mul(off, c_half_bytes)
        if (pi + 1) * BLOCK > n_out:
            ok = b.cmp_lt(u, b.const_i32(n_out))
            base = b.select(ok, base, c0)
            off = b.select(ok, off, oob_sentinel)
        elems = [
            b.vec_extract(
                b.smem_load_vN(
                    lds, c0, b.add(base, b.const_i32(e * row)), dtype=io_type, n=1
                ),
                0,
            )
            for e in range(vout)
        ]
        _buf_store_vN(
            b, p.dtype, d_rsrc, off, c0, b.vec_pack(elems, io_type), vout // 2
        )

    return b.kernel


def _emit_transpose_weights_flat(
    b: IRBuilder,
    p: DirectConvProblem,
    a_rsrc: Value,
    d_rsrc: Value,
    tid: Value,
    bx: Value,
) -> None:
    """Flat transpose body: one lane per W_T element, in W_T order.

    Consecutive lanes write consecutive ``k`` (coalesced 2-byte stores) and
    read with a ``KH * KW * cpg`` element stride. Used where
    :func:`_transpose_staging` returns None (small weight tensors, slices too
    large to stage).
    """
    BLOCK = DIRECT_TRANSPOSE_WEIGHTS_BLOCK
    c0 = b.const_i32(0)
    c_half_bytes = b.const_i32(2)
    oob_sentinel = b.const_i32((1 << 31) - 1)
    # flat = ((c_abs * KH + r') * KW + s') * kpg + k_in_g   (W_T order)
    n_rs = p.KH * p.KW
    total = p.total_c * n_rs * p.kpg
    flat = b.add(b.mul(bx, b.const_i32(BLOCK)), tid)
    valid = b.cmp_lt(flat, b.const_i32(total))
    c_kpg = b.const_i32(p.kpg)
    k_in_g = b.mod(flat, c_kpg)
    rest = b.div(flat, c_kpg)
    c_n_rs = b.const_i32(n_rs)
    rs = b.mod(rest, c_n_rs)
    c_abs = b.div(rest, c_n_rs)
    c_KW = b.const_i32(p.KW)
    r_prime = b.div(rs, c_KW)
    s_prime = b.mod(rs, c_KW)
    c_cpg = b.const_i32(p.cpg)
    grp = b.div(c_abs, c_cpg)
    c_in_g = b.mod(c_abs, c_cpg)
    r_flip = b.sub(b.const_i32(p.KH - 1), r_prime)
    s_flip = b.sub(b.const_i32(p.KW - 1), s_prime)
    k_abs = b.add(b.mul(grp, c_kpg), k_in_g)
    src_desc = TensorDescriptor.naive(
        "A", lengths=[p.total_k, p.KH, p.KW, p.cpg], coord_names=("k", "r", "s", "c")
    )
    src_off, _ = src_desc.offset(b, k=k_abs, r=r_flip, s=s_flip, c=c_in_g)
    src_safe = b.select(valid, b.mul(src_off, c_half_bytes), oob_sentinel)
    if p.dtype == "bf16":
        val = b.buffer_load_bf16(a_rsrc, src_safe, c0)
    else:
        val = b.buffer_load_f16(a_rsrc, src_safe, c0)
    dst_safe = b.select(valid, b.mul(flat, c_half_bytes), oob_sentinel)
    if p.dtype == "bf16":
        b.buffer_store_bf16(d_rsrc, dst_safe, c0, val)
    else:
        b.buffer_store_f16(d_rsrc, dst_safe, c0, val)


def direct_transpose_weights_dgrad_grid(
    problem: "DirectConvProblem",
) -> tuple[int, int, int]:
    """Grid of :func:`build_direct_transpose_weights_dgrad`: one workgroup per
    (group, filter row, k chunk) for the LDS-staged form, else one lane per
    W_T element in 256-lane blocks."""
    p = problem
    staging = _transpose_staging(p)
    if staging is None:
        lanes = p.total_c * p.KH * p.KW * p.kpg
        block = DIRECT_TRANSPOSE_WEIGHTS_BLOCK
        return ((lanes + block - 1) // block, 1, 1)
    return (p.groups * p.KH * (p.kpg // staging[3]), 1, 1)


def direct_dgrad_workspace_bytes(problem: "DirectConvProblem") -> int:
    """Bytes for the old (non-coalesced) transposed-weight workspace."""
    return problem.total_c * problem.KH * problem.KW * problem.kpg * 2  # fp16


def direct_dgrad_coalesced_workspace_bytes(
    problem: "DirectConvProblem", waves_k: int = 1, fold_k32: bool = False
) -> int:
    """Bytes for the coalesced weight workspace used by the MFMA dgrad with preloading.

    Layout: [groups, KH, KW, N_K_ATOMS, N_M_TILES, 64, 4] fp16 where:
      N_K_ATOMS = ceil(kpg / 16)  (kpg of original problem = cpg of transposed)
      N_M_TILES = ceil(cpg / 16)  (cpg of original problem = kpg of transposed)
      64  = one wave (lane dimension, coalesced)
      4   = one MFMA A-operand slot (4 consecutive halves per lane per atom)

    Each (r,s,atom,m) block of 64×4=256 halves is loaded coalesced by one wave.
    """
    p = problem
    K_ATOM_SZ = 32 if fold_k32 else 16
    ELEMS_PER_LANE = 8 if fold_k32 else 4
    if fold_k32 and p.kpg % 32 != 0:
        raise ValueError(
            f"DirectConvSpec fold_k32 requires cpg to be a multiple of 32 (got {p.kpg})"
        )
    N_K_ATOMS = (
        p.kpg + K_ATOM_SZ - 1
    ) // K_ATOM_SZ  # ceil; kpg_orig = cpg of transposed fprop
    N_M_TILES = (p.cpg + 15) // 16  # cpg_orig = kpg of transposed fprop
    return (
        p.groups * p.KH * p.KW * N_K_ATOMS * N_M_TILES * 64 * ELEMS_PER_LANE * 2
    )  # fp16


def build_direct_reorganize_weights(
    spec: "DirectReorganizeWeightsSpec", arch: str = "gfx950"
) -> "KernelDef":
    """Reorganize W_T[total_C, KH, KW, kpg] → W_coa[blocks, 64, 4] for coalesced preload.

    This is the SECOND pass (after ``build_direct_transpose_weights_dgrad``).
    It reads from the simple W_T format where kpg is the last (contiguous)
    dimension, giving perfectly contiguous vec4 reads per lane.  The output
    W_coa is organised so that consecutive lanes write to consecutive positions
    (stride = 4 halves = 8 bytes between lanes) → fully coalesced stores.

    After this kernel the compute-kernel preload reads W_coa at
    ``block_idx * 256 + lane_id * 4``.  All 64 lanes issue a single coalesced
    256-half (512-byte) read per (r, s, atom, m) triplet.

    Source access pattern (reading W_T):
      lane l = c4*16 + q_in_lane reads W_T[m*16+q_in_lane, r', s', atom*16+c4*4 .. +3]
      → 4 CONTIGUOUS halves along kpg (last dim of W_T) ✓
    Destination pattern (writing W_coa):
      lane l writes to W_coa[bx*256 + l*4 .. l*4+3]
      → stride 4 halves between consecutive l → coalesced ✓

    Grid: (groups * KH * KW * N_K_ATOMS * N_M_TILES, 1, 1)
    Block: (64, 1, 1)
    """
    p = spec.problem
    fold_k32 = spec.fold_k32
    K_ATOM_SZ = 32 if fold_k32 else 16
    ELEMS_PER_LANE = 8 if fold_k32 else 4
    if fold_k32 and p.kpg % 32 != 0:
        raise ValueError(
            f"DirectConvSpec fold_k32 requires cpg to be a multiple of 32 (got {p.kpg})"
        )
    N_K_ATOMS = (p.kpg + K_ATOM_SZ - 1) // K_ATOM_SZ  # ceil; matches workspace sizing
    N_M_TILES = (p.cpg + 15) // 16  # cpg = kpg of transposed fprop
    WAVE = 64

    b = IRBuilder(f"direct_reorg_wt{'32' if fold_k32 else ''}_{p.short()}")
    b.kernel.attrs["max_workgroup_size"] = WAVE

    io_type = _io_type(p.dtype)
    A = b.param("A", PtrType(io_type, "global"), noalias=True, readonly=True, align=16)
    D = b.param("D", PtrType(io_type, "global"), noalias=True, writeonly=True, align=16)
    A_bytes = b.param("A_bytes", I32)
    D_bytes = b.param("D_bytes", I32)

    c0 = b.const_i32(0)
    c_half_bytes = b.const_i32(2)
    oob_sentinel = b.const_i32((1 << 31) - 1)

    tid = b.thread_id_x()
    bx = b.block_id_x()

    n_per_group = p.KH * p.KW * N_K_ATOMS * N_M_TILES
    grp = b.div(bx, b.const_i32(n_per_group))
    rem = b.mod(bx, b.const_i32(n_per_group))
    r_prime = b.div(rem, b.const_i32(p.KW * N_K_ATOMS * N_M_TILES))
    rem2 = b.mod(rem, b.const_i32(p.KW * N_K_ATOMS * N_M_TILES))
    s_prime = b.div(rem2, b.const_i32(N_K_ATOMS * N_M_TILES))
    rem3 = b.mod(rem2, b.const_i32(N_K_ATOMS * N_M_TILES))
    atom_idx = b.div(rem3, b.const_i32(N_M_TILES))
    m_idx = b.mod(rem3, b.const_i32(N_M_TILES))

    q_in_lane = b.mod(tid, b.const_i32(16))
    c4 = b.div(tid, b.const_i32(16))

    # W_T layout: [total_C = p.cpg, KH, KW, kpg = p.kpg]
    # kpg is the last dim → the 4 elements per lane ARE contiguous.
    a_rsrc = b.buffer_rsrc(A, A_bytes)
    d_rsrc = b.buffer_rsrc(D, D_bytes)

    wt_desc = TensorDescriptor.naive(
        "A",
        lengths=[p.cpg, p.KH, p.KW, p.kpg],
        coord_names=("k_new", "r", "s", "c_new"),
    )
    k_new_val = b.add(
        b.mul(grp, b.const_i32(p.cpg)),
        b.add(b.mul(m_idx, b.const_i32(16)), q_in_lane),
    )
    src_ok = b.land(
        b.cmp_lt(b.add(b.mul(m_idx, b.const_i32(16)), q_in_lane), b.const_i32(p.cpg)),
        b.cmp_lt(
            b.add(
                b.mul(atom_idx, b.const_i32(K_ATOM_SZ)),
                b.mul(c4, b.const_i32(ELEMS_PER_LANE)),
            ),
            b.const_i32(p.kpg),
        ),
    )
    # c_new_base: start of this lane's K-slice within the current atom.
    # fold_k32: c4 selects groups of ELEMS_PER_LANE=8; fold_k16: groups of 4.
    # W_T's last dim is the *per-group* kpg (the transpose kernel writes
    # W_T[c_abs, r', s', k_in_g]), so the group is already folded into k_new
    # and must not be added here again.
    c_new_base = b.add(
        b.mul(atom_idx, b.const_i32(K_ATOM_SZ)),
        b.mul(c4, b.const_i32(ELEMS_PER_LANE)),
    )
    src_off, _ = wt_desc.offset(
        b, k_new=k_new_val, r=r_prime, s=s_prime, c_new=c_new_base
    )
    safe_src = b.select(src_ok, b.mul(src_off, c_half_bytes), oob_sentinel)
    # Load ELEMS_PER_LANE consecutive elements: n_dwords = ELEMS_PER_LANE // 2
    val = _buf_load_vN(b, p.dtype, a_rsrc, safe_src, c0, ELEMS_PER_LANE // 2)

    # Destination: stride ELEMS_PER_LANE between consecutive lanes → coalesced.
    # Every lane stores -- zeros where the source is out of range (partial
    # K-atom or M-tile). The main kernel zero-masks only the dY operand of a
    # partial K-atom, so a lane left unwritten here would feed whatever the
    # workspace held (NaN included) into the MFMA as 0 * garbage.
    dst_off = b.add(
        b.mul(bx, b.const_i32(WAVE * ELEMS_PER_LANE)),
        b.mul(tid, b.const_i32(ELEMS_PER_LANE)),
    )
    val = b.select(src_ok, val, b.zero_vec(io_type, ELEMS_PER_LANE))
    _buf_store_vN(
        b, p.dtype, d_rsrc, b.mul(dst_off, c_half_bytes), c0, val, ELEMS_PER_LANE // 2
    )

    return b.kernel


def build_direct_coalesced_weights_dgrad(
    spec: "DirectCoalescedWeightsDgradSpec", arch: str = "gfx950"
) -> "KernelDef":
    """Build a weight-transpose kernel that writes W in the coalesced MFMA preload format.

    Layout W_coalesced[groups, KH, KW, N_K_ATOMS, N_M_TILES, 64, 4] fp16:
      W_coa[g, r', s', atom, m, lane_id, elem] =
          W[g*kpg + m*16 + (lane_id%16), KH-1-r', KW-1-s', g*cpg + atom*16 + (lane_id//16)*4 + elem]

    The lane-index encodes both the M-tile row (q_in_lane = lane_id % 16) and the
    K-chunk within the atom (c4 = lane_id // 16, selecting 4 elements).  With this
    layout, weight preloading in the compute kernel is perfectly coalesced: all 64
    lanes of one wave issue a contiguous 512-byte read per (r', s', atom, m) triplet
    (stride = 4 halves = 8 bytes between consecutive lanes).

    Grid: (groups * KH * KW * N_K_ATOMS * N_M_TILES, 1, 1)
    Block: (64, 1, 1)
    """
    p = spec.problem
    N_K_ATOMS = (p.kpg + 15) // 16  # kpg_orig → cpg of transposed fprop
    N_M_TILES = (p.cpg + 15) // 16  # cpg_orig → kpg of transposed fprop
    WAVE = 64

    b = IRBuilder(f"direct_coa_wt_dgrad_{p.short()}")
    b.kernel.attrs["max_workgroup_size"] = WAVE

    io_type = _io_type(p.dtype)
    # A = W source, D = W_coalesced destination
    A = b.param("A", PtrType(io_type, "global"), noalias=True, readonly=True, align=16)
    D = b.param("D", PtrType(io_type, "global"), noalias=True, writeonly=True, align=16)
    A_bytes = b.param("A_bytes", I32)
    D_bytes = b.param("D_bytes", I32)

    c0 = b.const_i32(0)
    c_half_bytes = b.const_i32(2)
    oob_sentinel = b.const_i32((1 << 31) - 1)

    tid = b.thread_id_x()  # 0..63 = lane_id

    # Decode bx → (group, r', s', atom, m).
    bx = b.block_id_x()
    n_per_group = p.KH * p.KW * N_K_ATOMS * N_M_TILES
    c_npg = b.const_i32(n_per_group)
    grp = b.div(bx, c_npg)
    rem = b.mod(bx, c_npg)
    c_KW = b.const_i32(p.KW)
    c_natoms = b.const_i32(N_K_ATOMS)
    c_nmtiles = b.const_i32(N_M_TILES)
    r_prime = b.div(rem, b.const_i32(p.KW * N_K_ATOMS * N_M_TILES))
    rem2 = b.mod(rem, b.const_i32(p.KW * N_K_ATOMS * N_M_TILES))
    s_prime = b.div(rem2, b.const_i32(N_K_ATOMS * N_M_TILES))
    rem3 = b.mod(rem2, b.const_i32(N_K_ATOMS * N_M_TILES))
    atom_idx = b.div(rem3, c_nmtiles)
    m_idx = b.mod(rem3, c_nmtiles)

    # Flipped filter positions.
    r_flip = b.sub(b.const_i32(p.KH - 1), r_prime)
    s_flip = b.sub(b.const_i32(p.KW - 1), s_prime)

    # Lane decomposition: lane_id = c4*16 + q_in_lane
    q_in_lane = b.mod(tid, b.const_i32(16))
    c4 = b.div(tid, b.const_i32(16))

    # Source W[g*kpg + m*16 + q_in_lane, r_flip, s_flip, g*cpg + atom*16 + c4*4 + e]
    # Source descriptor in KRSC: [total_k, KH, KW, cpg]
    src_desc = TensorDescriptor.naive(
        "A",
        lengths=[p.total_k, p.KH, p.KW, p.cpg],
        coord_names=("k", "r", "s", "c"),
    )
    # For dgrad: W_T[k_new=c_orig, r', s', c_new=k_orig]
    #   = W_orig[k_orig=c_new, KH-1-r', KW-1-s', c_orig=k_new]
    # k_orig (first dim of W_orig, size kpg_orig=p.kpg) = atom*16 + c4*4 (K-reduction)
    # c_orig (last  dim of W_orig, size cpg_orig=p.cpg) = m*16 + q_in_lane (M-tile)
    k_src = b.add(
        b.mul(grp, b.const_i32(p.kpg)),
        b.add(b.mul(atom_idx, b.const_i32(16)), b.mul(c4, b.const_i32(4))),
    )
    c_src = b.add(
        b.mul(grp, b.const_i32(p.cpg)),
        b.add(b.mul(m_idx, b.const_i32(16)), q_in_lane),
    )
    a_rsrc = b.buffer_rsrc(A, A_bytes)
    d_rsrc = b.buffer_rsrc(D, D_bytes)

    # Validity: k_orig must be < total_k, c_orig must be < cpg.
    k_ok = b.land(
        b.cmp_lt(
            b.add(b.mul(atom_idx, b.const_i32(16)), b.mul(c4, b.const_i32(4))),
            b.const_i32(p.kpg),
        ),
        b.cmp_lt(b.add(b.mul(m_idx, b.const_i32(16)), q_in_lane), b.const_i32(p.cpg)),
    )
    src_off, _ = src_desc.offset(b, k=k_src, r=r_flip, s=s_flip, c=c_src)
    safe_src = b.select(k_ok, b.mul(src_off, c_half_bytes), oob_sentinel)
    val = _buf_load_vN(b, p.dtype, a_rsrc, safe_src, c0, 2)

    # Destination: W_coa[bx * WAVE * 4 + tid * 4]  (coalesced: tid*4 stride)
    dst_off = b.add(
        b.mul(bx, b.const_i32(WAVE * 4)),
        b.mul(tid, b.const_i32(4)),
    )
    safe_dst = b.select(k_ok, b.mul(dst_off, c_half_bytes), oob_sentinel)
    _buf_store_vN(b, p.dtype, d_rsrc, safe_dst, c0, val, 2)

    return b.kernel


def build_direct_mfma_dgrad(
    spec: "DirectMfmaDgradSpec", arch: str = "gfx950"
) -> "Tuple[KernelDef, KernelDef]":
    """Build the two kernels for the MFMA dgrad pipeline.

    Returns ``(transpose_kernel, fprop_kernel)`` where:
      - ``transpose_kernel`` converts W → W_T (workspace) via
        :func:`build_direct_transpose_weights_dgrad`.
      - ``fprop_kernel`` runs the unmodified MFMA streaming fprop on
        ``(dY, W_T) → dX``.  The caller passes the workspace as the
        "B" (weight) argument.

    The ``fprop_spec`` must describe the *transposed* problem:
      N = N,  H = Ho,  W = Wo  (dY spatial dimensions)
      cpg = kpg_orig,  kpg = cpg_orig  (swapped channel counts)
      KH, KW, PAD, stride = 1  (same filter, same PAD for symmetric case)

    Use :func:`make_dgrad_fprop_spec` to build the spec from the original
    conv problem automatically.
    """
    fprop_spec = spec.problem
    orig_p = fprop_spec.problem
    # Reconstruct original problem from the transposed fprop spec.
    # orig.cpg = fprop.kpg, orig.kpg = fprop.cpg,
    # orig.H = fprop.Ho (fprop streams dY rows),
    # orig.KH = fprop.KH (same filter), etc.
    # For the transpose kernel we need the ORIGINAL problem dimensions.
    # We recover them: original cpg = fprop.kpg, kpg = fprop.cpg.
    orig_problem = DirectConvProblem(
        N=orig_p.N,
        H=orig_p.Ho,  # original H was fprop's Ho (dY height)
        W=orig_p.Wo,  # original W was fprop's Wo
        groups=orig_p.groups,
        cpg=orig_p.kpg,  # original cpg = fprop.kpg
        kpg=orig_p.cpg,  # original kpg = fprop.cpg
        KH=orig_p.KH,
        KW=orig_p.KW,
        PAD=orig_p.KH - 1 - orig_p.PAD,  # undo the PAD swap
        stride=1,
        dtype=orig_p.dtype,
    )
    transpose_kernel = build_direct_transpose_weights_dgrad(
        DirectTransposeWeightsDgradSpec(problem=orig_problem), arch=arch
    )
    fprop_kernel = build_direct_conv(fprop_spec, arch=arch)
    return transpose_kernel, fprop_kernel


def make_dgrad_fprop_spec(
    problem: "DirectConvProblem",
    block_q: int = 16,
    block_groups: int = 1,
    block_h: int = 0,
    double_buffer: bool = True,
    waves_q: int = 1,
    waves_k: int = 1,
    runtime_k_loop: bool = False,
    persistent_grid: bool = False,
    fold_k32: bool = False,
    preload_weights: bool = False,
    dgrad_fused_weights: bool = False,
    dgrad_weights_lds: bool = False,
    waves_per_eu: int = 0,
    prefetch_rows: int = 0,
    lds_only_sync: bool = False,
    waves_m: int = 1,
    lds_pad: int = 0,
    stage_out: bool = False,
    xcd_tiles: bool = False,
) -> "DirectConvSpec":
    """Build the ``DirectConvSpec`` for the transposed-fprop pass of dgrad.

    For the original conv (N, H, W, groups, cpg, kpg, KH, KW, PAD, stride=1)
    the transposed-fprop problem is:
      N = N,  H = Ho,  W = Wo,  groups = groups
      cpg_new = kpg  (MFMA K-reduction = original output channels)
      kpg_new = cpg  (MFMA output = original input channels = dX channels)
      PAD_new = KH - 1 - PAD  (for symmetric PAD=(KH-1)/2 this equals PAD)
      stride  = 1

    The weight W_T (in workspace) has shape [total_C, KH, KW, kpg] which
    matches [total_K_new, KH, KW, cpg_new] expected by the fprop kernel.

    ``block_h > 0`` enables H-tiling: each block processes ``block_h`` output
    rows, giving ``ceil(Ho/block_h)`` more blocks in the Z-grid dimension.
    H-tiling increases block count for large H: ``block_h = 16`` gives
    ``ceil(Ho/16)`` extra blocks in the Z-grid dimension.

    ``dgrad_fused_weights=True`` makes the result a single-kernel dgrad: the
    kernel's ``B`` argument is the original weight ``W[K, KH, KW, cpg]`` and
    the flip / k<->c transpose happens in the kernel's prologue, so neither
    :func:`build_direct_transpose_weights_dgrad` nor a workspace is needed.
    ``preload_weights=True`` keeps the pre-pass but loads ``W_T`` once per
    wave instead of once per row (``waves_k == 1`` only).

    ``prefetch_rows`` / ``lds_only_sync`` / ``waves_m`` / ``lds_pad`` /
    ``stage_out`` / ``xcd_tiles`` are the row-stream knobs of
    :class:`DirectConvSpec`, forwarded unchanged.
    """
    p = problem
    assert p.stride == 1, "make_dgrad_fprop_spec requires stride=1"
    pad_new = p.KH - 1 - p.PAD

    transposed_problem = DirectConvProblem(
        N=p.N,
        H=p.Ho,
        W=p.Wo,
        groups=p.groups,
        cpg=p.kpg,  # K-reduction axis = original output channels
        kpg=p.cpg,  # output axis       = original input channels (dX)
        KH=p.KH,
        KW=p.KW,
        PAD=pad_new,
        stride=1,
        dtype=p.dtype,
    )
    return DirectConvSpec(
        problem=transposed_problem,
        name="direct_mfma_dgrad",
        block_q=block_q,
        block_groups=block_groups,
        double_buffer=double_buffer,
        block_h=block_h,
        waves_q=waves_q,
        waves_k=waves_k,
        runtime_k_loop=runtime_k_loop,
        persistent_grid=persistent_grid,
        fold_k32=fold_k32,
        preload_weights=preload_weights,
        dgrad_fused_weights=dgrad_fused_weights,
        dgrad_weights_lds=dgrad_weights_lds,
        waves_per_eu=waves_per_eu,
        prefetch_rows=prefetch_rows,
        lds_only_sync=lds_only_sync,
        waves_m=waves_m,
        lds_pad=lds_pad,
        stage_out=stage_out,
        xcd_tiles=xcd_tiles,
    )


# ---------------------------------------------------------------------------
# 4c dgrad entry — cpg = kpg = 4 on the batched 4x4x4 MFMA kernel
# ---------------------------------------------------------------------------

#: Default 4c dgrad knobs ``(block_q, block_groups)``, chosen by the Step 0
#: sweep recorded in ``examples/gfx950/conv_dgrad/dgrad_4c_bf16_case_study.md``.
DGRAD_4C_DEFAULT_BLOCK_Q = 4
DGRAD_4C_DEFAULT_BLOCK_GROUPS = 16


def is_valid_dgrad_4c_problem(problem: DirectConvProblem) -> tuple[bool, str]:
    """Return ``(ok, reason)``: can the 4c kernel serve dgrad of ``problem``?

    The 4c dgrad pipeline is the stride-1 identity
    ``dX = conv(dY, W_T)`` with ``W_T[c, r', s', k] = W[k, KH-1-r', KW-1-s', c]``
    per group and ``PAD' = KH-1-PAD``. The 4c kernel streams output rows
    1:1 with input rows (``Ho == H``), keeps ``KH`` (<= 3) circular
    accumulator slots and holds ``KH*KW`` weight fragments per lane, so only
    "same"-padded square filters with ``KH in (1, 3)`` qualify.
    """
    p = problem
    if p.dtype not in ("fp16", "bf16"):
        return False, f"unsupported dtype {p.dtype!r}; expected 'fp16' or 'bf16'"
    if p.stride != 1:
        return False, f"4c dgrad requires stride=1 (got {p.stride})"
    if p.cpg != 4 or p.kpg != 4:
        return False, f"4c dgrad requires cpg=kpg=4 (got {p.cpg}, {p.kpg})"
    if p.KH != p.KW or p.KH not in (1, 3):
        return False, f"4c dgrad requires a 1x1 or 3x3 filter (got {p.KH}x{p.KW})"
    if 2 * p.PAD != p.KH - 1:
        return False, (
            f"4c dgrad requires same padding PAD=(KH-1)/2 (got PAD={p.PAD}, KH={p.KH})"
        )
    if p.groups % 16 != 0:
        return False, f"4c dgrad requires groups % 16 == 0 (got {p.groups})"
    return True, "ok"


def make_dgrad_4c_spec(
    problem: DirectConvProblem,
    block_q: int = DGRAD_4C_DEFAULT_BLOCK_Q,
    block_groups: int = DGRAD_4C_DEFAULT_BLOCK_GROUPS,
    dgrad_fused_weights: bool = False,
    dgrad_weights_lds: bool = False,
    stage_rows: bool = False,
) -> DirectConv4cSpec:
    """Build the ``DirectConv4cSpec`` for the transposed-fprop pass of dgrad.

    Same formulation as :func:`make_dgrad_fprop_spec`: the 4c kernel runs
    unchanged on ``(dY, W_T)`` where ``W_T`` comes from
    :func:`build_direct_transpose_weights_dgrad`. The transposed problem is
    ``H = Ho, W = Wo, cpg' = kpg, kpg' = cpg, PAD' = KH-1-PAD``; ``dtype`` is
    carried through (fp16 and bf16 are both supported).

    ``dgrad_fused_weights=True`` drops the pre-pass: the 4c kernel then takes
    the original ``W`` as ``B`` and gathers the flipped, transposed fragments
    itself (single kernel, no workspace).

    ``stage_rows=True`` selects the row-staged kernel (needs the fused LDS
    weight form); its ``waves_q`` is ``block_q // 4`` (one wave per 4 columns).
    """
    ok, why = is_valid_dgrad_4c_problem(problem)
    if not ok:
        raise ValueError(f"make_dgrad_4c_spec: {why}")
    p = problem
    transposed_problem = DirectConvProblem(
        N=p.N,
        H=p.Ho,
        W=p.Wo,
        groups=p.groups,
        cpg=p.kpg,
        kpg=p.cpg,
        KH=p.KH,
        KW=p.KW,
        PAD=p.KH - 1 - p.PAD,
        stride=1,
        dtype=p.dtype,
    )
    return DirectConv4cSpec(
        problem=transposed_problem,
        name="direct_conv_4c_dgrad",
        block_q=block_q,
        block_groups=block_groups,
        dgrad_fused_weights=dgrad_fused_weights,
        dgrad_weights_lds=dgrad_weights_lds,
        stage_rows=stage_rows,
        waves_q=max(1, block_q // 4) if stage_rows else 1,
    )


def dgrad_4c_spec_for_problem(
    problem: DirectConvProblem,
    *,
    arch: str = "gfx950",
    block_q: int | None = None,
    block_groups: int | None = None,
    fused_weights: bool = True,
    stage_rows: bool | None = None,
) -> DirectConv4cSpec | None:
    """Kernel-level helper: the 4c dgrad spec for ``problem``, or ``None``.

    Not the production policy (see :func:`direct_dgrad_spec_for_problem`).

    Returns ``None`` when the 4c kernel cannot serve the problem (see
    :func:`is_valid_dgrad_4c_problem`) or the resulting spec is rejected on
    ``arch``. ``block_q`` / ``block_groups`` default to the swept defaults;
    ``block_groups`` falls back to 16 when ``groups`` is not a multiple of
    the default. Launch geometry comes from :func:`direct_4c_dgrad_launch`.

    ``fused_weights=True`` (default) returns the single-kernel form: the 4c
    kernel reads the original ``W`` (``dgrad_fused_weights``), staged through
    LDS with transpose reads where the target has them
    (``dgrad_weights_lds``), so no transpose kernel or workspace is needed.

    ``stage_rows=None`` (default) takes the row-staged kernel whenever the
    fused LDS form is used and the staged spec validates on ``arch`` (else
    the direct-load kernel); ``True`` / ``False`` force it on or off
    (``True`` returns ``None`` where the staged spec is invalid).
    """
    ok, _ = is_valid_dgrad_4c_problem(problem)
    if not ok:
        return None
    bq = DGRAD_4C_DEFAULT_BLOCK_Q if block_q is None else block_q
    bg = DGRAD_4C_DEFAULT_BLOCK_GROUPS if block_groups is None else block_groups
    if block_groups is None and problem.groups % bg != 0:
        bg = 16
    use_lds = False
    if fused_weights:
        from rocke.core.arch import ArchTarget

        try:
            use_lds = bool(ArchTarget.from_gfx(arch).memory.has_ds_read_tr)
        except KeyError:
            return None
    try:
        spec = make_dgrad_4c_spec(
            problem,
            block_q=bq,
            block_groups=bg,
            dgrad_fused_weights=fused_weights,
            dgrad_weights_lds=use_lds,
        )
        spec.validate()
    except ValueError:
        return None
    ok, _ = is_valid_spec_4c(spec, arch=arch)
    if not ok:
        return None
    if stage_rows is False or (stage_rows is None and not use_lds):
        return spec
    staged = replace(spec, stage_rows=True, waves_q=max(1, bq // 4))
    if _stage_rows_reject_reason(staged) or not is_valid_spec_4c(staged, arch=arch)[0]:
        return None if stage_rows else spec
    return staged


def direct_4c_dgrad_launch(spec: DirectConv4cSpec) -> dict:
    """Launch geometry for the two-kernel 4c dgrad pipeline.

    Returns a dict with ``transpose_grid`` / ``transpose_block`` (for
    :func:`build_direct_transpose_weights_dgrad`), ``grid`` / ``block`` (for
    the 4c kernel) and ``workspace_bytes`` (the ``W_T`` buffer passed as the
    4c kernel's ``B`` argument). ``spec`` is the transposed spec returned by
    :func:`make_dgrad_4c_spec`. For a ``dgrad_fused_weights`` spec the
    pipeline is the 4c kernel alone: ``transpose_grid`` /
    ``transpose_block`` are ``None``, ``workspace_bytes`` is 0 and ``B`` is
    the original weight tensor.
    """
    tp = spec.problem
    fused = spec.dgrad_fused_weights
    # The pre-pass runs on the original problem (cpg = tp.kpg, kpg = tp.cpg).
    orig_problem = DirectConvProblem(
        N=tp.N,
        H=tp.Ho,
        W=tp.Wo,
        groups=tp.groups,
        cpg=tp.kpg,
        kpg=tp.cpg,
        KH=tp.KH,
        KW=tp.KW,
        PAD=tp.KH - 1 - tp.PAD,
        stride=1,
        dtype=tp.dtype,
    )
    return {
        "transpose_grid": (
            None if fused else direct_transpose_weights_dgrad_grid(orig_problem)
        ),
        "transpose_block": None if fused else (DIRECT_TRANSPOSE_WEIGHTS_BLOCK, 1, 1),
        "grid": (
            -(-tp.Wo // spec.block_q),
            tp.groups // spec.block_groups,
            tp.N,
        ),
        "block": (spec.threads_per_block, 1, 1),
        "workspace_bytes": 0 if fused else tp.total_k * tp.KH * tp.KW * tp.cpg * 2,
    }


def build_direct_4c_dgrad(
    spec: DirectConv4cSpec, *, arch: str = "gfx950"
) -> tuple[KernelDef | None, KernelDef]:
    """Build ``(transpose_kernel, main_kernel)`` for 4c dgrad.

    ``spec`` is the transposed spec from :func:`make_dgrad_4c_spec`. The
    transpose kernel converts ``W`` into the flipped, k<->c transposed
    workspace; the main kernel is :func:`build_direct_conv_4c` on
    ``(dY, W_T) -> dX``. With ``spec.dgrad_fused_weights`` the transpose
    kernel is ``None`` and the main kernel takes ``W`` directly.
    """
    if spec.dgrad_fused_weights:
        return None, build_direct_conv_4c(spec, arch=arch)
    tp = spec.problem
    orig_problem = DirectConvProblem(
        N=tp.N,
        H=tp.Ho,
        W=tp.Wo,
        groups=tp.groups,
        cpg=tp.kpg,
        kpg=tp.cpg,
        KH=tp.KH,
        KW=tp.KW,
        PAD=tp.KH - 1 - tp.PAD,
        stride=1,
        dtype=tp.dtype,
    )
    transpose_kernel = build_direct_transpose_weights_dgrad(
        DirectTransposeWeightsDgradSpec(problem=orig_problem), arch=arch
    )
    main_kernel = build_direct_conv_4c(spec, arch=arch)
    return transpose_kernel, main_kernel


# ---------------------------------------------------------------------------
# Single-kernel direct dgrad (fused weight transform) -- dispatch hooks
# ---------------------------------------------------------------------------


#: Wave count below which :func:`direct_dgrad_spec_for_problem` tiles H
#: (block_h=16) instead of streaming whole columns (two waves per SIMD on a
#: 256-CU device).
_DGRAD_MIN_WAVES = 2048


def direct_dgrad_spec_for_problem(
    problem: DirectConvProblem,
    *,
    arch: str = "gfx950",
) -> DirectConv4cSpec | DirectConvSpec | None:
    """Kernel-level helper: a single-kernel direct-MFMA dgrad spec, or ``None``.

    Not the production policy. ``library/dispatch/grouped_convolution.py``
    (``_select_direct_dgrad_spec`` plus its shape and policy gates) decides
    what ships; this helper is a standalone builder-side default for tests,
    sweeps and direct callers, and its knob choices may differ from the
    dispatcher's.

    The kernel reads the original weight ``W[K, KH, KW, cpg]`` and applies
    the flip and the per-group k<->c transpose in its prologue
    (``dgrad_fused_weights``), so there is no pre-pass kernel and no
    workspace: launch it with ``A = dY``, ``B = W``, ``D = dX``.

    * ``cpg == kpg == 4`` (see :func:`is_valid_dgrad_4c_problem`): the batched
      4x4x4 kernel, :func:`dgrad_4c_spec_for_problem`.
    * otherwise (stride 1, ``cpg % 4 == 0``, ``kpg % 4 == 0``, "same"
      padding ``2*PAD == KH-1 == KW-1``): :class:`DirectConvSpec` via
      :func:`make_dgrad_fprop_spec` with ``block_q=16``, ``block_groups=2``
      while a group's weights are <= 8 KiB (else 1), ``block_h=0`` unless
      that leaves fewer than ``_DGRAD_MIN_WAVES`` waves (then 16-row H
      tiles), ``fold_k32`` when
      ``kpg % 32 == 0``, LDS-staged transpose reads where the target has them
      and the staged slice fits, and ``waves_per_eu=4`` for the small
      (16-channel) preload footprint.

    Returns ``None`` when no single-kernel variant is valid: an ineligible
    shape (non-"same" padding, ``cpg`` or ``kpg`` not a multiple of 4,
    stride > 1), or preloaded weights over
    :data:`PRELOAD_WEIGHT_VGPR_BUDGET`. The caller then falls back to the
    pre-pass pipeline (VGPR-budget case only; it shares the shape rule) or a
    non-direct dgrad. Launch geometry:
    :func:`direct_dgrad_launch`; kernel: :func:`build_direct_dgrad`.
    """
    from rocke.core.arch import ArchTarget

    try:
        target = ArchTarget.from_gfx(arch)
    except KeyError:
        return None
    p = problem
    if p.stride != 1 or p.dtype not in ("fp16", "bf16"):
        return None
    spec4c = dgrad_4c_spec_for_problem(p, arch=arch)
    if spec4c is not None:
        return spec4c
    # The generic kernel runs the transposed problem (cpg' = kpg, kpg' = cpg,
    # PAD' = KH-1-PAD): both channel counts must be multiples of 4 and the
    # padding must be "same" (see _direct_conv_shape_reason). spec.validate()
    # below enforces the same rule; checking up front keeps the reason local.
    if p.kpg % 4 != 0 or p.kpg < 4 or p.cpg % 4 != 0 or p.cpg < 4:
        return None
    if 2 * p.PAD != p.KH - 1 or 2 * p.PAD != p.KW - 1:
        return None
    from dataclasses import replace as _replace

    # Two groups per workgroup while the staged raw-weight slice stays small
    # (16-channel groups); one otherwise, which halves the per-workgroup LDS
    # footprint of the transpose staging.
    group_bytes = p.cpg * p.KH * p.KW * p.kpg * 2
    bg = 2 if (p.groups % 2 == 0 and group_bytes <= 8 * 1024) else 1
    # Whole-height row streaming (block_h=0) re-reads nothing, but needs
    # enough waves to fill the device; otherwise split H into 16-row tiles
    # (each tile re-reads KH-1 halo rows).
    n_waves = -(-p.Wo // 16) * p.groups * p.N
    block_h = 16 if (n_waves < _DGRAD_MIN_WAVES and p.Ho > 16) else 0
    k32_opts = (True, False) if p.kpg % 32 == 0 else (False,)
    lds_opts = (True, False) if target.memory.has_ds_read_tr else (False,)
    for k32 in k32_opts:
        for use_lds in lds_opts:
            spec = make_dgrad_fprop_spec(
                p,
                block_q=16,
                block_groups=bg,
                block_h=block_h,
                fold_k32=k32,
                dgrad_fused_weights=True,
                dgrad_weights_lds=use_lds,
            )
            if not k32 and _preload_weight_vgprs(spec) <= 36:
                spec = _replace(spec, waves_per_eu=4)
            try:
                spec.validate()
            except ValueError:
                continue
            ok, _ = is_valid_spec(spec, arch=arch)
            if ok:
                return spec
    return None


def direct_dgrad_launch(spec: DirectConv4cSpec | DirectConvSpec) -> dict:
    """Launch geometry for a :func:`direct_dgrad_spec_for_problem` spec.

    Returns ``grid`` / ``block`` and ``workspace_bytes`` (0: single kernel,
    ``B`` is the original ``W``). ``spec`` must have ``dgrad_fused_weights``.
    """
    if not spec.dgrad_fused_weights:
        raise ValueError("direct_dgrad_launch expects a dgrad_fused_weights spec")
    if isinstance(spec, DirectConv4cSpec):
        L = direct_4c_dgrad_launch(spec)
        return {"grid": L["grid"], "block": L["block"], "workspace_bytes": 0}
    tp = spec.problem
    n_h = -(-tp.H // spec.block_h) if spec.block_h > 0 else 1
    return {
        "grid": (
            -(-tp.Wo // spec.block_q),
            tp.groups // spec.block_groups,
            tp.N * n_h,
        ),
        "block": (spec.threads_per_block, 1, 1),
        "workspace_bytes": 0,
    }


def build_direct_dgrad(
    spec: DirectConv4cSpec | DirectConvSpec, *, arch: str = "gfx950"
) -> KernelDef:
    """Build the single dgrad kernel for a :func:`direct_dgrad_spec_for_problem` spec."""
    if not spec.dgrad_fused_weights:
        raise ValueError("build_direct_dgrad expects a dgrad_fused_weights spec")
    if isinstance(spec, DirectConv4cSpec):
        return build_direct_conv_4c(spec, arch=arch)
    return build_direct_conv(spec, arch=arch)


# ---------------------------------------------------------------------------
# MFMA dgrad pipeline plan (pre-pass kernels + main kernel, workspace sizing)
# ---------------------------------------------------------------------------
#
# The MFMA dgrad is not one kernel: a weight pre-pass rewrites W into the
# flipped / channel-swapped layout the fprop streaming kernel reads, and the
# fprop kernel then runs unchanged on (dY, W_T).  Which pre-pass layout the main
# kernel reads depends on its spec (the preloaded and runtime-K paths read the
# coalesced W_coa layout, the default path reads plain W_T), and the grids of
# all three kernels follow from the problem.  That knowledge used to be
# re-derived by every harness that launched the pipeline; it lives here once so
# a dispatcher, a benchmark and a test cannot disagree on it.

# Buffer roles a stage binds to its A / B / D params.
DGRAD_BUF_DY = "dY"
DGRAD_BUF_W = "W"
DGRAD_BUF_DX = "dX"
DGRAD_BUF_WS_WT = "ws_wt"  # plain transposed weights W_T[total_C, KH, KW, kpg]
DGRAD_BUF_WS_COA = "ws_coa"  # coalesced preload layout (see reorganize kernel)


@dataclass(frozen=True)
class DirectMfmaDgradStage:
    """One kernel launch of the MFMA dgrad pipeline.

    ``a`` / ``b`` / ``d`` name the buffer roles bound to the kernel's ``A`` /
    ``B`` / ``D`` pointer params (``b`` is ``None`` for the pre-pass kernels,
    which take only ``A`` and ``D``).  Every stage's byte-size params are the
    sizes of the buffers bound to the matching pointer.
    """

    role: str  # "transpose" | "reorganize" | "main"
    spec: object  # the main stage: DirectConvSpec or DirectConv4cSpec
    grid: tuple[int, int, int]
    block: tuple[int, int, int]
    a: str
    b: str | None
    d: str


@dataclass(frozen=True)
class DirectMfmaDgradPlan:
    """Launch plan of the MFMA dgrad pipeline for one problem + main spec.

    A main spec with ``dgrad_fused_weights`` reads the original ``W`` itself,
    so its plan is the main stage alone and needs no workspace.
    """

    problem: DirectConvProblem  # the original (not transposed) dgrad problem
    fprop_spec: "DirectConvSpec | DirectConv4cSpec"
    stages: tuple[DirectMfmaDgradStage, ...]
    buffer_bytes: tuple[tuple[str, int], ...]

    def nbytes(self, role: str) -> int:
        return dict(self.buffer_bytes)[role]

    @property
    def workspace_bytes(self) -> int:
        """Total scratch the caller must provide (both pre-pass buffers)."""
        d = dict(self.buffer_bytes)
        return d.get(DGRAD_BUF_WS_WT, 0) + d.get(DGRAD_BUF_WS_COA, 0)

    @property
    def main(self) -> DirectMfmaDgradStage:
        return self.stages[-1]


def direct_mfma_dgrad_reads_coalesced(
    fprop_spec: "DirectConvSpec | DirectConv4cSpec",
) -> bool:
    """Whether the main kernel reads the coalesced W_coa layout.

    The preloaded (``waves_k > 1``) and runtime-K-loop paths index weights as
    ``block_idx * 64 * LOAD_VEC + lane * LOAD_VEC``; the default runtime-loop
    path indexes plain ``W_T`` through ``b_desc``. The 4c kernel and the
    fused-weight forms never read it.
    """
    if isinstance(fprop_spec, DirectConv4cSpec) or fprop_spec.dgrad_fused_weights:
        return False
    return fprop_spec.waves_k > 1 or fprop_spec.runtime_k_loop


def direct_mfma_dgrad_main_grid(
    fprop_spec: "DirectConvSpec | DirectConv4cSpec",
) -> tuple[int, int, int]:
    """Grid of the main kernel for a (transposed) fprop spec."""
    if isinstance(fprop_spec, DirectConv4cSpec):
        return direct_4c_dgrad_launch(fprop_spec)["grid"]
    fp = fprop_spec.problem
    if fprop_spec.persistent_grid:
        return (256, 1, 1)
    q_tiles = (fp.Wo + fprop_spec.block_q - 1) // fprop_spec.block_q
    g_tiles = fp.groups // fprop_spec.block_groups
    if fprop_spec.block_h > 0:
        n_h_tiles = (fp.H + fprop_spec.block_h - 1) // fprop_spec.block_h
        return (q_tiles, g_tiles, fp.N * n_h_tiles)
    return (q_tiles, g_tiles, fp.N)


def plan_direct_mfma_dgrad(
    problem: DirectConvProblem, fprop_spec: "DirectConvSpec | DirectConv4cSpec"
) -> DirectMfmaDgradPlan:
    """Build the launch plan for ``problem`` with main-kernel ``fprop_spec``.

    ``fprop_spec`` must be the transposed spec :func:`make_dgrad_fprop_spec`
    (optionally with ``fold_k32`` set) or :func:`make_dgrad_4c_spec` returns
    for ``problem``. With ``dgrad_fused_weights`` the plan is the main kernel
    alone, bound to the original ``W``; otherwise a transpose pre-pass (and,
    for the coalesced-read paths, a reorganize pre-pass) runs first.
    """
    p = problem
    fp = fprop_spec.problem
    if (fp.cpg, fp.kpg, fp.groups, fp.KH, fp.KW) != (
        p.kpg,
        p.cpg,
        p.groups,
        p.KH,
        p.KW,
    ):
        raise ValueError(
            "fprop_spec does not describe the transposed problem of `problem`; "
            "build it with make_dgrad_fprop_spec"
        )
    elem = 2  # fp16 / bf16
    buffers = [
        (DGRAD_BUF_DY, p.N * p.Ho * p.Wo * p.total_k * elem),
        (DGRAD_BUF_W, p.total_k * p.KH * p.KW * p.cpg * elem),
        (DGRAD_BUF_DX, p.N * p.H * p.W * p.total_c * elem),
    ]
    if fprop_spec.dgrad_fused_weights:
        main = DirectMfmaDgradStage(
            role="main",
            spec=fprop_spec,
            grid=direct_mfma_dgrad_main_grid(fprop_spec),
            block=(fprop_spec.threads_per_block, 1, 1),
            a=DGRAD_BUF_DY,
            b=DGRAD_BUF_W,
            d=DGRAD_BUF_DX,
        )
        return DirectMfmaDgradPlan(
            problem=p,
            fprop_spec=fprop_spec,
            stages=(main,),
            buffer_bytes=tuple(buffers),
        )
    ws_wt = direct_dgrad_workspace_bytes(p)
    coalesced = direct_mfma_dgrad_reads_coalesced(fprop_spec)
    k_atom = 32 if getattr(fprop_spec, "fold_k32", False) else 16
    buffers.append((DGRAD_BUF_WS_WT, ws_wt))
    stages = [
        DirectMfmaDgradStage(
            role="transpose",
            spec=DirectTransposeWeightsDgradSpec(problem=p),
            grid=direct_transpose_weights_dgrad_grid(p),
            block=(DIRECT_TRANSPOSE_WEIGHTS_BLOCK, 1, 1),
            a=DGRAD_BUF_W,
            b=None,
            d=DGRAD_BUF_WS_WT,
        )
    ]
    if coalesced:
        buffers.append(
            (
                DGRAD_BUF_WS_COA,
                direct_dgrad_coalesced_workspace_bytes(p, fold_k32=fprop_spec.fold_k32),
            )
        )
        # One 64-lane block per (group, r, s, K-atom, M-tile) -- the K-atom
        # count follows the main kernel's atom width, so fold_k32 halves it.
        n_k_atoms = (p.kpg + k_atom - 1) // k_atom
        n_m_tiles = (p.cpg + 15) // 16
        stages.append(
            DirectMfmaDgradStage(
                role="reorganize",
                spec=DirectReorganizeWeightsSpec(
                    problem=p, fold_k32=fprop_spec.fold_k32
                ),
                grid=(p.groups * p.KH * p.KW * n_k_atoms * n_m_tiles, 1, 1),
                block=(64, 1, 1),
                a=DGRAD_BUF_WS_WT,
                b=None,
                d=DGRAD_BUF_WS_COA,
            )
        )
    stages.append(
        DirectMfmaDgradStage(
            role="main",
            spec=fprop_spec,
            grid=direct_mfma_dgrad_main_grid(fprop_spec),
            block=(fprop_spec.threads_per_block, 1, 1),
            a=DGRAD_BUF_DY,
            b=DGRAD_BUF_WS_COA if coalesced else DGRAD_BUF_WS_WT,
            d=DGRAD_BUF_DX,
        )
    )
    return DirectMfmaDgradPlan(
        problem=p,
        fprop_spec=fprop_spec,
        stages=tuple(stages),
        buffer_bytes=tuple(buffers),
    )


def direct_mfma_dgrad_stage_kernel(
    stage: DirectMfmaDgradStage, arch: str = "gfx950"
) -> KernelDef:
    """IR of one plan stage, built by that stage's own ``build_*`` builder.

    Not a builder itself: a stage is a launch-plan entry (role, grid, buffer
    bindings) wrapping the real spec, which is what a descriptor would carry.
    """
    if stage.role == "transpose":
        return build_direct_transpose_weights_dgrad(stage.spec, arch=arch)
    if stage.role == "reorganize":
        return build_direct_reorganize_weights(stage.spec, arch=arch)
    if stage.role == "main":
        if isinstance(stage.spec, DirectConv4cSpec):
            return build_direct_conv_4c(stage.spec, arch=arch)
        return build_direct_conv(stage.spec, arch=arch)
    raise ValueError(f"unknown MFMA dgrad stage role {stage.role!r}")


# ---------------------------------------------------------------------------
# Direct grouped convolution — backward data (dgrad, scalar FMA fallback)
# ---------------------------------------------------------------------------


@dataclass(frozen=True)
class DirectConvDgradSpec:
    """Direct grouped dgrad kernel: computes the input gradient dX.

    Computes::

        dX[n, hi, wi, c] = sum_{r, s, k} dY[n, ho, wo, k] * W[k, r, s, c]

    where ho = (hi + PAD - r) / stride, wo = (wi + PAD - s) / stride.

    Algorithm — per-(n, wi_tile, c_in_tile) workgroup:
      The workgroup loops over all H rows (hi_iv) and for each (r, s) tap
      reduces over all K output channels via scalar FMA.  No weight transpose
      prepass is needed: W is accessed as W[k, r, s, c_in] with a strided
      pointer step per k.

    Block geometry:
      - ``block_groups`` waves per workgroup, one group per wave.
      - ``block_q = 16`` input W positions per block.
      - Scalar FMA over K (no MFMA); supports any cpg/kpg alignment and stride >= 1.
      - Grid: (ceil(Wi / block_q), ceil(total_c / block_ch), N)
        where block_ch = block_groups * wave_size; each workgroup loops over all H.

    Supported: cpg >= 1, kpg >= 1, stride >= 1, PAD >= 0, groups divisible by block_groups.
    """

    problem: DirectConvProblem
    name: str = "direct_conv_dgrad"
    block_q: int = 16
    block_groups: int = 8
    wave_size: int = 64

    @property
    def threads_per_block(self) -> int:
        return self.block_groups * self.wave_size

    def kernel_name(self) -> str:
        from rocke.helpers.spec import kernel_name_join

        p = self.problem
        return kernel_name_join(
            self.name,
            p.short(),
            f"bq{self.block_q}",
            f"bg{self.block_groups}",
            flags={"bf16": p.dtype == "bf16"},
        )

    def validate(self) -> None:
        p = self.problem
        if p.dtype not in ("fp16", "bf16"):
            raise ValueError(f"DirectConvDgradSpec: unsupported dtype {p.dtype!r}")
        if p.cpg < 1:
            raise ValueError(f"DirectConvDgradSpec requires cpg >= 1 (got {p.cpg})")
        if p.kpg < 1:
            raise ValueError(f"DirectConvDgradSpec requires kpg >= 1 (got {p.kpg})")
        if p.groups % self.block_groups != 0:
            raise ValueError(
                f"groups {p.groups} not divisible by block_groups {self.block_groups}"
            )


def is_valid_dgrad_spec(
    spec: DirectConvDgradSpec, arch: str = "gfx950"
) -> Tuple[bool, str]:
    """Return ``(ok, reason)`` for a dgrad spec on ``arch``.

    The dgrad kernel uses scalar FMA (no MFMA), so there are no MFMA-atom
    constraints on cpg or kpg alignment.  stride > 1 is supported.
    """
    from rocke.core.arch import ArchTarget

    try:
        ArchTarget.from_gfx(arch)
    except KeyError as e:
        return False, str(e)
    p = spec.problem
    if p.cpg < 1:
        return False, f"cpg must be >= 1 (got {p.cpg})"
    if p.kpg < 1:
        return False, f"kpg must be >= 1 (got {p.kpg})"
    if p.groups % spec.block_groups != 0:
        return (
            False,
            f"groups {p.groups} not divisible by block_groups {spec.block_groups}",
        )
    return True, "ok"


def build_direct_conv_dgrad(
    spec: DirectConvDgradSpec, arch: str = "gfx950"
) -> KernelDef:
    """Build the IR for the direct grouped convolution dgrad kernel.

    Computes dX[n, hi, wi, c] = sum_{r, s, k} dY[n, ho, wo, k] * W[k, r, s, c]
    where ho = (hi + PAD - r) / stride, wo = (wi + PAD - s) / stride.

    Algorithm — scalar FMA over (r, s, k_out):
      Each thread owns one (c_in, wi) output element and reduces over all
      (r, s) filter taps and k_out output channels via scalar FMA.  This
      avoids the need for a weight-transpose prepass: W is accessed as
      W[k_out, r, s, c_in] using a strided offset per k_out step.

      dY is loaded as vec4 (4 consecutive k values) per outer k_out block
      to amortise the DRAM-load cost over the c_in reduction.  W is loaded
      as 4 individual scalar loads at stride KH*KW*cpg between k_out values.

    Tensor roles:
      A param — dY: output gradient, shape [N, Ho, Wo, total_k], NHWK
      B param — W:  weights,          shape [total_k, KH, KW, cpg], KRSC
      D param — dX: input gradient,   shape [N, H, W, total_c], NHWC

    Grid: (ceil(Wi / block_w), ceil(total_c / block_ch), N * Hi)
    Block: (block_waves * 64, 1, 1)
    """
    spec.validate()
    ok, why = is_valid_dgrad_spec(spec, arch=arch)
    if not ok:
        raise ValueError(f"invalid DirectConvDgradSpec for {arch}: {why}")

    p = spec.problem
    io_type = _io_type(p.dtype)
    BLOCK_W = spec.block_q  # reuse block_q field as input-W tile
    BLOCK_WAVES = spec.block_groups  # reuse block_groups as wave count per block
    WAVE = spec.wave_size
    THREADS = BLOCK_WAVES * WAVE
    BLOCK_CH = BLOCK_WAVES * WAVE  # channels per workgroup tile

    Ho = p.Ho
    Wo = p.Wo
    c_stride = p.stride

    b = IRBuilder(spec.kernel_name())
    b.kernel.attrs["max_workgroup_size"] = THREADS

    A = b.param("A", PtrType(io_type, "global"), noalias=True, readonly=True, align=16)
    Bp = b.param("B", PtrType(io_type, "global"), noalias=True, readonly=True, align=16)
    D = b.param("D", PtrType(io_type, "global"), noalias=True, writeonly=True, align=16)
    A_bytes = b.param("A_bytes", I32)
    B_bytes = b.param("B_bytes", I32)
    D_bytes = b.param("D_bytes", I32)

    c0 = b.const_i32(0)
    c1 = b.const_i32(1)
    c_total_c = b.const_i32(p.total_c)
    c_total_k = b.const_i32(p.total_k)
    c_half_bytes = b.const_i32(2)
    c_wave = b.const_i32(WAVE)
    oob_sentinel = b.const_i32((1 << 31) - 1)
    zero_f32 = b.const_f32(0.0)

    tid = b.thread_id_x()
    wave_id = b.div(tid, c_wave)
    lane = b.mod(tid, c_wave)

    # Grid: bx=Wi-tile, by=c_in-tile, bz=n.
    # Each workgroup iterates over all H rows in the scf_for below, so grid.z = N.
    bx = b.block_id_x()
    by = b.block_id_y()
    bz = b.block_id_z()
    n = bz

    wi_tile_start = b.mul(bx, b.const_i32(BLOCK_W))
    # Absolute c_in index for this thread.
    c_in = b.add(
        b.mul(by, b.const_i32(BLOCK_CH)),
        b.add(b.mul(wave_id, c_wave), lane),
    )
    c_in_ok = b.cmp_lt(c_in, c_total_c)

    a_rsrc = b.buffer_rsrc(A, A_bytes)
    b_rsrc = b.buffer_rsrc(Bp, B_bytes)
    d_rsrc = b.buffer_rsrc(D, D_bytes)

    # dY descriptor: A[N, Ho, Wo, total_k] NHWK (k is contiguous).
    dy_desc = TensorDescriptor.naive(
        "A", lengths=[p.N, Ho, Wo, p.total_k], coord_names=("n", "ho", "wo", "k")
    )
    # W descriptor: B[total_k, KH, KW, cpg] KRSC (c is contiguous).
    b_desc = TensorDescriptor.naive(
        "B", lengths=[p.total_k, p.KH, p.KW, p.cpg], coord_names=("k", "r", "s", "c")
    )
    # dX descriptor: D[N, H, W, total_c] NHWC.
    d_desc = TensorDescriptor.naive(
        "D", lengths=[p.N, p.H, p.W, p.total_c], coord_names=("n", "h", "w", "c")
    )

    # Stride between consecutive k_out values in W (in bytes):
    #   W[k+1, r, s, c] - W[k, r, s, c] = KH*KW*cpg * 2 bytes
    k_stride_bytes = b.const_i32(p.KH * p.KW * p.cpg * 2)
    c_Wi = b.const_i32(p.W)
    c_kpg = b.const_i32(p.kpg)
    c_st = b.const_i32(c_stride) if c_stride > 1 else None

    # Runtime H-loop: each hi iteration is self-contained.
    # A dummy i32 iter_arg threads through the loop.
    hi_loop = b.scf_for_iter(
        c0,
        b.const_i32(p.H),
        c1,
        [("dg_hi_dummy", b.const_i32(0))],
        iv_name="dg_hi",
        elide_trailing_barrier=False,
    )
    with hi_loop as (hi_iv, (dummy_in,)):
        for j in range(BLOCK_W):
            wi = b.add(wi_tile_start, b.const_i32(j))
            wi_ok = b.cmp_lt(wi, c_Wi)

            acc = zero_f32

            for r_const in range(p.KH):
                hi_p_r = b.add(hi_iv, b.const_i32(p.PAD - r_const))
                if c_stride > 1:
                    ho = b.div(hi_p_r, c_st)
                    r_valid = b.land(
                        b.cmp_ge(hi_p_r, c0),
                        b.land(
                            b.cmp_eq(b.mod(hi_p_r, c_st), c0),
                            b.cmp_lt(ho, b.const_i32(Ho)),
                        ),
                    )
                else:
                    ho = hi_p_r
                    r_valid = b.land(
                        b.cmp_ge(hi_p_r, c0), b.cmp_lt(ho, b.const_i32(Ho))
                    )

                for s_const in range(p.KW):
                    wi_p_s = b.add(wi, b.const_i32(p.PAD - s_const))
                    if c_stride > 1:
                        wo = b.div(wi_p_s, c_st)
                        s_valid = b.land(
                            b.cmp_ge(wi_p_s, c0),
                            b.land(
                                b.cmp_eq(b.mod(wi_p_s, c_st), c0),
                                b.cmp_lt(wo, b.const_i32(Wo)),
                            ),
                        )
                    else:
                        wo = wi_p_s
                        s_valid = b.land(
                            b.cmp_ge(wi_p_s, c0), b.cmp_lt(wo, b.const_i32(Wo))
                        )

                    tap_valid = b.land(b.land(r_valid, s_valid), b.land(c_in_ok, wi_ok))

                    # Precompute W base offset at k_out=0 for this (r, s, c_in).
                    # W offset step per k_out: KH*KW*cpg*2 bytes (stride along k dim).
                    # c_in_in_group = c_in % cpg (c index within the filter's last dim).
                    c_in_in_grp = b.mod(c_in, b.const_i32(p.cpg))
                    # Determine group: group = c_in // cpg → k_out base = group * kpg.
                    grp = b.div(c_in, b.const_i32(p.cpg))
                    k_base = b.mul(grp, c_kpg)

                    # W base offset at (k=k_base, r, s, c_in_in_grp) in bytes.
                    w_off0, _ = b_desc.offset(
                        b,
                        k=k_base,
                        r=b.const_i32(r_const),
                        s=b.const_i32(s_const),
                        c=c_in_in_grp,
                    )
                    w_off0_bytes = b.mul(w_off0, c_half_bytes)

                    # dY base offset at (n, ho, wo, k=k_base) in bytes.
                    # dy_desc is a naive descriptor (no embed), so dy_valid = None;
                    # the ho/wo boundary is already encoded in tap_valid above.
                    dy_off0, _ = dy_desc.offset(b, n=n, ho=ho, wo=wo, k=k_base)
                    dy_off0_bytes = b.mul(dy_off0, c_half_bytes)

                    # Inner loop over k_out within the group (runtime scf.for).
                    loop_tag = f"dg_rs_r{r_const}_s{s_const}_j{j}"
                    k_loop = b.scf_for_iter(
                        c0,
                        c_kpg,
                        c1,
                        [(f"k_acc_{loop_tag}", acc)],
                        iv_name=f"dg_k_{loop_tag}",
                        elide_trailing_barrier=False,
                    )
                    with k_loop as (k_iv, (acc_k,)):
                        # W[k_base + k_iv, r, s, c_in_in_grp]: strided k_out access.
                        k_byte_off = b.mul(k_iv, k_stride_bytes)
                        w_byte = b.add(w_off0_bytes, k_byte_off)
                        safe_w = b.select(tap_valid, w_byte, oob_sentinel)
                        if p.dtype == "bf16":
                            w_h = b.buffer_load_bf16(b_rsrc, safe_w, c0)
                        else:
                            w_h = b.buffer_load_f16(b_rsrc, safe_w, c0)
                        w_f32 = b.select(tap_valid, b.cast_to_f32(w_h), zero_f32)

                        # dY[n, ho, wo, k_base + k_iv]: k is contiguous in NHWK.
                        dy_byte = b.add(dy_off0_bytes, b.mul(k_iv, c_half_bytes))
                        safe_dy = b.select(tap_valid, dy_byte, oob_sentinel)
                        if p.dtype == "bf16":
                            dy_h = b.buffer_load_bf16(a_rsrc, safe_dy, c0)
                        else:
                            dy_h = b.buffer_load_f16(a_rsrc, safe_dy, c0)
                        dy_f32 = b.select(tap_valid, b.cast_to_f32(dy_h), zero_f32)

                        new_acc = b.fma(w_f32, dy_f32, acc_k)
                        b.scf_yield(new_acc)

                    acc = k_loop.results[0]

            # Store dX[n, hi, wi, c_in].
            d_off, _ = d_desc.offset(b, n=n, h=hi_iv, w=wi, c=c_in)
            safe_d = b.select(
                b.land(c_in_ok, wi_ok), b.mul(d_off, c_half_bytes), oob_sentinel
            )
            if p.dtype == "bf16":
                b.buffer_store_bf16(d_rsrc, safe_d, c0, b.trunc_f32_to_bf16(acc))
            else:
                b.buffer_store_f16(d_rsrc, safe_d, c0, b.trunc_f32_to_f16(acc))

        b.scf_yield(dummy_in)

    return b.kernel


# ---------------------------------------------------------------------------
# Depthwise dgrad kernel — cpg = kpg = 1, groups = C = K, any stride
# ---------------------------------------------------------------------------


@dataclass(frozen=True)
class DirectDepthwiseDgradSpec:
    """Direct depthwise dgrad kernel for ``cpg = kpg = 1`` (groups == C == K).

    Computes::

        dX[n, hi, wi, ch] = sum_{r, s} dY[n, ho, wo, ch] * W[ch, r, s, 0]

    where ``ho = (hi + PAD - r) / stride`` and ``wo = (wi + PAD - s) / stride``
    (the quotients must be exact integers lying in ``[0, Ho)``/``[0, Wo)``).

    For stride > 1 most (r, s) positions are invalid for a given (hi, wi) —
    the embed boundary check handles this automatically.

    Algorithm: scalar FMA over (r, s) filter taps, identical in structure to
    the fprop depthwise kernel but iterating over input rows hi (not output
    rows ho). Weights are preloaded into f32 registers.

    Block geometry:
      ``threads_per_block = block_waves * 64``
      Grid: ``(ceil(Wi / block_w), ceil(C / block_ch), N)``
    """

    problem: DirectConvProblem
    name: str = "direct_depthwise_dgrad"
    block_w: int = 8
    block_waves: int = 1
    wave_size: int = 64

    @property
    def threads_per_block(self) -> int:
        return self.block_waves * self.wave_size

    @property
    def block_ch(self) -> int:
        return self.block_waves * self.wave_size

    def kernel_name(self) -> str:
        from rocke.helpers.spec import kernel_name_join

        p = self.problem
        return kernel_name_join(
            self.name,
            p.short(),
            f"bw{self.block_w}",
            f"bw{self.block_waves}wv",
            flags={"bf16": p.dtype == "bf16"},
        )

    def validate(self) -> None:
        p = self.problem
        if p.dtype not in ("fp16", "bf16"):
            raise ValueError(
                f"DirectDepthwiseDgradSpec: unsupported dtype {p.dtype!r}; expected fp16 or bf16"
            )
        if p.cpg != 1 or p.kpg != 1:
            raise ValueError(
                f"DirectDepthwiseDgradSpec requires cpg=kpg=1 (got {p.cpg}, {p.kpg})"
            )


def is_valid_depthwise_dgrad_spec(
    spec: DirectDepthwiseDgradSpec, arch: str = "gfx950"
) -> Tuple[bool, str]:
    """Return ``(ok, reason)`` for a depthwise dgrad spec on ``arch``."""
    from rocke.core.arch import ArchTarget

    try:
        ArchTarget.from_gfx(arch)
    except KeyError as e:
        return False, str(e)
    p = spec.problem
    if p.dtype not in ("fp16", "bf16"):
        return (
            False,
            f"DirectDepthwiseDgradSpec: unsupported dtype {p.dtype!r}; expected fp16 or bf16",
        )
    if p.cpg != 1 or p.kpg != 1:
        return False, f"requires cpg=kpg=1 (got {p.cpg}, {p.kpg})"
    return True, "ok"


def build_direct_depthwise_dgrad(
    spec: DirectDepthwiseDgradSpec, arch: str = "gfx950"
) -> KernelDef:
    """Build the IR for the scalar depthwise dgrad kernel.

    Computes dX from dY and W using a scalar FMA loop over (r, s) filter taps.
    Supports any stride and padding.

    Tensor roles:
      A param — dY: output gradient, shape [N, Ho, Wo, groups], NHWK
      B param — W:  weights,          shape [groups, KH, KW, 1], KRSC
      D param — dX: input gradient,   shape [N, H, W, groups],   NHWC

    Grid: (ceil(Wi / block_w), ceil(groups / block_ch), N)
    Block: (block_waves * 64, 1, 1)

    The kernel uses a runtime H-loop (scf.for over hi = 0..H-1). Each hi
    iteration is self-contained: accumulate over valid (r, s) taps, then store
    dX[hi]. A dummy iteration argument threads through the loop so no actual
    state crosses iteration boundaries.
    """
    spec.validate()
    ok, why = is_valid_depthwise_dgrad_spec(spec, arch=arch)
    if not ok:
        raise ValueError(f"invalid DirectDepthwiseDgradSpec for {arch}: {why}")

    p = spec.problem
    BLOCK_W = spec.block_w
    BLOCK_WAVES = spec.block_waves
    WAVE = spec.wave_size
    THREADS = spec.threads_per_block
    BLOCK_CH = spec.block_ch
    Ho = p.Ho
    Wo = p.Wo
    c_stride = p.stride  # Python int — used in build-time divisibility tests

    b = IRBuilder(spec.kernel_name())
    b.kernel.attrs["max_workgroup_size"] = THREADS

    io_type = _io_type(p.dtype)
    A = b.param("A", PtrType(io_type, "global"), noalias=True, readonly=True, align=16)
    Bp = b.param("B", PtrType(io_type, "global"), noalias=True, readonly=True, align=16)
    D = b.param("D", PtrType(io_type, "global"), noalias=True, writeonly=True, align=16)
    A_bytes = b.param("A_bytes", I32)
    B_bytes = b.param("B_bytes", I32)
    D_bytes = b.param("D_bytes", I32)

    c0 = b.const_i32(0)
    c1 = b.const_i32(1)
    c_groups = b.const_i32(p.groups)
    c_half_bytes = b.const_i32(2)
    c_wave = b.const_i32(WAVE)
    oob_sentinel = b.const_i32((1 << 31) - 1)
    zero_f32 = b.const_f32(0.0)

    tid = b.thread_id_x()
    wave_id = b.div(tid, c_wave)
    lane = b.mod(tid, c_wave)

    bx = b.block_id_x()
    by = b.block_id_y()
    n = b.block_id_z()
    wi_tile_start = b.mul(bx, b.const_i32(BLOCK_W))
    ch = b.add(
        b.mul(by, b.const_i32(BLOCK_CH)),
        b.add(b.mul(wave_id, c_wave), lane),
    )
    ch_in_range = b.cmp_lt(ch, c_groups)

    a_rsrc = b.buffer_rsrc(A, A_bytes)
    b_rsrc = b.buffer_rsrc(Bp, B_bytes)
    d_rsrc = b.buffer_rsrc(D, D_bytes)

    dy_desc = TensorDescriptor.naive(
        "A", lengths=[p.N, Ho, Wo, p.groups], coord_names=("n", "ho", "wo", "ch")
    )
    b_desc = TensorDescriptor.naive(
        "B", lengths=[p.groups, p.KH, p.KW, 1], coord_names=("k", "r", "s", "c")
    )
    d_desc = TensorDescriptor.naive(
        "D", lengths=[p.N, p.H, p.W, p.groups], coord_names=("n", "h", "w", "ch")
    )

    # Preload W[ch, r, s, 0] into registers (KH * KW f32 per lane).
    weights_f32: List[List[Value]] = []
    for r_const in range(p.KH):
        row: List[Value] = []
        for s_const in range(p.KW):
            w_off, _ = b_desc.offset(
                b, k=ch, r=b.const_i32(r_const), s=b.const_i32(s_const), c=c0
            )
            safe_w = b.select(ch_in_range, b.mul(w_off, c_half_bytes), oob_sentinel)
            w_h = (
                b.buffer_load_bf16(b_rsrc, safe_w, c0)
                if p.dtype == "bf16"
                else b.buffer_load_f16(b_rsrc, safe_w, c0)
            )
            row.append(b.select(ch_in_range, b.cast_to_f32(w_h), zero_f32))
        weights_f32.append(row)

    c_Wi = b.const_i32(p.W)
    c_st = b.const_i32(c_stride) if c_stride > 1 else None

    # Runtime H-loop: each iteration independently accumulates and stores dX[hi].
    # A dummy i32 iter_arg threads through to satisfy scf_for_iter requirements
    # (no actual state crosses iterations — each hi is self-contained).
    hi_loop = b.scf_for_iter(
        c0,
        b.const_i32(p.H),
        c1,
        [("dg_dw_dummy", b.const_i32(0))],
        iv_name="dg_dw_hi",
        elide_trailing_barrier=False,
    )
    with hi_loop as (hi_iv, (dummy_in,)):
        for j in range(BLOCK_W):
            wi = b.add(wi_tile_start, b.const_i32(j))
            wi_ok = b.cmp_lt(wi, c_Wi)

            acc = zero_f32
            for r_const in range(p.KH):
                # ho = (hi + PAD - r) / stride — check non-negative, in-range, divisible.
                hi_p_r = b.add(hi_iv, b.const_i32(p.PAD - r_const))
                if c_stride > 1:
                    ho = b.div(hi_p_r, c_st)
                    r_valid = b.land(
                        b.cmp_ge(hi_p_r, c0),
                        b.land(
                            b.cmp_eq(b.mod(hi_p_r, c_st), c0),
                            b.cmp_lt(ho, b.const_i32(Ho)),
                        ),
                    )
                else:
                    ho = hi_p_r
                    r_valid = b.land(
                        b.cmp_ge(hi_p_r, c0), b.cmp_lt(ho, b.const_i32(Ho))
                    )

                for s_const in range(p.KW):
                    wi_p_s = b.add(wi, b.const_i32(p.PAD - s_const))
                    if c_stride > 1:
                        wo = b.div(wi_p_s, c_st)
                        s_valid = b.land(
                            b.cmp_ge(wi_p_s, c0),
                            b.land(
                                b.cmp_eq(b.mod(wi_p_s, c_st), c0),
                                b.cmp_lt(wo, b.const_i32(Wo)),
                            ),
                        )
                    else:
                        wo = wi_p_s
                        s_valid = b.land(
                            b.cmp_ge(wi_p_s, c0), b.cmp_lt(wo, b.const_i32(Wo))
                        )

                    valid = b.land(b.land(r_valid, s_valid), b.land(ch_in_range, wi_ok))

                    dy_off, _ = dy_desc.offset(b, n=n, ho=ho, wo=wo, ch=ch)
                    safe_dy = b.select(valid, b.mul(dy_off, c_half_bytes), oob_sentinel)
                    dy_h = (
                        b.buffer_load_bf16(a_rsrc, safe_dy, c0)
                        if p.dtype == "bf16"
                        else b.buffer_load_f16(a_rsrc, safe_dy, c0)
                    )
                    dy_f32 = b.select(valid, b.cast_to_f32(dy_h), zero_f32)
                    acc = b.fma(weights_f32[r_const][s_const], dy_f32, acc)

            # Store dX[n, hi, wi, ch].
            d_off, _ = d_desc.offset(b, n=n, h=hi_iv, w=wi, ch=ch)
            safe_d = b.select(
                b.land(ch_in_range, wi_ok), b.mul(d_off, c_half_bytes), oob_sentinel
            )
            if p.dtype == "bf16":
                b.buffer_store_bf16(d_rsrc, safe_d, c0, b.trunc_f32_to_bf16(acc))
            else:
                b.buffer_store_f16(d_rsrc, safe_d, c0, b.trunc_f32_to_f16(acc))

        b.scf_yield(dummy_in)

    return b.kernel


# ---------------------------------------------------------------------------
# Depthwise dgrad — ho-streaming with circular accumulator slots
#
# Algorithm: stream dY rows (ho=0..Ho-1) like the fprop kernel streams hi rows.
# For each ho, every r-tap contributes to hi = ho*stride + r - PAD.  A circular
# buffer of n_slots = stride*KH accumulator slots carries each hi value until all
# its (ho, r) contributions are received, then flushes it to dX.
#
#   - dY is streamed forward one row at a time (cache-friendly, no scatter reads)
#   - W[r, s, ch] is preloaded into registers once before the ho-loop
#   - Each lane holds one (ch, wi) pair and accumulates in f32 registers
#
# Supports any stride.  For stride=1 the flush logic degenerates to the fprop
# mirror (flush one hi per ho).  For stride=2, up to stride hi values are flushed
# per ho (the last ho flushes the remaining odd hi values).
# ---------------------------------------------------------------------------


@dataclass(frozen=True)
class DirectDepthwiseDgradStreamSpec:
    """Ho-streaming depthwise dgrad kernel for any stride.

    Streams dY rows (ho), accumulates into circular dX slots (hi), and flushes
    each hi value when all its contributing (ho, r) pairs have been processed.
    W[ch, r, s] is preloaded into registers before the ho-loop.

    Block geometry:
      ``threads_per_block = block_waves * 64``
      Grid: ``(ceil(Wo / block_w), ceil(C / block_ch), N)``
      (Note: grid uses Wo/Wo — the dY spatial dims — but block_w tiles dX Wi too.)
    """

    problem: DirectConvProblem
    name: str = "direct_depthwise_dgrad_stream"
    block_w: int = 8  # dX Wi positions per block (also controls LDS width)
    block_waves: int = 1
    wave_size: int = 64

    @property
    def threads_per_block(self) -> int:
        return self.block_waves * self.wave_size

    @property
    def block_ch(self) -> int:
        return self.block_waves * self.wave_size

    def kernel_name(self) -> str:
        from rocke.helpers.spec import kernel_name_join

        p = self.problem
        return kernel_name_join(
            self.name,
            p.short(),
            f"bw{self.block_w}",
            f"bw{self.block_waves}wv",
            flags={"bf16": p.dtype == "bf16"},
        )

    def validate(self) -> None:
        p = self.problem
        if p.dtype not in ("fp16", "bf16"):
            raise ValueError(
                f"DirectDepthwiseDgradStreamSpec: unsupported dtype {p.dtype!r}; expected fp16 or bf16"
            )
        if p.cpg != 1 or p.kpg != 1:
            raise ValueError(
                f"DirectDepthwiseDgradStreamSpec requires cpg=kpg=1 (got {p.cpg}, {p.kpg})"
            )


def is_valid_depthwise_dgrad_stream_spec(
    spec: DirectDepthwiseDgradStreamSpec, arch: str = "gfx950"
) -> Tuple[bool, str]:
    """Return ``(ok, reason)`` for a ho-streaming depthwise dgrad spec."""
    from rocke.core.arch import ArchTarget

    try:
        ArchTarget.from_gfx(arch)
    except KeyError as e:
        return False, str(e)
    p = spec.problem
    if p.dtype not in ("fp16", "bf16"):
        return (
            False,
            f"DirectDepthwiseDgradStreamSpec: unsupported dtype {p.dtype!r}; expected fp16 or bf16",
        )
    if p.cpg != 1 or p.kpg != 1:
        return False, f"requires cpg=kpg=1 (got {p.cpg}, {p.kpg})"
    return True, "ok"


def build_direct_depthwise_dgrad_streaming(
    spec: DirectDepthwiseDgradStreamSpec, arch: str = "gfx950"
) -> KernelDef:
    """Build the ho-streaming depthwise dgrad kernel.

    Streams dY rows (ho) in a Python-unrolled loop.  For each ho, all r-taps
    are evaluated (KH iterations, fully unrolled), contributing to hi values
    via circular accumulator slots.  W is preloaded into registers once before
    the loop.  The flush condition is computed at Python build time for each ho.

    Tensor roles:
      A param — dY: output gradient, shape [N, Ho, Wo, groups], NHWK
      B param — W:  weights,          shape [groups, KH, KW, 1], KRSC
      D param — dX: input gradient,   shape [N, H, W, groups],   NHWC

    Grid: (ceil(Wi / block_w), ceil(C / block_ch), N)
    """
    spec.validate()
    ok, why = is_valid_depthwise_dgrad_stream_spec(spec, arch=arch)
    if not ok:
        raise ValueError(f"invalid DirectDepthwiseDgradStreamSpec for {arch}: {why}")

    p = spec.problem
    BLOCK_W = spec.block_w
    WAVE = spec.wave_size
    BLOCK_WAVES = spec.block_waves
    THREADS = BLOCK_WAVES * WAVE
    BLOCK_CH = BLOCK_WAVES * WAVE
    Ho = p.Ho
    Wo = p.Wo
    stride = p.stride

    # Circular accumulator depth: stride * KH slots covers all in-flight hi values.
    n_slots = stride * p.KH

    b = IRBuilder(spec.kernel_name())
    b.kernel.attrs["max_workgroup_size"] = THREADS

    io_type = _io_type(p.dtype)
    A = b.param("A", PtrType(io_type, "global"), noalias=True, readonly=True, align=16)
    Bp = b.param("B", PtrType(io_type, "global"), noalias=True, readonly=True, align=16)
    D = b.param("D", PtrType(io_type, "global"), noalias=True, writeonly=True, align=16)
    A_bytes = b.param("A_bytes", I32)
    B_bytes = b.param("B_bytes", I32)
    D_bytes = b.param("D_bytes", I32)

    c0 = b.const_i32(0)
    c_groups = b.const_i32(p.groups)
    c_half_bytes = b.const_i32(2)
    c_wave = b.const_i32(WAVE)
    oob_sentinel = b.const_i32((1 << 31) - 1)
    zero_f32 = b.const_f32(0.0)

    tid = b.thread_id_x()
    wave_id = b.div(tid, c_wave)
    lane = b.mod(tid, c_wave)

    bx = b.block_id_x()
    by = b.block_id_y()
    n = b.block_id_z()
    wi_tile_start = b.mul(bx, b.const_i32(BLOCK_W))
    ch = b.add(
        b.mul(by, b.const_i32(BLOCK_CH)),
        b.add(b.mul(wave_id, c_wave), lane),
    )
    ch_ok = b.cmp_lt(ch, c_groups)

    a_rsrc = b.buffer_rsrc(A, A_bytes)
    b_rsrc = b.buffer_rsrc(Bp, B_bytes)
    d_rsrc = b.buffer_rsrc(D, D_bytes)

    # dY descriptor: A[N, Ho, Wo, groups] NHWK.
    dy_desc = TensorDescriptor.naive(
        "A", lengths=[p.N, Ho, Wo, p.groups], coord_names=("n", "ho", "wo", "ch")
    )
    # W descriptor: B[groups, KH, KW, 1] KRSC.
    b_desc = TensorDescriptor.naive(
        "B", lengths=[p.groups, p.KH, p.KW, 1], coord_names=("k", "r", "s", "c")
    )
    # dX descriptor: D[N, H, W, groups] NHWC.
    d_desc = TensorDescriptor.naive(
        "D", lengths=[p.N, p.H, p.W, p.groups], coord_names=("n", "h", "w", "ch")
    )

    # Preload W[ch, r, s, 0] into f32 registers (KH*KW values per thread).
    weights_f32: List[List[Value]] = []
    for r_const in range(p.KH):
        row: List[Value] = []
        for s_const in range(p.KW):
            w_off, _ = b_desc.offset(
                b, k=ch, r=b.const_i32(r_const), s=b.const_i32(s_const), c=c0
            )
            safe_w = b.select(ch_ok, b.mul(w_off, c_half_bytes), oob_sentinel)
            w_h = (
                b.buffer_load_bf16(b_rsrc, safe_w, c0)
                if p.dtype == "bf16"
                else b.buffer_load_f16(b_rsrc, safe_w, c0)
            )
            row.append(b.select(ch_ok, b.cast_to_f32(w_h), zero_f32))
        weights_f32.append(row)

    # Circular accumulator slots: acc_slots[slot][j] for slot in [0, n_slots) and j in [0, BLOCK_W).
    # Each slot corresponds to hi % n_slots, accumulating one (hi, wi) pair's partial dX sum.
    acc_slots: List[List[Value]] = [[zero_f32] * BLOCK_W for _ in range(n_slots)]

    c_Wi = b.const_i32(p.W)
    c_Wo = b.const_i32(Wo)

    # Python-unrolled ho-streaming loop (Ho iterations = half of H for stride=2).
    for y in range(Ho):
        y_ho = y  # Python int — ho_iter

        # For each (r_const): compute hi = y*stride + r_const - PAD.
        # If hi is in [0, H): pre-load dY[n, y, *, ch] values needed for this (ho, r).
        # Then for each (s_const): find wo = (wi + PAD - s_const)//stride, check divisibility.

        for r_const in range(p.KH):
            hi_int = y_ho * stride + r_const - p.PAD  # Python int
            if not (0 <= hi_int < p.H):
                continue
            slot = hi_int % n_slots

            for s_const in range(p.KW):
                for j in range(BLOCK_W):
                    # wi = wi_tile_start + j (runtime value)
                    # wo = (wi + PAD - s_const) / stride — check divisibility
                    # Since wi_tile_start = bx * BLOCK_W (even when BLOCK_W even),
                    # parity of wi is determined by j.
                    # (wi + PAD - s_const) % stride: we check at runtime.
                    wi_rel_PAD_s = (
                        j + p.PAD - s_const
                    )  # Python int relative to wi_tile_start
                    # wi_tile_start is bx*BLOCK_W; we need (wi_tile_start + wi_rel_PAD_s) % stride.
                    # This is (bx*BLOCK_W + wi_rel_PAD_s) % stride.
                    # Since BLOCK_W must be divisible by stride for parity-based tiling to work,
                    # we check at runtime to handle all cases.

                    wi = b.add(wi_tile_start, b.const_i32(j))
                    wi_ok = b.cmp_lt(wi, c_Wi)

                    # Runtime divisibility and range check for wo.
                    wi_p_s = b.add(wi, b.const_i32(p.PAD - s_const))
                    if stride > 1:
                        c_st = b.const_i32(stride)
                        div_ok = b.cmp_eq(b.mod(wi_p_s, c_st), c0)
                        wo = b.div(wi_p_s, c_st)
                    else:
                        div_ok = None
                        wo = wi_p_s

                    wo_ok = b.land(b.cmp_ge(wi_p_s, c0), b.cmp_lt(wo, c_Wo))
                    if stride > 1:
                        tap_valid = b.land(b.land(div_ok, wo_ok), b.land(ch_ok, wi_ok))
                    else:
                        tap_valid = b.land(wo_ok, b.land(ch_ok, wi_ok))

                    dy_off, _ = dy_desc.offset(
                        b, n=n, ho=b.const_i32(y_ho), wo=wo, ch=ch
                    )
                    safe_dy = b.select(
                        tap_valid, b.mul(dy_off, c_half_bytes), oob_sentinel
                    )
                    dy_h = (
                        b.buffer_load_bf16(a_rsrc, safe_dy, c0)
                        if p.dtype == "bf16"
                        else b.buffer_load_f16(a_rsrc, safe_dy, c0)
                    )
                    dy_f32 = b.select(tap_valid, b.cast_to_f32(dy_h), zero_f32)

                    acc_slots[slot][j] = b.fma(
                        weights_f32[r_const][s_const], dy_f32, acc_slots[slot][j]
                    )

        # Flush complete hi values after this ho.
        # hi is complete when y (= ho) equals y_last(hi) = min(Ho-1, (hi+PAD)//stride).
        # Case 1 (y < Ho-1): flush hi in [y*stride - PAD, (y+1)*stride - 1 - PAD] ∩ [0, H).
        # Case 2 (y == Ho-1): flush hi in [(Ho-1)*stride - PAD, H).
        if y_ho < Ho - 1:
            flush_start = y_ho * stride - p.PAD
            flush_end = min(p.H, (y_ho + 1) * stride - p.PAD)
        else:
            flush_start = (Ho - 1) * stride - p.PAD
            flush_end = p.H

        for hi_flush in range(max(0, flush_start), flush_end):
            slot = hi_flush % n_slots
            for j in range(BLOCK_W):
                wi = b.add(wi_tile_start, b.const_i32(j))
                wi_ok = b.cmp_lt(wi, c_Wi)
                d_off, _ = d_desc.offset(b, n=n, h=b.const_i32(hi_flush), w=wi, ch=ch)
                safe_d = b.select(
                    b.land(ch_ok, wi_ok), b.mul(d_off, c_half_bytes), oob_sentinel
                )
                if p.dtype == "bf16":
                    b.buffer_store_bf16(
                        d_rsrc, safe_d, c0, b.trunc_f32_to_bf16(acc_slots[slot][j])
                    )
                else:
                    b.buffer_store_f16(
                        d_rsrc, safe_d, c0, b.trunc_f32_to_f16(acc_slots[slot][j])
                    )
                # Reset slot for future use.
                acc_slots[slot][j] = zero_f32

    return b.kernel


# ---------------------------------------------------------------------------
# Depthwise dgrad — windowed ho-streaming (stride 1)
#
# Same circular-slot streaming as build_direct_depthwise_dgrad_streaming, but
# each dY row is read once per block as a window of ``block_w + KW - 1``
# positions and every (r, s, j) tap reads its operand out of that window,
# instead of issuing one guarded load (plus a validity select) per tap.
#
# Addressing: every dY/dX buffer offset is ``lane + row``. The lane part is
# the row-invariant (channel, column) byte offset, computed once per window
# column, or DW_DGRAD_WIN_OOB_LANE when the channel is past ``groups`` or the
# column is padding; the row part is the block-uniform row byte offset, or
# DW_DGRAD_WIN_OOB_UNIFORM for a padding row of a split-H block. Either
# sentinel pushes the sum past the buffer extent, so the load reads zero and
# the store is dropped with one add per access and no per-tap select. The two
# sentinels sum to 2**31 - 1, so the signed i32 add never overflows; the price
# is that dY and dX must each stay below 2**30 bytes.
#
# Software pipeline: the window of the next live dY row is issued before the
# FMAs of the current row, followed by a sched_barrier so the scheduler cannot
# sink those loads down to their first use.
#
#   - ``ch_per_lane`` packs adjacent channels into one lane (vector loads and
#     stores, packed f32 FMA); requires ``groups % ch_per_lane == 0``.
#   - ``block_h`` splits H into chunks of dX rows; each chunk re-reads a
#     ``KH - 1`` row halo of dY. It bounds the unrolled body and adds blocks
#     for small-batch problems. ``0`` keeps the whole H in one block, which
#     also lets the builder prune padding rows at build time.
#   - ``dot2`` pairs filter taps (s, s+1) into one ``arith.fdot2``
#     (``v_dot2c_f32_{f16,bf16}``): the window stays in 16-bit, adjacent
#     window columns are packed once per row, and an odd KW pads the last
#     weight pair with zero. gfx950 only; ``ch_per_lane`` must be 1.
#   - ``mfma`` switches to the Toeplitz MFMA form (gfx950, groups % 8 == 0):
#     one-hot diagonal weights against 8 channels x 4 window columns per
#     16x16x32 MFMA, with dY windows and dX rows staged through LDS double
#     buffers (one barrier per row). ``w_fold`` puts 1, 2 or 4 images in one
#     tile and ``prefetch_rows`` sets the dY rows in flight. Its non-finite
#     semantics differ: an Inf / NaN in dY reaches its whole 8-channel group
#     (see _build_dw_dgrad_win_mfma).
#
# Stride 1 only: the window covers consecutive wo positions.
# ---------------------------------------------------------------------------

# Hard cap on the statically unrolled FMA count per lane: the row loop, the
# taps and the block width are all unrolled, and compile time grows with it.
DW_DGRAD_WIN_MAX_UNROLL = 1 << 15
DW_DGRAD_WIN_OOB_LANE = 1 << 30
DW_DGRAD_WIN_OOB_UNIFORM = (1 << 30) - 1
DW_DGRAD_WIN_MAX_TENSOR_BYTES = (1 << 30) - 1
# Arches whose backend selects llvm.amdgcn.fdot2 for both f16 and bf16.
DW_DGRAD_WIN_DOT2_ARCHES = ("gfx950",)
# Toeplitz MFMA form (``mfma``): channels per wave (the 8-wide K group of the
# 16x16x32 atom), the arches with that 16-bit atom, and the form's limits.
DW_DGRAD_MFMA_CH = 8
DW_DGRAD_MFMA_ARCHES = ("gfx950",)
DW_DGRAD_MFMA_W_FOLDS = (1, 2, 4)
# Statically unrolled MFMAs per wave (rows x KH x passes); dispatch sets
# block_h so a tall image stays well below it.
DW_DGRAD_MFMA_MAX_UNROLL = 512
# Up to 8 waves (2 per SIMD) so a wave keeps 256 VGPRs, of which the
# register-resident fragments (mfma_frag_vgprs) may take at most this many.
DW_DGRAD_MFMA_MAX_WAVES = 8
DW_DGRAD_MFMA_MAX_FRAG_VGPRS = 224
DW_DGRAD_MFMA_MAX_PREFETCH_ROWS = 4
# LDS per workgroup for the staged dY windows and dX rows.
DW_DGRAD_MFMA_LDS_BUDGET = 64 * 1024


def _dw_mfma_passes(KW: int) -> int:
    """16x16x32 passes per filter row: each pass covers 4 window columns of
    both column parities, so a row of KW taps needs ``ceil((KW + 1) / 4)``."""
    return (KW + 4) // 4


@dataclass(frozen=True)
class DirectDepthwiseDgradWindowedSpec:
    """Windowed ho-streaming depthwise dgrad kernel (stride 1, cpg = kpg = 1).

    Block geometry (VALU form):
      ``threads_per_block = block_waves * 64``
      ``block_ch = threads_per_block * ch_per_lane``
      Grid: ``(ceil(W / block_w), ceil(C / block_ch), N * h_tiles)``

    Toeplitz MFMA form (``mfma=True``, gfx950): every wave owns 8 channels,
    so ``block_ch = 8 * block_waves``; a block covers ``tile_w = 32 / w_fold``
    columns of ``w_fold`` images. Grid:
    ``(ceil(W / tile_w), ceil(C / block_ch), ceil(N / w_fold) * h_tiles)``.
    ``block_w`` and ``ch_per_lane`` do not apply (``ch_per_lane`` must stay 1;
    ``block_w`` is left out of the kernel name).

    The MFMA form multiplies one-hot weights against 8 channels at once, so a
    non-finite dY value reaches every dX element of its 8-channel group, in
    its rows of the receptive field and over ``4 * ceil((KW + 1) / 4)``
    columns: the field plus the zero-weight taps of the passes, one to four
    extra columns (one for KW = 3, 7, 11, two for KW = 6, 10, three for
    KW = 5, 9, four for KW = 4, 8, 12; ``0 * Inf = NaN``).
    Finite inputs give the same results as the VALU form up to fp32
    summation order.
    """

    problem: DirectConvProblem
    name: str = "direct_depthwise_dgrad_win"
    block_w: int = 8
    block_waves: int = 1
    ch_per_lane: int = 1
    block_h: int = 0  # dX rows per block; 0 (or >= H) = whole H
    dot2: bool = False
    # Toeplitz MFMA form (default off); w_fold and prefetch_rows apply to it
    # only and must stay 1 otherwise.
    mfma: bool = False
    # Images per block sharing one 16x16 tile (tile_w = 32 / w_fold columns).
    w_fold: int = 1
    # dY window rows in flight ahead of the row being multiplied.
    prefetch_rows: int = 1
    wave_size: int = 64

    @property
    def threads_per_block(self) -> int:
        return self.block_waves * self.wave_size

    @property
    def block_ch(self) -> int:
        if self.mfma:
            return self.block_waves * DW_DGRAD_MFMA_CH
        return self.threads_per_block * self.ch_per_lane

    @property
    def tile_w(self) -> int:
        """dX columns per block along W (per image)."""
        return 32 // self.w_fold if self.mfma else self.block_w

    @property
    def n_tiles(self) -> int:
        """Blocks along N (``w_fold`` images per block in the MFMA form)."""
        return -(-self.problem.N // self.w_fold) if self.mfma else self.problem.N

    @property
    def rows_per_block(self) -> int:
        H = self.problem.H
        return H if self.block_h <= 0 or self.block_h >= H else self.block_h

    @property
    def h_tiles(self) -> int:
        return -(-self.problem.H // self.rows_per_block)

    def grid(self) -> tuple[int, int, int]:
        p = self.problem
        return (
            -(-p.W // self.tile_w),
            -(-p.groups // self.block_ch),
            self.n_tiles * self.h_tiles,
        )

    def unrolled_fmas(self) -> int:
        """Upper bound of the statically unrolled FMAs per lane (VALU form)."""
        p = self.problem
        return self.rows_per_block * p.KH * p.KW * self.block_w * self.ch_per_lane

    def unrolled_mfmas(self) -> int:
        """Upper bound of the statically unrolled MFMAs per wave (MFMA form)."""
        p = self.problem
        return self.rows_per_block * p.KH * _dw_mfma_passes(p.KW)

    def _mfma_in_passes(self) -> int:
        """16-byte dY loads per thread and window row (MFMA form)."""
        win = self.tile_w + 4 * _dw_mfma_passes(self.problem.KW) - 2
        per_px = self.block_ch // DW_DGRAD_MFMA_CH
        return -(-self.w_fold * win * per_px // self.threads_per_block)

    def mfma_frag_vgprs(self) -> int:
        """VGPRs of the register-resident fragments (MFMA form): the one-hot
        weights (KH x passes), the KH accumulator tiles, one row of B
        fragments and the prefetched dY rows, 4 VGPRs each."""
        p = self.problem
        kwp = _dw_mfma_passes(p.KW)
        rows = self.prefetch_rows * self._mfma_in_passes()
        return 4 * (p.KH * kwp + p.KH + kwp + rows)

    def mfma_lds_bytes(self) -> int:
        """LDS bytes of the MFMA form: double-buffered dY window rows and dX
        rows, ``block_ch + 8`` channels per pixel (16-byte bank skew)."""
        per_px = self.block_ch // DW_DGRAD_MFMA_CH
        in_px = -(-self._mfma_in_passes() * self.threads_per_block // per_px)
        out_px = self.w_fold * self.tile_w
        return 2 * (in_px + out_px) * (self.block_ch + DW_DGRAD_MFMA_CH) * 2

    def kernel_name(self) -> str:
        from rocke.helpers.spec import kernel_name_join

        p = self.problem
        if self.mfma:
            return kernel_name_join(
                self.name,
                p.short(),
                f"r{p.KH}s{p.KW}p{p.PAD}",
                f"wv{self.block_waves}",
                f"bh{self.rows_per_block}" if self.h_tiles > 1 else "",
                f"f{self.w_fold}",
                f"pf{self.prefetch_rows}",
                flags={"mfma": True, "bf16": p.dtype == "bf16"},
            )
        return kernel_name_join(
            self.name,
            p.short(),
            f"r{p.KH}s{p.KW}p{p.PAD}",
            f"bw{self.block_w}",
            f"wv{self.block_waves}",
            f"cpl{self.ch_per_lane}",
            f"bh{self.rows_per_block}" if self.h_tiles > 1 else "",
            flags={"dot2": self.dot2, "bf16": p.dtype == "bf16"},
        )

    def validate(self) -> None:
        ok, why = _depthwise_dgrad_win_check(self)
        if not ok:
            raise ValueError(f"DirectDepthwiseDgradWindowedSpec: {why}")


def _depthwise_dgrad_win_mfma_check(
    spec: DirectDepthwiseDgradWindowedSpec,
) -> tuple[bool, str]:
    """Shape and resource limits of the MFMA form (``spec.mfma``)."""
    p = spec.problem
    if spec.dot2 or spec.ch_per_lane != 1:
        return False, "mfma excludes dot2 and ch_per_lane > 1"
    if spec.w_fold not in DW_DGRAD_MFMA_W_FOLDS:
        return False, f"w_fold must be 1, 2 or 4 (got {spec.w_fold})"
    if spec.prefetch_rows > DW_DGRAD_MFMA_MAX_PREFETCH_ROWS:
        return False, (
            f"prefetch_rows must be <= {DW_DGRAD_MFMA_MAX_PREFETCH_ROWS} "
            f"(got {spec.prefetch_rows})"
        )
    if spec.block_waves > DW_DGRAD_MFMA_MAX_WAVES:
        return False, (
            f"mfma needs block_waves <= {DW_DGRAD_MFMA_MAX_WAVES} "
            f"(got {spec.block_waves})"
        )
    if p.groups % DW_DGRAD_MFMA_CH != 0:
        return False, f"mfma needs groups % {DW_DGRAD_MFMA_CH} == 0 (got {p.groups})"
    if spec.mfma_frag_vgprs() > DW_DGRAD_MFMA_MAX_FRAG_VGPRS:
        return False, (
            f"mfma fragments need {spec.mfma_frag_vgprs()} VGPRs (> "
            f"{DW_DGRAD_MFMA_MAX_FRAG_VGPRS}); lower prefetch_rows or the filter"
        )
    return True, "ok"


def _depthwise_dgrad_win_check(
    spec: DirectDepthwiseDgradWindowedSpec,
) -> tuple[bool, str]:
    p = spec.problem
    if p.dtype not in ("fp16", "bf16"):
        return False, f"unsupported dtype {p.dtype!r}; expected fp16 or bf16"
    if p.cpg != 1 or p.kpg != 1:
        return False, f"requires cpg=kpg=1 (got {p.cpg}, {p.kpg})"
    if p.stride != 1:
        return False, f"requires stride=1 (got {p.stride})"
    if p.PAD < 0 or p.Ho <= 0 or p.Wo <= 0:
        return False, f"degenerate geometry (PAD={p.PAD}, Ho={p.Ho}, Wo={p.Wo})"
    if spec.block_w < 1:
        return False, f"block_w must be >= 1 (got {spec.block_w})"
    if spec.block_waves < 1 or spec.threads_per_block > 1024:
        return False, f"block_waves must give 1..1024 threads (got {spec.block_waves})"
    if spec.ch_per_lane not in (1, 2, 4, 8):
        return False, f"ch_per_lane must be 1, 2, 4 or 8 (got {spec.ch_per_lane})"
    if p.groups % spec.ch_per_lane != 0:
        return False, (
            f"groups={p.groups} is not a multiple of ch_per_lane={spec.ch_per_lane}"
        )
    if spec.dot2 and spec.ch_per_lane != 1:
        return False, f"dot2 requires ch_per_lane=1 (got {spec.ch_per_lane})"
    if spec.prefetch_rows < 1:
        return False, f"prefetch_rows must be >= 1 (got {spec.prefetch_rows})"
    if spec.mfma:
        ok, why = _depthwise_dgrad_win_mfma_check(spec)
        if not ok:
            return False, why
    elif spec.w_fold != 1 or spec.prefetch_rows != 1:
        return False, (
            f"w_fold and prefetch_rows require mfma (got w_fold={spec.w_fold}, "
            f"prefetch_rows={spec.prefetch_rows})"
        )
    if spec.block_h < 0:
        return False, f"block_h must be >= 0 (got {spec.block_h})"
    dy_bytes = p.N * p.Ho * p.Wo * p.groups * 2
    dx_bytes = p.N * p.H * p.W * p.groups * 2
    if max(dy_bytes, dx_bytes) > DW_DGRAD_WIN_MAX_TENSOR_BYTES:
        return False, (
            f"dY/dX of {max(dy_bytes, dx_bytes)} bytes exceed the "
            f"{DW_DGRAD_WIN_MAX_TENSOR_BYTES}-byte sentinel addressing range"
        )
    if spec.mfma:
        if spec.unrolled_mfmas() > DW_DGRAD_MFMA_MAX_UNROLL:
            return False, (
                f"unrolled body too large ({spec.unrolled_mfmas()} MFMAs > "
                f"{DW_DGRAD_MFMA_MAX_UNROLL}); set block_h"
            )
        if spec.mfma_lds_bytes() > DW_DGRAD_MFMA_LDS_BUDGET:
            return False, (
                f"mfma stages {spec.mfma_lds_bytes()} LDS bytes per workgroup "
                f"(budget {DW_DGRAD_MFMA_LDS_BUDGET}); lower block_waves"
            )
    elif spec.unrolled_fmas() > DW_DGRAD_WIN_MAX_UNROLL:
        return False, (
            f"unrolled body too large ({spec.unrolled_fmas()} FMAs > "
            f"{DW_DGRAD_WIN_MAX_UNROLL}); lower block_w or set block_h"
        )
    return True, "ok"


def is_valid_depthwise_dgrad_win_spec(
    spec: DirectDepthwiseDgradWindowedSpec, arch: str = "gfx950"
) -> tuple[bool, str]:
    """Return ``(ok, reason)`` for a windowed depthwise dgrad spec on ``arch``."""
    from rocke.core.arch import ArchTarget

    try:
        ArchTarget.from_gfx(arch)
    except KeyError as e:
        return False, str(e)
    if spec.dot2 and arch not in DW_DGRAD_WIN_DOT2_ARCHES:
        return False, f"dot2 needs one of {DW_DGRAD_WIN_DOT2_ARCHES} (got {arch})"
    if spec.mfma and arch not in DW_DGRAD_MFMA_ARCHES:
        return False, f"mfma needs one of {DW_DGRAD_MFMA_ARCHES} (got {arch})"
    return _depthwise_dgrad_win_check(spec)


def build_direct_depthwise_dgrad_windowed(
    spec: DirectDepthwiseDgradWindowedSpec, arch: str = "gfx950"
) -> KernelDef:
    """Build the windowed ho-streaming depthwise dgrad kernel (stride 1).

    Tensor roles:
      A param — dY: output gradient, shape [N, Ho, Wo, groups], NHWK
      B param — W:  weights,          shape [groups, KH, KW, 1], KRSC
      D param — dX: input gradient,   shape [N, H, W, groups],   NHWC

    dX[n, hi, wi, c] = sum_{r, s} W[c, r, s] * dY[n, hi + PAD - r, wi + PAD - s, c].

    Each block owns ``rows_per_block`` dX rows starting at ``h0``. Local dY
    row ``y`` (``ho = h0 + y + PAD - (KH - 1)``) feeds dX local rows
    ``y + r - (KH - 1)``; KH circular slots of ``block_w`` accumulators hold
    the rows in flight, and local row ``y - (KH - 1)`` is flushed after row
    ``y``. When the whole H fits one block, padding dY rows are pruned at
    build time; otherwise they read as zero through the uniform sentinel.
    """
    spec.validate()
    ok, why = is_valid_depthwise_dgrad_win_spec(spec, arch=arch)
    if not ok:
        raise ValueError(f"invalid DirectDepthwiseDgradWindowedSpec for {arch}: {why}")
    if spec.mfma:
        return _build_dw_dgrad_win_mfma(spec)

    p = spec.problem
    BW = spec.block_w
    CPL = spec.ch_per_lane
    G = p.groups
    KH, KW, PAD = p.KH, p.KW, p.PAD
    Ho, Wo = p.Ho, p.Wo
    ROWS = spec.rows_per_block
    split_h = spec.h_tiles > 1
    WIN = BW + KW - 1
    N_PAIRS = (KW + 1) // 2

    b = IRBuilder(spec.kernel_name())
    b.kernel.attrs["max_workgroup_size"] = spec.threads_per_block

    io_type = _io_type(p.dtype)
    A = b.param("A", PtrType(io_type, "global"), noalias=True, readonly=True, align=16)
    Bp = b.param("B", PtrType(io_type, "global"), noalias=True, readonly=True, align=16)
    D = b.param("D", PtrType(io_type, "global"), noalias=True, writeonly=True, align=16)
    A_bytes = b.param("A_bytes", I32)
    B_bytes = b.param("B_bytes", I32)
    D_bytes = b.param("D_bytes", I32)

    c0 = b.const_i32(0)
    oob_lane = b.const_i32(DW_DGRAD_WIN_OOB_LANE)
    oob_uniform = b.const_i32(DW_DGRAD_WIN_OOB_UNIFORM)
    zero_f32 = b.const_f32(0.0)
    zero_acc = b.vector_splat(zero_f32, CPL) if CPL > 1 else zero_f32

    tid = b.thread_id_x()
    bx = b.block_id_x()
    by = b.block_id_y()
    bz = b.block_id_z()
    if split_h:
        c_h_tiles = b.const_i32(spec.h_tiles)
        n = b.div(bz, c_h_tiles)
        h0 = b.mul(b.mod(bz, c_h_tiles), b.const_i32(ROWS))
    else:
        n = bz
        h0 = None
    wi0 = b.mul(bx, b.const_i32(BW))
    lane_ch = b.mul(tid, b.const_i32(CPL)) if CPL > 1 else tid
    ch = b.add(b.mul(by, b.const_i32(spec.block_ch)), lane_ch)
    ch_ok = b.cmp_lt(ch, b.const_i32(G))
    ch_bytes = b.mul(ch, b.const_i32(2))
    w_lane = b.select(ch_ok, b.mul(ch, b.const_i32(KH * KW * 2)), oob_lane)

    a_rsrc = b.buffer_rsrc(A, A_bytes)
    b_rsrc = b.buffer_rsrc(Bp, B_bytes)
    d_rsrc = b.buffer_rsrc(D, D_bytes)

    def load_half(rsrc: Value, off: Value) -> Value:
        if p.dtype == "bf16":
            return b.buffer_load_bf16(rsrc, off, c0)
        return b.buffer_load_f16(rsrc, off, c0)

    # Preload W[ch + i, r, s]: f32 per tap (CPL-wide), or 16-bit tap pairs
    # (s, s + 1) for dot2 with a zero partner for an odd KW.
    weights: list[list[Value]] = []
    if spec.dot2:
        raw_w = [
            [
                load_half(b_rsrc, b.add(w_lane, b.const_i32((r * KW + s) * 2)))
                for s in range(KW)
            ]
            for r in range(KH)
        ]
        zero_half = None
        if KW % 2:
            if p.dtype == "bf16":
                zero_half = b.trunc_f32_to_bf16(zero_f32)
            else:
                zero_half = b.trunc_f32_to_f16(zero_f32)
        for r in range(KH):
            weights.append(
                [
                    b.vec_pack(
                        [
                            raw_w[r][2 * k],
                            raw_w[r][2 * k + 1] if 2 * k + 1 < KW else zero_half,
                        ],
                        io_type,
                    )
                    for k in range(N_PAIRS)
                ]
            )
    else:
        for r in range(KH):
            row: list[Value] = []
            for s in range(KW):
                comps = [
                    b.cast_to_f32(
                        load_half(
                            b_rsrc,
                            b.add(w_lane, b.const_i32(((i * KH + r) * KW + s) * 2)),
                        )
                    )
                    for i in range(CPL)
                ]
                row.append(b.vec_pack(comps, F32) if CPL > 1 else comps[0])
            weights.append(row)

    # Lane parts of the dY window and dX store offsets: window column t reads
    # wo = wi0 + PAD - (KW - 1) + t, store column j writes wi = wi0 + j. Both
    # are row-invariant, so the column guard is folded in once here.
    c_px_bytes = b.const_i32(G * 2)
    c_Wo = b.const_i32(Wo)
    win_lane: list[Value] = []
    for t in range(WIN):
        wo = b.add(wi0, b.const_i32(PAD - (KW - 1) + t))
        ok = b.land(ch_ok, b.land(b.cmp_ge(wo, c0), b.cmp_lt(wo, c_Wo)))
        win_lane.append(b.select(ok, b.add(ch_bytes, b.mul(wo, c_px_bytes)), oob_lane))
    c_W = b.const_i32(p.W)
    out_lane: list[Value] = []
    for j in range(BW):
        wi = b.add(wi0, b.const_i32(j))
        ok = b.land(ch_ok, b.cmp_lt(wi, c_W))
        out_lane.append(b.select(ok, b.add(ch_bytes, b.mul(wi, c_px_bytes)), oob_lane))

    c_dy_row_bytes = b.const_i32(Wo * G * 2)
    c_dx_row_bytes = b.const_i32(p.W * G * 2)
    dy_n_row = b.mul(n, b.const_i32(Ho))
    dx_n_row = b.mul(n, b.const_i32(p.H))
    c_Ho = b.const_i32(Ho) if split_h else None
    c_H = b.const_i32(p.H) if split_h and p.H % ROWS != 0 else None

    def row_part(n_row: Value, row: Value, row_bytes: Value, row_ok) -> Value:
        """Uniform byte offset of one row, or the uniform sentinel."""
        part = b.mul(b.add(n_row, row), row_bytes)
        return part if row_ok is None else b.select(row_ok, part, oob_uniform)

    def row_taps(y: int) -> list[int]:
        """Filter rows r whose dX row ``y + r - (KH - 1)`` this block owns."""
        rs = [r for r in range(KH) if 0 <= y + r - (KH - 1) < ROWS]
        rel_ho = y + PAD - (KH - 1)  # ho - h0
        return rs if rs and (split_h or 0 <= rel_ho < Ho) else []

    def load_window(y: int) -> list[Value]:
        """Issue the raw dY window loads of local row ``y``."""
        rel_ho = y + PAD - (KH - 1)
        if split_h:
            ho = b.add(h0, b.const_i32(rel_ho))
            row_ok = b.land(b.cmp_ge(ho, c0), b.cmp_lt(ho, c_Ho))
        else:
            ho = b.const_i32(rel_ho)
            row_ok = None
        dy_row = row_part(dy_n_row, ho, c_dy_row_bytes, row_ok)
        raw: list[Value] = []
        for t in range(WIN):
            off = b.add(win_lane[t], dy_row)
            if CPL == 1:
                raw.append(load_half(a_rsrc, off))
            else:
                raw.append(_buf_load_vN(b, p.dtype, a_rsrc, off, c0, CPL // 2))
        b.sched_barrier(0)
        return raw

    def widen(v: Value) -> Value:
        if CPL == 1:
            return b.cast_to_f32(v)
        return b.vec_pack([b.cast_to_f32(b.vec_extract(v, i)) for i in range(CPL)], F32)

    live_rows = [y for y in range(ROWS + KH - 1) if row_taps(y)]
    pending = {live_rows[0]: load_window(live_rows[0])} if live_rows else {}

    acc: list[list[Value]] = [[zero_acc] * BW for _ in range(KH)]
    for y in range(ROWS + KH - 1):
        rs = row_taps(y)
        if rs:
            raw = pending.pop(y)
            k_next = live_rows.index(y) + 1
            if k_next < len(live_rows):
                pending[live_rows[k_next]] = load_window(live_rows[k_next])
            if spec.dot2:
                # pair[t] = (x[t], x[t - 1]): taps (s, s + 1) of output column j
                # read window columns j + KW - 1 - s and the one to its left.
                # An odd KW's last pair (w[KW - 1], 0) reads tail[j] = (x[j], 0)
                # so the zero weight never meets a dY value outside the
                # receptive field (0 * Inf would turn a finite dX into NaN).
                # Full pairs then only read t >= 2 (none at all for KW == 1).
                t_lo = 0 if KW % 2 == 0 else (2 if KW > 1 else WIN)
                pair = {
                    t: b.vec_pack([raw[t], raw[t - 1] if t > 0 else raw[t]], io_type)
                    for t in range(t_lo, WIN)
                }
                # (x[j], 0) as the zero-extended 16-bit bits: the u16 buffer
                # load already zero-fills the high half, so no pack is issued.
                tail = (
                    [
                        b.vec_bitcast(
                            b.zext(b.bitcast(raw[j], I16), I32),
                            VectorType(io_type, 2),
                        )
                        for j in range(BW)
                    ]
                    if KW % 2
                    else []
                )
                # The tail pair goes first so the raw columns it reads die
                # before the full pairs run (fewer live VGPRs).
                k_order = list(range(N_PAIRS))
                if KW % 2:
                    k_order = k_order[-1:] + k_order[:-1]
                for r in rs:
                    slot = (y + r - (KH - 1)) % KH
                    for k in k_order:
                        for j in range(BW):
                            if 2 * k + 1 == KW:
                                x = tail[j]
                            else:
                                x = pair[j + KW - 1 - 2 * k]
                            acc[slot][j] = b.fdot2(weights[r][k], x, acc[slot][j])
            else:
                win = [widen(v) for v in raw]
                for r in rs:
                    slot = (y + r - (KH - 1)) % KH
                    for s in range(KW):
                        for j in range(BW):
                            x = win[j + KW - 1 - s]
                            if CPL > 1:
                                acc[slot][j] = b.vector_fma(
                                    weights[r][s], x, acc[slot][j]
                                )
                            else:
                                acc[slot][j] = b.fma(weights[r][s], x, acc[slot][j])

        hi_local = y - (KH - 1)
        if not 0 <= hi_local < ROWS:
            continue
        slot = hi_local % KH
        if split_h:
            hi = b.add(h0, b.const_i32(hi_local))
            hi_ok = b.cmp_lt(hi, c_H) if c_H is not None else None
        else:
            hi = b.const_i32(hi_local)
            hi_ok = None
        dx_row = row_part(dx_n_row, hi, c_dx_row_bytes, hi_ok)
        for j in range(BW):
            off = b.add(out_lane[j], dx_row)
            if CPL == 1:
                if p.dtype == "bf16":
                    b.buffer_store_bf16(
                        d_rsrc, off, c0, b.trunc_f32_to_bf16(acc[slot][j])
                    )
                else:
                    b.buffer_store_f16(
                        d_rsrc, off, c0, b.trunc_f32_to_f16(acc[slot][j])
                    )
            else:
                _buf_store_vN(
                    b,
                    p.dtype,
                    d_rsrc,
                    off,
                    c0,
                    _trunc_f32(b, p.dtype, acc[slot][j]),
                    CPL // 2,
                )
            acc[slot][j] = zero_acc

    return b.kernel


def _build_dw_dgrad_win_mfma(spec: DirectDepthwiseDgradWindowedSpec) -> KernelDef:
    """Toeplitz MFMA form of the windowed depthwise dgrad kernel (``spec.mfma``).

    Each wave owns 8 channels and one 16x16 fp32 tile per in-flight dX row:
    tile row ``m = 8 q + k`` is channel ``k`` at column parity ``q``, tile
    column ``n`` is the column pair ``n % SUB`` of image ``n // SUB``
    (``SUB = 16 / w_fold``). One 16x16x32 MFMA contracts 8 channels x 4
    window columns, so a filter row takes ``ceil((KW + 1) / 4)`` passes.
    Lane ``l`` (``t = l // 16``) holds:

    - A: the one-hot weight ``W[k, r, KW - 1 - s]`` at slot ``k`` of its
      8-wide K group, with ``s = 4 ph + t - q`` (zero outside ``[0, KW)``);
    - B: the 8 channels of window column ``2 (n % SUB) + t + 4 ph``;
    - D: channels ``4 (t % 2) .. + 3`` at column ``2 (n % SUB) + t // 2``.

    The off-diagonal products are discarded work. They are also why a
    non-finite dY value spreads: ``0 * Inf`` is NaN, so it reaches the other
    7 channels of its group, and the zero-weight taps of the passes widen the
    receptive field to ``4 * KWP`` columns (``4 * KWP - KW`` extra ones).

    Memory path: per barrier phase the block writes the next dY window row
    (loaded ``prefetch_rows`` live rows ahead with coalesced 16-byte loads)
    into one half of an LDS double buffer and the previous finished dX row
    into one half of a second double buffer, syncs once, then every wave
    reads its B fragments with ``ds_read_b128`` and the block drains the
    staged dX row with 16-byte stores of whole channel runs per pixel.
    The row streaming, the KH-slot accumulator ring and the padding /
    sentinel scheme follow the VALU form.
    """
    p = spec.problem
    KH, KW, PAD = p.KH, p.KW, p.PAD
    Ho, Wo, G = p.Ho, p.Wo, p.groups
    F = spec.w_fold
    SUB = 16 // F
    TW = spec.tile_w
    KWP = _dw_mfma_passes(KW)
    U = TW + 4 * KWP - 2  # window columns per image
    ROWS = spec.rows_per_block
    THREADS = spec.threads_per_block
    BLOCK_CH = spec.block_ch
    PER_PX = BLOCK_CH // DW_DGRAD_MFMA_CH  # 16-byte channel chunks per pixel
    CH_PAD = BLOCK_CH + DW_DGRAD_MFMA_CH
    split_h = spec.h_tiles > 1
    io_type = _io_type(p.dtype)

    b = IRBuilder(spec.kernel_name())
    b.kernel.attrs["max_workgroup_size"] = THREADS
    A = b.param("A", PtrType(io_type, "global"), noalias=True, readonly=True, align=16)
    Bp = b.param("B", PtrType(io_type, "global"), noalias=True, readonly=True, align=16)
    D = b.param("D", PtrType(io_type, "global"), noalias=True, writeonly=True, align=16)
    A_bytes = b.param("A_bytes", I32)
    B_bytes = b.param("B_bytes", I32)
    D_bytes = b.param("D_bytes", I32)

    c0 = b.const_i32(0)
    oob_lane = b.const_i32(DW_DGRAD_WIN_OOB_LANE)
    oob_uniform = b.const_i32(DW_DGRAD_WIN_OOB_UNIFORM)
    zero_acc = b.zero_vec_f32(4)
    zero_f32 = b.const_f32(0.0)
    if p.dtype == "bf16":
        zero_half = b.trunc_f32_to_bf16(zero_f32)
    else:
        zero_half = b.trunc_f32_to_f16(zero_f32)

    tid = b.thread_id_x()
    bx = b.block_id_x()
    by = b.block_id_y()
    bz = b.block_id_z()
    if split_h:
        c_h_tiles = b.const_i32(spec.h_tiles)
        n_tile = b.div(bz, c_h_tiles)
        h0 = b.mul(b.mod(bz, c_h_tiles), b.const_i32(ROWS))
    else:
        n_tile = bz
        h0 = None
    c64 = b.const_i32(64)
    lane = b.mod(tid, c64)
    wave = b.div(tid, c64)
    x0 = b.mul(bx, b.const_i32(TW))
    img0 = b.mul(n_tile, b.const_i32(F))
    ch_blk = b.mul(by, b.const_i32(BLOCK_CH))
    wave_ch = b.mul(wave, b.const_i32(DW_DGRAD_MFMA_CH))
    c_wave = b.add(ch_blk, wave_ch)
    c_G = b.const_i32(G)
    ch_ok = b.cmp_lt(c_wave, c_G)
    c16 = b.const_i32(16)
    c8 = b.const_i32(8)
    col16 = b.mod(lane, c16)  # tile row m (A) / tile column n (B, D)
    t = b.div(lane, c16)  # K group of A/B, row quad of D
    k = b.mod(col16, c8)
    q = b.div(col16, c8)

    a_rsrc = b.buffer_rsrc(A, A_bytes)
    b_rsrc = b.buffer_rsrc(Bp, B_bytes)
    d_rsrc = b.buffer_rsrc(D, D_bytes)

    # One-hot A fragments weights[r][ph]: W[k, r, KW - 1 - s] at slot k.
    w_base = b.mul(b.add(c_wave, k), b.const_i32(KH * KW * 2))
    c_KW = b.const_i32(KW)
    is_k = [b.cmp_eq(k, b.const_i32(j)) for j in range(DW_DGRAD_MFMA_CH)]
    weights: list[list[Value]] = []
    for r in range(KH):
        row: list[Value] = []
        for ph in range(KWP):
            s = b.sub(b.add(t, b.const_i32(4 * ph)), q)
            ok = b.land(ch_ok, b.land(b.cmp_ge(s, c0), b.cmp_lt(s, c_KW)))
            tap = b.sub(b.const_i32(r * KW + KW - 1), s)
            off = b.select(ok, b.add(w_base, b.mul(tap, b.const_i32(2))), oob_lane)
            if p.dtype == "bf16":
                w = b.buffer_load_bf16(b_rsrc, off, c0)
            else:
                w = b.buffer_load_f16(b_rsrc, off, c0)
            comps = [b.select(is_k[j], w, zero_half) for j in range(DW_DGRAD_MFMA_CH)]
            row.append(b.vec_pack(comps, io_type))
        weights.append(row)

    # Lane parts shared by the B reads and the D staging.
    c_sub = b.const_i32(SUB)
    f = b.div(col16, c_sub)
    pair2 = b.mul(b.mod(col16, c_sub), b.const_i32(2))
    c_px_bytes = b.const_i32(G * 2)
    c_dy_img_bytes = b.const_i32(Ho * Wo * G * 2)
    c_dx_img_bytes = b.const_i32(p.H * p.W * G * 2)
    c_N = b.const_i32(p.N)
    c_W = b.const_i32(p.W)
    c_Wo = b.const_i32(Wo)
    c_per_px = b.const_i32(PER_PX)

    # dX staging [buffer, image column, channel]: lane (n, t) writes its 4
    # channels of column 2 (n % SUB) + t // 2; the block then drains each
    # pixel's BLOCK_CH channels in 16-byte chunks.
    o_smem = b.smem_alloc(io_type, [2, F * TW, CH_PAD], name_hint="dx_stage")
    o_col = b.add(b.mul(f, b.const_i32(TW)), b.add(pair2, b.div(t, b.const_i32(2))))
    o_ch = b.add(wave_ch, b.mul(b.mod(t, b.const_i32(2)), b.const_i32(4)))
    n_out = F * TW * PER_PX
    c_TW = b.const_i32(TW)
    drain: list[tuple[Value, Value, Value]] = []
    for i in range(-(-n_out // THREADS)):
        idx = b.add(tid, b.const_i32(i * THREADS))
        px = b.div(idx, c_per_px)
        ch8 = b.mul(b.mod(idx, c_per_px), c8)
        img_o = b.add(img0, b.div(px, c_TW))
        wi_o = b.add(x0, b.mod(px, c_TW))
        ch_o = b.add(ch_blk, ch8)
        ok = b.land(
            b.land(b.cmp_lt(idx, b.const_i32(n_out)), b.cmp_lt(img_o, c_N)),
            b.land(b.cmp_lt(wi_o, c_W), b.cmp_lt(ch_o, c_G)),
        )
        g_off = b.add(
            b.mul(img_o, c_dx_img_bytes),
            b.add(b.mul(wi_o, c_px_bytes), b.mul(ch_o, b.const_i32(2))),
        )
        drain.append((px, ch8, b.select(ok, g_off, oob_lane)))

    # dY staging [buffer, window column, channel]: the block loads the U
    # window columns of each image with 16-byte chunks; padding columns,
    # images past N and channels past G read zero through the lane sentinel.
    n_in = F * U * PER_PX
    in_passes = -(-n_in // THREADS)
    in_px = -(-in_passes * THREADS // PER_PX)
    i_smem = b.smem_alloc(io_type, [2, in_px, CH_PAD], name_hint="dy_stage")
    c_U = b.const_i32(U)
    in_plan: list[tuple[Value, Value, Value]] = []
    for i in range(in_passes):
        idx = b.add(tid, b.const_i32(i * THREADS))
        px = b.div(idx, c_per_px)
        ch8 = b.mul(b.mod(idx, c_per_px), c8)
        img_i = b.add(img0, b.div(px, c_U))
        wo = b.add(x0, b.add(b.mod(px, c_U), b.const_i32(PAD - (KW - 1))))
        ch_i = b.add(ch_blk, ch8)
        ok = b.land(
            b.land(b.cmp_lt(idx, b.const_i32(n_in)), b.cmp_lt(img_i, c_N)),
            b.land(b.land(b.cmp_ge(wo, c0), b.cmp_lt(wo, c_Wo)), b.cmp_lt(ch_i, c_G)),
        )
        g_off = b.add(
            b.mul(img_i, c_dy_img_bytes),
            b.add(b.mul(wo, c_px_bytes), b.mul(ch_i, b.const_i32(2))),
        )
        in_plan.append((px, ch8, b.select(ok, g_off, oob_lane)))
    f_u = b.mul(f, c_U)
    b_px = [
        b.add(f_u, b.add(pair2, b.add(t, b.const_i32(4 * ph)))) for ph in range(KWP)
    ]

    c_dy_row_bytes = b.const_i32(Wo * G * 2)
    c_dx_row_bytes = b.const_i32(p.W * G * 2)
    c_Ho = b.const_i32(Ho) if split_h else None
    c_H = b.const_i32(p.H) if split_h and p.H % ROWS != 0 else None

    def row_taps(y: int) -> list[int]:
        """Filter rows r whose dX row ``y + r - (KH - 1)`` this block owns."""
        rs = [r for r in range(KH) if 0 <= y + r - (KH - 1) < ROWS]
        rel_ho = y + PAD - (KH - 1)
        return rs if rs and (split_h or 0 <= rel_ho < Ho) else []

    def load_row(y: int) -> list[Value]:
        """Issue the 16-byte dY window loads of local row ``y``."""
        rel_ho = y + PAD - (KH - 1)
        if split_h:
            ho = b.add(h0, b.const_i32(rel_ho))
            row_ok = b.land(b.cmp_ge(ho, c0), b.cmp_lt(ho, c_Ho))
            dy_row = b.select(row_ok, b.mul(ho, c_dy_row_bytes), oob_uniform)
        else:
            dy_row = b.const_i32(rel_ho * Wo * G * 2)
        vals = [
            _buf_load_vN(b, p.dtype, a_rsrc, b.add(off, dy_row), c0, 4)
            for _, _, off in in_plan
        ]
        b.sched_barrier(0)
        return vals

    def dx_row_part(hi_local: int) -> Value:
        if not split_h:
            return b.const_i32(hi_local * p.W * G * 2)
        hi = b.add(h0, b.const_i32(hi_local))
        part = b.mul(hi, c_dx_row_bytes)
        return part if c_H is None else b.select(b.cmp_lt(hi, c_H), part, oob_uniform)

    def drain_out(buf: Value, dx_row: Value) -> None:
        for px, ch8, g_off in drain:
            v = b.smem_load_vN(o_smem, buf, px, ch8, dtype=io_type, n=8)
            _buf_store_vN(b, p.dtype, d_rsrc, b.add(g_off, dx_row), c0, v, 4)

    live_rows = [y for y in range(ROWS + KH - 1) if row_taps(y)]
    pending: dict[int, list[Value]] = {}
    for y in live_rows[: spec.prefetch_rows]:
        pending[y] = load_row(y)

    phase = 0
    pend_out: tuple[Value, Value] | None = None
    acc: list[Value] = [zero_acc] * KH
    for y in range(ROWS + KH - 1):
        rs = row_taps(y)
        raw = pending.pop(y) if rs else None
        xs: list[Value] = []
        if raw is not None or pend_out is not None:
            buf = b.const_i32(phase % 2)
            phase += 1
            if raw is not None:
                for (px, ch8, _), v in zip(in_plan, raw):
                    b.smem_store_vN(i_smem, [buf, px, ch8], v, 8)
            if pend_out is not None:
                b.smem_store_vN(o_smem, [buf, o_col, o_ch], pend_out[0], 4)
            b.sync_lds_only()
            if raw is not None:
                xs = [
                    b.smem_load_vN(i_smem, buf, b_px[ph], wave_ch, dtype=io_type, n=8)
                    for ph in range(KWP)
                ]
            if pend_out is not None:
                drain_out(buf, pend_out[1])
                pend_out = None
        if rs:
            k_next = live_rows.index(y) + spec.prefetch_rows
            if k_next < len(live_rows):
                pending[live_rows[k_next]] = load_row(live_rows[k_next])
            for ph in range(KWP):
                for r in rs:
                    slot = (y + r - (KH - 1)) % KH
                    acc[slot] = _mfma(
                        b, p.dtype, "16x16x32", weights[r][ph], xs[ph], acc[slot]
                    )
        hi_local = y - (KH - 1)
        if not 0 <= hi_local < ROWS:
            continue
        slot = hi_local % KH
        pend_out = (_trunc_f32(b, p.dtype, acc[slot]), dx_row_part(hi_local))
        acc[slot] = zero_acc
    if pend_out is not None:
        buf = b.const_i32(phase % 2)
        b.smem_store_vN(o_smem, [buf, o_col, o_ch], pend_out[0], 4)
        b.sync_lds_only()
        drain_out(buf, pend_out[1])
    return b.kernel


# ---------------------------------------------------------------------------
# Depthwise convolution kernel — cpg = kpg = 1, groups = C = K
# ---------------------------------------------------------------------------


@dataclass(frozen=True)
class DirectDepthwiseSpec:
    """Direct depthwise convolution kernel for ``cpg = kpg = 1`` (groups == C == K).

    Each lane owns one channel for the duration of the kernel; no cross-channel
    communication or MFMA is needed.  The inner loop is a scalar
    multiply-accumulate (``fma``) over ``KH × KW`` filter taps.

    Kernel structure:
      - ``block_waves`` waves of 64 threads share one workgroup.
      - Lane ``l`` in wave ``w`` handles channel
        ``by * block_ch + w * 64 + l``.
      - Weights (``KH × KW`` values per channel) are preloaded into registers
        before the H-streaming loop.
      - H-streaming loop (Python-level unroll, ``H + KH - 1`` iterations):
        circular ``KH``-slot accumulators per output W position, flushed to
        global memory one output row at a time.  For stride > 1 only input
        rows that align to an output position produce a write.

    Block geometry:
      ``threads_per_block = block_waves * 64``
      Grid: ``(ceil(Wo / block_w), ceil(C / block_ch), N)``
    """

    problem: DirectConvProblem
    name: str = "direct_depthwise"
    block_w: int = 8  # output W positions per block
    block_waves: int = 1  # waves per block
    wave_size: int = 64

    @property
    def threads_per_block(self) -> int:
        return self.block_waves * self.wave_size

    @property
    def block_ch(self) -> int:
        return self.block_waves * self.wave_size

    def kernel_name(self) -> str:
        from rocke.helpers.spec import kernel_name_join

        p = self.problem
        return kernel_name_join(
            self.name,
            p.short(),
            f"bw{self.block_w}",
            f"bw{self.block_waves}wv",
            flags={"bf16": p.dtype == "bf16"},
        )

    def validate(self) -> None:
        p = self.problem
        if p.dtype not in ("fp16", "bf16"):
            raise ValueError(
                f"DirectDepthwiseSpec: unsupported dtype {p.dtype!r}; expected fp16 or bf16"
            )
        if p.cpg != 1 or p.kpg != 1:
            raise ValueError(
                f"DirectDepthwiseSpec requires cpg=kpg=1 (got cpg={p.cpg}, kpg={p.kpg})"
            )


def is_valid_depthwise_spec(
    spec: "DirectDepthwiseSpec", arch: str = "gfx950"
) -> Tuple[bool, str]:
    """Return ``(ok, reason)`` for a :class:`DirectDepthwiseSpec` on ``arch``.

    Only validates geometry constraints; no MFMA atom check is needed because
    the kernel uses only scalar ``fma`` operations.
    """
    from rocke.core.arch import ArchTarget

    try:
        ArchTarget.from_gfx(arch)
    except KeyError as e:
        return False, str(e)

    p = spec.problem
    if p.dtype not in ("fp16", "bf16"):
        return (
            False,
            f"DirectDepthwiseSpec: unsupported dtype {p.dtype!r}; expected fp16 or bf16",
        )
    if p.cpg != 1 or p.kpg != 1:
        return False, f"cpg and kpg must both be 1 (got cpg={p.cpg}, kpg={p.kpg})"
    return True, "ok"


# Shared unroll threshold for both depthwise builders.  When the static cost
# (loop iterations × filter taps) exceeds this, a runtime scf.for_iter loop
# is emitted instead of fully unrolling; see _use_unroll below.  Note that
# build_direct_depthwise multiplies by BLOCK_W (each thread covers multiple
# output W positions) while build_direct_depthwise_spatial does not (each
# thread owns exactly one W position).
_DW_UNROLL_THRESH = 20_000


def build_direct_depthwise(
    spec: "DirectDepthwiseSpec", arch: str = "gfx950"
) -> KernelDef:
    """Build the IR for a scalar depthwise convolution kernel.

    Supports any ``groups = C = K`` shape where ``cpg = kpg = 1``.

    Each wave of 64 lanes processes 64 channels independently.  Weights
    (``KH × KW`` fp16 values per lane/channel) are hoisted into registers
    before the H-streaming loop.  Per output position the kernel issues
    ``KH × KW`` scalar ``buffer_load_f16`` + ``fma`` operations.

    The H-streaming pipeline is identical in structure to the grouped direct
    conv kernels: ``KH`` circular accumulator slots per output W position are
    drained one row at a time as the outer H loop advances.
    """
    spec.validate()
    ok, why = is_valid_depthwise_spec(spec, arch=arch)
    if not ok:
        raise ValueError(f"invalid DirectDepthwiseSpec for {arch}: {why}")

    from rocke.core.ir import F32

    p = spec.problem
    BLOCK_W = spec.block_w
    BLOCK_WAVES = spec.block_waves
    WAVE = spec.wave_size
    THREADS = spec.threads_per_block
    BLOCK_CH = spec.block_ch
    Ho = p.Ho
    Wo = p.Wo
    c_stride_dw = p.stride

    b = IRBuilder(spec.kernel_name())
    b.kernel.attrs["max_workgroup_size"] = THREADS

    io_type = _io_type(p.dtype)
    A = b.param("A", PtrType(io_type, "global"), noalias=True, readonly=True, align=16)
    Bp = b.param("B", PtrType(io_type, "global"), noalias=True, readonly=True, align=16)
    D = b.param("D", PtrType(io_type, "global"), noalias=True, writeonly=True, align=16)
    A_bytes = b.param("A_bytes", I32)
    B_bytes = b.param("B_bytes", I32)
    D_bytes = b.param("D_bytes", I32)

    c0 = b.const_i32(0)
    c_wave = b.const_i32(WAVE)
    c_W = b.const_i32(Wo)
    c_groups = b.const_i32(p.groups)
    c_half_bytes = b.const_i32(2)
    oob_sentinel = b.const_i32((1 << 31) - 1)
    zero_f32 = b.const_f32(0.0)

    tid = b.thread_id_x()
    wave_id = b.div(tid, c_wave)
    lane = b.mod(tid, c_wave)

    # Grid layout: bx = W-tile, by = channel-tile, bz = batch.
    bx = b.block_id_x()
    by = b.block_id_y()
    n = b.block_id_z()
    q_tile_start = b.mul(bx, b.const_i32(BLOCK_W))
    # Absolute channel for this lane: by*BLOCK_CH + wave_id*WAVE + lane.
    ch = b.add(
        b.mul(by, b.const_i32(BLOCK_CH)),
        b.add(b.mul(wave_id, c_wave), lane),
    )
    # Guard: lanes beyond groups are inactive (partial last tile).
    ch_in_range = b.cmp_lt(ch, c_groups)

    a_rsrc = b.buffer_rsrc(A, A_bytes)
    b_rsrc = b.buffer_rsrc(Bp, B_bytes)
    d_rsrc = b.buffer_rsrc(D, D_bytes)

    # A[N, H, W, C] NHWC descriptor with h and w boundary embeds.
    a_desc = TensorDescriptor.naive(
        "A",
        lengths=[p.N, p.H, p.W, p.total_c],
        coord_names=("n", "h", "w", "c"),
    ).transform(
        embed(
            upper=("y_iter",),
            into="h",
            strides=(1,),
            offset=-p.PAD,
            lo=0,
            hi=p.H,
        ),
        embed(
            upper=("wo", "s_off"),
            into="w",
            strides=(p.stride, 1),
            offset=-p.PAD,
            lo=0,
            hi=p.W,
        ),
    )

    # B[total_k, KH, KW, 1] KRSC descriptor (cpg=1: last dim is always 0).
    b_desc = TensorDescriptor.naive(
        "B",
        lengths=[p.total_k, p.KH, p.KW, 1],
        coord_names=("k", "r", "s", "c"),
    )

    # D[N, Ho, Wo, total_k] NHWK descriptor.
    d_desc = TensorDescriptor.naive(
        "D",
        lengths=[p.N, Ho, Wo, p.total_k],
        coord_names=("n", "h", "w", "k"),
    )

    # ---- Preload weights into registers (KH * KW fp16 → f32 values per lane) ----
    # Each lane owns one channel (ch), so weight[ch, r, s, 0] is a scalar.
    # Lanes beyond groups (partial last tile) load from OOB sentinel → zero.
    weights_f32: List[List[Value]] = []
    for r_const in range(p.KH):
        row: List[Value] = []
        for s_const in range(p.KW):
            w_off, _ = b_desc.offset(
                b,
                k=ch,
                r=b.const_i32(r_const),
                s=b.const_i32(s_const),
                c=c0,
            )
            safe_w_off = b.select(ch_in_range, b.mul(w_off, c_half_bytes), oob_sentinel)
            w_h = (
                b.buffer_load_bf16(b_rsrc, safe_w_off, c0)
                if p.dtype == "bf16"
                else b.buffer_load_f16(b_rsrc, safe_w_off, c0)
            )
            w_f32 = b.select(ch_in_range, b.cast_to_f32(w_h), zero_f32)
            row.append(w_f32)
        weights_f32.append(row)

    # ---- Accumulator array ----
    acc: List[List[Value]] = [[zero_f32] * p.KH for _ in range(BLOCK_W)]

    # ---- H-streaming loop ----
    # Below _DW_UNROLL_THRESH the loop is Python-unrolled (best codegen).
    # Above it a runtime grouped-period scf.for is used: the outer loop
    # runs n_groups = ceil(n_iters/KH) times; the inner KH steps are
    # Python-unrolled with STATIC slot indices so preloaded weights are
    # referenced directly (no scatter, no runtime weight loads).
    n_iters = p.H + p.KH - 1
    _use_unroll = n_iters * BLOCK_W * p.KH * p.KW <= _DW_UNROLL_THRESH

    if _use_unroll:
        for y in range(n_iters):
            y_i = b.const_i32(y)
            for w_out in range(BLOCK_W):
                w_pos = b.add(q_tile_start, b.const_i32(w_out))
                for s_const in range(p.KW):
                    a_off, valid = a_desc.offset(
                        b,
                        n=n,
                        y_iter=y_i,
                        wo=w_pos,
                        s_off=b.const_i32(s_const),
                        c=ch,
                    )
                    load_ok = b.land(valid, ch_in_range)
                    safe_off = b.select(
                        load_ok, b.mul(a_off, c_half_bytes), oob_sentinel
                    )
                    a_h = (
                        b.buffer_load_bf16(a_rsrc, safe_off, c0)
                        if p.dtype == "bf16"
                        else b.buffer_load_f16(a_rsrc, safe_off, c0)
                    )
                    a_f32 = b.select(load_ok, b.cast_to_f32(a_h), zero_f32)
                    for r_const in range(p.KH):
                        p_idx = (y - r_const + p.KH) % p.KH
                        acc[w_out][p_idx] = b.fma(
                            weights_f32[r_const][s_const], a_f32, acc[w_out][p_idx]
                        )

            p_flush_val = y - (p.KH - 1)
            P_FLUSH = p_flush_val % p.KH
            if 0 <= p_flush_val < p.H and p_flush_val % c_stride_dw == 0:
                ho_row = p_flush_val // c_stride_dw
                if ho_row >= Ho:
                    continue
                for w_out in range(BLOCK_W):
                    out_q = b.add(q_tile_start, b.const_i32(w_out))
                    out_q_ok = b.land(b.cmp_lt(out_q, c_W), ch_in_range)
                    d_off, _ = d_desc.offset(
                        b, n=n, h=b.const_i32(ho_row), w=out_q, k=ch
                    )
                    safe_d = b.select(
                        out_q_ok, b.mul(d_off, c_half_bytes), oob_sentinel
                    )
                    if p.dtype == "bf16":
                        b.buffer_store_bf16(
                            d_rsrc, safe_d, c0, b.trunc_f32_to_bf16(acc[w_out][P_FLUSH])
                        )
                    else:
                        b.buffer_store_f16(
                            d_rsrc, safe_d, c0, b.trunc_f32_to_f16(acc[w_out][P_FLUSH])
                        )
            for w_out in range(BLOCK_W):
                acc[w_out][P_FLUSH] = zero_f32

    else:
        c1 = b.const_i32(1)
        c_KH = b.const_i32(p.KH)
        c_stride_rv = b.const_i32(c_stride_dw)
        n_groups = (n_iters + p.KH - 1) // p.KH

        dw_iter_args = [
            (f"dw_acc_kh{kh}_w{w}", zero_f32)
            for kh in range(p.KH)
            for w in range(BLOCK_W)
        ]
        group_loop = b.scf_for_iter(
            c0,
            b.const_i32(n_groups),
            c1,
            dw_iter_args,
            iv_name="dw_grp",
            elide_trailing_barrier=False,
        )
        with group_loop as (grp_iv, loop_accs):
            new_accs = list(loop_accs)

            for j in range(p.KH):
                y_j = b.add(b.mul(grp_iv, c_KH), b.const_i32(j))
                j_valid = b.cmp_lt(y_j, b.const_i32(n_iters))

                for w_out in range(BLOCK_W):
                    w_pos = b.add(q_tile_start, b.const_i32(w_out))
                    for s_const in range(p.KW):
                        a_off, valid = a_desc.offset(
                            b,
                            n=n,
                            y_iter=y_j,
                            wo=w_pos,
                            s_off=b.const_i32(s_const),
                            c=ch,
                        )
                        ok = b.land(b.land(valid, j_valid), ch_in_range)
                        safe_off = b.select(
                            ok, b.mul(a_off, c_half_bytes), oob_sentinel
                        )
                        a_h = (
                            b.buffer_load_bf16(a_rsrc, safe_off, c0)
                            if p.dtype == "bf16"
                            else b.buffer_load_f16(a_rsrc, safe_off, c0)
                        )
                        a_f32 = b.select(ok, b.cast_to_f32(a_h), zero_f32)
                        for r_const in range(p.KH):
                            p_idx = (j - r_const + p.KH) % p.KH  # STATIC slot
                            idx = p_idx * BLOCK_W + w_out
                            new_accs[idx] = b.fma(
                                weights_f32[r_const][s_const], a_f32, new_accs[idx]
                            )

                P_FLUSH_j = (j + 1) % p.KH  # STATIC
                p_flush_rv = b.add(y_j, b.const_i32(-(p.KH - 1)))

                if j >= p.KH - 1:
                    flush_ge = j_valid
                else:
                    flush_ge = b.land(b.cmp_lt(c0, grp_iv), j_valid)

                if c_stride_dw == 1:
                    should_flush = flush_ge
                else:
                    flush_stride = b.cmp_eq(b.mod(p_flush_rv, c_stride_rv), c0)
                    should_flush = b.land(flush_ge, flush_stride)

                ho_row_j = b.div(p_flush_rv, c_stride_rv)

                for w_out in range(BLOCK_W):
                    out_q = b.add(q_tile_start, b.const_i32(w_out))
                    out_q_ok = b.land(b.cmp_lt(out_q, c_W), ch_in_range)
                    store_ok = b.land(out_q_ok, should_flush)
                    acc_val = new_accs[P_FLUSH_j * BLOCK_W + w_out]  # STATIC index
                    d_off, _ = d_desc.offset(b, n=n, h=ho_row_j, w=out_q, k=ch)
                    safe_d = b.select(
                        store_ok, b.mul(d_off, c_half_bytes), oob_sentinel
                    )
                    if p.dtype == "bf16":
                        b.buffer_store_bf16(
                            d_rsrc, safe_d, c0, b.trunc_f32_to_bf16(acc_val)
                        )
                    else:
                        b.buffer_store_f16(
                            d_rsrc, safe_d, c0, b.trunc_f32_to_f16(acc_val)
                        )

                for w_out in range(BLOCK_W):
                    new_accs[P_FLUSH_j * BLOCK_W + w_out] = zero_f32

            b.scf_yield(*new_accs)

    return b.kernel


# ---------------------------------------------------------------------------
# Depthwise spatial kernel — groups ≤ wave_size: threads map to both
# channel AND output W-position within one wavefront.
# ---------------------------------------------------------------------------


@dataclass(frozen=True)
class DirectDepthwiseSpatialSpec:
    """Depthwise kernel for groups ≤ wave_size (small-group variant).

    Thread layout within each wavefront:
      ch        = t_in_wave % groups   → which channel this thread owns
      w_in_wave = t_in_wave // groups  → W-position offset within the wave

    Each wave covers ``n_w_per_wave = wave_size // groups`` output W
    positions for ALL channels simultaneously.  Thread utilisation:
    ``floor(wave_size/groups) * groups / wave_size``.

    For groups=3, wave_size=64: n_w=21, utilisation 63/64 = 98.4%.

    Block geometry:
      ``threads_per_block = block_waves * wave_size``
      ``block_w = block_waves * n_w_per_wave``
      Grid: ``(ceil(Wo / block_w), 1, N)``  — no channel tile.
    """

    problem: DirectConvProblem
    name: str = "direct_depthwise_spatial"
    block_waves: int = 1
    wave_size: int = 64

    @property
    def n_w_per_wave(self) -> int:
        return self.wave_size // self.problem.groups

    @property
    def block_w(self) -> int:
        return self.block_waves * self.n_w_per_wave

    @property
    def threads_per_block(self) -> int:
        return self.block_waves * self.wave_size

    def kernel_name(self) -> str:
        from rocke.helpers.spec import kernel_name_join

        p = self.problem
        return kernel_name_join(
            self.name,
            p.short(),
            f"bwv{self.block_waves}",
            flags={"bf16": p.dtype == "bf16"},
        )

    def validate(self) -> None:
        p = self.problem
        if p.dtype not in ("fp16", "bf16"):
            raise ValueError(
                f"DirectDepthwiseSpatialSpec: unsupported dtype {p.dtype!r}; expected fp16 or bf16"
            )
        if p.cpg != 1 or p.kpg != 1:
            raise ValueError(
                f"DirectDepthwiseSpatialSpec requires cpg=kpg=1 "
                f"(got cpg={p.cpg}, kpg={p.kpg})"
            )
        if p.groups > self.wave_size:
            raise ValueError(
                f"groups {p.groups} > wave_size {self.wave_size}: "
                f"use DirectDepthwiseSpec instead"
            )
        if self.n_w_per_wave == 0:
            raise ValueError(
                f"groups={p.groups} == wave_size={self.wave_size}: no W positions per wave"
            )


def is_valid_depthwise_spatial_spec(
    spec: "DirectDepthwiseSpatialSpec", arch: str = "gfx950"
) -> Tuple[bool, str]:
    """Return ``(ok, reason)`` for a :class:`DirectDepthwiseSpatialSpec`."""
    from rocke.core.arch import ArchTarget

    try:
        ArchTarget.from_gfx(arch)
    except KeyError as e:
        return False, str(e)

    p = spec.problem
    if p.dtype not in ("fp16", "bf16"):
        return (
            False,
            f"DirectDepthwiseSpatialSpec: unsupported dtype {p.dtype!r}; expected fp16 or bf16",
        )
    if p.cpg != 1 or p.kpg != 1:
        return False, f"cpg and kpg must both be 1 (got cpg={p.cpg}, kpg={p.kpg})"
    if p.groups > spec.wave_size:
        return False, f"groups {p.groups} > wave_size {spec.wave_size}"
    if spec.n_w_per_wave == 0:
        return False, f"groups={p.groups} == wave_size: no W positions per wave"
    return True, "ok"


def build_direct_depthwise_spatial(
    spec: "DirectDepthwiseSpatialSpec", arch: str = "gfx950"
) -> KernelDef:
    """Build the small-group depthwise spatial kernel.

    Thread layout: ``ch = t % groups``, ``w_local = t // groups``.
    Weights preloaded into registers.  Input loaded once per (j, s_const)
    and reused across all KH filter rows — no redundant memory traffic.
    """
    spec.validate()
    ok, why = is_valid_depthwise_spatial_spec(spec, arch)
    if not ok:
        raise ValueError(f"invalid DirectDepthwiseSpatialSpec for {arch}: {why}")

    p = spec.problem
    WAVE = spec.wave_size
    THREADS = spec.threads_per_block
    n_w = spec.n_w_per_wave
    BLOCK_W = spec.block_w
    Ho = p.Ho
    Wo = p.Wo
    c_stride_dw = p.stride

    n_iters = p.H + p.KH - 1
    _use_unroll = n_iters * p.KH * p.KW <= _DW_UNROLL_THRESH

    b = IRBuilder(spec.kernel_name())
    b.kernel.attrs["max_workgroup_size"] = THREADS

    io_type = _io_type(p.dtype)
    A = b.param("A", PtrType(io_type, "global"), noalias=True, readonly=True, align=16)
    Bp = b.param("B", PtrType(io_type, "global"), noalias=True, readonly=True, align=16)
    D = b.param("D", PtrType(io_type, "global"), noalias=True, writeonly=True, align=16)
    A_bytes = b.param("A_bytes", I32)
    B_bytes = b.param("B_bytes", I32)
    D_bytes = b.param("D_bytes", I32)

    c0 = b.const_i32(0)
    c_wave = b.const_i32(WAVE)
    c_Wo = b.const_i32(Wo)
    c_half_bytes = b.const_i32(2)
    oob_sentinel = b.const_i32((1 << 31) - 1)
    zero_f32 = b.const_f32(0.0)

    tid = b.thread_id_x()
    wave_id = b.div(tid, c_wave)
    t_in_wave = b.mod(tid, c_wave)

    ch = b.mod(t_in_wave, b.const_i32(p.groups))
    w_in_wave = b.div(t_in_wave, b.const_i32(p.groups))

    bx = b.block_id_x()
    n = b.block_id_z()

    q_out = b.add(
        b.mul(bx, b.const_i32(BLOCK_W)),
        b.add(b.mul(wave_id, b.const_i32(n_w)), w_in_wave),
    )

    # Guard: wasted threads when groups * n_w < wave_size
    w_valid = b.cmp_lt(w_in_wave, b.const_i32(n_w))
    q_ok = b.land(b.cmp_lt(q_out, c_Wo), w_valid)

    a_rsrc = b.buffer_rsrc(A, A_bytes)
    b_rsrc = b.buffer_rsrc(Bp, B_bytes)
    d_rsrc = b.buffer_rsrc(D, D_bytes)

    a_desc = TensorDescriptor.naive(
        "A",
        lengths=[p.N, p.H, p.W, p.total_c],
        coord_names=("n", "h", "w", "c"),
    ).transform(
        embed(upper=("y_iter",), into="h", strides=(1,), offset=-p.PAD, lo=0, hi=p.H),
        embed(
            upper=("wo", "s_off"),
            into="w",
            strides=(p.stride, 1),
            offset=-p.PAD,
            lo=0,
            hi=p.W,
        ),
    )
    b_desc = TensorDescriptor.naive(
        "B", lengths=[p.total_k, p.KH, p.KW, 1], coord_names=("k", "r", "s", "c")
    )
    d_desc = TensorDescriptor.naive(
        "D", lengths=[p.N, Ho, Wo, p.total_k], coord_names=("n", "h", "w", "k")
    )

    # Preload weights: KH * KW f32 per thread (one channel each).
    weights_f32: List[List[Value]] = []
    for r_const in range(p.KH):
        row: List[Value] = []
        for s_const in range(p.KW):
            w_off, _ = b_desc.offset(
                b, k=ch, r=b.const_i32(r_const), s=b.const_i32(s_const), c=c0
            )
            safe_w = b.select(w_valid, b.mul(w_off, c_half_bytes), oob_sentinel)
            w_h = (
                b.buffer_load_bf16(b_rsrc, safe_w, c0)
                if p.dtype == "bf16"
                else b.buffer_load_f16(b_rsrc, safe_w, c0)
            )
            row.append(b.select(w_valid, b.cast_to_f32(w_h), zero_f32))
        weights_f32.append(row)

    if _use_unroll:
        acc: List[Value] = [zero_f32] * p.KH

        for y in range(n_iters):
            y_i = b.const_i32(y)
            for s_const in range(p.KW):
                a_off, valid = a_desc.offset(
                    b, n=n, y_iter=y_i, wo=q_out, s_off=b.const_i32(s_const), c=ch
                )
                ok = b.land(valid, q_ok)
                safe_off = b.select(ok, b.mul(a_off, c_half_bytes), oob_sentinel)
                a_h = (
                    b.buffer_load_bf16(a_rsrc, safe_off, c0)
                    if p.dtype == "bf16"
                    else b.buffer_load_f16(a_rsrc, safe_off, c0)
                )
                a_f32 = b.select(ok, b.cast_to_f32(a_h), zero_f32)
                for r_const in range(p.KH):
                    p_idx = (y - r_const + p.KH) % p.KH
                    acc[p_idx] = b.fma(weights_f32[r_const][s_const], a_f32, acc[p_idx])

            p_flush_val = y - (p.KH - 1)
            P_FLUSH = p_flush_val % p.KH
            if 0 <= p_flush_val < p.H and p_flush_val % c_stride_dw == 0:
                ho_row = p_flush_val // c_stride_dw
                if ho_row < Ho:
                    d_off, _ = d_desc.offset(
                        b, n=n, h=b.const_i32(ho_row), w=q_out, k=ch
                    )
                    safe_d = b.select(q_ok, b.mul(d_off, c_half_bytes), oob_sentinel)
                    if p.dtype == "bf16":
                        b.buffer_store_bf16(
                            d_rsrc, safe_d, c0, b.trunc_f32_to_bf16(acc[P_FLUSH])
                        )
                    else:
                        b.buffer_store_f16(
                            d_rsrc, safe_d, c0, b.trunc_f32_to_f16(acc[P_FLUSH])
                        )
            acc[P_FLUSH] = zero_f32

    else:
        c1 = b.const_i32(1)
        c_KH = b.const_i32(p.KH)
        c_stride_rv = b.const_i32(c_stride_dw)
        n_groups = (n_iters + p.KH - 1) // p.KH

        iter_args = [(f"sp_acc_{kh}", zero_f32) for kh in range(p.KH)]
        group_loop = b.scf_for_iter(
            c0,
            b.const_i32(n_groups),
            c1,
            iter_args,
            iv_name="sp_grp",
            elide_trailing_barrier=False,
        )
        with group_loop as (grp_iv, loop_accs):
            new_accs = list(loop_accs)

            for j in range(p.KH):
                y_j = b.add(b.mul(grp_iv, c_KH), b.const_i32(j))
                j_valid = b.cmp_lt(y_j, b.const_i32(n_iters))

                for s_const in range(p.KW):
                    a_off, valid = a_desc.offset(
                        b, n=n, y_iter=y_j, wo=q_out, s_off=b.const_i32(s_const), c=ch
                    )
                    ok = b.land(b.land(valid, j_valid), q_ok)
                    safe_off = b.select(ok, b.mul(a_off, c_half_bytes), oob_sentinel)
                    a_h = (
                        b.buffer_load_bf16(a_rsrc, safe_off, c0)
                        if p.dtype == "bf16"
                        else b.buffer_load_f16(a_rsrc, safe_off, c0)
                    )
                    a_f32 = b.select(ok, b.cast_to_f32(a_h), zero_f32)
                    for r_const in range(p.KH):
                        p_idx = (j - r_const + p.KH) % p.KH  # STATIC
                        new_accs[p_idx] = b.fma(
                            weights_f32[r_const][s_const], a_f32, new_accs[p_idx]
                        )

                P_FLUSH_j = (j + 1) % p.KH  # STATIC
                p_flush_rv = b.add(y_j, b.const_i32(-(p.KH - 1)))

                if j >= p.KH - 1:
                    flush_ge = j_valid
                else:
                    flush_ge = b.land(b.cmp_lt(c0, grp_iv), j_valid)

                if c_stride_dw == 1:
                    should_flush = flush_ge
                else:
                    flush_stride = b.cmp_eq(b.mod(p_flush_rv, c_stride_rv), c0)
                    should_flush = b.land(flush_ge, flush_stride)

                ho_row_j = b.div(p_flush_rv, c_stride_rv)
                store_ok = b.land(q_ok, should_flush)

                acc_val = new_accs[P_FLUSH_j]  # STATIC index
                d_off, _ = d_desc.offset(b, n=n, h=ho_row_j, w=q_out, k=ch)
                safe_d = b.select(store_ok, b.mul(d_off, c_half_bytes), oob_sentinel)
                if p.dtype == "bf16":
                    b.buffer_store_bf16(
                        d_rsrc, safe_d, c0, b.trunc_f32_to_bf16(acc_val)
                    )
                else:
                    b.buffer_store_f16(d_rsrc, safe_d, c0, b.trunc_f32_to_f16(acc_val))

                new_accs[P_FLUSH_j] = zero_f32  # unconditional static reset

            b.scf_yield(*new_accs)

    return b.kernel
