$comment
	File created using the following command:
		vcd file part_1.msim.vcd -direction
$end
$date
	Fri Oct 09 18:08:40 2020
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module part_1_vhd_vec_tst $end
$var wire 1 ! Clk $end
$var wire 1 " Q $end
$var wire 1 # R $end
$var wire 1 $ S $end

$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var wire 1 ( devoe $end
$var wire 1 ) devclrn $end
$var wire 1 * devpor $end
$var wire 1 + ww_devoe $end
$var wire 1 , ww_devclrn $end
$var wire 1 - ww_devpor $end
$var wire 1 . ww_Clk $end
$var wire 1 / ww_R $end
$var wire 1 0 ww_S $end
$var wire 1 1 ww_Q $end
$var wire 1 2 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 3 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 4 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 5 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 6 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 7 \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [4] $end
$var wire 1 8 \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [3] $end
$var wire 1 9 \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [2] $end
$var wire 1 : \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [1] $end
$var wire 1 ; \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [0] $end
$var wire 1 < \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 = \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 > \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 ? \~QUARTUS_CREATED_ADC2~~eoc\ $end
$var wire 1 @ \Q~output_o\ $end
$var wire 1 A \Clk~input_o\ $end
$var wire 1 B \R~input_o\ $end
$var wire 1 C \R_g~combout\ $end
$var wire 1 D \S~input_o\ $end
$var wire 1 E \S_g~combout\ $end
$var wire 1 F \Qb~combout\ $end
$var wire 1 G \Qa~combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
1#
0$
0%
1&
x'
1(
1)
1*
1+
1,
1-
1.
1/
00
01
0<
z=
z>
z?
0@
1A
1B
1C
0D
0E
1F
0G
02
03
04
05
06
07
08
09
0:
0;
$end
#200000
