<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><title>
              External register index by offset
            </title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="sysregindex">External register index by offset</h1><p>Below are indexes for external registers in the following blocks:</p><ul><li><a href="#AMU">AMU</a></li><li><a href="#CTI">CTI</a></li><li><a href="#Debug">Debug</a></li><li><a href="#ETE">ETE</a></li><li><a href="#GICCPUinterface">GIC CPU interface</a></li><li><a href="#GICDistributor">GIC Distributor</a></li><li><a href="#GICITScontrol">GIC ITS control</a></li><li><a href="#GICITStranslation">GIC ITS translation</a></li><li><a href="#GICRedistributor">GIC Redistributor</a></li><li><a href="#GICVirtualCPUinterface">GIC Virtual CPU interface</a></li><li><a href="#GICVirtualinterfacecontrol">GIC Virtual interface control</a></li><li><a href="#MPAM">MPAM</a></li><li><a href="#PMU">PMU</a></li><li><a href="#RAS">RAS</a></li><li><a href="#TRBE">TRBE</a></li><li><a href="#Timer">Timer</a></li></ul><h2 class="sysregindex"><a id="AMU">
		        In the AMU block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th><th>Access</th></tr></thead><tbody><tr><td class="bitfields">0x000 + (8 * n)</td><td><a href="ext-amevcntr0n.html">AMEVCNTR0&lt;n>[31:0]</a></td><td>Activity Monitors Event Counter Registers 0</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x004 + (8 * n)</td><td><a href="ext-amevcntr0n.html">AMEVCNTR0&lt;n>[63:32]</a></td><td>Activity Monitors Event Counter Registers 0</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x100 + (8 * n)</td><td><a href="ext-amevcntr1n.html">AMEVCNTR1&lt;n>[31:0]</a></td><td>Activity Monitors Event Counter Registers 1</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x104 + (8 * n)</td><td><a href="ext-amevcntr1n.html">AMEVCNTR1&lt;n>[63:32]</a></td><td>Activity Monitors Event Counter Registers 1</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x400 + (4 * n)</td><td><a href="ext-amevtyper0n.html">AMEVTYPER0&lt;n></a></td><td>Activity Monitors Event Type Registers 0</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x480 + (4 * n)</td><td><a href="ext-amevtyper1n.html">AMEVTYPER1&lt;n></a></td><td>Activity Monitors Event Type Registers 1</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xC00</td><td><a href="ext-amcntenset0.html">AMCNTENSET0</a></td><td>Activity Monitors Count Enable Set Register 0</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xC04</td><td><a href="ext-amcntenset1.html">AMCNTENSET1</a></td><td>Activity Monitors Count Enable Set Register 1</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xC20</td><td><a href="ext-amcntenclr0.html">AMCNTENCLR0</a></td><td>Activity Monitors Count Enable Clear Register 0</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xC24</td><td><a href="ext-amcntenclr1.html">AMCNTENCLR1</a></td><td>Activity Monitors Count Enable Clear Register 1</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xCE0</td><td><a href="ext-amcgcr.html">AMCGCR</a></td><td>Activity Monitors Counter Group Configuration Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xE00</td><td><a href="ext-amcfgr.html">AMCFGR</a></td><td>Activity Monitors Configuration Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xE04</td><td><a href="ext-amcr.html">AMCR</a></td><td>Activity Monitors Control Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xE08</td><td><a href="ext-amiidr.html">AMIIDR</a></td><td>Activity Monitors Implementation Identification Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFA8</td><td><a href="ext-amdevaff0.html">AMDEVAFF0</a></td><td>Activity Monitors Device Affinity Register 0</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFAC</td><td><a href="ext-amdevaff1.html">AMDEVAFF1</a></td><td>Activity Monitors Device Affinity Register 1</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFBC</td><td><a href="ext-amdevarch.html">AMDEVARCH</a></td><td>Activity Monitors Device Architecture Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFCC</td><td><a href="ext-amdevtype.html">AMDEVTYPE</a></td><td>Activity Monitors Device Type Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFD0</td><td><a href="ext-ampidr4.html">AMPIDR4</a></td><td>Activity Monitors Peripheral Identification Register 4</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFE0</td><td><a href="ext-ampidr0.html">AMPIDR0</a></td><td>Activity Monitors Peripheral Identification Register 0</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFE4</td><td><a href="ext-ampidr1.html">AMPIDR1</a></td><td>Activity Monitors Peripheral Identification Register 1</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFE8</td><td><a href="ext-ampidr2.html">AMPIDR2</a></td><td>Activity Monitors Peripheral Identification Register 2</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFEC</td><td><a href="ext-ampidr3.html">AMPIDR3</a></td><td>Activity Monitors Peripheral Identification Register 3</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFF0</td><td><a href="ext-amcidr0.html">AMCIDR0</a></td><td>Activity Monitors Component Identification Register 0</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFF4</td><td><a href="ext-amcidr1.html">AMCIDR1</a></td><td>Activity Monitors Component Identification Register 1</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFF8</td><td><a href="ext-amcidr2.html">AMCIDR2</a></td><td>Activity Monitors Component Identification Register 2</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFFC</td><td><a href="ext-amcidr3.html">AMCIDR3</a></td><td>Activity Monitors Component Identification Register 3</td><td>RO</td><td>-</td></tr></tbody></table><h2 class="sysregindex"><a id="CTI">
		        In the CTI block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th><th>Access</th></tr></thead><tbody><tr><td class="bitfields">0x000</td><td><a href="ext-cticontrol.html">CTICONTROL</a></td><td>CTI Control register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x010</td><td><a href="ext-ctiintack.html">CTIINTACK</a></td><td>CTI Output Trigger Acknowledge register</td><td>WO</td><td>-</td></tr><tr><td class="bitfields">0x014</td><td><a href="ext-ctiappset.html">CTIAPPSET</a></td><td>CTI Application Trigger Set register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x018</td><td><a href="ext-ctiappclear.html">CTIAPPCLEAR</a></td><td>CTI Application Trigger Clear register</td><td>WO</td><td>-</td></tr><tr><td class="bitfields">0x01C</td><td><a href="ext-ctiapppulse.html">CTIAPPPULSE</a></td><td>CTI Application Pulse register</td><td>WO</td><td>-</td></tr><tr><td class="bitfields">0x020 + (4 * n)</td><td><a href="ext-ctiinenn.html">CTIINEN&lt;n></a></td><td>CTI Input Trigger to Output Channel Enable registers</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x0A0 + (4 * n)</td><td><a href="ext-ctioutenn.html">CTIOUTEN&lt;n></a></td><td>CTI Input Channel to Output Trigger Enable registers</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x130</td><td><a href="ext-ctitriginstatus.html">CTITRIGINSTATUS</a></td><td>CTI Trigger In Status register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x134</td><td><a href="ext-ctitrigoutstatus.html">CTITRIGOUTSTATUS</a></td><td>CTI Trigger Out Status register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x138</td><td><a href="ext-ctichinstatus.html">CTICHINSTATUS</a></td><td>CTI Channel In Status register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x13C</td><td><a href="ext-ctichoutstatus.html">CTICHOUTSTATUS</a></td><td>CTI Channel Out Status register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x140</td><td><a href="ext-ctigate.html">CTIGATE</a></td><td>CTI Channel Gate Enable register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x144</td><td><a href="ext-asicctl.html">ASICCTL</a></td><td>CTI External Multiplexer Control register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x150</td><td><a href="ext-ctidevctl.html">CTIDEVCTL</a></td><td>CTI Device Control register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0xF00</td><td><a href="ext-ctiitctrl.html">CTIITCTRL</a></td><td>CTI Integration mode Control register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0xFA0</td><td><a href="ext-cticlaimset.html">CTICLAIMSET</a></td><td>CTI CLAIM Tag Set register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0xFA4</td><td><a href="ext-cticlaimclr.html">CTICLAIMCLR</a></td><td>CTI CLAIM Tag Clear register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0xFA8</td><td><a href="ext-ctidevaff0.html">CTIDEVAFF0</a></td><td>CTI Device Affinity register 0</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFAC</td><td><a href="ext-ctidevaff1.html">CTIDEVAFF1</a></td><td>CTI Device Affinity register 1</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFB0</td><td><a href="ext-ctilar.html">CTILAR</a></td><td>CTI Lock Access Register</td><td>WO</td><td>-</td></tr><tr><td class="bitfields">0xFB4</td><td><a href="ext-ctilsr.html">CTILSR</a></td><td>CTI Lock Status Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFB8</td><td><a href="ext-ctiauthstatus.html">CTIAUTHSTATUS</a></td><td>CTI Authentication Status register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFBC</td><td><a href="ext-ctidevarch.html">CTIDEVARCH</a></td><td>CTI Device Architecture register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFC0</td><td><a href="ext-ctidevid2.html">CTIDEVID2</a></td><td>CTI Device ID register 2</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFC4</td><td><a href="ext-ctidevid1.html">CTIDEVID1</a></td><td>CTI Device ID register 1</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFC8</td><td><a href="ext-ctidevid.html">CTIDEVID</a></td><td>CTI Device ID register 0</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFCC</td><td><a href="ext-ctidevtype.html">CTIDEVTYPE</a></td><td>CTI Device Type register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFD0</td><td><a href="ext-ctipidr4.html">CTIPIDR4</a></td><td>CTI Peripheral Identification Register 4</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFE0</td><td><a href="ext-ctipidr0.html">CTIPIDR0</a></td><td>CTI Peripheral Identification Register 0</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFE4</td><td><a href="ext-ctipidr1.html">CTIPIDR1</a></td><td>CTI Peripheral Identification Register 1</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFE8</td><td><a href="ext-ctipidr2.html">CTIPIDR2</a></td><td>CTI Peripheral Identification Register 2</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFEC</td><td><a href="ext-ctipidr3.html">CTIPIDR3</a></td><td>CTI Peripheral Identification Register 3</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFF0</td><td><a href="ext-cticidr0.html">CTICIDR0</a></td><td>CTI Component Identification Register 0</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFF4</td><td><a href="ext-cticidr1.html">CTICIDR1</a></td><td>CTI Component Identification Register 1</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFF8</td><td><a href="ext-cticidr2.html">CTICIDR2</a></td><td>CTI Component Identification Register 2</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFFC</td><td><a href="ext-cticidr3.html">CTICIDR3</a></td><td>CTI Component Identification Register 3</td><td>RO</td><td>-</td></tr></tbody></table><h2 class="sysregindex"><a id="Debug">
		        In the Debug block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th><th>Access</th></tr></thead><tbody><tr><td class="bitfields">0x020</td><td><a href="ext-edesr.html">EDESR</a></td><td>External Debug Event Status Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x024</td><td><a href="ext-edecr.html">EDECR</a></td><td>External Debug Execution Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x028</td><td><a href="ext-edscr2.html">EDSCR2</a></td><td>External Debug Status and Control Register 2</td><td>RW</td><td>-</td></tr><tr><td class="bitfields"><del>0x034</del></td><td><a href="ext-edwar.html"><del>EDWAR[63:32]</del></a></td><td><del>External Debug Watchpoint Address Register</del></td><td><del>RO</del></td><td><del>-</del></td></tr><tr><td class="bitfields">0x030</td><td><a href="ext-edwar.html">EDWAR<del>[31:0]</del></a></td><td>External Debug Watchpoint Address Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x038</td><td><a href="ext-edhsr.html">EDHSR</a></td><td>External Debug Halting Syndrome Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x080</td><td><a href="ext-dbgdtrrx_el0.html">DBGDTRRX_EL0</a></td><td>Debug Data Transfer Register, Receive</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x084</td><td><a href="ext-editr.html">EDITR</a></td><td>External Debug Instruction Transfer Register</td><td>WO</td><td>-</td></tr><tr><td class="bitfields">0x088</td><td><a href="ext-edscr.html">EDSCR</a></td><td>External Debug Status and Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x08C</td><td><a href="ext-dbgdtrtx_el0.html">DBGDTRTX_EL0</a></td><td>Debug Data Transfer Register, Transmit</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x090</td><td><a href="ext-edrcr.html">EDRCR</a></td><td>External Debug Reserve Control Register</td><td>WO</td><td>-</td></tr><tr><td class="bitfields">0x094</td><td><a href="ext-edacr.html">EDACR</a></td><td>External Debug Auxiliary Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x098</td><td><a href="ext-edeccr.html">EDECCR</a></td><td>External Debug Exception Catch Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x0A0</td><td><a href="ext-edpcsr.html">EDPCSR[31:0]</a></td><td>External Debug Program Counter Sample Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x0A4</td><td><a href="ext-edcidsr.html">EDCIDSR</a></td><td>External Debug Context ID Sample Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x0A8</td><td><a href="ext-edvidsr.html">EDVIDSR</a></td><td>External Debug Virtual Context Sample Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x0AC</td><td><a href="ext-edpcsr.html">EDPCSR[63:32]</a></td><td>External Debug Program Counter Sample Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x300</td><td><a href="ext-oslar_el1.html">OSLAR_EL1</a></td><td>OS Lock Access Register</td><td>WO</td><td>-</td></tr><tr><td class="bitfields">0x310</td><td><a href="ext-edprcr.html">EDPRCR</a></td><td>External Debug Power/Reset Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x314</td><td><a href="ext-edprsr.html">EDPRSR</a></td><td>External Debug Processor Status Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x400 + (16 * n)</td><td><a href="ext-dbgbvrn_el1.html">DBGBVR&lt;n>_EL1[63:0]</a></td><td>Debug Breakpoint Value Registers</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x408 + (16 * n)</td><td><a href="ext-dbgbcrn_el1.html">DBGBCR&lt;n>_EL1</a></td><td>Debug Breakpoint Control Registers</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x800 + (16 * n)</td><td><a href="ext-dbgwvrn_el1.html">DBGWVR&lt;n>_EL1[63:0]</a></td><td>Debug Watchpoint Value Registers</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x808 + (16 * n)</td><td><a href="ext-dbgwcrn_el1.html">DBGWCR&lt;n>_EL1</a></td><td>Debug Watchpoint Control Registers</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0xD00</td><td><a href="ext-midr_el1.html">MIDR_EL1</a></td><td>Main ID Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields"><del>0xD28</del></td><td><a href="ext-eddfr.html"><del>EDDFR[31:0]</del></a></td><td><del>External Debug Feature Register</del></td><td><del>RO</del></td><td><del>-</del></td></tr><tr><td class="bitfields"><del>0xD2C</del></td><td><a href="ext-eddfr.html"><del>EDDFR[63:32]</del></a></td><td><del>External Debug Feature Register</del></td><td><del>RO</del></td><td><del>-</del></td></tr><tr><td class="bitfields">0xD20</td><td><a href="ext-edpfr.html">EDPFR<del>[31:0]</del></a></td><td>External Debug Processor Feature Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields"><ins>0xD28</ins><del>0xD24</del></td><td><a href="ext-eddfr.html"><ins>EDDFR</ins></a><a href="ext-edpfr.html"><del>EDPFR[63:32]</del></a></td><td>External Debug <del>Processor </del>Feature Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xD48</td><td><a href="ext-eddfr1.html">EDDFR1[31:0]</a></td><td>External Debug Feature Register 1</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xD4C</td><td><a href="ext-eddfr1.html">EDDFR1[63:32]</a></td><td>External Debug Feature Register 1</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xD60</td><td><a href="ext-edaa32pfr.html">EDAA32PFR</a></td><td>External Debug Auxiliary Processor Feature Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xF00</td><td><a href="ext-editctrl.html">EDITCTRL</a></td><td>External Debug Integration mode Control register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0xFA0</td><td><a href="ext-dbgclaimset_el1.html">DBGCLAIMSET_EL1</a></td><td>Debug CLAIM Tag Set Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0xFA4</td><td><a href="ext-dbgclaimclr_el1.html">DBGCLAIMCLR_EL1</a></td><td>Debug CLAIM Tag Clear Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0xFA8</td><td><a href="ext-eddevaff0.html">EDDEVAFF0</a></td><td>External Debug Device Affinity register 0</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFAC</td><td><a href="ext-eddevaff1.html">EDDEVAFF1</a></td><td>External Debug Device Affinity register 1</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFB0</td><td><a href="ext-edlar.html">EDLAR</a></td><td>External Debug Lock Access Register</td><td>WO</td><td>-</td></tr><tr><td class="bitfields">0xFB4</td><td><a href="ext-edlsr.html">EDLSR</a></td><td>External Debug Lock Status Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFB8</td><td><a href="ext-dbgauthstatus_el1.html">DBGAUTHSTATUS_EL1</a></td><td>Debug Authentication Status Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFBC</td><td><a href="ext-eddevarch.html">EDDEVARCH</a></td><td>External Debug Device Architecture <ins>Register</ins><del>register</del></td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFC0</td><td><a href="ext-eddevid2.html">EDDEVID2</a></td><td>External Debug Device ID register 2</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFC4</td><td><a href="ext-eddevid1.html">EDDEVID1</a></td><td>External Debug Device ID <ins>Register</ins><del>register</del> 1</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFC8</td><td><a href="ext-eddevid.html">EDDEVID</a></td><td>External Debug Device ID register 0</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFCC</td><td><a href="ext-eddevtype.html">EDDEVTYPE</a></td><td>External Debug Device Type register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFD0</td><td><a href="ext-edpidr4.html">EDPIDR4</a></td><td>External Debug Peripheral Identification Register 4</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFE0</td><td><a href="ext-edpidr0.html">EDPIDR0</a></td><td>External Debug Peripheral Identification Register 0</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFE4</td><td><a href="ext-edpidr1.html">EDPIDR1</a></td><td>External Debug Peripheral Identification Register 1</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFE8</td><td><a href="ext-edpidr2.html">EDPIDR2</a></td><td>External Debug Peripheral Identification Register 2</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFEC</td><td><a href="ext-edpidr3.html">EDPIDR3</a></td><td>External Debug Peripheral Identification Register 3</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFF0</td><td><a href="ext-edcidr0.html">EDCIDR0</a></td><td>External Debug Component Identification Register 0</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFF4</td><td><a href="ext-edcidr1.html">EDCIDR1</a></td><td>External Debug Component Identification Register 1</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFF8</td><td><a href="ext-edcidr2.html">EDCIDR2</a></td><td>External Debug Component Identification Register 2</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFFC</td><td><a href="ext-edcidr3.html">EDCIDR3</a></td><td>External Debug Component Identification Register 3</td><td>RO</td><td>-</td></tr></tbody></table><h2 class="sysregindex"><a id="ETE">
		        In the ETE block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th><th>Access</th></tr></thead><tbody><tr><td class="bitfields">0x004</td><td><a href="ext-trcprgctlr.html">TRCPRGCTLR</a></td><td>Programming Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x00C</td><td><a href="ext-trcstatr.html">TRCSTATR</a></td><td>Trace Status Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x010</td><td><a href="ext-trcconfigr.html">TRCCONFIGR</a></td><td>Trace Configuration Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x018</td><td><a href="ext-trcauxctlr.html">TRCAUXCTLR</a></td><td>Auxiliary Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x020</td><td><a href="ext-trceventctl0r.html">TRCEVENTCTL0R</a></td><td>Event Control 0 Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x024</td><td><a href="ext-trceventctl1r.html">TRCEVENTCTL1R</a></td><td>Event Control 1 Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x028</td><td><a href="ext-trcrsr.html">TRCRSR</a></td><td>Resources Status Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x02C</td><td><a href="ext-trcstallctlr.html">TRCSTALLCTLR</a></td><td>Stall Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x030</td><td><a href="ext-trctsctlr.html">TRCTSCTLR</a></td><td>Timestamp Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x034</td><td><a href="ext-trcsyncpr.html">TRCSYNCPR</a></td><td>Synchronization Period Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x038</td><td><a href="ext-trcccctlr.html">TRCCCCTLR</a></td><td>Cycle Count Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x03C</td><td><a href="ext-trcbbctlr.html">TRCBBCTLR</a></td><td>Branch Broadcast Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x040</td><td><a href="ext-trctraceidr.html">TRCTRACEIDR</a></td><td>Trace ID Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x044</td><td><a href="ext-trcqctlr.html">TRCQCTLR</a></td><td>Q Element Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x048</td><td><a href="ext-trciteedcr.html">TRCITEEDCR</a></td><td>Instrumentation Trace Extension External Debug Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x080</td><td><a href="ext-trcvictlr.html">TRCVICTLR</a></td><td>ViewInst Main Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x084</td><td><a href="ext-trcviiectlr.html">TRCVIIECTLR</a></td><td>ViewInst Include/Exclude Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x088</td><td><a href="ext-trcvissctlr.html">TRCVISSCTLR</a></td><td>ViewInst Start/Stop Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x08C</td><td><a href="ext-trcvipcssctlr.html">TRCVIPCSSCTLR</a></td><td>ViewInst Start/Stop PE Comparator Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x100 + (4 * n)</td><td><a href="ext-trcseqevrn.html">TRCSEQEVR&lt;n></a></td><td>Sequencer State Transition Control Register &lt;n></td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x118</td><td><a href="ext-trcseqrstevr.html">TRCSEQRSTEVR</a></td><td>Sequencer Reset Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x11C</td><td><a href="ext-trcseqstr.html">TRCSEQSTR</a></td><td>Sequencer State Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x120 + (4 * n)</td><td><a href="ext-trcextinselrn.html">TRCEXTINSELR&lt;n></a></td><td>External Input Select Register &lt;n></td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x140 + (4 * n)</td><td><a href="ext-trccntrldvrn.html">TRCCNTRLDVR&lt;n></a></td><td>Counter Reload Value Register &lt;n></td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x150 + (4 * n)</td><td><a href="ext-trccntctlrn.html">TRCCNTCTLR&lt;n></a></td><td>Counter Control Register &lt;n></td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x160 + (4 * n)</td><td><a href="ext-trccntvrn.html">TRCCNTVR&lt;n></a></td><td>Counter Value Register &lt;n></td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x180</td><td><a href="ext-trcidr8.html">TRCIDR8</a></td><td>ID Register 8</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x184</td><td><a href="ext-trcidr9.html">TRCIDR9</a></td><td>ID Register 9</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x188</td><td><a href="ext-trcidr10.html">TRCIDR10</a></td><td>ID Register 10</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x18C</td><td><a href="ext-trcidr11.html">TRCIDR11</a></td><td>ID Register 11</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x190</td><td><a href="ext-trcidr12.html">TRCIDR12</a></td><td>ID Register 12</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x194</td><td><a href="ext-trcidr13.html">TRCIDR13</a></td><td>ID Register 13</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x1C0</td><td><a href="ext-trcimspec0.html">TRCIMSPEC0</a></td><td>IMP DEF Register 0</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x1C0 + (4 * n)</td><td><a href="ext-trcimspecn.html">TRCIMSPEC&lt;n></a></td><td>IMP DEF Register &lt;n></td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x1E0</td><td><a href="ext-trcidr0.html">TRCIDR0</a></td><td>ID Register 0</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x1E4</td><td><a href="ext-trcidr1.html">TRCIDR1</a></td><td>ID Register 1</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x1E8</td><td><a href="ext-trcidr2.html">TRCIDR2</a></td><td>ID Register 2</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x1EC</td><td><a href="ext-trcidr3.html">TRCIDR3</a></td><td>ID Register 3</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x1F0</td><td><a href="ext-trcidr4.html">TRCIDR4</a></td><td>ID Register 4</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x1F4</td><td><a href="ext-trcidr5.html">TRCIDR5</a></td><td>ID Register 5</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x1F8</td><td><a href="ext-trcidr6.html">TRCIDR6</a></td><td>ID Register 6</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x1FC</td><td><a href="ext-trcidr7.html">TRCIDR7</a></td><td>ID Register 7</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x200 + (4 * n)</td><td><a href="ext-trcrsctlrn.html">TRCRSCTLR&lt;n></a></td><td>Resource Selection Control Register &lt;n></td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x280 + (4 * n)</td><td><a href="ext-trcssccrn.html">TRCSSCCR&lt;n></a></td><td>Single-shot Comparator Control Register &lt;n></td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x2A0 + (4 * n)</td><td><a href="ext-trcsscsrn.html">TRCSSCSR&lt;n></a></td><td>Single-shot Comparator Control Status Register &lt;n></td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x2C0 + (4 * n)</td><td><a href="ext-trcsspcicrn.html">TRCSSPCICR&lt;n></a></td><td>Single-shot Processing Element Comparator Input Control Register &lt;n></td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x304</td><td><a href="ext-trcoslsr.html">TRCOSLSR</a></td><td>Trace OS Lock Status Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x310</td><td><a href="ext-trcpdcr.html">TRCPDCR</a></td><td>PowerDown Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x314</td><td><a href="ext-trcpdsr.html">TRCPDSR</a></td><td>PowerDown Status Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x400 + (8 * n)</td><td><a href="ext-trcacvrn.html">TRCACVR&lt;n></a></td><td>Address Comparator Value Register &lt;n></td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x480 + (8 * n)</td><td><a href="ext-trcacatrn.html">TRCACATR&lt;n></a></td><td>Address Comparator Access Type Register &lt;n></td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x600 + (8 * n)</td><td><a href="ext-trccidcvrn.html">TRCCIDCVR&lt;n></a></td><td>Context Identifier Comparator Value Registers &lt;n></td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x640 + (8 * n)</td><td><a href="ext-trcvmidcvrn.html">TRCVMIDCVR&lt;n></a></td><td>Virtual Context Identifier Comparator Value Register &lt;n></td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x680</td><td><a href="ext-trccidcctlr0.html">TRCCIDCCTLR0</a></td><td>Context Identifier Comparator Control Register 0</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x684</td><td><a href="ext-trccidcctlr1.html">TRCCIDCCTLR1</a></td><td>Context Identifier Comparator Control Register 1</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x688</td><td><a href="ext-trcvmidcctlr0.html">TRCVMIDCCTLR0</a></td><td>Virtual Context Identifier Comparator Control Register 0</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x68C</td><td><a href="ext-trcvmidcctlr1.html">TRCVMIDCCTLR1</a></td><td>Virtual Context Identifier Comparator Control Register 1</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0xF00</td><td><a href="ext-trcitctrl.html">TRCITCTRL</a></td><td>Integration Mode Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0xFA0</td><td><a href="ext-trcclaimset.html">TRCCLAIMSET</a></td><td>Claim Tag Set Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0xFA4</td><td><a href="ext-trcclaimclr.html">TRCCLAIMCLR</a></td><td>Claim Tag Clear Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0xFA8</td><td><a href="ext-trcdevaff.html">TRCDEVAFF</a></td><td>Device Affinity Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFB0</td><td><a href="ext-trclar.html">TRCLAR</a></td><td>Lock Access Register</td><td>WO</td><td>-</td></tr><tr><td class="bitfields">0xFB4</td><td><a href="ext-trclsr.html">TRCLSR</a></td><td>Lock Status Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFB8</td><td><a href="ext-trcauthstatus.html">TRCAUTHSTATUS</a></td><td>Authentication Status Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFBC</td><td><a href="ext-trcdevarch.html">TRCDEVARCH</a></td><td>Device Architecture Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFC0</td><td><a href="ext-trcdevid2.html">TRCDEVID2</a></td><td>Device Configuration Register 2</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFC4</td><td><a href="ext-trcdevid1.html">TRCDEVID1</a></td><td>Device Configuration Register 1</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFC8</td><td><a href="ext-trcdevid.html">TRCDEVID</a></td><td>Device Configuration Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFCC</td><td><a href="ext-trcdevtype.html">TRCDEVTYPE</a></td><td>Device Type Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFD0</td><td><a href="ext-trcpidr4.html">TRCPIDR4</a></td><td>Peripheral Identification Register 4</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFD4</td><td><a href="ext-trcpidr5.html">TRCPIDR5</a></td><td>Peripheral Identification Register 5</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFD8</td><td><a href="ext-trcpidr6.html">TRCPIDR6</a></td><td>Peripheral Identification Register 6</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFDC</td><td><a href="ext-trcpidr7.html">TRCPIDR7</a></td><td>Peripheral Identification Register 7</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFE0</td><td><a href="ext-trcpidr0.html">TRCPIDR0</a></td><td>Peripheral Identification Register 0</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFE4</td><td><a href="ext-trcpidr1.html">TRCPIDR1</a></td><td>Peripheral Identification Register 1</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFE8</td><td><a href="ext-trcpidr2.html">TRCPIDR2</a></td><td>Peripheral Identification Register 2</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFEC</td><td><a href="ext-trcpidr3.html">TRCPIDR3</a></td><td>Peripheral Identification Register 3</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFF0</td><td><a href="ext-trccidr0.html">TRCCIDR0</a></td><td>Component Identification Register 0</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFF4</td><td><a href="ext-trccidr1.html">TRCCIDR1</a></td><td>Component Identification Register 1</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFF8</td><td><a href="ext-trccidr2.html">TRCCIDR2</a></td><td>Component Identification Register 2</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFFC</td><td><a href="ext-trccidr3.html">TRCCIDR3</a></td><td>Component Identification Register 3</td><td>RO</td><td>-</td></tr></tbody></table><h2 class="sysregindex"><a id="GICCPUinterface">
		        In the GIC CPU interface block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th><th>Access</th></tr></thead><tbody><tr><td class="bitfields">0x0000</td><td><a href="ext-gicc_ctlr.html">GICC_CTLR</a></td><td>CPU Interface Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x0004</td><td><a href="ext-gicc_pmr.html">GICC_PMR</a></td><td>CPU Interface Priority Mask Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x0008</td><td><a href="ext-gicc_bpr.html">GICC_BPR</a></td><td>CPU Interface Binary Point Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x000C</td><td><a href="ext-gicc_iar.html">GICC_IAR</a></td><td>CPU Interface Interrupt Acknowledge Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x0010</td><td><a href="ext-gicc_eoir.html">GICC_EOIR</a></td><td>CPU Interface End Of Interrupt Register</td><td>WO</td><td>-</td></tr><tr><td class="bitfields">0x0014</td><td><a href="ext-gicc_rpr.html">GICC_RPR</a></td><td>CPU Interface Running Priority Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x0018</td><td><a href="ext-gicc_hppir.html">GICC_HPPIR</a></td><td>CPU Interface Highest Priority Pending Interrupt Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x001C</td><td><a href="ext-gicc_abpr.html">GICC_ABPR</a></td><td>CPU Interface Aliased Binary Point Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x0020</td><td><a href="ext-gicc_aiar.html">GICC_AIAR</a></td><td>CPU Interface Aliased Interrupt Acknowledge Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x0024</td><td><a href="ext-gicc_aeoir.html">GICC_AEOIR</a></td><td>CPU Interface Aliased End Of Interrupt Register</td><td>WO</td><td>-</td></tr><tr><td class="bitfields">0x0028</td><td><a href="ext-gicc_ahppir.html">GICC_AHPPIR</a></td><td>CPU Interface Aliased Highest Priority Pending Interrupt Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x002C</td><td><a href="ext-gicc_statusr.html">GICC_STATUSR</a></td><td>CPU Interface Status Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x002C</td><td><a href="ext-gicc_statusr.html">GICC_STATUSR</a></td><td>CPU Interface Status Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x00D0 + (4 * n)</td><td><a href="ext-gicc_aprn.html">GICC_APR&lt;n></a></td><td>CPU Interface Active Priorities Registers</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x00E0 + (4 * n)</td><td><a href="ext-gicc_nsaprn.html">GICC_NSAPR&lt;n></a></td><td>CPU Interface Non-secure Active Priorities Registers</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x00FC</td><td><a href="ext-gicc_iidr.html">GICC_IIDR</a></td><td>CPU Interface Identification Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x1000</td><td><a href="ext-gicc_dir.html">GICC_DIR</a></td><td>CPU Interface Deactivate Interrupt Register</td><td>WO</td><td>-</td></tr></tbody></table><h2 class="sysregindex"><a id="GICDistributor">
		        In the GIC Distributor block:
		      </a></h2><table class="instructiontable"><h2 class="sysregindex"><a id="Dist_base">
		        In the Dist_base block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th><th>Access</th></tr></thead><tbody><tr><td class="bitfields">0x0000</td><td><a href="ext-gicd_ctlr.html">GICD_CTLR</a></td><td>Distributor Control Register</td><td>RW</td></tr><tr><td class="bitfields">0x0004</td><td><a href="ext-gicd_typer.html">GICD_TYPER</a></td><td>Interrupt Controller Type Register</td><td>RO</td></tr><tr><td class="bitfields">0x0008</td><td><a href="ext-gicd_iidr.html">GICD_IIDR</a></td><td>Distributor Implementer Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x000C</td><td><a href="ext-gicd_typer2.html">GICD_TYPER2</a></td><td>Interrupt Controller Type Register 2</td><td>RO</td></tr><tr><td class="bitfields">0x0010</td><td><a href="ext-gicd_statusr.html">GICD_STATUSR</a></td><td>Error Reporting Status Register</td><td>RW</td></tr><tr><td class="bitfields">0x0010</td><td><a href="ext-gicd_statusr.html">GICD_STATUSR</a></td><td>Error Reporting Status Register</td><td>RW</td></tr><tr><td class="bitfields">0x0040</td><td><a href="ext-gicd_setspi_nsr.html">GICD_SETSPI_NSR</a></td><td>Set Non-secure SPI Pending Register</td><td>WO</td></tr><tr><td class="bitfields">0x0048</td><td><a href="ext-gicd_clrspi_nsr.html">GICD_CLRSPI_NSR</a></td><td>Clear Non-secure SPI Pending Register</td><td>WO</td></tr><tr><td class="bitfields">0x0050</td><td><a href="ext-gicd_setspi_sr.html">GICD_SETSPI_SR</a></td><td>Set Secure SPI Pending Register</td><td>WO</td></tr><tr><td class="bitfields">0x0058</td><td><a href="ext-gicd_clrspi_sr.html">GICD_CLRSPI_SR</a></td><td>Clear Secure SPI Pending Register</td><td>WO</td></tr><tr><td class="bitfields">0x0080 + (4 * n)</td><td><a href="ext-gicd_igrouprn.html">GICD_IGROUPR&lt;n></a></td><td>Interrupt Group Registers</td><td>RW</td></tr><tr><td class="bitfields">0x0100 + (4 * n)</td><td><a href="ext-gicd_isenablern.html">GICD_ISENABLER&lt;n></a></td><td>Interrupt Set-Enable Registers</td><td>RW</td></tr><tr><td class="bitfields">0x0180 + (4 * n)</td><td><a href="ext-gicd_icenablern.html">GICD_ICENABLER&lt;n></a></td><td>Interrupt Clear-Enable Registers</td><td>RW</td></tr><tr><td class="bitfields">0x0200 + (4 * n)</td><td><a href="ext-gicd_ispendrn.html">GICD_ISPENDR&lt;n></a></td><td>Interrupt Set-Pending Registers</td><td>RW</td></tr><tr><td class="bitfields">0x0280 + (4 * n)</td><td><a href="ext-gicd_icpendrn.html">GICD_ICPENDR&lt;n></a></td><td>Interrupt Clear-Pending Registers</td><td>RW</td></tr><tr><td class="bitfields">0x0300 + (4 * n)</td><td><a href="ext-gicd_isactivern.html">GICD_ISACTIVER&lt;n></a></td><td>Interrupt Set-Active Registers</td><td>RW</td></tr><tr><td class="bitfields">0x0380 + (4 * n)</td><td><a href="ext-gicd_icactivern.html">GICD_ICACTIVER&lt;n></a></td><td>Interrupt Clear-Active Registers</td><td>RW</td></tr><tr><td class="bitfields">0x0400 + (4 * n)</td><td><a href="ext-gicd_ipriorityrn.html">GICD_IPRIORITYR&lt;n></a></td><td>Interrupt Priority Registers</td><td>RW</td></tr><tr><td class="bitfields">0x0800 + (4 * n)</td><td><a href="ext-gicd_itargetsrn.html">GICD_ITARGETSR&lt;n></a></td><td>Interrupt Processor Targets Registers</td><td>RW</td></tr><tr><td class="bitfields">0x0C00 + (4 * n)</td><td><a href="ext-gicd_icfgrn.html">GICD_ICFGR&lt;n></a></td><td>Interrupt Configuration Registers</td><td>RW</td></tr><tr><td class="bitfields">0x0D00 + (4 * n)</td><td><a href="ext-gicd_igrpmodrn.html">GICD_IGRPMODR&lt;n></a></td><td>Interrupt Group Modifier Registers</td><td>RW</td></tr><tr><td class="bitfields">0x0E00 + (4 * n)</td><td><a href="ext-gicd_nsacrn.html">GICD_NSACR&lt;n></a></td><td>Non-secure Access Control Registers</td><td>RW</td></tr><tr><td class="bitfields">0x0F00</td><td><a href="ext-gicd_sgir.html">GICD_SGIR</a></td><td>Software Generated Interrupt Register</td><td>WO</td></tr><tr><td class="bitfields">0x0F10 + (4 * n)</td><td><a href="ext-gicd_cpendsgirn.html">GICD_CPENDSGIR&lt;n></a></td><td>SGI Clear-Pending Registers</td><td>RW</td></tr><tr><td class="bitfields">0x0F20 + (4 * n)</td><td><a href="ext-gicd_spendsgirn.html">GICD_SPENDSGIR&lt;n></a></td><td>SGI Set-Pending Registers</td><td>RW</td></tr><tr><td class="bitfields">0x0F80 + (4 * n)</td><td><a href="ext-gicd_inmirn.html">GICD_INMIR&lt;n></a></td><td>Non-maskable Interrupt Registers, x = 0 to 31</td><td>RW</td></tr><tr><td class="bitfields">0x1000 + (4 * n)</td><td><a href="ext-gicd_igrouprne.html">GICD_IGROUPR&lt;n>E</a></td><td>Interrupt Group Registers (extended SPI range)</td><td>RW</td></tr><tr><td class="bitfields">0x1200 + (4 * n)</td><td><a href="ext-gicd_isenablerne.html">GICD_ISENABLER&lt;n>E</a></td><td>Interrupt Set-Enable Registers</td><td>RW</td></tr><tr><td class="bitfields">0x1400 + (4 * n)</td><td><a href="ext-gicd_icenablerne.html">GICD_ICENABLER&lt;n>E</a></td><td>Interrupt Clear-Enable Registers</td><td>RW</td></tr><tr><td class="bitfields">0x1600 + (4 * n)</td><td><a href="ext-gicd_ispendrne.html">GICD_ISPENDR&lt;n>E</a></td><td>Interrupt Set-Pending Registers (extended SPI range)</td><td>RW</td></tr><tr><td class="bitfields">0x1800 + (4 * n)</td><td><a href="ext-gicd_icpendrne.html">GICD_ICPENDR&lt;n>E</a></td><td>Interrupt Clear-Pending Registers (extended SPI range)</td><td>RW</td></tr><tr><td class="bitfields">0x1A00 + (4 * n)</td><td><a href="ext-gicd_isactiverne.html">GICD_ISACTIVER&lt;n>E</a></td><td>Interrupt Set-Active Registers (extended SPI range)</td><td>RW</td></tr><tr><td class="bitfields">0x1C00 + (4 * n)</td><td><a href="ext-gicd_icactiverne.html">GICD_ICACTIVER&lt;n>E</a></td><td>Interrupt Clear-Active Registers (extended SPI range)</td><td>RW</td></tr><tr><td class="bitfields">0x2000 + (4 * n)</td><td><a href="ext-gicd_ipriorityrne.html">GICD_IPRIORITYR&lt;n>E</a></td><td>Holds the priority of the corresponding interrupt for each extended SPI supported by the GIC.</td><td>RW</td></tr><tr><td class="bitfields">0x3000 + (4 * n)</td><td><a href="ext-gicd_icfgrne.html">GICD_ICFGR&lt;n>E</a></td><td>Interrupt Configuration Registers (Extended SPI Range)</td><td>RW</td></tr><tr><td class="bitfields">0x3400 + (4 * n)</td><td><a href="ext-gicd_igrpmodrne.html">GICD_IGRPMODR&lt;n>E</a></td><td>Interrupt Group Modifier Registers (extended SPI range)</td><td>RW</td></tr><tr><td class="bitfields">0x3600 + (4 * n)</td><td><a href="ext-gicd_nsacrne.html">GICD_NSACR&lt;n>E</a></td><td>Non-secure Access Control Registers</td><td>RW</td></tr><tr><td class="bitfields">0x3B00 + (4 * n)</td><td><a href="ext-gicd_inmirne.html">GICD_INMIR&lt;n>E</a></td><td>Non-maskable Interrupt Registers for Extended SPIs, x = 0 to 31</td><td>RW</td></tr><tr><td class="bitfields">0x6000 + (8 * n)</td><td><a href="ext-gicd_iroutern.html">GICD_IROUTER&lt;n></a></td><td>Interrupt Routing Registers</td><td>RW</td></tr><tr><td class="bitfields">0x8000 + (8 * n)</td><td><a href="ext-gicd_irouterne.html">GICD_IROUTER&lt;n>E</a></td><td>Interrupt Routing Registers (Extended SPI Range)</td><td>RW</td></tr></tbody></table><h2 class="sysregindex"><a id="MSI_base">
		        In the MSI_base block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th><th>Access</th></tr></thead><tbody><tr><td class="bitfields">0x0004</td><td><a href="ext-gicm_typer.html">GICM_TYPER</a></td><td>Distributor MSI Type Register</td><td>RO</td></tr><tr><td class="bitfields">0x0040</td><td><a href="ext-gicm_setspi_nsr.html">GICM_SETSPI_NSR</a></td><td>Set Non-secure SPI Pending Register</td><td>WO</td></tr><tr><td class="bitfields">0x0048</td><td><a href="ext-gicm_clrspi_nsr.html">GICM_CLRSPI_NSR</a></td><td>Clear Non-secure SPI Pending Register</td><td>WO</td></tr><tr><td class="bitfields">0x0050</td><td><a href="ext-gicm_setspi_sr.html">GICM_SETSPI_SR</a></td><td>Set Secure SPI Pending Register</td><td>WO</td></tr><tr><td class="bitfields">0x0058</td><td><a href="ext-gicm_clrspi_sr.html">GICM_CLRSPI_SR</a></td><td>Clear Secure SPI Pending Register</td><td>WO</td></tr><tr><td class="bitfields">0x0FCC</td><td><a href="ext-gicm_iidr.html">GICM_IIDR</a></td><td>Distributor Implementer Identification Register</td><td>RO</td></tr></tbody></table></table><h2 class="sysregindex"><a id="GICITScontrol">
		        In the GIC ITS control block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th><th>Access</th></tr></thead><tbody><tr><td class="bitfields">0x0000</td><td><a href="ext-gits_ctlr.html">GITS_CTLR</a></td><td>ITS Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x0004</td><td><a href="ext-gits_iidr.html">GITS_IIDR</a></td><td>ITS Identification Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x0008</td><td><a href="ext-gits_typer.html">GITS_TYPER</a></td><td>ITS Type Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x0010</td><td><a href="ext-gits_mpamidr.html">GITS_MPAMIDR</a></td><td>Report maximum PARTID and PMG Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x0014</td><td><a href="ext-gits_partidr.html">GITS_PARTIDR</a></td><td>Set PARTID and PMG Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x0018</td><td><a href="ext-gits_mpidr.html">GITS_MPIDR</a></td><td>Report ITS's affinity.</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x0040</td><td><a href="ext-gits_statusr.html">GITS_STATUSR</a></td><td>ITS Error Reporting Status Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x0048</td><td><a href="ext-gits_umsir.html">GITS_UMSIR</a></td><td>ITS Unmapped MSI register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x0080</td><td><a href="ext-gits_cbaser.html">GITS_CBASER</a></td><td>ITS Command Queue Descriptor</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x0088</td><td><a href="ext-gits_cwriter.html">GITS_CWRITER</a></td><td>ITS Write Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x0090</td><td><a href="ext-gits_creadr.html">GITS_CREADR</a></td><td>ITS Read Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x0100 + (8 * n)</td><td><a href="ext-gits_basern.html">GITS_BASER&lt;n></a></td><td>ITS Translation Table Descriptors</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x20020</td><td><a href="ext-gits_sgir.html">GITS_SGIR</a></td><td>ITS SGI Register</td><td>WO</td><td>-</td></tr></tbody></table><h2 class="sysregindex"><a id="GICITStranslation">
		        In the GIC ITS translation block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th><th>Access</th></tr></thead><tbody><tr><td class="bitfields">0x0040</td><td><a href="ext-gits_translater.html">GITS_TRANSLATER</a></td><td>ITS Translation Register</td><td>WO</td><td>-</td></tr></tbody></table><h2 class="sysregindex"><a id="GICRedistributor">
		        In the GIC Redistributor block:
		      </a></h2><table class="instructiontable"><h2 class="sysregindex"><a id="RD_base">
		        In the RD_base block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th><th>Access</th></tr></thead><tbody><tr><td class="bitfields">0x0000</td><td><a href="ext-gicr_ctlr.html">GICR_CTLR</a></td><td>Redistributor Control Register</td><td>RW</td></tr><tr><td class="bitfields">0x0004</td><td><a href="ext-gicr_iidr.html">GICR_IIDR</a></td><td>Redistributor Implementer Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0008</td><td><a href="ext-gicr_typer.html">GICR_TYPER</a></td><td>Redistributor Type Register</td><td>RO</td></tr><tr><td class="bitfields">0x0010</td><td><a href="ext-gicr_statusr.html">GICR_STATUSR</a></td><td>Error Reporting Status Register</td><td>RW</td></tr><tr><td class="bitfields">0x0010</td><td><a href="ext-gicr_statusr.html">GICR_STATUSR</a></td><td>Error Reporting Status Register</td><td>RW</td></tr><tr><td class="bitfields">0x0014</td><td><a href="ext-gicr_waker.html">GICR_WAKER</a></td><td>Redistributor Wake Register</td><td>RW</td></tr><tr><td class="bitfields">0x0018</td><td><a href="ext-gicr_mpamidr.html">GICR_MPAMIDR</a></td><td>Report maximum PARTID and PMG Register</td><td>RO</td></tr><tr><td class="bitfields">0x001C</td><td><a href="ext-gicr_partidr.html">GICR_PARTIDR</a></td><td>Set PARTID and PMG Register</td><td>RW</td></tr><tr><td class="bitfields">0x0040</td><td><a href="ext-gicr_setlpir.html">GICR_SETLPIR</a></td><td>Set LPI Pending Register</td><td>WO</td></tr><tr><td class="bitfields">0x0048</td><td><a href="ext-gicr_clrlpir.html">GICR_CLRLPIR</a></td><td>Clear LPI Pending Register</td><td>WO</td></tr><tr><td class="bitfields">0x0070</td><td><a href="ext-gicr_propbaser.html">GICR_PROPBASER</a></td><td>Redistributor Properties Base Address Register</td><td>RW</td></tr><tr><td class="bitfields">0x0078</td><td><a href="ext-gicr_pendbaser.html">GICR_PENDBASER</a></td><td>Redistributor LPI Pending Table Base Address Register</td><td>RW</td></tr><tr><td class="bitfields">0x00A0</td><td><a href="ext-gicr_invlpir.html">GICR_INVLPIR</a></td><td>Redistributor Invalidate LPI Register</td><td>WO</td></tr><tr><td class="bitfields">0x00B0</td><td><a href="ext-gicr_invallr.html">GICR_INVALLR</a></td><td>Redistributor Invalidate All Register</td><td>WO</td></tr><tr><td class="bitfields">0x00C0</td><td><a href="ext-gicr_syncr.html">GICR_SYNCR</a></td><td>Redistributor Synchronize Register</td><td>RO</td></tr></tbody></table><h2 class="sysregindex"><a id="SGI_base">
		        In the SGI_base block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th><th>Access</th></tr></thead><tbody><tr><td class="bitfields">0x0080</td><td><a href="ext-gicr_igroupr0.html">GICR_IGROUPR0</a></td><td>Interrupt Group Register 0</td><td>RW</td></tr><tr><td class="bitfields">0x0080 + (4 * n)</td><td><a href="ext-gicr_igrouprne.html">GICR_IGROUPR&lt;n>E</a></td><td>Interrupt Group Registers</td><td>RW</td></tr><tr><td class="bitfields">0x0100</td><td><a href="ext-gicr_isenabler0.html">GICR_ISENABLER0</a></td><td>Interrupt Set-Enable Register 0</td><td>RW</td></tr><tr><td class="bitfields">0x0100 + (4 * n)</td><td><a href="ext-gicr_isenablerne.html">GICR_ISENABLER&lt;n>E</a></td><td>Interrupt Set-Enable Registers</td><td>RW</td></tr><tr><td class="bitfields">0x0180</td><td><a href="ext-gicr_icenabler0.html">GICR_ICENABLER0</a></td><td>Interrupt Clear-Enable Register 0</td><td>RW</td></tr><tr><td class="bitfields">0x0180 + (4 * n)</td><td><a href="ext-gicr_icenablerne.html">GICR_ICENABLER&lt;n>E</a></td><td>Interrupt Clear-Enable Registers</td><td>RW</td></tr><tr><td class="bitfields">0x0200</td><td><a href="ext-gicr_ispendr0.html">GICR_ISPENDR0</a></td><td>Interrupt Set-Pending Register 0</td><td>RW</td></tr><tr><td class="bitfields">0x0200 + (4 * n)</td><td><a href="ext-gicr_ispendrne.html">GICR_ISPENDR&lt;n>E</a></td><td>Interrupt Set-Pending Registers</td><td>RW</td></tr><tr><td class="bitfields">0x0280</td><td><a href="ext-gicr_icpendr0.html">GICR_ICPENDR0</a></td><td>Interrupt Clear-Pending Register 0</td><td>RW</td></tr><tr><td class="bitfields">0x0280 + (4 * n)</td><td><a href="ext-gicr_icpendrne.html">GICR_ICPENDR&lt;n>E</a></td><td>Interrupt Clear-Pending Registers</td><td>RW</td></tr><tr><td class="bitfields">0x0300</td><td><a href="ext-gicr_isactiver0.html">GICR_ISACTIVER0</a></td><td>Interrupt Set-Active Register 0</td><td>RW</td></tr><tr><td class="bitfields">0x0300 + (4 * n)</td><td><a href="ext-gicr_isactiverne.html">GICR_ISACTIVER&lt;n>E</a></td><td>Interrupt Set-Active Registers</td><td>RW</td></tr><tr><td class="bitfields">0x0380</td><td><a href="ext-gicr_icactiver0.html">GICR_ICACTIVER0</a></td><td>Interrupt Clear-Active Register 0</td><td>RW</td></tr><tr><td class="bitfields">0x0380 + (4 * n)</td><td><a href="ext-gicr_icactiverne.html">GICR_ICACTIVER&lt;n>E</a></td><td>Interrupt Clear-Active Registers</td><td>RW</td></tr><tr><td class="bitfields">0x0400 + (4 * n)</td><td><a href="ext-gicr_ipriorityrn.html">GICR_IPRIORITYR&lt;n></a></td><td>Interrupt Priority Registers</td><td>RW</td></tr><tr><td class="bitfields">0x0400 + (4 * n)</td><td><a href="ext-gicr_ipriorityrne.html">GICR_IPRIORITYR&lt;n>E</a></td><td>Interrupt Priority Registers (extended PPI range)</td><td>RW</td></tr><tr><td class="bitfields">0x0C00</td><td><a href="ext-gicr_icfgr0.html">GICR_ICFGR0</a></td><td>Interrupt Configuration Register 0</td><td>RW</td></tr><tr><td class="bitfields">0x0C00 + (4 * n)</td><td><a href="ext-gicr_icfgrne.html">GICR_ICFGR&lt;n>E</a></td><td>Interrupt configuration registers</td><td>RW</td></tr><tr><td class="bitfields">0x0C04</td><td><a href="ext-gicr_icfgr1.html">GICR_ICFGR1</a></td><td>Interrupt Configuration Register 1</td><td>RW</td></tr><tr><td class="bitfields">0x0D00</td><td><a href="ext-gicr_igrpmodr0.html">GICR_IGRPMODR0</a></td><td>Interrupt Group Modifier Register 0</td><td>RW</td></tr><tr><td class="bitfields">0x0D00 + (4 * n)</td><td><a href="ext-gicr_igrpmodrne.html">GICR_IGRPMODR&lt;n>E</a></td><td>Interrupt Group Modifier Registers</td><td>RW</td></tr><tr><td class="bitfields">0x0E00</td><td><a href="ext-gicr_nsacr.html">GICR_NSACR</a></td><td>Non-secure Access Control Register</td><td>RW</td></tr><tr><td class="bitfields">0x0F80</td><td><a href="ext-gicr_inmir0.html">GICR_INMIR0</a></td><td>Non-maskable Interrupt Register <ins>0</ins><del>for PPIs.</del></td><td>RW</td></tr><tr><td class="bitfields">0x0F80 + (4 * n)</td><td><a href="ext-gicr_inmirne.html">GICR_INMIR&lt;n>E</a></td><td>Non-maskable Interrupt Registers for Extended PPIs, x = 1 to 2.</td><td>RW</td></tr></tbody></table><h2 class="sysregindex"><a id="VLPI_base">
		        In the VLPI_base block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th><th>Access</th></tr></thead><tbody><tr><td class="bitfields">0x0070</td><td><a href="ext-gicr_vpropbaser.html">GICR_VPROPBASER</a></td><td>Virtual Redistributor Properties Base Address Register</td><td>RW</td></tr><tr><td class="bitfields">0x0078</td><td><a href="ext-gicr_vpendbaser.html">GICR_VPENDBASER</a></td><td>Virtual Redistributor LPI Pending Table Base Address Register</td><td>RW</td></tr><tr><td class="bitfields">0x0080</td><td><a href="ext-gicr_vsgir.html">GICR_VSGIR</a></td><td>Redistributor virtual SGI pending state request register</td><td>WO</td></tr><tr><td class="bitfields">0x0088</td><td><a href="ext-gicr_vsgipendr.html">GICR_VSGIPENDR</a></td><td>Redistributor virtual SGI pending state register</td><td>RO</td></tr></tbody></table></table><h2 class="sysregindex"><a id="GICVirtualCPUinterface">
		        In the GIC Virtual CPU interface block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th><th>Access</th></tr></thead><tbody><tr><td class="bitfields">0x0000</td><td><a href="ext-gicv_ctlr.html">GICV_CTLR</a></td><td>Virtual Machine Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x0004</td><td><a href="ext-gicv_pmr.html">GICV_PMR</a></td><td>Virtual Machine Priority Mask Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x0008</td><td><a href="ext-gicv_bpr.html">GICV_BPR</a></td><td>Virtual Machine Binary Point Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x000C</td><td><a href="ext-gicv_iar.html">GICV_IAR</a></td><td>Virtual Machine Interrupt Acknowledge Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x0010</td><td><a href="ext-gicv_eoir.html">GICV_EOIR</a></td><td>Virtual Machine End Of Interrupt Register</td><td>WO</td><td>-</td></tr><tr><td class="bitfields">0x0014</td><td><a href="ext-gicv_rpr.html">GICV_RPR</a></td><td>Virtual Machine Running Priority Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x0018</td><td><a href="ext-gicv_hppir.html">GICV_HPPIR</a></td><td>Virtual Machine Highest Priority Pending Interrupt Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x001C</td><td><a href="ext-gicv_abpr.html">GICV_ABPR</a></td><td>Virtual Machine Aliased Binary Point Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x0020</td><td><a href="ext-gicv_aiar.html">GICV_AIAR</a></td><td>Virtual Machine Aliased Interrupt Acknowledge Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x0024</td><td><a href="ext-gicv_aeoir.html">GICV_AEOIR</a></td><td>Virtual Machine Aliased End Of Interrupt Register</td><td>WO</td><td>-</td></tr><tr><td class="bitfields">0x0028</td><td><a href="ext-gicv_ahppir.html">GICV_AHPPIR</a></td><td>Virtual Machine Aliased Highest Priority Pending Interrupt Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x002C</td><td><a href="ext-gicv_statusr.html">GICV_STATUSR</a></td><td>Virtual Machine Error Reporting Status Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x00D0 + (4 * n)</td><td><a href="ext-gicv_aprn.html">GICV_APR&lt;n></a></td><td>Virtual Machine Active Priorities Registers</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x00FC</td><td><a href="ext-gicv_iidr.html">GICV_IIDR</a></td><td>Virtual Machine CPU Interface Identification Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x1000</td><td><a href="ext-gicv_dir.html">GICV_DIR</a></td><td>Virtual Machine Deactivate Interrupt Register</td><td>WO</td><td>-</td></tr></tbody></table><h2 class="sysregindex"><a id="GICVirtualinterfacecontrol">
		        In the GIC Virtual interface control block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th><th>Access</th></tr></thead><tbody><tr><td class="bitfields">0x0000</td><td><a href="ext-gich_hcr.html">GICH_HCR</a></td><td>Hypervisor Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x0004</td><td><a href="ext-gich_vtr.html">GICH_VTR</a></td><td>Virtual Type Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x0008</td><td><a href="ext-gich_vmcr.html">GICH_VMCR</a></td><td>Virtual Machine Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x0010</td><td><a href="ext-gich_misr.html">GICH_MISR</a></td><td>Maintenance Interrupt Status Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x0020</td><td><a href="ext-gich_eisr.html">GICH_EISR</a></td><td>End Interrupt Status Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x0030</td><td><a href="ext-gich_elrsr.html">GICH_ELRSR</a></td><td>Empty List Register Status Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x00F0 + (4 * n)</td><td><a href="ext-gich_aprn.html">GICH_APR&lt;n></a></td><td>Active Priorities Registers</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x0100 + (4 * n)</td><td><a href="ext-gich_lrn.html">GICH_LR&lt;n></a></td><td>List Registers</td><td>RW</td><td>-</td></tr></tbody></table><h2 class="sysregindex"><a id="MPAM">
		        In the MPAM block:
		      </a></h2><table class="instructiontable"><h2 class="sysregindex"><a id="MPAMF_BASE_ns">
		        In the MPAMF_BASE_ns block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th><th>Access</th></tr></thead><tbody><tr><td class="bitfields">0x0000</td><td><a href="ext-mpamf_idr.html">MPAMF_IDR</a></td><td>MPAM Features Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0018</td><td><a href="ext-mpamf_iidr.html">MPAMF_IIDR</a></td><td>MPAM Implementation Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0020</td><td><a href="ext-mpamf_aidr.html">MPAMF_AIDR</a></td><td>MPAM Architecture Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0028</td><td><a href="ext-mpamf_impl_idr.html">MPAMF_IMPL_IDR</a></td><td>MPAM Implementation-Specific Partitioning Feature Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0030</td><td><a href="ext-mpamf_cpor_idr.html">MPAMF_CPOR_IDR</a></td><td>MPAM Features Cache Portion Partitioning ID register</td><td>RO</td></tr><tr><td class="bitfields">0x0038</td><td><a href="ext-mpamf_ccap_idr.html">MPAMF_CCAP_IDR</a></td><td>MPAM Features Cache Capacity Partitioning ID register</td><td>RO</td></tr><tr><td class="bitfields">0x0040</td><td><a href="ext-mpamf_mbw_idr.html">MPAMF_MBW_IDR</a></td><td>MPAM Memory Bandwidth Partitioning Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0048</td><td><a href="ext-mpamf_pri_idr.html">MPAMF_PRI_IDR</a></td><td>MPAM Priority Partitioning Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0050</td><td><a href="ext-mpamf_partid_nrw_idr.html">MPAMF_PARTID_NRW_IDR</a></td><td>MPAM PARTID Narrowing ID register</td><td>RO</td></tr><tr><td class="bitfields">0x0080</td><td><a href="ext-mpamf_msmon_idr.html">MPAMF_MSMON_IDR</a></td><td>MPAM Resource Monitoring Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0088</td><td><a href="ext-mpamf_csumon_idr.html">MPAMF_CSUMON_IDR</a></td><td>MPAM Features Cache Storage Usage Monitoring ID register</td><td>RO</td></tr><tr><td class="bitfields">0x0090</td><td><a href="ext-mpamf_mbwumon_idr.html">MPAMF_MBWUMON_IDR</a></td><td>MPAM Features Memory Bandwidth Usage Monitoring ID register</td><td>RO</td></tr><tr><td class="bitfields">0x00DC</td><td><a href="ext-mpamf_err_msi_mpam.html">MPAMF_ERR_MSI_MPAM</a></td><td>MPAM Error MSI Write MPAM Information Register</td><td>RW</td></tr><tr><td class="bitfields">0x00E0</td><td><a href="ext-mpamf_err_msi_addr_l.html">MPAMF_ERR_MSI_ADDR_L</a></td><td>MPAM Error MSI Low-part Address Register</td><td>RW</td></tr><tr><td class="bitfields">0x00E4</td><td><a href="ext-mpamf_err_msi_addr_h.html">MPAMF_ERR_MSI_ADDR_H</a></td><td>MPAM Error MSI High-part Address Register</td><td>RW</td></tr><tr><td class="bitfields">0x00E8</td><td><a href="ext-mpamf_err_msi_data.html">MPAMF_ERR_MSI_DATA</a></td><td>MPAM Error MSI Data Register</td><td>RW</td></tr><tr><td class="bitfields">0x00EC</td><td><a href="ext-mpamf_err_msi_attr.html">MPAMF_ERR_MSI_ATTR</a></td><td>MPAM Error MSI Write Attributes Register</td><td>RW</td></tr><tr><td class="bitfields">0x00F0</td><td><a href="ext-mpamf_ecr.html">MPAMF_ECR</a></td><td>MPAM Error Control Register</td><td>RW</td></tr><tr><td class="bitfields">0x00F8</td><td><a href="ext-mpamf_esr.html">MPAMF_ESR</a></td><td>MPAM Error Status Register</td><td>RW</td></tr><tr><td class="bitfields">0x0100</td><td><a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a></td><td>MPAM Partition Configuration Selection Register</td><td>RW</td></tr><tr><td class="bitfields">0x0108</td><td><a href="ext-mpamcfg_cmax.html">MPAMCFG_CMAX</a></td><td>MPAM Cache Maximum Capacity Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0110</td><td><a href="ext-mpamcfg_cmin.html">MPAMCFG_CMIN</a></td><td>MPAM Cache Minimum Capacity Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0118</td><td><a href="ext-mpamcfg_cassoc.html">MPAMCFG_CASSOC</a></td><td>MPAM Cache Maximum Associativity Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0200</td><td><a href="ext-mpamcfg_mbw_min.html">MPAMCFG_MBW_MIN</a></td><td>MPAM Memory Bandwidth Minimum Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0208</td><td><a href="ext-mpamcfg_mbw_max.html">MPAMCFG_MBW_MAX</a></td><td>MPAM Memory Bandwidth Maximum Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0220</td><td><a href="ext-mpamcfg_mbw_winwd.html">MPAMCFG_MBW_WINWD</a></td><td>MPAM Memory Bandwidth Partitioning Window Width Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0300</td><td><a href="ext-mpamcfg_en.html">MPAMCFG_EN</a></td><td>MPAM Partition Configuration Enable Register</td><td>WO/RAZ</td></tr><tr><td class="bitfields">0x0310</td><td><a href="ext-mpamcfg_dis.html">MPAMCFG_DIS</a></td><td>MPAM Partition Configuration Disable Register</td><td>WO/RAZ</td></tr><tr><td class="bitfields">0x0320</td><td><a href="ext-mpamcfg_en_flags.html">MPAMCFG_EN_FLAGS</a></td><td>MPAM Partition Configuration Enable Flags Register</td><td>RW</td></tr><tr><td class="bitfields">0x0400</td><td><a href="ext-mpamcfg_pri.html">MPAMCFG_PRI</a></td><td>MPAM Priority Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0500</td><td><a href="ext-mpamcfg_mbw_prop.html">MPAMCFG_MBW_PROP</a></td><td>MPAM Memory Bandwidth Proportional Stride Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0600</td><td><a href="ext-mpamcfg_intpartid.html">MPAMCFG_INTPARTID</a></td><td>MPAM Internal PARTID Narrowing Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0800</td><td><a href="ext-msmon_cfg_mon_sel.html">MSMON_CFG_MON_SEL</a></td><td>MPAM Monitor Instance Selection Register</td><td>RW</td></tr><tr><td class="bitfields">0x0808</td><td><a href="ext-msmon_capt_evnt.html">MSMON_CAPT_EVNT</a></td><td>MPAM Capture Event Generation Register</td><td>WO/RAZ</td></tr><tr><td class="bitfields">0x0810</td><td><a href="ext-msmon_cfg_csu_flt.html">MSMON_CFG_CSU_FLT</a></td><td>MPAM Memory System Monitor Configure Cache Storage Usage Monitor Filter Register</td><td>RW</td></tr><tr><td class="bitfields">0x0818</td><td><a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a></td><td>MPAM Memory System Monitor Configure Cache Storage Usage Monitor Control Register</td><td>RW</td></tr><tr><td class="bitfields">0x0820</td><td><a href="ext-msmon_cfg_mbwu_flt.html">MSMON_CFG_MBWU_FLT</a></td><td>MPAM Memory System Monitor Configure Memory Bandwidth Usage Monitor Filter Register</td><td>RW</td></tr><tr><td class="bitfields">0x0828</td><td><a href="ext-msmon_cfg_mbwu_ctl.html">MSMON_CFG_MBWU_CTL</a></td><td>MPAM Memory System Monitor Configure Memory Bandwidth Usage Monitor Control Register</td><td>RW</td></tr><tr><td class="bitfields">0x0840</td><td><a href="ext-msmon_csu.html">MSMON_CSU</a></td><td>MPAM Cache Storage Usage Monitor Register</td><td>RW</td></tr><tr><td class="bitfields">0x0848</td><td><a href="ext-msmon_csu_capture.html">MSMON_CSU_CAPTURE</a></td><td>MPAM Cache Storage Usage Monitor Capture Register</td><td>RW</td></tr><tr><td class="bitfields">0x0858</td><td><a href="ext-msmon_csu_ofsr.html">MSMON_CSU_OFSR</a></td><td>MPAM CSU Monitor Overflow Status Register</td><td>RO</td></tr><tr><td class="bitfields">0x0860</td><td><a href="ext-msmon_mbwu.html">MSMON_MBWU</a></td><td>MPAM Memory Bandwidth Usage Monitor Register</td><td>RW</td></tr><tr><td class="bitfields">0x0868</td><td><a href="ext-msmon_mbwu_capture.html">MSMON_MBWU_CAPTURE</a></td><td>MPAM Memory Bandwidth Usage Monitor Capture Register</td><td>RW</td></tr><tr><td class="bitfields">0x0880</td><td><a href="ext-msmon_mbwu_l.html">MSMON_MBWU_L</a></td><td>MPAM Long Memory Bandwidth Usage Monitor Register</td><td>RW</td></tr><tr><td class="bitfields">0x0890</td><td><a href="ext-msmon_mbwu_l_capture.html">MSMON_MBWU_L_CAPTURE</a></td><td>MPAM Long Memory Bandwidth Usage Monitor Capture Register</td><td>RW</td></tr><tr><td class="bitfields">0x0898</td><td><a href="ext-msmon_mbwu_ofsr.html">MSMON_MBWU_OFSR</a></td><td>MPAM MBWU Monitor Overflow Status Register</td><td>RO</td></tr><tr><td class="bitfields">0x08DC</td><td><a href="ext-msmon_oflow_msi_mpam.html">MSMON_OFLOW_MSI_MPAM</a></td><td>MPAM Monitor Overflow MSI Write MPAM Information Register</td><td>RW</td></tr><tr><td class="bitfields">0x08E0</td><td><a href="ext-msmon_oflow_msi_addr_l.html">MSMON_OFLOW_MSI_ADDR_L</a></td><td>MPAM Monitor Overflow MSI Low-part Address Register</td><td>RW</td></tr><tr><td class="bitfields">0x08E4</td><td><a href="ext-msmon_oflow_msi_addr_h.html">MSMON_OFLOW_MSI_ADDR_H</a></td><td>MPAM Monitor Overflow MSI Write High-part Address Register</td><td>RW</td></tr><tr><td class="bitfields">0x08E8</td><td><a href="ext-msmon_oflow_msi_data.html">MSMON_OFLOW_MSI_DATA</a></td><td>MPAM Monitor Overflow MSI Write Data Register</td><td>RW</td></tr><tr><td class="bitfields">0x08EC</td><td><a href="ext-msmon_oflow_msi_attr.html">MSMON_OFLOW_MSI_ATTR</a></td><td>MPAM Monitor Overflow MSI Write Attributes Register</td><td>RW</td></tr><tr><td class="bitfields">0x08F0</td><td><a href="ext-msmon_oflow_sr.html">MSMON_OFLOW_SR</a></td><td>MPAM Monitor Overflow Status Register</td><td>RO</td></tr><tr><td class="bitfields">0x1000 + (4 * n)</td><td><a href="ext-mpamcfg_cpbmn.html">MPAMCFG_CPBM&lt;n></a></td><td>MPAM Cache Portion Bitmap Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x2000 + (4 * n)</td><td><a href="ext-mpamcfg_mbw_pbmn.html">MPAMCFG_MBW_PBM&lt;n></a></td><td>MPAM Bandwidth Portion Bitmap Partition Configuration Register</td><td>RW</td></tr></tbody></table><h2 class="sysregindex"><a id="MPAMF_BASE_rl">
		        In the MPAMF_BASE_rl block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th><th>Access</th></tr></thead><tbody><tr><td class="bitfields">0x0000</td><td><a href="ext-mpamf_idr.html">MPAMF_IDR</a></td><td>MPAM Features Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0018</td><td><a href="ext-mpamf_iidr.html">MPAMF_IIDR</a></td><td>MPAM Implementation Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0020</td><td><a href="ext-mpamf_aidr.html">MPAMF_AIDR</a></td><td>MPAM Architecture Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0028</td><td><a href="ext-mpamf_impl_idr.html">MPAMF_IMPL_IDR</a></td><td>MPAM Implementation-Specific Partitioning Feature Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0030</td><td><a href="ext-mpamf_cpor_idr.html">MPAMF_CPOR_IDR</a></td><td>MPAM Features Cache Portion Partitioning ID register</td><td>RO</td></tr><tr><td class="bitfields">0x0038</td><td><a href="ext-mpamf_ccap_idr.html">MPAMF_CCAP_IDR</a></td><td>MPAM Features Cache Capacity Partitioning ID register</td><td>RO</td></tr><tr><td class="bitfields">0x0040</td><td><a href="ext-mpamf_mbw_idr.html">MPAMF_MBW_IDR</a></td><td>MPAM Memory Bandwidth Partitioning Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0048</td><td><a href="ext-mpamf_pri_idr.html">MPAMF_PRI_IDR</a></td><td>MPAM Priority Partitioning Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0050</td><td><a href="ext-mpamf_partid_nrw_idr.html">MPAMF_PARTID_NRW_IDR</a></td><td>MPAM PARTID Narrowing ID register</td><td>RO</td></tr><tr><td class="bitfields">0x0080</td><td><a href="ext-mpamf_msmon_idr.html">MPAMF_MSMON_IDR</a></td><td>MPAM Resource Monitoring Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0088</td><td><a href="ext-mpamf_csumon_idr.html">MPAMF_CSUMON_IDR</a></td><td>MPAM Features Cache Storage Usage Monitoring ID register</td><td>RO</td></tr><tr><td class="bitfields">0x0090</td><td><a href="ext-mpamf_mbwumon_idr.html">MPAMF_MBWUMON_IDR</a></td><td>MPAM Features Memory Bandwidth Usage Monitoring ID register</td><td>RO</td></tr><tr><td class="bitfields">0x00DC</td><td><a href="ext-mpamf_err_msi_mpam.html">MPAMF_ERR_MSI_MPAM</a></td><td>MPAM Error MSI Write MPAM Information Register</td><td>RW</td></tr><tr><td class="bitfields">0x00E0</td><td><a href="ext-mpamf_err_msi_addr_l.html">MPAMF_ERR_MSI_ADDR_L</a></td><td>MPAM Error MSI Low-part Address Register</td><td>RW</td></tr><tr><td class="bitfields">0x00E4</td><td><a href="ext-mpamf_err_msi_addr_h.html">MPAMF_ERR_MSI_ADDR_H</a></td><td>MPAM Error MSI High-part Address Register</td><td>RW</td></tr><tr><td class="bitfields">0x00E8</td><td><a href="ext-mpamf_err_msi_data.html">MPAMF_ERR_MSI_DATA</a></td><td>MPAM Error MSI Data Register</td><td>RW</td></tr><tr><td class="bitfields">0x00EC</td><td><a href="ext-mpamf_err_msi_attr.html">MPAMF_ERR_MSI_ATTR</a></td><td>MPAM Error MSI Write Attributes Register</td><td>RW</td></tr><tr><td class="bitfields">0x00F0</td><td><a href="ext-mpamf_ecr.html">MPAMF_ECR</a></td><td>MPAM Error Control Register</td><td>RW</td></tr><tr><td class="bitfields">0x00F8</td><td><a href="ext-mpamf_esr.html">MPAMF_ESR</a></td><td>MPAM Error Status Register</td><td>RW</td></tr><tr><td class="bitfields">0x0100</td><td><a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a></td><td>MPAM Partition Configuration Selection Register</td><td>RW</td></tr><tr><td class="bitfields">0x0108</td><td><a href="ext-mpamcfg_cmax.html">MPAMCFG_CMAX</a></td><td>MPAM Cache Maximum Capacity Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0110</td><td><a href="ext-mpamcfg_cmin.html">MPAMCFG_CMIN</a></td><td>MPAM Cache Minimum Capacity Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0118</td><td><a href="ext-mpamcfg_cassoc.html">MPAMCFG_CASSOC</a></td><td>MPAM Cache Maximum Associativity Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0200</td><td><a href="ext-mpamcfg_mbw_min.html">MPAMCFG_MBW_MIN</a></td><td>MPAM Memory Bandwidth Minimum Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0208</td><td><a href="ext-mpamcfg_mbw_max.html">MPAMCFG_MBW_MAX</a></td><td>MPAM Memory Bandwidth Maximum Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0220</td><td><a href="ext-mpamcfg_mbw_winwd.html">MPAMCFG_MBW_WINWD</a></td><td>MPAM Memory Bandwidth Partitioning Window Width Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0300</td><td><a href="ext-mpamcfg_en.html">MPAMCFG_EN</a></td><td>MPAM Partition Configuration Enable Register</td><td>WO/RAZ</td></tr><tr><td class="bitfields">0x0310</td><td><a href="ext-mpamcfg_dis.html">MPAMCFG_DIS</a></td><td>MPAM Partition Configuration Disable Register</td><td>WO/RAZ</td></tr><tr><td class="bitfields">0x0320</td><td><a href="ext-mpamcfg_en_flags.html">MPAMCFG_EN_FLAGS</a></td><td>MPAM Partition Configuration Enable Flags Register</td><td>RW</td></tr><tr><td class="bitfields">0x0400</td><td><a href="ext-mpamcfg_pri.html">MPAMCFG_PRI</a></td><td>MPAM Priority Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0500</td><td><a href="ext-mpamcfg_mbw_prop.html">MPAMCFG_MBW_PROP</a></td><td>MPAM Memory Bandwidth Proportional Stride Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0600</td><td><a href="ext-mpamcfg_intpartid.html">MPAMCFG_INTPARTID</a></td><td>MPAM Internal PARTID Narrowing Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0800</td><td><a href="ext-msmon_cfg_mon_sel.html">MSMON_CFG_MON_SEL</a></td><td>MPAM Monitor Instance Selection Register</td><td>RW</td></tr><tr><td class="bitfields">0x0808</td><td><a href="ext-msmon_capt_evnt.html">MSMON_CAPT_EVNT</a></td><td>MPAM Capture Event Generation Register</td><td>WO/RAZ</td></tr><tr><td class="bitfields">0x0810</td><td><a href="ext-msmon_cfg_csu_flt.html">MSMON_CFG_CSU_FLT</a></td><td>MPAM Memory System Monitor Configure Cache Storage Usage Monitor Filter Register</td><td>RW</td></tr><tr><td class="bitfields">0x0818</td><td><a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a></td><td>MPAM Memory System Monitor Configure Cache Storage Usage Monitor Control Register</td><td>RW</td></tr><tr><td class="bitfields">0x0820</td><td><a href="ext-msmon_cfg_mbwu_flt.html">MSMON_CFG_MBWU_FLT</a></td><td>MPAM Memory System Monitor Configure Memory Bandwidth Usage Monitor Filter Register</td><td>RW</td></tr><tr><td class="bitfields">0x0828</td><td><a href="ext-msmon_cfg_mbwu_ctl.html">MSMON_CFG_MBWU_CTL</a></td><td>MPAM Memory System Monitor Configure Memory Bandwidth Usage Monitor Control Register</td><td>RW</td></tr><tr><td class="bitfields">0x0840</td><td><a href="ext-msmon_csu.html">MSMON_CSU</a></td><td>MPAM Cache Storage Usage Monitor Register</td><td>RW</td></tr><tr><td class="bitfields">0x0848</td><td><a href="ext-msmon_csu_capture.html">MSMON_CSU_CAPTURE</a></td><td>MPAM Cache Storage Usage Monitor Capture Register</td><td>RW</td></tr><tr><td class="bitfields">0x0858</td><td><a href="ext-msmon_csu_ofsr.html">MSMON_CSU_OFSR</a></td><td>MPAM CSU Monitor Overflow Status Register</td><td>RO</td></tr><tr><td class="bitfields">0x0860</td><td><a href="ext-msmon_mbwu.html">MSMON_MBWU</a></td><td>MPAM Memory Bandwidth Usage Monitor Register</td><td>RW</td></tr><tr><td class="bitfields">0x0868</td><td><a href="ext-msmon_mbwu_capture.html">MSMON_MBWU_CAPTURE</a></td><td>MPAM Memory Bandwidth Usage Monitor Capture Register</td><td>RW</td></tr><tr><td class="bitfields">0x0880</td><td><a href="ext-msmon_mbwu_l.html">MSMON_MBWU_L</a></td><td>MPAM Long Memory Bandwidth Usage Monitor Register</td><td>RW</td></tr><tr><td class="bitfields">0x0890</td><td><a href="ext-msmon_mbwu_l_capture.html">MSMON_MBWU_L_CAPTURE</a></td><td>MPAM Long Memory Bandwidth Usage Monitor Capture Register</td><td>RW</td></tr><tr><td class="bitfields">0x0898</td><td><a href="ext-msmon_mbwu_ofsr.html">MSMON_MBWU_OFSR</a></td><td>MPAM MBWU Monitor Overflow Status Register</td><td>RO</td></tr><tr><td class="bitfields">0x08DC</td><td><a href="ext-msmon_oflow_msi_mpam.html">MSMON_OFLOW_MSI_MPAM</a></td><td>MPAM Monitor Overflow MSI Write MPAM Information Register</td><td>RW</td></tr><tr><td class="bitfields">0x08E0</td><td><a href="ext-msmon_oflow_msi_addr_l.html">MSMON_OFLOW_MSI_ADDR_L</a></td><td>MPAM Monitor Overflow MSI Low-part Address Register</td><td>RW</td></tr><tr><td class="bitfields">0x08E4</td><td><a href="ext-msmon_oflow_msi_addr_h.html">MSMON_OFLOW_MSI_ADDR_H</a></td><td>MPAM Monitor Overflow MSI Write High-part Address Register</td><td>RW</td></tr><tr><td class="bitfields">0x08E8</td><td><a href="ext-msmon_oflow_msi_data.html">MSMON_OFLOW_MSI_DATA</a></td><td>MPAM Monitor Overflow MSI Write Data Register</td><td>RW</td></tr><tr><td class="bitfields">0x08EC</td><td><a href="ext-msmon_oflow_msi_attr.html">MSMON_OFLOW_MSI_ATTR</a></td><td>MPAM Monitor Overflow MSI Write Attributes Register</td><td>RW</td></tr><tr><td class="bitfields">0x08F0</td><td><a href="ext-msmon_oflow_sr.html">MSMON_OFLOW_SR</a></td><td>MPAM Monitor Overflow Status Register</td><td>RO</td></tr><tr><td class="bitfields">0x1000 + (4 * n)</td><td><a href="ext-mpamcfg_cpbmn.html">MPAMCFG_CPBM&lt;n></a></td><td>MPAM Cache Portion Bitmap Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x2000 + (4 * n)</td><td><a href="ext-mpamcfg_mbw_pbmn.html">MPAMCFG_MBW_PBM&lt;n></a></td><td>MPAM Bandwidth Portion Bitmap Partition Configuration Register</td><td>RW</td></tr></tbody></table><h2 class="sysregindex"><a id="MPAMF_BASE_rt">
		        In the MPAMF_BASE_rt block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th><th>Access</th></tr></thead><tbody><tr><td class="bitfields">0x0000</td><td><a href="ext-mpamf_idr.html">MPAMF_IDR</a></td><td>MPAM Features Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0018</td><td><a href="ext-mpamf_iidr.html">MPAMF_IIDR</a></td><td>MPAM Implementation Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0020</td><td><a href="ext-mpamf_aidr.html">MPAMF_AIDR</a></td><td>MPAM Architecture Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0028</td><td><a href="ext-mpamf_impl_idr.html">MPAMF_IMPL_IDR</a></td><td>MPAM Implementation-Specific Partitioning Feature Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0030</td><td><a href="ext-mpamf_cpor_idr.html">MPAMF_CPOR_IDR</a></td><td>MPAM Features Cache Portion Partitioning ID register</td><td>RO</td></tr><tr><td class="bitfields">0x0038</td><td><a href="ext-mpamf_ccap_idr.html">MPAMF_CCAP_IDR</a></td><td>MPAM Features Cache Capacity Partitioning ID register</td><td>RO</td></tr><tr><td class="bitfields">0x0040</td><td><a href="ext-mpamf_mbw_idr.html">MPAMF_MBW_IDR</a></td><td>MPAM Memory Bandwidth Partitioning Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0048</td><td><a href="ext-mpamf_pri_idr.html">MPAMF_PRI_IDR</a></td><td>MPAM Priority Partitioning Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0050</td><td><a href="ext-mpamf_partid_nrw_idr.html">MPAMF_PARTID_NRW_IDR</a></td><td>MPAM PARTID Narrowing ID register</td><td>RO</td></tr><tr><td class="bitfields">0x0080</td><td><a href="ext-mpamf_msmon_idr.html">MPAMF_MSMON_IDR</a></td><td>MPAM Resource Monitoring Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0088</td><td><a href="ext-mpamf_csumon_idr.html">MPAMF_CSUMON_IDR</a></td><td>MPAM Features Cache Storage Usage Monitoring ID register</td><td>RO</td></tr><tr><td class="bitfields">0x0090</td><td><a href="ext-mpamf_mbwumon_idr.html">MPAMF_MBWUMON_IDR</a></td><td>MPAM Features Memory Bandwidth Usage Monitoring ID register</td><td>RO</td></tr><tr><td class="bitfields">0x00DC</td><td><a href="ext-mpamf_err_msi_mpam.html">MPAMF_ERR_MSI_MPAM</a></td><td>MPAM Error MSI Write MPAM Information Register</td><td>RW</td></tr><tr><td class="bitfields">0x00E0</td><td><a href="ext-mpamf_err_msi_addr_l.html">MPAMF_ERR_MSI_ADDR_L</a></td><td>MPAM Error MSI Low-part Address Register</td><td>RW</td></tr><tr><td class="bitfields">0x00E4</td><td><a href="ext-mpamf_err_msi_addr_h.html">MPAMF_ERR_MSI_ADDR_H</a></td><td>MPAM Error MSI High-part Address Register</td><td>RW</td></tr><tr><td class="bitfields">0x00E8</td><td><a href="ext-mpamf_err_msi_data.html">MPAMF_ERR_MSI_DATA</a></td><td>MPAM Error MSI Data Register</td><td>RW</td></tr><tr><td class="bitfields">0x00EC</td><td><a href="ext-mpamf_err_msi_attr.html">MPAMF_ERR_MSI_ATTR</a></td><td>MPAM Error MSI Write Attributes Register</td><td>RW</td></tr><tr><td class="bitfields">0x00F0</td><td><a href="ext-mpamf_ecr.html">MPAMF_ECR</a></td><td>MPAM Error Control Register</td><td>RW</td></tr><tr><td class="bitfields">0x00F8</td><td><a href="ext-mpamf_esr.html">MPAMF_ESR</a></td><td>MPAM Error Status Register</td><td>RW</td></tr><tr><td class="bitfields">0x0100</td><td><a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a></td><td>MPAM Partition Configuration Selection Register</td><td>RW</td></tr><tr><td class="bitfields">0x0108</td><td><a href="ext-mpamcfg_cmax.html">MPAMCFG_CMAX</a></td><td>MPAM Cache Maximum Capacity Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0110</td><td><a href="ext-mpamcfg_cmin.html">MPAMCFG_CMIN</a></td><td>MPAM Cache Minimum Capacity Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0118</td><td><a href="ext-mpamcfg_cassoc.html">MPAMCFG_CASSOC</a></td><td>MPAM Cache Maximum Associativity Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0200</td><td><a href="ext-mpamcfg_mbw_min.html">MPAMCFG_MBW_MIN</a></td><td>MPAM Memory Bandwidth Minimum Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0208</td><td><a href="ext-mpamcfg_mbw_max.html">MPAMCFG_MBW_MAX</a></td><td>MPAM Memory Bandwidth Maximum Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0220</td><td><a href="ext-mpamcfg_mbw_winwd.html">MPAMCFG_MBW_WINWD</a></td><td>MPAM Memory Bandwidth Partitioning Window Width Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0300</td><td><a href="ext-mpamcfg_en.html">MPAMCFG_EN</a></td><td>MPAM Partition Configuration Enable Register</td><td>WO/RAZ</td></tr><tr><td class="bitfields">0x0310</td><td><a href="ext-mpamcfg_dis.html">MPAMCFG_DIS</a></td><td>MPAM Partition Configuration Disable Register</td><td>WO/RAZ</td></tr><tr><td class="bitfields">0x0320</td><td><a href="ext-mpamcfg_en_flags.html">MPAMCFG_EN_FLAGS</a></td><td>MPAM Partition Configuration Enable Flags Register</td><td>RW</td></tr><tr><td class="bitfields">0x0400</td><td><a href="ext-mpamcfg_pri.html">MPAMCFG_PRI</a></td><td>MPAM Priority Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0500</td><td><a href="ext-mpamcfg_mbw_prop.html">MPAMCFG_MBW_PROP</a></td><td>MPAM Memory Bandwidth Proportional Stride Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0600</td><td><a href="ext-mpamcfg_intpartid.html">MPAMCFG_INTPARTID</a></td><td>MPAM Internal PARTID Narrowing Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0800</td><td><a href="ext-msmon_cfg_mon_sel.html">MSMON_CFG_MON_SEL</a></td><td>MPAM Monitor Instance Selection Register</td><td>RW</td></tr><tr><td class="bitfields">0x0808</td><td><a href="ext-msmon_capt_evnt.html">MSMON_CAPT_EVNT</a></td><td>MPAM Capture Event Generation Register</td><td>WO/RAZ</td></tr><tr><td class="bitfields">0x0810</td><td><a href="ext-msmon_cfg_csu_flt.html">MSMON_CFG_CSU_FLT</a></td><td>MPAM Memory System Monitor Configure Cache Storage Usage Monitor Filter Register</td><td>RW</td></tr><tr><td class="bitfields">0x0818</td><td><a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a></td><td>MPAM Memory System Monitor Configure Cache Storage Usage Monitor Control Register</td><td>RW</td></tr><tr><td class="bitfields">0x0820</td><td><a href="ext-msmon_cfg_mbwu_flt.html">MSMON_CFG_MBWU_FLT</a></td><td>MPAM Memory System Monitor Configure Memory Bandwidth Usage Monitor Filter Register</td><td>RW</td></tr><tr><td class="bitfields">0x0828</td><td><a href="ext-msmon_cfg_mbwu_ctl.html">MSMON_CFG_MBWU_CTL</a></td><td>MPAM Memory System Monitor Configure Memory Bandwidth Usage Monitor Control Register</td><td>RW</td></tr><tr><td class="bitfields">0x0840</td><td><a href="ext-msmon_csu.html">MSMON_CSU</a></td><td>MPAM Cache Storage Usage Monitor Register</td><td>RW</td></tr><tr><td class="bitfields">0x0848</td><td><a href="ext-msmon_csu_capture.html">MSMON_CSU_CAPTURE</a></td><td>MPAM Cache Storage Usage Monitor Capture Register</td><td>RW</td></tr><tr><td class="bitfields">0x0858</td><td><a href="ext-msmon_csu_ofsr.html">MSMON_CSU_OFSR</a></td><td>MPAM CSU Monitor Overflow Status Register</td><td>RO</td></tr><tr><td class="bitfields">0x0860</td><td><a href="ext-msmon_mbwu.html">MSMON_MBWU</a></td><td>MPAM Memory Bandwidth Usage Monitor Register</td><td>RW</td></tr><tr><td class="bitfields">0x0868</td><td><a href="ext-msmon_mbwu_capture.html">MSMON_MBWU_CAPTURE</a></td><td>MPAM Memory Bandwidth Usage Monitor Capture Register</td><td>RW</td></tr><tr><td class="bitfields">0x0880</td><td><a href="ext-msmon_mbwu_l.html">MSMON_MBWU_L</a></td><td>MPAM Long Memory Bandwidth Usage Monitor Register</td><td>RW</td></tr><tr><td class="bitfields">0x0890</td><td><a href="ext-msmon_mbwu_l_capture.html">MSMON_MBWU_L_CAPTURE</a></td><td>MPAM Long Memory Bandwidth Usage Monitor Capture Register</td><td>RW</td></tr><tr><td class="bitfields">0x0898</td><td><a href="ext-msmon_mbwu_ofsr.html">MSMON_MBWU_OFSR</a></td><td>MPAM MBWU Monitor Overflow Status Register</td><td>RO</td></tr><tr><td class="bitfields">0x08DC</td><td><a href="ext-msmon_oflow_msi_mpam.html">MSMON_OFLOW_MSI_MPAM</a></td><td>MPAM Monitor Overflow MSI Write MPAM Information Register</td><td>RW</td></tr><tr><td class="bitfields">0x08E0</td><td><a href="ext-msmon_oflow_msi_addr_l.html">MSMON_OFLOW_MSI_ADDR_L</a></td><td>MPAM Monitor Overflow MSI Low-part Address Register</td><td>RW</td></tr><tr><td class="bitfields">0x08E4</td><td><a href="ext-msmon_oflow_msi_addr_h.html">MSMON_OFLOW_MSI_ADDR_H</a></td><td>MPAM Monitor Overflow MSI Write High-part Address Register</td><td>RW</td></tr><tr><td class="bitfields">0x08E8</td><td><a href="ext-msmon_oflow_msi_data.html">MSMON_OFLOW_MSI_DATA</a></td><td>MPAM Monitor Overflow MSI Write Data Register</td><td>RW</td></tr><tr><td class="bitfields">0x08EC</td><td><a href="ext-msmon_oflow_msi_attr.html">MSMON_OFLOW_MSI_ATTR</a></td><td>MPAM Monitor Overflow MSI Write Attributes Register</td><td>RW</td></tr><tr><td class="bitfields">0x08F0</td><td><a href="ext-msmon_oflow_sr.html">MSMON_OFLOW_SR</a></td><td>MPAM Monitor Overflow Status Register</td><td>RO</td></tr><tr><td class="bitfields">0x1000 + (4 * n)</td><td><a href="ext-mpamcfg_cpbmn.html">MPAMCFG_CPBM&lt;n></a></td><td>MPAM Cache Portion Bitmap Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x2000 + (4 * n)</td><td><a href="ext-mpamcfg_mbw_pbmn.html">MPAMCFG_MBW_PBM&lt;n></a></td><td>MPAM Bandwidth Portion Bitmap Partition Configuration Register</td><td>RW</td></tr></tbody></table><h2 class="sysregindex"><a id="MPAMF_BASE_s">
		        In the MPAMF_BASE_s block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th><th>Access</th></tr></thead><tbody><tr><td class="bitfields">0x0000</td><td><a href="ext-mpamf_idr.html">MPAMF_IDR</a></td><td>MPAM Features Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0008</td><td><a href="ext-mpamf_sidr.html">MPAMF_SIDR</a></td><td>MPAM Features Secure Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0018</td><td><a href="ext-mpamf_iidr.html">MPAMF_IIDR</a></td><td>MPAM Implementation Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0020</td><td><a href="ext-mpamf_aidr.html">MPAMF_AIDR</a></td><td>MPAM Architecture Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0028</td><td><a href="ext-mpamf_impl_idr.html">MPAMF_IMPL_IDR</a></td><td>MPAM Implementation-Specific Partitioning Feature Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0030</td><td><a href="ext-mpamf_cpor_idr.html">MPAMF_CPOR_IDR</a></td><td>MPAM Features Cache Portion Partitioning ID register</td><td>RO</td></tr><tr><td class="bitfields">0x0038</td><td><a href="ext-mpamf_ccap_idr.html">MPAMF_CCAP_IDR</a></td><td>MPAM Features Cache Capacity Partitioning ID register</td><td>RO</td></tr><tr><td class="bitfields">0x0040</td><td><a href="ext-mpamf_mbw_idr.html">MPAMF_MBW_IDR</a></td><td>MPAM Memory Bandwidth Partitioning Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0048</td><td><a href="ext-mpamf_pri_idr.html">MPAMF_PRI_IDR</a></td><td>MPAM Priority Partitioning Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0050</td><td><a href="ext-mpamf_partid_nrw_idr.html">MPAMF_PARTID_NRW_IDR</a></td><td>MPAM PARTID Narrowing ID register</td><td>RO</td></tr><tr><td class="bitfields">0x0080</td><td><a href="ext-mpamf_msmon_idr.html">MPAMF_MSMON_IDR</a></td><td>MPAM Resource Monitoring Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0088</td><td><a href="ext-mpamf_csumon_idr.html">MPAMF_CSUMON_IDR</a></td><td>MPAM Features Cache Storage Usage Monitoring ID register</td><td>RO</td></tr><tr><td class="bitfields">0x0090</td><td><a href="ext-mpamf_mbwumon_idr.html">MPAMF_MBWUMON_IDR</a></td><td>MPAM Features Memory Bandwidth Usage Monitoring ID register</td><td>RO</td></tr><tr><td class="bitfields">0x00DC</td><td><a href="ext-mpamf_err_msi_mpam.html">MPAMF_ERR_MSI_MPAM</a></td><td>MPAM Error MSI Write MPAM Information Register</td><td>RW</td></tr><tr><td class="bitfields">0x00E0</td><td><a href="ext-mpamf_err_msi_addr_l.html">MPAMF_ERR_MSI_ADDR_L</a></td><td>MPAM Error MSI Low-part Address Register</td><td>RW</td></tr><tr><td class="bitfields">0x00E4</td><td><a href="ext-mpamf_err_msi_addr_h.html">MPAMF_ERR_MSI_ADDR_H</a></td><td>MPAM Error MSI High-part Address Register</td><td>RW</td></tr><tr><td class="bitfields">0x00E8</td><td><a href="ext-mpamf_err_msi_data.html">MPAMF_ERR_MSI_DATA</a></td><td>MPAM Error MSI Data Register</td><td>RW</td></tr><tr><td class="bitfields">0x00EC</td><td><a href="ext-mpamf_err_msi_attr.html">MPAMF_ERR_MSI_ATTR</a></td><td>MPAM Error MSI Write Attributes Register</td><td>RW</td></tr><tr><td class="bitfields">0x00F0</td><td><a href="ext-mpamf_ecr.html">MPAMF_ECR</a></td><td>MPAM Error Control Register</td><td>RW</td></tr><tr><td class="bitfields">0x00F8</td><td><a href="ext-mpamf_esr.html">MPAMF_ESR</a></td><td>MPAM Error Status Register</td><td>RW</td></tr><tr><td class="bitfields">0x0100</td><td><a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a></td><td>MPAM Partition Configuration Selection Register</td><td>RW</td></tr><tr><td class="bitfields">0x0108</td><td><a href="ext-mpamcfg_cmax.html">MPAMCFG_CMAX</a></td><td>MPAM Cache Maximum Capacity Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0110</td><td><a href="ext-mpamcfg_cmin.html">MPAMCFG_CMIN</a></td><td>MPAM Cache Minimum Capacity Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0118</td><td><a href="ext-mpamcfg_cassoc.html">MPAMCFG_CASSOC</a></td><td>MPAM Cache Maximum Associativity Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0200</td><td><a href="ext-mpamcfg_mbw_min.html">MPAMCFG_MBW_MIN</a></td><td>MPAM Memory Bandwidth Minimum Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0208</td><td><a href="ext-mpamcfg_mbw_max.html">MPAMCFG_MBW_MAX</a></td><td>MPAM Memory Bandwidth Maximum Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0220</td><td><a href="ext-mpamcfg_mbw_winwd.html">MPAMCFG_MBW_WINWD</a></td><td>MPAM Memory Bandwidth Partitioning Window Width Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0300</td><td><a href="ext-mpamcfg_en.html">MPAMCFG_EN</a></td><td>MPAM Partition Configuration Enable Register</td><td>WO/RAZ</td></tr><tr><td class="bitfields">0x0310</td><td><a href="ext-mpamcfg_dis.html">MPAMCFG_DIS</a></td><td>MPAM Partition Configuration Disable Register</td><td>WO/RAZ</td></tr><tr><td class="bitfields">0x0320</td><td><a href="ext-mpamcfg_en_flags.html">MPAMCFG_EN_FLAGS</a></td><td>MPAM Partition Configuration Enable Flags Register</td><td>RW</td></tr><tr><td class="bitfields">0x0400</td><td><a href="ext-mpamcfg_pri.html">MPAMCFG_PRI</a></td><td>MPAM Priority Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0500</td><td><a href="ext-mpamcfg_mbw_prop.html">MPAMCFG_MBW_PROP</a></td><td>MPAM Memory Bandwidth Proportional Stride Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0600</td><td><a href="ext-mpamcfg_intpartid.html">MPAMCFG_INTPARTID</a></td><td>MPAM Internal PARTID Narrowing Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0800</td><td><a href="ext-msmon_cfg_mon_sel.html">MSMON_CFG_MON_SEL</a></td><td>MPAM Monitor Instance Selection Register</td><td>RW</td></tr><tr><td class="bitfields">0x0808</td><td><a href="ext-msmon_capt_evnt.html">MSMON_CAPT_EVNT</a></td><td>MPAM Capture Event Generation Register</td><td>WO/RAZ</td></tr><tr><td class="bitfields">0x0810</td><td><a href="ext-msmon_cfg_csu_flt.html">MSMON_CFG_CSU_FLT</a></td><td>MPAM Memory System Monitor Configure Cache Storage Usage Monitor Filter Register</td><td>RW</td></tr><tr><td class="bitfields">0x0818</td><td><a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a></td><td>MPAM Memory System Monitor Configure Cache Storage Usage Monitor Control Register</td><td>RW</td></tr><tr><td class="bitfields">0x0820</td><td><a href="ext-msmon_cfg_mbwu_flt.html">MSMON_CFG_MBWU_FLT</a></td><td>MPAM Memory System Monitor Configure Memory Bandwidth Usage Monitor Filter Register</td><td>RW</td></tr><tr><td class="bitfields">0x0828</td><td><a href="ext-msmon_cfg_mbwu_ctl.html">MSMON_CFG_MBWU_CTL</a></td><td>MPAM Memory System Monitor Configure Memory Bandwidth Usage Monitor Control Register</td><td>RW</td></tr><tr><td class="bitfields">0x0840</td><td><a href="ext-msmon_csu.html">MSMON_CSU</a></td><td>MPAM Cache Storage Usage Monitor Register</td><td>RW</td></tr><tr><td class="bitfields">0x0848</td><td><a href="ext-msmon_csu_capture.html">MSMON_CSU_CAPTURE</a></td><td>MPAM Cache Storage Usage Monitor Capture Register</td><td>RW</td></tr><tr><td class="bitfields">0x0858</td><td><a href="ext-msmon_csu_ofsr.html">MSMON_CSU_OFSR</a></td><td>MPAM CSU Monitor Overflow Status Register</td><td>RO</td></tr><tr><td class="bitfields">0x0860</td><td><a href="ext-msmon_mbwu.html">MSMON_MBWU</a></td><td>MPAM Memory Bandwidth Usage Monitor Register</td><td>RW</td></tr><tr><td class="bitfields">0x0868</td><td><a href="ext-msmon_mbwu_capture.html">MSMON_MBWU_CAPTURE</a></td><td>MPAM Memory Bandwidth Usage Monitor Capture Register</td><td>RW</td></tr><tr><td class="bitfields">0x0880</td><td><a href="ext-msmon_mbwu_l.html">MSMON_MBWU_L</a></td><td>MPAM Long Memory Bandwidth Usage Monitor Register</td><td>RW</td></tr><tr><td class="bitfields">0x0890</td><td><a href="ext-msmon_mbwu_l_capture.html">MSMON_MBWU_L_CAPTURE</a></td><td>MPAM Long Memory Bandwidth Usage Monitor Capture Register</td><td>RW</td></tr><tr><td class="bitfields">0x0898</td><td><a href="ext-msmon_mbwu_ofsr.html">MSMON_MBWU_OFSR</a></td><td>MPAM MBWU Monitor Overflow Status Register</td><td>RO</td></tr><tr><td class="bitfields">0x08DC</td><td><a href="ext-msmon_oflow_msi_mpam.html">MSMON_OFLOW_MSI_MPAM</a></td><td>MPAM Monitor Overflow MSI Write MPAM Information Register</td><td>RW</td></tr><tr><td class="bitfields">0x08E0</td><td><a href="ext-msmon_oflow_msi_addr_l.html">MSMON_OFLOW_MSI_ADDR_L</a></td><td>MPAM Monitor Overflow MSI Low-part Address Register</td><td>RW</td></tr><tr><td class="bitfields">0x08E4</td><td><a href="ext-msmon_oflow_msi_addr_h.html">MSMON_OFLOW_MSI_ADDR_H</a></td><td>MPAM Monitor Overflow MSI Write High-part Address Register</td><td>RW</td></tr><tr><td class="bitfields">0x08E8</td><td><a href="ext-msmon_oflow_msi_data.html">MSMON_OFLOW_MSI_DATA</a></td><td>MPAM Monitor Overflow MSI Write Data Register</td><td>RW</td></tr><tr><td class="bitfields">0x08EC</td><td><a href="ext-msmon_oflow_msi_attr.html">MSMON_OFLOW_MSI_ATTR</a></td><td>MPAM Monitor Overflow MSI Write Attributes Register</td><td>RW</td></tr><tr><td class="bitfields">0x08F0</td><td><a href="ext-msmon_oflow_sr.html">MSMON_OFLOW_SR</a></td><td>MPAM Monitor Overflow Status Register</td><td>RO</td></tr><tr><td class="bitfields">0x1000 + (4 * n)</td><td><a href="ext-mpamcfg_cpbmn.html">MPAMCFG_CPBM&lt;n></a></td><td>MPAM Cache Portion Bitmap Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x2000 + (4 * n)</td><td><a href="ext-mpamcfg_mbw_pbmn.html">MPAMCFG_MBW_PBM&lt;n></a></td><td>MPAM Bandwidth Portion Bitmap Partition Configuration Register</td><td>RW</td></tr></tbody></table></table><h2 class="sysregindex"><a id="PMU">
		        In the PMU block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th><th>Access</th><th>Accessor Condition</th><th>Register Condition</th></tr></thead><tbody><tr><td class="bitfields">0x000 + (8 * n) for n in 30:0</td><td><a href="pmu.pmevcntrn_el0.html">PMEVCNTR&lt;n>_EL0</a></td><td>Performance Monitors Event Count Registers</td><td>RW</td><td>
                When FEAT_PMUv3_EXT64 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0x000 + (8 * n) for n in 30:0</td><td><a href="pmu.pmevcntrn_el0.html">PMEVCNTR&lt;n>_EL0</a></td><td>Performance Monitors Event Count Registers</td><td>RW</td><td>
                When FEAT_PMUv3_EXT32 is implemented and FEAT_PMUv3p5 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0x000 + (8 * n) for n in 30:0</td><td><a href="pmu.pmevcntrn_el0.html">PMEVCNTR&lt;n>_EL0</a></td><td>Performance Monitors Event Count Registers</td><td>RW</td><td>
                When FEAT_PMUv3_EXT32 is implemented and FEAT_PMUv3p5 is not implemented
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0x0F8</td><td><a href="pmu.pmccntr_el0.html">PMCCNTR_EL0</a></td><td>Performance Monitors Cycle Counter</td><td>RW</td><td>
                When FEAT_PMUv3_EXT64 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0x0F8</td><td><a href="pmu.pmccntr_el0.html">PMCCNTR_EL0</a></td><td>Performance Monitors Cycle Counter</td><td>RW</td><td>
                When FEAT_PMUv3_EXT32 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0x0FC</td><td><a href="pmu.pmccntr_el0.html">PMCCNTR_EL0[63:32]</a></td><td>Performance Monitors Cycle Counter</td><td>RW</td><td>
                When FEAT_PMUv3_EXT32 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0x100</td><td><a href="pmu.pmicntr_el0.html">PMICNTR_EL0</a></td><td>Performance Monitors Instruction Counter Register</td><td>RW</td><td>
                When FEAT_PMUv3_ICNTR is implemented
              </td><td>When FEAT_PMUv3_ICNTR is implemented</td></tr><tr><td class="bitfields">0x200</td><td><a href="pmu.pmpcsr.html">PMPCSR</a></td><td>Program Counter Sample Register</td><td>RO</td><td>
                When FEAT_PMUv3_EXT64 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented and FEAT_PCSRv8p2 is implemented</td></tr><tr><td class="bitfields">0x200</td><td><a href="pmu.pmpcsr.html">PMPCSR</a></td><td>Program Counter Sample Register</td><td>RO</td><td>
                When FEAT_PMUv3_EXT32 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented and FEAT_PCSRv8p2 is implemented</td></tr><tr><td class="bitfields">0x204</td><td><a href="pmu.pmpcsr.html">PMPCSR[63:32]</a></td><td>Program Counter Sample Register</td><td>RO</td><td>
                When FEAT_PMUv3_EXT32 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented and FEAT_PCSRv8p2 is implemented</td></tr><tr><td class="bitfields">0x208</td><td><a href="pmu.pmvcidsr.html">PMVCIDSR</a></td><td>CONTEXTIDR_EL1 and VMID Sample Register</td><td>RO</td><td>
                When FEAT_PMUv3_EXT64 is implemented
              </td><td>When FEAT_PMUv3_EXT64 is implemented and FEAT_PCSRv8p2 is implemented</td></tr><tr><td class="bitfields">0x208</td><td><a href="pmu.pmcid1sr.html">PMCID1SR</a></td><td>CONTEXTIDR_EL1 Sample Register</td><td>RO</td><td>
                When FEAT_PMUv3_EXT32 is implemented
              </td><td>When FEAT_PMUv3_EXT32 is implemented and FEAT_PCSRv8p2 is implemented</td></tr><tr><td class="bitfields">0x20C</td><td><a href="pmu.pmvidsr.html">PMVIDSR</a></td><td>VMID Sample Register</td><td>RO</td><td>
                When FEAT_PMUv3_EXT32 is implemented
              </td><td>When FEAT_PMUv3_EXT32 is implemented, FEAT_PCSRv8p2 is implemented and EL2 is implemented</td></tr><tr><td class="bitfields">0x220</td><td><a href="pmu.pmpcsr.html">PMPCSR</a></td><td>Program Counter Sample Register</td><td>RO</td><td>
                When FEAT_PMUv3_EXT64 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented and FEAT_PCSRv8p2 is implemented</td></tr><tr><td class="bitfields">0x220</td><td><a href="pmu.pmpcsr.html">PMPCSR</a></td><td>Program Counter Sample Register</td><td>RO</td><td>
                When FEAT_PMUv3_EXT32 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented and FEAT_PCSRv8p2 is implemented</td></tr><tr><td class="bitfields">0x224</td><td><a href="pmu.pmpcsr.html">PMPCSR[63:32]</a></td><td>Program Counter Sample Register</td><td>RO</td><td>
                When FEAT_PMUv3_EXT32 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented and FEAT_PCSRv8p2 is implemented</td></tr><tr><td class="bitfields">0x228</td><td><a href="pmu.pmccidsr.html">PMCCIDSR</a></td><td>CONTEXTIDR_ELx Sample Register</td><td>RO</td><td>
                When FEAT_PMUv3_EXT64 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0x228</td><td><a href="pmu.pmcid1sr.html">PMCID1SR</a></td><td>CONTEXTIDR_EL1 Sample Register</td><td>RO</td><td>
                When FEAT_PMUv3_EXT32 is implemented
              </td><td>When FEAT_PMUv3_EXT32 is implemented and FEAT_PCSRv8p2 is implemented</td></tr><tr><td class="bitfields">0x22C</td><td><a href="pmu.pmcid2sr.html">PMCID2SR</a></td><td>CONTEXTIDR_EL2 Sample Register</td><td>RO</td><td>
                When FEAT_PMUv3_EXT32 is implemented
              </td><td>When FEAT_PMUv3_EXT32 is implemented</td></tr><tr><td class="bitfields"><del>0x230</del></td><td><a href="pmu.pmpcsctl.html"><del>PMPCSCTL</del></a></td><td><del>PC Sample-based Profiling Control Register</del></td><td><del>RW</del></td><td><del>
                When FEAT_PCSRv8p9 is implemented
              </del></td><td><del>When FEAT_PCSRv8p9 is implemented</del></td></tr><tr><td class="bitfields">0x400 + (8 * n) for n in 30:0</td><td><a href="pmu.pmevtypern_el0.html">PMEVTYPER&lt;n>_EL0[63:0]</a></td><td>Performance Monitors Event Type Registers</td><td>RW</td><td>
                When FEAT_PMUv3_EXT64 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0x400 + (4 * n) for n in 30:0</td><td><a href="pmu.pmevtypern_el0.html">PMEVTYPER&lt;n>_EL0[31:0]</a></td><td>Performance Monitors Event Type Registers</td><td>RW</td><td>
                When FEAT_PMUv3_EXT32 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0x47C</td><td><a href="pmu.pmccfiltr_el0.html">PMCCFILTR_EL0[31:0]</a></td><td>Performance Monitors Cycle Counter Filter Register</td><td>RW</td><td>
                When FEAT_PMUv3_EXT32 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0x480</td><td><a href="pmu.pmicfiltr_el0.html">PMICFILTR_EL0[31:0]</a></td><td>Performance Monitors Instruction Counter Filter Register</td><td>RW</td><td>
                When FEAT_PMUv3_EXT32 is implemented and FEAT_PMUv3_ICNTR is implemented
              </td><td>When FEAT_PMUv3_ICNTR is implemented</td></tr><tr><td class="bitfields">0x4F8</td><td><a href="pmu.pmccfiltr_el0.html">PMCCFILTR_EL0</a></td><td>Performance Monitors Cycle Counter Filter Register</td><td>RW</td><td>
                When FEAT_PMUv3_EXT64 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0x500</td><td><a href="pmu.pmicfiltr_el0.html">PMICFILTR_EL0</a></td><td>Performance Monitors Instruction Counter Filter Register</td><td>RW</td><td>
                When FEAT_PMUv3_EXT64 is implemented and FEAT_PMUv3_ICNTR is implemented
              </td><td>When FEAT_PMUv3_ICNTR is implemented</td></tr><tr><td class="bitfields">0x600 + (8 * n) for n in 30:0</td><td><a href="pmu.pmevcntsvrn_el1.html">PMEVCNTSVR&lt;n>_EL1</a></td><td>Performance Monitors Event Count Saved Value Register &lt;n></td><td>RO</td><td>
                When FEAT_PMUv3_SS is implemented
              </td><td>When FEAT_PMUv3_SS is implemented</td></tr><tr><td class="bitfields">0x6F8</td><td><a href="pmu.pmccntsvr_el1.html">PMCCNTSVR_EL1</a></td><td>Performance Monitors Cycle Count Saved Value Register</td><td>RO</td><td>
                When FEAT_PMUv3_SS is implemented
              </td><td>When FEAT_PMUv3_SS is implemented</td></tr><tr><td class="bitfields">0x700</td><td><a href="pmu.pmicntsvr_el1.html">PMICNTSVR_EL1</a></td><td>Performance Monitors Instruction Count Saved Value Register</td><td>RO</td><td>
                When FEAT_PMUv3_SS is implemented and FEAT_PMUv3_ICNTR is implemented
              </td><td>When FEAT_PMUv3_ICNTR is implemented and FEAT_PMUv3_SS is implemented</td></tr><tr><td class="bitfields">0x800 + (4 * n) for n in 63:0</td><td><a href="pmu.pmevfilt2rn.html">PMEVFILT2R&lt;n>[31:0]</a></td><td>Performance Monitors Event Filter Registers</td><td>RW</td><td>
                When FEAT_PMUv3_EXT32 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented and an implementation implements <ins>PMEVFILT2R</ins><del>PMFILT2R</del>&lt;n></td></tr><tr><td class="bitfields">0x800 + (8 * n) for n in 63:0</td><td><a href="pmu.pmevfilt2rn.html">PMEVFILT2R&lt;n>[63:0]</a></td><td>Performance Monitors Event Filter Registers</td><td>RW</td><td>
                When FEAT_PMUv3_EXT64 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented and an implementation implements <ins>PMEVFILT2R</ins><del>PMFILT2R</del>&lt;n></td></tr><tr><td class="bitfields">0xA00 + (4 * n) for n in 30:0</td><td><a href="pmu.pmevtypern_el0.html">PMEVTYPER&lt;n>_EL0[63:32]</a></td><td>Performance Monitors Event Type Registers</td><td>RW</td><td>
                When FEAT_PMUv3_EXT32 is implemented and (FEAT_PMUv3_TH is implemented or FEAT_PMUv3p8 is implemented)
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0xA7C</td><td><a href="pmu.pmccfiltr_el0.html">PMCCFILTR_EL0[63:32]</a></td><td>Performance Monitors Cycle Counter Filter Register</td><td>RW</td><td>
                When FEAT_PMUv3_EXT32 is implemented and (FEAT_PMUv3_TH is implemented or FEAT_PMUv3p8 is implemented)
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0xA80</td><td><a href="pmu.pmicfiltr_el0.html">PMICFILTR_EL0[63:32]</a></td><td>Performance Monitors Instruction Counter Filter Register</td><td>RW</td><td>
                When FEAT_PMUv3_EXT32 is implemented and FEAT_PMUv3_ICNTR is implemented
              </td><td>When FEAT_PMUv3_ICNTR is implemented</td></tr><tr><td class="bitfields">0xC00</td><td><a href="pmu.pmcntenset_el0.html">PMCNTENSET_EL0</a></td><td>Performance Monitors Count Enable Set Register</td><td>RW</td><td>
                When FEAT_PMUv3_EXT64 is implemented, or FEAT_PMUv3_ICNTR is implemented or FEAT_PMUv3p9 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0xC00</td><td><a href="pmu.pmcntenset_el0.html">PMCNTENSET_EL0</a></td><td>Performance Monitors Count Enable Set Register</td><td>RW</td><td>
                When FEAT_PMUv3_EXT32 is implemented, FEAT_PMUv3_ICNTR is not implemented and FEAT_PMUv3p9 is not implemented
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0xC10</td><td><a href="pmu.pmcnten.html">PMCNTEN</a></td><td>Performance Monitors Count Enable register</td><td>RW</td><td>
                When FEAT_PMUv3_EXT64 is implemented
              </td><td>When FEAT_PMUv3_EXT64 is implemented</td></tr><tr><td class="bitfields">0xC20</td><td><a href="pmu.pmcntenclr_el0.html">PMCNTENCLR_EL0</a></td><td>Performance Monitors Count Enable Clear Register</td><td>RW</td><td>
                When FEAT_PMUv3_EXT64 is implemented, or FEAT_PMUv3_ICNTR is implemented or FEAT_PMUv3p9 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0xC20</td><td><a href="pmu.pmcntenclr_el0.html">PMCNTENCLR_EL0</a></td><td>Performance Monitors Count Enable Clear Register</td><td>RW</td><td>
                When FEAT_PMUv3_EXT32 is implemented, FEAT_PMUv3_ICNTR is not implemented and FEAT_PMUv3p9 is not implemented
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0xC40</td><td><a href="pmu.pmintenset_el1.html">PMINTENSET_EL1</a></td><td>Performance Monitors Interrupt Enable Set Register</td><td>RW</td><td>
                When FEAT_PMUv3_EXT64 is implemented, or FEAT_PMUv3_ICNTR is implemented or FEAT_PMUv3p9 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0xC40</td><td><a href="pmu.pmintenset_el1.html">PMINTENSET_EL1</a></td><td>Performance Monitors Interrupt Enable Set Register</td><td>RW</td><td>
                When FEAT_PMUv3_EXT32 is implemented, FEAT_PMUv3_ICNTR is not implemented and FEAT_PMUv3p9 is not implemented
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0xC50</td><td><a href="pmu.pminten.html">PMINTEN</a></td><td>Performance Monitors Interrupt Enable register</td><td>RW</td><td>
                When FEAT_PMUv3_EXT64 is implemented
              </td><td>When FEAT_PMUv3_EXT64 is implemented</td></tr><tr><td class="bitfields">0xC60</td><td><a href="pmu.pmintenclr_el1.html">PMINTENCLR_EL1</a></td><td>Performance Monitors Interrupt Enable Clear Register</td><td>RW</td><td>
                When FEAT_PMUv3_EXT64 is implemented, or FEAT_PMUv3_ICNTR is implemented or FEAT_PMUv3p9 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0xC60</td><td><a href="pmu.pmintenclr_el1.html">PMINTENCLR_EL1</a></td><td>Performance Monitors Interrupt Enable Clear Register</td><td>RW</td><td>
                When FEAT_PMUv3_EXT32 is implemented, FEAT_PMUv3_ICNTR is not implemented and FEAT_PMUv3p9 is not implemented
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0xC80</td><td><a href="pmu.pmovsclr_el0.html">PMOVSCLR_EL0</a></td><td>Performance Monitors Overflow Flag Status Clear register</td><td>RW</td><td>
                When FEAT_PMUv3_EXT64 is implemented, or FEAT_PMUv3_ICNTR is implemented or FEAT_PMUv3p9 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0xC80</td><td><a href="pmu.pmovsclr_el0.html">PMOVSCLR_EL0</a></td><td>Performance Monitors Overflow Flag Status Clear register</td><td>RW</td><td>
                When FEAT_PMUv3_EXT32 is implemented, FEAT_PMUv3_ICNTR is not implemented and FEAT_PMUv3p9 is not implemented
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0xC90</td><td><a href="pmu.pmovs.html">PMOVS</a></td><td>Performance Monitors Overflow Flag Status register</td><td>RW</td><td>
                When FEAT_PMUv3_EXT64 is implemented
              </td><td>When FEAT_PMUv3_EXT64 is implemented</td></tr><tr><td class="bitfields">0xCA0</td><td><a href="pmu.pmswinc_el0.html">PMSWINC_EL0</a></td><td>Performance Monitors Software Increment Register</td><td>WO</td><td>
                When FEAT_PMUv3_EXT32 is implemented and FEAT_PMUv3p9 is not implemented
              </td><td>When FEAT_PMUv3_EXT32 is implemented, FEAT_PMUv3p9 is not implemented and an implementation implements PMSWINC_EL0</td></tr><tr><td class="bitfields">0xCA0</td><td><a href="pmu.pmzr_el0.html">PMZR_EL0</a></td><td>Performance Monitors Zero with Mask</td><td>WO</td><td>
                When FEAT_PMUv3_EXT64 is implemented and FEAT_PMUv3p9 is implemented
              </td><td>When FEAT_PMUv3_EXT64 is implemented and FEAT_PMUv3p9 is implemented</td></tr><tr><td class="bitfields">0xCC0</td><td><a href="pmu.pmovsset_el0.html">PMOVSSET_EL0</a></td><td>Performance Monitors Overflow Flag Status Set Register</td><td>RW</td><td>
                When FEAT_PMUv3_EXT64 is implemented, or FEAT_PMUv3_ICNTR is implemented or FEAT_PMUv3p9 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0xCC0</td><td><a href="pmu.pmovsset_el0.html">PMOVSSET_EL0</a></td><td>Performance Monitors Overflow Flag Status Set Register</td><td>RW</td><td>
                When FEAT_PMUv3_EXT32 is implemented, FEAT_PMUv3_ICNTR is not implemented and FEAT_PMUv3p9 is not implemented
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0xCE0</td><td><a href="pmu.pmcgcr0.html">PMCGCR0</a></td><td>Counter Group Configuration Register 0</td><td>RO</td><td>
                When FEAT_PMUv3_ICNTR is implemented
              </td><td>When FEAT_PMUv3_ICNTR is implemented</td></tr><tr><td class="bitfields">0xE00</td><td><a href="pmu.pmcfgr.html">PMCFGR</a></td><td>Performance Monitors Configuration Register</td><td>RO</td><td>
                When FEAT_PMUv3_EXT64 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0xE00</td><td><a href="pmu.pmcfgr.html">PMCFGR</a></td><td>Performance Monitors Configuration Register</td><td>RO</td><td>
                When FEAT_PMUv3_EXT32 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0xE04</td><td><a href="pmu.pmcr_el0.html">PMCR_EL0</a></td><td>Performance Monitors Control Register</td><td>RW</td><td>
                When FEAT_PMUv3_EXT32 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0xE08</td><td><a href="pmu.pmiidr.html">PMIIDR</a></td><td>Performance Monitors Implementation Identification Register</td><td>RO</td><td>
                When FEAT_PMUv3_EXT64 is implemented
              </td><td>When (FEAT_PMUv3_EXT32 is implemented and an implementation implements PMIIDR) or FEAT_PMUv3_EXT64 is implemented</td></tr><tr><td class="bitfields">0xE10</td><td><a href="pmu.pmcr_el0.html">PMCR_EL0</a></td><td>Performance Monitors Control Register</td><td>RW</td><td>
                When FEAT_PMUv3_EXT64 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0xE20</td><td><a href="pmu.pmceid0.html">PMCEID0</a></td><td>Performance Monitors Common Event Identification register 0</td><td>RO</td><td>
                When FEAT_PMUv3_EXT32 is implemented
              </td><td>When FEAT_PMUv3_EXT32 is implemented</td></tr><tr><td class="bitfields">0xE24</td><td><a href="pmu.pmceid1.html">PMCEID1</a></td><td>Performance Monitors Common Event Identification register 1</td><td>RO</td><td>
                When FEAT_PMUv3_EXT32 is implemented
              </td><td>When FEAT_PMUv3_EXT32 is implemented</td></tr><tr><td class="bitfields">0xE28</td><td><a href="pmu.pmceid2.html">PMCEID2</a></td><td>Performance Monitors Common Event Identification register 2</td><td>RO</td><td>
                When FEAT_PMUv3_EXT32 is implemented
              </td><td>When FEAT_PMUv3_EXT32 is implemented and FEAT_PMUv3p1 is implemented</td></tr><tr><td class="bitfields">0xE2C</td><td><a href="pmu.pmceid3.html">PMCEID3</a></td><td>Performance Monitors Common Event Identification register 3</td><td>RO</td><td>
                When FEAT_PMUv3_EXT32 is implemented
              </td><td>When FEAT_PMUv3_EXT32 is implemented and FEAT_PMUv3p1 is implemented</td></tr><tr><td class="bitfields">0xE30</td><td><a href="pmu.pmsscr_el1.html">PMSSCR_EL1</a></td><td>Performance Monitors Snapshot Status and Capture Register</td><td>RO</td><td>
                When FEAT_PMUv3_SS is implemented
              </td><td>When FEAT_PMUv3_SS is implemented</td></tr><tr><td class="bitfields">0xE40</td><td><a href="pmu.pmmir.html">PMMIR</a></td><td>Performance Monitors Machine Identification Register</td><td>RO</td><td>
                When FEAT_PMUv3_EXT64 is implemented or FEAT_PMUv3p9 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented and FEAT_PMUv3p4 is implemented</td></tr><tr><td class="bitfields">0xE40</td><td><a href="pmu.pmmir.html">PMMIR</a></td><td>Performance Monitors Machine Identification Register</td><td>RO</td><td>
                When FEAT_PMUv3_EXT32 is implemented and FEAT_PMUv3p9 is not implemented
              </td><td>When FEAT_PMUv3_EXT is implemented and FEAT_PMUv3p4 is implemented</td></tr><tr><td class="bitfields"><ins>0xE50</ins></td><td><a href="pmu.pmpcsctl.html"><ins>PMPCSCTL</ins></a></td><td><ins>PC Sample-based Profiling Control Register</ins></td><td><ins>RW</ins></td><td><ins>
                When FEAT_PCSRv8p9 is implemented
              </ins></td><td><ins>When FEAT_PCSRv8p9 is implemented</ins></td></tr><tr><td class="bitfields">0xF00</td><td><a href="pmu.pmitctrl.html">PMITCTRL</a></td><td>Performance Monitors Integration mode Control register</td><td>RW</td><td>
                When FEAT_PMUv3_EXT32 is implemented
              </td><td>When FEAT_PMUv3_EXT32 is implemented and an implementation implements PMITCTRL</td></tr><tr><td class="bitfields">0xFA8</td><td><a href="pmu.pmdevaff.html">PMDEVAFF</a></td><td>Performance Monitors Device Affinity register</td><td>RO</td><td>
                When FEAT_PMUv3_EXT64 is implemented
              </td><td>When FEAT_PMUv3_EXT64 is implemented</td></tr><tr><td class="bitfields">0xFA8</td><td><a href="pmu.pmdevaff0.html">PMDEVAFF0</a></td><td>Performance Monitors Device Affinity register 0</td><td>RO</td><td>
                When FEAT_PMUv3_EXT32 is implemented
              </td><td>When FEAT_PMUv3_EXT32 is implemented</td></tr><tr><td class="bitfields">0xFAC</td><td><a href="pmu.pmdevaff1.html">PMDEVAFF1</a></td><td>Performance Monitors Device Affinity register 1</td><td>RO</td><td>
                When FEAT_PMUv3_EXT32 is implemented
              </td><td>When FEAT_PMUv3_EXT32 is implemented</td></tr><tr><td class="bitfields">0xFB0</td><td><a href="pmu.pmlar.html">PMLAR</a></td><td>Performance Monitors Lock Access Register</td><td>WO</td><td>
                When FEAT_PMUv3_EXT32 is implemented
              </td><td>When FEAT_PMUv3_EXT32 is implemented</td></tr><tr><td class="bitfields">0xFB4</td><td><a href="pmu.pmlsr.html">PMLSR</a></td><td>Performance Monitors Lock Status Register</td><td>RO</td><td>
                When FEAT_PMUv3_EXT32 is implemented
              </td><td>When FEAT_PMUv3_EXT32 is implemented</td></tr><tr><td class="bitfields">0xFB8</td><td><a href="pmu.pmauthstatus.html">PMAUTHSTATUS</a></td><td>Performance Monitors Authentication Status register</td><td>RO</td><td>-</td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0xFBC</td><td><a href="pmu.pmdevarch.html">PMDEVARCH</a></td><td>Performance Monitors Device Architecture register</td><td>RO</td><td>-</td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0xFC8</td><td><a href="pmu.pmdevid.html">PMDEVID</a></td><td>Performance Monitors Device ID register</td><td>RO</td><td>
                When FEAT_PMUv3_EXT32 is implemented
              </td><td>When FEAT_PMUv3_EXT32 is implemented</td></tr><tr><td class="bitfields">0xFCC</td><td><a href="pmu.pmdevtype.html">PMDEVTYPE</a></td><td>Performance Monitors Device Type register</td><td>RO</td><td>
                When FEAT_PMUv3_EXT32 is implemented
              </td><td>When FEAT_PMUv3_EXT32 is implemented and an implementation implements PMDEVTYPE</td></tr><tr><td class="bitfields">0xFD0</td><td><a href="pmu.pmpidr4.html">PMPIDR4</a></td><td>Performance Monitors Peripheral Identification Register 4</td><td>RO</td><td>-</td><td>When FEAT_PMUv3_EXT is implemented and an implementation implements PMPIDR4</td></tr><tr><td class="bitfields">0xFE0</td><td><a href="pmu.pmpidr0.html">PMPIDR0</a></td><td>Performance Monitors Peripheral Identification Register 0</td><td>RO</td><td>-</td><td>When FEAT_PMUv3_EXT is implemented and an implementation implements PMPIDR0</td></tr><tr><td class="bitfields">0xFE4</td><td><a href="pmu.pmpidr1.html">PMPIDR1</a></td><td>Performance Monitors Peripheral Identification Register 1</td><td>RO</td><td>-</td><td>When FEAT_PMUv3_EXT is implemented and an implementation implements PMPIDR1</td></tr><tr><td class="bitfields">0xFE8</td><td><a href="pmu.pmpidr2.html">PMPIDR2</a></td><td>Performance Monitors Peripheral Identification Register 2</td><td>RO</td><td>-</td><td>When FEAT_PMUv3_EXT is implemented and an implementation implements PMPIDR2</td></tr><tr><td class="bitfields">0xFEC</td><td><a href="pmu.pmpidr3.html">PMPIDR3</a></td><td>Performance Monitors Peripheral Identification Register 3</td><td>RO</td><td>-</td><td>When FEAT_PMUv3_EXT is implemented and an implementation implements PMPIDR3</td></tr><tr><td class="bitfields">0xFF0</td><td><a href="pmu.pmcidr0.html">PMCIDR0</a></td><td>Performance Monitors Component Identification Register 0</td><td>RO</td><td>-</td><td>When FEAT_PMUv3_EXT is implemented and an implementation implements PMCIDR0</td></tr><tr><td class="bitfields">0xFF4</td><td><a href="pmu.pmcidr1.html">PMCIDR1</a></td><td>Performance Monitors Component Identification Register 1</td><td>RO</td><td>-</td><td>When FEAT_PMUv3_EXT is implemented and an implementation implements PMCIDR1</td></tr><tr><td class="bitfields">0xFF8</td><td><a href="pmu.pmcidr2.html">PMCIDR2</a></td><td>Performance Monitors Component Identification Register 2</td><td>RO</td><td>-</td><td>When FEAT_PMUv3_EXT is implemented and an implementation implements PMCIDR2</td></tr><tr><td class="bitfields">0xFFC</td><td><a href="pmu.pmcidr3.html">PMCIDR3</a></td><td>Performance Monitors Component Identification Register 3</td><td>RO</td><td>-</td><td>When FEAT_PMUv3_EXT is implemented and an implementation implements PMCIDR3</td></tr></tbody></table><h2 class="sysregindex"><a id="RAS">
		        In the RAS block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th><th>Access</th></tr></thead><tbody><tr><td class="bitfields">0x000 + (64 * n)</td><td><a href="ext-errnfr.html">ERR&lt;n>FR</a></td><td>Error Record &lt;n> Feature Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x008 + (64 * n)</td><td><a href="ext-errnctlr.html">ERR&lt;n>CTLR</a></td><td>Error Record &lt;n> Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x010 + (64 * n)</td><td><a href="ext-errnstatus.html">ERR&lt;n>STATUS</a></td><td>Error Record &lt;n> Primary Status Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x018 + (64 * n)</td><td><a href="ext-errnaddr.html">ERR&lt;n>ADDR</a></td><td>Error Record &lt;n> Address Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x020 + (64 * n)</td><td><a href="ext-errnmisc0.html">ERR&lt;n>MISC0</a></td><td>Error Record &lt;n> Miscellaneous Register 0</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x028 + (64 * n)</td><td><a href="ext-errnmisc1.html">ERR&lt;n>MISC1</a></td><td>Error Record &lt;n> Miscellaneous Register 1</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x030 + (64 * n)</td><td><a href="ext-errnmisc2.html">ERR&lt;n>MISC2</a></td><td>Error Record &lt;n> Miscellaneous Register 2</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x038 + (64 * n)</td><td><a href="ext-errnmisc3.html">ERR&lt;n>MISC3</a></td><td>Error Record &lt;n> Miscellaneous Register 3</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x800 + (64 * n)</td><td><a href="ext-errnpfgf.html">ERR&lt;n>PFGF</a></td><td>Error Record &lt;n> Pseudo-fault Generation Feature Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x800 + (8 * n)</td><td><a href="ext-errimpdefn.html">ERRIMPDEF&lt;n></a></td><td>IMPLEMENTATION DEFINED Register &lt;n></td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x808 + (64 * n)</td><td><a href="ext-errnpfgctl.html">ERR&lt;n>PFGCTL</a></td><td>Error Record &lt;n> Pseudo-fault Generation Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x810 + (64 * n)</td><td><a href="ext-errnpfgcdn.html">ERR&lt;n>PFGCDN</a></td><td>Error Record &lt;n> Pseudo-fault Generation Countdown Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0xE00</td><td><a href="ext-errgsr.html">ERRGSR</a></td><td>Error Group Status Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xE10</td><td><a href="ext-erriidr.html">ERRIIDR</a></td><td>Implementation Identification Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xE40</td><td><a href="ext-erracr.html">ERRACR</a></td><td>Access Configuration Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0xE80</td><td><a href="ext-errfhicr0.html">ERRFHICR0</a></td><td>Fault Handling Interrupt Configuration Register 0</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0xE80 + (8 * n)</td><td><a href="ext-errirqcrn.html">ERRIRQCR&lt;n></a></td><td>Generic Error Interrupt Configuration Register &lt;n></td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0xE88</td><td><a href="ext-errfhicr1.html">ERRFHICR1</a></td><td>Fault Handling Interrupt Configuration Register 1</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0xE8C</td><td><a href="ext-errfhicr2.html">ERRFHICR2</a></td><td>Fault Handling Interrupt Configuration Register 2</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0xE90</td><td><a href="ext-errericr0.html">ERRERICR0</a></td><td>Error Recovery Interrupt Configuration Register 0</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0xE98</td><td><a href="ext-errericr1.html">ERRERICR1</a></td><td>Error Recovery Interrupt Configuration Register 1</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0xE9C</td><td><a href="ext-errericr2.html">ERRERICR2</a></td><td>Error Recovery Interrupt Configuration Register 2</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0xEA0</td><td><a href="ext-errcricr0.html">ERRCRICR0</a></td><td>Critical Error Interrupt Configuration Register 0</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0xEA8</td><td><a href="ext-errcricr1.html">ERRCRICR1</a></td><td>Critical Error Interrupt Configuration Register 1</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0xEAC</td><td><a href="ext-errcricr2.html">ERRCRICR2</a></td><td>Critical Error Interrupt Configuration Register 2</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0xEF8</td><td><a href="ext-errirqsr.html">ERRIRQSR</a></td><td>Error Interrupt Status Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0xFA8</td><td><a href="ext-errdevaff.html">ERRDEVAFF</a></td><td>Device Affinity Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFBC</td><td><a href="ext-errdevarch.html">ERRDEVARCH</a></td><td>Device Architecture Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFC8</td><td><a href="ext-errdevid.html">ERRDEVID</a></td><td>Device Configuration Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFD0</td><td><a href="ext-errpidr4.html">ERRPIDR4</a></td><td>Peripheral Identification Register 4</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFE0</td><td><a href="ext-errpidr0.html">ERRPIDR0</a></td><td>Peripheral Identification Register 0</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFE4</td><td><a href="ext-errpidr1.html">ERRPIDR1</a></td><td>Peripheral Identification Register 1</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFE8</td><td><a href="ext-errpidr2.html">ERRPIDR2</a></td><td>Peripheral Identification Register 2</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFEC</td><td><a href="ext-errpidr3.html">ERRPIDR3</a></td><td>Peripheral Identification Register 3</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFF0</td><td><a href="ext-errcidr0.html">ERRCIDR0</a></td><td>Component Identification Register 0</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFF4</td><td><a href="ext-errcidr1.html">ERRCIDR1</a></td><td>Component Identification Register 1</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFF8</td><td><a href="ext-errcidr2.html">ERRCIDR2</a></td><td>Component Identification Register 2</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFFC</td><td><a href="ext-errcidr3.html">ERRCIDR3</a></td><td>Component Identification Register 3</td><td>RO</td><td>-</td></tr></tbody></table><h2 class="sysregindex"><a id="TRBE">
		        In the TRBE block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th><th>Access</th></tr></thead><tbody><tr><td class="bitfields">0x000</td><td><a href="ext-trbbaser_el1.html">TRBBASER_EL1</a></td><td>Trace Buffer Base Address Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x008</td><td><a href="ext-trbptr_el1.html">TRBPTR_EL1</a></td><td>Trace Buffer Write Pointer Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x010</td><td><a href="ext-trblimitr_el1.html">TRBLIMITR_EL1</a></td><td>Trace Buffer Limit Address Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x018</td><td><a href="ext-trbsr_el1.html">TRBSR_EL1</a></td><td>Trace Buffer Status/syndrome Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x020</td><td><a href="ext-trbtrg_el1.html">TRBTRG_EL1</a></td><td>Trace Buffer Trigger Counter Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x028</td><td><a href="ext-trbmar_el1.html">TRBMAR_EL1</a></td><td>Trace Buffer Memory Attribute Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x030</td><td><a href="ext-trbidr_el1.html">TRBIDR_EL1</a></td><td>Trace Buffer ID Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x038</td><td><a href="ext-trbcr.html">TRBCR</a></td><td>Trace Buffer Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x040</td><td><a href="ext-trbmpam_el1.html">TRBMPAM_EL1</a></td><td>Trace Buffer MPAM Configuration Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0xF00</td><td><a href="ext-trbitctrl.html">TRBITCTRL</a></td><td>Integration Mode Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0xFA8</td><td><a href="ext-trbdevaff.html">TRBDEVAFF</a></td><td>Device Affinity Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFB0</td><td><a href="ext-trblar.html">TRBLAR</a></td><td>Lock Access Register</td><td>WO</td><td>-</td></tr><tr><td class="bitfields">0xFB4</td><td><a href="ext-trblsr.html">TRBLSR</a></td><td>Lock Status Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFB8</td><td><a href="ext-trbauthstatus.html">TRBAUTHSTATUS</a></td><td>Authentication Status Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFBC</td><td><a href="ext-trbdevarch.html">TRBDEVARCH</a></td><td>Trace Buffer Device Architecture Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFC0</td><td><a href="ext-trbdevid2.html">TRBDEVID2</a></td><td>Device Configuration Register 2</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFC4</td><td><a href="ext-trbdevid1.html">TRBDEVID1</a></td><td>Device Configuration Register 1</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFC8</td><td><a href="ext-trbdevid.html">TRBDEVID</a></td><td>Device Configuration Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFCC</td><td><a href="ext-trbdevtype.html">TRBDEVTYPE</a></td><td>Device Type Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFD0</td><td><a href="ext-trbpidr4.html">TRBPIDR4</a></td><td>Peripheral Identification Register 4</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFD4</td><td><a href="ext-trbpidr5.html">TRBPIDR5</a></td><td>Peripheral Identification Register 5</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFD8</td><td><a href="ext-trbpidr6.html">TRBPIDR6</a></td><td>Peripheral Identification Register 6</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFDC</td><td><a href="ext-trbpidr7.html">TRBPIDR7</a></td><td>Peripheral Identification Register 7</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFE0</td><td><a href="ext-trbpidr0.html">TRBPIDR0</a></td><td>Peripheral Identification Register 0</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFE4</td><td><a href="ext-trbpidr1.html">TRBPIDR1</a></td><td>Peripheral Identification Register 1</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFE8</td><td><a href="ext-trbpidr2.html">TRBPIDR2</a></td><td>Peripheral Identification Register 2</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFEC</td><td><a href="ext-trbpidr3.html">TRBPIDR3</a></td><td>Peripheral Identification Register 3</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFF0</td><td><a href="ext-trbcidr0.html">TRBCIDR0</a></td><td>Component Identification Register 0</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFF4</td><td><a href="ext-trbcidr1.html">TRBCIDR1</a></td><td>Component Identification Register 1</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFF8</td><td><a href="ext-trbcidr2.html">TRBCIDR2</a></td><td>Component Identification Register 2</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFFC</td><td><a href="ext-trbcidr3.html">TRBCIDR3</a></td><td>Component Identification Register 3</td><td>RO</td><td>-</td></tr></tbody></table><h2 class="sysregindex"><a id="Timer">
		        In the Timer block:
		      </a></h2><table class="instructiontable"><h2 class="sysregindex"><a id="CNTBaseN">
		        In the CNTBaseN block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th><th>Access</th></tr></thead><tbody><tr><td class="bitfields">0x000</td><td><a href="ext-cntpct.html">CNTPCT[31:0]</a></td><td>Counter-timer Physical Count</td><td>RO</td></tr><tr><td class="bitfields">0x004</td><td><a href="ext-cntpct.html">CNTPCT[63:32]</a></td><td>Counter-timer Physical Count</td><td>RO</td></tr><tr><td class="bitfields">0x008</td><td><a href="ext-cntvct.html">CNTVCT[31:0]</a></td><td>Counter-timer Virtual Count</td><td>RO</td></tr><tr><td class="bitfields">0x00C</td><td><a href="ext-cntvct.html">CNTVCT[63:32]</a></td><td>Counter-timer Virtual Count</td><td>RO</td></tr><tr><td class="bitfields">0x010</td><td><a href="ext-cntfrq.html">CNTFRQ</a></td><td>Counter-timer Frequency</td><td>RO</td></tr><tr><td class="bitfields">0x014</td><td><a href="ext-cntel0acr.html">CNTEL0ACR</a></td><td>Counter-timer EL0 Access Control Register</td><td>RW</td></tr><tr><td class="bitfields">0x018</td><td><a href="ext-cntvoff.html">CNTVOFF[31:0]</a></td><td>Counter-timer Virtual Offset</td><td>RO</td></tr><tr><td class="bitfields">0x01C</td><td><a href="ext-cntvoff.html">CNTVOFF[63:32]</a></td><td>Counter-timer Virtual Offset</td><td>RO</td></tr><tr><td class="bitfields">0x020</td><td><a href="ext-cntp_cval.html">CNTP_CVAL[31:0]</a></td><td>Counter-timer Physical Timer CompareValue</td><td>RW</td></tr><tr><td class="bitfields">0x024</td><td><a href="ext-cntp_cval.html">CNTP_CVAL[63:32]</a></td><td>Counter-timer Physical Timer CompareValue</td><td>RW</td></tr><tr><td class="bitfields">0x028</td><td><a href="ext-cntp_tval.html">CNTP_TVAL</a></td><td>Counter-timer Physical Timer TimerValue</td><td>RW</td></tr><tr><td class="bitfields">0x02C</td><td><a href="ext-cntp_ctl.html">CNTP_CTL</a></td><td>Counter-timer Physical Timer Control</td><td>RW</td></tr><tr><td class="bitfields">0x030</td><td><a href="ext-cntv_cval.html">CNTV_CVAL[31:0]</a></td><td>Counter-timer Virtual Timer CompareValue</td><td>RW</td></tr><tr><td class="bitfields">0x034</td><td><a href="ext-cntv_cval.html">CNTV_CVAL[63:32]</a></td><td>Counter-timer Virtual Timer CompareValue</td><td>RW</td></tr><tr><td class="bitfields">0x038</td><td><a href="ext-cntv_tval.html">CNTV_TVAL</a></td><td>Counter-timer Virtual Timer TimerValue</td><td>RW</td></tr><tr><td class="bitfields">0x03C</td><td><a href="ext-cntv_ctl.html">CNTV_CTL</a></td><td>Counter-timer Virtual Timer Control</td><td>RW</td></tr><tr><td class="bitfields">0xFD0 + (4 * n)</td><td><a href="ext-counteridn.html">CounterID&lt;n></a></td><td>Counter ID registers</td><td>RO</td></tr></tbody></table><h2 class="sysregindex"><a id="CNTCTLBase">
		        In the CNTCTLBase block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th><th>Access</th></tr></thead><tbody><tr><td class="bitfields">0x000</td><td><a href="ext-cntfrq.html">CNTFRQ</a></td><td>Counter-timer Frequency</td><td>RO</td></tr><tr><td class="bitfields">0x004</td><td><a href="ext-cntnsar.html">CNTNSAR</a></td><td>Counter-timer Non-secure Access Register</td><td>RW</td></tr><tr><td class="bitfields">0x008</td><td><a href="ext-cnttidr.html">CNTTIDR</a></td><td>Counter-timer Timer ID Register</td><td>RO</td></tr><tr><td class="bitfields">0x040 + (4 * n)</td><td><a href="ext-cntacrn.html">CNTACR&lt;n></a></td><td>Counter-timer Access Control Registers</td><td>RW</td></tr><tr><td class="bitfields">0x080 + (8 * n)</td><td><a href="ext-cntvoffn.html">CNTVOFF&lt;n>[31:0]</a></td><td>Counter-timer Virtual Offsets</td><td>RW</td></tr><tr><td class="bitfields">0x084 + (8 * n)</td><td><a href="ext-cntvoffn.html">CNTVOFF&lt;n>[63:32]</a></td><td>Counter-timer Virtual Offsets</td><td>RW</td></tr><tr><td class="bitfields">0xFD0 + (4 * n)</td><td><a href="ext-counteridn.html">CounterID&lt;n></a></td><td>Counter ID registers</td><td>RO</td></tr></tbody></table><h2 class="sysregindex"><a id="CNTControlBase">
		        In the CNTControlBase block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th><th>Access</th></tr></thead><tbody><tr><td class="bitfields">0x000</td><td><a href="ext-cntcr.html">CNTCR</a></td><td>Counter Control Register</td><td>RW</td></tr><tr><td class="bitfields">0x004</td><td><a href="ext-cntsr.html">CNTSR</a></td><td>Counter Status Register</td><td>RO</td></tr><tr><td class="bitfields">0x008</td><td><a href="ext-cntcv.html">CNTCV[63:0]</a></td><td>Counter Count Value register</td><td>RW</td></tr><tr><td class="bitfields">0x020</td><td><a href="ext-cntfid0.html">CNTFID0</a></td><td>Counter Frequency ID</td><td>ImplementationDefined:RO,RW</td></tr><tr><td class="bitfields">0x020 + (4 * n)</td><td><a href="ext-cntfidn.html">CNTFID&lt;n></a></td><td>Counter Frequency IDs, n > 0</td><td>ImplementationDefined:RO,RW</td></tr><tr><td class="bitfields">0x10</td><td><a href="ext-cntscr.html">CNTSCR</a></td><td>Counter Scale Register</td><td>RW</td></tr><tr><td class="bitfields">0x1C</td><td><a href="ext-cntid.html">CNTID</a></td><td>Counter Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0xFD0 + (4 * n)</td><td><a href="ext-counteridn.html">CounterID&lt;n></a></td><td>Counter ID registers</td><td>RO</td></tr></tbody></table><h2 class="sysregindex"><a id="CNTEL0BaseN">
		        In the CNTEL0BaseN block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th><th>Access</th></tr></thead><tbody><tr><td class="bitfields">0x000</td><td><a href="ext-cntpct.html">CNTPCT[31:0]</a></td><td>Counter-timer Physical Count</td><td>RO</td></tr><tr><td class="bitfields">0x004</td><td><a href="ext-cntpct.html">CNTPCT[63:32]</a></td><td>Counter-timer Physical Count</td><td>RO</td></tr><tr><td class="bitfields">0x008</td><td><a href="ext-cntvct.html">CNTVCT[31:0]</a></td><td>Counter-timer Virtual Count</td><td>RO</td></tr><tr><td class="bitfields">0x00C</td><td><a href="ext-cntvct.html">CNTVCT[63:32]</a></td><td>Counter-timer Virtual Count</td><td>RO</td></tr><tr><td class="bitfields">0x010</td><td><a href="ext-cntfrq.html">CNTFRQ</a></td><td>Counter-timer Frequency</td><td>RO</td></tr><tr><td class="bitfields">0x020</td><td><a href="ext-cntp_cval.html">CNTP_CVAL[31:0]</a></td><td>Counter-timer Physical Timer CompareValue</td><td>RW</td></tr><tr><td class="bitfields">0x024</td><td><a href="ext-cntp_cval.html">CNTP_CVAL[63:32]</a></td><td>Counter-timer Physical Timer CompareValue</td><td>RW</td></tr><tr><td class="bitfields">0x028</td><td><a href="ext-cntp_tval.html">CNTP_TVAL</a></td><td>Counter-timer Physical Timer TimerValue</td><td>RW</td></tr><tr><td class="bitfields">0x02C</td><td><a href="ext-cntp_ctl.html">CNTP_CTL</a></td><td>Counter-timer Physical Timer Control</td><td>RW</td></tr><tr><td class="bitfields">0x030</td><td><a href="ext-cntv_cval.html">CNTV_CVAL[31:0]</a></td><td>Counter-timer Virtual Timer CompareValue</td><td>RW</td></tr><tr><td class="bitfields">0x034</td><td><a href="ext-cntv_cval.html">CNTV_CVAL[63:32]</a></td><td>Counter-timer Virtual Timer CompareValue</td><td>RW</td></tr><tr><td class="bitfields">0x038</td><td><a href="ext-cntv_tval.html">CNTV_TVAL</a></td><td>Counter-timer Virtual Timer TimerValue</td><td>RW</td></tr><tr><td class="bitfields">0x03C</td><td><a href="ext-cntv_ctl.html">CNTV_CTL</a></td><td>Counter-timer Virtual Timer Control</td><td>RW</td></tr><tr><td class="bitfields">0xFD0 + (4 * n)</td><td><a href="ext-counteridn.html">CounterID&lt;n></a></td><td>Counter ID registers</td><td>RO</td></tr></tbody></table><h2 class="sysregindex"><a id="CNTReadBase">
		        In the CNTReadBase block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th><th>Access</th></tr></thead><tbody><tr><td class="bitfields">0x000</td><td><a href="ext-cntcv.html">CNTCV[63:0]</a></td><td>Counter Count Value register</td><td>RO</td></tr><tr><td class="bitfields">0xFD0 + (4 * n)</td><td><a href="ext-counteridn.html">CounterID&lt;n></a></td><td>Counter ID registers</td><td>RO</td></tr></tbody></table></table><hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>30</ins><del>28</del>/03/2023 <ins>19</ins><del>16</del>:<ins>07</ins><del>02</del>; <ins>997dd0cf3258cacf72aa7cf7a885f19a4758c3af</ins><del>72747e43966d6b97dcbd230a1b3f0421d1ea3d94</del></p><p class="copyconf">Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>