module main(
input		sys_clk,						//************systerm clock 48MHZ
input 	SPI_CLK,						//************SPI CLOCK 12MHz
input 	SPI_MOSI,					//************SPI DATA
output 	SPI_MISO,					//************SPI DATA

input 	SPI_CS,						//************SPI CS
//******************************************************************************//
output	slave1_spi_clk,
output	slave1_spi_mosi,
output	slave1_spi_cs,
input		slave1_spi_miso,
//******************************************************************************//
output	slave2_spi_clk,
output	slave2_spi_mosi,
output	slave2_spi_cs,
input		slave2_spi_miso,
//******************************************************************************//
output	slave3_spi_clk,
output	slave3_spi_mosi,
output	slave3_spi_cs,
input		slave3_spi_miso,
//******************************************************************************//
output	slave4_spi_clk,
output	slave4_spi_mosi,
output	slave4_spi_cs,
input		slave4_spi_miso,
//******************************************************************************//
output	slave5_spi_clk,
output	slave5_spi_mosi,
output	slave5_spi_cs,
input		slave5_spi_miso,
//******************************************************************************//
output	slave6_spi_clk,
output	slave6_spi_mosi,
output	slave6_spi_cs,
input		slave6_spi_miso,
//******************************************************************************//
output	slave7_spi_clk,
output	slave7_spi_mosi,
output	slave7_spi_cs,
input		slave7_spi_miso
//******************************************************************************//

);


wire		spi_sw_flag1;
wire		spi_sw_flag2;
wire		spi_sw_flag3;
wire		spi_sw_flag4;
wire		spi_sw_flag5;
wire		spi_sw_flag6;
wire		spi_sw_flag7;



detect	u_detect(
			.sys_clk(sys_clk),
			.sys_rst_n(),
			.spi_clk(SPI_CLK),
			.spi_cs(SPI_CS),
			.spi_cs1(spi_sw_flag1),
			.spi_cs2(spi_sw_flag2),
			.spi_cs3(spi_sw_flag3),
			.spi_cs4(spi_sw_flag4),
			.spi_cs5(spi_sw_flag5),
			.spi_cs6(spi_sw_flag6),
			.spi_cs7(spi_sw_flag7)

);









endmodule
