Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e9f7f63b356b404bbc12faf9093ef50c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot decode_register_testbench_behav xil_defaultlib.decode_register_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.constants
Compiling architecture behavioral of entity xil_defaultlib.register_32 [register_32_default]
Compiling architecture behavioral of entity xil_defaultlib.d_flip_flop [d_flip_flop_default]
Compiling architecture behavioral of entity xil_defaultlib.decode_register [decode_register_default]
Compiling architecture behavioral of entity xil_defaultlib.decode_register_testbench
Built simulation snapshot decode_register_testbench_behav
