

================================================================
== Vivado HLS Report for 'batch_align2D'
================================================================
* Date:           Tue Oct  8 14:52:58 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        batch_align2d_hls
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   45|   45|   45|   45|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- memcpy..cur_px_estimate  |    3|    3|         3|          1|          1|     2|    yes   |
        |- memcpy.cur_px_estimate.  |    4|    4|         4|          1|          1|     2|    yes   |
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 44
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 4, States = { 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 25 22 
22 --> 23 
23 --> 24 
24 --> 21 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 45 [1/1] (1.00ns)   --->   "%converged_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %converged)"   --->   Operation 45 'read' 'converged_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 46 [1/1] (1.00ns)   --->   "%cur_px_estimate_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %cur_px_estimate)"   --->   Operation 46 'read' 'cur_px_estimate_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%converged3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %converged_read, i32 2, i32 31)"   --->   Operation 47 'partselect' 'converged3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %cur_px_estimate_read, i32 2, i32 31)"   --->   Operation 48 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i30 %tmp to i64" [batch_align2d_hls/align2d.cpp:71]   --->   Operation 49 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32* %gmem, i64 %zext_ln71" [batch_align2d_hls/align2d.cpp:71]   --->   Operation 50 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [7/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 2)" [batch_align2d_hls/align2d.cpp:71]   --->   Operation 51 'readreq' 'p_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 52 [6/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 2)" [batch_align2d_hls/align2d.cpp:71]   --->   Operation 52 'readreq' 'p_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 53 [5/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 2)" [batch_align2d_hls/align2d.cpp:71]   --->   Operation 53 'readreq' 'p_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 54 [4/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 2)" [batch_align2d_hls/align2d.cpp:71]   --->   Operation 54 'readreq' 'p_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 55 [3/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 2)" [batch_align2d_hls/align2d.cpp:71]   --->   Operation 55 'readreq' 'p_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 56 [2/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 2)" [batch_align2d_hls/align2d.cpp:71]   --->   Operation 56 'readreq' 'p_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%empty = zext i30 %converged3 to i64"   --->   Operation 57 'zext' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32* %gmem, i64 %empty"   --->   Operation 58 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem), !map !26"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @batch_align2D_str) nounwind"   --->   Operation 60 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %gmem, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1, [5 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %cur_px_estimate, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1, [1 x i8]* @bundle, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %converged, [10 x i8]* @mode4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1, [1 x i8]* @bundle5, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [batch_align2d_hls/align2d.cpp:64]   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 2)" [batch_align2d_hls/align2d.cpp:71]   --->   Operation 65 'readreq' 'p_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 66 [1/1] (0.65ns)   --->   "br label %burst.rd.header" [batch_align2d_hls/align2d.cpp:71]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.65>

State 9 <SV = 8> <Delay = 0.54>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%v_buff_0_1_0 = phi float [ undef, %0 ], [ %v_buff_0_1_1, %burstread.region ]"   --->   Operation 67 'phi' 'v_buff_0_1_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%v_buff_0_0_0 = phi float [ undef, %0 ], [ %v_buff_0_1_2, %burstread.region ]"   --->   Operation 68 'phi' 'v_buff_0_0_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%phi_ln71 = phi i2 [ 0, %0 ], [ %add_ln71, %burstread.region ]" [batch_align2d_hls/align2d.cpp:71]   --->   Operation 69 'phi' 'phi_ln71' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (0.44ns)   --->   "%icmp_ln71 = icmp eq i2 %phi_ln71, -2" [batch_align2d_hls/align2d.cpp:71]   --->   Operation 70 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 71 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.54ns)   --->   "%add_ln71 = add i2 %phi_ln71, 1" [batch_align2d_hls/align2d.cpp:71]   --->   Operation 72 'add' 'add_ln71' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %icmp_ln71, label %burst.rd.end, label %burstread.region" [batch_align2d_hls/align2d.cpp:71]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln71 = trunc i2 %phi_ln71 to i1" [batch_align2d_hls/align2d.cpp:71]   --->   Operation 74 'trunc' 'trunc_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 75 [1/1] (8.75ns)   --->   "%gmem_addr_1_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_1)" [batch_align2d_hls/align2d.cpp:71]   --->   Operation 75 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln71)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 0.44>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [batch_align2d_hls/align2d.cpp:71]   --->   Operation 76 'specregionbegin' 'burstread_rbegin' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind" [batch_align2d_hls/align2d.cpp:71]   --->   Operation 77 'specpipeline' 'empty_5' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopName([24 x i8]* @memcpy_OC_OC_cur_px) nounwind" [batch_align2d_hls/align2d.cpp:71]   --->   Operation 78 'specloopname' 'empty_6' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%v_buff_0_0 = bitcast i32 %gmem_addr_1_read to float" [batch_align2d_hls/align2d.cpp:71]   --->   Operation 79 'bitcast' 'v_buff_0_0' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.44ns)   --->   "%v_buff_0_1_1 = select i1 %trunc_ln71, float %v_buff_0_0, float %v_buff_0_1_0" [batch_align2d_hls/align2d.cpp:71]   --->   Operation 80 'select' 'v_buff_0_1_1' <Predicate = (!icmp_ln71)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 81 [1/1] (0.44ns)   --->   "%v_buff_0_1_2 = select i1 %trunc_ln71, float %v_buff_0_0_0, float %v_buff_0_0" [batch_align2d_hls/align2d.cpp:71]   --->   Operation 81 'select' 'v_buff_0_1_2' <Predicate = (!icmp_ln71)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind" [batch_align2d_hls/align2d.cpp:71]   --->   Operation 82 'specregionend' 'burstread_rend' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "br label %burst.rd.header" [batch_align2d_hls/align2d.cpp:71]   --->   Operation 83 'br' <Predicate = (!icmp_ln71)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 8.75>
ST_12 : Operation 84 [7/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)" [batch_align2d_hls/align2d.cpp:72]   --->   Operation 84 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 10> <Delay = 8.75>
ST_13 : Operation 85 [6/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)" [batch_align2d_hls/align2d.cpp:72]   --->   Operation 85 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 8.75>
ST_14 : Operation 86 [5/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)" [batch_align2d_hls/align2d.cpp:72]   --->   Operation 86 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 8.75>
ST_15 : Operation 87 [4/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)" [batch_align2d_hls/align2d.cpp:72]   --->   Operation 87 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 8.75>
ST_16 : Operation 88 [3/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)" [batch_align2d_hls/align2d.cpp:72]   --->   Operation 88 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 8.75>
ST_17 : Operation 89 [2/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)" [batch_align2d_hls/align2d.cpp:72]   --->   Operation 89 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 8.75>
ST_18 : Operation 90 [1/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)" [batch_align2d_hls/align2d.cpp:72]   --->   Operation 90 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 16> <Delay = 8.75>
ST_19 : Operation 91 [1/1] (8.75ns)   --->   "%gmem_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr)" [batch_align2d_hls/align2d.cpp:72]   --->   Operation 91 'read' 'gmem_addr_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln72 = trunc i32 %gmem_addr_read to i1" [batch_align2d_hls/align2d.cpp:72]   --->   Operation 92 'trunc' 'trunc_ln72' <Predicate = true> <Delay = 0.00>

State 20 <SV = 17> <Delay = 8.75>
ST_20 : Operation 93 [1/1] (0.28ns)   --->   "%xor_ln83 = xor i1 %trunc_ln72, true" [batch_align2d_hls/align2d.cpp:83]   --->   Operation 93 'xor' 'xor_ln83' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 94 [1/1] (8.75ns)   --->   "%p_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_1, i32 2)" [batch_align2d_hls/align2d.cpp:82]   --->   Operation 94 'writereq' 'p_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 95 [1/1] (0.65ns)   --->   "br label %burst.wr.header" [batch_align2d_hls/align2d.cpp:82]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.65>

State 21 <SV = 18> <Delay = 0.73>
ST_21 : Operation 96 [1/1] (0.00ns)   --->   "%phi_ln82 = phi i2 [ %add_ln82, %burstwrite.region ], [ 0, %burst.rd.end ]" [batch_align2d_hls/align2d.cpp:82]   --->   Operation 96 'phi' 'phi_ln82' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 97 [1/1] (0.44ns)   --->   "%icmp_ln82 = icmp eq i2 %phi_ln82, -2" [batch_align2d_hls/align2d.cpp:82]   --->   Operation 97 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 98 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 98 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 99 [1/1] (0.54ns)   --->   "%add_ln82 = add i2 %phi_ln82, 1" [batch_align2d_hls/align2d.cpp:82]   --->   Operation 99 'add' 'add_ln82' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %icmp_ln82, label %burst.wr.end, label %burstwrite.region" [batch_align2d_hls/align2d.cpp:82]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln82 = trunc i2 %phi_ln82 to i1" [batch_align2d_hls/align2d.cpp:82]   --->   Operation 101 'trunc' 'trunc_ln82' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_21 : Operation 102 [1/1] (0.44ns)   --->   "%select_ln82 = select i1 %trunc_ln82, float %v_buff_0_1_0, float %v_buff_0_0_0" [batch_align2d_hls/align2d.cpp:82]   --->   Operation 102 'select' 'select_ln82' <Predicate = (!icmp_ln82)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 22 <SV = 19> <Delay = 8.41>
ST_22 : Operation 103 [2/2] (8.41ns)   --->   "%select_ln = fmul float %select_ln82, 2.000000e+00" [batch_align2d_hls/align2d.cpp:82]   --->   Operation 103 'fmul' 'select_ln' <Predicate = (!icmp_ln82)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 20> <Delay = 8.41>
ST_23 : Operation 104 [1/2] (8.41ns)   --->   "%select_ln = fmul float %select_ln82, 2.000000e+00" [batch_align2d_hls/align2d.cpp:82]   --->   Operation 104 'fmul' 'select_ln' <Predicate = (!icmp_ln82)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 21> <Delay = 8.75>
ST_24 : Operation 105 [1/1] (0.00ns)   --->   "%burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind" [batch_align2d_hls/align2d.cpp:82]   --->   Operation 105 'specregionbegin' 'burstwrite_rbegin' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_24 : Operation 106 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind" [batch_align2d_hls/align2d.cpp:82]   --->   Operation 106 'specpipeline' 'empty_8' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_24 : Operation 107 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopName([24 x i8]* @memcpy_OC_cur_px_est) nounwind" [batch_align2d_hls/align2d.cpp:82]   --->   Operation 107 'specloopname' 'empty_9' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_24 : Operation 108 [1/1] (0.00ns)   --->   "%bitcast_ln82 = bitcast float %select_ln to i32" [batch_align2d_hls/align2d.cpp:82]   --->   Operation 108 'bitcast' 'bitcast_ln82' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_24 : Operation 109 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_1, i32 %bitcast_ln82, i4 -1)" [batch_align2d_hls/align2d.cpp:82]   --->   Operation 109 'write' <Predicate = (!icmp_ln82)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 110 [1/1] (0.00ns)   --->   "%burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin) nounwind" [batch_align2d_hls/align2d.cpp:82]   --->   Operation 110 'specregionend' 'burstwrite_rend' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_24 : Operation 111 [1/1] (0.00ns)   --->   "br label %burst.wr.header" [batch_align2d_hls/align2d.cpp:82]   --->   Operation 111 'br' <Predicate = (!icmp_ln82)> <Delay = 0.00>

State 25 <SV = 19> <Delay = 8.75>
ST_25 : Operation 112 [5/5] (8.75ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_1)" [batch_align2d_hls/align2d.cpp:82]   --->   Operation 112 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 20> <Delay = 8.75>
ST_26 : Operation 113 [4/5] (8.75ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_1)" [batch_align2d_hls/align2d.cpp:82]   --->   Operation 113 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 21> <Delay = 8.75>
ST_27 : Operation 114 [3/5] (8.75ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_1)" [batch_align2d_hls/align2d.cpp:82]   --->   Operation 114 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 22> <Delay = 8.75>
ST_28 : Operation 115 [2/5] (8.75ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_1)" [batch_align2d_hls/align2d.cpp:82]   --->   Operation 115 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 23> <Delay = 8.75>
ST_29 : Operation 116 [1/5] (8.75ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_1)" [batch_align2d_hls/align2d.cpp:82]   --->   Operation 116 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 24> <Delay = 8.75>
ST_30 : Operation 117 [7/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)"   --->   Operation 117 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 25> <Delay = 8.75>
ST_31 : Operation 118 [6/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)"   --->   Operation 118 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 26> <Delay = 8.75>
ST_32 : Operation 119 [5/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)"   --->   Operation 119 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 27> <Delay = 8.75>
ST_33 : Operation 120 [4/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)"   --->   Operation 120 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 28> <Delay = 8.75>
ST_34 : Operation 121 [3/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)"   --->   Operation 121 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 29> <Delay = 8.75>
ST_35 : Operation 122 [2/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)"   --->   Operation 122 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 30> <Delay = 8.75>
ST_36 : Operation 123 [1/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)"   --->   Operation 123 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 31> <Delay = 8.75>
ST_37 : Operation 124 [1/1] (8.75ns)   --->   "%gmem_addr_read_1 = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr)"   --->   Operation 124 'read' 'gmem_addr_read_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %gmem_addr_read_1, i32 0, i1 %xor_ln83)" [batch_align2d_hls/align2d.cpp:83]   --->   Operation 125 'bitset' 'tmp_1' <Predicate = true> <Delay = 0.00>

State 38 <SV = 32> <Delay = 8.75>
ST_38 : Operation 126 [1/1] (8.75ns)   --->   "%gmem_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr, i32 1)" [batch_align2d_hls/align2d.cpp:83]   --->   Operation 126 'writereq' 'gmem_addr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 33> <Delay = 8.75>
ST_39 : Operation 127 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr, i32 %tmp_1, i4 -1)" [batch_align2d_hls/align2d.cpp:83]   --->   Operation 127 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 34> <Delay = 8.75>
ST_40 : Operation 128 [5/5] (8.75ns)   --->   "%gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)" [batch_align2d_hls/align2d.cpp:83]   --->   Operation 128 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 35> <Delay = 8.75>
ST_41 : Operation 129 [4/5] (8.75ns)   --->   "%gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)" [batch_align2d_hls/align2d.cpp:83]   --->   Operation 129 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 36> <Delay = 8.75>
ST_42 : Operation 130 [3/5] (8.75ns)   --->   "%gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)" [batch_align2d_hls/align2d.cpp:83]   --->   Operation 130 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 37> <Delay = 8.75>
ST_43 : Operation 131 [2/5] (8.75ns)   --->   "%gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)" [batch_align2d_hls/align2d.cpp:83]   --->   Operation 131 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 38> <Delay = 8.75>
ST_44 : Operation 132 [1/5] (8.75ns)   --->   "%gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)" [batch_align2d_hls/align2d.cpp:83]   --->   Operation 132 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 133 [1/1] (0.00ns)   --->   "ret void" [batch_align2d_hls/align2d.cpp:85]   --->   Operation 133 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'converged' [4]  (1 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1', batch_align2d_hls/align2d.cpp:71) [17]  (0 ns)
	bus request on port 'gmem' (batch_align2d_hls/align2d.cpp:71) [18]  (8.75 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (batch_align2d_hls/align2d.cpp:71) [18]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (batch_align2d_hls/align2d.cpp:71) [18]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (batch_align2d_hls/align2d.cpp:71) [18]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (batch_align2d_hls/align2d.cpp:71) [18]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (batch_align2d_hls/align2d.cpp:71) [18]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (batch_align2d_hls/align2d.cpp:71) [18]  (8.75 ns)

 <State 9>: 0.548ns
The critical path consists of the following:
	'phi' operation ('phi_ln71', batch_align2d_hls/align2d.cpp:71) with incoming values : ('add_ln71', batch_align2d_hls/align2d.cpp:71) [23]  (0 ns)
	'add' operation ('add_ln71', batch_align2d_hls/align2d.cpp:71) [26]  (0.548 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (batch_align2d_hls/align2d.cpp:71) [32]  (8.75 ns)

 <State 11>: 0.449ns
The critical path consists of the following:
	'select' operation ('v_buff[0][1]', batch_align2d_hls/align2d.cpp:71) [35]  (0.449 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (batch_align2d_hls/align2d.cpp:72) [40]  (8.75 ns)

 <State 13>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (batch_align2d_hls/align2d.cpp:72) [40]  (8.75 ns)

 <State 14>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (batch_align2d_hls/align2d.cpp:72) [40]  (8.75 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (batch_align2d_hls/align2d.cpp:72) [40]  (8.75 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (batch_align2d_hls/align2d.cpp:72) [40]  (8.75 ns)

 <State 17>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (batch_align2d_hls/align2d.cpp:72) [40]  (8.75 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (batch_align2d_hls/align2d.cpp:72) [40]  (8.75 ns)

 <State 19>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (batch_align2d_hls/align2d.cpp:72) [41]  (8.75 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (batch_align2d_hls/align2d.cpp:82) [44]  (8.75 ns)

 <State 21>: 0.733ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln82', batch_align2d_hls/align2d.cpp:82) [48]  (0.446 ns)
	blocking operation 0.287 ns on control path)

 <State 22>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('select_ln', batch_align2d_hls/align2d.cpp:82) [58]  (8.42 ns)

 <State 23>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('select_ln', batch_align2d_hls/align2d.cpp:82) [58]  (8.42 ns)

 <State 24>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (batch_align2d_hls/align2d.cpp:82) [60]  (8.75 ns)

 <State 25>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (batch_align2d_hls/align2d.cpp:82) [64]  (8.75 ns)

 <State 26>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (batch_align2d_hls/align2d.cpp:82) [64]  (8.75 ns)

 <State 27>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (batch_align2d_hls/align2d.cpp:82) [64]  (8.75 ns)

 <State 28>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (batch_align2d_hls/align2d.cpp:82) [64]  (8.75 ns)

 <State 29>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (batch_align2d_hls/align2d.cpp:82) [64]  (8.75 ns)

 <State 30>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' [65]  (8.75 ns)

 <State 31>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' [65]  (8.75 ns)

 <State 32>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' [65]  (8.75 ns)

 <State 33>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' [65]  (8.75 ns)

 <State 34>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' [65]  (8.75 ns)

 <State 35>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' [65]  (8.75 ns)

 <State 36>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' [65]  (8.75 ns)

 <State 37>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' [66]  (8.75 ns)

 <State 38>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (batch_align2d_hls/align2d.cpp:83) [68]  (8.75 ns)

 <State 39>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (batch_align2d_hls/align2d.cpp:83) [69]  (8.75 ns)

 <State 40>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (batch_align2d_hls/align2d.cpp:83) [70]  (8.75 ns)

 <State 41>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (batch_align2d_hls/align2d.cpp:83) [70]  (8.75 ns)

 <State 42>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (batch_align2d_hls/align2d.cpp:83) [70]  (8.75 ns)

 <State 43>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (batch_align2d_hls/align2d.cpp:83) [70]  (8.75 ns)

 <State 44>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (batch_align2d_hls/align2d.cpp:83) [70]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
