/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 232 176)
	(text "regbank" (rect 5 0 53 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 139 24 156)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 16 19)(font "Intel Clear" (font_size 8)))
		(text "clk" (rect 21 27 37 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "nrst" (rect 0 0 22 19)(font "Intel Clear" (font_size 8)))
		(text "nrst" (rect 21 43 43 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "rddata[31..0]" (rect 0 0 79 19)(font "Intel Clear" (font_size 8)))
		(text "rddata[31..0]" (rect 21 59 100 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "rd_en" (rect 0 0 34 19)(font "Intel Clear" (font_size 8)))
		(text "rd_en" (rect 21 75 55 94)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "rs1[4..0]" (rect 0 0 49 19)(font "Intel Clear" (font_size 8)))
		(text "rs1[4..0]" (rect 21 91 70 110)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "rs2[4..0]" (rect 0 0 49 19)(font "Intel Clear" (font_size 8)))
		(text "rs2[4..0]" (rect 21 107 70 126)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "rd[4..0]" (rect 0 0 43 19)(font "Intel Clear" (font_size 8)))
		(text "rd[4..0]" (rect 21 123 64 142)(font "Intel Clear" (font_size 8)))
		(line (pt 0 128)(pt 16 128)(line_width 3))
	)
	(port
		(pt 216 32)
		(output)
		(text "rs1data[31..0]" (rect 0 0 84 19)(font "Intel Clear" (font_size 8)))
		(text "rs1data[31..0]" (rect 111 27 195 46)(font "Intel Clear" (font_size 8)))
		(line (pt 216 32)(pt 200 32)(line_width 3))
	)
	(port
		(pt 216 48)
		(output)
		(text "rs2data[31..0]" (rect 0 0 84 19)(font "Intel Clear" (font_size 8)))
		(text "rs2data[31..0]" (rect 111 43 195 62)(font "Intel Clear" (font_size 8)))
		(line (pt 216 48)(pt 200 48)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 200 144))
	)
)
