// Seed: 3633084830
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout supply0 id_3;
  module_0 modCall_1 ();
  input logic [7:0] id_2;
  inout wire id_1;
  assign id_3 = -1;
  assign id_3 = 1'b0 & 1'b0;
  wire id_5;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  module_0 modCall_1 ();
  output wire id_2;
  inout wire id_1;
  timeunit 1ps;
endmodule
