Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Dec 04 20:30:22 2017
| Host         : DESKTOP-14BF2VP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/clock_div_0/U0/temp_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/clock_pixel_0/U0/temp_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 66 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.124        0.000                      0                 3041        0.072        0.000                      0                 3041        3.500        0.000                       0                   998  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.124        0.000                      0                 2385        0.072        0.000                      0                 2385        3.500        0.000                       0                   998  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              1.873        0.000                      0                  656        0.364        0.000                      0                  656  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (required time - arrival time)
  Source:                 design_1_i/controls_0/U0/rID2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/regs_0/U0/reg_reg[21][8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.718ns  (logic 0.580ns (7.515%)  route 7.138ns (92.485%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 12.862 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.672     5.340    design_1_i/controls_0/U0/clk
    SLICE_X23Y43         FDCE                                         r  design_1_i/controls_0/U0/rID2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDCE (Prop_fdce_C_Q)         0.456     5.796 r  design_1_i/controls_0/U0/rID2_reg[4]/Q
                         net (fo=475, routed)         7.138    12.934    design_1_i/regs_0/U0/id2[4]
    SLICE_X24Y69         LUT4 (Prop_lut4_I1_O)        0.124    13.058 r  design_1_i/regs_0/U0/reg[21][8]_i_1/O
                         net (fo=1, routed)           0.000    13.058    design_1_i/regs_0/U0/reg[21][8]_i_1_n_0
    SLICE_X24Y69         FDCE                                         r  design_1_i/regs_0/U0/reg_reg[21][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.471    12.862    design_1_i/regs_0/U0/clk
    SLICE_X24Y69         FDCE                                         r  design_1_i/regs_0/U0/reg_reg[21][8]/C
                         clock pessimism              0.277    13.139    
                         clock uncertainty           -0.035    13.104    
    SLICE_X24Y69         FDCE (Setup_fdce_C_D)        0.079    13.183    design_1_i/regs_0/U0/reg_reg[21][8]
  -------------------------------------------------------------------
                         required time                         13.183    
                         arrival time                         -13.058    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 design_1_i/controls_0/U0/rID2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/regs_0/U0/reg_reg[31][7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.612ns  (logic 0.580ns (7.620%)  route 7.032ns (92.380%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 12.859 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.672     5.340    design_1_i/controls_0/U0/clk
    SLICE_X23Y43         FDCE                                         r  design_1_i/controls_0/U0/rID2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDCE (Prop_fdce_C_Q)         0.456     5.796 r  design_1_i/controls_0/U0/rID2_reg[4]/Q
                         net (fo=475, routed)         7.032    12.828    design_1_i/regs_0/U0/id2[4]
    SLICE_X25Y72         LUT4 (Prop_lut4_I1_O)        0.124    12.952 r  design_1_i/regs_0/U0/reg[31][7]_i_1/O
                         net (fo=1, routed)           0.000    12.952    design_1_i/regs_0/U0/reg[31][7]_i_1_n_0
    SLICE_X25Y72         FDCE                                         r  design_1_i/regs_0/U0/reg_reg[31][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.468    12.859    design_1_i/regs_0/U0/clk
    SLICE_X25Y72         FDCE                                         r  design_1_i/regs_0/U0/reg_reg[31][7]/C
                         clock pessimism              0.277    13.136    
                         clock uncertainty           -0.035    13.101    
    SLICE_X25Y72         FDCE (Setup_fdce_C_D)        0.029    13.130    design_1_i/regs_0/U0/reg_reg[31][7]
  -------------------------------------------------------------------
                         required time                         13.130    
                         arrival time                         -12.952    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 design_1_i/controls_0/U0/rID2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/regs_0/U0/reg_reg[22][7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.550ns  (logic 0.580ns (7.682%)  route 6.970ns (92.318%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 12.859 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.672     5.340    design_1_i/controls_0/U0/clk
    SLICE_X23Y43         FDCE                                         r  design_1_i/controls_0/U0/rID2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDCE (Prop_fdce_C_Q)         0.456     5.796 r  design_1_i/controls_0/U0/rID2_reg[4]/Q
                         net (fo=475, routed)         6.970    12.767    design_1_i/regs_0/U0/id2[4]
    SLICE_X23Y72         LUT4 (Prop_lut4_I1_O)        0.124    12.891 r  design_1_i/regs_0/U0/reg[22][7]_i_1/O
                         net (fo=1, routed)           0.000    12.891    design_1_i/regs_0/U0/reg[22][7]_i_1_n_0
    SLICE_X23Y72         FDCE                                         r  design_1_i/regs_0/U0/reg_reg[22][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.468    12.859    design_1_i/regs_0/U0/clk
    SLICE_X23Y72         FDCE                                         r  design_1_i/regs_0/U0/reg_reg[22][7]/C
                         clock pessimism              0.277    13.136    
                         clock uncertainty           -0.035    13.101    
    SLICE_X23Y72         FDCE (Setup_fdce_C_D)        0.029    13.130    design_1_i/regs_0/U0/reg_reg[22][7]
  -------------------------------------------------------------------
                         required time                         13.130    
                         arrival time                         -12.891    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 design_1_i/controls_0/U0/rID2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/regs_0/U0/reg_reg[23][10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.549ns  (logic 0.580ns (7.683%)  route 6.969ns (92.317%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 12.861 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.672     5.340    design_1_i/controls_0/U0/clk
    SLICE_X23Y43         FDCE                                         r  design_1_i/controls_0/U0/rID2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDCE (Prop_fdce_C_Q)         0.456     5.796 r  design_1_i/controls_0/U0/rID2_reg[4]/Q
                         net (fo=475, routed)         6.969    12.766    design_1_i/regs_0/U0/id2[4]
    SLICE_X23Y71         LUT4 (Prop_lut4_I1_O)        0.124    12.890 r  design_1_i/regs_0/U0/reg[23][10]_i_1/O
                         net (fo=1, routed)           0.000    12.890    design_1_i/regs_0/U0/reg[23][10]_i_1_n_0
    SLICE_X23Y71         FDCE                                         r  design_1_i/regs_0/U0/reg_reg[23][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.470    12.861    design_1_i/regs_0/U0/clk
    SLICE_X23Y71         FDCE                                         r  design_1_i/regs_0/U0/reg_reg[23][10]/C
                         clock pessimism              0.277    13.138    
                         clock uncertainty           -0.035    13.103    
    SLICE_X23Y71         FDCE (Setup_fdce_C_D)        0.029    13.132    design_1_i/regs_0/U0/reg_reg[23][10]
  -------------------------------------------------------------------
                         required time                         13.132    
                         arrival time                         -12.890    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 design_1_i/controls_0/U0/rID2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/regs_0/U0/reg_reg[20][8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.486ns  (logic 0.580ns (7.748%)  route 6.906ns (92.252%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 12.858 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.672     5.340    design_1_i/controls_0/U0/clk
    SLICE_X23Y43         FDCE                                         r  design_1_i/controls_0/U0/rID2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDCE (Prop_fdce_C_Q)         0.456     5.796 r  design_1_i/controls_0/U0/rID2_reg[4]/Q
                         net (fo=475, routed)         6.906    12.702    design_1_i/regs_0/U0/id2[4]
    SLICE_X24Y73         LUT5 (Prop_lut5_I2_O)        0.124    12.826 r  design_1_i/regs_0/U0/reg[20][8]_i_1/O
                         net (fo=1, routed)           0.000    12.826    design_1_i/regs_0/U0/reg[20][8]_i_1_n_0
    SLICE_X24Y73         FDCE                                         r  design_1_i/regs_0/U0/reg_reg[20][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.467    12.858    design_1_i/regs_0/U0/clk
    SLICE_X24Y73         FDCE                                         r  design_1_i/regs_0/U0/reg_reg[20][8]/C
                         clock pessimism              0.277    13.135    
                         clock uncertainty           -0.035    13.100    
    SLICE_X24Y73         FDCE (Setup_fdce_C_D)        0.077    13.177    design_1_i/regs_0/U0/reg_reg[20][8]
  -------------------------------------------------------------------
                         required time                         13.177    
                         arrival time                         -12.826    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 design_1_i/controls_0/U0/rID2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/regs_0/U0/reg_reg[22][14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.411ns  (logic 0.580ns (7.826%)  route 6.831ns (92.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 12.862 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.672     5.340    design_1_i/controls_0/U0/clk
    SLICE_X23Y43         FDCE                                         r  design_1_i/controls_0/U0/rID2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDCE (Prop_fdce_C_Q)         0.456     5.796 r  design_1_i/controls_0/U0/rID2_reg[4]/Q
                         net (fo=475, routed)         6.831    12.628    design_1_i/regs_0/U0/id2[4]
    SLICE_X22Y70         LUT4 (Prop_lut4_I1_O)        0.124    12.752 r  design_1_i/regs_0/U0/reg[22][14]_i_1/O
                         net (fo=1, routed)           0.000    12.752    design_1_i/regs_0/U0/reg[22][14]_i_1_n_0
    SLICE_X22Y70         FDCE                                         r  design_1_i/regs_0/U0/reg_reg[22][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.471    12.862    design_1_i/regs_0/U0/clk
    SLICE_X22Y70         FDCE                                         r  design_1_i/regs_0/U0/reg_reg[22][14]/C
                         clock pessimism              0.277    13.139    
                         clock uncertainty           -0.035    13.104    
    SLICE_X22Y70         FDCE (Setup_fdce_C_D)        0.031    13.135    design_1_i/regs_0/U0/reg_reg[22][14]
  -------------------------------------------------------------------
                         required time                         13.135    
                         arrival time                         -12.752    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.459ns  (required time - arrival time)
  Source:                 design_1_i/controls_0/U0/rID2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/regs_0/U0/reg_reg[23][7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.335ns  (logic 0.580ns (7.907%)  route 6.755ns (92.093%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 12.862 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.672     5.340    design_1_i/controls_0/U0/clk
    SLICE_X23Y43         FDCE                                         r  design_1_i/controls_0/U0/rID2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDCE (Prop_fdce_C_Q)         0.456     5.796 r  design_1_i/controls_0/U0/rID2_reg[4]/Q
                         net (fo=475, routed)         6.755    12.551    design_1_i/regs_0/U0/id2[4]
    SLICE_X25Y70         LUT4 (Prop_lut4_I1_O)        0.124    12.675 r  design_1_i/regs_0/U0/reg[23][7]_i_1/O
                         net (fo=1, routed)           0.000    12.675    design_1_i/regs_0/U0/reg[23][7]_i_1_n_0
    SLICE_X25Y70         FDCE                                         r  design_1_i/regs_0/U0/reg_reg[23][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.471    12.862    design_1_i/regs_0/U0/clk
    SLICE_X25Y70         FDCE                                         r  design_1_i/regs_0/U0/reg_reg[23][7]/C
                         clock pessimism              0.277    13.139    
                         clock uncertainty           -0.035    13.104    
    SLICE_X25Y70         FDCE (Setup_fdce_C_D)        0.031    13.135    design_1_i/regs_0/U0/reg_reg[23][7]
  -------------------------------------------------------------------
                         required time                         13.135    
                         arrival time                         -12.675    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.543ns  (required time - arrival time)
  Source:                 design_1_i/controls_0/U0/rID1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controls_0/U0/rID2_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.063ns  (logic 2.293ns (32.464%)  route 4.770ns (67.536%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 12.889 - 8.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.651     5.319    design_1_i/controls_0/U0/clk
    SLICE_X24Y62         FDCE                                         r  design_1_i/controls_0/U0/rID1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y62         FDCE (Prop_fdce_C_Q)         0.518     5.837 r  design_1_i/controls_0/U0/rID1_reg[1]/Q
                         net (fo=191, routed)         1.179     7.016    design_1_i/regs_0/U0/id1[1]
    SLICE_X26Y64         LUT6 (Prop_lut6_I2_O)        0.124     7.140 r  design_1_i/regs_0/U0/dout1[11]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     7.140    design_1_i/regs_0/U0/dout1[11]_INST_0_i_8_n_0
    SLICE_X26Y64         MUXF7 (Prop_muxf7_I1_O)      0.217     7.357 r  design_1_i/regs_0/U0/dout1[11]_INST_0_i_2/O
                         net (fo=1, routed)           1.099     8.456    design_1_i/regs_0/U0/dout1[11]_INST_0_i_2_n_0
    SLICE_X25Y61         LUT6 (Prop_lut6_I1_O)        0.299     8.755 r  design_1_i/regs_0/U0/dout1[11]_INST_0/O
                         net (fo=6, routed)           0.762     9.518    design_1_i/controls_0/U0/regrD1[11]
    SLICE_X21Y55         LUT6 (Prop_lut6_I3_O)        0.124     9.642 r  design_1_i/controls_0/U0/rID20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.642    design_1_i/controls_0/U0/rID20_carry_i_1_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.043 r  design_1_i/controls_0/U0/rID20_carry/CO[3]
                         net (fo=1, routed)           0.000    10.043    design_1_i/controls_0/U0/rID20_carry_n_0
    SLICE_X21Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.200 r  design_1_i/controls_0/U0/rID20_carry__0/CO[1]
                         net (fo=3, routed)           0.581    10.781    design_1_i/controls_0/U0/rID20
    SLICE_X20Y52         LUT4 (Prop_lut4_I1_O)        0.329    11.110 f  design_1_i/controls_0/U0/rID2[4]_i_4/O
                         net (fo=2, routed)           0.807    11.917    design_1_i/controls_0/U0/rID2[4]_i_4_n_0
    SLICE_X22Y43         LUT6 (Prop_lut6_I3_O)        0.124    12.041 r  design_1_i/controls_0/U0/rID2[4]_i_1/O
                         net (fo=5, routed)           0.342    12.382    design_1_i/controls_0/U0/rID2[4]_i_1_n_0
    SLICE_X23Y42         FDCE                                         r  design_1_i/controls_0/U0/rID2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.497    12.889    design_1_i/controls_0/U0/clk
    SLICE_X23Y42         FDCE                                         r  design_1_i/controls_0/U0/rID2_reg[3]/C
                         clock pessimism              0.277    13.166    
                         clock uncertainty           -0.035    13.130    
    SLICE_X23Y42         FDCE (Setup_fdce_C_CE)      -0.205    12.925    design_1_i/controls_0/U0/rID2_reg[3]
  -------------------------------------------------------------------
                         required time                         12.925    
                         arrival time                         -12.382    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.550ns  (required time - arrival time)
  Source:                 design_1_i/controls_0/U0/rID2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/regs_0/U0/reg_reg[7][10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.244ns  (logic 0.580ns (8.006%)  route 6.664ns (91.994%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 12.862 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.672     5.340    design_1_i/controls_0/U0/clk
    SLICE_X23Y43         FDCE                                         r  design_1_i/controls_0/U0/rID2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDCE (Prop_fdce_C_Q)         0.456     5.796 r  design_1_i/controls_0/U0/rID2_reg[4]/Q
                         net (fo=475, routed)         6.664    12.461    design_1_i/regs_0/U0/id2[4]
    SLICE_X23Y70         LUT4 (Prop_lut4_I0_O)        0.124    12.585 r  design_1_i/regs_0/U0/reg[7][10]_i_1/O
                         net (fo=1, routed)           0.000    12.585    design_1_i/regs_0/U0/reg[7][10]_i_1_n_0
    SLICE_X23Y70         FDCE                                         r  design_1_i/regs_0/U0/reg_reg[7][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.471    12.862    design_1_i/regs_0/U0/clk
    SLICE_X23Y70         FDCE                                         r  design_1_i/regs_0/U0/reg_reg[7][10]/C
                         clock pessimism              0.277    13.139    
                         clock uncertainty           -0.035    13.104    
    SLICE_X23Y70         FDCE (Setup_fdce_C_D)        0.031    13.135    design_1_i/regs_0/U0/reg_reg[7][10]
  -------------------------------------------------------------------
                         required time                         13.135    
                         arrival time                         -12.585    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 design_1_i/controls_0/U0/rID2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/regs_0/U0/reg_reg[17][10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.234ns  (logic 0.580ns (8.017%)  route 6.654ns (91.983%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 12.866 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.672     5.340    design_1_i/controls_0/U0/clk
    SLICE_X23Y43         FDCE                                         r  design_1_i/controls_0/U0/rID2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDCE (Prop_fdce_C_Q)         0.456     5.796 r  design_1_i/controls_0/U0/rID2_reg[4]/Q
                         net (fo=475, routed)         6.654    12.451    design_1_i/regs_0/U0/id2[4]
    SLICE_X21Y70         LUT5 (Prop_lut5_I2_O)        0.124    12.575 r  design_1_i/regs_0/U0/reg[17][10]_i_1/O
                         net (fo=1, routed)           0.000    12.575    design_1_i/regs_0/U0/reg[17][10]_i_1_n_0
    SLICE_X21Y70         FDCE                                         r  design_1_i/regs_0/U0/reg_reg[17][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.475    12.866    design_1_i/regs_0/U0/clk
    SLICE_X21Y70         FDCE                                         r  design_1_i/regs_0/U0/reg_reg[17][10]/C
                         clock pessimism              0.277    13.143    
                         clock uncertainty           -0.035    13.108    
    SLICE_X21Y70         FDCE (Setup_fdce_C_D)        0.029    13.137    design_1_i/regs_0/U0/reg_reg[17][10]
  -------------------------------------------------------------------
                         required time                         13.137    
                         arrival time                         -12.575    
  -------------------------------------------------------------------
                         slack                                  0.562    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/controls_0/U0/reg2_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controls_0/U0/aluA_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.614%)  route 0.255ns (64.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.555     1.467    design_1_i/controls_0/U0/clk
    SLICE_X23Y57         FDCE                                         r  design_1_i/controls_0/U0/reg2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y57         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  design_1_i/controls_0/U0/reg2_reg[13]/Q
                         net (fo=6, routed)           0.255     1.863    design_1_i/controls_0/U0/reg2_reg_n_0_[13]
    SLICE_X21Y56         FDRE                                         r  design_1_i/controls_0/U0/aluA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.827     1.986    design_1_i/controls_0/U0/clk
    SLICE_X21Y56         FDRE                                         r  design_1_i/controls_0/U0/aluA_reg[13]/C
                         clock pessimism             -0.252     1.734    
    SLICE_X21Y56         FDRE (Hold_fdre_C_D)         0.057     1.791    design_1_i/controls_0/U0/aluA_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/controls_0/U0/instruction_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controls_0/U0/regwD2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.186ns (41.726%)  route 0.260ns (58.274%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.563     1.475    design_1_i/controls_0/U0/clk
    SLICE_X25Y47         FDCE                                         r  design_1_i/controls_0/U0/instruction_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y47         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  design_1_i/controls_0/U0/instruction_reg[4]/Q
                         net (fo=4, routed)           0.260     1.875    design_1_i/controls_0/U0/instruction_reg_n_0_[4]
    SLICE_X23Y51         LUT3 (Prop_lut3_I0_O)        0.045     1.920 r  design_1_i/controls_0/U0/regwD2[3]_i_1/O
                         net (fo=1, routed)           0.000     1.920    design_1_i/controls_0/U0/regwD2[3]_i_1_n_0
    SLICE_X23Y51         FDRE                                         r  design_1_i/controls_0/U0/regwD2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.826     1.985    design_1_i/controls_0/U0/clk
    SLICE_X23Y51         FDRE                                         r  design_1_i/controls_0/U0/regwD2_reg[3]/C
                         clock pessimism             -0.247     1.738    
    SLICE_X23Y51         FDRE (Hold_fdre_C_D)         0.092     1.830    design_1_i/controls_0/U0/regwD2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/controls_0/U0/instruction_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controls_0/U0/destID_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.807%)  route 0.302ns (68.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.562     1.474    design_1_i/controls_0/U0/clk
    SLICE_X25Y46         FDCE                                         r  design_1_i/controls_0/U0/instruction_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  design_1_i/controls_0/U0/instruction_reg[26]/Q
                         net (fo=4, routed)           0.302     1.917    design_1_i/controls_0/U0/p_0_in_1[4]
    SLICE_X21Y53         FDRE                                         r  design_1_i/controls_0/U0/destID_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.827     1.986    design_1_i/controls_0/U0/clk
    SLICE_X21Y53         FDRE                                         r  design_1_i/controls_0/U0/destID_reg[4]/C
                         clock pessimism             -0.247     1.739    
    SLICE_X21Y53         FDRE (Hold_fdre_C_D)         0.075     1.814    design_1_i/controls_0/U0/destID_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/uart_0/U0/r_x/curr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_0/U0/r_x/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.229ns (44.701%)  route 0.283ns (55.299%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.560     1.472    design_1_i/uart_0/U0/r_x/clk
    SLICE_X29Y50         FDCE                                         r  design_1_i/uart_0/U0/r_x/curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.128     1.600 r  design_1_i/uart_0/U0/r_x/curr_reg[1]/Q
                         net (fo=9, routed)           0.283     1.883    design_1_i/uart_0/U0/r_x/curr[1]
    SLICE_X28Y49         LUT4 (Prop_lut4_I3_O)        0.101     1.984 r  design_1_i/uart_0/U0/r_x/count[2]_i_2/O
                         net (fo=1, routed)           0.000     1.984    design_1_i/uart_0/U0/r_x/count[2]_i_2_n_0
    SLICE_X28Y49         FDCE                                         r  design_1_i/uart_0/U0/r_x/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.834     1.993    design_1_i/uart_0/U0/r_x/clk
    SLICE_X28Y49         FDCE                                         r  design_1_i/uart_0/U0/r_x/count_reg[2]/C
                         clock pessimism             -0.247     1.746    
    SLICE_X28Y49         FDCE (Hold_fdce_C_D)         0.133     1.879    design_1_i/uart_0/U0/r_x/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/uart_0/U0/r_x/curr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_0/U0/r_x/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.228ns (44.505%)  route 0.284ns (55.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.560     1.472    design_1_i/uart_0/U0/r_x/clk
    SLICE_X29Y50         FDCE                                         r  design_1_i/uart_0/U0/r_x/curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.128     1.600 r  design_1_i/uart_0/U0/r_x/curr_reg[1]/Q
                         net (fo=9, routed)           0.284     1.884    design_1_i/uart_0/U0/r_x/curr[1]
    SLICE_X28Y49         LUT3 (Prop_lut3_I2_O)        0.100     1.984 r  design_1_i/uart_0/U0/r_x/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.984    design_1_i/uart_0/U0/r_x/count[1]_i_1_n_0
    SLICE_X28Y49         FDCE                                         r  design_1_i/uart_0/U0/r_x/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.834     1.993    design_1_i/uart_0/U0/r_x/clk
    SLICE_X28Y49         FDCE                                         r  design_1_i/uart_0/U0/r_x/count_reg[1]/C
                         clock pessimism             -0.247     1.746    
    SLICE_X28Y49         FDCE (Hold_fdce_C_D)         0.131     1.877    design_1_i/uart_0/U0/r_x/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/controls_0/U0/reg1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controls_0/U0/dOut_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.965%)  route 0.280ns (63.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.556     1.468    design_1_i/controls_0/U0/clk
    SLICE_X20Y54         FDCE                                         r  design_1_i/controls_0/U0/reg1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y54         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  design_1_i/controls_0/U0/reg1_reg[14]/Q
                         net (fo=4, routed)           0.280     1.911    design_1_i/controls_0/U0/reg1_reg_n_0_[14]
    SLICE_X22Y57         FDRE                                         r  design_1_i/controls_0/U0/dOut_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.824     1.983    design_1_i/controls_0/U0/clk
    SLICE_X22Y57         FDRE                                         r  design_1_i/controls_0/U0/dOut_reg[14]/C
                         clock pessimism             -0.252     1.731    
    SLICE_X22Y57         FDRE (Hold_fdre_C_D)         0.070     1.801    design_1_i/controls_0/U0/dOut_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/controls_0/U0/regwD2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/regs_0/U0/reg_reg[1][14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.796%)  route 0.281ns (60.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.556     1.468    design_1_i/controls_0/U0/clk
    SLICE_X22Y54         FDRE                                         r  design_1_i/controls_0/U0/regwD2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  design_1_i/controls_0/U0/regwD2_reg[14]/Q
                         net (fo=21, routed)          0.281     1.890    design_1_i/regs_0/U0/din2[14]
    SLICE_X19Y63         LUT4 (Prop_lut4_I0_O)        0.045     1.935 r  design_1_i/regs_0/U0/reg[1][14]_i_1/O
                         net (fo=1, routed)           0.000     1.935    design_1_i/regs_0/U0/reg[1][14]_i_1_n_0
    SLICE_X19Y63         FDCE                                         r  design_1_i/regs_0/U0/reg_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.823     1.982    design_1_i/regs_0/U0/clk
    SLICE_X19Y63         FDCE                                         r  design_1_i/regs_0/U0/reg_reg[1][14]/C
                         clock pessimism             -0.252     1.730    
    SLICE_X19Y63         FDCE (Hold_fdce_C_D)         0.092     1.822    design_1_i/regs_0/U0/reg_reg[1][14]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/controls_0/U0/instruction_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controls_0/U0/aluOp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.142%)  route 0.312ns (68.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.561     1.473    design_1_i/controls_0/U0/clk
    SLICE_X22Y41         FDCE                                         r  design_1_i/controls_0/U0/instruction_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  design_1_i/controls_0/U0/instruction_reg[29]/Q
                         net (fo=13, routed)          0.312     1.925    design_1_i/controls_0/U0/instruction_reg_n_0_[29]
    SLICE_X18Y50         FDRE                                         r  design_1_i/controls_0/U0/aluOp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.829     1.988    design_1_i/controls_0/U0/clk
    SLICE_X18Y50         FDRE                                         r  design_1_i/controls_0/U0/aluOp_reg[2]/C
                         clock pessimism             -0.247     1.741    
    SLICE_X18Y50         FDRE (Hold_fdre_C_D)         0.070     1.811    design_1_i/controls_0/U0/aluOp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/uart_0/U0/r_x/curr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_0/U0/r_x/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.227ns (44.397%)  route 0.284ns (55.603%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.560     1.472    design_1_i/uart_0/U0/r_x/clk
    SLICE_X29Y50         FDCE                                         r  design_1_i/uart_0/U0/r_x/curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.128     1.600 r  design_1_i/uart_0/U0/r_x/curr_reg[1]/Q
                         net (fo=9, routed)           0.284     1.884    design_1_i/uart_0/U0/r_x/curr[1]
    SLICE_X28Y49         LUT2 (Prop_lut2_I0_O)        0.099     1.983 r  design_1_i/uart_0/U0/r_x/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.983    design_1_i/uart_0/U0/r_x/count[0]_i_1_n_0
    SLICE_X28Y49         FDCE                                         r  design_1_i/uart_0/U0/r_x/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.834     1.993    design_1_i/uart_0/U0/r_x/clk
    SLICE_X28Y49         FDCE                                         r  design_1_i/uart_0/U0/r_x/count_reg[0]/C
                         clock pessimism             -0.247     1.746    
    SLICE_X28Y49         FDCE (Hold_fdce_C_D)         0.120     1.866    design_1_i/uart_0/U0/r_x/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/controls_0/U0/regwD2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/regs_0/U0/reg_reg[4][14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.378%)  route 0.286ns (60.622%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.556     1.468    design_1_i/controls_0/U0/clk
    SLICE_X22Y54         FDRE                                         r  design_1_i/controls_0/U0/regwD2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  design_1_i/controls_0/U0/regwD2_reg[14]/Q
                         net (fo=21, routed)          0.286     1.895    design_1_i/regs_0/U0/din2[14]
    SLICE_X21Y65         LUT4 (Prop_lut4_I1_O)        0.045     1.940 r  design_1_i/regs_0/U0/reg[4][14]_i_1/O
                         net (fo=1, routed)           0.000     1.940    design_1_i/regs_0/U0/reg[4][14]_i_1_n_0
    SLICE_X21Y65         FDCE                                         r  design_1_i/regs_0/U0/reg_reg[4][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.821     1.980    design_1_i/regs_0/U0/clk
    SLICE_X21Y65         FDCE                                         r  design_1_i/regs_0/U0/reg_reg[4][14]/C
                         clock pessimism             -0.252     1.728    
    SLICE_X21Y65         FDCE (Hold_fdce_C_D)         0.092     1.820    design_1_i/regs_0/U0/reg_reg[4][14]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y4   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y4   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y9   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y9   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y8   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y8   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y7   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y7   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y11  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y11  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y51  design_1_i/vga_ctrl_0/U0/htemp_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y51  design_1_i/vga_ctrl_0/U0/htemp_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y51  design_1_i/vga_ctrl_0/U0/htemp_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y51  design_1_i/vga_ctrl_0/U0/htemp_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y51  design_1_i/vga_ctrl_0/U0/htemp_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y51  design_1_i/vga_ctrl_0/U0/htemp_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X26Y37  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_30_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X25Y53  design_1_i/controls_0/U0/dAddr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X25Y54  design_1_i/controls_0/U0/dAddr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X25Y54  design_1_i/controls_0/U0/dAddr_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X26Y37  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_30_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X25Y53  design_1_i/controls_0/U0/dAddr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X25Y54  design_1_i/controls_0/U0/dAddr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X25Y54  design_1_i/controls_0/U0/dAddr_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X25Y54  design_1_i/controls_0/U0/dAddr_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X25Y53  design_1_i/controls_0/U0/dAddr_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X25Y53  design_1_i/controls_0/U0/dAddr_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X28Y56  design_1_i/controls_0/U0/dOut_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X25Y57  design_1_i/controls_0/U0/dOut_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X24Y54  design_1_i/controls_0/U0/dOut_reg[11]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.873ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.364ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.873ns  (required time - arrival time)
  Source:                 design_1_i/debounce_0/U0/dbnc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/regs_0/U0/reg_reg[26][7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.621ns  (logic 0.456ns (8.113%)  route 5.165ns (91.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 12.866 - 8.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.655     5.323    design_1_i/debounce_0/U0/clk
    SLICE_X29Y64         FDRE                                         r  design_1_i/debounce_0/U0/dbnc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDRE (Prop_fdre_C_Q)         0.456     5.779 f  design_1_i/debounce_0/U0/dbnc_reg/Q
                         net (fo=669, routed)         5.165    10.944    design_1_i/regs_0/U0/rst
    SLICE_X26Y70         FDCE                                         f  design_1_i/regs_0/U0/reg_reg[26][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.475    12.866    design_1_i/regs_0/U0/clk
    SLICE_X26Y70         FDCE                                         r  design_1_i/regs_0/U0/reg_reg[26][7]/C
                         clock pessimism              0.391    13.257    
                         clock uncertainty           -0.035    13.222    
    SLICE_X26Y70         FDCE (Recov_fdce_C_CLR)     -0.405    12.817    design_1_i/regs_0/U0/reg_reg[26][7]
  -------------------------------------------------------------------
                         required time                         12.817    
                         arrival time                         -10.944    
  -------------------------------------------------------------------
                         slack                                  1.873    

Slack (MET) :             1.877ns  (required time - arrival time)
  Source:                 design_1_i/debounce_0/U0/dbnc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/regs_0/U0/reg_reg[20][11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.617ns  (logic 0.456ns (8.119%)  route 5.161ns (91.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 12.866 - 8.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.655     5.323    design_1_i/debounce_0/U0/clk
    SLICE_X29Y64         FDRE                                         r  design_1_i/debounce_0/U0/dbnc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDRE (Prop_fdre_C_Q)         0.456     5.779 f  design_1_i/debounce_0/U0/dbnc_reg/Q
                         net (fo=669, routed)         5.161    10.940    design_1_i/regs_0/U0/rst
    SLICE_X27Y70         FDCE                                         f  design_1_i/regs_0/U0/reg_reg[20][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.475    12.866    design_1_i/regs_0/U0/clk
    SLICE_X27Y70         FDCE                                         r  design_1_i/regs_0/U0/reg_reg[20][11]/C
                         clock pessimism              0.391    13.257    
                         clock uncertainty           -0.035    13.222    
    SLICE_X27Y70         FDCE (Recov_fdce_C_CLR)     -0.405    12.817    design_1_i/regs_0/U0/reg_reg[20][11]
  -------------------------------------------------------------------
                         required time                         12.817    
                         arrival time                         -10.940    
  -------------------------------------------------------------------
                         slack                                  1.877    

Slack (MET) :             1.877ns  (required time - arrival time)
  Source:                 design_1_i/debounce_0/U0/dbnc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/regs_0/U0/reg_reg[20][7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.617ns  (logic 0.456ns (8.119%)  route 5.161ns (91.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 12.866 - 8.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.655     5.323    design_1_i/debounce_0/U0/clk
    SLICE_X29Y64         FDRE                                         r  design_1_i/debounce_0/U0/dbnc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDRE (Prop_fdre_C_Q)         0.456     5.779 f  design_1_i/debounce_0/U0/dbnc_reg/Q
                         net (fo=669, routed)         5.161    10.940    design_1_i/regs_0/U0/rst
    SLICE_X27Y70         FDCE                                         f  design_1_i/regs_0/U0/reg_reg[20][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.475    12.866    design_1_i/regs_0/U0/clk
    SLICE_X27Y70         FDCE                                         r  design_1_i/regs_0/U0/reg_reg[20][7]/C
                         clock pessimism              0.391    13.257    
                         clock uncertainty           -0.035    13.222    
    SLICE_X27Y70         FDCE (Recov_fdce_C_CLR)     -0.405    12.817    design_1_i/regs_0/U0/reg_reg[20][7]
  -------------------------------------------------------------------
                         required time                         12.817    
                         arrival time                         -10.940    
  -------------------------------------------------------------------
                         slack                                  1.877    

Slack (MET) :             1.937ns  (required time - arrival time)
  Source:                 design_1_i/debounce_0/U0/dbnc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/regs_0/U0/reg_reg[20][10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.549ns  (logic 0.456ns (8.218%)  route 5.093ns (91.782%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 12.858 - 8.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.655     5.323    design_1_i/debounce_0/U0/clk
    SLICE_X29Y64         FDRE                                         r  design_1_i/debounce_0/U0/dbnc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDRE (Prop_fdre_C_Q)         0.456     5.779 f  design_1_i/debounce_0/U0/dbnc_reg/Q
                         net (fo=669, routed)         5.093    10.872    design_1_i/regs_0/U0/rst
    SLICE_X23Y73         FDCE                                         f  design_1_i/regs_0/U0/reg_reg[20][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.467    12.858    design_1_i/regs_0/U0/clk
    SLICE_X23Y73         FDCE                                         r  design_1_i/regs_0/U0/reg_reg[20][10]/C
                         clock pessimism              0.391    13.249    
                         clock uncertainty           -0.035    13.214    
    SLICE_X23Y73         FDCE (Recov_fdce_C_CLR)     -0.405    12.809    design_1_i/regs_0/U0/reg_reg[20][10]
  -------------------------------------------------------------------
                         required time                         12.809    
                         arrival time                         -10.872    
  -------------------------------------------------------------------
                         slack                                  1.937    

Slack (MET) :             2.019ns  (required time - arrival time)
  Source:                 design_1_i/debounce_0/U0/dbnc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/regs_0/U0/reg_reg[28][11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.475ns  (logic 0.456ns (8.329%)  route 5.019ns (91.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 12.866 - 8.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.655     5.323    design_1_i/debounce_0/U0/clk
    SLICE_X29Y64         FDRE                                         r  design_1_i/debounce_0/U0/dbnc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDRE (Prop_fdre_C_Q)         0.456     5.779 f  design_1_i/debounce_0/U0/dbnc_reg/Q
                         net (fo=669, routed)         5.019    10.798    design_1_i/regs_0/U0/rst
    SLICE_X26Y69         FDCE                                         f  design_1_i/regs_0/U0/reg_reg[28][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.475    12.866    design_1_i/regs_0/U0/clk
    SLICE_X26Y69         FDCE                                         r  design_1_i/regs_0/U0/reg_reg[28][11]/C
                         clock pessimism              0.391    13.257    
                         clock uncertainty           -0.035    13.222    
    SLICE_X26Y69         FDCE (Recov_fdce_C_CLR)     -0.405    12.817    design_1_i/regs_0/U0/reg_reg[28][11]
  -------------------------------------------------------------------
                         required time                         12.817    
                         arrival time                         -10.798    
  -------------------------------------------------------------------
                         slack                                  2.019    

Slack (MET) :             2.019ns  (required time - arrival time)
  Source:                 design_1_i/debounce_0/U0/dbnc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/regs_0/U0/reg_reg[28][7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.475ns  (logic 0.456ns (8.329%)  route 5.019ns (91.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 12.866 - 8.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.655     5.323    design_1_i/debounce_0/U0/clk
    SLICE_X29Y64         FDRE                                         r  design_1_i/debounce_0/U0/dbnc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDRE (Prop_fdre_C_Q)         0.456     5.779 f  design_1_i/debounce_0/U0/dbnc_reg/Q
                         net (fo=669, routed)         5.019    10.798    design_1_i/regs_0/U0/rst
    SLICE_X26Y69         FDCE                                         f  design_1_i/regs_0/U0/reg_reg[28][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.475    12.866    design_1_i/regs_0/U0/clk
    SLICE_X26Y69         FDCE                                         r  design_1_i/regs_0/U0/reg_reg[28][7]/C
                         clock pessimism              0.391    13.257    
                         clock uncertainty           -0.035    13.222    
    SLICE_X26Y69         FDCE (Recov_fdce_C_CLR)     -0.405    12.817    design_1_i/regs_0/U0/reg_reg[28][7]
  -------------------------------------------------------------------
                         required time                         12.817    
                         arrival time                         -10.798    
  -------------------------------------------------------------------
                         slack                                  2.019    

Slack (MET) :             2.023ns  (required time - arrival time)
  Source:                 design_1_i/debounce_0/U0/dbnc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/regs_0/U0/reg_reg[25][11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.471ns  (logic 0.456ns (8.335%)  route 5.015ns (91.665%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 12.866 - 8.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.655     5.323    design_1_i/debounce_0/U0/clk
    SLICE_X29Y64         FDRE                                         r  design_1_i/debounce_0/U0/dbnc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDRE (Prop_fdre_C_Q)         0.456     5.779 f  design_1_i/debounce_0/U0/dbnc_reg/Q
                         net (fo=669, routed)         5.015    10.794    design_1_i/regs_0/U0/rst
    SLICE_X27Y69         FDCE                                         f  design_1_i/regs_0/U0/reg_reg[25][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.475    12.866    design_1_i/regs_0/U0/clk
    SLICE_X27Y69         FDCE                                         r  design_1_i/regs_0/U0/reg_reg[25][11]/C
                         clock pessimism              0.391    13.257    
                         clock uncertainty           -0.035    13.222    
    SLICE_X27Y69         FDCE (Recov_fdce_C_CLR)     -0.405    12.817    design_1_i/regs_0/U0/reg_reg[25][11]
  -------------------------------------------------------------------
                         required time                         12.817    
                         arrival time                         -10.794    
  -------------------------------------------------------------------
                         slack                                  2.023    

Slack (MET) :             2.023ns  (required time - arrival time)
  Source:                 design_1_i/debounce_0/U0/dbnc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/regs_0/U0/reg_reg[25][7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.471ns  (logic 0.456ns (8.335%)  route 5.015ns (91.665%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 12.866 - 8.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.655     5.323    design_1_i/debounce_0/U0/clk
    SLICE_X29Y64         FDRE                                         r  design_1_i/debounce_0/U0/dbnc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDRE (Prop_fdre_C_Q)         0.456     5.779 f  design_1_i/debounce_0/U0/dbnc_reg/Q
                         net (fo=669, routed)         5.015    10.794    design_1_i/regs_0/U0/rst
    SLICE_X27Y69         FDCE                                         f  design_1_i/regs_0/U0/reg_reg[25][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.475    12.866    design_1_i/regs_0/U0/clk
    SLICE_X27Y69         FDCE                                         r  design_1_i/regs_0/U0/reg_reg[25][7]/C
                         clock pessimism              0.391    13.257    
                         clock uncertainty           -0.035    13.222    
    SLICE_X27Y69         FDCE (Recov_fdce_C_CLR)     -0.405    12.817    design_1_i/regs_0/U0/reg_reg[25][7]
  -------------------------------------------------------------------
                         required time                         12.817    
                         arrival time                         -10.794    
  -------------------------------------------------------------------
                         slack                                  2.023    

Slack (MET) :             2.134ns  (required time - arrival time)
  Source:                 design_1_i/debounce_0/U0/dbnc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/regs_0/U0/reg_reg[21][14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.259ns  (logic 0.456ns (8.670%)  route 4.803ns (91.330%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 12.866 - 8.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.655     5.323    design_1_i/debounce_0/U0/clk
    SLICE_X29Y64         FDRE                                         r  design_1_i/debounce_0/U0/dbnc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDRE (Prop_fdre_C_Q)         0.456     5.779 f  design_1_i/debounce_0/U0/dbnc_reg/Q
                         net (fo=669, routed)         4.803    10.583    design_1_i/regs_0/U0/rst
    SLICE_X18Y71         FDCE                                         f  design_1_i/regs_0/U0/reg_reg[21][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.475    12.866    design_1_i/regs_0/U0/clk
    SLICE_X18Y71         FDCE                                         r  design_1_i/regs_0/U0/reg_reg[21][14]/C
                         clock pessimism              0.291    13.157    
                         clock uncertainty           -0.035    13.122    
    SLICE_X18Y71         FDCE (Recov_fdce_C_CLR)     -0.405    12.717    design_1_i/regs_0/U0/reg_reg[21][14]
  -------------------------------------------------------------------
                         required time                         12.717    
                         arrival time                         -10.583    
  -------------------------------------------------------------------
                         slack                                  2.134    

Slack (MET) :             2.138ns  (required time - arrival time)
  Source:                 design_1_i/debounce_0/U0/dbnc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/regs_0/U0/reg_reg[0][3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.255ns  (logic 0.456ns (8.677%)  route 4.799ns (91.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 12.866 - 8.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.655     5.323    design_1_i/debounce_0/U0/clk
    SLICE_X29Y64         FDRE                                         r  design_1_i/debounce_0/U0/dbnc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDRE (Prop_fdre_C_Q)         0.456     5.779 f  design_1_i/debounce_0/U0/dbnc_reg/Q
                         net (fo=669, routed)         4.799    10.578    design_1_i/regs_0/U0/rst
    SLICE_X19Y71         FDCE                                         f  design_1_i/regs_0/U0/reg_reg[0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.475    12.866    design_1_i/regs_0/U0/clk
    SLICE_X19Y71         FDCE                                         r  design_1_i/regs_0/U0/reg_reg[0][3]/C
                         clock pessimism              0.291    13.157    
                         clock uncertainty           -0.035    13.122    
    SLICE_X19Y71         FDCE (Recov_fdce_C_CLR)     -0.405    12.717    design_1_i/regs_0/U0/reg_reg[0][3]
  -------------------------------------------------------------------
                         required time                         12.717    
                         arrival time                         -10.578    
  -------------------------------------------------------------------
                         slack                                  2.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 design_1_i/debounce_0/U0/dbnc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/regs_0/U0/reg_reg[3][11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.129%)  route 0.171ns (54.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.555     1.467    design_1_i/debounce_0/U0/clk
    SLICE_X29Y64         FDRE                                         r  design_1_i/debounce_0/U0/dbnc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDRE (Prop_fdre_C_Q)         0.141     1.608 f  design_1_i/debounce_0/U0/dbnc_reg/Q
                         net (fo=669, routed)         0.171     1.779    design_1_i/regs_0/U0/rst
    SLICE_X30Y64         FDCE                                         f  design_1_i/regs_0/U0/reg_reg[3][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.823     1.982    design_1_i/regs_0/U0/clk
    SLICE_X30Y64         FDCE                                         r  design_1_i/regs_0/U0/reg_reg[3][11]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X30Y64         FDCE (Remov_fdce_C_CLR)     -0.067     1.415    design_1_i/regs_0/U0/reg_reg[3][11]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 design_1_i/debounce_0/U0/dbnc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/regs_0/U0/reg_reg[3][8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.129%)  route 0.171ns (54.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.555     1.467    design_1_i/debounce_0/U0/clk
    SLICE_X29Y64         FDRE                                         r  design_1_i/debounce_0/U0/dbnc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDRE (Prop_fdre_C_Q)         0.141     1.608 f  design_1_i/debounce_0/U0/dbnc_reg/Q
                         net (fo=669, routed)         0.171     1.779    design_1_i/regs_0/U0/rst
    SLICE_X30Y64         FDCE                                         f  design_1_i/regs_0/U0/reg_reg[3][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.823     1.982    design_1_i/regs_0/U0/clk
    SLICE_X30Y64         FDCE                                         r  design_1_i/regs_0/U0/reg_reg[3][8]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X30Y64         FDCE (Remov_fdce_C_CLR)     -0.067     1.415    design_1_i/regs_0/U0/reg_reg[3][8]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 design_1_i/debounce_0/U0/dbnc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/regs_0/U0/reg_reg[8][4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.968%)  route 0.173ns (55.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.555     1.467    design_1_i/debounce_0/U0/clk
    SLICE_X29Y64         FDRE                                         r  design_1_i/debounce_0/U0/dbnc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDRE (Prop_fdre_C_Q)         0.141     1.608 f  design_1_i/debounce_0/U0/dbnc_reg/Q
                         net (fo=669, routed)         0.173     1.780    design_1_i/regs_0/U0/rst
    SLICE_X28Y63         FDCE                                         f  design_1_i/regs_0/U0/reg_reg[8][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.823     1.982    design_1_i/regs_0/U0/clk
    SLICE_X28Y63         FDCE                                         r  design_1_i/regs_0/U0/reg_reg[8][4]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X28Y63         FDCE (Remov_fdce_C_CLR)     -0.067     1.415    design_1_i/regs_0/U0/reg_reg[8][4]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 design_1_i/debounce_0/U0/dbnc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/regs_0/U0/reg_reg[8][9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.968%)  route 0.173ns (55.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.555     1.467    design_1_i/debounce_0/U0/clk
    SLICE_X29Y64         FDRE                                         r  design_1_i/debounce_0/U0/dbnc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDRE (Prop_fdre_C_Q)         0.141     1.608 f  design_1_i/debounce_0/U0/dbnc_reg/Q
                         net (fo=669, routed)         0.173     1.780    design_1_i/regs_0/U0/rst
    SLICE_X28Y63         FDCE                                         f  design_1_i/regs_0/U0/reg_reg[8][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.823     1.982    design_1_i/regs_0/U0/clk
    SLICE_X28Y63         FDCE                                         r  design_1_i/regs_0/U0/reg_reg[8][9]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X28Y63         FDCE (Remov_fdce_C_CLR)     -0.067     1.415    design_1_i/regs_0/U0/reg_reg[8][9]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 design_1_i/debounce_0/U0/dbnc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/regs_0/U0/reg_reg[4][0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.397%)  route 0.177ns (55.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.555     1.467    design_1_i/debounce_0/U0/clk
    SLICE_X29Y64         FDRE                                         r  design_1_i/debounce_0/U0/dbnc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDRE (Prop_fdre_C_Q)         0.141     1.608 f  design_1_i/debounce_0/U0/dbnc_reg/Q
                         net (fo=669, routed)         0.177     1.784    design_1_i/regs_0/U0/rst
    SLICE_X27Y64         FDCE                                         f  design_1_i/regs_0/U0/reg_reg[4][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.823     1.982    design_1_i/regs_0/U0/clk
    SLICE_X27Y64         FDCE                                         r  design_1_i/regs_0/U0/reg_reg[4][0]/C
                         clock pessimism             -0.481     1.501    
    SLICE_X27Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.409    design_1_i/regs_0/U0/reg_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 design_1_i/debounce_0/U0/dbnc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/regs_0/U0/reg_reg[4][8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.397%)  route 0.177ns (55.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.555     1.467    design_1_i/debounce_0/U0/clk
    SLICE_X29Y64         FDRE                                         r  design_1_i/debounce_0/U0/dbnc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDRE (Prop_fdre_C_Q)         0.141     1.608 f  design_1_i/debounce_0/U0/dbnc_reg/Q
                         net (fo=669, routed)         0.177     1.784    design_1_i/regs_0/U0/rst
    SLICE_X27Y64         FDCE                                         f  design_1_i/regs_0/U0/reg_reg[4][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.823     1.982    design_1_i/regs_0/U0/clk
    SLICE_X27Y64         FDCE                                         r  design_1_i/regs_0/U0/reg_reg[4][8]/C
                         clock pessimism             -0.481     1.501    
    SLICE_X27Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.409    design_1_i/regs_0/U0/reg_reg[4][8]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 design_1_i/debounce_0/U0/dbnc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/regs_0/U0/reg_reg[16][11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.797%)  route 0.181ns (56.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.555     1.467    design_1_i/debounce_0/U0/clk
    SLICE_X29Y64         FDRE                                         r  design_1_i/debounce_0/U0/dbnc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDRE (Prop_fdre_C_Q)         0.141     1.608 f  design_1_i/debounce_0/U0/dbnc_reg/Q
                         net (fo=669, routed)         0.181     1.789    design_1_i/regs_0/U0/rst
    SLICE_X26Y64         FDCE                                         f  design_1_i/regs_0/U0/reg_reg[16][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.823     1.982    design_1_i/regs_0/U0/clk
    SLICE_X26Y64         FDCE                                         r  design_1_i/regs_0/U0/reg_reg[16][11]/C
                         clock pessimism             -0.481     1.501    
    SLICE_X26Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.409    design_1_i/regs_0/U0/reg_reg[16][11]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 design_1_i/debounce_0/U0/dbnc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/regs_0/U0/reg_reg[16][9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.797%)  route 0.181ns (56.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.555     1.467    design_1_i/debounce_0/U0/clk
    SLICE_X29Y64         FDRE                                         r  design_1_i/debounce_0/U0/dbnc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDRE (Prop_fdre_C_Q)         0.141     1.608 f  design_1_i/debounce_0/U0/dbnc_reg/Q
                         net (fo=669, routed)         0.181     1.789    design_1_i/regs_0/U0/rst
    SLICE_X26Y64         FDCE                                         f  design_1_i/regs_0/U0/reg_reg[16][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.823     1.982    design_1_i/regs_0/U0/clk
    SLICE_X26Y64         FDCE                                         r  design_1_i/regs_0/U0/reg_reg[16][9]/C
                         clock pessimism             -0.481     1.501    
    SLICE_X26Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.409    design_1_i/regs_0/U0/reg_reg[16][9]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 design_1_i/debounce_0/U0/dbnc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/regs_0/U0/reg_reg[26][8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.129%)  route 0.171ns (54.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.555     1.467    design_1_i/debounce_0/U0/clk
    SLICE_X29Y64         FDRE                                         r  design_1_i/debounce_0/U0/dbnc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDRE (Prop_fdre_C_Q)         0.141     1.608 f  design_1_i/debounce_0/U0/dbnc_reg/Q
                         net (fo=669, routed)         0.171     1.779    design_1_i/regs_0/U0/rst
    SLICE_X31Y64         FDCE                                         f  design_1_i/regs_0/U0/reg_reg[26][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.823     1.982    design_1_i/regs_0/U0/clk
    SLICE_X31Y64         FDCE                                         r  design_1_i/regs_0/U0/reg_reg[26][8]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X31Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.390    design_1_i/regs_0/U0/reg_reg[26][8]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 design_1_i/debounce_0/U0/dbnc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/regs_0/U0/reg_reg[29][4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.968%)  route 0.173ns (55.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.555     1.467    design_1_i/debounce_0/U0/clk
    SLICE_X29Y64         FDRE                                         r  design_1_i/debounce_0/U0/dbnc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDRE (Prop_fdre_C_Q)         0.141     1.608 f  design_1_i/debounce_0/U0/dbnc_reg/Q
                         net (fo=669, routed)         0.173     1.780    design_1_i/regs_0/U0/rst
    SLICE_X29Y63         FDCE                                         f  design_1_i/regs_0/U0/reg_reg[29][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.823     1.982    design_1_i/regs_0/U0/clk
    SLICE_X29Y63         FDCE                                         r  design_1_i/regs_0/U0/reg_reg[29][4]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X29Y63         FDCE (Remov_fdce_C_CLR)     -0.092     1.390    design_1_i/regs_0/U0/reg_reg[29][4]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.391    





