==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.1
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-10] Analyzing design file 'sha1_hls/sha1.c' ... 
@I [HLS-10] Analyzing design file 'sha1_hls/sha1_original.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [XFORM-603] Inlining function 'SHA1CircularShift' into 'SHA1ProcessMessageBlock' (sha1_hls/sha1.c:92).
@I [XFORM-603] Inlining function 'SHA1CircularShift' into 'SHA1ProcessMessageBlock' (sha1_hls/sha1.c:86).
@I [XFORM-603] Inlining function 'SHA1CircularShift' into 'SHA1ProcessMessageBlock' (sha1_hls/sha1.c:80).
@I [XFORM-603] Inlining function 'SHA1CircularShift' into 'SHA1ProcessMessageBlock' (sha1_hls/sha1.c:74).
@I [XFORM-603] Inlining function 'SHA1CircularShift' into 'SHA1ProcessMessageBlock' (sha1_hls/sha1.c:63).
@I [XFORM-603] Inlining function 'SHA1CircularShift' into 'Swapping' (sha1_hls/sha1.c:10).
@I [XFORM-603] Inlining function 'Swapping' into 'SHA1ProcessMessageBlock' (sha1_hls/sha1.c:94).
@I [XFORM-603] Inlining function 'Swapping' into 'SHA1ProcessMessageBlock' (sha1_hls/sha1.c:88).
@I [XFORM-603] Inlining function 'Swapping' into 'SHA1ProcessMessageBlock' (sha1_hls/sha1.c:82).
@I [XFORM-603] Inlining function 'Swapping' into 'SHA1ProcessMessageBlock' (sha1_hls/sha1.c:76).
@I [HLS-10] Checking synthesizability ...
@E [XFORM-711] Reading argument 'context.Intermediate_Hash' (sha1_hls/sha1.c:37) in the middle of dataflow blocks task-level pipelining:
               Argument 'context.Intermediate_Hash' has read and write operations in process function 'Block__proc' (sha1_hls/sha1.c:4:32).
@I [XFORM-712] Applying dataflow to function 'SHA1ProcessMessageBlock' (sha1_hls/sha1.c:37), detected/extracted 2 process function(s):
	 'Loop_loop1_proc'
	 'Block__proc'.
@I [XFORM-11] Balancing expressions in function 'Loop_loop1_proc' (sha1_hls/sha1.c:47)...3 expression(s) balanced.
@I [XFORM-11] Balancing expressions in function 'Block__proc' (sha1_hls/sha1.c:4:32)...16 expression(s) balanced.
@I [HLS-111] Elapsed time: 5.52744 seconds; current memory usage: 76.6 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'SHA1ProcessMessageBlock' ...
@W [SYN-103] Legalizing function name 'SHA1ProcessMessageBlock_Block__proc' to 'SHA1ProcessMessageBlock_Block_proc'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'SHA1ProcessMessageBlock_Loop_loop1_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.107837 seconds; current memory usage: 77 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'SHA1ProcessMessageBlock_Loop_loop1_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-101] Start micro-architecture refinement ...
@I [BIND-100] Current cost: 402.4
@I [BIND-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
@I [BIND-100]   0      0      0      0      0     44     19      402.4  
@I [BIND-100]   1     13      6      0      0     44     19      405.4  
@I [BIND-100]   2     10      6      0      0     44     19      386.4  
@I [BIND-100]   3     12      9      0      0     44     19      380.4  
@I [BIND-100]   4     12     11      0      0     44     19      379.4  
@I [BIND-100]   5     13     11      0      0     44     19      373.4  
@I [BIND-100]   6     11     10      0      0     44     19      373.4  
@I [BIND-100]   7     11     10      0      0     44     19      373.4  
@I [BIND-100]   8     11     10      0      0     44     19      373.4  
@I [BIND-100] Final cost: 373.4
@I [BIND-101] Done micro-architecture refinement; elapsed 0.434491 sec.
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.489065 seconds; current memory usage: 77.4 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'SHA1ProcessMessageBlock_Block_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.204413 seconds; current memory usage: 77.9 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'SHA1ProcessMessageBlock_Block_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-101] Start micro-architecture refinement ...
@I [BIND-100] Current cost: 2399.4
@I [BIND-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
@I [BIND-100]   0      0      0      0      0     105    58     2399.4  
@I [BIND-100]   1     24      7      0      0     105    58      2323   
@I [BIND-100]   2     22      9      0      0     105    58     2236.8  
@I [BIND-100]   3     21     12      0      0     105    58      2238   
@I [BIND-100]   4     17     13      0      0     105    58     2231.8  
@I [BIND-100]   5     19     12      0      0     105    58     2225.6  
@I [BIND-100]   6     19     12      0      0     105    58     2219.4  
@I [BIND-100]   7     23     15      0      0     105    58     2219.4  
@I [BIND-100]   8     23     16      0      0     105    58     2219.4  
@I [BIND-100]   9     23     15      0      0     105    58     2219.4  
@I [BIND-100]   10    23     15      0      0     105    58     2219.4  
@I [BIND-100]   11    23     15      0      0     105    58     2219.4  
@I [BIND-100] Final cost: 2219.4
@I [BIND-101] Done micro-architecture refinement; elapsed 2.36885 sec.
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 2.47814 seconds; current memory usage: 78.5 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'SHA1ProcessMessageBlock' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.198697 seconds; current memory usage: 78.6 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'SHA1ProcessMessageBlock' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-101] Start micro-architecture refinement ...
@I [BIND-100] Current cost: 2542.03
@I [BIND-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
@I [BIND-100]   0      0      0      0      0      3      0     2542.03 
@I [BIND-100]   1      0      0      0      0      3      0     2542.03 
@I [BIND-100]   2      0      0      0      0      3      0     2542.03 
@I [BIND-100]   3      0      0      0      0      3      0     2542.03 
@I [BIND-100] Final cost: 2542.03
@I [BIND-101] Done micro-architecture refinement; elapsed 0.323904 sec.
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.449407 seconds; current memory usage: 78.7 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'SHA1ProcessMessageBlock_Loop_loop1_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'SHA1ProcessMessageBlock_Loop_loop1_proc'.
@I [HLS-111] Elapsed time: 0.248757 seconds; current memory usage: 79.2 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'SHA1ProcessMessageBlock_Block_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'SHA1ProcessMessageBlock_Block_proc'.
@I [HLS-111] Elapsed time: 0.371858 seconds; current memory usage: 80.7 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'SHA1ProcessMessageBlock' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'SHA1ProcessMessageBlock/context_Intermediate_Hash' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'SHA1ProcessMessageBlock/context_Message_Block_Index' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'SHA1ProcessMessageBlock/context_Message_Block' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on function 'SHA1ProcessMessageBlock' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'SHA1ProcessMessageBlock'.
@I [HLS-111] Elapsed time: 0.628507 seconds; current memory usage: 83 MB.
@I [RTMG-278] Implementing memory 'SHA1ProcessMessageBlock_W_memcore_ram' using block RAMs.
@I [HLS-10] Finished generating all RTL models.
@I [SYSC-301] Generating SystemC RTL for SHA1ProcessMessageBlock.
@I [VHDL-304] Generating VHDL RTL for SHA1ProcessMessageBlock.
@I [VLOG-307] Generating Verilog RTL for SHA1ProcessMessageBlock.
@I [HLS-112] Total elapsed time: 20.897 seconds; peak memory usage: 83 MB.
