Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/Documents/GitHub/First/Xilinx-Projects/adder_4bit/adder_4bit_tb_isim_beh.exe -prj D:/Documents/GitHub/First/Xilinx-Projects/adder_4bit/adder_4bit_tb_beh.prj work.adder_4bit_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Documents/GitHub/First/Xilinx-Projects/adder_4bit/adder_1bit.v" into library work
Analyzing Verilog file "D:/Documents/GitHub/First/Xilinx-Projects/adder_4bit/adder_4bit.v" into library work
Analyzing Verilog file "D:/Documents/GitHub/First/Xilinx-Projects/adder_4bit/adder_4bit_tb.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module adder_1bit
Compiling module adder_4bits
Compiling module adder_4bit_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable D:/Documents/GitHub/First/Xilinx-Projects/adder_4bit/adder_4bit_tb_isim_beh.exe
Fuse Memory Usage: 27684 KB
Fuse CPU Usage: 421 ms
