###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Sat Aug 17 16:14:14 2024
#  Command:           optDesign -preCTS
###############################################################
Path 1: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[12] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.387
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.413
- Arrival Time                  2.558
= Slack Time                    6.855
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    6.855 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.242 | 0.784 |   0.784 |    7.640 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.159 | 0.873 |   1.658 |    8.513 | 
     | FE_OFC3_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.877 |   2.534 |    9.390 | 
     | U0_ALU/\ALU_OUT_reg[12]   | RN ^       | SDFFRQX2M | 1.143 | 0.024 |   2.558 |    9.413 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -6.855 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -6.855 | 
     | U0_ALU/\ALU_OUT_reg[12]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -6.855 | 
     +-------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[13] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.387
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.413
- Arrival Time                  2.558
= Slack Time                    6.855
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    6.855 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.242 | 0.784 |   0.784 |    7.640 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.159 | 0.873 |   1.658 |    8.513 | 
     | FE_OFC3_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.877 |   2.534 |    9.390 | 
     | U0_ALU/\ALU_OUT_reg[13]   | RN ^       | SDFFRQX2M | 1.143 | 0.024 |   2.558 |    9.413 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -6.855 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -6.855 | 
     | U0_ALU/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -6.855 | 
     +-------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[15] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.387
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.413
- Arrival Time                  2.558
= Slack Time                    6.856
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    6.856 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.242 | 0.784 |   0.784 |    7.640 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.159 | 0.873 |   1.657 |    8.513 | 
     | FE_OFC3_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.877 |   2.534 |    9.390 | 
     | U0_ALU/\ALU_OUT_reg[15]   | RN ^       | SDFFRQX2M | 1.143 | 0.023 |   2.558 |    9.413 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -6.856 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -6.856 | 
     | U0_ALU/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -6.856 | 
     +-------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[14] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.387
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.413
- Arrival Time                  2.557
= Slack Time                    6.856
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    6.856 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.242 | 0.784 |   0.784 |    7.640 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.159 | 0.873 |   1.657 |    8.513 | 
     | FE_OFC3_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.877 |   2.534 |    9.390 | 
     | U0_ALU/\ALU_OUT_reg[14]   | RN ^       | SDFFRQX2M | 1.143 | 0.023 |   2.557 |    9.413 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -6.856 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -6.856 | 
     | U0_ALU/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -6.856 | 
     +-------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[10] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.388
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.412
- Arrival Time                  1.673
= Slack Time                    7.739
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    7.739 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.242 | 0.784 |   0.784 |    8.523 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.159 | 0.873 |   1.657 |    9.397 | 
     | U0_ALU/\ALU_OUT_reg[10]   | RN ^       | SDFFRQX2M | 1.159 | 0.016 |   1.673 |    9.412 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -7.739 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -7.739 | 
     | U0_ALU/\ALU_OUT_reg[10]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -7.739 | 
     +-------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[11] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.388
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.412
- Arrival Time                  1.673
= Slack Time                    7.739
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    7.739 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.242 | 0.784 |   0.784 |    8.523 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.159 | 0.873 |   1.657 |    9.397 | 
     | U0_ALU/\ALU_OUT_reg[11]   | RN ^       | SDFFRQX2M | 1.159 | 0.016 |   1.673 |    9.412 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -7.739 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -7.739 | 
     | U0_ALU/\ALU_OUT_reg[11]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -7.739 | 
     +-------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[9] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.388
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.412
- Arrival Time                  1.673
= Slack Time                    7.739
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    7.739 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.242 | 0.784 |   0.784 |    8.524 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.159 | 0.873 |   1.658 |    9.397 | 
     | U0_ALU/\ALU_OUT_reg[9]    | RN ^       | SDFFRQX2M | 1.159 | 0.015 |   1.673 |    9.412 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -7.739 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -7.739 | 
     | U0_ALU/\ALU_OUT_reg[9]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -7.739 | 
     +-------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[7] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.388
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.412
- Arrival Time                  1.673
= Slack Time                    7.739
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    7.739 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.242 | 0.784 |   0.784 |    8.524 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.159 | 0.873 |   1.658 |    9.397 | 
     | U0_ALU/\ALU_OUT_reg[7]    | RN ^       | SDFFRQX2M | 1.159 | 0.015 |   1.673 |    9.412 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -7.739 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -7.739 | 
     | U0_ALU/\ALU_OUT_reg[7]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -7.739 | 
     +-------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[8] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.388
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.412
- Arrival Time                  1.673
= Slack Time                    7.739
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    7.739 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.242 | 0.784 |   0.784 |    8.524 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.159 | 0.873 |   1.658 |    9.397 | 
     | U0_ALU/\ALU_OUT_reg[8]    | RN ^       | SDFFRQX2M | 1.159 | 0.015 |   1.673 |    9.412 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -7.739 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -7.739 | 
     | U0_ALU/\ALU_OUT_reg[8]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -7.739 | 
     +-------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[4] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.388
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.412
- Arrival Time                  1.672
= Slack Time                    7.741
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    7.741 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.242 | 0.784 |   0.784 |    8.525 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.159 | 0.873 |   1.658 |    9.398 | 
     | U0_ALU/\ALU_OUT_reg[4]    | RN ^       | SDFFRQX2M | 1.159 | 0.014 |   1.672 |    9.412 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -7.741 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -7.741 | 
     | U0_ALU/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -7.741 | 
     +-------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[5] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.388
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.412
- Arrival Time                  1.670
= Slack Time                    7.742
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    7.742 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.242 | 0.784 |   0.784 |    8.526 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.159 | 0.873 |   1.658 |    9.399 | 
     | U0_ALU/\ALU_OUT_reg[5]    | RN ^       | SDFFRQX2M | 1.159 | 0.013 |   1.670 |    9.412 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -7.742 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -7.742 | 
     | U0_ALU/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -7.742 | 
     +-------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.401
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.399
- Arrival Time                  0.842
= Slack Time                    8.557
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |    8.557 | 
     | U5_mux2X1/U1           | B ^ -> Y ^ | MX2X6M    | 1.242 | 0.784 |   0.784 |    9.341 | 
     | U0_ALU/\ALU_OUT_reg[1] | RN ^       | SDFFRQX1M | 1.242 | 0.058 |   0.842 |    9.399 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -8.557 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -8.557 | 
     | U0_ALU/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX1M | 0.000 | 0.000 |   0.000 |   -8.557 | 
     +-------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[2] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.401
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.399
- Arrival Time                  0.842
= Slack Time                    8.557
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |    8.557 | 
     | U5_mux2X1/U1           | B ^ -> Y ^ | MX2X6M    | 1.242 | 0.784 |   0.784 |    9.341 | 
     | U0_ALU/\ALU_OUT_reg[2] | RN ^       | SDFFRQX1M | 1.242 | 0.058 |   0.842 |    9.399 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -8.557 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -8.557 | 
     | U0_ALU/\ALU_OUT_reg[2]     | CK ^        | SDFFRQX1M | 0.000 | 0.000 |   0.000 |   -8.557 | 
     +-------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[6] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.393
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.407
- Arrival Time                  0.842
= Slack Time                    8.564
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |    8.564 | 
     | U5_mux2X1/U1           | B ^ -> Y ^ | MX2X6M    | 1.242 | 0.784 |   0.784 |    9.349 | 
     | U0_ALU/\ALU_OUT_reg[6] | RN ^       | SDFFRQX2M | 1.242 | 0.058 |   0.842 |    9.407 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -8.564 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -8.564 | 
     | U0_ALU/\ALU_OUT_reg[6]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -8.564 | 
     +-------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[3] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.393
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.407
- Arrival Time                  0.842
= Slack Time                    8.565
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |    8.564 | 
     | U5_mux2X1/U1           | B ^ -> Y ^ | MX2X6M    | 1.242 | 0.784 |   0.784 |    9.349 | 
     | U0_ALU/\ALU_OUT_reg[3] | RN ^       | SDFFRQX2M | 1.242 | 0.058 |   0.842 |    9.407 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -8.565 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -8.565 | 
     | U0_ALU/\ALU_OUT_reg[3]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -8.565 | 
     +-------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U0_ALU/OUT_VALID_reg/CK 
Endpoint:   U0_ALU/OUT_VALID_reg/RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.393
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.407
- Arrival Time                  0.841
= Slack Time                    8.566
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |    8.566 | 
     | U5_mux2X1/U1         | B ^ -> Y ^ | MX2X6M    | 1.242 | 0.784 |   0.784 |    9.351 | 
     | U0_ALU/OUT_VALID_reg | RN ^       | SDFFRQX2M | 1.242 | 0.056 |   0.841 |    9.407 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -8.566 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -8.566 | 
     | U0_ALU/OUT_VALID_reg       | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -8.566 | 
     +-------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.079
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.721
- Arrival Time                  0.841
= Slack Time                    8.880
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |            | 0.000 |       |   0.000 |    8.880 | 
     | U5_mux2X1/U1           | B ^ -> Y ^ | MX2X6M     | 1.242 | 0.784 |   0.784 |    9.664 | 
     | U0_ALU/\ALU_OUT_reg[0] | RN ^       | SDFFRHQX1M | 1.242 | 0.056 |   0.841 |    9.721 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.000 |       |   0.000 |   -8.880 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -8.880 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRHQX1M | 0.000 | 0.000 |   0.000 |   -8.880 | 
     +--------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U1_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[1] /RN (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST_N                            (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.334
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.466
- Arrival Time                  0.253
= Slack Time                    9.213
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | RST_N ^    |           | 0.000 |       |   0.000 |    9.213 | 
     | U4_mux2X1/U1                 | A ^ -> Y ^ | MX2X2M    | 0.286 | 0.252 |   0.252 |    9.465 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | RN ^       | SDFFRQX1M | 0.286 | 0.001 |   0.253 |    9.466 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.000 |       |   0.000 |   -9.213 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -9.213 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX1M | 0.000 | 0.000 |   0.000 |   -9.213 | 
     +--------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U1_RST_SYNC/\sync_reg_reg[0] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[0] /RN (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST_N                            (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.325
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.475
- Arrival Time                  0.253
= Slack Time                    9.222
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | RST_N ^    |           | 0.000 |       |   0.000 |    9.222 | 
     | U4_mux2X1/U1                 | A ^ -> Y ^ | MX2X2M    | 0.286 | 0.252 |   0.252 |    9.474 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | RN ^       | SDFFRQX2M | 0.286 | 0.001 |   0.253 |    9.475 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.000 |       |   0.000 |   -9.222 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -9.222 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -9.222 | 
     +--------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /SI (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: SI[3]                      (v) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.396
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.404
- Arrival Time                  0.002
= Slack Time                    9.402
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |   Arc   |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |         |            |       |       |  Time   |   Time   | 
     |------------------------+---------+------------+-------+-------+---------+----------| 
     |                        | SI[3] v |            | 0.000 |       |   0.000 |    9.402 | 
     | U0_ALU/\ALU_OUT_reg[0] | SI v    | SDFFRHQX1M | 0.000 | 0.002 |   0.002 |    9.404 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.000 |       |   0.000 |   -9.402 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -9.402 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRHQX1M | 0.000 | 0.000 |   0.000 |   -9.402 | 
     +--------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.389
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.411
- Arrival Time                  2.609
= Slack Time                   96.802
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.802 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.242 | 0.784 |   0.784 |   97.586 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.159 | 0.873 |   1.658 |   98.460 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.877 |   2.534 |   99.336 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] | RN ^       | SDFFRQX2M | 1.177 | 0.075 |   2.609 |   99.411 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.802 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.802 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.802 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][7] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][7] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.389
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.411
- Arrival Time                  2.609
= Slack Time                   96.802
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.802 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.242 | 0.784 |   0.784 |   97.586 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.159 | 0.873 |   1.658 |   98.460 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.877 |   2.534 |   99.336 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][7] | RN ^       | SDFFRQX2M | 1.176 | 0.075 |   2.609 |   99.411 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.802 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.802 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][7] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.802 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][0] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.389
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.411
- Arrival Time                  2.609
= Slack Time                   96.802
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.802 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.242 | 0.784 |   0.784 |   97.587 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.159 | 0.873 |   1.658 |   98.460 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.877 |   2.534 |   99.336 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][0] | RN ^       | SDFFRQX2M | 1.176 | 0.075 |   2.609 |   99.411 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.802 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.802 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.802 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.389
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.411
- Arrival Time                  2.609
= Slack Time                   96.802
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.802 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.242 | 0.784 |   0.784 |   97.587 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.159 | 0.873 |   1.658 |   98.460 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.877 |   2.534 |   99.337 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] | RN ^       | SDFFRQX2M | 1.176 | 0.075 |   2.609 |   99.411 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.802 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.802 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.802 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.389
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.411
- Arrival Time                  2.608
= Slack Time                   96.803
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.803 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.242 | 0.784 |   0.784 |   97.587 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.159 | 0.873 |   1.657 |   98.460 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.877 |   2.534 |   99.337 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] | RN ^       | SDFFRQX2M | 1.176 | 0.074 |   2.608 |   99.411 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.803 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.803 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.803 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.389
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.411
- Arrival Time                  2.608
= Slack Time                   96.803
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.803 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.242 | 0.784 |   0.784 |   97.587 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.159 | 0.873 |   1.658 |   98.461 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.877 |   2.534 |   99.337 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] | RN ^       | SDFFRQX2M | 1.176 | 0.074 |   2.608 |   99.411 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.803 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.803 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.803 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.389
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.411
- Arrival Time                  2.608
= Slack Time                   96.803
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.803 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.242 | 0.784 |   0.784 |   97.587 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.159 | 0.873 |   1.658 |   98.461 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.877 |   2.534 |   99.337 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] | RN ^       | SDFFRQX2M | 1.176 | 0.074 |   2.608 |   99.411 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.803 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.803 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.803 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.389
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.411
- Arrival Time                  2.608
= Slack Time                   96.803
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.803 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.242 | 0.784 |   0.784 |   97.588 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.159 | 0.873 |   1.658 |   98.461 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.877 |   2.534 |   99.337 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] | RN ^       | SDFFRQX2M | 1.176 | 0.074 |   2.608 |   99.411 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.803 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.803 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.803 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.389
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.411
- Arrival Time                  2.608
= Slack Time                   96.803
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.803 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.242 | 0.784 |   0.784 |   97.588 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.159 | 0.873 |   1.658 |   98.461 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.877 |   2.534 |   99.337 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] | RN ^       | SDFFRQX2M | 1.176 | 0.074 |   2.608 |   99.411 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.803 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.803 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.803 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.389
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.411
- Arrival Time                  2.608
= Slack Time                   96.803
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.803 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.242 | 0.784 |   0.784 |   97.588 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.159 | 0.873 |   1.658 |   98.461 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.877 |   2.534 |   99.338 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] | RN ^       | SDFFRQX2M | 1.175 | 0.074 |   2.608 |   99.411 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.803 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.803 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.803 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.389
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.411
- Arrival Time                  2.607
= Slack Time                   96.804
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.804 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.242 | 0.784 |   0.784 |   97.589 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.159 | 0.873 |   1.658 |   98.462 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.877 |   2.534 |   99.338 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] | RN ^       | SDFFRQX2M | 1.175 | 0.073 |   2.607 |   99.411 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.804 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.804 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.804 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.389
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.411
- Arrival Time                  2.607
= Slack Time                   96.804
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.804 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.242 | 0.784 |   0.784 |   97.589 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.159 | 0.873 |   1.658 |   98.462 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.877 |   2.534 |   99.339 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] | RN ^       | SDFFRQX2M | 1.175 | 0.073 |   2.607 |   99.411 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.804 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.804 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.804 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.389
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.411
- Arrival Time                  2.607
= Slack Time                   96.804
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.804 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.242 | 0.784 |   0.784 |   97.589 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.159 | 0.873 |   1.658 |   98.462 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.877 |   2.534 |   99.339 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] | RN ^       | SDFFRQX2M | 1.175 | 0.073 |   2.607 |   99.411 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.804 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.804 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.804 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.389
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.411
- Arrival Time                  2.607
= Slack Time                   96.805
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.804 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.242 | 0.784 |   0.784 |   97.589 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.159 | 0.873 |   1.657 |   98.462 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.877 |   2.534 |   99.339 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] | RN ^       | SDFFRQX2M | 1.174 | 0.072 |   2.607 |   99.411 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.805 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.805 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.805 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.389
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.411
- Arrival Time                  2.607
= Slack Time                   96.805
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.805 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.242 | 0.784 |   0.784 |   97.589 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.159 | 0.873 |   1.657 |   98.462 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.877 |   2.534 |   99.339 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] | RN ^       | SDFFRQX2M | 1.174 | 0.072 |   2.607 |   99.411 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.805 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.805 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.805 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.389
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.411
- Arrival Time                  2.607
= Slack Time                   96.805
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.805 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.242 | 0.784 |   0.784 |   97.589 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.159 | 0.873 |   1.657 |   98.462 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.877 |   2.534 |   99.339 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] | RN ^       | SDFFRQX2M | 1.174 | 0.072 |   2.607 |   99.411 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.805 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.805 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.805 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.389
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.411
- Arrival Time                  2.606
= Slack Time                   96.805
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.805 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.242 | 0.784 |   0.784 |   97.589 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.159 | 0.873 |   1.658 |   98.462 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.877 |   2.534 |   99.339 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] | RN ^       | SDFFRQX2M | 1.174 | 0.072 |   2.606 |   99.411 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.805 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.805 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.805 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][6] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][6] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.389
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.411
- Arrival Time                  2.606
= Slack Time                   96.805
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.805 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.242 | 0.784 |   0.784 |   97.589 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.159 | 0.873 |   1.658 |   98.462 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.877 |   2.534 |   99.339 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][6] | RN ^       | SDFFRQX2M | 1.174 | 0.072 |   2.606 |   99.411 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.805 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.805 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][6] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.805 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][3] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][3] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.389
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.411
- Arrival Time                  2.606
= Slack Time                   96.805
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.805 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.242 | 0.784 |   0.784 |   97.589 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.159 | 0.873 |   1.658 |   98.462 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.877 |   2.534 |   99.339 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][3] | RN ^       | SDFFRQX2M | 1.174 | 0.072 |   2.606 |   99.411 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.805 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.805 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.805 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.389
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.411
- Arrival Time                  2.606
= Slack Time                   96.805
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.805 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.242 | 0.784 |   0.784 |   97.589 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.159 | 0.873 |   1.658 |   98.462 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.877 |   2.534 |   99.339 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] | RN ^       | SDFFRQX2M | 1.174 | 0.072 |   2.606 |   99.411 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.805 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.805 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.805 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.389
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.411
- Arrival Time                  2.606
= Slack Time                   96.805
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.805 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.242 | 0.784 |   0.784 |   97.589 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.159 | 0.873 |   1.658 |   98.462 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.877 |   2.534 |   99.339 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] | RN ^       | SDFFRQX2M | 1.174 | 0.072 |   2.606 |   99.411 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.805 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.805 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.805 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.389
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.411
- Arrival Time                  2.606
= Slack Time                   96.805
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.805 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.242 | 0.784 |   0.784 |   97.589 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.159 | 0.873 |   1.658 |   98.462 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.877 |   2.534 |   99.339 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] | RN ^       | SDFFRQX2M | 1.174 | 0.072 |   2.606 |   99.411 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.805 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.805 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.805 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.389
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.411
- Arrival Time                  2.606
= Slack Time                   96.805
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.805 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.242 | 0.784 |   0.784 |   97.589 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.159 | 0.873 |   1.658 |   98.463 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.877 |   2.534 |   99.339 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] | RN ^       | SDFFRQX2M | 1.174 | 0.072 |   2.606 |   99.411 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.805 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.805 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.805 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][2] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][2] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.389
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.411
- Arrival Time                  2.606
= Slack Time                   96.805
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.805 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.242 | 0.784 |   0.784 |   97.590 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.159 | 0.873 |   1.658 |   98.463 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.877 |   2.534 |   99.340 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][2] | RN ^       | SDFFRQX2M | 1.174 | 0.072 |   2.606 |   99.411 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.805 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.805 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.805 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][4] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][4] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.389
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.411
- Arrival Time                  2.606
= Slack Time                   96.806
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.805 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.242 | 0.784 |   0.784 |   97.590 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.159 | 0.873 |   1.657 |   98.463 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.877 |   2.534 |   99.340 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][4] | RN ^       | SDFFRQX2M | 1.174 | 0.072 |   2.606 |   99.411 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.806 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.806 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][4] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.806 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.389
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.411
- Arrival Time                  2.606
= Slack Time                   96.806
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.805 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.242 | 0.784 |   0.784 |   97.590 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.159 | 0.873 |   1.657 |   98.463 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.877 |   2.534 |   99.340 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] | RN ^       | SDFFRQX2M | 1.174 | 0.072 |   2.606 |   99.411 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.806 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.806 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.806 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][4] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][4] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.389
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.411
- Arrival Time                  2.606
= Slack Time                   96.806
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.806 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.242 | 0.784 |   0.784 |   97.590 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.159 | 0.873 |   1.657 |   98.463 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.877 |   2.534 |   99.340 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][4] | RN ^       | SDFFRQX2M | 1.173 | 0.072 |   2.606 |   99.411 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.806 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.806 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][4] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.806 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][5] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][5] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.389
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.411
- Arrival Time                  2.606
= Slack Time                   96.806
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.806 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.242 | 0.784 |   0.784 |   97.590 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.159 | 0.873 |   1.657 |   98.463 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.877 |   2.534 |   99.340 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][5] | RN ^       | SDFFRQX2M | 1.173 | 0.071 |   2.606 |   99.411 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.806 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.806 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][5] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.806 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.389
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.411
- Arrival Time                  2.606
= Slack Time                   96.806
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.806 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.242 | 0.784 |   0.784 |   97.590 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.159 | 0.873 |   1.657 |   98.463 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.877 |   2.534 |   99.340 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] | RN ^       | SDFFRQX2M | 1.173 | 0.071 |   2.606 |   99.411 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.806 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.806 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.806 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.389
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.411
- Arrival Time                  2.605
= Slack Time                   96.806
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.806 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.242 | 0.784 |   0.784 |   97.590 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.159 | 0.873 |   1.658 |   98.463 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.877 |   2.534 |   99.340 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] | RN ^       | SDFFRQX2M | 1.173 | 0.071 |   2.605 |   99.411 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.806 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.806 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.806 | 
     +-----------------------------------------------------------------------------------------------------------+ 

