{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 13 14:53:07 2018 " "Info: Processing started: Sun May 13 14:53:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU_WITH_MEMORY --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU_WITH_MEMORY --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 128 -320 -152 144 "clk" "" } { 296 -232 -48 312 "clk" "" } { 120 -152 -120 136 "clk" "" } { 552 -240 -144 568 "clk" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "flag\[2\] " "Info: Assuming node \"flag\[2\]\" is an undefined clock" {  } { { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 368 -400 -232 384 "flag\[2..0\]" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "flag\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "27 " "Warning: Found 27 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|inst20~1 " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|inst20~1\" as buffer" {  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 1616 344 408 1728 "inst20" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|inst20~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|inst20~0 " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|inst20~0\" as buffer" {  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 1616 344 408 1728 "inst20" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|inst20~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|inst36~1 " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|inst36~1\" as buffer" {  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 1944 504 568 1992 "inst36" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|inst36~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|inst41 " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|inst41\" as buffer" {  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 1776 344 408 1824 "inst41" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|inst41" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|inst37~0 " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|inst37~0\" as buffer" {  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 1728 344 408 1776 "inst37" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|inst37~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|inst36~0 " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|inst36~0\" as buffer" {  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 1944 504 568 1992 "inst36" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|inst36~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|inst20~3 " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|inst20~3\" as buffer" {  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 1616 344 408 1728 "inst20" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|inst20~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|inst20~2 " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|inst20~2\" as buffer" {  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 1616 344 408 1728 "inst20" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|inst20~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|ram_outclock " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|ram_outclock\" as buffer" {  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 424 1888 2064 440 "ram_outclock" "" } { 416 1776 1888 432 "ram_outclock" "" } { 1952 672 760 1968 "ram_outclock" "" } { 864 1040 1120 880 "ram_outclock" "" } { 1080 1040 1120 1096 "ram_outclock" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|ram_outclock" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|ram_inclock " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|ram_inclock\" as buffer" {  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 392 1888 2064 408 "ram_inclock" "" } { 384 1776 1888 400 "ram_inclock" "" } { 1784 512 584 1800 "ram_inclock" "" } { 760 960 1120 776 "ram_inclock" "" } { 976 960 1120 992 "ram_inclock" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|ram_inclock" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|inst23~2 " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|inst23~2\" as buffer" {  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 576 840 904 624 "inst23" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|inst23~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|inst3 " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|inst3\" as buffer" {  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 560 -272 -208 608 "inst3" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst6 " "Info: Detected gated clock \"inst6\" as buffer" {  } { { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 552 -144 -80 600 "inst6" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|inst9 " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|inst9\" as buffer" {  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 376 256 320 424 "inst9" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|inst9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_f4i.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_f4i.tdf" 73 8 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_f4i.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_f4i.tdf" 73 8 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_f4i.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_f4i.tdf" 73 8 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[14\] " "Info: Detected ripple clock \"CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[14\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[13\] " "Info: Detected ripple clock \"CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[13\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[15\] " "Info: Detected ripple clock \"CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[15\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[11\] " "Info: Detected ripple clock \"CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[11\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[12\] " "Info: Detected ripple clock \"CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[12\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_f4i.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_f4i.tdf" 73 8 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_DECODER:inst\|lpm_decode:lpm_decode_component\|decode_d9f:auto_generated\|w_anode74w\[3\]~0 " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_DECODER:inst\|lpm_decode:lpm_decode_component\|decode_d9f:auto_generated\|w_anode74w\[3\]~0\" as buffer" {  } { { "db/decode_d9f.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/decode_d9f.tdf" 64 12 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_DECODER:inst\|lpm_decode:lpm_decode_component\|decode_d9f:auto_generated\|w_anode74w\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|inst23~0 " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|inst23~0\" as buffer" {  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 576 840 904 624 "inst23" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|inst23~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|inst23~1 " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|inst23~1\" as buffer" {  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 576 840 904 624 "inst23" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|inst23~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_f4i.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_f4i.tdf" 73 8 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk memory lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_dv91:auto_generated\|q_a\[9\] register CPU:inst2\|CONTROL_DEVICE:inst\|RAM_DIRECT_ADDRESS:inst5\|lpm_ff:lpm_ff_component\|dffs\[9\] 103.39 MHz 9.672 ns Internal " "Info: Clock \"clk\" has Internal fmax of 103.39 MHz between source memory \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_dv91:auto_generated\|q_a\[9\]\" and destination register \"CPU:inst2\|CONTROL_DEVICE:inst\|RAM_DIRECT_ADDRESS:inst5\|lpm_ff:lpm_ff_component\|dffs\[9\]\" (period= 9.672 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.212 ns + Longest memory register " "Info: + Longest memory to register delay is 1.212 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.051 ns) 0.051 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_dv91:auto_generated\|q_a\[9\] 1 MEM M4K_X20_Y16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.051 ns) = 0.051 ns; Loc. = M4K_X20_Y16; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_dv91:auto_generated\|q_a\[9\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|q_a[9] } "NODE_NAME" } } { "db/altsyncram_dv91.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/altsyncram_dv91.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.272 ns) 1.057 ns lpm_ram_io:inst1\|datatri\[9\]~6 2 COMB LCCOMB_X19_Y16_N4 2 " "Info: 2: + IC(0.734 ns) + CELL(0.272 ns) = 1.057 ns; Loc. = LCCOMB_X19_Y16_N4; Fanout = 2; COMB Node = 'lpm_ram_io:inst1\|datatri\[9\]~6'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|q_a[9] lpm_ram_io:inst1|datatri[9]~6 } "NODE_NAME" } } { "lpm_ram_io.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.212 ns CPU:inst2\|CONTROL_DEVICE:inst\|RAM_DIRECT_ADDRESS:inst5\|lpm_ff:lpm_ff_component\|dffs\[9\] 3 REG LCFF_X19_Y16_N5 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 1.212 ns; Loc. = LCFF_X19_Y16_N5; Fanout = 1; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|RAM_DIRECT_ADDRESS:inst5\|lpm_ff:lpm_ff_component\|dffs\[9\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_ram_io:inst1|datatri[9]~6 CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.478 ns ( 39.44 % ) " "Info: Total cell delay = 0.478 ns ( 39.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.734 ns ( 60.56 % ) " "Info: Total interconnect delay = 0.734 ns ( 60.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|q_a[9] lpm_ram_io:inst1|datatri[9]~6 CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "1.212 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|q_a[9] {} lpm_ram_io:inst1|datatri[9]~6 {} CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[9] {} } { 0.000ns 0.734ns 0.000ns } { 0.051ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-8.234 ns - Smallest " "Info: - Smallest clock skew is -8.234 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.459 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 13 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 128 -320 -152 144 "clk" "" } { 296 -232 -48 312 "clk" "" } { 120 -152 -120 136 "clk" "" } { 552 -240 -144 568 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 128 -320 -152 144 "clk" "" } { 296 -232 -48 312 "clk" "" } { 120 -152 -120 136 "clk" "" } { 552 -240 -144 568 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.618 ns) 2.459 ns CPU:inst2\|CONTROL_DEVICE:inst\|RAM_DIRECT_ADDRESS:inst5\|lpm_ff:lpm_ff_component\|dffs\[9\] 3 REG LCFF_X19_Y16_N5 1 " "Info: 3: + IC(0.644 ns) + CELL(0.618 ns) = 2.459 ns; Loc. = LCFF_X19_Y16_N5; Fanout = 1; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|RAM_DIRECT_ADDRESS:inst5\|lpm_ff:lpm_ff_component\|dffs\[9\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { clk~clkctrl CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.86 % ) " "Info: Total cell delay = 1.472 ns ( 59.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 40.14 % ) " "Info: Total interconnect delay = 0.987 ns ( 40.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clk clk~clkctrl CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clk {} clk~combout {} clk~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[9] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.693 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 10.693 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 13 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 128 -320 -152 144 "clk" "" } { 296 -232 -48 312 "clk" "" } { 120 -152 -120 136 "clk" "" } { 552 -240 -144 568 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.859 ns) + CELL(0.712 ns) 3.425 ns CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[0\] 2 REG LCFF_X18_Y19_N17 27 " "Info: 2: + IC(1.859 ns) + CELL(0.712 ns) = 3.425 ns; Loc. = LCFF_X18_Y19_N17; Fanout = 27; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.571 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_f4i.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_f4i.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.624 ns) + CELL(0.378 ns) 4.427 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst9 3 COMB LCCOMB_X18_Y19_N14 6 " "Info: 3: + IC(0.624 ns) + CELL(0.378 ns) = 4.427 ns; Loc. = LCCOMB_X18_Y19_N14; Fanout = 6; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0] CPU:inst2|CONTROL_DEVICE:inst|inst9 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 376 256 320 424 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.568 ns) + CELL(0.712 ns) 5.707 ns CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[12\] 4 REG LCFF_X18_Y16_N13 5 " "Info: 4: + IC(0.568 ns) + CELL(0.712 ns) = 5.707 ns; Loc. = LCFF_X18_Y16_N13; Fanout = 5; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[12\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.411 ns) + CELL(0.228 ns) 6.346 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst20~0 5 COMB LCCOMB_X18_Y16_N6 1 " "Info: 5: + IC(0.411 ns) + CELL(0.228 ns) = 6.346 ns; Loc. = LCCOMB_X18_Y16_N6; Fanout = 1; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst20~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[12] CPU:inst2|CONTROL_DEVICE:inst|inst20~0 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 1616 344 408 1728 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.225 ns) 6.788 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst20~2 6 COMB LCCOMB_X18_Y16_N28 21 " "Info: 6: + IC(0.217 ns) + CELL(0.225 ns) = 6.788 ns; Loc. = LCCOMB_X18_Y16_N28; Fanout = 21; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst20~2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.442 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst20~0 CPU:inst2|CONTROL_DEVICE:inst|inst20~2 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 1616 344 408 1728 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 7.464 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst37~0 7 COMB LCCOMB_X18_Y19_N2 18 " "Info: 7: + IC(0.623 ns) + CELL(0.053 ns) = 7.464 ns; Loc. = LCCOMB_X18_Y19_N2; Fanout = 18; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst37~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst20~2 CPU:inst2|CONTROL_DEVICE:inst|inst37~0 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 1728 344 408 1776 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.272 ns) 8.104 ns CPU:inst2\|CONTROL_DEVICE:inst\|ram_outclock 8 COMB LCCOMB_X17_Y19_N0 1 " "Info: 8: + IC(0.368 ns) + CELL(0.272 ns) = 8.104 ns; Loc. = LCCOMB_X17_Y19_N0; Fanout = 1; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|ram_outclock'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst37~0 CPU:inst2|CONTROL_DEVICE:inst|ram_outclock } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 424 1888 2064 440 "ram_outclock" "" } { 416 1776 1888 432 "ram_outclock" "" } { 1952 672 760 1968 "ram_outclock" "" } { 864 1040 1120 880 "ram_outclock" "" } { 1080 1040 1120 1096 "ram_outclock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.470 ns) + CELL(0.000 ns) 9.574 ns CPU:inst2\|CONTROL_DEVICE:inst\|ram_outclock~clkctrl 9 COMB CLKCTRL_G0 16 " "Info: 9: + IC(1.470 ns) + CELL(0.000 ns) = 9.574 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|ram_outclock~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.470 ns" { CPU:inst2|CONTROL_DEVICE:inst|ram_outclock CPU:inst2|CONTROL_DEVICE:inst|ram_outclock~clkctrl } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 424 1888 2064 440 "ram_outclock" "" } { 416 1776 1888 432 "ram_outclock" "" } { 1952 672 760 1968 "ram_outclock" "" } { 864 1040 1120 880 "ram_outclock" "" } { 1080 1040 1120 1096 "ram_outclock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.647 ns) + CELL(0.472 ns) 10.693 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_dv91:auto_generated\|q_a\[9\] 10 MEM M4K_X20_Y16 1 " "Info: 10: + IC(0.647 ns) + CELL(0.472 ns) = 10.693 ns; Loc. = M4K_X20_Y16; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_dv91:auto_generated\|q_a\[9\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.119 ns" { CPU:inst2|CONTROL_DEVICE:inst|ram_outclock~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|q_a[9] } "NODE_NAME" } } { "db/altsyncram_dv91.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/altsyncram_dv91.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.906 ns ( 36.53 % ) " "Info: Total cell delay = 3.906 ns ( 36.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.787 ns ( 63.47 % ) " "Info: Total interconnect delay = 6.787 ns ( 63.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.693 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0] CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[12] CPU:inst2|CONTROL_DEVICE:inst|inst20~0 CPU:inst2|CONTROL_DEVICE:inst|inst20~2 CPU:inst2|CONTROL_DEVICE:inst|inst37~0 CPU:inst2|CONTROL_DEVICE:inst|ram_outclock CPU:inst2|CONTROL_DEVICE:inst|ram_outclock~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|q_a[9] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.693 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0] {} CPU:inst2|CONTROL_DEVICE:inst|inst9 {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[12] {} CPU:inst2|CONTROL_DEVICE:inst|inst20~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst20~2 {} CPU:inst2|CONTROL_DEVICE:inst|inst37~0 {} CPU:inst2|CONTROL_DEVICE:inst|ram_outclock {} CPU:inst2|CONTROL_DEVICE:inst|ram_outclock~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|q_a[9] {} } { 0.000ns 0.000ns 1.859ns 0.624ns 0.568ns 0.411ns 0.217ns 0.623ns 0.368ns 1.470ns 0.647ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.712ns 0.228ns 0.225ns 0.053ns 0.272ns 0.000ns 0.472ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clk clk~clkctrl CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clk {} clk~combout {} clk~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[9] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.693 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0] CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[12] CPU:inst2|CONTROL_DEVICE:inst|inst20~0 CPU:inst2|CONTROL_DEVICE:inst|inst20~2 CPU:inst2|CONTROL_DEVICE:inst|inst37~0 CPU:inst2|CONTROL_DEVICE:inst|ram_outclock CPU:inst2|CONTROL_DEVICE:inst|ram_outclock~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|q_a[9] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.693 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0] {} CPU:inst2|CONTROL_DEVICE:inst|inst9 {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[12] {} CPU:inst2|CONTROL_DEVICE:inst|inst20~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst20~2 {} CPU:inst2|CONTROL_DEVICE:inst|inst37~0 {} CPU:inst2|CONTROL_DEVICE:inst|ram_outclock {} CPU:inst2|CONTROL_DEVICE:inst|ram_outclock~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|q_a[9] {} } { 0.000ns 0.000ns 1.859ns 0.624ns 0.568ns 0.411ns 0.217ns 0.623ns 0.368ns 1.470ns 0.647ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.712ns 0.228ns 0.225ns 0.053ns 0.272ns 0.000ns 0.472ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_dv91.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/altsyncram_dv91.tdf" 33 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|q_a[9] lpm_ram_io:inst1|datatri[9]~6 CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "1.212 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|q_a[9] {} lpm_ram_io:inst1|datatri[9]~6 {} CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[9] {} } { 0.000ns 0.734ns 0.000ns } { 0.051ns 0.272ns 0.155ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clk clk~clkctrl CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clk {} clk~combout {} clk~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[9] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.693 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0] CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[12] CPU:inst2|CONTROL_DEVICE:inst|inst20~0 CPU:inst2|CONTROL_DEVICE:inst|inst20~2 CPU:inst2|CONTROL_DEVICE:inst|inst37~0 CPU:inst2|CONTROL_DEVICE:inst|ram_outclock CPU:inst2|CONTROL_DEVICE:inst|ram_outclock~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|q_a[9] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.693 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0] {} CPU:inst2|CONTROL_DEVICE:inst|inst9 {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[12] {} CPU:inst2|CONTROL_DEVICE:inst|inst20~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst20~2 {} CPU:inst2|CONTROL_DEVICE:inst|inst37~0 {} CPU:inst2|CONTROL_DEVICE:inst|ram_outclock {} CPU:inst2|CONTROL_DEVICE:inst|ram_outclock~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|q_a[9] {} } { 0.000ns 0.000ns 1.859ns 0.624ns 0.568ns 0.411ns 0.217ns 0.623ns 0.368ns 1.470ns 0.647ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.712ns 0.228ns 0.225ns 0.053ns 0.272ns 0.000ns 0.472ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "flag\[2\] register register CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\] CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[11\] 500.0 MHz Internal " "Info: Clock \"flag\[2\]\" Internal fmax is restricted to 500.0 MHz between source register \"CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\]\" and destination register \"CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[11\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.119 ns + Longest register register " "Info: + Longest register to register delay is 1.119 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\] 1 REG LCFF_X21_Y16_N1 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y16_N1; Fanout = 11; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X21_Y16_N0 2 " "Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X21_Y16_N0; Fanout = 2; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita0~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.493 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X21_Y16_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X21_Y16_N2; Fanout = 2; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita1~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita0~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.528 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X21_Y16_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X21_Y16_N4; Fanout = 2; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita2~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita1~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.563 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X21_Y16_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.563 ns; Loc. = LCCOMB_X21_Y16_N6; Fanout = 2; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita3~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita2~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.598 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X21_Y16_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.598 ns; Loc. = LCCOMB_X21_Y16_N8; Fanout = 2; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita4~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita3~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 61 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.633 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X21_Y16_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.633 ns; Loc. = LCCOMB_X21_Y16_N10; Fanout = 2; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita5~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita4~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 67 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.668 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X21_Y16_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 0.668 ns; Loc. = LCCOMB_X21_Y16_N12; Fanout = 2; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita6~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita5~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 73 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 0.792 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X21_Y16_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.124 ns) = 0.792 ns; Loc. = LCCOMB_X21_Y16_N14; Fanout = 2; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita7~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita6~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 79 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.827 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita8~COUT 10 COMB LCCOMB_X21_Y16_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 0.827 ns; Loc. = LCCOMB_X21_Y16_N16; Fanout = 2; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita8~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita7~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.862 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita9~COUT 11 COMB LCCOMB_X21_Y16_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 0.862 ns; Loc. = LCCOMB_X21_Y16_N18; Fanout = 2; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita9~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita8~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 91 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.897 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita10~COUT 12 COMB LCCOMB_X21_Y16_N20 1 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 0.897 ns; Loc. = LCCOMB_X21_Y16_N20; Fanout = 1; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita10~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita9~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 97 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.022 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita11 13 COMB LCCOMB_X21_Y16_N22 1 " "Info: 13: + IC(0.000 ns) + CELL(0.125 ns) = 1.022 ns; Loc. = LCCOMB_X21_Y16_N22; Fanout = 1; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita11'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita10~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita11 } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 103 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 1.119 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[11\] 14 REG LCFF_X21_Y16_N23 2 " "Info: 14: + IC(0.000 ns) + CELL(0.097 ns) = 1.119 ns; Loc. = LCFF_X21_Y16_N23; Fanout = 2; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[11\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita11 CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.119 ns ( 100.00 % ) " "Info: Total cell delay = 1.119 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.119 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita0~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita1~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita2~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita3~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita4~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita5~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita6~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita7~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita8~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita9~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita10~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita11 CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "1.119 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita0~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita1~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita2~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita3~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita4~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita5~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita6~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita7~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita8~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita9~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita10~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita11 {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "flag\[2\] destination 5.472 ns + Shortest register " "Info: + Shortest clock path from clock \"flag\[2\]\" to destination register is 5.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns flag\[2\] 1 CLK PIN_M20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M20; Fanout = 1; CLK Node = 'flag\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag[2] } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 368 -400 -232 384 "flag\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.108 ns) + CELL(0.228 ns) 2.200 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst23~2 2 COMB LCCOMB_X18_Y16_N20 3 " "Info: 2: + IC(1.108 ns) + CELL(0.228 ns) = 2.200 ns; Loc. = LCCOMB_X18_Y16_N20; Fanout = 3; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst23~2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.336 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~2 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 576 840 904 624 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.378 ns) 2.865 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst3 3 COMB LCCOMB_X18_Y16_N18 1 " "Info: 3: + IC(0.287 ns) + CELL(0.378 ns) = 2.865 ns; Loc. = LCCOMB_X18_Y16_N18; Fanout = 1; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.665 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst23~2 CPU:inst2|CONTROL_DEVICE:inst|inst3 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 560 -272 -208 608 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.342 ns) + CELL(0.000 ns) 4.207 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst3~clkctrl 4 COMB CLKCTRL_G15 12 " "Info: 4: + IC(1.342 ns) + CELL(0.000 ns) = 4.207 ns; Loc. = CLKCTRL_G15; Fanout = 12; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst3~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.342 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 560 -272 -208 608 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.647 ns) + CELL(0.618 ns) 5.472 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[11\] 5 REG LCFF_X21_Y16_N23 2 " "Info: 5: + IC(0.647 ns) + CELL(0.618 ns) = 5.472 ns; Loc. = LCFF_X21_Y16_N23; Fanout = 2; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[11\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.088 ns ( 38.16 % ) " "Info: Total cell delay = 2.088 ns ( 38.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.384 ns ( 61.84 % ) " "Info: Total interconnect delay = 3.384 ns ( 61.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.472 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~2 CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.472 ns" { flag[2] {} flag[2]~combout {} CPU:inst2|CONTROL_DEVICE:inst|inst23~2 {} CPU:inst2|CONTROL_DEVICE:inst|inst3 {} CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] {} } { 0.000ns 0.000ns 1.108ns 0.287ns 1.342ns 0.647ns } { 0.000ns 0.864ns 0.228ns 0.378ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "flag\[2\] source 5.472 ns - Longest register " "Info: - Longest clock path from clock \"flag\[2\]\" to source register is 5.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns flag\[2\] 1 CLK PIN_M20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M20; Fanout = 1; CLK Node = 'flag\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag[2] } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 368 -400 -232 384 "flag\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.108 ns) + CELL(0.228 ns) 2.200 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst23~2 2 COMB LCCOMB_X18_Y16_N20 3 " "Info: 2: + IC(1.108 ns) + CELL(0.228 ns) = 2.200 ns; Loc. = LCCOMB_X18_Y16_N20; Fanout = 3; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst23~2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.336 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~2 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 576 840 904 624 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.378 ns) 2.865 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst3 3 COMB LCCOMB_X18_Y16_N18 1 " "Info: 3: + IC(0.287 ns) + CELL(0.378 ns) = 2.865 ns; Loc. = LCCOMB_X18_Y16_N18; Fanout = 1; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.665 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst23~2 CPU:inst2|CONTROL_DEVICE:inst|inst3 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 560 -272 -208 608 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.342 ns) + CELL(0.000 ns) 4.207 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst3~clkctrl 4 COMB CLKCTRL_G15 12 " "Info: 4: + IC(1.342 ns) + CELL(0.000 ns) = 4.207 ns; Loc. = CLKCTRL_G15; Fanout = 12; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst3~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.342 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 560 -272 -208 608 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.647 ns) + CELL(0.618 ns) 5.472 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\] 5 REG LCFF_X21_Y16_N1 11 " "Info: 5: + IC(0.647 ns) + CELL(0.618 ns) = 5.472 ns; Loc. = LCFF_X21_Y16_N1; Fanout = 11; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.088 ns ( 38.16 % ) " "Info: Total cell delay = 2.088 ns ( 38.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.384 ns ( 61.84 % ) " "Info: Total interconnect delay = 3.384 ns ( 61.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.472 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~2 CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.472 ns" { flag[2] {} flag[2]~combout {} CPU:inst2|CONTROL_DEVICE:inst|inst23~2 {} CPU:inst2|CONTROL_DEVICE:inst|inst3 {} CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.108ns 0.287ns 1.342ns 0.647ns } { 0.000ns 0.864ns 0.228ns 0.378ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.472 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~2 CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.472 ns" { flag[2] {} flag[2]~combout {} CPU:inst2|CONTROL_DEVICE:inst|inst23~2 {} CPU:inst2|CONTROL_DEVICE:inst|inst3 {} CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] {} } { 0.000ns 0.000ns 1.108ns 0.287ns 1.342ns 0.647ns } { 0.000ns 0.864ns 0.228ns 0.378ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.472 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~2 CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.472 ns" { flag[2] {} flag[2]~combout {} CPU:inst2|CONTROL_DEVICE:inst|inst23~2 {} CPU:inst2|CONTROL_DEVICE:inst|inst3 {} CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.108ns 0.287ns 1.342ns 0.647ns } { 0.000ns 0.864ns 0.228ns 0.378ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.119 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita0~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita1~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita2~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita3~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita4~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita5~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita6~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita7~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita8~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita9~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita10~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita11 CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "1.119 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita0~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita1~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita2~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita3~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita4~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita5~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita6~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita7~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita8~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita9~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita10~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita11 {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.125ns 0.097ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.472 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~2 CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.472 ns" { flag[2] {} flag[2]~combout {} CPU:inst2|CONTROL_DEVICE:inst|inst23~2 {} CPU:inst2|CONTROL_DEVICE:inst|inst3 {} CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] {} } { 0.000ns 0.000ns 1.108ns 0.287ns 1.342ns 0.647ns } { 0.000ns 0.864ns 0.228ns 0.378ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.472 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~2 CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.472 ns" { flag[2] {} flag[2]~combout {} CPU:inst2|CONTROL_DEVICE:inst|inst23~2 {} CPU:inst2|CONTROL_DEVICE:inst|inst3 {} CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.108ns 0.287ns 1.342ns 0.647ns } { 0.000ns 0.864ns 0.228ns 0.378ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] {} } {  } {  } "" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "CPU:inst2\|CONTROL_DEVICE:inst\|RAM_DIRECT_ADDRESS:inst5\|lpm_ff:lpm_ff_component\|dffs\[9\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_dv91:auto_generated\|ram_block1a9~porta_address_reg9 clk 7.277 ns " "Info: Found hold time violation between source  pin or register \"CPU:inst2\|CONTROL_DEVICE:inst\|RAM_DIRECT_ADDRESS:inst5\|lpm_ff:lpm_ff_component\|dffs\[9\]\" and destination pin or register \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_dv91:auto_generated\|ram_block1a9~porta_address_reg9\" for clock \"clk\" (Hold time is 7.277 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.114 ns + Largest " "Info: + Largest clock skew is 8.114 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.573 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to destination memory is 10.573 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 13 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 128 -320 -152 144 "clk" "" } { 296 -232 -48 312 "clk" "" } { 120 -152 -120 136 "clk" "" } { 552 -240 -144 568 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.859 ns) + CELL(0.712 ns) 3.425 ns CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[0\] 2 REG LCFF_X18_Y19_N17 27 " "Info: 2: + IC(1.859 ns) + CELL(0.712 ns) = 3.425 ns; Loc. = LCFF_X18_Y19_N17; Fanout = 27; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.571 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_f4i.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_f4i.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.624 ns) + CELL(0.378 ns) 4.427 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst9 3 COMB LCCOMB_X18_Y19_N14 6 " "Info: 3: + IC(0.624 ns) + CELL(0.378 ns) = 4.427 ns; Loc. = LCCOMB_X18_Y19_N14; Fanout = 6; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0] CPU:inst2|CONTROL_DEVICE:inst|inst9 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 376 256 320 424 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.568 ns) + CELL(0.712 ns) 5.707 ns CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[12\] 4 REG LCFF_X18_Y16_N13 5 " "Info: 4: + IC(0.568 ns) + CELL(0.712 ns) = 5.707 ns; Loc. = LCFF_X18_Y16_N13; Fanout = 5; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[12\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.411 ns) + CELL(0.228 ns) 6.346 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst20~0 5 COMB LCCOMB_X18_Y16_N6 1 " "Info: 5: + IC(0.411 ns) + CELL(0.228 ns) = 6.346 ns; Loc. = LCCOMB_X18_Y16_N6; Fanout = 1; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst20~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[12] CPU:inst2|CONTROL_DEVICE:inst|inst20~0 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 1616 344 408 1728 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.225 ns) 6.788 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst20~2 6 COMB LCCOMB_X18_Y16_N28 21 " "Info: 6: + IC(0.217 ns) + CELL(0.225 ns) = 6.788 ns; Loc. = LCCOMB_X18_Y16_N28; Fanout = 21; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst20~2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.442 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst20~0 CPU:inst2|CONTROL_DEVICE:inst|inst20~2 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 1616 344 408 1728 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 7.464 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst37~0 7 COMB LCCOMB_X18_Y19_N2 18 " "Info: 7: + IC(0.623 ns) + CELL(0.053 ns) = 7.464 ns; Loc. = LCCOMB_X18_Y19_N2; Fanout = 18; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst37~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst20~2 CPU:inst2|CONTROL_DEVICE:inst|inst37~0 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 1728 344 408 1776 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.228 ns) 7.950 ns CPU:inst2\|CONTROL_DEVICE:inst\|ram_inclock 8 COMB LCCOMB_X18_Y19_N8 1 " "Info: 8: + IC(0.258 ns) + CELL(0.228 ns) = 7.950 ns; Loc. = LCCOMB_X18_Y19_N8; Fanout = 1; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|ram_inclock'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.486 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst37~0 CPU:inst2|CONTROL_DEVICE:inst|ram_inclock } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 392 1888 2064 408 "ram_inclock" "" } { 384 1776 1888 400 "ram_inclock" "" } { 1784 512 584 1800 "ram_inclock" "" } { 760 960 1120 776 "ram_inclock" "" } { 976 960 1120 992 "ram_inclock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.493 ns) + CELL(0.000 ns) 9.443 ns CPU:inst2\|CONTROL_DEVICE:inst\|ram_inclock~clkctrl 9 COMB CLKCTRL_G12 224 " "Info: 9: + IC(1.493 ns) + CELL(0.000 ns) = 9.443 ns; Loc. = CLKCTRL_G12; Fanout = 224; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|ram_inclock~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { CPU:inst2|CONTROL_DEVICE:inst|ram_inclock CPU:inst2|CONTROL_DEVICE:inst|ram_inclock~clkctrl } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 392 1888 2064 408 "ram_inclock" "" } { 384 1776 1888 400 "ram_inclock" "" } { 1784 512 584 1800 "ram_inclock" "" } { 760 960 1120 776 "ram_inclock" "" } { 976 960 1120 992 "ram_inclock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.649 ns) + CELL(0.481 ns) 10.573 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_dv91:auto_generated\|ram_block1a9~porta_address_reg9 10 MEM M4K_X20_Y16 1 " "Info: 10: + IC(0.649 ns) + CELL(0.481 ns) = 10.573 ns; Loc. = M4K_X20_Y16; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_dv91:auto_generated\|ram_block1a9~porta_address_reg9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.130 ns" { CPU:inst2|CONTROL_DEVICE:inst|ram_inclock~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|ram_block1a9~porta_address_reg9 } "NODE_NAME" } } { "db/altsyncram_dv91.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/altsyncram_dv91.tdf" 217 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.871 ns ( 36.61 % ) " "Info: Total cell delay = 3.871 ns ( 36.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.702 ns ( 63.39 % ) " "Info: Total interconnect delay = 6.702 ns ( 63.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.573 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0] CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[12] CPU:inst2|CONTROL_DEVICE:inst|inst20~0 CPU:inst2|CONTROL_DEVICE:inst|inst20~2 CPU:inst2|CONTROL_DEVICE:inst|inst37~0 CPU:inst2|CONTROL_DEVICE:inst|ram_inclock CPU:inst2|CONTROL_DEVICE:inst|ram_inclock~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|ram_block1a9~porta_address_reg9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.573 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0] {} CPU:inst2|CONTROL_DEVICE:inst|inst9 {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[12] {} CPU:inst2|CONTROL_DEVICE:inst|inst20~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst20~2 {} CPU:inst2|CONTROL_DEVICE:inst|inst37~0 {} CPU:inst2|CONTROL_DEVICE:inst|ram_inclock {} CPU:inst2|CONTROL_DEVICE:inst|ram_inclock~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|ram_block1a9~porta_address_reg9 {} } { 0.000ns 0.000ns 1.859ns 0.624ns 0.568ns 0.411ns 0.217ns 0.623ns 0.258ns 1.493ns 0.649ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.712ns 0.228ns 0.225ns 0.053ns 0.228ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.459 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 13 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 128 -320 -152 144 "clk" "" } { 296 -232 -48 312 "clk" "" } { 120 -152 -120 136 "clk" "" } { 552 -240 -144 568 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 128 -320 -152 144 "clk" "" } { 296 -232 -48 312 "clk" "" } { 120 -152 -120 136 "clk" "" } { 552 -240 -144 568 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.618 ns) 2.459 ns CPU:inst2\|CONTROL_DEVICE:inst\|RAM_DIRECT_ADDRESS:inst5\|lpm_ff:lpm_ff_component\|dffs\[9\] 3 REG LCFF_X19_Y16_N5 1 " "Info: 3: + IC(0.644 ns) + CELL(0.618 ns) = 2.459 ns; Loc. = LCFF_X19_Y16_N5; Fanout = 1; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|RAM_DIRECT_ADDRESS:inst5\|lpm_ff:lpm_ff_component\|dffs\[9\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { clk~clkctrl CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.86 % ) " "Info: Total cell delay = 1.472 ns ( 59.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 40.14 % ) " "Info: Total interconnect delay = 0.987 ns ( 40.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clk clk~clkctrl CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clk {} clk~combout {} clk~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[9] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.573 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0] CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[12] CPU:inst2|CONTROL_DEVICE:inst|inst20~0 CPU:inst2|CONTROL_DEVICE:inst|inst20~2 CPU:inst2|CONTROL_DEVICE:inst|inst37~0 CPU:inst2|CONTROL_DEVICE:inst|ram_inclock CPU:inst2|CONTROL_DEVICE:inst|ram_inclock~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|ram_block1a9~porta_address_reg9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.573 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0] {} CPU:inst2|CONTROL_DEVICE:inst|inst9 {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[12] {} CPU:inst2|CONTROL_DEVICE:inst|inst20~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst20~2 {} CPU:inst2|CONTROL_DEVICE:inst|inst37~0 {} CPU:inst2|CONTROL_DEVICE:inst|ram_inclock {} CPU:inst2|CONTROL_DEVICE:inst|ram_inclock~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|ram_block1a9~porta_address_reg9 {} } { 0.000ns 0.000ns 1.859ns 0.624ns 0.568ns 0.411ns 0.217ns 0.623ns 0.258ns 1.493ns 0.649ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.712ns 0.228ns 0.225ns 0.053ns 0.228ns 0.000ns 0.481ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clk clk~clkctrl CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clk {} clk~combout {} clk~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[9] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.946 ns - Shortest register memory " "Info: - Shortest register to memory delay is 0.946 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU:inst2\|CONTROL_DEVICE:inst\|RAM_DIRECT_ADDRESS:inst5\|lpm_ff:lpm_ff_component\|dffs\[9\] 1 REG LCFF_X19_Y16_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y16_N5; Fanout = 1; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|RAM_DIRECT_ADDRESS:inst5\|lpm_ff:lpm_ff_component\|dffs\[9\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.053 ns) 0.252 ns CPU:inst2\|CONTROL_DEVICE:inst\|RAM_ADDRESS_BUSTRI:inst10\|lpm_bustri:lpm_bustri_component\|dout\[9\]~23 2 COMB LCCOMB_X19_Y16_N8 17 " "Info: 2: + IC(0.199 ns) + CELL(0.053 ns) = 0.252 ns; Loc. = LCCOMB_X19_Y16_N8; Fanout = 17; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|RAM_ADDRESS_BUSTRI:inst10\|lpm_bustri:lpm_bustri_component\|dout\[9\]~23'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.252 ns" { CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[9] CPU:inst2|CONTROL_DEVICE:inst|RAM_ADDRESS_BUSTRI:inst10|lpm_bustri:lpm_bustri_component|dout[9]~23 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.591 ns) + CELL(0.103 ns) 0.946 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_dv91:auto_generated\|ram_block1a9~porta_address_reg9 3 MEM M4K_X20_Y16 1 " "Info: 3: + IC(0.591 ns) + CELL(0.103 ns) = 0.946 ns; Loc. = M4K_X20_Y16; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_dv91:auto_generated\|ram_block1a9~porta_address_reg9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.694 ns" { CPU:inst2|CONTROL_DEVICE:inst|RAM_ADDRESS_BUSTRI:inst10|lpm_bustri:lpm_bustri_component|dout[9]~23 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|ram_block1a9~porta_address_reg9 } "NODE_NAME" } } { "db/altsyncram_dv91.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/altsyncram_dv91.tdf" 217 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.156 ns ( 16.49 % ) " "Info: Total cell delay = 0.156 ns ( 16.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.790 ns ( 83.51 % ) " "Info: Total interconnect delay = 0.790 ns ( 83.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.946 ns" { CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[9] CPU:inst2|CONTROL_DEVICE:inst|RAM_ADDRESS_BUSTRI:inst10|lpm_bustri:lpm_bustri_component|dout[9]~23 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|ram_block1a9~porta_address_reg9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "0.946 ns" { CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[9] {} CPU:inst2|CONTROL_DEVICE:inst|RAM_ADDRESS_BUSTRI:inst10|lpm_bustri:lpm_bustri_component|dout[9]~23 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|ram_block1a9~porta_address_reg9 {} } { 0.000ns 0.199ns 0.591ns } { 0.000ns 0.053ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_dv91.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/altsyncram_dv91.tdf" 217 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.573 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0] CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[12] CPU:inst2|CONTROL_DEVICE:inst|inst20~0 CPU:inst2|CONTROL_DEVICE:inst|inst20~2 CPU:inst2|CONTROL_DEVICE:inst|inst37~0 CPU:inst2|CONTROL_DEVICE:inst|ram_inclock CPU:inst2|CONTROL_DEVICE:inst|ram_inclock~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|ram_block1a9~porta_address_reg9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.573 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0] {} CPU:inst2|CONTROL_DEVICE:inst|inst9 {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[12] {} CPU:inst2|CONTROL_DEVICE:inst|inst20~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst20~2 {} CPU:inst2|CONTROL_DEVICE:inst|inst37~0 {} CPU:inst2|CONTROL_DEVICE:inst|ram_inclock {} CPU:inst2|CONTROL_DEVICE:inst|ram_inclock~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|ram_block1a9~porta_address_reg9 {} } { 0.000ns 0.000ns 1.859ns 0.624ns 0.568ns 0.411ns 0.217ns 0.623ns 0.258ns 1.493ns 0.649ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.712ns 0.228ns 0.225ns 0.053ns 0.228ns 0.000ns 0.481ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clk clk~clkctrl CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clk {} clk~combout {} clk~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[9] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.946 ns" { CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[9] CPU:inst2|CONTROL_DEVICE:inst|RAM_ADDRESS_BUSTRI:inst10|lpm_bustri:lpm_bustri_component|dout[9]~23 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|ram_block1a9~porta_address_reg9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "0.946 ns" { CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[9] {} CPU:inst2|CONTROL_DEVICE:inst|RAM_ADDRESS_BUSTRI:inst10|lpm_bustri:lpm_bustri_component|dout[9]~23 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|ram_block1a9~porta_address_reg9 {} } { 0.000ns 0.199ns 0.591ns } { 0.000ns 0.053ns 0.103ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\] flag\[2\] clk -0.524 ns register " "Info: tsu for register \"CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\]\" (data pin = \"flag\[2\]\", clock pin = \"clk\") is -0.524 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.744 ns + Longest pin register " "Info: + Longest pin to register delay is 4.744 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns flag\[2\] 1 CLK PIN_M20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M20; Fanout = 1; CLK Node = 'flag\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag[2] } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 368 -400 -232 384 "flag\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.108 ns) + CELL(0.228 ns) 2.200 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst23~2 2 COMB LCCOMB_X18_Y16_N20 3 " "Info: 2: + IC(1.108 ns) + CELL(0.228 ns) = 2.200 ns; Loc. = LCCOMB_X18_Y16_N20; Fanout = 3; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst23~2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.336 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~2 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 576 840 904 624 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.366 ns) 2.860 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst4~1 3 COMB LCCOMB_X18_Y16_N8 12 " "Info: 3: + IC(0.294 ns) + CELL(0.366 ns) = 2.860 ns; Loc. = LCCOMB_X18_Y16_N8; Fanout = 12; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst4~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.660 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst23~2 CPU:inst2|CONTROL_DEVICE:inst|inst4~1 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 608 -272 -208 656 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.138 ns) + CELL(0.746 ns) 4.744 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\] 4 REG LCFF_X21_Y16_N1 11 " "Info: 4: + IC(1.138 ns) + CELL(0.746 ns) = 4.744 ns; Loc. = LCFF_X21_Y16_N1; Fanout = 11; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.884 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst4~1 CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.204 ns ( 46.46 % ) " "Info: Total cell delay = 2.204 ns ( 46.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.540 ns ( 53.54 % ) " "Info: Total interconnect delay = 2.540 ns ( 53.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.744 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~2 CPU:inst2|CONTROL_DEVICE:inst|inst4~1 CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.744 ns" { flag[2] {} flag[2]~combout {} CPU:inst2|CONTROL_DEVICE:inst|inst23~2 {} CPU:inst2|CONTROL_DEVICE:inst|inst4~1 {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.108ns 0.294ns 1.138ns } { 0.000ns 0.864ns 0.228ns 0.366ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.358 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 5.358 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 13 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 128 -320 -152 144 "clk" "" } { 296 -232 -48 312 "clk" "" } { 120 -152 -120 136 "clk" "" } { 552 -240 -144 568 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.625 ns) + CELL(0.272 ns) 2.751 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst3 2 COMB LCCOMB_X18_Y16_N18 1 " "Info: 2: + IC(1.625 ns) + CELL(0.272 ns) = 2.751 ns; Loc. = LCCOMB_X18_Y16_N18; Fanout = 1; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.897 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|inst3 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 560 -272 -208 608 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.342 ns) + CELL(0.000 ns) 4.093 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst3~clkctrl 3 COMB CLKCTRL_G15 12 " "Info: 3: + IC(1.342 ns) + CELL(0.000 ns) = 4.093 ns; Loc. = CLKCTRL_G15; Fanout = 12; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst3~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.342 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 560 -272 -208 608 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.647 ns) + CELL(0.618 ns) 5.358 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\] 4 REG LCFF_X21_Y16_N1 11 " "Info: 4: + IC(0.647 ns) + CELL(0.618 ns) = 5.358 ns; Loc. = LCFF_X21_Y16_N1; Fanout = 11; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.744 ns ( 32.55 % ) " "Info: Total cell delay = 1.744 ns ( 32.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.614 ns ( 67.45 % ) " "Info: Total interconnect delay = 3.614 ns ( 67.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.358 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.358 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|inst3 {} CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.625ns 1.342ns 0.647ns } { 0.000ns 0.854ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.744 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~2 CPU:inst2|CONTROL_DEVICE:inst|inst4~1 CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.744 ns" { flag[2] {} flag[2]~combout {} CPU:inst2|CONTROL_DEVICE:inst|inst23~2 {} CPU:inst2|CONTROL_DEVICE:inst|inst4~1 {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.108ns 0.294ns 1.138ns } { 0.000ns 0.864ns 0.228ns 0.366ns 0.746ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.358 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.358 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|inst3 {} CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.625ns 1.342ns 0.647ns } { 0.000ns 0.854ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk ip\[6\] CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[6\] 14.202 ns register " "Info: tco from clock \"clk\" to destination pin \"ip\[6\]\" through register \"CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[6\]\" is 14.202 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.611 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 9.611 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 13 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 128 -320 -152 144 "clk" "" } { 296 -232 -48 312 "clk" "" } { 120 -152 -120 136 "clk" "" } { 552 -240 -144 568 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.859 ns) + CELL(0.712 ns) 3.425 ns CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[0\] 2 REG LCFF_X18_Y19_N17 27 " "Info: 2: + IC(1.859 ns) + CELL(0.712 ns) = 3.425 ns; Loc. = LCFF_X18_Y19_N17; Fanout = 27; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.571 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_f4i.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_f4i.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.624 ns) + CELL(0.378 ns) 4.427 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst9 3 COMB LCCOMB_X18_Y19_N14 6 " "Info: 3: + IC(0.624 ns) + CELL(0.378 ns) = 4.427 ns; Loc. = LCCOMB_X18_Y19_N14; Fanout = 6; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0] CPU:inst2|CONTROL_DEVICE:inst|inst9 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 376 256 320 424 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.568 ns) + CELL(0.712 ns) 5.707 ns CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[13\] 4 REG LCFF_X18_Y16_N1 5 " "Info: 4: + IC(0.568 ns) + CELL(0.712 ns) = 5.707 ns; Loc. = LCFF_X18_Y16_N1; Fanout = 5; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[13\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[13] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.346 ns) 6.339 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst23~2 5 COMB LCCOMB_X18_Y16_N20 3 " "Info: 5: + IC(0.286 ns) + CELL(0.346 ns) = 6.339 ns; Loc. = LCCOMB_X18_Y16_N20; Fanout = 3; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst23~2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[13] CPU:inst2|CONTROL_DEVICE:inst|inst23~2 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 576 840 904 624 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.378 ns) 7.004 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst3 6 COMB LCCOMB_X18_Y16_N18 1 " "Info: 6: + IC(0.287 ns) + CELL(0.378 ns) = 7.004 ns; Loc. = LCCOMB_X18_Y16_N18; Fanout = 1; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.665 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst23~2 CPU:inst2|CONTROL_DEVICE:inst|inst3 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 560 -272 -208 608 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.342 ns) + CELL(0.000 ns) 8.346 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst3~clkctrl 7 COMB CLKCTRL_G15 12 " "Info: 7: + IC(1.342 ns) + CELL(0.000 ns) = 8.346 ns; Loc. = CLKCTRL_G15; Fanout = 12; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst3~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.342 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 560 -272 -208 608 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.647 ns) + CELL(0.618 ns) 9.611 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[6\] 8 REG LCFF_X21_Y16_N13 11 " "Info: 8: + IC(0.647 ns) + CELL(0.618 ns) = 9.611 ns; Loc. = LCFF_X21_Y16_N13; Fanout = 11; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[6\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[6] } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.998 ns ( 41.60 % ) " "Info: Total cell delay = 3.998 ns ( 41.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.613 ns ( 58.40 % ) " "Info: Total interconnect delay = 5.613 ns ( 58.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.611 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0] CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[13] CPU:inst2|CONTROL_DEVICE:inst|inst23~2 CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[6] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.611 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0] {} CPU:inst2|CONTROL_DEVICE:inst|inst9 {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[13] {} CPU:inst2|CONTROL_DEVICE:inst|inst23~2 {} CPU:inst2|CONTROL_DEVICE:inst|inst3 {} CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[6] {} } { 0.000ns 0.000ns 1.859ns 0.624ns 0.568ns 0.286ns 0.287ns 1.342ns 0.647ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.712ns 0.346ns 0.378ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.497 ns + Longest register pin " "Info: + Longest register to pin delay is 4.497 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[6\] 1 REG LCFF_X21_Y16_N13 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y16_N13; Fanout = 11; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[6\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[6] } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.353 ns) + CELL(2.144 ns) 4.497 ns ip\[6\] 2 PIN PIN_K2 0 " "Info: 2: + IC(2.353 ns) + CELL(2.144 ns) = 4.497 ns; Loc. = PIN_K2; Fanout = 0; PIN Node = 'ip\[6\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.497 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[6] ip[6] } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 144 800 976 160 "ip\[11..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.144 ns ( 47.68 % ) " "Info: Total cell delay = 2.144 ns ( 47.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.353 ns ( 52.32 % ) " "Info: Total interconnect delay = 2.353 ns ( 52.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.497 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[6] ip[6] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.497 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[6] {} ip[6] {} } { 0.000ns 2.353ns } { 0.000ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.611 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0] CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[13] CPU:inst2|CONTROL_DEVICE:inst|inst23~2 CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[6] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.611 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0] {} CPU:inst2|CONTROL_DEVICE:inst|inst9 {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[13] {} CPU:inst2|CONTROL_DEVICE:inst|inst23~2 {} CPU:inst2|CONTROL_DEVICE:inst|inst3 {} CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[6] {} } { 0.000ns 0.000ns 1.859ns 0.624ns 0.568ns 0.286ns 0.287ns 1.342ns 0.647ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.712ns 0.346ns 0.378ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.497 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[6] ip[6] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.497 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[6] {} ip[6] {} } { 0.000ns 2.353ns } { 0.000ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\] flag\[2\] clk 5.917 ns register " "Info: th for register \"CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\]\" (data pin = \"flag\[2\]\", clock pin = \"clk\") is 5.917 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.611 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.611 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 13 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 128 -320 -152 144 "clk" "" } { 296 -232 -48 312 "clk" "" } { 120 -152 -120 136 "clk" "" } { 552 -240 -144 568 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.859 ns) + CELL(0.712 ns) 3.425 ns CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[0\] 2 REG LCFF_X18_Y19_N17 27 " "Info: 2: + IC(1.859 ns) + CELL(0.712 ns) = 3.425 ns; Loc. = LCFF_X18_Y19_N17; Fanout = 27; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.571 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_f4i.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_f4i.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.624 ns) + CELL(0.378 ns) 4.427 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst9 3 COMB LCCOMB_X18_Y19_N14 6 " "Info: 3: + IC(0.624 ns) + CELL(0.378 ns) = 4.427 ns; Loc. = LCCOMB_X18_Y19_N14; Fanout = 6; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0] CPU:inst2|CONTROL_DEVICE:inst|inst9 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 376 256 320 424 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.568 ns) + CELL(0.712 ns) 5.707 ns CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[13\] 4 REG LCFF_X18_Y16_N1 5 " "Info: 4: + IC(0.568 ns) + CELL(0.712 ns) = 5.707 ns; Loc. = LCFF_X18_Y16_N1; Fanout = 5; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[13\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[13] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.346 ns) 6.339 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst23~2 5 COMB LCCOMB_X18_Y16_N20 3 " "Info: 5: + IC(0.286 ns) + CELL(0.346 ns) = 6.339 ns; Loc. = LCCOMB_X18_Y16_N20; Fanout = 3; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst23~2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[13] CPU:inst2|CONTROL_DEVICE:inst|inst23~2 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 576 840 904 624 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.378 ns) 7.004 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst3 6 COMB LCCOMB_X18_Y16_N18 1 " "Info: 6: + IC(0.287 ns) + CELL(0.378 ns) = 7.004 ns; Loc. = LCCOMB_X18_Y16_N18; Fanout = 1; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.665 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst23~2 CPU:inst2|CONTROL_DEVICE:inst|inst3 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 560 -272 -208 608 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.342 ns) + CELL(0.000 ns) 8.346 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst3~clkctrl 7 COMB CLKCTRL_G15 12 " "Info: 7: + IC(1.342 ns) + CELL(0.000 ns) = 8.346 ns; Loc. = CLKCTRL_G15; Fanout = 12; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst3~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.342 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 560 -272 -208 608 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.647 ns) + CELL(0.618 ns) 9.611 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\] 8 REG LCFF_X21_Y16_N1 11 " "Info: 8: + IC(0.647 ns) + CELL(0.618 ns) = 9.611 ns; Loc. = LCFF_X21_Y16_N1; Fanout = 11; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.998 ns ( 41.60 % ) " "Info: Total cell delay = 3.998 ns ( 41.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.613 ns ( 58.40 % ) " "Info: Total interconnect delay = 5.613 ns ( 58.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.611 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0] CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[13] CPU:inst2|CONTROL_DEVICE:inst|inst23~2 CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.611 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0] {} CPU:inst2|CONTROL_DEVICE:inst|inst9 {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[13] {} CPU:inst2|CONTROL_DEVICE:inst|inst23~2 {} CPU:inst2|CONTROL_DEVICE:inst|inst3 {} CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.859ns 0.624ns 0.568ns 0.286ns 0.287ns 1.342ns 0.647ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.712ns 0.346ns 0.378ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.843 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns flag\[2\] 1 CLK PIN_M20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M20; Fanout = 1; CLK Node = 'flag\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag[2] } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 368 -400 -232 384 "flag\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.108 ns) + CELL(0.228 ns) 2.200 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst23~2 2 COMB LCCOMB_X18_Y16_N20 3 " "Info: 2: + IC(1.108 ns) + CELL(0.228 ns) = 2.200 ns; Loc. = LCCOMB_X18_Y16_N20; Fanout = 3; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst23~2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.336 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~2 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 576 840 904 624 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.272 ns) 2.819 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst23~3 3 COMB LCCOMB_X19_Y16_N2 12 " "Info: 3: + IC(0.347 ns) + CELL(0.272 ns) = 2.819 ns; Loc. = LCCOMB_X19_Y16_N2; Fanout = 12; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst23~3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.619 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst23~2 CPU:inst2|CONTROL_DEVICE:inst|inst23~3 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 576 840 904 624 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.521 ns) + CELL(0.503 ns) 3.843 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\] 4 REG LCFF_X21_Y16_N1 11 " "Info: 4: + IC(0.521 ns) + CELL(0.503 ns) = 3.843 ns; Loc. = LCFF_X21_Y16_N1; Fanout = 11; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst23~3 CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.867 ns ( 48.58 % ) " "Info: Total cell delay = 1.867 ns ( 48.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.976 ns ( 51.42 % ) " "Info: Total interconnect delay = 1.976 ns ( 51.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.843 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~2 CPU:inst2|CONTROL_DEVICE:inst|inst23~3 CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.843 ns" { flag[2] {} flag[2]~combout {} CPU:inst2|CONTROL_DEVICE:inst|inst23~2 {} CPU:inst2|CONTROL_DEVICE:inst|inst23~3 {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.108ns 0.347ns 0.521ns } { 0.000ns 0.864ns 0.228ns 0.272ns 0.503ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.611 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0] CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[13] CPU:inst2|CONTROL_DEVICE:inst|inst23~2 CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.611 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[0] {} CPU:inst2|CONTROL_DEVICE:inst|inst9 {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[13] {} CPU:inst2|CONTROL_DEVICE:inst|inst23~2 {} CPU:inst2|CONTROL_DEVICE:inst|inst3 {} CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.859ns 0.624ns 0.568ns 0.286ns 0.287ns 1.342ns 0.647ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.712ns 0.346ns 0.378ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.843 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~2 CPU:inst2|CONTROL_DEVICE:inst|inst23~3 CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.843 ns" { flag[2] {} flag[2]~combout {} CPU:inst2|CONTROL_DEVICE:inst|inst23~2 {} CPU:inst2|CONTROL_DEVICE:inst|inst23~3 {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.108ns 0.347ns 0.521ns } { 0.000ns 0.864ns 0.228ns 0.272ns 0.503ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "245 " "Info: Peak virtual memory: 245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 13 14:53:08 2018 " "Info: Processing ended: Sun May 13 14:53:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
