<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MipsDelaySlotFiller.cpp source code [llvm/llvm/lib/Target/Mips/MipsDelaySlotFiller.cpp] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="CompactBranchPolicy "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Mips/MipsDelaySlotFiller.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Mips</a>/<a href='MipsDelaySlotFiller.cpp.html'>MipsDelaySlotFiller.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- MipsDelaySlotFiller.cpp - Mips Delay Slot Filler -------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// Simple pass to fill delay slots with useful instructions.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="MCTargetDesc/MipsMCNaCl.h.html">"MCTargetDesc/MipsMCNaCl.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="Mips.h.html">"Mips.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="MipsInstrInfo.h.html">"MipsInstrInfo.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="MipsRegisterInfo.h.html">"MipsRegisterInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="MipsSubtarget.h.html">"MipsSubtarget.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/ADT/PointerUnion.h.html">"llvm/ADT/PointerUnion.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/ADT/SmallPtrSet.h.html">"llvm/ADT/SmallPtrSet.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/ADT/StringRef.h.html">"llvm/ADT/StringRef.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/Analysis/AliasAnalysis.h.html">"llvm/Analysis/AliasAnalysis.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/Analysis/ValueTracking.h.html">"llvm/Analysis/ValueTracking.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBranchProbabilityInfo.h.html">"llvm/CodeGen/MachineBranchProbabilityInfo.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html">"llvm/CodeGen/PseudoSourceValue.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../include/llvm/Support/Casting.h.html">"llvm/Support/Casting.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../include/llvm/Support/CodeGen.h.html">"llvm/Support/CodeGen.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="47">47</th><td><u>#include <a href="../../../../../include/c++/7/iterator.html">&lt;iterator&gt;</a></u></td></tr>
<tr><th id="48">48</th><td><u>#include <a href="../../../../../include/c++/7/memory.html">&lt;memory&gt;</a></u></td></tr>
<tr><th id="49">49</th><td><u>#include <a href="../../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"mips-delay-slot-filler"</u></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic FilledSlots = {&quot;mips-delay-slot-filler&quot;, &quot;FilledSlots&quot;, &quot;Number of delay slots filled&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="FilledSlots" title='FilledSlots' data-ref="FilledSlots">FilledSlots</dfn>, <q>"Number of delay slots filled"</q>);</td></tr>
<tr><th id="56">56</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic UsefulSlots = {&quot;mips-delay-slot-filler&quot;, &quot;UsefulSlots&quot;, &quot;Number of delay slots filled with instructions that&quot; &quot; are not NOP.&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="UsefulSlots" title='UsefulSlots' data-ref="UsefulSlots">UsefulSlots</dfn>, <q>"Number of delay slots filled with instructions that"</q></td></tr>
<tr><th id="57">57</th><td>                       <q>" are not NOP."</q>);</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="DisableDelaySlotFiller" title='DisableDelaySlotFiller' data-type='cl::opt&lt;bool&gt;' data-ref="DisableDelaySlotFiller">DisableDelaySlotFiller</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="60">60</th><td>  <q>"disable-mips-delay-filler"</q>,</td></tr>
<tr><th id="61">61</th><td>  <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>),</td></tr>
<tr><th id="62">62</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Fill all delay slots with NOPs."</q>),</td></tr>
<tr><th id="63">63</th><td>  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="DisableForwardSearch" title='DisableForwardSearch' data-type='cl::opt&lt;bool&gt;' data-ref="DisableForwardSearch">DisableForwardSearch</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="66">66</th><td>  <q>"disable-mips-df-forward-search"</q>,</td></tr>
<tr><th id="67">67</th><td>  <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>),</td></tr>
<tr><th id="68">68</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Disallow MIPS delay filler to search forward."</q>),</td></tr>
<tr><th id="69">69</th><td>  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="DisableSuccBBSearch" title='DisableSuccBBSearch' data-type='cl::opt&lt;bool&gt;' data-ref="DisableSuccBBSearch">DisableSuccBBSearch</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="72">72</th><td>  <q>"disable-mips-df-succbb-search"</q>,</td></tr>
<tr><th id="73">73</th><td>  <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>),</td></tr>
<tr><th id="74">74</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Disallow MIPS delay filler to search successor basic blocks."</q>),</td></tr>
<tr><th id="75">75</th><td>  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="DisableBackwardSearch" title='DisableBackwardSearch' data-type='cl::opt&lt;bool&gt;' data-ref="DisableBackwardSearch">DisableBackwardSearch</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="78">78</th><td>  <q>"disable-mips-df-backward-search"</q>,</td></tr>
<tr><th id="79">79</th><td>  <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>),</td></tr>
<tr><th id="80">80</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Disallow MIPS delay filler to search backward."</q>),</td></tr>
<tr><th id="81">81</th><td>  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><b>enum</b> <dfn class="type def" id="CompactBranchPolicy" title='CompactBranchPolicy' data-ref="CompactBranchPolicy">CompactBranchPolicy</dfn> {</td></tr>
<tr><th id="84">84</th><td>  <dfn class="enum" id="CompactBranchPolicy::CB_Never" title='CompactBranchPolicy::CB_Never' data-ref="CompactBranchPolicy::CB_Never">CB_Never</dfn>,   <i class="doc">///&lt; The policy 'never' may in some circumstances or for some</i></td></tr>
<tr><th id="85">85</th><td>              <i class="doc">///&lt; ISAs not be absolutely adhered to.</i></td></tr>
<tr><th id="86">86</th><td>  <dfn class="enum" id="CompactBranchPolicy::CB_Optimal" title='CompactBranchPolicy::CB_Optimal' data-ref="CompactBranchPolicy::CB_Optimal">CB_Optimal</dfn>, <i class="doc">///&lt; Optimal is the default and will produce compact branches</i></td></tr>
<tr><th id="87">87</th><td>              <i class="doc">///&lt; when delay slots cannot be filled.</i></td></tr>
<tr><th id="88">88</th><td>  <dfn class="enum" id="CompactBranchPolicy::CB_Always" title='CompactBranchPolicy::CB_Always' data-ref="CompactBranchPolicy::CB_Always">CB_Always</dfn>   <i class="doc">///&lt; 'always' may in some circumstances may not be</i></td></tr>
<tr><th id="89">89</th><td>              <i class="doc">///&lt; absolutely adhered to there may not be a corresponding</i></td></tr>
<tr><th id="90">90</th><td><i class="doc">              ///&lt; compact form of a branch.</i></td></tr>
<tr><th id="91">91</th><td>};</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<a class="type" href="#CompactBranchPolicy" title='CompactBranchPolicy' data-ref="CompactBranchPolicy">CompactBranchPolicy</a>&gt; <dfn class="tu decl def" id="MipsCompactBranchPolicy" title='MipsCompactBranchPolicy' data-type='cl::opt&lt;CompactBranchPolicy&gt;' data-ref="MipsCompactBranchPolicy">MipsCompactBranchPolicy</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="94">94</th><td>  <q>"mips-compact-branches"</q>,<span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::NumOccurrencesFlag::Optional" title='llvm::cl::NumOccurrencesFlag::Optional' data-ref="llvm::cl::NumOccurrencesFlag::Optional">Optional</a>,</td></tr>
<tr><th id="95">95</th><td>  <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<a class="enum" href="#CompactBranchPolicy::CB_Optimal" title='CompactBranchPolicy::CB_Optimal' data-ref="CompactBranchPolicy::CB_Optimal">CB_Optimal</a>),</td></tr>
<tr><th id="96">96</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"MIPS Specific: Compact branch policy."</q>),</td></tr>
<tr><th id="97">97</th><td>  <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl6valuesEDpT_" title='llvm::cl::values' data-ref="_ZN4llvm2cl6valuesEDpT_">values</a>(</td></tr>
<tr><th id="98">98</th><td>    <a class="macro" href="../../../include/llvm/Support/CommandLine.h.html#627" title="llvm::cl::OptionEnumValue { &quot;never&quot;, int(CB_Never), &quot;Do not use compact branches if possible.&quot; }" data-ref="_M/clEnumValN">clEnumValN</a>(<a class="enum" href="#CompactBranchPolicy::CB_Never" title='CompactBranchPolicy::CB_Never' data-ref="CompactBranchPolicy::CB_Never">CB_Never</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"never"</q>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Do not use compact branches if possible."</q>),</td></tr>
<tr><th id="99">99</th><td>    <a class="macro" href="../../../include/llvm/Support/CommandLine.h.html#627" title="llvm::cl::OptionEnumValue { &quot;optimal&quot;, int(CB_Optimal), &quot;Use compact branches where appropiate (default).&quot; }" data-ref="_M/clEnumValN">clEnumValN</a>(<a class="enum" href="#CompactBranchPolicy::CB_Optimal" title='CompactBranchPolicy::CB_Optimal' data-ref="CompactBranchPolicy::CB_Optimal">CB_Optimal</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"optimal"</q>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Use compact branches where appropiate (default)."</q>),</td></tr>
<tr><th id="100">100</th><td>    <a class="macro" href="../../../include/llvm/Support/CommandLine.h.html#627" title="llvm::cl::OptionEnumValue { &quot;always&quot;, int(CB_Always), &quot;Always use compact branches if possible.&quot; }" data-ref="_M/clEnumValN">clEnumValN</a>(<a class="enum" href="#CompactBranchPolicy::CB_Always" title='CompactBranchPolicy::CB_Always' data-ref="CompactBranchPolicy::CB_Always">CB_Always</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"always"</q>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Always use compact branches if possible."</q>)</td></tr>
<tr><th id="101">101</th><td>  )</td></tr>
<tr><th id="102">102</th><td>);</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><b>namespace</b> {</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td>  <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::Iter" title='(anonymous namespace)::Iter' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::Iter">Iter</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a>;</td></tr>
<tr><th id="107">107</th><td>  <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::ReverseIter" title='(anonymous namespace)::ReverseIter' data-type='MachineBasicBlock::reverse_iterator' data-ref="(anonymousnamespace)::ReverseIter">ReverseIter</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::reverse_iterator" title='llvm::MachineBasicBlock::reverse_iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="llvm::MachineBasicBlock::reverse_iterator">reverse_iterator</a>;</td></tr>
<tr><th id="108">108</th><td>  <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::BB2BrMap" title='(anonymous namespace)::BB2BrMap' data-type='SmallDenseMap&lt;llvm::MachineBasicBlock *, llvm::MachineInstr *, 2&gt;' data-ref="(anonymousnamespace)::BB2BrMap">BB2BrMap</dfn> = <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::SmallDenseMap" title='llvm::SmallDenseMap' data-ref="llvm::SmallDenseMap">SmallDenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>2</var>&gt;;</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>  <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::RegDefsUses" title='(anonymous namespace)::RegDefsUses' data-ref="(anonymousnamespace)::RegDefsUses">RegDefsUses</dfn> {</td></tr>
<tr><th id="111">111</th><td>  <b>public</b>:</td></tr>
<tr><th id="112">112</th><td>    <a class="tu decl" href="#_ZN12_GLOBAL__N_111RegDefsUsesC1ERKN4llvm18TargetRegisterInfoE" title='(anonymous namespace)::RegDefsUses::RegDefsUses' data-type='void (anonymous namespace)::RegDefsUses::RegDefsUses(const llvm::TargetRegisterInfo &amp; TRI)' data-ref="_ZN12_GLOBAL__N_111RegDefsUsesC1ERKN4llvm18TargetRegisterInfoE">RegDefsUses</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col1 decl" id="1TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="1TRI">TRI</dfn>);</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111RegDefsUses4initERKN4llvm12MachineInstrE" title='(anonymous namespace)::RegDefsUses::init' data-type='void (anonymous namespace)::RegDefsUses::init(const llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_111RegDefsUses4initERKN4llvm12MachineInstrE">init</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="2MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="2MI">MI</dfn>);</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_111RegDefsUses14setCallerSavedERKN4llvm12MachineInstrE">/// This function sets all caller-saved registers in Defs.</i></td></tr>
<tr><th id="117">117</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111RegDefsUses14setCallerSavedERKN4llvm12MachineInstrE" title='(anonymous namespace)::RegDefsUses::setCallerSaved' data-type='void (anonymous namespace)::RegDefsUses::setCallerSaved(const llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_111RegDefsUses14setCallerSavedERKN4llvm12MachineInstrE">setCallerSaved</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="3MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3MI">MI</dfn>);</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_111RegDefsUses20setUnallocatableRegsERKN4llvm15MachineFunctionE">/// This function sets all unallocatable registers in Defs.</i></td></tr>
<tr><th id="120">120</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111RegDefsUses20setUnallocatableRegsERKN4llvm15MachineFunctionE" title='(anonymous namespace)::RegDefsUses::setUnallocatableRegs' data-type='void (anonymous namespace)::RegDefsUses::setUnallocatableRegs(const llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_111RegDefsUses20setUnallocatableRegsERKN4llvm15MachineFunctionE">setUnallocatableRegs</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="4MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="4MF">MF</dfn>);</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_111RegDefsUses10addLiveOutERKN4llvm17MachineBasicBlockES4_">/// Set bits in Uses corresponding to MBB's live-out registers except for</i></td></tr>
<tr><th id="123">123</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_111RegDefsUses10addLiveOutERKN4llvm17MachineBasicBlockES4_">    /// the registers that are live-in to SuccBB.</i></td></tr>
<tr><th id="124">124</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111RegDefsUses10addLiveOutERKN4llvm17MachineBasicBlockES4_" title='(anonymous namespace)::RegDefsUses::addLiveOut' data-type='void (anonymous namespace)::RegDefsUses::addLiveOut(const llvm::MachineBasicBlock &amp; MBB, const llvm::MachineBasicBlock &amp; SuccBB)' data-ref="_ZN12_GLOBAL__N_111RegDefsUses10addLiveOutERKN4llvm17MachineBasicBlockES4_">addLiveOut</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="5MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="5MBB">MBB</dfn>,</td></tr>
<tr><th id="125">125</th><td>                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="6SuccBB" title='SuccBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="6SuccBB">SuccBB</dfn>);</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111RegDefsUses6updateERKN4llvm12MachineInstrEjj" title='(anonymous namespace)::RegDefsUses::update' data-type='bool (anonymous namespace)::RegDefsUses::update(const llvm::MachineInstr &amp; MI, unsigned int Begin, unsigned int End)' data-ref="_ZN12_GLOBAL__N_111RegDefsUses6updateERKN4llvm12MachineInstrEjj">update</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="7MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="7MI">MI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="8Begin" title='Begin' data-type='unsigned int' data-ref="8Begin">Begin</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="9End" title='End' data-type='unsigned int' data-ref="9End">End</dfn>);</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td>  <b>private</b>:</td></tr>
<tr><th id="130">130</th><td>    <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_111RegDefsUses16checkRegDefsUsesERN4llvm9BitVectorES3_jb" title='(anonymous namespace)::RegDefsUses::checkRegDefsUses' data-type='bool (anonymous namespace)::RegDefsUses::checkRegDefsUses(llvm::BitVector &amp; NewDefs, llvm::BitVector &amp; NewUses, unsigned int Reg, bool IsDef) const' data-ref="_ZNK12_GLOBAL__N_111RegDefsUses16checkRegDefsUsesERN4llvm9BitVectorES3_jb">checkRegDefsUses</a>(<a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col0 decl" id="10NewDefs" title='NewDefs' data-type='llvm::BitVector &amp;' data-ref="10NewDefs">NewDefs</dfn>, <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col1 decl" id="11NewUses" title='NewUses' data-type='llvm::BitVector &amp;' data-ref="11NewUses">NewUses</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="12Reg" title='Reg' data-type='unsigned int' data-ref="12Reg">Reg</dfn>,</td></tr>
<tr><th id="131">131</th><td>                          <em>bool</em> <dfn class="local col3 decl" id="13IsDef" title='IsDef' data-type='bool' data-ref="13IsDef">IsDef</dfn>) <em>const</em>;</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td>    <i class="doc" data-doc="_ZNK12_GLOBAL__N_111RegDefsUses10isRegInSetERKN4llvm9BitVectorEj">/// Returns true if Reg or its alias is in RegSet.</i></td></tr>
<tr><th id="134">134</th><td>    <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_111RegDefsUses10isRegInSetERKN4llvm9BitVectorEj" title='(anonymous namespace)::RegDefsUses::isRegInSet' data-type='bool (anonymous namespace)::RegDefsUses::isRegInSet(const llvm::BitVector &amp; RegSet, unsigned int Reg) const' data-ref="_ZNK12_GLOBAL__N_111RegDefsUses10isRegInSetERKN4llvm9BitVectorEj">isRegInSet</a>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col4 decl" id="14RegSet" title='RegSet' data-type='const llvm::BitVector &amp;' data-ref="14RegSet">RegSet</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="15Reg" title='Reg' data-type='unsigned int' data-ref="15Reg">Reg</dfn>) <em>const</em>;</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::RegDefsUses::TRI" title='(anonymous namespace)::RegDefsUses::TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="(anonymousnamespace)::RegDefsUses::TRI">TRI</dfn>;</td></tr>
<tr><th id="137">137</th><td>    <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="tu decl" id="(anonymousnamespace)::RegDefsUses::Defs" title='(anonymous namespace)::RegDefsUses::Defs' data-type='llvm::BitVector' data-ref="(anonymousnamespace)::RegDefsUses::Defs">Defs</dfn>, <dfn class="tu decl" id="(anonymousnamespace)::RegDefsUses::Uses" title='(anonymous namespace)::RegDefsUses::Uses' data-type='llvm::BitVector' data-ref="(anonymousnamespace)::RegDefsUses::Uses">Uses</dfn>;</td></tr>
<tr><th id="138">138</th><td>  };</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>  <i class="doc" data-doc="(anonymousnamespace)::InspectMemInstr">/// Base class for inspecting loads and stores.</i></td></tr>
<tr><th id="141">141</th><td>  <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::InspectMemInstr" title='(anonymous namespace)::InspectMemInstr' data-ref="(anonymousnamespace)::InspectMemInstr">InspectMemInstr</dfn> {</td></tr>
<tr><th id="142">142</th><td>  <b>public</b>:</td></tr>
<tr><th id="143">143</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115InspectMemInstrC1Eb" title='(anonymous namespace)::InspectMemInstr::InspectMemInstr' data-type='void (anonymous namespace)::InspectMemInstr::InspectMemInstr(bool ForbidMemInstr_)' data-ref="_ZN12_GLOBAL__N_115InspectMemInstrC1Eb">InspectMemInstr</dfn>(<em>bool</em> <dfn class="local col6 decl" id="16ForbidMemInstr_" title='ForbidMemInstr_' data-type='bool' data-ref="16ForbidMemInstr_">ForbidMemInstr_</dfn>) : <a class="tu member" href="#(anonymousnamespace)::InspectMemInstr::ForbidMemInstr" title='(anonymous namespace)::InspectMemInstr::ForbidMemInstr' data-use='w' data-ref="(anonymousnamespace)::InspectMemInstr::ForbidMemInstr">ForbidMemInstr</a>(<a class="local col6 ref" href="#16ForbidMemInstr_" title='ForbidMemInstr_' data-ref="16ForbidMemInstr_">ForbidMemInstr_</a>) {}</td></tr>
<tr><th id="144">144</th><td>    <b>virtual</b> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_115InspectMemInstrD1Ev" title='(anonymous namespace)::InspectMemInstr::~InspectMemInstr' data-type='void (anonymous namespace)::InspectMemInstr::~InspectMemInstr()' data-ref="_ZN12_GLOBAL__N_115InspectMemInstrD1Ev">~InspectMemInstr</dfn>() = <b>default</b>;</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_115InspectMemInstr9hasHazardERKN4llvm12MachineInstrE">/// Return true if MI cannot be moved to delay slot.</i></td></tr>
<tr><th id="147">147</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115InspectMemInstr9hasHazardERKN4llvm12MachineInstrE" title='(anonymous namespace)::InspectMemInstr::hasHazard' data-type='bool (anonymous namespace)::InspectMemInstr::hasHazard(const llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_115InspectMemInstr9hasHazardERKN4llvm12MachineInstrE">hasHazard</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="17MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="17MI">MI</dfn>);</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>  <b>protected</b>:</td></tr>
<tr><th id="150">150</th><td>    <i class="doc" data-doc="(anonymousnamespace)::InspectMemInstr::OrigSeenLoad">/// Flags indicating whether loads or stores have been seen.</i></td></tr>
<tr><th id="151">151</th><td>    <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::InspectMemInstr::OrigSeenLoad" title='(anonymous namespace)::InspectMemInstr::OrigSeenLoad' data-type='bool' data-ref="(anonymousnamespace)::InspectMemInstr::OrigSeenLoad">OrigSeenLoad</dfn> = <b>false</b>;</td></tr>
<tr><th id="152">152</th><td>    <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::InspectMemInstr::OrigSeenStore" title='(anonymous namespace)::InspectMemInstr::OrigSeenStore' data-type='bool' data-ref="(anonymousnamespace)::InspectMemInstr::OrigSeenStore">OrigSeenStore</dfn> = <b>false</b>;</td></tr>
<tr><th id="153">153</th><td>    <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::InspectMemInstr::SeenLoad" title='(anonymous namespace)::InspectMemInstr::SeenLoad' data-type='bool' data-ref="(anonymousnamespace)::InspectMemInstr::SeenLoad">SeenLoad</dfn> = <b>false</b>;</td></tr>
<tr><th id="154">154</th><td>    <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::InspectMemInstr::SeenStore" title='(anonymous namespace)::InspectMemInstr::SeenStore' data-type='bool' data-ref="(anonymousnamespace)::InspectMemInstr::SeenStore">SeenStore</dfn> = <b>false</b>;</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td>    <i class="doc" data-doc="(anonymousnamespace)::InspectMemInstr::ForbidMemInstr">/// Memory instructions are not allowed to move to delay slot if this flag</i></td></tr>
<tr><th id="157">157</th><td><i class="doc" data-doc="(anonymousnamespace)::InspectMemInstr::ForbidMemInstr">    /// is true.</i></td></tr>
<tr><th id="158">158</th><td>    <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::InspectMemInstr::ForbidMemInstr" title='(anonymous namespace)::InspectMemInstr::ForbidMemInstr' data-type='bool' data-ref="(anonymousnamespace)::InspectMemInstr::ForbidMemInstr">ForbidMemInstr</dfn>;</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>  <b>private</b>:</td></tr>
<tr><th id="161">161</th><td>    <b>virtual</b> <em>bool</em> <dfn class="virtual tu decl" id="_ZN12_GLOBAL__N_115InspectMemInstr10hasHazard_ERKN4llvm12MachineInstrE" title='(anonymous namespace)::InspectMemInstr::hasHazard_' data-type='bool (anonymous namespace)::InspectMemInstr::hasHazard_(const llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_115InspectMemInstr10hasHazard_ERKN4llvm12MachineInstrE">hasHazard_</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="18MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="18MI">MI</dfn>) = <var>0</var>;</td></tr>
<tr><th id="162">162</th><td>  };</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td>  <i class="doc" data-doc="(anonymousnamespace)::NoMemInstr">/// This subclass rejects any memory instructions.</i></td></tr>
<tr><th id="165">165</th><td>  <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::NoMemInstr" title='(anonymous namespace)::NoMemInstr' data-ref="(anonymousnamespace)::NoMemInstr">NoMemInstr</dfn> : <b>public</b> <a class="tu type" href="#(anonymousnamespace)::InspectMemInstr" title='(anonymous namespace)::InspectMemInstr' data-ref="(anonymousnamespace)::InspectMemInstr">InspectMemInstr</a> {</td></tr>
<tr><th id="166">166</th><td>  <b>public</b>:</td></tr>
<tr><th id="167">167</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_110NoMemInstrC1Ev" title='(anonymous namespace)::NoMemInstr::NoMemInstr' data-type='void (anonymous namespace)::NoMemInstr::NoMemInstr()' data-ref="_ZN12_GLOBAL__N_110NoMemInstrC1Ev">NoMemInstr</dfn>() : <a class="tu type" href="#(anonymousnamespace)::InspectMemInstr" title='(anonymous namespace)::InspectMemInstr' data-ref="(anonymousnamespace)::InspectMemInstr">InspectMemInstr</a><a class="tu ref" href="#_ZN12_GLOBAL__N_115InspectMemInstrC1Eb" title='(anonymous namespace)::InspectMemInstr::InspectMemInstr' data-use='c' data-ref="_ZN12_GLOBAL__N_115InspectMemInstrC1Eb">(</a><b>true</b>) {}</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td>  <b>private</b>:</td></tr>
<tr><th id="170">170</th><td>    <em>bool</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_110NoMemInstr10hasHazard_ERKN4llvm12MachineInstrE" title='(anonymous namespace)::NoMemInstr::hasHazard_' data-type='bool (anonymous namespace)::NoMemInstr::hasHazard_(const llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_110NoMemInstr10hasHazard_ERKN4llvm12MachineInstrE">hasHazard_</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="19MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="19MI">MI</dfn>) override { <b>return</b> <b>true</b>; }</td></tr>
<tr><th id="171">171</th><td>  };</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td>  <i class="doc" data-doc="(anonymousnamespace)::LoadFromStackOrConst">/// This subclass accepts loads from stacks and constant loads.</i></td></tr>
<tr><th id="174">174</th><td>  <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::LoadFromStackOrConst" title='(anonymous namespace)::LoadFromStackOrConst' data-ref="(anonymousnamespace)::LoadFromStackOrConst">LoadFromStackOrConst</dfn> : <b>public</b> <a class="tu type" href="#(anonymousnamespace)::InspectMemInstr" title='(anonymous namespace)::InspectMemInstr' data-ref="(anonymousnamespace)::InspectMemInstr">InspectMemInstr</a> {</td></tr>
<tr><th id="175">175</th><td>  <b>public</b>:</td></tr>
<tr><th id="176">176</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_120LoadFromStackOrConstC1Ev" title='(anonymous namespace)::LoadFromStackOrConst::LoadFromStackOrConst' data-type='void (anonymous namespace)::LoadFromStackOrConst::LoadFromStackOrConst()' data-ref="_ZN12_GLOBAL__N_120LoadFromStackOrConstC1Ev">LoadFromStackOrConst</dfn>() : <a class="tu type" href="#(anonymousnamespace)::InspectMemInstr" title='(anonymous namespace)::InspectMemInstr' data-ref="(anonymousnamespace)::InspectMemInstr">InspectMemInstr</a><a class="tu ref" href="#_ZN12_GLOBAL__N_115InspectMemInstrC1Eb" title='(anonymous namespace)::InspectMemInstr::InspectMemInstr' data-use='c' data-ref="_ZN12_GLOBAL__N_115InspectMemInstrC1Eb">(</a><b>false</b>) {}</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td>  <b>private</b>:</td></tr>
<tr><th id="179">179</th><td>    <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_120LoadFromStackOrConst10hasHazard_ERKN4llvm12MachineInstrE" title='(anonymous namespace)::LoadFromStackOrConst::hasHazard_' data-type='bool (anonymous namespace)::LoadFromStackOrConst::hasHazard_(const llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_120LoadFromStackOrConst10hasHazard_ERKN4llvm12MachineInstrE">hasHazard_</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="20MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="20MI">MI</dfn>) override;</td></tr>
<tr><th id="180">180</th><td>  };</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td>  <i class="doc" data-doc="(anonymousnamespace)::MemDefsUses">/// This subclass uses memory dependence information to determine whether a</i></td></tr>
<tr><th id="183">183</th><td><i class="doc" data-doc="(anonymousnamespace)::MemDefsUses">  /// memory instruction can be moved to a delay slot.</i></td></tr>
<tr><th id="184">184</th><td>  <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::MemDefsUses" title='(anonymous namespace)::MemDefsUses' data-ref="(anonymousnamespace)::MemDefsUses">MemDefsUses</dfn> : <b>public</b> <a class="tu type" href="#(anonymousnamespace)::InspectMemInstr" title='(anonymous namespace)::InspectMemInstr' data-ref="(anonymousnamespace)::InspectMemInstr">InspectMemInstr</a> {</td></tr>
<tr><th id="185">185</th><td>  <b>public</b>:</td></tr>
<tr><th id="186">186</th><td>    <a class="tu decl" href="#_ZN12_GLOBAL__N_111MemDefsUsesC1ERKN4llvm10DataLayoutEPKNS1_16MachineFrameInfoE" title='(anonymous namespace)::MemDefsUses::MemDefsUses' data-type='void (anonymous namespace)::MemDefsUses::MemDefsUses(const llvm::DataLayout &amp; DL, const llvm::MachineFrameInfo * MFI)' data-ref="_ZN12_GLOBAL__N_111MemDefsUsesC1ERKN4llvm10DataLayoutEPKNS1_16MachineFrameInfoE">MemDefsUses</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> &amp;<dfn class="local col1 decl" id="21DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="21DL">DL</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> *<dfn class="local col2 decl" id="22MFI" title='MFI' data-type='const llvm::MachineFrameInfo *' data-ref="22MFI">MFI</dfn>);</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td>  <b>private</b>:</td></tr>
<tr><th id="189">189</th><td>    <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::MemDefsUses::ValueType" title='(anonymous namespace)::MemDefsUses::ValueType' data-type='PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;' data-ref="(anonymousnamespace)::MemDefsUses::ValueType">ValueType</dfn> = <a class="type" href="../../../include/llvm/ADT/PointerUnion.h.html#llvm::PointerUnion" title='llvm::PointerUnion' data-ref="llvm::PointerUnion">PointerUnion</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue">PseudoSourceValue</a> *&gt;;</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td>    <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_111MemDefsUses10hasHazard_ERKN4llvm12MachineInstrE" title='(anonymous namespace)::MemDefsUses::hasHazard_' data-type='bool (anonymous namespace)::MemDefsUses::hasHazard_(const llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_111MemDefsUses10hasHazard_ERKN4llvm12MachineInstrE">hasHazard_</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="23MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="23MI">MI</dfn>) override;</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_111MemDefsUses14updateDefsUsesEN4llvm12PointerUnionIJPKNS1_5ValueEPKNS1_17PseudoSourceValueEEEEb">/// Update Defs and Uses. Return true if there exist dependences that</i></td></tr>
<tr><th id="194">194</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_111MemDefsUses14updateDefsUsesEN4llvm12PointerUnionIJPKNS1_5ValueEPKNS1_17PseudoSourceValueEEEEb">    /// disqualify the delay slot candidate between V and values in Uses and</i></td></tr>
<tr><th id="195">195</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_111MemDefsUses14updateDefsUsesEN4llvm12PointerUnionIJPKNS1_5ValueEPKNS1_17PseudoSourceValueEEEEb">    /// Defs.</i></td></tr>
<tr><th id="196">196</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111MemDefsUses14updateDefsUsesEN4llvm12PointerUnionIJPKNS1_5ValueEPKNS1_17PseudoSourceValueEEEEb" title='(anonymous namespace)::MemDefsUses::updateDefsUses' data-type='bool (anonymous namespace)::MemDefsUses::updateDefsUses(ValueType V, bool MayStore)' data-ref="_ZN12_GLOBAL__N_111MemDefsUses14updateDefsUsesEN4llvm12PointerUnionIJPKNS1_5ValueEPKNS1_17PseudoSourceValueEEEEb">updateDefsUses</a>(<a class="tu typedef" href="#(anonymousnamespace)::MemDefsUses::ValueType" title='(anonymous namespace)::MemDefsUses::ValueType' data-type='PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;' data-ref="(anonymousnamespace)::MemDefsUses::ValueType">ValueType</a> <dfn class="local col4 decl" id="24V" title='V' data-type='ValueType' data-ref="24V">V</dfn>, <em>bool</em> <dfn class="local col5 decl" id="25MayStore" title='MayStore' data-type='bool' data-ref="25MayStore">MayStore</dfn>);</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td>    <i class="doc" data-doc="_ZNK12_GLOBAL__N_111MemDefsUses20getUnderlyingObjectsERKN4llvm12MachineInstrERNS1_15SmallVectorImplINS1_12PointerUnionIJPKNS1_5ValueEPKNS1_17PseudoSourceValueEEEEEE">/// Get the list of underlying objects of MI's memory operand.</i></td></tr>
<tr><th id="199">199</th><td>    <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_111MemDefsUses20getUnderlyingObjectsERKN4llvm12MachineInstrERNS1_15SmallVectorImplINS1_12PointerUnionIJPKNS1_5ValueEPKNS1_17PseudoSourceValueEEEEEE" title='(anonymous namespace)::MemDefsUses::getUnderlyingObjects' data-type='bool (anonymous namespace)::MemDefsUses::getUnderlyingObjects(const llvm::MachineInstr &amp; MI, SmallVectorImpl&lt;ValueType&gt; &amp; Objects) const' data-ref="_ZNK12_GLOBAL__N_111MemDefsUses20getUnderlyingObjectsERKN4llvm12MachineInstrERNS1_15SmallVectorImplINS1_12PointerUnionIJPKNS1_5ValueEPKNS1_17PseudoSourceValueEEEEEE">getUnderlyingObjects</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="26MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="26MI">MI</dfn>,</td></tr>
<tr><th id="200">200</th><td>                              <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="tu typedef" href="#(anonymousnamespace)::MemDefsUses::ValueType" title='(anonymous namespace)::MemDefsUses::ValueType' data-type='PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;' data-ref="(anonymousnamespace)::MemDefsUses::ValueType">ValueType</a>&gt; &amp;<dfn class="local col7 decl" id="27Objects" title='Objects' data-type='SmallVectorImpl&lt;ValueType&gt; &amp;' data-ref="27Objects">Objects</dfn>) <em>const</em>;</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::MemDefsUses::MFI" title='(anonymous namespace)::MemDefsUses::MFI' data-type='const llvm::MachineFrameInfo *' data-ref="(anonymousnamespace)::MemDefsUses::MFI">MFI</dfn>;</td></tr>
<tr><th id="203">203</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet">SmallPtrSet</a>&lt;<a class="tu typedef" href="#(anonymousnamespace)::MemDefsUses::ValueType" title='(anonymous namespace)::MemDefsUses::ValueType' data-type='PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;' data-ref="(anonymousnamespace)::MemDefsUses::ValueType">ValueType</a>, <var>4</var>&gt; <dfn class="tu decl" id="(anonymousnamespace)::MemDefsUses::Uses" title='(anonymous namespace)::MemDefsUses::Uses' data-type='SmallPtrSet&lt;ValueType, 4&gt;' data-ref="(anonymousnamespace)::MemDefsUses::Uses">Uses</dfn>, <dfn class="tu decl" id="(anonymousnamespace)::MemDefsUses::Defs" title='(anonymous namespace)::MemDefsUses::Defs' data-type='SmallPtrSet&lt;ValueType, 4&gt;' data-ref="(anonymousnamespace)::MemDefsUses::Defs">Defs</dfn>;</td></tr>
<tr><th id="204">204</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::MemDefsUses::DL" title='(anonymous namespace)::MemDefsUses::DL' data-type='const llvm::DataLayout &amp;' data-ref="(anonymousnamespace)::MemDefsUses::DL">DL</dfn>;</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td>    <i class="doc" data-doc="(anonymousnamespace)::MemDefsUses::SeenNoObjLoad">/// Flags indicating whether loads or stores with no underlying objects have</i></td></tr>
<tr><th id="207">207</th><td><i class="doc" data-doc="(anonymousnamespace)::MemDefsUses::SeenNoObjLoad">    /// been seen.</i></td></tr>
<tr><th id="208">208</th><td>    <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::MemDefsUses::SeenNoObjLoad" title='(anonymous namespace)::MemDefsUses::SeenNoObjLoad' data-type='bool' data-ref="(anonymousnamespace)::MemDefsUses::SeenNoObjLoad">SeenNoObjLoad</dfn> = <b>false</b>;</td></tr>
<tr><th id="209">209</th><td>    <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::MemDefsUses::SeenNoObjStore" title='(anonymous namespace)::MemDefsUses::SeenNoObjStore' data-type='bool' data-ref="(anonymousnamespace)::MemDefsUses::SeenNoObjStore">SeenNoObjStore</dfn> = <b>false</b>;</td></tr>
<tr><th id="210">210</th><td>  };</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td>  <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::MipsDelaySlotFiller" title='(anonymous namespace)::MipsDelaySlotFiller' data-ref="(anonymousnamespace)::MipsDelaySlotFiller">MipsDelaySlotFiller</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="213">213</th><td>  <b>public</b>:</td></tr>
<tr><th id="214">214</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_119MipsDelaySlotFillerC1Ev" title='(anonymous namespace)::MipsDelaySlotFiller::MipsDelaySlotFiller' data-type='void (anonymous namespace)::MipsDelaySlotFiller::MipsDelaySlotFiller()' data-ref="_ZN12_GLOBAL__N_119MipsDelaySlotFillerC1Ev">MipsDelaySlotFiller</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::MipsDelaySlotFiller::ID" title='(anonymous namespace)::MipsDelaySlotFiller::ID' data-use='a' data-ref="(anonymousnamespace)::MipsDelaySlotFiller::ID">ID</a>) {</td></tr>
<tr><th id="215">215</th><td>      <a class="ref" href="#308" title='llvm::initializeMipsDelaySlotFillerPass' data-ref="_ZN4llvm33initializeMipsDelaySlotFillerPassERNS_12PassRegistryE">initializeMipsDelaySlotFillerPass</a>(<span class='refarg'>*<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="216">216</th><td>    }</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td>    <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller11getPassNameEv" title='(anonymous namespace)::MipsDelaySlotFiller::getPassName' data-type='llvm::StringRef (anonymous namespace)::MipsDelaySlotFiller::getPassName() const' data-ref="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller11getPassNameEv">getPassName</dfn>() <em>const</em> override { <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Mips Delay Slot Filler"</q>; }</td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td>    <em>bool</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_119MipsDelaySlotFiller20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::MipsDelaySlotFiller::runOnMachineFunction' data-type='bool (anonymous namespace)::MipsDelaySlotFiller::runOnMachineFunction(llvm::MachineFunction &amp; F)' data-ref="_ZN12_GLOBAL__N_119MipsDelaySlotFiller20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="28F" title='F' data-type='llvm::MachineFunction &amp;' data-ref="28F">F</dfn>) override {</td></tr>
<tr><th id="221">221</th><td>      <a class="tu member" href="#(anonymousnamespace)::MipsDelaySlotFiller::TM" title='(anonymous namespace)::MipsDelaySlotFiller::TM' data-use='w' data-ref="(anonymousnamespace)::MipsDelaySlotFiller::TM">TM</a> = &amp;<a class="local col8 ref" href="#28F" title='F' data-ref="28F">F</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>();</td></tr>
<tr><th id="222">222</th><td>      <em>bool</em> <dfn class="local col9 decl" id="29Changed" title='Changed' data-type='bool' data-ref="29Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="223">223</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a> <dfn class="local col0 decl" id="30FI" title='FI' data-type='MachineFunction::iterator' data-ref="30FI">FI</dfn> = <a class="local col8 ref" href="#28F" title='F' data-ref="28F">F</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5beginEv" title='llvm::MachineFunction::begin' data-ref="_ZN4llvm15MachineFunction5beginEv">begin</a>(), <dfn class="local col1 decl" id="31FE" title='FE' data-type='MachineFunction::iterator' data-ref="31FE">FE</dfn> = <a class="local col8 ref" href="#28F" title='F' data-ref="28F">F</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction3endEv" title='llvm::MachineFunction::end' data-ref="_ZN4llvm15MachineFunction3endEv">end</a>();</td></tr>
<tr><th id="224">224</th><td>           <a class="local col0 ref" href="#30FI" title='FI' data-ref="30FI">FI</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col1 ref" href="#31FE" title='FE' data-ref="31FE">FE</a>; <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col0 ref" href="#30FI" title='FI' data-ref="30FI">FI</a>)</td></tr>
<tr><th id="225">225</th><td>        <a class="local col9 ref" href="#29Changed" title='Changed' data-ref="29Changed">Changed</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_119MipsDelaySlotFiller22runOnMachineBasicBlockERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MipsDelaySlotFiller::runOnMachineBasicBlock' data-use='c' data-ref="_ZN12_GLOBAL__N_119MipsDelaySlotFiller22runOnMachineBasicBlockERN4llvm17MachineBasicBlockE">runOnMachineBasicBlock</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col0 ref" href="#30FI" title='FI' data-ref="30FI">FI</a></span>);</td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td>      <i>// This pass invalidates liveness information when it reorders</i></td></tr>
<tr><th id="228">228</th><td><i>      // instructions to fill delay slot. Without this, -verify-machineinstrs</i></td></tr>
<tr><th id="229">229</th><td><i>      // will fail.</i></td></tr>
<tr><th id="230">230</th><td>      <b>if</b> (<a class="local col9 ref" href="#29Changed" title='Changed' data-ref="29Changed">Changed</a>)</td></tr>
<tr><th id="231">231</th><td>        <a class="local col8 ref" href="#28F" title='F' data-ref="28F">F</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo18invalidateLivenessEv" title='llvm::MachineRegisterInfo::invalidateLiveness' data-ref="_ZN4llvm19MachineRegisterInfo18invalidateLivenessEv">invalidateLiveness</a>();</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td>      <b>return</b> <a class="local col9 ref" href="#29Changed" title='Changed' data-ref="29Changed">Changed</a>;</td></tr>
<tr><th id="234">234</th><td>    }</td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller21getRequiredPropertiesEv" title='(anonymous namespace)::MipsDelaySlotFiller::getRequiredProperties' data-type='llvm::MachineFunctionProperties (anonymous namespace)::MipsDelaySlotFiller::getRequiredProperties() const' data-ref="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller21getRequiredPropertiesEv">getRequiredProperties</dfn>() <em>const</em> override {</td></tr>
<tr><th id="237">237</th><td>      <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineFunction.h.html#109" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1ERKS0_"></a><a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#109" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1Ev">(</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" title='llvm::MachineFunctionProperties::set' data-ref="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE">set</a>(</td></tr>
<tr><th id="238">238</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property">Property</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property::NoVRegs" title='llvm::MachineFunctionProperties::Property::NoVRegs' data-ref="llvm::MachineFunctionProperties::Property::NoVRegs">NoVRegs</a>);</td></tr>
<tr><th id="239">239</th><td>    }</td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td>    <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::MipsDelaySlotFiller::getAnalysisUsage' data-type='void (anonymous namespace)::MipsDelaySlotFiller::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col2 decl" id="32AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="32AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="242">242</th><td>      <a class="local col2 ref" href="#32AU" title='AU' data-ref="32AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBranchProbabilityInfo.h.html#llvm::MachineBranchProbabilityInfo" title='llvm::MachineBranchProbabilityInfo' data-ref="llvm::MachineBranchProbabilityInfo">MachineBranchProbabilityInfo</a>&gt;();</td></tr>
<tr><th id="243">243</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col2 ref" href="#32AU" title='AU' data-ref="32AU">AU</a></span>);</td></tr>
<tr><th id="244">244</th><td>    }</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td>    <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::MipsDelaySlotFiller::ID" title='(anonymous namespace)::MipsDelaySlotFiller::ID' data-type='char' data-ref="(anonymousnamespace)::MipsDelaySlotFiller::ID">ID</dfn>;</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td>  <b>private</b>:</td></tr>
<tr><th id="249">249</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119MipsDelaySlotFiller22runOnMachineBasicBlockERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MipsDelaySlotFiller::runOnMachineBasicBlock' data-type='bool (anonymous namespace)::MipsDelaySlotFiller::runOnMachineBasicBlock(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_119MipsDelaySlotFiller22runOnMachineBasicBlockERN4llvm17MachineBasicBlockE">runOnMachineBasicBlock</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="33MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="33MBB">MBB</dfn>);</td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::Iter" title='(anonymous namespace)::Iter' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::Iter">Iter</a> <a class="tu decl" href="#_ZN12_GLOBAL__N_119MipsDelaySlotFiller24replaceWithCompactBranchERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocE" title='(anonymous namespace)::MipsDelaySlotFiller::replaceWithCompactBranch' data-type='Iter (anonymous namespace)::MipsDelaySlotFiller::replaceWithCompactBranch(llvm::MachineBasicBlock &amp; MBB, Iter Branch, const llvm::DebugLoc &amp; DL)' data-ref="_ZN12_GLOBAL__N_119MipsDelaySlotFiller24replaceWithCompactBranchERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocE">replaceWithCompactBranch</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="34MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="34MBB">MBB</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::Iter" title='(anonymous namespace)::Iter' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::Iter">Iter</a> <dfn class="local col5 decl" id="35Branch" title='Branch' data-type='Iter' data-ref="35Branch">Branch</dfn>,</td></tr>
<tr><th id="252">252</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col6 decl" id="36DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="36DL">DL</dfn>);</td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td>    <i class="doc" data-doc="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller14delayHasHazardERKN4llvm12MachineInstrERNS_11RegDefsUsesERNS_15InspectMemInstrE">/// This function checks if it is valid to move Candidate to the delay slot</i></td></tr>
<tr><th id="255">255</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller14delayHasHazardERKN4llvm12MachineInstrERNS_11RegDefsUsesERNS_15InspectMemInstrE">    /// and returns true if it isn't. It also updates memory and register</i></td></tr>
<tr><th id="256">256</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller14delayHasHazardERKN4llvm12MachineInstrERNS_11RegDefsUsesERNS_15InspectMemInstrE">    /// dependence information.</i></td></tr>
<tr><th id="257">257</th><td>    <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_119MipsDelaySlotFiller14delayHasHazardERKN4llvm12MachineInstrERNS_11RegDefsUsesERNS_15InspectMemInstrE" title='(anonymous namespace)::MipsDelaySlotFiller::delayHasHazard' data-type='bool (anonymous namespace)::MipsDelaySlotFiller::delayHasHazard(const llvm::MachineInstr &amp; Candidate, (anonymous namespace)::RegDefsUses &amp; RegDU, (anonymous namespace)::InspectMemInstr &amp; IM) const' data-ref="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller14delayHasHazardERKN4llvm12MachineInstrERNS_11RegDefsUsesERNS_15InspectMemInstrE">delayHasHazard</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="37Candidate" title='Candidate' data-type='const llvm::MachineInstr &amp;' data-ref="37Candidate">Candidate</dfn>, <a class="tu type" href="#(anonymousnamespace)::RegDefsUses" title='(anonymous namespace)::RegDefsUses' data-ref="(anonymousnamespace)::RegDefsUses">RegDefsUses</a> &amp;<dfn class="local col8 decl" id="38RegDU" title='RegDU' data-type='(anonymous namespace)::RegDefsUses &amp;' data-ref="38RegDU">RegDU</dfn>,</td></tr>
<tr><th id="258">258</th><td>                        <a class="tu type" href="#(anonymousnamespace)::InspectMemInstr" title='(anonymous namespace)::InspectMemInstr' data-ref="(anonymousnamespace)::InspectMemInstr">InspectMemInstr</a> &amp;<dfn class="local col9 decl" id="39IM" title='IM' data-type='(anonymous namespace)::InspectMemInstr &amp;' data-ref="39IM">IM</dfn>) <em>const</em>;</td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td>    <i class="doc">/// This function searches range [Begin, End) for an instruction that can be</i></td></tr>
<tr><th id="261">261</th><td><i class="doc">    /// moved to the delay slot. Returns true on success.</i></td></tr>
<tr><th id="262">262</th><td>    <b>template</b>&lt;<b>typename</b> IterTy&gt;</td></tr>
<tr><th id="263">263</th><td>    <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_119MipsDelaySlotFiller11searchRangeERN4llvm17MachineBasicBlockET_S4_RNS_11RegDefsUsesERNS_15InspectMemInstrENS1_26MachineInstrBundleI6658284" title='(anonymous namespace)::MipsDelaySlotFiller::searchRange' data-type='bool (anonymous namespace)::MipsDelaySlotFiller::searchRange(llvm::MachineBasicBlock &amp; MBB, IterTy Begin, IterTy End, (anonymous namespace)::RegDefsUses &amp; RegDU, (anonymous namespace)::InspectMemInstr &amp; IM, Iter Slot, IterTy &amp; Filler) const' data-ref="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller11searchRangeERN4llvm17MachineBasicBlockET_S4_RNS_11RegDefsUsesERNS_15InspectMemInstrENS1_26MachineInstrBundleI6658284">searchRange</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="40MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="40MBB">MBB</dfn>, IterTy <dfn class="local col1 decl" id="41Begin" title='Begin' data-type='IterTy' data-ref="41Begin">Begin</dfn>, IterTy <dfn class="local col2 decl" id="42End" title='End' data-type='IterTy' data-ref="42End">End</dfn>,</td></tr>
<tr><th id="264">264</th><td>                     <a class="tu type" href="#(anonymousnamespace)::RegDefsUses" title='(anonymous namespace)::RegDefsUses' data-ref="(anonymousnamespace)::RegDefsUses">RegDefsUses</a> &amp;<dfn class="local col3 decl" id="43RegDU" title='RegDU' data-type='(anonymous namespace)::RegDefsUses &amp;' data-ref="43RegDU">RegDU</dfn>, <a class="tu type" href="#(anonymousnamespace)::InspectMemInstr" title='(anonymous namespace)::InspectMemInstr' data-ref="(anonymousnamespace)::InspectMemInstr">InspectMemInstr</a> &amp;<dfn class="local col4 decl" id="44IM" title='IM' data-type='(anonymous namespace)::InspectMemInstr &amp;' data-ref="44IM">IM</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::Iter" title='(anonymous namespace)::Iter' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::Iter">Iter</a> <dfn class="local col5 decl" id="45Slot" title='Slot' data-type='Iter' data-ref="45Slot">Slot</dfn>,</td></tr>
<tr><th id="265">265</th><td>                     IterTy &amp;<dfn class="local col6 decl" id="46Filler" title='Filler' data-type='IterTy &amp;' data-ref="46Filler">Filler</dfn>) <em>const</em>;</td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td>    <i class="doc" data-doc="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller14searchBackwardERN4llvm17MachineBasicBlockERNS1_12MachineInstrE">/// This function searches in the backward direction for an instruction that</i></td></tr>
<tr><th id="268">268</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller14searchBackwardERN4llvm17MachineBasicBlockERNS1_12MachineInstrE">    /// can be moved to the delay slot. Returns true on success.</i></td></tr>
<tr><th id="269">269</th><td>    <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_119MipsDelaySlotFiller14searchBackwardERN4llvm17MachineBasicBlockERNS1_12MachineInstrE" title='(anonymous namespace)::MipsDelaySlotFiller::searchBackward' data-type='bool (anonymous namespace)::MipsDelaySlotFiller::searchBackward(llvm::MachineBasicBlock &amp; MBB, llvm::MachineInstr &amp; Slot) const' data-ref="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller14searchBackwardERN4llvm17MachineBasicBlockERNS1_12MachineInstrE">searchBackward</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="47MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="47MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="48Slot" title='Slot' data-type='llvm::MachineInstr &amp;' data-ref="48Slot">Slot</dfn>) <em>const</em>;</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td>    <i class="doc" data-doc="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller13searchForwardERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">/// This function searches MBB in the forward direction for an instruction</i></td></tr>
<tr><th id="272">272</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller13searchForwardERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">    /// that can be moved to the delay slot. Returns true on success.</i></td></tr>
<tr><th id="273">273</th><td>    <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_119MipsDelaySlotFiller13searchForwardERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::MipsDelaySlotFiller::searchForward' data-type='bool (anonymous namespace)::MipsDelaySlotFiller::searchForward(llvm::MachineBasicBlock &amp; MBB, Iter Slot) const' data-ref="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller13searchForwardERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">searchForward</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="49MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="49MBB">MBB</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::Iter" title='(anonymous namespace)::Iter' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::Iter">Iter</a> <dfn class="local col0 decl" id="50Slot" title='Slot' data-type='Iter' data-ref="50Slot">Slot</dfn>) <em>const</em>;</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td>    <i class="doc" data-doc="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller13searchSuccBBsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">/// This function searches one of MBB's successor blocks for an instruction</i></td></tr>
<tr><th id="276">276</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller13searchSuccBBsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">    /// that can be moved to the delay slot and inserts clones of the</i></td></tr>
<tr><th id="277">277</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller13searchSuccBBsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">    /// instruction into the successor's predecessor blocks.</i></td></tr>
<tr><th id="278">278</th><td>    <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_119MipsDelaySlotFiller13searchSuccBBsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::MipsDelaySlotFiller::searchSuccBBs' data-type='bool (anonymous namespace)::MipsDelaySlotFiller::searchSuccBBs(llvm::MachineBasicBlock &amp; MBB, Iter Slot) const' data-ref="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller13searchSuccBBsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">searchSuccBBs</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="51MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="51MBB">MBB</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::Iter" title='(anonymous namespace)::Iter' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::Iter">Iter</a> <dfn class="local col2 decl" id="52Slot" title='Slot' data-type='Iter' data-ref="52Slot">Slot</dfn>) <em>const</em>;</td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td>    <i class="doc" data-doc="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller12selectSuccBBERN4llvm17MachineBasicBlockE">/// Pick a successor block of MBB. Return NULL if MBB doesn't have a</i></td></tr>
<tr><th id="281">281</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller12selectSuccBBERN4llvm17MachineBasicBlockE">    /// successor block that is not a landing pad.</i></td></tr>
<tr><th id="282">282</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<a class="tu decl" href="#_ZNK12_GLOBAL__N_119MipsDelaySlotFiller12selectSuccBBERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MipsDelaySlotFiller::selectSuccBB' data-type='llvm::MachineBasicBlock * (anonymous namespace)::MipsDelaySlotFiller::selectSuccBB(llvm::MachineBasicBlock &amp; B) const' data-ref="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller12selectSuccBBERN4llvm17MachineBasicBlockE">selectSuccBB</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="53B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="53B">B</dfn>) <em>const</em>;</td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td>    <i class="doc" data-doc="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller9getBranchERN4llvm17MachineBasicBlockERKS2_">/// This function analyzes MBB and returns an instruction with an unoccupied</i></td></tr>
<tr><th id="285">285</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller9getBranchERN4llvm17MachineBasicBlockERKS2_">    /// slot that branches to Dst.</i></td></tr>
<tr><th id="286">286</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</a>::<a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::BranchType" title='llvm::MipsInstrInfo::BranchType' data-ref="llvm::MipsInstrInfo::BranchType">BranchType</a>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt;</td></tr>
<tr><th id="287">287</th><td>    <a class="tu decl" href="#_ZNK12_GLOBAL__N_119MipsDelaySlotFiller9getBranchERN4llvm17MachineBasicBlockERKS2_" title='(anonymous namespace)::MipsDelaySlotFiller::getBranch' data-type='std::pair&lt;MipsInstrInfo::BranchType, MachineInstr *&gt; (anonymous namespace)::MipsDelaySlotFiller::getBranch(llvm::MachineBasicBlock &amp; MBB, const llvm::MachineBasicBlock &amp; Dst) const' data-ref="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller9getBranchERN4llvm17MachineBasicBlockERKS2_">getBranch</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="54MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="54MBB">MBB</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="55Dst" title='Dst' data-type='const llvm::MachineBasicBlock &amp;' data-ref="55Dst">Dst</dfn>) <em>const</em>;</td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td>    <i class="doc" data-doc="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller11examinePredERN4llvm17MachineBasicBlockERKS2_RNS_11RegDefsUsesERbRNS1_13SmallDenseMapIPS2_PNS1_12MachineInstrE8282448">/// Examine Pred and see if it is possible to insert an instruction into</i></td></tr>
<tr><th id="290">290</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller11examinePredERN4llvm17MachineBasicBlockERKS2_RNS_11RegDefsUsesERbRNS1_13SmallDenseMapIPS2_PNS1_12MachineInstrE8282448">    /// one of its branches delay slot or its end.</i></td></tr>
<tr><th id="291">291</th><td>    <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_119MipsDelaySlotFiller11examinePredERN4llvm17MachineBasicBlockERKS2_RNS_11RegDefsUsesERbRNS1_13SmallDenseMapIPS2_PNS1_12MachineInstrE8282448" title='(anonymous namespace)::MipsDelaySlotFiller::examinePred' data-type='bool (anonymous namespace)::MipsDelaySlotFiller::examinePred(llvm::MachineBasicBlock &amp; Pred, const llvm::MachineBasicBlock &amp; Succ, (anonymous namespace)::RegDefsUses &amp; RegDU, bool &amp; HasMultipleSuccs, BB2BrMap &amp; BrMap) const' data-ref="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller11examinePredERN4llvm17MachineBasicBlockERKS2_RNS_11RegDefsUsesERbRNS1_13SmallDenseMapIPS2_PNS1_12MachineInstrE8282448">examinePred</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="56Pred" title='Pred' data-type='llvm::MachineBasicBlock &amp;' data-ref="56Pred">Pred</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="57Succ" title='Succ' data-type='const llvm::MachineBasicBlock &amp;' data-ref="57Succ">Succ</dfn>,</td></tr>
<tr><th id="292">292</th><td>                     <a class="tu type" href="#(anonymousnamespace)::RegDefsUses" title='(anonymous namespace)::RegDefsUses' data-ref="(anonymousnamespace)::RegDefsUses">RegDefsUses</a> &amp;<dfn class="local col8 decl" id="58RegDU" title='RegDU' data-type='(anonymous namespace)::RegDefsUses &amp;' data-ref="58RegDU">RegDU</dfn>, <em>bool</em> &amp;<dfn class="local col9 decl" id="59HasMultipleSuccs" title='HasMultipleSuccs' data-type='bool &amp;' data-ref="59HasMultipleSuccs">HasMultipleSuccs</dfn>,</td></tr>
<tr><th id="293">293</th><td>                     <a class="tu typedef" href="#(anonymousnamespace)::BB2BrMap" title='(anonymous namespace)::BB2BrMap' data-type='SmallDenseMap&lt;llvm::MachineBasicBlock *, llvm::MachineInstr *, 2&gt;' data-ref="(anonymousnamespace)::BB2BrMap">BB2BrMap</a> &amp;<dfn class="local col0 decl" id="60BrMap" title='BrMap' data-type='BB2BrMap &amp;' data-ref="60BrMap">BrMap</dfn>) <em>const</em>;</td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td>    <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_119MipsDelaySlotFiller15terminateSearchERKN4llvm12MachineInstrE" title='(anonymous namespace)::MipsDelaySlotFiller::terminateSearch' data-type='bool (anonymous namespace)::MipsDelaySlotFiller::terminateSearch(const llvm::MachineInstr &amp; Candidate) const' data-ref="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller15terminateSearchERKN4llvm12MachineInstrE">terminateSearch</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="61Candidate" title='Candidate' data-type='const llvm::MachineInstr &amp;' data-ref="61Candidate">Candidate</dfn>) <em>const</em>;</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine" title='llvm::TargetMachine' data-ref="llvm::TargetMachine">TargetMachine</a> *<dfn class="tu decl" id="(anonymousnamespace)::MipsDelaySlotFiller::TM" title='(anonymous namespace)::MipsDelaySlotFiller::TM' data-type='const llvm::TargetMachine *' data-ref="(anonymousnamespace)::MipsDelaySlotFiller::TM">TM</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="298">298</th><td>  };</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::MipsDelaySlotFiller" title='(anonymous namespace)::MipsDelaySlotFiller' data-ref="(anonymousnamespace)::MipsDelaySlotFiller">MipsDelaySlotFiller</a>::<dfn class="tu decl def" id="(anonymousnamespace)::MipsDelaySlotFiller::ID" title='(anonymous namespace)::MipsDelaySlotFiller::ID' data-type='char' data-ref="(anonymousnamespace)::MipsDelaySlotFiller::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL17hasUnoccupiedSlotPKN4llvm12MachineInstrE" title='hasUnoccupiedSlot' data-type='bool hasUnoccupiedSlot(const llvm::MachineInstr * MI)' data-ref="_ZL17hasUnoccupiedSlotPKN4llvm12MachineInstrE">hasUnoccupiedSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="62MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="62MI">MI</dfn>) {</td></tr>
<tr><th id="305">305</th><td>  <b>return</b> <a class="local col2 ref" href="#62MI" title='MI' data-ref="62MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12hasDelaySlotENS0_9QueryTypeE" title='llvm::MachineInstr::hasDelaySlot' data-ref="_ZNK4llvm12MachineInstr12hasDelaySlotENS0_9QueryTypeE">hasDelaySlot</a>() &amp;&amp; !<a class="local col2 ref" href="#62MI" title='MI' data-ref="62MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17isBundledWithSuccEv" title='llvm::MachineInstr::isBundledWithSucc' data-ref="_ZNK4llvm12MachineInstr17isBundledWithSuccEv">isBundledWithSucc</a>();</td></tr>
<tr><th id="306">306</th><td>}</td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#33" title="static void *initializeMipsDelaySlotFillerPassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;Fill delay slot for MIPS&quot;, &quot;mips-delay-slot-filler&quot;, &amp;MipsDelaySlotFiller::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;MipsDelaySlotFiller&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeMipsDelaySlotFillerPassFlag; void llvm::initializeMipsDelaySlotFillerPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeMipsDelaySlotFillerPassFlag, initializeMipsDelaySlotFillerPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::MipsDelaySlotFiller" title='(anonymous namespace)::MipsDelaySlotFiller' data-ref="(anonymousnamespace)::MipsDelaySlotFiller">MipsDelaySlotFiller</a>, <a class="macro" href="#53" title="&quot;mips-delay-slot-filler&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>,</td></tr>
<tr><th id="309">309</th><td>                <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Fill delay slot for MIPS"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td><i class="doc" data-doc="_ZL17insertDelayFillerN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_13SmallDenseMapIPNS_17MachineBasicBlockEPS1_Lj2ENS_12DenseMapInf4883413">/// This function inserts clones of Filler into predecessor blocks.</i></td></tr>
<tr><th id="312">312</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL17insertDelayFillerN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_13SmallDenseMapIPNS_17MachineBasicBlockEPS1_Lj2ENS_12DenseMapInf4883413" title='insertDelayFiller' data-type='void insertDelayFiller(Iter Filler, const BB2BrMap &amp; BrMap)' data-ref="_ZL17insertDelayFillerN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_13SmallDenseMapIPNS_17MachineBasicBlockEPS1_Lj2ENS_12DenseMapInf4883413">insertDelayFiller</dfn>(<a class="tu typedef" href="#(anonymousnamespace)::Iter" title='(anonymous namespace)::Iter' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::Iter">Iter</a> <dfn class="local col3 decl" id="63Filler" title='Filler' data-type='Iter' data-ref="63Filler">Filler</dfn>, <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::BB2BrMap" title='(anonymous namespace)::BB2BrMap' data-type='SmallDenseMap&lt;llvm::MachineBasicBlock *, llvm::MachineInstr *, 2&gt;' data-ref="(anonymousnamespace)::BB2BrMap">BB2BrMap</a> &amp;<dfn class="local col4 decl" id="64BrMap" title='BrMap' data-type='const BB2BrMap &amp;' data-ref="64BrMap">BrMap</dfn>) {</td></tr>
<tr><th id="313">313</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col5 decl" id="65MF" title='MF' data-type='llvm::MachineFunction *' data-ref="65MF">MF</dfn> = <a class="local col3 ref" href="#63Filler" title='Filler' data-ref="63Filler">Filler</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td>  <b>for</b> (<a class="tu typedef" href="#(anonymousnamespace)::BB2BrMap" title='(anonymous namespace)::BB2BrMap' data-type='SmallDenseMap&lt;llvm::MachineBasicBlock *, llvm::MachineInstr *, 2&gt;' data-ref="(anonymousnamespace)::BB2BrMap">BB2BrMap</a>::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::SmallDenseMap{llvm::MachineBasicBlock*,llvm::MachineInstr*,2,llvm::DenseMapInfo{llvm::MachineBasicBlock*},llvm::detail::Dense10431872" title='llvm::DenseMapBase&lt;llvm::SmallDenseMap&lt;llvm::MachineBasicBlock *, llvm::MachineInstr *, 2, llvm::DenseMapInfo&lt;llvm::MachineBasicBlock *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineBasicBlock *, llvm::MachineInstr *&gt; &gt;, llvm::MachineBasicBlock *, llvm::MachineInstr *, llvm::DenseMapInfo&lt;llvm::MachineBasicBlock *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineBasicBlock *, llvm::MachineInstr *&gt; &gt;::const_iterator' data-type='DenseMapIterator&lt;llvm::MachineBasicBlock *, llvm::MachineInstr *, llvm::DenseMapInfo&lt;llvm::MachineBasicBlock *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineBasicBlock *, llvm::MachineInstr *&gt;, true&gt;' data-ref="llvm::DenseMapBase{llvm::SmallDenseMap{llvm::MachineBasicBlock*,llvm::MachineInstr*,2,llvm::DenseMapInfo{llvm::MachineBasicBlock*},llvm::detail::Dense10431872">const_iterator</a> <dfn class="local col6 decl" id="66I" title='I' data-type='BB2BrMap::const_iterator' data-ref="66I">I</dfn> = <a class="local col4 ref" href="#64BrMap" title='BrMap' data-ref="64BrMap">BrMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase5beginEv" title='llvm::DenseMapBase::begin' data-ref="_ZNK4llvm12DenseMapBase5beginEv">begin</a>(); <a class="local col6 ref" href="#66I" title='I' data-ref="66I">I</a> <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="local col4 ref" href="#64BrMap" title='BrMap' data-ref="64BrMap">BrMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZNK4llvm12DenseMapBase3endEv">end</a>(); <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorppEv" title='llvm::DenseMapIterator::operator++' data-ref="_ZN4llvm16DenseMapIteratorppEv">++</a><a class="local col6 ref" href="#66I" title='I' data-ref="66I">I</a>) {</td></tr>
<tr><th id="316">316</th><td>    <b>if</b> (<a class="local col6 ref" href="#66I" title='I' data-ref="66I">I</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineBasicBlock *, llvm::MachineInstr *&gt;::second' data-ref="std::pair::second">second</a>) {</td></tr>
<tr><th id="317">317</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MIBundleBuilder" title='llvm::MIBundleBuilder' data-ref="llvm::MIBundleBuilder">MIBundleBuilder</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15MIBundleBuilderC1EPNS_12MachineInstrE" title='llvm::MIBundleBuilder::MIBundleBuilder' data-ref="_ZN4llvm15MIBundleBuilderC1EPNS_12MachineInstrE">(</a><a class="local col6 ref" href="#66I" title='I' data-ref="66I">I</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineBasicBlock *, llvm::MachineInstr *&gt;::second' data-ref="std::pair::second">second</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15MIBundleBuilder6appendEPNS_12MachineInstrE" title='llvm::MIBundleBuilder::append' data-ref="_ZN4llvm15MIBundleBuilder6appendEPNS_12MachineInstrE">append</a>(<a class="local col5 ref" href="#65MF" title='MF' data-ref="65MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction17CloneMachineInstrEPKNS_12MachineInstrE" title='llvm::MachineFunction::CloneMachineInstr' data-ref="_ZN4llvm15MachineFunction17CloneMachineInstrEPKNS_12MachineInstrE">CloneMachineInstr</a>(&amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#63Filler" title='Filler' data-ref="63Filler">Filler</a>));</td></tr>
<tr><th id="318">318</th><td>      <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#56" title='UsefulSlots' data-ref="UsefulSlots">UsefulSlots</a>;</td></tr>
<tr><th id="319">319</th><td>    } <b>else</b> {</td></tr>
<tr><th id="320">320</th><td>      <a class="local col6 ref" href="#66I" title='I' data-ref="66I">I</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineBasicBlock *, llvm::MachineInstr *&gt;::first' data-ref="std::pair::first">first</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="local col6 ref" href="#66I" title='I' data-ref="66I">I</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineBasicBlock *, llvm::MachineInstr *&gt;::first' data-ref="std::pair::first">first</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(), <a class="local col5 ref" href="#65MF" title='MF' data-ref="65MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction17CloneMachineInstrEPKNS_12MachineInstrE" title='llvm::MachineFunction::CloneMachineInstr' data-ref="_ZN4llvm15MachineFunction17CloneMachineInstrEPKNS_12MachineInstrE">CloneMachineInstr</a>(&amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#63Filler" title='Filler' data-ref="63Filler">Filler</a>));</td></tr>
<tr><th id="321">321</th><td>    }</td></tr>
<tr><th id="322">322</th><td>  }</td></tr>
<tr><th id="323">323</th><td>}</td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td><i class="doc" data-doc="_ZL13addLiveInRegsN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_17MachineBasicBlockE">/// This function adds registers Filler defines to MBB's live-in register list.</i></td></tr>
<tr><th id="326">326</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL13addLiveInRegsN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_17MachineBasicBlockE" title='addLiveInRegs' data-type='void addLiveInRegs(Iter Filler, llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZL13addLiveInRegsN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_17MachineBasicBlockE">addLiveInRegs</dfn>(<a class="tu typedef" href="#(anonymousnamespace)::Iter" title='(anonymous namespace)::Iter' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::Iter">Iter</a> <dfn class="local col7 decl" id="67Filler" title='Filler' data-type='Iter' data-ref="67Filler">Filler</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="68MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="68MBB">MBB</dfn>) {</td></tr>
<tr><th id="327">327</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="69I" title='I' data-type='unsigned int' data-ref="69I">I</dfn> = <var>0</var>, <dfn class="local col0 decl" id="70E" title='E' data-type='unsigned int' data-ref="70E">E</dfn> = <a class="local col7 ref" href="#67Filler" title='Filler' data-ref="67Filler">Filler</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col9 ref" href="#69I" title='I' data-ref="69I">I</a> != <a class="local col0 ref" href="#70E" title='E' data-ref="70E">E</a>; ++<a class="local col9 ref" href="#69I" title='I' data-ref="69I">I</a>) {</td></tr>
<tr><th id="328">328</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="71MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="71MO">MO</dfn> = <a class="local col7 ref" href="#67Filler" title='Filler' data-ref="67Filler">Filler</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#69I" title='I' data-ref="69I">I</a>);</td></tr>
<tr><th id="329">329</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="72R" title='R' data-type='unsigned int' data-ref="72R">R</dfn>;</td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td>    <b>if</b> (!<a class="local col1 ref" href="#71MO" title='MO' data-ref="71MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col1 ref" href="#71MO" title='MO' data-ref="71MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() || !(<a class="local col2 ref" href="#72R" title='R' data-ref="72R">R</a> = <a class="local col1 ref" href="#71MO" title='MO' data-ref="71MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="332">332</th><td>      <b>continue</b>;</td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td><u>#<span data-ppcond="334">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="335">335</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="73MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="73MF">MF</dfn> = *<a class="local col8 ref" href="#68MBB" title='MBB' data-ref="68MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="336">336</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MF.getSubtarget().getRegisterInfo()-&gt;getAllocatableSet(MF).test(R) &amp;&amp; &quot;Shouldn&apos;t move an instruction with unallocatable registers across &quot; &quot;basic block boundaries.&quot;) ? void (0) : __assert_fail (&quot;MF.getSubtarget().getRegisterInfo()-&gt;getAllocatableSet(MF).test(R) &amp;&amp; \&quot;Shouldn&apos;t move an instruction with unallocatable registers across \&quot; \&quot;basic block boundaries.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsDelaySlotFiller.cpp&quot;, 338, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#73MF" title='MF' data-ref="73MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo17getAllocatableSetERKNS_15MachineFunctionEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getAllocatableSet' data-ref="_ZNK4llvm18TargetRegisterInfo17getAllocatableSetERKNS_15MachineFunctionEPKNS_19TargetRegisterClassE">getAllocatableSet</a>(<a class="local col3 ref" href="#73MF" title='MF' data-ref="73MF">MF</a>).<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col2 ref" href="#72R" title='R' data-ref="72R">R</a>) &amp;&amp;</td></tr>
<tr><th id="337">337</th><td>           <q>"Shouldn't move an instruction with unallocatable registers across "</q></td></tr>
<tr><th id="338">338</th><td>           <q>"basic block boundaries."</q>);</td></tr>
<tr><th id="339">339</th><td><u>#<span data-ppcond="334">endif</span></u></td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td>    <b>if</b> (!<a class="local col8 ref" href="#68MBB" title='MBB' data-ref="68MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::isLiveIn' data-ref="_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE">isLiveIn</a>(<a class="local col2 ref" href="#72R" title='R' data-ref="72R">R</a>))</td></tr>
<tr><th id="342">342</th><td>      <a class="local col8 ref" href="#68MBB" title='MBB' data-ref="68MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE">addLiveIn</a>(<a class="local col2 ref" href="#72R" title='R' data-ref="72R">R</a>);</td></tr>
<tr><th id="343">343</th><td>  }</td></tr>
<tr><th id="344">344</th><td>}</td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td><a class="tu type" href="#(anonymousnamespace)::RegDefsUses" title='(anonymous namespace)::RegDefsUses' data-ref="(anonymousnamespace)::RegDefsUses">RegDefsUses</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111RegDefsUsesC1ERKN4llvm18TargetRegisterInfoE" title='(anonymous namespace)::RegDefsUses::RegDefsUses' data-type='void (anonymous namespace)::RegDefsUses::RegDefsUses(const llvm::TargetRegisterInfo &amp; TRI)' data-ref="_ZN12_GLOBAL__N_111RegDefsUsesC1ERKN4llvm18TargetRegisterInfoE">RegDefsUses</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col4 decl" id="74TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="74TRI">TRI</dfn>)</td></tr>
<tr><th id="347">347</th><td>    : <a class="tu member" href="#(anonymousnamespace)::RegDefsUses::TRI" title='(anonymous namespace)::RegDefsUses::TRI' data-use='w' data-ref="(anonymousnamespace)::RegDefsUses::TRI">TRI</a>(<a class="local col4 ref" href="#74TRI" title='TRI' data-ref="74TRI">TRI</a>), <a class="tu member" href="#(anonymousnamespace)::RegDefsUses::Defs" title='(anonymous namespace)::RegDefsUses::Defs' data-use='w' data-ref="(anonymousnamespace)::RegDefsUses::Defs">Defs</a><a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb">(</a><a class="local col4 ref" href="#74TRI" title='TRI' data-ref="74TRI">TRI</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>(), <b>false</b>), <a class="tu member" href="#(anonymousnamespace)::RegDefsUses::Uses" title='(anonymous namespace)::RegDefsUses::Uses' data-use='w' data-ref="(anonymousnamespace)::RegDefsUses::Uses">Uses</a><a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb">(</a><a class="local col4 ref" href="#74TRI" title='TRI' data-ref="74TRI">TRI</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>(), <b>false</b>) {}</td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegDefsUses" title='(anonymous namespace)::RegDefsUses' data-ref="(anonymousnamespace)::RegDefsUses">RegDefsUses</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111RegDefsUses4initERKN4llvm12MachineInstrE" title='(anonymous namespace)::RegDefsUses::init' data-type='void (anonymous namespace)::RegDefsUses::init(const llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_111RegDefsUses4initERKN4llvm12MachineInstrE">init</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="75MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="75MI">MI</dfn>) {</td></tr>
<tr><th id="350">350</th><td>  <i>// Add all register operands which are explicit and non-variadic.</i></td></tr>
<tr><th id="351">351</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_111RegDefsUses6updateERKN4llvm12MachineInstrEjj" title='(anonymous namespace)::RegDefsUses::update' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegDefsUses6updateERKN4llvm12MachineInstrEjj">update</a>(<a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI">MI</a>, <var>0</var>, <a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>());</td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td>  <i>// If MI is a call, add RA to Defs to prevent users of RA from going into</i></td></tr>
<tr><th id="354">354</th><td><i>  // delay slot.</i></td></tr>
<tr><th id="355">355</th><td>  <b>if</b> (<a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>()) {</td></tr>
<tr><th id="356">356</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getDesc().getNumImplicitDefs() &lt;= 2 &amp;&amp; &quot;Expected one implicit def for call instruction&quot;) ? void (0) : __assert_fail (&quot;MI.getDesc().getNumImplicitDefs() &lt;= 2 &amp;&amp; \&quot;Expected one implicit def for call instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsDelaySlotFiller.cpp&quot;, 357, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc18getNumImplicitDefsEv" title='llvm::MCInstrDesc::getNumImplicitDefs' data-ref="_ZNK4llvm11MCInstrDesc18getNumImplicitDefsEv">getNumImplicitDefs</a>() &lt;= <var>2</var> &amp;&amp;</td></tr>
<tr><th id="357">357</th><td>           <q>"Expected one implicit def for call instruction"</q>);</td></tr>
<tr><th id="358">358</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="76i" title='i' data-type='unsigned int' data-ref="76i">i</dfn> = <var>0</var>; <a class="local col6 ref" href="#76i" title='i' data-ref="76i">i</a> &lt; <a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc18getNumImplicitDefsEv" title='llvm::MCInstrDesc::getNumImplicitDefs' data-ref="_ZNK4llvm11MCInstrDesc18getNumImplicitDefsEv">getNumImplicitDefs</a>(); <a class="local col6 ref" href="#76i" title='i' data-ref="76i">i</a>++) {</td></tr>
<tr><th id="359">359</th><td>      <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col7 decl" id="77Reg" title='Reg' data-type='MCPhysReg' data-ref="77Reg">Reg</dfn> = <a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc15getImplicitDefsEv" title='llvm::MCInstrDesc::getImplicitDefs' data-ref="_ZNK4llvm11MCInstrDesc15getImplicitDefsEv">getImplicitDefs</a>()[<a class="local col6 ref" href="#76i" title='i' data-ref="76i">i</a>];</td></tr>
<tr><th id="360">360</th><td>      <i>// XXXAR: currently $cgp is marked as a def for cjalr since I don't see</i></td></tr>
<tr><th id="361">361</th><td><i>      // a better way to ensure that $cgp is saved and restored prior to the</i></td></tr>
<tr><th id="362">362</th><td><i>      // call. However, $cgp will only be clobbered after the cjalr instruction</i></td></tr>
<tr><th id="363">363</th><td><i>      // has been executed (and will still have the old value in the delay slot)</i></td></tr>
<tr><th id="364">364</th><td><i>      // so we should not count it as a def for the delay slot filler.</i></td></tr>
<tr><th id="365">365</th><td><i>      // Otherwise we can't move the restore of $cgp prior to the next call into</i></td></tr>
<tr><th id="366">366</th><td><i>      // delay slots.</i></td></tr>
<tr><th id="367">367</th><td>      <b>if</b> (Reg == Mips::<span class='error' title="no member named &apos;C26&apos; in namespace &apos;llvm::Mips&apos;">C26</span>)</td></tr>
<tr><th id="368">368</th><td>        <b>continue</b>;</td></tr>
<tr><th id="369">369</th><td>      <a class="tu member" href="#(anonymousnamespace)::RegDefsUses::Defs" title='(anonymous namespace)::RegDefsUses::Defs' data-use='m' data-ref="(anonymousnamespace)::RegDefsUses::Defs">Defs</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="local col7 ref" href="#77Reg" title='Reg' data-ref="77Reg">Reg</a>);</td></tr>
<tr><th id="370">370</th><td>    }</td></tr>
<tr><th id="371">371</th><td>  }</td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td>  <i>// Add all implicit register operands of branch instructions except</i></td></tr>
<tr><th id="374">374</th><td><i>  // register AT.</i></td></tr>
<tr><th id="375">375</th><td>  <b>if</b> (<a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>()) {</td></tr>
<tr><th id="376">376</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_111RegDefsUses6updateERKN4llvm12MachineInstrEjj" title='(anonymous namespace)::RegDefsUses::update' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegDefsUses6updateERKN4llvm12MachineInstrEjj">update</a>(<a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI">MI</a>, <a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>(), <a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>());</td></tr>
<tr><th id="377">377</th><td>    Defs.reset(Mips::<span class='error' title="no member named &apos;AT&apos; in namespace &apos;llvm::Mips&apos;">AT</span>);</td></tr>
<tr><th id="378">378</th><td>  }</td></tr>
<tr><th id="379">379</th><td>}</td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegDefsUses" title='(anonymous namespace)::RegDefsUses' data-ref="(anonymousnamespace)::RegDefsUses">RegDefsUses</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111RegDefsUses14setCallerSavedERKN4llvm12MachineInstrE" title='(anonymous namespace)::RegDefsUses::setCallerSaved' data-type='void (anonymous namespace)::RegDefsUses::setCallerSaved(const llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_111RegDefsUses14setCallerSavedERKN4llvm12MachineInstrE">setCallerSaved</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="78MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="78MI">MI</dfn>) {</td></tr>
<tr><th id="382">382</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.isCall()) ? void (0) : __assert_fail (&quot;MI.isCall()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsDelaySlotFiller.cpp&quot;, 382, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#78MI" title='MI' data-ref="78MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>());</td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td>  <i>// Add RA/RA_64 to Defs to prevent users of RA/RA_64 from going into</i></td></tr>
<tr><th id="385">385</th><td><i>  // the delay slot. The reason is that RA/RA_64 must not be changed</i></td></tr>
<tr><th id="386">386</th><td><i>  // in the delay slot so that the callee can return to the caller.</i></td></tr>
<tr><th id="387">387</th><td>  <b>if</b> (MI.definesRegister(Mips::<span class='error' title="no member named &apos;RA&apos; in namespace &apos;llvm::Mips&apos;">RA</span>) || MI.definesRegister(Mips::<span class='error' title="no member named &apos;RA_64&apos; in namespace &apos;llvm::Mips&apos;">RA_64</span>)) {</td></tr>
<tr><th id="388">388</th><td>    Defs.set(Mips::<span class='error' title="no member named &apos;RA&apos; in namespace &apos;llvm::Mips&apos;">RA</span>);</td></tr>
<tr><th id="389">389</th><td>    Defs.set(Mips::<span class='error' title="no member named &apos;RA_64&apos; in namespace &apos;llvm::Mips&apos;">RA_64</span>);</td></tr>
<tr><th id="390">390</th><td>  }</td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td>  <i>// If MI is a call, add all caller-saved registers to Defs.</i></td></tr>
<tr><th id="393">393</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col9 decl" id="79CallerSavedRegs" title='CallerSavedRegs' data-type='llvm::BitVector' data-ref="79CallerSavedRegs">CallerSavedRegs</dfn><a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb">(</a><a class="tu member" href="#(anonymousnamespace)::RegDefsUses::TRI" title='(anonymous namespace)::RegDefsUses::TRI' data-use='m' data-ref="(anonymousnamespace)::RegDefsUses::TRI">TRI</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>(), <b>true</b>);</td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td>  CallerSavedRegs.reset(Mips::<span class='error' title="no member named &apos;ZERO&apos; in namespace &apos;llvm::Mips&apos;">ZERO</span>);</td></tr>
<tr><th id="396">396</th><td>  CallerSavedRegs.reset(Mips::<span class='error' title="no member named &apos;ZERO_64&apos; in namespace &apos;llvm::Mips&apos;">ZERO_64</span>);</td></tr>
<tr><th id="397">397</th><td></td></tr>
<tr><th id="398">398</th><td>  <b>for</b> (<em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="local col0 decl" id="80R" title='R' data-type='const MCPhysReg *' data-ref="80R">R</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegDefsUses::TRI" title='(anonymous namespace)::RegDefsUses::TRI' data-use='m' data-ref="(anonymousnamespace)::RegDefsUses::TRI">TRI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::getCalleeSavedRegs' data-ref="_ZNK4llvm18TargetRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE">getCalleeSavedRegs</a>(<a class="local col8 ref" href="#78MI" title='MI' data-ref="78MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>());</td></tr>
<tr><th id="399">399</th><td>       *<a class="local col0 ref" href="#80R" title='R' data-ref="80R">R</a>; ++<a class="local col0 ref" href="#80R" title='R' data-ref="80R">R</a>)</td></tr>
<tr><th id="400">400</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col1 decl" id="81AI" title='AI' data-type='llvm::MCRegAliasIterator' data-ref="81AI">AI</dfn><a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCRegAliasIterator::MCRegAliasIterator' data-ref="_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb">(</a>*<a class="local col0 ref" href="#80R" title='R' data-ref="80R">R</a>, &amp;<a class="tu member" href="#(anonymousnamespace)::RegDefsUses::TRI" title='(anonymous namespace)::RegDefsUses::TRI' data-use='a' data-ref="(anonymousnamespace)::RegDefsUses::TRI">TRI</a>, <b>true</b>); <a class="local col1 ref" href="#81AI" title='AI' data-ref="81AI">AI</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>(); <a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col1 ref" href="#81AI" title='AI' data-ref="81AI">AI</a>)</td></tr>
<tr><th id="401">401</th><td>      <a class="local col9 ref" href="#79CallerSavedRegs" title='CallerSavedRegs' data-ref="79CallerSavedRegs">CallerSavedRegs</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5resetEj" title='llvm::BitVector::reset' data-ref="_ZN4llvm9BitVector5resetEj">reset</a>(<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col1 ref" href="#81AI" title='AI' data-ref="81AI">AI</a>);</td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegDefsUses::Defs" title='(anonymous namespace)::RegDefsUses::Defs' data-use='w' data-ref="(anonymousnamespace)::RegDefsUses::Defs">Defs</a> <a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectoroRERKS0_" title='llvm::BitVector::operator|=' data-ref="_ZN4llvm9BitVectoroRERKS0_">|=</a> <a class="local col9 ref" href="#79CallerSavedRegs" title='CallerSavedRegs' data-ref="79CallerSavedRegs">CallerSavedRegs</a>;</td></tr>
<tr><th id="404">404</th><td>}</td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegDefsUses" title='(anonymous namespace)::RegDefsUses' data-ref="(anonymousnamespace)::RegDefsUses">RegDefsUses</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111RegDefsUses20setUnallocatableRegsERKN4llvm15MachineFunctionE" title='(anonymous namespace)::RegDefsUses::setUnallocatableRegs' data-type='void (anonymous namespace)::RegDefsUses::setUnallocatableRegs(const llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_111RegDefsUses20setUnallocatableRegsERKN4llvm15MachineFunctionE">setUnallocatableRegs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="82MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="82MF">MF</dfn>) {</td></tr>
<tr><th id="407">407</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col3 decl" id="83AllocSet" title='AllocSet' data-type='llvm::BitVector' data-ref="83AllocSet">AllocSet</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegDefsUses::TRI" title='(anonymous namespace)::RegDefsUses::TRI' data-use='m' data-ref="(anonymousnamespace)::RegDefsUses::TRI">TRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo17getAllocatableSetERKNS_15MachineFunctionEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getAllocatableSet' data-ref="_ZNK4llvm18TargetRegisterInfo17getAllocatableSetERKNS_15MachineFunctionEPKNS_19TargetRegisterClassE">getAllocatableSet</a>(<a class="local col2 ref" href="#82MF" title='MF' data-ref="82MF">MF</a>);</td></tr>
<tr><th id="408">408</th><td>  <i>// If we're not a CHERI target, then the C0 register is just a convenient</i></td></tr>
<tr><th id="409">409</th><td><i>  // fiction and shouldn't impede optimisation.</i></td></tr>
<tr><th id="410">410</th><td>  <b>if</b> (!MF.getSubtarget&lt;MipsSubtarget&gt;().isCheri())</td></tr>
<tr><th id="411">411</th><td>    AllocSet[Mips::<span class='error' title="no member named &apos;DDC&apos; in namespace &apos;llvm::Mips&apos;">DDC</span>] = <b>true</b>;</td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="84R" title='R' data-type='unsigned int' data-ref="84R">R</dfn> : <a class="local col3 ref" href="#83AllocSet" title='AllocSet' data-ref="83AllocSet">AllocSet</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector8set_bitsEv" title='llvm::BitVector::set_bits' data-ref="_ZNK4llvm9BitVector8set_bitsEv">set_bits</a>())</td></tr>
<tr><th id="414">414</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col5 decl" id="85AI" title='AI' data-type='llvm::MCRegAliasIterator' data-ref="85AI">AI</dfn><a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCRegAliasIterator::MCRegAliasIterator' data-ref="_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col4 ref" href="#84R" title='R' data-ref="84R">R</a>, &amp;<a class="tu member" href="#(anonymousnamespace)::RegDefsUses::TRI" title='(anonymous namespace)::RegDefsUses::TRI' data-use='a' data-ref="(anonymousnamespace)::RegDefsUses::TRI">TRI</a>, <b>false</b>); <a class="local col5 ref" href="#85AI" title='AI' data-ref="85AI">AI</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>(); <a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col5 ref" href="#85AI" title='AI' data-ref="85AI">AI</a>)</td></tr>
<tr><th id="415">415</th><td>      <a class="local col3 ref" href="#83AllocSet" title='AllocSet' data-ref="83AllocSet">AllocSet</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col5 ref" href="#85AI" title='AI' data-ref="85AI">AI</a>);</td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td>  AllocSet.set(Mips::<span class='error' title="no member named &apos;ZERO&apos; in namespace &apos;llvm::Mips&apos;">ZERO</span>);</td></tr>
<tr><th id="418">418</th><td>  AllocSet.set(Mips::<span class='error' title="no member named &apos;ZERO_64&apos; in namespace &apos;llvm::Mips&apos;">ZERO_64</span>);</td></tr>
<tr><th id="419">419</th><td>  AllocSet.set(Mips::<span class='error' title="no member named &apos;CNULL&apos; in namespace &apos;llvm::Mips&apos;">CNULL</span>);</td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegDefsUses::Defs" title='(anonymous namespace)::RegDefsUses::Defs' data-use='w' data-ref="(anonymousnamespace)::RegDefsUses::Defs">Defs</a> <a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectoroRERKS0_" title='llvm::BitVector::operator|=' data-ref="_ZN4llvm9BitVectoroRERKS0_">|=</a> <a class="local col3 ref" href="#83AllocSet" title='AllocSet' data-ref="83AllocSet">AllocSet</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector4flipEv" title='llvm::BitVector::flip' data-ref="_ZN4llvm9BitVector4flipEv">flip</a>();</td></tr>
<tr><th id="422">422</th><td>}</td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegDefsUses" title='(anonymous namespace)::RegDefsUses' data-ref="(anonymousnamespace)::RegDefsUses">RegDefsUses</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111RegDefsUses10addLiveOutERKN4llvm17MachineBasicBlockES4_" title='(anonymous namespace)::RegDefsUses::addLiveOut' data-type='void (anonymous namespace)::RegDefsUses::addLiveOut(const llvm::MachineBasicBlock &amp; MBB, const llvm::MachineBasicBlock &amp; SuccBB)' data-ref="_ZN12_GLOBAL__N_111RegDefsUses10addLiveOutERKN4llvm17MachineBasicBlockES4_">addLiveOut</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="86MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="86MBB">MBB</dfn>,</td></tr>
<tr><th id="425">425</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="87SuccBB" title='SuccBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="87SuccBB">SuccBB</dfn>) {</td></tr>
<tr><th id="426">426</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_succ_iterator" title='llvm::MachineBasicBlock::const_succ_iterator' data-type='std::vector&lt;MachineBasicBlock *&gt;::const_iterator' data-ref="llvm::MachineBasicBlock::const_succ_iterator">const_succ_iterator</a> <dfn class="local col8 decl" id="88SI" title='SI' data-type='MachineBasicBlock::const_succ_iterator' data-ref="88SI">SI</dfn> = <a class="local col6 ref" href="#86MBB" title='MBB' data-ref="86MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10succ_beginEv" title='llvm::MachineBasicBlock::succ_begin' data-ref="_ZNK4llvm17MachineBasicBlock10succ_beginEv">succ_begin</a>(),</td></tr>
<tr><th id="427">427</th><td>       <dfn class="local col9 decl" id="89SE" title='SE' data-type='MachineBasicBlock::const_succ_iterator' data-ref="89SE">SE</dfn> = <a class="local col6 ref" href="#86MBB" title='MBB' data-ref="86MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock8succ_endEv" title='llvm::MachineBasicBlock::succ_end' data-ref="_ZNK4llvm17MachineBasicBlock8succ_endEv">succ_end</a>(); <a class="local col8 ref" href="#88SI" title='SI' data-ref="88SI">SI</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col9 ref" href="#89SE" title='SE' data-ref="89SE">SE</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col8 ref" href="#88SI" title='SI' data-ref="88SI">SI</a>)</td></tr>
<tr><th id="428">428</th><td>    <b>if</b> (<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col8 ref" href="#88SI" title='SI' data-ref="88SI">SI</a> != &amp;<a class="local col7 ref" href="#87SuccBB" title='SuccBB' data-ref="87SuccBB">SuccBB</a>)</td></tr>
<tr><th id="429">429</th><td>      <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col0 decl" id="90LI" title='LI' data-type='const llvm::MachineBasicBlock::RegisterMaskPair &amp;' data-ref="90LI">LI</dfn> : (<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col8 ref" href="#88SI" title='SI' data-ref="88SI">SI</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7liveinsEv" title='llvm::MachineBasicBlock::liveins' data-ref="_ZNK4llvm17MachineBasicBlock7liveinsEv">liveins</a>())</td></tr>
<tr><th id="430">430</th><td>        <a class="tu member" href="#(anonymousnamespace)::RegDefsUses::Uses" title='(anonymous namespace)::RegDefsUses::Uses' data-use='m' data-ref="(anonymousnamespace)::RegDefsUses::Uses">Uses</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="local col0 ref" href="#90LI" title='LI' data-ref="90LI">LI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::RegisterMaskPair::PhysReg" title='llvm::MachineBasicBlock::RegisterMaskPair::PhysReg' data-ref="llvm::MachineBasicBlock::RegisterMaskPair::PhysReg">PhysReg</a>);</td></tr>
<tr><th id="431">431</th><td>}</td></tr>
<tr><th id="432">432</th><td></td></tr>
<tr><th id="433">433</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RegDefsUses" title='(anonymous namespace)::RegDefsUses' data-ref="(anonymousnamespace)::RegDefsUses">RegDefsUses</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111RegDefsUses6updateERKN4llvm12MachineInstrEjj" title='(anonymous namespace)::RegDefsUses::update' data-type='bool (anonymous namespace)::RegDefsUses::update(const llvm::MachineInstr &amp; MI, unsigned int Begin, unsigned int End)' data-ref="_ZN12_GLOBAL__N_111RegDefsUses6updateERKN4llvm12MachineInstrEjj">update</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="91MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="91MI">MI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="92Begin" title='Begin' data-type='unsigned int' data-ref="92Begin">Begin</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="93End" title='End' data-type='unsigned int' data-ref="93End">End</dfn>) {</td></tr>
<tr><th id="434">434</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col4 decl" id="94NewDefs" title='NewDefs' data-type='llvm::BitVector' data-ref="94NewDefs">NewDefs</dfn><a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb">(</a><a class="tu member" href="#(anonymousnamespace)::RegDefsUses::TRI" title='(anonymous namespace)::RegDefsUses::TRI' data-use='m' data-ref="(anonymousnamespace)::RegDefsUses::TRI">TRI</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>()), <dfn class="local col5 decl" id="95NewUses" title='NewUses' data-type='llvm::BitVector' data-ref="95NewUses">NewUses</dfn><a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb">(</a><a class="tu member" href="#(anonymousnamespace)::RegDefsUses::TRI" title='(anonymous namespace)::RegDefsUses::TRI' data-use='m' data-ref="(anonymousnamespace)::RegDefsUses::TRI">TRI</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>());</td></tr>
<tr><th id="435">435</th><td>  <em>bool</em> <dfn class="local col6 decl" id="96HasHazard" title='HasHazard' data-type='bool' data-ref="96HasHazard">HasHazard</dfn> = <b>false</b>;</td></tr>
<tr><th id="436">436</th><td></td></tr>
<tr><th id="437">437</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="97I" title='I' data-type='unsigned int' data-ref="97I">I</dfn> = <a class="local col2 ref" href="#92Begin" title='Begin' data-ref="92Begin">Begin</a>; <a class="local col7 ref" href="#97I" title='I' data-ref="97I">I</a> != <a class="local col3 ref" href="#93End" title='End' data-ref="93End">End</a>; ++<a class="local col7 ref" href="#97I" title='I' data-ref="97I">I</a>) {</td></tr>
<tr><th id="438">438</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="98MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="98MO">MO</dfn> = <a class="local col1 ref" href="#91MI" title='MI' data-ref="91MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#97I" title='I' data-ref="97I">I</a>);</td></tr>
<tr><th id="439">439</th><td></td></tr>
<tr><th id="440">440</th><td>    <b>if</b> (<a class="local col8 ref" href="#98MO" title='MO' data-ref="98MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col8 ref" href="#98MO" title='MO' data-ref="98MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="441">441</th><td>      <a class="local col6 ref" href="#96HasHazard" title='HasHazard' data-ref="96HasHazard">HasHazard</a> |= <a class="tu member" href="#_ZNK12_GLOBAL__N_111RegDefsUses16checkRegDefsUsesERN4llvm9BitVectorES3_jb" title='(anonymous namespace)::RegDefsUses::checkRegDefsUses' data-use='c' data-ref="_ZNK12_GLOBAL__N_111RegDefsUses16checkRegDefsUsesERN4llvm9BitVectorES3_jb">checkRegDefsUses</a>(<span class='refarg'><a class="local col4 ref" href="#94NewDefs" title='NewDefs' data-ref="94NewDefs">NewDefs</a></span>, <span class='refarg'><a class="local col5 ref" href="#95NewUses" title='NewUses' data-ref="95NewUses">NewUses</a></span>, <a class="local col8 ref" href="#98MO" title='MO' data-ref="98MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col8 ref" href="#98MO" title='MO' data-ref="98MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>());</td></tr>
<tr><th id="442">442</th><td>  }</td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegDefsUses::Defs" title='(anonymous namespace)::RegDefsUses::Defs' data-use='w' data-ref="(anonymousnamespace)::RegDefsUses::Defs">Defs</a> <a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectoroRERKS0_" title='llvm::BitVector::operator|=' data-ref="_ZN4llvm9BitVectoroRERKS0_">|=</a> <a class="local col4 ref" href="#94NewDefs" title='NewDefs' data-ref="94NewDefs">NewDefs</a>;</td></tr>
<tr><th id="445">445</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegDefsUses::Uses" title='(anonymous namespace)::RegDefsUses::Uses' data-use='w' data-ref="(anonymousnamespace)::RegDefsUses::Uses">Uses</a> <a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectoroRERKS0_" title='llvm::BitVector::operator|=' data-ref="_ZN4llvm9BitVectoroRERKS0_">|=</a> <a class="local col5 ref" href="#95NewUses" title='NewUses' data-ref="95NewUses">NewUses</a>;</td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td>  <b>return</b> <a class="local col6 ref" href="#96HasHazard" title='HasHazard' data-ref="96HasHazard">HasHazard</a>;</td></tr>
<tr><th id="448">448</th><td>}</td></tr>
<tr><th id="449">449</th><td></td></tr>
<tr><th id="450">450</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RegDefsUses" title='(anonymous namespace)::RegDefsUses' data-ref="(anonymousnamespace)::RegDefsUses">RegDefsUses</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_111RegDefsUses16checkRegDefsUsesERN4llvm9BitVectorES3_jb" title='(anonymous namespace)::RegDefsUses::checkRegDefsUses' data-type='bool (anonymous namespace)::RegDefsUses::checkRegDefsUses(llvm::BitVector &amp; NewDefs, llvm::BitVector &amp; NewUses, unsigned int Reg, bool IsDef) const' data-ref="_ZNK12_GLOBAL__N_111RegDefsUses16checkRegDefsUsesERN4llvm9BitVectorES3_jb">checkRegDefsUses</dfn>(<a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col9 decl" id="99NewDefs" title='NewDefs' data-type='llvm::BitVector &amp;' data-ref="99NewDefs">NewDefs</dfn>, <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col0 decl" id="100NewUses" title='NewUses' data-type='llvm::BitVector &amp;' data-ref="100NewUses">NewUses</dfn>,</td></tr>
<tr><th id="451">451</th><td>                                   <em>unsigned</em> <dfn class="local col1 decl" id="101Reg" title='Reg' data-type='unsigned int' data-ref="101Reg">Reg</dfn>, <em>bool</em> <dfn class="local col2 decl" id="102IsDef" title='IsDef' data-type='bool' data-ref="102IsDef">IsDef</dfn>) <em>const</em> {</td></tr>
<tr><th id="452">452</th><td>  <b>if</b> (<a class="local col2 ref" href="#102IsDef" title='IsDef' data-ref="102IsDef">IsDef</a>) {</td></tr>
<tr><th id="453">453</th><td>    <a class="local col9 ref" href="#99NewDefs" title='NewDefs' data-ref="99NewDefs">NewDefs</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="local col1 ref" href="#101Reg" title='Reg' data-ref="101Reg">Reg</a>);</td></tr>
<tr><th id="454">454</th><td>    <i>// check whether Reg has already been defined or used.</i></td></tr>
<tr><th id="455">455</th><td>    <b>return</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_111RegDefsUses10isRegInSetERKN4llvm9BitVectorEj" title='(anonymous namespace)::RegDefsUses::isRegInSet' data-use='c' data-ref="_ZNK12_GLOBAL__N_111RegDefsUses10isRegInSetERKN4llvm9BitVectorEj">isRegInSet</a>(<a class="tu member" href="#(anonymousnamespace)::RegDefsUses::Defs" title='(anonymous namespace)::RegDefsUses::Defs' data-use='r' data-ref="(anonymousnamespace)::RegDefsUses::Defs">Defs</a>, <a class="local col1 ref" href="#101Reg" title='Reg' data-ref="101Reg">Reg</a>) || <a class="tu member" href="#_ZNK12_GLOBAL__N_111RegDefsUses10isRegInSetERKN4llvm9BitVectorEj" title='(anonymous namespace)::RegDefsUses::isRegInSet' data-use='c' data-ref="_ZNK12_GLOBAL__N_111RegDefsUses10isRegInSetERKN4llvm9BitVectorEj">isRegInSet</a>(<a class="tu member" href="#(anonymousnamespace)::RegDefsUses::Uses" title='(anonymous namespace)::RegDefsUses::Uses' data-use='r' data-ref="(anonymousnamespace)::RegDefsUses::Uses">Uses</a>, <a class="local col1 ref" href="#101Reg" title='Reg' data-ref="101Reg">Reg</a>));</td></tr>
<tr><th id="456">456</th><td>  }</td></tr>
<tr><th id="457">457</th><td></td></tr>
<tr><th id="458">458</th><td>  <a class="local col0 ref" href="#100NewUses" title='NewUses' data-ref="100NewUses">NewUses</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="local col1 ref" href="#101Reg" title='Reg' data-ref="101Reg">Reg</a>);</td></tr>
<tr><th id="459">459</th><td>  <i>// check whether Reg has already been defined.</i></td></tr>
<tr><th id="460">460</th><td>  <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_111RegDefsUses10isRegInSetERKN4llvm9BitVectorEj" title='(anonymous namespace)::RegDefsUses::isRegInSet' data-use='c' data-ref="_ZNK12_GLOBAL__N_111RegDefsUses10isRegInSetERKN4llvm9BitVectorEj">isRegInSet</a>(<a class="tu member" href="#(anonymousnamespace)::RegDefsUses::Defs" title='(anonymous namespace)::RegDefsUses::Defs' data-use='r' data-ref="(anonymousnamespace)::RegDefsUses::Defs">Defs</a>, <a class="local col1 ref" href="#101Reg" title='Reg' data-ref="101Reg">Reg</a>);</td></tr>
<tr><th id="461">461</th><td>}</td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RegDefsUses" title='(anonymous namespace)::RegDefsUses' data-ref="(anonymousnamespace)::RegDefsUses">RegDefsUses</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_111RegDefsUses10isRegInSetERKN4llvm9BitVectorEj" title='(anonymous namespace)::RegDefsUses::isRegInSet' data-type='bool (anonymous namespace)::RegDefsUses::isRegInSet(const llvm::BitVector &amp; RegSet, unsigned int Reg) const' data-ref="_ZNK12_GLOBAL__N_111RegDefsUses10isRegInSetERKN4llvm9BitVectorEj">isRegInSet</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col3 decl" id="103RegSet" title='RegSet' data-type='const llvm::BitVector &amp;' data-ref="103RegSet">RegSet</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="104Reg" title='Reg' data-type='unsigned int' data-ref="104Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="464">464</th><td>  <i>// Check Reg and all aliased Registers.</i></td></tr>
<tr><th id="465">465</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col5 decl" id="105AI" title='AI' data-type='llvm::MCRegAliasIterator' data-ref="105AI">AI</dfn><a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCRegAliasIterator::MCRegAliasIterator' data-ref="_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col4 ref" href="#104Reg" title='Reg' data-ref="104Reg">Reg</a>, &amp;<a class="tu member" href="#(anonymousnamespace)::RegDefsUses::TRI" title='(anonymous namespace)::RegDefsUses::TRI' data-use='a' data-ref="(anonymousnamespace)::RegDefsUses::TRI">TRI</a>, <b>true</b>); <a class="local col5 ref" href="#105AI" title='AI' data-ref="105AI">AI</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>(); <a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col5 ref" href="#105AI" title='AI' data-ref="105AI">AI</a>)</td></tr>
<tr><th id="466">466</th><td>    <b>if</b> (<a class="local col3 ref" href="#103RegSet" title='RegSet' data-ref="103RegSet">RegSet</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col5 ref" href="#105AI" title='AI' data-ref="105AI">AI</a>))</td></tr>
<tr><th id="467">467</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="468">468</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="469">469</th><td>}</td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::InspectMemInstr" title='(anonymous namespace)::InspectMemInstr' data-ref="(anonymousnamespace)::InspectMemInstr">InspectMemInstr</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115InspectMemInstr9hasHazardERKN4llvm12MachineInstrE" title='(anonymous namespace)::InspectMemInstr::hasHazard' data-type='bool (anonymous namespace)::InspectMemInstr::hasHazard(const llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_115InspectMemInstr9hasHazardERKN4llvm12MachineInstrE">hasHazard</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="106MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="106MI">MI</dfn>) {</td></tr>
<tr><th id="472">472</th><td>  <b>if</b> (!<a class="local col6 ref" href="#106MI" title='MI' data-ref="106MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>() &amp;&amp; !<a class="local col6 ref" href="#106MI" title='MI' data-ref="106MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>())</td></tr>
<tr><th id="473">473</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="474">474</th><td></td></tr>
<tr><th id="475">475</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::InspectMemInstr::ForbidMemInstr" title='(anonymous namespace)::InspectMemInstr::ForbidMemInstr' data-use='r' data-ref="(anonymousnamespace)::InspectMemInstr::ForbidMemInstr">ForbidMemInstr</a>)</td></tr>
<tr><th id="476">476</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td>  <a class="tu member" href="#(anonymousnamespace)::InspectMemInstr::OrigSeenLoad" title='(anonymous namespace)::InspectMemInstr::OrigSeenLoad' data-use='w' data-ref="(anonymousnamespace)::InspectMemInstr::OrigSeenLoad">OrigSeenLoad</a> = <a class="tu member" href="#(anonymousnamespace)::InspectMemInstr::SeenLoad" title='(anonymous namespace)::InspectMemInstr::SeenLoad' data-use='r' data-ref="(anonymousnamespace)::InspectMemInstr::SeenLoad">SeenLoad</a>;</td></tr>
<tr><th id="479">479</th><td>  <a class="tu member" href="#(anonymousnamespace)::InspectMemInstr::OrigSeenStore" title='(anonymous namespace)::InspectMemInstr::OrigSeenStore' data-use='w' data-ref="(anonymousnamespace)::InspectMemInstr::OrigSeenStore">OrigSeenStore</a> = <a class="tu member" href="#(anonymousnamespace)::InspectMemInstr::SeenStore" title='(anonymous namespace)::InspectMemInstr::SeenStore' data-use='r' data-ref="(anonymousnamespace)::InspectMemInstr::SeenStore">SeenStore</a>;</td></tr>
<tr><th id="480">480</th><td>  <a class="tu member" href="#(anonymousnamespace)::InspectMemInstr::SeenLoad" title='(anonymous namespace)::InspectMemInstr::SeenLoad' data-use='w' data-ref="(anonymousnamespace)::InspectMemInstr::SeenLoad">SeenLoad</a> |= <a class="local col6 ref" href="#106MI" title='MI' data-ref="106MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>();</td></tr>
<tr><th id="481">481</th><td>  <a class="tu member" href="#(anonymousnamespace)::InspectMemInstr::SeenStore" title='(anonymous namespace)::InspectMemInstr::SeenStore' data-use='w' data-ref="(anonymousnamespace)::InspectMemInstr::SeenStore">SeenStore</a> |= <a class="local col6 ref" href="#106MI" title='MI' data-ref="106MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>();</td></tr>
<tr><th id="482">482</th><td></td></tr>
<tr><th id="483">483</th><td>  <i>// If MI is an ordered or volatile memory reference, disallow moving</i></td></tr>
<tr><th id="484">484</th><td><i>  // subsequent loads and stores to delay slot.</i></td></tr>
<tr><th id="485">485</th><td>  <b>if</b> (<a class="local col6 ref" href="#106MI" title='MI' data-ref="106MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" title='llvm::MachineInstr::hasOrderedMemoryRef' data-ref="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv">hasOrderedMemoryRef</a>() &amp;&amp; (<a class="tu member" href="#(anonymousnamespace)::InspectMemInstr::OrigSeenLoad" title='(anonymous namespace)::InspectMemInstr::OrigSeenLoad' data-use='r' data-ref="(anonymousnamespace)::InspectMemInstr::OrigSeenLoad">OrigSeenLoad</a> || <a class="tu member" href="#(anonymousnamespace)::InspectMemInstr::OrigSeenStore" title='(anonymous namespace)::InspectMemInstr::OrigSeenStore' data-use='r' data-ref="(anonymousnamespace)::InspectMemInstr::OrigSeenStore">OrigSeenStore</a>)) {</td></tr>
<tr><th id="486">486</th><td>    <a class="tu member" href="#(anonymousnamespace)::InspectMemInstr::ForbidMemInstr" title='(anonymous namespace)::InspectMemInstr::ForbidMemInstr' data-use='w' data-ref="(anonymousnamespace)::InspectMemInstr::ForbidMemInstr">ForbidMemInstr</a> = <b>true</b>;</td></tr>
<tr><th id="487">487</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="488">488</th><td>  }</td></tr>
<tr><th id="489">489</th><td></td></tr>
<tr><th id="490">490</th><td>  <b>return</b> <a class="virtual tu member" href="#_ZN12_GLOBAL__N_115InspectMemInstr10hasHazard_ERKN4llvm12MachineInstrE" title='(anonymous namespace)::InspectMemInstr::hasHazard_' data-use='c' data-ref="_ZN12_GLOBAL__N_115InspectMemInstr10hasHazard_ERKN4llvm12MachineInstrE">hasHazard_</a>(<a class="local col6 ref" href="#106MI" title='MI' data-ref="106MI">MI</a>);</td></tr>
<tr><th id="491">491</th><td>}</td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::LoadFromStackOrConst" title='(anonymous namespace)::LoadFromStackOrConst' data-ref="(anonymousnamespace)::LoadFromStackOrConst">LoadFromStackOrConst</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_120LoadFromStackOrConst10hasHazard_ERKN4llvm12MachineInstrE" title='(anonymous namespace)::LoadFromStackOrConst::hasHazard_' data-type='bool (anonymous namespace)::LoadFromStackOrConst::hasHazard_(const llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_120LoadFromStackOrConst10hasHazard_ERKN4llvm12MachineInstrE">hasHazard_</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="107MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="107MI">MI</dfn>) {</td></tr>
<tr><th id="494">494</th><td>  <b>if</b> (<a class="local col7 ref" href="#107MI" title='MI' data-ref="107MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>())</td></tr>
<tr><th id="495">495</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td>  <b>if</b> (!<a class="local col7 ref" href="#107MI" title='MI' data-ref="107MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16hasOneMemOperandEv" title='llvm::MachineInstr::hasOneMemOperand' data-ref="_ZNK4llvm12MachineInstr16hasOneMemOperandEv">hasOneMemOperand</a>() || !(*<a class="local col7 ref" href="#107MI" title='MI' data-ref="107MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>())-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand14getPseudoValueEv" title='llvm::MachineMemOperand::getPseudoValue' data-ref="_ZNK4llvm17MachineMemOperand14getPseudoValueEv">getPseudoValue</a>())</td></tr>
<tr><th id="498">498</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td>  <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue">PseudoSourceValue</a> *<dfn class="local col8 decl" id="108PSV" title='PSV' data-type='const llvm::PseudoSourceValue *' data-ref="108PSV"><a class="local col8 ref" href="#108PSV" title='PSV' data-ref="108PSV">PSV</a></dfn> =</td></tr>
<tr><th id="501">501</th><td>      (*<a class="local col7 ref" href="#107MI" title='MI' data-ref="107MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>())-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand14getPseudoValueEv" title='llvm::MachineMemOperand::getPseudoValue' data-ref="_ZNK4llvm17MachineMemOperand14getPseudoValueEv">getPseudoValue</a>()) {</td></tr>
<tr><th id="502">502</th><td>    <b>if</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::FixedStackPseudoSourceValue" title='llvm::FixedStackPseudoSourceValue' data-ref="llvm::FixedStackPseudoSourceValue">FixedStackPseudoSourceValue</a>&gt;(<a class="local col8 ref" href="#108PSV" title='PSV' data-ref="108PSV">PSV</a>))</td></tr>
<tr><th id="503">503</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="504">504</th><td>    <b>return</b> !<a class="local col8 ref" href="#108PSV" title='PSV' data-ref="108PSV">PSV</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#_ZNK4llvm17PseudoSourceValue10isConstantEPKNS_16MachineFrameInfoE" title='llvm::PseudoSourceValue::isConstant' data-ref="_ZNK4llvm17PseudoSourceValue10isConstantEPKNS_16MachineFrameInfoE">isConstant</a>(<b>nullptr</b>) &amp;&amp; !<a class="local col8 ref" href="#108PSV" title='PSV' data-ref="108PSV">PSV</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#_ZNK4llvm17PseudoSourceValue7isStackEv" title='llvm::PseudoSourceValue::isStack' data-ref="_ZNK4llvm17PseudoSourceValue7isStackEv">isStack</a>();</td></tr>
<tr><th id="505">505</th><td>  }</td></tr>
<tr><th id="506">506</th><td></td></tr>
<tr><th id="507">507</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="508">508</th><td>}</td></tr>
<tr><th id="509">509</th><td></td></tr>
<tr><th id="510">510</th><td><a class="tu type" href="#(anonymousnamespace)::MemDefsUses" title='(anonymous namespace)::MemDefsUses' data-ref="(anonymousnamespace)::MemDefsUses">MemDefsUses</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111MemDefsUsesC1ERKN4llvm10DataLayoutEPKNS1_16MachineFrameInfoE" title='(anonymous namespace)::MemDefsUses::MemDefsUses' data-type='void (anonymous namespace)::MemDefsUses::MemDefsUses(const llvm::DataLayout &amp; DL, const llvm::MachineFrameInfo * MFI_)' data-ref="_ZN12_GLOBAL__N_111MemDefsUsesC1ERKN4llvm10DataLayoutEPKNS1_16MachineFrameInfoE">MemDefsUses</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> &amp;<dfn class="local col9 decl" id="109DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="109DL">DL</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> *<dfn class="local col0 decl" id="110MFI_" title='MFI_' data-type='const llvm::MachineFrameInfo *' data-ref="110MFI_">MFI_</dfn>)</td></tr>
<tr><th id="511">511</th><td>    : <a class="tu type" href="#(anonymousnamespace)::InspectMemInstr" title='(anonymous namespace)::InspectMemInstr' data-ref="(anonymousnamespace)::InspectMemInstr">InspectMemInstr</a><a class="tu ref" href="#_ZN12_GLOBAL__N_115InspectMemInstrC1Eb" title='(anonymous namespace)::InspectMemInstr::InspectMemInstr' data-use='c' data-ref="_ZN12_GLOBAL__N_115InspectMemInstrC1Eb">(</a><b>false</b>), <a class="tu member" href="#(anonymousnamespace)::MemDefsUses::MFI" title='(anonymous namespace)::MemDefsUses::MFI' data-use='w' data-ref="(anonymousnamespace)::MemDefsUses::MFI">MFI</a>(<a class="local col0 ref" href="#110MFI_" title='MFI_' data-ref="110MFI_">MFI_</a>), <a class="tu member" href="#(anonymousnamespace)::MemDefsUses::DL" title='(anonymous namespace)::MemDefsUses::DL' data-use='w' data-ref="(anonymousnamespace)::MemDefsUses::DL">DL</a>(<a class="local col9 ref" href="#109DL" title='DL' data-ref="109DL">DL</a>) {}</td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MemDefsUses" title='(anonymous namespace)::MemDefsUses' data-ref="(anonymousnamespace)::MemDefsUses">MemDefsUses</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_111MemDefsUses10hasHazard_ERKN4llvm12MachineInstrE" title='(anonymous namespace)::MemDefsUses::hasHazard_' data-type='bool (anonymous namespace)::MemDefsUses::hasHazard_(const llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_111MemDefsUses10hasHazard_ERKN4llvm12MachineInstrE">hasHazard_</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="111MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="111MI">MI</dfn>) {</td></tr>
<tr><th id="514">514</th><td>  <em>bool</em> <dfn class="local col2 decl" id="112HasHazard" title='HasHazard' data-type='bool' data-ref="112HasHazard">HasHazard</dfn> = <b>false</b>;</td></tr>
<tr><th id="515">515</th><td></td></tr>
<tr><th id="516">516</th><td>  <i>// Check underlying object list.</i></td></tr>
<tr><th id="517">517</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="tu typedef" href="#(anonymousnamespace)::MemDefsUses::ValueType" title='(anonymous namespace)::MemDefsUses::ValueType' data-type='PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;' data-ref="(anonymousnamespace)::MemDefsUses::ValueType">ValueType</a>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="113Objs" title='Objs' data-type='SmallVector&lt;ValueType, 4&gt;' data-ref="113Objs">Objs</dfn>;</td></tr>
<tr><th id="518">518</th><td>  <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_111MemDefsUses20getUnderlyingObjectsERKN4llvm12MachineInstrERNS1_15SmallVectorImplINS1_12PointerUnionIJPKNS1_5ValueEPKNS1_17PseudoSourceValueEEEEEE" title='(anonymous namespace)::MemDefsUses::getUnderlyingObjects' data-use='c' data-ref="_ZNK12_GLOBAL__N_111MemDefsUses20getUnderlyingObjectsERKN4llvm12MachineInstrERNS1_15SmallVectorImplINS1_12PointerUnionIJPKNS1_5ValueEPKNS1_17PseudoSourceValueEEEEEE">getUnderlyingObjects</a>(<a class="local col1 ref" href="#111MI" title='MI' data-ref="111MI">MI</a>, <span class='refarg'><a class="local col3 ref" href="#113Objs" title='Objs' data-ref="113Objs">Objs</a></span>)) {</td></tr>
<tr><th id="519">519</th><td>    <b>for</b> (<a class="tu typedef" href="#(anonymousnamespace)::MemDefsUses::ValueType" title='(anonymous namespace)::MemDefsUses::ValueType' data-type='PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;' data-ref="(anonymousnamespace)::MemDefsUses::ValueType">ValueType</a> <dfn class="local col4 decl" id="114VT" title='VT' data-type='ValueType' data-ref="114VT">VT</dfn> : <a class="local col3 ref" href="#113Objs" title='Objs' data-ref="113Objs">Objs</a>)</td></tr>
<tr><th id="520">520</th><td>      <a class="local col2 ref" href="#112HasHazard" title='HasHazard' data-ref="112HasHazard">HasHazard</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_111MemDefsUses14updateDefsUsesEN4llvm12PointerUnionIJPKNS1_5ValueEPKNS1_17PseudoSourceValueEEEEb" title='(anonymous namespace)::MemDefsUses::updateDefsUses' data-use='c' data-ref="_ZN12_GLOBAL__N_111MemDefsUses14updateDefsUsesEN4llvm12PointerUnionIJPKNS1_5ValueEPKNS1_17PseudoSourceValueEEEEb">updateDefsUses</a>(<a class="ref fake" href="../../../include/llvm/ADT/PointerUnion.h.html#163" title='llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;::PointerUnion' data-ref="_ZN4llvm12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEC1ERKS7_"></a><a class="local col4 ref" href="#114VT" title='VT' data-ref="114VT">VT</a>, <a class="local col1 ref" href="#111MI" title='MI' data-ref="111MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>());</td></tr>
<tr><th id="521">521</th><td>    <b>return</b> <a class="local col2 ref" href="#112HasHazard" title='HasHazard' data-ref="112HasHazard">HasHazard</a>;</td></tr>
<tr><th id="522">522</th><td>  }</td></tr>
<tr><th id="523">523</th><td></td></tr>
<tr><th id="524">524</th><td>  <i>// No underlying objects found.</i></td></tr>
<tr><th id="525">525</th><td>  <a class="local col2 ref" href="#112HasHazard" title='HasHazard' data-ref="112HasHazard">HasHazard</a> = <a class="local col1 ref" href="#111MI" title='MI' data-ref="111MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>() &amp;&amp; (<a class="tu member" href="#(anonymousnamespace)::InspectMemInstr::OrigSeenLoad" title='(anonymous namespace)::InspectMemInstr::OrigSeenLoad' data-use='r' data-ref="(anonymousnamespace)::InspectMemInstr::OrigSeenLoad">OrigSeenLoad</a> || <a class="tu member" href="#(anonymousnamespace)::InspectMemInstr::OrigSeenStore" title='(anonymous namespace)::InspectMemInstr::OrigSeenStore' data-use='r' data-ref="(anonymousnamespace)::InspectMemInstr::OrigSeenStore">OrigSeenStore</a>);</td></tr>
<tr><th id="526">526</th><td>  <a class="local col2 ref" href="#112HasHazard" title='HasHazard' data-ref="112HasHazard">HasHazard</a> |= <a class="local col1 ref" href="#111MI" title='MI' data-ref="111MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() || <a class="tu member" href="#(anonymousnamespace)::InspectMemInstr::OrigSeenStore" title='(anonymous namespace)::InspectMemInstr::OrigSeenStore' data-use='r' data-ref="(anonymousnamespace)::InspectMemInstr::OrigSeenStore">OrigSeenStore</a>;</td></tr>
<tr><th id="527">527</th><td></td></tr>
<tr><th id="528">528</th><td>  <a class="tu member" href="#(anonymousnamespace)::MemDefsUses::SeenNoObjLoad" title='(anonymous namespace)::MemDefsUses::SeenNoObjLoad' data-use='w' data-ref="(anonymousnamespace)::MemDefsUses::SeenNoObjLoad">SeenNoObjLoad</a> |= <a class="local col1 ref" href="#111MI" title='MI' data-ref="111MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>();</td></tr>
<tr><th id="529">529</th><td>  <a class="tu member" href="#(anonymousnamespace)::MemDefsUses::SeenNoObjStore" title='(anonymous namespace)::MemDefsUses::SeenNoObjStore' data-use='w' data-ref="(anonymousnamespace)::MemDefsUses::SeenNoObjStore">SeenNoObjStore</a> |= <a class="local col1 ref" href="#111MI" title='MI' data-ref="111MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>();</td></tr>
<tr><th id="530">530</th><td></td></tr>
<tr><th id="531">531</th><td>  <b>return</b> <a class="local col2 ref" href="#112HasHazard" title='HasHazard' data-ref="112HasHazard">HasHazard</a>;</td></tr>
<tr><th id="532">532</th><td>}</td></tr>
<tr><th id="533">533</th><td></td></tr>
<tr><th id="534">534</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MemDefsUses" title='(anonymous namespace)::MemDefsUses' data-ref="(anonymousnamespace)::MemDefsUses">MemDefsUses</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111MemDefsUses14updateDefsUsesEN4llvm12PointerUnionIJPKNS1_5ValueEPKNS1_17PseudoSourceValueEEEEb" title='(anonymous namespace)::MemDefsUses::updateDefsUses' data-type='bool (anonymous namespace)::MemDefsUses::updateDefsUses(ValueType V, bool MayStore)' data-ref="_ZN12_GLOBAL__N_111MemDefsUses14updateDefsUsesEN4llvm12PointerUnionIJPKNS1_5ValueEPKNS1_17PseudoSourceValueEEEEb">updateDefsUses</dfn>(<a class="tu typedef" href="#(anonymousnamespace)::MemDefsUses::ValueType" title='(anonymous namespace)::MemDefsUses::ValueType' data-type='PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;' data-ref="(anonymousnamespace)::MemDefsUses::ValueType">ValueType</a> <dfn class="local col5 decl" id="115V" title='V' data-type='ValueType' data-ref="115V">V</dfn>, <em>bool</em> <dfn class="local col6 decl" id="116MayStore" title='MayStore' data-type='bool' data-ref="116MayStore">MayStore</dfn>) {</td></tr>
<tr><th id="535">535</th><td>  <b>if</b> (<a class="local col6 ref" href="#116MayStore" title='MayStore' data-ref="116MayStore">MayStore</a>)</td></tr>
<tr><th id="536">536</th><td>    <b>return</b> !<a class="tu member" href="#(anonymousnamespace)::MemDefsUses::Defs" title='(anonymous namespace)::MemDefsUses::Defs' data-use='m' data-ref="(anonymousnamespace)::MemDefsUses::Defs">Defs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="ref fake" href="../../../include/llvm/ADT/PointerUnion.h.html#163" title='llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;::PointerUnion' data-ref="_ZN4llvm12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEC1ERKS7_"></a><a class="local col5 ref" href="#115V" title='V' data-ref="115V">V</a>).<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::SmallPtrSetIterator&lt;llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt; &gt;, bool&gt;::second' data-ref="std::pair::second">second</a> || <a class="tu member" href="#(anonymousnamespace)::MemDefsUses::Uses" title='(anonymous namespace)::MemDefsUses::Uses' data-use='m' data-ref="(anonymousnamespace)::MemDefsUses::Uses">Uses</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE" title='llvm::SmallPtrSetImpl::count' data-ref="_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE">count</a>(<a class="ref fake" href="../../../include/llvm/ADT/PointerUnion.h.html#163" title='llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;::PointerUnion' data-ref="_ZN4llvm12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEC1ERKS7_"></a><a class="local col5 ref" href="#115V" title='V' data-ref="115V">V</a>) || <a class="tu member" href="#(anonymousnamespace)::MemDefsUses::SeenNoObjStore" title='(anonymous namespace)::MemDefsUses::SeenNoObjStore' data-use='r' data-ref="(anonymousnamespace)::MemDefsUses::SeenNoObjStore">SeenNoObjStore</a> ||</td></tr>
<tr><th id="537">537</th><td>           <a class="tu member" href="#(anonymousnamespace)::MemDefsUses::SeenNoObjLoad" title='(anonymous namespace)::MemDefsUses::SeenNoObjLoad' data-use='r' data-ref="(anonymousnamespace)::MemDefsUses::SeenNoObjLoad">SeenNoObjLoad</a>;</td></tr>
<tr><th id="538">538</th><td></td></tr>
<tr><th id="539">539</th><td>  <a class="tu member" href="#(anonymousnamespace)::MemDefsUses::Uses" title='(anonymous namespace)::MemDefsUses::Uses' data-use='m' data-ref="(anonymousnamespace)::MemDefsUses::Uses">Uses</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="ref fake" href="../../../include/llvm/ADT/PointerUnion.h.html#163" title='llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;::PointerUnion' data-ref="_ZN4llvm12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEC1ERKS7_"></a><a class="local col5 ref" href="#115V" title='V' data-ref="115V">V</a>);</td></tr>
<tr><th id="540">540</th><td>  <b>return</b> <a class="tu member" href="#(anonymousnamespace)::MemDefsUses::Defs" title='(anonymous namespace)::MemDefsUses::Defs' data-use='m' data-ref="(anonymousnamespace)::MemDefsUses::Defs">Defs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE" title='llvm::SmallPtrSetImpl::count' data-ref="_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE">count</a>(<a class="ref fake" href="../../../include/llvm/ADT/PointerUnion.h.html#163" title='llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;::PointerUnion' data-ref="_ZN4llvm12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEC1ERKS7_"></a><a class="local col5 ref" href="#115V" title='V' data-ref="115V">V</a>) || <a class="tu member" href="#(anonymousnamespace)::MemDefsUses::SeenNoObjStore" title='(anonymous namespace)::MemDefsUses::SeenNoObjStore' data-use='r' data-ref="(anonymousnamespace)::MemDefsUses::SeenNoObjStore">SeenNoObjStore</a>;</td></tr>
<tr><th id="541">541</th><td>}</td></tr>
<tr><th id="542">542</th><td></td></tr>
<tr><th id="543">543</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MemDefsUses" title='(anonymous namespace)::MemDefsUses' data-ref="(anonymousnamespace)::MemDefsUses">MemDefsUses</a>::</td></tr>
<tr><th id="544">544</th><td><dfn class="tu decl def" id="_ZNK12_GLOBAL__N_111MemDefsUses20getUnderlyingObjectsERKN4llvm12MachineInstrERNS1_15SmallVectorImplINS1_12PointerUnionIJPKNS1_5ValueEPKNS1_17PseudoSourceValueEEEEEE" title='(anonymous namespace)::MemDefsUses::getUnderlyingObjects' data-type='bool (anonymous namespace)::MemDefsUses::getUnderlyingObjects(const llvm::MachineInstr &amp; MI, SmallVectorImpl&lt;ValueType&gt; &amp; Objects) const' data-ref="_ZNK12_GLOBAL__N_111MemDefsUses20getUnderlyingObjectsERKN4llvm12MachineInstrERNS1_15SmallVectorImplINS1_12PointerUnionIJPKNS1_5ValueEPKNS1_17PseudoSourceValueEEEEEE">getUnderlyingObjects</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="117MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="117MI">MI</dfn>,</td></tr>
<tr><th id="545">545</th><td>                     <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="tu typedef" href="#(anonymousnamespace)::MemDefsUses::ValueType" title='(anonymous namespace)::MemDefsUses::ValueType' data-type='PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;' data-ref="(anonymousnamespace)::MemDefsUses::ValueType">ValueType</a>&gt; &amp;<dfn class="local col8 decl" id="118Objects" title='Objects' data-type='SmallVectorImpl&lt;ValueType&gt; &amp;' data-ref="118Objects">Objects</dfn>) <em>const</em> {</td></tr>
<tr><th id="546">546</th><td>  <b>if</b> (!<a class="local col7 ref" href="#117MI" title='MI' data-ref="117MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16hasOneMemOperandEv" title='llvm::MachineInstr::hasOneMemOperand' data-ref="_ZNK4llvm12MachineInstr16hasOneMemOperandEv">hasOneMemOperand</a>())</td></tr>
<tr><th id="547">547</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="548">548</th><td></td></tr>
<tr><th id="549">549</th><td>  <em>auto</em> &amp; <dfn class="local col9 decl" id="119MMO" title='MMO' data-type='llvm::MachineMemOperand &amp;' data-ref="119MMO">MMO</dfn> = **<a class="local col7 ref" href="#117MI" title='MI' data-ref="117MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>();</td></tr>
<tr><th id="550">550</th><td></td></tr>
<tr><th id="551">551</th><td>  <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue">PseudoSourceValue</a> *<dfn class="local col0 decl" id="120PSV" title='PSV' data-type='const llvm::PseudoSourceValue *' data-ref="120PSV"><a class="local col0 ref" href="#120PSV" title='PSV' data-ref="120PSV">PSV</a></dfn> = <a class="local col9 ref" href="#119MMO" title='MMO' data-ref="119MMO">MMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand14getPseudoValueEv" title='llvm::MachineMemOperand::getPseudoValue' data-ref="_ZNK4llvm17MachineMemOperand14getPseudoValueEv">getPseudoValue</a>()) {</td></tr>
<tr><th id="552">552</th><td>    <b>if</b> (!<a class="local col0 ref" href="#120PSV" title='PSV' data-ref="120PSV">PSV</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#_ZNK4llvm17PseudoSourceValue9isAliasedEPKNS_16MachineFrameInfoE" title='llvm::PseudoSourceValue::isAliased' data-ref="_ZNK4llvm17PseudoSourceValue9isAliasedEPKNS_16MachineFrameInfoE">isAliased</a>(<a class="tu member" href="#(anonymousnamespace)::MemDefsUses::MFI" title='(anonymous namespace)::MemDefsUses::MFI' data-use='r' data-ref="(anonymousnamespace)::MemDefsUses::MFI">MFI</a>))</td></tr>
<tr><th id="553">553</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="554">554</th><td>    <a class="local col8 ref" href="#118Objects" title='Objects' data-ref="118Objects">Objects</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="ref fake" href="../../../include/llvm/ADT/PointerUnion.h.html#181" title='llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;::PointerUnion' data-ref="_ZN4llvm12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEC1ES6_"></a><a class="local col0 ref" href="#120PSV" title='PSV' data-ref="120PSV">PSV</a>);</td></tr>
<tr><th id="555">555</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="556">556</th><td>  }</td></tr>
<tr><th id="557">557</th><td></td></tr>
<tr><th id="558">558</th><td>  <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col1 decl" id="121V" title='V' data-type='const llvm::Value *' data-ref="121V"><a class="local col1 ref" href="#121V" title='V' data-ref="121V">V</a></dfn> = <a class="local col9 ref" href="#119MMO" title='MMO' data-ref="119MMO">MMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getValueEv" title='llvm::MachineMemOperand::getValue' data-ref="_ZNK4llvm17MachineMemOperand8getValueEv">getValue</a>()) {</td></tr>
<tr><th id="559">559</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="122Objs" title='Objs' data-type='SmallVector&lt;const llvm::Value *, 4&gt;' data-ref="122Objs">Objs</dfn>;</td></tr>
<tr><th id="560">560</th><td>    <a class="ref" href="../../../include/llvm/Analysis/ValueTracking.h.html#_ZN4llvm20GetUnderlyingObjectsEPKNS_5ValueERNS_15SmallVectorImplIS2_EERKNS_10DataLayoutEPNS_8LoopInfoEj" title='llvm::GetUnderlyingObjects' data-ref="_ZN4llvm20GetUnderlyingObjectsEPKNS_5ValueERNS_15SmallVectorImplIS2_EERKNS_10DataLayoutEPNS_8LoopInfoEj">GetUnderlyingObjects</a>(<a class="local col1 ref" href="#121V" title='V' data-ref="121V">V</a>, <span class='refarg'><a class="local col2 ref" href="#122Objs" title='Objs' data-ref="122Objs">Objs</a></span>, <a class="tu member" href="#(anonymousnamespace)::MemDefsUses::DL" title='(anonymous namespace)::MemDefsUses::DL' data-use='r' data-ref="(anonymousnamespace)::MemDefsUses::DL">DL</a>);</td></tr>
<tr><th id="561">561</th><td></td></tr>
<tr><th id="562">562</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col3 decl" id="123UValue" title='UValue' data-type='const llvm::Value *' data-ref="123UValue">UValue</dfn> : <a class="local col2 ref" href="#122Objs" title='Objs' data-ref="122Objs">Objs</a>) {</td></tr>
<tr><th id="563">563</th><td>      <b>if</b> (!<a class="ref" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#_ZN4llvm18isIdentifiedObjectEPKNS_5ValueE" title='llvm::isIdentifiedObject' data-ref="_ZN4llvm18isIdentifiedObjectEPKNS_5ValueE">isIdentifiedObject</a>(<a class="local col1 ref" href="#121V" title='V' data-ref="121V">V</a>))</td></tr>
<tr><th id="564">564</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="565">565</th><td></td></tr>
<tr><th id="566">566</th><td>      <a class="local col8 ref" href="#118Objects" title='Objects' data-ref="118Objects">Objects</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="ref fake" href="../../../include/llvm/ADT/PointerUnion.h.html#181" title='llvm::PointerUnion&lt;const llvm::Value *, const llvm::PseudoSourceValue *&gt;::PointerUnion' data-ref="_ZN4llvm12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEC1ES3_"></a><a class="local col3 ref" href="#123UValue" title='UValue' data-ref="123UValue">UValue</a>);</td></tr>
<tr><th id="567">567</th><td>    }</td></tr>
<tr><th id="568">568</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="569">569</th><td>  }</td></tr>
<tr><th id="570">570</th><td></td></tr>
<tr><th id="571">571</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="572">572</th><td>}</td></tr>
<tr><th id="573">573</th><td></td></tr>
<tr><th id="574">574</th><td><i  data-doc="_ZN12_GLOBAL__N_119MipsDelaySlotFiller24replaceWithCompactBranchERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocE">// Replace Branch with the compact branch instruction.</i></td></tr>
<tr><th id="575">575</th><td><a class="tu typedef" href="#(anonymousnamespace)::Iter" title='(anonymous namespace)::Iter' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::Iter">Iter</a> <a class="tu type" href="#(anonymousnamespace)::MipsDelaySlotFiller" title='(anonymous namespace)::MipsDelaySlotFiller' data-ref="(anonymousnamespace)::MipsDelaySlotFiller">MipsDelaySlotFiller</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119MipsDelaySlotFiller24replaceWithCompactBranchERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocE" title='(anonymous namespace)::MipsDelaySlotFiller::replaceWithCompactBranch' data-type='Iter (anonymous namespace)::MipsDelaySlotFiller::replaceWithCompactBranch(llvm::MachineBasicBlock &amp; MBB, Iter Branch, const llvm::DebugLoc &amp; DL)' data-ref="_ZN12_GLOBAL__N_119MipsDelaySlotFiller24replaceWithCompactBranchERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocE">replaceWithCompactBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="124MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="124MBB">MBB</dfn>,</td></tr>
<tr><th id="576">576</th><td>                                                   <a class="tu typedef" href="#(anonymousnamespace)::Iter" title='(anonymous namespace)::Iter' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::Iter">Iter</a> <dfn class="local col5 decl" id="125Branch" title='Branch' data-type='Iter' data-ref="125Branch">Branch</dfn>,</td></tr>
<tr><th id="577">577</th><td>                                                   <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col6 decl" id="126DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="126DL">DL</dfn>) {</td></tr>
<tr><th id="578">578</th><td>  <em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col7 decl" id="127STI" title='STI' data-type='const llvm::MipsSubtarget &amp;' data-ref="127STI">STI</dfn> = <a class="local col4 ref" href="#124MBB" title='MBB' data-ref="124MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget">MipsSubtarget</a>&gt;();</td></tr>
<tr><th id="579">579</th><td>  <em>const</em> <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</a> *<dfn class="local col8 decl" id="128TII" title='TII' data-type='const llvm::MipsInstrInfo *' data-ref="128TII">TII</dfn> = <a class="local col7 ref" href="#127STI" title='STI' data-ref="127STI">STI</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget12getInstrInfoEv" title='llvm::MipsSubtarget::getInstrInfo' data-ref="_ZNK4llvm13MipsSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="580">580</th><td></td></tr>
<tr><th id="581">581</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="129NewOpcode" title='NewOpcode' data-type='unsigned int' data-ref="129NewOpcode">NewOpcode</dfn> = <a class="local col8 ref" href="#128TII" title='TII' data-ref="128TII">TII</a>-&gt;<a class="ref" href="MipsInstrInfo.h.html#_ZNK4llvm13MipsInstrInfo24getEquivalentCompactFormENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MipsInstrInfo::getEquivalentCompactForm' data-ref="_ZNK4llvm13MipsInstrInfo24getEquivalentCompactFormENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">getEquivalentCompactForm</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#125Branch" title='Branch' data-ref="125Branch">Branch</a>);</td></tr>
<tr><th id="582">582</th><td>  <a class="local col5 ref" href="#125Branch" title='Branch' data-ref="125Branch">Branch</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEEv" title='llvm::MachineInstrBuilder::operator MachineInstrBundleIterator' data-ref="_ZNK4llvm19MachineInstrBuildercvNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEEv"></a><a class="local col8 ref" href="#128TII" title='TII' data-ref="128TII">TII</a>-&gt;<a class="ref" href="MipsInstrInfo.h.html#_ZNK4llvm13MipsInstrInfo18genInstrWithNewOpcEjNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MipsInstrInfo::genInstrWithNewOpc' data-ref="_ZNK4llvm13MipsInstrInfo18genInstrWithNewOpcEjNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">genInstrWithNewOpc</a>(<a class="local col9 ref" href="#129NewOpcode" title='NewOpcode' data-ref="129NewOpcode">NewOpcode</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#125Branch" title='Branch' data-ref="125Branch">Branch</a>);</td></tr>
<tr><th id="583">583</th><td></td></tr>
<tr><th id="584">584</th><td>  <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#125Branch" title='Branch' data-ref="125Branch">Branch</a>)<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="585">585</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1EOS2_"></a><a class="local col5 ref" href="#125Branch" title='Branch' data-ref="125Branch">Branch</a>;</td></tr>
<tr><th id="586">586</th><td>}</td></tr>
<tr><th id="587">587</th><td></td></tr>
<tr><th id="588">588</th><td><i  data-doc="_ZL22getEquivalentCallShorti">// For given opcode returns opcode of corresponding instruction with short</i></td></tr>
<tr><th id="589">589</th><td><i  data-doc="_ZL22getEquivalentCallShorti">// delay slot.</i></td></tr>
<tr><th id="590">590</th><td><i  data-doc="_ZL22getEquivalentCallShorti">// For the pseudo TAILCALL*_MM instructions return the short delay slot</i></td></tr>
<tr><th id="591">591</th><td><i  data-doc="_ZL22getEquivalentCallShorti">// form. Unfortunately, TAILCALL&lt;-&gt;b16 is denied as b16 has a limited range</i></td></tr>
<tr><th id="592">592</th><td><i  data-doc="_ZL22getEquivalentCallShorti">// that is too short to make use of for tail calls.</i></td></tr>
<tr><th id="593">593</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="_ZL22getEquivalentCallShorti" title='getEquivalentCallShort' data-type='int getEquivalentCallShort(int Opcode)' data-ref="_ZL22getEquivalentCallShorti">getEquivalentCallShort</dfn>(<em>int</em> <dfn class="local col0 decl" id="130Opcode" title='Opcode' data-type='int' data-ref="130Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="594">594</th><td>  <b>switch</b> (<a class="local col0 ref" href="#130Opcode" title='Opcode' data-ref="130Opcode">Opcode</a>) {</td></tr>
<tr><th id="595">595</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BGEZAL&apos; in namespace &apos;llvm::Mips&apos;">BGEZAL</span>:</td></tr>
<tr><th id="596">596</th><td>    <b>return</b> Mips::<span class='error' title="no member named &apos;BGEZALS_MM&apos; in namespace &apos;llvm::Mips&apos;">BGEZALS_MM</span>;</td></tr>
<tr><th id="597">597</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BLTZAL&apos; in namespace &apos;llvm::Mips&apos;">BLTZAL</span>:</td></tr>
<tr><th id="598">598</th><td>    <b>return</b> Mips::<span class='error' title="no member named &apos;BLTZALS_MM&apos; in namespace &apos;llvm::Mips&apos;">BLTZALS_MM</span>;</td></tr>
<tr><th id="599">599</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;JAL&apos; in namespace &apos;llvm::Mips&apos;">JAL</span>:</td></tr>
<tr><th id="600">600</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;JAL_MM&apos; in namespace &apos;llvm::Mips&apos;">JAL_MM</span>:</td></tr>
<tr><th id="601">601</th><td>    <b>return</b> Mips::<span class='error' title="no member named &apos;JALS_MM&apos; in namespace &apos;llvm::Mips&apos;">JALS_MM</span>;</td></tr>
<tr><th id="602">602</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;JALR&apos; in namespace &apos;llvm::Mips&apos;">JALR</span>:</td></tr>
<tr><th id="603">603</th><td>    <b>return</b> Mips::<span class='error' title="no member named &apos;JALRS_MM&apos; in namespace &apos;llvm::Mips&apos;">JALRS_MM</span>;</td></tr>
<tr><th id="604">604</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;JALR16_MM&apos; in namespace &apos;llvm::Mips&apos;">JALR16_MM</span>:</td></tr>
<tr><th id="605">605</th><td>    <b>return</b> Mips::<span class='error' title="no member named &apos;JALRS16_MM&apos; in namespace &apos;llvm::Mips&apos;">JALRS16_MM</span>;</td></tr>
<tr><th id="606">606</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;TAILCALL_MM&apos; in namespace &apos;llvm::Mips&apos;">TAILCALL_MM</span>:</td></tr>
<tr><th id="607">607</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Attempting to shorten the TAILCALL_MM pseudo!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsDelaySlotFiller.cpp&quot;, 607)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Attempting to shorten the TAILCALL_MM pseudo!"</q>);</td></tr>
<tr><th id="608">608</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;TAILCALLREG&apos; in namespace &apos;llvm::Mips&apos;">TAILCALLREG</span>:</td></tr>
<tr><th id="609">609</th><td>    <b>return</b> Mips::<span class='error' title="no member named &apos;JR16_MM&apos; in namespace &apos;llvm::Mips&apos;">JR16_MM</span>;</td></tr>
<tr><th id="610">610</th><td>  <b>default</b>:</td></tr>
<tr><th id="611">611</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected call instruction for microMIPS.&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsDelaySlotFiller.cpp&quot;, 611)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected call instruction for microMIPS."</q>);</td></tr>
<tr><th id="612">612</th><td>  }</td></tr>
<tr><th id="613">613</th><td>}</td></tr>
<tr><th id="614">614</th><td></td></tr>
<tr><th id="615">615</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119MipsDelaySlotFiller22runOnMachineBasicBlockERN4llvm17MachineBasicBlockE">/// runOnMachineBasicBlock - Fill in delay slots for the given basic block.</i></td></tr>
<tr><th id="616">616</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119MipsDelaySlotFiller22runOnMachineBasicBlockERN4llvm17MachineBasicBlockE">/// We assume there is only one delay slot per delayed instruction.</i></td></tr>
<tr><th id="617">617</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MipsDelaySlotFiller" title='(anonymous namespace)::MipsDelaySlotFiller' data-ref="(anonymousnamespace)::MipsDelaySlotFiller">MipsDelaySlotFiller</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119MipsDelaySlotFiller22runOnMachineBasicBlockERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MipsDelaySlotFiller::runOnMachineBasicBlock' data-type='bool (anonymous namespace)::MipsDelaySlotFiller::runOnMachineBasicBlock(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_119MipsDelaySlotFiller22runOnMachineBasicBlockERN4llvm17MachineBasicBlockE">runOnMachineBasicBlock</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="131MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="131MBB">MBB</dfn>) {</td></tr>
<tr><th id="618">618</th><td>  <em>bool</em> <dfn class="local col2 decl" id="132Changed" title='Changed' data-type='bool' data-ref="132Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="619">619</th><td>  <em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col3 decl" id="133STI" title='STI' data-type='const llvm::MipsSubtarget &amp;' data-ref="133STI">STI</dfn> = <a class="local col1 ref" href="#131MBB" title='MBB' data-ref="131MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget">MipsSubtarget</a>&gt;();</td></tr>
<tr><th id="620">620</th><td>  <em>bool</em> <dfn class="local col4 decl" id="134InMicroMipsMode" title='InMicroMipsMode' data-type='bool' data-ref="134InMicroMipsMode">InMicroMipsMode</dfn> = <a class="local col3 ref" href="#133STI" title='STI' data-ref="133STI">STI</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget15inMicroMipsModeEv" title='llvm::MipsSubtarget::inMicroMipsMode' data-ref="_ZNK4llvm13MipsSubtarget15inMicroMipsModeEv">inMicroMipsMode</a>();</td></tr>
<tr><th id="621">621</th><td>  <em>const</em> <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</a> *<dfn class="local col5 decl" id="135TII" title='TII' data-type='const llvm::MipsInstrInfo *' data-ref="135TII">TII</dfn> = <a class="local col3 ref" href="#133STI" title='STI' data-ref="133STI">STI</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget12getInstrInfoEv" title='llvm::MipsSubtarget::getInstrInfo' data-ref="_ZNK4llvm13MipsSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="622">622</th><td></td></tr>
<tr><th id="623">623</th><td>  <b>for</b> (<a class="tu typedef" href="#(anonymousnamespace)::Iter" title='(anonymous namespace)::Iter' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::Iter">Iter</a> <dfn class="local col6 decl" id="136I" title='I' data-type='Iter' data-ref="136I">I</dfn> = <a class="local col1 ref" href="#131MBB" title='MBB' data-ref="131MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(); <a class="local col6 ref" href="#136I" title='I' data-ref="136I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#131MBB" title='MBB' data-ref="131MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(); <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col6 ref" href="#136I" title='I' data-ref="136I">I</a>) {</td></tr>
<tr><th id="624">624</th><td>    <b>if</b> (!<a class="tu ref" href="#_ZL17hasUnoccupiedSlotPKN4llvm12MachineInstrE" title='hasUnoccupiedSlot' data-use='c' data-ref="_ZL17hasUnoccupiedSlotPKN4llvm12MachineInstrE">hasUnoccupiedSlot</a>(&amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#136I" title='I' data-ref="136I">I</a>))</td></tr>
<tr><th id="625">625</th><td>      <b>continue</b>;</td></tr>
<tr><th id="626">626</th><td></td></tr>
<tr><th id="627">627</th><td>    <i>// Delay slot filling is disabled at -O0, or in microMIPS32R6.</i></td></tr>
<tr><th id="628">628</th><td>    <b>if</b> (!<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DisableDelaySlotFiller" title='DisableDelaySlotFiller' data-use='m' data-ref="DisableDelaySlotFiller">DisableDelaySlotFiller</a> &amp;&amp; (<a class="tu member" href="#(anonymousnamespace)::MipsDelaySlotFiller::TM" title='(anonymous namespace)::MipsDelaySlotFiller::TM' data-use='r' data-ref="(anonymousnamespace)::MipsDelaySlotFiller::TM">TM</a>-&gt;<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine11getOptLevelEv" title='llvm::TargetMachine::getOptLevel' data-ref="_ZNK4llvm13TargetMachine11getOptLevelEv">getOptLevel</a>() != <span class="namespace">CodeGenOpt::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level::None" title='llvm::CodeGenOpt::Level::None' data-ref="llvm::CodeGenOpt::Level::None">None</a>) &amp;&amp;</td></tr>
<tr><th id="629">629</th><td>        !(<a class="local col4 ref" href="#134InMicroMipsMode" title='InMicroMipsMode' data-ref="134InMicroMipsMode">InMicroMipsMode</a> &amp;&amp; <a class="local col3 ref" href="#133STI" title='STI' data-ref="133STI">STI</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget11hasMips32r6Ev" title='llvm::MipsSubtarget::hasMips32r6' data-ref="_ZNK4llvm13MipsSubtarget11hasMips32r6Ev">hasMips32r6</a>())) {</td></tr>
<tr><th id="630">630</th><td></td></tr>
<tr><th id="631">631</th><td>      <em>bool</em> <dfn class="local col7 decl" id="137Filled" title='Filled' data-type='bool' data-ref="137Filled">Filled</dfn> = <b>false</b>;</td></tr>
<tr><th id="632">632</th><td></td></tr>
<tr><th id="633">633</th><td>      <b>if</b> (<a class="tu ref" href="#MipsCompactBranchPolicy" title='MipsCompactBranchPolicy' data-use='m' data-ref="MipsCompactBranchPolicy">MipsCompactBranchPolicy</a>.<a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl11opt_storageIT_Lb0ELb0EE8getValueEv" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::getValue' data-ref="_ZN4llvm2cl11opt_storageIT_Lb0ELb0EE8getValueEv">getValue</a>() != <a class="enum" href="#CompactBranchPolicy::CB_Always" title='CompactBranchPolicy::CB_Always' data-ref="CompactBranchPolicy::CB_Always">CB_Always</a> ||</td></tr>
<tr><th id="634">634</th><td>           !<a class="local col5 ref" href="#135TII" title='TII' data-ref="135TII">TII</a>-&gt;<a class="ref" href="MipsInstrInfo.h.html#_ZNK4llvm13MipsInstrInfo24getEquivalentCompactFormENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MipsInstrInfo::getEquivalentCompactForm' data-ref="_ZNK4llvm13MipsInstrInfo24getEquivalentCompactFormENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">getEquivalentCompactForm</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#136I" title='I' data-ref="136I">I</a>)) {</td></tr>
<tr><th id="635">635</th><td>        <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_119MipsDelaySlotFiller14searchBackwardERN4llvm17MachineBasicBlockERNS1_12MachineInstrE" title='(anonymous namespace)::MipsDelaySlotFiller::searchBackward' data-use='c' data-ref="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller14searchBackwardERN4llvm17MachineBasicBlockERNS1_12MachineInstrE">searchBackward</a>(<span class='refarg'><a class="local col1 ref" href="#131MBB" title='MBB' data-ref="131MBB">MBB</a></span>, <span class='refarg'><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#136I" title='I' data-ref="136I">I</a></span>)) {</td></tr>
<tr><th id="636">636</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mips-delay-slot-filler&quot;)) { dbgs() &lt;&lt; &quot;mips-delay-slot-filler&quot; &lt;&lt; &quot;: found instruction for delay slot using forward search.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="macro" href="#53" title="&quot;mips-delay-slot-filler&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>": found instruction for delay slot using forward search.\n"</q>);</td></tr>
<tr><th id="637">637</th><td>          <a class="local col7 ref" href="#137Filled" title='Filled' data-ref="137Filled">Filled</a> = <b>true</b>;</td></tr>
<tr><th id="638">638</th><td>        } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#136I" title='I' data-ref="136I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>()) {</td></tr>
<tr><th id="639">639</th><td>          <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_119MipsDelaySlotFiller13searchSuccBBsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::MipsDelaySlotFiller::searchSuccBBs' data-use='c' data-ref="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller13searchSuccBBsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">searchSuccBBs</a>(<span class='refarg'><a class="local col1 ref" href="#131MBB" title='MBB' data-ref="131MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#136I" title='I' data-ref="136I">I</a>)) {</td></tr>
<tr><th id="640">640</th><td>            <a class="local col7 ref" href="#137Filled" title='Filled' data-ref="137Filled">Filled</a> = <b>true</b>;</td></tr>
<tr><th id="641">641</th><td>            <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mips-delay-slot-filler&quot;)) { dbgs() &lt;&lt; &quot;mips-delay-slot-filler&quot; &lt;&lt; &quot;: found instruction for delay slot using successor BB search.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="macro" href="#53" title="&quot;mips-delay-slot-filler&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>": found instruction for delay slot using successor BB search.\n"</q>);</td></tr>
<tr><th id="642">642</th><td>          }</td></tr>
<tr><th id="643">643</th><td>        } <b>else</b> <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_119MipsDelaySlotFiller13searchForwardERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::MipsDelaySlotFiller::searchForward' data-use='c' data-ref="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller13searchForwardERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">searchForward</a>(<span class='refarg'><a class="local col1 ref" href="#131MBB" title='MBB' data-ref="131MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#136I" title='I' data-ref="136I">I</a>)) {</td></tr>
<tr><th id="644">644</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mips-delay-slot-filler&quot;)) { dbgs() &lt;&lt; &quot;mips-delay-slot-filler&quot; &lt;&lt; &quot;: found instruction for delay slot using forward search.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="macro" href="#53" title="&quot;mips-delay-slot-filler&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>": found instruction for delay slot using forward search.\n"</q>);</td></tr>
<tr><th id="645">645</th><td>          <a class="local col7 ref" href="#137Filled" title='Filled' data-ref="137Filled">Filled</a> = <b>true</b>;</td></tr>
<tr><th id="646">646</th><td>        }</td></tr>
<tr><th id="647">647</th><td>      }</td></tr>
<tr><th id="648">648</th><td></td></tr>
<tr><th id="649">649</th><td>      <b>if</b> (<a class="local col7 ref" href="#137Filled" title='Filled' data-ref="137Filled">Filled</a>) {</td></tr>
<tr><th id="650">650</th><td>        <i>// Get instruction with delay slot.</i></td></tr>
<tr><th id="651">651</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::instr_iterator" title='llvm::MachineBasicBlock::instr_iterator' data-type='Instructions::iterator' data-ref="llvm::MachineBasicBlock::instr_iterator">instr_iterator</a> <dfn class="local col8 decl" id="138DSI" title='DSI' data-type='MachineBasicBlock::instr_iterator' data-ref="138DSI">DSI</dfn> = <a class="local col6 ref" href="#136I" title='I' data-ref="136I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIterator16getInstrIteratorEv" title='llvm::MachineInstrBundleIterator::getInstrIterator' data-ref="_ZNK4llvm26MachineInstrBundleIterator16getInstrIteratorEv">getInstrIterator</a>();</td></tr>
<tr><th id="652">652</th><td></td></tr>
<tr><th id="653">653</th><td>        <b>if</b> (<a class="local col4 ref" href="#134InMicroMipsMode" title='InMicroMipsMode' data-ref="134InMicroMipsMode">InMicroMipsMode</a> &amp;&amp; <a class="local col5 ref" href="#135TII" title='TII' data-ref="135TII">TII</a>-&gt;<a class="ref" href="MipsInstrInfo.h.html#_ZNK4llvm13MipsInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" title='llvm::MipsInstrInfo::getInstSizeInBytes' data-ref="_ZNK4llvm13MipsInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE">getInstSizeInBytes</a>(<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_"></a><a class="local col8 ref" href="#138DSI" title='DSI' data-ref="138DSI">DSI</a>)) == <var>2</var> &amp;&amp;</td></tr>
<tr><th id="654">654</th><td>            <a class="local col8 ref" href="#138DSI" title='DSI' data-ref="138DSI">DSI</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>()) {</td></tr>
<tr><th id="655">655</th><td>          <i>// If instruction in delay slot is 16b change opcode to</i></td></tr>
<tr><th id="656">656</th><td><i>          // corresponding instruction with short delay slot.</i></td></tr>
<tr><th id="657">657</th><td><i></i></td></tr>
<tr><th id="658">658</th><td><i>          // TODO: Implement an instruction mapping table of 16bit opcodes to</i></td></tr>
<tr><th id="659">659</th><td><i>          // 32bit opcodes so that an instruction can be expanded. This would</i></td></tr>
<tr><th id="660">660</th><td><i>          // save 16 bits as a TAILCALL_MM pseudo requires a fullsized nop.</i></td></tr>
<tr><th id="661">661</th><td><i>          // TODO: Permit b16 when branching backwards to the same function</i></td></tr>
<tr><th id="662">662</th><td><i>          // if it is in range.</i></td></tr>
<tr><th id="663">663</th><td>          DSI-&gt;setDesc(TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(getEquivalentCallShort(DSI-&gt;getOpcode())));</td></tr>
<tr><th id="664">664</th><td>        }</td></tr>
<tr><th id="665">665</th><td>        <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#55" title='FilledSlots' data-ref="FilledSlots">FilledSlots</a>;</td></tr>
<tr><th id="666">666</th><td>        <a class="local col2 ref" href="#132Changed" title='Changed' data-ref="132Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="667">667</th><td>        <b>continue</b>;</td></tr>
<tr><th id="668">668</th><td>      }</td></tr>
<tr><th id="669">669</th><td>    }</td></tr>
<tr><th id="670">670</th><td></td></tr>
<tr><th id="671">671</th><td>    <i>// For microMIPS if instruction is BEQ or BNE with one ZERO register, then</i></td></tr>
<tr><th id="672">672</th><td><i>    // instead of adding NOP replace this instruction with the corresponding</i></td></tr>
<tr><th id="673">673</th><td><i>    // compact branch instruction, i.e. BEQZC or BNEZC. Additionally</i></td></tr>
<tr><th id="674">674</th><td><i>    // PseudoReturn and PseudoIndirectBranch are expanded to JR_MM, so they can</i></td></tr>
<tr><th id="675">675</th><td><i>    // be replaced with JRC16_MM.</i></td></tr>
<tr><th id="676">676</th><td><i></i></td></tr>
<tr><th id="677">677</th><td><i>    // For MIPSR6 attempt to produce the corresponding compact (no delay slot)</i></td></tr>
<tr><th id="678">678</th><td><i>    // form of the CTI. For indirect jumps this will not require inserting a</i></td></tr>
<tr><th id="679">679</th><td><i>    // NOP and for branches will hopefully avoid requiring a NOP.</i></td></tr>
<tr><th id="680">680</th><td>    <b>if</b> ((<a class="local col4 ref" href="#134InMicroMipsMode" title='InMicroMipsMode' data-ref="134InMicroMipsMode">InMicroMipsMode</a> ||</td></tr>
<tr><th id="681">681</th><td>         (<a class="local col3 ref" href="#133STI" title='STI' data-ref="133STI">STI</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget11hasMips32r6Ev" title='llvm::MipsSubtarget::hasMips32r6' data-ref="_ZNK4llvm13MipsSubtarget11hasMips32r6Ev">hasMips32r6</a>() &amp;&amp; <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#MipsCompactBranchPolicy" title='MipsCompactBranchPolicy' data-use='m' data-ref="MipsCompactBranchPolicy">MipsCompactBranchPolicy</a> != <a class="enum" href="#CompactBranchPolicy::CB_Never" title='CompactBranchPolicy::CB_Never' data-ref="CompactBranchPolicy::CB_Never">CB_Never</a>)) &amp;&amp;</td></tr>
<tr><th id="682">682</th><td>        <a class="local col5 ref" href="#135TII" title='TII' data-ref="135TII">TII</a>-&gt;<a class="ref" href="MipsInstrInfo.h.html#_ZNK4llvm13MipsInstrInfo24getEquivalentCompactFormENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MipsInstrInfo::getEquivalentCompactForm' data-ref="_ZNK4llvm13MipsInstrInfo24getEquivalentCompactFormENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">getEquivalentCompactForm</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#136I" title='I' data-ref="136I">I</a>)) {</td></tr>
<tr><th id="683">683</th><td>      <a class="local col6 ref" href="#136I" title='I' data-ref="136I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="tu member" href="#_ZN12_GLOBAL__N_119MipsDelaySlotFiller24replaceWithCompactBranchERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocE" title='(anonymous namespace)::MipsDelaySlotFiller::replaceWithCompactBranch' data-use='c' data-ref="_ZN12_GLOBAL__N_119MipsDelaySlotFiller24replaceWithCompactBranchERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocE">replaceWithCompactBranch</a>(<span class='refarg'><a class="local col1 ref" href="#131MBB" title='MBB' data-ref="131MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#136I" title='I' data-ref="136I">I</a>, <a class="local col6 ref" href="#136I" title='I' data-ref="136I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>());</td></tr>
<tr><th id="684">684</th><td>      <a class="local col2 ref" href="#132Changed" title='Changed' data-ref="132Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="685">685</th><td>      <b>continue</b>;</td></tr>
<tr><th id="686">686</th><td>    }</td></tr>
<tr><th id="687">687</th><td></td></tr>
<tr><th id="688">688</th><td>    <i>// Bundle the NOP to the instruction with the delay slot.</i></td></tr>
<tr><th id="689">689</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mips-delay-slot-filler&quot;)) { dbgs() &lt;&lt; &quot;mips-delay-slot-filler&quot; &lt;&lt; &quot;: could not fill delay slot for&quot;; I-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="macro" href="#53" title="&quot;mips-delay-slot-filler&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>": could not fill delay slot for"</q>;</td></tr>
<tr><th id="690">690</th><td>               <a class="local col6 ref" href="#136I" title='I' data-ref="136I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="691">691</th><td>    BuildMI(MBB, std::next(I), I-&gt;getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(Mips::<span class='error' title="no member named &apos;NOP&apos; in namespace &apos;llvm::Mips&apos;">NOP</span>));</td></tr>
<tr><th id="692">692</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MIBundleBuilder" title='llvm::MIBundleBuilder' data-ref="llvm::MIBundleBuilder">MIBundleBuilder</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15MIBundleBuilderC1ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_" title='llvm::MIBundleBuilder::MIBundleBuilder' data-ref="_ZN4llvm15MIBundleBuilderC1ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_">(</a><a class="local col1 ref" href="#131MBB" title='MBB' data-ref="131MBB">MBB</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#136I" title='I' data-ref="136I">I</a>, <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#136I" title='I' data-ref="136I">I</a>, <var>2</var>));</td></tr>
<tr><th id="693">693</th><td>    <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#55" title='FilledSlots' data-ref="FilledSlots">FilledSlots</a>;</td></tr>
<tr><th id="694">694</th><td>    <a class="local col2 ref" href="#132Changed" title='Changed' data-ref="132Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="695">695</th><td>  }</td></tr>
<tr><th id="696">696</th><td></td></tr>
<tr><th id="697">697</th><td>  <b>return</b> <a class="local col2 ref" href="#132Changed" title='Changed' data-ref="132Changed">Changed</a>;</td></tr>
<tr><th id="698">698</th><td>}</td></tr>
<tr><th id="699">699</th><td></td></tr>
<tr><th id="700">700</th><td><b>template</b> &lt;<b>typename</b> IterTy&gt;</td></tr>
<tr><th id="701">701</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MipsDelaySlotFiller" title='(anonymous namespace)::MipsDelaySlotFiller' data-ref="(anonymousnamespace)::MipsDelaySlotFiller">MipsDelaySlotFiller</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller11searchRangeERN4llvm17MachineBasicBlockET_S4_RNS_11RegDefsUsesERNS_15InspectMemInstrENS1_26MachineInstrBundleI6658284" title='(anonymous namespace)::MipsDelaySlotFiller::searchRange' data-type='bool (anonymous namespace)::MipsDelaySlotFiller::searchRange(llvm::MachineBasicBlock &amp; MBB, IterTy Begin, IterTy End, (anonymous namespace)::RegDefsUses &amp; RegDU, (anonymous namespace)::InspectMemInstr &amp; IM, Iter Slot, IterTy &amp; Filler) const' data-ref="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller11searchRangeERN4llvm17MachineBasicBlockET_S4_RNS_11RegDefsUsesERNS_15InspectMemInstrENS1_26MachineInstrBundleI6658284">searchRange</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="139MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="139MBB">MBB</dfn>, IterTy <dfn class="local col0 decl" id="140Begin" title='Begin' data-type='IterTy' data-ref="140Begin">Begin</dfn>,</td></tr>
<tr><th id="702">702</th><td>                                      IterTy <dfn class="local col1 decl" id="141End" title='End' data-type='IterTy' data-ref="141End">End</dfn>, <a class="tu type" href="#(anonymousnamespace)::RegDefsUses" title='(anonymous namespace)::RegDefsUses' data-ref="(anonymousnamespace)::RegDefsUses">RegDefsUses</a> &amp;<dfn class="local col2 decl" id="142RegDU" title='RegDU' data-type='(anonymous namespace)::RegDefsUses &amp;' data-ref="142RegDU">RegDU</dfn>,</td></tr>
<tr><th id="703">703</th><td>                                      <a class="tu type" href="#(anonymousnamespace)::InspectMemInstr" title='(anonymous namespace)::InspectMemInstr' data-ref="(anonymousnamespace)::InspectMemInstr">InspectMemInstr</a> &amp;<dfn class="local col3 decl" id="143IM" title='IM' data-type='(anonymous namespace)::InspectMemInstr &amp;' data-ref="143IM">IM</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::Iter" title='(anonymous namespace)::Iter' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::Iter">Iter</a> <dfn class="local col4 decl" id="144Slot" title='Slot' data-type='Iter' data-ref="144Slot">Slot</dfn>,</td></tr>
<tr><th id="704">704</th><td>                                      IterTy &amp;<dfn class="local col5 decl" id="145Filler" title='Filler' data-type='IterTy &amp;' data-ref="145Filler">Filler</dfn>) <em>const</em> {</td></tr>
<tr><th id="705">705</th><td>  <b>for</b> (IterTy <dfn class="local col6 decl" id="146I" title='I' data-type='IterTy' data-ref="146I">I</dfn> = <a class="local col0 ref" href="#140Begin" title='Begin' data-ref="140Begin">Begin</a>; <a class="local col6 ref" href="#146I" title='I' data-ref="146I">I</a> != <a class="local col1 ref" href="#141End" title='End' data-ref="141End">End</a>;) {</td></tr>
<tr><th id="706">706</th><td>    IterTy <dfn class="local col7 decl" id="147CurrI" title='CurrI' data-type='IterTy' data-ref="147CurrI">CurrI</dfn> = <a class="local col6 ref" href="#146I" title='I' data-ref="146I">I</a>;</td></tr>
<tr><th id="707">707</th><td>    ++<a class="local col6 ref" href="#146I" title='I' data-ref="146I">I</a>;</td></tr>
<tr><th id="708">708</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mips-delay-slot-filler&quot;)) { dbgs() &lt;&lt; &quot;mips-delay-slot-filler&quot; &lt;&lt; &quot;: checking instruction for delay slot: &quot;; CurrI-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="macro" href="#53" title="&quot;mips-delay-slot-filler&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>": checking instruction for delay slot: "</q>;</td></tr>
<tr><th id="709">709</th><td>               <a class="local col7 ref" href="#147CurrI" title='CurrI' data-ref="147CurrI">CurrI</a>-&gt;dump());</td></tr>
<tr><th id="710">710</th><td>    <i>// skip debug value</i></td></tr>
<tr><th id="711">711</th><td>    <b>if</b> (<a class="local col7 ref" href="#147CurrI" title='CurrI' data-ref="147CurrI">CurrI</a>-&gt;isDebugInstr()) {</td></tr>
<tr><th id="712">712</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mips-delay-slot-filler&quot;)) { dbgs() &lt;&lt; &quot;mips-delay-slot-filler&quot; &lt;&lt; &quot;: ignoring debug instruction for delay slot: &quot;; CurrI-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="macro" href="#53" title="&quot;mips-delay-slot-filler&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>": ignoring debug instruction for delay slot: "</q>;</td></tr>
<tr><th id="713">713</th><td>                 <a class="local col7 ref" href="#147CurrI" title='CurrI' data-ref="147CurrI">CurrI</a>-&gt;dump());</td></tr>
<tr><th id="714">714</th><td>      <b>continue</b>;</td></tr>
<tr><th id="715">715</th><td>    }</td></tr>
<tr><th id="716">716</th><td></td></tr>
<tr><th id="717">717</th><td>    <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_119MipsDelaySlotFiller15terminateSearchERKN4llvm12MachineInstrE" title='(anonymous namespace)::MipsDelaySlotFiller::terminateSearch' data-use='c' data-ref="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller15terminateSearchERKN4llvm12MachineInstrE">terminateSearch</a>(*<a class="local col7 ref" href="#147CurrI" title='CurrI' data-ref="147CurrI">CurrI</a>)) {</td></tr>
<tr><th id="718">718</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mips-delay-slot-filler&quot;)) { dbgs() &lt;&lt; &quot;mips-delay-slot-filler&quot; &lt;&lt; &quot;: should terminate search: &quot;; CurrI-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="macro" href="#53" title="&quot;mips-delay-slot-filler&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>": should terminate search: "</q>;</td></tr>
<tr><th id="719">719</th><td>                 <a class="local col7 ref" href="#147CurrI" title='CurrI' data-ref="147CurrI">CurrI</a>-&gt;dump());</td></tr>
<tr><th id="720">720</th><td>      <b>break</b>;</td></tr>
<tr><th id="721">721</th><td>    }</td></tr>
<tr><th id="722">722</th><td></td></tr>
<tr><th id="723">723</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((!CurrI-&gt;isCall() &amp;&amp; !CurrI-&gt;isReturn() &amp;&amp; !CurrI-&gt;isBranch()) &amp;&amp; &quot;Cannot put calls, returns or branches in delay slot.&quot;) ? void (0) : __assert_fail (&quot;(!CurrI-&gt;isCall() &amp;&amp; !CurrI-&gt;isReturn() &amp;&amp; !CurrI-&gt;isBranch()) &amp;&amp; \&quot;Cannot put calls, returns or branches in delay slot.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsDelaySlotFiller.cpp&quot;, 724, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((!<a class="local col7 ref" href="#147CurrI" title='CurrI' data-ref="147CurrI">CurrI</a>-&gt;isCall() &amp;&amp; !<a class="local col7 ref" href="#147CurrI" title='CurrI' data-ref="147CurrI">CurrI</a>-&gt;isReturn() &amp;&amp; !<a class="local col7 ref" href="#147CurrI" title='CurrI' data-ref="147CurrI">CurrI</a>-&gt;isBranch()) &amp;&amp;</td></tr>
<tr><th id="724">724</th><td>           <q>"Cannot put calls, returns or branches in delay slot."</q>);</td></tr>
<tr><th id="725">725</th><td></td></tr>
<tr><th id="726">726</th><td>    <b>if</b> (<a class="local col7 ref" href="#147CurrI" title='CurrI' data-ref="147CurrI">CurrI</a>-&gt;isKill()) {</td></tr>
<tr><th id="727">727</th><td>      <a class="local col7 ref" href="#147CurrI" title='CurrI' data-ref="147CurrI">CurrI</a>-&gt;eraseFromParent();</td></tr>
<tr><th id="728">728</th><td>      <b>continue</b>;</td></tr>
<tr><th id="729">729</th><td>    }</td></tr>
<tr><th id="730">730</th><td></td></tr>
<tr><th id="731">731</th><td>    <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_119MipsDelaySlotFiller14delayHasHazardERKN4llvm12MachineInstrERNS_11RegDefsUsesERNS_15InspectMemInstrE" title='(anonymous namespace)::MipsDelaySlotFiller::delayHasHazard' data-use='c' data-ref="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller14delayHasHazardERKN4llvm12MachineInstrERNS_11RegDefsUsesERNS_15InspectMemInstrE">delayHasHazard</a>(*<a class="local col7 ref" href="#147CurrI" title='CurrI' data-ref="147CurrI">CurrI</a>, <span class='refarg'><a class="local col2 ref" href="#142RegDU" title='RegDU' data-ref="142RegDU">RegDU</a></span>, <span class='refarg'><a class="local col3 ref" href="#143IM" title='IM' data-ref="143IM">IM</a></span>))</td></tr>
<tr><th id="732">732</th><td>      <b>continue</b>;</td></tr>
<tr><th id="733">733</th><td></td></tr>
<tr><th id="734">734</th><td>    <em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col8 decl" id="148STI" title='STI' data-type='const llvm::MipsSubtarget &amp;' data-ref="148STI">STI</dfn> = <a class="local col9 ref" href="#139MBB" title='MBB' data-ref="139MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget">MipsSubtarget</a>&gt;();</td></tr>
<tr><th id="735">735</th><td>    <b>if</b> (<a class="local col8 ref" href="#148STI" title='STI' data-ref="148STI">STI</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget12isTargetNaClEv" title='llvm::MipsSubtarget::isTargetNaCl' data-ref="_ZNK4llvm13MipsSubtarget12isTargetNaClEv">isTargetNaCl</a>()) {</td></tr>
<tr><th id="736">736</th><td>      <i>// In NaCl, instructions that must be masked are forbidden in delay slots.</i></td></tr>
<tr><th id="737">737</th><td><i>      // We only check for loads, stores and SP changes.  Calls, returns and</i></td></tr>
<tr><th id="738">738</th><td><i>      // branches are not checked because non-NaCl targets never put them in</i></td></tr>
<tr><th id="739">739</th><td><i>      // delay slots.</i></td></tr>
<tr><th id="740">740</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="149AddrIdx" title='AddrIdx' data-type='unsigned int' data-ref="149AddrIdx">AddrIdx</dfn>;</td></tr>
<tr><th id="741">741</th><td>      <b>if</b> ((isBasePlusOffsetMemoryAccess(CurrI-&gt;getOpcode(), &amp;AddrIdx) &amp;&amp;</td></tr>
<tr><th id="742">742</th><td>           baseRegNeedsLoadStoreMask(CurrI-&gt;getOperand(AddrIdx).getReg())) ||</td></tr>
<tr><th id="743">743</th><td>          CurrI-&gt;modifiesRegister(Mips::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::Mips&apos;">SP</span>, STI.getRegisterInfo()))</td></tr>
<tr><th id="744">744</th><td>        <b>continue</b>;</td></tr>
<tr><th id="745">745</th><td>    }</td></tr>
<tr><th id="746">746</th><td></td></tr>
<tr><th id="747">747</th><td>    <em>bool</em> <dfn class="local col0 decl" id="150InMicroMipsMode" title='InMicroMipsMode' data-type='bool' data-ref="150InMicroMipsMode">InMicroMipsMode</dfn> = <a class="local col8 ref" href="#148STI" title='STI' data-ref="148STI">STI</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget15inMicroMipsModeEv" title='llvm::MipsSubtarget::inMicroMipsMode' data-ref="_ZNK4llvm13MipsSubtarget15inMicroMipsModeEv">inMicroMipsMode</a>();</td></tr>
<tr><th id="748">748</th><td>    <em>const</em> <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</a> *<dfn class="local col1 decl" id="151TII" title='TII' data-type='const llvm::MipsInstrInfo *' data-ref="151TII">TII</dfn> = <a class="local col8 ref" href="#148STI" title='STI' data-ref="148STI">STI</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget12getInstrInfoEv" title='llvm::MipsSubtarget::getInstrInfo' data-ref="_ZNK4llvm13MipsSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="749">749</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="152Opcode" title='Opcode' data-type='unsigned int' data-ref="152Opcode">Opcode</dfn> = (<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#144Slot" title='Slot' data-ref="144Slot">Slot</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="750">750</th><td>    <i>// This is complicated by the tail call optimization. For non-PIC code</i></td></tr>
<tr><th id="751">751</th><td><i>    // there is only a 32bit sized unconditional branch which can be assumed</i></td></tr>
<tr><th id="752">752</th><td><i>    // to be able to reach the target. b16 only has a range of +/- 1 KB.</i></td></tr>
<tr><th id="753">753</th><td><i>    // It's entirely possible that the target function is reachable with b16</i></td></tr>
<tr><th id="754">754</th><td><i>    // but we don't have enough information to make that decision.</i></td></tr>
<tr><th id="755">755</th><td>     <b>if</b> (InMicroMipsMode &amp;&amp; TII-&gt;getInstSizeInBytes(*CurrI) == <var>2</var> &amp;&amp;</td></tr>
<tr><th id="756">756</th><td>        (Opcode == Mips::<span class='error' title="no member named &apos;JR&apos; in namespace &apos;llvm::Mips&apos;">JR</span> || Opcode == Mips::<span class='error' title="no member named &apos;PseudoIndirectBranch&apos; in namespace &apos;llvm::Mips&apos;">PseudoIndirectBranch</span> ||</td></tr>
<tr><th id="757">757</th><td>         Opcode == Mips::<span class='error' title="no member named &apos;PseudoIndirectBranch_MM&apos; in namespace &apos;llvm::Mips&apos;">PseudoIndirectBranch_MM</span> ||</td></tr>
<tr><th id="758">758</th><td>         Opcode == Mips::<span class='error' title="no member named &apos;PseudoReturn&apos; in namespace &apos;llvm::Mips&apos;">PseudoReturn</span> || Opcode == Mips::<span class='error' title="no member named &apos;TAILCALL&apos; in namespace &apos;llvm::Mips&apos;">TAILCALL</span>))</td></tr>
<tr><th id="759">759</th><td>      <b>continue</b>;</td></tr>
<tr><th id="760">760</th><td>     <i>// Instructions LWP/SWP and MOVEP should not be in a delay slot as that</i></td></tr>
<tr><th id="761">761</th><td><i>     // results in unpredictable behaviour</i></td></tr>
<tr><th id="762">762</th><td>     <b>if</b> (InMicroMipsMode &amp;&amp; (Opcode == Mips::<span class='error' title="no member named &apos;LWP_MM&apos; in namespace &apos;llvm::Mips&apos;">LWP_MM</span> || Opcode == Mips::<span class='error' title="no member named &apos;SWP_MM&apos; in namespace &apos;llvm::Mips&apos;">SWP_MM</span> ||</td></tr>
<tr><th id="763">763</th><td>                             Opcode == Mips::<span class='error' title="no member named &apos;MOVEP_MM&apos; in namespace &apos;llvm::Mips&apos;">MOVEP_MM</span>))</td></tr>
<tr><th id="764">764</th><td>       <b>continue</b>;</td></tr>
<tr><th id="765">765</th><td></td></tr>
<tr><th id="766">766</th><td>    <a class="local col5 ref" href="#145Filler" title='Filler' data-ref="145Filler">Filler</a> = <a class="local col7 ref" href="#147CurrI" title='CurrI' data-ref="147CurrI">CurrI</a>;</td></tr>
<tr><th id="767">767</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mips-delay-slot-filler&quot;)) { dbgs() &lt;&lt; &quot;mips-delay-slot-filler&quot; &lt;&lt; &quot;: found instruction for delay slot:&quot;; CurrI-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="macro" href="#53" title="&quot;mips-delay-slot-filler&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>": found instruction for delay slot:"</q>;</td></tr>
<tr><th id="768">768</th><td>               <a class="local col7 ref" href="#147CurrI" title='CurrI' data-ref="147CurrI">CurrI</a>-&gt;dump());</td></tr>
<tr><th id="769">769</th><td></td></tr>
<tr><th id="770">770</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="771">771</th><td>  }</td></tr>
<tr><th id="772">772</th><td></td></tr>
<tr><th id="773">773</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="774">774</th><td>}</td></tr>
<tr><th id="775">775</th><td></td></tr>
<tr><th id="776">776</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MipsDelaySlotFiller" title='(anonymous namespace)::MipsDelaySlotFiller' data-ref="(anonymousnamespace)::MipsDelaySlotFiller">MipsDelaySlotFiller</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller14searchBackwardERN4llvm17MachineBasicBlockERNS1_12MachineInstrE" title='(anonymous namespace)::MipsDelaySlotFiller::searchBackward' data-type='bool (anonymous namespace)::MipsDelaySlotFiller::searchBackward(llvm::MachineBasicBlock &amp; MBB, llvm::MachineInstr &amp; Slot) const' data-ref="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller14searchBackwardERN4llvm17MachineBasicBlockERNS1_12MachineInstrE">searchBackward</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="153MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="153MBB">MBB</dfn>,</td></tr>
<tr><th id="777">777</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="154Slot" title='Slot' data-type='llvm::MachineInstr &amp;' data-ref="154Slot">Slot</dfn>) <em>const</em> {</td></tr>
<tr><th id="778">778</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DisableBackwardSearch" title='DisableBackwardSearch' data-use='m' data-ref="DisableBackwardSearch">DisableBackwardSearch</a>)</td></tr>
<tr><th id="779">779</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="780">780</th><td></td></tr>
<tr><th id="781">781</th><td>  <em>auto</em> *<dfn class="local col5 decl" id="155Fn" title='Fn' data-type='llvm::MachineFunction *' data-ref="155Fn">Fn</dfn> = <a class="local col3 ref" href="#153MBB" title='MBB' data-ref="153MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="782">782</th><td>  <a class="tu type" href="#(anonymousnamespace)::RegDefsUses" title='(anonymous namespace)::RegDefsUses' data-ref="(anonymousnamespace)::RegDefsUses">RegDefsUses</a> <dfn class="local col6 decl" id="156RegDU" title='RegDU' data-type='(anonymous namespace)::RegDefsUses' data-ref="156RegDU">RegDU</dfn><a class="tu ref" href="#_ZN12_GLOBAL__N_111RegDefsUsesC1ERKN4llvm18TargetRegisterInfoE" title='(anonymous namespace)::RegDefsUses::RegDefsUses' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegDefsUsesC1ERKN4llvm18TargetRegisterInfoE">(</a>*<a class="local col5 ref" href="#155Fn" title='Fn' data-ref="155Fn">Fn</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>());</td></tr>
<tr><th id="783">783</th><td>  <a class="tu type" href="#(anonymousnamespace)::MemDefsUses" title='(anonymous namespace)::MemDefsUses' data-ref="(anonymousnamespace)::MemDefsUses">MemDefsUses</a> <dfn class="local col7 decl" id="157MemDU" title='MemDU' data-type='(anonymous namespace)::MemDefsUses' data-ref="157MemDU">MemDU</dfn><a class="tu ref" href="#_ZN12_GLOBAL__N_111MemDefsUsesC1ERKN4llvm10DataLayoutEPKNS1_16MachineFrameInfoE" title='(anonymous namespace)::MemDefsUses::MemDefsUses' data-use='c' data-ref="_ZN12_GLOBAL__N_111MemDefsUsesC1ERKN4llvm10DataLayoutEPKNS1_16MachineFrameInfoE">(</a><a class="local col5 ref" href="#155Fn" title='Fn' data-ref="155Fn">Fn</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction13getDataLayoutEv" title='llvm::MachineFunction::getDataLayout' data-ref="_ZNK4llvm15MachineFunction13getDataLayoutEv">getDataLayout</a>(), &amp;<a class="local col5 ref" href="#155Fn" title='Fn' data-ref="155Fn">Fn</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>());</td></tr>
<tr><th id="784">784</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::ReverseIter" title='(anonymous namespace)::ReverseIter' data-type='MachineBasicBlock::reverse_iterator' data-ref="(anonymousnamespace)::ReverseIter">ReverseIter</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev"></a><dfn class="local col8 decl" id="158Filler" title='Filler' data-type='ReverseIter' data-ref="158Filler">Filler</dfn>;</td></tr>
<tr><th id="785">785</th><td></td></tr>
<tr><th id="786">786</th><td>  <a class="local col6 ref" href="#156RegDU" title='RegDU' data-ref="156RegDU">RegDU</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_111RegDefsUses4initERKN4llvm12MachineInstrE" title='(anonymous namespace)::RegDefsUses::init' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegDefsUses4initERKN4llvm12MachineInstrE">init</a>(<a class="local col4 ref" href="#154Slot" title='Slot' data-ref="154Slot">Slot</a>);</td></tr>
<tr><th id="787">787</th><td></td></tr>
<tr><th id="788">788</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="159SlotI" title='SlotI' data-type='MachineBasicBlock::iterator' data-ref="159SlotI">SlotI</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col4 ref" href="#154Slot" title='Slot' data-ref="154Slot">Slot</a>;</td></tr>
<tr><th id="789">789</th><td>  <b>if</b> (!<a class="tu member" href="#_ZNK12_GLOBAL__N_119MipsDelaySlotFiller11searchRangeERN4llvm17MachineBasicBlockET_S4_RNS_11RegDefsUsesERNS_15InspectMemInstrENS1_26MachineInstrBundleI6658284" title='(anonymous namespace)::MipsDelaySlotFiller::searchRange' data-use='c' data-ref="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller11searchRangeERN4llvm17MachineBasicBlockET_S4_RNS_11RegDefsUsesERNS_15InspectMemInstrENS1_26MachineInstrBundleI6658284">searchRange</a>(<span class='refarg'><a class="local col3 ref" href="#153MBB" title='MBB' data-ref="153MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb1EEC1ERKS2_"></a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col9 ref" href="#159SlotI" title='SlotI' data-ref="159SlotI">SlotI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIterator10getReverseEv" title='llvm::MachineInstrBundleIterator::getReverse' data-ref="_ZNK4llvm26MachineInstrBundleIterator10getReverseEv">getReverse</a>(), <a class="local col3 ref" href="#153MBB" title='MBB' data-ref="153MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZN4llvm17MachineBasicBlock4rendEv">rend</a>(), <span class='refarg'><a class="local col6 ref" href="#156RegDU" title='RegDU' data-ref="156RegDU">RegDU</a></span>, <span class='refarg'><a class="local col7 ref" href="#157MemDU" title='MemDU' data-ref="157MemDU">MemDU</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col4 ref" href="#154Slot" title='Slot' data-ref="154Slot">Slot</a>,</td></tr>
<tr><th id="790">790</th><td>                   <span class='refarg'><a class="local col8 ref" href="#158Filler" title='Filler' data-ref="158Filler">Filler</a></span>)) {</td></tr>
<tr><th id="791">791</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mips-delay-slot-filler&quot;)) { dbgs() &lt;&lt; &quot;mips-delay-slot-filler&quot; &lt;&lt; &quot;: could not find instruction for delay slot using backwards search.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="macro" href="#53" title="&quot;mips-delay-slot-filler&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>": could not find instruction for delay slot using backwards search.\n"</q>);</td></tr>
<tr><th id="792">792</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="793">793</th><td>  }</td></tr>
<tr><th id="794">794</th><td></td></tr>
<tr><th id="795">795</th><td>  <a class="local col3 ref" href="#153MBB" title='MBB' data-ref="153MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_">splice</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#159SlotI" title='SlotI' data-ref="159SlotI">SlotI</a>), &amp;<a class="local col3 ref" href="#153MBB" title='MBB' data-ref="153MBB">MBB</a>, <a class="local col8 ref" href="#158Filler" title='Filler' data-ref="158Filler">Filler</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIterator10getReverseEv" title='llvm::MachineInstrBundleIterator::getReverse' data-ref="_ZNK4llvm26MachineInstrBundleIterator10getReverseEv">getReverse</a>());</td></tr>
<tr><th id="796">796</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MIBundleBuilder" title='llvm::MIBundleBuilder' data-ref="llvm::MIBundleBuilder">MIBundleBuilder</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15MIBundleBuilderC1ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_" title='llvm::MIBundleBuilder::MIBundleBuilder' data-ref="_ZN4llvm15MIBundleBuilderC1ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_">(</a><a class="local col3 ref" href="#153MBB" title='MBB' data-ref="153MBB">MBB</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#159SlotI" title='SlotI' data-ref="159SlotI">SlotI</a>, <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#159SlotI" title='SlotI' data-ref="159SlotI">SlotI</a>, <var>2</var>));</td></tr>
<tr><th id="797">797</th><td>  <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#56" title='UsefulSlots' data-ref="UsefulSlots">UsefulSlots</a>;</td></tr>
<tr><th id="798">798</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="799">799</th><td>}</td></tr>
<tr><th id="800">800</th><td></td></tr>
<tr><th id="801">801</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MipsDelaySlotFiller" title='(anonymous namespace)::MipsDelaySlotFiller' data-ref="(anonymousnamespace)::MipsDelaySlotFiller">MipsDelaySlotFiller</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller13searchForwardERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::MipsDelaySlotFiller::searchForward' data-type='bool (anonymous namespace)::MipsDelaySlotFiller::searchForward(llvm::MachineBasicBlock &amp; MBB, Iter Slot) const' data-ref="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller13searchForwardERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">searchForward</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="160MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="160MBB">MBB</dfn>,</td></tr>
<tr><th id="802">802</th><td>                                        <a class="tu typedef" href="#(anonymousnamespace)::Iter" title='(anonymous namespace)::Iter' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::Iter">Iter</a> <dfn class="local col1 decl" id="161Slot" title='Slot' data-type='Iter' data-ref="161Slot">Slot</dfn>) <em>const</em> {</td></tr>
<tr><th id="803">803</th><td>  <i>// Can handle only calls.</i></td></tr>
<tr><th id="804">804</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DisableForwardSearch" title='DisableForwardSearch' data-use='m' data-ref="DisableForwardSearch">DisableForwardSearch</a> || !<a class="local col1 ref" href="#161Slot" title='Slot' data-ref="161Slot">Slot</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>())</td></tr>
<tr><th id="805">805</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="806">806</th><td></td></tr>
<tr><th id="807">807</th><td>  <a class="tu type" href="#(anonymousnamespace)::RegDefsUses" title='(anonymous namespace)::RegDefsUses' data-ref="(anonymousnamespace)::RegDefsUses">RegDefsUses</a> <dfn class="local col2 decl" id="162RegDU" title='RegDU' data-type='(anonymous namespace)::RegDefsUses' data-ref="162RegDU">RegDU</dfn><a class="tu ref" href="#_ZN12_GLOBAL__N_111RegDefsUsesC1ERKN4llvm18TargetRegisterInfoE" title='(anonymous namespace)::RegDefsUses::RegDefsUses' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegDefsUsesC1ERKN4llvm18TargetRegisterInfoE">(</a>*<a class="local col0 ref" href="#160MBB" title='MBB' data-ref="160MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>());</td></tr>
<tr><th id="808">808</th><td>  <a class="tu type" href="#(anonymousnamespace)::NoMemInstr" title='(anonymous namespace)::NoMemInstr' data-ref="(anonymousnamespace)::NoMemInstr">NoMemInstr</a> <a class="tu ref fake" href="#_ZN12_GLOBAL__N_110NoMemInstrC1Ev" title='(anonymous namespace)::NoMemInstr::NoMemInstr' data-use='c' data-ref="_ZN12_GLOBAL__N_110NoMemInstrC1Ev"></a><dfn class="local col3 decl" id="163NM" title='NM' data-type='(anonymous namespace)::NoMemInstr' data-ref="163NM">NM</dfn>;</td></tr>
<tr><th id="809">809</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::Iter" title='(anonymous namespace)::Iter' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::Iter">Iter</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev"></a><dfn class="local col4 decl" id="164Filler" title='Filler' data-type='Iter' data-ref="164Filler">Filler</dfn>;</td></tr>
<tr><th id="810">810</th><td></td></tr>
<tr><th id="811">811</th><td>  <a class="local col2 ref" href="#162RegDU" title='RegDU' data-ref="162RegDU">RegDU</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_111RegDefsUses14setCallerSavedERKN4llvm12MachineInstrE" title='(anonymous namespace)::RegDefsUses::setCallerSaved' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegDefsUses14setCallerSavedERKN4llvm12MachineInstrE">setCallerSaved</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#161Slot" title='Slot' data-ref="161Slot">Slot</a>);</td></tr>
<tr><th id="812">812</th><td></td></tr>
<tr><th id="813">813</th><td>  <b>if</b> (!<a class="tu member" href="#_ZNK12_GLOBAL__N_119MipsDelaySlotFiller11searchRangeERN4llvm17MachineBasicBlockET_S4_RNS_11RegDefsUsesERNS_15InspectMemInstrENS1_26MachineInstrBundleI6658284" title='(anonymous namespace)::MipsDelaySlotFiller::searchRange' data-use='c' data-ref="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller11searchRangeERN4llvm17MachineBasicBlockET_S4_RNS_11RegDefsUsesERNS_15InspectMemInstrENS1_26MachineInstrBundleI6658284">searchRange</a>(<span class='refarg'><a class="local col0 ref" href="#160MBB" title='MBB' data-ref="160MBB">MBB</a></span>, <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#161Slot" title='Slot' data-ref="161Slot">Slot</a>), <a class="local col0 ref" href="#160MBB" title='MBB' data-ref="160MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(), <span class='refarg'><a class="local col2 ref" href="#162RegDU" title='RegDU' data-ref="162RegDU">RegDU</a></span>, <span class='refarg'><a class="local col3 ref" href="#163NM" title='NM' data-ref="163NM">NM</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#161Slot" title='Slot' data-ref="161Slot">Slot</a>, <span class='refarg'><a class="local col4 ref" href="#164Filler" title='Filler' data-ref="164Filler">Filler</a></span>)) {</td></tr>
<tr><th id="814">814</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mips-delay-slot-filler&quot;)) { dbgs() &lt;&lt; &quot;mips-delay-slot-filler&quot; &lt;&lt; &quot;: could not find instruction for delay slot using forwards search.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="macro" href="#53" title="&quot;mips-delay-slot-filler&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>": could not find instruction for delay slot using forwards search.\n"</q>);</td></tr>
<tr><th id="815">815</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="816">816</th><td>  }</td></tr>
<tr><th id="817">817</th><td></td></tr>
<tr><th id="818">818</th><td>  <a class="local col0 ref" href="#160MBB" title='MBB' data-ref="160MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_">splice</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#161Slot" title='Slot' data-ref="161Slot">Slot</a>), &amp;<a class="local col0 ref" href="#160MBB" title='MBB' data-ref="160MBB">MBB</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#164Filler" title='Filler' data-ref="164Filler">Filler</a>);</td></tr>
<tr><th id="819">819</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MIBundleBuilder" title='llvm::MIBundleBuilder' data-ref="llvm::MIBundleBuilder">MIBundleBuilder</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15MIBundleBuilderC1ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_" title='llvm::MIBundleBuilder::MIBundleBuilder' data-ref="_ZN4llvm15MIBundleBuilderC1ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_">(</a><a class="local col0 ref" href="#160MBB" title='MBB' data-ref="160MBB">MBB</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#161Slot" title='Slot' data-ref="161Slot">Slot</a>, <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#161Slot" title='Slot' data-ref="161Slot">Slot</a>, <var>2</var>));</td></tr>
<tr><th id="820">820</th><td>  <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#56" title='UsefulSlots' data-ref="UsefulSlots">UsefulSlots</a>;</td></tr>
<tr><th id="821">821</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="822">822</th><td>}</td></tr>
<tr><th id="823">823</th><td></td></tr>
<tr><th id="824">824</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MipsDelaySlotFiller" title='(anonymous namespace)::MipsDelaySlotFiller' data-ref="(anonymousnamespace)::MipsDelaySlotFiller">MipsDelaySlotFiller</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller13searchSuccBBsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::MipsDelaySlotFiller::searchSuccBBs' data-type='bool (anonymous namespace)::MipsDelaySlotFiller::searchSuccBBs(llvm::MachineBasicBlock &amp; MBB, Iter Slot) const' data-ref="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller13searchSuccBBsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">searchSuccBBs</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="165MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="165MBB">MBB</dfn>,</td></tr>
<tr><th id="825">825</th><td>                                        <a class="tu typedef" href="#(anonymousnamespace)::Iter" title='(anonymous namespace)::Iter' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::Iter">Iter</a> <dfn class="local col6 decl" id="166Slot" title='Slot' data-type='Iter' data-ref="166Slot">Slot</dfn>) <em>const</em> {</td></tr>
<tr><th id="826">826</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DisableSuccBBSearch" title='DisableSuccBBSearch' data-use='m' data-ref="DisableSuccBBSearch">DisableSuccBBSearch</a>)</td></tr>
<tr><th id="827">827</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="828">828</th><td></td></tr>
<tr><th id="829">829</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="167SuccBB" title='SuccBB' data-type='llvm::MachineBasicBlock *' data-ref="167SuccBB">SuccBB</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_119MipsDelaySlotFiller12selectSuccBBERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MipsDelaySlotFiller::selectSuccBB' data-use='c' data-ref="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller12selectSuccBBERN4llvm17MachineBasicBlockE">selectSuccBB</a>(<span class='refarg'><a class="local col5 ref" href="#165MBB" title='MBB' data-ref="165MBB">MBB</a></span>);</td></tr>
<tr><th id="830">830</th><td></td></tr>
<tr><th id="831">831</th><td>  <b>if</b> (!<a class="local col7 ref" href="#167SuccBB" title='SuccBB' data-ref="167SuccBB">SuccBB</a>)</td></tr>
<tr><th id="832">832</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="833">833</th><td></td></tr>
<tr><th id="834">834</th><td>  <a class="tu type" href="#(anonymousnamespace)::RegDefsUses" title='(anonymous namespace)::RegDefsUses' data-ref="(anonymousnamespace)::RegDefsUses">RegDefsUses</a> <dfn class="local col8 decl" id="168RegDU" title='RegDU' data-type='(anonymous namespace)::RegDefsUses' data-ref="168RegDU">RegDU</dfn><a class="tu ref" href="#_ZN12_GLOBAL__N_111RegDefsUsesC1ERKN4llvm18TargetRegisterInfoE" title='(anonymous namespace)::RegDefsUses::RegDefsUses' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegDefsUsesC1ERKN4llvm18TargetRegisterInfoE">(</a>*<a class="local col5 ref" href="#165MBB" title='MBB' data-ref="165MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>());</td></tr>
<tr><th id="835">835</th><td>  <em>bool</em> <dfn class="local col9 decl" id="169HasMultipleSuccs" title='HasMultipleSuccs' data-type='bool' data-ref="169HasMultipleSuccs">HasMultipleSuccs</dfn> = <b>false</b>;</td></tr>
<tr><th id="836">836</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::BB2BrMap" title='(anonymous namespace)::BB2BrMap' data-type='SmallDenseMap&lt;llvm::MachineBasicBlock *, llvm::MachineInstr *, 2&gt;' data-ref="(anonymousnamespace)::BB2BrMap">BB2BrMap</a> <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm13SmallDenseMapC1Ej" title='llvm::SmallDenseMap::SmallDenseMap&lt;KeyT, ValueT, InlineBuckets, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm13SmallDenseMapC1Ej"></a><dfn class="local col0 decl" id="170BrMap" title='BrMap' data-type='BB2BrMap' data-ref="170BrMap">BrMap</dfn>;</td></tr>
<tr><th id="837">837</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="tu type" href="#(anonymousnamespace)::InspectMemInstr" title='(anonymous namespace)::InspectMemInstr' data-ref="(anonymousnamespace)::InspectMemInstr">InspectMemInstr</a>&gt; <a class="tu ref fake" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1Ev" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-use='c' data-ref="_ZNSt10unique_ptrC1Ev"></a><dfn class="local col1 decl" id="171IM" title='IM' data-type='std::unique_ptr&lt;InspectMemInstr&gt;' data-ref="171IM">IM</dfn>;</td></tr>
<tr><th id="838">838</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::Iter" title='(anonymous namespace)::Iter' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::Iter">Iter</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev"></a><dfn class="local col2 decl" id="172Filler" title='Filler' data-type='Iter' data-ref="172Filler">Filler</dfn>;</td></tr>
<tr><th id="839">839</th><td>  <em>auto</em> *<dfn class="local col3 decl" id="173Fn" title='Fn' data-type='llvm::MachineFunction *' data-ref="173Fn">Fn</dfn> = <a class="local col5 ref" href="#165MBB" title='MBB' data-ref="165MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="840">840</th><td></td></tr>
<tr><th id="841">841</th><td>  <i>// Iterate over SuccBB's predecessor list.</i></td></tr>
<tr><th id="842">842</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::pred_iterator" title='llvm::MachineBasicBlock::pred_iterator' data-type='std::vector&lt;MachineBasicBlock *&gt;::iterator' data-ref="llvm::MachineBasicBlock::pred_iterator">pred_iterator</a> <dfn class="local col4 decl" id="174PI" title='PI' data-type='MachineBasicBlock::pred_iterator' data-ref="174PI">PI</dfn> = <a class="local col7 ref" href="#167SuccBB" title='SuccBB' data-ref="167SuccBB">SuccBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10pred_beginEv" title='llvm::MachineBasicBlock::pred_begin' data-ref="_ZN4llvm17MachineBasicBlock10pred_beginEv">pred_begin</a>(),</td></tr>
<tr><th id="843">843</th><td>       <dfn class="local col5 decl" id="175PE" title='PE' data-type='MachineBasicBlock::pred_iterator' data-ref="175PE">PE</dfn> = <a class="local col7 ref" href="#167SuccBB" title='SuccBB' data-ref="167SuccBB">SuccBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock8pred_endEv" title='llvm::MachineBasicBlock::pred_end' data-ref="_ZN4llvm17MachineBasicBlock8pred_endEv">pred_end</a>(); <a class="local col4 ref" href="#174PI" title='PI' data-ref="174PI">PI</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col5 ref" href="#175PE" title='PE' data-ref="175PE">PE</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col4 ref" href="#174PI" title='PI' data-ref="174PI">PI</a>)</td></tr>
<tr><th id="844">844</th><td>    <b>if</b> (!<a class="tu member" href="#_ZNK12_GLOBAL__N_119MipsDelaySlotFiller11examinePredERN4llvm17MachineBasicBlockERKS2_RNS_11RegDefsUsesERbRNS1_13SmallDenseMapIPS2_PNS1_12MachineInstrE8282448" title='(anonymous namespace)::MipsDelaySlotFiller::examinePred' data-use='c' data-ref="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller11examinePredERN4llvm17MachineBasicBlockERKS2_RNS_11RegDefsUsesERbRNS1_13SmallDenseMapIPS2_PNS1_12MachineInstrE8282448">examinePred</a>(<span class='refarg'>*<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col4 ref" href="#174PI" title='PI' data-ref="174PI">PI</a></span>, *<a class="local col7 ref" href="#167SuccBB" title='SuccBB' data-ref="167SuccBB">SuccBB</a>, <span class='refarg'><a class="local col8 ref" href="#168RegDU" title='RegDU' data-ref="168RegDU">RegDU</a></span>, <span class='refarg'><a class="local col9 ref" href="#169HasMultipleSuccs" title='HasMultipleSuccs' data-ref="169HasMultipleSuccs">HasMultipleSuccs</a></span>, <span class='refarg'><a class="local col0 ref" href="#170BrMap" title='BrMap' data-ref="170BrMap">BrMap</a></span>))</td></tr>
<tr><th id="845">845</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="846">846</th><td></td></tr>
<tr><th id="847">847</th><td>  <i>// Do not allow moving instructions which have unallocatable register operands</i></td></tr>
<tr><th id="848">848</th><td><i>  // across basic block boundaries.</i></td></tr>
<tr><th id="849">849</th><td>  <a class="local col8 ref" href="#168RegDU" title='RegDU' data-ref="168RegDU">RegDU</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_111RegDefsUses20setUnallocatableRegsERKN4llvm15MachineFunctionE" title='(anonymous namespace)::RegDefsUses::setUnallocatableRegs' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegDefsUses20setUnallocatableRegsERKN4llvm15MachineFunctionE">setUnallocatableRegs</a>(*<a class="local col3 ref" href="#173Fn" title='Fn' data-ref="173Fn">Fn</a>);</td></tr>
<tr><th id="850">850</th><td></td></tr>
<tr><th id="851">851</th><td>  <i>// Only allow moving loads from stack or constants if any of the SuccBB's</i></td></tr>
<tr><th id="852">852</th><td><i>  // predecessors have multiple successors.</i></td></tr>
<tr><th id="853">853</th><td>  <b>if</b> (<a class="local col9 ref" href="#169HasMultipleSuccs" title='HasMultipleSuccs' data-ref="169HasMultipleSuccs">HasMultipleSuccs</a>) {</td></tr>
<tr><th id="854">854</th><td>    <a class="local col1 ref" href="#171IM" title='IM' data-ref="171IM">IM</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptr5resetENSt15__uniq_ptr_implIT_T0_E7pointerE" title='std::unique_ptr::reset' data-use='c' data-ref="_ZNSt10unique_ptr5resetENSt15__uniq_ptr_implIT_T0_E7pointerE">reset</a>(<b>new</b> <a class="tu type" href="#(anonymousnamespace)::LoadFromStackOrConst" title='(anonymous namespace)::LoadFromStackOrConst' data-ref="(anonymousnamespace)::LoadFromStackOrConst">LoadFromStackOrConst</a><a class="tu ref" href="#_ZN12_GLOBAL__N_120LoadFromStackOrConstC1Ev" title='(anonymous namespace)::LoadFromStackOrConst::LoadFromStackOrConst' data-use='c' data-ref="_ZN12_GLOBAL__N_120LoadFromStackOrConstC1Ev">(</a>));</td></tr>
<tr><th id="855">855</th><td>  } <b>else</b> {</td></tr>
<tr><th id="856">856</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col6 decl" id="176MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="176MFI">MFI</dfn> = <a class="local col3 ref" href="#173Fn" title='Fn' data-ref="173Fn">Fn</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="857">857</th><td>    <a class="local col1 ref" href="#171IM" title='IM' data-ref="171IM">IM</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptr5resetENSt15__uniq_ptr_implIT_T0_E7pointerE" title='std::unique_ptr::reset' data-use='c' data-ref="_ZNSt10unique_ptr5resetENSt15__uniq_ptr_implIT_T0_E7pointerE">reset</a>(<b>new</b> <a class="tu type" href="#(anonymousnamespace)::MemDefsUses" title='(anonymous namespace)::MemDefsUses' data-ref="(anonymousnamespace)::MemDefsUses">MemDefsUses</a><a class="tu ref" href="#_ZN12_GLOBAL__N_111MemDefsUsesC1ERKN4llvm10DataLayoutEPKNS1_16MachineFrameInfoE" title='(anonymous namespace)::MemDefsUses::MemDefsUses' data-use='c' data-ref="_ZN12_GLOBAL__N_111MemDefsUsesC1ERKN4llvm10DataLayoutEPKNS1_16MachineFrameInfoE">(</a><a class="local col3 ref" href="#173Fn" title='Fn' data-ref="173Fn">Fn</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction13getDataLayoutEv" title='llvm::MachineFunction::getDataLayout' data-ref="_ZNK4llvm15MachineFunction13getDataLayoutEv">getDataLayout</a>(), &amp;<a class="local col6 ref" href="#176MFI" title='MFI' data-ref="176MFI">MFI</a>));</td></tr>
<tr><th id="858">858</th><td>  }</td></tr>
<tr><th id="859">859</th><td></td></tr>
<tr><th id="860">860</th><td>  <b>if</b> (!<a class="tu member" href="#_ZNK12_GLOBAL__N_119MipsDelaySlotFiller11searchRangeERN4llvm17MachineBasicBlockET_S4_RNS_11RegDefsUsesERNS_15InspectMemInstrENS1_26MachineInstrBundleI6658284" title='(anonymous namespace)::MipsDelaySlotFiller::searchRange' data-use='c' data-ref="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller11searchRangeERN4llvm17MachineBasicBlockET_S4_RNS_11RegDefsUsesERNS_15InspectMemInstrENS1_26MachineInstrBundleI6658284">searchRange</a>(<span class='refarg'><a class="local col5 ref" href="#165MBB" title='MBB' data-ref="165MBB">MBB</a></span>, <a class="local col7 ref" href="#167SuccBB" title='SuccBB' data-ref="167SuccBB">SuccBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <a class="local col7 ref" href="#167SuccBB" title='SuccBB' data-ref="167SuccBB">SuccBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(), <span class='refarg'><a class="local col8 ref" href="#168RegDU" title='RegDU' data-ref="168RegDU">RegDU</a></span>, <span class='refarg'><a class="tu ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrdeEv" title='std::unique_ptr::operator*' data-use='c' data-ref="_ZNKSt10unique_ptrdeEv">*</a><a class="local col1 ref" href="#171IM" title='IM' data-ref="171IM">IM</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#166Slot" title='Slot' data-ref="166Slot">Slot</a>,</td></tr>
<tr><th id="861">861</th><td>                   <span class='refarg'><a class="local col2 ref" href="#172Filler" title='Filler' data-ref="172Filler">Filler</a></span>))</td></tr>
<tr><th id="862">862</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="863">863</th><td></td></tr>
<tr><th id="864">864</th><td>  <a class="tu ref" href="#_ZL17insertDelayFillerN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_13SmallDenseMapIPNS_17MachineBasicBlockEPS1_Lj2ENS_12DenseMapInf4883413" title='insertDelayFiller' data-use='c' data-ref="_ZL17insertDelayFillerN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_13SmallDenseMapIPNS_17MachineBasicBlockEPS1_Lj2ENS_12DenseMapInf4883413">insertDelayFiller</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#172Filler" title='Filler' data-ref="172Filler">Filler</a>, <a class="local col0 ref" href="#170BrMap" title='BrMap' data-ref="170BrMap">BrMap</a>);</td></tr>
<tr><th id="865">865</th><td>  <a class="tu ref" href="#_ZL13addLiveInRegsN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_17MachineBasicBlockE" title='addLiveInRegs' data-use='c' data-ref="_ZL13addLiveInRegsN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_17MachineBasicBlockE">addLiveInRegs</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#172Filler" title='Filler' data-ref="172Filler">Filler</a>, <span class='refarg'>*<a class="local col7 ref" href="#167SuccBB" title='SuccBB' data-ref="167SuccBB">SuccBB</a></span>);</td></tr>
<tr><th id="866">866</th><td>  <a class="local col2 ref" href="#172Filler" title='Filler' data-ref="172Filler">Filler</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="867">867</th><td></td></tr>
<tr><th id="868">868</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="869">869</th><td>}</td></tr>
<tr><th id="870">870</th><td></td></tr>
<tr><th id="871">871</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *</td></tr>
<tr><th id="872">872</th><td><a class="tu type" href="#(anonymousnamespace)::MipsDelaySlotFiller" title='(anonymous namespace)::MipsDelaySlotFiller' data-ref="(anonymousnamespace)::MipsDelaySlotFiller">MipsDelaySlotFiller</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller12selectSuccBBERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MipsDelaySlotFiller::selectSuccBB' data-type='llvm::MachineBasicBlock * (anonymous namespace)::MipsDelaySlotFiller::selectSuccBB(llvm::MachineBasicBlock &amp; B) const' data-ref="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller12selectSuccBBERN4llvm17MachineBasicBlockE">selectSuccBB</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="177B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="177B">B</dfn>) <em>const</em> {</td></tr>
<tr><th id="873">873</th><td>  <b>if</b> (<a class="local col7 ref" href="#177B" title='B' data-ref="177B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10succ_emptyEv" title='llvm::MachineBasicBlock::succ_empty' data-ref="_ZNK4llvm17MachineBasicBlock10succ_emptyEv">succ_empty</a>())</td></tr>
<tr><th id="874">874</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="875">875</th><td></td></tr>
<tr><th id="876">876</th><td>  <i>// Select the successor with the larget edge weight.</i></td></tr>
<tr><th id="877">877</th><td>  <em>auto</em> &amp;<dfn class="local col8 decl" id="178Prob" title='Prob' data-type='llvm::MachineBranchProbabilityInfo &amp;' data-ref="178Prob">Prob</dfn> = <a class="member" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBranchProbabilityInfo.h.html#llvm::MachineBranchProbabilityInfo" title='llvm::MachineBranchProbabilityInfo' data-ref="llvm::MachineBranchProbabilityInfo">MachineBranchProbabilityInfo</a>&gt;();</td></tr>
<tr><th id="878">878</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="179S" title='S' data-type='llvm::MachineBasicBlock *' data-ref="179S">S</dfn> = <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_algo.h.html#_ZSt11max_elementT_S_T0_" title='std::max_element' data-ref="_ZSt11max_elementT_S_T0_">max_element</a>(</td></tr>
<tr><th id="879">879</th><td>      <a class="local col7 ref" href="#177B" title='B' data-ref="177B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10succ_beginEv" title='llvm::MachineBasicBlock::succ_begin' data-ref="_ZN4llvm17MachineBasicBlock10succ_beginEv">succ_begin</a>(), <a class="local col7 ref" href="#177B" title='B' data-ref="177B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock8succ_endEv" title='llvm::MachineBasicBlock::succ_end' data-ref="_ZN4llvm17MachineBasicBlock8succ_endEv">succ_end</a>(),</td></tr>
<tr><th id="880">880</th><td>      [&amp;](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="180Dst0" title='Dst0' data-type='const llvm::MachineBasicBlock *' data-ref="180Dst0">Dst0</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="181Dst1" title='Dst1' data-type='const llvm::MachineBasicBlock *' data-ref="181Dst1">Dst1</dfn>) {</td></tr>
<tr><th id="881">881</th><td>        <b>return</b> <a class="local col8 ref" href="#178Prob" title='Prob' data-ref="178Prob">Prob</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBranchProbabilityInfo.h.html#_ZNK4llvm28MachineBranchProbabilityInfo18getEdgeProbabilityEPKNS_17MachineBasicBlockES3_" title='llvm::MachineBranchProbabilityInfo::getEdgeProbability' data-ref="_ZNK4llvm28MachineBranchProbabilityInfo18getEdgeProbabilityEPKNS_17MachineBasicBlockES3_">getEdgeProbability</a>(&amp;<a class="local col7 ref" href="#177B" title='B' data-ref="177B">B</a>, <a class="local col0 ref" href="#180Dst0" title='Dst0' data-ref="180Dst0">Dst0</a>) <a class="ref" href="../../../include/llvm/Support/BranchProbability.h.html#_ZNK4llvm17BranchProbabilityltES0_" title='llvm::BranchProbability::operator&lt;' data-ref="_ZNK4llvm17BranchProbabilityltES0_">&lt;</a></td></tr>
<tr><th id="882">882</th><td>               <a class="local col8 ref" href="#178Prob" title='Prob' data-ref="178Prob">Prob</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBranchProbabilityInfo.h.html#_ZNK4llvm28MachineBranchProbabilityInfo18getEdgeProbabilityEPKNS_17MachineBasicBlockES3_" title='llvm::MachineBranchProbabilityInfo::getEdgeProbability' data-ref="_ZNK4llvm28MachineBranchProbabilityInfo18getEdgeProbabilityEPKNS_17MachineBasicBlockES3_">getEdgeProbability</a>(&amp;<a class="local col7 ref" href="#177B" title='B' data-ref="177B">B</a>, <a class="local col1 ref" href="#181Dst1" title='Dst1' data-ref="181Dst1">Dst1</a>);</td></tr>
<tr><th id="883">883</th><td>      });</td></tr>
<tr><th id="884">884</th><td>  <b>return</b> <a class="local col9 ref" href="#179S" title='S' data-ref="179S">S</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7isEHPadEv" title='llvm::MachineBasicBlock::isEHPad' data-ref="_ZNK4llvm17MachineBasicBlock7isEHPadEv">isEHPad</a>() ? <b>nullptr</b> : <a class="local col9 ref" href="#179S" title='S' data-ref="179S">S</a>;</td></tr>
<tr><th id="885">885</th><td>}</td></tr>
<tr><th id="886">886</th><td></td></tr>
<tr><th id="887">887</th><td><span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</a>::<a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::BranchType" title='llvm::MipsInstrInfo::BranchType' data-ref="llvm::MipsInstrInfo::BranchType">BranchType</a>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt;</td></tr>
<tr><th id="888">888</th><td><a class="tu type" href="#(anonymousnamespace)::MipsDelaySlotFiller" title='(anonymous namespace)::MipsDelaySlotFiller' data-ref="(anonymousnamespace)::MipsDelaySlotFiller">MipsDelaySlotFiller</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller9getBranchERN4llvm17MachineBasicBlockERKS2_" title='(anonymous namespace)::MipsDelaySlotFiller::getBranch' data-type='std::pair&lt;MipsInstrInfo::BranchType, MachineInstr *&gt; (anonymous namespace)::MipsDelaySlotFiller::getBranch(llvm::MachineBasicBlock &amp; MBB, const llvm::MachineBasicBlock &amp; Dst) const' data-ref="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller9getBranchERN4llvm17MachineBasicBlockERKS2_">getBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="182MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="182MBB">MBB</dfn>,</td></tr>
<tr><th id="889">889</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="183Dst" title='Dst' data-type='const llvm::MachineBasicBlock &amp;' data-ref="183Dst">Dst</dfn>) <em>const</em> {</td></tr>
<tr><th id="890">890</th><td>  <em>const</em> <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</a> *<dfn class="local col4 decl" id="184TII" title='TII' data-type='const llvm::MipsInstrInfo *' data-ref="184TII">TII</dfn> =</td></tr>
<tr><th id="891">891</th><td>      <a class="local col2 ref" href="#182MBB" title='MBB' data-ref="182MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget">MipsSubtarget</a>&gt;().<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget12getInstrInfoEv" title='llvm::MipsSubtarget::getInstrInfo' data-ref="_ZNK4llvm13MipsSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="892">892</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="185TrueBB" title='TrueBB' data-type='llvm::MachineBasicBlock *' data-ref="185TrueBB">TrueBB</dfn> = <b>nullptr</b>, *<dfn class="local col6 decl" id="186FalseBB" title='FalseBB' data-type='llvm::MachineBasicBlock *' data-ref="186FalseBB">FalseBB</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="893">893</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*, <var>2</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="187BranchInstrs" title='BranchInstrs' data-type='SmallVector&lt;llvm::MachineInstr *, 2&gt;' data-ref="187BranchInstrs">BranchInstrs</dfn>;</td></tr>
<tr><th id="894">894</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>, <var>2</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col8 decl" id="188Cond" title='Cond' data-type='SmallVector&lt;llvm::MachineOperand, 2&gt;' data-ref="188Cond">Cond</dfn>;</td></tr>
<tr><th id="895">895</th><td></td></tr>
<tr><th id="896">896</th><td>  <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</a>::<a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::BranchType" title='llvm::MipsInstrInfo::BranchType' data-ref="llvm::MipsInstrInfo::BranchType">BranchType</a> <dfn class="local col9 decl" id="189R" title='R' data-type='MipsInstrInfo::BranchType' data-ref="189R">R</dfn> =</td></tr>
<tr><th id="897">897</th><td>      <a class="local col4 ref" href="#184TII" title='TII' data-ref="184TII">TII</a>-&gt;<a class="ref" href="MipsInstrInfo.h.html#_ZNK4llvm13MipsInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEbRNS5_IPNS_12MachineInstrEEE" title='llvm::MipsInstrInfo::analyzeBranch' data-ref="_ZNK4llvm13MipsInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEbRNS5_IPNS_12MachineInstrEEE">analyzeBranch</a>(<span class='refarg'><a class="local col2 ref" href="#182MBB" title='MBB' data-ref="182MBB">MBB</a></span>, <span class='refarg'><a class="local col5 ref" href="#185TrueBB" title='TrueBB' data-ref="185TrueBB">TrueBB</a></span>, <span class='refarg'><a class="local col6 ref" href="#186FalseBB" title='FalseBB' data-ref="186FalseBB">FalseBB</a></span>, <span class='refarg'><a class="local col8 ref" href="#188Cond" title='Cond' data-ref="188Cond">Cond</a></span>, <b>false</b>, <span class='refarg'><a class="local col7 ref" href="#187BranchInstrs" title='BranchInstrs' data-ref="187BranchInstrs">BranchInstrs</a></span>);</td></tr>
<tr><th id="898">898</th><td></td></tr>
<tr><th id="899">899</th><td>  <b>if</b> ((<a class="local col9 ref" href="#189R" title='R' data-ref="189R">R</a> == <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</a>::<a class="enum" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::BranchType::BT_None" title='llvm::MipsInstrInfo::BranchType::BT_None' data-ref="llvm::MipsInstrInfo::BranchType::BT_None">BT_None</a>) || (<a class="local col9 ref" href="#189R" title='R' data-ref="189R">R</a> == <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</a>::<a class="enum" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::BranchType::BT_NoBranch" title='llvm::MipsInstrInfo::BranchType::BT_NoBranch' data-ref="llvm::MipsInstrInfo::BranchType::BT_NoBranch">BT_NoBranch</a>))</td></tr>
<tr><th id="900">900</th><td>    <b>return</b> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col9 ref" href="#189R" title='R' data-ref="189R">R</a></span>, <b>nullptr</b>);</td></tr>
<tr><th id="901">901</th><td></td></tr>
<tr><th id="902">902</th><td>  <b>if</b> (<a class="local col9 ref" href="#189R" title='R' data-ref="189R">R</a> != <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</a>::<a class="enum" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::BranchType::BT_CondUncond" title='llvm::MipsInstrInfo::BranchType::BT_CondUncond' data-ref="llvm::MipsInstrInfo::BranchType::BT_CondUncond">BT_CondUncond</a>) {</td></tr>
<tr><th id="903">903</th><td>    <b>if</b> (!<a class="tu ref" href="#_ZL17hasUnoccupiedSlotPKN4llvm12MachineInstrE" title='hasUnoccupiedSlot' data-use='c' data-ref="_ZL17hasUnoccupiedSlotPKN4llvm12MachineInstrE">hasUnoccupiedSlot</a>(<a class="local col7 ref" href="#187BranchInstrs" title='BranchInstrs' data-ref="187BranchInstrs">BranchInstrs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>))</td></tr>
<tr><th id="904">904</th><td>      <b>return</b> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</a>::<a class="enum" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::BranchType::BT_None" title='llvm::MipsInstrInfo::BranchType::BT_None' data-ref="llvm::MipsInstrInfo::BranchType::BT_None">BT_None</a>, <b>nullptr</b>);</td></tr>
<tr><th id="905">905</th><td></td></tr>
<tr><th id="906">906</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (((R != MipsInstrInfo::BT_Uncond) || (TrueBB == &amp;Dst))) ? void (0) : __assert_fail (&quot;((R != MipsInstrInfo::BT_Uncond) || (TrueBB == &amp;Dst))&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsDelaySlotFiller.cpp&quot;, 906, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(((<a class="local col9 ref" href="#189R" title='R' data-ref="189R">R</a> != <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</a>::<a class="enum" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::BranchType::BT_Uncond" title='llvm::MipsInstrInfo::BranchType::BT_Uncond' data-ref="llvm::MipsInstrInfo::BranchType::BT_Uncond">BT_Uncond</a>) || (<a class="local col5 ref" href="#185TrueBB" title='TrueBB' data-ref="185TrueBB">TrueBB</a> == &amp;<a class="local col3 ref" href="#183Dst" title='Dst' data-ref="183Dst">Dst</a>)));</td></tr>
<tr><th id="907">907</th><td></td></tr>
<tr><th id="908">908</th><td>    <b>return</b> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col9 ref" href="#189R" title='R' data-ref="189R">R</a></span>, <span class='refarg'><a class="local col7 ref" href="#187BranchInstrs" title='BranchInstrs' data-ref="187BranchInstrs">BranchInstrs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a></span>);</td></tr>
<tr><th id="909">909</th><td>  }</td></tr>
<tr><th id="910">910</th><td></td></tr>
<tr><th id="911">911</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((TrueBB == &amp;Dst) || (FalseBB == &amp;Dst)) ? void (0) : __assert_fail (&quot;(TrueBB == &amp;Dst) || (FalseBB == &amp;Dst)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsDelaySlotFiller.cpp&quot;, 911, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col5 ref" href="#185TrueBB" title='TrueBB' data-ref="185TrueBB">TrueBB</a> == &amp;<a class="local col3 ref" href="#183Dst" title='Dst' data-ref="183Dst">Dst</a>) || (<a class="local col6 ref" href="#186FalseBB" title='FalseBB' data-ref="186FalseBB">FalseBB</a> == &amp;<a class="local col3 ref" href="#183Dst" title='Dst' data-ref="183Dst">Dst</a>));</td></tr>
<tr><th id="912">912</th><td></td></tr>
<tr><th id="913">913</th><td>  <i>// Examine the conditional branch. See if its slot is occupied.</i></td></tr>
<tr><th id="914">914</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL17hasUnoccupiedSlotPKN4llvm12MachineInstrE" title='hasUnoccupiedSlot' data-use='c' data-ref="_ZL17hasUnoccupiedSlotPKN4llvm12MachineInstrE">hasUnoccupiedSlot</a>(<a class="local col7 ref" href="#187BranchInstrs" title='BranchInstrs' data-ref="187BranchInstrs">BranchInstrs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>))</td></tr>
<tr><th id="915">915</th><td>    <b>return</b> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</a>::<a class="enum" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::BranchType::BT_Cond" title='llvm::MipsInstrInfo::BranchType::BT_Cond' data-ref="llvm::MipsInstrInfo::BranchType::BT_Cond">BT_Cond</a>, <span class='refarg'><a class="local col7 ref" href="#187BranchInstrs" title='BranchInstrs' data-ref="187BranchInstrs">BranchInstrs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a></span>);</td></tr>
<tr><th id="916">916</th><td></td></tr>
<tr><th id="917">917</th><td>  <i>// If that fails, try the unconditional branch.</i></td></tr>
<tr><th id="918">918</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL17hasUnoccupiedSlotPKN4llvm12MachineInstrE" title='hasUnoccupiedSlot' data-use='c' data-ref="_ZL17hasUnoccupiedSlotPKN4llvm12MachineInstrE">hasUnoccupiedSlot</a>(<a class="local col7 ref" href="#187BranchInstrs" title='BranchInstrs' data-ref="187BranchInstrs">BranchInstrs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>) &amp;&amp; (<a class="local col6 ref" href="#186FalseBB" title='FalseBB' data-ref="186FalseBB">FalseBB</a> == &amp;<a class="local col3 ref" href="#183Dst" title='Dst' data-ref="183Dst">Dst</a>))</td></tr>
<tr><th id="919">919</th><td>    <b>return</b> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</a>::<a class="enum" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::BranchType::BT_Uncond" title='llvm::MipsInstrInfo::BranchType::BT_Uncond' data-ref="llvm::MipsInstrInfo::BranchType::BT_Uncond">BT_Uncond</a>, <span class='refarg'><a class="local col7 ref" href="#187BranchInstrs" title='BranchInstrs' data-ref="187BranchInstrs">BranchInstrs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a></span>);</td></tr>
<tr><th id="920">920</th><td></td></tr>
<tr><th id="921">921</th><td>  <b>return</b> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</a>::<a class="enum" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::BranchType::BT_None" title='llvm::MipsInstrInfo::BranchType::BT_None' data-ref="llvm::MipsInstrInfo::BranchType::BT_None">BT_None</a>, <b>nullptr</b>);</td></tr>
<tr><th id="922">922</th><td>}</td></tr>
<tr><th id="923">923</th><td></td></tr>
<tr><th id="924">924</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MipsDelaySlotFiller" title='(anonymous namespace)::MipsDelaySlotFiller' data-ref="(anonymousnamespace)::MipsDelaySlotFiller">MipsDelaySlotFiller</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller11examinePredERN4llvm17MachineBasicBlockERKS2_RNS_11RegDefsUsesERbRNS1_13SmallDenseMapIPS2_PNS1_12MachineInstrE8282448" title='(anonymous namespace)::MipsDelaySlotFiller::examinePred' data-type='bool (anonymous namespace)::MipsDelaySlotFiller::examinePred(llvm::MachineBasicBlock &amp; Pred, const llvm::MachineBasicBlock &amp; Succ, (anonymous namespace)::RegDefsUses &amp; RegDU, bool &amp; HasMultipleSuccs, BB2BrMap &amp; BrMap) const' data-ref="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller11examinePredERN4llvm17MachineBasicBlockERKS2_RNS_11RegDefsUsesERbRNS1_13SmallDenseMapIPS2_PNS1_12MachineInstrE8282448">examinePred</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="190Pred" title='Pred' data-type='llvm::MachineBasicBlock &amp;' data-ref="190Pred">Pred</dfn>,</td></tr>
<tr><th id="925">925</th><td>                                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="191Succ" title='Succ' data-type='const llvm::MachineBasicBlock &amp;' data-ref="191Succ">Succ</dfn>,</td></tr>
<tr><th id="926">926</th><td>                                      <a class="tu type" href="#(anonymousnamespace)::RegDefsUses" title='(anonymous namespace)::RegDefsUses' data-ref="(anonymousnamespace)::RegDefsUses">RegDefsUses</a> &amp;<dfn class="local col2 decl" id="192RegDU" title='RegDU' data-type='(anonymous namespace)::RegDefsUses &amp;' data-ref="192RegDU">RegDU</dfn>,</td></tr>
<tr><th id="927">927</th><td>                                      <em>bool</em> &amp;<dfn class="local col3 decl" id="193HasMultipleSuccs" title='HasMultipleSuccs' data-type='bool &amp;' data-ref="193HasMultipleSuccs">HasMultipleSuccs</dfn>,</td></tr>
<tr><th id="928">928</th><td>                                      <a class="tu typedef" href="#(anonymousnamespace)::BB2BrMap" title='(anonymous namespace)::BB2BrMap' data-type='SmallDenseMap&lt;llvm::MachineBasicBlock *, llvm::MachineInstr *, 2&gt;' data-ref="(anonymousnamespace)::BB2BrMap">BB2BrMap</a> &amp;<dfn class="local col4 decl" id="194BrMap" title='BrMap' data-type='BB2BrMap &amp;' data-ref="194BrMap">BrMap</dfn>) <em>const</em> {</td></tr>
<tr><th id="929">929</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</a>::<a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::BranchType" title='llvm::MipsInstrInfo::BranchType' data-ref="llvm::MipsInstrInfo::BranchType">BranchType</a>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; <dfn class="local col5 decl" id="195P" title='P' data-type='std::pair&lt;MipsInstrInfo::BranchType, MachineInstr *&gt;' data-ref="195P">P</dfn> =</td></tr>
<tr><th id="930">930</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_119MipsDelaySlotFiller9getBranchERN4llvm17MachineBasicBlockERKS2_" title='(anonymous namespace)::MipsDelaySlotFiller::getBranch' data-use='c' data-ref="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller9getBranchERN4llvm17MachineBasicBlockERKS2_">getBranch</a>(<span class='refarg'><a class="local col0 ref" href="#190Pred" title='Pred' data-ref="190Pred">Pred</a></span>, <a class="local col1 ref" href="#191Succ" title='Succ' data-ref="191Succ">Succ</a>);</td></tr>
<tr><th id="931">931</th><td></td></tr>
<tr><th id="932">932</th><td>  <i>// Return if either getBranch wasn't able to analyze the branches or there</i></td></tr>
<tr><th id="933">933</th><td><i>  // were no branches with unoccupied slots.</i></td></tr>
<tr><th id="934">934</th><td>  <b>if</b> (<a class="local col5 ref" href="#195P" title='P' data-ref="195P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MipsInstrInfo::BranchType, llvm::MachineInstr *&gt;::first' data-ref="std::pair::first">first</a> == <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</a>::<a class="enum" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::BranchType::BT_None" title='llvm::MipsInstrInfo::BranchType::BT_None' data-ref="llvm::MipsInstrInfo::BranchType::BT_None">BT_None</a>)</td></tr>
<tr><th id="935">935</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="936">936</th><td></td></tr>
<tr><th id="937">937</th><td>  <b>if</b> ((<a class="local col5 ref" href="#195P" title='P' data-ref="195P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MipsInstrInfo::BranchType, llvm::MachineInstr *&gt;::first' data-ref="std::pair::first">first</a> != <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</a>::<a class="enum" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::BranchType::BT_Uncond" title='llvm::MipsInstrInfo::BranchType::BT_Uncond' data-ref="llvm::MipsInstrInfo::BranchType::BT_Uncond">BT_Uncond</a>) &amp;&amp;</td></tr>
<tr><th id="938">938</th><td>      (<a class="local col5 ref" href="#195P" title='P' data-ref="195P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MipsInstrInfo::BranchType, llvm::MachineInstr *&gt;::first' data-ref="std::pair::first">first</a> != <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</a>::<a class="enum" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::BranchType::BT_NoBranch" title='llvm::MipsInstrInfo::BranchType::BT_NoBranch' data-ref="llvm::MipsInstrInfo::BranchType::BT_NoBranch">BT_NoBranch</a>)) {</td></tr>
<tr><th id="939">939</th><td>    <a class="local col3 ref" href="#193HasMultipleSuccs" title='HasMultipleSuccs' data-ref="193HasMultipleSuccs">HasMultipleSuccs</a> = <b>true</b>;</td></tr>
<tr><th id="940">940</th><td>    <a class="local col2 ref" href="#192RegDU" title='RegDU' data-ref="192RegDU">RegDU</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_111RegDefsUses10addLiveOutERKN4llvm17MachineBasicBlockES4_" title='(anonymous namespace)::RegDefsUses::addLiveOut' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegDefsUses10addLiveOutERKN4llvm17MachineBasicBlockES4_">addLiveOut</a>(<a class="local col0 ref" href="#190Pred" title='Pred' data-ref="190Pred">Pred</a>, <a class="local col1 ref" href="#191Succ" title='Succ' data-ref="191Succ">Succ</a>);</td></tr>
<tr><th id="941">941</th><td>  }</td></tr>
<tr><th id="942">942</th><td></td></tr>
<tr><th id="943">943</th><td>  <a class="local col4 ref" href="#194BrMap" title='BrMap' data-ref="194BrMap">BrMap</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[&amp;<a class="local col0 ref" href="#190Pred" title='Pred' data-ref="190Pred">Pred</a>]</a> = <a class="local col5 ref" href="#195P" title='P' data-ref="195P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MipsInstrInfo::BranchType, llvm::MachineInstr *&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="944">944</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="945">945</th><td>}</td></tr>
<tr><th id="946">946</th><td></td></tr>
<tr><th id="947">947</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MipsDelaySlotFiller" title='(anonymous namespace)::MipsDelaySlotFiller' data-ref="(anonymousnamespace)::MipsDelaySlotFiller">MipsDelaySlotFiller</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller14delayHasHazardERKN4llvm12MachineInstrERNS_11RegDefsUsesERNS_15InspectMemInstrE" title='(anonymous namespace)::MipsDelaySlotFiller::delayHasHazard' data-type='bool (anonymous namespace)::MipsDelaySlotFiller::delayHasHazard(const llvm::MachineInstr &amp; Candidate, (anonymous namespace)::RegDefsUses &amp; RegDU, (anonymous namespace)::InspectMemInstr &amp; IM) const' data-ref="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller14delayHasHazardERKN4llvm12MachineInstrERNS_11RegDefsUsesERNS_15InspectMemInstrE">delayHasHazard</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="196Candidate" title='Candidate' data-type='const llvm::MachineInstr &amp;' data-ref="196Candidate">Candidate</dfn>,</td></tr>
<tr><th id="948">948</th><td>                                         <a class="tu type" href="#(anonymousnamespace)::RegDefsUses" title='(anonymous namespace)::RegDefsUses' data-ref="(anonymousnamespace)::RegDefsUses">RegDefsUses</a> &amp;<dfn class="local col7 decl" id="197RegDU" title='RegDU' data-type='(anonymous namespace)::RegDefsUses &amp;' data-ref="197RegDU">RegDU</dfn>,</td></tr>
<tr><th id="949">949</th><td>                                         <a class="tu type" href="#(anonymousnamespace)::InspectMemInstr" title='(anonymous namespace)::InspectMemInstr' data-ref="(anonymousnamespace)::InspectMemInstr">InspectMemInstr</a> &amp;<dfn class="local col8 decl" id="198IM" title='IM' data-type='(anonymous namespace)::InspectMemInstr &amp;' data-ref="198IM">IM</dfn>) <em>const</em> {</td></tr>
<tr><th id="950">950</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!Candidate.isKill() &amp;&amp; &quot;KILL instructions should have been eliminated at this point.&quot;) ? void (0) : __assert_fail (&quot;!Candidate.isKill() &amp;&amp; \&quot;KILL instructions should have been eliminated at this point.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsDelaySlotFiller.cpp&quot;, 951, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col6 ref" href="#196Candidate" title='Candidate' data-ref="196Candidate">Candidate</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isKillEv" title='llvm::MachineInstr::isKill' data-ref="_ZNK4llvm12MachineInstr6isKillEv">isKill</a>() &amp;&amp;</td></tr>
<tr><th id="951">951</th><td>         <q>"KILL instructions should have been eliminated at this point."</q>);</td></tr>
<tr><th id="952">952</th><td></td></tr>
<tr><th id="953">953</th><td>  <em>bool</em> <dfn class="local col9 decl" id="199HasHazard" title='HasHazard' data-type='bool' data-ref="199HasHazard">HasHazard</dfn> = <a class="local col6 ref" href="#196Candidate" title='Candidate' data-ref="196Candidate">Candidate</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isImplicitDefEv" title='llvm::MachineInstr::isImplicitDef' data-ref="_ZNK4llvm12MachineInstr13isImplicitDefEv">isImplicitDef</a>();</td></tr>
<tr><th id="954">954</th><td></td></tr>
<tr><th id="955">955</th><td>  <a class="local col9 ref" href="#199HasHazard" title='HasHazard' data-ref="199HasHazard">HasHazard</a> |= <a class="local col8 ref" href="#198IM" title='IM' data-ref="198IM">IM</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_115InspectMemInstr9hasHazardERKN4llvm12MachineInstrE" title='(anonymous namespace)::InspectMemInstr::hasHazard' data-use='c' data-ref="_ZN12_GLOBAL__N_115InspectMemInstr9hasHazardERKN4llvm12MachineInstrE">hasHazard</a>(<a class="local col6 ref" href="#196Candidate" title='Candidate' data-ref="196Candidate">Candidate</a>);</td></tr>
<tr><th id="956">956</th><td>  <a class="local col9 ref" href="#199HasHazard" title='HasHazard' data-ref="199HasHazard">HasHazard</a> |= <a class="local col7 ref" href="#197RegDU" title='RegDU' data-ref="197RegDU">RegDU</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_111RegDefsUses6updateERKN4llvm12MachineInstrEjj" title='(anonymous namespace)::RegDefsUses::update' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegDefsUses6updateERKN4llvm12MachineInstrEjj">update</a>(<a class="local col6 ref" href="#196Candidate" title='Candidate' data-ref="196Candidate">Candidate</a>, <var>0</var>, <a class="local col6 ref" href="#196Candidate" title='Candidate' data-ref="196Candidate">Candidate</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>());</td></tr>
<tr><th id="957">957</th><td></td></tr>
<tr><th id="958">958</th><td>  <b>return</b> <a class="local col9 ref" href="#199HasHazard" title='HasHazard' data-ref="199HasHazard">HasHazard</a>;</td></tr>
<tr><th id="959">959</th><td>}</td></tr>
<tr><th id="960">960</th><td></td></tr>
<tr><th id="961">961</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MipsDelaySlotFiller" title='(anonymous namespace)::MipsDelaySlotFiller' data-ref="(anonymousnamespace)::MipsDelaySlotFiller">MipsDelaySlotFiller</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller15terminateSearchERKN4llvm12MachineInstrE" title='(anonymous namespace)::MipsDelaySlotFiller::terminateSearch' data-type='bool (anonymous namespace)::MipsDelaySlotFiller::terminateSearch(const llvm::MachineInstr &amp; Candidate) const' data-ref="_ZNK12_GLOBAL__N_119MipsDelaySlotFiller15terminateSearchERKN4llvm12MachineInstrE">terminateSearch</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="200Candidate" title='Candidate' data-type='const llvm::MachineInstr &amp;' data-ref="200Candidate">Candidate</dfn>) <em>const</em> {</td></tr>
<tr><th id="962">962</th><td>  <b>return</b> (<a class="local col0 ref" href="#200Candidate" title='Candidate' data-ref="200Candidate">Candidate</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>() || <a class="local col0 ref" href="#200Candidate" title='Candidate' data-ref="200Candidate">Candidate</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>() ||</td></tr>
<tr><th id="963">963</th><td>          <a class="local col0 ref" href="#200Candidate" title='Candidate' data-ref="200Candidate">Candidate</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isPositionEv" title='llvm::MachineInstr::isPosition' data-ref="_ZNK4llvm12MachineInstr10isPositionEv">isPosition</a>() || <a class="local col0 ref" href="#200Candidate" title='Candidate' data-ref="200Candidate">Candidate</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isInlineAsmEv" title='llvm::MachineInstr::isInlineAsm' data-ref="_ZNK4llvm12MachineInstr11isInlineAsmEv">isInlineAsm</a>() ||</td></tr>
<tr><th id="964">964</th><td>          <a class="local col0 ref" href="#200Candidate" title='Candidate' data-ref="200Candidate">Candidate</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" title='llvm::MachineInstr::hasUnmodeledSideEffects' data-ref="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv">hasUnmodeledSideEffects</a>());</td></tr>
<tr><th id="965">965</th><td>}</td></tr>
<tr><th id="966">966</th><td></td></tr>
<tr><th id="967">967</th><td><i class="doc">/// createMipsDelaySlotFillerPass - Returns a pass that fills in delay</i></td></tr>
<tr><th id="968">968</th><td><i class="doc">/// slots in Mips MachineFunctions</i></td></tr>
<tr><th id="969">969</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm29createMipsDelaySlotFillerPassEv" title='llvm::createMipsDelaySlotFillerPass' data-ref="_ZN4llvm29createMipsDelaySlotFillerPassEv">createMipsDelaySlotFillerPass</dfn>() { <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::MipsDelaySlotFiller" title='(anonymous namespace)::MipsDelaySlotFiller' data-ref="(anonymousnamespace)::MipsDelaySlotFiller">MipsDelaySlotFiller</a><a class="tu ref" href="#_ZN12_GLOBAL__N_119MipsDelaySlotFillerC1Ev" title='(anonymous namespace)::MipsDelaySlotFiller::MipsDelaySlotFiller' data-use='c' data-ref="_ZN12_GLOBAL__N_119MipsDelaySlotFillerC1Ev">(</a>); }</td></tr>
<tr><th id="970">970</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
