INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/Comprehensive_Experiment/Comprehensive_Experiment.sim/sim_1/synth/timing/xsim/CPU_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM128X1D_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD261
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD262
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD263
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD264
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD265
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD266
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD267
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD268
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD269
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD270
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD271
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD272
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD273
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD274
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD275
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD276
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD277
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD278
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD279
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD280
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD281
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD282
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD283
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD284
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD285
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD286
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD287
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD288
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD289
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD290
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD291
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD292
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD293
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD294
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD295
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD296
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD297
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD298
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD299
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD300
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD301
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD302
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD303
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD304
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD305
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD306
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD307
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD308
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD309
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD310
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD311
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD312
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD313
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD314
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD315
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD316
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD317
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD318
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD319
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD320
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD321
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD322
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD323
INFO: [VRFC 10-311] analyzing module RAM32M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M_HD244
INFO: [VRFC 10-311] analyzing module RAM32M_HD245
INFO: [VRFC 10-311] analyzing module RAM32M_HD246
INFO: [VRFC 10-311] analyzing module RAM32M_HD247
INFO: [VRFC 10-311] analyzing module RAM32M_HD248
INFO: [VRFC 10-311] analyzing module RAM32M_HD249
INFO: [VRFC 10-311] analyzing module RAM32M_HD250
INFO: [VRFC 10-311] analyzing module RAM32M_HD251
INFO: [VRFC 10-311] analyzing module RAM32M_HD252
INFO: [VRFC 10-311] analyzing module RAM32M_HD253
INFO: [VRFC 10-311] analyzing module RAM32M_HD254
INFO: [VRFC 10-311] analyzing module RAM32M_HD255
INFO: [VRFC 10-311] analyzing module RAM32M_HD256
INFO: [VRFC 10-311] analyzing module RAM32M_HD257
INFO: [VRFC 10-311] analyzing module RAM32M_HD258
INFO: [VRFC 10-311] analyzing module RAM32M_HD259
INFO: [VRFC 10-311] analyzing module RAM32M_HD260
INFO: [VRFC 10-311] analyzing module RAM64M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM64M_HD223
INFO: [VRFC 10-311] analyzing module RAM64M_HD224
INFO: [VRFC 10-311] analyzing module RAM64M_HD225
INFO: [VRFC 10-311] analyzing module RAM64M_HD226
INFO: [VRFC 10-311] analyzing module RAM64M_HD227
INFO: [VRFC 10-311] analyzing module RAM64M_HD228
INFO: [VRFC 10-311] analyzing module RAM64M_HD229
INFO: [VRFC 10-311] analyzing module RAM64M_HD230
INFO: [VRFC 10-311] analyzing module RAM64M_HD231
INFO: [VRFC 10-311] analyzing module RAM64M_HD232
INFO: [VRFC 10-311] analyzing module RAM64M_HD233
INFO: [VRFC 10-311] analyzing module RAM64M_HD234
INFO: [VRFC 10-311] analyzing module RAM64M_HD235
INFO: [VRFC 10-311] analyzing module RAM64M_HD236
INFO: [VRFC 10-311] analyzing module RAM64M_HD237
INFO: [VRFC 10-311] analyzing module RAM64M_HD238
INFO: [VRFC 10-311] analyzing module RAM64M_HD239
INFO: [VRFC 10-311] analyzing module RAM64M_HD240
INFO: [VRFC 10-311] analyzing module RAM64X1D_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM64X1D_HD241
INFO: [VRFC 10-311] analyzing module RAM64X1D_HD242
INFO: [VRFC 10-311] analyzing module RAM64X1D_HD243
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-311] analyzing module BRANCH_PREDICTION
INFO: [VRFC 10-311] analyzing module BTB
INFO: [VRFC 10-311] analyzing module Branch_Default
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module Check_Data_SEL
INFO: [VRFC 10-311] analyzing module Check_Data_SEL_1
INFO: [VRFC 10-311] analyzing module Check_Data_SEL_2
INFO: [VRFC 10-311] analyzing module Check_Data_SEL_3
INFO: [VRFC 10-311] analyzing module Check_Data_SEL_HZD
INFO: [VRFC 10-311] analyzing module DPRAM
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-311] analyzing module Ded
INFO: [VRFC 10-311] analyzing module GLOBAL_PREDICTION
INFO: [VRFC 10-311] analyzing module Immediate
INFO: [VRFC 10-311] analyzing module LOCAL_PREDICTION
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module Memory_Map
INFO: [VRFC 10-311] analyzing module Mux1
INFO: [VRFC 10-311] analyzing module Mux1_0
INFO: [VRFC 10-311] analyzing module Mux1_4
INFO: [VRFC 10-311] analyzing module Mux1_5
INFO: [VRFC 10-311] analyzing module Mux1_6
INFO: [VRFC 10-311] analyzing module Mux2
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PC_SEL_GEN
INFO: [VRFC 10-311] analyzing module PC_SEL_MUX
INFO: [VRFC 10-311] analyzing module PDU
INFO: [VRFC 10-311] analyzing module PDU_ctrl
INFO: [VRFC 10-311] analyzing module PREDICT_COMPETITION
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Receive
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-311] analyzing module Register_10
INFO: [VRFC 10-311] analyzing module Register_11
INFO: [VRFC 10-311] analyzing module Register_12
INFO: [VRFC 10-311] analyzing module Register_13
INFO: [VRFC 10-311] analyzing module Register_14
INFO: [VRFC 10-311] analyzing module Register_15
INFO: [VRFC 10-311] analyzing module Register_16
INFO: [VRFC 10-311] analyzing module Register_17
INFO: [VRFC 10-311] analyzing module Register_18
INFO: [VRFC 10-311] analyzing module Register_19
INFO: [VRFC 10-311] analyzing module Register_20
INFO: [VRFC 10-311] analyzing module Register_21
INFO: [VRFC 10-311] analyzing module Register_27
INFO: [VRFC 10-311] analyzing module Register_28
INFO: [VRFC 10-311] analyzing module Register_29
INFO: [VRFC 10-311] analyzing module Register_37
INFO: [VRFC 10-311] analyzing module Register_38
INFO: [VRFC 10-311] analyzing module Register_41
INFO: [VRFC 10-311] analyzing module Register_42
INFO: [VRFC 10-311] analyzing module Register_44
INFO: [VRFC 10-311] analyzing module Register_45
INFO: [VRFC 10-311] analyzing module Register_52
INFO: [VRFC 10-311] analyzing module Register_54
INFO: [VRFC 10-311] analyzing module Register_55
INFO: [VRFC 10-311] analyzing module Register_57
INFO: [VRFC 10-311] analyzing module Register_58
INFO: [VRFC 10-311] analyzing module Register_59
INFO: [VRFC 10-311] analyzing module Register_60
INFO: [VRFC 10-311] analyzing module Register_61
INFO: [VRFC 10-311] analyzing module Register_64
INFO: [VRFC 10-311] analyzing module Register_65
INFO: [VRFC 10-311] analyzing module Register_66
INFO: [VRFC 10-311] analyzing module Register_67
INFO: [VRFC 10-311] analyzing module Register__parameterized0
INFO: [VRFC 10-311] analyzing module Register__parameterized0_30
INFO: [VRFC 10-311] analyzing module Register__parameterized0_31
INFO: [VRFC 10-311] analyzing module Register__parameterized0_48
INFO: [VRFC 10-311] analyzing module Register__parameterized0_70
INFO: [VRFC 10-311] analyzing module Register__parameterized1
INFO: [VRFC 10-311] analyzing module Register__parameterized1_22
INFO: [VRFC 10-311] analyzing module Register__parameterized1_23
INFO: [VRFC 10-311] analyzing module Register__parameterized1_25
INFO: [VRFC 10-311] analyzing module Register__parameterized1_26
INFO: [VRFC 10-311] analyzing module Register__parameterized1_33
INFO: [VRFC 10-311] analyzing module Register__parameterized1_34
INFO: [VRFC 10-311] analyzing module Register__parameterized1_35
INFO: [VRFC 10-311] analyzing module Register__parameterized1_36
INFO: [VRFC 10-311] analyzing module Register__parameterized1_39
INFO: [VRFC 10-311] analyzing module Register__parameterized1_40
INFO: [VRFC 10-311] analyzing module Register__parameterized1_46
INFO: [VRFC 10-311] analyzing module Register__parameterized1_47
INFO: [VRFC 10-311] analyzing module Register__parameterized1_50
INFO: [VRFC 10-311] analyzing module Register__parameterized1_56
INFO: [VRFC 10-311] analyzing module Register__parameterized1_68
INFO: [VRFC 10-311] analyzing module Register__parameterized1_69
INFO: [VRFC 10-311] analyzing module Register__parameterized1_72
INFO: [VRFC 10-311] analyzing module Register__parameterized2
INFO: [VRFC 10-311] analyzing module Register__parameterized2_24
INFO: [VRFC 10-311] analyzing module Register__parameterized2_49
INFO: [VRFC 10-311] analyzing module Register__parameterized2_51
INFO: [VRFC 10-311] analyzing module Register__parameterized2_62
INFO: [VRFC 10-311] analyzing module Register__parameterized2_71
INFO: [VRFC 10-311] analyzing module Register__parameterized2_73
INFO: [VRFC 10-311] analyzing module Register__parameterized3
INFO: [VRFC 10-311] analyzing module Register__parameterized3_43
INFO: [VRFC 10-311] analyzing module Register__parameterized3_63
INFO: [VRFC 10-311] analyzing module Register__parameterized4
INFO: [VRFC 10-311] analyzing module Register__parameterized4_32
INFO: [VRFC 10-311] analyzing module Register__parameterized4_53
INFO: [VRFC 10-311] analyzing module SEG_REG
INFO: [VRFC 10-311] analyzing module SEG_REG_7
INFO: [VRFC 10-311] analyzing module SEG_REG_8
INFO: [VRFC 10-311] analyzing module SEG_REG_9
INFO: [VRFC 10-311] analyzing module Segment
INFO: [VRFC 10-311] analyzing module Send
INFO: [VRFC 10-311] analyzing module Shift_reg
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-311] analyzing module Uout
INFO: [VRFC 10-311] analyzing module DPRAM__dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module DPRAM__dist_mem_gen_v8_0_13_dpram
INFO: [VRFC 10-311] analyzing module DPRAM__dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module ROM__dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module ROM__dist_mem_gen_v8_0_13_rom
INFO: [VRFC 10-311] analyzing module ROM__dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ADD' [C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/ADD.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/Branch_Prediction_source_code/BRANCH_PREDICTION.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_PREDICTION
WARNING: [VRFC 10-3609] overwriting previous definition of module 'BRANCH_PREDICTION' [C:/Users/86189/Desktop/cod_exp/exp6/Branch_Prediction_source_code/BRANCH_PREDICTION.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/Branch_Prediction_source_code/BTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BTB
WARNING: [VRFC 10-3609] overwriting previous definition of module 'BTB' [C:/Users/86189/Desktop/cod_exp/exp6/Branch_Prediction_source_code/BTB.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/Branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/Branch_Default.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Default
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Branch_Default' [C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/Branch_Default.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/Branch_Predict_Analyze.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Predict_Analyze
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/Branch_Predict_Update.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Predict_Update
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/Branch_Prediction_source_code/COMPETITION_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COMPETITION_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'CPU' [C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/CPU.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/Check_Data_SEG_SEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Check_Data_SEG_SEL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/Check_Data_SEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Check_Data_SEL
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Check_Data_SEL' [C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/Check_Data_SEL.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/Check_Data_SEL_HZD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Check_Data_SEL_HZD
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Check_Data_SEL_HZD' [C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/Check_Data_SEL_HZD.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Data_Mem' [C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/Data_Mem.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/Encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/Branch_Prediction_source_code/GLOBAL_PREDICTION.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GLOBAL_PREDICTION
WARNING: [VRFC 10-3609] overwriting previous definition of module 'GLOBAL_PREDICTION' [C:/Users/86189/Desktop/cod_exp/exp6/Branch_Prediction_source_code/GLOBAL_PREDICTION.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/Immediate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Immediate
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Immediate' [C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/Immediate.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/Branch_Prediction_source_code/LOCAL_PREDICTION.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LOCAL_PREDICTION
WARNING: [VRFC 10-3609] overwriting previous definition of module 'LOCAL_PREDICTION' [C:/Users/86189/Desktop/cod_exp/exp6/Branch_Prediction_source_code/LOCAL_PREDICTION.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'MEM' [C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/MEM.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/Mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Mux1' [C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/Mux1.v:18]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/Mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Mux2' [C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/Mux2.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/PC.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/PC_SEL_GEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SEL_GEN
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC_SEL_GEN' [C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/PC_SEL_GEN.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/PC_SEL_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SEL_MUX
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC_SEL_MUX' [C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/PC_SEL_MUX.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/Branch_Prediction_source_code/PREDICT_COMPETITION.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PREDICT_COMPETITION
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PREDICT_COMPETITION' [C:/Users/86189/Desktop/cod_exp/exp6/Branch_Prediction_source_code/PREDICT_COMPETITION.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RF' [C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/RF.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Register' [C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/Register.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/SEG_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG_REG
WARNING: [VRFC 10-3609] overwriting previous definition of module 'SEG_REG' [C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/SEG_REG.v:101]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/Branch_Prediction_source_code/TWO_BITS_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TWO_BITS_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
