/****************************************************************************************************
 *                          ! THIS FILE WAS AUTO-GENERATED BY TMRG TOOL !                           *
 *                                   ! DO NOT EDIT IT MANUALLY !                                    *
 *                                                                                                  *
 * file    : ./output/fifo_to_elink_structTMR.v                                                     *
 *                                                                                                  *
 * user    : lucas                                                                                  *
 * host    : DESKTOP-BFDSFP2                                                                        *
 * date    : 05/12/2022 13:28:22                                                                    *
 *                                                                                                  *
 * workdir : /mnt/c/Users/Lucas/Documents/GitHub/mopshub_triplicated/triplicated/mopshub_top_board_16/hdl *
 * cmd     : /mnt/c/Users/Lucas/Documents/GitHub/mopshub_triplicated/tmrg-master/bin/tmrg -vv -c    *
 *           tmrg.cfg                                                                               *
 * tmrg rev: b25f042058e4e97751df2a0933c24aeadd5a78a5                                               *
 *                                                                                                  *
 * src file: fifo_to_elink_struct.v                                                                 *
 *           Git SHA           : b25f042058e4e97751df2a0933c24aeadd5a78a5 (?? fifo_to_elink_struct.v) *
 *           Modification time : 2022-12-04 15:41:31.660211                                         *
 *           File Size         : 2779                                                               *
 *           MD5 hash          : bdece0f9c81462b7c4ba0921e8c08a45                                   *
 *                                                                                                  *
 ****************************************************************************************************/

`resetall 
`timescale  1ns/10ps
module fifo_to_elinkTMR(
  input wire  fifo_wr_en ,
  input wire  clk ,
  input wire [9:0] fifo_din ,
  input wire  fifo_flush ,
  output wire [1:0] data_2bit_out ,
  output wire  efifo_empty ,
  output wire  efifo_full ,
  input wire  rst ,
  input wire [7:0] Kchar_comma ,
  input wire [7:0] Kchar_sop ,
  input wire [7:0] Kchar_eop ,
  input wire [9:0] data_10bit_in_dbg ,
  input wire [9:0] COMMAn ,
  input wire [9:0] COMMAp ,
  input wire  rdy_dbg ,
  input wire  dbg_elink 
);
wire [9:0] data_10bit_in_fifo;
wire fifo_rd_en;
wire rdy_fifo;
wire data_in_rdy;
wire [9:0] data_10bit_in;
wire get_data_trig;

elink_proc_out_enc8b10bTMR elink_proc_out_enc8b10b0 (
    .clk(clk),
    .data_10bit_in(data_10bit_in),
    .data_in_rdy(data_in_rdy),
    .rst(rst),
    .get_data_trig(get_data_trig),
    .data_2bit_out(data_2bit_out),
    .COMMAn(COMMAn),
    .COMMAp(COMMAp),
    .Kchar_comma(Kchar_comma),
    .Kchar_eop(Kchar_eop),
    .Kchar_sop(Kchar_sop)
    );

fifo_core_wrapperTMR fifo_core_wrap_tx (
    .Kchar_comma(Kchar_comma),
    .clk(clk),
    .din_fifo(fifo_din),
    .flush_fifo(fifo_flush),
    .rd_en(fifo_rd_en),
    .rst(rst),
    .wr_en(fifo_wr_en),
    .dout_fifo(data_10bit_in_fifo),
    .empty_fifo(efifo_empty),
    .full_fifo(efifo_full),
    .rdy_fifo(rdy_fifo)
    );
assign data_in_rdy =  (dbg_elink==1) ? rdy_dbg : rdy_fifo;
assign data_10bit_in =  (dbg_elink==1) ? data_10bit_in_dbg : data_10bit_in_fifo;
assign fifo_rd_en =  (dbg_elink==1) ? 1'b0 : get_data_trig;
endmodule

