-----------------
Instruction Cache
-----------------
1000: ORI R1, R0, 24
1004: ORI R2, R0, 124
1008: L.D F2, 200(R0)
1012:  L.D F0, 0(R1)
1016: MUL.D F0, F0, F2
1020: L.D F4, 0(R2)
1024: ADD.D F0, F0, F4
1028: S.D F0, 0(R2)
1032: DADDI R1, R1, -8
1036: DADDI R2, R2, -8
1040: BNEZ R1, LOOP
----------
Data Cache
----------
Mem(200) = 2.0
Mem(24) = 100.0
Mem(16) = 200.0
Mem(8) = 300.0
Mem(124) = 300.0
Mem(116) = 200.0
Mem(108) = 100.0
-----------
Code Lables
-----------
LOOP: 1012

Cycle 1
Fetched 1000:ORI R1, R0, 24
Fetched 1004:ORI R2, R0, 124
Fetched 1008:L.D F2, 200(R0)
Fetched 1012: L.D F0, 0(R1)
Finished fetching.
Finished decoding.
Finished issue.
Execution -----------
Execution Complete ---------------
Write Back Start ---------------
Write Back and Commit---------------
commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit.
Finished update.
-----------------
Instruction Queue
-----------------
-----------------
Reservation Station INT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station MULT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPmult
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPdiv
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
-----------------
Store Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
-----------------
Renaming Integer Registers
-----------------
-----------------
Renaming Floating Pointer Registers
-----------------
-----------------
Integer Registers Status
-----------------
-----------------
Floating Point Registers Status
-----------------
-----------------
Reorder Buffer
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------

Cycle 2
Fetched 1016:MUL.D F0, F0, F2
Fetched 1020:L.D F4, 0(R2)
Fetched 1024:ADD.D F0, F0, F4
Fetched 1028:S.D F0, 0(R2)
Finished fetching.
Decoded 1000:ORI R1, R0, 24 -> ORI, rd=1, rs=0, rt=-1, fd=-1, fs=-1, ft=-1, immediate=24, target=0
Decoded 1004:ORI R2, R0, 124 -> ORI, rd=2, rs=0, rt=-1, fd=-1, fs=-1, ft=-1, immediate=124, target=0
Decoded 1008:L.D F2, 200(R0) -> L_D, rd=-1, rs=0, rt=-1, fd=-1, fs=-1, ft=2, immediate=200, target=0
Decoded 1012: L.D F0, 0(R1) -> L_D, rd=-1, rs=1, rt=-1, fd=-1, fs=-1, ft=0, immediate=0, target=0
Finished decoding.
Finished issue.
Execution -----------
Execution Complete ---------------
Write Back Start ---------------
Write Back and Commit---------------
commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit.
Finished update.
-----------------
Instruction Queue
-----------------
Instruction 1000: ORI
Instruction 1004: ORI
Instruction 1008: L_D
Instruction 1012: L_D
-----------------
Reservation Station INT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station MULT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPmult
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPdiv
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
-----------------
Store Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
-----------------
Renaming Integer Registers
-----------------
-----------------
Renaming Floating Pointer Registers
-----------------
-----------------
Integer Registers Status
-----------------
-----------------
Floating Point Registers Status
-----------------
-----------------
Reorder Buffer
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------

Cycle 3
Fetched 1032:DADDI R1, R1, -8
Fetched 1036:DADDI R2, R2, -8
Fetched 1040:BNEZ R1, LOOP
All instructions are fetched...
Finished fetching.
Decoded 1016:MUL.D F0, F0, F2 -> MUL_D, rd=-1, rs=-1, rt=-1, fd=0, fs=0, ft=2, immediate=0, target=0
Decoded 1020:L.D F4, 0(R2) -> L_D, rd=-1, rs=2, rt=-1, fd=-1, fs=-1, ft=4, immediate=0, target=0
Decoded 1024:ADD.D F0, F0, F4 -> ADD_D, rd=-1, rs=-1, rt=-1, fd=0, fs=0, ft=4, immediate=0, target=0
Decoded 1028:S.D F0, 0(R2) -> S_D, rd=-1, rs=2, rt=-1, fd=-1, fs=-1, ft=0, immediate=0, target=0
Finished decoding.
Issued instruction 1000: ORI
Issued instruction 1004: ORI
Issued instruction 1008: L_D
Issued instruction 1012: L_D
Finished issue.
Execution -----------
Execution Complete ---------------
Write Back Start ---------------
Write Back and Commit---------------
commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit.
Finished update.
-----------------
Instruction Queue
-----------------
Instruction 1016: MUL_D
Instruction 1020: L_D
Instruction 1024: ADD_D
Instruction 1028: S_D
-----------------
Reservation Station INT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1000			ORI		0		0		-1		-1			0			1		0
		1004			ORI		0		0		-1		-1			1			1		0
-----------------
Reservation Station MULT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPmult
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPdiv
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
		1008			L_D		0		0		0.0		-1		0			2			1		0
		1012			L_D		0		0		0.0		0		0			3			0		0
-----------------
Store Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
-----------------
Renaming Integer Registers
-----------------
Renaming register number 0: value 0
Renaming register number 1: value 0
-----------------
Renaming Floating Pointer Registers
-----------------
Renaming register number 2: value 0.000000
Renaming register number 3: value 0.000000
-----------------
Integer Registers Status
-----------------
Int_Reg[1] is busy with reorder buffer number 0
Int_Reg[2] is busy with reorder buffer number 1
-----------------
Floating Point Registers Status
-----------------
FP_Reg[0] is busy with reorder buffer number 3
FP_Reg[2] is busy with reorder buffer number 2
-----------------
Reorder Buffer
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
0		1000	I	1		0	0	1		0		0	0		1
1		1004	I	2		0	0	1		0		0	0		1
2		1008	I	2		0	0	0		0		0	0		1
3		1012	I	0		0	0	0		0		0	0		1

Cycle 4
All instructions are fetched...
Finished fetching.
Decoded 1032:DADDI R1, R1, -8 -> DADDI, rd=1, rs=1, rt=-1, fd=-1, fs=-1, ft=-1, immediate=-8, target=0
Decoded 1036:DADDI R2, R2, -8 -> DADDI, rd=2, rs=2, rt=-1, fd=-1, fs=-1, ft=-1, immediate=-8, target=0
Decoded 1040:BNEZ R1, LOOP -> BNEZ, rd=-1, rs=1, rt=-1, fd=-1, fs=-1, ft=-1, immediate=0, target=1012
Finished decoding.
Issued instruction 1016: MUL_D
Stall during IssueUnit because Load buffer is full.
Finished issue.
Execution -----------
instruction exceuting has address 1000 and ROB 0
Instruction ORI at address 1000 entered INT unit.
instruction exceuting has address 1008 and ROB 2
Instruction L_D at address 1008 entered Load/Store unit.
Execution Complete ---------------
Write Back Start ---------------
Write Back and Commit---------------
commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit.
Finished update.
-----------------
Instruction Queue
-----------------
Instruction 1020: L_D
Instruction 1024: ADD_D
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
-----------------
Reservation Station INT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1000			ORI		0		0		-1		-1			0			1		1
		1004			ORI		0		0		-1		-1			1			1		0
-----------------
Reservation Station MULT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPmult
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1016			MUL_D		0.0		0.0		3		2			4			0		0
-----------------
Reservation Station FPdiv
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
		1008			L_D		0		0		0.0		-1		0			2			1		1
		1012			L_D		0		0		0.0		0		0			3			0		0
-----------------
Store Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
-----------------
Renaming Integer Registers
-----------------
Renaming register number 0: value 0
Renaming register number 1: value 0
-----------------
Renaming Floating Pointer Registers
-----------------
Renaming register number 2: value 0.000000
Renaming register number 3: value 0.000000
Renaming register number 4: value 0.000000
-----------------
Integer Registers Status
-----------------
Int_Reg[1] is busy with reorder buffer number 0
Int_Reg[2] is busy with reorder buffer number 1
-----------------
Floating Point Registers Status
-----------------
FP_Reg[0] is busy with reorder buffer number 4
FP_Reg[2] is busy with reorder buffer number 2
-----------------
Reorder Buffer
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
0		1000	I	1		0	0	1		0		0	0		1
1		1004	I	2		0	0	1		0		0	0		1
2		1008	I	2		0	0	0		0		0	0		1
3		1012	I	0		0	0	0		0		0	0		1
4		1016	I	0		0	0	0		0		0	0		1

Cycle 5
All instructions are fetched...
Finished fetching.
Finished decoding.
Stall during IssueUnit because Load buffer is full.
Finished issue.
Execution -----------
instruction exceuting has address 1004 and ROB 1
Instruction ORI at address 1004 entered INT unit.
instruction exceuting has address 1008 and ROB 2
Instruction L_D at address 1008 entered MEM unit.
INT unit output PC 1000: ORI, rd=1, rs=0, rt=-1, fd=-1, fs=-1, ft=-1, immediate=24, target=0 with ROB number 0
Execution Complete ---------------
Write Back Start ---------------
Added instruction 1000 to WriteBack Buffer with ROB no - 0  Output - 24
Write Back and Commit---------------
commit count - 0, wb count - 1
instruction in Writeback has ROB_number - 0
instruction 1000  with ROB_number - 0 updated in reorder buffer 
Updating reservation stations with ROB - 0
Finished update.
-----------------
Instruction Queue
-----------------
Instruction 1020: L_D
Instruction 1024: ADD_D
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
-----------------
Reservation Station INT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1004			ORI		0		0		-1		-1			1			1		1
-----------------
Reservation Station MULT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPmult
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1016			MUL_D		0.0		0.0		3		2			4			0		0
-----------------
Reservation Station FPdiv
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
		1008			L_D		0		0		0.0		-1		0			2			1		2
		1012			L_D		24		0		0.0		-1		0			3			1		0
-----------------
Store Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
-----------------
Renaming Integer Registers
-----------------
Renaming register number 1: value 0
Renaming register number 0: value 24
-----------------
Renaming Floating Pointer Registers
-----------------
Renaming register number 2: value 0.000000
Renaming register number 3: value 0.000000
Renaming register number 4: value 0.000000
-----------------
Integer Registers Status
-----------------
Int_Reg[1] is busy with reorder buffer number 0
Int_Reg[2] is busy with reorder buffer number 1
-----------------
Floating Point Registers Status
-----------------
FP_Reg[0] is busy with reorder buffer number 4
FP_Reg[2] is busy with reorder buffer number 2
-----------------
Reorder Buffer
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
0		1000	W	1		0	1	1		0		0	0		1
1		1004	I	2		0	0	1		0		0	0		1
2		1008	I	2		0	0	0		0		0	0		1
3		1012	I	0		0	0	0		0		0	0		1
4		1016	I	0		0	0	0		0		0	0		1

Cycle 6
All instructions are fetched...
Finished fetching.
Finished decoding.
Stall during IssueUnit because Load buffer is full.
Finished issue.
Execution -----------
instruction exceuting has address 1012 and ROB 3
Instruction L_D at address 1012 entered Load/Store unit.
INT unit output PC 1004: ORI, rd=2, rs=0, rt=-1, fd=-1, fs=-1, ft=-1, immediate=124, target=0 with ROB number 1
Load/Store unit output PC 1008: L_D, rd=-1, rs=0, rt=-1, fd=-1, fs=-1, ft=2, immediate=200, target=0 with ROB number 2
Execution Complete ---------------
Write Back Start ---------------
Added instruction 1004 to WriteBack Buffer with ROB no - 1  Output - 124
Added instruction 1008 to WriteBack Buffer with ROB no - 2  Outputt - 2.000000
Write Back and Commit---------------
commit count - 1, wb count - 2
Committed instruction 1000 in integer register number 1 with value 24 
instruction in Writeback has ROB_number - 1
instruction 1004  with ROB_number - 1 updated in reorder buffer 
Updating reservation stations with ROB - 1
instruction in Writeback has ROB_number - 2
instruction 1008  with ROB_number - 2 updated in reorder buffer 
Updating reservation stations with ROB - 2
Finished update.
-----------------
Instruction Queue
-----------------
Instruction 1020: L_D
Instruction 1024: ADD_D
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
-----------------
Reservation Station INT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station MULT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPmult
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1016			MUL_D		0.0		2.0		3		-1			4			0		0
-----------------
Reservation Station FPdiv
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
		1012			L_D		24		0		0.0		-1		0			3			1		1
-----------------
Store Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
-----------------
Renaming Integer Registers
-----------------
Renaming register number 2: value 124
-----------------
Renaming Floating Pointer Registers
-----------------
Renaming register number 3: value 0.000000
Renaming register number 4: value 0.000000
Renaming register number 2: value 2.000000
-----------------
Integer Registers Status
-----------------
Int_Reg[2] is busy with reorder buffer number 1
-----------------
Floating Point Registers Status
-----------------
FP_Reg[0] is busy with reorder buffer number 4
FP_Reg[2] is busy with reorder buffer number 2
-----------------
Reorder Buffer
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
1		1004	W	2		0	1	1		0		0	0		1
2		1008	W	2		0	1	0		0		0	0		1
3		1012	I	0		0	0	0		0		0	0		1
4		1016	I	0		0	0	0		0		0	0		1

Cycle 7
All instructions are fetched...
Finished fetching.
Finished decoding.
Issued instruction 1020: L_D
Issued instruction 1024: ADD_D
Issued instruction 1028: S_D
Issued instruction 1032: DADDI
Finished issue.
Execution -----------
instruction exceuting has address 1012 and ROB 3
Instruction L_D at address 1012 entered MEM unit.
Execution Complete ---------------
Write Back Start ---------------
Write Back and Commit---------------
commit count - 2, wb count - 0
Committed instruction 1004 in integer register number 2 with value 124 
Committed instruction 1008 in floating point register number 2 with value 2.000000
Finished update.
-----------------
Instruction Queue
-----------------
Instruction 1036: DADDI
Instruction 1040: BNEZ
-----------------
Reservation Station INT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1032			DADDI		24		0		-1		-1			8			1		0
-----------------
Reservation Station MULT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1024			ADD_D		0.0		0.0		4		5			6			0		0
-----------------
Reservation Station FPmult
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1016			MUL_D		0.0		2.0		3		-1			4			0		0
-----------------
Reservation Station FPdiv
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
		1012			L_D		24		0		0.0		-1		0			3			1		2
		1020			L_D		124		0		0.0		-1		0			5			1		0
-----------------
Store Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
		1028			S_D		124		0		0.0		-1		6			7			0		0
-----------------
Renaming Integer Registers
-----------------
Renaming register number 8: value 0
-----------------
Renaming Floating Pointer Registers
-----------------
Renaming register number 3: value 0.000000
Renaming register number 4: value 0.000000
Renaming register number 5: value 0.000000
Renaming register number 6: value 0.000000
-----------------
Integer Registers Status
-----------------
Int_Reg[1] is busy with reorder buffer number 8
-----------------
Floating Point Registers Status
-----------------
FP_Reg[0] is busy with reorder buffer number 6
FP_Reg[4] is busy with reorder buffer number 5
-----------------
Reorder Buffer
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
3		1012	I	0		0	0	0		0		0	0		1
4		1016	I	0		0	0	0		0		0	0		1
5		1020	I	4		0	0	0		0		0	0		1
6		1024	I	0		0	0	0		0		0	0		1
7		1028	I	2		124	0	0		1		0	0		1
8		1032	I	1		0	0	1		0		0	0		1

Cycle 8
All instructions are fetched...
Finished fetching.
Finished decoding.
Issued instruction 1036: DADDI
Issued instruction 1040: BNEZ
Finished issue.
Execution -----------
instruction exceuting has address 1032 and ROB 8
Instruction DADDI at address 1032 entered INT unit.
instruction exceuting has address 1020 and ROB 5
Instruction L_D at address 1020 entered Load/Store unit.
Load/Store unit output PC 1012: L_D, rd=-1, rs=1, rt=-1, fd=-1, fs=-1, ft=0, immediate=0, target=0 with ROB number 3
Execution Complete ---------------
Write Back Start ---------------
Added instruction 1012 to WriteBack Buffer with ROB no - 3  Outputt - 100.000000
Write Back and Commit---------------
commit count - 0, wb count - 1
instruction in Writeback has ROB_number - 3
instruction 1012  with ROB_number - 3 updated in reorder buffer 
Updating reservation stations with ROB - 3
Finished update.
-----------------
Instruction Queue
-----------------
-----------------
Reservation Station INT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1032			DADDI		24		0		-1		-1			8			1		1
		1036			DADDI		124		0		-1		-1			9			1		0
-----------------
Reservation Station MULT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1024			ADD_D		0.0		0.0		4		5			6			0		0
-----------------
Reservation Station FPmult
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1016			MUL_D		100.0		2.0		-1		-1			4			1		0
-----------------
Reservation Station FPdiv
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1040			BNEZ		0		0		8		-1			10			0		0
-----------------
Load Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
		1020			L_D		124		0		0.0		-1		0			5			1		1
-----------------
Store Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
		1028			S_D		124		0		0.0		-1		6			7			0		0
-----------------
Renaming Integer Registers
-----------------
Renaming register number 8: value 0
Renaming register number 9: value 0
-----------------
Renaming Floating Pointer Registers
-----------------
Renaming register number 4: value 0.000000
Renaming register number 5: value 0.000000
Renaming register number 6: value 0.000000
Renaming register number 3: value 100.000000
-----------------
Integer Registers Status
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status
-----------------
FP_Reg[0] is busy with reorder buffer number 6
FP_Reg[4] is busy with reorder buffer number 5
-----------------
Reorder Buffer
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
3		1012	W	0		0	1	0		0		0	0		1
4		1016	I	0		0	0	0		0		0	0		1
5		1020	I	4		0	0	0		0		0	0		1
6		1024	I	0		0	0	0		0		0	0		1
7		1028	I	2		124	0	0		1		0	0		1
8		1032	I	1		0	0	1		0		0	0		1
9		1036	I	2		0	0	1		0		0	0		1
10		1040	I	-1		0	0	0		0		1	1		1

Cycle 9
All instructions are fetched...
Finished fetching.
Finished decoding.
Finished issue.
Execution -----------
instruction exceuting has address 1036 and ROB 9
Instruction DADDI at address 1036 entered INT unit.
instruction exceuting has address 1020 and ROB 5
Instruction L_D at address 1020 entered MEM unit.
instruction exceuting has address 1016 and ROB 4
Instruction MUL_D at address 1016 entered FPmult unit.
INT unit output PC 1032: DADDI, rd=1, rs=1, rt=-1, fd=-1, fs=-1, ft=-1, immediate=-8, target=0 with ROB number 8
Execution Complete ---------------
Write Back Start ---------------
Added instruction 1032 to WriteBack Buffer with ROB no - 8  Output - 16
Write Back and Commit---------------
commit count - 1, wb count - 1
Committed instruction 1012 in floating point register number 0 with value 100.000000
instruction in Writeback has ROB_number - 8
instruction 1032  with ROB_number - 8 updated in reorder buffer 
Updating reservation stations with ROB - 8
Finished update.
-----------------
Instruction Queue
-----------------
-----------------
Reservation Station INT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1036			DADDI		124		0		-1		-1			9			1		1
-----------------
Reservation Station MULT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1024			ADD_D		0.0		0.0		4		5			6			0		0
-----------------
Reservation Station FPmult
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1016			MUL_D		100.0		2.0		-1		-1			4			1		1
-----------------
Reservation Station FPdiv
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1040			BNEZ		16		0		-1		-1			10			1		0
-----------------
Load Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
		1020			L_D		124		0		0.0		-1		0			5			1		2
-----------------
Store Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
		1028			S_D		124		0		0.0		-1		6			7			0		0
-----------------
Renaming Integer Registers
-----------------
Renaming register number 9: value 0
Renaming register number 8: value 16
-----------------
Renaming Floating Pointer Registers
-----------------
Renaming register number 4: value 0.000000
Renaming register number 5: value 0.000000
Renaming register number 6: value 0.000000
-----------------
Integer Registers Status
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status
-----------------
FP_Reg[0] is busy with reorder buffer number 6
FP_Reg[4] is busy with reorder buffer number 5
-----------------
Reorder Buffer
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
4		1016	I	0		0	0	0		0		0	0		1
5		1020	I	4		0	0	0		0		0	0		1
6		1024	I	0		0	0	0		0		0	0		1
7		1028	I	2		124	0	0		1		0	0		1
8		1032	W	1		0	1	1		0		0	0		1
9		1036	I	2		0	0	1		0		0	0		1
10		1040	I	-1		0	0	0		0		1	1		1

Cycle 10
All instructions are fetched...
Finished fetching.
Finished decoding.
Finished issue.
Execution -----------
instruction exceuting has address 1020 and ROB 5
instruction exceuting has address 1040 and ROB 10
Instruction BNEZ at address 1040 entered BU unit.
INT unit output PC 1036: DADDI, rd=2, rs=2, rt=-1, fd=-1, fs=-1, ft=-1, immediate=-8, target=0 with ROB number 9
Load/Store unit output PC 1020: L_D, rd=-1, rs=2, rt=-1, fd=-1, fs=-1, ft=4, immediate=0, target=0 with ROB number 5
Execution Complete ---------------
Write Back Start ---------------
Added instruction 1036 to WriteBack Buffer with ROB no - 9  Output - 116
Added instruction 1020 to WriteBack Buffer with ROB no - 5  Outputt - 300.000000
Write Back and Commit---------------
commit count - 0, wb count - 2
instruction in Writeback has ROB_number - 9
instruction 1036  with ROB_number - 9 updated in reorder buffer 
Updating reservation stations with ROB - 9
instruction in Writeback has ROB_number - 5
instruction 1020  with ROB_number - 5 updated in reorder buffer 
Updating reservation stations with ROB - 5
Finished update.
-----------------
Instruction Queue
-----------------
-----------------
Reservation Station INT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station MULT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1024			ADD_D		0.0		300.0		4		-1			6			0		0
-----------------
Reservation Station FPmult
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1016			MUL_D		100.0		2.0		-1		-1			4			1		1
-----------------
Reservation Station FPdiv
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1040			BNEZ		16		0		-1		-1			10			1		1
-----------------
Load Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
-----------------
Store Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
		1028			S_D		124		0		0.0		-1		6			7			0		0
-----------------
Renaming Integer Registers
-----------------
Renaming register number 8: value 16
Renaming register number 5: value 116
-----------------
Renaming Floating Pointer Registers
-----------------
Renaming register number 4: value 0.000000
Renaming register number 6: value 0.000000
Renaming register number 5: value 300.000000
-----------------
Integer Registers Status
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status
-----------------
FP_Reg[0] is busy with reorder buffer number 6
FP_Reg[4] is busy with reorder buffer number 5
-----------------
Reorder Buffer
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
4		1016	I	0		0	0	0		0		0	0		1
5		1020	W	4		0	1	0		0		0	0		1
6		1024	I	0		0	0	0		0		0	0		1
7		1028	I	2		124	0	0		1		0	0		1
8		1032	W	1		0	1	1		0		0	0		1
9		1036	W	2		0	1	1		0		0	0		1
10		1040	I	-1		0	0	0		0		1	1		1

Cycle 11
All instructions are fetched...
Finished fetching.
Finished decoding.
Finished issue.
Execution -----------
Branch taken but predicted as not taken
BU unit output PC 1040: BNEZ, rd=-1, rs=1, rt=-1, fd=-1, fs=-1, ft=-1, immediate=0, target=1012 with ROB number 10
Execution Complete ---------------
Write Back Start ---------------
Added instruction 1040 to WriteBack Buffer with ROB no - 10  Output - 0
Write Back and Commit---------------
commit count - 0, wb count - 1
instruction in Writeback has ROB_number - 10
instruction 1040  with ROB_number - 10 updated in reorder buffer 
Updating reservation stations with ROB - 10
Finished update.
-----------------
Instruction Queue
-----------------
-----------------
Reservation Station INT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station MULT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1024			ADD_D		0.0		300.0		4		-1			6			0		0
-----------------
Reservation Station FPmult
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1016			MUL_D		100.0		2.0		-1		-1			4			1		1
-----------------
Reservation Station FPdiv
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
-----------------
Store Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
		1028			S_D		124		0		0.0		-1		6			7			0		0
-----------------
Renaming Integer Registers
-----------------
Renaming register number 8: value 16
Renaming register number 5: value 116
Renaming register number 10: value 0
-----------------
Renaming Floating Pointer Registers
-----------------
Renaming register number 4: value 0.000000
Renaming register number 6: value 0.000000
Renaming register number 5: value 300.000000
-----------------
Integer Registers Status
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status
-----------------
FP_Reg[0] is busy with reorder buffer number 6
FP_Reg[4] is busy with reorder buffer number 5
-----------------
Reorder Buffer
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
4		1016	I	0		0	0	0		0		0	0		1
5		1020	W	4		0	1	0		0		0	0		1
6		1024	I	0		0	0	0		0		0	0		1
7		1028	I	2		124	0	0		1		0	0		1
8		1032	W	1		0	1	1		0		0	0		1
9		1036	W	2		0	1	1		0		0	0		1
10		1040	W	-1		0	1	0		0		1	1		0

Cycle 12
Fetched 1012: L.D F0, 0(R1)
Fetched 1016:MUL.D F0, F0, F2
Fetched 1020:L.D F4, 0(R2)
Fetched 1024:ADD.D F0, F0, F4
Finished fetching.
Finished decoding.
Finished issue.
Execution -----------
Execution Complete ---------------
Write Back Start ---------------
Write Back and Commit---------------
commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit.
Finished update.
-----------------
Instruction Queue
-----------------
-----------------
Reservation Station INT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station MULT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1024			ADD_D		0.0		300.0		4		-1			6			0		0
-----------------
Reservation Station FPmult
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1016			MUL_D		100.0		2.0		-1		-1			4			1		1
-----------------
Reservation Station FPdiv
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
-----------------
Store Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
		1028			S_D		124		0		0.0		-1		6			7			0		0
-----------------
Renaming Integer Registers
-----------------
Renaming register number 8: value 16
Renaming register number 5: value 116
Renaming register number 10: value 0
-----------------
Renaming Floating Pointer Registers
-----------------
Renaming register number 4: value 0.000000
Renaming register number 6: value 0.000000
Renaming register number 5: value 300.000000
-----------------
Integer Registers Status
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status
-----------------
FP_Reg[0] is busy with reorder buffer number 6
FP_Reg[4] is busy with reorder buffer number 5
-----------------
Reorder Buffer
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
4		1016	I	0		0	0	0		0		0	0		1
5		1020	W	4		0	1	0		0		0	0		1
6		1024	I	0		0	0	0		0		0	0		1
7		1028	I	2		124	0	0		1		0	0		1
8		1032	W	1		0	1	1		0		0	0		1
9		1036	W	2		0	1	1		0		0	0		1
10		1040	W	-1		0	1	0		0		1	1		0

Cycle 13
Fetched 1028:S.D F0, 0(R2)
Fetched 1032:DADDI R1, R1, -8
Fetched 1036:DADDI R2, R2, -8
Fetched 1040:BNEZ R1, LOOP
Instruction 1040 is a branch in the BranchTargetBuffer with target address 1012.
Finished fetching.
Decoded 1012: L.D F0, 0(R1) -> L_D, rd=-1, rs=1, rt=-1, fd=-1, fs=-1, ft=0, immediate=0, target=0
Decoded 1016:MUL.D F0, F0, F2 -> MUL_D, rd=-1, rs=-1, rt=-1, fd=0, fs=0, ft=2, immediate=0, target=0
Decoded 1020:L.D F4, 0(R2) -> L_D, rd=-1, rs=2, rt=-1, fd=-1, fs=-1, ft=4, immediate=0, target=0
Decoded 1024:ADD.D F0, F0, F4 -> ADD_D, rd=-1, rs=-1, rt=-1, fd=0, fs=0, ft=4, immediate=0, target=0
Finished decoding.
Finished issue.
Execution -----------
FPmult unit output PC 1016: MUL_D, rd=-1, rs=-1, rt=-1, fd=0, fs=0, ft=2, immediate=0, target=0 with ROB number 4
Execution Complete ---------------
Write Back Start ---------------
Added instruction 1016 to WriteBack Buffer with ROB no - 4  Output - 200.000000
Write Back and Commit---------------
commit count - 0, wb count - 1
instruction in Writeback has ROB_number - 4
instruction 1016  with ROB_number - 4 updated in reorder buffer 
Updating reservation stations with ROB - 4
Finished update.
-----------------
Instruction Queue
-----------------
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
Instruction 1024: ADD_D
-----------------
Reservation Station INT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station MULT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1024			ADD_D		200.0		300.0		-1		-1			6			1		0
-----------------
Reservation Station FPmult
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPdiv
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
-----------------
Store Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
		1028			S_D		124		0		0.0		-1		6			7			0		0
-----------------
Renaming Integer Registers
-----------------
Renaming register number 8: value 16
Renaming register number 5: value 116
Renaming register number 10: value 0
-----------------
Renaming Floating Pointer Registers
-----------------
Renaming register number 6: value 0.000000
Renaming register number 5: value 300.000000
Renaming register number 4: value 200.000000
-----------------
Integer Registers Status
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status
-----------------
FP_Reg[0] is busy with reorder buffer number 6
FP_Reg[4] is busy with reorder buffer number 5
-----------------
Reorder Buffer
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
4		1016	W	0		0	1	0		0		0	0		1
5		1020	W	4		0	1	0		0		0	0		1
6		1024	I	0		0	0	0		0		0	0		1
7		1028	I	2		124	0	0		1		0	0		1
8		1032	W	1		0	1	1		0		0	0		1
9		1036	W	2		0	1	1		0		0	0		1
10		1040	W	-1		0	1	0		0		1	1		0

Cycle 14
Fetched 1012: L.D F0, 0(R1)
Fetched 1016:MUL.D F0, F0, F2
Fetched 1020:L.D F4, 0(R2)
Fetched 1024:ADD.D F0, F0, F4
Finished fetching.
Decoded 1028:S.D F0, 0(R2) -> S_D, rd=-1, rs=2, rt=-1, fd=-1, fs=-1, ft=0, immediate=0, target=0
Decoded 1032:DADDI R1, R1, -8 -> DADDI, rd=1, rs=1, rt=-1, fd=-1, fs=-1, ft=-1, immediate=-8, target=0
Decoded 1036:DADDI R2, R2, -8 -> DADDI, rd=2, rs=2, rt=-1, fd=-1, fs=-1, ft=-1, immediate=-8, target=0
Decoded 1040:BNEZ R1, LOOP -> BNEZ, rd=-1, rs=1, rt=-1, fd=-1, fs=-1, ft=-1, immediate=0, target=1012
Finished decoding.
Issued instruction 1012: L_D
Issued instruction 1016: MUL_D
Issued instruction 1020: L_D
Issued instruction 1024: ADD_D
Finished issue.
Execution -----------
instruction exceuting has address 1024 and ROB 6
Instruction ADD_D at address 1024 entered FPadd unit.
Execution Complete ---------------
Write Back Start ---------------
Write Back and Commit---------------
commit count - 2, wb count - 0
Committed instruction 1016 in floating point register number 0 with value 200.000000
Committed instruction 1020 in floating point register number 4 with value 300.000000
Finished update.
-----------------
Instruction Queue
-----------------
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
-----------------
Reservation Station INT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station MULT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1024			ADD_D		200.0		300.0		-1		-1			6			1		1
		1024			ADD_D		0.0		0.0		12		13			14			0		0
-----------------
Reservation Station FPmult
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1016			MUL_D		0.0		2.0		11		-1			12			0		0
-----------------
Reservation Station FPdiv
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
		1012			L_D		16		0		0.0		-1		0			11			1		0
		1020			L_D		116		0		0.0		-1		0			13			1		0
-----------------
Store Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
		1028			S_D		124		0		0.0		-1		6			7			0		0
-----------------
Renaming Integer Registers
-----------------
Renaming register number 8: value 16
Renaming register number 5: value 116
Renaming register number 10: value 0
-----------------
Renaming Floating Pointer Registers
-----------------
Renaming register number 6: value 0.000000
Renaming register number 11: value 0.000000
Renaming register number 12: value 0.000000
Renaming register number 13: value 0.000000
Renaming register number 14: value 0.000000
-----------------
Integer Registers Status
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status
-----------------
FP_Reg[0] is busy with reorder buffer number 14
FP_Reg[4] is busy with reorder buffer number 13
-----------------
Reorder Buffer
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
6		1024	I	0		0	0	0		0		0	0		1
7		1028	I	2		124	0	0		1		0	0		1
8		1032	W	1		0	1	1		0		0	0		1
9		1036	W	2		0	1	1		0		0	0		1
10		1040	W	-1		0	1	0		0		1	1		0
11		1012	I	0		0	0	0		0		0	0		1
12		1016	I	0		0	0	0		0		0	0		1
13		1020	I	4		0	0	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1

Cycle 15
Fetched 1028:S.D F0, 0(R2)
Fetched 1032:DADDI R1, R1, -8
Fetched 1036:DADDI R2, R2, -8
Fetched 1040:BNEZ R1, LOOP
Instruction 1040 is a branch in the BranchTargetBuffer with target address 1012.
Finished fetching.
Decoded 1012: L.D F0, 0(R1) -> L_D, rd=-1, rs=1, rt=-1, fd=-1, fs=-1, ft=0, immediate=0, target=0
Decoded 1016:MUL.D F0, F0, F2 -> MUL_D, rd=-1, rs=-1, rt=-1, fd=0, fs=0, ft=2, immediate=0, target=0
Decoded 1020:L.D F4, 0(R2) -> L_D, rd=-1, rs=2, rt=-1, fd=-1, fs=-1, ft=4, immediate=0, target=0
Decoded 1024:ADD.D F0, F0, F4 -> ADD_D, rd=-1, rs=-1, rt=-1, fd=0, fs=0, ft=4, immediate=0, target=0
Finished decoding.
Issued instruction 1028: S_D
Issued instruction 1032: DADDI
Issued instruction 1036: DADDI
Issued instruction 1040: BNEZ
Finished issue.
Execution -----------
instruction exceuting has address 1012 and ROB 11
Instruction L_D at address 1012 entered Load/Store unit.
Execution Complete ---------------
Write Back Start ---------------
Write Back and Commit---------------
commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit.
Finished update.
-----------------
Instruction Queue
-----------------
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
Instruction 1024: ADD_D
-----------------
Reservation Station INT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1032			DADDI		16		0		-1		-1			0			1		0
		1036			DADDI		116		0		-1		-1			1			1		0
-----------------
Reservation Station MULT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1024			ADD_D		200.0		300.0		-1		-1			6			1		1
		1024			ADD_D		0.0		0.0		12		13			14			0		0
-----------------
Reservation Station FPmult
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1016			MUL_D		0.0		2.0		11		-1			12			0		0
-----------------
Reservation Station FPdiv
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1040			BNEZ		0		0		0		-1			2			0		0
-----------------
Load Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
		1012			L_D		16		0		0.0		-1		0			11			1		1
		1020			L_D		116		0		0.0		-1		0			13			1		0
-----------------
Store Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
		1028			S_D		124		0		0.0		-1		6			7			0		0
		1028			S_D		116		0		0.0		-1		14			15			0		0
-----------------
Renaming Integer Registers
-----------------
Renaming register number 8: value 16
Renaming register number 5: value 116
Renaming register number 10: value 0
Renaming register number 0: value 0
Renaming register number 1: value 0
-----------------
Renaming Floating Pointer Registers
-----------------
Renaming register number 6: value 0.000000
Renaming register number 11: value 0.000000
Renaming register number 12: value 0.000000
Renaming register number 13: value 0.000000
Renaming register number 14: value 0.000000
-----------------
Integer Registers Status
-----------------
Int_Reg[1] is busy with reorder buffer number 0
Int_Reg[2] is busy with reorder buffer number 1
-----------------
Floating Point Registers Status
-----------------
FP_Reg[0] is busy with reorder buffer number 14
FP_Reg[4] is busy with reorder buffer number 13
-----------------
Reorder Buffer
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
6		1024	I	0		0	0	0		0		0	0		1
7		1028	I	2		124	0	0		1		0	0		1
8		1032	W	1		0	1	1		0		0	0		1
9		1036	W	2		0	1	1		0		0	0		1
10		1040	W	-1		0	1	0		0		1	1		0
11		1012	I	0		0	0	0		0		0	0		1
12		1016	I	0		0	0	0		0		0	0		1
13		1020	I	4		0	0	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1
15		1028	I	2		116	0	0		1		0	0		1
0		1032	I	1		0	0	1		0		0	0		1
1		1036	I	2		0	0	1		0		0	0		1
2		1040	I	-1		0	0	0		0		1	1		1

Cycle 16
Fetched 1012: L.D F0, 0(R1)
Fetched 1016:MUL.D F0, F0, F2
Fetched 1020:L.D F4, 0(R2)
Fetched 1024:ADD.D F0, F0, F4
Finished fetching.
Decoded 1028:S.D F0, 0(R2) -> S_D, rd=-1, rs=2, rt=-1, fd=-1, fs=-1, ft=0, immediate=0, target=0
Decoded 1032:DADDI R1, R1, -8 -> DADDI, rd=1, rs=1, rt=-1, fd=-1, fs=-1, ft=-1, immediate=-8, target=0
Decoded 1036:DADDI R2, R2, -8 -> DADDI, rd=2, rs=2, rt=-1, fd=-1, fs=-1, ft=-1, immediate=-8, target=0
Decoded 1040:BNEZ R1, LOOP -> BNEZ, rd=-1, rs=1, rt=-1, fd=-1, fs=-1, ft=-1, immediate=0, target=1012
Finished decoding.
Stall during IssueUnit because Load buffer is full.
Finished issue.
Execution -----------
instruction exceuting has address 1032 and ROB 0
Instruction DADDI at address 1032 entered INT unit.
instruction exceuting has address 1020 and ROB 13
Instruction L_D at address 1020 entered Load/Store unit.
Instruction L_D at address 1020 entered MEM unit.
Execution Complete ---------------
Write Back Start ---------------
Write Back and Commit---------------
commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit.
Finished update.
-----------------
Instruction Queue
-----------------
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
Instruction 1024: ADD_D
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
-----------------
Reservation Station INT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1032			DADDI		16		0		-1		-1			0			1		1
		1036			DADDI		116		0		-1		-1			1			1		0
-----------------
Reservation Station MULT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1024			ADD_D		200.0		300.0		-1		-1			6			1		1
		1024			ADD_D		0.0		0.0		12		13			14			0		0
-----------------
Reservation Station FPmult
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1016			MUL_D		0.0		2.0		11		-1			12			0		0
-----------------
Reservation Station FPdiv
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1040			BNEZ		0		0		0		-1			2			0		0
-----------------
Load Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
		1012			L_D		16		0		0.0		-1		0			11			1		2
		1020			L_D		116		0		0.0		-1		0			13			1		1
-----------------
Store Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
		1028			S_D		124		0		0.0		-1		6			7			0		0
		1028			S_D		116		0		0.0		-1		14			15			0		0
-----------------
Renaming Integer Registers
-----------------
Renaming register number 8: value 16
Renaming register number 5: value 116
Renaming register number 10: value 0
Renaming register number 0: value 0
Renaming register number 1: value 0
-----------------
Renaming Floating Pointer Registers
-----------------
Renaming register number 6: value 0.000000
Renaming register number 11: value 0.000000
Renaming register number 12: value 0.000000
Renaming register number 13: value 0.000000
Renaming register number 14: value 0.000000
-----------------
Integer Registers Status
-----------------
Int_Reg[1] is busy with reorder buffer number 0
Int_Reg[2] is busy with reorder buffer number 1
-----------------
Floating Point Registers Status
-----------------
FP_Reg[0] is busy with reorder buffer number 14
FP_Reg[4] is busy with reorder buffer number 13
-----------------
Reorder Buffer
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
6		1024	I	0		0	0	0		0		0	0		1
7		1028	I	2		124	0	0		1		0	0		1
8		1032	W	1		0	1	1		0		0	0		1
9		1036	W	2		0	1	1		0		0	0		1
10		1040	W	-1		0	1	0		0		1	1		0
11		1012	I	0		0	0	0		0		0	0		1
12		1016	I	0		0	0	0		0		0	0		1
13		1020	I	4		0	0	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1
15		1028	I	2		116	0	0		1		0	0		1
0		1032	I	1		0	0	1		0		0	0		1
1		1036	I	2		0	0	1		0		0	0		1
2		1040	I	-1		0	0	0		0		1	1		1

Cycle 17
Fetched 1028:S.D F0, 0(R2)
Fetched 1032:DADDI R1, R1, -8
Fetched 1036:DADDI R2, R2, -8
Fetched 1040:BNEZ R1, LOOP
Instruction 1040 is a branch in the BranchTargetBuffer with target address 1012.
Finished fetching.
Cannot decode all fetched instructions because the instruction queue is full.
Finished decoding.
Stall during IssueUnit because Load buffer is full.
Finished issue.
Execution -----------
instruction exceuting has address 1036 and ROB 1
Instruction DADDI at address 1036 entered INT unit.
instruction exceuting has address 1012 and ROB 11
Instruction L_D at address 1012 entered MEM unit.
INT unit output PC 1032: DADDI, rd=1, rs=1, rt=-1, fd=-1, fs=-1, ft=-1, immediate=-8, target=0 with ROB number 0
Load/Store unit output PC 1020: L_D, rd=-1, rs=2, rt=-1, fd=-1, fs=-1, ft=4, immediate=0, target=0 with ROB number 11
FPadd unit output PC 1024: ADD_D, rd=-1, rs=-1, rt=-1, fd=0, fs=0, ft=4, immediate=0, target=0 with ROB number 6
Execution Complete ---------------
Write Back Start ---------------
Added instruction 1032 to WriteBack Buffer with ROB no - 0  Output - 8
Added instruction 1024 to WriteBack Buffer with ROB no - 6  Output - 500.000000
Added instruction 1020 to WriteBack Buffer with ROB no - 11  Outputt - 200.000000
Write Back and Commit---------------
commit count - 0, wb count - 3
instruction in Writeback has ROB_number - 0
instruction 1032  with ROB_number - 0 updated in reorder buffer 
Updating reservation stations with ROB - 0
instruction in Writeback has ROB_number - 6
instruction 1024  with ROB_number - 6 updated in reorder buffer 
Updating reservation stations with ROB - 6
instruction in Writeback has ROB_number - 11
instruction 1012  with ROB_number - 11 updated in reorder buffer 
Updating reservation stations with ROB - 11
Finished update.
-----------------
Instruction Queue
-----------------
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
Instruction 1024: ADD_D
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
-----------------
Reservation Station INT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1036			DADDI		116		0		-1		-1			1			1		1
-----------------
Reservation Station MULT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1024			ADD_D		0.0		0.0		12		13			14			0		0
-----------------
Reservation Station FPmult
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1016			MUL_D		200.0		2.0		-1		-1			12			1		0
-----------------
Reservation Station FPdiv
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1040			BNEZ		8		0		-1		-1			2			1		0
-----------------
Load Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
		1020			L_D		116		0		0.0		-1		0			13			1		2
-----------------
Store Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
		1028			S_D		124		0		500.0		-1		-1			7			1		0
		1028			S_D		116		0		0.0		-1		14			15			0		0
-----------------
Renaming Integer Registers
-----------------
Renaming register number 8: value 16
Renaming register number 5: value 116
Renaming register number 10: value 0
Renaming register number 1: value 0
Renaming register number 11: value 8
-----------------
Renaming Floating Pointer Registers
-----------------
Renaming register number 12: value 0.000000
Renaming register number 13: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 11: value 500.000000
Renaming register number 11: value 200.000000
-----------------
Integer Registers Status
-----------------
Int_Reg[1] is busy with reorder buffer number 0
Int_Reg[2] is busy with reorder buffer number 1
-----------------
Floating Point Registers Status
-----------------
FP_Reg[0] is busy with reorder buffer number 14
FP_Reg[4] is busy with reorder buffer number 13
-----------------
Reorder Buffer
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
6		1024	W	0		0	1	0		0		0	0		1
7		1028	I	2		124	0	0		1		0	0		1
8		1032	W	1		0	1	1		0		0	0		1
9		1036	W	2		0	1	1		0		0	0		1
10		1040	W	-1		0	1	0		0		1	1		0
11		1012	W	0		0	1	0		0		0	0		1
12		1016	I	0		0	0	0		0		0	0		1
13		1020	I	4		0	0	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1
15		1028	I	2		116	0	0		1		0	0		1
0		1032	W	1		0	1	1		0		0	0		1
1		1036	I	2		0	0	1		0		0	0		1
2		1040	I	-1		0	0	0		0		1	1		1

Cycle 18
Fetching stall in this cycle...
Finished fetching.
Cannot decode all fetched instructions because the instruction queue is full.
Finished decoding.
Issued instruction 1012: L_D
Issued instruction 1016: MUL_D
Stall during IssueUnit because Load buffer is full.
Finished issue.
Execution -----------
instruction exceuting has address 1020 and ROB 13
instruction exceuting has address 1028 and ROB 7
Instruction S_D at address 1028 entered Load/Store unit.
instruction exceuting has address 1016 and ROB 12
Instruction MUL_D at address 1016 entered FPmult unit.
instruction exceuting has address 1040 and ROB 2
Instruction BNEZ at address 1040 entered BU unit.
INT unit output PC 1036: DADDI, rd=2, rs=2, rt=-1, fd=-1, fs=-1, ft=-1, immediate=-8, target=0 with ROB number 1
Load/Store unit output PC 1012: L_D, rd=-1, rs=1, rt=-1, fd=-1, fs=-1, ft=0, immediate=0, target=0 with ROB number 13
Execution Complete ---------------
Write Back Start ---------------
Added instruction 1036 to WriteBack Buffer with ROB no - 1  Output - 108
Added instruction 1012 to WriteBack Buffer with ROB no - 13  Outputt - 200.000000
Write Back and Commit---------------
commit count - 1, wb count - 2
Committed instruction 1024 in floating point register number 0 with value 500.000000
instruction in Writeback has ROB_number - 1
instruction 1036  with ROB_number - 1 updated in reorder buffer 
Updating reservation stations with ROB - 1
instruction in Writeback has ROB_number - 13
instruction 1020  with ROB_number - 13 updated in reorder buffer 
Updating reservation stations with ROB - 13
Finished update.
-----------------
Instruction Queue
-----------------
Instruction 1020: L_D
Instruction 1024: ADD_D
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
-----------------
Reservation Station INT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station MULT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1024			ADD_D		0.0		200.0		12		-1			14			0		0
-----------------
Reservation Station FPmult
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1016			MUL_D		200.0		2.0		-1		-1			12			1		1
		1016			MUL_D		0.0		2.0		3		-1			4			0		0
-----------------
Reservation Station FPdiv
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1040			BNEZ		8		0		-1		-1			2			1		1
-----------------
Load Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
		1012			L_D		8		0		0.0		-1		0			3			1		0
-----------------
Store Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
		1028			S_D		124		0		500.0		-1		-1			7			1		1
		1028			S_D		116		0		0.0		-1		14			15			0		0
-----------------
Renaming Integer Registers
-----------------
Renaming register number 8: value 16
Renaming register number 5: value 116
Renaming register number 10: value 0
Renaming register number 11: value 8
Renaming register number 13: value 108
-----------------
Renaming Floating Pointer Registers
-----------------
Renaming register number 12: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 11: value 200.000000
Renaming register number 3: value 0.000000
Renaming register number 4: value 0.000000
Renaming register number 13: value 200.000000
-----------------
Integer Registers Status
-----------------
Int_Reg[1] is busy with reorder buffer number 0
Int_Reg[2] is busy with reorder buffer number 1
-----------------
Floating Point Registers Status
-----------------
FP_Reg[0] is busy with reorder buffer number 4
FP_Reg[4] is busy with reorder buffer number 13
-----------------
Reorder Buffer
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
7		1028	I	2		124	0	0		1		0	0		1
8		1032	W	1		0	1	1		0		0	0		1
9		1036	W	2		0	1	1		0		0	0		1
10		1040	W	-1		0	1	0		0		1	1		0
11		1012	W	0		0	1	0		0		0	0		1
12		1016	I	0		0	0	0		0		0	0		1
13		1020	W	4		0	1	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1
15		1028	I	2		116	0	0		1		0	0		1
0		1032	W	1		0	1	1		0		0	0		1
1		1036	W	2		0	1	1		0		0	0		1
2		1040	I	-1		0	0	0		0		1	1		1
3		1012	I	0		0	0	0		0		0	1		1
4		1016	I	0		0	0	0		0		0	1		1

Cycle 19
Fetching stall in this cycle...
Finished fetching.
Decoded 1012: L.D F0, 0(R1) -> L_D, rd=-1, rs=1, rt=-1, fd=-1, fs=-1, ft=0, immediate=0, target=0
Decoded 1016:MUL.D F0, F0, F2 -> MUL_D, rd=-1, rs=-1, rt=-1, fd=0, fs=0, ft=2, immediate=0, target=0
Cannot decode all fetched instructions because the instruction queue is full.
Finished decoding.
Issued instruction 1020: L_D
Issued instruction 1024: ADD_D
Stall during IssueUnit because reorder buffer is full.
Finished issue.
Execution -----------
instruction exceuting has address 1012 and ROB 3
Instruction L_D at address 1012 entered Load/Store unit.
Load/Store unit output PC 1028: S_D, rd=-1, rs=2, rt=-1, fd=-1, fs=-1, ft=0, immediate=0, target=0 with ROB number 7
Branch taken and predicted as taken
BU unit output PC 1040: BNEZ, rd=-1, rs=1, rt=-1, fd=-1, fs=-1, ft=-1, immediate=0, target=1012 with ROB number 2
Execution Complete ---------------
Write Back Start ---------------
Added instruction 1040 to WriteBack Buffer with ROB no - 2  Output - 0
Added instruction 1028 to WriteBack Buffer with ROB no - 7  Output - 500.000000
Write Back and Commit---------------
commit count - 0, wb count - 2
instruction in Writeback has ROB_number - 2
instruction 1040  with ROB_number - 2 updated in reorder buffer 
Updating reservation stations with ROB - 2
instruction in Writeback has ROB_number - 7
instruction 1028  with ROB_number - 7 updated in reorder buffer 
Updating reservation stations with ROB - 7
Finished update.
-----------------
Instruction Queue
-----------------
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
Instruction 1012: L_D
Instruction 1016: MUL_D
-----------------
Reservation Station INT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station MULT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1024			ADD_D		0.0		200.0		12		-1			14			0		0
		1024			ADD_D		0.0		0.0		4		5			6			0		0
-----------------
Reservation Station FPmult
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1016			MUL_D		200.0		2.0		-1		-1			12			1		1
		1016			MUL_D		0.0		2.0		3		-1			4			0		0
-----------------
Reservation Station FPdiv
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
		1012			L_D		8		0		0.0		-1		0			3			1		1
		1020			L_D		108		0		0.0		-1		0			5			1		0
-----------------
Store Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
		1028			S_D		116		0		0.0		-1		14			15			0		0
-----------------
Renaming Integer Registers
-----------------
Renaming register number 8: value 16
Renaming register number 5: value 116
Renaming register number 10: value 0
Renaming register number 11: value 8
Renaming register number 13: value 108
Renaming register number 7: value 0
-----------------
Renaming Floating Pointer Registers
-----------------
Renaming register number 12: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 11: value 200.000000
Renaming register number 3: value 0.000000
Renaming register number 4: value 0.000000
Renaming register number 13: value 200.000000
Renaming register number 5: value 0.000000
Renaming register number 6: value 0.000000
Renaming register number 7: value 500.000000
-----------------
Integer Registers Status
-----------------
Int_Reg[1] is busy with reorder buffer number 0
Int_Reg[2] is busy with reorder buffer number 1
-----------------
Floating Point Registers Status
-----------------
FP_Reg[0] is busy with reorder buffer number 6
FP_Reg[4] is busy with reorder buffer number 5
-----------------
Reorder Buffer
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
7		1028	W	2		124	1	0		1		0	0		1
8		1032	W	1		0	1	1		0		0	0		1
9		1036	W	2		0	1	1		0		0	0		1
10		1040	W	-1		0	1	0		0		1	1		0
11		1012	W	0		0	1	0		0		0	0		1
12		1016	I	0		0	0	0		0		0	0		1
13		1020	W	4		0	1	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1
15		1028	I	2		116	0	0		1		0	0		1
0		1032	W	1		0	1	1		0		0	0		1
1		1036	W	2		0	1	1		0		0	0		1
2		1040	W	-1		0	1	0		0		1	1		1
3		1012	I	0		0	0	0		0		0	1		1
4		1016	I	0		0	0	0		0		0	1		1
5		1020	I	4		0	0	0		0		0	1		1
6		1024	I	0		0	0	0		0		0	1		1

Cycle 20
Fetching stall in this cycle...
Finished fetching.
Decoded 1020:L.D F4, 0(R2) -> L_D, rd=-1, rs=2, rt=-1, fd=-1, fs=-1, ft=4, immediate=0, target=0
Decoded 1024:ADD.D F0, F0, F4 -> ADD_D, rd=-1, rs=-1, rt=-1, fd=0, fs=0, ft=4, immediate=0, target=0
Cannot decode all fetched instructions because the instruction queue is full.
Finished decoding.
Stall during IssueUnit because reorder buffer is full.
Finished issue.
Execution -----------
instruction exceuting has address 1020 and ROB 5
Instruction L_D at address 1020 entered Load/Store unit.
Instruction L_D at address 1020 entered MEM unit.
Execution Complete ---------------
Write Back Start ---------------
Write Back and Commit---------------
commit count - 5, wb count - 0
Committed instruction S_D 1028 in memory address 124 with value 500.000000 
Committed instruction 1032 in integer register number 1 with value 16 
Committed instruction 1036 in integer register number 2 with value 116 
Branch mispredicted so flushed ROB.
Committed branch instruction 1040
Finished update.
-----------------
Instruction Queue
-----------------
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
Instruction 1024: ADD_D
-----------------
Reservation Station INT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station MULT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1024			ADD_D		0.0		200.0		12		-1			14			0		0
		1024			ADD_D		0.0		0.0		4		5			6			0		0
-----------------
Reservation Station FPmult
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1016			MUL_D		200.0		2.0		-1		-1			12			1		1
		1016			MUL_D		0.0		2.0		3		-1			4			0		0
-----------------
Reservation Station FPdiv
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
		1012			L_D		8		0		0.0		-1		0			3			1		2
		1020			L_D		108		0		0.0		-1		0			5			1		1
-----------------
Store Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
		1028			S_D		116		0		0.0		-1		14			15			0		0
-----------------
Renaming Integer Registers
-----------------
Renaming register number 10: value 0
Renaming register number 11: value 8
Renaming register number 13: value 108
Renaming register number 7: value 0
-----------------
Renaming Floating Pointer Registers
-----------------
Renaming register number 12: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 11: value 200.000000
Renaming register number 3: value 0.000000
Renaming register number 4: value 0.000000
Renaming register number 13: value 200.000000
Renaming register number 5: value 0.000000
Renaming register number 6: value 0.000000
Renaming register number 7: value 500.000000
-----------------
Integer Registers Status
-----------------
Int_Reg[1] is busy with reorder buffer number 0
Int_Reg[2] is busy with reorder buffer number 1
-----------------
Floating Point Registers Status
-----------------
FP_Reg[0] is busy with reorder buffer number 6
FP_Reg[4] is busy with reorder buffer number 5
-----------------
Reorder Buffer
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
11		1012	W	0		0	1	0		0		0	0		1
12		1016	I	0		0	0	0		0		0	0		1
13		1020	W	4		0	1	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1
15		1028	I	2		116	0	0		1		0	0		1
0		1032	W	1		0	1	1		0		0	0		1
1		1036	W	2		0	1	1		0		0	0		1
2		1040	W	-1		0	1	0		0		1	1		1
3		1012	I	0		0	0	0		0		0	1		1
4		1016	I	0		0	0	0		0		0	1		1
5		1020	I	4		0	0	0		0		0	1		1
6		1024	I	0		0	0	0		0		0	1		1

Cycle 21
Fetching stall in this cycle...
Finished fetching.
Cannot decode all fetched instructions because the instruction queue is full.
Finished decoding.
Issued instruction 1028: S_D
Issued instruction 1032: DADDI
Issued instruction 1036: DADDI
Issued instruction 1040: BNEZ
Finished issue.
Execution -----------
instruction exceuting has address 1012 and ROB 3
Instruction L_D at address 1012 entered MEM unit.
Load/Store unit output PC 1020: L_D, rd=-1, rs=2, rt=-1, fd=-1, fs=-1, ft=4, immediate=0, target=0 with ROB number 3
Execution Complete ---------------
Write Back Start ---------------
Added instruction 1020 to WriteBack Buffer with ROB no - 3  Outputt - 300.000000
Write Back and Commit---------------
commit count - 1, wb count - 1
Committed instruction 1012 in floating point register number 0 with value 200.000000
instruction in Writeback has ROB_number - 3
instruction 1012  with ROB_number - 3 updated in reorder buffer 
Updating reservation stations with ROB - 3
Finished update.
-----------------
Instruction Queue
-----------------
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
Instruction 1024: ADD_D
-----------------
Reservation Station INT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1032			DADDI		8		0		-1		-1			8			1		0
		1036			DADDI		108		0		-1		-1			9			1		0
-----------------
Reservation Station MULT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1024			ADD_D		0.0		200.0		12		-1			14			0		0
		1024			ADD_D		0.0		0.0		4		5			6			0		0
-----------------
Reservation Station FPmult
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1016			MUL_D		200.0		2.0		-1		-1			12			1		1
		1016			MUL_D		300.0		2.0		-1		-1			4			1		0
-----------------
Reservation Station FPdiv
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1040			BNEZ		0		0		8		-1			10			0		0
-----------------
Load Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
		1020			L_D		108		0		0.0		-1		0			5			1		2
-----------------
Store Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
		1028			S_D		116		0		0.0		-1		14			15			0		0
		1028			S_D		108		0		0.0		-1		6			7			0		0
-----------------
Renaming Integer Registers
-----------------
Renaming register number 10: value 0
Renaming register number 11: value 8
Renaming register number 13: value 108
Renaming register number 7: value 0
Renaming register number 8: value 0
Renaming register number 9: value 0
-----------------
Renaming Floating Pointer Registers
-----------------
Renaming register number 12: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 4: value 0.000000
Renaming register number 13: value 200.000000
Renaming register number 5: value 0.000000
Renaming register number 6: value 0.000000
Renaming register number 7: value 500.000000
Renaming register number 3: value 300.000000
-----------------
Integer Registers Status
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status
-----------------
FP_Reg[0] is busy with reorder buffer number 6
FP_Reg[4] is busy with reorder buffer number 5
-----------------
Reorder Buffer
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
12		1016	I	0		0	0	0		0		0	0		1
13		1020	W	4		0	1	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1
15		1028	I	2		116	0	0		1		0	0		1
0		1032	W	1		0	1	1		0		0	0		1
1		1036	W	2		0	1	1		0		0	0		1
2		1040	W	-1		0	1	0		0		1	1		1
3		1012	W	0		0	1	0		0		0	1		1
4		1016	I	0		0	0	0		0		0	1		1
5		1020	I	4		0	0	0		0		0	1		1
6		1024	I	0		0	0	0		0		0	1		1
7		1028	I	2		108	0	0		1		0	1		1
8		1032	I	1		0	0	1		0		0	1		1
9		1036	I	2		0	0	1		0		0	1		1
10		1040	I	-1		0	0	0		0		1	1		1

Cycle 22
Fetching stall in this cycle...
Finished fetching.
Decoded 1028:S.D F0, 0(R2) -> S_D, rd=-1, rs=2, rt=-1, fd=-1, fs=-1, ft=0, immediate=0, target=0
Decoded 1032:DADDI R1, R1, -8 -> DADDI, rd=1, rs=1, rt=-1, fd=-1, fs=-1, ft=-1, immediate=-8, target=0
Decoded 1036:DADDI R2, R2, -8 -> DADDI, rd=2, rs=2, rt=-1, fd=-1, fs=-1, ft=-1, immediate=-8, target=0
Decoded 1040:BNEZ R1, LOOP -> BNEZ, rd=-1, rs=1, rt=-1, fd=-1, fs=-1, ft=-1, immediate=0, target=1012
Finished decoding.
Stall during IssueUnit because renaming register is full.
Finished issue.
Execution -----------
instruction exceuting has address 1032 and ROB 8
Instruction DADDI at address 1032 entered INT unit.
instruction exceuting has address 1020 and ROB 5
instruction exceuting has address 1016 and ROB 4
Instruction MUL_D at address 1016 entered FPmult unit.
Load/Store unit output PC 1012: L_D, rd=-1, rs=1, rt=-1, fd=-1, fs=-1, ft=0, immediate=0, target=0 with ROB number 5
FPmult unit output PC 1016: MUL_D, rd=-1, rs=-1, rt=-1, fd=0, fs=0, ft=2, immediate=0, target=0 with ROB number 12
Execution Complete ---------------
Write Back Start ---------------
Added instruction 1016 to WriteBack Buffer with ROB no - 12  Output - 400.000000
Added instruction 1012 to WriteBack Buffer with ROB no - 5  Outputt - 100.000000
Write Back and Commit---------------
commit count - 0, wb count - 2
instruction in Writeback has ROB_number - 12
instruction 1016  with ROB_number - 12 updated in reorder buffer 
Updating reservation stations with ROB - 12
instruction in Writeback has ROB_number - 5
instruction 1020  with ROB_number - 5 updated in reorder buffer 
Updating reservation stations with ROB - 5
Finished update.
-----------------
Instruction Queue
-----------------
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
Instruction 1024: ADD_D
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
-----------------
Reservation Station INT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1032			DADDI		8		0		-1		-1			8			1		1
		1036			DADDI		108		0		-1		-1			9			1		0
-----------------
Reservation Station MULT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1024			ADD_D		400.0		200.0		-1		-1			14			1		0
		1024			ADD_D		0.0		100.0		4		-1			6			0		0
-----------------
Reservation Station FPmult
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1016			MUL_D		300.0		2.0		-1		-1			4			1		1
-----------------
Reservation Station FPdiv
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1040			BNEZ		0		0		8		-1			10			0		0
-----------------
Load Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
-----------------
Store Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
		1028			S_D		116		0		0.0		-1		14			15			0		0
		1028			S_D		108		0		0.0		-1		6			7			0		0
-----------------
Renaming Integer Registers
-----------------
Renaming register number 10: value 0
Renaming register number 11: value 8
Renaming register number 13: value 108
Renaming register number 7: value 0
Renaming register number 8: value 0
Renaming register number 9: value 0
-----------------
Renaming Floating Pointer Registers
-----------------
Renaming register number 14: value 0.000000
Renaming register number 4: value 0.000000
Renaming register number 13: value 200.000000
Renaming register number 6: value 0.000000
Renaming register number 7: value 500.000000
Renaming register number 3: value 300.000000
Renaming register number 5: value 400.000000
Renaming register number 5: value 100.000000
-----------------
Integer Registers Status
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status
-----------------
FP_Reg[0] is busy with reorder buffer number 6
FP_Reg[4] is busy with reorder buffer number 5
-----------------
Reorder Buffer
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
12		1016	W	0		0	1	0		0		0	0		1
13		1020	W	4		0	1	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1
15		1028	I	2		116	0	0		1		0	0		1
0		1032	W	1		0	1	1		0		0	0		1
1		1036	W	2		0	1	1		0		0	0		1
2		1040	W	-1		0	1	0		0		1	1		1
3		1012	W	0		0	1	0		0		0	1		1
4		1016	I	0		0	0	0		0		0	1		1
5		1020	W	4		0	1	0		0		0	1		1
6		1024	I	0		0	0	0		0		0	1		1
7		1028	I	2		108	0	0		1		0	1		1
8		1032	I	1		0	0	1		0		0	1		1
9		1036	I	2		0	0	1		0		0	1		1
10		1040	I	-1		0	0	0		0		1	1		1

Cycle 23
Fetched 1012: L.D F0, 0(R1)
Fetched 1016:MUL.D F0, F0, F2
Fetched 1020:L.D F4, 0(R2)
Fetched 1024:ADD.D F0, F0, F4
Finished fetching.
Finished decoding.
Stall during IssueUnit because renaming register is full.
Finished issue.
Execution -----------
instruction exceuting has address 1036 and ROB 9
Instruction DADDI at address 1036 entered INT unit.
instruction exceuting has address 1024 and ROB 14
Instruction ADD_D at address 1024 entered FPadd unit.
INT unit output PC 1032: DADDI, rd=1, rs=1, rt=-1, fd=-1, fs=-1, ft=-1, immediate=-8, target=0 with ROB number 8
Execution Complete ---------------
Write Back Start ---------------
Added instruction 1032 to WriteBack Buffer with ROB no - 8  Output - 0
Write Back and Commit---------------
commit count - 2, wb count - 1
Committed instruction 1016 in floating point register number 0 with value 400.000000
Committed instruction 1020 in floating point register number 4 with value 200.000000
instruction in Writeback has ROB_number - 8
instruction 1032  with ROB_number - 8 updated in reorder buffer 
Updating reservation stations with ROB - 8
Finished update.
-----------------
Instruction Queue
-----------------
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
Instruction 1024: ADD_D
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
-----------------
Reservation Station INT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1036			DADDI		108		0		-1		-1			9			1		1
-----------------
Reservation Station MULT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1024			ADD_D		400.0		200.0		-1		-1			14			1		1
		1024			ADD_D		0.0		100.0		4		-1			6			0		0
-----------------
Reservation Station FPmult
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1016			MUL_D		300.0		2.0		-1		-1			4			1		1
-----------------
Reservation Station FPdiv
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1040			BNEZ		0		0		-1		-1			10			1		0
-----------------
Load Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
-----------------
Store Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
		1028			S_D		116		0		0.0		-1		14			15			0		0
		1028			S_D		108		0		0.0		-1		6			7			0		0
-----------------
Renaming Integer Registers
-----------------
Renaming register number 10: value 0
Renaming register number 11: value 8
Renaming register number 13: value 108
Renaming register number 7: value 0
Renaming register number 9: value 0
Renaming register number 8: value 0
-----------------
Renaming Floating Pointer Registers
-----------------
Renaming register number 14: value 0.000000
Renaming register number 4: value 0.000000
Renaming register number 6: value 0.000000
Renaming register number 7: value 500.000000
Renaming register number 3: value 300.000000
Renaming register number 5: value 100.000000
-----------------
Integer Registers Status
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status
-----------------
FP_Reg[0] is busy with reorder buffer number 6
FP_Reg[4] is busy with reorder buffer number 5
-----------------
Reorder Buffer
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
14		1024	I	0		0	0	0		0		0	0		1
15		1028	I	2		116	0	0		1		0	0		1
0		1032	W	1		0	1	1		0		0	0		1
1		1036	W	2		0	1	1		0		0	0		1
2		1040	W	-1		0	1	0		0		1	1		1
3		1012	W	0		0	1	0		0		0	1		1
4		1016	I	0		0	0	0		0		0	1		1
5		1020	W	4		0	1	0		0		0	1		1
6		1024	I	0		0	0	0		0		0	1		1
7		1028	I	2		108	0	0		1		0	1		1
8		1032	W	1		0	1	1		0		0	1		1
9		1036	I	2		0	0	1		0		0	1		1
10		1040	I	-1		0	0	0		0		1	1		1

Cycle 24
Fetched 1028:S.D F0, 0(R2)
Fetched 1032:DADDI R1, R1, -8
Fetched 1036:DADDI R2, R2, -8
Fetched 1040:BNEZ R1, LOOP
Instruction 1040 is a branch in the BranchTargetBuffer with target address 1012.
Finished fetching.
Cannot decode all fetched instructions because the instruction queue is full.
Finished decoding.
Issued instruction 1012: L_D
Issued instruction 1016: MUL_D
Issued instruction 1020: L_D
Stall during IssueUnit because reorder buffer is full.
Finished issue.
Execution -----------
instruction exceuting has address 1040 and ROB 10
Instruction BNEZ at address 1040 entered BU unit.
INT unit output PC 1036: DADDI, rd=2, rs=2, rt=-1, fd=-1, fs=-1, ft=-1, immediate=-8, target=0 with ROB number 9
Execution Complete ---------------
Write Back Start ---------------
Added instruction 1036 to WriteBack Buffer with ROB no - 9  Output - 100
Write Back and Commit---------------
commit count - 0, wb count - 1
instruction in Writeback has ROB_number - 9
instruction 1036  with ROB_number - 9 updated in reorder buffer 
Updating reservation stations with ROB - 9
Finished update.
-----------------
Instruction Queue
-----------------
Instruction 1024: ADD_D
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
-----------------
Reservation Station INT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station MULT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1024			ADD_D		400.0		200.0		-1		-1			14			1		1
		1024			ADD_D		0.0		100.0		4		-1			6			0		0
-----------------
Reservation Station FPmult
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1016			MUL_D		300.0		2.0		-1		-1			4			1		1
		1016			MUL_D		0.0		2.0		11		-1			12			0		0
-----------------
Reservation Station FPdiv
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1040			BNEZ		0		0		-1		-1			10			1		1
-----------------
Load Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
		1012			L_D		0		0		0.0		-1		0			11			1		0
		1020			L_D		0		0		0.0		9		0			13			0		0
-----------------
Store Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
		1028			S_D		116		0		0.0		-1		14			15			0		0
		1028			S_D		108		0		0.0		-1		6			7			0		0
-----------------
Renaming Integer Registers
-----------------
Renaming register number 10: value 0
Renaming register number 11: value 8
Renaming register number 13: value 108
Renaming register number 7: value 0
Renaming register number 8: value 0
Renaming register number 9: value 100
-----------------
Renaming Floating Pointer Registers
-----------------
Renaming register number 14: value 0.000000
Renaming register number 4: value 0.000000
Renaming register number 6: value 0.000000
Renaming register number 7: value 500.000000
Renaming register number 3: value 300.000000
Renaming register number 5: value 100.000000
Renaming register number 11: value 0.000000
Renaming register number 12: value 0.000000
Renaming register number 13: value 0.000000
-----------------
Integer Registers Status
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status
-----------------
FP_Reg[0] is busy with reorder buffer number 12
FP_Reg[4] is busy with reorder buffer number 13
-----------------
Reorder Buffer
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
14		1024	I	0		0	0	0		0		0	0		1
15		1028	I	2		116	0	0		1		0	0		1
0		1032	W	1		0	1	1		0		0	0		1
1		1036	W	2		0	1	1		0		0	0		1
2		1040	W	-1		0	1	0		0		1	1		1
3		1012	W	0		0	1	0		0		0	1		1
4		1016	I	0		0	0	0		0		0	1		1
5		1020	W	4		0	1	0		0		0	1		1
6		1024	I	0		0	0	0		0		0	1		1
7		1028	I	2		108	0	0		1		0	1		1
8		1032	W	1		0	1	1		0		0	1		1
9		1036	W	2		0	1	1		0		0	1		1
10		1040	I	-1		0	0	0		0		1	1		1
11		1012	I	0		0	0	0		0		0	1		1
12		1016	I	0		0	0	0		0		0	1		1
13		1020	I	4		0	0	0		0		0	1		1

Cycle 25
Fetching stall in this cycle...
Finished fetching.
Decoded 1012: L.D F0, 0(R1) -> L_D, rd=-1, rs=1, rt=-1, fd=-1, fs=-1, ft=0, immediate=0, target=0
Decoded 1016:MUL.D F0, F0, F2 -> MUL_D, rd=-1, rs=-1, rt=-1, fd=0, fs=0, ft=2, immediate=0, target=0
Decoded 1020:L.D F4, 0(R2) -> L_D, rd=-1, rs=2, rt=-1, fd=-1, fs=-1, ft=4, immediate=0, target=0
Cannot decode all fetched instructions because the instruction queue is full.
Finished decoding.
Stall during IssueUnit because reorder buffer is full.
Finished issue.
Execution -----------
instruction exceuting has address 1012 and ROB 11
Instruction L_D at address 1012 entered Load/Store unit.
Branch not taken but predicted as taken
BU unit output PC 1040: BNEZ, rd=-1, rs=1, rt=-1, fd=-1, fs=-1, ft=-1, immediate=0, target=1012 with ROB number 10
Execution Complete ---------------
Write Back Start ---------------
Added instruction 1040 to WriteBack Buffer with ROB no - 10  Output - -1
Write Back and Commit---------------
commit count - 0, wb count - 1
instruction in Writeback has ROB_number - 10
instruction 1040  with ROB_number - 10 updated in reorder buffer 
Updating reservation stations with ROB - 10
Finished update.
-----------------
Instruction Queue
-----------------
-----------------
Reservation Station INT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station MULT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1024			ADD_D		400.0		200.0		-1		-1			14			1		1
		1024			ADD_D		0.0		100.0		4		-1			6			0		0
-----------------
Reservation Station FPmult
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1016			MUL_D		300.0		2.0		-1		-1			4			1		1
		1016			MUL_D		0.0		2.0		11		-1			12			0		0
-----------------
Reservation Station FPdiv
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
		1012			L_D		0		0		0.0		-1		0			11			1		1
		1020			L_D		0		0		0.0		9		0			13			0		0
-----------------
Store Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
		1028			S_D		116		0		0.0		-1		14			15			0		0
		1028			S_D		108		0		0.0		-1		6			7			0		0
-----------------
Renaming Integer Registers
-----------------
Renaming register number 11: value 8
Renaming register number 13: value 108
Renaming register number 7: value 0
Renaming register number 8: value 0
Renaming register number 9: value 100
Renaming register number 10: value -1
-----------------
Renaming Floating Pointer Registers
-----------------
Renaming register number 14: value 0.000000
Renaming register number 4: value 0.000000
Renaming register number 6: value 0.000000
Renaming register number 7: value 500.000000
Renaming register number 3: value 300.000000
Renaming register number 5: value 100.000000
Renaming register number 11: value 0.000000
Renaming register number 12: value 0.000000
Renaming register number 13: value 0.000000
-----------------
Integer Registers Status
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status
-----------------
FP_Reg[0] is busy with reorder buffer number 12
FP_Reg[4] is busy with reorder buffer number 13
-----------------
Reorder Buffer
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
14		1024	I	0		0	0	0		0		0	0		1
15		1028	I	2		116	0	0		1		0	0		1
0		1032	W	1		0	1	1		0		0	0		1
1		1036	W	2		0	1	1		0		0	0		1
2		1040	W	-1		0	1	0		0		1	1		1
3		1012	W	0		0	1	0		0		0	1		1
4		1016	I	0		0	0	0		0		0	1		1
5		1020	W	4		0	1	0		0		0	1		1
6		1024	I	0		0	0	0		0		0	1		1
7		1028	I	2		108	0	0		1		0	1		1
8		1032	W	1		0	1	1		0		0	1		1
9		1036	W	2		0	1	1		0		0	1		1
10		1040	W	-1		0	1	0		0		1	1		0
11		1012	I	0		0	0	0		0		0	1		1
12		1016	I	0		0	0	0		0		0	1		1
13		1020	I	4		0	0	0		0		0	1		1

Cycle 26
All instructions are fetched...
Finished fetching.
Finished decoding.
Finished issue.
Execution -----------
instruction exceuting has address 1012 and ROB 11
Instruction L_D at address 1012 entered MEM unit.
FPadd unit output PC 1024: ADD_D, rd=-1, rs=-1, rt=-1, fd=0, fs=0, ft=4, immediate=0, target=0 with ROB number 14
FPmult unit output PC 1016: MUL_D, rd=-1, rs=-1, rt=-1, fd=0, fs=0, ft=2, immediate=0, target=0 with ROB number 4
Execution Complete ---------------
Write Back Start ---------------
Added instruction 1024 to WriteBack Buffer with ROB no - 14  Output - 600.000000
Added instruction 1016 to WriteBack Buffer with ROB no - 4  Output - 600.000000
Write Back and Commit---------------
commit count - 0, wb count - 2
instruction in Writeback has ROB_number - 14
instruction 1024  with ROB_number - 14 updated in reorder buffer 
Updating reservation stations with ROB - 14
instruction in Writeback has ROB_number - 4
instruction 1016  with ROB_number - 4 updated in reorder buffer 
Updating reservation stations with ROB - 4
Finished update.
-----------------
Instruction Queue
-----------------
-----------------
Reservation Station INT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station MULT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1024			ADD_D		600.0		100.0		-1		-1			6			1		0
-----------------
Reservation Station FPmult
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1016			MUL_D		0.0		2.0		11		-1			12			0		0
-----------------
Reservation Station FPdiv
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
		1012			L_D		0		0		0.0		-1		0			11			1		2
		1020			L_D		0		0		0.0		9		0			13			0		0
-----------------
Store Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
		1028			S_D		116		0		600.0		-1		-1			15			1		0
		1028			S_D		108		0		0.0		-1		6			7			0		0
-----------------
Renaming Integer Registers
-----------------
Renaming register number 11: value 8
Renaming register number 13: value 108
Renaming register number 7: value 0
Renaming register number 8: value 0
Renaming register number 9: value 100
Renaming register number 10: value -1
-----------------
Renaming Floating Pointer Registers
-----------------
Renaming register number 6: value 0.000000
Renaming register number 7: value 500.000000
Renaming register number 3: value 300.000000
Renaming register number 5: value 100.000000
Renaming register number 11: value 0.000000
Renaming register number 12: value 0.000000
Renaming register number 13: value 0.000000
Renaming register number 4: value 600.000000
Renaming register number 4: value 600.000000
-----------------
Integer Registers Status
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status
-----------------
FP_Reg[0] is busy with reorder buffer number 12
FP_Reg[4] is busy with reorder buffer number 13
-----------------
Reorder Buffer
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
14		1024	W	0		0	1	0		0		0	0		1
15		1028	I	2		116	0	0		1		0	0		1
0		1032	W	1		0	1	1		0		0	0		1
1		1036	W	2		0	1	1		0		0	0		1
2		1040	W	-1		0	1	0		0		1	1		1
3		1012	W	0		0	1	0		0		0	1		1
4		1016	W	0		0	1	0		0		0	1		1
5		1020	W	4		0	1	0		0		0	1		1
6		1024	I	0		0	0	0		0		0	1		1
7		1028	I	2		108	0	0		1		0	1		1
8		1032	W	1		0	1	1		0		0	1		1
9		1036	W	2		0	1	1		0		0	1		1
10		1040	W	-1		0	1	0		0		1	1		0
11		1012	I	0		0	0	0		0		0	1		1
12		1016	I	0		0	0	0		0		0	1		1
13		1020	I	4		0	0	0		0		0	1		1

Cycle 27
All instructions are fetched...
Finished fetching.
Finished decoding.
Finished issue.
Execution -----------
instruction exceuting has address 1012 and ROB 11
instruction exceuting has address 1028 and ROB 15
Instruction S_D at address 1028 entered Load/Store unit.
instruction exceuting has address 1024 and ROB 6
Instruction ADD_D at address 1024 entered FPadd unit.
Load/Store unit output PC 1012: L_D, rd=-1, rs=1, rt=-1, fd=-1, fs=-1, ft=0, immediate=0, target=0 with ROB number 11
Execution Complete ---------------
Write Back Start ---------------
Added instruction 1012 to WriteBack Buffer with ROB no - 11  Outputt - 0.000000
Write Back and Commit---------------
commit count - 1, wb count - 1
Committed instruction 1024 in floating point register number 0 with value 600.000000
instruction in Writeback has ROB_number - 11
instruction 1012  with ROB_number - 11 updated in reorder buffer 
Updating reservation stations with ROB - 11
Finished update.
-----------------
Instruction Queue
-----------------
-----------------
Reservation Station INT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station MULT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1024			ADD_D		600.0		100.0		-1		-1			6			1		1
-----------------
Reservation Station FPmult
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1016			MUL_D		0.0		2.0		-1		-1			12			1		0
-----------------
Reservation Station FPdiv
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
		1020			L_D		0		0		0.0		9		0			13			0		0
-----------------
Store Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
		1028			S_D		116		0		600.0		-1		-1			15			1		1
		1028			S_D		108		0		0.0		-1		6			7			0		0
-----------------
Renaming Integer Registers
-----------------
Renaming register number 11: value 8
Renaming register number 13: value 108
Renaming register number 7: value 0
Renaming register number 8: value 0
Renaming register number 9: value 100
Renaming register number 10: value -1
-----------------
Renaming Floating Pointer Registers
-----------------
Renaming register number 6: value 0.000000
Renaming register number 7: value 500.000000
Renaming register number 3: value 300.000000
Renaming register number 5: value 100.000000
Renaming register number 12: value 0.000000
Renaming register number 13: value 0.000000
Renaming register number 4: value 600.000000
Renaming register number 11: value 0.000000
-----------------
Integer Registers Status
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status
-----------------
FP_Reg[0] is busy with reorder buffer number 12
FP_Reg[4] is busy with reorder buffer number 13
-----------------
Reorder Buffer
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
15		1028	I	2		116	0	0		1		0	0		1
0		1032	W	1		0	1	1		0		0	0		1
1		1036	W	2		0	1	1		0		0	0		1
2		1040	W	-1		0	1	0		0		1	1		1
3		1012	W	0		0	1	0		0		0	1		1
4		1016	W	0		0	1	0		0		0	1		1
5		1020	W	4		0	1	0		0		0	1		1
6		1024	I	0		0	0	0		0		0	1		1
7		1028	I	2		108	0	0		1		0	1		1
8		1032	W	1		0	1	1		0		0	1		1
9		1036	W	2		0	1	1		0		0	1		1
10		1040	W	-1		0	1	0		0		1	1		0
11		1012	W	0		0	1	0		0		0	1		1
12		1016	I	0		0	0	0		0		0	1		1
13		1020	I	4		0	0	0		0		0	1		1

Cycle 28
All instructions are fetched...
Finished fetching.
Finished decoding.
Finished issue.
Execution -----------
instruction exceuting has address 1016 and ROB 12
Instruction MUL_D at address 1016 entered FPmult unit.
Load/Store unit output PC 1028: S_D, rd=-1, rs=2, rt=-1, fd=-1, fs=-1, ft=0, immediate=0, target=0 with ROB number 15
Execution Complete ---------------
Write Back Start ---------------
Added instruction 1028 to WriteBack Buffer with ROB no - 15  Output - 600.000000
Write Back and Commit---------------
commit count - 0, wb count - 1
instruction in Writeback has ROB_number - 15
instruction 1028  with ROB_number - 15 updated in reorder buffer 
Updating reservation stations with ROB - 15
Finished update.
-----------------
Instruction Queue
-----------------
-----------------
Reservation Station INT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station MULT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1024			ADD_D		600.0		100.0		-1		-1			6			1		1
-----------------
Reservation Station FPmult
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1016			MUL_D		0.0		2.0		-1		-1			12			1		1
-----------------
Reservation Station FPdiv
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
		1020			L_D		0		0		0.0		9		0			13			0		0
-----------------
Store Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
		1028			S_D		108		0		0.0		-1		6			7			0		0
-----------------
Renaming Integer Registers
-----------------
Renaming register number 11: value 8
Renaming register number 13: value 108
Renaming register number 7: value 0
Renaming register number 8: value 0
Renaming register number 9: value 100
Renaming register number 10: value -1
-----------------
Renaming Floating Pointer Registers
-----------------
Renaming register number 6: value 0.000000
Renaming register number 7: value 500.000000
Renaming register number 3: value 300.000000
Renaming register number 5: value 100.000000
Renaming register number 12: value 0.000000
Renaming register number 13: value 0.000000
Renaming register number 4: value 600.000000
Renaming register number 11: value 0.000000
Renaming register number 15: value 600.000000
-----------------
Integer Registers Status
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status
-----------------
FP_Reg[0] is busy with reorder buffer number 12
FP_Reg[4] is busy with reorder buffer number 13
-----------------
Reorder Buffer
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
15		1028	W	2		116	1	0		1		0	0		1
0		1032	W	1		0	1	1		0		0	0		1
1		1036	W	2		0	1	1		0		0	0		1
2		1040	W	-1		0	1	0		0		1	1		1
3		1012	W	0		0	1	0		0		0	1		1
4		1016	W	0		0	1	0		0		0	1		1
5		1020	W	4		0	1	0		0		0	1		1
6		1024	I	0		0	0	0		0		0	1		1
7		1028	I	2		108	0	0		1		0	1		1
8		1032	W	1		0	1	1		0		0	1		1
9		1036	W	2		0	1	1		0		0	1		1
10		1040	W	-1		0	1	0		0		1	1		0
11		1012	W	0		0	1	0		0		0	1		1
12		1016	I	0		0	0	0		0		0	1		1
13		1020	I	4		0	0	0		0		0	1		1

Cycle 29
All instructions are fetched...
Finished fetching.
Finished decoding.
Finished issue.
Execution -----------
Execution Complete ---------------
Write Back Start ---------------
Write Back and Commit---------------
commit count - 7, wb count - 0
Committed instruction S_D 1028 in memory address 116 with value 600.000000 
Committed instruction 1032 in integer register number 1 with value 8 
Committed instruction 1036 in integer register number 2 with value 108 
Committed branch instruction 1040
Finished update.
-----------------
Instruction Queue
-----------------
-----------------
Reservation Station INT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station MULT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1024			ADD_D		600.0		100.0		-1		-1			6			1		1
-----------------
Reservation Station FPmult
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1016			MUL_D		0.0		2.0		-1		-1			12			1		1
-----------------
Reservation Station FPdiv
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
		1020			L_D		0		0		0.0		9		0			13			0		0
-----------------
Store Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
		1028			S_D		108		0		0.0		-1		6			7			0		0
-----------------
Renaming Integer Registers
-----------------
Renaming register number 7: value 0
Renaming register number 8: value 0
Renaming register number 9: value 100
Renaming register number 10: value -1
-----------------
Renaming Floating Pointer Registers
-----------------
Renaming register number 6: value 0.000000
Renaming register number 7: value 500.000000
Renaming register number 3: value 300.000000
Renaming register number 5: value 100.000000
Renaming register number 12: value 0.000000
Renaming register number 13: value 0.000000
Renaming register number 4: value 600.000000
Renaming register number 11: value 0.000000
Renaming register number 15: value 600.000000
-----------------
Integer Registers Status
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status
-----------------
FP_Reg[0] is busy with reorder buffer number 12
FP_Reg[4] is busy with reorder buffer number 13
-----------------
Reorder Buffer
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
3		1012	W	0		0	1	0		0		0	1		1
4		1016	W	0		0	1	0		0		0	1		1
5		1020	W	4		0	1	0		0		0	1		1
6		1024	I	0		0	0	0		0		0	1		1
7		1028	I	2		108	0	0		1		0	1		1
8		1032	W	1		0	1	1		0		0	1		1
9		1036	W	2		0	1	1		0		0	1		1
10		1040	W	-1		0	1	0		0		1	1		0
11		1012	W	0		0	1	0		0		0	1		1
12		1016	I	0		0	0	0		0		0	1		1
13		1020	I	4		0	0	0		0		0	1		1

Cycle 30
All instructions are fetched...
Finished fetching.
Finished decoding.
Finished issue.
Execution -----------
FPadd unit output PC 1024: ADD_D, rd=-1, rs=-1, rt=-1, fd=0, fs=0, ft=4, immediate=0, target=0 with ROB number 6
Execution Complete ---------------
Write Back Start ---------------
Added instruction 1024 to WriteBack Buffer with ROB no - 6  Output - 700.000000
Write Back and Commit---------------
commit count - 3, wb count - 1
Committed instruction 1012 in floating point register number 0 with value 300.000000
Committed instruction 1016 in floating point register number 0 with value 600.000000
Committed instruction 1020 in floating point register number 4 with value 100.000000
instruction in Writeback has ROB_number - 6
instruction 1024  with ROB_number - 6 updated in reorder buffer 
Updating reservation stations with ROB - 6
Finished update.
-----------------
Instruction Queue
-----------------
-----------------
Reservation Station INT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station MULT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPmult
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1016			MUL_D		0.0		2.0		-1		-1			12			1		1
-----------------
Reservation Station FPdiv
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
		1020			L_D		0		0		0.0		9		0			13			0		0
-----------------
Store Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
		1028			S_D		108		0		700.0		-1		-1			7			1		0
-----------------
Renaming Integer Registers
-----------------
Renaming register number 7: value 0
Renaming register number 8: value 0
Renaming register number 9: value 100
Renaming register number 10: value -1
-----------------
Renaming Floating Pointer Registers
-----------------
Renaming register number 7: value 500.000000
Renaming register number 12: value 0.000000
Renaming register number 13: value 0.000000
Renaming register number 11: value 0.000000
Renaming register number 15: value 600.000000
Renaming register number 6: value 700.000000
-----------------
Integer Registers Status
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status
-----------------
FP_Reg[0] is busy with reorder buffer number 12
FP_Reg[4] is busy with reorder buffer number 13
-----------------
Reorder Buffer
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
6		1024	W	0		0	1	0		0		0	1		1
7		1028	I	2		108	0	0		1		0	1		1
8		1032	W	1		0	1	1		0		0	1		1
9		1036	W	2		0	1	1		0		0	1		1
10		1040	W	-1		0	1	0		0		1	1		0
11		1012	W	0		0	1	0		0		0	1		1
12		1016	I	0		0	0	0		0		0	1		1
13		1020	I	4		0	0	0		0		0	1		1

Cycle 31
All instructions are fetched...
Finished fetching.
Finished decoding.
Finished issue.
Execution -----------
instruction exceuting has address 1028 and ROB 7
Instruction S_D at address 1028 entered Load/Store unit.
Execution Complete ---------------
Write Back Start ---------------
Write Back and Commit---------------
commit count - 1, wb count - 0
Committed instruction 1024 in floating point register number 0 with value 700.000000
Finished update.
-----------------
Instruction Queue
-----------------
-----------------
Reservation Station INT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station MULT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPmult
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
		1016			MUL_D		0.0		2.0		-1		-1			12			1		1
-----------------
Reservation Station FPdiv
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
		1020			L_D		0		0		0.0		9		0			13			0		0
-----------------
Store Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
		1028			S_D		108		0		700.0		-1		-1			7			1		1
-----------------
Renaming Integer Registers
-----------------
Renaming register number 7: value 0
Renaming register number 8: value 0
Renaming register number 9: value 100
Renaming register number 10: value -1
-----------------
Renaming Floating Pointer Registers
-----------------
Renaming register number 7: value 500.000000
Renaming register number 12: value 0.000000
Renaming register number 13: value 0.000000
Renaming register number 11: value 0.000000
Renaming register number 15: value 600.000000
-----------------
Integer Registers Status
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status
-----------------
FP_Reg[0] is busy with reorder buffer number 12
FP_Reg[4] is busy with reorder buffer number 13
-----------------
Reorder Buffer
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
7		1028	I	2		108	0	0		1		0	1		1
8		1032	W	1		0	1	1		0		0	1		1
9		1036	W	2		0	1	1		0		0	1		1
10		1040	W	-1		0	1	0		0		1	1		0
11		1012	W	0		0	1	0		0		0	1		1
12		1016	I	0		0	0	0		0		0	1		1
13		1020	I	4		0	0	0		0		0	1		1

Cycle 32
All instructions are fetched...
Finished fetching.
Finished decoding.
Finished issue.
Execution -----------
Load/Store unit output PC 1028: S_D, rd=-1, rs=2, rt=-1, fd=-1, fs=-1, ft=0, immediate=0, target=0 with ROB number 7
FPmult unit output PC 1016: MUL_D, rd=-1, rs=-1, rt=-1, fd=0, fs=0, ft=2, immediate=0, target=0 with ROB number 12
Execution Complete ---------------
Write Back Start ---------------
Added instruction 1016 to WriteBack Buffer with ROB no - 12  Output - 0.000000
Added instruction 1028 to WriteBack Buffer with ROB no - 7  Output - 700.000000
Write Back and Commit---------------
commit count - 0, wb count - 2
instruction in Writeback has ROB_number - 12
instruction 1016  with ROB_number - 12 updated in reorder buffer 
Updating reservation stations with ROB - 12
instruction in Writeback has ROB_number - 7
instruction 1028  with ROB_number - 7 updated in reorder buffer 
Updating reservation stations with ROB - 7
Finished update.
-----------------
Instruction Queue
-----------------
-----------------
Reservation Station INT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station MULT
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPmult
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPdiv
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
		1020			L_D		0		0		0.0		9		0			13			0		0
-----------------
Store Buffer
-----------------
Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
-----------------
Renaming Integer Registers
-----------------
Renaming register number 7: value 0
Renaming register number 8: value 0
Renaming register number 9: value 100
Renaming register number 10: value -1
-----------------
Renaming Floating Pointer Registers
-----------------
Renaming register number 13: value 0.000000
Renaming register number 11: value 0.000000
Renaming register number 15: value 600.000000
Renaming register number 7: value 0.000000
Renaming register number 7: value 700.000000
-----------------
Integer Registers Status
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status
-----------------
FP_Reg[0] is busy with reorder buffer number 12
FP_Reg[4] is busy with reorder buffer number 13
-----------------
Reorder Buffer
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
7		1028	W	2		108	1	0		1		0	1		1
8		1032	W	1		0	1	1		0		0	1		1
9		1036	W	2		0	1	1		0		0	1		1
10		1040	W	-1		0	1	0		0		1	1		0
11		1012	W	0		0	1	0		0		0	1		1
12		1016	W	0		0	1	0		0		0	1		1
13		1020	I	4		0	0	0		0		0	1		1

Cycle 33
All instructions are fetched...
Finished fetching.
Finished decoding.
Finished issue.
Execution -----------
Execution Complete ---------------
Write Back Start ---------------
Write Back and Commit---------------
commit count - 6, wb count - 0
Committed instruction S_D 1028 in memory address 108 with value 700.000000 
Committed instruction 1032 in integer register number 1 with value 0 
Committed instruction 1036 in integer register number 2 with value 100 
ROB is empty now
Committed branch instruction 1040
Finished update.
Processor has finished working.
----------
Data Cache
----------
Mem(200) = 2.0
Mem(24) = 100.0
Mem(16) = 200.0
Mem(8) = 300.0
Mem(124) = 500.0
Mem(116) = 600.0
Mem(108) = 700.0
-----------------
Integer Registers
-----------------
Int_Reg[0]=0
Int_Reg[1]=0
Int_Reg[2]=100
Int_Reg[3]=0
Int_Reg[4]=0
Int_Reg[5]=0
Int_Reg[6]=0
Int_Reg[7]=0
Int_Reg[8]=0
Int_Reg[9]=0
Int_Reg[10]=0
Int_Reg[11]=0
Int_Reg[12]=0
Int_Reg[13]=0
Int_Reg[14]=0
Int_Reg[15]=0
Int_Reg[16]=0
Int_Reg[17]=0
Int_Reg[18]=0
Int_Reg[19]=0
Int_Reg[20]=0
Int_Reg[21]=0
Int_Reg[22]=0
Int_Reg[23]=0
Int_Reg[24]=0
Int_Reg[25]=0
Int_Reg[26]=0
Int_Reg[27]=0
Int_Reg[28]=0
Int_Reg[29]=0
Int_Reg[30]=0
Int_Reg[31]=0
------------------------
Floating Point Registers
------------------------
FP_Reg[0]=700.0
FP_Reg[1]=0.0
FP_Reg[2]=2.0
FP_Reg[3]=0.0
FP_Reg[4]=100.0
FP_Reg[5]=0.0
FP_Reg[6]=0.0
FP_Reg[7]=0.0
FP_Reg[8]=0.0
FP_Reg[9]=0.0
FP_Reg[10]=0.0
FP_Reg[11]=0.0
FP_Reg[12]=0.0
FP_Reg[13]=0.0
FP_Reg[14]=0.0
FP_Reg[15]=0.0
FP_Reg[16]=0.0
FP_Reg[17]=0.0
FP_Reg[18]=0.0
FP_Reg[19]=0.0
FP_Reg[20]=0.0
FP_Reg[21]=0.0
FP_Reg[22]=0.0
FP_Reg[23]=0.0
FP_Reg[24]=0.0
FP_Reg[25]=0.0
FP_Reg[26]=0.0
FP_Reg[27]=0.0
FP_Reg[28]=0.0
FP_Reg[29]=0.0
FP_Reg[30]=0.0
FP_Reg[31]=0.0
