# Generative Network Accelerator

Run the makefile to generate Verilog and run the testbench as well. Synthesis and utilization reports are included in 'verilog' directory. <br>

To custom test on inputs and weights, copy the data into [image.txt]image and [weight.txt]weight in binary or hex format.
