<?xml version="1.0" encoding="UTF-8"?>

<deviceconf name="ATtiny3217">
    <register name="DEVICE_CONFIG_MAJOR" value="1"/>
    <register name="DEVICE_CONFIG_MINOR" value="3"/>
    <register name="DEVICE_CONFIG_BUILD" value="41"/>
    <register name="CONTENT_LENGTH" value="0"/>
    <register name="CONTENT_CHECKSUM" value="0"/>
    <register name="INSTANCE" value="1"/>
    <register name="INTERFACE_TYPE" value="0x01"/>
    <register name="DEVICE_VARIANT" value="0x00"/>
    <register name="BLOB" value="">
        <blob>
            <token>LIST</token>
            <entry>
                <type>D_TINYX</type>
                <!-- Flash information -->
                <data type="PROG_BASE">0x8000</data>
                <data type="FLASH_BYTES">32768</data>
                <data type="FLASH_PAGE_BYTES">128</data>
                <!-- EEPROM information -->
                <data type="EEPROM_BASE">0x1400</data>
                <data type="EEPROM_BYTES">256</data>
                <data type="EEPROM_PAGE_BYTES">64</data>
                <!-- User row information -->
                <data type="USER_ROW_BASE">0x1300</data>
                <data type="USER_SIG_BYTES">64</data>
                <!-- Signature row information -->
                <data type="SIGROW_BASE">0x1100</data>
                <data type="DEVICE_ID">0x9522</data>
                <!-- FUSE/LOCK information -->
                <data type="FUSE_BASE">0x1280</data>
                <data type="FUSE_BYTES">0x0A</data>
                <data type="LOCK_BASE">0x128A</data>
                <!-- PROG/DEBUG information -->
                <data type="NVMCTRL_MODULE">0x1000</data>
                <data type="OCD_MODULE">0x0F80</data>
                <!-- UPDI speed limits -->
                <data type="PDICLK_DIV1_VMIN">4500</data> <!-- mV-->
                <data type="PDICLK_DIV2_VMIN">2700</data> <!-- mV-->
                <data type="PDICLK_DIV4_VMIN">2200</data> <!-- mV-->
                <data type="PDICLK_DIV8_VMIN">1500</data> <!-- mV-->
                <data type="PDI_PAD_FMAX">750</data> <!-- kB -->
                <!-- Fuse protection parameters(prevents UPDI being disabled -->
                <data type="SYSCFG_OFFSET">5</data> <!-- SYSCFG0 is at address 0x1285 -->
                <!-- To always enable UPDI: ensure RSTPINCFG bits are b01, ie: SYSCFG0 is bXXXX01XX -->
                <data type="SYSCFG_WRITE_MASK_AND">0xF7</data> <!-- Force bit 3 low -->
                <data type="SYSCFG_WRITE_MASK_OR">0x04</data> <!-- Force bit 2 high -->
                <!-- To disable CRC: ensure CRCSRC bits are b11, ie: SYSCFG0 is b11XXXXXX -->
                <data type="SYSCFG_ERASE_MASK_AND">0xFF</data> <!-- Force no bits low -->
                <data type="SYSCFG_ERASE_MASK_OR">0xC0</data> <!-- Force bits 7:6 high -->
            </entry>
        </blob>
    </register>
</deviceconf>