<?xml version="1.0"?>
<dblpperson name="Zhe Wang 0003" pid="75/3158-3" n="32">
<person key="homepages/75/3158-3" mdate="2018-06-28">
<author pid="75/3158-3">Zhe Wang 0003</author>
<note type="affiliation">Huawei Technologies Co. Ltd.</note>
<note label="former" type="affiliation">Hong Kong University of Science and Technology, Department of Electronic and Computer Engineering, Hong Kong</note>
<url>https://orcid.org/0000-0002-1015-1369</url>
</person>
<homonyms n="20">
<h f="w/Wang:Zhe"><person publtype="disambiguation" key="homepages/75/3158" mdate="2018-06-28">
<author pid="75/3158">Zhe Wang</author>
</person>
</h>
<h f="w/Wang_0001:Zhe"><person key="homepages/75/3158-1" mdate="2020-06-17">
<author pid="75/3158-1">Zhe Wang 0001</author>
<note type="uname">&#29579;&#21894;</note>
<note type="affiliation">Griffith University, School of Information and Communication Technology, Australia</note>
<url>https://experts.griffith.edu.au/9818-zhe-wang</url>
<url>https://orcid.org/0000-0002-1367-7139</url>
<url>https://www.wikidata.org/entity/Q57193289</url>
<url>https://www.researcherid.com/rid/N-3635-2018</url>
<url>https://www.scopus.com/authid/detail.uri?authorId=24385743300</url>
</person>
</h>
<h f="w/Wang_0002:Zhe"><person key="homepages/75/3158-2" mdate="2020-05-12">
<author pid="75/3158-2">Zhe Wang 0002</author>
<note type="affiliation">East China University of Science and Technology, Department of Computer Science and Engineering, Shanghai, China</note>
<note type="affiliation" label="PhD 2008">Nanjing University of Aeronautics and Astronautics, Department of Computer Science and Engineering, China</note>
<url>https://orcid.org/0000-0002-3759-2041</url>
<url>https://www.wikidata.org/entity/Q91079625</url>
</person>
</h>
<h f="w/Wang_0004:Zhe"><person key="homepages/75/3158-4" mdate="2018-06-28">
<author pid="75/3158-4">Zhe Wang 0004</author>
<note label="PhD 2015" type="affiliation">Columbia University, Department of Electrical Engineering, New York, NY, USA</note>
</person>
</h>
<h f="w/Wang_0005:Zhe"><person key="homepages/75/3158-5" mdate="2020-05-20">
<author pid="75/3158-5">Zhe Wang 0005</author>
<note type="affiliation">University of Melbourne, Department of Electrical and Electronic Engineering, VIC, Australia</note>
<note type="affiliation" label="2014 - 2015">Singapore University of Technology and Design, Engineering Systems and Design Pillar, Singapore</note>
<note type="affiliation" label="PhD 2014">University of New South Wales, School of Electrical Engineering and Telecommunications, China</note>
<url>https://orcid.org/0000-0002-9227-5540</url>
<url>https://orcid.org/0000-0001-9727-5569</url>
<url>https://www.scopus.com/authid/detail.uri?authorId=55949815200</url>
</person>
</h>
<h f="w/Wang_0006:Zhe"><person key="homepages/75/3158-6" mdate="2019-01-10">
<author pid="75/3158-6">Zhe Wang 0006</author>
<note type="uname">&#29579;&#21746;</note>
<note type="affiliation">SenseTime Group Limited</note>
<note type="affiliation" label="PhD">Chinese University of Hong Kong, Department of Electronic Engineering, China</note>
<url>http://www.ee.cuhk.edu.hk/~zwang/</url>
<url>https://scholar.google.com/citations?user=546GPMoAAAAJ</url>
<url>https://orcid.org/0000-0002-4376-9739</url>
</person>
</h>
<h f="w/Wang_0007:Zhe"><person key="homepages/75/3158-7" mdate="2018-07-14">
<author pid="75/3158-7">Zhe Wang 0007</author>
<note label="PhD 2005" type="affiliation">Jilin University, College of Computer Science and Technology, Changchun, China</note>
</person>
</h>
<h f="w/Wang_0008:Zhe"><person key="homepages/75/3158-8" mdate="2018-07-14">
<author pid="75/3158-8">Zhe Wang 0008</author>
<note type="affiliation">University of Stuttgart, Institute of Parallel and Distributed Systems, Germany</note>
</person>
</h>
<h f="w/Wang_0009:Zhe"><person key="homepages/75/3158-9" mdate="2018-08-15">
<author pid="75/3158-9">Zhe Wang 0009</author>
<note type="affiliation">University of Reading, UK</note>
</person>
</h>
<h f="w/Wang_0010:Zhe"><person key="homepages/75/3158-10" mdate="2018-09-06">
<author pid="75/3158-10">Zhe Wang 0010</author>
<note type="affiliation">Tsinghua University, Graduate School at Shenzhen, China</note>
<url>https://orcid.org/0000-0002-7248-8389</url>
</person>
</h>
<h f="w/Wang_0011:Zhe"><person key="homepages/75/3158-11" mdate="2018-10-29">
<author pid="75/3158-11">Zhe Wang 0011</author>
<note type="affiliation">University of Chinese Academy of Sciences, Beijing, China</note>
<url>https://orcid.org/0000-0002-4742-6995</url>
</person>
</h>
<h f="w/Wang_0012:Zhe"><person key="homepages/75/3158-12" mdate="2020-05-12">
<author pid="75/3158-12">Zhe Wang 0012</author>
<note type="affiliation">Zhejiang University, State Key Laboratory of Fluid Power and Mechatronic Systems, Hangzhou, China</note>
<url>https://orcid.org/0000-0002-6033-469X</url>
<url>https://www.wikidata.org/entity/Q89201056</url>
</person>
</h>
<h f="w/Wang_0013:Zhe"><person key="homepages/75/3158-13" mdate="2019-01-10">
<author pid="75/3158-13">Zhe Wang 0013</author>
<note type="affiliation">University of California, Irvine, CA, USA</note>
<note type="affiliation" label="2014 - 2016">Chinese University of Hong Kong, Hong Kong</note>
<note type="affiliation" label="2014 - 2016">Chinese Academy of Sciences, Shenzhen Institutes of Advanced Technology, China</note>
<url>https://orcid.org/0000-0002-1385-9012</url>
<url>https://www.scopus.com/authid/detail.uri?authorId=57192441254</url>
</person>
</h>
<h f="w/Wang_0014:Zhe"><person key="homepages/75/3158-14" mdate="2019-09-09">
<author pid="75/3158-14">Zhe Wang 0014</author>
<note type="affiliation">Chinese Academy of Sciences, Institute of Automation, Beijing, China</note>
<url>https://orcid.org/0000-0001-8766-9126</url>
</person>
</h>
<h f="w/Wang_0015:Zhe"><person key="homepages/75/3158-15" mdate="2019-09-09">
<author pid="75/3158-15">Zhe Wang 0015</author>
<note type="affiliation">Shanghai Jiao Tong University, Department of Computer Science and Engineering, China</note>
<url>https://orcid.org/0000-0001-5832-0574</url>
</person>
</h>
<h f="w/Wang_0016:Zhe"><person key="homepages/75/3158-16" mdate="2019-09-09">
<author pid="75/3158-16">Zhe Wang 0016</author>
<note type="affiliation">Michigan State University, Department of Electrical and Computer Engineering, East Lansing, MI, USA</note>
<url>https://orcid.org/0000-0002-6825-1063</url>
</person>
</h>
<h f="w/Wang_0017:Zhe"><person key="homepages/75/3158-17" mdate="2019-09-09">
<author pid="75/3158-17">Zhe Wang 0017</author>
<note type="affiliation">University of Chinese Academy of Sciences, Institute of Computing Technology, Huairou, Beijing, China</note>
<url>https://orcid.org/0000-0003-4719-1804</url>
</person>
</h>
<h f="w/Wang_0018:Zhe"><person key="homepages/75/3158-18" mdate="2019-09-09">
<author pid="75/3158-18">Zhe Wang 0018</author>
<note type="affiliation">Beijing Jiaotong University, State Key Laboratory of Rail Traffic Control and Safety, China</note>
<url>https://orcid.org/0000-0002-7601-6098</url>
</person>
</h>
<h f="w/Wang_0019:Zhe"><person key="homepages/75/3158-19" mdate="2020-08-21">
<author pid="75/3158-19">Zhe Wang 0019</author>
<note type="affiliation">Peking University, Beijing, China</note>
</person>
</h>
<h f="w/Wang_0020:Zhe"><person key="homepages/75/3158-20" mdate="2020-08-21">
<author pid="75/3158-20">Zhe Wang 0020</author>
<note type="affiliation">University of Southern Caifornia, Los Angeles, CA, USA</note>
</person>
</h>
</homonyms>
<r><article key="journals/tcad/TianWXLYM19" mdate="2020-09-24">
<author orcid="0000-0003-3944-8411" pid="135/3040">Zhongyuan Tian</author>
<author pid="75/3158-3">Zhe Wang 0003</author>
<author orcid="0000-0001-9089-7752" pid="20/4396-1">Jiang Xu 0001</author>
<author orcid="0000-0002-3478-9260" pid="50/10038-2">Haoran Li 0002</author>
<author orcid="0000-0003-3675-3365" pid="57/5443-3">Peng Yang 0003</author>
<author pid="153/2043">Rafael Kioji Vivas Maeda</author>
<title>Collaborative Power Management Through Knowledge Sharing Among Multiple Devices.</title>
<pages>1203-1215</pages>
<year>2019</year>
<volume>38</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>7</number>
<ee>https://doi.org/10.1109/TCAD.2018.2837131</ee>
<url>db/journals/tcad/tcad38.html#TianWXLYM19</url>
</article>
</r>
<r><article key="journals/tcad/LiXWMYT18" mdate="2020-09-24">
<author orcid="0000-0002-3478-9260" pid="50/10038-2">Haoran Li 0002</author>
<author pid="20/4396-1">Jiang Xu 0001</author>
<author pid="75/3158-3">Zhe Wang 0003</author>
<author pid="153/2043">Rafael K. V. Maeda</author>
<author pid="57/5443-3">Peng Yang 0003</author>
<author pid="135/3040">Zhongyuan Tian</author>
<title>Workload-Aware Adaptive Power Delivery System Management for Many-Core Processors.</title>
<pages>2076-2086</pages>
<year>2018</year>
<volume>37</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>10</number>
<ee>https://doi.org/10.1109/TCAD.2017.2778080</ee>
<url>db/journals/tcad/tcad37.html#LiXWMYT18</url>
</article>
</r>
<r><article key="journals/tmscs/LiuWYXLII18" mdate="2020-09-02">
<author orcid="0000-0001-9348-4662" pid="24/914">Weichen Liu</author>
<author pid="75/3158-3">Zhe Wang 0003</author>
<author pid="57/5443-3">Peng Yang 0003</author>
<author pid="20/4396-1">Jiang Xu 0001</author>
<author pid="89/6764-18">Bin Li 0018</author>
<author orcid="0000-0001-5383-9561" pid="i/RaviRIyer">Ravi R. Iyer</author>
<author pid="93/399">Ramesh Illikkal</author>
<title>A Systematic and Realistic Network-on-Chip Traffic Modeling and Generation Technique for Emerging Many-Core Systems.</title>
<pages>113-126</pages>
<year>2018</year>
<volume>4</volume>
<journal>IEEE Trans. Multi Scale Comput. Syst.</journal>
<number>2</number>
<ee>https://doi.org/10.1109/TMSCS.2017.2768362</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/TMSCS.2017.2768362</ee>
<url>db/journals/tmscs/tmscs4.html#LiuWYXLII18</url>
</article>
</r>
<r><inproceedings key="conf/aspdac/TianWLYMX18" mdate="2020-09-02">
<author pid="135/3040">Zhongyuan Tian</author>
<author pid="75/3158-3">Zhe Wang 0003</author>
<author pid="50/10038-2">Haoran Li 0002</author>
<author pid="57/5443-3">Peng Yang 0003</author>
<author pid="153/2043">Rafael Kioji Vivas Maeda</author>
<author pid="20/4396-1">Jiang Xu 0001</author>
<title>Multi-device collaborative management through knowledge sharing.</title>
<pages>22-27</pages>
<year>2018</year>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1109/ASPDAC.2018.8297277</ee>
<ee>http://dl.acm.org/citation.cfm?id=3201613</ee>
<crossref>conf/aspdac/2018</crossref>
<url>db/conf/aspdac/aspdac2018.html#TianWLYMX18</url>
</inproceedings>
</r>
<r><article key="journals/tcad/LiWXWMWYDW17" mdate="2020-09-24">
<author orcid="0000-0002-3478-9260" pid="50/10038-2">Haoran Li 0002</author>
<author pid="34/4799-1">Xuan Wang 0001</author>
<author pid="20/4396-1">Jiang Xu 0001</author>
<author pid="75/3158-3">Zhe Wang 0003</author>
<author pid="153/2043">Rafael K. V. Maeda</author>
<author pid="06/9981">Zhehui Wang</author>
<author pid="57/5443-3">Peng Yang 0003</author>
<author orcid="0000-0003-4731-1896" pid="153/0625">Luan H. K. Duong</author>
<author orcid="0000-0002-7069-2140" pid="75/7032">Zhifei Wang</author>
<title>Energy-Efficient Power Delivery System Paradigms for Many-Core Processors.</title>
<pages>449-462</pages>
<year>2017</year>
<volume>36</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>3</number>
<ee>https://doi.org/10.1109/TCAD.2016.2584056</ee>
<url>db/journals/tcad/tcad36.html#LiWXWMWYDW17</url>
</article>
</r>
<r><inproceedings key="conf/aspdac/WangTXMLYWDWC17" mdate="2020-09-02">
<author pid="75/3158-3">Zhe Wang 0003</author>
<author pid="135/3040">Zhongyuan Tian</author>
<author pid="20/4396-1">Jiang Xu 0001</author>
<author pid="153/2043">Rafael K. V. Maeda</author>
<author orcid="0000-0002-3478-9260" pid="50/10038-2">Haoran Li 0002</author>
<author pid="57/5443-3">Peng Yang 0003</author>
<author pid="06/9981">Zhehui Wang</author>
<author orcid="0000-0003-4731-1896" pid="153/0625">Luan H. K. Duong</author>
<author orcid="0000-0002-7069-2140" pid="75/7032">Zhifei Wang</author>
<author orcid="0000-0003-0276-1199" pid="187/0876">Xuanqi Chen</author>
<title>Modular reinforcement learning for self-adaptive energy efficiency optimization in multicore system.</title>
<pages>684-689</pages>
<year>2017</year>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1109/ASPDAC.2017.7858403</ee>
<crossref>conf/aspdac/2017</crossref>
<url>db/conf/aspdac/aspdac2017.html#WangTXMLYWDWC17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/WangPYXCMWDLW17" mdate="2020-10-25">
<author pid="06/9981">Zhehui Wang</author>
<author pid="58/2743">Zhengbin Pang</author>
<author pid="57/5443-3">Peng Yang 0003</author>
<author pid="20/4396-1">Jiang Xu 0001</author>
<author orcid="0000-0003-0276-1199" pid="187/0876">Xuanqi Chen</author>
<author pid="153/2043">Rafael K. V. Maeda</author>
<author pid="75/7032">Zhifei Wang</author>
<author pid="153/0625">Luan H. K. Duong</author>
<author pid="50/10038-2">Haoran Li 0002</author>
<author pid="75/3158-3">Zhe Wang 0003</author>
<title>MOCA: an Inter/Intra-Chip Optical Network for Memory.</title>
<pages>86:1-86:6</pages>
<year>2017</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/3061639.3062286</ee>
<crossref>conf/dac/2017</crossref>
<url>db/conf/dac/dac2017.html#WangPYXCMWDLW17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/LiXWYMT17" mdate="2020-09-02">
<author pid="50/10038-2">Haoran Li 0002</author>
<author pid="20/4396-1">Jiang Xu 0001</author>
<author pid="75/3158-3">Zhe Wang 0003</author>
<author pid="57/5443-3">Peng Yang 0003</author>
<author pid="153/2043">Rafael K. V. Maeda</author>
<author pid="135/3040">Zhongyuan Tian</author>
<title>Adaptive power delivery system management for many-core processors with on/off-chip voltage regulators.</title>
<pages>1265-1268</pages>
<year>2017</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.23919/DATE.2017.7927185</ee>
<ee>http://dl.acm.org/citation.cfm?id=3130677</ee>
<crossref>conf/date/2017</crossref>
<url>db/conf/date/date2017.html#LiXWYMT17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/hpca/MaedaCXWT17" mdate="2018-06-28">
<author pid="153/2043">Rafael K. V. Maeda</author>
<author pid="04/4012">Qiong Cai</author>
<author pid="20/4396-1">Jiang Xu 0001</author>
<author pid="75/3158-3">Zhe Wang 0003</author>
<author pid="135/3040">Zhongyuan Tian</author>
<title>Fast and Accurate Exploration of Multi-level Caches Using Hierarchical Reuse Distance.</title>
<pages>145-156</pages>
<year>2017</year>
<booktitle>HPCA</booktitle>
<ee>https://doi.org/10.1109/HPCA.2017.11</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/HPCA.2017.11</ee>
<crossref>conf/hpca/2017</crossref>
<url>db/conf/hpca/hpca2017.html#MaedaCXWT17</url>
</inproceedings>
</r>
<r><article key="journals/jetc/WangXWLWYDMW16" mdate="2020-09-02">
<author pid="34/4799-1">Xuan Wang 0001</author>
<author pid="20/4396-1">Jiang Xu 0001</author>
<author pid="75/3158-3">Zhe Wang 0003</author>
<author pid="50/10038-2">Haoran Li 0002</author>
<author pid="57/5443-3">Peng Yang 0003</author>
<author pid="153/0625">Luan H. K. Duong</author>
<author pid="153/2043">Rafael K. V. Maeda</author>
<author orcid="0000-0002-7069-2140" pid="75/7032">Zhifei Wang</author>
<title>Alleviate Chip Pin Constraint for Multicore Processor by On/Off-Chip Power Delivery System Codesign.</title>
<pages>19:1-19:24</pages>
<year>2016</year>
<volume>13</volume>
<journal>ACM J. Emerg. Technol. Comput. Syst.</journal>
<number>2</number>
<ee>https://doi.org/10.1145/2914791</ee>
<url>db/journals/jetc/jetc13.html#WangXWLWYDMW16</url>
</article>
</r>
<r><article key="journals/tvlsi/WangXYWWDWML16" mdate="2020-09-02">
<author pid="06/9981">Zhehui Wang</author>
<author pid="20/4396-1">Jiang Xu 0001</author>
<author pid="57/5443-3">Peng Yang 0003</author>
<author pid="34/4799-1">Xuan Wang 0001</author>
<author pid="75/3158-3">Zhe Wang 0003</author>
<author orcid="0000-0003-4731-1896" pid="153/0625">Luan Huu Kinh Duong</author>
<author orcid="0000-0002-7069-2140" pid="75/7032">Zhifei Wang</author>
<author pid="153/2043">Rafael Kioji Vivas Maeda</author>
<author orcid="0000-0002-3478-9260" pid="50/10038-2">Haoran Li 0002</author>
<title>Improve Chip Pin Performance Using Optical Interconnects.</title>
<pages>1574-1587</pages>
<year>2016</year>
<volume>24</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>4</number>
<ee>https://doi.org/10.1109/TVLSI.2015.2445825</ee>
<url>db/journals/tvlsi/tvlsi24.html#WangXYWWDWML16</url>
</article>
</r>
<r><article key="journals/tvlsi/WangXYDWWWLM16" mdate="2020-09-02">
<author pid="06/9981">Zhehui Wang</author>
<author pid="20/4396-1">Jiang Xu 0001</author>
<author pid="57/5443-3">Peng Yang 0003</author>
<author pid="153/0625">Luan Huu Kinh Duong</author>
<author pid="75/7032">Zhifei Wang</author>
<author pid="34/4799-1">Xuan Wang 0001</author>
<author pid="75/3158-3">Zhe Wang 0003</author>
<author pid="50/10038-2">Haoran Li 0002</author>
<author pid="153/2043">Rafael Kioji Vivas Maeda</author>
<title>A Holistic Modeling and Analysis of Optical-Electrical Interfaces for Inter/Intra-chip Interconnects.</title>
<pages>2462-2474</pages>
<year>2016</year>
<volume>24</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>7</number>
<ee>https://doi.org/10.1109/TVLSI.2015.2511065</ee>
<url>db/journals/tvlsi/tvlsi24.html#WangXYDWWWLM16</url>
</article>
</r>
<r><article key="journals/tvlsi/DuongWNXYWWMLWB16" mdate="2020-09-02">
<author orcid="0000-0003-4731-1896" pid="153/0625">Luan H. K. Duong</author>
<author pid="06/9981">Zhehui Wang</author>
<author pid="07/8314">Mahdi Nikdast</author>
<author pid="20/4396-1">Jiang Xu 0001</author>
<author pid="57/5443-3">Peng Yang 0003</author>
<author orcid="0000-0002-7069-2140" pid="75/7032">Zhifei Wang</author>
<author pid="75/3158-3">Zhe Wang 0003</author>
<author pid="153/2043">Rafael K. V. Maeda</author>
<author orcid="0000-0002-3478-9260" pid="50/10038-2">Haoran Li 0002</author>
<author pid="34/4799-1">Xuan Wang 0001</author>
<author pid="44/1238">S&#233;bastien Le Beux</author>
<author orcid="0000-0001-7721-5796" pid="05/1177">Yvain Thonnart</author>
<title>Coherent and Incoherent Crosstalk Noise Analyses in Interchip/Intrachip Optical Interconnection Networks.</title>
<pages>2475-2487</pages>
<year>2016</year>
<volume>24</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>7</number>
<ee>https://doi.org/10.1109/TVLSI.2015.2511039</ee>
<url>db/journals/tvlsi/tvlsi24.html#DuongWNXYWWMLWB16</url>
</article>
</r>
<r><article key="journals/tvlsi/WangWXLMWYDW16" mdate="2020-09-02">
<author pid="75/3158-3">Zhe Wang 0003</author>
<author pid="34/4799-1">Xuan Wang 0001</author>
<author pid="20/4396-1">Jiang Xu 0001</author>
<author pid="50/10038-2">Haoran Li 0002</author>
<author pid="153/2043">Rafael K. V. Maeda</author>
<author pid="06/9981">Zhehui Wang</author>
<author pid="57/5443-3">Peng Yang 0003</author>
<author orcid="0000-0003-4731-1896" pid="153/0625">Luan H. K. Duong</author>
<author orcid="0000-0002-7069-2140" pid="75/7032">Zhifei Wang</author>
<title>An Adaptive Process-Variation-Aware Technique for Power-Gating-Induced Power/Ground Noise Mitigation in MPSoC.</title>
<pages>3373-3386</pages>
<year>2016</year>
<volume>24</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>12</number>
<ee>https://doi.org/10.1109/TVLSI.2016.2552238</ee>
<url>db/journals/tvlsi/tvlsi24.html#WangWXLMWYDW16</url>
</article>
</r>
<r><inproceedings key="conf/hipeac/MaedaYWW0WLDW16" mdate="2020-09-02">
<author pid="153/2043">Rafael K. V. Maeda</author>
<author pid="57/5443-3">Peng Yang 0003</author>
<author pid="21/1340">Xiaowen Wu</author>
<author pid="75/3158-3">Zhe Wang 0003</author>
<author pid="20/4396-1">Jiang Xu 0001</author>
<author pid="06/9981">Zhehui Wang</author>
<author orcid="0000-0002-3478-9260" pid="50/10038-2">Haoran Li 0002</author>
<author orcid="0000-0003-4731-1896" pid="153/0625">Luan H. K. Duong</author>
<author orcid="0000-0002-7069-2140" pid="75/7032">Zhifei Wang</author>
<title>JADE: a Heterogeneous Multiprocessor System Simulation Platform Using Recorded and Statistical Application Models.</title>
<pages>8:1-8:6</pages>
<year>2016</year>
<booktitle>AISTECS@HiPEAC</booktitle>
<ee>https://doi.org/10.1145/2857058.2857066</ee>
<crossref>conf/hipeac/2016aistecs</crossref>
<url>db/conf/hipeac/aistecs2016.html#MaedaYWW0WLDW16</url>
</inproceedings>
</r>
<r><article key="journals/tcad/WangXWCWWYD15" mdate="2020-09-24">
<author pid="34/4799-1">Xuan Wang 0001</author>
<author orcid="0000-0001-9089-7752" pid="20/4396-1">Jiang Xu 0001</author>
<author pid="75/3158-3">Zhe Wang 0003</author>
<author pid="80/1520">Kevin J. Chen</author>
<author pid="21/1340">Xiaowen Wu</author>
<author pid="06/9981">Zhehui Wang</author>
<author pid="57/5443-3">Peng Yang 0003</author>
<author orcid="0000-0003-4731-1896" pid="153/0625">Luan H. K. Duong</author>
<title>An Analytical Study of Power Delivery Systems for Many-Core Processors Using On-Chip and Off-Chip Voltage Regulators.</title>
<pages>1401-1414</pages>
<year>2015</year>
<volume>34</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>9</number>
<ee>https://doi.org/10.1109/TCAD.2015.2413400</ee>
<url>db/journals/tcad/tcad34.html#WangXWCWWYD15</url>
</article>
</r>
<r><article key="journals/tvlsi/NikdastXDWWWW15" mdate="2020-03-11">
<author pid="07/8314">Mahdi Nikdast</author>
<author pid="20/4396-1">Jiang Xu 0001</author>
<author pid="153/0625">Luan H. K. Duong</author>
<author pid="21/1340">Xiaowen Wu</author>
<author pid="06/9981">Zhehui Wang</author>
<author pid="34/4799-1">Xuan Wang 0001</author>
<author pid="75/3158-3">Zhe Wang 0003</author>
<title>Fat-Tree-Based Optical Interconnection Networks Under Crosstalk Noise Constraint.</title>
<pages>156-169</pages>
<year>2015</year>
<volume>23</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>1</number>
<ee>https://doi.org/10.1109/TVLSI.2014.2300534</ee>
<url>db/journals/tvlsi/tvlsi23.html#NikdastXDWWWW15</url>
</article>
</r>
<r><article key="journals/tvlsi/WangXZWYWNW15" mdate="2020-03-11">
<author pid="34/4799-1">Xuan Wang 0001</author>
<author orcid="0000-0001-9089-7752" pid="20/4396-1">Jiang Xu 0001</author>
<author orcid="0000-0002-7622-6714" pid="10/4661-12">Wei Zhang 0012</author>
<author pid="21/1340">Xiaowen Wu</author>
<author pid="55/7960">Yaoyao Ye</author>
<author pid="06/9981">Zhehui Wang</author>
<author pid="07/8314">Mahdi Nikdast</author>
<author pid="75/3158-3">Zhe Wang 0003</author>
<title>Actively Alleviate Power Gating-Induced Power/Ground Noise Using Parasitic Capacitance of On-Chip Memories in MPSoC.</title>
<pages>266-279</pages>
<year>2015</year>
<volume>23</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>2</number>
<ee>https://doi.org/10.1109/TVLSI.2014.2306959</ee>
<url>db/journals/tvlsi/tvlsi23.html#WangXZWYWNW15</url>
</article>
</r>
<r><article key="journals/tvlsi/WuXYWNWW15" mdate="2020-03-11">
<author pid="21/1340">Xiaowen Wu</author>
<author pid="20/4396-1">Jiang Xu 0001</author>
<author pid="55/7960">Yaoyao Ye</author>
<author pid="34/4799-1">Xuan Wang 0001</author>
<author pid="07/8314">Mahdi Nikdast</author>
<author pid="06/9981">Zhehui Wang</author>
<author pid="75/3158-3">Zhe Wang 0003</author>
<title>An Inter/Intra-Chip Optical Network for Manycore Processors.</title>
<pages>678-691</pages>
<year>2015</year>
<volume>23</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>4</number>
<ee>https://doi.org/10.1109/TVLSI.2014.2319089</ee>
<url>db/journals/tvlsi/tvlsi23.html#WuXYWNWW15</url>
</article>
</r>
<r><article key="journals/tvlsi/NikdastXDWWWWYY15" mdate="2020-03-11">
<author pid="07/8314">Mahdi Nikdast</author>
<author pid="20/4396-1">Jiang Xu 0001</author>
<author orcid="0000-0003-4731-1896" pid="153/0625">Luan Huu Kinh Duong</author>
<author pid="21/1340">Xiaowen Wu</author>
<author pid="34/4799-1">Xuan Wang 0001</author>
<author pid="06/9981">Zhehui Wang</author>
<author pid="75/3158-3">Zhe Wang 0003</author>
<author pid="57/5443-3">Peng Yang 0003</author>
<author pid="55/7960">Yaoyao Ye</author>
<author pid="67/1667">Qinfen Hao</author>
<title>Crosstalk Noise in WDM-Based Optical Networks-on-Chip: A Formal Study and Comparison.</title>
<pages>2552-2565</pages>
<year>2015</year>
<volume>23</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>11</number>
<ee>https://doi.org/10.1109/TVLSI.2014.2370892</ee>
<url>db/journals/tvlsi/tvlsi23.html#NikdastXDWWWWYY15</url>
</article>
</r>
<r><inproceedings key="conf/aspdac/WangXYWWDWLMWYH15" mdate="2020-09-02">
<author pid="06/9981">Zhehui Wang</author>
<author pid="20/4396-1">Jiang Xu 0001</author>
<author pid="57/5443-3">Peng Yang 0003</author>
<author pid="34/4799-1">Xuan Wang 0001</author>
<author pid="75/3158-3">Zhe Wang 0003</author>
<author orcid="0000-0003-4731-1896" pid="153/0625">Luan H. K. Duong</author>
<author orcid="0000-0002-7069-2140" pid="75/7032">Zhifei Wang</author>
<author pid="50/10038-2">Haoran Li 0002</author>
<author pid="153/2043">Rafael Kioji Vivas Maeda</author>
<author pid="21/1340">Xiaowen Wu</author>
<author pid="55/7960">Yaoyao Ye</author>
<author pid="67/1667">Qinfen Hao</author>
<title>Alleviate chip I/O pin constraints for multicore processors through optical interconnects.</title>
<pages>791-796</pages>
<year>2015</year>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1109/ASPDAC.2015.7059107</ee>
<crossref>conf/aspdac/2015</crossref>
<url>db/conf/aspdac/aspdac2015.html#WangXYWWDWLMWYH15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/WangWXWWYDLMW15" mdate="2020-09-02">
<author pid="75/3158-3">Zhe Wang 0003</author>
<author pid="34/4799-1">Xuan Wang 0001</author>
<author pid="20/4396-1">Jiang Xu 0001</author>
<author pid="21/1340">Xiaowen Wu</author>
<author pid="06/9981">Zhehui Wang</author>
<author pid="57/5443-3">Peng Yang 0003</author>
<author pid="153/0625">Luan H. K. Duong</author>
<author pid="50/10038-2">Haoran Li 0002</author>
<author pid="153/2043">Rafael Kioji Vivas Maeda</author>
<author pid="75/7032">Zhifei Wang</author>
<title>Adaptively tolerate power-gating-induced power/ground noise under process variations.</title>
<pages>483-488</pages>
<year>2015</year>
<booktitle>DATE</booktitle>
<ee>http://dl.acm.org/citation.cfm?id=2755863</ee>
<ee>http://ieeexplore.ieee.org/document/7092437/</ee>
<crossref>conf/date/2015</crossref>
<url>db/conf/date/date2015.html#WangWXWWYDLMW15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/mcsoc/TangLXYWX15" mdate="2018-06-28">
<author pid="47/1503">Chuan Tang</author>
<author pid="03/1467">Dan Liu</author>
<author pid="06/3113">Zuocheng Xing</author>
<author pid="57/5443-3">Peng Yang 0003</author>
<author pid="75/3158-3">Zhe Wang 0003</author>
<author pid="20/4396-1">Jiang Xu 0001</author>
<title>Memory Access Analysis of Many-core System with Abundant Bandwidth.</title>
<pages>187-194</pages>
<year>2015</year>
<booktitle>MCSoC</booktitle>
<ee>https://doi.org/10.1109/MCSoC.2015.14</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/MCSoC.2015.14</ee>
<crossref>conf/mcsoc/2015</crossref>
<url>db/conf/mcsoc/mcsoc2015.html#TangLXYWX15</url>
</inproceedings>
</r>
<r><article key="journals/tc/WangXWYZNWW14" mdate="2018-06-28">
<author pid="06/9981">Zhehui Wang</author>
<author orcid="0000-0001-9089-7752" pid="20/4396-1">Jiang Xu 0001</author>
<author pid="21/1340">Xiaowen Wu</author>
<author pid="55/7960">Yaoyao Ye</author>
<author orcid="0000-0002-7622-6714" pid="10/4661-12">Wei Zhang 0012</author>
<author pid="07/8314">Mahdi Nikdast</author>
<author pid="34/4799-1">Xuan Wang 0001</author>
<author pid="75/3158-3">Zhe Wang 0003</author>
<title>Floorplan Optimization of Fat-Tree-Based Networks-on-Chip for Chip Multiprocessors.</title>
<pages>1446-1459</pages>
<year>2014</year>
<volume>63</volume>
<journal>IEEE Trans. Computers</journal>
<number>6</number>
<ee>https://doi.org/10.1109/TC.2012.295</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/TC.2012.295</ee>
<url>db/journals/tc/tc63.html#WangXWYZNWW14</url>
</article>
</r>
<r><article key="journals/tcad/NikdastXWZYWWW14" mdate="2020-09-24">
<author pid="07/8314">Mahdi Nikdast</author>
<author orcid="0000-0001-9089-7752" pid="20/4396-1">Jiang Xu 0001</author>
<author pid="21/1340">Xiaowen Wu</author>
<author orcid="0000-0002-7622-6714" pid="10/4661-12">Wei Zhang 0012</author>
<author pid="55/7960">Yaoyao Ye</author>
<author pid="34/4799-1">Xuan Wang 0001</author>
<author pid="06/9981">Zhehui Wang</author>
<author pid="75/3158-3">Zhe Wang 0003</author>
<title>Systematic Analysis of Crosstalk Noise in Folded-Torus-Based Optical Networks-on-Chip.</title>
<pages>437-450</pages>
<year>2014</year>
<volume>33</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>3</number>
<ee>https://doi.org/10.1109/TCAD.2013.2288676</ee>
<url>db/journals/tcad/tcad33.html#NikdastXWZYWWW14</url>
</article>
</r>
<r><article key="journals/tcad/YeWYXWWNWD14" mdate="2020-09-24">
<author pid="55/7960">Yaoyao Ye</author>
<author pid="06/9981">Zhehui Wang</author>
<author orcid="0000-0003-3675-3365" pid="57/5443-3">Peng Yang 0003</author>
<author orcid="0000-0001-9089-7752" pid="20/4396-1">Jiang Xu 0001</author>
<author pid="21/1340">Xiaowen Wu</author>
<author pid="34/4799-1">Xuan Wang 0001</author>
<author pid="07/8314">Mahdi Nikdast</author>
<author pid="75/3158-3">Zhe Wang 0003</author>
<author pid="153/0625">Luan H. K. Duong</author>
<title>System-Level Modeling and Analysis of Thermal Effects in WDM-Based Optical Networks-on-Chip.</title>
<pages>1718-1731</pages>
<year>2014</year>
<volume>33</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>11</number>
<ee>https://doi.org/10.1109/TCAD.2014.2351584</ee>
<url>db/journals/tcad/tcad33.html#YeWYXWWNWD14</url>
</article>
</r>
<r><inproceedings key="conf/apccas/WangLXWWLII14" mdate="2020-03-27">
<author pid="75/3158-3">Zhe Wang 0003</author>
<author orcid="0000-0001-9348-4662" pid="24/914">Weichen Liu</author>
<author orcid="0000-0001-9089-7752" pid="20/4396-1">Jiang Xu 0001</author>
<author pid="21/1340">Xiaowen Wu</author>
<author pid="06/9981">Zhehui Wang</author>
<author pid="89/6764-18">Bin Li 0018</author>
<author pid="i/RaviRIyer">Ravi R. Iyer</author>
<author pid="93/399">Ramesh Illikkal</author>
<title>A systematic network-on-chip traffic modeling and generation methodology.</title>
<pages>675-678</pages>
<year>2014</year>
<booktitle>APCCAS</booktitle>
<ee>https://doi.org/10.1109/APCCAS.2014.7032871</ee>
<crossref>conf/apccas/2014</crossref>
<url>db/conf/apccas/apccas2014.html#WangLXWWLII14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/WangXWCWW14" mdate="2018-06-28">
<author pid="34/4799-1">Xuan Wang 0001</author>
<author pid="20/4396-1">Jiang Xu 0001</author>
<author pid="75/3158-3">Zhe Wang 0003</author>
<author pid="80/1520">Kevin J. Chen</author>
<author pid="21/1340">Xiaowen Wu</author>
<author pid="06/9981">Zhehui Wang</author>
<title>Characterizing power delivery systems with on/off-chip voltage regulators for many-core processors.</title>
<pages>1-4</pages>
<year>2014</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.7873/DATE.2014.060</ee>
<ee>http://dl.acm.org/citation.cfm?id=2616664</ee>
<crossref>conf/date/2014</crossref>
<url>db/conf/date/date2014.html#WangXWCWW14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isvlsi/WangLXLIIWMY14" mdate="2020-03-27">
<author pid="75/3158-3">Zhe Wang 0003</author>
<author orcid="0000-0001-9348-4662" pid="24/914">Weichen Liu</author>
<author orcid="0000-0001-9089-7752" pid="20/4396-1">Jiang Xu 0001</author>
<author pid="89/6764-18">Bin Li 0018</author>
<author pid="i/RaviRIyer">Ravi R. Iyer</author>
<author pid="93/399">Ramesh Illikkal</author>
<author pid="21/1340">Xiaowen Wu</author>
<author pid="81/4404">Wai Ho Mow</author>
<author orcid="0000-0003-1001-8880" pid="28/5915">Wenjing Ye</author>
<title>A Case Study on the Communication and Computation Behaviors of Real Applications in NoC-Based MPSoCs.</title>
<pages>480-485</pages>
<year>2014</year>
<booktitle>ISVLSI</booktitle>
<ee>https://doi.org/10.1109/ISVLSI.2014.36</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.36</ee>
<crossref>conf/isvlsi/2014</crossref>
<url>db/conf/isvlsi/isvlsi2014.html#WangLXLIIWMY14</url>
</inproceedings>
</r>
<r><article key="journals/tcad/YeXHWZWNWLW13" mdate="2020-09-24">
<author pid="55/7960">Yaoyao Ye</author>
<author orcid="0000-0001-9089-7752" pid="20/4396-1">Jiang Xu 0001</author>
<author pid="128/0744">Baihan Huang</author>
<author pid="21/1340">Xiaowen Wu</author>
<author orcid="0000-0002-7622-6714" pid="10/4661-12">Wei Zhang 0012</author>
<author pid="34/4799-1">Xuan Wang 0001</author>
<author pid="07/8314">Mahdi Nikdast</author>
<author pid="06/9981">Zhehui Wang</author>
<author orcid="0000-0001-9348-4662" pid="24/914">Weichen Liu</author>
<author pid="75/3158-3">Zhe Wang 0003</author>
<title>3-D Mesh-Based Optical Network-on-Chip for Multiprocessor System-on-Chip.</title>
<pages>584-596</pages>
<year>2013</year>
<volume>32</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>4</number>
<ee>https://doi.org/10.1109/TCAD.2012.2228739</ee>
<url>db/journals/tcad/tcad32.html#YeXHWZWNWLW13</url>
</article>
</r>
<r><inproceedings key="conf/date/WangXZWYWNW13" mdate="2018-06-28">
<author pid="34/4799-1">Xuan Wang 0001</author>
<author orcid="0000-0001-9089-7752" pid="20/4396-1">Jiang Xu 0001</author>
<author orcid="0000-0002-7622-6714" pid="10/4661-12">Wei Zhang 0012</author>
<author pid="21/1340">Xiaowen Wu</author>
<author pid="55/7960">Yaoyao Ye</author>
<author pid="06/9981">Zhehui Wang</author>
<author pid="07/8314">Mahdi Nikdast</author>
<author pid="75/3158-3">Zhe Wang 0003</author>
<title>Active power-gating-induced power/ground noise alleviation using parasitic capacitance of on-chip memories.</title>
<pages>1221-1224</pages>
<year>2013</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.7873/DATE.2013.253</ee>
<ee>http://dl.acm.org/citation.cfm?id=2485581</ee>
<crossref>conf/date/2013</crossref>
<url>db/conf/date/date2013.html#WangXZWYWNW13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/YeWXNWWW13" mdate="2018-06-28">
<author pid="55/7960">Yaoyao Ye</author>
<author pid="21/1340">Xiaowen Wu</author>
<author orcid="0000-0001-9089-7752" pid="20/4396-1">Jiang Xu 0001</author>
<author pid="07/8314">Mahdi Nikdast</author>
<author pid="06/9981">Zhehui Wang</author>
<author pid="34/4799-1">Xuan Wang 0001</author>
<author pid="75/3158-3">Zhe Wang 0003</author>
<title>System-level analysis of mesh-based hybrid optical-electronic network-on-chip.</title>
<pages>321-324</pages>
<year>2013</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2013.6571846</ee>
<crossref>conf/iscas/2013</crossref>
<url>db/conf/iscas/iscas2013.html#YeWXNWWW13</url>
</inproceedings>
</r>
<coauthors n="30" nc="1">
<co c="0"><na f="b/Beux:S=eacute=bastien_Le" pid="44/1238">S&#233;bastien Le Beux</na></co>
<co c="0"><na f="c/Cai:Qiong" pid="04/4012">Qiong Cai</na></co>
<co c="0"><na f="c/Chen:Kevin_J=" pid="80/1520">Kevin J. Chen</na></co>
<co c="0"><na f="c/Chen:Xuanqi" pid="187/0876">Xuanqi Chen</na></co>
<co c="0" n="2"><na f="d/Duong:Luan_H=_K=" pid="153/0625">Luan H. K. Duong</na><na>Luan Huu Kinh Duong</na></co>
<co c="0"><na f="h/Hao:Qinfen" pid="67/1667">Qinfen Hao</na></co>
<co c="0"><na f="h/Huang:Baihan" pid="128/0744">Baihan Huang</na></co>
<co c="0"><na f="i/Illikkal:Ramesh" pid="93/399">Ramesh Illikkal</na></co>
<co c="0"><na f="i/Iyer:Ravi_R=" pid="i/RaviRIyer">Ravi R. Iyer</na></co>
<co c="0"><na f="l/Li_0018:Bin" pid="89/6764-18">Bin Li 0018</na></co>
<co c="0"><na f="l/Li_0002:Haoran" pid="50/10038-2">Haoran Li 0002</na></co>
<co c="0"><na f="l/Liu:Dan" pid="03/1467">Dan Liu</na></co>
<co c="0"><na f="l/Liu:Weichen" pid="24/914">Weichen Liu</na></co>
<co c="0" n="2"><na f="m/Maeda:Rafael_Kioji_Vivas" pid="153/2043">Rafael Kioji Vivas Maeda</na><na>Rafael K. V. Maeda</na></co>
<co c="0"><na f="m/Mow:Wai_Ho" pid="81/4404">Wai Ho Mow</na></co>
<co c="0"><na f="n/Nikdast:Mahdi" pid="07/8314">Mahdi Nikdast</na></co>
<co c="0"><na f="p/Pang:Zhengbin" pid="58/2743">Zhengbin Pang</na></co>
<co c="0"><na f="t/Tang:Chuan" pid="47/1503">Chuan Tang</na></co>
<co c="0"><na f="t/Thonnart:Yvain" pid="05/1177">Yvain Thonnart</na></co>
<co c="0"><na f="t/Tian:Zhongyuan" pid="135/3040">Zhongyuan Tian</na></co>
<co c="0"><na f="w/Wang_0001:Xuan" pid="34/4799-1">Xuan Wang 0001</na></co>
<co c="0"><na f="w/Wang:Zhehui" pid="06/9981">Zhehui Wang</na></co>
<co c="0"><na f="w/Wang:Zhifei" pid="75/7032">Zhifei Wang</na></co>
<co c="0"><na f="w/Wu:Xiaowen" pid="21/1340">Xiaowen Wu</na></co>
<co c="0"><na f="x/Xing:Zuocheng" pid="06/3113">Zuocheng Xing</na></co>
<co c="0"><na f="x/Xu_0001:Jiang" pid="20/4396-1">Jiang Xu 0001</na></co>
<co c="0"><na f="y/Yang_0003:Peng" pid="57/5443-3">Peng Yang 0003</na></co>
<co c="0"><na f="y/Ye:Wenjing" pid="28/5915">Wenjing Ye</na></co>
<co c="0"><na f="y/Ye:Yaoyao" pid="55/7960">Yaoyao Ye</na></co>
<co c="0"><na f="z/Zhang_0012:Wei" pid="10/4661-12">Wei Zhang 0012</na></co>
</coauthors>
</dblpperson>

