{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 17 09:47:49 2023 " "Info: Processing started: Sun Dec 17 09:47:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Gcpu -c Gcpu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Gcpu -c Gcpu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "au:inst5\|gf " "Warning: Node \"au:inst5\|gf\" is a latch" {  } { { "au.v" "" { Text "C:/Users/a/Desktop/Gcpu/au.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 376 760 928 392 "CLK" "" } { 384 928 992 396 "CLK" "" } { 376 1328 1408 392 "CLK" "" } { 352 328 384 368 "CLK" "" } { 592 680 736 608 "CLK" "" } { 592 1336 1376 608 "CLK" "" } { 456 1456 1536 472 "CLK" "" } } } } { "d:/install/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/install/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK memory lpm_ram_io:inst11\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_we_reg register reg_group:inst1\|R1\[7\] 54.98 MHz 18.19 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 54.98 MHz between source memory \"lpm_ram_io:inst11\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_we_reg\" and destination register \"reg_group:inst1\|R1\[7\]\" (period= 18.19 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.770 ns + Longest memory register " "Info: + Longest memory to register delay is 8.770 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_io:inst11\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X23_Y7 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X23_Y7; Fanout = 8; MEM Node = 'lpm_ram_io:inst11\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_4h91.tdf" "" { Text "C:/Users/a/Desktop/Gcpu/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns lpm_ram_io:inst11\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|q_a\[7\] 2 MEM M4K_X23_Y7 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X23_Y7; Fanout = 1; MEM Node = 'lpm_ram_io:inst11\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|q_a\[7\]'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|q_a[7] } "NODE_NAME" } } { "db/altsyncram_4h91.tdf" "" { Text "C:/Users/a/Desktop/Gcpu/db/altsyncram_4h91.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.370 ns) 4.785 ns inst12\[7\]~10 3 COMB LCCOMB_X22_Y7_N24 2 " "Info: 3: + IC(0.654 ns) + CELL(0.370 ns) = 4.785 ns; Loc. = LCCOMB_X22_Y7_N24; Fanout = 2; COMB Node = 'inst12\[7\]~10'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|q_a[7] inst12[7]~10 } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 696 328 376 728 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.206 ns) 5.662 ns inst12\[7\]~27 4 COMB LCCOMB_X21_Y7_N20 3 " "Info: 4: + IC(0.671 ns) + CELL(0.206 ns) = 5.662 ns; Loc. = LCCOMB_X21_Y7_N20; Fanout = 3; COMB Node = 'inst12\[7\]~27'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.877 ns" { inst12[7]~10 inst12[7]~27 } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 696 328 376 728 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.385 ns) + CELL(0.206 ns) 7.253 ns mux2_1:inst7\|y\[7\]~8 5 COMB LCCOMB_X15_Y7_N4 4 " "Info: 5: + IC(1.385 ns) + CELL(0.206 ns) = 7.253 ns; Loc. = LCCOMB_X15_Y7_N4; Fanout = 4; COMB Node = 'mux2_1:inst7\|y\[7\]~8'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { inst12[7]~27 mux2_1:inst7|y[7]~8 } "NODE_NAME" } } { "mux2_1.v" "" { Text "C:/Users/a/Desktop/Gcpu/mux2_1.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.057 ns) + CELL(0.460 ns) 8.770 ns reg_group:inst1\|R1\[7\] 6 REG LCFF_X18_Y7_N9 1 " "Info: 6: + IC(1.057 ns) + CELL(0.460 ns) = 8.770 ns; Loc. = LCFF_X18_Y7_N9; Fanout = 1; REG Node = 'reg_group:inst1\|R1\[7\]'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { mux2_1:inst7|y[7]~8 reg_group:inst1|R1[7] } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/a/Desktop/Gcpu/reg_group.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.003 ns ( 57.05 % ) " "Info: Total cell delay = 5.003 ns ( 57.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.767 ns ( 42.95 % ) " "Info: Total interconnect delay = 3.767 ns ( 42.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "8.770 ns" { lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|q_a[7] inst12[7]~10 inst12[7]~27 mux2_1:inst7|y[7]~8 reg_group:inst1|R1[7] } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "8.770 ns" { lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|q_a[7] {} inst12[7]~10 {} inst12[7]~27 {} mux2_1:inst7|y[7]~8 {} reg_group:inst1|R1[7] {} } { 0.000ns 0.000ns 0.654ns 0.671ns 1.385ns 1.057ns } { 0.000ns 3.761ns 0.370ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.105 ns - Smallest " "Info: - Smallest clock skew is -0.105 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.729 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.729 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 376 760 928 392 "CLK" "" } { 384 928 992 396 "CLK" "" } { 376 1328 1408 392 "CLK" "" } { 352 328 384 368 "CLK" "" } { 592 680 736 608 "CLK" "" } { 592 1336 1376 608 "CLK" "" } { 456 1456 1536 472 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 73 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 73; COMB Node = 'CLK~clkctrl'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 376 760 928 392 "CLK" "" } { 384 928 992 396 "CLK" "" } { 376 1328 1408 392 "CLK" "" } { 352 328 384 368 "CLK" "" } { 592 680 736 608 "CLK" "" } { 592 1336 1376 608 "CLK" "" } { 456 1456 1536 472 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.666 ns) 2.729 ns reg_group:inst1\|R1\[7\] 3 REG LCFF_X18_Y7_N9 1 " "Info: 3: + IC(0.820 ns) + CELL(0.666 ns) = 2.729 ns; Loc. = LCFF_X18_Y7_N9; Fanout = 1; REG Node = 'reg_group:inst1\|R1\[7\]'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { CLK~clkctrl reg_group:inst1|R1[7] } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/a/Desktop/Gcpu/reg_group.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.71 % ) " "Info: Total cell delay = 1.766 ns ( 64.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.963 ns ( 35.29 % ) " "Info: Total interconnect delay = 0.963 ns ( 35.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { CLK CLK~clkctrl reg_group:inst1|R1[7] } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "2.729 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg_group:inst1|R1[7] {} } { 0.000ns 0.000ns 0.143ns 0.820ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.834 ns - Longest memory " "Info: - Longest clock path from clock \"CLK\" to source memory is 2.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 376 760 928 392 "CLK" "" } { 384 928 992 396 "CLK" "" } { 376 1328 1408 392 "CLK" "" } { 352 328 384 368 "CLK" "" } { 592 680 736 608 "CLK" "" } { 592 1336 1376 608 "CLK" "" } { 456 1456 1536 472 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 73 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 73; COMB Node = 'CLK~clkctrl'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 376 760 928 392 "CLK" "" } { 384 928 992 396 "CLK" "" } { 376 1328 1408 392 "CLK" "" } { 352 328 384 368 "CLK" "" } { 592 680 736 608 "CLK" "" } { 592 1336 1376 608 "CLK" "" } { 456 1456 1536 472 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.835 ns) 2.834 ns lpm_ram_io:inst11\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X23_Y7 8 " "Info: 3: + IC(0.756 ns) + CELL(0.835 ns) = 2.834 ns; Loc. = M4K_X23_Y7; Fanout = 8; MEM Node = 'lpm_ram_io:inst11\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { CLK~clkctrl lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_4h91.tdf" "" { Text "C:/Users/a/Desktop/Gcpu/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.935 ns ( 68.28 % ) " "Info: Total cell delay = 1.935 ns ( 68.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.899 ns ( 31.72 % ) " "Info: Total interconnect delay = 0.899 ns ( 31.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { CLK CLK~clkctrl lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "2.834 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.143ns 0.756ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { CLK CLK~clkctrl reg_group:inst1|R1[7] } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "2.729 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg_group:inst1|R1[7] {} } { 0.000ns 0.000ns 0.143ns 0.820ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { CLK CLK~clkctrl lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "2.834 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.143ns 0.756ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_4h91.tdf" "" { Text "C:/Users/a/Desktop/Gcpu/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "reg_group.v" "" { Text "C:/Users/a/Desktop/Gcpu/reg_group.v" 28 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_4h91.tdf" "" { Text "C:/Users/a/Desktop/Gcpu/db/altsyncram_4h91.tdf" 36 2 0 } } { "reg_group.v" "" { Text "C:/Users/a/Desktop/Gcpu/reg_group.v" 28 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "8.770 ns" { lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|q_a[7] inst12[7]~10 inst12[7]~27 mux2_1:inst7|y[7]~8 reg_group:inst1|R1[7] } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "8.770 ns" { lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|q_a[7] {} inst12[7]~10 {} inst12[7]~27 {} mux2_1:inst7|y[7]~8 {} reg_group:inst1|R1[7] {} } { 0.000ns 0.000ns 0.654ns 0.671ns 1.385ns 1.057ns } { 0.000ns 3.761ns 0.370ns 0.206ns 0.206ns 0.460ns } "" } } { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { CLK CLK~clkctrl reg_group:inst1|R1[7] } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "2.729 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg_group:inst1|R1[7] {} } { 0.000ns 0.000ns 0.143ns 0.820ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { CLK CLK~clkctrl lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "2.834 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.143ns 0.756ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "reg_group:inst1\|R1\[7\] input\[7\] CLK 9.078 ns register " "Info: tsu for register \"reg_group:inst1\|R1\[7\]\" (data pin = \"input\[7\]\", clock pin = \"CLK\") is 9.078 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.847 ns + Longest pin register " "Info: + Longest pin to register delay is 11.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns input\[7\] 1 PIN PIN_92 1 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_92; Fanout = 1; PIN Node = 'input\[7\]'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[7] } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 704 120 288 720 "input\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.266 ns) + CELL(0.651 ns) 7.862 ns inst12\[7\]~10 2 COMB LCCOMB_X22_Y7_N24 2 " "Info: 2: + IC(6.266 ns) + CELL(0.651 ns) = 7.862 ns; Loc. = LCCOMB_X22_Y7_N24; Fanout = 2; COMB Node = 'inst12\[7\]~10'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "6.917 ns" { input[7] inst12[7]~10 } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 696 328 376 728 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.206 ns) 8.739 ns inst12\[7\]~27 3 COMB LCCOMB_X21_Y7_N20 3 " "Info: 3: + IC(0.671 ns) + CELL(0.206 ns) = 8.739 ns; Loc. = LCCOMB_X21_Y7_N20; Fanout = 3; COMB Node = 'inst12\[7\]~27'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.877 ns" { inst12[7]~10 inst12[7]~27 } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 696 328 376 728 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.385 ns) + CELL(0.206 ns) 10.330 ns mux2_1:inst7\|y\[7\]~8 4 COMB LCCOMB_X15_Y7_N4 4 " "Info: 4: + IC(1.385 ns) + CELL(0.206 ns) = 10.330 ns; Loc. = LCCOMB_X15_Y7_N4; Fanout = 4; COMB Node = 'mux2_1:inst7\|y\[7\]~8'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { inst12[7]~27 mux2_1:inst7|y[7]~8 } "NODE_NAME" } } { "mux2_1.v" "" { Text "C:/Users/a/Desktop/Gcpu/mux2_1.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.057 ns) + CELL(0.460 ns) 11.847 ns reg_group:inst1\|R1\[7\] 5 REG LCFF_X18_Y7_N9 1 " "Info: 5: + IC(1.057 ns) + CELL(0.460 ns) = 11.847 ns; Loc. = LCFF_X18_Y7_N9; Fanout = 1; REG Node = 'reg_group:inst1\|R1\[7\]'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { mux2_1:inst7|y[7]~8 reg_group:inst1|R1[7] } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/a/Desktop/Gcpu/reg_group.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.468 ns ( 20.83 % ) " "Info: Total cell delay = 2.468 ns ( 20.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.379 ns ( 79.17 % ) " "Info: Total interconnect delay = 9.379 ns ( 79.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "11.847 ns" { input[7] inst12[7]~10 inst12[7]~27 mux2_1:inst7|y[7]~8 reg_group:inst1|R1[7] } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "11.847 ns" { input[7] {} input[7]~combout {} inst12[7]~10 {} inst12[7]~27 {} mux2_1:inst7|y[7]~8 {} reg_group:inst1|R1[7] {} } { 0.000ns 0.000ns 6.266ns 0.671ns 1.385ns 1.057ns } { 0.000ns 0.945ns 0.651ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "reg_group.v" "" { Text "C:/Users/a/Desktop/Gcpu/reg_group.v" 28 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.729 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.729 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 376 760 928 392 "CLK" "" } { 384 928 992 396 "CLK" "" } { 376 1328 1408 392 "CLK" "" } { 352 328 384 368 "CLK" "" } { 592 680 736 608 "CLK" "" } { 592 1336 1376 608 "CLK" "" } { 456 1456 1536 472 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 73 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 73; COMB Node = 'CLK~clkctrl'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 376 760 928 392 "CLK" "" } { 384 928 992 396 "CLK" "" } { 376 1328 1408 392 "CLK" "" } { 352 328 384 368 "CLK" "" } { 592 680 736 608 "CLK" "" } { 592 1336 1376 608 "CLK" "" } { 456 1456 1536 472 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.666 ns) 2.729 ns reg_group:inst1\|R1\[7\] 3 REG LCFF_X18_Y7_N9 1 " "Info: 3: + IC(0.820 ns) + CELL(0.666 ns) = 2.729 ns; Loc. = LCFF_X18_Y7_N9; Fanout = 1; REG Node = 'reg_group:inst1\|R1\[7\]'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { CLK~clkctrl reg_group:inst1|R1[7] } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/a/Desktop/Gcpu/reg_group.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.71 % ) " "Info: Total cell delay = 1.766 ns ( 64.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.963 ns ( 35.29 % ) " "Info: Total interconnect delay = 0.963 ns ( 35.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { CLK CLK~clkctrl reg_group:inst1|R1[7] } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "2.729 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg_group:inst1|R1[7] {} } { 0.000ns 0.000ns 0.143ns 0.820ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "11.847 ns" { input[7] inst12[7]~10 inst12[7]~27 mux2_1:inst7|y[7]~8 reg_group:inst1|R1[7] } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "11.847 ns" { input[7] {} input[7]~combout {} inst12[7]~10 {} inst12[7]~27 {} mux2_1:inst7|y[7]~8 {} reg_group:inst1|R1[7] {} } { 0.000ns 0.000ns 6.266ns 0.671ns 1.385ns 1.057ns } { 0.000ns 0.945ns 0.651ns 0.206ns 0.206ns 0.460ns } "" } } { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { CLK CLK~clkctrl reg_group:inst1|R1[7] } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "2.729 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg_group:inst1|R1[7] {} } { 0.000ns 0.000ns 0.143ns 0.820ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK output\[6\] ir:inst10\|x\[2\] 15.445 ns register " "Info: tco from clock \"CLK\" to destination pin \"output\[6\]\" through register \"ir:inst10\|x\[2\]\" is 15.445 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.731 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 376 760 928 392 "CLK" "" } { 384 928 992 396 "CLK" "" } { 376 1328 1408 392 "CLK" "" } { 352 328 384 368 "CLK" "" } { 592 680 736 608 "CLK" "" } { 592 1336 1376 608 "CLK" "" } { 456 1456 1536 472 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 73 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 73; COMB Node = 'CLK~clkctrl'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 376 760 928 392 "CLK" "" } { 384 928 992 396 "CLK" "" } { 376 1328 1408 392 "CLK" "" } { 352 328 384 368 "CLK" "" } { 592 680 736 608 "CLK" "" } { 592 1336 1376 608 "CLK" "" } { 456 1456 1536 472 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.666 ns) 2.731 ns ir:inst10\|x\[2\] 3 REG LCFF_X19_Y7_N19 16 " "Info: 3: + IC(0.822 ns) + CELL(0.666 ns) = 2.731 ns; Loc. = LCFF_X19_Y7_N19; Fanout = 16; REG Node = 'ir:inst10\|x\[2\]'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { CLK~clkctrl ir:inst10|x[2] } "NODE_NAME" } } { "ir.v" "" { Text "C:/Users/a/Desktop/Gcpu/ir.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.66 % ) " "Info: Total cell delay = 1.766 ns ( 64.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.965 ns ( 35.34 % ) " "Info: Total interconnect delay = 0.965 ns ( 35.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { CLK CLK~clkctrl ir:inst10|x[2] } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ir:inst10|x[2] {} } { 0.000ns 0.000ns 0.143ns 0.822ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ir.v" "" { Text "C:/Users/a/Desktop/Gcpu/ir.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.410 ns + Longest register pin " "Info: + Longest register to pin delay is 12.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir:inst10\|x\[2\] 1 REG LCFF_X19_Y7_N19 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y7_N19; Fanout = 16; REG Node = 'ir:inst10\|x\[2\]'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir:inst10|x[2] } "NODE_NAME" } } { "ir.v" "" { Text "C:/Users/a/Desktop/Gcpu/ir.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.132 ns) + CELL(0.615 ns) 1.747 ns reg_group:inst1\|Mux7~0 2 COMB LCCOMB_X20_Y7_N0 1 " "Info: 2: + IC(1.132 ns) + CELL(0.615 ns) = 1.747 ns; Loc. = LCCOMB_X20_Y7_N0; Fanout = 1; COMB Node = 'reg_group:inst1\|Mux7~0'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.747 ns" { ir:inst10|x[2] reg_group:inst1|Mux7~0 } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/a/Desktop/Gcpu/reg_group.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.206 ns) 2.978 ns reg_group:inst1\|Mux7~1 3 COMB LCCOMB_X19_Y7_N16 3 " "Info: 3: + IC(1.025 ns) + CELL(0.206 ns) = 2.978 ns; Loc. = LCCOMB_X19_Y7_N16; Fanout = 3; COMB Node = 'reg_group:inst1\|Mux7~1'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.231 ns" { reg_group:inst1|Mux7~0 reg_group:inst1|Mux7~1 } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/a/Desktop/Gcpu/reg_group.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.206 ns) 3.854 ns au:inst5\|Add1~2 4 COMB LCCOMB_X20_Y7_N10 2 " "Info: 4: + IC(0.670 ns) + CELL(0.206 ns) = 3.854 ns; Loc. = LCCOMB_X20_Y7_N10; Fanout = 2; COMB Node = 'au:inst5\|Add1~2'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.876 ns" { reg_group:inst1|Mux7~1 au:inst5|Add1~2 } "NODE_NAME" } } { "au.v" "" { Text "C:/Users/a/Desktop/Gcpu/au.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.621 ns) 4.871 ns au:inst5\|Add1~4 5 COMB LCCOMB_X20_Y7_N12 2 " "Info: 5: + IC(0.396 ns) + CELL(0.621 ns) = 4.871 ns; Loc. = LCCOMB_X20_Y7_N12; Fanout = 2; COMB Node = 'au:inst5\|Add1~4'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.017 ns" { au:inst5|Add1~2 au:inst5|Add1~4 } "NODE_NAME" } } { "au.v" "" { Text "C:/Users/a/Desktop/Gcpu/au.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 5.061 ns au:inst5\|Add1~6 6 COMB LCCOMB_X20_Y7_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.190 ns) = 5.061 ns; Loc. = LCCOMB_X20_Y7_N14; Fanout = 2; COMB Node = 'au:inst5\|Add1~6'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { au:inst5|Add1~4 au:inst5|Add1~6 } "NODE_NAME" } } { "au.v" "" { Text "C:/Users/a/Desktop/Gcpu/au.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.147 ns au:inst5\|Add1~8 7 COMB LCCOMB_X20_Y7_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 5.147 ns; Loc. = LCCOMB_X20_Y7_N16; Fanout = 2; COMB Node = 'au:inst5\|Add1~8'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { au:inst5|Add1~6 au:inst5|Add1~8 } "NODE_NAME" } } { "au.v" "" { Text "C:/Users/a/Desktop/Gcpu/au.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.233 ns au:inst5\|Add1~10 8 COMB LCCOMB_X20_Y7_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 5.233 ns; Loc. = LCCOMB_X20_Y7_N18; Fanout = 2; COMB Node = 'au:inst5\|Add1~10'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { au:inst5|Add1~8 au:inst5|Add1~10 } "NODE_NAME" } } { "au.v" "" { Text "C:/Users/a/Desktop/Gcpu/au.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.319 ns au:inst5\|Add1~12 9 COMB LCCOMB_X20_Y7_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 5.319 ns; Loc. = LCCOMB_X20_Y7_N20; Fanout = 2; COMB Node = 'au:inst5\|Add1~12'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { au:inst5|Add1~10 au:inst5|Add1~12 } "NODE_NAME" } } { "au.v" "" { Text "C:/Users/a/Desktop/Gcpu/au.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.405 ns au:inst5\|Add1~14 10 COMB LCCOMB_X20_Y7_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 5.405 ns; Loc. = LCCOMB_X20_Y7_N22; Fanout = 2; COMB Node = 'au:inst5\|Add1~14'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { au:inst5|Add1~12 au:inst5|Add1~14 } "NODE_NAME" } } { "au.v" "" { Text "C:/Users/a/Desktop/Gcpu/au.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.911 ns au:inst5\|Add1~15 11 COMB LCCOMB_X20_Y7_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.506 ns) = 5.911 ns; Loc. = LCCOMB_X20_Y7_N24; Fanout = 2; COMB Node = 'au:inst5\|Add1~15'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { au:inst5|Add1~14 au:inst5|Add1~15 } "NODE_NAME" } } { "au.v" "" { Text "C:/Users/a/Desktop/Gcpu/au.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.615 ns) 7.605 ns inst12\[6\]~14 12 COMB LCCOMB_X22_Y7_N20 2 " "Info: 12: + IC(1.079 ns) + CELL(0.615 ns) = 7.605 ns; Loc. = LCCOMB_X22_Y7_N20; Fanout = 2; COMB Node = 'inst12\[6\]~14'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.694 ns" { au:inst5|Add1~15 inst12[6]~14 } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 696 328 376 728 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.759 ns) + CELL(3.046 ns) 12.410 ns output\[6\] 13 PIN PIN_97 0 " "Info: 13: + IC(1.759 ns) + CELL(3.046 ns) = 12.410 ns; Loc. = PIN_97; Fanout = 0; PIN Node = 'output\[6\]'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "4.805 ns" { inst12[6]~14 output[6] } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 728 1512 1688 744 "output\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.349 ns ( 51.16 % ) " "Info: Total cell delay = 6.349 ns ( 51.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.061 ns ( 48.84 % ) " "Info: Total interconnect delay = 6.061 ns ( 48.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "12.410 ns" { ir:inst10|x[2] reg_group:inst1|Mux7~0 reg_group:inst1|Mux7~1 au:inst5|Add1~2 au:inst5|Add1~4 au:inst5|Add1~6 au:inst5|Add1~8 au:inst5|Add1~10 au:inst5|Add1~12 au:inst5|Add1~14 au:inst5|Add1~15 inst12[6]~14 output[6] } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "12.410 ns" { ir:inst10|x[2] {} reg_group:inst1|Mux7~0 {} reg_group:inst1|Mux7~1 {} au:inst5|Add1~2 {} au:inst5|Add1~4 {} au:inst5|Add1~6 {} au:inst5|Add1~8 {} au:inst5|Add1~10 {} au:inst5|Add1~12 {} au:inst5|Add1~14 {} au:inst5|Add1~15 {} inst12[6]~14 {} output[6] {} } { 0.000ns 1.132ns 1.025ns 0.670ns 0.396ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.079ns 1.759ns } { 0.000ns 0.615ns 0.206ns 0.206ns 0.621ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.615ns 3.046ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { CLK CLK~clkctrl ir:inst10|x[2] } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ir:inst10|x[2] {} } { 0.000ns 0.000ns 0.143ns 0.822ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "12.410 ns" { ir:inst10|x[2] reg_group:inst1|Mux7~0 reg_group:inst1|Mux7~1 au:inst5|Add1~2 au:inst5|Add1~4 au:inst5|Add1~6 au:inst5|Add1~8 au:inst5|Add1~10 au:inst5|Add1~12 au:inst5|Add1~14 au:inst5|Add1~15 inst12[6]~14 output[6] } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "12.410 ns" { ir:inst10|x[2] {} reg_group:inst1|Mux7~0 {} reg_group:inst1|Mux7~1 {} au:inst5|Add1~2 {} au:inst5|Add1~4 {} au:inst5|Add1~6 {} au:inst5|Add1~8 {} au:inst5|Add1~10 {} au:inst5|Add1~12 {} au:inst5|Add1~14 {} au:inst5|Add1~15 {} inst12[6]~14 {} output[6] {} } { 0.000ns 1.132ns 1.025ns 0.670ns 0.396ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.079ns 1.759ns } { 0.000ns 0.615ns 0.206ns 0.206ns 0.621ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.615ns 3.046ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "input\[4\] output\[4\] 14.314 ns Longest " "Info: Longest tpd from source pin \"input\[4\]\" to destination pin \"output\[4\]\" is 14.314 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns input\[4\] 1 PIN PIN_25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_25; Fanout = 1; PIN Node = 'input\[4\]'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[4] } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 704 120 288 720 "input\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.761 ns) + CELL(0.647 ns) 8.353 ns inst12\[4\]~17 2 COMB LCCOMB_X22_Y7_N18 2 " "Info: 2: + IC(6.761 ns) + CELL(0.647 ns) = 8.353 ns; Loc. = LCCOMB_X22_Y7_N18; Fanout = 2; COMB Node = 'inst12\[4\]~17'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "7.408 ns" { input[4] inst12[4]~17 } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 696 328 376 728 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.623 ns) 9.352 ns inst12\[4\]~18 3 COMB LCCOMB_X22_Y7_N12 2 " "Info: 3: + IC(0.376 ns) + CELL(0.623 ns) = 9.352 ns; Loc. = LCCOMB_X22_Y7_N12; Fanout = 2; COMB Node = 'inst12\[4\]~18'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { inst12[4]~17 inst12[4]~18 } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 696 328 376 728 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.726 ns) + CELL(3.236 ns) 14.314 ns output\[4\] 4 PIN PIN_115 0 " "Info: 4: + IC(1.726 ns) + CELL(3.236 ns) = 14.314 ns; Loc. = PIN_115; Fanout = 0; PIN Node = 'output\[4\]'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "4.962 ns" { inst12[4]~18 output[4] } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 728 1512 1688 744 "output\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.451 ns ( 38.08 % ) " "Info: Total cell delay = 5.451 ns ( 38.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.863 ns ( 61.92 % ) " "Info: Total interconnect delay = 8.863 ns ( 61.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "14.314 ns" { input[4] inst12[4]~17 inst12[4]~18 output[4] } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "14.314 ns" { input[4] {} input[4]~combout {} inst12[4]~17 {} inst12[4]~18 {} output[4] {} } { 0.000ns 0.000ns 6.761ns 0.376ns 1.726ns } { 0.000ns 0.945ns 0.647ns 0.623ns 3.236ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_ram_io:inst11\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg1 input\[1\] CLK -2.744 ns memory " "Info: th for memory \"lpm_ram_io:inst11\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg1\" (data pin = \"input\[1\]\", clock pin = \"CLK\") is -2.744 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.833 ns + Longest memory " "Info: + Longest clock path from clock \"CLK\" to destination memory is 2.833 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 376 760 928 392 "CLK" "" } { 384 928 992 396 "CLK" "" } { 376 1328 1408 392 "CLK" "" } { 352 328 384 368 "CLK" "" } { 592 680 736 608 "CLK" "" } { 592 1336 1376 608 "CLK" "" } { 456 1456 1536 472 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 73 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 73; COMB Node = 'CLK~clkctrl'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 376 760 928 392 "CLK" "" } { 384 928 992 396 "CLK" "" } { 376 1328 1408 392 "CLK" "" } { 352 328 384 368 "CLK" "" } { 592 680 736 608 "CLK" "" } { 592 1336 1376 608 "CLK" "" } { 456 1456 1536 472 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.834 ns) 2.833 ns lpm_ram_io:inst11\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg1 3 MEM M4K_X23_Y7 1 " "Info: 3: + IC(0.756 ns) + CELL(0.834 ns) = 2.833 ns; Loc. = M4K_X23_Y7; Fanout = 1; MEM Node = 'lpm_ram_io:inst11\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg1'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { CLK~clkctrl lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_4h91.tdf" "" { Text "C:/Users/a/Desktop/Gcpu/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 68.27 % ) " "Info: Total cell delay = 1.934 ns ( 68.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.899 ns ( 31.73 % ) " "Info: Total interconnect delay = 0.899 ns ( 31.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { CLK CLK~clkctrl lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 0.143ns 0.756ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.267 ns + " "Info: + Micro hold delay of destination is 0.267 ns" {  } { { "db/altsyncram_4h91.tdf" "" { Text "C:/Users/a/Desktop/Gcpu/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.844 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 5.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns input\[1\] 1 PIN PIN_22 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_22; Fanout = 1; PIN Node = 'input\[1\]'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[1] } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 704 120 288 720 "input\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.396 ns) + CELL(0.651 ns) 4.147 ns inst12\[1\]~23 2 COMB LCCOMB_X22_Y7_N14 2 " "Info: 2: + IC(2.396 ns) + CELL(0.651 ns) = 4.147 ns; Loc. = LCCOMB_X22_Y7_N14; Fanout = 2; COMB Node = 'inst12\[1\]~23'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "3.047 ns" { input[1] inst12[1]~23 } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 696 328 376 728 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.366 ns) 4.891 ns inst12\[1\]~33 3 COMB LCCOMB_X22_Y7_N4 2 " "Info: 3: + IC(0.378 ns) + CELL(0.366 ns) = 4.891 ns; Loc. = LCCOMB_X22_Y7_N4; Fanout = 2; COMB Node = 'inst12\[1\]~33'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { inst12[1]~23 inst12[1]~33 } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 696 328 376 728 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.128 ns) 5.844 ns lpm_ram_io:inst11\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg1 4 MEM M4K_X23_Y7 1 " "Info: 4: + IC(0.825 ns) + CELL(0.128 ns) = 5.844 ns; Loc. = M4K_X23_Y7; Fanout = 1; MEM Node = 'lpm_ram_io:inst11\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg1'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.953 ns" { inst12[1]~33 lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_4h91.tdf" "" { Text "C:/Users/a/Desktop/Gcpu/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.245 ns ( 38.42 % ) " "Info: Total cell delay = 2.245 ns ( 38.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.599 ns ( 61.58 % ) " "Info: Total interconnect delay = 3.599 ns ( 61.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "5.844 ns" { input[1] inst12[1]~23 inst12[1]~33 lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "5.844 ns" { input[1] {} input[1]~combout {} inst12[1]~23 {} inst12[1]~33 {} lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 2.396ns 0.378ns 0.825ns } { 0.000ns 1.100ns 0.651ns 0.366ns 0.128ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { CLK CLK~clkctrl lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 0.143ns 0.756ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } } { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "5.844 ns" { input[1] inst12[1]~23 inst12[1]~33 lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "5.844 ns" { input[1] {} input[1]~combout {} inst12[1]~23 {} inst12[1]~33 {} lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 2.396ns 0.378ns 0.825ns } { 0.000ns 1.100ns 0.651ns 0.366ns 0.128ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 17 09:47:49 2023 " "Info: Processing ended: Sun Dec 17 09:47:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
