#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f621b44680 .scope module, "add_tb" "add_tb" 2 89;
 .timescale 0 0;
v000001f621bb72e0_0 .var "a_8bit", 7 0;
v000001f621bb8a00_0 .var "b_8bit", 7 0;
v000001f621bb80a0_0 .var "carry_in_8bit", 0 0;
v000001f621bb8be0_0 .net "carry_out_8bit", 0 0, L_000001f621bbaec0;  1 drivers
v000001f621bb7ec0_0 .net "sum_8bit", 7 0, L_000001f621bb8460;  1 drivers
E_000001f621b59ec0 .event anyedge, v000001f621b5a830_0, v000001f621bb7ba0_0, v000001f621bb8aa0_0;
S_000001f621b5e170 .scope module, "dut_8bit" "ripple_adder_8bit" 2 95, 2 63 0, S_000001f621b44680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "sum";
    .port_info 1 /OUTPUT 1 "carry_out";
    .port_info 2 /INPUT 8 "a";
    .port_info 3 /INPUT 8 "b";
    .port_info 4 /INPUT 1 "carry_in";
v000001f621bb8aa0_0 .net "a", 7 0, v000001f621bb72e0_0;  1 drivers
v000001f621bb7ba0_0 .net "b", 7 0, v000001f621bb8a00_0;  1 drivers
v000001f621bb8c80_0 .net "carry", 0 0, L_000001f621b61f60;  1 drivers
v000001f621bb7ce0_0 .net "carry_in", 0 0, v000001f621bb80a0_0;  1 drivers
v000001f621bb8dc0_0 .net "carry_out", 0 0, L_000001f621bbaec0;  alias, 1 drivers
v000001f621bb7920_0 .net "sum", 7 0, L_000001f621bb8460;  alias, 1 drivers
L_000001f621bb7100 .part v000001f621bb72e0_0, 0, 4;
L_000001f621bb83c0 .part v000001f621bb8a00_0, 0, 4;
L_000001f621bb8460 .concat8 [ 4 4 0 0], L_000001f621bb7060, L_000001f621bb7740;
L_000001f621bb7880 .part v000001f621bb72e0_0, 4, 4;
L_000001f621bb7a60 .part v000001f621bb8a00_0, 4, 4;
S_000001f621b4ac00 .scope module, "add1" "ripple_adder_4bit" 2 72, 2 17 0, S_000001f621b5e170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "sum";
    .port_info 1 /OUTPUT 1 "carry_out";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /INPUT 1 "carry_in";
v000001f621bb6bd0_0 .net "a", 3 0, L_000001f621bb7100;  1 drivers
v000001f621bb55f0_0 .net "b", 3 0, L_000001f621bb83c0;  1 drivers
v000001f621bb5ff0_0 .net "carry1", 0 0, L_000001f621b61e80;  1 drivers
v000001f621bb52d0_0 .net "carry2", 0 0, L_000001f621b61ef0;  1 drivers
v000001f621bb5b90_0 .net "carry3", 0 0, L_000001f621b61b00;  1 drivers
v000001f621bb6310_0 .net "carry_in", 0 0, v000001f621bb80a0_0;  alias, 1 drivers
v000001f621bb5370_0 .net "carry_out", 0 0, L_000001f621b61f60;  alias, 1 drivers
v000001f621bb5cd0_0 .net "sum", 3 0, L_000001f621bb7060;  1 drivers
L_000001f621bb8140 .part L_000001f621bb7100, 0, 1;
L_000001f621bb7600 .part L_000001f621bb83c0, 0, 1;
L_000001f621bb7420 .part L_000001f621bb7100, 1, 1;
L_000001f621bb7f60 .part L_000001f621bb83c0, 1, 1;
L_000001f621bb8000 .part L_000001f621bb7100, 2, 1;
L_000001f621bb6fc0 .part L_000001f621bb83c0, 2, 1;
L_000001f621bb7060 .concat8 [ 1 1 1 1], L_000001f621b619b0, L_000001f621b624a0, L_000001f621b61be0, L_000001f621b61c50;
L_000001f621bb7d80 .part L_000001f621bb7100, 3, 1;
L_000001f621bb8780 .part L_000001f621bb83c0, 3, 1;
S_000001f621b4ad90 .scope module, "add1" "bit_add_full" 2 29, 2 6 0, S_000001f621b4ac00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry_out";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carry_in";
L_000001f621b626d0 .functor XOR 1, L_000001f621bb8140, L_000001f621bb7600, C4<0>, C4<0>;
L_000001f621b62820 .functor AND 1, L_000001f621bb8140, L_000001f621bb7600, C4<1>, C4<1>;
L_000001f621b61940 .functor AND 1, v000001f621bb80a0_0, L_000001f621b626d0, C4<1>, C4<1>;
L_000001f621b619b0 .functor XOR 1, L_000001f621b626d0, v000001f621bb80a0_0, C4<0>, C4<0>;
L_000001f621b61e80 .functor OR 1, L_000001f621b62820, L_000001f621b61940, C4<0>, C4<0>;
v000001f621b5a1f0_0 .net "a", 0 0, L_000001f621bb8140;  1 drivers
v000001f621b5b7d0_0 .net "a_and_b", 0 0, L_000001f621b62820;  1 drivers
v000001f621b5bb90_0 .net "a_xor_b", 0 0, L_000001f621b626d0;  1 drivers
v000001f621b5a790_0 .net "b", 0 0, L_000001f621bb7600;  1 drivers
v000001f621b5b190_0 .net "carry_and_one", 0 0, L_000001f621b61940;  1 drivers
v000001f621b5a830_0 .net "carry_in", 0 0, v000001f621bb80a0_0;  alias, 1 drivers
v000001f621b5be10_0 .net "carry_out", 0 0, L_000001f621b61e80;  alias, 1 drivers
v000001f621b5bc30_0 .net "sum", 0 0, L_000001f621b619b0;  1 drivers
S_000001f621bb3dc0 .scope module, "add2" "bit_add_full" 2 37, 2 6 0, S_000001f621b4ac00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry_out";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carry_in";
L_000001f621b61a20 .functor XOR 1, L_000001f621bb7420, L_000001f621bb7f60, C4<0>, C4<0>;
L_000001f621b622e0 .functor AND 1, L_000001f621bb7420, L_000001f621bb7f60, C4<1>, C4<1>;
L_000001f621b62190 .functor AND 1, L_000001f621b61e80, L_000001f621b61a20, C4<1>, C4<1>;
L_000001f621b624a0 .functor XOR 1, L_000001f621b61a20, L_000001f621b61e80, C4<0>, C4<0>;
L_000001f621b61ef0 .functor OR 1, L_000001f621b622e0, L_000001f621b62190, C4<0>, C4<0>;
v000001f621b5a6f0_0 .net "a", 0 0, L_000001f621bb7420;  1 drivers
v000001f621b5bd70_0 .net "a_and_b", 0 0, L_000001f621b622e0;  1 drivers
v000001f621b5a290_0 .net "a_xor_b", 0 0, L_000001f621b61a20;  1 drivers
v000001f621b5b870_0 .net "b", 0 0, L_000001f621bb7f60;  1 drivers
v000001f621b5b230_0 .net "carry_and_one", 0 0, L_000001f621b62190;  1 drivers
v000001f621b5a330_0 .net "carry_in", 0 0, L_000001f621b61e80;  alias, 1 drivers
v000001f621b5a3d0_0 .net "carry_out", 0 0, L_000001f621b61ef0;  alias, 1 drivers
v000001f621b5a970_0 .net "sum", 0 0, L_000001f621b624a0;  1 drivers
S_000001f621b45980 .scope module, "add3" "bit_add_full" 2 45, 2 6 0, S_000001f621b4ac00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry_out";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carry_in";
L_000001f621b61a90 .functor XOR 1, L_000001f621bb8000, L_000001f621bb6fc0, C4<0>, C4<0>;
L_000001f621b62580 .functor AND 1, L_000001f621bb8000, L_000001f621bb6fc0, C4<1>, C4<1>;
L_000001f621b61cc0 .functor AND 1, L_000001f621b61ef0, L_000001f621b61a90, C4<1>, C4<1>;
L_000001f621b61be0 .functor XOR 1, L_000001f621b61a90, L_000001f621b61ef0, C4<0>, C4<0>;
L_000001f621b61b00 .functor OR 1, L_000001f621b62580, L_000001f621b61cc0, C4<0>, C4<0>;
v000001f621b5aa10_0 .net "a", 0 0, L_000001f621bb8000;  1 drivers
v000001f621b5b2d0_0 .net "a_and_b", 0 0, L_000001f621b62580;  1 drivers
v000001f621b5b370_0 .net "a_xor_b", 0 0, L_000001f621b61a90;  1 drivers
v000001f621b5b410_0 .net "b", 0 0, L_000001f621bb6fc0;  1 drivers
v000001f621b5b550_0 .net "carry_and_one", 0 0, L_000001f621b61cc0;  1 drivers
v000001f621b5b690_0 .net "carry_in", 0 0, L_000001f621b61ef0;  alias, 1 drivers
v000001f621b5b910_0 .net "carry_out", 0 0, L_000001f621b61b00;  alias, 1 drivers
v000001f621b43000_0 .net "sum", 0 0, L_000001f621b61be0;  1 drivers
S_000001f621b45b10 .scope module, "add4" "bit_add_full" 2 53, 2 6 0, S_000001f621b4ac00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry_out";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carry_in";
L_000001f621b62510 .functor XOR 1, L_000001f621bb7d80, L_000001f621bb8780, C4<0>, C4<0>;
L_000001f621b61b70 .functor AND 1, L_000001f621bb7d80, L_000001f621bb8780, C4<1>, C4<1>;
L_000001f621b61da0 .functor AND 1, L_000001f621b61b00, L_000001f621b62510, C4<1>, C4<1>;
L_000001f621b61c50 .functor XOR 1, L_000001f621b62510, L_000001f621b61b00, C4<0>, C4<0>;
L_000001f621b61f60 .functor OR 1, L_000001f621b61b70, L_000001f621b61da0, C4<0>, C4<0>;
v000001f621b43500_0 .net "a", 0 0, L_000001f621bb7d80;  1 drivers
v000001f621bb6270_0 .net "a_and_b", 0 0, L_000001f621b61b70;  1 drivers
v000001f621bb6090_0 .net "a_xor_b", 0 0, L_000001f621b62510;  1 drivers
v000001f621bb5a50_0 .net "b", 0 0, L_000001f621bb8780;  1 drivers
v000001f621bb6b30_0 .net "carry_and_one", 0 0, L_000001f621b61da0;  1 drivers
v000001f621bb5230_0 .net "carry_in", 0 0, L_000001f621b61b00;  alias, 1 drivers
v000001f621bb6130_0 .net "carry_out", 0 0, L_000001f621b61f60;  alias, 1 drivers
v000001f621bb6950_0 .net "sum", 0 0, L_000001f621b61c50;  1 drivers
S_000001f621b4d010 .scope module, "add2" "ripple_adder_4bit" 2 80, 2 17 0, S_000001f621b5e170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "sum";
    .port_info 1 /OUTPUT 1 "carry_out";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /INPUT 1 "carry_in";
v000001f621bb5050_0 .net "a", 3 0, L_000001f621bb7880;  1 drivers
v000001f621bb50f0_0 .net "b", 3 0, L_000001f621bb7a60;  1 drivers
v000001f621bb5f50_0 .net "carry1", 0 0, L_000001f621b620b0;  1 drivers
v000001f621bb7c40_0 .net "carry2", 0 0, L_000001f621b623c0;  1 drivers
v000001f621bb7560_0 .net "carry3", 0 0, L_000001f621bbade0;  1 drivers
v000001f621bb8960_0 .net "carry_in", 0 0, L_000001f621b61f60;  alias, 1 drivers
v000001f621bb7e20_0 .net "carry_out", 0 0, L_000001f621bbaec0;  alias, 1 drivers
v000001f621bb8b40_0 .net "sum", 3 0, L_000001f621bb7740;  1 drivers
L_000001f621bb81e0 .part L_000001f621bb7880, 0, 1;
L_000001f621bb74c0 .part L_000001f621bb7a60, 0, 1;
L_000001f621bb7380 .part L_000001f621bb7880, 1, 1;
L_000001f621bb79c0 .part L_000001f621bb7a60, 1, 1;
L_000001f621bb76a0 .part L_000001f621bb7880, 2, 1;
L_000001f621bb8280 .part L_000001f621bb7a60, 2, 1;
L_000001f621bb7740 .concat8 [ 1 1 1 1], L_000001f621b62040, L_000001f621b62270, L_000001f621bba3d0, L_000001f621bba6e0;
L_000001f621bb77e0 .part L_000001f621bb7880, 3, 1;
L_000001f621bb8320 .part L_000001f621bb7a60, 3, 1;
S_000001f621b4d1a0 .scope module, "add1" "bit_add_full" 2 29, 2 6 0, S_000001f621b4d010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry_out";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carry_in";
L_000001f621b61fd0 .functor XOR 1, L_000001f621bb81e0, L_000001f621bb74c0, C4<0>, C4<0>;
L_000001f621b61d30 .functor AND 1, L_000001f621bb81e0, L_000001f621bb74c0, C4<1>, C4<1>;
L_000001f621b62350 .functor AND 1, L_000001f621b61f60, L_000001f621b61fd0, C4<1>, C4<1>;
L_000001f621b62040 .functor XOR 1, L_000001f621b61fd0, L_000001f621b61f60, C4<0>, C4<0>;
L_000001f621b620b0 .functor OR 1, L_000001f621b61d30, L_000001f621b62350, C4<0>, C4<0>;
v000001f621bb6db0_0 .net "a", 0 0, L_000001f621bb81e0;  1 drivers
v000001f621bb5410_0 .net "a_and_b", 0 0, L_000001f621b61d30;  1 drivers
v000001f621bb63b0_0 .net "a_xor_b", 0 0, L_000001f621b61fd0;  1 drivers
v000001f621bb54b0_0 .net "b", 0 0, L_000001f621bb74c0;  1 drivers
v000001f621bb5910_0 .net "carry_and_one", 0 0, L_000001f621b62350;  1 drivers
v000001f621bb5730_0 .net "carry_in", 0 0, L_000001f621b61f60;  alias, 1 drivers
v000001f621bb59b0_0 .net "carry_out", 0 0, L_000001f621b620b0;  alias, 1 drivers
v000001f621bb5190_0 .net "sum", 0 0, L_000001f621b62040;  1 drivers
S_000001f621b13300 .scope module, "add2" "bit_add_full" 2 37, 2 6 0, S_000001f621b4d010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry_out";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carry_in";
L_000001f621b61e10 .functor XOR 1, L_000001f621bb7380, L_000001f621bb79c0, C4<0>, C4<0>;
L_000001f621b62120 .functor AND 1, L_000001f621bb7380, L_000001f621bb79c0, C4<1>, C4<1>;
L_000001f621b62200 .functor AND 1, L_000001f621b620b0, L_000001f621b61e10, C4<1>, C4<1>;
L_000001f621b62270 .functor XOR 1, L_000001f621b61e10, L_000001f621b620b0, C4<0>, C4<0>;
L_000001f621b623c0 .functor OR 1, L_000001f621b62120, L_000001f621b62200, C4<0>, C4<0>;
v000001f621bb68b0_0 .net "a", 0 0, L_000001f621bb7380;  1 drivers
v000001f621bb5550_0 .net "a_and_b", 0 0, L_000001f621b62120;  1 drivers
v000001f621bb69f0_0 .net "a_xor_b", 0 0, L_000001f621b61e10;  1 drivers
v000001f621bb6d10_0 .net "b", 0 0, L_000001f621bb79c0;  1 drivers
v000001f621bb61d0_0 .net "carry_and_one", 0 0, L_000001f621b62200;  1 drivers
v000001f621bb6e50_0 .net "carry_in", 0 0, L_000001f621b620b0;  alias, 1 drivers
v000001f621bb5af0_0 .net "carry_out", 0 0, L_000001f621b623c0;  alias, 1 drivers
v000001f621bb5690_0 .net "sum", 0 0, L_000001f621b62270;  1 drivers
S_000001f621b13490 .scope module, "add3" "bit_add_full" 2 45, 2 6 0, S_000001f621b4d010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry_out";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carry_in";
L_000001f621b62430 .functor XOR 1, L_000001f621bb76a0, L_000001f621bb8280, C4<0>, C4<0>;
L_000001f621b625f0 .functor AND 1, L_000001f621bb76a0, L_000001f621bb8280, C4<1>, C4<1>;
L_000001f621bba670 .functor AND 1, L_000001f621b623c0, L_000001f621b62430, C4<1>, C4<1>;
L_000001f621bba3d0 .functor XOR 1, L_000001f621b62430, L_000001f621b623c0, C4<0>, C4<0>;
L_000001f621bbade0 .functor OR 1, L_000001f621b625f0, L_000001f621bba670, C4<0>, C4<0>;
v000001f621bb6810_0 .net "a", 0 0, L_000001f621bb76a0;  1 drivers
v000001f621bb5d70_0 .net "a_and_b", 0 0, L_000001f621b625f0;  1 drivers
v000001f621bb6450_0 .net "a_xor_b", 0 0, L_000001f621b62430;  1 drivers
v000001f621bb57d0_0 .net "b", 0 0, L_000001f621bb8280;  1 drivers
v000001f621bb64f0_0 .net "carry_and_one", 0 0, L_000001f621bba670;  1 drivers
v000001f621bb5870_0 .net "carry_in", 0 0, L_000001f621b623c0;  alias, 1 drivers
v000001f621bb6590_0 .net "carry_out", 0 0, L_000001f621bbade0;  alias, 1 drivers
v000001f621bb6630_0 .net "sum", 0 0, L_000001f621bba3d0;  1 drivers
S_000001f621b13620 .scope module, "add4" "bit_add_full" 2 53, 2 6 0, S_000001f621b4d010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry_out";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carry_in";
L_000001f621bba590 .functor XOR 1, L_000001f621bb77e0, L_000001f621bb8320, C4<0>, C4<0>;
L_000001f621bba9f0 .functor AND 1, L_000001f621bb77e0, L_000001f621bb8320, C4<1>, C4<1>;
L_000001f621bbae50 .functor AND 1, L_000001f621bbade0, L_000001f621bba590, C4<1>, C4<1>;
L_000001f621bba6e0 .functor XOR 1, L_000001f621bba590, L_000001f621bbade0, C4<0>, C4<0>;
L_000001f621bbaec0 .functor OR 1, L_000001f621bba9f0, L_000001f621bbae50, C4<0>, C4<0>;
v000001f621bb5c30_0 .net "a", 0 0, L_000001f621bb77e0;  1 drivers
v000001f621bb6c70_0 .net "a_and_b", 0 0, L_000001f621bba9f0;  1 drivers
v000001f621bb66d0_0 .net "a_xor_b", 0 0, L_000001f621bba590;  1 drivers
v000001f621bb6770_0 .net "b", 0 0, L_000001f621bb8320;  1 drivers
v000001f621bb4fb0_0 .net "carry_and_one", 0 0, L_000001f621bbae50;  1 drivers
v000001f621bb5e10_0 .net "carry_in", 0 0, L_000001f621bbade0;  alias, 1 drivers
v000001f621bb6a90_0 .net "carry_out", 0 0, L_000001f621bbaec0;  alias, 1 drivers
v000001f621bb5eb0_0 .net "sum", 0 0, L_000001f621bba6e0;  1 drivers
S_000001f621b5dfe0 .scope module, "bit_add_half" "bit_add_half" 2 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry_out";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
o000001f621b64b58 .functor BUFZ 1, C4<z>; HiZ drive
o000001f621b64b88 .functor BUFZ 1, C4<z>; HiZ drive
L_000001f621bba520 .functor XOR 1, o000001f621b64b58, o000001f621b64b88, C4<0>, C4<0>;
L_000001f621bba4b0 .functor AND 1, o000001f621b64b58, o000001f621b64b88, C4<1>, C4<1>;
v000001f621bb8d20_0 .net "a", 0 0, o000001f621b64b58;  0 drivers
v000001f621bb8e60_0 .net "b", 0 0, o000001f621b64b88;  0 drivers
v000001f621bb71a0_0 .net "carry_out", 0 0, L_000001f621bba4b0;  1 drivers
v000001f621bb7240_0 .net "sum", 0 0, L_000001f621bba520;  1 drivers
    .scope S_000001f621b44680;
T_0 ;
    %vpi_call 2 98 "$display", "\012=== Testing 8-bit Ripple Adder ===" {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f621bb72e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f621bb8a00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f621bb80a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001f621bb72e0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001f621bb8a00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f621bb80a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v000001f621bb72e0_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v000001f621bb8a00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f621bb80a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001f621bb72e0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001f621bb8a00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f621bb80a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001f621bb72e0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001f621bb8a00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f621bb80a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v000001f621bb72e0_0, 0, 8;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v000001f621bb8a00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f621bb80a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001f621bb72e0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001f621bb8a00_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f621bb80a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f621bb72e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f621bb8a00_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f621bb80a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 102, 0, 8;
    %store/vec4 v000001f621bb72e0_0, 0, 8;
    %pushi/vec4 119, 0, 8;
    %store/vec4 v000001f621bb8a00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f621bb80a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v000001f621bb72e0_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v000001f621bb8a00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f621bb80a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v000001f621bb72e0_0, 0, 8;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v000001f621bb8a00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f621bb80a0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 110 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_000001f621b44680;
T_1 ;
    %wait E_000001f621b59ec0;
    %vpi_call 2 113 "$strobe", "t=%0d | ADD: a=%d b=%d ci=%b | sum=%d carry=%b", $time, v000001f621bb72e0_0, v000001f621bb8a00_0, v000001f621bb80a0_0, v000001f621bb7ec0_0, v000001f621bb8be0_0 {0 0 0};
    %jmp T_1;
    .thread T_1, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "src/add.v";
