

================================================================
== Vivado HLS Report for 'sample_iid_plus'
================================================================
* Date:           Sun Aug 23 22:38:28 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru01
* Solution:       keypair
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.448|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  7709|  7709|  7709|  7709|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  2100|  2100|         3|          -|          -|   700|    no    |
        |- Loop 2  |  1400|  1400|         2|          -|          -|   700|    no    |
        |- Loop 3  |  2100|  2100|         3|          -|          -|   700|    no    |
        |- Loop 4  |   702|   702|         2|          -|          -|   351|    no    |
        |- Loop 5  |  1402|  1402|         2|          -|          -|   701|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      -|       0|     361|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     215|
|Register         |        -|      -|     206|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      1|     206|     576|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------------------------------------+---------------------------------------------------+--------------+
    |                        Instance                       |                       Module                      |  Expression  |
    +-------------------------------------------------------+---------------------------------------------------+--------------+
    |crypto_kem_keypair_mac_muladd_16s_16s_16ns_16_1_1_U30  |crypto_kem_keypair_mac_muladd_16s_16s_16ns_16_1_1  | i0 * i1 + i2 |
    +-------------------------------------------------------+---------------------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |fold1_i_i_cast_fu_312_p2        |     +    |      0|  0|  10|           2|           2|
    |fold2_i_i_cast_fu_352_p2        |     +    |      0|  0|  10|           2|           2|
    |i_4_fu_440_p2                   |     +    |      0|  0|  17|          10|           1|
    |i_5_fu_484_p2                   |     +    |      0|  0|  17|          10|           1|
    |i_6_fu_519_p2                   |     +    |      0|  0|  17|          10|           2|
    |i_7_fu_545_p2                   |     +    |      0|  0|  17|          10|           1|
    |i_8_fu_230_p2                   |     +    |      0|  0|  17|          10|           1|
    |r_1_fu_322_p2                   |     +    |      0|  0|  13|           4|           4|
    |r_2_fu_362_p2                   |     +    |      0|  0|  12|           3|           3|
    |r_fu_278_p2                     |     +    |      0|  0|  15|           5|           5|
    |sum_i_fu_240_p2                 |     +    |      0|  0|  18|          11|          11|
    |t_fu_373_p2                     |     +    |      0|  0|  12|           3|           3|
    |tmp_11_fu_272_p2                |     +    |      0|  0|  13|           4|           4|
    |mt_fu_525_p2                    |     -    |      0|  0|  23|           1|          16|
    |tmp_5_fu_465_p2                 |     -    |      0|  0|  23|           1|          16|
    |tmp_303_i_i_fu_394_p2           |    and   |      0|  0|   3|           3|           3|
    |tmp_305_i_i_fu_417_p2           |    and   |      0|  0|   3|           3|           3|
    |exitcond1_fu_478_p2             |   icmp   |      0|  0|  13|          10|          10|
    |exitcond2_fu_434_p2             |   icmp   |      0|  0|  13|          10|          10|
    |exitcond_fu_539_p2              |   icmp   |      0|  0|  13|          10|          10|
    |exitcond_i_fu_224_p2            |   icmp   |      0|  0|  13|          10|          10|
    |tmp_3_fu_508_p2                 |   icmp   |      0|  0|  13|          10|          10|
    |tmp_6_fu_471_p2                 |    or    |      0|  0|  16|          16|          16|
    |c_cast_fu_386_p3                |  select  |      0|  0|   2|           1|           2|
    |tmp_304_i_i_cast_cas_fu_409_p3  |  select  |      0|  0|   2|           1|           2|
    |tmp_9_fu_531_p3                 |  select  |      0|  0|  16|           1|          16|
    |not_tmp_240_i_i_fu_403_p2       |    xor   |      0|  0|   2|           1|           2|
    |tmp_13_fu_572_p2                |    xor   |      0|  0|   2|           2|           2|
    |tmp_306_i_i_fu_427_p2           |    xor   |      0|  0|  16|          16|          16|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 361|         180|         184|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  59|         14|    1|         14|
    |i_1_reg_175        |   9|          2|   10|         20|
    |i_2_reg_198        |   9|          2|   10|         20|
    |i_3_reg_209        |   9|          2|   10|         20|
    |i_i_reg_152        |   9|          2|   10|         20|
    |i_reg_164          |   9|          2|   10|         20|
    |r_coeffs_address0  |  33|          6|   10|         60|
    |r_coeffs_address1  |  33|          6|   10|         60|
    |r_coeffs_d0        |  21|          4|   16|         64|
    |r_coeffs_d1        |  15|          3|   16|         48|
    |s_reg_186          |   9|          2|   16|         32|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 215|         45|  119|        378|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |  13|   0|   13|          0|
    |i_1_reg_175              |  10|   0|   10|          0|
    |i_2_reg_198              |  10|   0|   10|          0|
    |i_3_reg_209              |  10|   0|   10|          0|
    |i_4_reg_616              |  10|   0|   10|          0|
    |i_5_reg_629              |  10|   0|   10|          0|
    |i_6_reg_672              |  10|   0|   10|          0|
    |i_7_reg_680              |  10|   0|   10|          0|
    |i_8_reg_597              |  10|   0|   10|          0|
    |i_i_reg_152              |  10|   0|   10|          0|
    |i_reg_164                |  10|   0|   10|          0|
    |r_2_reg_607              |   3|   0|    3|          0|
    |r_coeffs_addr_3_reg_667  |  10|   0|   10|          0|
    |r_coeffs_addr_4_reg_685  |  10|   0|   10|          0|
    |r_coeffs_addr_reg_621    |  10|   0|   10|          0|
    |r_coeffs_load_1_reg_649  |  16|   0|   16|          0|
    |r_coeffs_load_2_reg_654  |  16|   0|   16|          0|
    |s_reg_186                |  16|   0|   16|          0|
    |tmp_12_reg_589           |  11|   0|   11|          0|
    |tmp_22_reg_644           |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 206|   0|  206|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |   sample_iid_plus   | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |   sample_iid_plus   | return value |
|ap_start               |  in |    1| ap_ctrl_hs |   sample_iid_plus   | return value |
|ap_done                | out |    1| ap_ctrl_hs |   sample_iid_plus   | return value |
|ap_idle                | out |    1| ap_ctrl_hs |   sample_iid_plus   | return value |
|ap_ready               | out |    1| ap_ctrl_hs |   sample_iid_plus   | return value |
|r_coeffs_address0      | out |   10|  ap_memory |       r_coeffs      |     array    |
|r_coeffs_ce0           | out |    1|  ap_memory |       r_coeffs      |     array    |
|r_coeffs_we0           | out |    1|  ap_memory |       r_coeffs      |     array    |
|r_coeffs_d0            | out |   16|  ap_memory |       r_coeffs      |     array    |
|r_coeffs_q0            |  in |   16|  ap_memory |       r_coeffs      |     array    |
|r_coeffs_address1      | out |   10|  ap_memory |       r_coeffs      |     array    |
|r_coeffs_ce1           | out |    1|  ap_memory |       r_coeffs      |     array    |
|r_coeffs_we1           | out |    1|  ap_memory |       r_coeffs      |     array    |
|r_coeffs_d1            | out |   16|  ap_memory |       r_coeffs      |     array    |
|r_coeffs_q1            |  in |   16|  ap_memory |       r_coeffs      |     array    |
|uniformbytes_address0  | out |   11|  ap_memory |     uniformbytes    |     array    |
|uniformbytes_ce0       | out |    1|  ap_memory |     uniformbytes    |     array    |
|uniformbytes_q0        |  in |    8|  ap_memory |     uniformbytes    |     array    |
|uniformbytes_offset    |  in |   12|   ap_none  | uniformbytes_offset |    scalar    |
+-----------------------+-----+-----+------------+---------------------+--------------+

