
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_28672:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x135c25 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5e5df6 and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f135c25; op2val:0x3fde5df6;
op3val:0x7c7e0000; valaddr_reg:x3; val_offset:86016*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86016*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28673:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x135c25 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5e5df6 and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f135c25; op2val:0x3fde5df6;
op3val:0x7c7f0000; valaddr_reg:x3; val_offset:86019*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86019*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28674:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x135c25 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5e5df6 and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f135c25; op2val:0x3fde5df6;
op3val:0x7c7f8000; valaddr_reg:x3; val_offset:86022*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86022*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28675:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x135c25 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5e5df6 and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f135c25; op2val:0x3fde5df6;
op3val:0x7c7fc000; valaddr_reg:x3; val_offset:86025*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86025*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28676:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x135c25 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5e5df6 and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f135c25; op2val:0x3fde5df6;
op3val:0x7c7fe000; valaddr_reg:x3; val_offset:86028*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86028*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28677:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x135c25 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5e5df6 and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f135c25; op2val:0x3fde5df6;
op3val:0x7c7ff000; valaddr_reg:x3; val_offset:86031*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86031*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28678:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x135c25 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5e5df6 and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f135c25; op2val:0x3fde5df6;
op3val:0x7c7ff800; valaddr_reg:x3; val_offset:86034*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86034*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28679:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x135c25 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5e5df6 and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f135c25; op2val:0x3fde5df6;
op3val:0x7c7ffc00; valaddr_reg:x3; val_offset:86037*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86037*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28680:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x135c25 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5e5df6 and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f135c25; op2val:0x3fde5df6;
op3val:0x7c7ffe00; valaddr_reg:x3; val_offset:86040*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86040*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28681:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x135c25 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5e5df6 and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f135c25; op2val:0x3fde5df6;
op3val:0x7c7fff00; valaddr_reg:x3; val_offset:86043*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86043*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28682:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x135c25 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5e5df6 and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f135c25; op2val:0x3fde5df6;
op3val:0x7c7fff80; valaddr_reg:x3; val_offset:86046*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86046*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28683:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x135c25 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5e5df6 and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f135c25; op2val:0x3fde5df6;
op3val:0x7c7fffc0; valaddr_reg:x3; val_offset:86049*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86049*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28684:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x135c25 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5e5df6 and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f135c25; op2val:0x3fde5df6;
op3val:0x7c7fffe0; valaddr_reg:x3; val_offset:86052*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86052*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28685:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x135c25 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5e5df6 and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f135c25; op2val:0x3fde5df6;
op3val:0x7c7ffff0; valaddr_reg:x3; val_offset:86055*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86055*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28686:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x135c25 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5e5df6 and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f135c25; op2val:0x3fde5df6;
op3val:0x7c7ffff8; valaddr_reg:x3; val_offset:86058*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86058*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28687:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x135c25 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5e5df6 and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f135c25; op2val:0x3fde5df6;
op3val:0x7c7ffffc; valaddr_reg:x3; val_offset:86061*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86061*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28688:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x135c25 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5e5df6 and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f135c25; op2val:0x3fde5df6;
op3val:0x7c7ffffe; valaddr_reg:x3; val_offset:86064*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86064*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28689:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x135c25 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5e5df6 and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f135c25; op2val:0x3fde5df6;
op3val:0x7c7fffff; valaddr_reg:x3; val_offset:86067*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86067*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28690:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x135c25 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5e5df6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f135c25; op2val:0x3fde5df6;
op3val:0x7f000001; valaddr_reg:x3; val_offset:86070*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86070*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28691:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x135c25 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5e5df6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f135c25; op2val:0x3fde5df6;
op3val:0x7f000003; valaddr_reg:x3; val_offset:86073*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86073*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28692:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x135c25 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5e5df6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f135c25; op2val:0x3fde5df6;
op3val:0x7f000007; valaddr_reg:x3; val_offset:86076*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86076*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28693:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x135c25 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5e5df6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f135c25; op2val:0x3fde5df6;
op3val:0x7f199999; valaddr_reg:x3; val_offset:86079*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86079*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28694:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x135c25 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5e5df6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f135c25; op2val:0x3fde5df6;
op3val:0x7f249249; valaddr_reg:x3; val_offset:86082*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86082*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28695:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x135c25 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5e5df6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f135c25; op2val:0x3fde5df6;
op3val:0x7f333333; valaddr_reg:x3; val_offset:86085*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86085*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28696:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x135c25 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5e5df6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f135c25; op2val:0x3fde5df6;
op3val:0x7f36db6d; valaddr_reg:x3; val_offset:86088*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86088*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28697:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x135c25 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5e5df6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f135c25; op2val:0x3fde5df6;
op3val:0x7f3bbbbb; valaddr_reg:x3; val_offset:86091*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86091*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28698:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x135c25 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5e5df6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f135c25; op2val:0x3fde5df6;
op3val:0x7f444444; valaddr_reg:x3; val_offset:86094*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86094*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28699:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x135c25 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5e5df6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f135c25; op2val:0x3fde5df6;
op3val:0x7f4ccccc; valaddr_reg:x3; val_offset:86097*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86097*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28700:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x135c25 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5e5df6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f135c25; op2val:0x3fde5df6;
op3val:0x7f5b6db6; valaddr_reg:x3; val_offset:86100*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86100*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28701:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x135c25 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5e5df6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f135c25; op2val:0x3fde5df6;
op3val:0x7f666666; valaddr_reg:x3; val_offset:86103*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86103*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28702:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x135c25 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5e5df6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f135c25; op2val:0x3fde5df6;
op3val:0x7f6db6db; valaddr_reg:x3; val_offset:86106*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86106*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28703:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x135c25 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5e5df6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f135c25; op2val:0x3fde5df6;
op3val:0x7f7ffff8; valaddr_reg:x3; val_offset:86109*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86109*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28704:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x135c25 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5e5df6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f135c25; op2val:0x3fde5df6;
op3val:0x7f7ffffc; valaddr_reg:x3; val_offset:86112*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86112*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28705:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x135c25 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5e5df6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f135c25; op2val:0x3fde5df6;
op3val:0x7f7ffffe; valaddr_reg:x3; val_offset:86115*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86115*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28706:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xb3800000; valaddr_reg:x3; val_offset:86118*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86118*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28707:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xb3800001; valaddr_reg:x3; val_offset:86121*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86121*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28708:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xb3800003; valaddr_reg:x3; val_offset:86124*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86124*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28709:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xb3800007; valaddr_reg:x3; val_offset:86127*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86127*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28710:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xb380000f; valaddr_reg:x3; val_offset:86130*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86130*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28711:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xb380001f; valaddr_reg:x3; val_offset:86133*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86133*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28712:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xb380003f; valaddr_reg:x3; val_offset:86136*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86136*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28713:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xb380007f; valaddr_reg:x3; val_offset:86139*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86139*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28714:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xb38000ff; valaddr_reg:x3; val_offset:86142*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86142*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28715:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xb38001ff; valaddr_reg:x3; val_offset:86145*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86145*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28716:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xb38003ff; valaddr_reg:x3; val_offset:86148*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86148*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28717:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xb38007ff; valaddr_reg:x3; val_offset:86151*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86151*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28718:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xb3800fff; valaddr_reg:x3; val_offset:86154*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86154*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28719:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xb3801fff; valaddr_reg:x3; val_offset:86157*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86157*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28720:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xb3803fff; valaddr_reg:x3; val_offset:86160*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86160*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28721:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xb3807fff; valaddr_reg:x3; val_offset:86163*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86163*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28722:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xb380ffff; valaddr_reg:x3; val_offset:86166*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86166*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28723:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xb381ffff; valaddr_reg:x3; val_offset:86169*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86169*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28724:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xb383ffff; valaddr_reg:x3; val_offset:86172*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86172*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28725:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xb387ffff; valaddr_reg:x3; val_offset:86175*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86175*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28726:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xb38fffff; valaddr_reg:x3; val_offset:86178*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86178*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28727:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xb39fffff; valaddr_reg:x3; val_offset:86181*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86181*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28728:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xb3bfffff; valaddr_reg:x3; val_offset:86184*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86184*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28729:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xb3c00000; valaddr_reg:x3; val_offset:86187*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86187*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28730:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xb3e00000; valaddr_reg:x3; val_offset:86190*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86190*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28731:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xb3f00000; valaddr_reg:x3; val_offset:86193*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86193*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28732:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xb3f80000; valaddr_reg:x3; val_offset:86196*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86196*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28733:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xb3fc0000; valaddr_reg:x3; val_offset:86199*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86199*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28734:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xb3fe0000; valaddr_reg:x3; val_offset:86202*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86202*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28735:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xb3ff0000; valaddr_reg:x3; val_offset:86205*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86205*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28736:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xb3ff8000; valaddr_reg:x3; val_offset:86208*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86208*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28737:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xb3ffc000; valaddr_reg:x3; val_offset:86211*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86211*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28738:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xb3ffe000; valaddr_reg:x3; val_offset:86214*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86214*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28739:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xb3fff000; valaddr_reg:x3; val_offset:86217*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86217*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28740:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xb3fff800; valaddr_reg:x3; val_offset:86220*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86220*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28741:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xb3fffc00; valaddr_reg:x3; val_offset:86223*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86223*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28742:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xb3fffe00; valaddr_reg:x3; val_offset:86226*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86226*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28743:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xb3ffff00; valaddr_reg:x3; val_offset:86229*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86229*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28744:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xb3ffff80; valaddr_reg:x3; val_offset:86232*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86232*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28745:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xb3ffffc0; valaddr_reg:x3; val_offset:86235*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86235*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28746:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xb3ffffe0; valaddr_reg:x3; val_offset:86238*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86238*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28747:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xb3fffff0; valaddr_reg:x3; val_offset:86241*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86241*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28748:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xb3fffff8; valaddr_reg:x3; val_offset:86244*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86244*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28749:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xb3fffffc; valaddr_reg:x3; val_offset:86247*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86247*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28750:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xb3fffffe; valaddr_reg:x3; val_offset:86250*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86250*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28751:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xb3ffffff; valaddr_reg:x3; val_offset:86253*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86253*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28752:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xbf800001; valaddr_reg:x3; val_offset:86256*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86256*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28753:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xbf800003; valaddr_reg:x3; val_offset:86259*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86259*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28754:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xbf800007; valaddr_reg:x3; val_offset:86262*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86262*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28755:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xbf999999; valaddr_reg:x3; val_offset:86265*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86265*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28756:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:86268*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86268*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28757:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:86271*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86271*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28758:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:86274*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86274*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28759:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:86277*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86277*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28760:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:86280*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86280*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28761:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:86283*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86283*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28762:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:86286*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86286*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28763:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:86289*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86289*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28764:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:86292*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86292*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28765:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:86295*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86295*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28766:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:86298*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86298*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28767:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x137255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x378f20 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f137255; op2val:0x80378f20;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:86301*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86301*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28768:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7a and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbd000000; valaddr_reg:x3; val_offset:86304*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86304*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28769:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7a and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbd000001; valaddr_reg:x3; val_offset:86307*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86307*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28770:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7a and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbd000003; valaddr_reg:x3; val_offset:86310*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86310*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28771:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7a and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbd000007; valaddr_reg:x3; val_offset:86313*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86313*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28772:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7a and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbd00000f; valaddr_reg:x3; val_offset:86316*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86316*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28773:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7a and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbd00001f; valaddr_reg:x3; val_offset:86319*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86319*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28774:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7a and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbd00003f; valaddr_reg:x3; val_offset:86322*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86322*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28775:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7a and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbd00007f; valaddr_reg:x3; val_offset:86325*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86325*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28776:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7a and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbd0000ff; valaddr_reg:x3; val_offset:86328*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86328*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28777:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7a and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbd0001ff; valaddr_reg:x3; val_offset:86331*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86331*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28778:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7a and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbd0003ff; valaddr_reg:x3; val_offset:86334*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86334*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28779:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7a and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbd0007ff; valaddr_reg:x3; val_offset:86337*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86337*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28780:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7a and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbd000fff; valaddr_reg:x3; val_offset:86340*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86340*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28781:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7a and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbd001fff; valaddr_reg:x3; val_offset:86343*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86343*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28782:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7a and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbd003fff; valaddr_reg:x3; val_offset:86346*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86346*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28783:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7a and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbd007fff; valaddr_reg:x3; val_offset:86349*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86349*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28784:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7a and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbd00ffff; valaddr_reg:x3; val_offset:86352*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86352*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28785:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7a and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbd01ffff; valaddr_reg:x3; val_offset:86355*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86355*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28786:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7a and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbd03ffff; valaddr_reg:x3; val_offset:86358*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86358*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28787:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7a and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbd07ffff; valaddr_reg:x3; val_offset:86361*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86361*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28788:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7a and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbd0fffff; valaddr_reg:x3; val_offset:86364*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86364*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28789:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7a and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbd1fffff; valaddr_reg:x3; val_offset:86367*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86367*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28790:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7a and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbd3fffff; valaddr_reg:x3; val_offset:86370*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86370*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28791:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7a and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbd400000; valaddr_reg:x3; val_offset:86373*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86373*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28792:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7a and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbd600000; valaddr_reg:x3; val_offset:86376*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86376*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28793:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7a and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbd700000; valaddr_reg:x3; val_offset:86379*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86379*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28794:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7a and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbd780000; valaddr_reg:x3; val_offset:86382*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86382*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28795:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7a and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbd7c0000; valaddr_reg:x3; val_offset:86385*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86385*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28796:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7a and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbd7e0000; valaddr_reg:x3; val_offset:86388*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86388*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28797:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7a and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbd7f0000; valaddr_reg:x3; val_offset:86391*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86391*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28798:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7a and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbd7f8000; valaddr_reg:x3; val_offset:86394*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86394*0 + 3*224*FLEN/8, x4, x1, x2)

inst_28799:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7a and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbd7fc000; valaddr_reg:x3; val_offset:86397*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86397*0 + 3*224*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2131975205,32,FLEN)
NAN_BOXED(1071537654,32,FLEN)
NAN_BOXED(2088632320,32,FLEN)
NAN_BOXED(2131975205,32,FLEN)
NAN_BOXED(1071537654,32,FLEN)
NAN_BOXED(2088697856,32,FLEN)
NAN_BOXED(2131975205,32,FLEN)
NAN_BOXED(1071537654,32,FLEN)
NAN_BOXED(2088730624,32,FLEN)
NAN_BOXED(2131975205,32,FLEN)
NAN_BOXED(1071537654,32,FLEN)
NAN_BOXED(2088747008,32,FLEN)
NAN_BOXED(2131975205,32,FLEN)
NAN_BOXED(1071537654,32,FLEN)
NAN_BOXED(2088755200,32,FLEN)
NAN_BOXED(2131975205,32,FLEN)
NAN_BOXED(1071537654,32,FLEN)
NAN_BOXED(2088759296,32,FLEN)
NAN_BOXED(2131975205,32,FLEN)
NAN_BOXED(1071537654,32,FLEN)
NAN_BOXED(2088761344,32,FLEN)
NAN_BOXED(2131975205,32,FLEN)
NAN_BOXED(1071537654,32,FLEN)
NAN_BOXED(2088762368,32,FLEN)
NAN_BOXED(2131975205,32,FLEN)
NAN_BOXED(1071537654,32,FLEN)
NAN_BOXED(2088762880,32,FLEN)
NAN_BOXED(2131975205,32,FLEN)
NAN_BOXED(1071537654,32,FLEN)
NAN_BOXED(2088763136,32,FLEN)
NAN_BOXED(2131975205,32,FLEN)
NAN_BOXED(1071537654,32,FLEN)
NAN_BOXED(2088763264,32,FLEN)
NAN_BOXED(2131975205,32,FLEN)
NAN_BOXED(1071537654,32,FLEN)
NAN_BOXED(2088763328,32,FLEN)
NAN_BOXED(2131975205,32,FLEN)
NAN_BOXED(1071537654,32,FLEN)
NAN_BOXED(2088763360,32,FLEN)
NAN_BOXED(2131975205,32,FLEN)
NAN_BOXED(1071537654,32,FLEN)
NAN_BOXED(2088763376,32,FLEN)
NAN_BOXED(2131975205,32,FLEN)
NAN_BOXED(1071537654,32,FLEN)
NAN_BOXED(2088763384,32,FLEN)
NAN_BOXED(2131975205,32,FLEN)
NAN_BOXED(1071537654,32,FLEN)
NAN_BOXED(2088763388,32,FLEN)
NAN_BOXED(2131975205,32,FLEN)
NAN_BOXED(1071537654,32,FLEN)
NAN_BOXED(2088763390,32,FLEN)
NAN_BOXED(2131975205,32,FLEN)
NAN_BOXED(1071537654,32,FLEN)
NAN_BOXED(2088763391,32,FLEN)
NAN_BOXED(2131975205,32,FLEN)
NAN_BOXED(1071537654,32,FLEN)
NAN_BOXED(2130706433,32,FLEN)
NAN_BOXED(2131975205,32,FLEN)
NAN_BOXED(1071537654,32,FLEN)
NAN_BOXED(2130706435,32,FLEN)
NAN_BOXED(2131975205,32,FLEN)
NAN_BOXED(1071537654,32,FLEN)
NAN_BOXED(2130706439,32,FLEN)
NAN_BOXED(2131975205,32,FLEN)
NAN_BOXED(1071537654,32,FLEN)
NAN_BOXED(2132384153,32,FLEN)
NAN_BOXED(2131975205,32,FLEN)
NAN_BOXED(1071537654,32,FLEN)
NAN_BOXED(2133103177,32,FLEN)
NAN_BOXED(2131975205,32,FLEN)
NAN_BOXED(1071537654,32,FLEN)
NAN_BOXED(2134061875,32,FLEN)
NAN_BOXED(2131975205,32,FLEN)
NAN_BOXED(1071537654,32,FLEN)
NAN_BOXED(2134301549,32,FLEN)
NAN_BOXED(2131975205,32,FLEN)
NAN_BOXED(1071537654,32,FLEN)
NAN_BOXED(2134621115,32,FLEN)
NAN_BOXED(2131975205,32,FLEN)
NAN_BOXED(1071537654,32,FLEN)
NAN_BOXED(2135180356,32,FLEN)
NAN_BOXED(2131975205,32,FLEN)
NAN_BOXED(1071537654,32,FLEN)
NAN_BOXED(2135739596,32,FLEN)
NAN_BOXED(2131975205,32,FLEN)
NAN_BOXED(1071537654,32,FLEN)
NAN_BOXED(2136698294,32,FLEN)
NAN_BOXED(2131975205,32,FLEN)
NAN_BOXED(1071537654,32,FLEN)
NAN_BOXED(2137417318,32,FLEN)
NAN_BOXED(2131975205,32,FLEN)
NAN_BOXED(1071537654,32,FLEN)
NAN_BOXED(2137896667,32,FLEN)
NAN_BOXED(2131975205,32,FLEN)
NAN_BOXED(1071537654,32,FLEN)
NAN_BOXED(2139095032,32,FLEN)
NAN_BOXED(2131975205,32,FLEN)
NAN_BOXED(1071537654,32,FLEN)
NAN_BOXED(2139095036,32,FLEN)
NAN_BOXED(2131975205,32,FLEN)
NAN_BOXED(1071537654,32,FLEN)
NAN_BOXED(2139095038,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3011510272,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3011510273,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3011510275,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3011510279,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3011510287,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3011510303,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3011510335,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3011510399,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3011510527,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3011510783,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3011511295,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3011512319,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3011514367,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3011518463,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3011526655,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3011543039,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3011575807,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3011641343,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3011772415,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3012034559,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3012558847,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3013607423,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3015704575,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3015704576,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3017801728,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3018850304,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3019374592,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3019636736,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3019767808,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3019833344,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3019866112,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3019882496,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3019890688,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3019894784,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3019896832,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3019897856,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3019898368,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3019898624,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3019898752,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3019898816,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3019898848,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3019898864,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3019898872,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3019898876,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3019898878,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3019898879,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2131980885,32,FLEN)
NAN_BOXED(2151124768,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3170893824,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3170893825,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3170893827,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3170893831,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3170893839,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3170893855,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3170893887,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3170893951,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3170894079,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3170894335,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3170894847,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3170895871,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3170897919,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3170902015,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3170910207,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3170926591,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3170959359,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3171024895,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3171155967,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3171418111,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3171942399,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3172990975,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3175088127,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3175088128,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3177185280,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3178233856,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3178758144,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3179020288,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3179151360,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3179216896,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3179249664,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3179266048,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
