
*** Running vivado
    with args -log myproject.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source myproject.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file '/home/work1/.Xilinx/Vivado/2023.2/strategies/Vivado Implementation Defaults.Vivado Implementation 2020.psg' discarded because strategy with same name already parsed from '/home/work1/Apps/Vivado/2023.2/strategies/VDI2020.psg'
WARNING: [Runs 36-547] User Strategy 'Vivado Synthesis Defaults' from file '/home/work1/.Xilinx/Vivado/2023.2/strategies/Vivado Synthesis Defaults.Vivado Synthesis 2020.psg' discarded because strategy with same name already parsed from '/home/work1/Apps/Vivado/2023.2/strategies/VDS2020.psg'
source myproject.tcl -notrace
Command: synth_design -top myproject -part xcku5p-ffvb676-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2196054
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1929.961 ; gain = 416.566 ; free physical = 292 ; free virtual = 26908
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'myproject' [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject.v:9]
INFO: [Synth 8-6157] synthesizing module 'myproject_CTRL_s_axi' [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_CTRL_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_CTRL_s_axi.v:197]
INFO: [Synth 8-6155] done synthesizing module 'myproject_CTRL_s_axi' (0#1) [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_CTRL_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s' [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s' [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s' [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s' (0#1) [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s' (0#1) [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'myproject_regslice_both' [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_regslice_both.v:11]
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_regslice_both' (0#1) [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s' (0#1) [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'myproject_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_s' [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'myproject_flow_control_loop_pipe' [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_flow_control_loop_pipe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'myproject_flow_control_loop_pipe' (0#1) [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_flow_control_loop_pipe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'myproject_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_s' (0#1) [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'myproject_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_s' [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'myproject_conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth' [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth.v:9]
INFO: [Synth 8-6157] synthesizing module 'myproject_sparsemux_19_4_16_1_1' [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_sparsemux_19_4_16_1_1.v:9]
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter def_WIDTH bound to: 16 - type: integer 
	Parameter sel_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter CASE0 bound to: 4'b0000 
	Parameter CASE1 bound to: 4'b0001 
	Parameter CASE2 bound to: 4'b0010 
	Parameter CASE3 bound to: 4'b0011 
	Parameter CASE4 bound to: 4'b0100 
	Parameter CASE5 bound to: 4'b0101 
	Parameter CASE6 bound to: 4'b0110 
	Parameter CASE7 bound to: 4'b0111 
	Parameter CASE8 bound to: 4'b1000 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_sparsemux_19_4_16_1_1' (0#1) [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_sparsemux_19_4_16_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'myproject_flow_control_loop_pipe_sequential_init' [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'myproject_flow_control_loop_pipe_sequential_init' (0#1) [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'myproject_conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth' (0#1) [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth.v:9]
INFO: [Synth 8-6155] done synthesizing module 'myproject_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_s' (0#1) [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'myproject_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_s' [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'myproject_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_s' (0#1) [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'myproject_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_s' [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare' [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare.v:9]
INFO: [Synth 8-6155] done synthesizing module 'myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare' (0#1) [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare.v:9]
INFO: [Synth 8-6155] done synthesizing module 'myproject_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_s' (0#1) [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'myproject_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s' [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'myproject_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg' [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.v:7]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
INFO: [Synth 8-3876] $readmem data file './myproject_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.dat' is read successfully [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.v:28]
INFO: [Synth 8-6155] done synthesizing module 'myproject_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg' (0#1) [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.v:7]
INFO: [Synth 8-6155] done synthesizing module 'myproject_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s' (0#1) [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'myproject_fifo_w320_d247_A' [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_fifo_w320_d247_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'myproject_fifo_w320_d247_A_ram' [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_fifo_w320_d247_A.v:188]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 320 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 246 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_fifo_w320_d247_A_ram' (0#1) [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_fifo_w320_d247_A.v:188]
INFO: [Synth 8-6155] done synthesizing module 'myproject_fifo_w320_d247_A' (0#1) [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_fifo_w320_d247_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'myproject_fifo_w160_d238_A' [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_fifo_w160_d238_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'myproject_fifo_w160_d238_A_ram' [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_fifo_w160_d238_A.v:188]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 160 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 237 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_fifo_w160_d238_A_ram' (0#1) [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_fifo_w160_d238_A.v:188]
INFO: [Synth 8-6155] done synthesizing module 'myproject_fifo_w160_d238_A' (0#1) [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_fifo_w160_d238_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'myproject_fifo_w16_d1_S' [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_fifo_w16_d1_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'myproject_fifo_w16_d1_S_ShiftReg' [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_fifo_w16_d1_S.v:130]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_fifo_w16_d1_S_ShiftReg' (0#1) [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_fifo_w16_d1_S.v:130]
WARNING: [Synth 8-7071] port 'reset' of module 'myproject_fifo_w16_d1_S_ShiftReg' is unconnected for instance 'U_myproject_fifo_w16_d1_S_ShiftReg' [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_fifo_w16_d1_S.v:53]
WARNING: [Synth 8-7023] instance 'U_myproject_fifo_w16_d1_S_ShiftReg' of module 'myproject_fifo_w16_d1_S_ShiftReg' has 6 connections declared, but only 5 given [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_fifo_w16_d1_S.v:53]
INFO: [Synth 8-6155] done synthesizing module 'myproject_fifo_w16_d1_S' (0#1) [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_fifo_w16_d1_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'myproject_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0' [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'myproject_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0_ShiftReg' [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0.v:117]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0_ShiftReg' (0#1) [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0.v:117]
WARNING: [Synth 8-7071] port 'reset' of module 'myproject_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0_ShiftReg' is unconnected for instance 'U_myproject_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0_ShiftReg' [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0.v:50]
WARNING: [Synth 8-7023] instance 'U_myproject_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0_ShiftReg' of module 'myproject_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0_ShiftReg' has 6 connections declared, but only 5 given [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0.v:50]
INFO: [Synth 8-6155] done synthesizing module 'myproject_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0' (0#1) [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'myproject_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4fYi' [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4fYi.v:11]
INFO: [Synth 8-6157] synthesizing module 'myproject_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4fYi_ShiftReg' [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4fYi.v:117]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4fYi_ShiftReg' (0#1) [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4fYi.v:117]
WARNING: [Synth 8-7071] port 'reset' of module 'myproject_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4fYi_ShiftReg' is unconnected for instance 'U_myproject_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4fYi_ShiftReg' [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4fYi.v:50]
WARNING: [Synth 8-7023] instance 'U_myproject_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4fYi_ShiftReg' of module 'myproject_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4fYi_ShiftReg' has 6 connections declared, but only 5 given [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4fYi.v:50]
INFO: [Synth 8-6155] done synthesizing module 'myproject_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4fYi' (0#1) [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4fYi.v:11]
INFO: [Synth 8-6157] synthesizing module 'myproject_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_U0' [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'myproject_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_U0_ShiftReg' [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_U0.v:117]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_U0_ShiftReg' (0#1) [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_U0.v:117]
WARNING: [Synth 8-7071] port 'reset' of module 'myproject_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_U0_ShiftReg' is unconnected for instance 'U_myproject_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_U0_ShiftReg' [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_U0.v:50]
WARNING: [Synth 8-7023] instance 'U_myproject_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_U0_ShiftReg' of module 'myproject_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_U0_ShiftReg' has 6 connections declared, but only 5 given [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_U0.v:50]
INFO: [Synth 8-6155] done synthesizing module 'myproject_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_U0' (0#1) [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'myproject_start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_U0' [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'myproject_start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_U0_ShiftReg' [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_U0.v:117]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_U0_ShiftReg' (0#1) [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_U0.v:117]
WARNING: [Synth 8-7071] port 'reset' of module 'myproject_start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_U0_ShiftReg' is unconnected for instance 'U_myproject_start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_U0_ShiftReg' [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_U0.v:50]
WARNING: [Synth 8-7023] instance 'U_myproject_start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_U0_ShiftReg' of module 'myproject_start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_U0_ShiftReg' has 6 connections declared, but only 5 given [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_U0.v:50]
INFO: [Synth 8-6155] done synthesizing module 'myproject_start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_U0' (0#1) [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'myproject_start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_U0' [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'myproject_start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_U0_ShiftReg' [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_U0.v:117]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_U0_ShiftReg' (0#1) [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_U0.v:117]
WARNING: [Synth 8-7071] port 'reset' of module 'myproject_start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_U0_ShiftReg' is unconnected for instance 'U_myproject_start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_U0_ShiftReg' [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_U0.v:50]
WARNING: [Synth 8-7023] instance 'U_myproject_start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_U0_ShiftReg' of module 'myproject_start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_U0_ShiftReg' has 6 connections declared, but only 5 given [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_U0.v:50]
INFO: [Synth 8-6155] done synthesizing module 'myproject_start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_U0' (0#1) [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'myproject' (0#1) [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject.v:9]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_CTRL_s_axi.v:254]
WARNING: [Synth 8-7129] Port reset in module myproject_start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module myproject_start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module myproject_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module myproject_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4fYi_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module myproject_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module myproject_fifo_w16_d1_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module myproject_fifo_w16_d1_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module myproject_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer7_out_num_data_valid[1] in module myproject_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer7_out_num_data_valid[0] in module myproject_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer7_out_fifo_cap[1] in module myproject_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer7_out_fifo_cap[0] in module myproject_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[159] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[158] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[157] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[156] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[155] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[154] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[153] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[152] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[151] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[150] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[149] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[148] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[147] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[146] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[145] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[144] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[143] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[142] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[141] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[140] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[139] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[138] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[137] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[136] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[135] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[134] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[133] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[132] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[131] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[130] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[129] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[128] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[127] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[126] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[125] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[124] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[123] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[122] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[121] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[120] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[119] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[118] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[117] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[116] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[115] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[114] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[113] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[112] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[111] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[110] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[109] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[108] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[107] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[106] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[105] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[104] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[103] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[102] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[101] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[100] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[99] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[98] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[97] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[96] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[95] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[94] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[93] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[92] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[91] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[90] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[89] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[88] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[87] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[86] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[85] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[84] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[83] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[82] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[81] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[80] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[79] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[78] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[77] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[76] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[75] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[74] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[73] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_dout[72] in module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2028.930 ; gain = 515.535 ; free physical = 294 ; free virtual = 26827
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2046.742 ; gain = 533.348 ; free physical = 272 ; free virtual = 26804
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku5p-ffvb676-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcku5p-ffvb676-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2063.652 ; gain = 550.258 ; free physical = 271 ; free virtual = 26804
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'myproject_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'myproject_CTRL_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'myproject_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'myproject_CTRL_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2063.652 ; gain = 550.258 ; free physical = 205 ; free virtual = 26758
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   3 Input   13 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 8     
	   3 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 12    
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 9     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	              320 Bit    Registers := 2     
	              160 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 225   
	               15 Bit    Registers := 30    
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 12    
	                8 Bit    Registers := 13    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 86    
+---RAMs : 
	              76K Bit	(246 X 320 bit)          RAMs := 2     
	              37K Bit	(237 X 160 bit)          RAMs := 2     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 22    
	   2 Input   15 Bit        Muxes := 30    
	   3 Input   13 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   3 Input    9 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 10    
	   3 Input    5 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	   3 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 21    
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 95    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1824 (col length:96)
BRAMs: 960 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
RAM ("myproject_fifo_w320_d247_A:/U_myproject_fifo_w320_d247_A_ram/mem_reg") is too shallow (depth = 246) to use URAM. Choosing BRAM instead of URAM 
RAM ("myproject_fifo_w160_d238_A:/U_myproject_fifo_w160_d238_A_ram/mem_reg") is too shallow (depth = 237) to use URAM. Choosing BRAM instead of URAM 
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module myproject_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module myproject_CTRL_s_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2854.309 ; gain = 1340.914 ; free physical = 209 ; free virtual = 25954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-----------------------------------------------------------------------+------------------------+---------------+----------------+
|Module Name                                                            | RTL Object             | Depth x Width | Implemented As | 
+-----------------------------------------------------------------------+------------------------+---------------+----------------+
|myproject_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s | sigmoid_table_U/q0_reg | 1024x10       | Block RAM      | 
|myproject_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s | sigmoid_table_U/q0_reg | 1024x10       | Block RAM      | 
+-----------------------------------------------------------------------+------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2854.309 ; gain = 1340.914 ; free physical = 203 ; free virtual = 25953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_U0/sigmoid_table_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2854.309 ; gain = 1340.914 ; free physical = 203 ; free virtual = 25953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2854.309 ; gain = 1340.914 ; free physical = 192 ; free virtual = 25935
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2854.309 ; gain = 1340.914 ; free physical = 192 ; free virtual = 25935
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2854.309 ; gain = 1340.914 ; free physical = 192 ; free virtual = 25935
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2854.309 ; gain = 1340.914 ; free physical = 192 ; free virtual = 25935
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2854.309 ; gain = 1340.914 ; free physical = 192 ; free virtual = 25935
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2854.309 ; gain = 1340.914 ; free physical = 192 ; free virtual = 25935
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY8   |    50|
|3     |LUT1     |    26|
|4     |LUT2     |   234|
|5     |LUT3     |    63|
|6     |LUT4     |    82|
|7     |LUT5     |    88|
|8     |LUT6     |    92|
|9     |RAMB18E2 |     1|
|10    |FDRE     |   423|
|11    |FDSE     |    26|
|12    |IBUF     |    21|
|13    |OBUF     |    60|
+------+---------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
|      |Instance                                                                                   |Module                                                                                     |Cells |
+------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
|1     |top                                                                                        |                                                                                           |  1167|
|2     |  CTRL_s_axi_U                                                                             |myproject_CTRL_s_axi                                                                       |    55|
|3     |  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0                    |myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s             |   376|
|4     |    call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62 |myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s           |   331|
|5     |    regslice_both_input_1_U                                                                |myproject_regslice_both_4                                                                  |     8|
|6     |  conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_U0                   |myproject_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_s            |   206|
|7     |    grp_conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth_fu_745       |myproject_conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth            |    20|
|8     |      flow_control_loop_pipe_sequential_init_U                                             |myproject_flow_control_loop_pipe_sequential_init_3                                         |    16|
|9     |  dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_U0                         |myproject_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_s                  |    49|
|10    |    grp_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare_fu_59        |myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare            |    33|
|11    |      flow_control_loop_pipe_sequential_init_U                                             |myproject_flow_control_loop_pipe_sequential_init                                           |    22|
|12    |  layer2_out_U                                                                             |myproject_fifo_w320_d247_A                                                                 |    51|
|13    |  layer3_out_U                                                                             |myproject_fifo_w320_d247_A_0                                                               |    52|
|14    |  layer4_out_U                                                                             |myproject_fifo_w160_d238_A                                                                 |    51|
|15    |  layer5_out_U                                                                             |myproject_fifo_w160_d238_A_1                                                               |    53|
|16    |  layer7_out_U                                                                             |myproject_fifo_w16_d1_S                                                                    |    10|
|17    |  relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_U0                    |myproject_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_s             |    38|
|18    |    flow_control_loop_pipe_U                                                               |myproject_flow_control_loop_pipe_2                                                         |    20|
|19    |  relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0                    |myproject_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_s             |    38|
|20    |    flow_control_loop_pipe_U                                                               |myproject_flow_control_loop_pipe                                                           |    20|
|21    |  sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_U0                            |myproject_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s                     |    52|
|22    |    regslice_both_layer8_out_U                                                             |myproject_regslice_both                                                                    |    46|
|23    |    sigmoid_table_U                                                                        |myproject_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg |     1|
|24    |  start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4fYi_U       |myproject_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4fYi |    12|
|25    |  start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_U0_U             |myproject_start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_U0       |    11|
|26    |  start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_U0_U        |myproject_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_U0  |     9|
|27    |  start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0_U        |myproject_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0  |     9|
|28    |  start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_U0_U                |myproject_start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_U0          |    13|
+------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2854.309 ; gain = 1340.914 ; free physical = 192 ; free virtual = 25935
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 781 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2854.309 ; gain = 1340.914 ; free physical = 192 ; free virtual = 25935
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2854.316 ; gain = 1340.914 ; free physical = 192 ; free virtual = 25935
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2854.316 ; gain = 0.000 ; free physical = 453 ; free virtual = 26197
INFO: [Netlist 29-17] Analyzing 72 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2913.305 ; gain = 0.000 ; free physical = 432 ; free virtual = 26181
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 21 instances

Synth Design complete | Checksum: a669840e
INFO: [Common 17-83] Releasing license: Synthesis
91 Infos, 116 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2913.340 ; gain = 1403.914 ; free physical = 431 ; free virtual = 26179
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2285.689; main = 1968.013; forked = 383.256
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4498.203; main = 2913.309; forked = 1643.891
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2937.316 ; gain = 0.000 ; free physical = 431 ; free virtual = 26180
INFO: [Common 17-1381] The checkpoint '/home/work1/Work/CNN_iCube_FPGA/CNN_iCube_FPGA/CNN_iCube_FPGA.runs/synth_1/myproject.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file myproject_utilization_synth.rpt -pb myproject_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct  5 15:29:04 2025...
