|                      Set up SRAM main memory
|  Bank Cfg Reg 2 set to 16-bit I/F, 1 wait, use CE1 for Hi&Low Byte
0xFFFFA108=0x900C
|  Segment Descriptor Reg 2 set to S/U R/W,non-cacheable,32-bit mode,Bank2
0xFFFFA048=0x7804
|  START2 reg set to zero
0xFFFFA008=0
|  STOP2 reg set to 128K
0xFFFFA028=0x00020000
|                       Change Default Segment
|  Bank Cfg Reg 0 set to 16-bit I/F, CE5 for Hi&Low Byte
0xFFFFA100=0x08C00
|  Segment Desc. Reg 8 set to S/U R/W,non-cache,32-bit mode,Bank0
0xFFFFA060=0x7801
|                         Map ROM out from 0
|  Bank Cfg Reg 1 set to  8-bit I/F, 3 wait, CE0 for Hi&Low Byte
0xFFFFA104=0x00003003
|  Segment Descriptor Reg 1 set to S/U RO,non-cache,32-bit mode,Bank1
0xFFFFA044=0x00002802
|  START1 reg set to 0x00100000 - By our own Memory Map
0xFFFFA004=0x00100000
|  STOP2 reg
0xFFFFA024=0x00120000
|  Configure internal SRAM
0xFFFFA404=0x3
sel ARM7DI any
|$vector_catch=0
