

================================================================
== Vitis HLS Report for 'dataflow_in_loop_IT_w0'
================================================================
* Date:           Tue Oct 21 00:22:30 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.774 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------+---------------+---------+------------+----------+------------+--------+------------+---------+
        |                  |               |   Latency (cycles)   |   Latency (absolute)  |       Interval      | Pipeline|
        |     Instance     |     Module    |   min   |     max    |    min   |     max    |   min  |     max    |   Type  |
        +------------------+---------------+---------+------------+----------+------------+--------+------------+---------+
        |entry_proc_U0     |entry_proc     |        0|           0|      0 ns|        0 ns|       0|           0|       no|
        |load_tile_mm_U0   |load_tile_mm   |        ?|           ?|         ?|           ?|       ?|           ?|       no|
        |compute_tile_U0   |compute_tile   |   782889|  3498408831|  7.829 ms|  34.984 sec|  782889|  3498408831|       no|
        |store_tile_mm_U0  |store_tile_mm  |        ?|           ?|         ?|           ?|       ?|           ?|       no|
        +------------------+---------------+---------+------------+----------+------------+--------+------------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      54|    -|
|FIFO             |        -|     -|     693|     469|    -|
|Instance         |       32|   163|   37933|   41336|    0|
|Memory           |       10|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|      99|    -|
|Register         |        -|     -|      11|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       42|   163|   38637|   41958|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       14|    13|      16|      35|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------+---------------+---------+-----+-------+-------+-----+
    |     Instance     |     Module    | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +------------------+---------------+---------+-----+-------+-------+-----+
    |compute_tile_U0   |compute_tile   |       32|  163|  37407|  40230|    0|
    |entry_proc_U0     |entry_proc     |        0|    0|      2|     20|    0|
    |load_tile_mm_U0   |load_tile_mm   |        0|    0|    272|    653|    0|
    |store_tile_mm_U0  |store_tile_mm  |        0|    0|    252|    433|    0|
    +------------------+---------------+---------+-----+-------+-------+-----+
    |Total             |               |       32|  163|  37933|  41336|    0|
    +------------------+---------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |                     Module                     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |inbuf_U   |dataflow_in_loop_IT_w0_inbuf_RAM_1P_BRAM_1R1W   |        8|  0|   0|    0|  1568|   32|     1|        50176|
    |outbuf_U  |dataflow_in_loop_IT_w0_outbuf_RAM_1P_BRAM_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    +----------+------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                                                |       10|  0|   0|    0|  2080|   64|     2|        66560|
    +----------+------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +--------------------+---------+----+----+-----+------+-----+---------+
    |        Name        | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------+---------+----+----+-----+------+-----+---------+
    |h0_c1_channel_U     |        0|  99|   0|    -|     2|    9|       18|
    |h0_c_channel_U      |        0|  99|   0|    -|     2|    9|       18|
    |output_ftmap_c_U    |        0|  99|   0|    -|     4|   64|      256|
    |phase_c3_channel_U  |        0|  99|   0|    -|     2|    1|        2|
    |phase_c_channel_U   |        0|  99|   0|    -|     2|    1|        2|
    |w0_c2_channel_U     |        0|  99|   0|    -|     2|    9|       18|
    |w0_c_channel_U      |        0|  99|   0|    -|     2|    9|       18|
    +--------------------+---------+----+----+-----+------+-----+---------+
    |Total               |        0| 693|   0|    0|    16|  102|      332|
    +--------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +----------------------------------------+----------+----+---+----+------------+------------+
    |              Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------+----------+----+---+----+------------+------------+
    |ap_channel_done_h0_c1_channel           |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_h0_c_channel            |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_inbuf                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_outbuf                  |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_phase_c3_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_phase_c_channel         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_w0_c2_channel           |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_w0_c_channel            |       and|   0|  0|   2|           1|           1|
    |ap_idle                                 |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                           |       and|   0|  0|   2|           1|           1|
    |compute_tile_U0_ap_continue             |       and|   0|  0|   2|           1|           1|
    |compute_tile_U0_ap_start                |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start                  |       and|   0|  0|   2|           1|           1|
    |load_tile_mm_U0_ap_continue             |       and|   0|  0|   2|           1|           1|
    |load_tile_mm_U0_ap_start                |       and|   0|  0|   2|           1|           1|
    |store_tile_mm_U0_ap_start               |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_h0_c1_channel     |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_h0_c_channel      |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_inbuf             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_outbuf            |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_phase_c3_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_phase_c_channel   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_w0_c2_channel     |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_w0_c_channel      |        or|   0|  0|   2|           1|           1|
    |ap_sync_compute_tile_U0_ap_ready        |        or|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready          |        or|   0|  0|   2|           1|           1|
    |ap_sync_load_tile_mm_U0_ap_ready        |        or|   0|  0|   2|           1|           1|
    +----------------------------------------+----------+----+---+----+------------+------------+
    |Total                                   |          |   0|  0|  54|          27|          27|
    +----------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_h0_c1_channel     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_h0_c_channel      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_inbuf             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_outbuf            |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_phase_c3_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_phase_c_channel   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_w0_c2_channel     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_w0_c_channel      |   9|          2|    1|          2|
    |ap_sync_reg_compute_tile_U0_ap_ready        |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc_U0_ap_ready          |   9|          2|    1|          2|
    |ap_sync_reg_load_tile_mm_U0_ap_ready        |   9|          2|    1|          2|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       |  99|         22|   11|         22|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+---+----+-----+-----------+
    |                    Name                    | FF| LUT| Bits| Const Bits|
    +--------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_h0_c1_channel     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_h0_c_channel      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_inbuf             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_outbuf            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_phase_c3_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_phase_c_channel   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_w0_c2_channel     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_w0_c_channel      |  1|   0|    1|          0|
    |ap_sync_reg_compute_tile_U0_ap_ready        |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready          |  1|   0|    1|          0|
    |ap_sync_reg_load_tile_mm_U0_ap_ready        |  1|   0|    1|          0|
    +--------------------------------------------+---+----+-----+-----------+
    |Total                                       | 11|   0|   11|          0|
    +--------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|                                        RTL Ports                                        | Dir | Bits|  Protocol  |                                   Source Object                                  |    C Type    |
+-----------------------------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|m_axi_gmem_in_AWVALID                                                                    |  out|    1|       m_axi|                                                                           gmem_in|       pointer|
|m_axi_gmem_in_AWREADY                                                                    |   in|    1|       m_axi|                                                                           gmem_in|       pointer|
|m_axi_gmem_in_AWADDR                                                                     |  out|   64|       m_axi|                                                                           gmem_in|       pointer|
|m_axi_gmem_in_AWID                                                                       |  out|    1|       m_axi|                                                                           gmem_in|       pointer|
|m_axi_gmem_in_AWLEN                                                                      |  out|   32|       m_axi|                                                                           gmem_in|       pointer|
|m_axi_gmem_in_AWSIZE                                                                     |  out|    3|       m_axi|                                                                           gmem_in|       pointer|
|m_axi_gmem_in_AWBURST                                                                    |  out|    2|       m_axi|                                                                           gmem_in|       pointer|
|m_axi_gmem_in_AWLOCK                                                                     |  out|    2|       m_axi|                                                                           gmem_in|       pointer|
|m_axi_gmem_in_AWCACHE                                                                    |  out|    4|       m_axi|                                                                           gmem_in|       pointer|
|m_axi_gmem_in_AWPROT                                                                     |  out|    3|       m_axi|                                                                           gmem_in|       pointer|
|m_axi_gmem_in_AWQOS                                                                      |  out|    4|       m_axi|                                                                           gmem_in|       pointer|
|m_axi_gmem_in_AWREGION                                                                   |  out|    4|       m_axi|                                                                           gmem_in|       pointer|
|m_axi_gmem_in_AWUSER                                                                     |  out|    1|       m_axi|                                                                           gmem_in|       pointer|
|m_axi_gmem_in_WVALID                                                                     |  out|    1|       m_axi|                                                                           gmem_in|       pointer|
|m_axi_gmem_in_WREADY                                                                     |   in|    1|       m_axi|                                                                           gmem_in|       pointer|
|m_axi_gmem_in_WDATA                                                                      |  out|   32|       m_axi|                                                                           gmem_in|       pointer|
|m_axi_gmem_in_WSTRB                                                                      |  out|    4|       m_axi|                                                                           gmem_in|       pointer|
|m_axi_gmem_in_WLAST                                                                      |  out|    1|       m_axi|                                                                           gmem_in|       pointer|
|m_axi_gmem_in_WID                                                                        |  out|    1|       m_axi|                                                                           gmem_in|       pointer|
|m_axi_gmem_in_WUSER                                                                      |  out|    1|       m_axi|                                                                           gmem_in|       pointer|
|m_axi_gmem_in_ARVALID                                                                    |  out|    1|       m_axi|                                                                           gmem_in|       pointer|
|m_axi_gmem_in_ARREADY                                                                    |   in|    1|       m_axi|                                                                           gmem_in|       pointer|
|m_axi_gmem_in_ARADDR                                                                     |  out|   64|       m_axi|                                                                           gmem_in|       pointer|
|m_axi_gmem_in_ARID                                                                       |  out|    1|       m_axi|                                                                           gmem_in|       pointer|
|m_axi_gmem_in_ARLEN                                                                      |  out|   32|       m_axi|                                                                           gmem_in|       pointer|
|m_axi_gmem_in_ARSIZE                                                                     |  out|    3|       m_axi|                                                                           gmem_in|       pointer|
|m_axi_gmem_in_ARBURST                                                                    |  out|    2|       m_axi|                                                                           gmem_in|       pointer|
|m_axi_gmem_in_ARLOCK                                                                     |  out|    2|       m_axi|                                                                           gmem_in|       pointer|
|m_axi_gmem_in_ARCACHE                                                                    |  out|    4|       m_axi|                                                                           gmem_in|       pointer|
|m_axi_gmem_in_ARPROT                                                                     |  out|    3|       m_axi|                                                                           gmem_in|       pointer|
|m_axi_gmem_in_ARQOS                                                                      |  out|    4|       m_axi|                                                                           gmem_in|       pointer|
|m_axi_gmem_in_ARREGION                                                                   |  out|    4|       m_axi|                                                                           gmem_in|       pointer|
|m_axi_gmem_in_ARUSER                                                                     |  out|    1|       m_axi|                                                                           gmem_in|       pointer|
|m_axi_gmem_in_RVALID                                                                     |   in|    1|       m_axi|                                                                           gmem_in|       pointer|
|m_axi_gmem_in_RREADY                                                                     |  out|    1|       m_axi|                                                                           gmem_in|       pointer|
|m_axi_gmem_in_RDATA                                                                      |   in|   32|       m_axi|                                                                           gmem_in|       pointer|
|m_axi_gmem_in_RLAST                                                                      |   in|    1|       m_axi|                                                                           gmem_in|       pointer|
|m_axi_gmem_in_RID                                                                        |   in|    1|       m_axi|                                                                           gmem_in|       pointer|
|m_axi_gmem_in_RFIFONUM                                                                   |   in|    9|       m_axi|                                                                           gmem_in|       pointer|
|m_axi_gmem_in_RUSER                                                                      |   in|    1|       m_axi|                                                                           gmem_in|       pointer|
|m_axi_gmem_in_RRESP                                                                      |   in|    2|       m_axi|                                                                           gmem_in|       pointer|
|m_axi_gmem_in_BVALID                                                                     |   in|    1|       m_axi|                                                                           gmem_in|       pointer|
|m_axi_gmem_in_BREADY                                                                     |  out|    1|       m_axi|                                                                           gmem_in|       pointer|
|m_axi_gmem_in_BRESP                                                                      |   in|    2|       m_axi|                                                                           gmem_in|       pointer|
|m_axi_gmem_in_BID                                                                        |   in|    1|       m_axi|                                                                           gmem_in|       pointer|
|m_axi_gmem_in_BUSER                                                                      |   in|    1|       m_axi|                                                                           gmem_in|       pointer|
|input_ftmap                                                                              |   in|   64|     ap_none|                                                                       input_ftmap|        scalar|
|input_ftmap_ap_vld                                                                       |   in|    1|     ap_none|                                                                       input_ftmap|        scalar|
|h0                                                                                       |   in|    9|     ap_none|                                                                                h0|        scalar|
|h0_ap_vld                                                                                |   in|    1|     ap_none|                                                                                h0|        scalar|
|w0                                                                                       |   in|    8|     ap_none|                                                                                w0|        scalar|
|w0_ap_vld                                                                                |   in|    1|     ap_none|                                                                                w0|        scalar|
|phase                                                                                    |   in|    1|     ap_none|                                                                             phase|        scalar|
|phase_ap_vld                                                                             |   in|    1|     ap_none|                                                                             phase|        scalar|
|m_axi_gmem_out_AWVALID                                                                   |  out|    1|       m_axi|                                                                          gmem_out|       pointer|
|m_axi_gmem_out_AWREADY                                                                   |   in|    1|       m_axi|                                                                          gmem_out|       pointer|
|m_axi_gmem_out_AWADDR                                                                    |  out|   64|       m_axi|                                                                          gmem_out|       pointer|
|m_axi_gmem_out_AWID                                                                      |  out|    1|       m_axi|                                                                          gmem_out|       pointer|
|m_axi_gmem_out_AWLEN                                                                     |  out|   32|       m_axi|                                                                          gmem_out|       pointer|
|m_axi_gmem_out_AWSIZE                                                                    |  out|    3|       m_axi|                                                                          gmem_out|       pointer|
|m_axi_gmem_out_AWBURST                                                                   |  out|    2|       m_axi|                                                                          gmem_out|       pointer|
|m_axi_gmem_out_AWLOCK                                                                    |  out|    2|       m_axi|                                                                          gmem_out|       pointer|
|m_axi_gmem_out_AWCACHE                                                                   |  out|    4|       m_axi|                                                                          gmem_out|       pointer|
|m_axi_gmem_out_AWPROT                                                                    |  out|    3|       m_axi|                                                                          gmem_out|       pointer|
|m_axi_gmem_out_AWQOS                                                                     |  out|    4|       m_axi|                                                                          gmem_out|       pointer|
|m_axi_gmem_out_AWREGION                                                                  |  out|    4|       m_axi|                                                                          gmem_out|       pointer|
|m_axi_gmem_out_AWUSER                                                                    |  out|    1|       m_axi|                                                                          gmem_out|       pointer|
|m_axi_gmem_out_WVALID                                                                    |  out|    1|       m_axi|                                                                          gmem_out|       pointer|
|m_axi_gmem_out_WREADY                                                                    |   in|    1|       m_axi|                                                                          gmem_out|       pointer|
|m_axi_gmem_out_WDATA                                                                     |  out|   32|       m_axi|                                                                          gmem_out|       pointer|
|m_axi_gmem_out_WSTRB                                                                     |  out|    4|       m_axi|                                                                          gmem_out|       pointer|
|m_axi_gmem_out_WLAST                                                                     |  out|    1|       m_axi|                                                                          gmem_out|       pointer|
|m_axi_gmem_out_WID                                                                       |  out|    1|       m_axi|                                                                          gmem_out|       pointer|
|m_axi_gmem_out_WUSER                                                                     |  out|    1|       m_axi|                                                                          gmem_out|       pointer|
|m_axi_gmem_out_ARVALID                                                                   |  out|    1|       m_axi|                                                                          gmem_out|       pointer|
|m_axi_gmem_out_ARREADY                                                                   |   in|    1|       m_axi|                                                                          gmem_out|       pointer|
|m_axi_gmem_out_ARADDR                                                                    |  out|   64|       m_axi|                                                                          gmem_out|       pointer|
|m_axi_gmem_out_ARID                                                                      |  out|    1|       m_axi|                                                                          gmem_out|       pointer|
|m_axi_gmem_out_ARLEN                                                                     |  out|   32|       m_axi|                                                                          gmem_out|       pointer|
|m_axi_gmem_out_ARSIZE                                                                    |  out|    3|       m_axi|                                                                          gmem_out|       pointer|
|m_axi_gmem_out_ARBURST                                                                   |  out|    2|       m_axi|                                                                          gmem_out|       pointer|
|m_axi_gmem_out_ARLOCK                                                                    |  out|    2|       m_axi|                                                                          gmem_out|       pointer|
|m_axi_gmem_out_ARCACHE                                                                   |  out|    4|       m_axi|                                                                          gmem_out|       pointer|
|m_axi_gmem_out_ARPROT                                                                    |  out|    3|       m_axi|                                                                          gmem_out|       pointer|
|m_axi_gmem_out_ARQOS                                                                     |  out|    4|       m_axi|                                                                          gmem_out|       pointer|
|m_axi_gmem_out_ARREGION                                                                  |  out|    4|       m_axi|                                                                          gmem_out|       pointer|
|m_axi_gmem_out_ARUSER                                                                    |  out|    1|       m_axi|                                                                          gmem_out|       pointer|
|m_axi_gmem_out_RVALID                                                                    |   in|    1|       m_axi|                                                                          gmem_out|       pointer|
|m_axi_gmem_out_RREADY                                                                    |  out|    1|       m_axi|                                                                          gmem_out|       pointer|
|m_axi_gmem_out_RDATA                                                                     |   in|   32|       m_axi|                                                                          gmem_out|       pointer|
|m_axi_gmem_out_RLAST                                                                     |   in|    1|       m_axi|                                                                          gmem_out|       pointer|
|m_axi_gmem_out_RID                                                                       |   in|    1|       m_axi|                                                                          gmem_out|       pointer|
|m_axi_gmem_out_RFIFONUM                                                                  |   in|    9|       m_axi|                                                                          gmem_out|       pointer|
|m_axi_gmem_out_RUSER                                                                     |   in|    1|       m_axi|                                                                          gmem_out|       pointer|
|m_axi_gmem_out_RRESP                                                                     |   in|    2|       m_axi|                                                                          gmem_out|       pointer|
|m_axi_gmem_out_BVALID                                                                    |   in|    1|       m_axi|                                                                          gmem_out|       pointer|
|m_axi_gmem_out_BREADY                                                                    |  out|    1|       m_axi|                                                                          gmem_out|       pointer|
|m_axi_gmem_out_BRESP                                                                     |   in|    2|       m_axi|                                                                          gmem_out|       pointer|
|m_axi_gmem_out_BID                                                                       |   in|    1|       m_axi|                                                                          gmem_out|       pointer|
|m_axi_gmem_out_BUSER                                                                     |   in|    1|       m_axi|                                                                          gmem_out|       pointer|
|output_ftmap                                                                             |   in|   64|     ap_none|                                                                      output_ftmap|        scalar|
|output_ftmap_ap_vld                                                                      |   in|    1|     ap_none|                                                                      output_ftmap|        scalar|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16                                  |   in|   32|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16|       pointer|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16_ap_vld                           |   in|    1|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16|       pointer|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26                                  |   in|   32|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26|       pointer|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26_ap_vld                           |   in|    1|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26|       pointer|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18                                  |   in|   32|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18|       pointer|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18_ap_vld                           |   in|    1|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24|       pointer|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25                                  |   in|   32|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25|       pointer|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25_ap_vld                           |   in|    1|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25|       pointer|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17                                  |   in|   32|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17|       pointer|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17_ap_vld                           |   in|    1|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25|       pointer|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24                                  |   in|   32|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24|       pointer|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24_ap_vld                           |   in|    1|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26|       pointer|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23                                  |   in|   32|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23|       pointer|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23_ap_vld                           |   in|    1|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_11         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_11|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_11_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_11|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27|       pointer|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22                                  |   in|   32|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22|       pointer|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22_ap_vld                           |   in|    1|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28|       pointer|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21                                  |   in|   32|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21|       pointer|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21_ap_vld                           |   in|    1|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_13         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_13|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_13_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_13|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_21         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_21|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_21_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_21|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29|       pointer|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20                                  |   in|   32|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20|       pointer|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20_ap_vld                           |   in|    1|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30|       pointer|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19                                  |   in|   32|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19|       pointer|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19_ap_vld                           |   in|    1|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_23         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_23|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_23_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_23|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_31         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_31|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_31_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_31|       pointer|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36                                  |   in|   32|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36|       pointer|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36_ap_vld                           |   in|    1|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36|       pointer|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35                                  |   in|   32|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35|       pointer|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35_ap_vld                           |   in|    1|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35|       pointer|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34                                  |   in|   32|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34|       pointer|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34_ap_vld                           |   in|    1|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34|       pointer|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33                                  |   in|   32|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33|       pointer|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33_ap_vld                           |   in|    1|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33|       pointer|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32                                  |   in|   32|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32|       pointer|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32_ap_vld                           |   in|    1|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32|       pointer|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31                                  |   in|   32|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31|       pointer|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31_ap_vld                           |   in|    1|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31|       pointer|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30                                  |   in|   32|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30|       pointer|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30_ap_vld                           |   in|    1|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30|       pointer|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29                                  |   in|   32|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29|       pointer|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29_ap_vld                           |   in|    1|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29|       pointer|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28                                  |   in|   32|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28|       pointer|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28_ap_vld                           |   in|    1|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28|       pointer|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27                                  |   in|   32|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27|       pointer|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27_ap_vld                           |   in|    1|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_10         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_10|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_10_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_10|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_11         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_11|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_11_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_11|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_12         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_12|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_12_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_12|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_13         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_13|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_13_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_13|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_14         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_14|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_14_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_14|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_15         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_15|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_15_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_15|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_16         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_16|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_16_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_16|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_17         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_17|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_17_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_17|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_18         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_18|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_18_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_18|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_19         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_19|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_19_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_19|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_20         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_20|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_20_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_20|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_21         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_21|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_21_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_21|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_22         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_22|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_22_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_22|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_23         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_23|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_23_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_23|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_24         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_24|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_24_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_24|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_25         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_25|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_25_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_25|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_26         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_26|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_26_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_26|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_27         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_27|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_27_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_27|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_28         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_28|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_28_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_28|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_29         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_29|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_29_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_29|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_30         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_30|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_30_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_30|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_31         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_31|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_31_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_31|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_32         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_32|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_32_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_32|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_33         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_33|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_33_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_33|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_34         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_34|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_34_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_34|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_35         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_35|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_35_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_35|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_36         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_36|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_36_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_36|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_37         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_37|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_37_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_37|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_38         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_38|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_38_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_38|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_39         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_39|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_39_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_39|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_40         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_40|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_40_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_40|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_41         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_41|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_41_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_41|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_42         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_42|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_42_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_42|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_43         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_43|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_43_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_43|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_44         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_44|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_44_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_44|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_45         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_45|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_45_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_45|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_46         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_46|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_46_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_46|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_47         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_47|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_47_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_47|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_48         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_48|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_48_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_48|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_49         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_49|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_49_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_49|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_50         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_50|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_50_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_50|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_51         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_51|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_51_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_51|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_52         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_52|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_52_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_52|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_53         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_53|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_53_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_53|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_54         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_54|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_54_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_54|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_55         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_55|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_55_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_55|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_56         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_56|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_56_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_56|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_57         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_57|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_57_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_57|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_58         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_58|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_58_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_58|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_59         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_59|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_59_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_59|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_60         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_60|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_60_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_60|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_61         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_61|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_61_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_61|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_62         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_62|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_62_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_62|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_63         |   in|   32|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_63|       pointer|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_63_ap_vld  |   in|    1|   ap_stable|  p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_63|       pointer|
|w1_loc_address0                                                                          |  out|   13|   ap_stable|                                                                            w1_loc|         array|
|w1_loc_ce0                                                                               |  out|    1|   ap_stable|                                                                            w1_loc|         array|
|w1_loc_d0                                                                                |  out|   32|   ap_stable|                                                                            w1_loc|         array|
|w1_loc_q0                                                                                |   in|   32|   ap_stable|                                                                            w1_loc|         array|
|w1_loc_we0                                                                               |  out|    1|   ap_stable|                                                                            w1_loc|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0                         |  out|    8|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0                              |  out|    1|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_d0                               |  out|   32|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_q0                               |   in|   32|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_we0                              |  out|    1|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0                         |  out|    8|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0                              |  out|    1|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_d0                               |  out|   32|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_q0                               |   in|   32|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_we0                              |  out|    1|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0                         |  out|    8|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0                              |  out|    1|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_d0                               |  out|   32|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_q0                               |   in|   32|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_we0                              |  out|    1|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0                         |  out|    8|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0                              |  out|    1|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_d0                               |  out|   32|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_q0                               |   in|   32|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_we0                              |  out|    1|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0                         |  out|    8|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0                              |  out|    1|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_d0                               |  out|   32|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_q0                               |   in|   32|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_we0                              |  out|    1|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0                         |  out|    8|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0                              |  out|    1|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_d0                               |  out|   32|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_q0                               |   in|   32|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_we0                              |  out|    1|   ap_stable|                           srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0                          |  out|    8|   ap_stable|                            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0                               |  out|    1|   ap_stable|                            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_d0                                |  out|   32|   ap_stable|                            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_q0                                |   in|   32|   ap_stable|                            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_we0                               |  out|    1|   ap_stable|                            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0                          |  out|    8|   ap_stable|                            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0                               |  out|    1|   ap_stable|                            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_d0                                |  out|   32|   ap_stable|                            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_q0                                |   in|   32|   ap_stable|                            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_we0                               |  out|    1|   ap_stable|                            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0                          |  out|    7|   ap_stable|                            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0                               |  out|    1|   ap_stable|                            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_d0                                |  out|   32|   ap_stable|                            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_q0                                |   in|   32|   ap_stable|                            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_we0                               |  out|    1|   ap_stable|                            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0                          |  out|    7|   ap_stable|                            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0                               |  out|    1|   ap_stable|                            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_d0                                |  out|   32|   ap_stable|                            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_q0                                |   in|   32|   ap_stable|                            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_we0                               |  out|    1|   ap_stable|                            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0                            |  out|    7|   ap_stable|                              srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0                                 |  out|    1|   ap_stable|                              srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_d0                                  |  out|   32|   ap_stable|                              srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_q0                                  |   in|   32|   ap_stable|                              srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_we0                                 |  out|    1|   ap_stable|                              srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0                          |  out|    7|   ap_stable|                            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0                               |  out|    1|   ap_stable|                            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_d0                                |  out|   32|   ap_stable|                            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_q0                                |   in|   32|   ap_stable|                            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_we0                               |  out|    1|   ap_stable|                            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0                          |  out|    7|   ap_stable|                            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0                               |  out|    1|   ap_stable|                            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_d0                                |  out|   32|   ap_stable|                            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_q0                                |   in|   32|   ap_stable|                            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_we0                               |  out|    1|   ap_stable|                            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0                          |  out|    7|   ap_stable|                            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0                               |  out|    1|   ap_stable|                            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_d0                                |  out|   32|   ap_stable|                            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_q0                                |   in|   32|   ap_stable|                            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_we0                               |  out|    1|   ap_stable|                            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0                          |  out|    7|   ap_stable|                            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0                               |  out|    1|   ap_stable|                            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_d0                                |  out|   32|   ap_stable|                            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_q0                                |   in|   32|   ap_stable|                            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_we0                               |  out|    1|   ap_stable|                            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0                          |  out|    7|   ap_stable|                            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0                               |  out|    1|   ap_stable|                            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_d0                                |  out|   32|   ap_stable|                            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_q0                                |   in|   32|   ap_stable|                            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_we0                               |  out|    1|   ap_stable|                            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2|         array|
|ap_clk                                                                                   |   in|    1|  ap_ctrl_hs|                                                            dataflow_in_loop_IT_w0|  return value|
|ap_rst                                                                                   |   in|    1|  ap_ctrl_hs|                                                            dataflow_in_loop_IT_w0|  return value|
|ap_start                                                                                 |   in|    1|  ap_ctrl_hs|                                                            dataflow_in_loop_IT_w0|  return value|
|ap_done                                                                                  |  out|    1|  ap_ctrl_hs|                                                            dataflow_in_loop_IT_w0|  return value|
|ap_ready                                                                                 |  out|    1|  ap_ctrl_hs|                                                            dataflow_in_loop_IT_w0|  return value|
|ap_idle                                                                                  |  out|    1|  ap_ctrl_hs|                                                            dataflow_in_loop_IT_w0|  return value|
|ap_continue                                                                              |   in|    1|  ap_ctrl_hs|                                                            dataflow_in_loop_IT_w0|  return value|
+-----------------------------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap"   --->   Operation 7 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%phase_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %phase"   --->   Operation 8 'read' 'phase_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%w0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w0"   --->   Operation 9 'read' 'w0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%h0_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %h0"   --->   Operation 10 'read' 'h0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap"   --->   Operation 11 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%output_ftmap_c = alloca i64 1"   --->   Operation 12 'alloca' 'output_ftmap_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 13 [1/1] (1.83ns)   --->   "%call_ln0 = call void @entry_proc, i64 %output_ftmap_read, i64 %output_ftmap_c"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 1.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 14 [2/2] (1.54ns)   --->   "%call_ret = call i19 @load_tile_mm, i32 %gmem_in, i64 %input_ftmap_read, i9 %h0_read, i8 %w0_read, i1 %phase_read, i32 %inbuf" [src/srcnn.cpp:436]   --->   Operation 14 'call' 'call_ret' <Predicate = true> <Delay = 1.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 15 [1/2] (0.00ns)   --->   "%call_ret = call i19 @load_tile_mm, i32 %gmem_in, i64 %input_ftmap_read, i9 %h0_read, i8 %w0_read, i1 %phase_read, i32 %inbuf" [src/srcnn.cpp:436]   --->   Operation 15 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%h0_c1_channel = extractvalue i19 %call_ret" [src/srcnn.cpp:436]   --->   Operation 16 'extractvalue' 'h0_c1_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%w0_c2_channel = extractvalue i19 %call_ret" [src/srcnn.cpp:436]   --->   Operation 17 'extractvalue' 'w0_c2_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%phase_c3_channel = extractvalue i19 %call_ret" [src/srcnn.cpp:436]   --->   Operation 18 'extractvalue' 'phase_c3_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 3.77>
ST_3 : Operation 19 [2/2] (3.77ns)   --->   "%call_ret1 = call i19 @compute_tile, i1 %phase_c3_channel, i32 %outbuf, i9 %h0_c1_channel, i9 %w0_c2_channel, i32 %inbuf, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_11, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_13, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_21, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_23, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_31, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_10, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_11, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_12, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_13, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_14, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_15, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_16, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_17, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_18, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_19, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_20, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_21, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_22, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_23, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_24, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_25, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_26, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_27, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_28, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_29, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_30, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_31, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_32, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_33, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_34, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_35, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_36, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_37, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_38, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_39, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_40, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_41, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_42, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_43, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_44, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_45, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_46, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_47, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_48, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_49, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_50, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_51, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_52, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_53, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_54, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_55, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_56, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_57, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_58, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_59, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_60, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_61, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_62, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_63, i32 %w1_loc, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2" [src/srcnn.cpp:437]   --->   Operation 19 'call' 'call_ret1' <Predicate = true> <Delay = 3.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 20 [1/2] (0.00ns)   --->   "%call_ret1 = call i19 @compute_tile, i1 %phase_c3_channel, i32 %outbuf, i9 %h0_c1_channel, i9 %w0_c2_channel, i32 %inbuf, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_11, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_13, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_21, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_23, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_31, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_10, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_11, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_12, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_13, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_14, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_15, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_16, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_17, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_18, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_19, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_20, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_21, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_22, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_23, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_24, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_25, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_26, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_27, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_28, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_29, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_30, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_31, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_32, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_33, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_34, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_35, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_36, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_37, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_38, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_39, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_40, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_41, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_42, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_43, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_44, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_45, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_46, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_47, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_48, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_49, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_50, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_51, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_52, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_53, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_54, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_55, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_56, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_57, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_58, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_59, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_60, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_61, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_62, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_63, i32 %w1_loc, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2" [src/srcnn.cpp:437]   --->   Operation 20 'call' 'call_ret1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%h0_c_channel = extractvalue i19 %call_ret1" [src/srcnn.cpp:437]   --->   Operation 21 'extractvalue' 'h0_c_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%w0_c_channel = extractvalue i19 %call_ret1" [src/srcnn.cpp:437]   --->   Operation 22 'extractvalue' 'w0_c_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%phase_c_channel = extractvalue i19 %call_ret1" [src/srcnn.cpp:437]   --->   Operation 23 'extractvalue' 'phase_c_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 5 <SV = 4> <Delay = 3.00>
ST_5 : Operation 24 [2/2] (3.00ns)   --->   "%call_ln442 = call void @store_tile_mm, i1 %phase_c_channel, i32 %gmem_out, i64 %output_ftmap_c, i9 %h0_c_channel, i9 %w0_c_channel, i32 %outbuf" [src/srcnn.cpp:442]   --->   Operation 24 'call' 'call_ln442' <Predicate = true> <Delay = 3.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @output_ftmap_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i64 %output_ftmap_c, i64 %output_ftmap_c"   --->   Operation 25 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_ftmap_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %outbuf, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %inbuf, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_out, void @empty_35, i32 0, i32 0, void @empty_36, i32 0, i32 65025, void @empty_43, void @empty_37, void @empty_36, i32 16, i32 16, i32 16, i32 16, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_in, void @empty_35, i32 0, i32 0, void @empty_36, i32 0, i32 65025, void @empty_18, void @empty_37, void @empty_36, i32 16, i32 16, i32 16, i32 16, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln433 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_36" [src/srcnn.cpp:433]   --->   Operation 31 'specdataflowpipeline' 'specdataflowpipeline_ln433' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln442 = call void @store_tile_mm, i1 %phase_c_channel, i32 %gmem_out, i64 %output_ftmap_c, i9 %h0_c_channel, i9 %w0_c_channel, i32 %outbuf" [src/srcnn.cpp:442]   --->   Operation 32 'call' 'call_ln442' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln442 = ret" [src/srcnn.cpp:442]   --->   Operation 33 'ret' 'ret_ln442' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ h0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ phase]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inbuf]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_11]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_13]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_21]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_23]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_31]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_10]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_11]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_12]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_13]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_14]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_15]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_16]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_17]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_18]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_19]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_20]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_21]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_22]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_23]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_24]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_25]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_26]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_27]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_28]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_29]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_30]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_31]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_32]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_33]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_34]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_35]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_36]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_37]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_38]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_39]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_40]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_41]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_42]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_43]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_44]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_45]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_46]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_47]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_48]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_49]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_50]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_51]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_52]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_53]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_54]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_55]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_56]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_57]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_58]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_59]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_60]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_61]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_62]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_63]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ w1_loc]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_stable:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_stable:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_stable:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_stable:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_stable:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_stable:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_stable:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_stable:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_stable:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_stable:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_stable:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_stable:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_stable:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_stable:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_stable:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_stable:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_stable:ce=0
Port [ outbuf]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_ftmap_read          (read                ) [ 0000000]
phase_read                 (read                ) [ 0010000]
w0_read                    (read                ) [ 0010000]
h0_read                    (read                ) [ 0010000]
input_ftmap_read           (read                ) [ 0010000]
output_ftmap_c             (alloca              ) [ 0111111]
call_ln0                   (call                ) [ 0000000]
call_ret                   (call                ) [ 0000000]
h0_c1_channel              (extractvalue        ) [ 0001100]
w0_c2_channel              (extractvalue        ) [ 0001100]
phase_c3_channel           (extractvalue        ) [ 0001100]
call_ret1                  (call                ) [ 0000000]
h0_c_channel               (extractvalue        ) [ 0000011]
w0_c_channel               (extractvalue        ) [ 0000011]
phase_c_channel            (extractvalue        ) [ 0000011]
empty                      (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specmemcore_ln0            (specmemcore         ) [ 0000000]
specmemcore_ln0            (specmemcore         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specdataflowpipeline_ln433 (specdataflowpipeline) [ 0000000]
call_ln442                 (call                ) [ 0000000]
ret_ln442                  (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_ftmap">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="h0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="w0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="phase">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phase"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="gmem_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_ftmap">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="inbuf">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inbuf"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_11">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_11"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_13">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_13"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_21">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_21"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_23">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_23"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_31">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_31"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_10">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_10"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_11">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_11"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_12">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_12"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_13">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_13"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_14">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_14"/></StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_15">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_15"/></StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_16">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_16"/></StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_17">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_17"/></StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_18">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_18"/></StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_19">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_19"/></StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_20">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_20"/></StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_21">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_21"/></StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_22">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_22"/></StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_23">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_23"/></StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_24">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_24"/></StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_25">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_25"/></StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_26">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_26"/></StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_27">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_27"/></StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_28">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_28"/></StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_29">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_29"/></StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_30">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_30"/></StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_31">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_31"/></StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_32">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_33">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_33"/></StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_34">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_34"/></StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_35">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_35"/></StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_36">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_36"/></StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_37">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_37"/></StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_38">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_38"/></StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_39">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_39"/></StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_40">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_40"/></StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_41">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_41"/></StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_42">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_42"/></StgValue>
</bind>
</comp>

<comp id="168" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_43">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_43"/></StgValue>
</bind>
</comp>

<comp id="170" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_44">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_44"/></StgValue>
</bind>
</comp>

<comp id="172" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_45">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_45"/></StgValue>
</bind>
</comp>

<comp id="174" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_46">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_46"/></StgValue>
</bind>
</comp>

<comp id="176" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_47">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_47"/></StgValue>
</bind>
</comp>

<comp id="178" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_48">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_48"/></StgValue>
</bind>
</comp>

<comp id="180" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_49">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_49"/></StgValue>
</bind>
</comp>

<comp id="182" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_50">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_50"/></StgValue>
</bind>
</comp>

<comp id="184" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_51">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_51"/></StgValue>
</bind>
</comp>

<comp id="186" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_52">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_52"/></StgValue>
</bind>
</comp>

<comp id="188" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_53">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_53"/></StgValue>
</bind>
</comp>

<comp id="190" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_54">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_54"/></StgValue>
</bind>
</comp>

<comp id="192" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_55">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_55"/></StgValue>
</bind>
</comp>

<comp id="194" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_56">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_56"/></StgValue>
</bind>
</comp>

<comp id="196" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_57">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_57"/></StgValue>
</bind>
</comp>

<comp id="198" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_58">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_58"/></StgValue>
</bind>
</comp>

<comp id="200" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_59">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_59"/></StgValue>
</bind>
</comp>

<comp id="202" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_60">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_60"/></StgValue>
</bind>
</comp>

<comp id="204" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_61">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_61"/></StgValue>
</bind>
</comp>

<comp id="206" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_62">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_62"/></StgValue>
</bind>
</comp>

<comp id="208" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_63">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_63"/></StgValue>
</bind>
</comp>

<comp id="210" class="1000" name="w1_loc">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1_loc"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="212" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="214" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="216" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="218" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="220" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="222" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="224" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="226" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="228" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="230" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="232" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="234" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="236" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="238" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="240" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="242" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="244" class="1000" name="outbuf">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outbuf"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc"/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_tile_mm"/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_tile"/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_tile_mm"/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap_c_str"/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="308" class="1004" name="output_ftmap_c_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_ftmap_c/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="output_ftmap_read_read_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="0"/>
<pin id="314" dir="0" index="1" bw="64" slack="0"/>
<pin id="315" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="phase_read_read_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="phase_read/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="w0_read_read_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="0"/>
<pin id="326" dir="0" index="1" bw="8" slack="0"/>
<pin id="327" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w0_read/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="h0_read_read_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="9" slack="0"/>
<pin id="332" dir="0" index="1" bw="9" slack="0"/>
<pin id="333" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="h0_read/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="input_ftmap_read_read_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="0"/>
<pin id="338" dir="0" index="1" bw="64" slack="0"/>
<pin id="339" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="call_ln0_entry_proc_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="0" slack="0"/>
<pin id="344" dir="0" index="1" bw="64" slack="0"/>
<pin id="345" dir="0" index="2" bw="64" slack="0"/>
<pin id="346" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="grp_load_tile_mm_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="19" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="0"/>
<pin id="352" dir="0" index="2" bw="64" slack="0"/>
<pin id="353" dir="0" index="3" bw="9" slack="0"/>
<pin id="354" dir="0" index="4" bw="8" slack="0"/>
<pin id="355" dir="0" index="5" bw="1" slack="0"/>
<pin id="356" dir="0" index="6" bw="32" slack="0"/>
<pin id="357" dir="1" index="7" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="grp_compute_tile_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="19" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="1"/>
<pin id="368" dir="0" index="2" bw="32" slack="0"/>
<pin id="369" dir="0" index="3" bw="9" slack="1"/>
<pin id="370" dir="0" index="4" bw="9" slack="1"/>
<pin id="371" dir="0" index="5" bw="32" slack="0"/>
<pin id="372" dir="0" index="6" bw="32" slack="0"/>
<pin id="373" dir="0" index="7" bw="32" slack="0"/>
<pin id="374" dir="0" index="8" bw="32" slack="0"/>
<pin id="375" dir="0" index="9" bw="32" slack="0"/>
<pin id="376" dir="0" index="10" bw="32" slack="0"/>
<pin id="377" dir="0" index="11" bw="32" slack="0"/>
<pin id="378" dir="0" index="12" bw="32" slack="0"/>
<pin id="379" dir="0" index="13" bw="32" slack="0"/>
<pin id="380" dir="0" index="14" bw="32" slack="0"/>
<pin id="381" dir="0" index="15" bw="32" slack="0"/>
<pin id="382" dir="0" index="16" bw="32" slack="0"/>
<pin id="383" dir="0" index="17" bw="32" slack="0"/>
<pin id="384" dir="0" index="18" bw="32" slack="0"/>
<pin id="385" dir="0" index="19" bw="32" slack="0"/>
<pin id="386" dir="0" index="20" bw="32" slack="0"/>
<pin id="387" dir="0" index="21" bw="32" slack="0"/>
<pin id="388" dir="0" index="22" bw="32" slack="0"/>
<pin id="389" dir="0" index="23" bw="32" slack="0"/>
<pin id="390" dir="0" index="24" bw="32" slack="0"/>
<pin id="391" dir="0" index="25" bw="32" slack="0"/>
<pin id="392" dir="0" index="26" bw="32" slack="0"/>
<pin id="393" dir="0" index="27" bw="32" slack="0"/>
<pin id="394" dir="0" index="28" bw="32" slack="0"/>
<pin id="395" dir="0" index="29" bw="32" slack="0"/>
<pin id="396" dir="0" index="30" bw="32" slack="0"/>
<pin id="397" dir="0" index="31" bw="32" slack="0"/>
<pin id="398" dir="0" index="32" bw="32" slack="0"/>
<pin id="399" dir="0" index="33" bw="32" slack="0"/>
<pin id="400" dir="0" index="34" bw="32" slack="0"/>
<pin id="401" dir="0" index="35" bw="32" slack="0"/>
<pin id="402" dir="0" index="36" bw="32" slack="0"/>
<pin id="403" dir="0" index="37" bw="32" slack="0"/>
<pin id="404" dir="0" index="38" bw="32" slack="0"/>
<pin id="405" dir="0" index="39" bw="32" slack="0"/>
<pin id="406" dir="0" index="40" bw="32" slack="0"/>
<pin id="407" dir="0" index="41" bw="32" slack="0"/>
<pin id="408" dir="0" index="42" bw="32" slack="0"/>
<pin id="409" dir="0" index="43" bw="32" slack="0"/>
<pin id="410" dir="0" index="44" bw="32" slack="0"/>
<pin id="411" dir="0" index="45" bw="32" slack="0"/>
<pin id="412" dir="0" index="46" bw="32" slack="0"/>
<pin id="413" dir="0" index="47" bw="32" slack="0"/>
<pin id="414" dir="0" index="48" bw="32" slack="0"/>
<pin id="415" dir="0" index="49" bw="32" slack="0"/>
<pin id="416" dir="0" index="50" bw="32" slack="0"/>
<pin id="417" dir="0" index="51" bw="32" slack="0"/>
<pin id="418" dir="0" index="52" bw="32" slack="0"/>
<pin id="419" dir="0" index="53" bw="32" slack="0"/>
<pin id="420" dir="0" index="54" bw="32" slack="0"/>
<pin id="421" dir="0" index="55" bw="32" slack="0"/>
<pin id="422" dir="0" index="56" bw="32" slack="0"/>
<pin id="423" dir="0" index="57" bw="32" slack="0"/>
<pin id="424" dir="0" index="58" bw="32" slack="0"/>
<pin id="425" dir="0" index="59" bw="32" slack="0"/>
<pin id="426" dir="0" index="60" bw="32" slack="0"/>
<pin id="427" dir="0" index="61" bw="32" slack="0"/>
<pin id="428" dir="0" index="62" bw="32" slack="0"/>
<pin id="429" dir="0" index="63" bw="32" slack="0"/>
<pin id="430" dir="0" index="64" bw="32" slack="0"/>
<pin id="431" dir="0" index="65" bw="32" slack="0"/>
<pin id="432" dir="0" index="66" bw="32" slack="0"/>
<pin id="433" dir="0" index="67" bw="32" slack="0"/>
<pin id="434" dir="0" index="68" bw="32" slack="0"/>
<pin id="435" dir="0" index="69" bw="32" slack="0"/>
<pin id="436" dir="0" index="70" bw="32" slack="0"/>
<pin id="437" dir="0" index="71" bw="32" slack="0"/>
<pin id="438" dir="0" index="72" bw="32" slack="0"/>
<pin id="439" dir="0" index="73" bw="32" slack="0"/>
<pin id="440" dir="0" index="74" bw="32" slack="0"/>
<pin id="441" dir="0" index="75" bw="32" slack="0"/>
<pin id="442" dir="0" index="76" bw="32" slack="0"/>
<pin id="443" dir="0" index="77" bw="32" slack="0"/>
<pin id="444" dir="0" index="78" bw="32" slack="0"/>
<pin id="445" dir="0" index="79" bw="32" slack="0"/>
<pin id="446" dir="0" index="80" bw="32" slack="0"/>
<pin id="447" dir="0" index="81" bw="32" slack="0"/>
<pin id="448" dir="0" index="82" bw="32" slack="0"/>
<pin id="449" dir="0" index="83" bw="32" slack="0"/>
<pin id="450" dir="0" index="84" bw="32" slack="0"/>
<pin id="451" dir="0" index="85" bw="32" slack="0"/>
<pin id="452" dir="0" index="86" bw="32" slack="0"/>
<pin id="453" dir="0" index="87" bw="32" slack="0"/>
<pin id="454" dir="0" index="88" bw="32" slack="0"/>
<pin id="455" dir="0" index="89" bw="32" slack="0"/>
<pin id="456" dir="0" index="90" bw="32" slack="0"/>
<pin id="457" dir="0" index="91" bw="32" slack="0"/>
<pin id="458" dir="0" index="92" bw="32" slack="0"/>
<pin id="459" dir="0" index="93" bw="32" slack="0"/>
<pin id="460" dir="0" index="94" bw="32" slack="0"/>
<pin id="461" dir="0" index="95" bw="32" slack="0"/>
<pin id="462" dir="0" index="96" bw="32" slack="0"/>
<pin id="463" dir="0" index="97" bw="32" slack="0"/>
<pin id="464" dir="0" index="98" bw="32" slack="0"/>
<pin id="465" dir="0" index="99" bw="32" slack="0"/>
<pin id="466" dir="0" index="100" bw="32" slack="0"/>
<pin id="467" dir="0" index="101" bw="32" slack="0"/>
<pin id="468" dir="0" index="102" bw="32" slack="0"/>
<pin id="469" dir="0" index="103" bw="32" slack="0"/>
<pin id="470" dir="0" index="104" bw="32" slack="0"/>
<pin id="471" dir="0" index="105" bw="32" slack="0"/>
<pin id="472" dir="0" index="106" bw="32" slack="0"/>
<pin id="473" dir="0" index="107" bw="32" slack="0"/>
<pin id="474" dir="0" index="108" bw="32" slack="0"/>
<pin id="475" dir="0" index="109" bw="32" slack="0"/>
<pin id="476" dir="0" index="110" bw="32" slack="0"/>
<pin id="477" dir="0" index="111" bw="32" slack="0"/>
<pin id="478" dir="0" index="112" bw="32" slack="0"/>
<pin id="479" dir="0" index="113" bw="32" slack="0"/>
<pin id="480" dir="0" index="114" bw="32" slack="0"/>
<pin id="481" dir="0" index="115" bw="32" slack="0"/>
<pin id="482" dir="0" index="116" bw="32" slack="0"/>
<pin id="483" dir="0" index="117" bw="32" slack="0"/>
<pin id="484" dir="0" index="118" bw="32" slack="0"/>
<pin id="485" dir="0" index="119" bw="32" slack="0"/>
<pin id="486" dir="1" index="120" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/3 "/>
</bind>
</comp>

<comp id="604" class="1004" name="grp_store_tile_mm_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="0" slack="0"/>
<pin id="606" dir="0" index="1" bw="1" slack="1"/>
<pin id="607" dir="0" index="2" bw="32" slack="0"/>
<pin id="608" dir="0" index="3" bw="64" slack="4"/>
<pin id="609" dir="0" index="4" bw="9" slack="1"/>
<pin id="610" dir="0" index="5" bw="9" slack="1"/>
<pin id="611" dir="0" index="6" bw="32" slack="0"/>
<pin id="612" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln442/5 "/>
</bind>
</comp>

<comp id="616" class="1004" name="h0_c1_channel_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="19" slack="0"/>
<pin id="618" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="h0_c1_channel/2 "/>
</bind>
</comp>

<comp id="620" class="1004" name="w0_c2_channel_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="19" slack="0"/>
<pin id="622" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="w0_c2_channel/2 "/>
</bind>
</comp>

<comp id="624" class="1004" name="phase_c3_channel_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="19" slack="0"/>
<pin id="626" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="phase_c3_channel/2 "/>
</bind>
</comp>

<comp id="628" class="1004" name="h0_c_channel_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="19" slack="0"/>
<pin id="630" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="h0_c_channel/4 "/>
</bind>
</comp>

<comp id="632" class="1004" name="w0_c_channel_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="19" slack="0"/>
<pin id="634" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="w0_c_channel/4 "/>
</bind>
</comp>

<comp id="636" class="1004" name="phase_c_channel_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="19" slack="0"/>
<pin id="638" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="phase_c_channel/4 "/>
</bind>
</comp>

<comp id="640" class="1005" name="phase_read_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="1"/>
<pin id="642" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="phase_read "/>
</bind>
</comp>

<comp id="645" class="1005" name="w0_read_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="8" slack="1"/>
<pin id="647" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w0_read "/>
</bind>
</comp>

<comp id="650" class="1005" name="h0_read_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="9" slack="1"/>
<pin id="652" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="h0_read "/>
</bind>
</comp>

<comp id="655" class="1005" name="input_ftmap_read_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="64" slack="1"/>
<pin id="657" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="660" class="1005" name="output_ftmap_c_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="64" slack="0"/>
<pin id="662" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="output_ftmap_c "/>
</bind>
</comp>

<comp id="666" class="1005" name="h0_c1_channel_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="9" slack="1"/>
<pin id="668" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="h0_c1_channel "/>
</bind>
</comp>

<comp id="671" class="1005" name="w0_c2_channel_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="9" slack="1"/>
<pin id="673" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="w0_c2_channel "/>
</bind>
</comp>

<comp id="676" class="1005" name="phase_c3_channel_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="1"/>
<pin id="678" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="phase_c3_channel "/>
</bind>
</comp>

<comp id="681" class="1005" name="h0_c_channel_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="9" slack="1"/>
<pin id="683" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="h0_c_channel "/>
</bind>
</comp>

<comp id="686" class="1005" name="w0_c_channel_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="9" slack="1"/>
<pin id="688" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="w0_c_channel "/>
</bind>
</comp>

<comp id="691" class="1005" name="phase_c_channel_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="1"/>
<pin id="693" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="phase_c_channel "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="311"><net_src comp="254" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="246" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="12" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="248" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="8" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="250" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="6" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="252" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="4" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="246" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="2" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="347"><net_src comp="256" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="312" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="358"><net_src comp="258" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="359"><net_src comp="0" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="360"><net_src comp="336" pin="2"/><net_sink comp="349" pin=2"/></net>

<net id="361"><net_src comp="330" pin="2"/><net_sink comp="349" pin=3"/></net>

<net id="362"><net_src comp="324" pin="2"/><net_sink comp="349" pin=4"/></net>

<net id="363"><net_src comp="318" pin="2"/><net_sink comp="349" pin=5"/></net>

<net id="364"><net_src comp="14" pin="0"/><net_sink comp="349" pin=6"/></net>

<net id="487"><net_src comp="260" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="488"><net_src comp="244" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="489"><net_src comp="14" pin="0"/><net_sink comp="365" pin=5"/></net>

<net id="490"><net_src comp="16" pin="0"/><net_sink comp="365" pin=6"/></net>

<net id="491"><net_src comp="18" pin="0"/><net_sink comp="365" pin=7"/></net>

<net id="492"><net_src comp="20" pin="0"/><net_sink comp="365" pin=8"/></net>

<net id="493"><net_src comp="22" pin="0"/><net_sink comp="365" pin=9"/></net>

<net id="494"><net_src comp="24" pin="0"/><net_sink comp="365" pin=10"/></net>

<net id="495"><net_src comp="26" pin="0"/><net_sink comp="365" pin=11"/></net>

<net id="496"><net_src comp="28" pin="0"/><net_sink comp="365" pin=12"/></net>

<net id="497"><net_src comp="30" pin="0"/><net_sink comp="365" pin=13"/></net>

<net id="498"><net_src comp="32" pin="0"/><net_sink comp="365" pin=14"/></net>

<net id="499"><net_src comp="34" pin="0"/><net_sink comp="365" pin=15"/></net>

<net id="500"><net_src comp="36" pin="0"/><net_sink comp="365" pin=16"/></net>

<net id="501"><net_src comp="38" pin="0"/><net_sink comp="365" pin=17"/></net>

<net id="502"><net_src comp="40" pin="0"/><net_sink comp="365" pin=18"/></net>

<net id="503"><net_src comp="42" pin="0"/><net_sink comp="365" pin=19"/></net>

<net id="504"><net_src comp="44" pin="0"/><net_sink comp="365" pin=20"/></net>

<net id="505"><net_src comp="46" pin="0"/><net_sink comp="365" pin=21"/></net>

<net id="506"><net_src comp="48" pin="0"/><net_sink comp="365" pin=22"/></net>

<net id="507"><net_src comp="50" pin="0"/><net_sink comp="365" pin=23"/></net>

<net id="508"><net_src comp="52" pin="0"/><net_sink comp="365" pin=24"/></net>

<net id="509"><net_src comp="54" pin="0"/><net_sink comp="365" pin=25"/></net>

<net id="510"><net_src comp="56" pin="0"/><net_sink comp="365" pin=26"/></net>

<net id="511"><net_src comp="58" pin="0"/><net_sink comp="365" pin=27"/></net>

<net id="512"><net_src comp="60" pin="0"/><net_sink comp="365" pin=28"/></net>

<net id="513"><net_src comp="62" pin="0"/><net_sink comp="365" pin=29"/></net>

<net id="514"><net_src comp="64" pin="0"/><net_sink comp="365" pin=30"/></net>

<net id="515"><net_src comp="66" pin="0"/><net_sink comp="365" pin=31"/></net>

<net id="516"><net_src comp="68" pin="0"/><net_sink comp="365" pin=32"/></net>

<net id="517"><net_src comp="70" pin="0"/><net_sink comp="365" pin=33"/></net>

<net id="518"><net_src comp="72" pin="0"/><net_sink comp="365" pin=34"/></net>

<net id="519"><net_src comp="74" pin="0"/><net_sink comp="365" pin=35"/></net>

<net id="520"><net_src comp="76" pin="0"/><net_sink comp="365" pin=36"/></net>

<net id="521"><net_src comp="78" pin="0"/><net_sink comp="365" pin=37"/></net>

<net id="522"><net_src comp="80" pin="0"/><net_sink comp="365" pin=38"/></net>

<net id="523"><net_src comp="82" pin="0"/><net_sink comp="365" pin=39"/></net>

<net id="524"><net_src comp="84" pin="0"/><net_sink comp="365" pin=40"/></net>

<net id="525"><net_src comp="86" pin="0"/><net_sink comp="365" pin=41"/></net>

<net id="526"><net_src comp="88" pin="0"/><net_sink comp="365" pin=42"/></net>

<net id="527"><net_src comp="90" pin="0"/><net_sink comp="365" pin=43"/></net>

<net id="528"><net_src comp="92" pin="0"/><net_sink comp="365" pin=44"/></net>

<net id="529"><net_src comp="94" pin="0"/><net_sink comp="365" pin=45"/></net>

<net id="530"><net_src comp="96" pin="0"/><net_sink comp="365" pin=46"/></net>

<net id="531"><net_src comp="98" pin="0"/><net_sink comp="365" pin=47"/></net>

<net id="532"><net_src comp="100" pin="0"/><net_sink comp="365" pin=48"/></net>

<net id="533"><net_src comp="102" pin="0"/><net_sink comp="365" pin=49"/></net>

<net id="534"><net_src comp="104" pin="0"/><net_sink comp="365" pin=50"/></net>

<net id="535"><net_src comp="106" pin="0"/><net_sink comp="365" pin=51"/></net>

<net id="536"><net_src comp="108" pin="0"/><net_sink comp="365" pin=52"/></net>

<net id="537"><net_src comp="110" pin="0"/><net_sink comp="365" pin=53"/></net>

<net id="538"><net_src comp="112" pin="0"/><net_sink comp="365" pin=54"/></net>

<net id="539"><net_src comp="114" pin="0"/><net_sink comp="365" pin=55"/></net>

<net id="540"><net_src comp="116" pin="0"/><net_sink comp="365" pin=56"/></net>

<net id="541"><net_src comp="118" pin="0"/><net_sink comp="365" pin=57"/></net>

<net id="542"><net_src comp="120" pin="0"/><net_sink comp="365" pin=58"/></net>

<net id="543"><net_src comp="122" pin="0"/><net_sink comp="365" pin=59"/></net>

<net id="544"><net_src comp="124" pin="0"/><net_sink comp="365" pin=60"/></net>

<net id="545"><net_src comp="126" pin="0"/><net_sink comp="365" pin=61"/></net>

<net id="546"><net_src comp="128" pin="0"/><net_sink comp="365" pin=62"/></net>

<net id="547"><net_src comp="130" pin="0"/><net_sink comp="365" pin=63"/></net>

<net id="548"><net_src comp="132" pin="0"/><net_sink comp="365" pin=64"/></net>

<net id="549"><net_src comp="134" pin="0"/><net_sink comp="365" pin=65"/></net>

<net id="550"><net_src comp="136" pin="0"/><net_sink comp="365" pin=66"/></net>

<net id="551"><net_src comp="138" pin="0"/><net_sink comp="365" pin=67"/></net>

<net id="552"><net_src comp="140" pin="0"/><net_sink comp="365" pin=68"/></net>

<net id="553"><net_src comp="142" pin="0"/><net_sink comp="365" pin=69"/></net>

<net id="554"><net_src comp="144" pin="0"/><net_sink comp="365" pin=70"/></net>

<net id="555"><net_src comp="146" pin="0"/><net_sink comp="365" pin=71"/></net>

<net id="556"><net_src comp="148" pin="0"/><net_sink comp="365" pin=72"/></net>

<net id="557"><net_src comp="150" pin="0"/><net_sink comp="365" pin=73"/></net>

<net id="558"><net_src comp="152" pin="0"/><net_sink comp="365" pin=74"/></net>

<net id="559"><net_src comp="154" pin="0"/><net_sink comp="365" pin=75"/></net>

<net id="560"><net_src comp="156" pin="0"/><net_sink comp="365" pin=76"/></net>

<net id="561"><net_src comp="158" pin="0"/><net_sink comp="365" pin=77"/></net>

<net id="562"><net_src comp="160" pin="0"/><net_sink comp="365" pin=78"/></net>

<net id="563"><net_src comp="162" pin="0"/><net_sink comp="365" pin=79"/></net>

<net id="564"><net_src comp="164" pin="0"/><net_sink comp="365" pin=80"/></net>

<net id="565"><net_src comp="166" pin="0"/><net_sink comp="365" pin=81"/></net>

<net id="566"><net_src comp="168" pin="0"/><net_sink comp="365" pin=82"/></net>

<net id="567"><net_src comp="170" pin="0"/><net_sink comp="365" pin=83"/></net>

<net id="568"><net_src comp="172" pin="0"/><net_sink comp="365" pin=84"/></net>

<net id="569"><net_src comp="174" pin="0"/><net_sink comp="365" pin=85"/></net>

<net id="570"><net_src comp="176" pin="0"/><net_sink comp="365" pin=86"/></net>

<net id="571"><net_src comp="178" pin="0"/><net_sink comp="365" pin=87"/></net>

<net id="572"><net_src comp="180" pin="0"/><net_sink comp="365" pin=88"/></net>

<net id="573"><net_src comp="182" pin="0"/><net_sink comp="365" pin=89"/></net>

<net id="574"><net_src comp="184" pin="0"/><net_sink comp="365" pin=90"/></net>

<net id="575"><net_src comp="186" pin="0"/><net_sink comp="365" pin=91"/></net>

<net id="576"><net_src comp="188" pin="0"/><net_sink comp="365" pin=92"/></net>

<net id="577"><net_src comp="190" pin="0"/><net_sink comp="365" pin=93"/></net>

<net id="578"><net_src comp="192" pin="0"/><net_sink comp="365" pin=94"/></net>

<net id="579"><net_src comp="194" pin="0"/><net_sink comp="365" pin=95"/></net>

<net id="580"><net_src comp="196" pin="0"/><net_sink comp="365" pin=96"/></net>

<net id="581"><net_src comp="198" pin="0"/><net_sink comp="365" pin=97"/></net>

<net id="582"><net_src comp="200" pin="0"/><net_sink comp="365" pin=98"/></net>

<net id="583"><net_src comp="202" pin="0"/><net_sink comp="365" pin=99"/></net>

<net id="584"><net_src comp="204" pin="0"/><net_sink comp="365" pin=100"/></net>

<net id="585"><net_src comp="206" pin="0"/><net_sink comp="365" pin=101"/></net>

<net id="586"><net_src comp="208" pin="0"/><net_sink comp="365" pin=102"/></net>

<net id="587"><net_src comp="210" pin="0"/><net_sink comp="365" pin=103"/></net>

<net id="588"><net_src comp="212" pin="0"/><net_sink comp="365" pin=104"/></net>

<net id="589"><net_src comp="214" pin="0"/><net_sink comp="365" pin=105"/></net>

<net id="590"><net_src comp="216" pin="0"/><net_sink comp="365" pin=106"/></net>

<net id="591"><net_src comp="218" pin="0"/><net_sink comp="365" pin=107"/></net>

<net id="592"><net_src comp="220" pin="0"/><net_sink comp="365" pin=108"/></net>

<net id="593"><net_src comp="222" pin="0"/><net_sink comp="365" pin=109"/></net>

<net id="594"><net_src comp="224" pin="0"/><net_sink comp="365" pin=110"/></net>

<net id="595"><net_src comp="226" pin="0"/><net_sink comp="365" pin=111"/></net>

<net id="596"><net_src comp="228" pin="0"/><net_sink comp="365" pin=112"/></net>

<net id="597"><net_src comp="230" pin="0"/><net_sink comp="365" pin=113"/></net>

<net id="598"><net_src comp="232" pin="0"/><net_sink comp="365" pin=114"/></net>

<net id="599"><net_src comp="234" pin="0"/><net_sink comp="365" pin=115"/></net>

<net id="600"><net_src comp="236" pin="0"/><net_sink comp="365" pin=116"/></net>

<net id="601"><net_src comp="238" pin="0"/><net_sink comp="365" pin=117"/></net>

<net id="602"><net_src comp="240" pin="0"/><net_sink comp="365" pin=118"/></net>

<net id="603"><net_src comp="242" pin="0"/><net_sink comp="365" pin=119"/></net>

<net id="613"><net_src comp="262" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="614"><net_src comp="10" pin="0"/><net_sink comp="604" pin=2"/></net>

<net id="615"><net_src comp="244" pin="0"/><net_sink comp="604" pin=6"/></net>

<net id="619"><net_src comp="349" pin="7"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="349" pin="7"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="349" pin="7"/><net_sink comp="624" pin=0"/></net>

<net id="631"><net_src comp="365" pin="120"/><net_sink comp="628" pin=0"/></net>

<net id="635"><net_src comp="365" pin="120"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="365" pin="120"/><net_sink comp="636" pin=0"/></net>

<net id="643"><net_src comp="318" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="349" pin=5"/></net>

<net id="648"><net_src comp="324" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="349" pin=4"/></net>

<net id="653"><net_src comp="330" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="349" pin=3"/></net>

<net id="658"><net_src comp="336" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="663"><net_src comp="308" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="665"><net_src comp="660" pin="1"/><net_sink comp="604" pin=3"/></net>

<net id="669"><net_src comp="616" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="365" pin=3"/></net>

<net id="674"><net_src comp="620" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="365" pin=4"/></net>

<net id="679"><net_src comp="624" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="684"><net_src comp="628" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="604" pin=4"/></net>

<net id="689"><net_src comp="632" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="604" pin=5"/></net>

<net id="694"><net_src comp="636" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="604" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_in | {}
	Port: gmem_out | {5 6 }
	Port: inbuf | {1 2 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16 | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26 | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24 | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25 | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25 | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26 | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_11 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27 | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28 | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_13 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_21 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29 | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30 | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_23 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_31 | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36 | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35 | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34 | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33 | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32 | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31 | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30 | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29 | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28 | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_10 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_11 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_12 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_13 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_14 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_15 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_16 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_17 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_18 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_19 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_20 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_21 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_22 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_23 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_24 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_25 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_26 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_27 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_28 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_29 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_30 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_31 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_32 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_33 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_34 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_35 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_36 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_37 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_38 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_39 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_40 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_41 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_42 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_43 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_44 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_45 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_46 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_47 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_48 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_49 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_50 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_51 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_52 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_53 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_54 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_55 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_56 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_57 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_58 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_59 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_60 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_61 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_62 | {}
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_63 | {}
	Port: w1_loc | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15 | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14 | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13 | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12 | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11 | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10 | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9 | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8 | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7 | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1 | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6 | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5 | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4 | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3 | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2 | {}
	Port: outbuf | {3 4 }
 - Input state : 
	Port: dataflow_in_loop_IT_w0 : gmem_in | {1 2 }
	Port: dataflow_in_loop_IT_w0 : input_ftmap | {1 }
	Port: dataflow_in_loop_IT_w0 : h0 | {1 }
	Port: dataflow_in_loop_IT_w0 : w0 | {1 }
	Port: dataflow_in_loop_IT_w0 : phase | {1 }
	Port: dataflow_in_loop_IT_w0 : gmem_out | {}
	Port: dataflow_in_loop_IT_w0 : output_ftmap | {1 }
	Port: dataflow_in_loop_IT_w0 : inbuf | {3 4 }
	Port: dataflow_in_loop_IT_w0 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_11 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_13 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_21 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_23 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_31 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_10 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_11 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_12 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_13 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_14 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_15 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_16 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_17 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_18 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_19 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_20 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_21 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_22 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_23 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_24 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_25 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_26 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_27 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_28 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_29 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_30 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_31 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_32 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_33 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_34 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_35 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_36 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_37 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_38 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_39 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_40 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_41 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_42 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_43 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_44 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_45 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_46 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_47 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_48 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_49 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_50 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_51 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_52 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_53 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_54 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_55 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_56 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_57 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_58 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_59 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_60 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_61 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_62 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_63 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : w1_loc | {3 4 }
	Port: dataflow_in_loop_IT_w0 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f | {3 4 }
	Port: dataflow_in_loop_IT_w0 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2 | {3 4 }
	Port: dataflow_in_loop_IT_w0 : outbuf | {5 6 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
		h0_c1_channel : 1
		w0_c2_channel : 1
		phase_c3_channel : 1
	State 3
	State 4
		h0_c_channel : 1
		w0_c_channel : 1
		phase_c_channel : 1
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|        Functional Unit        |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |   call_ln0_entry_proc_fu_342  |    0    |    0    |    0    |    0    |    0    |    0    |
|   call   |    grp_load_tile_mm_fu_349    |    0    |    0    |    0    |   294   |   508   |    0    |
|          |    grp_compute_tile_fu_365    |    32   |   215   | 227.246 |  42752  |  32629  |    0    |
|          |    grp_store_tile_mm_fu_604   |    0    |    0    |  0.854  |   267   |   308   |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          | output_ftmap_read_read_fu_312 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     phase_read_read_fu_318    |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |      w0_read_read_fu_324      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      h0_read_read_fu_330      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  input_ftmap_read_read_fu_336 |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |      h0_c1_channel_fu_616     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      w0_c2_channel_fu_620     |    0    |    0    |    0    |    0    |    0    |    0    |
|extractvalue|    phase_c3_channel_fu_624    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      h0_c_channel_fu_628      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      w0_c_channel_fu_632      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     phase_c_channel_fu_636    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                               |    32   |   215   |  228.1  |  43313  |  33445  |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  h0_c1_channel_reg_666 |    9   |
|  h0_c_channel_reg_681  |    9   |
|     h0_read_reg_650    |    9   |
|input_ftmap_read_reg_655|   64   |
| output_ftmap_c_reg_660 |   64   |
|phase_c3_channel_reg_676|    1   |
| phase_c_channel_reg_691|    1   |
|   phase_read_reg_640   |    1   |
|  w0_c2_channel_reg_671 |    9   |
|  w0_c_channel_reg_686  |    9   |
|     w0_read_reg_645    |    8   |
+------------------------+--------+
|          Total         |   184  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
| grp_load_tile_mm_fu_349 |  p2  |   2  |  64  |   128  ||    9    |
| grp_load_tile_mm_fu_349 |  p3  |   2  |   9  |   18   ||    9    |
| grp_load_tile_mm_fu_349 |  p4  |   2  |   8  |   16   ||    9    |
| grp_load_tile_mm_fu_349 |  p5  |   2  |   1  |    2   ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   164  ||  1.708  ||    36   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   32   |   215  |   228  |  43313 |  33445 |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    1   |    -   |   36   |    -   |
|  Register |    -   |    -   |    -   |   184  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   32   |   215  |   229  |  43497 |  33481 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
