Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun May  7 14:06:02 2023
| Host         : LAPTOP-E2Q2CP8R running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Game_control_sets_placed.rpt
| Design       : Game
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              37 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              34 |           10 |
| Yes          | No                    | No                     |              84 |           26 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              40 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+---------------+-----------------------+------------------+----------------+--------------+
|     Clock Signal    | Enable Signal |    Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+---------------+-----------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG      |               |                       |                1 |              1 |         1.00 |
|  clk25_reg_n_0_BUFG |               | Hsync_i_1_n_0         |                1 |              1 |         1.00 |
|  clk25_reg_n_0_BUFG |               | Vsync0                |                1 |              1 |         1.00 |
|  clk25_reg_n_0_BUFG | R[3]_i_2_n_0  | R[3]_i_1_n_0          |                1 |              4 |         4.00 |
|  clk25_reg_n_0_BUFG | B[3]_i_1_n_0  |                       |                1 |              4 |         4.00 |
|  clk25_reg_n_0_BUFG | G[3]_i_2_n_0  | G[3]_i_1_n_0          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG      |               | clear                 |                8 |             32 |         4.00 |
|  clk25_reg_n_0_BUFG | G[3]_i_2_n_0  | horizontal[0]_i_1_n_0 |                8 |             32 |         4.00 |
|  clk25_reg_n_0_BUFG |               |                       |               16 |             36 |         2.25 |
|  clk25_reg_n_0_BUFG | ball_top      |                       |               25 |             80 |         3.20 |
+---------------------+---------------+-----------------------+------------------+----------------+--------------+


