// Seed: 4061146165
module module_0 (
    output tri id_0,
    input wor id_1,
    output wire id_2,
    output supply0 id_3
);
  logic id_5;
  ;
  wire id_6, id_7;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd49,
    parameter id_9 = 32'd21
) (
    output supply0 id_0,
    output supply1 _id_1
    , id_12,
    input wor id_2,
    input wand id_3,
    input wire id_4,
    output tri id_5,
    input uwire id_6,
    output wand id_7,
    input supply1 id_8,
    input supply0 _id_9,
    output supply1 id_10
);
  logic [1 'd0 : id_9] id_13[1 : id_1  ==  1];
  or primCall (id_7, id_12, id_2, id_3, id_4);
  module_0 modCall_1 (
      id_0,
      id_6,
      id_10,
      id_7
  );
endmodule
