{"Source Block": ["hdl/projects/ad_quadmxfe1_ebz/common/quad_mxfe_gpio_mux.v@370:383@HdlStmAssign", "assign {mxfe0_syncin_1_n_t,\n        mxfe1_syncin_1_n_t,\n        mxfe2_syncin_1_n_t,\n        mxfe3_syncin_1_n_t} = {4{gpio_t[75]}};\n\nassign {mxfe0_syncin_1_p_t,\n        mxfe1_syncin_1_p_t,\n        mxfe2_syncin_1_p_t,\n        mxfe3_syncin_1_p_t} = {4{gpio_t[76]}};\n\nassign {mxfe0_syncout_1_n_t,\n        mxfe1_syncout_1_n_t,\n        mxfe2_syncout_1_n_t,\n        mxfe3_syncout_1_n_t} = {4{gpio_t[77]}};\n"], "Clone Blocks": [["hdl/projects/ad_quadmxfe1_ebz/common/quad_mxfe_gpio_mux.v@436:449", "assign {mxfe0_syncin_1_n_o,\n        mxfe1_syncin_1_n_o,\n        mxfe2_syncin_1_n_o,\n        mxfe3_syncin_1_n_o} = {4{gpio_o[75]}};\n\nassign {mxfe0_syncin_1_p_o,\n        mxfe1_syncin_1_p_o,\n        mxfe2_syncin_1_p_o,\n        mxfe3_syncin_1_p_o} = {4{gpio_o[76]}};\n\nassign {mxfe0_syncout_1_n_o,\n        mxfe1_syncout_1_n_o,\n        mxfe2_syncout_1_n_o,\n        mxfe3_syncout_1_n_o} = {4{gpio_o[77]}};\n"], ["hdl/projects/ad_quadmxfe1_ebz/common/quad_mxfe_gpio_mux.v@375:388", "assign {mxfe0_syncin_1_p_t,\n        mxfe1_syncin_1_p_t,\n        mxfe2_syncin_1_p_t,\n        mxfe3_syncin_1_p_t} = {4{gpio_t[76]}};\n\nassign {mxfe0_syncout_1_n_t,\n        mxfe1_syncout_1_n_t,\n        mxfe2_syncout_1_n_t,\n        mxfe3_syncout_1_n_t} = {4{gpio_t[77]}};\n\nassign {mxfe0_syncout_1_p_t,\n        mxfe1_syncout_1_p_t,\n        mxfe2_syncout_1_p_t,\n        mxfe3_syncout_1_p_t} = {4{gpio_t[78]}};\n"], ["hdl/projects/ad_quadmxfe1_ebz/common/quad_mxfe_gpio_mux.v@365:378", "assign {mxfe0_gpio10_t,\n        mxfe1_gpio10_t,\n        mxfe2_gpio10_t,\n        mxfe3_gpio10_t} = {4{gpio_t[74]}};\n\nassign {mxfe0_syncin_1_n_t,\n        mxfe1_syncin_1_n_t,\n        mxfe2_syncin_1_n_t,\n        mxfe3_syncin_1_n_t} = {4{gpio_t[75]}};\n\nassign {mxfe0_syncin_1_p_t,\n        mxfe1_syncin_1_p_t,\n        mxfe2_syncin_1_p_t,\n        mxfe3_syncin_1_p_t} = {4{gpio_t[76]}};\n"], ["hdl/projects/ad_quadmxfe1_ebz/common/quad_mxfe_gpio_mux.v@504:517", "assign gpio_i[75] = |{mxfe0_syncin_1_n_i,\n                      mxfe1_syncin_1_n_i,\n                      mxfe2_syncin_1_n_i,\n                      mxfe3_syncin_1_n_i};\n\nassign gpio_i[76] = |{mxfe0_syncin_1_p_i,\n                      mxfe1_syncin_1_p_i,\n                      mxfe2_syncin_1_p_i,\n                      mxfe3_syncin_1_p_i};\n\nassign gpio_i[77] = |{mxfe0_syncout_1_n_i,\n                      mxfe1_syncout_1_n_i,\n                      mxfe2_syncout_1_n_i,\n                      mxfe3_syncout_1_n_i};\n"]], "Diff Content": {"Delete": [[375, "assign {mxfe0_syncin_1_p_t,\n"], [376, "        mxfe1_syncin_1_p_t,\n"], [377, "        mxfe2_syncin_1_p_t,\n"], [378, "        mxfe3_syncin_1_p_t} = {4{gpio_t[76]}};\n"]], "Add": []}}