 ```verilog
always @(posedge clk or negedge r) begin
    if (r)
        q <= 1'b0;
    else
        q <= d;
end
```