git clone --depth 1 --no-tags https://github.com/Sabitabrata2014/Dual-Port-RAM.git f:/verilog_sva_gh_scraper/data/full_repos/694479101
git clone --depth 1 --no-tags https://github.com/Offliners/NYCU_ICLAB_writeup.git f:/verilog_sva_gh_scraper/data/full_repos/698966254
git clone --depth 1 --no-tags https://github.com/exhan100chou/BCH_EUCLIDEAN_RTL.git f:/verilog_sva_gh_scraper/data/full_repos/697863725
git clone --depth 1 --no-tags https://github.com/tusharshenoy/RTL-Day-1-Logic-Gates.git f:/verilog_sva_gh_scraper/data/full_repos/693792090
git clone --depth 1 --no-tags https://github.com/bhargav-vlsi/RISCV-Display-controller.git f:/verilog_sva_gh_scraper/data/full_repos/699702873
git clone --depth 1 --no-tags https://github.com/zeyadahmed465/RTL_TO_GDS_Project.git f:/verilog_sva_gh_scraper/data/full_repos/695787093
git clone --depth 1 --no-tags https://github.com/tusharshenoy/RTL-Day-12-One-Digit-BCD-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/698936782
git clone --depth 1 --no-tags https://github.com/DishanChulawnasa/SequentialToCombinational.git f:/verilog_sva_gh_scraper/data/full_repos/694040674
git clone --depth 1 --no-tags https://github.com/tusharshenoy/RTL-Day-7-2-Bit-Binary-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/696498720
git clone --depth 1 --no-tags https://github.com/pu-cc/tt05-verilog-demo.git f:/verilog_sva_gh_scraper/data/full_repos/692691265
git clone --depth 1 --no-tags https://github.com/kapil-0511/OTFS-Transmitter.git f:/verilog_sva_gh_scraper/data/full_repos/694639785
git clone --depth 1 --no-tags https://github.com/omikami747/grav_sim.git f:/verilog_sva_gh_scraper/data/full_repos/698573957
git clone --depth 1 --no-tags https://github.com/vernamlab/HWGN2.git f:/verilog_sva_gh_scraper/data/full_repos/697483187
git clone --depth 1 --no-tags https://github.com/FunPlus007/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/695837386
git clone --depth 1 --no-tags https://github.com/Peng-Yuyang-2003/digital-stopwatch-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/693077865
git clone --depth 1 --no-tags https://github.com/NarayanaRavada/risc_v_processor.git f:/verilog_sva_gh_scraper/data/full_repos/695170897
git clone --depth 1 --no-tags https://github.com/Facu-hub-code/tp2_uart.git f:/verilog_sva_gh_scraper/data/full_repos/695325253
git clone --depth 1 --no-tags https://github.com/humna2531/RV32I.git f:/verilog_sva_gh_scraper/data/full_repos/692809515
git clone --depth 1 --no-tags https://github.com/tangchang2003/FPGA_Canny.git f:/verilog_sva_gh_scraper/data/full_repos/696349893
git clone --depth 1 --no-tags https://github.com/tusharshenoy/RTL-Day-5-Code-Converter.git f:/verilog_sva_gh_scraper/data/full_repos/695720055
git clone --depth 1 --no-tags https://github.com/Davi-Moura14/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/696555482
git clone --depth 1 --no-tags https://github.com/SohaibAlaraby/Single_Cycle_MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/695960225
git clone --depth 1 --no-tags https://github.com/Ahmedtayel22/Digital-IC-Design.git f:/verilog_sva_gh_scraper/data/full_repos/695610357
git clone --depth 1 --no-tags https://github.com/Chill-97068/FPFA_fina_projectl-Elliptic_Curve_Cryptography.git f:/verilog_sva_gh_scraper/data/full_repos/694795999
git clone --depth 1 --no-tags https://github.com/sdmay24-21/ASIC-GuitarPedal.git f:/verilog_sva_gh_scraper/data/full_repos/697643999
git clone --depth 1 --no-tags https://github.com/akshatsabavat/verilogStuff.git f:/verilog_sva_gh_scraper/data/full_repos/695685835
git clone --depth 1 --no-tags https://github.com/alebld/gowin-ethernet.git f:/verilog_sva_gh_scraper/data/full_repos/696018087
git clone --depth 1 --no-tags https://github.com/annie910201/ICDC_contest.git f:/verilog_sva_gh_scraper/data/full_repos/697190701
git clone --depth 1 --no-tags https://github.com/BrianBeerbower/LED-Matrix.git f:/verilog_sva_gh_scraper/data/full_repos/696559161
git clone --depth 1 --no-tags https://github.com/suraj4840/Binary_to_gray_018.git f:/verilog_sva_gh_scraper/data/full_repos/696827526
git clone --depth 1 --no-tags https://github.com/Van-Walker/ToyALU.git f:/verilog_sva_gh_scraper/data/full_repos/697284537
git clone --depth 1 --no-tags https://github.com/emaarnolfo/TP1-Arquitectura.git f:/verilog_sva_gh_scraper/data/full_repos/696996966
git clone --depth 1 --no-tags https://github.com/OmarBadr108/UART_TX.git f:/verilog_sva_gh_scraper/data/full_repos/699656920
git clone --depth 1 --no-tags https://github.com/briansune/Xilinx-DNA-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/698281483
git clone --depth 1 --no-tags https://github.com/Sup3Legacy/rv-trng-tt05.git f:/verilog_sva_gh_scraper/data/full_repos/699847124
git clone --depth 1 --no-tags https://github.com/junior-jl/unic-cass-dpga.git f:/verilog_sva_gh_scraper/data/full_repos/698713753
git clone --depth 1 --no-tags https://github.com/OrientalHorizon/Adders.git f:/verilog_sva_gh_scraper/data/full_repos/696896344
git clone --depth 1 --no-tags https://github.com/theweird-kid/verilog-modules.git f:/verilog_sva_gh_scraper/data/full_repos/697888083
git clone --depth 1 --no-tags https://github.com/Chih-Ling-Wu/SoC_Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/697760645
git clone --depth 1 --no-tags https://github.com/Punejap/64-Bit-Mips-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/697803277
git clone --depth 1 --no-tags https://github.com/Andryss/VerilogTracer.git f:/verilog_sva_gh_scraper/data/full_repos/696919941
git clone --depth 1 --no-tags https://github.com/suraj4840/Up_down_017.git f:/verilog_sva_gh_scraper/data/full_repos/696822476
git clone --depth 1 --no-tags https://github.com/mateusvdcastro/Processador-MIPS-32-Bits.git f:/verilog_sva_gh_scraper/data/full_repos/697429425
git clone --depth 1 --no-tags https://github.com/yakaska/i2c_lab.git f:/verilog_sva_gh_scraper/data/full_repos/698239842
git clone --depth 1 --no-tags https://github.com/Revathikotni123/64b_Pipeline_multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/698187262
git clone --depth 1 --no-tags https://github.com/leonrinkel/rainbow.git f:/verilog_sva_gh_scraper/data/full_repos/700025515
git clone --depth 1 --no-tags https://github.com/msuadOf/asic-utils.git f:/verilog_sva_gh_scraper/data/full_repos/700001214
git clone --depth 1 --no-tags https://github.com/hussin-mohamed/VGA.git f:/verilog_sva_gh_scraper/data/full_repos/699895112
git clone --depth 1 --no-tags https://github.com/lancego2023/test_caravel_project.git f:/verilog_sva_gh_scraper/data/full_repos/700017239
git clone --depth 1 --no-tags https://github.com/hl271/uart_with_fifo.git f:/verilog_sva_gh_scraper/data/full_repos/697752593
git clone --depth 1 --no-tags https://github.com/AnasIbrahim1/RISC-V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/692778054
git clone --depth 1 --no-tags https://github.com/lutasam/Duke_ECE550_Homework.git f:/verilog_sva_gh_scraper/data/full_repos/692788783
git clone --depth 1 --no-tags https://github.com/wine10001/Computer_Organization_Final_Project.git f:/verilog_sva_gh_scraper/data/full_repos/692739260
git clone --depth 1 --no-tags https://github.com/sahamit1/FFT-Chipathon.git f:/verilog_sva_gh_scraper/data/full_repos/692991309
git clone --depth 1 --no-tags https://github.com/merlinmarrs/iCE40HX-verilog-video-patterns.git f:/verilog_sva_gh_scraper/data/full_repos/693238988
git clone --depth 1 --no-tags https://github.com/Mohamed123484/UART_RX.git f:/verilog_sva_gh_scraper/data/full_repos/693199550
git clone --depth 1 --no-tags https://github.com/WarrenNou/ECE-128-LAB-2.git f:/verilog_sva_gh_scraper/data/full_repos/693398120
git clone --depth 1 --no-tags https://github.com/SuperSaish/Universal_Shift_Register.git f:/verilog_sva_gh_scraper/data/full_repos/693833663
git clone --depth 1 --no-tags https://github.com/kmehta-123/MIPS-32-Bit-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/692632350
git clone --depth 1 --no-tags https://github.com/BhanuPrakash4050/8bit-Full-adder.git f:/verilog_sva_gh_scraper/data/full_repos/692646437
git clone --depth 1 --no-tags https://github.com/BhanuPrakash4050/4-bit-adder-with-pipeline-registers-only-at-the-input-and-outputs-of-the-4-bit-adder.git f:/verilog_sva_gh_scraper/data/full_repos/692653376
git clone --depth 1 --no-tags https://github.com/SaiNageshyr/Multiplier-.git f:/verilog_sva_gh_scraper/data/full_repos/692668604
git clone --depth 1 --no-tags https://github.com/mayyamal/TinyTapeoutDemo.git f:/verilog_sva_gh_scraper/data/full_repos/692695520
git clone --depth 1 --no-tags https://github.com/Kendraa8/UART_AXI_intf.git f:/verilog_sva_gh_scraper/data/full_repos/692692601
git clone --depth 1 --no-tags https://github.com/AbdulRahman-Mansour-2002/32-BIT-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/694499153
git clone --depth 1 --no-tags https://github.com/MostafaEssamAbdelhameed/FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/694874299
git clone --depth 1 --no-tags https://github.com/MayankP2003/Traffic_light_controller.git f:/verilog_sva_gh_scraper/data/full_repos/695149203
git clone --depth 1 --no-tags https://github.com/Jboyrox/AHD-HW1.git f:/verilog_sva_gh_scraper/data/full_repos/695021684
git clone --depth 1 --no-tags https://github.com/jarircse16/Verilog_Practice.git f:/verilog_sva_gh_scraper/data/full_repos/695659675
git clone --depth 1 --no-tags https://github.com/hemasakthi07/vlsi.git f:/verilog_sva_gh_scraper/data/full_repos/695616486
git clone --depth 1 --no-tags https://github.com/SUS2003/FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/695622502
git clone --depth 1 --no-tags https://github.com/MohamedDawod29/32bits-single-cycle-MIPs.git f:/verilog_sva_gh_scraper/data/full_repos/695632089
git clone --depth 1 --no-tags https://github.com/dreamakerChao/fpga_final_project.git f:/verilog_sva_gh_scraper/data/full_repos/694231371
git clone --depth 1 --no-tags https://github.com/renardo18/verilog-internet.git f:/verilog_sva_gh_scraper/data/full_repos/694714131
git clone --depth 1 --no-tags https://github.com/LayzRay/IVS.git f:/verilog_sva_gh_scraper/data/full_repos/693651356
git clone --depth 1 --no-tags https://github.com/GaPFang/CA.git f:/verilog_sva_gh_scraper/data/full_repos/696609044
git clone --depth 1 --no-tags https://github.com/areast21/matrix_transpose_hardware_accelerator_MSP430.git f:/verilog_sva_gh_scraper/data/full_repos/693694551
git clone --depth 1 --no-tags https://github.com/zshell31/led_shifter.git f:/verilog_sva_gh_scraper/data/full_repos/699493515
git clone --depth 1 --no-tags https://github.com/312510017Erison88/Digital_Integrated_circuit_course.git f:/verilog_sva_gh_scraper/data/full_repos/699900989
git clone --depth 1 --no-tags https://github.com/bryanyanay/ece241-labs.git f:/verilog_sva_gh_scraper/data/full_repos/696912158
git clone --depth 1 --no-tags https://github.com/kaveri307/Half-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/694710209
git clone --depth 1 --no-tags https://github.com/Dakshpatel806/ADLDO.git f:/verilog_sva_gh_scraper/data/full_repos/695280283
git clone --depth 1 --no-tags https://github.com/ktkornegay-msu/demo-repo.git f:/verilog_sva_gh_scraper/data/full_repos/695285317
git clone --depth 1 --no-tags https://github.com/LuisBaiano/TEC498-MI-Projeto-de-Circuitos-Digitais-2023.1-PBL03.git f:/verilog_sva_gh_scraper/data/full_repos/695891833
git clone --depth 1 --no-tags https://github.com/AJAYGADI/-VERILOG-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/693739342
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-39.git f:/verilog_sva_gh_scraper/data/full_repos/697203991
git clone --depth 1 --no-tags https://github.com/zyx11451/adder.git f:/verilog_sva_gh_scraper/data/full_repos/695128665
git clone --depth 1 --no-tags https://github.com/eslamaoao/16-bit_ALU_Hierarchy.git f:/verilog_sva_gh_scraper/data/full_repos/697582640
git clone --depth 1 --no-tags https://github.com/Mario-o-Ghaly/Digital-Alarm-Clock.git f:/verilog_sva_gh_scraper/data/full_repos/692893229
git clone --depth 1 --no-tags https://github.com/Aditya-Poli/dsd.git f:/verilog_sva_gh_scraper/data/full_repos/692639199
git clone --depth 1 --no-tags https://github.com/mohamedwaleed-cu/Synthesizable-Hybrid-system-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/693128282
git clone --depth 1 --no-tags https://github.com/shrinivashunnur08/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/693160818
git clone --depth 1 --no-tags https://github.com/SuperSaish/Master_Slave_JK_ff.git f:/verilog_sva_gh_scraper/data/full_repos/694078802
git clone --depth 1 --no-tags https://github.com/DavidHenriqueM/Matura-Project.git f:/verilog_sva_gh_scraper/data/full_repos/693276947
git clone --depth 1 --no-tags https://github.com/WesleyRdS/PBL2-CD.git f:/verilog_sva_gh_scraper/data/full_repos/692872759
git clone --depth 1 --no-tags https://github.com/brabreus/GCC260-UFLA.git f:/verilog_sva_gh_scraper/data/full_repos/693669767
git clone --depth 1 --no-tags https://github.com/yuxinwu99/Connect-four.git f:/verilog_sva_gh_scraper/data/full_repos/693093155
git clone --depth 1 --no-tags https://github.com/algofoogle/tt05-tests.git f:/verilog_sva_gh_scraper/data/full_repos/693102055
git clone --depth 1 --no-tags https://github.com/ookkai/4-bit-full-adder.git f:/verilog_sva_gh_scraper/data/full_repos/699673763
git clone --depth 1 --no-tags https://github.com/clorf6/Toy-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/697368999
