// Seed: 2171355707
module module_0 (
    input  tri1  id_0,
    output uwire id_1,
    input  tri1  id_2
);
endmodule
module module_1 (
    output wand  id_0,
    output logic id_1,
    output tri1  id_2,
    input  tri0  id_3,
    input  tri0  id_4,
    input  tri0  id_5,
    output wor   id_6
);
  initial id_1 <= id_4;
  nand primCall (id_6, id_5, id_4, id_3);
  module_0 modCall_1 (
      id_3,
      id_2,
      id_5
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  localparam id_6 = 1;
  localparam id_7 = id_6[1];
  assign id_2 = id_1;
endmodule
module module_3 (
    input uwire id_0,
    input tri0  id_1,
    input uwire id_2,
    input tri1  id_3,
    input wand  id_4,
    input wire  id_5
);
  logic [-1 : 1] id_7, id_8;
  module_2 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_8,
      id_7
  );
endmodule
