
WS2812B.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002944  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08002a04  08002a04  00012a04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002a34  08002a34  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002a34  08002a34  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002a34  08002a34  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002a34  08002a34  00012a34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002a38  08002a38  00012a38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002a3c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002dc  2000000c  08002a48  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002e8  08002a48  000202e8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008128  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001523  00000000  00000000  0002815c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000958  00000000  00000000  00029680  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000008a0  00000000  00000000  00029fd8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000184b7  00000000  00000000  0002a878  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00007e4d  00000000  00000000  00042d2f  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008f6f3  00000000  00000000  0004ab7c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000da26f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002128  00000000  00000000  000da2ec  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080029ec 	.word	0x080029ec

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	080029ec 	.word	0x080029ec

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000226:	f000 fa8f 	bl	8000748 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800022a:	f000 f839 	bl	80002a0 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  for (int i = 40; i<239+40; i+=2)
 800022e:	2328      	movs	r3, #40	; 0x28
 8000230:	607b      	str	r3, [r7, #4]
 8000232:	e00d      	b.n	8000250 <main+0x30>
  {
	  mas[i] = log_0;
 8000234:	4b18      	ldr	r3, [pc, #96]	; (8000298 <main+0x78>)
 8000236:	687a      	ldr	r2, [r7, #4]
 8000238:	0052      	lsls	r2, r2, #1
 800023a:	2111      	movs	r1, #17
 800023c:	52d1      	strh	r1, [r2, r3]
	  mas[i+1] = log_1;
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	1c5a      	adds	r2, r3, #1
 8000242:	4b15      	ldr	r3, [pc, #84]	; (8000298 <main+0x78>)
 8000244:	0052      	lsls	r2, r2, #1
 8000246:	2129      	movs	r1, #41	; 0x29
 8000248:	52d1      	strh	r1, [r2, r3]
  for (int i = 40; i<239+40; i+=2)
 800024a:	687b      	ldr	r3, [r7, #4]
 800024c:	3302      	adds	r3, #2
 800024e:	607b      	str	r3, [r7, #4]
 8000250:	687a      	ldr	r2, [r7, #4]
 8000252:	238b      	movs	r3, #139	; 0x8b
 8000254:	005b      	lsls	r3, r3, #1
 8000256:	429a      	cmp	r2, r3
 8000258:	ddec      	ble.n	8000234 <main+0x14>
  }
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800025a:	f000 f8eb 	bl	8000434 <MX_GPIO_Init>
  MX_DMA_Init();
 800025e:	f000 f8cb 	bl	80003f8 <MX_DMA_Init>
  MX_TIM3_Init();
 8000262:	f000 f869 	bl	8000338 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  //HAL_TIM_PWM_Start (&htim3, TIM_CHANNEL_1);
  HAL_TIM_PWM_Start_DMA (&htim3, TIM_CHANNEL_1, (uint32_t*)&mas, kol_led*24+40);
 8000266:	230a      	movs	r3, #10
 8000268:	b29b      	uxth	r3, r3
 800026a:	2218      	movs	r2, #24
 800026c:	4353      	muls	r3, r2
 800026e:	b29b      	uxth	r3, r3
 8000270:	3328      	adds	r3, #40	; 0x28
 8000272:	b29b      	uxth	r3, r3
 8000274:	4a08      	ldr	r2, [pc, #32]	; (8000298 <main+0x78>)
 8000276:	4809      	ldr	r0, [pc, #36]	; (800029c <main+0x7c>)
 8000278:	2100      	movs	r1, #0
 800027a:	f001 fc8b 	bl	8001b94 <HAL_TIM_PWM_Start_DMA>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_TIM_PWM_Start_DMA (&htim3, TIM_CHANNEL_1, (uint32_t*)&mas, kol_led*24+40);
 800027e:	230a      	movs	r3, #10
 8000280:	b29b      	uxth	r3, r3
 8000282:	2218      	movs	r2, #24
 8000284:	4353      	muls	r3, r2
 8000286:	b29b      	uxth	r3, r3
 8000288:	3328      	adds	r3, #40	; 0x28
 800028a:	b29b      	uxth	r3, r3
 800028c:	4a02      	ldr	r2, [pc, #8]	; (8000298 <main+0x78>)
 800028e:	4803      	ldr	r0, [pc, #12]	; (800029c <main+0x7c>)
 8000290:	2100      	movs	r1, #0
 8000292:	f001 fc7f 	bl	8001b94 <HAL_TIM_PWM_Start_DMA>
 8000296:	e7f2      	b.n	800027e <main+0x5e>
 8000298:	20000028 	.word	0x20000028
 800029c:	20000258 	.word	0x20000258

080002a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002a0:	b590      	push	{r4, r7, lr}
 80002a2:	b093      	sub	sp, #76	; 0x4c
 80002a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002a6:	2414      	movs	r4, #20
 80002a8:	193b      	adds	r3, r7, r4
 80002aa:	0018      	movs	r0, r3
 80002ac:	2334      	movs	r3, #52	; 0x34
 80002ae:	001a      	movs	r2, r3
 80002b0:	2100      	movs	r1, #0
 80002b2:	f002 fb93 	bl	80029dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002b6:	1d3b      	adds	r3, r7, #4
 80002b8:	0018      	movs	r0, r3
 80002ba:	2310      	movs	r3, #16
 80002bc:	001a      	movs	r2, r3
 80002be:	2100      	movs	r1, #0
 80002c0:	f002 fb8c 	bl	80029dc <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002c4:	0021      	movs	r1, r4
 80002c6:	187b      	adds	r3, r7, r1
 80002c8:	2202      	movs	r2, #2
 80002ca:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002cc:	187b      	adds	r3, r7, r1
 80002ce:	2201      	movs	r2, #1
 80002d0:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002d2:	187b      	adds	r3, r7, r1
 80002d4:	2210      	movs	r2, #16
 80002d6:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002d8:	187b      	adds	r3, r7, r1
 80002da:	2202      	movs	r2, #2
 80002dc:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80002de:	187b      	adds	r3, r7, r1
 80002e0:	2280      	movs	r2, #128	; 0x80
 80002e2:	0212      	lsls	r2, r2, #8
 80002e4:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80002e6:	187b      	adds	r3, r7, r1
 80002e8:	2280      	movs	r2, #128	; 0x80
 80002ea:	0352      	lsls	r2, r2, #13
 80002ec:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80002ee:	187b      	adds	r3, r7, r1
 80002f0:	2200      	movs	r2, #0
 80002f2:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002f4:	187b      	adds	r3, r7, r1
 80002f6:	0018      	movs	r0, r3
 80002f8:	f000 ff1c 	bl	8001134 <HAL_RCC_OscConfig>
 80002fc:	1e03      	subs	r3, r0, #0
 80002fe:	d001      	beq.n	8000304 <SystemClock_Config+0x64>
  {
    Error_Handler();
 8000300:	f000 f8fe 	bl	8000500 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000304:	1d3b      	adds	r3, r7, #4
 8000306:	2207      	movs	r2, #7
 8000308:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800030a:	1d3b      	adds	r3, r7, #4
 800030c:	2202      	movs	r2, #2
 800030e:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000310:	1d3b      	adds	r3, r7, #4
 8000312:	2200      	movs	r2, #0
 8000314:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000316:	1d3b      	adds	r3, r7, #4
 8000318:	2200      	movs	r2, #0
 800031a:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800031c:	1d3b      	adds	r3, r7, #4
 800031e:	2101      	movs	r1, #1
 8000320:	0018      	movs	r0, r3
 8000322:	f001 fa8d 	bl	8001840 <HAL_RCC_ClockConfig>
 8000326:	1e03      	subs	r3, r0, #0
 8000328:	d001      	beq.n	800032e <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800032a:	f000 f8e9 	bl	8000500 <Error_Handler>
  }
}
 800032e:	46c0      	nop			; (mov r8, r8)
 8000330:	46bd      	mov	sp, r7
 8000332:	b013      	add	sp, #76	; 0x4c
 8000334:	bd90      	pop	{r4, r7, pc}
	...

08000338 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000338:	b580      	push	{r7, lr}
 800033a:	b08a      	sub	sp, #40	; 0x28
 800033c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800033e:	2320      	movs	r3, #32
 8000340:	18fb      	adds	r3, r7, r3
 8000342:	0018      	movs	r0, r3
 8000344:	2308      	movs	r3, #8
 8000346:	001a      	movs	r2, r3
 8000348:	2100      	movs	r1, #0
 800034a:	f002 fb47 	bl	80029dc <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800034e:	1d3b      	adds	r3, r7, #4
 8000350:	0018      	movs	r0, r3
 8000352:	231c      	movs	r3, #28
 8000354:	001a      	movs	r2, r3
 8000356:	2100      	movs	r1, #0
 8000358:	f002 fb40 	bl	80029dc <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800035c:	4b24      	ldr	r3, [pc, #144]	; (80003f0 <MX_TIM3_Init+0xb8>)
 800035e:	4a25      	ldr	r2, [pc, #148]	; (80003f4 <MX_TIM3_Init+0xbc>)
 8000360:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000362:	4b23      	ldr	r3, [pc, #140]	; (80003f0 <MX_TIM3_Init+0xb8>)
 8000364:	2200      	movs	r2, #0
 8000366:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000368:	4b21      	ldr	r3, [pc, #132]	; (80003f0 <MX_TIM3_Init+0xb8>)
 800036a:	2200      	movs	r2, #0
 800036c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 59;
 800036e:	4b20      	ldr	r3, [pc, #128]	; (80003f0 <MX_TIM3_Init+0xb8>)
 8000370:	223b      	movs	r2, #59	; 0x3b
 8000372:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000374:	4b1e      	ldr	r3, [pc, #120]	; (80003f0 <MX_TIM3_Init+0xb8>)
 8000376:	2200      	movs	r2, #0
 8000378:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800037a:	4b1d      	ldr	r3, [pc, #116]	; (80003f0 <MX_TIM3_Init+0xb8>)
 800037c:	2200      	movs	r2, #0
 800037e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000380:	4b1b      	ldr	r3, [pc, #108]	; (80003f0 <MX_TIM3_Init+0xb8>)
 8000382:	0018      	movs	r0, r3
 8000384:	f001 fbb6 	bl	8001af4 <HAL_TIM_PWM_Init>
 8000388:	1e03      	subs	r3, r0, #0
 800038a:	d001      	beq.n	8000390 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 800038c:	f000 f8b8 	bl	8000500 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000390:	2120      	movs	r1, #32
 8000392:	187b      	adds	r3, r7, r1
 8000394:	2200      	movs	r2, #0
 8000396:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000398:	187b      	adds	r3, r7, r1
 800039a:	2200      	movs	r2, #0
 800039c:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800039e:	187a      	adds	r2, r7, r1
 80003a0:	4b13      	ldr	r3, [pc, #76]	; (80003f0 <MX_TIM3_Init+0xb8>)
 80003a2:	0011      	movs	r1, r2
 80003a4:	0018      	movs	r0, r3
 80003a6:	f002 fa97 	bl	80028d8 <HAL_TIMEx_MasterConfigSynchronization>
 80003aa:	1e03      	subs	r3, r0, #0
 80003ac:	d001      	beq.n	80003b2 <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 80003ae:	f000 f8a7 	bl	8000500 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80003b2:	1d3b      	adds	r3, r7, #4
 80003b4:	2260      	movs	r2, #96	; 0x60
 80003b6:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80003b8:	1d3b      	adds	r3, r7, #4
 80003ba:	2200      	movs	r2, #0
 80003bc:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80003be:	1d3b      	adds	r3, r7, #4
 80003c0:	2200      	movs	r2, #0
 80003c2:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80003c4:	1d3b      	adds	r3, r7, #4
 80003c6:	2200      	movs	r2, #0
 80003c8:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80003ca:	1d39      	adds	r1, r7, #4
 80003cc:	4b08      	ldr	r3, [pc, #32]	; (80003f0 <MX_TIM3_Init+0xb8>)
 80003ce:	2200      	movs	r2, #0
 80003d0:	0018      	movs	r0, r3
 80003d2:	f001 fe45 	bl	8002060 <HAL_TIM_PWM_ConfigChannel>
 80003d6:	1e03      	subs	r3, r0, #0
 80003d8:	d001      	beq.n	80003de <MX_TIM3_Init+0xa6>
  {
    Error_Handler();
 80003da:	f000 f891 	bl	8000500 <Error_Handler>
  /* USER CODE BEGIN TIM3_Init 2 */
  /* Peripheral DMA init*/


  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80003de:	4b04      	ldr	r3, [pc, #16]	; (80003f0 <MX_TIM3_Init+0xb8>)
 80003e0:	0018      	movs	r0, r3
 80003e2:	f000 f905 	bl	80005f0 <HAL_TIM_MspPostInit>

}
 80003e6:	46c0      	nop			; (mov r8, r8)
 80003e8:	46bd      	mov	sp, r7
 80003ea:	b00a      	add	sp, #40	; 0x28
 80003ec:	bd80      	pop	{r7, pc}
 80003ee:	46c0      	nop			; (mov r8, r8)
 80003f0:	20000258 	.word	0x20000258
 80003f4:	40000400 	.word	0x40000400

080003f8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80003f8:	b580      	push	{r7, lr}
 80003fa:	b082      	sub	sp, #8
 80003fc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80003fe:	4b0c      	ldr	r3, [pc, #48]	; (8000430 <MX_DMA_Init+0x38>)
 8000400:	695a      	ldr	r2, [r3, #20]
 8000402:	4b0b      	ldr	r3, [pc, #44]	; (8000430 <MX_DMA_Init+0x38>)
 8000404:	2101      	movs	r1, #1
 8000406:	430a      	orrs	r2, r1
 8000408:	615a      	str	r2, [r3, #20]
 800040a:	4b09      	ldr	r3, [pc, #36]	; (8000430 <MX_DMA_Init+0x38>)
 800040c:	695b      	ldr	r3, [r3, #20]
 800040e:	2201      	movs	r2, #1
 8000410:	4013      	ands	r3, r2
 8000412:	607b      	str	r3, [r7, #4]
 8000414:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_5_6_7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_6_7_IRQn, 0, 0);
 8000416:	2200      	movs	r2, #0
 8000418:	2100      	movs	r1, #0
 800041a:	200b      	movs	r0, #11
 800041c:	f000 faa4 	bl	8000968 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_6_7_IRQn);
 8000420:	200b      	movs	r0, #11
 8000422:	f000 fab6 	bl	8000992 <HAL_NVIC_EnableIRQ>

}
 8000426:	46c0      	nop			; (mov r8, r8)
 8000428:	46bd      	mov	sp, r7
 800042a:	b002      	add	sp, #8
 800042c:	bd80      	pop	{r7, pc}
 800042e:	46c0      	nop			; (mov r8, r8)
 8000430:	40021000 	.word	0x40021000

08000434 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000434:	b590      	push	{r4, r7, lr}
 8000436:	b089      	sub	sp, #36	; 0x24
 8000438:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800043a:	240c      	movs	r4, #12
 800043c:	193b      	adds	r3, r7, r4
 800043e:	0018      	movs	r0, r3
 8000440:	2314      	movs	r3, #20
 8000442:	001a      	movs	r2, r3
 8000444:	2100      	movs	r1, #0
 8000446:	f002 fac9 	bl	80029dc <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800044a:	4b2a      	ldr	r3, [pc, #168]	; (80004f4 <MX_GPIO_Init+0xc0>)
 800044c:	695a      	ldr	r2, [r3, #20]
 800044e:	4b29      	ldr	r3, [pc, #164]	; (80004f4 <MX_GPIO_Init+0xc0>)
 8000450:	2180      	movs	r1, #128	; 0x80
 8000452:	0289      	lsls	r1, r1, #10
 8000454:	430a      	orrs	r2, r1
 8000456:	615a      	str	r2, [r3, #20]
 8000458:	4b26      	ldr	r3, [pc, #152]	; (80004f4 <MX_GPIO_Init+0xc0>)
 800045a:	695a      	ldr	r2, [r3, #20]
 800045c:	2380      	movs	r3, #128	; 0x80
 800045e:	029b      	lsls	r3, r3, #10
 8000460:	4013      	ands	r3, r2
 8000462:	60bb      	str	r3, [r7, #8]
 8000464:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000466:	4b23      	ldr	r3, [pc, #140]	; (80004f4 <MX_GPIO_Init+0xc0>)
 8000468:	695a      	ldr	r2, [r3, #20]
 800046a:	4b22      	ldr	r3, [pc, #136]	; (80004f4 <MX_GPIO_Init+0xc0>)
 800046c:	2180      	movs	r1, #128	; 0x80
 800046e:	02c9      	lsls	r1, r1, #11
 8000470:	430a      	orrs	r2, r1
 8000472:	615a      	str	r2, [r3, #20]
 8000474:	4b1f      	ldr	r3, [pc, #124]	; (80004f4 <MX_GPIO_Init+0xc0>)
 8000476:	695a      	ldr	r2, [r3, #20]
 8000478:	2380      	movs	r3, #128	; 0x80
 800047a:	02db      	lsls	r3, r3, #11
 800047c:	4013      	ands	r3, r2
 800047e:	607b      	str	r3, [r7, #4]
 8000480:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8000482:	2380      	movs	r3, #128	; 0x80
 8000484:	01db      	lsls	r3, r3, #7
 8000486:	481c      	ldr	r0, [pc, #112]	; (80004f8 <MX_GPIO_Init+0xc4>)
 8000488:	2200      	movs	r2, #0
 800048a:	0019      	movs	r1, r3
 800048c:	f000 fdf4 	bl	8001078 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000490:	193b      	adds	r3, r7, r4
 8000492:	2280      	movs	r2, #128	; 0x80
 8000494:	01d2      	lsls	r2, r2, #7
 8000496:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000498:	193b      	adds	r3, r7, r4
 800049a:	2201      	movs	r2, #1
 800049c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800049e:	193b      	adds	r3, r7, r4
 80004a0:	2200      	movs	r2, #0
 80004a2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004a4:	193b      	adds	r3, r7, r4
 80004a6:	2200      	movs	r2, #0
 80004a8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004aa:	193b      	adds	r3, r7, r4
 80004ac:	4a12      	ldr	r2, [pc, #72]	; (80004f8 <MX_GPIO_Init+0xc4>)
 80004ae:	0019      	movs	r1, r3
 80004b0:	0010      	movs	r0, r2
 80004b2:	f000 fc69 	bl	8000d88 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 80004b6:	0021      	movs	r1, r4
 80004b8:	187b      	adds	r3, r7, r1
 80004ba:	2280      	movs	r2, #128	; 0x80
 80004bc:	0112      	lsls	r2, r2, #4
 80004be:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80004c0:	187b      	adds	r3, r7, r1
 80004c2:	4a0e      	ldr	r2, [pc, #56]	; (80004fc <MX_GPIO_Init+0xc8>)
 80004c4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80004c6:	187b      	adds	r3, r7, r1
 80004c8:	2201      	movs	r2, #1
 80004ca:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004cc:	187a      	adds	r2, r7, r1
 80004ce:	2390      	movs	r3, #144	; 0x90
 80004d0:	05db      	lsls	r3, r3, #23
 80004d2:	0011      	movs	r1, r2
 80004d4:	0018      	movs	r0, r3
 80004d6:	f000 fc57 	bl	8000d88 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80004da:	2200      	movs	r2, #0
 80004dc:	2100      	movs	r1, #0
 80004de:	2007      	movs	r0, #7
 80004e0:	f000 fa42 	bl	8000968 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80004e4:	2007      	movs	r0, #7
 80004e6:	f000 fa54 	bl	8000992 <HAL_NVIC_EnableIRQ>

}
 80004ea:	46c0      	nop			; (mov r8, r8)
 80004ec:	46bd      	mov	sp, r7
 80004ee:	b009      	add	sp, #36	; 0x24
 80004f0:	bd90      	pop	{r4, r7, pc}
 80004f2:	46c0      	nop			; (mov r8, r8)
 80004f4:	40021000 	.word	0x40021000
 80004f8:	48000400 	.word	0x48000400
 80004fc:	10210000 	.word	0x10210000

08000500 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000504:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000506:	e7fe      	b.n	8000506 <Error_Handler+0x6>

08000508 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	b082      	sub	sp, #8
 800050c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800050e:	4b0f      	ldr	r3, [pc, #60]	; (800054c <HAL_MspInit+0x44>)
 8000510:	699a      	ldr	r2, [r3, #24]
 8000512:	4b0e      	ldr	r3, [pc, #56]	; (800054c <HAL_MspInit+0x44>)
 8000514:	2101      	movs	r1, #1
 8000516:	430a      	orrs	r2, r1
 8000518:	619a      	str	r2, [r3, #24]
 800051a:	4b0c      	ldr	r3, [pc, #48]	; (800054c <HAL_MspInit+0x44>)
 800051c:	699b      	ldr	r3, [r3, #24]
 800051e:	2201      	movs	r2, #1
 8000520:	4013      	ands	r3, r2
 8000522:	607b      	str	r3, [r7, #4]
 8000524:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000526:	4b09      	ldr	r3, [pc, #36]	; (800054c <HAL_MspInit+0x44>)
 8000528:	69da      	ldr	r2, [r3, #28]
 800052a:	4b08      	ldr	r3, [pc, #32]	; (800054c <HAL_MspInit+0x44>)
 800052c:	2180      	movs	r1, #128	; 0x80
 800052e:	0549      	lsls	r1, r1, #21
 8000530:	430a      	orrs	r2, r1
 8000532:	61da      	str	r2, [r3, #28]
 8000534:	4b05      	ldr	r3, [pc, #20]	; (800054c <HAL_MspInit+0x44>)
 8000536:	69da      	ldr	r2, [r3, #28]
 8000538:	2380      	movs	r3, #128	; 0x80
 800053a:	055b      	lsls	r3, r3, #21
 800053c:	4013      	ands	r3, r2
 800053e:	603b      	str	r3, [r7, #0]
 8000540:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000542:	46c0      	nop			; (mov r8, r8)
 8000544:	46bd      	mov	sp, r7
 8000546:	b002      	add	sp, #8
 8000548:	bd80      	pop	{r7, pc}
 800054a:	46c0      	nop			; (mov r8, r8)
 800054c:	40021000 	.word	0x40021000

08000550 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000550:	b580      	push	{r7, lr}
 8000552:	b084      	sub	sp, #16
 8000554:	af00      	add	r7, sp, #0
 8000556:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	681b      	ldr	r3, [r3, #0]
 800055c:	4a20      	ldr	r2, [pc, #128]	; (80005e0 <HAL_TIM_PWM_MspInit+0x90>)
 800055e:	4293      	cmp	r3, r2
 8000560:	d139      	bne.n	80005d6 <HAL_TIM_PWM_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000562:	4b20      	ldr	r3, [pc, #128]	; (80005e4 <HAL_TIM_PWM_MspInit+0x94>)
 8000564:	69da      	ldr	r2, [r3, #28]
 8000566:	4b1f      	ldr	r3, [pc, #124]	; (80005e4 <HAL_TIM_PWM_MspInit+0x94>)
 8000568:	2102      	movs	r1, #2
 800056a:	430a      	orrs	r2, r1
 800056c:	61da      	str	r2, [r3, #28]
 800056e:	4b1d      	ldr	r3, [pc, #116]	; (80005e4 <HAL_TIM_PWM_MspInit+0x94>)
 8000570:	69db      	ldr	r3, [r3, #28]
 8000572:	2202      	movs	r2, #2
 8000574:	4013      	ands	r3, r2
 8000576:	60fb      	str	r3, [r7, #12]
 8000578:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 DMA Init */
    /* TIM3_CH1_TRIG Init */
    hdma_tim3_ch1_trig.Instance = DMA1_Channel4;
 800057a:	4b1b      	ldr	r3, [pc, #108]	; (80005e8 <HAL_TIM_PWM_MspInit+0x98>)
 800057c:	4a1b      	ldr	r2, [pc, #108]	; (80005ec <HAL_TIM_PWM_MspInit+0x9c>)
 800057e:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch1_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000580:	4b19      	ldr	r3, [pc, #100]	; (80005e8 <HAL_TIM_PWM_MspInit+0x98>)
 8000582:	2210      	movs	r2, #16
 8000584:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 8000586:	4b18      	ldr	r3, [pc, #96]	; (80005e8 <HAL_TIM_PWM_MspInit+0x98>)
 8000588:	2200      	movs	r2, #0
 800058a:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 800058c:	4b16      	ldr	r3, [pc, #88]	; (80005e8 <HAL_TIM_PWM_MspInit+0x98>)
 800058e:	2280      	movs	r2, #128	; 0x80
 8000590:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000592:	4b15      	ldr	r3, [pc, #84]	; (80005e8 <HAL_TIM_PWM_MspInit+0x98>)
 8000594:	2280      	movs	r2, #128	; 0x80
 8000596:	0052      	lsls	r2, r2, #1
 8000598:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800059a:	4b13      	ldr	r3, [pc, #76]	; (80005e8 <HAL_TIM_PWM_MspInit+0x98>)
 800059c:	2280      	movs	r2, #128	; 0x80
 800059e:	00d2      	lsls	r2, r2, #3
 80005a0:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch1_trig.Init.Mode = DMA_NORMAL;
 80005a2:	4b11      	ldr	r3, [pc, #68]	; (80005e8 <HAL_TIM_PWM_MspInit+0x98>)
 80005a4:	2200      	movs	r2, #0
 80005a6:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_LOW;
 80005a8:	4b0f      	ldr	r3, [pc, #60]	; (80005e8 <HAL_TIM_PWM_MspInit+0x98>)
 80005aa:	2200      	movs	r2, #0
 80005ac:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 80005ae:	4b0e      	ldr	r3, [pc, #56]	; (80005e8 <HAL_TIM_PWM_MspInit+0x98>)
 80005b0:	0018      	movs	r0, r3
 80005b2:	f000 fa0b 	bl	80009cc <HAL_DMA_Init>
 80005b6:	1e03      	subs	r3, r0, #0
 80005b8:	d001      	beq.n	80005be <HAL_TIM_PWM_MspInit+0x6e>
    {
      Error_Handler();
 80005ba:	f7ff ffa1 	bl	8000500 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1_trig);
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	4a09      	ldr	r2, [pc, #36]	; (80005e8 <HAL_TIM_PWM_MspInit+0x98>)
 80005c2:	625a      	str	r2, [r3, #36]	; 0x24
 80005c4:	4b08      	ldr	r3, [pc, #32]	; (80005e8 <HAL_TIM_PWM_MspInit+0x98>)
 80005c6:	687a      	ldr	r2, [r7, #4]
 80005c8:	625a      	str	r2, [r3, #36]	; 0x24
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	4a06      	ldr	r2, [pc, #24]	; (80005e8 <HAL_TIM_PWM_MspInit+0x98>)
 80005ce:	639a      	str	r2, [r3, #56]	; 0x38
 80005d0:	4b05      	ldr	r3, [pc, #20]	; (80005e8 <HAL_TIM_PWM_MspInit+0x98>)
 80005d2:	687a      	ldr	r2, [r7, #4]
 80005d4:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80005d6:	46c0      	nop			; (mov r8, r8)
 80005d8:	46bd      	mov	sp, r7
 80005da:	b004      	add	sp, #16
 80005dc:	bd80      	pop	{r7, pc}
 80005de:	46c0      	nop			; (mov r8, r8)
 80005e0:	40000400 	.word	0x40000400
 80005e4:	40021000 	.word	0x40021000
 80005e8:	200002a0 	.word	0x200002a0
 80005ec:	40020044 	.word	0x40020044

080005f0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b088      	sub	sp, #32
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005f8:	230c      	movs	r3, #12
 80005fa:	18fb      	adds	r3, r7, r3
 80005fc:	0018      	movs	r0, r3
 80005fe:	2314      	movs	r3, #20
 8000600:	001a      	movs	r2, r3
 8000602:	2100      	movs	r1, #0
 8000604:	f002 f9ea 	bl	80029dc <memset>
  if(htim->Instance==TIM3)
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	4a15      	ldr	r2, [pc, #84]	; (8000664 <HAL_TIM_MspPostInit+0x74>)
 800060e:	4293      	cmp	r3, r2
 8000610:	d124      	bne.n	800065c <HAL_TIM_MspPostInit+0x6c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000612:	4b15      	ldr	r3, [pc, #84]	; (8000668 <HAL_TIM_MspPostInit+0x78>)
 8000614:	695a      	ldr	r2, [r3, #20]
 8000616:	4b14      	ldr	r3, [pc, #80]	; (8000668 <HAL_TIM_MspPostInit+0x78>)
 8000618:	2180      	movs	r1, #128	; 0x80
 800061a:	0289      	lsls	r1, r1, #10
 800061c:	430a      	orrs	r2, r1
 800061e:	615a      	str	r2, [r3, #20]
 8000620:	4b11      	ldr	r3, [pc, #68]	; (8000668 <HAL_TIM_MspPostInit+0x78>)
 8000622:	695a      	ldr	r2, [r3, #20]
 8000624:	2380      	movs	r3, #128	; 0x80
 8000626:	029b      	lsls	r3, r3, #10
 8000628:	4013      	ands	r3, r2
 800062a:	60bb      	str	r3, [r7, #8]
 800062c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800062e:	210c      	movs	r1, #12
 8000630:	187b      	adds	r3, r7, r1
 8000632:	2240      	movs	r2, #64	; 0x40
 8000634:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000636:	187b      	adds	r3, r7, r1
 8000638:	2202      	movs	r2, #2
 800063a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800063c:	187b      	adds	r3, r7, r1
 800063e:	2200      	movs	r2, #0
 8000640:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000642:	187b      	adds	r3, r7, r1
 8000644:	2200      	movs	r2, #0
 8000646:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8000648:	187b      	adds	r3, r7, r1
 800064a:	2201      	movs	r2, #1
 800064c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800064e:	187a      	adds	r2, r7, r1
 8000650:	2390      	movs	r3, #144	; 0x90
 8000652:	05db      	lsls	r3, r3, #23
 8000654:	0011      	movs	r1, r2
 8000656:	0018      	movs	r0, r3
 8000658:	f000 fb96 	bl	8000d88 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800065c:	46c0      	nop			; (mov r8, r8)
 800065e:	46bd      	mov	sp, r7
 8000660:	b008      	add	sp, #32
 8000662:	bd80      	pop	{r7, pc}
 8000664:	40000400 	.word	0x40000400
 8000668:	40021000 	.word	0x40021000

0800066c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000670:	e7fe      	b.n	8000670 <NMI_Handler+0x4>

08000672 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000672:	b580      	push	{r7, lr}
 8000674:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000676:	e7fe      	b.n	8000676 <HardFault_Handler+0x4>

08000678 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800067c:	46c0      	nop			; (mov r8, r8)
 800067e:	46bd      	mov	sp, r7
 8000680:	bd80      	pop	{r7, pc}

08000682 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000682:	b580      	push	{r7, lr}
 8000684:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000686:	46c0      	nop			; (mov r8, r8)
 8000688:	46bd      	mov	sp, r7
 800068a:	bd80      	pop	{r7, pc}

0800068c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000690:	f000 f8a2 	bl	80007d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000694:	46c0      	nop			; (mov r8, r8)
 8000696:	46bd      	mov	sp, r7
 8000698:	bd80      	pop	{r7, pc}
	...

0800069c <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 80006a0:	2380      	movs	r3, #128	; 0x80
 80006a2:	011b      	lsls	r3, r3, #4
 80006a4:	0018      	movs	r0, r3
 80006a6:	f000 fd1f 	bl	80010e8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */
  HAL_GPIO_TogglePin (GPIOB, GPIO_PIN_14);
 80006aa:	2380      	movs	r3, #128	; 0x80
 80006ac:	01db      	lsls	r3, r3, #7
 80006ae:	4a04      	ldr	r2, [pc, #16]	; (80006c0 <EXTI4_15_IRQHandler+0x24>)
 80006b0:	0019      	movs	r1, r3
 80006b2:	0010      	movs	r0, r2
 80006b4:	f000 fcfd 	bl	80010b2 <HAL_GPIO_TogglePin>
  /* USER CODE END EXTI4_15_IRQn 1 */
}
 80006b8:	46c0      	nop			; (mov r8, r8)
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	46c0      	nop			; (mov r8, r8)
 80006c0:	48000400 	.word	0x48000400

080006c4 <DMA1_Channel4_5_6_7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4, 5, 6 and 7 interrupts.
  */
void DMA1_Channel4_5_6_7_IRQHandler(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 0 */
HAL_TIM_PWM_Stop_DMA(&htim3, TIM_CHANNEL_1);
 80006c8:	4b05      	ldr	r3, [pc, #20]	; (80006e0 <DMA1_Channel4_5_6_7_IRQHandler+0x1c>)
 80006ca:	2100      	movs	r1, #0
 80006cc:	0018      	movs	r0, r3
 80006ce:	f001 fbff 	bl	8001ed0 <HAL_TIM_PWM_Stop_DMA>
  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1_trig);
 80006d2:	4b04      	ldr	r3, [pc, #16]	; (80006e4 <DMA1_Channel4_5_6_7_IRQHandler+0x20>)
 80006d4:	0018      	movs	r0, r3
 80006d6:	f000 fa6d 	bl	8000bb4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 1 */
}
 80006da:	46c0      	nop			; (mov r8, r8)
 80006dc:	46bd      	mov	sp, r7
 80006de:	bd80      	pop	{r7, pc}
 80006e0:	20000258 	.word	0x20000258
 80006e4:	200002a0 	.word	0x200002a0

080006e8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80006ec:	46c0      	nop			; (mov r8, r8)
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}
	...

080006f4 <Reset_Handler>:
 80006f4:	480d      	ldr	r0, [pc, #52]	; (800072c <LoopForever+0x2>)
 80006f6:	4685      	mov	sp, r0
 80006f8:	480d      	ldr	r0, [pc, #52]	; (8000730 <LoopForever+0x6>)
 80006fa:	490e      	ldr	r1, [pc, #56]	; (8000734 <LoopForever+0xa>)
 80006fc:	4a0e      	ldr	r2, [pc, #56]	; (8000738 <LoopForever+0xe>)
 80006fe:	2300      	movs	r3, #0
 8000700:	e002      	b.n	8000708 <LoopCopyDataInit>

08000702 <CopyDataInit>:
 8000702:	58d4      	ldr	r4, [r2, r3]
 8000704:	50c4      	str	r4, [r0, r3]
 8000706:	3304      	adds	r3, #4

08000708 <LoopCopyDataInit>:
 8000708:	18c4      	adds	r4, r0, r3
 800070a:	428c      	cmp	r4, r1
 800070c:	d3f9      	bcc.n	8000702 <CopyDataInit>
 800070e:	4a0b      	ldr	r2, [pc, #44]	; (800073c <LoopForever+0x12>)
 8000710:	4c0b      	ldr	r4, [pc, #44]	; (8000740 <LoopForever+0x16>)
 8000712:	2300      	movs	r3, #0
 8000714:	e001      	b.n	800071a <LoopFillZerobss>

08000716 <FillZerobss>:
 8000716:	6013      	str	r3, [r2, #0]
 8000718:	3204      	adds	r2, #4

0800071a <LoopFillZerobss>:
 800071a:	42a2      	cmp	r2, r4
 800071c:	d3fb      	bcc.n	8000716 <FillZerobss>
 800071e:	f7ff ffe3 	bl	80006e8 <SystemInit>
 8000722:	f002 f937 	bl	8002994 <__libc_init_array>
 8000726:	f7ff fd7b 	bl	8000220 <main>

0800072a <LoopForever>:
 800072a:	e7fe      	b.n	800072a <LoopForever>
 800072c:	20004000 	.word	0x20004000
 8000730:	20000000 	.word	0x20000000
 8000734:	2000000c 	.word	0x2000000c
 8000738:	08002a3c 	.word	0x08002a3c
 800073c:	2000000c 	.word	0x2000000c
 8000740:	200002e8 	.word	0x200002e8

08000744 <ADC1_COMP_IRQHandler>:
 8000744:	e7fe      	b.n	8000744 <ADC1_COMP_IRQHandler>
	...

08000748 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800074c:	4b07      	ldr	r3, [pc, #28]	; (800076c <HAL_Init+0x24>)
 800074e:	681a      	ldr	r2, [r3, #0]
 8000750:	4b06      	ldr	r3, [pc, #24]	; (800076c <HAL_Init+0x24>)
 8000752:	2110      	movs	r1, #16
 8000754:	430a      	orrs	r2, r1
 8000756:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000758:	2000      	movs	r0, #0
 800075a:	f000 f809 	bl	8000770 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800075e:	f7ff fed3 	bl	8000508 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000762:	2300      	movs	r3, #0
}
 8000764:	0018      	movs	r0, r3
 8000766:	46bd      	mov	sp, r7
 8000768:	bd80      	pop	{r7, pc}
 800076a:	46c0      	nop			; (mov r8, r8)
 800076c:	40022000 	.word	0x40022000

08000770 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000770:	b590      	push	{r4, r7, lr}
 8000772:	b083      	sub	sp, #12
 8000774:	af00      	add	r7, sp, #0
 8000776:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000778:	4b14      	ldr	r3, [pc, #80]	; (80007cc <HAL_InitTick+0x5c>)
 800077a:	681c      	ldr	r4, [r3, #0]
 800077c:	4b14      	ldr	r3, [pc, #80]	; (80007d0 <HAL_InitTick+0x60>)
 800077e:	781b      	ldrb	r3, [r3, #0]
 8000780:	0019      	movs	r1, r3
 8000782:	23fa      	movs	r3, #250	; 0xfa
 8000784:	0098      	lsls	r0, r3, #2
 8000786:	f7ff fcbf 	bl	8000108 <__udivsi3>
 800078a:	0003      	movs	r3, r0
 800078c:	0019      	movs	r1, r3
 800078e:	0020      	movs	r0, r4
 8000790:	f7ff fcba 	bl	8000108 <__udivsi3>
 8000794:	0003      	movs	r3, r0
 8000796:	0018      	movs	r0, r3
 8000798:	f000 f90b 	bl	80009b2 <HAL_SYSTICK_Config>
 800079c:	1e03      	subs	r3, r0, #0
 800079e:	d001      	beq.n	80007a4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80007a0:	2301      	movs	r3, #1
 80007a2:	e00f      	b.n	80007c4 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	2b03      	cmp	r3, #3
 80007a8:	d80b      	bhi.n	80007c2 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007aa:	6879      	ldr	r1, [r7, #4]
 80007ac:	2301      	movs	r3, #1
 80007ae:	425b      	negs	r3, r3
 80007b0:	2200      	movs	r2, #0
 80007b2:	0018      	movs	r0, r3
 80007b4:	f000 f8d8 	bl	8000968 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80007b8:	4b06      	ldr	r3, [pc, #24]	; (80007d4 <HAL_InitTick+0x64>)
 80007ba:	687a      	ldr	r2, [r7, #4]
 80007bc:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80007be:	2300      	movs	r3, #0
 80007c0:	e000      	b.n	80007c4 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80007c2:	2301      	movs	r3, #1
}
 80007c4:	0018      	movs	r0, r3
 80007c6:	46bd      	mov	sp, r7
 80007c8:	b003      	add	sp, #12
 80007ca:	bd90      	pop	{r4, r7, pc}
 80007cc:	20000000 	.word	0x20000000
 80007d0:	20000008 	.word	0x20000008
 80007d4:	20000004 	.word	0x20000004

080007d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80007dc:	4b05      	ldr	r3, [pc, #20]	; (80007f4 <HAL_IncTick+0x1c>)
 80007de:	781b      	ldrb	r3, [r3, #0]
 80007e0:	001a      	movs	r2, r3
 80007e2:	4b05      	ldr	r3, [pc, #20]	; (80007f8 <HAL_IncTick+0x20>)
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	18d2      	adds	r2, r2, r3
 80007e8:	4b03      	ldr	r3, [pc, #12]	; (80007f8 <HAL_IncTick+0x20>)
 80007ea:	601a      	str	r2, [r3, #0]
}
 80007ec:	46c0      	nop			; (mov r8, r8)
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}
 80007f2:	46c0      	nop			; (mov r8, r8)
 80007f4:	20000008 	.word	0x20000008
 80007f8:	200002e4 	.word	0x200002e4

080007fc <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	af00      	add	r7, sp, #0
  return uwTick;
 8000800:	4b02      	ldr	r3, [pc, #8]	; (800080c <HAL_GetTick+0x10>)
 8000802:	681b      	ldr	r3, [r3, #0]
}
 8000804:	0018      	movs	r0, r3
 8000806:	46bd      	mov	sp, r7
 8000808:	bd80      	pop	{r7, pc}
 800080a:	46c0      	nop			; (mov r8, r8)
 800080c:	200002e4 	.word	0x200002e4

08000810 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b082      	sub	sp, #8
 8000814:	af00      	add	r7, sp, #0
 8000816:	0002      	movs	r2, r0
 8000818:	1dfb      	adds	r3, r7, #7
 800081a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800081c:	1dfb      	adds	r3, r7, #7
 800081e:	781b      	ldrb	r3, [r3, #0]
 8000820:	2b7f      	cmp	r3, #127	; 0x7f
 8000822:	d809      	bhi.n	8000838 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000824:	1dfb      	adds	r3, r7, #7
 8000826:	781b      	ldrb	r3, [r3, #0]
 8000828:	001a      	movs	r2, r3
 800082a:	231f      	movs	r3, #31
 800082c:	401a      	ands	r2, r3
 800082e:	4b04      	ldr	r3, [pc, #16]	; (8000840 <__NVIC_EnableIRQ+0x30>)
 8000830:	2101      	movs	r1, #1
 8000832:	4091      	lsls	r1, r2
 8000834:	000a      	movs	r2, r1
 8000836:	601a      	str	r2, [r3, #0]
  }
}
 8000838:	46c0      	nop			; (mov r8, r8)
 800083a:	46bd      	mov	sp, r7
 800083c:	b002      	add	sp, #8
 800083e:	bd80      	pop	{r7, pc}
 8000840:	e000e100 	.word	0xe000e100

08000844 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000844:	b590      	push	{r4, r7, lr}
 8000846:	b083      	sub	sp, #12
 8000848:	af00      	add	r7, sp, #0
 800084a:	0002      	movs	r2, r0
 800084c:	6039      	str	r1, [r7, #0]
 800084e:	1dfb      	adds	r3, r7, #7
 8000850:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000852:	1dfb      	adds	r3, r7, #7
 8000854:	781b      	ldrb	r3, [r3, #0]
 8000856:	2b7f      	cmp	r3, #127	; 0x7f
 8000858:	d828      	bhi.n	80008ac <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800085a:	4a2f      	ldr	r2, [pc, #188]	; (8000918 <__NVIC_SetPriority+0xd4>)
 800085c:	1dfb      	adds	r3, r7, #7
 800085e:	781b      	ldrb	r3, [r3, #0]
 8000860:	b25b      	sxtb	r3, r3
 8000862:	089b      	lsrs	r3, r3, #2
 8000864:	33c0      	adds	r3, #192	; 0xc0
 8000866:	009b      	lsls	r3, r3, #2
 8000868:	589b      	ldr	r3, [r3, r2]
 800086a:	1dfa      	adds	r2, r7, #7
 800086c:	7812      	ldrb	r2, [r2, #0]
 800086e:	0011      	movs	r1, r2
 8000870:	2203      	movs	r2, #3
 8000872:	400a      	ands	r2, r1
 8000874:	00d2      	lsls	r2, r2, #3
 8000876:	21ff      	movs	r1, #255	; 0xff
 8000878:	4091      	lsls	r1, r2
 800087a:	000a      	movs	r2, r1
 800087c:	43d2      	mvns	r2, r2
 800087e:	401a      	ands	r2, r3
 8000880:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000882:	683b      	ldr	r3, [r7, #0]
 8000884:	019b      	lsls	r3, r3, #6
 8000886:	22ff      	movs	r2, #255	; 0xff
 8000888:	401a      	ands	r2, r3
 800088a:	1dfb      	adds	r3, r7, #7
 800088c:	781b      	ldrb	r3, [r3, #0]
 800088e:	0018      	movs	r0, r3
 8000890:	2303      	movs	r3, #3
 8000892:	4003      	ands	r3, r0
 8000894:	00db      	lsls	r3, r3, #3
 8000896:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000898:	481f      	ldr	r0, [pc, #124]	; (8000918 <__NVIC_SetPriority+0xd4>)
 800089a:	1dfb      	adds	r3, r7, #7
 800089c:	781b      	ldrb	r3, [r3, #0]
 800089e:	b25b      	sxtb	r3, r3
 80008a0:	089b      	lsrs	r3, r3, #2
 80008a2:	430a      	orrs	r2, r1
 80008a4:	33c0      	adds	r3, #192	; 0xc0
 80008a6:	009b      	lsls	r3, r3, #2
 80008a8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80008aa:	e031      	b.n	8000910 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008ac:	4a1b      	ldr	r2, [pc, #108]	; (800091c <__NVIC_SetPriority+0xd8>)
 80008ae:	1dfb      	adds	r3, r7, #7
 80008b0:	781b      	ldrb	r3, [r3, #0]
 80008b2:	0019      	movs	r1, r3
 80008b4:	230f      	movs	r3, #15
 80008b6:	400b      	ands	r3, r1
 80008b8:	3b08      	subs	r3, #8
 80008ba:	089b      	lsrs	r3, r3, #2
 80008bc:	3306      	adds	r3, #6
 80008be:	009b      	lsls	r3, r3, #2
 80008c0:	18d3      	adds	r3, r2, r3
 80008c2:	3304      	adds	r3, #4
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	1dfa      	adds	r2, r7, #7
 80008c8:	7812      	ldrb	r2, [r2, #0]
 80008ca:	0011      	movs	r1, r2
 80008cc:	2203      	movs	r2, #3
 80008ce:	400a      	ands	r2, r1
 80008d0:	00d2      	lsls	r2, r2, #3
 80008d2:	21ff      	movs	r1, #255	; 0xff
 80008d4:	4091      	lsls	r1, r2
 80008d6:	000a      	movs	r2, r1
 80008d8:	43d2      	mvns	r2, r2
 80008da:	401a      	ands	r2, r3
 80008dc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80008de:	683b      	ldr	r3, [r7, #0]
 80008e0:	019b      	lsls	r3, r3, #6
 80008e2:	22ff      	movs	r2, #255	; 0xff
 80008e4:	401a      	ands	r2, r3
 80008e6:	1dfb      	adds	r3, r7, #7
 80008e8:	781b      	ldrb	r3, [r3, #0]
 80008ea:	0018      	movs	r0, r3
 80008ec:	2303      	movs	r3, #3
 80008ee:	4003      	ands	r3, r0
 80008f0:	00db      	lsls	r3, r3, #3
 80008f2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008f4:	4809      	ldr	r0, [pc, #36]	; (800091c <__NVIC_SetPriority+0xd8>)
 80008f6:	1dfb      	adds	r3, r7, #7
 80008f8:	781b      	ldrb	r3, [r3, #0]
 80008fa:	001c      	movs	r4, r3
 80008fc:	230f      	movs	r3, #15
 80008fe:	4023      	ands	r3, r4
 8000900:	3b08      	subs	r3, #8
 8000902:	089b      	lsrs	r3, r3, #2
 8000904:	430a      	orrs	r2, r1
 8000906:	3306      	adds	r3, #6
 8000908:	009b      	lsls	r3, r3, #2
 800090a:	18c3      	adds	r3, r0, r3
 800090c:	3304      	adds	r3, #4
 800090e:	601a      	str	r2, [r3, #0]
}
 8000910:	46c0      	nop			; (mov r8, r8)
 8000912:	46bd      	mov	sp, r7
 8000914:	b003      	add	sp, #12
 8000916:	bd90      	pop	{r4, r7, pc}
 8000918:	e000e100 	.word	0xe000e100
 800091c:	e000ed00 	.word	0xe000ed00

08000920 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	b082      	sub	sp, #8
 8000924:	af00      	add	r7, sp, #0
 8000926:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	3b01      	subs	r3, #1
 800092c:	4a0c      	ldr	r2, [pc, #48]	; (8000960 <SysTick_Config+0x40>)
 800092e:	4293      	cmp	r3, r2
 8000930:	d901      	bls.n	8000936 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000932:	2301      	movs	r3, #1
 8000934:	e010      	b.n	8000958 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000936:	4b0b      	ldr	r3, [pc, #44]	; (8000964 <SysTick_Config+0x44>)
 8000938:	687a      	ldr	r2, [r7, #4]
 800093a:	3a01      	subs	r2, #1
 800093c:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800093e:	2301      	movs	r3, #1
 8000940:	425b      	negs	r3, r3
 8000942:	2103      	movs	r1, #3
 8000944:	0018      	movs	r0, r3
 8000946:	f7ff ff7d 	bl	8000844 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800094a:	4b06      	ldr	r3, [pc, #24]	; (8000964 <SysTick_Config+0x44>)
 800094c:	2200      	movs	r2, #0
 800094e:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000950:	4b04      	ldr	r3, [pc, #16]	; (8000964 <SysTick_Config+0x44>)
 8000952:	2207      	movs	r2, #7
 8000954:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000956:	2300      	movs	r3, #0
}
 8000958:	0018      	movs	r0, r3
 800095a:	46bd      	mov	sp, r7
 800095c:	b002      	add	sp, #8
 800095e:	bd80      	pop	{r7, pc}
 8000960:	00ffffff 	.word	0x00ffffff
 8000964:	e000e010 	.word	0xe000e010

08000968 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000968:	b580      	push	{r7, lr}
 800096a:	b084      	sub	sp, #16
 800096c:	af00      	add	r7, sp, #0
 800096e:	60b9      	str	r1, [r7, #8]
 8000970:	607a      	str	r2, [r7, #4]
 8000972:	210f      	movs	r1, #15
 8000974:	187b      	adds	r3, r7, r1
 8000976:	1c02      	adds	r2, r0, #0
 8000978:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800097a:	68ba      	ldr	r2, [r7, #8]
 800097c:	187b      	adds	r3, r7, r1
 800097e:	781b      	ldrb	r3, [r3, #0]
 8000980:	b25b      	sxtb	r3, r3
 8000982:	0011      	movs	r1, r2
 8000984:	0018      	movs	r0, r3
 8000986:	f7ff ff5d 	bl	8000844 <__NVIC_SetPriority>
}
 800098a:	46c0      	nop			; (mov r8, r8)
 800098c:	46bd      	mov	sp, r7
 800098e:	b004      	add	sp, #16
 8000990:	bd80      	pop	{r7, pc}

08000992 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000992:	b580      	push	{r7, lr}
 8000994:	b082      	sub	sp, #8
 8000996:	af00      	add	r7, sp, #0
 8000998:	0002      	movs	r2, r0
 800099a:	1dfb      	adds	r3, r7, #7
 800099c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800099e:	1dfb      	adds	r3, r7, #7
 80009a0:	781b      	ldrb	r3, [r3, #0]
 80009a2:	b25b      	sxtb	r3, r3
 80009a4:	0018      	movs	r0, r3
 80009a6:	f7ff ff33 	bl	8000810 <__NVIC_EnableIRQ>
}
 80009aa:	46c0      	nop			; (mov r8, r8)
 80009ac:	46bd      	mov	sp, r7
 80009ae:	b002      	add	sp, #8
 80009b0:	bd80      	pop	{r7, pc}

080009b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80009b2:	b580      	push	{r7, lr}
 80009b4:	b082      	sub	sp, #8
 80009b6:	af00      	add	r7, sp, #0
 80009b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	0018      	movs	r0, r3
 80009be:	f7ff ffaf 	bl	8000920 <SysTick_Config>
 80009c2:	0003      	movs	r3, r0
}
 80009c4:	0018      	movs	r0, r3
 80009c6:	46bd      	mov	sp, r7
 80009c8:	b002      	add	sp, #8
 80009ca:	bd80      	pop	{r7, pc}

080009cc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b084      	sub	sp, #16
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80009d4:	2300      	movs	r3, #0
 80009d6:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d101      	bne.n	80009e2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80009de:	2301      	movs	r3, #1
 80009e0:	e036      	b.n	8000a50 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	2221      	movs	r2, #33	; 0x21
 80009e6:	2102      	movs	r1, #2
 80009e8:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80009f2:	68fb      	ldr	r3, [r7, #12]
 80009f4:	4a18      	ldr	r2, [pc, #96]	; (8000a58 <HAL_DMA_Init+0x8c>)
 80009f6:	4013      	ands	r3, r2
 80009f8:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8000a02:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	68db      	ldr	r3, [r3, #12]
 8000a08:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000a0e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	695b      	ldr	r3, [r3, #20]
 8000a14:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000a1a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	69db      	ldr	r3, [r3, #28]
 8000a20:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000a22:	68fa      	ldr	r2, [r7, #12]
 8000a24:	4313      	orrs	r3, r2
 8000a26:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	68fa      	ldr	r2, [r7, #12]
 8000a2e:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	0018      	movs	r0, r3
 8000a34:	f000 f98c 	bl	8000d50 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	2221      	movs	r2, #33	; 0x21
 8000a42:	2101      	movs	r1, #1
 8000a44:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	2220      	movs	r2, #32
 8000a4a:	2100      	movs	r1, #0
 8000a4c:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8000a4e:	2300      	movs	r3, #0
}  
 8000a50:	0018      	movs	r0, r3
 8000a52:	46bd      	mov	sp, r7
 8000a54:	b004      	add	sp, #16
 8000a56:	bd80      	pop	{r7, pc}
 8000a58:	ffffc00f 	.word	0xffffc00f

08000a5c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b086      	sub	sp, #24
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	60f8      	str	r0, [r7, #12]
 8000a64:	60b9      	str	r1, [r7, #8]
 8000a66:	607a      	str	r2, [r7, #4]
 8000a68:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8000a6a:	2317      	movs	r3, #23
 8000a6c:	18fb      	adds	r3, r7, r3
 8000a6e:	2200      	movs	r2, #0
 8000a70:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8000a72:	68fb      	ldr	r3, [r7, #12]
 8000a74:	2220      	movs	r2, #32
 8000a76:	5c9b      	ldrb	r3, [r3, r2]
 8000a78:	2b01      	cmp	r3, #1
 8000a7a:	d101      	bne.n	8000a80 <HAL_DMA_Start_IT+0x24>
 8000a7c:	2302      	movs	r3, #2
 8000a7e:	e04f      	b.n	8000b20 <HAL_DMA_Start_IT+0xc4>
 8000a80:	68fb      	ldr	r3, [r7, #12]
 8000a82:	2220      	movs	r2, #32
 8000a84:	2101      	movs	r1, #1
 8000a86:	5499      	strb	r1, [r3, r2]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000a88:	68fb      	ldr	r3, [r7, #12]
 8000a8a:	2221      	movs	r2, #33	; 0x21
 8000a8c:	5c9b      	ldrb	r3, [r3, r2]
 8000a8e:	b2db      	uxtb	r3, r3
 8000a90:	2b01      	cmp	r3, #1
 8000a92:	d13a      	bne.n	8000b0a <HAL_DMA_Start_IT+0xae>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	2221      	movs	r2, #33	; 0x21
 8000a98:	2102      	movs	r1, #2
 8000a9a:	5499      	strb	r1, [r3, r2]
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000a9c:	68fb      	ldr	r3, [r7, #12]
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000aa2:	68fb      	ldr	r3, [r7, #12]
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	681a      	ldr	r2, [r3, #0]
 8000aa8:	68fb      	ldr	r3, [r7, #12]
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	2101      	movs	r1, #1
 8000aae:	438a      	bics	r2, r1
 8000ab0:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000ab2:	683b      	ldr	r3, [r7, #0]
 8000ab4:	687a      	ldr	r2, [r7, #4]
 8000ab6:	68b9      	ldr	r1, [r7, #8]
 8000ab8:	68f8      	ldr	r0, [r7, #12]
 8000aba:	f000 f91d 	bl	8000cf8 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8000abe:	68fb      	ldr	r3, [r7, #12]
 8000ac0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d008      	beq.n	8000ad8 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000ac6:	68fb      	ldr	r3, [r7, #12]
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	681a      	ldr	r2, [r3, #0]
 8000acc:	68fb      	ldr	r3, [r7, #12]
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	210e      	movs	r1, #14
 8000ad2:	430a      	orrs	r2, r1
 8000ad4:	601a      	str	r2, [r3, #0]
 8000ad6:	e00f      	b.n	8000af8 <HAL_DMA_Start_IT+0x9c>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8000ad8:	68fb      	ldr	r3, [r7, #12]
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	681a      	ldr	r2, [r3, #0]
 8000ade:	68fb      	ldr	r3, [r7, #12]
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	210a      	movs	r1, #10
 8000ae4:	430a      	orrs	r2, r1
 8000ae6:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8000ae8:	68fb      	ldr	r3, [r7, #12]
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	681a      	ldr	r2, [r3, #0]
 8000aee:	68fb      	ldr	r3, [r7, #12]
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	2104      	movs	r1, #4
 8000af4:	438a      	bics	r2, r1
 8000af6:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8000af8:	68fb      	ldr	r3, [r7, #12]
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	681a      	ldr	r2, [r3, #0]
 8000afe:	68fb      	ldr	r3, [r7, #12]
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	2101      	movs	r1, #1
 8000b04:	430a      	orrs	r2, r1
 8000b06:	601a      	str	r2, [r3, #0]
 8000b08:	e007      	b.n	8000b1a <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8000b0a:	68fb      	ldr	r3, [r7, #12]
 8000b0c:	2220      	movs	r2, #32
 8000b0e:	2100      	movs	r1, #0
 8000b10:	5499      	strb	r1, [r3, r2]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8000b12:	2317      	movs	r3, #23
 8000b14:	18fb      	adds	r3, r7, r3
 8000b16:	2202      	movs	r2, #2
 8000b18:	701a      	strb	r2, [r3, #0]
  }     
  
  return status;    
 8000b1a:	2317      	movs	r3, #23
 8000b1c:	18fb      	adds	r3, r7, r3
 8000b1e:	781b      	ldrb	r3, [r3, #0]
} 
 8000b20:	0018      	movs	r0, r3
 8000b22:	46bd      	mov	sp, r7
 8000b24:	b006      	add	sp, #24
 8000b26:	bd80      	pop	{r7, pc}

08000b28 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b084      	sub	sp, #16
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000b30:	230f      	movs	r3, #15
 8000b32:	18fb      	adds	r3, r7, r3
 8000b34:	2200      	movs	r2, #0
 8000b36:	701a      	strb	r2, [r3, #0]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	2221      	movs	r2, #33	; 0x21
 8000b3c:	5c9b      	ldrb	r3, [r3, r2]
 8000b3e:	b2db      	uxtb	r3, r3
 8000b40:	2b02      	cmp	r3, #2
 8000b42:	d007      	beq.n	8000b54 <HAL_DMA_Abort_IT+0x2c>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	2204      	movs	r2, #4
 8000b48:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000b4a:	230f      	movs	r3, #15
 8000b4c:	18fb      	adds	r3, r7, r3
 8000b4e:	2201      	movs	r2, #1
 8000b50:	701a      	strb	r2, [r3, #0]
 8000b52:	e028      	b.n	8000ba6 <HAL_DMA_Abort_IT+0x7e>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	681a      	ldr	r2, [r3, #0]
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	210e      	movs	r1, #14
 8000b60:	438a      	bics	r2, r1
 8000b62:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	681a      	ldr	r2, [r3, #0]
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	2101      	movs	r1, #1
 8000b70:	438a      	bics	r2, r1
 8000b72:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000b7c:	2101      	movs	r1, #1
 8000b7e:	4091      	lsls	r1, r2
 8000b80:	000a      	movs	r2, r1
 8000b82:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	2221      	movs	r2, #33	; 0x21
 8000b88:	2101      	movs	r1, #1
 8000b8a:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	2220      	movs	r2, #32
 8000b90:	2100      	movs	r1, #0
 8000b92:	5499      	strb	r1, [r3, r2]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d004      	beq.n	8000ba6 <HAL_DMA_Abort_IT+0x7e>
    {
      hdma->XferAbortCallback(hdma);
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ba0:	687a      	ldr	r2, [r7, #4]
 8000ba2:	0010      	movs	r0, r2
 8000ba4:	4798      	blx	r3
    } 
  }
  return status;
 8000ba6:	230f      	movs	r3, #15
 8000ba8:	18fb      	adds	r3, r7, r3
 8000baa:	781b      	ldrb	r3, [r3, #0]
}
 8000bac:	0018      	movs	r0, r3
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	b004      	add	sp, #16
 8000bb2:	bd80      	pop	{r7, pc}

08000bb4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b084      	sub	sp, #16
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bd0:	2204      	movs	r2, #4
 8000bd2:	409a      	lsls	r2, r3
 8000bd4:	0013      	movs	r3, r2
 8000bd6:	68fa      	ldr	r2, [r7, #12]
 8000bd8:	4013      	ands	r3, r2
 8000bda:	d024      	beq.n	8000c26 <HAL_DMA_IRQHandler+0x72>
 8000bdc:	68bb      	ldr	r3, [r7, #8]
 8000bde:	2204      	movs	r2, #4
 8000be0:	4013      	ands	r3, r2
 8000be2:	d020      	beq.n	8000c26 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	2220      	movs	r2, #32
 8000bec:	4013      	ands	r3, r2
 8000bee:	d107      	bne.n	8000c00 <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	681a      	ldr	r2, [r3, #0]
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	2104      	movs	r1, #4
 8000bfc:	438a      	bics	r2, r1
 8000bfe:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000c08:	2104      	movs	r1, #4
 8000c0a:	4091      	lsls	r1, r2
 8000c0c:	000a      	movs	r2, r1
 8000c0e:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d100      	bne.n	8000c1a <HAL_DMA_IRQHandler+0x66>
 8000c18:	e06a      	b.n	8000cf0 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c1e:	687a      	ldr	r2, [r7, #4]
 8000c20:	0010      	movs	r0, r2
 8000c22:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8000c24:	e064      	b.n	8000cf0 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c2a:	2202      	movs	r2, #2
 8000c2c:	409a      	lsls	r2, r3
 8000c2e:	0013      	movs	r3, r2
 8000c30:	68fa      	ldr	r2, [r7, #12]
 8000c32:	4013      	ands	r3, r2
 8000c34:	d02b      	beq.n	8000c8e <HAL_DMA_IRQHandler+0xda>
 8000c36:	68bb      	ldr	r3, [r7, #8]
 8000c38:	2202      	movs	r2, #2
 8000c3a:	4013      	ands	r3, r2
 8000c3c:	d027      	beq.n	8000c8e <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	2220      	movs	r2, #32
 8000c46:	4013      	ands	r3, r2
 8000c48:	d10b      	bne.n	8000c62 <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	681a      	ldr	r2, [r3, #0]
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	210a      	movs	r1, #10
 8000c56:	438a      	bics	r2, r1
 8000c58:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	2221      	movs	r2, #33	; 0x21
 8000c5e:	2101      	movs	r1, #1
 8000c60:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000c6a:	2102      	movs	r1, #2
 8000c6c:	4091      	lsls	r1, r2
 8000c6e:	000a      	movs	r2, r1
 8000c70:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	2220      	movs	r2, #32
 8000c76:	2100      	movs	r1, #0
 8000c78:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d036      	beq.n	8000cf0 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c86:	687a      	ldr	r2, [r7, #4]
 8000c88:	0010      	movs	r0, r2
 8000c8a:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8000c8c:	e030      	b.n	8000cf0 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c92:	2208      	movs	r2, #8
 8000c94:	409a      	lsls	r2, r3
 8000c96:	0013      	movs	r3, r2
 8000c98:	68fa      	ldr	r2, [r7, #12]
 8000c9a:	4013      	ands	r3, r2
 8000c9c:	d028      	beq.n	8000cf0 <HAL_DMA_IRQHandler+0x13c>
 8000c9e:	68bb      	ldr	r3, [r7, #8]
 8000ca0:	2208      	movs	r2, #8
 8000ca2:	4013      	ands	r3, r2
 8000ca4:	d024      	beq.n	8000cf0 <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	681a      	ldr	r2, [r3, #0]
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	210e      	movs	r1, #14
 8000cb2:	438a      	bics	r2, r1
 8000cb4:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000cbe:	2101      	movs	r1, #1
 8000cc0:	4091      	lsls	r1, r2
 8000cc2:	000a      	movs	r2, r1
 8000cc4:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	2201      	movs	r2, #1
 8000cca:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	2221      	movs	r2, #33	; 0x21
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	2220      	movs	r2, #32
 8000cd8:	2100      	movs	r1, #0
 8000cda:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d005      	beq.n	8000cf0 <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ce8:	687a      	ldr	r2, [r7, #4]
 8000cea:	0010      	movs	r0, r2
 8000cec:	4798      	blx	r3
    }
   }
}  
 8000cee:	e7ff      	b.n	8000cf0 <HAL_DMA_IRQHandler+0x13c>
 8000cf0:	46c0      	nop			; (mov r8, r8)
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	b004      	add	sp, #16
 8000cf6:	bd80      	pop	{r7, pc}

08000cf8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b084      	sub	sp, #16
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	60f8      	str	r0, [r7, #12]
 8000d00:	60b9      	str	r1, [r7, #8]
 8000d02:	607a      	str	r2, [r7, #4]
 8000d04:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000d06:	68fb      	ldr	r3, [r7, #12]
 8000d08:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d0a:	68fb      	ldr	r3, [r7, #12]
 8000d0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000d0e:	2101      	movs	r1, #1
 8000d10:	4091      	lsls	r1, r2
 8000d12:	000a      	movs	r2, r1
 8000d14:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000d16:	68fb      	ldr	r3, [r7, #12]
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	683a      	ldr	r2, [r7, #0]
 8000d1c:	605a      	str	r2, [r3, #4]
  
  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000d1e:	68fb      	ldr	r3, [r7, #12]
 8000d20:	685b      	ldr	r3, [r3, #4]
 8000d22:	2b10      	cmp	r3, #16
 8000d24:	d108      	bne.n	8000d38 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8000d26:	68fb      	ldr	r3, [r7, #12]
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	687a      	ldr	r2, [r7, #4]
 8000d2c:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8000d2e:	68fb      	ldr	r3, [r7, #12]
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	68ba      	ldr	r2, [r7, #8]
 8000d34:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8000d36:	e007      	b.n	8000d48 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8000d38:	68fb      	ldr	r3, [r7, #12]
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	68ba      	ldr	r2, [r7, #8]
 8000d3e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8000d40:	68fb      	ldr	r3, [r7, #12]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	687a      	ldr	r2, [r7, #4]
 8000d46:	60da      	str	r2, [r3, #12]
}
 8000d48:	46c0      	nop			; (mov r8, r8)
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	b004      	add	sp, #16
 8000d4e:	bd80      	pop	{r7, pc}

08000d50 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b082      	sub	sp, #8
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	4a08      	ldr	r2, [pc, #32]	; (8000d80 <DMA_CalcBaseAndBitshift+0x30>)
 8000d5e:	4694      	mov	ip, r2
 8000d60:	4463      	add	r3, ip
 8000d62:	2114      	movs	r1, #20
 8000d64:	0018      	movs	r0, r3
 8000d66:	f7ff f9cf 	bl	8000108 <__udivsi3>
 8000d6a:	0003      	movs	r3, r0
 8000d6c:	009a      	lsls	r2, r3, #2
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	4a03      	ldr	r2, [pc, #12]	; (8000d84 <DMA_CalcBaseAndBitshift+0x34>)
 8000d76:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8000d78:	46c0      	nop			; (mov r8, r8)
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	b002      	add	sp, #8
 8000d7e:	bd80      	pop	{r7, pc}
 8000d80:	bffdfff8 	.word	0xbffdfff8
 8000d84:	40020000 	.word	0x40020000

08000d88 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b086      	sub	sp, #24
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
 8000d90:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000d92:	2300      	movs	r3, #0
 8000d94:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d96:	e155      	b.n	8001044 <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000d98:	683b      	ldr	r3, [r7, #0]
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	2101      	movs	r1, #1
 8000d9e:	697a      	ldr	r2, [r7, #20]
 8000da0:	4091      	lsls	r1, r2
 8000da2:	000a      	movs	r2, r1
 8000da4:	4013      	ands	r3, r2
 8000da6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d100      	bne.n	8000db0 <HAL_GPIO_Init+0x28>
 8000dae:	e146      	b.n	800103e <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000db0:	683b      	ldr	r3, [r7, #0]
 8000db2:	685b      	ldr	r3, [r3, #4]
 8000db4:	2b01      	cmp	r3, #1
 8000db6:	d00b      	beq.n	8000dd0 <HAL_GPIO_Init+0x48>
 8000db8:	683b      	ldr	r3, [r7, #0]
 8000dba:	685b      	ldr	r3, [r3, #4]
 8000dbc:	2b02      	cmp	r3, #2
 8000dbe:	d007      	beq.n	8000dd0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000dc0:	683b      	ldr	r3, [r7, #0]
 8000dc2:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000dc4:	2b11      	cmp	r3, #17
 8000dc6:	d003      	beq.n	8000dd0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000dc8:	683b      	ldr	r3, [r7, #0]
 8000dca:	685b      	ldr	r3, [r3, #4]
 8000dcc:	2b12      	cmp	r3, #18
 8000dce:	d130      	bne.n	8000e32 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	689b      	ldr	r3, [r3, #8]
 8000dd4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000dd6:	697b      	ldr	r3, [r7, #20]
 8000dd8:	005b      	lsls	r3, r3, #1
 8000dda:	2203      	movs	r2, #3
 8000ddc:	409a      	lsls	r2, r3
 8000dde:	0013      	movs	r3, r2
 8000de0:	43da      	mvns	r2, r3
 8000de2:	693b      	ldr	r3, [r7, #16]
 8000de4:	4013      	ands	r3, r2
 8000de6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000de8:	683b      	ldr	r3, [r7, #0]
 8000dea:	68da      	ldr	r2, [r3, #12]
 8000dec:	697b      	ldr	r3, [r7, #20]
 8000dee:	005b      	lsls	r3, r3, #1
 8000df0:	409a      	lsls	r2, r3
 8000df2:	0013      	movs	r3, r2
 8000df4:	693a      	ldr	r2, [r7, #16]
 8000df6:	4313      	orrs	r3, r2
 8000df8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	693a      	ldr	r2, [r7, #16]
 8000dfe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	685b      	ldr	r3, [r3, #4]
 8000e04:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e06:	2201      	movs	r2, #1
 8000e08:	697b      	ldr	r3, [r7, #20]
 8000e0a:	409a      	lsls	r2, r3
 8000e0c:	0013      	movs	r3, r2
 8000e0e:	43da      	mvns	r2, r3
 8000e10:	693b      	ldr	r3, [r7, #16]
 8000e12:	4013      	ands	r3, r2
 8000e14:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000e16:	683b      	ldr	r3, [r7, #0]
 8000e18:	685b      	ldr	r3, [r3, #4]
 8000e1a:	091b      	lsrs	r3, r3, #4
 8000e1c:	2201      	movs	r2, #1
 8000e1e:	401a      	ands	r2, r3
 8000e20:	697b      	ldr	r3, [r7, #20]
 8000e22:	409a      	lsls	r2, r3
 8000e24:	0013      	movs	r3, r2
 8000e26:	693a      	ldr	r2, [r7, #16]
 8000e28:	4313      	orrs	r3, r2
 8000e2a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	693a      	ldr	r2, [r7, #16]
 8000e30:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	68db      	ldr	r3, [r3, #12]
 8000e36:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000e38:	697b      	ldr	r3, [r7, #20]
 8000e3a:	005b      	lsls	r3, r3, #1
 8000e3c:	2203      	movs	r2, #3
 8000e3e:	409a      	lsls	r2, r3
 8000e40:	0013      	movs	r3, r2
 8000e42:	43da      	mvns	r2, r3
 8000e44:	693b      	ldr	r3, [r7, #16]
 8000e46:	4013      	ands	r3, r2
 8000e48:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000e4a:	683b      	ldr	r3, [r7, #0]
 8000e4c:	689a      	ldr	r2, [r3, #8]
 8000e4e:	697b      	ldr	r3, [r7, #20]
 8000e50:	005b      	lsls	r3, r3, #1
 8000e52:	409a      	lsls	r2, r3
 8000e54:	0013      	movs	r3, r2
 8000e56:	693a      	ldr	r2, [r7, #16]
 8000e58:	4313      	orrs	r3, r2
 8000e5a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	693a      	ldr	r2, [r7, #16]
 8000e60:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e62:	683b      	ldr	r3, [r7, #0]
 8000e64:	685b      	ldr	r3, [r3, #4]
 8000e66:	2b02      	cmp	r3, #2
 8000e68:	d003      	beq.n	8000e72 <HAL_GPIO_Init+0xea>
 8000e6a:	683b      	ldr	r3, [r7, #0]
 8000e6c:	685b      	ldr	r3, [r3, #4]
 8000e6e:	2b12      	cmp	r3, #18
 8000e70:	d123      	bne.n	8000eba <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000e72:	697b      	ldr	r3, [r7, #20]
 8000e74:	08da      	lsrs	r2, r3, #3
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	3208      	adds	r2, #8
 8000e7a:	0092      	lsls	r2, r2, #2
 8000e7c:	58d3      	ldr	r3, [r2, r3]
 8000e7e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000e80:	697b      	ldr	r3, [r7, #20]
 8000e82:	2207      	movs	r2, #7
 8000e84:	4013      	ands	r3, r2
 8000e86:	009b      	lsls	r3, r3, #2
 8000e88:	220f      	movs	r2, #15
 8000e8a:	409a      	lsls	r2, r3
 8000e8c:	0013      	movs	r3, r2
 8000e8e:	43da      	mvns	r2, r3
 8000e90:	693b      	ldr	r3, [r7, #16]
 8000e92:	4013      	ands	r3, r2
 8000e94:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000e96:	683b      	ldr	r3, [r7, #0]
 8000e98:	691a      	ldr	r2, [r3, #16]
 8000e9a:	697b      	ldr	r3, [r7, #20]
 8000e9c:	2107      	movs	r1, #7
 8000e9e:	400b      	ands	r3, r1
 8000ea0:	009b      	lsls	r3, r3, #2
 8000ea2:	409a      	lsls	r2, r3
 8000ea4:	0013      	movs	r3, r2
 8000ea6:	693a      	ldr	r2, [r7, #16]
 8000ea8:	4313      	orrs	r3, r2
 8000eaa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000eac:	697b      	ldr	r3, [r7, #20]
 8000eae:	08da      	lsrs	r2, r3, #3
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	3208      	adds	r2, #8
 8000eb4:	0092      	lsls	r2, r2, #2
 8000eb6:	6939      	ldr	r1, [r7, #16]
 8000eb8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000ec0:	697b      	ldr	r3, [r7, #20]
 8000ec2:	005b      	lsls	r3, r3, #1
 8000ec4:	2203      	movs	r2, #3
 8000ec6:	409a      	lsls	r2, r3
 8000ec8:	0013      	movs	r3, r2
 8000eca:	43da      	mvns	r2, r3
 8000ecc:	693b      	ldr	r3, [r7, #16]
 8000ece:	4013      	ands	r3, r2
 8000ed0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000ed2:	683b      	ldr	r3, [r7, #0]
 8000ed4:	685b      	ldr	r3, [r3, #4]
 8000ed6:	2203      	movs	r2, #3
 8000ed8:	401a      	ands	r2, r3
 8000eda:	697b      	ldr	r3, [r7, #20]
 8000edc:	005b      	lsls	r3, r3, #1
 8000ede:	409a      	lsls	r2, r3
 8000ee0:	0013      	movs	r3, r2
 8000ee2:	693a      	ldr	r2, [r7, #16]
 8000ee4:	4313      	orrs	r3, r2
 8000ee6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	693a      	ldr	r2, [r7, #16]
 8000eec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000eee:	683b      	ldr	r3, [r7, #0]
 8000ef0:	685a      	ldr	r2, [r3, #4]
 8000ef2:	2380      	movs	r3, #128	; 0x80
 8000ef4:	055b      	lsls	r3, r3, #21
 8000ef6:	4013      	ands	r3, r2
 8000ef8:	d100      	bne.n	8000efc <HAL_GPIO_Init+0x174>
 8000efa:	e0a0      	b.n	800103e <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000efc:	4b57      	ldr	r3, [pc, #348]	; (800105c <HAL_GPIO_Init+0x2d4>)
 8000efe:	699a      	ldr	r2, [r3, #24]
 8000f00:	4b56      	ldr	r3, [pc, #344]	; (800105c <HAL_GPIO_Init+0x2d4>)
 8000f02:	2101      	movs	r1, #1
 8000f04:	430a      	orrs	r2, r1
 8000f06:	619a      	str	r2, [r3, #24]
 8000f08:	4b54      	ldr	r3, [pc, #336]	; (800105c <HAL_GPIO_Init+0x2d4>)
 8000f0a:	699b      	ldr	r3, [r3, #24]
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	4013      	ands	r3, r2
 8000f10:	60bb      	str	r3, [r7, #8]
 8000f12:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000f14:	4a52      	ldr	r2, [pc, #328]	; (8001060 <HAL_GPIO_Init+0x2d8>)
 8000f16:	697b      	ldr	r3, [r7, #20]
 8000f18:	089b      	lsrs	r3, r3, #2
 8000f1a:	3302      	adds	r3, #2
 8000f1c:	009b      	lsls	r3, r3, #2
 8000f1e:	589b      	ldr	r3, [r3, r2]
 8000f20:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000f22:	697b      	ldr	r3, [r7, #20]
 8000f24:	2203      	movs	r2, #3
 8000f26:	4013      	ands	r3, r2
 8000f28:	009b      	lsls	r3, r3, #2
 8000f2a:	220f      	movs	r2, #15
 8000f2c:	409a      	lsls	r2, r3
 8000f2e:	0013      	movs	r3, r2
 8000f30:	43da      	mvns	r2, r3
 8000f32:	693b      	ldr	r3, [r7, #16]
 8000f34:	4013      	ands	r3, r2
 8000f36:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000f38:	687a      	ldr	r2, [r7, #4]
 8000f3a:	2390      	movs	r3, #144	; 0x90
 8000f3c:	05db      	lsls	r3, r3, #23
 8000f3e:	429a      	cmp	r2, r3
 8000f40:	d019      	beq.n	8000f76 <HAL_GPIO_Init+0x1ee>
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	4a47      	ldr	r2, [pc, #284]	; (8001064 <HAL_GPIO_Init+0x2dc>)
 8000f46:	4293      	cmp	r3, r2
 8000f48:	d013      	beq.n	8000f72 <HAL_GPIO_Init+0x1ea>
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	4a46      	ldr	r2, [pc, #280]	; (8001068 <HAL_GPIO_Init+0x2e0>)
 8000f4e:	4293      	cmp	r3, r2
 8000f50:	d00d      	beq.n	8000f6e <HAL_GPIO_Init+0x1e6>
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	4a45      	ldr	r2, [pc, #276]	; (800106c <HAL_GPIO_Init+0x2e4>)
 8000f56:	4293      	cmp	r3, r2
 8000f58:	d007      	beq.n	8000f6a <HAL_GPIO_Init+0x1e2>
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	4a44      	ldr	r2, [pc, #272]	; (8001070 <HAL_GPIO_Init+0x2e8>)
 8000f5e:	4293      	cmp	r3, r2
 8000f60:	d101      	bne.n	8000f66 <HAL_GPIO_Init+0x1de>
 8000f62:	2304      	movs	r3, #4
 8000f64:	e008      	b.n	8000f78 <HAL_GPIO_Init+0x1f0>
 8000f66:	2305      	movs	r3, #5
 8000f68:	e006      	b.n	8000f78 <HAL_GPIO_Init+0x1f0>
 8000f6a:	2303      	movs	r3, #3
 8000f6c:	e004      	b.n	8000f78 <HAL_GPIO_Init+0x1f0>
 8000f6e:	2302      	movs	r3, #2
 8000f70:	e002      	b.n	8000f78 <HAL_GPIO_Init+0x1f0>
 8000f72:	2301      	movs	r3, #1
 8000f74:	e000      	b.n	8000f78 <HAL_GPIO_Init+0x1f0>
 8000f76:	2300      	movs	r3, #0
 8000f78:	697a      	ldr	r2, [r7, #20]
 8000f7a:	2103      	movs	r1, #3
 8000f7c:	400a      	ands	r2, r1
 8000f7e:	0092      	lsls	r2, r2, #2
 8000f80:	4093      	lsls	r3, r2
 8000f82:	693a      	ldr	r2, [r7, #16]
 8000f84:	4313      	orrs	r3, r2
 8000f86:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000f88:	4935      	ldr	r1, [pc, #212]	; (8001060 <HAL_GPIO_Init+0x2d8>)
 8000f8a:	697b      	ldr	r3, [r7, #20]
 8000f8c:	089b      	lsrs	r3, r3, #2
 8000f8e:	3302      	adds	r3, #2
 8000f90:	009b      	lsls	r3, r3, #2
 8000f92:	693a      	ldr	r2, [r7, #16]
 8000f94:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000f96:	4b37      	ldr	r3, [pc, #220]	; (8001074 <HAL_GPIO_Init+0x2ec>)
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	43da      	mvns	r2, r3
 8000fa0:	693b      	ldr	r3, [r7, #16]
 8000fa2:	4013      	ands	r3, r2
 8000fa4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000fa6:	683b      	ldr	r3, [r7, #0]
 8000fa8:	685a      	ldr	r2, [r3, #4]
 8000faa:	2380      	movs	r3, #128	; 0x80
 8000fac:	025b      	lsls	r3, r3, #9
 8000fae:	4013      	ands	r3, r2
 8000fb0:	d003      	beq.n	8000fba <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 8000fb2:	693a      	ldr	r2, [r7, #16]
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	4313      	orrs	r3, r2
 8000fb8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000fba:	4b2e      	ldr	r3, [pc, #184]	; (8001074 <HAL_GPIO_Init+0x2ec>)
 8000fbc:	693a      	ldr	r2, [r7, #16]
 8000fbe:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8000fc0:	4b2c      	ldr	r3, [pc, #176]	; (8001074 <HAL_GPIO_Init+0x2ec>)
 8000fc2:	685b      	ldr	r3, [r3, #4]
 8000fc4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	43da      	mvns	r2, r3
 8000fca:	693b      	ldr	r3, [r7, #16]
 8000fcc:	4013      	ands	r3, r2
 8000fce:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000fd0:	683b      	ldr	r3, [r7, #0]
 8000fd2:	685a      	ldr	r2, [r3, #4]
 8000fd4:	2380      	movs	r3, #128	; 0x80
 8000fd6:	029b      	lsls	r3, r3, #10
 8000fd8:	4013      	ands	r3, r2
 8000fda:	d003      	beq.n	8000fe4 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8000fdc:	693a      	ldr	r2, [r7, #16]
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	4313      	orrs	r3, r2
 8000fe2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000fe4:	4b23      	ldr	r3, [pc, #140]	; (8001074 <HAL_GPIO_Init+0x2ec>)
 8000fe6:	693a      	ldr	r2, [r7, #16]
 8000fe8:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000fea:	4b22      	ldr	r3, [pc, #136]	; (8001074 <HAL_GPIO_Init+0x2ec>)
 8000fec:	689b      	ldr	r3, [r3, #8]
 8000fee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	43da      	mvns	r2, r3
 8000ff4:	693b      	ldr	r3, [r7, #16]
 8000ff6:	4013      	ands	r3, r2
 8000ff8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	685a      	ldr	r2, [r3, #4]
 8000ffe:	2380      	movs	r3, #128	; 0x80
 8001000:	035b      	lsls	r3, r3, #13
 8001002:	4013      	ands	r3, r2
 8001004:	d003      	beq.n	800100e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001006:	693a      	ldr	r2, [r7, #16]
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	4313      	orrs	r3, r2
 800100c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800100e:	4b19      	ldr	r3, [pc, #100]	; (8001074 <HAL_GPIO_Init+0x2ec>)
 8001010:	693a      	ldr	r2, [r7, #16]
 8001012:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001014:	4b17      	ldr	r3, [pc, #92]	; (8001074 <HAL_GPIO_Init+0x2ec>)
 8001016:	68db      	ldr	r3, [r3, #12]
 8001018:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800101a:	68fb      	ldr	r3, [r7, #12]
 800101c:	43da      	mvns	r2, r3
 800101e:	693b      	ldr	r3, [r7, #16]
 8001020:	4013      	ands	r3, r2
 8001022:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001024:	683b      	ldr	r3, [r7, #0]
 8001026:	685a      	ldr	r2, [r3, #4]
 8001028:	2380      	movs	r3, #128	; 0x80
 800102a:	039b      	lsls	r3, r3, #14
 800102c:	4013      	ands	r3, r2
 800102e:	d003      	beq.n	8001038 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001030:	693a      	ldr	r2, [r7, #16]
 8001032:	68fb      	ldr	r3, [r7, #12]
 8001034:	4313      	orrs	r3, r2
 8001036:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001038:	4b0e      	ldr	r3, [pc, #56]	; (8001074 <HAL_GPIO_Init+0x2ec>)
 800103a:	693a      	ldr	r2, [r7, #16]
 800103c:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 800103e:	697b      	ldr	r3, [r7, #20]
 8001040:	3301      	adds	r3, #1
 8001042:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	681a      	ldr	r2, [r3, #0]
 8001048:	697b      	ldr	r3, [r7, #20]
 800104a:	40da      	lsrs	r2, r3
 800104c:	1e13      	subs	r3, r2, #0
 800104e:	d000      	beq.n	8001052 <HAL_GPIO_Init+0x2ca>
 8001050:	e6a2      	b.n	8000d98 <HAL_GPIO_Init+0x10>
  } 
}
 8001052:	46c0      	nop			; (mov r8, r8)
 8001054:	46bd      	mov	sp, r7
 8001056:	b006      	add	sp, #24
 8001058:	bd80      	pop	{r7, pc}
 800105a:	46c0      	nop			; (mov r8, r8)
 800105c:	40021000 	.word	0x40021000
 8001060:	40010000 	.word	0x40010000
 8001064:	48000400 	.word	0x48000400
 8001068:	48000800 	.word	0x48000800
 800106c:	48000c00 	.word	0x48000c00
 8001070:	48001000 	.word	0x48001000
 8001074:	40010400 	.word	0x40010400

08001078 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b082      	sub	sp, #8
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
 8001080:	0008      	movs	r0, r1
 8001082:	0011      	movs	r1, r2
 8001084:	1cbb      	adds	r3, r7, #2
 8001086:	1c02      	adds	r2, r0, #0
 8001088:	801a      	strh	r2, [r3, #0]
 800108a:	1c7b      	adds	r3, r7, #1
 800108c:	1c0a      	adds	r2, r1, #0
 800108e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001090:	1c7b      	adds	r3, r7, #1
 8001092:	781b      	ldrb	r3, [r3, #0]
 8001094:	2b00      	cmp	r3, #0
 8001096:	d004      	beq.n	80010a2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001098:	1cbb      	adds	r3, r7, #2
 800109a:	881a      	ldrh	r2, [r3, #0]
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80010a0:	e003      	b.n	80010aa <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80010a2:	1cbb      	adds	r3, r7, #2
 80010a4:	881a      	ldrh	r2, [r3, #0]
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	629a      	str	r2, [r3, #40]	; 0x28
}
 80010aa:	46c0      	nop			; (mov r8, r8)
 80010ac:	46bd      	mov	sp, r7
 80010ae:	b002      	add	sp, #8
 80010b0:	bd80      	pop	{r7, pc}

080010b2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80010b2:	b580      	push	{r7, lr}
 80010b4:	b084      	sub	sp, #16
 80010b6:	af00      	add	r7, sp, #0
 80010b8:	6078      	str	r0, [r7, #4]
 80010ba:	000a      	movs	r2, r1
 80010bc:	1cbb      	adds	r3, r7, #2
 80010be:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	695b      	ldr	r3, [r3, #20]
 80010c4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80010c6:	1cbb      	adds	r3, r7, #2
 80010c8:	881b      	ldrh	r3, [r3, #0]
 80010ca:	68fa      	ldr	r2, [r7, #12]
 80010cc:	4013      	ands	r3, r2
 80010ce:	041a      	lsls	r2, r3, #16
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	43db      	mvns	r3, r3
 80010d4:	1cb9      	adds	r1, r7, #2
 80010d6:	8809      	ldrh	r1, [r1, #0]
 80010d8:	400b      	ands	r3, r1
 80010da:	431a      	orrs	r2, r3
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	619a      	str	r2, [r3, #24]
}
 80010e0:	46c0      	nop			; (mov r8, r8)
 80010e2:	46bd      	mov	sp, r7
 80010e4:	b004      	add	sp, #16
 80010e6:	bd80      	pop	{r7, pc}

080010e8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b082      	sub	sp, #8
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	0002      	movs	r2, r0
 80010f0:	1dbb      	adds	r3, r7, #6
 80010f2:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80010f4:	4b09      	ldr	r3, [pc, #36]	; (800111c <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80010f6:	695b      	ldr	r3, [r3, #20]
 80010f8:	1dba      	adds	r2, r7, #6
 80010fa:	8812      	ldrh	r2, [r2, #0]
 80010fc:	4013      	ands	r3, r2
 80010fe:	d008      	beq.n	8001112 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001100:	4b06      	ldr	r3, [pc, #24]	; (800111c <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8001102:	1dba      	adds	r2, r7, #6
 8001104:	8812      	ldrh	r2, [r2, #0]
 8001106:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001108:	1dbb      	adds	r3, r7, #6
 800110a:	881b      	ldrh	r3, [r3, #0]
 800110c:	0018      	movs	r0, r3
 800110e:	f000 f807 	bl	8001120 <HAL_GPIO_EXTI_Callback>
  }
}
 8001112:	46c0      	nop			; (mov r8, r8)
 8001114:	46bd      	mov	sp, r7
 8001116:	b002      	add	sp, #8
 8001118:	bd80      	pop	{r7, pc}
 800111a:	46c0      	nop			; (mov r8, r8)
 800111c:	40010400 	.word	0x40010400

08001120 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b082      	sub	sp, #8
 8001124:	af00      	add	r7, sp, #0
 8001126:	0002      	movs	r2, r0
 8001128:	1dbb      	adds	r3, r7, #6
 800112a:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
            the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */ 
}
 800112c:	46c0      	nop			; (mov r8, r8)
 800112e:	46bd      	mov	sp, r7
 8001130:	b002      	add	sp, #8
 8001132:	bd80      	pop	{r7, pc}

08001134 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b088      	sub	sp, #32
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	2b00      	cmp	r3, #0
 8001140:	d102      	bne.n	8001148 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001142:	2301      	movs	r3, #1
 8001144:	f000 fb76 	bl	8001834 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	2201      	movs	r2, #1
 800114e:	4013      	ands	r3, r2
 8001150:	d100      	bne.n	8001154 <HAL_RCC_OscConfig+0x20>
 8001152:	e08e      	b.n	8001272 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001154:	4bc5      	ldr	r3, [pc, #788]	; (800146c <HAL_RCC_OscConfig+0x338>)
 8001156:	685b      	ldr	r3, [r3, #4]
 8001158:	220c      	movs	r2, #12
 800115a:	4013      	ands	r3, r2
 800115c:	2b04      	cmp	r3, #4
 800115e:	d00e      	beq.n	800117e <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001160:	4bc2      	ldr	r3, [pc, #776]	; (800146c <HAL_RCC_OscConfig+0x338>)
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	220c      	movs	r2, #12
 8001166:	4013      	ands	r3, r2
 8001168:	2b08      	cmp	r3, #8
 800116a:	d117      	bne.n	800119c <HAL_RCC_OscConfig+0x68>
 800116c:	4bbf      	ldr	r3, [pc, #764]	; (800146c <HAL_RCC_OscConfig+0x338>)
 800116e:	685a      	ldr	r2, [r3, #4]
 8001170:	23c0      	movs	r3, #192	; 0xc0
 8001172:	025b      	lsls	r3, r3, #9
 8001174:	401a      	ands	r2, r3
 8001176:	2380      	movs	r3, #128	; 0x80
 8001178:	025b      	lsls	r3, r3, #9
 800117a:	429a      	cmp	r2, r3
 800117c:	d10e      	bne.n	800119c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800117e:	4bbb      	ldr	r3, [pc, #748]	; (800146c <HAL_RCC_OscConfig+0x338>)
 8001180:	681a      	ldr	r2, [r3, #0]
 8001182:	2380      	movs	r3, #128	; 0x80
 8001184:	029b      	lsls	r3, r3, #10
 8001186:	4013      	ands	r3, r2
 8001188:	d100      	bne.n	800118c <HAL_RCC_OscConfig+0x58>
 800118a:	e071      	b.n	8001270 <HAL_RCC_OscConfig+0x13c>
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	685b      	ldr	r3, [r3, #4]
 8001190:	2b00      	cmp	r3, #0
 8001192:	d000      	beq.n	8001196 <HAL_RCC_OscConfig+0x62>
 8001194:	e06c      	b.n	8001270 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8001196:	2301      	movs	r3, #1
 8001198:	f000 fb4c 	bl	8001834 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	2b01      	cmp	r3, #1
 80011a2:	d107      	bne.n	80011b4 <HAL_RCC_OscConfig+0x80>
 80011a4:	4bb1      	ldr	r3, [pc, #708]	; (800146c <HAL_RCC_OscConfig+0x338>)
 80011a6:	681a      	ldr	r2, [r3, #0]
 80011a8:	4bb0      	ldr	r3, [pc, #704]	; (800146c <HAL_RCC_OscConfig+0x338>)
 80011aa:	2180      	movs	r1, #128	; 0x80
 80011ac:	0249      	lsls	r1, r1, #9
 80011ae:	430a      	orrs	r2, r1
 80011b0:	601a      	str	r2, [r3, #0]
 80011b2:	e02f      	b.n	8001214 <HAL_RCC_OscConfig+0xe0>
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	685b      	ldr	r3, [r3, #4]
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d10c      	bne.n	80011d6 <HAL_RCC_OscConfig+0xa2>
 80011bc:	4bab      	ldr	r3, [pc, #684]	; (800146c <HAL_RCC_OscConfig+0x338>)
 80011be:	681a      	ldr	r2, [r3, #0]
 80011c0:	4baa      	ldr	r3, [pc, #680]	; (800146c <HAL_RCC_OscConfig+0x338>)
 80011c2:	49ab      	ldr	r1, [pc, #684]	; (8001470 <HAL_RCC_OscConfig+0x33c>)
 80011c4:	400a      	ands	r2, r1
 80011c6:	601a      	str	r2, [r3, #0]
 80011c8:	4ba8      	ldr	r3, [pc, #672]	; (800146c <HAL_RCC_OscConfig+0x338>)
 80011ca:	681a      	ldr	r2, [r3, #0]
 80011cc:	4ba7      	ldr	r3, [pc, #668]	; (800146c <HAL_RCC_OscConfig+0x338>)
 80011ce:	49a9      	ldr	r1, [pc, #676]	; (8001474 <HAL_RCC_OscConfig+0x340>)
 80011d0:	400a      	ands	r2, r1
 80011d2:	601a      	str	r2, [r3, #0]
 80011d4:	e01e      	b.n	8001214 <HAL_RCC_OscConfig+0xe0>
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	685b      	ldr	r3, [r3, #4]
 80011da:	2b05      	cmp	r3, #5
 80011dc:	d10e      	bne.n	80011fc <HAL_RCC_OscConfig+0xc8>
 80011de:	4ba3      	ldr	r3, [pc, #652]	; (800146c <HAL_RCC_OscConfig+0x338>)
 80011e0:	681a      	ldr	r2, [r3, #0]
 80011e2:	4ba2      	ldr	r3, [pc, #648]	; (800146c <HAL_RCC_OscConfig+0x338>)
 80011e4:	2180      	movs	r1, #128	; 0x80
 80011e6:	02c9      	lsls	r1, r1, #11
 80011e8:	430a      	orrs	r2, r1
 80011ea:	601a      	str	r2, [r3, #0]
 80011ec:	4b9f      	ldr	r3, [pc, #636]	; (800146c <HAL_RCC_OscConfig+0x338>)
 80011ee:	681a      	ldr	r2, [r3, #0]
 80011f0:	4b9e      	ldr	r3, [pc, #632]	; (800146c <HAL_RCC_OscConfig+0x338>)
 80011f2:	2180      	movs	r1, #128	; 0x80
 80011f4:	0249      	lsls	r1, r1, #9
 80011f6:	430a      	orrs	r2, r1
 80011f8:	601a      	str	r2, [r3, #0]
 80011fa:	e00b      	b.n	8001214 <HAL_RCC_OscConfig+0xe0>
 80011fc:	4b9b      	ldr	r3, [pc, #620]	; (800146c <HAL_RCC_OscConfig+0x338>)
 80011fe:	681a      	ldr	r2, [r3, #0]
 8001200:	4b9a      	ldr	r3, [pc, #616]	; (800146c <HAL_RCC_OscConfig+0x338>)
 8001202:	499b      	ldr	r1, [pc, #620]	; (8001470 <HAL_RCC_OscConfig+0x33c>)
 8001204:	400a      	ands	r2, r1
 8001206:	601a      	str	r2, [r3, #0]
 8001208:	4b98      	ldr	r3, [pc, #608]	; (800146c <HAL_RCC_OscConfig+0x338>)
 800120a:	681a      	ldr	r2, [r3, #0]
 800120c:	4b97      	ldr	r3, [pc, #604]	; (800146c <HAL_RCC_OscConfig+0x338>)
 800120e:	4999      	ldr	r1, [pc, #612]	; (8001474 <HAL_RCC_OscConfig+0x340>)
 8001210:	400a      	ands	r2, r1
 8001212:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	2b00      	cmp	r3, #0
 800121a:	d014      	beq.n	8001246 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800121c:	f7ff faee 	bl	80007fc <HAL_GetTick>
 8001220:	0003      	movs	r3, r0
 8001222:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001224:	e008      	b.n	8001238 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001226:	f7ff fae9 	bl	80007fc <HAL_GetTick>
 800122a:	0002      	movs	r2, r0
 800122c:	69bb      	ldr	r3, [r7, #24]
 800122e:	1ad3      	subs	r3, r2, r3
 8001230:	2b64      	cmp	r3, #100	; 0x64
 8001232:	d901      	bls.n	8001238 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8001234:	2303      	movs	r3, #3
 8001236:	e2fd      	b.n	8001834 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001238:	4b8c      	ldr	r3, [pc, #560]	; (800146c <HAL_RCC_OscConfig+0x338>)
 800123a:	681a      	ldr	r2, [r3, #0]
 800123c:	2380      	movs	r3, #128	; 0x80
 800123e:	029b      	lsls	r3, r3, #10
 8001240:	4013      	ands	r3, r2
 8001242:	d0f0      	beq.n	8001226 <HAL_RCC_OscConfig+0xf2>
 8001244:	e015      	b.n	8001272 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001246:	f7ff fad9 	bl	80007fc <HAL_GetTick>
 800124a:	0003      	movs	r3, r0
 800124c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800124e:	e008      	b.n	8001262 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001250:	f7ff fad4 	bl	80007fc <HAL_GetTick>
 8001254:	0002      	movs	r2, r0
 8001256:	69bb      	ldr	r3, [r7, #24]
 8001258:	1ad3      	subs	r3, r2, r3
 800125a:	2b64      	cmp	r3, #100	; 0x64
 800125c:	d901      	bls.n	8001262 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 800125e:	2303      	movs	r3, #3
 8001260:	e2e8      	b.n	8001834 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001262:	4b82      	ldr	r3, [pc, #520]	; (800146c <HAL_RCC_OscConfig+0x338>)
 8001264:	681a      	ldr	r2, [r3, #0]
 8001266:	2380      	movs	r3, #128	; 0x80
 8001268:	029b      	lsls	r3, r3, #10
 800126a:	4013      	ands	r3, r2
 800126c:	d1f0      	bne.n	8001250 <HAL_RCC_OscConfig+0x11c>
 800126e:	e000      	b.n	8001272 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001270:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	2202      	movs	r2, #2
 8001278:	4013      	ands	r3, r2
 800127a:	d100      	bne.n	800127e <HAL_RCC_OscConfig+0x14a>
 800127c:	e06c      	b.n	8001358 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800127e:	4b7b      	ldr	r3, [pc, #492]	; (800146c <HAL_RCC_OscConfig+0x338>)
 8001280:	685b      	ldr	r3, [r3, #4]
 8001282:	220c      	movs	r2, #12
 8001284:	4013      	ands	r3, r2
 8001286:	d00e      	beq.n	80012a6 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001288:	4b78      	ldr	r3, [pc, #480]	; (800146c <HAL_RCC_OscConfig+0x338>)
 800128a:	685b      	ldr	r3, [r3, #4]
 800128c:	220c      	movs	r2, #12
 800128e:	4013      	ands	r3, r2
 8001290:	2b08      	cmp	r3, #8
 8001292:	d11f      	bne.n	80012d4 <HAL_RCC_OscConfig+0x1a0>
 8001294:	4b75      	ldr	r3, [pc, #468]	; (800146c <HAL_RCC_OscConfig+0x338>)
 8001296:	685a      	ldr	r2, [r3, #4]
 8001298:	23c0      	movs	r3, #192	; 0xc0
 800129a:	025b      	lsls	r3, r3, #9
 800129c:	401a      	ands	r2, r3
 800129e:	2380      	movs	r3, #128	; 0x80
 80012a0:	021b      	lsls	r3, r3, #8
 80012a2:	429a      	cmp	r2, r3
 80012a4:	d116      	bne.n	80012d4 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012a6:	4b71      	ldr	r3, [pc, #452]	; (800146c <HAL_RCC_OscConfig+0x338>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	2202      	movs	r2, #2
 80012ac:	4013      	ands	r3, r2
 80012ae:	d005      	beq.n	80012bc <HAL_RCC_OscConfig+0x188>
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	68db      	ldr	r3, [r3, #12]
 80012b4:	2b01      	cmp	r3, #1
 80012b6:	d001      	beq.n	80012bc <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 80012b8:	2301      	movs	r3, #1
 80012ba:	e2bb      	b.n	8001834 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012bc:	4b6b      	ldr	r3, [pc, #428]	; (800146c <HAL_RCC_OscConfig+0x338>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	22f8      	movs	r2, #248	; 0xf8
 80012c2:	4393      	bics	r3, r2
 80012c4:	0019      	movs	r1, r3
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	691b      	ldr	r3, [r3, #16]
 80012ca:	00da      	lsls	r2, r3, #3
 80012cc:	4b67      	ldr	r3, [pc, #412]	; (800146c <HAL_RCC_OscConfig+0x338>)
 80012ce:	430a      	orrs	r2, r1
 80012d0:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012d2:	e041      	b.n	8001358 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	68db      	ldr	r3, [r3, #12]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d024      	beq.n	8001326 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80012dc:	4b63      	ldr	r3, [pc, #396]	; (800146c <HAL_RCC_OscConfig+0x338>)
 80012de:	681a      	ldr	r2, [r3, #0]
 80012e0:	4b62      	ldr	r3, [pc, #392]	; (800146c <HAL_RCC_OscConfig+0x338>)
 80012e2:	2101      	movs	r1, #1
 80012e4:	430a      	orrs	r2, r1
 80012e6:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012e8:	f7ff fa88 	bl	80007fc <HAL_GetTick>
 80012ec:	0003      	movs	r3, r0
 80012ee:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012f0:	e008      	b.n	8001304 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80012f2:	f7ff fa83 	bl	80007fc <HAL_GetTick>
 80012f6:	0002      	movs	r2, r0
 80012f8:	69bb      	ldr	r3, [r7, #24]
 80012fa:	1ad3      	subs	r3, r2, r3
 80012fc:	2b02      	cmp	r3, #2
 80012fe:	d901      	bls.n	8001304 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8001300:	2303      	movs	r3, #3
 8001302:	e297      	b.n	8001834 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001304:	4b59      	ldr	r3, [pc, #356]	; (800146c <HAL_RCC_OscConfig+0x338>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	2202      	movs	r2, #2
 800130a:	4013      	ands	r3, r2
 800130c:	d0f1      	beq.n	80012f2 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800130e:	4b57      	ldr	r3, [pc, #348]	; (800146c <HAL_RCC_OscConfig+0x338>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	22f8      	movs	r2, #248	; 0xf8
 8001314:	4393      	bics	r3, r2
 8001316:	0019      	movs	r1, r3
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	691b      	ldr	r3, [r3, #16]
 800131c:	00da      	lsls	r2, r3, #3
 800131e:	4b53      	ldr	r3, [pc, #332]	; (800146c <HAL_RCC_OscConfig+0x338>)
 8001320:	430a      	orrs	r2, r1
 8001322:	601a      	str	r2, [r3, #0]
 8001324:	e018      	b.n	8001358 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001326:	4b51      	ldr	r3, [pc, #324]	; (800146c <HAL_RCC_OscConfig+0x338>)
 8001328:	681a      	ldr	r2, [r3, #0]
 800132a:	4b50      	ldr	r3, [pc, #320]	; (800146c <HAL_RCC_OscConfig+0x338>)
 800132c:	2101      	movs	r1, #1
 800132e:	438a      	bics	r2, r1
 8001330:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001332:	f7ff fa63 	bl	80007fc <HAL_GetTick>
 8001336:	0003      	movs	r3, r0
 8001338:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800133a:	e008      	b.n	800134e <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800133c:	f7ff fa5e 	bl	80007fc <HAL_GetTick>
 8001340:	0002      	movs	r2, r0
 8001342:	69bb      	ldr	r3, [r7, #24]
 8001344:	1ad3      	subs	r3, r2, r3
 8001346:	2b02      	cmp	r3, #2
 8001348:	d901      	bls.n	800134e <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 800134a:	2303      	movs	r3, #3
 800134c:	e272      	b.n	8001834 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800134e:	4b47      	ldr	r3, [pc, #284]	; (800146c <HAL_RCC_OscConfig+0x338>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	2202      	movs	r2, #2
 8001354:	4013      	ands	r3, r2
 8001356:	d1f1      	bne.n	800133c <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	2208      	movs	r2, #8
 800135e:	4013      	ands	r3, r2
 8001360:	d036      	beq.n	80013d0 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	69db      	ldr	r3, [r3, #28]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d019      	beq.n	800139e <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800136a:	4b40      	ldr	r3, [pc, #256]	; (800146c <HAL_RCC_OscConfig+0x338>)
 800136c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800136e:	4b3f      	ldr	r3, [pc, #252]	; (800146c <HAL_RCC_OscConfig+0x338>)
 8001370:	2101      	movs	r1, #1
 8001372:	430a      	orrs	r2, r1
 8001374:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001376:	f7ff fa41 	bl	80007fc <HAL_GetTick>
 800137a:	0003      	movs	r3, r0
 800137c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800137e:	e008      	b.n	8001392 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001380:	f7ff fa3c 	bl	80007fc <HAL_GetTick>
 8001384:	0002      	movs	r2, r0
 8001386:	69bb      	ldr	r3, [r7, #24]
 8001388:	1ad3      	subs	r3, r2, r3
 800138a:	2b02      	cmp	r3, #2
 800138c:	d901      	bls.n	8001392 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 800138e:	2303      	movs	r3, #3
 8001390:	e250      	b.n	8001834 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001392:	4b36      	ldr	r3, [pc, #216]	; (800146c <HAL_RCC_OscConfig+0x338>)
 8001394:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001396:	2202      	movs	r2, #2
 8001398:	4013      	ands	r3, r2
 800139a:	d0f1      	beq.n	8001380 <HAL_RCC_OscConfig+0x24c>
 800139c:	e018      	b.n	80013d0 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800139e:	4b33      	ldr	r3, [pc, #204]	; (800146c <HAL_RCC_OscConfig+0x338>)
 80013a0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80013a2:	4b32      	ldr	r3, [pc, #200]	; (800146c <HAL_RCC_OscConfig+0x338>)
 80013a4:	2101      	movs	r1, #1
 80013a6:	438a      	bics	r2, r1
 80013a8:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013aa:	f7ff fa27 	bl	80007fc <HAL_GetTick>
 80013ae:	0003      	movs	r3, r0
 80013b0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013b2:	e008      	b.n	80013c6 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80013b4:	f7ff fa22 	bl	80007fc <HAL_GetTick>
 80013b8:	0002      	movs	r2, r0
 80013ba:	69bb      	ldr	r3, [r7, #24]
 80013bc:	1ad3      	subs	r3, r2, r3
 80013be:	2b02      	cmp	r3, #2
 80013c0:	d901      	bls.n	80013c6 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 80013c2:	2303      	movs	r3, #3
 80013c4:	e236      	b.n	8001834 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013c6:	4b29      	ldr	r3, [pc, #164]	; (800146c <HAL_RCC_OscConfig+0x338>)
 80013c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013ca:	2202      	movs	r2, #2
 80013cc:	4013      	ands	r3, r2
 80013ce:	d1f1      	bne.n	80013b4 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	2204      	movs	r2, #4
 80013d6:	4013      	ands	r3, r2
 80013d8:	d100      	bne.n	80013dc <HAL_RCC_OscConfig+0x2a8>
 80013da:	e0b5      	b.n	8001548 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 80013dc:	231f      	movs	r3, #31
 80013de:	18fb      	adds	r3, r7, r3
 80013e0:	2200      	movs	r2, #0
 80013e2:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013e4:	4b21      	ldr	r3, [pc, #132]	; (800146c <HAL_RCC_OscConfig+0x338>)
 80013e6:	69da      	ldr	r2, [r3, #28]
 80013e8:	2380      	movs	r3, #128	; 0x80
 80013ea:	055b      	lsls	r3, r3, #21
 80013ec:	4013      	ands	r3, r2
 80013ee:	d111      	bne.n	8001414 <HAL_RCC_OscConfig+0x2e0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80013f0:	4b1e      	ldr	r3, [pc, #120]	; (800146c <HAL_RCC_OscConfig+0x338>)
 80013f2:	69da      	ldr	r2, [r3, #28]
 80013f4:	4b1d      	ldr	r3, [pc, #116]	; (800146c <HAL_RCC_OscConfig+0x338>)
 80013f6:	2180      	movs	r1, #128	; 0x80
 80013f8:	0549      	lsls	r1, r1, #21
 80013fa:	430a      	orrs	r2, r1
 80013fc:	61da      	str	r2, [r3, #28]
 80013fe:	4b1b      	ldr	r3, [pc, #108]	; (800146c <HAL_RCC_OscConfig+0x338>)
 8001400:	69da      	ldr	r2, [r3, #28]
 8001402:	2380      	movs	r3, #128	; 0x80
 8001404:	055b      	lsls	r3, r3, #21
 8001406:	4013      	ands	r3, r2
 8001408:	60fb      	str	r3, [r7, #12]
 800140a:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800140c:	231f      	movs	r3, #31
 800140e:	18fb      	adds	r3, r7, r3
 8001410:	2201      	movs	r2, #1
 8001412:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001414:	4b18      	ldr	r3, [pc, #96]	; (8001478 <HAL_RCC_OscConfig+0x344>)
 8001416:	681a      	ldr	r2, [r3, #0]
 8001418:	2380      	movs	r3, #128	; 0x80
 800141a:	005b      	lsls	r3, r3, #1
 800141c:	4013      	ands	r3, r2
 800141e:	d11a      	bne.n	8001456 <HAL_RCC_OscConfig+0x322>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001420:	4b15      	ldr	r3, [pc, #84]	; (8001478 <HAL_RCC_OscConfig+0x344>)
 8001422:	681a      	ldr	r2, [r3, #0]
 8001424:	4b14      	ldr	r3, [pc, #80]	; (8001478 <HAL_RCC_OscConfig+0x344>)
 8001426:	2180      	movs	r1, #128	; 0x80
 8001428:	0049      	lsls	r1, r1, #1
 800142a:	430a      	orrs	r2, r1
 800142c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800142e:	f7ff f9e5 	bl	80007fc <HAL_GetTick>
 8001432:	0003      	movs	r3, r0
 8001434:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001436:	e008      	b.n	800144a <HAL_RCC_OscConfig+0x316>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001438:	f7ff f9e0 	bl	80007fc <HAL_GetTick>
 800143c:	0002      	movs	r2, r0
 800143e:	69bb      	ldr	r3, [r7, #24]
 8001440:	1ad3      	subs	r3, r2, r3
 8001442:	2b64      	cmp	r3, #100	; 0x64
 8001444:	d901      	bls.n	800144a <HAL_RCC_OscConfig+0x316>
        {
          return HAL_TIMEOUT;
 8001446:	2303      	movs	r3, #3
 8001448:	e1f4      	b.n	8001834 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800144a:	4b0b      	ldr	r3, [pc, #44]	; (8001478 <HAL_RCC_OscConfig+0x344>)
 800144c:	681a      	ldr	r2, [r3, #0]
 800144e:	2380      	movs	r3, #128	; 0x80
 8001450:	005b      	lsls	r3, r3, #1
 8001452:	4013      	ands	r3, r2
 8001454:	d0f0      	beq.n	8001438 <HAL_RCC_OscConfig+0x304>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	689b      	ldr	r3, [r3, #8]
 800145a:	2b01      	cmp	r3, #1
 800145c:	d10e      	bne.n	800147c <HAL_RCC_OscConfig+0x348>
 800145e:	4b03      	ldr	r3, [pc, #12]	; (800146c <HAL_RCC_OscConfig+0x338>)
 8001460:	6a1a      	ldr	r2, [r3, #32]
 8001462:	4b02      	ldr	r3, [pc, #8]	; (800146c <HAL_RCC_OscConfig+0x338>)
 8001464:	2101      	movs	r1, #1
 8001466:	430a      	orrs	r2, r1
 8001468:	621a      	str	r2, [r3, #32]
 800146a:	e035      	b.n	80014d8 <HAL_RCC_OscConfig+0x3a4>
 800146c:	40021000 	.word	0x40021000
 8001470:	fffeffff 	.word	0xfffeffff
 8001474:	fffbffff 	.word	0xfffbffff
 8001478:	40007000 	.word	0x40007000
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	689b      	ldr	r3, [r3, #8]
 8001480:	2b00      	cmp	r3, #0
 8001482:	d10c      	bne.n	800149e <HAL_RCC_OscConfig+0x36a>
 8001484:	4bca      	ldr	r3, [pc, #808]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 8001486:	6a1a      	ldr	r2, [r3, #32]
 8001488:	4bc9      	ldr	r3, [pc, #804]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 800148a:	2101      	movs	r1, #1
 800148c:	438a      	bics	r2, r1
 800148e:	621a      	str	r2, [r3, #32]
 8001490:	4bc7      	ldr	r3, [pc, #796]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 8001492:	6a1a      	ldr	r2, [r3, #32]
 8001494:	4bc6      	ldr	r3, [pc, #792]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 8001496:	2104      	movs	r1, #4
 8001498:	438a      	bics	r2, r1
 800149a:	621a      	str	r2, [r3, #32]
 800149c:	e01c      	b.n	80014d8 <HAL_RCC_OscConfig+0x3a4>
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	689b      	ldr	r3, [r3, #8]
 80014a2:	2b05      	cmp	r3, #5
 80014a4:	d10c      	bne.n	80014c0 <HAL_RCC_OscConfig+0x38c>
 80014a6:	4bc2      	ldr	r3, [pc, #776]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 80014a8:	6a1a      	ldr	r2, [r3, #32]
 80014aa:	4bc1      	ldr	r3, [pc, #772]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 80014ac:	2104      	movs	r1, #4
 80014ae:	430a      	orrs	r2, r1
 80014b0:	621a      	str	r2, [r3, #32]
 80014b2:	4bbf      	ldr	r3, [pc, #764]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 80014b4:	6a1a      	ldr	r2, [r3, #32]
 80014b6:	4bbe      	ldr	r3, [pc, #760]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 80014b8:	2101      	movs	r1, #1
 80014ba:	430a      	orrs	r2, r1
 80014bc:	621a      	str	r2, [r3, #32]
 80014be:	e00b      	b.n	80014d8 <HAL_RCC_OscConfig+0x3a4>
 80014c0:	4bbb      	ldr	r3, [pc, #748]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 80014c2:	6a1a      	ldr	r2, [r3, #32]
 80014c4:	4bba      	ldr	r3, [pc, #744]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 80014c6:	2101      	movs	r1, #1
 80014c8:	438a      	bics	r2, r1
 80014ca:	621a      	str	r2, [r3, #32]
 80014cc:	4bb8      	ldr	r3, [pc, #736]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 80014ce:	6a1a      	ldr	r2, [r3, #32]
 80014d0:	4bb7      	ldr	r3, [pc, #732]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 80014d2:	2104      	movs	r1, #4
 80014d4:	438a      	bics	r2, r1
 80014d6:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	689b      	ldr	r3, [r3, #8]
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d014      	beq.n	800150a <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014e0:	f7ff f98c 	bl	80007fc <HAL_GetTick>
 80014e4:	0003      	movs	r3, r0
 80014e6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014e8:	e009      	b.n	80014fe <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014ea:	f7ff f987 	bl	80007fc <HAL_GetTick>
 80014ee:	0002      	movs	r2, r0
 80014f0:	69bb      	ldr	r3, [r7, #24]
 80014f2:	1ad3      	subs	r3, r2, r3
 80014f4:	4aaf      	ldr	r2, [pc, #700]	; (80017b4 <HAL_RCC_OscConfig+0x680>)
 80014f6:	4293      	cmp	r3, r2
 80014f8:	d901      	bls.n	80014fe <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 80014fa:	2303      	movs	r3, #3
 80014fc:	e19a      	b.n	8001834 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014fe:	4bac      	ldr	r3, [pc, #688]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 8001500:	6a1b      	ldr	r3, [r3, #32]
 8001502:	2202      	movs	r2, #2
 8001504:	4013      	ands	r3, r2
 8001506:	d0f0      	beq.n	80014ea <HAL_RCC_OscConfig+0x3b6>
 8001508:	e013      	b.n	8001532 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800150a:	f7ff f977 	bl	80007fc <HAL_GetTick>
 800150e:	0003      	movs	r3, r0
 8001510:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001512:	e009      	b.n	8001528 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001514:	f7ff f972 	bl	80007fc <HAL_GetTick>
 8001518:	0002      	movs	r2, r0
 800151a:	69bb      	ldr	r3, [r7, #24]
 800151c:	1ad3      	subs	r3, r2, r3
 800151e:	4aa5      	ldr	r2, [pc, #660]	; (80017b4 <HAL_RCC_OscConfig+0x680>)
 8001520:	4293      	cmp	r3, r2
 8001522:	d901      	bls.n	8001528 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8001524:	2303      	movs	r3, #3
 8001526:	e185      	b.n	8001834 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001528:	4ba1      	ldr	r3, [pc, #644]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 800152a:	6a1b      	ldr	r3, [r3, #32]
 800152c:	2202      	movs	r2, #2
 800152e:	4013      	ands	r3, r2
 8001530:	d1f0      	bne.n	8001514 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001532:	231f      	movs	r3, #31
 8001534:	18fb      	adds	r3, r7, r3
 8001536:	781b      	ldrb	r3, [r3, #0]
 8001538:	2b01      	cmp	r3, #1
 800153a:	d105      	bne.n	8001548 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800153c:	4b9c      	ldr	r3, [pc, #624]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 800153e:	69da      	ldr	r2, [r3, #28]
 8001540:	4b9b      	ldr	r3, [pc, #620]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 8001542:	499d      	ldr	r1, [pc, #628]	; (80017b8 <HAL_RCC_OscConfig+0x684>)
 8001544:	400a      	ands	r2, r1
 8001546:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	2210      	movs	r2, #16
 800154e:	4013      	ands	r3, r2
 8001550:	d063      	beq.n	800161a <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	695b      	ldr	r3, [r3, #20]
 8001556:	2b01      	cmp	r3, #1
 8001558:	d12a      	bne.n	80015b0 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800155a:	4b95      	ldr	r3, [pc, #596]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 800155c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800155e:	4b94      	ldr	r3, [pc, #592]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 8001560:	2104      	movs	r1, #4
 8001562:	430a      	orrs	r2, r1
 8001564:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001566:	4b92      	ldr	r3, [pc, #584]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 8001568:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800156a:	4b91      	ldr	r3, [pc, #580]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 800156c:	2101      	movs	r1, #1
 800156e:	430a      	orrs	r2, r1
 8001570:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001572:	f7ff f943 	bl	80007fc <HAL_GetTick>
 8001576:	0003      	movs	r3, r0
 8001578:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800157a:	e008      	b.n	800158e <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800157c:	f7ff f93e 	bl	80007fc <HAL_GetTick>
 8001580:	0002      	movs	r2, r0
 8001582:	69bb      	ldr	r3, [r7, #24]
 8001584:	1ad3      	subs	r3, r2, r3
 8001586:	2b02      	cmp	r3, #2
 8001588:	d901      	bls.n	800158e <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 800158a:	2303      	movs	r3, #3
 800158c:	e152      	b.n	8001834 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800158e:	4b88      	ldr	r3, [pc, #544]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 8001590:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001592:	2202      	movs	r2, #2
 8001594:	4013      	ands	r3, r2
 8001596:	d0f1      	beq.n	800157c <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001598:	4b85      	ldr	r3, [pc, #532]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 800159a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800159c:	22f8      	movs	r2, #248	; 0xf8
 800159e:	4393      	bics	r3, r2
 80015a0:	0019      	movs	r1, r3
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	699b      	ldr	r3, [r3, #24]
 80015a6:	00da      	lsls	r2, r3, #3
 80015a8:	4b81      	ldr	r3, [pc, #516]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 80015aa:	430a      	orrs	r2, r1
 80015ac:	635a      	str	r2, [r3, #52]	; 0x34
 80015ae:	e034      	b.n	800161a <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	695b      	ldr	r3, [r3, #20]
 80015b4:	3305      	adds	r3, #5
 80015b6:	d111      	bne.n	80015dc <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80015b8:	4b7d      	ldr	r3, [pc, #500]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 80015ba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80015bc:	4b7c      	ldr	r3, [pc, #496]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 80015be:	2104      	movs	r1, #4
 80015c0:	438a      	bics	r2, r1
 80015c2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80015c4:	4b7a      	ldr	r3, [pc, #488]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 80015c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80015c8:	22f8      	movs	r2, #248	; 0xf8
 80015ca:	4393      	bics	r3, r2
 80015cc:	0019      	movs	r1, r3
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	699b      	ldr	r3, [r3, #24]
 80015d2:	00da      	lsls	r2, r3, #3
 80015d4:	4b76      	ldr	r3, [pc, #472]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 80015d6:	430a      	orrs	r2, r1
 80015d8:	635a      	str	r2, [r3, #52]	; 0x34
 80015da:	e01e      	b.n	800161a <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80015dc:	4b74      	ldr	r3, [pc, #464]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 80015de:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80015e0:	4b73      	ldr	r3, [pc, #460]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 80015e2:	2104      	movs	r1, #4
 80015e4:	430a      	orrs	r2, r1
 80015e6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80015e8:	4b71      	ldr	r3, [pc, #452]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 80015ea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80015ec:	4b70      	ldr	r3, [pc, #448]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 80015ee:	2101      	movs	r1, #1
 80015f0:	438a      	bics	r2, r1
 80015f2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015f4:	f7ff f902 	bl	80007fc <HAL_GetTick>
 80015f8:	0003      	movs	r3, r0
 80015fa:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80015fc:	e008      	b.n	8001610 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80015fe:	f7ff f8fd 	bl	80007fc <HAL_GetTick>
 8001602:	0002      	movs	r2, r0
 8001604:	69bb      	ldr	r3, [r7, #24]
 8001606:	1ad3      	subs	r3, r2, r3
 8001608:	2b02      	cmp	r3, #2
 800160a:	d901      	bls.n	8001610 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 800160c:	2303      	movs	r3, #3
 800160e:	e111      	b.n	8001834 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001610:	4b67      	ldr	r3, [pc, #412]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 8001612:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001614:	2202      	movs	r2, #2
 8001616:	4013      	ands	r3, r2
 8001618:	d1f1      	bne.n	80015fe <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	2220      	movs	r2, #32
 8001620:	4013      	ands	r3, r2
 8001622:	d05c      	beq.n	80016de <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001624:	4b62      	ldr	r3, [pc, #392]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	220c      	movs	r2, #12
 800162a:	4013      	ands	r3, r2
 800162c:	2b0c      	cmp	r3, #12
 800162e:	d00e      	beq.n	800164e <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001630:	4b5f      	ldr	r3, [pc, #380]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 8001632:	685b      	ldr	r3, [r3, #4]
 8001634:	220c      	movs	r2, #12
 8001636:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001638:	2b08      	cmp	r3, #8
 800163a:	d114      	bne.n	8001666 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 800163c:	4b5c      	ldr	r3, [pc, #368]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 800163e:	685a      	ldr	r2, [r3, #4]
 8001640:	23c0      	movs	r3, #192	; 0xc0
 8001642:	025b      	lsls	r3, r3, #9
 8001644:	401a      	ands	r2, r3
 8001646:	23c0      	movs	r3, #192	; 0xc0
 8001648:	025b      	lsls	r3, r3, #9
 800164a:	429a      	cmp	r2, r3
 800164c:	d10b      	bne.n	8001666 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 800164e:	4b58      	ldr	r3, [pc, #352]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 8001650:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001652:	2380      	movs	r3, #128	; 0x80
 8001654:	025b      	lsls	r3, r3, #9
 8001656:	4013      	ands	r3, r2
 8001658:	d040      	beq.n	80016dc <HAL_RCC_OscConfig+0x5a8>
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	6a1b      	ldr	r3, [r3, #32]
 800165e:	2b01      	cmp	r3, #1
 8001660:	d03c      	beq.n	80016dc <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001662:	2301      	movs	r3, #1
 8001664:	e0e6      	b.n	8001834 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	6a1b      	ldr	r3, [r3, #32]
 800166a:	2b00      	cmp	r3, #0
 800166c:	d01b      	beq.n	80016a6 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 800166e:	4b50      	ldr	r3, [pc, #320]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 8001670:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001672:	4b4f      	ldr	r3, [pc, #316]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 8001674:	2180      	movs	r1, #128	; 0x80
 8001676:	0249      	lsls	r1, r1, #9
 8001678:	430a      	orrs	r2, r1
 800167a:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800167c:	f7ff f8be 	bl	80007fc <HAL_GetTick>
 8001680:	0003      	movs	r3, r0
 8001682:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001684:	e008      	b.n	8001698 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001686:	f7ff f8b9 	bl	80007fc <HAL_GetTick>
 800168a:	0002      	movs	r2, r0
 800168c:	69bb      	ldr	r3, [r7, #24]
 800168e:	1ad3      	subs	r3, r2, r3
 8001690:	2b02      	cmp	r3, #2
 8001692:	d901      	bls.n	8001698 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8001694:	2303      	movs	r3, #3
 8001696:	e0cd      	b.n	8001834 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001698:	4b45      	ldr	r3, [pc, #276]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 800169a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800169c:	2380      	movs	r3, #128	; 0x80
 800169e:	025b      	lsls	r3, r3, #9
 80016a0:	4013      	ands	r3, r2
 80016a2:	d0f0      	beq.n	8001686 <HAL_RCC_OscConfig+0x552>
 80016a4:	e01b      	b.n	80016de <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80016a6:	4b42      	ldr	r3, [pc, #264]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 80016a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80016aa:	4b41      	ldr	r3, [pc, #260]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 80016ac:	4943      	ldr	r1, [pc, #268]	; (80017bc <HAL_RCC_OscConfig+0x688>)
 80016ae:	400a      	ands	r2, r1
 80016b0:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016b2:	f7ff f8a3 	bl	80007fc <HAL_GetTick>
 80016b6:	0003      	movs	r3, r0
 80016b8:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80016ba:	e008      	b.n	80016ce <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80016bc:	f7ff f89e 	bl	80007fc <HAL_GetTick>
 80016c0:	0002      	movs	r2, r0
 80016c2:	69bb      	ldr	r3, [r7, #24]
 80016c4:	1ad3      	subs	r3, r2, r3
 80016c6:	2b02      	cmp	r3, #2
 80016c8:	d901      	bls.n	80016ce <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 80016ca:	2303      	movs	r3, #3
 80016cc:	e0b2      	b.n	8001834 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80016ce:	4b38      	ldr	r3, [pc, #224]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 80016d0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80016d2:	2380      	movs	r3, #128	; 0x80
 80016d4:	025b      	lsls	r3, r3, #9
 80016d6:	4013      	ands	r3, r2
 80016d8:	d1f0      	bne.n	80016bc <HAL_RCC_OscConfig+0x588>
 80016da:	e000      	b.n	80016de <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80016dc:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d100      	bne.n	80016e8 <HAL_RCC_OscConfig+0x5b4>
 80016e6:	e0a4      	b.n	8001832 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80016e8:	4b31      	ldr	r3, [pc, #196]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	220c      	movs	r2, #12
 80016ee:	4013      	ands	r3, r2
 80016f0:	2b08      	cmp	r3, #8
 80016f2:	d100      	bne.n	80016f6 <HAL_RCC_OscConfig+0x5c2>
 80016f4:	e078      	b.n	80017e8 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016fa:	2b02      	cmp	r3, #2
 80016fc:	d14c      	bne.n	8001798 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016fe:	4b2c      	ldr	r3, [pc, #176]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 8001700:	681a      	ldr	r2, [r3, #0]
 8001702:	4b2b      	ldr	r3, [pc, #172]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 8001704:	492e      	ldr	r1, [pc, #184]	; (80017c0 <HAL_RCC_OscConfig+0x68c>)
 8001706:	400a      	ands	r2, r1
 8001708:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800170a:	f7ff f877 	bl	80007fc <HAL_GetTick>
 800170e:	0003      	movs	r3, r0
 8001710:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001712:	e008      	b.n	8001726 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001714:	f7ff f872 	bl	80007fc <HAL_GetTick>
 8001718:	0002      	movs	r2, r0
 800171a:	69bb      	ldr	r3, [r7, #24]
 800171c:	1ad3      	subs	r3, r2, r3
 800171e:	2b02      	cmp	r3, #2
 8001720:	d901      	bls.n	8001726 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8001722:	2303      	movs	r3, #3
 8001724:	e086      	b.n	8001834 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001726:	4b22      	ldr	r3, [pc, #136]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 8001728:	681a      	ldr	r2, [r3, #0]
 800172a:	2380      	movs	r3, #128	; 0x80
 800172c:	049b      	lsls	r3, r3, #18
 800172e:	4013      	ands	r3, r2
 8001730:	d1f0      	bne.n	8001714 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001732:	4b1f      	ldr	r3, [pc, #124]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 8001734:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001736:	220f      	movs	r2, #15
 8001738:	4393      	bics	r3, r2
 800173a:	0019      	movs	r1, r3
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001740:	4b1b      	ldr	r3, [pc, #108]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 8001742:	430a      	orrs	r2, r1
 8001744:	62da      	str	r2, [r3, #44]	; 0x2c
 8001746:	4b1a      	ldr	r3, [pc, #104]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 8001748:	685b      	ldr	r3, [r3, #4]
 800174a:	4a1e      	ldr	r2, [pc, #120]	; (80017c4 <HAL_RCC_OscConfig+0x690>)
 800174c:	4013      	ands	r3, r2
 800174e:	0019      	movs	r1, r3
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001758:	431a      	orrs	r2, r3
 800175a:	4b15      	ldr	r3, [pc, #84]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 800175c:	430a      	orrs	r2, r1
 800175e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001760:	4b13      	ldr	r3, [pc, #76]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 8001762:	681a      	ldr	r2, [r3, #0]
 8001764:	4b12      	ldr	r3, [pc, #72]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 8001766:	2180      	movs	r1, #128	; 0x80
 8001768:	0449      	lsls	r1, r1, #17
 800176a:	430a      	orrs	r2, r1
 800176c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800176e:	f7ff f845 	bl	80007fc <HAL_GetTick>
 8001772:	0003      	movs	r3, r0
 8001774:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001776:	e008      	b.n	800178a <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001778:	f7ff f840 	bl	80007fc <HAL_GetTick>
 800177c:	0002      	movs	r2, r0
 800177e:	69bb      	ldr	r3, [r7, #24]
 8001780:	1ad3      	subs	r3, r2, r3
 8001782:	2b02      	cmp	r3, #2
 8001784:	d901      	bls.n	800178a <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8001786:	2303      	movs	r3, #3
 8001788:	e054      	b.n	8001834 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800178a:	4b09      	ldr	r3, [pc, #36]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 800178c:	681a      	ldr	r2, [r3, #0]
 800178e:	2380      	movs	r3, #128	; 0x80
 8001790:	049b      	lsls	r3, r3, #18
 8001792:	4013      	ands	r3, r2
 8001794:	d0f0      	beq.n	8001778 <HAL_RCC_OscConfig+0x644>
 8001796:	e04c      	b.n	8001832 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001798:	4b05      	ldr	r3, [pc, #20]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 800179a:	681a      	ldr	r2, [r3, #0]
 800179c:	4b04      	ldr	r3, [pc, #16]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 800179e:	4908      	ldr	r1, [pc, #32]	; (80017c0 <HAL_RCC_OscConfig+0x68c>)
 80017a0:	400a      	ands	r2, r1
 80017a2:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017a4:	f7ff f82a 	bl	80007fc <HAL_GetTick>
 80017a8:	0003      	movs	r3, r0
 80017aa:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017ac:	e015      	b.n	80017da <HAL_RCC_OscConfig+0x6a6>
 80017ae:	46c0      	nop			; (mov r8, r8)
 80017b0:	40021000 	.word	0x40021000
 80017b4:	00001388 	.word	0x00001388
 80017b8:	efffffff 	.word	0xefffffff
 80017bc:	fffeffff 	.word	0xfffeffff
 80017c0:	feffffff 	.word	0xfeffffff
 80017c4:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017c8:	f7ff f818 	bl	80007fc <HAL_GetTick>
 80017cc:	0002      	movs	r2, r0
 80017ce:	69bb      	ldr	r3, [r7, #24]
 80017d0:	1ad3      	subs	r3, r2, r3
 80017d2:	2b02      	cmp	r3, #2
 80017d4:	d901      	bls.n	80017da <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 80017d6:	2303      	movs	r3, #3
 80017d8:	e02c      	b.n	8001834 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017da:	4b18      	ldr	r3, [pc, #96]	; (800183c <HAL_RCC_OscConfig+0x708>)
 80017dc:	681a      	ldr	r2, [r3, #0]
 80017de:	2380      	movs	r3, #128	; 0x80
 80017e0:	049b      	lsls	r3, r3, #18
 80017e2:	4013      	ands	r3, r2
 80017e4:	d1f0      	bne.n	80017c8 <HAL_RCC_OscConfig+0x694>
 80017e6:	e024      	b.n	8001832 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017ec:	2b01      	cmp	r3, #1
 80017ee:	d101      	bne.n	80017f4 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 80017f0:	2301      	movs	r3, #1
 80017f2:	e01f      	b.n	8001834 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80017f4:	4b11      	ldr	r3, [pc, #68]	; (800183c <HAL_RCC_OscConfig+0x708>)
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80017fa:	4b10      	ldr	r3, [pc, #64]	; (800183c <HAL_RCC_OscConfig+0x708>)
 80017fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017fe:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001800:	697a      	ldr	r2, [r7, #20]
 8001802:	23c0      	movs	r3, #192	; 0xc0
 8001804:	025b      	lsls	r3, r3, #9
 8001806:	401a      	ands	r2, r3
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800180c:	429a      	cmp	r2, r3
 800180e:	d10e      	bne.n	800182e <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001810:	693b      	ldr	r3, [r7, #16]
 8001812:	220f      	movs	r2, #15
 8001814:	401a      	ands	r2, r3
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800181a:	429a      	cmp	r2, r3
 800181c:	d107      	bne.n	800182e <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 800181e:	697a      	ldr	r2, [r7, #20]
 8001820:	23f0      	movs	r3, #240	; 0xf0
 8001822:	039b      	lsls	r3, r3, #14
 8001824:	401a      	ands	r2, r3
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800182a:	429a      	cmp	r2, r3
 800182c:	d001      	beq.n	8001832 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 800182e:	2301      	movs	r3, #1
 8001830:	e000      	b.n	8001834 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8001832:	2300      	movs	r3, #0
}
 8001834:	0018      	movs	r0, r3
 8001836:	46bd      	mov	sp, r7
 8001838:	b008      	add	sp, #32
 800183a:	bd80      	pop	{r7, pc}
 800183c:	40021000 	.word	0x40021000

08001840 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b084      	sub	sp, #16
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
 8001848:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	2b00      	cmp	r3, #0
 800184e:	d101      	bne.n	8001854 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001850:	2301      	movs	r3, #1
 8001852:	e0bf      	b.n	80019d4 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001854:	4b61      	ldr	r3, [pc, #388]	; (80019dc <HAL_RCC_ClockConfig+0x19c>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	2201      	movs	r2, #1
 800185a:	4013      	ands	r3, r2
 800185c:	683a      	ldr	r2, [r7, #0]
 800185e:	429a      	cmp	r2, r3
 8001860:	d911      	bls.n	8001886 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001862:	4b5e      	ldr	r3, [pc, #376]	; (80019dc <HAL_RCC_ClockConfig+0x19c>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	2201      	movs	r2, #1
 8001868:	4393      	bics	r3, r2
 800186a:	0019      	movs	r1, r3
 800186c:	4b5b      	ldr	r3, [pc, #364]	; (80019dc <HAL_RCC_ClockConfig+0x19c>)
 800186e:	683a      	ldr	r2, [r7, #0]
 8001870:	430a      	orrs	r2, r1
 8001872:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001874:	4b59      	ldr	r3, [pc, #356]	; (80019dc <HAL_RCC_ClockConfig+0x19c>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	2201      	movs	r2, #1
 800187a:	4013      	ands	r3, r2
 800187c:	683a      	ldr	r2, [r7, #0]
 800187e:	429a      	cmp	r2, r3
 8001880:	d001      	beq.n	8001886 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001882:	2301      	movs	r3, #1
 8001884:	e0a6      	b.n	80019d4 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	2202      	movs	r2, #2
 800188c:	4013      	ands	r3, r2
 800188e:	d015      	beq.n	80018bc <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	2204      	movs	r2, #4
 8001896:	4013      	ands	r3, r2
 8001898:	d006      	beq.n	80018a8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800189a:	4b51      	ldr	r3, [pc, #324]	; (80019e0 <HAL_RCC_ClockConfig+0x1a0>)
 800189c:	685a      	ldr	r2, [r3, #4]
 800189e:	4b50      	ldr	r3, [pc, #320]	; (80019e0 <HAL_RCC_ClockConfig+0x1a0>)
 80018a0:	21e0      	movs	r1, #224	; 0xe0
 80018a2:	00c9      	lsls	r1, r1, #3
 80018a4:	430a      	orrs	r2, r1
 80018a6:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018a8:	4b4d      	ldr	r3, [pc, #308]	; (80019e0 <HAL_RCC_ClockConfig+0x1a0>)
 80018aa:	685b      	ldr	r3, [r3, #4]
 80018ac:	22f0      	movs	r2, #240	; 0xf0
 80018ae:	4393      	bics	r3, r2
 80018b0:	0019      	movs	r1, r3
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	689a      	ldr	r2, [r3, #8]
 80018b6:	4b4a      	ldr	r3, [pc, #296]	; (80019e0 <HAL_RCC_ClockConfig+0x1a0>)
 80018b8:	430a      	orrs	r2, r1
 80018ba:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	2201      	movs	r2, #1
 80018c2:	4013      	ands	r3, r2
 80018c4:	d04c      	beq.n	8001960 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	685b      	ldr	r3, [r3, #4]
 80018ca:	2b01      	cmp	r3, #1
 80018cc:	d107      	bne.n	80018de <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018ce:	4b44      	ldr	r3, [pc, #272]	; (80019e0 <HAL_RCC_ClockConfig+0x1a0>)
 80018d0:	681a      	ldr	r2, [r3, #0]
 80018d2:	2380      	movs	r3, #128	; 0x80
 80018d4:	029b      	lsls	r3, r3, #10
 80018d6:	4013      	ands	r3, r2
 80018d8:	d120      	bne.n	800191c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80018da:	2301      	movs	r3, #1
 80018dc:	e07a      	b.n	80019d4 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	685b      	ldr	r3, [r3, #4]
 80018e2:	2b02      	cmp	r3, #2
 80018e4:	d107      	bne.n	80018f6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018e6:	4b3e      	ldr	r3, [pc, #248]	; (80019e0 <HAL_RCC_ClockConfig+0x1a0>)
 80018e8:	681a      	ldr	r2, [r3, #0]
 80018ea:	2380      	movs	r3, #128	; 0x80
 80018ec:	049b      	lsls	r3, r3, #18
 80018ee:	4013      	ands	r3, r2
 80018f0:	d114      	bne.n	800191c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80018f2:	2301      	movs	r3, #1
 80018f4:	e06e      	b.n	80019d4 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	685b      	ldr	r3, [r3, #4]
 80018fa:	2b03      	cmp	r3, #3
 80018fc:	d107      	bne.n	800190e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80018fe:	4b38      	ldr	r3, [pc, #224]	; (80019e0 <HAL_RCC_ClockConfig+0x1a0>)
 8001900:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001902:	2380      	movs	r3, #128	; 0x80
 8001904:	025b      	lsls	r3, r3, #9
 8001906:	4013      	ands	r3, r2
 8001908:	d108      	bne.n	800191c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800190a:	2301      	movs	r3, #1
 800190c:	e062      	b.n	80019d4 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800190e:	4b34      	ldr	r3, [pc, #208]	; (80019e0 <HAL_RCC_ClockConfig+0x1a0>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	2202      	movs	r2, #2
 8001914:	4013      	ands	r3, r2
 8001916:	d101      	bne.n	800191c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001918:	2301      	movs	r3, #1
 800191a:	e05b      	b.n	80019d4 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800191c:	4b30      	ldr	r3, [pc, #192]	; (80019e0 <HAL_RCC_ClockConfig+0x1a0>)
 800191e:	685b      	ldr	r3, [r3, #4]
 8001920:	2203      	movs	r2, #3
 8001922:	4393      	bics	r3, r2
 8001924:	0019      	movs	r1, r3
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	685a      	ldr	r2, [r3, #4]
 800192a:	4b2d      	ldr	r3, [pc, #180]	; (80019e0 <HAL_RCC_ClockConfig+0x1a0>)
 800192c:	430a      	orrs	r2, r1
 800192e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001930:	f7fe ff64 	bl	80007fc <HAL_GetTick>
 8001934:	0003      	movs	r3, r0
 8001936:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001938:	e009      	b.n	800194e <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800193a:	f7fe ff5f 	bl	80007fc <HAL_GetTick>
 800193e:	0002      	movs	r2, r0
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	1ad3      	subs	r3, r2, r3
 8001944:	4a27      	ldr	r2, [pc, #156]	; (80019e4 <HAL_RCC_ClockConfig+0x1a4>)
 8001946:	4293      	cmp	r3, r2
 8001948:	d901      	bls.n	800194e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800194a:	2303      	movs	r3, #3
 800194c:	e042      	b.n	80019d4 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800194e:	4b24      	ldr	r3, [pc, #144]	; (80019e0 <HAL_RCC_ClockConfig+0x1a0>)
 8001950:	685b      	ldr	r3, [r3, #4]
 8001952:	220c      	movs	r2, #12
 8001954:	401a      	ands	r2, r3
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	685b      	ldr	r3, [r3, #4]
 800195a:	009b      	lsls	r3, r3, #2
 800195c:	429a      	cmp	r2, r3
 800195e:	d1ec      	bne.n	800193a <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001960:	4b1e      	ldr	r3, [pc, #120]	; (80019dc <HAL_RCC_ClockConfig+0x19c>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	2201      	movs	r2, #1
 8001966:	4013      	ands	r3, r2
 8001968:	683a      	ldr	r2, [r7, #0]
 800196a:	429a      	cmp	r2, r3
 800196c:	d211      	bcs.n	8001992 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800196e:	4b1b      	ldr	r3, [pc, #108]	; (80019dc <HAL_RCC_ClockConfig+0x19c>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	2201      	movs	r2, #1
 8001974:	4393      	bics	r3, r2
 8001976:	0019      	movs	r1, r3
 8001978:	4b18      	ldr	r3, [pc, #96]	; (80019dc <HAL_RCC_ClockConfig+0x19c>)
 800197a:	683a      	ldr	r2, [r7, #0]
 800197c:	430a      	orrs	r2, r1
 800197e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001980:	4b16      	ldr	r3, [pc, #88]	; (80019dc <HAL_RCC_ClockConfig+0x19c>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	2201      	movs	r2, #1
 8001986:	4013      	ands	r3, r2
 8001988:	683a      	ldr	r2, [r7, #0]
 800198a:	429a      	cmp	r2, r3
 800198c:	d001      	beq.n	8001992 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 800198e:	2301      	movs	r3, #1
 8001990:	e020      	b.n	80019d4 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	2204      	movs	r2, #4
 8001998:	4013      	ands	r3, r2
 800199a:	d009      	beq.n	80019b0 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800199c:	4b10      	ldr	r3, [pc, #64]	; (80019e0 <HAL_RCC_ClockConfig+0x1a0>)
 800199e:	685b      	ldr	r3, [r3, #4]
 80019a0:	4a11      	ldr	r2, [pc, #68]	; (80019e8 <HAL_RCC_ClockConfig+0x1a8>)
 80019a2:	4013      	ands	r3, r2
 80019a4:	0019      	movs	r1, r3
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	68da      	ldr	r2, [r3, #12]
 80019aa:	4b0d      	ldr	r3, [pc, #52]	; (80019e0 <HAL_RCC_ClockConfig+0x1a0>)
 80019ac:	430a      	orrs	r2, r1
 80019ae:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80019b0:	f000 f820 	bl	80019f4 <HAL_RCC_GetSysClockFreq>
 80019b4:	0001      	movs	r1, r0
 80019b6:	4b0a      	ldr	r3, [pc, #40]	; (80019e0 <HAL_RCC_ClockConfig+0x1a0>)
 80019b8:	685b      	ldr	r3, [r3, #4]
 80019ba:	091b      	lsrs	r3, r3, #4
 80019bc:	220f      	movs	r2, #15
 80019be:	4013      	ands	r3, r2
 80019c0:	4a0a      	ldr	r2, [pc, #40]	; (80019ec <HAL_RCC_ClockConfig+0x1ac>)
 80019c2:	5cd3      	ldrb	r3, [r2, r3]
 80019c4:	000a      	movs	r2, r1
 80019c6:	40da      	lsrs	r2, r3
 80019c8:	4b09      	ldr	r3, [pc, #36]	; (80019f0 <HAL_RCC_ClockConfig+0x1b0>)
 80019ca:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80019cc:	2000      	movs	r0, #0
 80019ce:	f7fe fecf 	bl	8000770 <HAL_InitTick>
  
  return HAL_OK;
 80019d2:	2300      	movs	r3, #0
}
 80019d4:	0018      	movs	r0, r3
 80019d6:	46bd      	mov	sp, r7
 80019d8:	b004      	add	sp, #16
 80019da:	bd80      	pop	{r7, pc}
 80019dc:	40022000 	.word	0x40022000
 80019e0:	40021000 	.word	0x40021000
 80019e4:	00001388 	.word	0x00001388
 80019e8:	fffff8ff 	.word	0xfffff8ff
 80019ec:	08002a24 	.word	0x08002a24
 80019f0:	20000000 	.word	0x20000000

080019f4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80019f4:	b590      	push	{r4, r7, lr}
 80019f6:	b08f      	sub	sp, #60	; 0x3c
 80019f8:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80019fa:	2314      	movs	r3, #20
 80019fc:	18fb      	adds	r3, r7, r3
 80019fe:	4a37      	ldr	r2, [pc, #220]	; (8001adc <HAL_RCC_GetSysClockFreq+0xe8>)
 8001a00:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001a02:	c313      	stmia	r3!, {r0, r1, r4}
 8001a04:	6812      	ldr	r2, [r2, #0]
 8001a06:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8001a08:	1d3b      	adds	r3, r7, #4
 8001a0a:	4a35      	ldr	r2, [pc, #212]	; (8001ae0 <HAL_RCC_GetSysClockFreq+0xec>)
 8001a0c:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001a0e:	c313      	stmia	r3!, {r0, r1, r4}
 8001a10:	6812      	ldr	r2, [r2, #0]
 8001a12:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001a14:	2300      	movs	r3, #0
 8001a16:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001a18:	2300      	movs	r3, #0
 8001a1a:	62bb      	str	r3, [r7, #40]	; 0x28
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	637b      	str	r3, [r7, #52]	; 0x34
 8001a20:	2300      	movs	r3, #0
 8001a22:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8001a24:	2300      	movs	r3, #0
 8001a26:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8001a28:	4b2e      	ldr	r3, [pc, #184]	; (8001ae4 <HAL_RCC_GetSysClockFreq+0xf0>)
 8001a2a:	685b      	ldr	r3, [r3, #4]
 8001a2c:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001a2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a30:	220c      	movs	r2, #12
 8001a32:	4013      	ands	r3, r2
 8001a34:	2b08      	cmp	r3, #8
 8001a36:	d006      	beq.n	8001a46 <HAL_RCC_GetSysClockFreq+0x52>
 8001a38:	2b0c      	cmp	r3, #12
 8001a3a:	d043      	beq.n	8001ac4 <HAL_RCC_GetSysClockFreq+0xd0>
 8001a3c:	2b04      	cmp	r3, #4
 8001a3e:	d144      	bne.n	8001aca <HAL_RCC_GetSysClockFreq+0xd6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001a40:	4b29      	ldr	r3, [pc, #164]	; (8001ae8 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001a42:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001a44:	e044      	b.n	8001ad0 <HAL_RCC_GetSysClockFreq+0xdc>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001a46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a48:	0c9b      	lsrs	r3, r3, #18
 8001a4a:	220f      	movs	r2, #15
 8001a4c:	4013      	ands	r3, r2
 8001a4e:	2214      	movs	r2, #20
 8001a50:	18ba      	adds	r2, r7, r2
 8001a52:	5cd3      	ldrb	r3, [r2, r3]
 8001a54:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001a56:	4b23      	ldr	r3, [pc, #140]	; (8001ae4 <HAL_RCC_GetSysClockFreq+0xf0>)
 8001a58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a5a:	220f      	movs	r2, #15
 8001a5c:	4013      	ands	r3, r2
 8001a5e:	1d3a      	adds	r2, r7, #4
 8001a60:	5cd3      	ldrb	r3, [r2, r3]
 8001a62:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001a64:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001a66:	23c0      	movs	r3, #192	; 0xc0
 8001a68:	025b      	lsls	r3, r3, #9
 8001a6a:	401a      	ands	r2, r3
 8001a6c:	2380      	movs	r3, #128	; 0x80
 8001a6e:	025b      	lsls	r3, r3, #9
 8001a70:	429a      	cmp	r2, r3
 8001a72:	d109      	bne.n	8001a88 <HAL_RCC_GetSysClockFreq+0x94>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001a74:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001a76:	481c      	ldr	r0, [pc, #112]	; (8001ae8 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001a78:	f7fe fb46 	bl	8000108 <__udivsi3>
 8001a7c:	0003      	movs	r3, r0
 8001a7e:	001a      	movs	r2, r3
 8001a80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a82:	4353      	muls	r3, r2
 8001a84:	637b      	str	r3, [r7, #52]	; 0x34
 8001a86:	e01a      	b.n	8001abe <HAL_RCC_GetSysClockFreq+0xca>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8001a88:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001a8a:	23c0      	movs	r3, #192	; 0xc0
 8001a8c:	025b      	lsls	r3, r3, #9
 8001a8e:	401a      	ands	r2, r3
 8001a90:	23c0      	movs	r3, #192	; 0xc0
 8001a92:	025b      	lsls	r3, r3, #9
 8001a94:	429a      	cmp	r2, r3
 8001a96:	d109      	bne.n	8001aac <HAL_RCC_GetSysClockFreq+0xb8>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001a98:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001a9a:	4814      	ldr	r0, [pc, #80]	; (8001aec <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a9c:	f7fe fb34 	bl	8000108 <__udivsi3>
 8001aa0:	0003      	movs	r3, r0
 8001aa2:	001a      	movs	r2, r3
 8001aa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aa6:	4353      	muls	r3, r2
 8001aa8:	637b      	str	r3, [r7, #52]	; 0x34
 8001aaa:	e008      	b.n	8001abe <HAL_RCC_GetSysClockFreq+0xca>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001aac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001aae:	4810      	ldr	r0, [pc, #64]	; (8001af0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001ab0:	f7fe fb2a 	bl	8000108 <__udivsi3>
 8001ab4:	0003      	movs	r3, r0
 8001ab6:	001a      	movs	r2, r3
 8001ab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aba:	4353      	muls	r3, r2
 8001abc:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8001abe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ac0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001ac2:	e005      	b.n	8001ad0 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8001ac4:	4b09      	ldr	r3, [pc, #36]	; (8001aec <HAL_RCC_GetSysClockFreq+0xf8>)
 8001ac6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001ac8:	e002      	b.n	8001ad0 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001aca:	4b09      	ldr	r3, [pc, #36]	; (8001af0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001acc:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001ace:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001ad0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001ad2:	0018      	movs	r0, r3
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	b00f      	add	sp, #60	; 0x3c
 8001ad8:	bd90      	pop	{r4, r7, pc}
 8001ada:	46c0      	nop			; (mov r8, r8)
 8001adc:	08002a04 	.word	0x08002a04
 8001ae0:	08002a14 	.word	0x08002a14
 8001ae4:	40021000 	.word	0x40021000
 8001ae8:	00f42400 	.word	0x00f42400
 8001aec:	02dc6c00 	.word	0x02dc6c00
 8001af0:	007a1200 	.word	0x007a1200

08001af4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b082      	sub	sp, #8
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d101      	bne.n	8001b06 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001b02:	2301      	movs	r3, #1
 8001b04:	e042      	b.n	8001b8c <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	223d      	movs	r2, #61	; 0x3d
 8001b0a:	5c9b      	ldrb	r3, [r3, r2]
 8001b0c:	b2db      	uxtb	r3, r3
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d107      	bne.n	8001b22 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	223c      	movs	r2, #60	; 0x3c
 8001b16:	2100      	movs	r1, #0
 8001b18:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	0018      	movs	r0, r3
 8001b1e:	f7fe fd17 	bl	8000550 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	223d      	movs	r2, #61	; 0x3d
 8001b26:	2102      	movs	r1, #2
 8001b28:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681a      	ldr	r2, [r3, #0]
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	3304      	adds	r3, #4
 8001b32:	0019      	movs	r1, r3
 8001b34:	0010      	movs	r0, r2
 8001b36:	f000 fc2f 	bl	8002398 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	2246      	movs	r2, #70	; 0x46
 8001b3e:	2101      	movs	r1, #1
 8001b40:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	223e      	movs	r2, #62	; 0x3e
 8001b46:	2101      	movs	r1, #1
 8001b48:	5499      	strb	r1, [r3, r2]
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	223f      	movs	r2, #63	; 0x3f
 8001b4e:	2101      	movs	r1, #1
 8001b50:	5499      	strb	r1, [r3, r2]
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	2240      	movs	r2, #64	; 0x40
 8001b56:	2101      	movs	r1, #1
 8001b58:	5499      	strb	r1, [r3, r2]
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	2241      	movs	r2, #65	; 0x41
 8001b5e:	2101      	movs	r1, #1
 8001b60:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	2242      	movs	r2, #66	; 0x42
 8001b66:	2101      	movs	r1, #1
 8001b68:	5499      	strb	r1, [r3, r2]
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	2243      	movs	r2, #67	; 0x43
 8001b6e:	2101      	movs	r1, #1
 8001b70:	5499      	strb	r1, [r3, r2]
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	2244      	movs	r2, #68	; 0x44
 8001b76:	2101      	movs	r1, #1
 8001b78:	5499      	strb	r1, [r3, r2]
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	2245      	movs	r2, #69	; 0x45
 8001b7e:	2101      	movs	r1, #1
 8001b80:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	223d      	movs	r2, #61	; 0x3d
 8001b86:	2101      	movs	r1, #1
 8001b88:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001b8a:	2300      	movs	r3, #0
}
 8001b8c:	0018      	movs	r0, r3
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	b002      	add	sp, #8
 8001b92:	bd80      	pop	{r7, pc}

08001b94 <HAL_TIM_PWM_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b086      	sub	sp, #24
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	60f8      	str	r0, [r7, #12]
 8001b9c:	60b9      	str	r1, [r7, #8]
 8001b9e:	607a      	str	r2, [r7, #4]
 8001ba0:	001a      	movs	r2, r3
 8001ba2:	1cbb      	adds	r3, r7, #2
 8001ba4:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8001ba6:	68bb      	ldr	r3, [r7, #8]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d108      	bne.n	8001bbe <HAL_TIM_PWM_Start_DMA+0x2a>
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	223e      	movs	r2, #62	; 0x3e
 8001bb0:	5c9b      	ldrb	r3, [r3, r2]
 8001bb2:	b2db      	uxtb	r3, r3
 8001bb4:	3b02      	subs	r3, #2
 8001bb6:	425a      	negs	r2, r3
 8001bb8:	4153      	adcs	r3, r2
 8001bba:	b2db      	uxtb	r3, r3
 8001bbc:	e01f      	b.n	8001bfe <HAL_TIM_PWM_Start_DMA+0x6a>
 8001bbe:	68bb      	ldr	r3, [r7, #8]
 8001bc0:	2b04      	cmp	r3, #4
 8001bc2:	d108      	bne.n	8001bd6 <HAL_TIM_PWM_Start_DMA+0x42>
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	223f      	movs	r2, #63	; 0x3f
 8001bc8:	5c9b      	ldrb	r3, [r3, r2]
 8001bca:	b2db      	uxtb	r3, r3
 8001bcc:	3b02      	subs	r3, #2
 8001bce:	425a      	negs	r2, r3
 8001bd0:	4153      	adcs	r3, r2
 8001bd2:	b2db      	uxtb	r3, r3
 8001bd4:	e013      	b.n	8001bfe <HAL_TIM_PWM_Start_DMA+0x6a>
 8001bd6:	68bb      	ldr	r3, [r7, #8]
 8001bd8:	2b08      	cmp	r3, #8
 8001bda:	d108      	bne.n	8001bee <HAL_TIM_PWM_Start_DMA+0x5a>
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	2240      	movs	r2, #64	; 0x40
 8001be0:	5c9b      	ldrb	r3, [r3, r2]
 8001be2:	b2db      	uxtb	r3, r3
 8001be4:	3b02      	subs	r3, #2
 8001be6:	425a      	negs	r2, r3
 8001be8:	4153      	adcs	r3, r2
 8001bea:	b2db      	uxtb	r3, r3
 8001bec:	e007      	b.n	8001bfe <HAL_TIM_PWM_Start_DMA+0x6a>
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	2241      	movs	r2, #65	; 0x41
 8001bf2:	5c9b      	ldrb	r3, [r3, r2]
 8001bf4:	b2db      	uxtb	r3, r3
 8001bf6:	3b02      	subs	r3, #2
 8001bf8:	425a      	negs	r2, r3
 8001bfa:	4153      	adcs	r3, r2
 8001bfc:	b2db      	uxtb	r3, r3
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d001      	beq.n	8001c06 <HAL_TIM_PWM_Start_DMA+0x72>
  {
    return HAL_BUSY;
 8001c02:	2302      	movs	r3, #2
 8001c04:	e14f      	b.n	8001ea6 <HAL_TIM_PWM_Start_DMA+0x312>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8001c06:	68bb      	ldr	r3, [r7, #8]
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d108      	bne.n	8001c1e <HAL_TIM_PWM_Start_DMA+0x8a>
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	223e      	movs	r2, #62	; 0x3e
 8001c10:	5c9b      	ldrb	r3, [r3, r2]
 8001c12:	b2db      	uxtb	r3, r3
 8001c14:	3b01      	subs	r3, #1
 8001c16:	425a      	negs	r2, r3
 8001c18:	4153      	adcs	r3, r2
 8001c1a:	b2db      	uxtb	r3, r3
 8001c1c:	e01f      	b.n	8001c5e <HAL_TIM_PWM_Start_DMA+0xca>
 8001c1e:	68bb      	ldr	r3, [r7, #8]
 8001c20:	2b04      	cmp	r3, #4
 8001c22:	d108      	bne.n	8001c36 <HAL_TIM_PWM_Start_DMA+0xa2>
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	223f      	movs	r2, #63	; 0x3f
 8001c28:	5c9b      	ldrb	r3, [r3, r2]
 8001c2a:	b2db      	uxtb	r3, r3
 8001c2c:	3b01      	subs	r3, #1
 8001c2e:	425a      	negs	r2, r3
 8001c30:	4153      	adcs	r3, r2
 8001c32:	b2db      	uxtb	r3, r3
 8001c34:	e013      	b.n	8001c5e <HAL_TIM_PWM_Start_DMA+0xca>
 8001c36:	68bb      	ldr	r3, [r7, #8]
 8001c38:	2b08      	cmp	r3, #8
 8001c3a:	d108      	bne.n	8001c4e <HAL_TIM_PWM_Start_DMA+0xba>
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	2240      	movs	r2, #64	; 0x40
 8001c40:	5c9b      	ldrb	r3, [r3, r2]
 8001c42:	b2db      	uxtb	r3, r3
 8001c44:	3b01      	subs	r3, #1
 8001c46:	425a      	negs	r2, r3
 8001c48:	4153      	adcs	r3, r2
 8001c4a:	b2db      	uxtb	r3, r3
 8001c4c:	e007      	b.n	8001c5e <HAL_TIM_PWM_Start_DMA+0xca>
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	2241      	movs	r2, #65	; 0x41
 8001c52:	5c9b      	ldrb	r3, [r3, r2]
 8001c54:	b2db      	uxtb	r3, r3
 8001c56:	3b01      	subs	r3, #1
 8001c58:	425a      	negs	r2, r3
 8001c5a:	4153      	adcs	r3, r2
 8001c5c:	b2db      	uxtb	r3, r3
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d025      	beq.n	8001cae <HAL_TIM_PWM_Start_DMA+0x11a>
  {
    if ((pData == NULL) && (Length > 0U))
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d105      	bne.n	8001c74 <HAL_TIM_PWM_Start_DMA+0xe0>
 8001c68:	1cbb      	adds	r3, r7, #2
 8001c6a:	881b      	ldrh	r3, [r3, #0]
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d001      	beq.n	8001c74 <HAL_TIM_PWM_Start_DMA+0xe0>
    {
      return HAL_ERROR;
 8001c70:	2301      	movs	r3, #1
 8001c72:	e118      	b.n	8001ea6 <HAL_TIM_PWM_Start_DMA+0x312>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001c74:	68bb      	ldr	r3, [r7, #8]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d104      	bne.n	8001c84 <HAL_TIM_PWM_Start_DMA+0xf0>
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	223e      	movs	r2, #62	; 0x3e
 8001c7e:	2102      	movs	r1, #2
 8001c80:	5499      	strb	r1, [r3, r2]
 8001c82:	e016      	b.n	8001cb2 <HAL_TIM_PWM_Start_DMA+0x11e>
 8001c84:	68bb      	ldr	r3, [r7, #8]
 8001c86:	2b04      	cmp	r3, #4
 8001c88:	d104      	bne.n	8001c94 <HAL_TIM_PWM_Start_DMA+0x100>
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	223f      	movs	r2, #63	; 0x3f
 8001c8e:	2102      	movs	r1, #2
 8001c90:	5499      	strb	r1, [r3, r2]
 8001c92:	e00e      	b.n	8001cb2 <HAL_TIM_PWM_Start_DMA+0x11e>
 8001c94:	68bb      	ldr	r3, [r7, #8]
 8001c96:	2b08      	cmp	r3, #8
 8001c98:	d104      	bne.n	8001ca4 <HAL_TIM_PWM_Start_DMA+0x110>
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	2240      	movs	r2, #64	; 0x40
 8001c9e:	2102      	movs	r1, #2
 8001ca0:	5499      	strb	r1, [r3, r2]
 8001ca2:	e006      	b.n	8001cb2 <HAL_TIM_PWM_Start_DMA+0x11e>
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	2241      	movs	r2, #65	; 0x41
 8001ca8:	2102      	movs	r1, #2
 8001caa:	5499      	strb	r1, [r3, r2]
 8001cac:	e001      	b.n	8001cb2 <HAL_TIM_PWM_Start_DMA+0x11e>
    }
  }
  else
  {
    return HAL_ERROR;
 8001cae:	2301      	movs	r3, #1
 8001cb0:	e0f9      	b.n	8001ea6 <HAL_TIM_PWM_Start_DMA+0x312>
  }

  switch (Channel)
 8001cb2:	68bb      	ldr	r3, [r7, #8]
 8001cb4:	2b04      	cmp	r3, #4
 8001cb6:	d02e      	beq.n	8001d16 <HAL_TIM_PWM_Start_DMA+0x182>
 8001cb8:	d802      	bhi.n	8001cc0 <HAL_TIM_PWM_Start_DMA+0x12c>
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d006      	beq.n	8001ccc <HAL_TIM_PWM_Start_DMA+0x138>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
      break;
    }

    default:
      break;
 8001cbe:	e099      	b.n	8001df4 <HAL_TIM_PWM_Start_DMA+0x260>
  switch (Channel)
 8001cc0:	2b08      	cmp	r3, #8
 8001cc2:	d04d      	beq.n	8001d60 <HAL_TIM_PWM_Start_DMA+0x1cc>
 8001cc4:	2b0c      	cmp	r3, #12
 8001cc6:	d100      	bne.n	8001cca <HAL_TIM_PWM_Start_DMA+0x136>
 8001cc8:	e06f      	b.n	8001daa <HAL_TIM_PWM_Start_DMA+0x216>
      break;
 8001cca:	e093      	b.n	8001df4 <HAL_TIM_PWM_Start_DMA+0x260>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cd0:	4a77      	ldr	r2, [pc, #476]	; (8001eb0 <HAL_TIM_PWM_Start_DMA+0x31c>)
 8001cd2:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cd8:	4a76      	ldr	r2, [pc, #472]	; (8001eb4 <HAL_TIM_PWM_Start_DMA+0x320>)
 8001cda:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ce0:	4a75      	ldr	r2, [pc, #468]	; (8001eb8 <HAL_TIM_PWM_Start_DMA+0x324>)
 8001ce2:	631a      	str	r2, [r3, #48]	; 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length) != HAL_OK)
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8001ce8:	6879      	ldr	r1, [r7, #4]
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	3334      	adds	r3, #52	; 0x34
 8001cf0:	001a      	movs	r2, r3
 8001cf2:	1cbb      	adds	r3, r7, #2
 8001cf4:	881b      	ldrh	r3, [r3, #0]
 8001cf6:	f7fe feb1 	bl	8000a5c <HAL_DMA_Start_IT>
 8001cfa:	1e03      	subs	r3, r0, #0
 8001cfc:	d001      	beq.n	8001d02 <HAL_TIM_PWM_Start_DMA+0x16e>
        return HAL_ERROR;
 8001cfe:	2301      	movs	r3, #1
 8001d00:	e0d1      	b.n	8001ea6 <HAL_TIM_PWM_Start_DMA+0x312>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	68da      	ldr	r2, [r3, #12]
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	2180      	movs	r1, #128	; 0x80
 8001d0e:	0089      	lsls	r1, r1, #2
 8001d10:	430a      	orrs	r2, r1
 8001d12:	60da      	str	r2, [r3, #12]
      break;
 8001d14:	e06e      	b.n	8001df4 <HAL_TIM_PWM_Start_DMA+0x260>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d1a:	4a65      	ldr	r2, [pc, #404]	; (8001eb0 <HAL_TIM_PWM_Start_DMA+0x31c>)
 8001d1c:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d22:	4a64      	ldr	r2, [pc, #400]	; (8001eb4 <HAL_TIM_PWM_Start_DMA+0x320>)
 8001d24:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d2a:	4a63      	ldr	r2, [pc, #396]	; (8001eb8 <HAL_TIM_PWM_Start_DMA+0x324>)
 8001d2c:	631a      	str	r2, [r3, #48]	; 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length) != HAL_OK)
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8001d32:	6879      	ldr	r1, [r7, #4]
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	3338      	adds	r3, #56	; 0x38
 8001d3a:	001a      	movs	r2, r3
 8001d3c:	1cbb      	adds	r3, r7, #2
 8001d3e:	881b      	ldrh	r3, [r3, #0]
 8001d40:	f7fe fe8c 	bl	8000a5c <HAL_DMA_Start_IT>
 8001d44:	1e03      	subs	r3, r0, #0
 8001d46:	d001      	beq.n	8001d4c <HAL_TIM_PWM_Start_DMA+0x1b8>
        return HAL_ERROR;
 8001d48:	2301      	movs	r3, #1
 8001d4a:	e0ac      	b.n	8001ea6 <HAL_TIM_PWM_Start_DMA+0x312>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	68da      	ldr	r2, [r3, #12]
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	2180      	movs	r1, #128	; 0x80
 8001d58:	00c9      	lsls	r1, r1, #3
 8001d5a:	430a      	orrs	r2, r1
 8001d5c:	60da      	str	r2, [r3, #12]
      break;
 8001d5e:	e049      	b.n	8001df4 <HAL_TIM_PWM_Start_DMA+0x260>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d64:	4a52      	ldr	r2, [pc, #328]	; (8001eb0 <HAL_TIM_PWM_Start_DMA+0x31c>)
 8001d66:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d6c:	4a51      	ldr	r2, [pc, #324]	; (8001eb4 <HAL_TIM_PWM_Start_DMA+0x320>)
 8001d6e:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d74:	4a50      	ldr	r2, [pc, #320]	; (8001eb8 <HAL_TIM_PWM_Start_DMA+0x324>)
 8001d76:	631a      	str	r2, [r3, #48]	; 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3, Length) != HAL_OK)
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8001d7c:	6879      	ldr	r1, [r7, #4]
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	333c      	adds	r3, #60	; 0x3c
 8001d84:	001a      	movs	r2, r3
 8001d86:	1cbb      	adds	r3, r7, #2
 8001d88:	881b      	ldrh	r3, [r3, #0]
 8001d8a:	f7fe fe67 	bl	8000a5c <HAL_DMA_Start_IT>
 8001d8e:	1e03      	subs	r3, r0, #0
 8001d90:	d001      	beq.n	8001d96 <HAL_TIM_PWM_Start_DMA+0x202>
        return HAL_ERROR;
 8001d92:	2301      	movs	r3, #1
 8001d94:	e087      	b.n	8001ea6 <HAL_TIM_PWM_Start_DMA+0x312>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	68da      	ldr	r2, [r3, #12]
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	2180      	movs	r1, #128	; 0x80
 8001da2:	0109      	lsls	r1, r1, #4
 8001da4:	430a      	orrs	r2, r1
 8001da6:	60da      	str	r2, [r3, #12]
      break;
 8001da8:	e024      	b.n	8001df4 <HAL_TIM_PWM_Start_DMA+0x260>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dae:	4a40      	ldr	r2, [pc, #256]	; (8001eb0 <HAL_TIM_PWM_Start_DMA+0x31c>)
 8001db0:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001db6:	4a3f      	ldr	r2, [pc, #252]	; (8001eb4 <HAL_TIM_PWM_Start_DMA+0x320>)
 8001db8:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dbe:	4a3e      	ldr	r2, [pc, #248]	; (8001eb8 <HAL_TIM_PWM_Start_DMA+0x324>)
 8001dc0:	631a      	str	r2, [r3, #48]	; 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4, Length) != HAL_OK)
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001dc6:	6879      	ldr	r1, [r7, #4]
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	3340      	adds	r3, #64	; 0x40
 8001dce:	001a      	movs	r2, r3
 8001dd0:	1cbb      	adds	r3, r7, #2
 8001dd2:	881b      	ldrh	r3, [r3, #0]
 8001dd4:	f7fe fe42 	bl	8000a5c <HAL_DMA_Start_IT>
 8001dd8:	1e03      	subs	r3, r0, #0
 8001dda:	d001      	beq.n	8001de0 <HAL_TIM_PWM_Start_DMA+0x24c>
        return HAL_ERROR;
 8001ddc:	2301      	movs	r3, #1
 8001dde:	e062      	b.n	8001ea6 <HAL_TIM_PWM_Start_DMA+0x312>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	68da      	ldr	r2, [r3, #12]
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	2180      	movs	r1, #128	; 0x80
 8001dec:	0149      	lsls	r1, r1, #5
 8001dee:	430a      	orrs	r2, r1
 8001df0:	60da      	str	r2, [r3, #12]
      break;
 8001df2:	46c0      	nop			; (mov r8, r8)
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	68b9      	ldr	r1, [r7, #8]
 8001dfa:	2201      	movs	r2, #1
 8001dfc:	0018      	movs	r0, r3
 8001dfe:	f000 fd47 	bl	8002890 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	4a2d      	ldr	r2, [pc, #180]	; (8001ebc <HAL_TIM_PWM_Start_DMA+0x328>)
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d00e      	beq.n	8001e2a <HAL_TIM_PWM_Start_DMA+0x296>
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4a2b      	ldr	r2, [pc, #172]	; (8001ec0 <HAL_TIM_PWM_Start_DMA+0x32c>)
 8001e12:	4293      	cmp	r3, r2
 8001e14:	d009      	beq.n	8001e2a <HAL_TIM_PWM_Start_DMA+0x296>
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	4a2a      	ldr	r2, [pc, #168]	; (8001ec4 <HAL_TIM_PWM_Start_DMA+0x330>)
 8001e1c:	4293      	cmp	r3, r2
 8001e1e:	d004      	beq.n	8001e2a <HAL_TIM_PWM_Start_DMA+0x296>
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	4a28      	ldr	r2, [pc, #160]	; (8001ec8 <HAL_TIM_PWM_Start_DMA+0x334>)
 8001e26:	4293      	cmp	r3, r2
 8001e28:	d101      	bne.n	8001e2e <HAL_TIM_PWM_Start_DMA+0x29a>
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	e000      	b.n	8001e30 <HAL_TIM_PWM_Start_DMA+0x29c>
 8001e2e:	2300      	movs	r3, #0
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d008      	beq.n	8001e46 <HAL_TIM_PWM_Start_DMA+0x2b2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	2180      	movs	r1, #128	; 0x80
 8001e40:	0209      	lsls	r1, r1, #8
 8001e42:	430a      	orrs	r2, r1
 8001e44:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	4a1c      	ldr	r2, [pc, #112]	; (8001ebc <HAL_TIM_PWM_Start_DMA+0x328>)
 8001e4c:	4293      	cmp	r3, r2
 8001e4e:	d00f      	beq.n	8001e70 <HAL_TIM_PWM_Start_DMA+0x2dc>
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	681a      	ldr	r2, [r3, #0]
 8001e54:	2380      	movs	r3, #128	; 0x80
 8001e56:	05db      	lsls	r3, r3, #23
 8001e58:	429a      	cmp	r2, r3
 8001e5a:	d009      	beq.n	8001e70 <HAL_TIM_PWM_Start_DMA+0x2dc>
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4a1a      	ldr	r2, [pc, #104]	; (8001ecc <HAL_TIM_PWM_Start_DMA+0x338>)
 8001e62:	4293      	cmp	r3, r2
 8001e64:	d004      	beq.n	8001e70 <HAL_TIM_PWM_Start_DMA+0x2dc>
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	4a15      	ldr	r2, [pc, #84]	; (8001ec0 <HAL_TIM_PWM_Start_DMA+0x32c>)
 8001e6c:	4293      	cmp	r3, r2
 8001e6e:	d111      	bne.n	8001e94 <HAL_TIM_PWM_Start_DMA+0x300>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	689b      	ldr	r3, [r3, #8]
 8001e76:	2207      	movs	r2, #7
 8001e78:	4013      	ands	r3, r2
 8001e7a:	617b      	str	r3, [r7, #20]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e7c:	697b      	ldr	r3, [r7, #20]
 8001e7e:	2b06      	cmp	r3, #6
 8001e80:	d010      	beq.n	8001ea4 <HAL_TIM_PWM_Start_DMA+0x310>
    {
      __HAL_TIM_ENABLE(htim);
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	681a      	ldr	r2, [r3, #0]
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	2101      	movs	r1, #1
 8001e8e:	430a      	orrs	r2, r1
 8001e90:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e92:	e007      	b.n	8001ea4 <HAL_TIM_PWM_Start_DMA+0x310>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	681a      	ldr	r2, [r3, #0]
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	2101      	movs	r1, #1
 8001ea0:	430a      	orrs	r2, r1
 8001ea2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001ea4:	2300      	movs	r3, #0
}
 8001ea6:	0018      	movs	r0, r3
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	b006      	add	sp, #24
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	46c0      	nop			; (mov r8, r8)
 8001eb0:	08002285 	.word	0x08002285
 8001eb4:	0800232f 	.word	0x0800232f
 8001eb8:	080021f1 	.word	0x080021f1
 8001ebc:	40012c00 	.word	0x40012c00
 8001ec0:	40014000 	.word	0x40014000
 8001ec4:	40014400 	.word	0x40014400
 8001ec8:	40014800 	.word	0x40014800
 8001ecc:	40000400 	.word	0x40000400

08001ed0 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b082      	sub	sp, #8
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
 8001ed8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	2b04      	cmp	r3, #4
 8001ede:	d016      	beq.n	8001f0e <HAL_TIM_PWM_Stop_DMA+0x3e>
 8001ee0:	d802      	bhi.n	8001ee8 <HAL_TIM_PWM_Stop_DMA+0x18>
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d005      	beq.n	8001ef2 <HAL_TIM_PWM_Stop_DMA+0x22>
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
      break;
    }

    default:
      break;
 8001ee6:	e03c      	b.n	8001f62 <HAL_TIM_PWM_Stop_DMA+0x92>
  switch (Channel)
 8001ee8:	2b08      	cmp	r3, #8
 8001eea:	d01e      	beq.n	8001f2a <HAL_TIM_PWM_Stop_DMA+0x5a>
 8001eec:	2b0c      	cmp	r3, #12
 8001eee:	d02a      	beq.n	8001f46 <HAL_TIM_PWM_Stop_DMA+0x76>
      break;
 8001ef0:	e037      	b.n	8001f62 <HAL_TIM_PWM_Stop_DMA+0x92>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	68da      	ldr	r2, [r3, #12]
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	494d      	ldr	r1, [pc, #308]	; (8002034 <HAL_TIM_PWM_Stop_DMA+0x164>)
 8001efe:	400a      	ands	r2, r1
 8001f00:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f06:	0018      	movs	r0, r3
 8001f08:	f7fe fe0e 	bl	8000b28 <HAL_DMA_Abort_IT>
      break;
 8001f0c:	e029      	b.n	8001f62 <HAL_TIM_PWM_Stop_DMA+0x92>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	68da      	ldr	r2, [r3, #12]
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	4947      	ldr	r1, [pc, #284]	; (8002038 <HAL_TIM_PWM_Stop_DMA+0x168>)
 8001f1a:	400a      	ands	r2, r1
 8001f1c:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f22:	0018      	movs	r0, r3
 8001f24:	f7fe fe00 	bl	8000b28 <HAL_DMA_Abort_IT>
      break;
 8001f28:	e01b      	b.n	8001f62 <HAL_TIM_PWM_Stop_DMA+0x92>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	68da      	ldr	r2, [r3, #12]
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4941      	ldr	r1, [pc, #260]	; (800203c <HAL_TIM_PWM_Stop_DMA+0x16c>)
 8001f36:	400a      	ands	r2, r1
 8001f38:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f3e:	0018      	movs	r0, r3
 8001f40:	f7fe fdf2 	bl	8000b28 <HAL_DMA_Abort_IT>
      break;
 8001f44:	e00d      	b.n	8001f62 <HAL_TIM_PWM_Stop_DMA+0x92>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	68da      	ldr	r2, [r3, #12]
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	493b      	ldr	r1, [pc, #236]	; (8002040 <HAL_TIM_PWM_Stop_DMA+0x170>)
 8001f52:	400a      	ands	r2, r1
 8001f54:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f5a:	0018      	movs	r0, r3
 8001f5c:	f7fe fde4 	bl	8000b28 <HAL_DMA_Abort_IT>
      break;
 8001f60:	46c0      	nop			; (mov r8, r8)
  }

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	6839      	ldr	r1, [r7, #0]
 8001f68:	2200      	movs	r2, #0
 8001f6a:	0018      	movs	r0, r3
 8001f6c:	f000 fc90 	bl	8002890 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4a33      	ldr	r2, [pc, #204]	; (8002044 <HAL_TIM_PWM_Stop_DMA+0x174>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d00e      	beq.n	8001f98 <HAL_TIM_PWM_Stop_DMA+0xc8>
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	4a32      	ldr	r2, [pc, #200]	; (8002048 <HAL_TIM_PWM_Stop_DMA+0x178>)
 8001f80:	4293      	cmp	r3, r2
 8001f82:	d009      	beq.n	8001f98 <HAL_TIM_PWM_Stop_DMA+0xc8>
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a30      	ldr	r2, [pc, #192]	; (800204c <HAL_TIM_PWM_Stop_DMA+0x17c>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d004      	beq.n	8001f98 <HAL_TIM_PWM_Stop_DMA+0xc8>
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	4a2f      	ldr	r2, [pc, #188]	; (8002050 <HAL_TIM_PWM_Stop_DMA+0x180>)
 8001f94:	4293      	cmp	r3, r2
 8001f96:	d101      	bne.n	8001f9c <HAL_TIM_PWM_Stop_DMA+0xcc>
 8001f98:	2301      	movs	r3, #1
 8001f9a:	e000      	b.n	8001f9e <HAL_TIM_PWM_Stop_DMA+0xce>
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d013      	beq.n	8001fca <HAL_TIM_PWM_Stop_DMA+0xfa>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	6a1b      	ldr	r3, [r3, #32]
 8001fa8:	4a2a      	ldr	r2, [pc, #168]	; (8002054 <HAL_TIM_PWM_Stop_DMA+0x184>)
 8001faa:	4013      	ands	r3, r2
 8001fac:	d10d      	bne.n	8001fca <HAL_TIM_PWM_Stop_DMA+0xfa>
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	6a1b      	ldr	r3, [r3, #32]
 8001fb4:	4a28      	ldr	r2, [pc, #160]	; (8002058 <HAL_TIM_PWM_Stop_DMA+0x188>)
 8001fb6:	4013      	ands	r3, r2
 8001fb8:	d107      	bne.n	8001fca <HAL_TIM_PWM_Stop_DMA+0xfa>
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4925      	ldr	r1, [pc, #148]	; (800205c <HAL_TIM_PWM_Stop_DMA+0x18c>)
 8001fc6:	400a      	ands	r2, r1
 8001fc8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	6a1b      	ldr	r3, [r3, #32]
 8001fd0:	4a20      	ldr	r2, [pc, #128]	; (8002054 <HAL_TIM_PWM_Stop_DMA+0x184>)
 8001fd2:	4013      	ands	r3, r2
 8001fd4:	d10d      	bne.n	8001ff2 <HAL_TIM_PWM_Stop_DMA+0x122>
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	6a1b      	ldr	r3, [r3, #32]
 8001fdc:	4a1e      	ldr	r2, [pc, #120]	; (8002058 <HAL_TIM_PWM_Stop_DMA+0x188>)
 8001fde:	4013      	ands	r3, r2
 8001fe0:	d107      	bne.n	8001ff2 <HAL_TIM_PWM_Stop_DMA+0x122>
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	681a      	ldr	r2, [r3, #0]
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	2101      	movs	r1, #1
 8001fee:	438a      	bics	r2, r1
 8001ff0:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8001ff2:	683b      	ldr	r3, [r7, #0]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d104      	bne.n	8002002 <HAL_TIM_PWM_Stop_DMA+0x132>
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	223e      	movs	r2, #62	; 0x3e
 8001ffc:	2101      	movs	r1, #1
 8001ffe:	5499      	strb	r1, [r3, r2]
 8002000:	e013      	b.n	800202a <HAL_TIM_PWM_Stop_DMA+0x15a>
 8002002:	683b      	ldr	r3, [r7, #0]
 8002004:	2b04      	cmp	r3, #4
 8002006:	d104      	bne.n	8002012 <HAL_TIM_PWM_Stop_DMA+0x142>
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	223f      	movs	r2, #63	; 0x3f
 800200c:	2101      	movs	r1, #1
 800200e:	5499      	strb	r1, [r3, r2]
 8002010:	e00b      	b.n	800202a <HAL_TIM_PWM_Stop_DMA+0x15a>
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	2b08      	cmp	r3, #8
 8002016:	d104      	bne.n	8002022 <HAL_TIM_PWM_Stop_DMA+0x152>
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	2240      	movs	r2, #64	; 0x40
 800201c:	2101      	movs	r1, #1
 800201e:	5499      	strb	r1, [r3, r2]
 8002020:	e003      	b.n	800202a <HAL_TIM_PWM_Stop_DMA+0x15a>
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2241      	movs	r2, #65	; 0x41
 8002026:	2101      	movs	r1, #1
 8002028:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800202a:	2300      	movs	r3, #0
}
 800202c:	0018      	movs	r0, r3
 800202e:	46bd      	mov	sp, r7
 8002030:	b002      	add	sp, #8
 8002032:	bd80      	pop	{r7, pc}
 8002034:	fffffdff 	.word	0xfffffdff
 8002038:	fffffbff 	.word	0xfffffbff
 800203c:	fffff7ff 	.word	0xfffff7ff
 8002040:	ffffefff 	.word	0xffffefff
 8002044:	40012c00 	.word	0x40012c00
 8002048:	40014000 	.word	0x40014000
 800204c:	40014400 	.word	0x40014400
 8002050:	40014800 	.word	0x40014800
 8002054:	00001111 	.word	0x00001111
 8002058:	00000444 	.word	0x00000444
 800205c:	ffff7fff 	.word	0xffff7fff

08002060 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b084      	sub	sp, #16
 8002064:	af00      	add	r7, sp, #0
 8002066:	60f8      	str	r0, [r7, #12]
 8002068:	60b9      	str	r1, [r7, #8]
 800206a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	223c      	movs	r2, #60	; 0x3c
 8002070:	5c9b      	ldrb	r3, [r3, r2]
 8002072:	2b01      	cmp	r3, #1
 8002074:	d101      	bne.n	800207a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8002076:	2302      	movs	r3, #2
 8002078:	e09c      	b.n	80021b4 <HAL_TIM_PWM_ConfigChannel+0x154>
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	223c      	movs	r2, #60	; 0x3c
 800207e:	2101      	movs	r1, #1
 8002080:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	2b04      	cmp	r3, #4
 8002086:	d029      	beq.n	80020dc <HAL_TIM_PWM_ConfigChannel+0x7c>
 8002088:	d802      	bhi.n	8002090 <HAL_TIM_PWM_ConfigChannel+0x30>
 800208a:	2b00      	cmp	r3, #0
 800208c:	d005      	beq.n	800209a <HAL_TIM_PWM_ConfigChannel+0x3a>
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
      break;
    }

    default:
      break;
 800208e:	e08c      	b.n	80021aa <HAL_TIM_PWM_ConfigChannel+0x14a>
  switch (Channel)
 8002090:	2b08      	cmp	r3, #8
 8002092:	d046      	beq.n	8002122 <HAL_TIM_PWM_ConfigChannel+0xc2>
 8002094:	2b0c      	cmp	r3, #12
 8002096:	d065      	beq.n	8002164 <HAL_TIM_PWM_ConfigChannel+0x104>
      break;
 8002098:	e087      	b.n	80021aa <HAL_TIM_PWM_ConfigChannel+0x14a>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	68ba      	ldr	r2, [r7, #8]
 80020a0:	0011      	movs	r1, r2
 80020a2:	0018      	movs	r0, r3
 80020a4:	f000 f9f8 	bl	8002498 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	699a      	ldr	r2, [r3, #24]
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	2108      	movs	r1, #8
 80020b4:	430a      	orrs	r2, r1
 80020b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	699a      	ldr	r2, [r3, #24]
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	2104      	movs	r1, #4
 80020c4:	438a      	bics	r2, r1
 80020c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	6999      	ldr	r1, [r3, #24]
 80020ce:	68bb      	ldr	r3, [r7, #8]
 80020d0:	691a      	ldr	r2, [r3, #16]
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	430a      	orrs	r2, r1
 80020d8:	619a      	str	r2, [r3, #24]
      break;
 80020da:	e066      	b.n	80021aa <HAL_TIM_PWM_ConfigChannel+0x14a>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	68ba      	ldr	r2, [r7, #8]
 80020e2:	0011      	movs	r1, r2
 80020e4:	0018      	movs	r0, r3
 80020e6:	f000 fa5f 	bl	80025a8 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	699a      	ldr	r2, [r3, #24]
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	2180      	movs	r1, #128	; 0x80
 80020f6:	0109      	lsls	r1, r1, #4
 80020f8:	430a      	orrs	r2, r1
 80020fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	699a      	ldr	r2, [r3, #24]
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	492d      	ldr	r1, [pc, #180]	; (80021bc <HAL_TIM_PWM_ConfigChannel+0x15c>)
 8002108:	400a      	ands	r2, r1
 800210a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	6999      	ldr	r1, [r3, #24]
 8002112:	68bb      	ldr	r3, [r7, #8]
 8002114:	691b      	ldr	r3, [r3, #16]
 8002116:	021a      	lsls	r2, r3, #8
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	430a      	orrs	r2, r1
 800211e:	619a      	str	r2, [r3, #24]
      break;
 8002120:	e043      	b.n	80021aa <HAL_TIM_PWM_ConfigChannel+0x14a>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	68ba      	ldr	r2, [r7, #8]
 8002128:	0011      	movs	r1, r2
 800212a:	0018      	movs	r0, r3
 800212c:	f000 fac0 	bl	80026b0 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	69da      	ldr	r2, [r3, #28]
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	2108      	movs	r1, #8
 800213c:	430a      	orrs	r2, r1
 800213e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	69da      	ldr	r2, [r3, #28]
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	2104      	movs	r1, #4
 800214c:	438a      	bics	r2, r1
 800214e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	69d9      	ldr	r1, [r3, #28]
 8002156:	68bb      	ldr	r3, [r7, #8]
 8002158:	691a      	ldr	r2, [r3, #16]
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	430a      	orrs	r2, r1
 8002160:	61da      	str	r2, [r3, #28]
      break;
 8002162:	e022      	b.n	80021aa <HAL_TIM_PWM_ConfigChannel+0x14a>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	68ba      	ldr	r2, [r7, #8]
 800216a:	0011      	movs	r1, r2
 800216c:	0018      	movs	r0, r3
 800216e:	f000 fb25 	bl	80027bc <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	69da      	ldr	r2, [r3, #28]
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	2180      	movs	r1, #128	; 0x80
 800217e:	0109      	lsls	r1, r1, #4
 8002180:	430a      	orrs	r2, r1
 8002182:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	69da      	ldr	r2, [r3, #28]
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	490b      	ldr	r1, [pc, #44]	; (80021bc <HAL_TIM_PWM_ConfigChannel+0x15c>)
 8002190:	400a      	ands	r2, r1
 8002192:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	69d9      	ldr	r1, [r3, #28]
 800219a:	68bb      	ldr	r3, [r7, #8]
 800219c:	691b      	ldr	r3, [r3, #16]
 800219e:	021a      	lsls	r2, r3, #8
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	430a      	orrs	r2, r1
 80021a6:	61da      	str	r2, [r3, #28]
      break;
 80021a8:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	223c      	movs	r2, #60	; 0x3c
 80021ae:	2100      	movs	r1, #0
 80021b0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80021b2:	2300      	movs	r3, #0
}
 80021b4:	0018      	movs	r0, r3
 80021b6:	46bd      	mov	sp, r7
 80021b8:	b004      	add	sp, #16
 80021ba:	bd80      	pop	{r7, pc}
 80021bc:	fffffbff 	.word	0xfffffbff

080021c0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b082      	sub	sp, #8
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80021c8:	46c0      	nop			; (mov r8, r8)
 80021ca:	46bd      	mov	sp, r7
 80021cc:	b002      	add	sp, #8
 80021ce:	bd80      	pop	{r7, pc}

080021d0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b082      	sub	sp, #8
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 80021d8:	46c0      	nop			; (mov r8, r8)
 80021da:	46bd      	mov	sp, r7
 80021dc:	b002      	add	sp, #8
 80021de:	bd80      	pop	{r7, pc}

080021e0 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b082      	sub	sp, #8
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80021e8:	46c0      	nop			; (mov r8, r8)
 80021ea:	46bd      	mov	sp, r7
 80021ec:	b002      	add	sp, #8
 80021ee:	bd80      	pop	{r7, pc}

080021f0 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b084      	sub	sp, #16
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021fc:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002202:	687a      	ldr	r2, [r7, #4]
 8002204:	429a      	cmp	r2, r3
 8002206:	d107      	bne.n	8002218 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	2201      	movs	r2, #1
 800220c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	223e      	movs	r2, #62	; 0x3e
 8002212:	2101      	movs	r1, #1
 8002214:	5499      	strb	r1, [r3, r2]
 8002216:	e02a      	b.n	800226e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800221c:	687a      	ldr	r2, [r7, #4]
 800221e:	429a      	cmp	r2, r3
 8002220:	d107      	bne.n	8002232 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	2202      	movs	r2, #2
 8002226:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	223f      	movs	r2, #63	; 0x3f
 800222c:	2101      	movs	r1, #1
 800222e:	5499      	strb	r1, [r3, r2]
 8002230:	e01d      	b.n	800226e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002236:	687a      	ldr	r2, [r7, #4]
 8002238:	429a      	cmp	r2, r3
 800223a:	d107      	bne.n	800224c <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	2204      	movs	r2, #4
 8002240:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	2240      	movs	r2, #64	; 0x40
 8002246:	2101      	movs	r1, #1
 8002248:	5499      	strb	r1, [r3, r2]
 800224a:	e010      	b.n	800226e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002250:	687a      	ldr	r2, [r7, #4]
 8002252:	429a      	cmp	r2, r3
 8002254:	d107      	bne.n	8002266 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	2208      	movs	r2, #8
 800225a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	2241      	movs	r2, #65	; 0x41
 8002260:	2101      	movs	r1, #1
 8002262:	5499      	strb	r1, [r3, r2]
 8002264:	e003      	b.n	800226e <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	223d      	movs	r2, #61	; 0x3d
 800226a:	2101      	movs	r1, #1
 800226c:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	0018      	movs	r0, r3
 8002272:	f7ff ffb5 	bl	80021e0 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	2200      	movs	r2, #0
 800227a:	771a      	strb	r2, [r3, #28]
}
 800227c:	46c0      	nop			; (mov r8, r8)
 800227e:	46bd      	mov	sp, r7
 8002280:	b004      	add	sp, #16
 8002282:	bd80      	pop	{r7, pc}

08002284 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b084      	sub	sp, #16
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002290:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002296:	687a      	ldr	r2, [r7, #4]
 8002298:	429a      	cmp	r2, r3
 800229a:	d10b      	bne.n	80022b4 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	2201      	movs	r2, #1
 80022a0:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	699b      	ldr	r3, [r3, #24]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d136      	bne.n	8002318 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	223e      	movs	r2, #62	; 0x3e
 80022ae:	2101      	movs	r1, #1
 80022b0:	5499      	strb	r1, [r3, r2]
 80022b2:	e031      	b.n	8002318 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022b8:	687a      	ldr	r2, [r7, #4]
 80022ba:	429a      	cmp	r2, r3
 80022bc:	d10b      	bne.n	80022d6 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	2202      	movs	r2, #2
 80022c2:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	699b      	ldr	r3, [r3, #24]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d125      	bne.n	8002318 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	223f      	movs	r2, #63	; 0x3f
 80022d0:	2101      	movs	r1, #1
 80022d2:	5499      	strb	r1, [r3, r2]
 80022d4:	e020      	b.n	8002318 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022da:	687a      	ldr	r2, [r7, #4]
 80022dc:	429a      	cmp	r2, r3
 80022de:	d10b      	bne.n	80022f8 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	2204      	movs	r2, #4
 80022e4:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	699b      	ldr	r3, [r3, #24]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d114      	bne.n	8002318 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	2240      	movs	r2, #64	; 0x40
 80022f2:	2101      	movs	r1, #1
 80022f4:	5499      	strb	r1, [r3, r2]
 80022f6:	e00f      	b.n	8002318 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022fc:	687a      	ldr	r2, [r7, #4]
 80022fe:	429a      	cmp	r2, r3
 8002300:	d10a      	bne.n	8002318 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	2208      	movs	r2, #8
 8002306:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	699b      	ldr	r3, [r3, #24]
 800230c:	2b00      	cmp	r3, #0
 800230e:	d103      	bne.n	8002318 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	2241      	movs	r2, #65	; 0x41
 8002314:	2101      	movs	r1, #1
 8002316:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	0018      	movs	r0, r3
 800231c:	f7ff ff50 	bl	80021c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	2200      	movs	r2, #0
 8002324:	771a      	strb	r2, [r3, #28]
}
 8002326:	46c0      	nop			; (mov r8, r8)
 8002328:	46bd      	mov	sp, r7
 800232a:	b004      	add	sp, #16
 800232c:	bd80      	pop	{r7, pc}

0800232e <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 800232e:	b580      	push	{r7, lr}
 8002330:	b084      	sub	sp, #16
 8002332:	af00      	add	r7, sp, #0
 8002334:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800233a:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002340:	687a      	ldr	r2, [r7, #4]
 8002342:	429a      	cmp	r2, r3
 8002344:	d103      	bne.n	800234e <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	2201      	movs	r2, #1
 800234a:	771a      	strb	r2, [r3, #28]
 800234c:	e019      	b.n	8002382 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002352:	687a      	ldr	r2, [r7, #4]
 8002354:	429a      	cmp	r2, r3
 8002356:	d103      	bne.n	8002360 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	2202      	movs	r2, #2
 800235c:	771a      	strb	r2, [r3, #28]
 800235e:	e010      	b.n	8002382 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002364:	687a      	ldr	r2, [r7, #4]
 8002366:	429a      	cmp	r2, r3
 8002368:	d103      	bne.n	8002372 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	2204      	movs	r2, #4
 800236e:	771a      	strb	r2, [r3, #28]
 8002370:	e007      	b.n	8002382 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002376:	687a      	ldr	r2, [r7, #4]
 8002378:	429a      	cmp	r2, r3
 800237a:	d102      	bne.n	8002382 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	2208      	movs	r2, #8
 8002380:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	0018      	movs	r0, r3
 8002386:	f7ff ff23 	bl	80021d0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	2200      	movs	r2, #0
 800238e:	771a      	strb	r2, [r3, #28]
}
 8002390:	46c0      	nop			; (mov r8, r8)
 8002392:	46bd      	mov	sp, r7
 8002394:	b004      	add	sp, #16
 8002396:	bd80      	pop	{r7, pc}

08002398 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b084      	sub	sp, #16
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
 80023a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	4a34      	ldr	r2, [pc, #208]	; (800247c <TIM_Base_SetConfig+0xe4>)
 80023ac:	4293      	cmp	r3, r2
 80023ae:	d008      	beq.n	80023c2 <TIM_Base_SetConfig+0x2a>
 80023b0:	687a      	ldr	r2, [r7, #4]
 80023b2:	2380      	movs	r3, #128	; 0x80
 80023b4:	05db      	lsls	r3, r3, #23
 80023b6:	429a      	cmp	r2, r3
 80023b8:	d003      	beq.n	80023c2 <TIM_Base_SetConfig+0x2a>
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	4a30      	ldr	r2, [pc, #192]	; (8002480 <TIM_Base_SetConfig+0xe8>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d108      	bne.n	80023d4 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	2270      	movs	r2, #112	; 0x70
 80023c6:	4393      	bics	r3, r2
 80023c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	68fa      	ldr	r2, [r7, #12]
 80023d0:	4313      	orrs	r3, r2
 80023d2:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	4a29      	ldr	r2, [pc, #164]	; (800247c <TIM_Base_SetConfig+0xe4>)
 80023d8:	4293      	cmp	r3, r2
 80023da:	d018      	beq.n	800240e <TIM_Base_SetConfig+0x76>
 80023dc:	687a      	ldr	r2, [r7, #4]
 80023de:	2380      	movs	r3, #128	; 0x80
 80023e0:	05db      	lsls	r3, r3, #23
 80023e2:	429a      	cmp	r2, r3
 80023e4:	d013      	beq.n	800240e <TIM_Base_SetConfig+0x76>
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	4a25      	ldr	r2, [pc, #148]	; (8002480 <TIM_Base_SetConfig+0xe8>)
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d00f      	beq.n	800240e <TIM_Base_SetConfig+0x76>
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	4a24      	ldr	r2, [pc, #144]	; (8002484 <TIM_Base_SetConfig+0xec>)
 80023f2:	4293      	cmp	r3, r2
 80023f4:	d00b      	beq.n	800240e <TIM_Base_SetConfig+0x76>
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	4a23      	ldr	r2, [pc, #140]	; (8002488 <TIM_Base_SetConfig+0xf0>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d007      	beq.n	800240e <TIM_Base_SetConfig+0x76>
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	4a22      	ldr	r2, [pc, #136]	; (800248c <TIM_Base_SetConfig+0xf4>)
 8002402:	4293      	cmp	r3, r2
 8002404:	d003      	beq.n	800240e <TIM_Base_SetConfig+0x76>
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	4a21      	ldr	r2, [pc, #132]	; (8002490 <TIM_Base_SetConfig+0xf8>)
 800240a:	4293      	cmp	r3, r2
 800240c:	d108      	bne.n	8002420 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	4a20      	ldr	r2, [pc, #128]	; (8002494 <TIM_Base_SetConfig+0xfc>)
 8002412:	4013      	ands	r3, r2
 8002414:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	68db      	ldr	r3, [r3, #12]
 800241a:	68fa      	ldr	r2, [r7, #12]
 800241c:	4313      	orrs	r3, r2
 800241e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	2280      	movs	r2, #128	; 0x80
 8002424:	4393      	bics	r3, r2
 8002426:	001a      	movs	r2, r3
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	695b      	ldr	r3, [r3, #20]
 800242c:	4313      	orrs	r3, r2
 800242e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	68fa      	ldr	r2, [r7, #12]
 8002434:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002436:	683b      	ldr	r3, [r7, #0]
 8002438:	689a      	ldr	r2, [r3, #8]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	681a      	ldr	r2, [r3, #0]
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	4a0c      	ldr	r2, [pc, #48]	; (800247c <TIM_Base_SetConfig+0xe4>)
 800244a:	4293      	cmp	r3, r2
 800244c:	d00b      	beq.n	8002466 <TIM_Base_SetConfig+0xce>
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	4a0d      	ldr	r2, [pc, #52]	; (8002488 <TIM_Base_SetConfig+0xf0>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d007      	beq.n	8002466 <TIM_Base_SetConfig+0xce>
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	4a0c      	ldr	r2, [pc, #48]	; (800248c <TIM_Base_SetConfig+0xf4>)
 800245a:	4293      	cmp	r3, r2
 800245c:	d003      	beq.n	8002466 <TIM_Base_SetConfig+0xce>
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	4a0b      	ldr	r2, [pc, #44]	; (8002490 <TIM_Base_SetConfig+0xf8>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d103      	bne.n	800246e <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002466:	683b      	ldr	r3, [r7, #0]
 8002468:	691a      	ldr	r2, [r3, #16]
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2201      	movs	r2, #1
 8002472:	615a      	str	r2, [r3, #20]
}
 8002474:	46c0      	nop			; (mov r8, r8)
 8002476:	46bd      	mov	sp, r7
 8002478:	b004      	add	sp, #16
 800247a:	bd80      	pop	{r7, pc}
 800247c:	40012c00 	.word	0x40012c00
 8002480:	40000400 	.word	0x40000400
 8002484:	40002000 	.word	0x40002000
 8002488:	40014000 	.word	0x40014000
 800248c:	40014400 	.word	0x40014400
 8002490:	40014800 	.word	0x40014800
 8002494:	fffffcff 	.word	0xfffffcff

08002498 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b086      	sub	sp, #24
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
 80024a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	6a1b      	ldr	r3, [r3, #32]
 80024a6:	2201      	movs	r2, #1
 80024a8:	4393      	bics	r3, r2
 80024aa:	001a      	movs	r2, r3
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6a1b      	ldr	r3, [r3, #32]
 80024b4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	699b      	ldr	r3, [r3, #24]
 80024c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	2270      	movs	r2, #112	; 0x70
 80024c6:	4393      	bics	r3, r2
 80024c8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	2203      	movs	r2, #3
 80024ce:	4393      	bics	r3, r2
 80024d0:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	68fa      	ldr	r2, [r7, #12]
 80024d8:	4313      	orrs	r3, r2
 80024da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80024dc:	697b      	ldr	r3, [r7, #20]
 80024de:	2202      	movs	r2, #2
 80024e0:	4393      	bics	r3, r2
 80024e2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	689b      	ldr	r3, [r3, #8]
 80024e8:	697a      	ldr	r2, [r7, #20]
 80024ea:	4313      	orrs	r3, r2
 80024ec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	4a27      	ldr	r2, [pc, #156]	; (8002590 <TIM_OC1_SetConfig+0xf8>)
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d00b      	beq.n	800250e <TIM_OC1_SetConfig+0x76>
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	4a26      	ldr	r2, [pc, #152]	; (8002594 <TIM_OC1_SetConfig+0xfc>)
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d007      	beq.n	800250e <TIM_OC1_SetConfig+0x76>
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	4a25      	ldr	r2, [pc, #148]	; (8002598 <TIM_OC1_SetConfig+0x100>)
 8002502:	4293      	cmp	r3, r2
 8002504:	d003      	beq.n	800250e <TIM_OC1_SetConfig+0x76>
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	4a24      	ldr	r2, [pc, #144]	; (800259c <TIM_OC1_SetConfig+0x104>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d10c      	bne.n	8002528 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800250e:	697b      	ldr	r3, [r7, #20]
 8002510:	2208      	movs	r2, #8
 8002512:	4393      	bics	r3, r2
 8002514:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	68db      	ldr	r3, [r3, #12]
 800251a:	697a      	ldr	r2, [r7, #20]
 800251c:	4313      	orrs	r3, r2
 800251e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002520:	697b      	ldr	r3, [r7, #20]
 8002522:	2204      	movs	r2, #4
 8002524:	4393      	bics	r3, r2
 8002526:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	4a19      	ldr	r2, [pc, #100]	; (8002590 <TIM_OC1_SetConfig+0xf8>)
 800252c:	4293      	cmp	r3, r2
 800252e:	d00b      	beq.n	8002548 <TIM_OC1_SetConfig+0xb0>
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	4a18      	ldr	r2, [pc, #96]	; (8002594 <TIM_OC1_SetConfig+0xfc>)
 8002534:	4293      	cmp	r3, r2
 8002536:	d007      	beq.n	8002548 <TIM_OC1_SetConfig+0xb0>
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	4a17      	ldr	r2, [pc, #92]	; (8002598 <TIM_OC1_SetConfig+0x100>)
 800253c:	4293      	cmp	r3, r2
 800253e:	d003      	beq.n	8002548 <TIM_OC1_SetConfig+0xb0>
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	4a16      	ldr	r2, [pc, #88]	; (800259c <TIM_OC1_SetConfig+0x104>)
 8002544:	4293      	cmp	r3, r2
 8002546:	d111      	bne.n	800256c <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002548:	693b      	ldr	r3, [r7, #16]
 800254a:	4a15      	ldr	r2, [pc, #84]	; (80025a0 <TIM_OC1_SetConfig+0x108>)
 800254c:	4013      	ands	r3, r2
 800254e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002550:	693b      	ldr	r3, [r7, #16]
 8002552:	4a14      	ldr	r2, [pc, #80]	; (80025a4 <TIM_OC1_SetConfig+0x10c>)
 8002554:	4013      	ands	r3, r2
 8002556:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	695b      	ldr	r3, [r3, #20]
 800255c:	693a      	ldr	r2, [r7, #16]
 800255e:	4313      	orrs	r3, r2
 8002560:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	699b      	ldr	r3, [r3, #24]
 8002566:	693a      	ldr	r2, [r7, #16]
 8002568:	4313      	orrs	r3, r2
 800256a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	693a      	ldr	r2, [r7, #16]
 8002570:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	68fa      	ldr	r2, [r7, #12]
 8002576:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	685a      	ldr	r2, [r3, #4]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	697a      	ldr	r2, [r7, #20]
 8002584:	621a      	str	r2, [r3, #32]
}
 8002586:	46c0      	nop			; (mov r8, r8)
 8002588:	46bd      	mov	sp, r7
 800258a:	b006      	add	sp, #24
 800258c:	bd80      	pop	{r7, pc}
 800258e:	46c0      	nop			; (mov r8, r8)
 8002590:	40012c00 	.word	0x40012c00
 8002594:	40014000 	.word	0x40014000
 8002598:	40014400 	.word	0x40014400
 800259c:	40014800 	.word	0x40014800
 80025a0:	fffffeff 	.word	0xfffffeff
 80025a4:	fffffdff 	.word	0xfffffdff

080025a8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b086      	sub	sp, #24
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
 80025b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6a1b      	ldr	r3, [r3, #32]
 80025b6:	2210      	movs	r2, #16
 80025b8:	4393      	bics	r3, r2
 80025ba:	001a      	movs	r2, r3
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6a1b      	ldr	r3, [r3, #32]
 80025c4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	699b      	ldr	r3, [r3, #24]
 80025d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	4a2e      	ldr	r2, [pc, #184]	; (8002690 <TIM_OC2_SetConfig+0xe8>)
 80025d6:	4013      	ands	r3, r2
 80025d8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	4a2d      	ldr	r2, [pc, #180]	; (8002694 <TIM_OC2_SetConfig+0xec>)
 80025de:	4013      	ands	r3, r2
 80025e0:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	021b      	lsls	r3, r3, #8
 80025e8:	68fa      	ldr	r2, [r7, #12]
 80025ea:	4313      	orrs	r3, r2
 80025ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80025ee:	697b      	ldr	r3, [r7, #20]
 80025f0:	2220      	movs	r2, #32
 80025f2:	4393      	bics	r3, r2
 80025f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	689b      	ldr	r3, [r3, #8]
 80025fa:	011b      	lsls	r3, r3, #4
 80025fc:	697a      	ldr	r2, [r7, #20]
 80025fe:	4313      	orrs	r3, r2
 8002600:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	4a24      	ldr	r2, [pc, #144]	; (8002698 <TIM_OC2_SetConfig+0xf0>)
 8002606:	4293      	cmp	r3, r2
 8002608:	d10d      	bne.n	8002626 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800260a:	697b      	ldr	r3, [r7, #20]
 800260c:	2280      	movs	r2, #128	; 0x80
 800260e:	4393      	bics	r3, r2
 8002610:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	68db      	ldr	r3, [r3, #12]
 8002616:	011b      	lsls	r3, r3, #4
 8002618:	697a      	ldr	r2, [r7, #20]
 800261a:	4313      	orrs	r3, r2
 800261c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800261e:	697b      	ldr	r3, [r7, #20]
 8002620:	2240      	movs	r2, #64	; 0x40
 8002622:	4393      	bics	r3, r2
 8002624:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	4a1b      	ldr	r2, [pc, #108]	; (8002698 <TIM_OC2_SetConfig+0xf0>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d00b      	beq.n	8002646 <TIM_OC2_SetConfig+0x9e>
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	4a1a      	ldr	r2, [pc, #104]	; (800269c <TIM_OC2_SetConfig+0xf4>)
 8002632:	4293      	cmp	r3, r2
 8002634:	d007      	beq.n	8002646 <TIM_OC2_SetConfig+0x9e>
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	4a19      	ldr	r2, [pc, #100]	; (80026a0 <TIM_OC2_SetConfig+0xf8>)
 800263a:	4293      	cmp	r3, r2
 800263c:	d003      	beq.n	8002646 <TIM_OC2_SetConfig+0x9e>
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	4a18      	ldr	r2, [pc, #96]	; (80026a4 <TIM_OC2_SetConfig+0xfc>)
 8002642:	4293      	cmp	r3, r2
 8002644:	d113      	bne.n	800266e <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002646:	693b      	ldr	r3, [r7, #16]
 8002648:	4a17      	ldr	r2, [pc, #92]	; (80026a8 <TIM_OC2_SetConfig+0x100>)
 800264a:	4013      	ands	r3, r2
 800264c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800264e:	693b      	ldr	r3, [r7, #16]
 8002650:	4a16      	ldr	r2, [pc, #88]	; (80026ac <TIM_OC2_SetConfig+0x104>)
 8002652:	4013      	ands	r3, r2
 8002654:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	695b      	ldr	r3, [r3, #20]
 800265a:	009b      	lsls	r3, r3, #2
 800265c:	693a      	ldr	r2, [r7, #16]
 800265e:	4313      	orrs	r3, r2
 8002660:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	699b      	ldr	r3, [r3, #24]
 8002666:	009b      	lsls	r3, r3, #2
 8002668:	693a      	ldr	r2, [r7, #16]
 800266a:	4313      	orrs	r3, r2
 800266c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	693a      	ldr	r2, [r7, #16]
 8002672:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	68fa      	ldr	r2, [r7, #12]
 8002678:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	685a      	ldr	r2, [r3, #4]
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	697a      	ldr	r2, [r7, #20]
 8002686:	621a      	str	r2, [r3, #32]
}
 8002688:	46c0      	nop			; (mov r8, r8)
 800268a:	46bd      	mov	sp, r7
 800268c:	b006      	add	sp, #24
 800268e:	bd80      	pop	{r7, pc}
 8002690:	ffff8fff 	.word	0xffff8fff
 8002694:	fffffcff 	.word	0xfffffcff
 8002698:	40012c00 	.word	0x40012c00
 800269c:	40014000 	.word	0x40014000
 80026a0:	40014400 	.word	0x40014400
 80026a4:	40014800 	.word	0x40014800
 80026a8:	fffffbff 	.word	0xfffffbff
 80026ac:	fffff7ff 	.word	0xfffff7ff

080026b0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b086      	sub	sp, #24
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
 80026b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6a1b      	ldr	r3, [r3, #32]
 80026be:	4a35      	ldr	r2, [pc, #212]	; (8002794 <TIM_OC3_SetConfig+0xe4>)
 80026c0:	401a      	ands	r2, r3
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6a1b      	ldr	r3, [r3, #32]
 80026ca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	69db      	ldr	r3, [r3, #28]
 80026d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	2270      	movs	r2, #112	; 0x70
 80026dc:	4393      	bics	r3, r2
 80026de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	2203      	movs	r2, #3
 80026e4:	4393      	bics	r3, r2
 80026e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	68fa      	ldr	r2, [r7, #12]
 80026ee:	4313      	orrs	r3, r2
 80026f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80026f2:	697b      	ldr	r3, [r7, #20]
 80026f4:	4a28      	ldr	r2, [pc, #160]	; (8002798 <TIM_OC3_SetConfig+0xe8>)
 80026f6:	4013      	ands	r3, r2
 80026f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	689b      	ldr	r3, [r3, #8]
 80026fe:	021b      	lsls	r3, r3, #8
 8002700:	697a      	ldr	r2, [r7, #20]
 8002702:	4313      	orrs	r3, r2
 8002704:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	4a24      	ldr	r2, [pc, #144]	; (800279c <TIM_OC3_SetConfig+0xec>)
 800270a:	4293      	cmp	r3, r2
 800270c:	d10d      	bne.n	800272a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800270e:	697b      	ldr	r3, [r7, #20]
 8002710:	4a23      	ldr	r2, [pc, #140]	; (80027a0 <TIM_OC3_SetConfig+0xf0>)
 8002712:	4013      	ands	r3, r2
 8002714:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	68db      	ldr	r3, [r3, #12]
 800271a:	021b      	lsls	r3, r3, #8
 800271c:	697a      	ldr	r2, [r7, #20]
 800271e:	4313      	orrs	r3, r2
 8002720:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002722:	697b      	ldr	r3, [r7, #20]
 8002724:	4a1f      	ldr	r2, [pc, #124]	; (80027a4 <TIM_OC3_SetConfig+0xf4>)
 8002726:	4013      	ands	r3, r2
 8002728:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	4a1b      	ldr	r2, [pc, #108]	; (800279c <TIM_OC3_SetConfig+0xec>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d00b      	beq.n	800274a <TIM_OC3_SetConfig+0x9a>
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	4a1c      	ldr	r2, [pc, #112]	; (80027a8 <TIM_OC3_SetConfig+0xf8>)
 8002736:	4293      	cmp	r3, r2
 8002738:	d007      	beq.n	800274a <TIM_OC3_SetConfig+0x9a>
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	4a1b      	ldr	r2, [pc, #108]	; (80027ac <TIM_OC3_SetConfig+0xfc>)
 800273e:	4293      	cmp	r3, r2
 8002740:	d003      	beq.n	800274a <TIM_OC3_SetConfig+0x9a>
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	4a1a      	ldr	r2, [pc, #104]	; (80027b0 <TIM_OC3_SetConfig+0x100>)
 8002746:	4293      	cmp	r3, r2
 8002748:	d113      	bne.n	8002772 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800274a:	693b      	ldr	r3, [r7, #16]
 800274c:	4a19      	ldr	r2, [pc, #100]	; (80027b4 <TIM_OC3_SetConfig+0x104>)
 800274e:	4013      	ands	r3, r2
 8002750:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002752:	693b      	ldr	r3, [r7, #16]
 8002754:	4a18      	ldr	r2, [pc, #96]	; (80027b8 <TIM_OC3_SetConfig+0x108>)
 8002756:	4013      	ands	r3, r2
 8002758:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	695b      	ldr	r3, [r3, #20]
 800275e:	011b      	lsls	r3, r3, #4
 8002760:	693a      	ldr	r2, [r7, #16]
 8002762:	4313      	orrs	r3, r2
 8002764:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	699b      	ldr	r3, [r3, #24]
 800276a:	011b      	lsls	r3, r3, #4
 800276c:	693a      	ldr	r2, [r7, #16]
 800276e:	4313      	orrs	r3, r2
 8002770:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	693a      	ldr	r2, [r7, #16]
 8002776:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	68fa      	ldr	r2, [r7, #12]
 800277c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	685a      	ldr	r2, [r3, #4]
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	697a      	ldr	r2, [r7, #20]
 800278a:	621a      	str	r2, [r3, #32]
}
 800278c:	46c0      	nop			; (mov r8, r8)
 800278e:	46bd      	mov	sp, r7
 8002790:	b006      	add	sp, #24
 8002792:	bd80      	pop	{r7, pc}
 8002794:	fffffeff 	.word	0xfffffeff
 8002798:	fffffdff 	.word	0xfffffdff
 800279c:	40012c00 	.word	0x40012c00
 80027a0:	fffff7ff 	.word	0xfffff7ff
 80027a4:	fffffbff 	.word	0xfffffbff
 80027a8:	40014000 	.word	0x40014000
 80027ac:	40014400 	.word	0x40014400
 80027b0:	40014800 	.word	0x40014800
 80027b4:	ffffefff 	.word	0xffffefff
 80027b8:	ffffdfff 	.word	0xffffdfff

080027bc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b086      	sub	sp, #24
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
 80027c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6a1b      	ldr	r3, [r3, #32]
 80027ca:	4a28      	ldr	r2, [pc, #160]	; (800286c <TIM_OC4_SetConfig+0xb0>)
 80027cc:	401a      	ands	r2, r3
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6a1b      	ldr	r3, [r3, #32]
 80027d6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	69db      	ldr	r3, [r3, #28]
 80027e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	4a22      	ldr	r2, [pc, #136]	; (8002870 <TIM_OC4_SetConfig+0xb4>)
 80027e8:	4013      	ands	r3, r2
 80027ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	4a21      	ldr	r2, [pc, #132]	; (8002874 <TIM_OC4_SetConfig+0xb8>)
 80027f0:	4013      	ands	r3, r2
 80027f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	021b      	lsls	r3, r3, #8
 80027fa:	68fa      	ldr	r2, [r7, #12]
 80027fc:	4313      	orrs	r3, r2
 80027fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002800:	693b      	ldr	r3, [r7, #16]
 8002802:	4a1d      	ldr	r2, [pc, #116]	; (8002878 <TIM_OC4_SetConfig+0xbc>)
 8002804:	4013      	ands	r3, r2
 8002806:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	689b      	ldr	r3, [r3, #8]
 800280c:	031b      	lsls	r3, r3, #12
 800280e:	693a      	ldr	r2, [r7, #16]
 8002810:	4313      	orrs	r3, r2
 8002812:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	4a19      	ldr	r2, [pc, #100]	; (800287c <TIM_OC4_SetConfig+0xc0>)
 8002818:	4293      	cmp	r3, r2
 800281a:	d00b      	beq.n	8002834 <TIM_OC4_SetConfig+0x78>
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	4a18      	ldr	r2, [pc, #96]	; (8002880 <TIM_OC4_SetConfig+0xc4>)
 8002820:	4293      	cmp	r3, r2
 8002822:	d007      	beq.n	8002834 <TIM_OC4_SetConfig+0x78>
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	4a17      	ldr	r2, [pc, #92]	; (8002884 <TIM_OC4_SetConfig+0xc8>)
 8002828:	4293      	cmp	r3, r2
 800282a:	d003      	beq.n	8002834 <TIM_OC4_SetConfig+0x78>
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	4a16      	ldr	r2, [pc, #88]	; (8002888 <TIM_OC4_SetConfig+0xcc>)
 8002830:	4293      	cmp	r3, r2
 8002832:	d109      	bne.n	8002848 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002834:	697b      	ldr	r3, [r7, #20]
 8002836:	4a15      	ldr	r2, [pc, #84]	; (800288c <TIM_OC4_SetConfig+0xd0>)
 8002838:	4013      	ands	r3, r2
 800283a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	695b      	ldr	r3, [r3, #20]
 8002840:	019b      	lsls	r3, r3, #6
 8002842:	697a      	ldr	r2, [r7, #20]
 8002844:	4313      	orrs	r3, r2
 8002846:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	697a      	ldr	r2, [r7, #20]
 800284c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	68fa      	ldr	r2, [r7, #12]
 8002852:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	685a      	ldr	r2, [r3, #4]
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	693a      	ldr	r2, [r7, #16]
 8002860:	621a      	str	r2, [r3, #32]
}
 8002862:	46c0      	nop			; (mov r8, r8)
 8002864:	46bd      	mov	sp, r7
 8002866:	b006      	add	sp, #24
 8002868:	bd80      	pop	{r7, pc}
 800286a:	46c0      	nop			; (mov r8, r8)
 800286c:	ffffefff 	.word	0xffffefff
 8002870:	ffff8fff 	.word	0xffff8fff
 8002874:	fffffcff 	.word	0xfffffcff
 8002878:	ffffdfff 	.word	0xffffdfff
 800287c:	40012c00 	.word	0x40012c00
 8002880:	40014000 	.word	0x40014000
 8002884:	40014400 	.word	0x40014400
 8002888:	40014800 	.word	0x40014800
 800288c:	ffffbfff 	.word	0xffffbfff

08002890 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b086      	sub	sp, #24
 8002894:	af00      	add	r7, sp, #0
 8002896:	60f8      	str	r0, [r7, #12]
 8002898:	60b9      	str	r1, [r7, #8]
 800289a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800289c:	68bb      	ldr	r3, [r7, #8]
 800289e:	221f      	movs	r2, #31
 80028a0:	4013      	ands	r3, r2
 80028a2:	2201      	movs	r2, #1
 80028a4:	409a      	lsls	r2, r3
 80028a6:	0013      	movs	r3, r2
 80028a8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	6a1b      	ldr	r3, [r3, #32]
 80028ae:	697a      	ldr	r2, [r7, #20]
 80028b0:	43d2      	mvns	r2, r2
 80028b2:	401a      	ands	r2, r3
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	6a1a      	ldr	r2, [r3, #32]
 80028bc:	68bb      	ldr	r3, [r7, #8]
 80028be:	211f      	movs	r1, #31
 80028c0:	400b      	ands	r3, r1
 80028c2:	6879      	ldr	r1, [r7, #4]
 80028c4:	4099      	lsls	r1, r3
 80028c6:	000b      	movs	r3, r1
 80028c8:	431a      	orrs	r2, r3
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	621a      	str	r2, [r3, #32]
}
 80028ce:	46c0      	nop			; (mov r8, r8)
 80028d0:	46bd      	mov	sp, r7
 80028d2:	b006      	add	sp, #24
 80028d4:	bd80      	pop	{r7, pc}
	...

080028d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b084      	sub	sp, #16
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
 80028e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	223c      	movs	r2, #60	; 0x3c
 80028e6:	5c9b      	ldrb	r3, [r3, r2]
 80028e8:	2b01      	cmp	r3, #1
 80028ea:	d101      	bne.n	80028f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80028ec:	2302      	movs	r3, #2
 80028ee:	e047      	b.n	8002980 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	223c      	movs	r2, #60	; 0x3c
 80028f4:	2101      	movs	r1, #1
 80028f6:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	223d      	movs	r2, #61	; 0x3d
 80028fc:	2102      	movs	r1, #2
 80028fe:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	689b      	ldr	r3, [r3, #8]
 800290e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	2270      	movs	r2, #112	; 0x70
 8002914:	4393      	bics	r3, r2
 8002916:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	68fa      	ldr	r2, [r7, #12]
 800291e:	4313      	orrs	r3, r2
 8002920:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	68fa      	ldr	r2, [r7, #12]
 8002928:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	4a16      	ldr	r2, [pc, #88]	; (8002988 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002930:	4293      	cmp	r3, r2
 8002932:	d00f      	beq.n	8002954 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681a      	ldr	r2, [r3, #0]
 8002938:	2380      	movs	r3, #128	; 0x80
 800293a:	05db      	lsls	r3, r3, #23
 800293c:	429a      	cmp	r2, r3
 800293e:	d009      	beq.n	8002954 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a11      	ldr	r2, [pc, #68]	; (800298c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d004      	beq.n	8002954 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4a10      	ldr	r2, [pc, #64]	; (8002990 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002950:	4293      	cmp	r3, r2
 8002952:	d10c      	bne.n	800296e <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002954:	68bb      	ldr	r3, [r7, #8]
 8002956:	2280      	movs	r2, #128	; 0x80
 8002958:	4393      	bics	r3, r2
 800295a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	68ba      	ldr	r2, [r7, #8]
 8002962:	4313      	orrs	r3, r2
 8002964:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	68ba      	ldr	r2, [r7, #8]
 800296c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	223d      	movs	r2, #61	; 0x3d
 8002972:	2101      	movs	r1, #1
 8002974:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	223c      	movs	r2, #60	; 0x3c
 800297a:	2100      	movs	r1, #0
 800297c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800297e:	2300      	movs	r3, #0
}
 8002980:	0018      	movs	r0, r3
 8002982:	46bd      	mov	sp, r7
 8002984:	b004      	add	sp, #16
 8002986:	bd80      	pop	{r7, pc}
 8002988:	40012c00 	.word	0x40012c00
 800298c:	40000400 	.word	0x40000400
 8002990:	40014000 	.word	0x40014000

08002994 <__libc_init_array>:
 8002994:	b570      	push	{r4, r5, r6, lr}
 8002996:	2600      	movs	r6, #0
 8002998:	4d0c      	ldr	r5, [pc, #48]	; (80029cc <__libc_init_array+0x38>)
 800299a:	4c0d      	ldr	r4, [pc, #52]	; (80029d0 <__libc_init_array+0x3c>)
 800299c:	1b64      	subs	r4, r4, r5
 800299e:	10a4      	asrs	r4, r4, #2
 80029a0:	42a6      	cmp	r6, r4
 80029a2:	d109      	bne.n	80029b8 <__libc_init_array+0x24>
 80029a4:	2600      	movs	r6, #0
 80029a6:	f000 f821 	bl	80029ec <_init>
 80029aa:	4d0a      	ldr	r5, [pc, #40]	; (80029d4 <__libc_init_array+0x40>)
 80029ac:	4c0a      	ldr	r4, [pc, #40]	; (80029d8 <__libc_init_array+0x44>)
 80029ae:	1b64      	subs	r4, r4, r5
 80029b0:	10a4      	asrs	r4, r4, #2
 80029b2:	42a6      	cmp	r6, r4
 80029b4:	d105      	bne.n	80029c2 <__libc_init_array+0x2e>
 80029b6:	bd70      	pop	{r4, r5, r6, pc}
 80029b8:	00b3      	lsls	r3, r6, #2
 80029ba:	58eb      	ldr	r3, [r5, r3]
 80029bc:	4798      	blx	r3
 80029be:	3601      	adds	r6, #1
 80029c0:	e7ee      	b.n	80029a0 <__libc_init_array+0xc>
 80029c2:	00b3      	lsls	r3, r6, #2
 80029c4:	58eb      	ldr	r3, [r5, r3]
 80029c6:	4798      	blx	r3
 80029c8:	3601      	adds	r6, #1
 80029ca:	e7f2      	b.n	80029b2 <__libc_init_array+0x1e>
 80029cc:	08002a34 	.word	0x08002a34
 80029d0:	08002a34 	.word	0x08002a34
 80029d4:	08002a34 	.word	0x08002a34
 80029d8:	08002a38 	.word	0x08002a38

080029dc <memset>:
 80029dc:	0003      	movs	r3, r0
 80029de:	1812      	adds	r2, r2, r0
 80029e0:	4293      	cmp	r3, r2
 80029e2:	d100      	bne.n	80029e6 <memset+0xa>
 80029e4:	4770      	bx	lr
 80029e6:	7019      	strb	r1, [r3, #0]
 80029e8:	3301      	adds	r3, #1
 80029ea:	e7f9      	b.n	80029e0 <memset+0x4>

080029ec <_init>:
 80029ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029ee:	46c0      	nop			; (mov r8, r8)
 80029f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029f2:	bc08      	pop	{r3}
 80029f4:	469e      	mov	lr, r3
 80029f6:	4770      	bx	lr

080029f8 <_fini>:
 80029f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029fa:	46c0      	nop			; (mov r8, r8)
 80029fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029fe:	bc08      	pop	{r3}
 8002a00:	469e      	mov	lr, r3
 8002a02:	4770      	bx	lr
