{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1467057290727 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1467057290728 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 27 16:54:50 2016 " "Processing started: Mon Jun 27 16:54:50 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1467057290728 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1467057290728 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off demo_fsm -c demo_fsm " "Command: quartus_map --read_settings_files=on --write_settings_files=off demo_fsm -c demo_fsm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1467057290729 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1467057291004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/laurocruz/Documents/MC613/snakes_vhdl2/src/snake_lib/snake_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/laurocruz/Documents/MC613/snakes_vhdl2/src/snake_lib/snake_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 snake_pack " "Found design unit 1: snake_pack" {  } { { "../src/snake_lib/snake_pack.vhd" "" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl2/src/snake_lib/snake_pack.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467057291507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467057291507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demo_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demo_fsm-Behavior " "Found design unit 1: demo_fsm-Behavior" {  } { { "demo_fsm.vhd" "" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl2/demo_fsm/demo_fsm.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467057291510 ""} { "Info" "ISGN_ENTITY_NAME" "1 demo_fsm " "Found entity 1: demo_fsm" {  } { { "demo_fsm.vhd" "" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl2/demo_fsm/demo_fsm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467057291510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467057291510 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "demo_fsm " "Elaborating entity \"demo_fsm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1467057291637 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/laurocruz/Documents/MC613/snakes_vhdl2/src/snake_lib/snake_fsm.vhd 2 1 " "Using design file /home/laurocruz/Documents/MC613/snakes_vhdl2/src/snake_lib/snake_fsm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 snake_fsm-Behavior " "Found design unit 1: snake_fsm-Behavior" {  } { { "snake_fsm.vhd" "" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl2/src/snake_lib/snake_fsm.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467057291658 ""} { "Info" "ISGN_ENTITY_NAME" "1 snake_fsm " "Found entity 1: snake_fsm" {  } { { "snake_fsm.vhd" "" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl2/src/snake_lib/snake_fsm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467057291658 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1467057291658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_fsm snake_fsm:fsm1 " "Elaborating entity \"snake_fsm\" for hierarchy \"snake_fsm:fsm1\"" {  } { { "demo_fsm.vhd" "fsm1" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl2/demo_fsm/demo_fsm.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467057291660 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "snake_fsm.vhd" "" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl2/src/snake_lib/snake_fsm.vhd" 14 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1467057291974 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1467057291974 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "snake_fsm:fsm1\|dir\[1\] snake_fsm:fsm1\|dir\[1\]~_emulated snake_fsm:fsm1\|dir\[1\]~1 " "Register \"snake_fsm:fsm1\|dir\[1\]\" is converted into an equivalent circuit using register \"snake_fsm:fsm1\|dir\[1\]~_emulated\" and latch \"snake_fsm:fsm1\|dir\[1\]~1\"" {  } { { "snake_fsm.vhd" "" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl2/src/snake_lib/snake_fsm.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1467057291975 "|demo_fsm|snake_fsm:fsm1|dir[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "snake_fsm:fsm1\|dir\[0\] snake_fsm:fsm1\|dir\[0\]~_emulated snake_fsm:fsm1\|dir\[0\]~6 " "Register \"snake_fsm:fsm1\|dir\[0\]\" is converted into an equivalent circuit using register \"snake_fsm:fsm1\|dir\[0\]~_emulated\" and latch \"snake_fsm:fsm1\|dir\[0\]~6\"" {  } { { "snake_fsm.vhd" "" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl2/src/snake_lib/snake_fsm.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1467057291975 "|demo_fsm|snake_fsm:fsm1|dir[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1467057291975 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GROW_S VCC " "Pin \"GROW_S\" is stuck at VCC" {  } { { "demo_fsm.vhd" "" { Text "/home/laurocruz/Documents/MC613/snakes_vhdl2/demo_fsm/demo_fsm.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1467057291995 "|demo_fsm|GROW_S"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1467057291995 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1467057292138 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467057292138 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41 " "Implemented 41 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1467057292198 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1467057292198 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1467057292198 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1467057292198 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "649 " "Peak virtual memory: 649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1467057292208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 27 16:54:52 2016 " "Processing ended: Mon Jun 27 16:54:52 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1467057292208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1467057292208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1467057292208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1467057292208 ""}
