Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Mar  5 18:04:34 2025
| Host         : insa-11278 running 64-bit Linux Mint 21.1
| Command      : report_methodology -file Compteur_8bits_methodology_drc_routed.rpt -pb Compteur_8bits_methodology_drc_routed.pb -rpx Compteur_8bits_methodology_drc_routed.rpx
| Design       : Compteur_8bits
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 45
+-----------+----------+--------------------------------+------------+
| Rule      | Severity | Description                    | Violations |
+-----------+----------+--------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert   | 16         |
| TIMING-18 | Warning  | Missing input or output delay  | 20         |
| TIMING-20 | Warning  | Non-clocked latch              | 8          |
| LATCH-1   | Advisory | Existing latches in the design | 1          |
+-----------+----------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell count_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) count_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell count_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) count_reg[0]_C/CLR, count_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell count_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) count_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell count_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) count_reg[1]_C/CLR, count_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell count_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) count_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell count_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) count_reg[2]_C/CLR, count_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell count_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) count_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell count_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) count_reg[3]_C/CLR, count_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell count_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) count_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell count_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) count_reg[4]_C/CLR, count_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell count_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) count_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell count_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) count_reg[5]_C/CLR, count_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell count_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) count_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell count_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) count_reg[6]_C/CLR, count_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell count_reg[7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) count_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell count_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) count_reg[7]_C/CLR, count_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on Din[0] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on Din[1] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on Din[2] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on Din[3] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on Din[4] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on Din[5] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on Din[6] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on Din[7] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on EN relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on LOAD relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on RST relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on SENS relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on Dout[0] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on Dout[1] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on Dout[2] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on Dout[3] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on Dout[4] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on Dout[5] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on Dout[6] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on Dout[7] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch count_reg[0]_LDC cannot be properly analyzed as its control pin count_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch count_reg[1]_LDC cannot be properly analyzed as its control pin count_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch count_reg[2]_LDC cannot be properly analyzed as its control pin count_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch count_reg[3]_LDC cannot be properly analyzed as its control pin count_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch count_reg[4]_LDC cannot be properly analyzed as its control pin count_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch count_reg[5]_LDC cannot be properly analyzed as its control pin count_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch count_reg[6]_LDC cannot be properly analyzed as its control pin count_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch count_reg[7]_LDC cannot be properly analyzed as its control pin count_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 8 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


