Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: cpu.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cpu.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cpu"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : cpu
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\select_5bit.v" into library work
Parsing module <select_5bit>.
Analyzing Verilog file "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\select_32bit.v" into library work
Parsing module <select_32bit>.
Analyzing Verilog file "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\reg_file.v" into library work
Parsing module <reg_file>.
Analyzing Verilog file "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\pc_select.v" into library work
Parsing module <pc_select>.
Analyzing Verilog file "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\pc.v" into library work
Parsing module <pc>.
Analyzing Verilog file "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\npc_adder.v" into library work
Parsing module <npc_adder>.
Analyzing Verilog file "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\ir.v" into library work
Parsing module <ir>.
Analyzing Verilog file "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\instruction_memory.v" into library work
Parsing module <instruction_memory>.
Analyzing Verilog file "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\extender.v" into library work
Parsing module <extender>.
Analyzing Verilog file "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\equal_judge.v" into library work
Parsing module <equal_judge>.
Analyzing Verilog file "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\data_memory.v" into library work
Parsing module <data_memory>.
Analyzing Verilog file "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\data_late.v" into library work
Parsing module <data_late>.
Analyzing Verilog file "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\control_unit.v" into library work
Parsing module <control_unit>.
Analyzing Verilog file "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\alu.v" into library work
Parsing module <alu>.
Analyzing Verilog file "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\cpu.v" into library work
Parsing module <cpu>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <cpu>.

Elaborating module <pc>.

Elaborating module <npc_adder>.

Elaborating module <instruction_memory>.
Reading initialization file \"C:/Users/guo/Desktop/computer-composition-lab/CO_Lab2/instructions.txt\".
WARNING:HDLCompiler:91 - "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\instruction_memory.v" Line 35: Signal <data> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <ir>.

Elaborating module <select_5bit>.

Elaborating module <extender>.

Elaborating module <reg_file>.
Reading initialization file \"C:/Users/guo/Desktop/computer-composition-lab/CO_Lab2/register.txt\".

Elaborating module <data_late>.

Elaborating module <equal_judge>.

Elaborating module <select_32bit>.

Elaborating module <alu>.
WARNING:HDLCompiler:413 - "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\alu.v" Line 31: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\alu.v" Line 42: Result of 36-bit expression is truncated to fit in 32-bit target.

Elaborating module <data_memory>.
Reading initialization file \"C:/Users/guo/Desktop/computer-composition-lab/CO_Lab2/data.txt\".

Elaborating module <pc_select>.

Elaborating module <control_unit>.
WARNING:HDLCompiler:91 - "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\control_unit.v" Line 102: Signal <op_code> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\control_unit.v" Line 102: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:91 - "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\control_unit.v" Line 104: Signal <op_code> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\control_unit.v" Line 104: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:91 - "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\control_unit.v" Line 106: Signal <op_code> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\control_unit.v" Line 106: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:91 - "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\control_unit.v" Line 108: Signal <op_code> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\control_unit.v" Line 108: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:91 - "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\control_unit.v" Line 110: Signal <op_code> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\control_unit.v" Line 110: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:91 - "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\control_unit.v" Line 112: Signal <op_code> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\control_unit.v" Line 112: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:91 - "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\control_unit.v" Line 114: Signal <op_code> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\control_unit.v" Line 114: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:91 - "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\control_unit.v" Line 116: Signal <op_code> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\control_unit.v" Line 116: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:91 - "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\control_unit.v" Line 118: Signal <op_code> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\control_unit.v" Line 118: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\control_unit.v" Line 120: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:91 - "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\control_unit.v" Line 122: Signal <op_code> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\control_unit.v" Line 123: Signal <op_code> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\control_unit.v" Line 124: Signal <op_code> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu>.
    Related source file is "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\cpu.v".
    Summary:
	no macro.
Unit <cpu> synthesized.

Synthesizing Unit <pc>.
    Related source file is "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\pc.v".
    Found 32-bit register for signal <current_address>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <pc> synthesized.

Synthesizing Unit <npc_adder>.
    Related source file is "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\npc_adder.v".
    Found 32-bit adder for signal <npc> created at line 26.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <npc_adder> synthesized.

Synthesizing Unit <instruction_memory>.
    Related source file is "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\instruction_memory.v".
WARNING:Xst:647 - Input <address<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2999 - Signal 'data', unconnected in block 'instruction_memory', is tied to its initial value.
    Found 256x32-bit single-port Read Only RAM <Mram_data> for signal <data>.
WARNING:Xst:737 - Found 1-bit latch for signal <out<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 RAM(s).
	inferred  32 Latch(s).
Unit <instruction_memory> synthesized.

Synthesizing Unit <ir>.
    Related source file is "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\ir.v".
    Found 32-bit register for signal <out>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <ir> synthesized.

Synthesizing Unit <select_5bit>.
    Related source file is "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\select_5bit.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <select_5bit> synthesized.

Synthesizing Unit <extender>.
    Related source file is "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\extender.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <extender> synthesized.

Synthesizing Unit <reg_file>.
    Related source file is "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\reg_file.v".
    Found 32x32-bit dual-port RAM <Mram_data> for signal <data>.
    Summary:
	inferred   2 RAM(s).
	inferred   2 Multiplexer(s).
Unit <reg_file> synthesized.

Synthesizing Unit <data_late>.
    Related source file is "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\data_late.v".
    Found 32-bit register for signal <out>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <data_late> synthesized.

Synthesizing Unit <equal_judge>.
    Related source file is "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\equal_judge.v".
    Found 32-bit comparator equal for signal <out> created at line 26
    Summary:
	inferred   1 Comparator(s).
Unit <equal_judge> synthesized.

Synthesizing Unit <select_32bit>.
    Related source file is "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\select_32bit.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <select_32bit> synthesized.

Synthesizing Unit <alu>.
    Related source file is "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\alu.v".
    Found 32-bit subtractor for signal <srca[31]_srcb[31]_sub_4_OUT> created at line 36.
    Found 32-bit adder for signal <srca[31]_srcb[31]_add_2_OUT> created at line 35.
    Found 32-bit adder for signal <srca[31]_srcb[29]_add_9_OUT> created at line 41.
    Found 32-bit 8-to-1 multiplexer for signal <result> created at line 34.
    Found 32-bit comparator greater for signal <srca[31]_srcb[31]_LessThan_8_o> created at line 40
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  11 Multiplexer(s).
Unit <alu> synthesized.

Synthesizing Unit <data_memory>.
    Related source file is "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\data_memory.v".
WARNING:Xst:647 - Input <address<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x32-bit single-port RAM <Mram_data> for signal <data>.
    Found 1-bit tristate buffer for signal <out<31>> created at line 32
    Found 1-bit tristate buffer for signal <out<30>> created at line 32
    Found 1-bit tristate buffer for signal <out<29>> created at line 32
    Found 1-bit tristate buffer for signal <out<28>> created at line 32
    Found 1-bit tristate buffer for signal <out<27>> created at line 32
    Found 1-bit tristate buffer for signal <out<26>> created at line 32
    Found 1-bit tristate buffer for signal <out<25>> created at line 32
    Found 1-bit tristate buffer for signal <out<24>> created at line 32
    Found 1-bit tristate buffer for signal <out<23>> created at line 32
    Found 1-bit tristate buffer for signal <out<22>> created at line 32
    Found 1-bit tristate buffer for signal <out<21>> created at line 32
    Found 1-bit tristate buffer for signal <out<20>> created at line 32
    Found 1-bit tristate buffer for signal <out<19>> created at line 32
    Found 1-bit tristate buffer for signal <out<18>> created at line 32
    Found 1-bit tristate buffer for signal <out<17>> created at line 32
    Found 1-bit tristate buffer for signal <out<16>> created at line 32
    Found 1-bit tristate buffer for signal <out<15>> created at line 32
    Found 1-bit tristate buffer for signal <out<14>> created at line 32
    Found 1-bit tristate buffer for signal <out<13>> created at line 32
    Found 1-bit tristate buffer for signal <out<12>> created at line 32
    Found 1-bit tristate buffer for signal <out<11>> created at line 32
    Found 1-bit tristate buffer for signal <out<10>> created at line 32
    Found 1-bit tristate buffer for signal <out<9>> created at line 32
    Found 1-bit tristate buffer for signal <out<8>> created at line 32
    Found 1-bit tristate buffer for signal <out<7>> created at line 32
    Found 1-bit tristate buffer for signal <out<6>> created at line 32
    Found 1-bit tristate buffer for signal <out<5>> created at line 32
    Found 1-bit tristate buffer for signal <out<4>> created at line 32
    Found 1-bit tristate buffer for signal <out<3>> created at line 32
    Found 1-bit tristate buffer for signal <out<2>> created at line 32
    Found 1-bit tristate buffer for signal <out<1>> created at line 32
    Found 1-bit tristate buffer for signal <out<0>> created at line 32
    Summary:
	inferred   1 RAM(s).
	inferred  32 Tristate(s).
Unit <data_memory> synthesized.

Synthesizing Unit <pc_select>.
    Related source file is "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\pc_select.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <pc_select> synthesized.

Synthesizing Unit <control_unit>.
    Related source file is "C:\Users\guo\Desktop\computer-composition-lab\CO_Lab2\control_unit.v".
        sIF = 5'b00001
        sID = 5'b00010
        sEX = 5'b00100
        sMEM = 5'b01000
        sWB = 5'b10000
        J = 6'b000000
        BEQ = 6'b000010
        ALU = 6'b000100
        SW = 6'b001100
        LW = 6'b001110
WARNING:Xst:647 - Input <alu_func<10:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'instruction_read', unconnected in block 'control_unit', is tied to its initial value (1).
    Found 1-bit register for signal <renew_pc>.
    Found 5-bit register for signal <current_state>.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   6 D-type flip-flop(s).
	inferred   5 Latch(s).
	inferred   5 Multiplexer(s).
Unit <control_unit> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 256x32-bit single-port RAM                            : 1
 256x32-bit single-port Read Only RAM                  : 1
 32x32-bit dual-port RAM                               : 2
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
# Registers                                            : 8
 1-bit register                                        : 1
 32-bit register                                       : 6
 5-bit register                                        : 1
# Latches                                              : 37
 1-bit latch                                           : 37
# Comparators                                          : 2
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 24
 1-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 5
 32-bit 2-to-1 multiplexer                             : 16
 5-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 32
 1-bit tristate buffer                                 : 32
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <out_8> of sequential type is unconnected in block <dl3>.
WARNING:Xst:2677 - Node <out_9> of sequential type is unconnected in block <dl3>.
WARNING:Xst:2677 - Node <out_10> of sequential type is unconnected in block <dl3>.
WARNING:Xst:2677 - Node <out_11> of sequential type is unconnected in block <dl3>.
WARNING:Xst:2677 - Node <out_12> of sequential type is unconnected in block <dl3>.
WARNING:Xst:2677 - Node <out_13> of sequential type is unconnected in block <dl3>.
WARNING:Xst:2677 - Node <out_14> of sequential type is unconnected in block <dl3>.
WARNING:Xst:2677 - Node <out_15> of sequential type is unconnected in block <dl3>.
WARNING:Xst:2677 - Node <out_16> of sequential type is unconnected in block <dl3>.
WARNING:Xst:2677 - Node <out_17> of sequential type is unconnected in block <dl3>.
WARNING:Xst:2677 - Node <out_18> of sequential type is unconnected in block <dl3>.
WARNING:Xst:2677 - Node <out_19> of sequential type is unconnected in block <dl3>.
WARNING:Xst:2677 - Node <out_20> of sequential type is unconnected in block <dl3>.
WARNING:Xst:2677 - Node <out_21> of sequential type is unconnected in block <dl3>.
WARNING:Xst:2677 - Node <out_22> of sequential type is unconnected in block <dl3>.
WARNING:Xst:2677 - Node <out_23> of sequential type is unconnected in block <dl3>.
WARNING:Xst:2677 - Node <out_24> of sequential type is unconnected in block <dl3>.
WARNING:Xst:2677 - Node <out_25> of sequential type is unconnected in block <dl3>.
WARNING:Xst:2677 - Node <out_26> of sequential type is unconnected in block <dl3>.
WARNING:Xst:2677 - Node <out_27> of sequential type is unconnected in block <dl3>.
WARNING:Xst:2677 - Node <out_28> of sequential type is unconnected in block <dl3>.
WARNING:Xst:2677 - Node <out_29> of sequential type is unconnected in block <dl3>.
WARNING:Xst:2677 - Node <out_30> of sequential type is unconnected in block <dl3>.
WARNING:Xst:2677 - Node <out_31> of sequential type is unconnected in block <dl3>.
WARNING:Xst:1294 - Latch <out_28> is equivalent to a wire in block <instruction_memory>.
WARNING:Xst:1294 - Latch <out_30> is equivalent to a wire in block <instruction_memory>.
WARNING:Xst:1294 - Latch <out_29> is equivalent to a wire in block <instruction_memory>.
WARNING:Xst:1294 - Latch <out_27> is equivalent to a wire in block <instruction_memory>.
WARNING:Xst:1294 - Latch <out_26> is equivalent to a wire in block <instruction_memory>.
WARNING:Xst:1294 - Latch <out_25> is equivalent to a wire in block <instruction_memory>.
WARNING:Xst:1294 - Latch <out_24> is equivalent to a wire in block <instruction_memory>.
WARNING:Xst:1294 - Latch <out_23> is equivalent to a wire in block <instruction_memory>.
WARNING:Xst:1294 - Latch <out_22> is equivalent to a wire in block <instruction_memory>.
WARNING:Xst:1294 - Latch <out_21> is equivalent to a wire in block <instruction_memory>.
WARNING:Xst:1294 - Latch <out_20> is equivalent to a wire in block <instruction_memory>.
WARNING:Xst:1294 - Latch <out_19> is equivalent to a wire in block <instruction_memory>.
WARNING:Xst:1294 - Latch <out_18> is equivalent to a wire in block <instruction_memory>.
WARNING:Xst:1294 - Latch <out_17> is equivalent to a wire in block <instruction_memory>.
WARNING:Xst:1294 - Latch <out_16> is equivalent to a wire in block <instruction_memory>.
WARNING:Xst:1294 - Latch <out_15> is equivalent to a wire in block <instruction_memory>.
WARNING:Xst:1294 - Latch <out_14> is equivalent to a wire in block <instruction_memory>.
WARNING:Xst:1294 - Latch <out_13> is equivalent to a wire in block <instruction_memory>.
WARNING:Xst:1294 - Latch <out_12> is equivalent to a wire in block <instruction_memory>.
WARNING:Xst:1294 - Latch <out_11> is equivalent to a wire in block <instruction_memory>.
WARNING:Xst:1294 - Latch <out_10> is equivalent to a wire in block <instruction_memory>.
WARNING:Xst:1294 - Latch <out_9> is equivalent to a wire in block <instruction_memory>.
WARNING:Xst:1294 - Latch <out_8> is equivalent to a wire in block <instruction_memory>.
WARNING:Xst:1294 - Latch <out_7> is equivalent to a wire in block <instruction_memory>.
WARNING:Xst:1294 - Latch <out_6> is equivalent to a wire in block <instruction_memory>.
WARNING:Xst:1294 - Latch <out_5> is equivalent to a wire in block <instruction_memory>.
WARNING:Xst:1294 - Latch <out_4> is equivalent to a wire in block <instruction_memory>.
WARNING:Xst:1294 - Latch <out_3> is equivalent to a wire in block <instruction_memory>.
WARNING:Xst:1294 - Latch <out_2> is equivalent to a wire in block <instruction_memory>.
WARNING:Xst:1294 - Latch <out_1> is equivalent to a wire in block <instruction_memory>.
WARNING:Xst:1294 - Latch <out_0> is equivalent to a wire in block <instruction_memory>.
WARNING:Xst:1294 - Latch <out_31> is equivalent to a wire in block <instruction_memory>.

Synthesizing (advanced) Unit <cpu>.
INFO:Xst:3226 - The RAM <instruction_memory/Mram_data> will be implemented as a BLOCK RAM, absorbing the following register(s): <pc/current_address>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <renew_pc>      | high     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <next_pc<7:0>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <reg_file/Mram_data> will be implemented as a BLOCK RAM, absorbing the following register(s): <ir/out>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | fall     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <reg_write_address> |          |
    |     diA            | connected to signal <reg_write_data> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | fall     |
    |     addrB          | connected to signal <op_ir_in<25:21>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3225 - The RAM <data_memory/Mram_data> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | fall     |
    |     weA            | connected to signal <data_memory_write> | high     |
    |     addrA          | connected to signal <data_memory_address> |          |
    |     diA            | connected to signal <read_data_b>   |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | fall     |
    |     addrB          | connected to signal <alu_res<7:0>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <reg_file/Mram_data1> will be implemented as a BLOCK RAM, absorbing the following register(s): <ir/out>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | fall     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <reg_write_address> |          |
    |     diA            | connected to signal <reg_write_data> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | fall     |
    |     addrB          | connected to signal <op_ir_in<20:16>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <cpu> synthesized (advanced).
WARNING:Xst:2677 - Node <dl3/out_8> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <dl3/out_9> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <dl3/out_10> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <dl3/out_11> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <dl3/out_12> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <dl3/out_13> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <dl3/out_14> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <dl3/out_15> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <dl3/out_16> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <dl3/out_17> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <dl3/out_18> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <dl3/out_19> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <dl3/out_20> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <dl3/out_21> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <dl3/out_22> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <dl3/out_23> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <dl3/out_24> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <dl3/out_25> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <dl3/out_26> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <dl3/out_27> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <dl3/out_28> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <dl3/out_29> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <dl3/out_30> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <dl3/out_31> of sequential type is unconnected in block <cpu>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 256x32-bit dual-port block RAM                        : 1
 256x32-bit single-port block Read Only RAM            : 1
 32x32-bit dual-port block RAM                         : 2
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
# Registers                                            : 174
 Flip-Flops                                            : 174
# Comparators                                          : 2
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 24
 1-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 5
 32-bit 2-to-1 multiplexer                             : 16
 5-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2042 - Unit cpu: 32 internal tristates are replaced by logic (pull-up yes): data_memory_out<0>, data_memory_out<10>, data_memory_out<11>, data_memory_out<12>, data_memory_out<13>, data_memory_out<14>, data_memory_out<15>, data_memory_out<16>, data_memory_out<17>, data_memory_out<18>, data_memory_out<19>, data_memory_out<1>, data_memory_out<20>, data_memory_out<21>, data_memory_out<22>, data_memory_out<23>, data_memory_out<24>, data_memory_out<25>, data_memory_out<26>, data_memory_out<27>, data_memory_out<28>, data_memory_out<29>, data_memory_out<2>, data_memory_out<30>, data_memory_out<31>, data_memory_out<3>, data_memory_out<4>, data_memory_out<5>, data_memory_out<6>, data_memory_out<7>, data_memory_out<8>, data_memory_out<9>.

Optimizing unit <cpu> ...

Optimizing unit <control_unit> ...

Optimizing unit <alu> ...
WARNING:Xst:1294 - Latch <instruction_memory/out_0> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <instruction_memory/out_31> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <instruction_memory/out_1> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <instruction_memory/out_2> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <instruction_memory/out_5> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <instruction_memory/out_3> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <instruction_memory/out_4> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <instruction_memory/out_8> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <instruction_memory/out_6> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <instruction_memory/out_7> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <instruction_memory/out_11> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <instruction_memory/out_9> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <instruction_memory/out_10> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <instruction_memory/out_12> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <instruction_memory/out_13> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <instruction_memory/out_16> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <instruction_memory/out_14> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <instruction_memory/out_15> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <instruction_memory/out_19> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <instruction_memory/out_17> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <instruction_memory/out_18> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <instruction_memory/out_22> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <instruction_memory/out_20> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <instruction_memory/out_21> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <instruction_memory/out_23> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <instruction_memory/out_24> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <instruction_memory/out_27> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <instruction_memory/out_25> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <instruction_memory/out_26> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <instruction_memory/out_28> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <instruction_memory/out_29> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <instruction_memory/out_30> is equivalent to a wire in block <cpu>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu, actual ratio is 5.
FlipFlop ir/out_27 has been replicated 1 time(s)
FlipFlop ir/out_28 has been replicated 2 time(s)
FlipFlop ir/out_29 has been replicated 2 time(s)
FlipFlop control_unit/current_state_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop control_unit/current_state_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop control_unit/current_state_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop control_unit/current_state_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop control_unit/current_state_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 184
 Flip-Flops                                            : 184

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : cpu.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 544
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 31
#      LUT2                        : 1
#      LUT3                        : 49
#      LUT4                        : 66
#      LUT5                        : 120
#      LUT6                        : 120
#      MUXCY                       : 89
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 189
#      FD                          : 10
#      FD_1                        : 105
#      FDE                         : 32
#      FDE_1                       : 37
#      LD                          : 5
# RAMS                             : 4
#      RAMB16BWER                  : 1
#      RAMB8BWER                   : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 231
#      OBUF                        : 231

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             184  out of  18224     1%  
 Number of Slice LUTs:                  389  out of   9112     4%  
    Number used as Logic:               389  out of   9112     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    433
   Number with an unused Flip Flop:     249  out of    433    57%  
   Number with an unused LUT:            44  out of    433    10%  
   Number of fully used LUT-FF pairs:   140  out of    433    32%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                         232
 Number of bonded IOBs:                 232  out of    232   100%  
    IOB Flip Flops/Latches:               5

Specific Feature Utilization:
 Number of Block RAM/FIFO:                3  out of     32     9%  
    Number using Block RAM only:          3
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------+-----------------------------------+-------+
Clock Signal                            | Clock buffer(FF name)             | Load  |
----------------------------------------+-----------------------------------+-------+
clk                                     | BUFGP                             | 188   |
control_unit/_n0072(control_unit/out1:O)| NONE(*)(control_unit/next_state_2)| 5     |
----------------------------------------+-----------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 16.368ns (Maximum Frequency: 61.096MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 12.738ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 16.368ns (frequency: 61.096MHz)
  Total number of paths / destination ports: 508211 / 396
-------------------------------------------------------------------------
Delay:               8.184ns (Levels of Logic = 29)
  Source:            ir/out_26 (FF)
  Destination:       instruction_memory/Mram_data (RAM)
  Source Clock:      clk falling
  Destination Clock: clk rising

  Data Path: ir/out_26 to instruction_memory/Mram_data
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q           15   0.447   1.210  ir/out_26 (ir/out_26)
     LUT5:I2->O           18   0.205   1.050  control_unit/op_code[5]_op_code[5]_OR_93_o21_2 (control_unit/op_code[5]_op_code[5]_OR_93_o21_1)
     LUT3:I2->O            6   0.205   0.973  mux2/Mmux_out11 (alu_in_a_0_OBUF)
     LUT4:I1->O            1   0.205   0.000  alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_lut<0> (alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<0> (alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<1> (alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<2> (alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<3> (alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<4> (alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<5> (alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<6> (alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<7> (alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<8> (alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<9> (alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<10> (alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<11> (alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<12> (alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<13> (alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<14> (alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<14>)
     MUXCY:CI->O           2   0.213   0.617  alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<15> (alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<15>)
     LUT5:I4->O            1   0.205   0.000  alu/Mmux_result7_rs_lut<0> (alu/Mmux_result7_rs_lut<0>)
     MUXCY:S->O            1   0.172   0.000  alu/Mmux_result7_rs_cy<0> (alu/Mmux_result7_rs_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  alu/Mmux_result7_rs_cy<1> (alu/Mmux_result7_rs_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  alu/Mmux_result7_rs_cy<2> (alu/Mmux_result7_rs_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  alu/Mmux_result7_rs_cy<3> (alu/Mmux_result7_rs_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  alu/Mmux_result7_rs_cy<4> (alu/Mmux_result7_rs_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  alu/Mmux_result7_rs_cy<5> (alu/Mmux_result7_rs_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  alu/Mmux_result7_rs_cy<6> (alu/Mmux_result7_rs_cy<6>)
     XORCY:CI->O           6   0.180   0.745  alu/Mmux_result7_rs_xor<7> (alu_res_7_OBUF)
     LUT5:I4->O            3   0.205   0.650  pc_select/Mmux_new_address301 (next_pc_7_OBUF)
     RAMB16BWER:ADDRA12        0.350          instruction_memory/Mram_data
    ----------------------------------------
    Total                      8.184ns (2.939ns logic, 5.245ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 593361 / 231
-------------------------------------------------------------------------
Offset:              12.738ns (Levels of Logic = 26)
  Source:            ir/out_26 (FF)
  Destination:       res_zero (PAD)
  Source Clock:      clk falling

  Data Path: ir/out_26 to res_zero
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q           15   0.447   1.210  ir/out_26 (ir/out_26)
     LUT5:I2->O           18   0.205   1.050  control_unit/op_code[5]_op_code[5]_OR_93_o21_2 (control_unit/op_code[5]_op_code[5]_OR_93_o21_1)
     LUT3:I2->O            6   0.205   0.973  mux2/Mmux_out11 (alu_in_a_0_OBUF)
     LUT4:I1->O            1   0.205   0.000  alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_lut<0> (alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<0> (alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<1> (alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<2> (alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<3> (alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<4> (alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<5> (alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<6> (alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<7> (alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<8> (alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<9> (alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<10> (alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<11> (alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<12> (alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<13> (alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<14> (alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<14>)
     MUXCY:CI->O           2   0.213   0.617  alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<15> (alu/Mcompar_srca[31]_srcb[31]_LessThan_8_o_cy<15>)
     LUT5:I4->O            1   0.205   0.000  alu/Mmux_result7_rs_lut<0> (alu/Mmux_result7_rs_lut<0>)
     MUXCY:S->O            1   0.172   0.000  alu/Mmux_result7_rs_cy<0> (alu/Mmux_result7_rs_cy<0>)
     XORCY:CI->O           6   0.180   1.109  alu/Mmux_result7_rs_xor<1> (alu_res_1_OBUF)
     LUT6:I0->O            1   0.203   0.924  alu/result[31]_GND_44_o_equal_1_o<31>5 (alu/result[31]_GND_44_o_equal_1_o<31>4)
     LUT6:I1->O            1   0.203   0.827  alu/result[31]_GND_44_o_equal_1_o<31>6 (alu/result[31]_GND_44_o_equal_1_o<31>5)
     LUT4:I0->O            1   0.203   0.579  alu/result[31]_GND_44_o_equal_1_o<31>8 (res_zero_OBUF)
     OBUF:I->O                 2.571          res_zero_OBUF (res_zero)
    ----------------------------------------
    Total                     12.738ns (5.450ns logic, 7.288ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
clk                |    7.849|    8.184|    7.680|         |
control_unit/_n0072|         |    1.216|         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control_unit/_n0072
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.776|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.67 secs
 
--> 

Total memory usage is 4522612 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  180 (   0 filtered)
Number of infos    :    6 (   0 filtered)

