

================================================================
== Vivado HLS Report for 'mul1'
================================================================
* Date:           Thu Feb  4 23:35:09 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Mul
* Solution:       solution5
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.470|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   46|   46|   46|   46|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   45|   45|         5|          -|          -|     9|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %B_9), !map !7"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %B_8), !map !14"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %B_7), !map !20"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %B_6), !map !26"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %B_5), !map !32"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %B_4), !map !38"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %B_3), !map !44"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %B_2), !map !50"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %B_1), !map !56"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %B_0), !map !62"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %C_9), !map !68"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %C_8), !map !72"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %C_7), !map !76"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %C_6), !map !80"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %C_5), !map !84"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %C_4), !map !88"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %C_3), !map !92"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %C_2), !map !96"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %C_1), !map !100"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %C_0), !map !104"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %A), !map !108"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([27 x i32]* %sparse_new), !map !113"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @mul1_str) nounwind"   --->   Operation 29 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.66ns)   --->   "br label %1" [Mul/new_sparse(s5).c:8]   --->   Operation 30 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 6.04>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%i = phi i4 [ 0, %0 ], [ %i_1, %2 ]"   --->   Operation 31 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.44ns)   --->   "%exitcond1 = icmp eq i4 %i, -7" [Mul/new_sparse(s5).c:8]   --->   Operation 32 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.77ns)   --->   "%i_1 = add i4 %i, 1" [Mul/new_sparse(s5).c:8]   --->   Operation 34 'add' 'i_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %3, label %2" [Mul/new_sparse(s5).c:8]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_cast = zext i4 %i to i6" [Mul/new_sparse(s5).c:8]   --->   Operation 36 'zext' 'tmp_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_3 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %i, i2 0)" [Mul/new_sparse(s5).c:8]   --->   Operation 37 'bitconcatenate' 'tmp_3' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.94ns)   --->   "%tmp_4 = sub i6 %tmp_3, %tmp_cast" [Mul/new_sparse(s5).c:11]   --->   Operation 38 'sub' 'tmp_4' <Predicate = (!exitcond1)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_4_cast = sext i6 %tmp_4 to i64" [Mul/new_sparse(s5).c:11]   --->   Operation 39 'sext' 'tmp_4_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sparse_new_addr = getelementptr [27 x i32]* %sparse_new, i64 0, i64 %tmp_4_cast" [Mul/new_sparse(s5).c:11]   --->   Operation 40 'getelementptr' 'sparse_new_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.94ns)   --->   "%tmp_7 = add i6 %tmp_4, 1" [Mul/new_sparse(s5).c:12]   --->   Operation 41 'add' 'tmp_7' <Predicate = (!exitcond1)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_7_cast = sext i6 %tmp_7 to i64" [Mul/new_sparse(s5).c:12]   --->   Operation 42 'sext' 'tmp_7_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sparse_new_addr_1 = getelementptr [27 x i32]* %sparse_new, i64 0, i64 %tmp_7_cast" [Mul/new_sparse(s5).c:12]   --->   Operation 43 'getelementptr' 'sparse_new_addr_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (2.15ns)   --->   "%r = load i32* %sparse_new_addr, align 4" [Mul/new_sparse(s5).c:11]   --->   Operation 44 'load' 'r' <Predicate = (!exitcond1)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 45 [2/2] (2.15ns)   --->   "%c = load i32* %sparse_new_addr_1, align 4" [Mul/new_sparse(s5).c:12]   --->   Operation 45 'load' 'c' <Predicate = (!exitcond1)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "ret void" [Mul/new_sparse(s5).c:20]   --->   Operation 46 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.30>
ST_3 : Operation 47 [1/1] (1.94ns)   --->   "%tmp_8 = add i6 %tmp_4, 2" [Mul/new_sparse(s5).c:13]   --->   Operation 47 'add' 'tmp_8' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_8_cast = sext i6 %tmp_8 to i64" [Mul/new_sparse(s5).c:13]   --->   Operation 48 'sext' 'tmp_8_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%sparse_new_addr_2 = getelementptr [27 x i32]* %sparse_new, i64 0, i64 %tmp_8_cast" [Mul/new_sparse(s5).c:13]   --->   Operation 49 'getelementptr' 'sparse_new_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/2] (2.15ns)   --->   "%r = load i32* %sparse_new_addr, align 4" [Mul/new_sparse(s5).c:11]   --->   Operation 50 'load' 'r' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 51 [1/2] (2.15ns)   --->   "%c = load i32* %sparse_new_addr_1, align 4" [Mul/new_sparse(s5).c:12]   --->   Operation 51 'load' 'c' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 52 [2/2] (2.15ns)   --->   "%val = load i32* %sparse_new_addr_2, align 4" [Mul/new_sparse(s5).c:13]   --->   Operation 52 'load' 'val' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_1 = sext i32 %c to i64" [Mul/new_sparse(s5).c:17]   --->   Operation 53 'sext' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%B_0_addr = getelementptr [10 x i32]* %B_0, i64 0, i64 %tmp_1" [Mul/new_sparse(s5).c:17]   --->   Operation 54 'getelementptr' 'B_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [2/2] (2.15ns)   --->   "%B_0_load = load i32* %B_0_addr, align 4" [Mul/new_sparse(s5).c:17]   --->   Operation 55 'load' 'B_0_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%B_1_addr = getelementptr [10 x i32]* %B_1, i64 0, i64 %tmp_1" [Mul/new_sparse(s5).c:17]   --->   Operation 56 'getelementptr' 'B_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (2.15ns)   --->   "%B_1_load = load i32* %B_1_addr, align 4" [Mul/new_sparse(s5).c:17]   --->   Operation 57 'load' 'B_1_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%B_2_addr = getelementptr [10 x i32]* %B_2, i64 0, i64 %tmp_1" [Mul/new_sparse(s5).c:17]   --->   Operation 58 'getelementptr' 'B_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (2.15ns)   --->   "%B_2_load = load i32* %B_2_addr, align 4" [Mul/new_sparse(s5).c:17]   --->   Operation 59 'load' 'B_2_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%B_3_addr = getelementptr [10 x i32]* %B_3, i64 0, i64 %tmp_1" [Mul/new_sparse(s5).c:17]   --->   Operation 60 'getelementptr' 'B_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [2/2] (2.15ns)   --->   "%B_3_load = load i32* %B_3_addr, align 4" [Mul/new_sparse(s5).c:17]   --->   Operation 61 'load' 'B_3_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%B_4_addr = getelementptr [10 x i32]* %B_4, i64 0, i64 %tmp_1" [Mul/new_sparse(s5).c:17]   --->   Operation 62 'getelementptr' 'B_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [2/2] (2.15ns)   --->   "%B_4_load = load i32* %B_4_addr, align 4" [Mul/new_sparse(s5).c:17]   --->   Operation 63 'load' 'B_4_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%B_5_addr = getelementptr [10 x i32]* %B_5, i64 0, i64 %tmp_1" [Mul/new_sparse(s5).c:17]   --->   Operation 64 'getelementptr' 'B_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [2/2] (2.15ns)   --->   "%B_5_load = load i32* %B_5_addr, align 4" [Mul/new_sparse(s5).c:17]   --->   Operation 65 'load' 'B_5_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%B_6_addr = getelementptr [10 x i32]* %B_6, i64 0, i64 %tmp_1" [Mul/new_sparse(s5).c:17]   --->   Operation 66 'getelementptr' 'B_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [2/2] (2.15ns)   --->   "%B_6_load = load i32* %B_6_addr, align 4" [Mul/new_sparse(s5).c:17]   --->   Operation 67 'load' 'B_6_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%B_7_addr = getelementptr [10 x i32]* %B_7, i64 0, i64 %tmp_1" [Mul/new_sparse(s5).c:17]   --->   Operation 68 'getelementptr' 'B_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [2/2] (2.15ns)   --->   "%B_7_load = load i32* %B_7_addr, align 4" [Mul/new_sparse(s5).c:17]   --->   Operation 69 'load' 'B_7_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%B_8_addr = getelementptr [10 x i32]* %B_8, i64 0, i64 %tmp_1" [Mul/new_sparse(s5).c:17]   --->   Operation 70 'getelementptr' 'B_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [2/2] (2.15ns)   --->   "%B_8_load = load i32* %B_8_addr, align 4" [Mul/new_sparse(s5).c:17]   --->   Operation 71 'load' 'B_8_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%B_9_addr = getelementptr [10 x i32]* %B_9, i64 0, i64 %tmp_1" [Mul/new_sparse(s5).c:17]   --->   Operation 72 'getelementptr' 'B_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [2/2] (2.15ns)   --->   "%B_9_load = load i32* %B_9_addr, align 4" [Mul/new_sparse(s5).c:17]   --->   Operation 73 'load' 'B_9_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 74 [1/2] (2.15ns)   --->   "%val = load i32* %sparse_new_addr_2, align 4" [Mul/new_sparse(s5).c:13]   --->   Operation 74 'load' 'val' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 75 [1/2] (2.15ns)   --->   "%B_0_load = load i32* %B_0_addr, align 4" [Mul/new_sparse(s5).c:17]   --->   Operation 75 'load' 'B_0_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 76 [1/2] (2.15ns)   --->   "%B_1_load = load i32* %B_1_addr, align 4" [Mul/new_sparse(s5).c:17]   --->   Operation 76 'load' 'B_1_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 77 [1/2] (2.15ns)   --->   "%B_2_load = load i32* %B_2_addr, align 4" [Mul/new_sparse(s5).c:17]   --->   Operation 77 'load' 'B_2_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 78 [1/2] (2.15ns)   --->   "%B_3_load = load i32* %B_3_addr, align 4" [Mul/new_sparse(s5).c:17]   --->   Operation 78 'load' 'B_3_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 79 [1/2] (2.15ns)   --->   "%B_4_load = load i32* %B_4_addr, align 4" [Mul/new_sparse(s5).c:17]   --->   Operation 79 'load' 'B_4_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 80 [1/2] (2.15ns)   --->   "%B_5_load = load i32* %B_5_addr, align 4" [Mul/new_sparse(s5).c:17]   --->   Operation 80 'load' 'B_5_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 81 [1/2] (2.15ns)   --->   "%B_6_load = load i32* %B_6_addr, align 4" [Mul/new_sparse(s5).c:17]   --->   Operation 81 'load' 'B_6_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 82 [1/2] (2.15ns)   --->   "%B_7_load = load i32* %B_7_addr, align 4" [Mul/new_sparse(s5).c:17]   --->   Operation 82 'load' 'B_7_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 83 [1/2] (2.15ns)   --->   "%B_8_load = load i32* %B_8_addr, align 4" [Mul/new_sparse(s5).c:17]   --->   Operation 83 'load' 'B_8_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 84 [1/2] (2.15ns)   --->   "%B_9_load = load i32* %B_9_addr, align 4" [Mul/new_sparse(s5).c:17]   --->   Operation 84 'load' 'B_9_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 5 <SV = 4> <Delay = 8.47>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_2 = sext i32 %r to i64" [Mul/new_sparse(s5).c:17]   --->   Operation 85 'sext' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (8.47ns)   --->   "%tmp_5 = mul nsw i32 %B_0_load, %val" [Mul/new_sparse(s5).c:17]   --->   Operation 86 'mul' 'tmp_5' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%C_0_addr = getelementptr [10 x i32]* %C_0, i64 0, i64 %tmp_2" [Mul/new_sparse(s5).c:17]   --->   Operation 87 'getelementptr' 'C_0_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [2/2] (2.15ns)   --->   "%C_0_load = load i32* %C_0_addr, align 4" [Mul/new_sparse(s5).c:17]   --->   Operation 88 'load' 'C_0_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 89 [1/1] (8.47ns)   --->   "%tmp_5_1 = mul nsw i32 %B_1_load, %val" [Mul/new_sparse(s5).c:17]   --->   Operation 89 'mul' 'tmp_5_1' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%C_1_addr = getelementptr [10 x i32]* %C_1, i64 0, i64 %tmp_2" [Mul/new_sparse(s5).c:17]   --->   Operation 90 'getelementptr' 'C_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [2/2] (2.15ns)   --->   "%C_1_load = load i32* %C_1_addr, align 4" [Mul/new_sparse(s5).c:17]   --->   Operation 91 'load' 'C_1_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 92 [1/1] (8.47ns)   --->   "%tmp_5_2 = mul nsw i32 %B_2_load, %val" [Mul/new_sparse(s5).c:17]   --->   Operation 92 'mul' 'tmp_5_2' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%C_2_addr = getelementptr [10 x i32]* %C_2, i64 0, i64 %tmp_2" [Mul/new_sparse(s5).c:17]   --->   Operation 93 'getelementptr' 'C_2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [2/2] (2.15ns)   --->   "%C_2_load = load i32* %C_2_addr, align 4" [Mul/new_sparse(s5).c:17]   --->   Operation 94 'load' 'C_2_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 95 [1/1] (8.47ns)   --->   "%tmp_5_3 = mul nsw i32 %B_3_load, %val" [Mul/new_sparse(s5).c:17]   --->   Operation 95 'mul' 'tmp_5_3' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%C_3_addr = getelementptr [10 x i32]* %C_3, i64 0, i64 %tmp_2" [Mul/new_sparse(s5).c:17]   --->   Operation 96 'getelementptr' 'C_3_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [2/2] (2.15ns)   --->   "%C_3_load = load i32* %C_3_addr, align 4" [Mul/new_sparse(s5).c:17]   --->   Operation 97 'load' 'C_3_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 98 [1/1] (8.47ns)   --->   "%tmp_5_4 = mul nsw i32 %B_4_load, %val" [Mul/new_sparse(s5).c:17]   --->   Operation 98 'mul' 'tmp_5_4' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%C_4_addr = getelementptr [10 x i32]* %C_4, i64 0, i64 %tmp_2" [Mul/new_sparse(s5).c:17]   --->   Operation 99 'getelementptr' 'C_4_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [2/2] (2.15ns)   --->   "%C_4_load = load i32* %C_4_addr, align 4" [Mul/new_sparse(s5).c:17]   --->   Operation 100 'load' 'C_4_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 101 [1/1] (8.47ns)   --->   "%tmp_5_5 = mul nsw i32 %B_5_load, %val" [Mul/new_sparse(s5).c:17]   --->   Operation 101 'mul' 'tmp_5_5' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%C_5_addr = getelementptr [10 x i32]* %C_5, i64 0, i64 %tmp_2" [Mul/new_sparse(s5).c:17]   --->   Operation 102 'getelementptr' 'C_5_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [2/2] (2.15ns)   --->   "%C_5_load = load i32* %C_5_addr, align 4" [Mul/new_sparse(s5).c:17]   --->   Operation 103 'load' 'C_5_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 104 [1/1] (8.47ns)   --->   "%tmp_5_6 = mul nsw i32 %B_6_load, %val" [Mul/new_sparse(s5).c:17]   --->   Operation 104 'mul' 'tmp_5_6' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%C_6_addr = getelementptr [10 x i32]* %C_6, i64 0, i64 %tmp_2" [Mul/new_sparse(s5).c:17]   --->   Operation 105 'getelementptr' 'C_6_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [2/2] (2.15ns)   --->   "%C_6_load = load i32* %C_6_addr, align 4" [Mul/new_sparse(s5).c:17]   --->   Operation 106 'load' 'C_6_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 107 [1/1] (8.47ns)   --->   "%tmp_5_7 = mul nsw i32 %B_7_load, %val" [Mul/new_sparse(s5).c:17]   --->   Operation 107 'mul' 'tmp_5_7' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%C_7_addr = getelementptr [10 x i32]* %C_7, i64 0, i64 %tmp_2" [Mul/new_sparse(s5).c:17]   --->   Operation 108 'getelementptr' 'C_7_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [2/2] (2.15ns)   --->   "%C_7_load = load i32* %C_7_addr, align 4" [Mul/new_sparse(s5).c:17]   --->   Operation 109 'load' 'C_7_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 110 [1/1] (8.47ns)   --->   "%tmp_5_8 = mul nsw i32 %B_8_load, %val" [Mul/new_sparse(s5).c:17]   --->   Operation 110 'mul' 'tmp_5_8' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%C_8_addr = getelementptr [10 x i32]* %C_8, i64 0, i64 %tmp_2" [Mul/new_sparse(s5).c:17]   --->   Operation 111 'getelementptr' 'C_8_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [2/2] (2.15ns)   --->   "%C_8_load = load i32* %C_8_addr, align 4" [Mul/new_sparse(s5).c:17]   --->   Operation 112 'load' 'C_8_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 113 [1/1] (8.47ns)   --->   "%tmp_5_9 = mul nsw i32 %B_9_load, %val" [Mul/new_sparse(s5).c:17]   --->   Operation 113 'mul' 'tmp_5_9' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%C_9_addr = getelementptr [10 x i32]* %C_9, i64 0, i64 %tmp_2" [Mul/new_sparse(s5).c:17]   --->   Operation 114 'getelementptr' 'C_9_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [2/2] (2.15ns)   --->   "%C_9_load = load i32* %C_9_addr, align 4" [Mul/new_sparse(s5).c:17]   --->   Operation 115 'load' 'C_9_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 6 <SV = 5> <Delay = 7.00>
ST_6 : Operation 116 [1/2] (2.15ns)   --->   "%C_0_load = load i32* %C_0_addr, align 4" [Mul/new_sparse(s5).c:17]   --->   Operation 116 'load' 'C_0_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 117 [1/1] (2.70ns)   --->   "%tmp_6 = add nsw i32 %tmp_5, %C_0_load" [Mul/new_sparse(s5).c:17]   --->   Operation 117 'add' 'tmp_6' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (2.15ns)   --->   "store i32 %tmp_6, i32* %C_0_addr, align 4" [Mul/new_sparse(s5).c:17]   --->   Operation 118 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 119 [1/2] (2.15ns)   --->   "%C_1_load = load i32* %C_1_addr, align 4" [Mul/new_sparse(s5).c:17]   --->   Operation 119 'load' 'C_1_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 120 [1/1] (2.70ns)   --->   "%tmp_6_1 = add nsw i32 %tmp_5_1, %C_1_load" [Mul/new_sparse(s5).c:17]   --->   Operation 120 'add' 'tmp_6_1' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (2.15ns)   --->   "store i32 %tmp_6_1, i32* %C_1_addr, align 4" [Mul/new_sparse(s5).c:17]   --->   Operation 121 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 122 [1/2] (2.15ns)   --->   "%C_2_load = load i32* %C_2_addr, align 4" [Mul/new_sparse(s5).c:17]   --->   Operation 122 'load' 'C_2_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 123 [1/1] (2.70ns)   --->   "%tmp_6_2 = add nsw i32 %tmp_5_2, %C_2_load" [Mul/new_sparse(s5).c:17]   --->   Operation 123 'add' 'tmp_6_2' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (2.15ns)   --->   "store i32 %tmp_6_2, i32* %C_2_addr, align 4" [Mul/new_sparse(s5).c:17]   --->   Operation 124 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 125 [1/2] (2.15ns)   --->   "%C_3_load = load i32* %C_3_addr, align 4" [Mul/new_sparse(s5).c:17]   --->   Operation 125 'load' 'C_3_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 126 [1/1] (2.70ns)   --->   "%tmp_6_3 = add nsw i32 %tmp_5_3, %C_3_load" [Mul/new_sparse(s5).c:17]   --->   Operation 126 'add' 'tmp_6_3' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (2.15ns)   --->   "store i32 %tmp_6_3, i32* %C_3_addr, align 4" [Mul/new_sparse(s5).c:17]   --->   Operation 127 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 128 [1/2] (2.15ns)   --->   "%C_4_load = load i32* %C_4_addr, align 4" [Mul/new_sparse(s5).c:17]   --->   Operation 128 'load' 'C_4_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 129 [1/1] (2.70ns)   --->   "%tmp_6_4 = add nsw i32 %tmp_5_4, %C_4_load" [Mul/new_sparse(s5).c:17]   --->   Operation 129 'add' 'tmp_6_4' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (2.15ns)   --->   "store i32 %tmp_6_4, i32* %C_4_addr, align 4" [Mul/new_sparse(s5).c:17]   --->   Operation 130 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 131 [1/2] (2.15ns)   --->   "%C_5_load = load i32* %C_5_addr, align 4" [Mul/new_sparse(s5).c:17]   --->   Operation 131 'load' 'C_5_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 132 [1/1] (2.70ns)   --->   "%tmp_6_5 = add nsw i32 %tmp_5_5, %C_5_load" [Mul/new_sparse(s5).c:17]   --->   Operation 132 'add' 'tmp_6_5' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (2.15ns)   --->   "store i32 %tmp_6_5, i32* %C_5_addr, align 4" [Mul/new_sparse(s5).c:17]   --->   Operation 133 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 134 [1/2] (2.15ns)   --->   "%C_6_load = load i32* %C_6_addr, align 4" [Mul/new_sparse(s5).c:17]   --->   Operation 134 'load' 'C_6_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 135 [1/1] (2.70ns)   --->   "%tmp_6_6 = add nsw i32 %tmp_5_6, %C_6_load" [Mul/new_sparse(s5).c:17]   --->   Operation 135 'add' 'tmp_6_6' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (2.15ns)   --->   "store i32 %tmp_6_6, i32* %C_6_addr, align 4" [Mul/new_sparse(s5).c:17]   --->   Operation 136 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 137 [1/2] (2.15ns)   --->   "%C_7_load = load i32* %C_7_addr, align 4" [Mul/new_sparse(s5).c:17]   --->   Operation 137 'load' 'C_7_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 138 [1/1] (2.70ns)   --->   "%tmp_6_7 = add nsw i32 %tmp_5_7, %C_7_load" [Mul/new_sparse(s5).c:17]   --->   Operation 138 'add' 'tmp_6_7' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (2.15ns)   --->   "store i32 %tmp_6_7, i32* %C_7_addr, align 4" [Mul/new_sparse(s5).c:17]   --->   Operation 139 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 140 [1/2] (2.15ns)   --->   "%C_8_load = load i32* %C_8_addr, align 4" [Mul/new_sparse(s5).c:17]   --->   Operation 140 'load' 'C_8_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 141 [1/1] (2.70ns)   --->   "%tmp_6_8 = add nsw i32 %tmp_5_8, %C_8_load" [Mul/new_sparse(s5).c:17]   --->   Operation 141 'add' 'tmp_6_8' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (2.15ns)   --->   "store i32 %tmp_6_8, i32* %C_8_addr, align 4" [Mul/new_sparse(s5).c:17]   --->   Operation 142 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 143 [1/2] (2.15ns)   --->   "%C_9_load = load i32* %C_9_addr, align 4" [Mul/new_sparse(s5).c:17]   --->   Operation 143 'load' 'C_9_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 144 [1/1] (2.70ns)   --->   "%tmp_6_9 = add nsw i32 %tmp_5_9, %C_9_load" [Mul/new_sparse(s5).c:17]   --->   Operation 144 'add' 'tmp_6_9' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (2.15ns)   --->   "store i32 %tmp_6_9, i32* %C_9_addr, align 4" [Mul/new_sparse(s5).c:17]   --->   Operation 145 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "br label %1" [Mul/new_sparse(s5).c:8]   --->   Operation 146 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ B_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ C_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ C_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ C_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ C_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ C_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ C_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ C_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ C_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ C_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sparse_new]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_7        (specbitsmap      ) [ 0000000]
StgValue_8        (specbitsmap      ) [ 0000000]
StgValue_9        (specbitsmap      ) [ 0000000]
StgValue_10       (specbitsmap      ) [ 0000000]
StgValue_11       (specbitsmap      ) [ 0000000]
StgValue_12       (specbitsmap      ) [ 0000000]
StgValue_13       (specbitsmap      ) [ 0000000]
StgValue_14       (specbitsmap      ) [ 0000000]
StgValue_15       (specbitsmap      ) [ 0000000]
StgValue_16       (specbitsmap      ) [ 0000000]
StgValue_17       (specbitsmap      ) [ 0000000]
StgValue_18       (specbitsmap      ) [ 0000000]
StgValue_19       (specbitsmap      ) [ 0000000]
StgValue_20       (specbitsmap      ) [ 0000000]
StgValue_21       (specbitsmap      ) [ 0000000]
StgValue_22       (specbitsmap      ) [ 0000000]
StgValue_23       (specbitsmap      ) [ 0000000]
StgValue_24       (specbitsmap      ) [ 0000000]
StgValue_25       (specbitsmap      ) [ 0000000]
StgValue_26       (specbitsmap      ) [ 0000000]
StgValue_27       (specbitsmap      ) [ 0000000]
StgValue_28       (specbitsmap      ) [ 0000000]
StgValue_29       (spectopmodule    ) [ 0000000]
StgValue_30       (br               ) [ 0111111]
i                 (phi              ) [ 0010000]
exitcond1         (icmp             ) [ 0011111]
empty             (speclooptripcount) [ 0000000]
i_1               (add              ) [ 0111111]
StgValue_35       (br               ) [ 0000000]
tmp_cast          (zext             ) [ 0000000]
tmp_3             (bitconcatenate   ) [ 0000000]
tmp_4             (sub              ) [ 0001000]
tmp_4_cast        (sext             ) [ 0000000]
sparse_new_addr   (getelementptr    ) [ 0001000]
tmp_7             (add              ) [ 0000000]
tmp_7_cast        (sext             ) [ 0000000]
sparse_new_addr_1 (getelementptr    ) [ 0001000]
StgValue_46       (ret              ) [ 0000000]
tmp_8             (add              ) [ 0000000]
tmp_8_cast        (sext             ) [ 0000000]
sparse_new_addr_2 (getelementptr    ) [ 0000100]
r                 (load             ) [ 0000110]
c                 (load             ) [ 0000000]
tmp_1             (sext             ) [ 0000000]
B_0_addr          (getelementptr    ) [ 0000100]
B_1_addr          (getelementptr    ) [ 0000100]
B_2_addr          (getelementptr    ) [ 0000100]
B_3_addr          (getelementptr    ) [ 0000100]
B_4_addr          (getelementptr    ) [ 0000100]
B_5_addr          (getelementptr    ) [ 0000100]
B_6_addr          (getelementptr    ) [ 0000100]
B_7_addr          (getelementptr    ) [ 0000100]
B_8_addr          (getelementptr    ) [ 0000100]
B_9_addr          (getelementptr    ) [ 0000100]
val               (load             ) [ 0000010]
B_0_load          (load             ) [ 0000010]
B_1_load          (load             ) [ 0000010]
B_2_load          (load             ) [ 0000010]
B_3_load          (load             ) [ 0000010]
B_4_load          (load             ) [ 0000010]
B_5_load          (load             ) [ 0000010]
B_6_load          (load             ) [ 0000010]
B_7_load          (load             ) [ 0000010]
B_8_load          (load             ) [ 0000010]
B_9_load          (load             ) [ 0000010]
tmp_2             (sext             ) [ 0000000]
tmp_5             (mul              ) [ 0000001]
C_0_addr          (getelementptr    ) [ 0000001]
tmp_5_1           (mul              ) [ 0000001]
C_1_addr          (getelementptr    ) [ 0000001]
tmp_5_2           (mul              ) [ 0000001]
C_2_addr          (getelementptr    ) [ 0000001]
tmp_5_3           (mul              ) [ 0000001]
C_3_addr          (getelementptr    ) [ 0000001]
tmp_5_4           (mul              ) [ 0000001]
C_4_addr          (getelementptr    ) [ 0000001]
tmp_5_5           (mul              ) [ 0000001]
C_5_addr          (getelementptr    ) [ 0000001]
tmp_5_6           (mul              ) [ 0000001]
C_6_addr          (getelementptr    ) [ 0000001]
tmp_5_7           (mul              ) [ 0000001]
C_7_addr          (getelementptr    ) [ 0000001]
tmp_5_8           (mul              ) [ 0000001]
C_8_addr          (getelementptr    ) [ 0000001]
tmp_5_9           (mul              ) [ 0000001]
C_9_addr          (getelementptr    ) [ 0000001]
C_0_load          (load             ) [ 0000000]
tmp_6             (add              ) [ 0000000]
StgValue_118      (store            ) [ 0000000]
C_1_load          (load             ) [ 0000000]
tmp_6_1           (add              ) [ 0000000]
StgValue_121      (store            ) [ 0000000]
C_2_load          (load             ) [ 0000000]
tmp_6_2           (add              ) [ 0000000]
StgValue_124      (store            ) [ 0000000]
C_3_load          (load             ) [ 0000000]
tmp_6_3           (add              ) [ 0000000]
StgValue_127      (store            ) [ 0000000]
C_4_load          (load             ) [ 0000000]
tmp_6_4           (add              ) [ 0000000]
StgValue_130      (store            ) [ 0000000]
C_5_load          (load             ) [ 0000000]
tmp_6_5           (add              ) [ 0000000]
StgValue_133      (store            ) [ 0000000]
C_6_load          (load             ) [ 0000000]
tmp_6_6           (add              ) [ 0000000]
StgValue_136      (store            ) [ 0000000]
C_7_load          (load             ) [ 0000000]
tmp_6_7           (add              ) [ 0000000]
StgValue_139      (store            ) [ 0000000]
C_8_load          (load             ) [ 0000000]
tmp_6_8           (add              ) [ 0000000]
StgValue_142      (store            ) [ 0000000]
C_9_load          (load             ) [ 0000000]
tmp_6_9           (add              ) [ 0000000]
StgValue_145      (store            ) [ 0000000]
StgValue_146      (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="B_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="B_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="B_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="B_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="B_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="B_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="B_9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="C_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="C_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="C_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="C_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="C_4">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="C_5">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="C_6">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="C_7">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_7"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="C_8">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_8"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="C_9">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_9"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="sparse_new">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_new"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul1_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="sparse_new_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="6" slack="0"/>
<pin id="74" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sparse_new_addr/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="sparse_new_addr_1_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="6" slack="0"/>
<pin id="81" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sparse_new_addr_1/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="5" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="0" slack="0"/>
<pin id="90" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="91" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="92" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="32" slack="1"/>
<pin id="93" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r/2 c/2 val/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="sparse_new_addr_2_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="6" slack="0"/>
<pin id="99" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sparse_new_addr_2/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="B_0_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="32" slack="0"/>
<pin id="107" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_0_addr/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="4" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_0_load/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="B_1_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="32" slack="0"/>
<pin id="120" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_1_addr/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_1_load/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="B_2_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="32" slack="0"/>
<pin id="133" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_2_addr/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="4" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_2_load/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="B_3_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="32" slack="0"/>
<pin id="146" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_3_addr/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="4" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_3_load/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="B_4_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="32" slack="0"/>
<pin id="159" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_4_addr/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="4" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_4_load/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="B_5_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="32" slack="0"/>
<pin id="172" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_5_addr/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_5_load/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="B_6_addr_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="32" slack="0"/>
<pin id="185" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_6_addr/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_6_load/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="B_7_addr_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="32" slack="0"/>
<pin id="198" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_7_addr/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_access_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_7_load/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="B_8_addr_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="32" slack="0"/>
<pin id="211" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_8_addr/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="4" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_8_load/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="B_9_addr_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="32" slack="0"/>
<pin id="224" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_9_addr/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_access_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_9_load/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="C_0_addr_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="32" slack="0"/>
<pin id="237" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_0_addr/5 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_access_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="C_0_load/5 StgValue_118/6 "/>
</bind>
</comp>

<comp id="246" class="1004" name="C_1_addr_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="32" slack="0"/>
<pin id="250" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_1_addr/5 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="0"/>
<pin id="256" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="C_1_load/5 StgValue_121/6 "/>
</bind>
</comp>

<comp id="259" class="1004" name="C_2_addr_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="32" slack="0"/>
<pin id="263" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_2_addr/5 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_access_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="4" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="C_2_load/5 StgValue_124/6 "/>
</bind>
</comp>

<comp id="272" class="1004" name="C_3_addr_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="32" slack="0"/>
<pin id="276" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_3_addr/5 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_access_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="0"/>
<pin id="282" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="C_3_load/5 StgValue_127/6 "/>
</bind>
</comp>

<comp id="285" class="1004" name="C_4_addr_gep_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="32" slack="0"/>
<pin id="289" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_4_addr/5 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_access_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="C_4_load/5 StgValue_130/6 "/>
</bind>
</comp>

<comp id="298" class="1004" name="C_5_addr_gep_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="0" index="2" bw="32" slack="0"/>
<pin id="302" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_5_addr/5 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_access_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="0"/>
<pin id="308" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="C_5_load/5 StgValue_133/6 "/>
</bind>
</comp>

<comp id="311" class="1004" name="C_6_addr_gep_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="32" slack="0"/>
<pin id="315" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_6_addr/5 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_access_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="C_6_load/5 StgValue_136/6 "/>
</bind>
</comp>

<comp id="324" class="1004" name="C_7_addr_gep_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="0" index="2" bw="32" slack="0"/>
<pin id="328" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_7_addr/5 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grp_access_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="4" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="0"/>
<pin id="334" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="C_7_load/5 StgValue_139/6 "/>
</bind>
</comp>

<comp id="337" class="1004" name="C_8_addr_gep_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="0" index="2" bw="32" slack="0"/>
<pin id="341" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_8_addr/5 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_access_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="4" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="348" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="C_8_load/5 StgValue_142/6 "/>
</bind>
</comp>

<comp id="350" class="1004" name="C_9_addr_gep_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="0" index="2" bw="32" slack="0"/>
<pin id="354" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_9_addr/5 "/>
</bind>
</comp>

<comp id="357" class="1004" name="grp_access_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="4" slack="0"/>
<pin id="359" dir="0" index="1" bw="32" slack="0"/>
<pin id="360" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="361" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="C_9_load/5 StgValue_145/6 "/>
</bind>
</comp>

<comp id="363" class="1005" name="i_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="4" slack="1"/>
<pin id="365" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="367" class="1004" name="i_phi_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="1"/>
<pin id="369" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="370" dir="0" index="2" bw="4" slack="0"/>
<pin id="371" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="372" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="exitcond1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="0"/>
<pin id="376" dir="0" index="1" bw="4" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="i_1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="4" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_cast_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="4" slack="0"/>
<pin id="388" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_3_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="6" slack="0"/>
<pin id="392" dir="0" index="1" bw="4" slack="0"/>
<pin id="393" dir="0" index="2" bw="1" slack="0"/>
<pin id="394" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_4_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="6" slack="0"/>
<pin id="400" dir="0" index="1" bw="4" slack="0"/>
<pin id="401" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_4_cast_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="6" slack="0"/>
<pin id="406" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4_cast/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_7_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="6" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_7_cast_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="6" slack="0"/>
<pin id="417" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7_cast/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_8_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="6" slack="1"/>
<pin id="422" dir="0" index="1" bw="3" slack="0"/>
<pin id="423" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_8_cast_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="6" slack="0"/>
<pin id="427" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8_cast/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_1_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="0"/>
<pin id="432" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_2_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="2"/>
<pin id="446" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_5_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="1"/>
<pin id="459" dir="0" index="1" bw="32" slack="1"/>
<pin id="460" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_5_1_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="1"/>
<pin id="463" dir="0" index="1" bw="32" slack="1"/>
<pin id="464" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_5_1/5 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_5_2_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="1"/>
<pin id="467" dir="0" index="1" bw="32" slack="1"/>
<pin id="468" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_5_2/5 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_5_3_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="1"/>
<pin id="471" dir="0" index="1" bw="32" slack="1"/>
<pin id="472" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_5_3/5 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_5_4_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="1"/>
<pin id="475" dir="0" index="1" bw="32" slack="1"/>
<pin id="476" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_5_4/5 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_5_5_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="1"/>
<pin id="479" dir="0" index="1" bw="32" slack="1"/>
<pin id="480" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_5_5/5 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_5_6_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="1"/>
<pin id="483" dir="0" index="1" bw="32" slack="1"/>
<pin id="484" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_5_6/5 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_5_7_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="1"/>
<pin id="487" dir="0" index="1" bw="32" slack="1"/>
<pin id="488" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_5_7/5 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_5_8_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="1"/>
<pin id="491" dir="0" index="1" bw="32" slack="1"/>
<pin id="492" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_5_8/5 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_5_9_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="1"/>
<pin id="495" dir="0" index="1" bw="32" slack="1"/>
<pin id="496" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_5_9/5 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_6_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="1"/>
<pin id="499" dir="0" index="1" bw="32" slack="0"/>
<pin id="500" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="503" class="1004" name="tmp_6_1_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="1"/>
<pin id="505" dir="0" index="1" bw="32" slack="0"/>
<pin id="506" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6_1/6 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_6_2_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="1"/>
<pin id="511" dir="0" index="1" bw="32" slack="0"/>
<pin id="512" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6_2/6 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_6_3_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="1"/>
<pin id="517" dir="0" index="1" bw="32" slack="0"/>
<pin id="518" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6_3/6 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp_6_4_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="1"/>
<pin id="523" dir="0" index="1" bw="32" slack="0"/>
<pin id="524" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6_4/6 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_6_5_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="1"/>
<pin id="529" dir="0" index="1" bw="32" slack="0"/>
<pin id="530" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6_5/6 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_6_6_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="1"/>
<pin id="535" dir="0" index="1" bw="32" slack="0"/>
<pin id="536" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6_6/6 "/>
</bind>
</comp>

<comp id="539" class="1004" name="tmp_6_7_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="1"/>
<pin id="541" dir="0" index="1" bw="32" slack="0"/>
<pin id="542" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6_7/6 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tmp_6_8_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="1"/>
<pin id="547" dir="0" index="1" bw="32" slack="0"/>
<pin id="548" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6_8/6 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_6_9_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="1"/>
<pin id="553" dir="0" index="1" bw="32" slack="0"/>
<pin id="554" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6_9/6 "/>
</bind>
</comp>

<comp id="560" class="1005" name="i_1_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="4" slack="0"/>
<pin id="562" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="565" class="1005" name="tmp_4_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="6" slack="1"/>
<pin id="567" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="570" class="1005" name="sparse_new_addr_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="5" slack="1"/>
<pin id="572" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sparse_new_addr "/>
</bind>
</comp>

<comp id="575" class="1005" name="sparse_new_addr_1_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="5" slack="1"/>
<pin id="577" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sparse_new_addr_1 "/>
</bind>
</comp>

<comp id="580" class="1005" name="sparse_new_addr_2_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="5" slack="1"/>
<pin id="582" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sparse_new_addr_2 "/>
</bind>
</comp>

<comp id="585" class="1005" name="r_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="2"/>
<pin id="587" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="590" class="1005" name="B_0_addr_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="4" slack="1"/>
<pin id="592" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="B_0_addr "/>
</bind>
</comp>

<comp id="595" class="1005" name="B_1_addr_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="4" slack="1"/>
<pin id="597" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="B_1_addr "/>
</bind>
</comp>

<comp id="600" class="1005" name="B_2_addr_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="4" slack="1"/>
<pin id="602" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="B_2_addr "/>
</bind>
</comp>

<comp id="605" class="1005" name="B_3_addr_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="4" slack="1"/>
<pin id="607" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="B_3_addr "/>
</bind>
</comp>

<comp id="610" class="1005" name="B_4_addr_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="4" slack="1"/>
<pin id="612" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="B_4_addr "/>
</bind>
</comp>

<comp id="615" class="1005" name="B_5_addr_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="4" slack="1"/>
<pin id="617" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="B_5_addr "/>
</bind>
</comp>

<comp id="620" class="1005" name="B_6_addr_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="4" slack="1"/>
<pin id="622" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="B_6_addr "/>
</bind>
</comp>

<comp id="625" class="1005" name="B_7_addr_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="4" slack="1"/>
<pin id="627" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="B_7_addr "/>
</bind>
</comp>

<comp id="630" class="1005" name="B_8_addr_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="4" slack="1"/>
<pin id="632" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="B_8_addr "/>
</bind>
</comp>

<comp id="635" class="1005" name="B_9_addr_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="4" slack="1"/>
<pin id="637" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="B_9_addr "/>
</bind>
</comp>

<comp id="640" class="1005" name="val_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="1"/>
<pin id="642" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="654" class="1005" name="B_0_load_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="1"/>
<pin id="656" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_0_load "/>
</bind>
</comp>

<comp id="659" class="1005" name="B_1_load_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="1"/>
<pin id="661" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_1_load "/>
</bind>
</comp>

<comp id="664" class="1005" name="B_2_load_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="1"/>
<pin id="666" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_2_load "/>
</bind>
</comp>

<comp id="669" class="1005" name="B_3_load_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="1"/>
<pin id="671" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_3_load "/>
</bind>
</comp>

<comp id="674" class="1005" name="B_4_load_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="1"/>
<pin id="676" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_4_load "/>
</bind>
</comp>

<comp id="679" class="1005" name="B_5_load_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="1"/>
<pin id="681" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_5_load "/>
</bind>
</comp>

<comp id="684" class="1005" name="B_6_load_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="1"/>
<pin id="686" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_6_load "/>
</bind>
</comp>

<comp id="689" class="1005" name="B_7_load_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="1"/>
<pin id="691" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_7_load "/>
</bind>
</comp>

<comp id="694" class="1005" name="B_8_load_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="1"/>
<pin id="696" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_8_load "/>
</bind>
</comp>

<comp id="699" class="1005" name="B_9_load_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="1"/>
<pin id="701" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_9_load "/>
</bind>
</comp>

<comp id="704" class="1005" name="tmp_5_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="1"/>
<pin id="706" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="709" class="1005" name="C_0_addr_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="4" slack="1"/>
<pin id="711" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="C_0_addr "/>
</bind>
</comp>

<comp id="714" class="1005" name="tmp_5_1_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="1"/>
<pin id="716" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_1 "/>
</bind>
</comp>

<comp id="719" class="1005" name="C_1_addr_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="4" slack="1"/>
<pin id="721" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="C_1_addr "/>
</bind>
</comp>

<comp id="724" class="1005" name="tmp_5_2_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="1"/>
<pin id="726" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_2 "/>
</bind>
</comp>

<comp id="729" class="1005" name="C_2_addr_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="4" slack="1"/>
<pin id="731" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="C_2_addr "/>
</bind>
</comp>

<comp id="734" class="1005" name="tmp_5_3_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="1"/>
<pin id="736" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_3 "/>
</bind>
</comp>

<comp id="739" class="1005" name="C_3_addr_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="4" slack="1"/>
<pin id="741" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="C_3_addr "/>
</bind>
</comp>

<comp id="744" class="1005" name="tmp_5_4_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="1"/>
<pin id="746" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_4 "/>
</bind>
</comp>

<comp id="749" class="1005" name="C_4_addr_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="4" slack="1"/>
<pin id="751" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="C_4_addr "/>
</bind>
</comp>

<comp id="754" class="1005" name="tmp_5_5_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="32" slack="1"/>
<pin id="756" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_5 "/>
</bind>
</comp>

<comp id="759" class="1005" name="C_5_addr_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="4" slack="1"/>
<pin id="761" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="C_5_addr "/>
</bind>
</comp>

<comp id="764" class="1005" name="tmp_5_6_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="1"/>
<pin id="766" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_6 "/>
</bind>
</comp>

<comp id="769" class="1005" name="C_6_addr_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="4" slack="1"/>
<pin id="771" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="C_6_addr "/>
</bind>
</comp>

<comp id="774" class="1005" name="tmp_5_7_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="32" slack="1"/>
<pin id="776" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_7 "/>
</bind>
</comp>

<comp id="779" class="1005" name="C_7_addr_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="4" slack="1"/>
<pin id="781" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="C_7_addr "/>
</bind>
</comp>

<comp id="784" class="1005" name="tmp_5_8_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="32" slack="1"/>
<pin id="786" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_8 "/>
</bind>
</comp>

<comp id="789" class="1005" name="C_8_addr_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="4" slack="1"/>
<pin id="791" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="C_8_addr "/>
</bind>
</comp>

<comp id="794" class="1005" name="tmp_5_9_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="1"/>
<pin id="796" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_9 "/>
</bind>
</comp>

<comp id="799" class="1005" name="C_9_addr_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="4" slack="1"/>
<pin id="801" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="C_9_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="42" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="64" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="42" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="64" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="70" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="77" pin="3"/><net_sink comp="84" pin=2"/></net>

<net id="100"><net_src comp="42" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="64" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="102"><net_src comp="95" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="64" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="103" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="64" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="116" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="134"><net_src comp="6" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="64" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="129" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="64" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="142" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="160"><net_src comp="10" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="64" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="155" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="173"><net_src comp="12" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="64" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="168" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="14" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="64" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="181" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="199"><net_src comp="16" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="64" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="194" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="212"><net_src comp="18" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="64" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="207" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="225"><net_src comp="20" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="64" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="220" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="238"><net_src comp="22" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="64" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="233" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="251"><net_src comp="24" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="64" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="246" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="264"><net_src comp="26" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="64" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="271"><net_src comp="259" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="277"><net_src comp="28" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="64" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="284"><net_src comp="272" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="290"><net_src comp="30" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="64" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="297"><net_src comp="285" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="303"><net_src comp="32" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="64" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="310"><net_src comp="298" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="316"><net_src comp="34" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="64" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="323"><net_src comp="311" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="329"><net_src comp="36" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="64" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="336"><net_src comp="324" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="342"><net_src comp="38" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="64" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="349"><net_src comp="337" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="355"><net_src comp="40" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="64" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="362"><net_src comp="350" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="366"><net_src comp="50" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="373"><net_src comp="363" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="378"><net_src comp="367" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="52" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="367" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="58" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="389"><net_src comp="367" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="395"><net_src comp="60" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="367" pin="4"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="62" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="402"><net_src comp="390" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="386" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="407"><net_src comp="398" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="413"><net_src comp="398" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="66" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="418"><net_src comp="409" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="424"><net_src comp="68" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="428"><net_src comp="420" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="433"><net_src comp="84" pin="7"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="435"><net_src comp="430" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="436"><net_src comp="430" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="437"><net_src comp="430" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="438"><net_src comp="430" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="439"><net_src comp="430" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="440"><net_src comp="430" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="441"><net_src comp="430" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="442"><net_src comp="430" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="443"><net_src comp="430" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="447"><net_src comp="444" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="449"><net_src comp="444" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="450"><net_src comp="444" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="451"><net_src comp="444" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="452"><net_src comp="444" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="453"><net_src comp="444" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="454"><net_src comp="444" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="455"><net_src comp="444" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="456"><net_src comp="444" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="501"><net_src comp="240" pin="3"/><net_sink comp="497" pin=1"/></net>

<net id="502"><net_src comp="497" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="507"><net_src comp="253" pin="3"/><net_sink comp="503" pin=1"/></net>

<net id="508"><net_src comp="503" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="513"><net_src comp="266" pin="3"/><net_sink comp="509" pin=1"/></net>

<net id="514"><net_src comp="509" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="519"><net_src comp="279" pin="3"/><net_sink comp="515" pin=1"/></net>

<net id="520"><net_src comp="515" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="525"><net_src comp="292" pin="3"/><net_sink comp="521" pin=1"/></net>

<net id="526"><net_src comp="521" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="531"><net_src comp="305" pin="3"/><net_sink comp="527" pin=1"/></net>

<net id="532"><net_src comp="527" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="537"><net_src comp="318" pin="3"/><net_sink comp="533" pin=1"/></net>

<net id="538"><net_src comp="533" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="543"><net_src comp="331" pin="3"/><net_sink comp="539" pin=1"/></net>

<net id="544"><net_src comp="539" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="549"><net_src comp="344" pin="3"/><net_sink comp="545" pin=1"/></net>

<net id="550"><net_src comp="545" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="555"><net_src comp="357" pin="3"/><net_sink comp="551" pin=1"/></net>

<net id="556"><net_src comp="551" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="563"><net_src comp="380" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="568"><net_src comp="398" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="573"><net_src comp="70" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="578"><net_src comp="77" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="583"><net_src comp="95" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="588"><net_src comp="84" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="593"><net_src comp="103" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="598"><net_src comp="116" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="603"><net_src comp="129" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="608"><net_src comp="142" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="613"><net_src comp="155" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="618"><net_src comp="168" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="623"><net_src comp="181" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="628"><net_src comp="194" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="633"><net_src comp="207" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="638"><net_src comp="220" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="643"><net_src comp="84" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="645"><net_src comp="640" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="646"><net_src comp="640" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="647"><net_src comp="640" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="648"><net_src comp="640" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="649"><net_src comp="640" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="650"><net_src comp="640" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="651"><net_src comp="640" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="652"><net_src comp="640" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="653"><net_src comp="640" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="657"><net_src comp="110" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="662"><net_src comp="123" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="667"><net_src comp="136" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="672"><net_src comp="149" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="677"><net_src comp="162" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="682"><net_src comp="175" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="687"><net_src comp="188" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="692"><net_src comp="201" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="697"><net_src comp="214" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="702"><net_src comp="227" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="707"><net_src comp="457" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="712"><net_src comp="233" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="717"><net_src comp="461" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="722"><net_src comp="246" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="727"><net_src comp="465" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="732"><net_src comp="259" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="737"><net_src comp="469" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="742"><net_src comp="272" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="747"><net_src comp="473" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="752"><net_src comp="285" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="757"><net_src comp="477" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="762"><net_src comp="298" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="767"><net_src comp="481" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="772"><net_src comp="311" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="777"><net_src comp="485" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="782"><net_src comp="324" pin="3"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="787"><net_src comp="489" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="792"><net_src comp="337" pin="3"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="797"><net_src comp="493" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="802"><net_src comp="350" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="357" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C_0 | {6 }
	Port: C_1 | {6 }
	Port: C_2 | {6 }
	Port: C_3 | {6 }
	Port: C_4 | {6 }
	Port: C_5 | {6 }
	Port: C_6 | {6 }
	Port: C_7 | {6 }
	Port: C_8 | {6 }
	Port: C_9 | {6 }
 - Input state : 
	Port: mul1 : B_0 | {3 4 }
	Port: mul1 : B_1 | {3 4 }
	Port: mul1 : B_2 | {3 4 }
	Port: mul1 : B_3 | {3 4 }
	Port: mul1 : B_4 | {3 4 }
	Port: mul1 : B_5 | {3 4 }
	Port: mul1 : B_6 | {3 4 }
	Port: mul1 : B_7 | {3 4 }
	Port: mul1 : B_8 | {3 4 }
	Port: mul1 : B_9 | {3 4 }
	Port: mul1 : C_0 | {5 6 }
	Port: mul1 : C_1 | {5 6 }
	Port: mul1 : C_2 | {5 6 }
	Port: mul1 : C_3 | {5 6 }
	Port: mul1 : C_4 | {5 6 }
	Port: mul1 : C_5 | {5 6 }
	Port: mul1 : C_6 | {5 6 }
	Port: mul1 : C_7 | {5 6 }
	Port: mul1 : C_8 | {5 6 }
	Port: mul1 : C_9 | {5 6 }
	Port: mul1 : sparse_new | {2 3 4 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		i_1 : 1
		StgValue_35 : 2
		tmp_cast : 1
		tmp_3 : 1
		tmp_4 : 2
		tmp_4_cast : 3
		sparse_new_addr : 4
		tmp_7 : 3
		tmp_7_cast : 4
		sparse_new_addr_1 : 5
		r : 5
		c : 6
	State 3
		tmp_8_cast : 1
		sparse_new_addr_2 : 2
		val : 3
		tmp_1 : 1
		B_0_addr : 2
		B_0_load : 3
		B_1_addr : 2
		B_1_load : 3
		B_2_addr : 2
		B_2_load : 3
		B_3_addr : 2
		B_3_load : 3
		B_4_addr : 2
		B_4_load : 3
		B_5_addr : 2
		B_5_load : 3
		B_6_addr : 2
		B_6_load : 3
		B_7_addr : 2
		B_7_load : 3
		B_8_addr : 2
		B_8_load : 3
		B_9_addr : 2
		B_9_load : 3
	State 4
	State 5
		C_0_addr : 1
		C_0_load : 2
		C_1_addr : 1
		C_1_load : 2
		C_2_addr : 1
		C_2_load : 2
		C_3_addr : 1
		C_3_load : 2
		C_4_addr : 1
		C_4_load : 2
		C_5_addr : 1
		C_5_load : 2
		C_6_addr : 1
		C_6_load : 2
		C_7_addr : 1
		C_7_load : 2
		C_8_addr : 1
		C_8_load : 2
		C_9_addr : 1
		C_9_load : 2
	State 6
		tmp_6 : 1
		StgValue_118 : 2
		tmp_6_1 : 1
		StgValue_121 : 2
		tmp_6_2 : 1
		StgValue_124 : 2
		tmp_6_3 : 1
		StgValue_127 : 2
		tmp_6_4 : 1
		StgValue_130 : 2
		tmp_6_5 : 1
		StgValue_133 : 2
		tmp_6_6 : 1
		StgValue_136 : 2
		tmp_6_7 : 1
		StgValue_139 : 2
		tmp_6_8 : 1
		StgValue_142 : 2
		tmp_6_9 : 1
		StgValue_145 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|          |     i_1_fu_380    |    0    |    0    |    13   |
|          |    tmp_7_fu_409   |    0    |    0    |    15   |
|          |    tmp_8_fu_420   |    0    |    0    |    15   |
|          |    tmp_6_fu_497   |    0    |    0    |    39   |
|          |   tmp_6_1_fu_503  |    0    |    0    |    39   |
|          |   tmp_6_2_fu_509  |    0    |    0    |    39   |
|    add   |   tmp_6_3_fu_515  |    0    |    0    |    39   |
|          |   tmp_6_4_fu_521  |    0    |    0    |    39   |
|          |   tmp_6_5_fu_527  |    0    |    0    |    39   |
|          |   tmp_6_6_fu_533  |    0    |    0    |    39   |
|          |   tmp_6_7_fu_539  |    0    |    0    |    39   |
|          |   tmp_6_8_fu_545  |    0    |    0    |    39   |
|          |   tmp_6_9_fu_551  |    0    |    0    |    39   |
|----------|-------------------|---------|---------|---------|
|          |    tmp_5_fu_457   |    3    |    0    |    21   |
|          |   tmp_5_1_fu_461  |    3    |    0    |    21   |
|          |   tmp_5_2_fu_465  |    3    |    0    |    21   |
|          |   tmp_5_3_fu_469  |    3    |    0    |    21   |
|    mul   |   tmp_5_4_fu_473  |    3    |    0    |    21   |
|          |   tmp_5_5_fu_477  |    3    |    0    |    21   |
|          |   tmp_5_6_fu_481  |    3    |    0    |    21   |
|          |   tmp_5_7_fu_485  |    3    |    0    |    21   |
|          |   tmp_5_8_fu_489  |    3    |    0    |    21   |
|          |   tmp_5_9_fu_493  |    3    |    0    |    21   |
|----------|-------------------|---------|---------|---------|
|    sub   |    tmp_4_fu_398   |    0    |    0    |    15   |
|----------|-------------------|---------|---------|---------|
|   icmp   |  exitcond1_fu_374 |    0    |    0    |    9    |
|----------|-------------------|---------|---------|---------|
|   zext   |  tmp_cast_fu_386  |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|bitconcatenate|    tmp_3_fu_390   |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|          | tmp_4_cast_fu_404 |    0    |    0    |    0    |
|          | tmp_7_cast_fu_415 |    0    |    0    |    0    |
|   sext   | tmp_8_cast_fu_425 |    0    |    0    |    0    |
|          |    tmp_1_fu_430   |    0    |    0    |    0    |
|          |    tmp_2_fu_444   |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    30   |    0    |   667   |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     B_0_addr_reg_590    |    4   |
|     B_0_load_reg_654    |   32   |
|     B_1_addr_reg_595    |    4   |
|     B_1_load_reg_659    |   32   |
|     B_2_addr_reg_600    |    4   |
|     B_2_load_reg_664    |   32   |
|     B_3_addr_reg_605    |    4   |
|     B_3_load_reg_669    |   32   |
|     B_4_addr_reg_610    |    4   |
|     B_4_load_reg_674    |   32   |
|     B_5_addr_reg_615    |    4   |
|     B_5_load_reg_679    |   32   |
|     B_6_addr_reg_620    |    4   |
|     B_6_load_reg_684    |   32   |
|     B_7_addr_reg_625    |    4   |
|     B_7_load_reg_689    |   32   |
|     B_8_addr_reg_630    |    4   |
|     B_8_load_reg_694    |   32   |
|     B_9_addr_reg_635    |    4   |
|     B_9_load_reg_699    |   32   |
|     C_0_addr_reg_709    |    4   |
|     C_1_addr_reg_719    |    4   |
|     C_2_addr_reg_729    |    4   |
|     C_3_addr_reg_739    |    4   |
|     C_4_addr_reg_749    |    4   |
|     C_5_addr_reg_759    |    4   |
|     C_6_addr_reg_769    |    4   |
|     C_7_addr_reg_779    |    4   |
|     C_8_addr_reg_789    |    4   |
|     C_9_addr_reg_799    |    4   |
|       i_1_reg_560       |    4   |
|        i_reg_363        |    4   |
|        r_reg_585        |   32   |
|sparse_new_addr_1_reg_575|    5   |
|sparse_new_addr_2_reg_580|    5   |
| sparse_new_addr_reg_570 |    5   |
|      tmp_4_reg_565      |    6   |
|     tmp_5_1_reg_714     |   32   |
|     tmp_5_2_reg_724     |   32   |
|     tmp_5_3_reg_734     |   32   |
|     tmp_5_4_reg_744     |   32   |
|     tmp_5_5_reg_754     |   32   |
|     tmp_5_6_reg_764     |   32   |
|     tmp_5_7_reg_774     |   32   |
|     tmp_5_8_reg_784     |   32   |
|     tmp_5_9_reg_794     |   32   |
|      tmp_5_reg_704      |   32   |
|       val_reg_640       |   32   |
+-------------------------+--------+
|          Total          |   813  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_84 |  p0  |   4  |   5  |   20   ||    21   |
|  grp_access_fu_84 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_110 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_123 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_136 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_149 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_162 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_175 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_188 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_201 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_214 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_227 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_240 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_253 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_266 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_279 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_292 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_305 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_318 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_331 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_344 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_357 |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   180  || 36.6975 ||   210   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   30   |    -   |    0   |   667  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   36   |    -   |   210  |
|  Register |    -   |    -   |   813  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   30   |   36   |   813  |   877  |
+-----------+--------+--------+--------+--------+
