/*
 * Generated by Bluespec Compiler, version 2025.07 (build 282e82e)
 * 
 * On Wed Feb 25 00:25:48 CST 2026
 * 
 */
#include "bluesim_primitives.h"
#include "mkEventArbiter.h"


/* String declarations */
static std::string const __str_literal_4("[ARB] deq AK kid=0x%0h evt=%0d", 30u);
static std::string const __str_literal_5("[ARB] deq IN kid=0x%0h evt=%0d", 30u);
static std::string const __str_literal_3("[ARB] deq RX kid=0x%0h evt=%0d", 30u);
static std::string const __str_literal_2("[ARB] deq TX kid=0x%0h evt=%0d", 30u);
static std::string const __str_literal_1("[ARB] enq TX kid=0x%0h evt=%0d", 30u);


/* Constructor */
MOD_mkEventArbiter::MOD_mkEventArbiter(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_ak_q(simHdl, "ak_q", this, 69u, 2u, (tUInt8)1u, 0u),
    INST_in_q(simHdl, "in_q", this, 69u, 2u, (tUInt8)1u, 0u),
    INST_rx_q(simHdl, "rx_q", this, 69u, 2u, (tUInt8)1u, 0u),
    INST_tx_q(simHdl, "tx_q", this, 69u, 2u, (tUInt8)1u, 0u),
    PORT_RST_N((tUInt8)1u),
    DEF_in_q_first____d27(69u),
    DEF_ak_q_first____d21(69u),
    DEF_tx_q_first____d10(69u),
    DEF_rx_q_first____d15(69u),
    DEF_IF_ak_q_notEmpty_THEN_ak_q_first__1_ELSE_in_q__ETC___d30(69u),
    DEF_IF_rx_q_notEmpty_THEN_rx_q_first__5_ELSE_IF_ak_ETC___d31(69u)
{
  PORT_enq_rx_event_req.setSize(69u);
  PORT_enq_rx_event_req.clear();
  PORT_enq_tx_event_req.setSize(69u);
  PORT_enq_tx_event_req.clear();
  PORT_enq_ak_event_req.setSize(69u);
  PORT_enq_ak_event_req.clear();
  PORT_enq_in_event_req.setSize(69u);
  PORT_enq_in_event_req.clear();
  PORT_deq_event.setSize(69u);
  PORT_deq_event.clear();
  symbol_count = 9u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkEventArbiter::init_symbols_0()
{
  init_symbol(&symbols[0u], "ak_q", SYM_MODULE, &INST_ak_q);
  init_symbol(&symbols[1u], "deq_event", SYM_PORT, &PORT_deq_event, 69u);
  init_symbol(&symbols[2u], "enq_ak_event_req", SYM_PORT, &PORT_enq_ak_event_req, 69u);
  init_symbol(&symbols[3u], "enq_in_event_req", SYM_PORT, &PORT_enq_in_event_req, 69u);
  init_symbol(&symbols[4u], "enq_rx_event_req", SYM_PORT, &PORT_enq_rx_event_req, 69u);
  init_symbol(&symbols[5u], "enq_tx_event_req", SYM_PORT, &PORT_enq_tx_event_req, 69u);
  init_symbol(&symbols[6u], "in_q", SYM_MODULE, &INST_in_q);
  init_symbol(&symbols[7u], "rx_q", SYM_MODULE, &INST_rx_q);
  init_symbol(&symbols[8u], "tx_q", SYM_MODULE, &INST_tx_q);
}


/* Rule actions */


/* Methods */

void MOD_mkEventArbiter::METH_enq_rx_event(tUWide ARG_enq_rx_event_req)
{
  PORT_enq_rx_event_req = ARG_enq_rx_event_req;
  INST_rx_q.METH_enq(ARG_enq_rx_event_req);
}

tUInt8 MOD_mkEventArbiter::METH_RDY_enq_rx_event()
{
  tUInt8 DEF_CAN_FIRE_enq_rx_event;
  tUInt8 PORT_RDY_enq_rx_event;
  DEF_CAN_FIRE_enq_rx_event = INST_rx_q.METH_i_notFull();
  PORT_RDY_enq_rx_event = DEF_CAN_FIRE_enq_rx_event;
  return PORT_RDY_enq_rx_event;
}

void MOD_mkEventArbiter::METH_enq_tx_event(tUWide ARG_enq_tx_event_req)
{
  tUInt8 DEF_enq_tx_event_req_BITS_4_TO_0___d2;
  tUInt64 DEF_req_kid__h491;
  PORT_enq_tx_event_req = ARG_enq_tx_event_req;
  DEF_req_kid__h491 = primExtract64(64u, 69u, ARG_enq_tx_event_req, 32u, 68u, 32u, 5u);
  DEF_enq_tx_event_req_BITS_4_TO_0___d2 = ARG_enq_tx_event_req.get_bits_in_word8(0u, 0u, 5u);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl,
		   this,
		   "s,64,5",
		   &__str_literal_1,
		   DEF_req_kid__h491,
		   DEF_enq_tx_event_req_BITS_4_TO_0___d2);
  INST_tx_q.METH_enq(ARG_enq_tx_event_req);
}

tUInt8 MOD_mkEventArbiter::METH_RDY_enq_tx_event()
{
  tUInt8 DEF_CAN_FIRE_enq_tx_event;
  tUInt8 PORT_RDY_enq_tx_event;
  DEF_CAN_FIRE_enq_tx_event = INST_tx_q.METH_i_notFull();
  PORT_RDY_enq_tx_event = DEF_CAN_FIRE_enq_tx_event;
  return PORT_RDY_enq_tx_event;
}

void MOD_mkEventArbiter::METH_enq_ak_event(tUWide ARG_enq_ak_event_req)
{
  PORT_enq_ak_event_req = ARG_enq_ak_event_req;
  INST_ak_q.METH_enq(ARG_enq_ak_event_req);
}

tUInt8 MOD_mkEventArbiter::METH_RDY_enq_ak_event()
{
  tUInt8 DEF_CAN_FIRE_enq_ak_event;
  tUInt8 PORT_RDY_enq_ak_event;
  DEF_CAN_FIRE_enq_ak_event = INST_ak_q.METH_i_notFull();
  PORT_RDY_enq_ak_event = DEF_CAN_FIRE_enq_ak_event;
  return PORT_RDY_enq_ak_event;
}

void MOD_mkEventArbiter::METH_enq_in_event(tUWide ARG_enq_in_event_req)
{
  PORT_enq_in_event_req = ARG_enq_in_event_req;
  INST_in_q.METH_enq(ARG_enq_in_event_req);
}

tUInt8 MOD_mkEventArbiter::METH_RDY_enq_in_event()
{
  tUInt8 DEF_CAN_FIRE_enq_in_event;
  tUInt8 PORT_RDY_enq_in_event;
  DEF_CAN_FIRE_enq_in_event = INST_in_q.METH_i_notFull();
  PORT_RDY_enq_in_event = DEF_CAN_FIRE_enq_in_event;
  return PORT_RDY_enq_in_event;
}

tUInt8 MOD_mkEventArbiter::METH_has_event()
{
  tUInt8 PORT_has_event;
  DEF_rx_q_notEmpty____d4 = INST_rx_q.METH_notEmpty();
  DEF_tx_q_notEmpty____d3 = INST_tx_q.METH_notEmpty();
  DEF_ak_q_notEmpty____d6 = INST_ak_q.METH_notEmpty();
  DEF_tx_q_notEmpty_OR_rx_q_notEmpty_OR_ak_q_notEmpt_ETC___d9 = ((DEF_tx_q_notEmpty____d3 || DEF_rx_q_notEmpty____d4) || DEF_ak_q_notEmpty____d6) || INST_in_q.METH_notEmpty();
  PORT_has_event = DEF_tx_q_notEmpty_OR_rx_q_notEmpty_OR_ak_q_notEmpt_ETC___d9;
  return PORT_has_event;
}

tUInt8 MOD_mkEventArbiter::METH_RDY_has_event()
{
  tUInt8 DEF_CAN_FIRE_has_event;
  tUInt8 PORT_RDY_has_event;
  DEF_CAN_FIRE_has_event = (tUInt8)1u;
  PORT_RDY_has_event = DEF_CAN_FIRE_has_event;
  return PORT_RDY_has_event;
}

tUWide MOD_mkEventArbiter::METH_deq_event()
{
  tUInt8 DEF_NOT_tx_q_notEmpty_3_AND_rx_q_notEmpty___d14;
  tUInt8 DEF_NOT_tx_q_notEmpty_3_AND_NOT_rx_q_notEmpty_8_AN_ETC___d20;
  tUInt8 DEF_NOT_tx_q_notEmpty___d13;
  tUInt8 DEF_NOT_tx_q_notEmpty_3_AND_NOT_rx_q_notEmpty_8_AN_ETC___d26;
  tUInt8 DEF_NOT_rx_q_notEmpty___d18;
  tUInt8 DEF_rx_q_first__5_BITS_4_TO_0___d17;
  tUInt8 DEF_tx_q_first__0_BITS_4_TO_0___d12;
  tUInt8 DEF_ak_q_first__1_BITS_4_TO_0___d23;
  tUInt8 DEF_in_q_first__7_BITS_4_TO_0___d29;
  tUInt64 DEF_x_first_kid__h740;
  tUInt64 DEF_x_first_kid__h697;
  tUInt64 DEF_x_first_kid__h783;
  tUInt64 DEF_x_first_kid__h826;
  DEF_rx_q_notEmpty____d4 = INST_rx_q.METH_notEmpty();
  DEF_tx_q_notEmpty____d3 = INST_tx_q.METH_notEmpty();
  DEF_in_q_first____d27 = INST_in_q.METH_first();
  DEF_ak_q_first____d21 = INST_ak_q.METH_first();
  DEF_rx_q_first____d15 = INST_rx_q.METH_first();
  DEF_tx_q_first____d10 = INST_tx_q.METH_first();
  DEF_ak_q_notEmpty____d6 = INST_ak_q.METH_notEmpty();
  DEF_x_first_kid__h826 = primExtract64(64u, 69u, DEF_in_q_first____d27, 32u, 68u, 32u, 5u);
  DEF_x_first_kid__h783 = primExtract64(64u, 69u, DEF_ak_q_first____d21, 32u, 68u, 32u, 5u);
  DEF_x_first_kid__h697 = primExtract64(64u, 69u, DEF_tx_q_first____d10, 32u, 68u, 32u, 5u);
  DEF_x_first_kid__h740 = primExtract64(64u, 69u, DEF_rx_q_first____d15, 32u, 68u, 32u, 5u);
  DEF_in_q_first__7_BITS_4_TO_0___d29 = DEF_in_q_first____d27.get_bits_in_word8(0u, 0u, 5u);
  DEF_ak_q_first__1_BITS_4_TO_0___d23 = DEF_ak_q_first____d21.get_bits_in_word8(0u, 0u, 5u);
  DEF_tx_q_first__0_BITS_4_TO_0___d12 = DEF_tx_q_first____d10.get_bits_in_word8(0u, 0u, 5u);
  DEF_rx_q_first__5_BITS_4_TO_0___d17 = DEF_rx_q_first____d15.get_bits_in_word8(0u, 0u, 5u);
  DEF_IF_ak_q_notEmpty_THEN_ak_q_first__1_ELSE_in_q__ETC___d30 = DEF_ak_q_notEmpty____d6 ? DEF_ak_q_first____d21 : DEF_in_q_first____d27;
  DEF_IF_rx_q_notEmpty_THEN_rx_q_first__5_ELSE_IF_ak_ETC___d31 = DEF_rx_q_notEmpty____d4 ? DEF_rx_q_first____d15 : DEF_IF_ak_q_notEmpty_THEN_ak_q_first__1_ELSE_in_q__ETC___d30;
  PORT_deq_event = DEF_tx_q_notEmpty____d3 ? DEF_tx_q_first____d10 : DEF_IF_rx_q_notEmpty_THEN_rx_q_first__5_ELSE_IF_ak_ETC___d31;
  DEF_NOT_rx_q_notEmpty___d18 = !DEF_rx_q_notEmpty____d4;
  DEF_NOT_tx_q_notEmpty___d13 = !DEF_tx_q_notEmpty____d3;
  DEF_NOT_tx_q_notEmpty_3_AND_NOT_rx_q_notEmpty_8_AN_ETC___d26 = DEF_NOT_tx_q_notEmpty___d13 && (DEF_NOT_rx_q_notEmpty___d18 && !DEF_ak_q_notEmpty____d6);
  DEF_NOT_tx_q_notEmpty_3_AND_NOT_rx_q_notEmpty_8_AN_ETC___d20 = DEF_NOT_tx_q_notEmpty___d13 && (DEF_NOT_rx_q_notEmpty___d18 && DEF_ak_q_notEmpty____d6);
  DEF_NOT_tx_q_notEmpty_3_AND_rx_q_notEmpty___d14 = DEF_NOT_tx_q_notEmpty___d13 && DEF_rx_q_notEmpty____d4;
  if (DEF_tx_q_notEmpty____d3)
    INST_tx_q.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_tx_q_notEmpty____d3)
      dollar_display(sim_hdl,
		     this,
		     "s,64,5",
		     &__str_literal_2,
		     DEF_x_first_kid__h697,
		     DEF_tx_q_first__0_BITS_4_TO_0___d12);
  if (DEF_NOT_tx_q_notEmpty_3_AND_rx_q_notEmpty___d14)
    INST_rx_q.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_tx_q_notEmpty_3_AND_rx_q_notEmpty___d14)
      dollar_display(sim_hdl,
		     this,
		     "s,64,5",
		     &__str_literal_3,
		     DEF_x_first_kid__h740,
		     DEF_rx_q_first__5_BITS_4_TO_0___d17);
  if (DEF_NOT_tx_q_notEmpty_3_AND_NOT_rx_q_notEmpty_8_AN_ETC___d20)
    INST_ak_q.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_tx_q_notEmpty_3_AND_NOT_rx_q_notEmpty_8_AN_ETC___d20)
      dollar_display(sim_hdl,
		     this,
		     "s,64,5",
		     &__str_literal_4,
		     DEF_x_first_kid__h783,
		     DEF_ak_q_first__1_BITS_4_TO_0___d23);
  if (DEF_NOT_tx_q_notEmpty_3_AND_NOT_rx_q_notEmpty_8_AN_ETC___d26)
    INST_in_q.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_tx_q_notEmpty_3_AND_NOT_rx_q_notEmpty_8_AN_ETC___d26)
      dollar_display(sim_hdl,
		     this,
		     "s,64,5",
		     &__str_literal_5,
		     DEF_x_first_kid__h826,
		     DEF_in_q_first__7_BITS_4_TO_0___d29);
  return PORT_deq_event;
}

tUInt8 MOD_mkEventArbiter::METH_RDY_deq_event()
{
  tUInt8 DEF_CAN_FIRE_deq_event;
  tUInt8 PORT_RDY_deq_event;
  DEF_rx_q_notEmpty____d4 = INST_rx_q.METH_notEmpty();
  DEF_tx_q_notEmpty____d3 = INST_tx_q.METH_notEmpty();
  DEF_ak_q_notEmpty____d6 = INST_ak_q.METH_notEmpty();
  DEF_tx_q_notEmpty_OR_rx_q_notEmpty_OR_ak_q_notEmpt_ETC___d9 = ((DEF_tx_q_notEmpty____d3 || DEF_rx_q_notEmpty____d4) || DEF_ak_q_notEmpty____d6) || INST_in_q.METH_notEmpty();
  DEF_CAN_FIRE_deq_event = DEF_tx_q_notEmpty_OR_rx_q_notEmpty_OR_ak_q_notEmpt_ETC___d9 && (INST_tx_q.METH_i_notEmpty() && (INST_rx_q.METH_i_notEmpty() && (INST_ak_q.METH_i_notEmpty() && INST_in_q.METH_i_notEmpty())));
  PORT_RDY_deq_event = DEF_CAN_FIRE_deq_event;
  return PORT_RDY_deq_event;
}


/* Reset routines */

void MOD_mkEventArbiter::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_tx_q.reset_RST(ARG_rst_in);
  INST_rx_q.reset_RST(ARG_rst_in);
  INST_in_q.reset_RST(ARG_rst_in);
  INST_ak_q.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkEventArbiter::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkEventArbiter::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_ak_q.dump_state(indent + 2u);
  INST_in_q.dump_state(indent + 2u);
  INST_rx_q.dump_state(indent + 2u);
  INST_tx_q.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkEventArbiter::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 20u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_ak_q_notEmpty_THEN_ak_q_first__1_ELSE_in_q__ETC___d30", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_rx_q_notEmpty_THEN_rx_q_first__5_ELSE_IF_ak_ETC___d31", 69u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ak_q_first____d21", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ak_q_notEmpty____d6", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "in_q_first____d27", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rx_q_first____d15", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rx_q_notEmpty____d4", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "tx_q_first____d10", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "tx_q_notEmpty_OR_rx_q_notEmpty_OR_ak_q_notEmpt_ETC___d9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "tx_q_notEmpty____d3", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "deq_event", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "enq_ak_event_req", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "enq_in_event_req", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "enq_rx_event_req", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "enq_tx_event_req", 69u);
  num = INST_ak_q.dump_VCD_defs(num);
  num = INST_in_q.dump_VCD_defs(num);
  num = INST_rx_q.dump_VCD_defs(num);
  num = INST_tx_q.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkEventArbiter::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkEventArbiter &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkEventArbiter::vcd_defs(tVCDDumpType dt, MOD_mkEventArbiter &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_IF_ak_q_notEmpty_THEN_ak_q_first__1_ELSE_in_q__ETC___d30) != DEF_IF_ak_q_notEmpty_THEN_ak_q_first__1_ELSE_in_q__ETC___d30)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_ak_q_notEmpty_THEN_ak_q_first__1_ELSE_in_q__ETC___d30, 69u);
	backing.DEF_IF_ak_q_notEmpty_THEN_ak_q_first__1_ELSE_in_q__ETC___d30 = DEF_IF_ak_q_notEmpty_THEN_ak_q_first__1_ELSE_in_q__ETC___d30;
      }
      ++num;
      if ((backing.DEF_IF_rx_q_notEmpty_THEN_rx_q_first__5_ELSE_IF_ak_ETC___d31) != DEF_IF_rx_q_notEmpty_THEN_rx_q_first__5_ELSE_IF_ak_ETC___d31)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_rx_q_notEmpty_THEN_rx_q_first__5_ELSE_IF_ak_ETC___d31, 69u);
	backing.DEF_IF_rx_q_notEmpty_THEN_rx_q_first__5_ELSE_IF_ak_ETC___d31 = DEF_IF_rx_q_notEmpty_THEN_rx_q_first__5_ELSE_IF_ak_ETC___d31;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_ak_q_first____d21) != DEF_ak_q_first____d21)
      {
	vcd_write_val(sim_hdl, num, DEF_ak_q_first____d21, 69u);
	backing.DEF_ak_q_first____d21 = DEF_ak_q_first____d21;
      }
      ++num;
      if ((backing.DEF_ak_q_notEmpty____d6) != DEF_ak_q_notEmpty____d6)
      {
	vcd_write_val(sim_hdl, num, DEF_ak_q_notEmpty____d6, 1u);
	backing.DEF_ak_q_notEmpty____d6 = DEF_ak_q_notEmpty____d6;
      }
      ++num;
      if ((backing.DEF_in_q_first____d27) != DEF_in_q_first____d27)
      {
	vcd_write_val(sim_hdl, num, DEF_in_q_first____d27, 69u);
	backing.DEF_in_q_first____d27 = DEF_in_q_first____d27;
      }
      ++num;
      if ((backing.DEF_rx_q_first____d15) != DEF_rx_q_first____d15)
      {
	vcd_write_val(sim_hdl, num, DEF_rx_q_first____d15, 69u);
	backing.DEF_rx_q_first____d15 = DEF_rx_q_first____d15;
      }
      ++num;
      if ((backing.DEF_rx_q_notEmpty____d4) != DEF_rx_q_notEmpty____d4)
      {
	vcd_write_val(sim_hdl, num, DEF_rx_q_notEmpty____d4, 1u);
	backing.DEF_rx_q_notEmpty____d4 = DEF_rx_q_notEmpty____d4;
      }
      ++num;
      if ((backing.DEF_tx_q_first____d10) != DEF_tx_q_first____d10)
      {
	vcd_write_val(sim_hdl, num, DEF_tx_q_first____d10, 69u);
	backing.DEF_tx_q_first____d10 = DEF_tx_q_first____d10;
      }
      ++num;
      if ((backing.DEF_tx_q_notEmpty_OR_rx_q_notEmpty_OR_ak_q_notEmpt_ETC___d9) != DEF_tx_q_notEmpty_OR_rx_q_notEmpty_OR_ak_q_notEmpt_ETC___d9)
      {
	vcd_write_val(sim_hdl, num, DEF_tx_q_notEmpty_OR_rx_q_notEmpty_OR_ak_q_notEmpt_ETC___d9, 1u);
	backing.DEF_tx_q_notEmpty_OR_rx_q_notEmpty_OR_ak_q_notEmpt_ETC___d9 = DEF_tx_q_notEmpty_OR_rx_q_notEmpty_OR_ak_q_notEmpt_ETC___d9;
      }
      ++num;
      if ((backing.DEF_tx_q_notEmpty____d3) != DEF_tx_q_notEmpty____d3)
      {
	vcd_write_val(sim_hdl, num, DEF_tx_q_notEmpty____d3, 1u);
	backing.DEF_tx_q_notEmpty____d3 = DEF_tx_q_notEmpty____d3;
      }
      ++num;
      if ((backing.PORT_deq_event) != PORT_deq_event)
      {
	vcd_write_val(sim_hdl, num, PORT_deq_event, 69u);
	backing.PORT_deq_event = PORT_deq_event;
      }
      ++num;
      if ((backing.PORT_enq_ak_event_req) != PORT_enq_ak_event_req)
      {
	vcd_write_val(sim_hdl, num, PORT_enq_ak_event_req, 69u);
	backing.PORT_enq_ak_event_req = PORT_enq_ak_event_req;
      }
      ++num;
      if ((backing.PORT_enq_in_event_req) != PORT_enq_in_event_req)
      {
	vcd_write_val(sim_hdl, num, PORT_enq_in_event_req, 69u);
	backing.PORT_enq_in_event_req = PORT_enq_in_event_req;
      }
      ++num;
      if ((backing.PORT_enq_rx_event_req) != PORT_enq_rx_event_req)
      {
	vcd_write_val(sim_hdl, num, PORT_enq_rx_event_req, 69u);
	backing.PORT_enq_rx_event_req = PORT_enq_rx_event_req;
      }
      ++num;
      if ((backing.PORT_enq_tx_event_req) != PORT_enq_tx_event_req)
      {
	vcd_write_val(sim_hdl, num, PORT_enq_tx_event_req, 69u);
	backing.PORT_enq_tx_event_req = PORT_enq_tx_event_req;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_IF_ak_q_notEmpty_THEN_ak_q_first__1_ELSE_in_q__ETC___d30, 69u);
      backing.DEF_IF_ak_q_notEmpty_THEN_ak_q_first__1_ELSE_in_q__ETC___d30 = DEF_IF_ak_q_notEmpty_THEN_ak_q_first__1_ELSE_in_q__ETC___d30;
      vcd_write_val(sim_hdl, num++, DEF_IF_rx_q_notEmpty_THEN_rx_q_first__5_ELSE_IF_ak_ETC___d31, 69u);
      backing.DEF_IF_rx_q_notEmpty_THEN_rx_q_first__5_ELSE_IF_ak_ETC___d31 = DEF_IF_rx_q_notEmpty_THEN_rx_q_first__5_ELSE_IF_ak_ETC___d31;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_ak_q_first____d21, 69u);
      backing.DEF_ak_q_first____d21 = DEF_ak_q_first____d21;
      vcd_write_val(sim_hdl, num++, DEF_ak_q_notEmpty____d6, 1u);
      backing.DEF_ak_q_notEmpty____d6 = DEF_ak_q_notEmpty____d6;
      vcd_write_val(sim_hdl, num++, DEF_in_q_first____d27, 69u);
      backing.DEF_in_q_first____d27 = DEF_in_q_first____d27;
      vcd_write_val(sim_hdl, num++, DEF_rx_q_first____d15, 69u);
      backing.DEF_rx_q_first____d15 = DEF_rx_q_first____d15;
      vcd_write_val(sim_hdl, num++, DEF_rx_q_notEmpty____d4, 1u);
      backing.DEF_rx_q_notEmpty____d4 = DEF_rx_q_notEmpty____d4;
      vcd_write_val(sim_hdl, num++, DEF_tx_q_first____d10, 69u);
      backing.DEF_tx_q_first____d10 = DEF_tx_q_first____d10;
      vcd_write_val(sim_hdl, num++, DEF_tx_q_notEmpty_OR_rx_q_notEmpty_OR_ak_q_notEmpt_ETC___d9, 1u);
      backing.DEF_tx_q_notEmpty_OR_rx_q_notEmpty_OR_ak_q_notEmpt_ETC___d9 = DEF_tx_q_notEmpty_OR_rx_q_notEmpty_OR_ak_q_notEmpt_ETC___d9;
      vcd_write_val(sim_hdl, num++, DEF_tx_q_notEmpty____d3, 1u);
      backing.DEF_tx_q_notEmpty____d3 = DEF_tx_q_notEmpty____d3;
      vcd_write_val(sim_hdl, num++, PORT_deq_event, 69u);
      backing.PORT_deq_event = PORT_deq_event;
      vcd_write_val(sim_hdl, num++, PORT_enq_ak_event_req, 69u);
      backing.PORT_enq_ak_event_req = PORT_enq_ak_event_req;
      vcd_write_val(sim_hdl, num++, PORT_enq_in_event_req, 69u);
      backing.PORT_enq_in_event_req = PORT_enq_in_event_req;
      vcd_write_val(sim_hdl, num++, PORT_enq_rx_event_req, 69u);
      backing.PORT_enq_rx_event_req = PORT_enq_rx_event_req;
      vcd_write_val(sim_hdl, num++, PORT_enq_tx_event_req, 69u);
      backing.PORT_enq_tx_event_req = PORT_enq_tx_event_req;
    }
}

void MOD_mkEventArbiter::vcd_prims(tVCDDumpType dt, MOD_mkEventArbiter &backing)
{
  INST_ak_q.dump_VCD(dt, backing.INST_ak_q);
  INST_in_q.dump_VCD(dt, backing.INST_in_q);
  INST_rx_q.dump_VCD(dt, backing.INST_rx_q);
  INST_tx_q.dump_VCD(dt, backing.INST_tx_q);
}
