<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.14.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cheesecake: D:/Projects/Raspberrypi_pico/pico_freertos_final/freertos_pico2/pico_freertos/FreeRTOS-Kernel/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">cheesecake
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.14.0 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search/",'.html');
</script>
<script type="text/javascript">
$(function() { codefold.init(); });
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(function(){initNavTree('_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source.html','',''); });
</script>
<div id="container">
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">AT91SAM7X256.h</div></div>
</div><!--header-->
<div class="contents">
<a href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*  ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">/*          ATMEL Microcontroller Software Support  -  ROUSSET  - */</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">/*  ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">/*  DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR */</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">/*  IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">/*  MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">/*  DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, */</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">/*  INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">/*  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, */</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">/*  OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF */</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">/*  LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING */</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">/*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">/*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">/*  ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">/* File Name           : AT91SAM7X256.h */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">/* Object              : AT91SAM7X256 definitions */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">/* Generated           : AT91 SW Application Group  05/20/2005 (16:22:29) */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">/* */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">/* CVS Reference       : /AT91SAM7X256.pl/1.11/Tue May 10 12:15:32 2005// */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">/* CVS Reference       : /SYS_SAM7X.pl/1.3/Tue Feb  1 17:01:43 2005// */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">/* CVS Reference       : /MC_SAM7X.pl/1.2/Fri May 20 14:13:04 2005// */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">/* CVS Reference       : /PMC_SAM7X.pl/1.4/Tue Feb  8 13:58:10 2005// */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">/* CVS Reference       : /RSTC_SAM7X.pl/1.1/Tue Feb  1 16:16:26 2005// */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">/* CVS Reference       : /UDP_SAM7X.pl/1.1/Tue May 10 11:35:35 2005// */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">/* CVS Reference       : /PWM_SAM7X.pl/1.1/Tue May 10 11:53:07 2005// */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">/* CVS Reference       : /AIC_6075B.pl/1.3/Fri May 20 14:01:30 2005// */</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">/* CVS Reference       : /PIO_6057A.pl/1.2/Thu Feb  3 10:18:28 2005// */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">/* CVS Reference       : /RTTC_6081A.pl/1.2/Tue Nov  9 14:43:58 2004// */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">/* CVS Reference       : /PITC_6079A.pl/1.2/Tue Nov  9 14:43:56 2004// */</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">/* CVS Reference       : /WDTC_6080A.pl/1.3/Tue Nov  9 14:44:00 2004// */</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">/* CVS Reference       : /VREG_6085B.pl/1.1/Tue Feb  1 16:05:48 2005// */</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">/* CVS Reference       : /PDC_6074C.pl/1.2/Thu Feb  3 08:48:54 2005// */</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">/* CVS Reference       : /DBGU_6059D.pl/1.1/Mon Jan 31 13:15:32 2005// */</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">/* CVS Reference       : /SPI_6088D.pl/1.3/Fri May 20 14:08:59 2005// */</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment">/* CVS Reference       : /US_6089C.pl/1.1/Mon Jul 12 18:23:26 2004// */</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">/* CVS Reference       : /SSC_6078A.pl/1.1/Tue Jul 13 07:45:40 2004// */</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">/* CVS Reference       : /TWI_6061A.pl/1.1/Tue Jul 13 07:38:06 2004// */</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">/* CVS Reference       : /TC_6082A.pl/1.7/Fri Mar 11 12:52:17 2005// */</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">/* CVS Reference       : /CAN_6019B.pl/1.1/Tue Mar  8 12:42:22 2005// */</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/* CVS Reference       : /EMACB_6119A.pl/1.5/Thu Feb  3 15:52:04 2005// */</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/* CVS Reference       : /ADC_6051C.pl/1.1/Fri Oct 17 09:12:38 2003// */</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">/* CVS Reference       : /AES_6149A.pl/1.10/Mon Feb  7 09:44:25 2005// */</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">/* CVS Reference       : /DES3_6150A.pl/1.1/Mon Jan 17 08:34:31 2005// */</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">/*  ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span> </div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="preprocessor">#ifndef AT91SAM7X256_H</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="preprocessor">#define AT91SAM7X256_H</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span> </div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>; <span class="comment">/* Hardware register definition */</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span> </div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">/*              SOFTWARE API DEFINITION  FOR System Peripherals */</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct___a_t91_s___s_y_s.html">_AT91S_SYS</a></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>{</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a6b2dc25fefb6a43c8839d3a0ba85a408">AIC_SMR</a>[ 32 ];     <span class="comment">/* Source Mode Register */</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a1b583e863c3624110adb15846ef78427">AIC_SVR</a>[ 32 ];     <span class="comment">/* Source Vector Register */</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a24e5233d7ec9c2daed8dc29aeac22ce1">AIC_IVR</a>;           <span class="comment">/* IRQ Vector Register */</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a2d92f48e5b842c2c77f134b979fd2bc7">AIC_FVR</a>;           <span class="comment">/* FIQ Vector Register */</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#aed4a9f739e52edf7c7815f458799b6e4">AIC_ISR</a>;           <span class="comment">/* Interrupt Status Register */</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#af420a7282f407323cc7d796699c0720b">AIC_IPR</a>;           <span class="comment">/* Interrupt Pending Register */</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#ae0ed0c0a3132843b4059265489ee2063">AIC_IMR</a>;           <span class="comment">/* Interrupt Mask Register */</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a571a3b496f349c04d930abbb45adf942">AIC_CISR</a>;          <span class="comment">/* Core Interrupt Status Register */</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a1f98f1e8266ffb2aa5ac1cba0f4ce0d4">Reserved0</a>[ 2 ];    <span class="comment">/* */</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a2f6e0a16409471a92afa7209566ceae5">AIC_IECR</a>;          <span class="comment">/* Interrupt Enable Command Register */</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#ac395b87cf997ad27e3a546e431234e60">AIC_IDCR</a>;          <span class="comment">/* Interrupt Disable Command Register */</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a093022bc266aa23862995958e372d6c5">AIC_ICCR</a>;          <span class="comment">/* Interrupt Clear Command Register */</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#ab4d075081830d2478953890d25b4b143">AIC_ISCR</a>;          <span class="comment">/* Interrupt Set Command Register */</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#ad338dd123b65a1f2ae500c4f09efa37d">AIC_EOICR</a>;         <span class="comment">/* End of Interrupt Command Register */</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#aaf7f74756a1e4c294820ce6c5a47e7d6">AIC_SPU</a>;           <span class="comment">/* Spurious Vector Register */</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a36ef1a3079442f8ae3970589a54a5632">AIC_DCR</a>;           <span class="comment">/* Debug Control Register (Protect) */</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a687073f97558b11b9705f520bb87da20">Reserved1</a>[ 1 ];    <span class="comment">/* */</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a0bf8012e1d5c7f1dae1aacbf7b3e9c8b">AIC_FFER</a>;          <span class="comment">/* Fast Forcing Enable Register */</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#ad0ac871b0b4314d3bd18c2f5f6f1fbfa">AIC_FFDR</a>;          <span class="comment">/* Fast Forcing Disable Register */</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#aea5574a7b09efe685246b130cd798444">AIC_FFSR</a>;          <span class="comment">/* Fast Forcing Status Register */</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a0ab32b91d345d283128bce674c0582a4">Reserved2</a>[ 45 ];   <span class="comment">/* */</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#aab2b8081e88852a5307197cf87c829f9">DBGU_CR</a>;           <span class="comment">/* Control Register */</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a01077f44487c7d610f8ff9896875bb14">DBGU_MR</a>;           <span class="comment">/* Mode Register */</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a2d2d7acefce9491f531b0dab2923b336">DBGU_IER</a>;          <span class="comment">/* Interrupt Enable Register */</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a86423640825d970c7eabc2cb6820d659">DBGU_IDR</a>;          <span class="comment">/* Interrupt Disable Register */</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a057557aeac77a431b57d15eb21054709">DBGU_IMR</a>;          <span class="comment">/* Interrupt Mask Register */</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a56aee1459577cfd1d6e75580ada359b3">DBGU_CSR</a>;          <span class="comment">/* Channel Status Register */</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a556b96c91a5a7ebbfa8e11a02be83e48">DBGU_RHR</a>;          <span class="comment">/* Receiver Holding Register */</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a15b107f8d769a3c10fbae2013cc97fc5">DBGU_THR</a>;          <span class="comment">/* Transmitter Holding Register */</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#ae16bebd5ab83589f0c04216d5bad07f2">DBGU_BRGR</a>;         <span class="comment">/* Baud Rate Generator Register */</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a4f92c37690efa2dc448901e3d194292f">Reserved3</a>[ 7 ];    <span class="comment">/* */</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#aa32fb31e17c392f2c1597d38cb911bc7">DBGU_CIDR</a>;         <span class="comment">/* Chip ID Register */</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a91e2afed535a66d81a83af2803d030a0">DBGU_EXID</a>;         <span class="comment">/* Chip ID Extension Register */</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a6d22e38c7b85e0de6fe4f10bbd9b21ef">DBGU_FNTR</a>;         <span class="comment">/* Force NTRST Register */</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a140445d0277ce5fd0efdbc6d5e7b1492">Reserved4</a>[ 45 ];   <span class="comment">/* */</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a1ac52db57a321dbd5cb2d62e2a44ba73">DBGU_RPR</a>;          <span class="comment">/* Receive Pointer Register */</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#ad99c2be9f9767eb2d06a90e28c78fc03">DBGU_RCR</a>;          <span class="comment">/* Receive Counter Register */</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a332eead065a95b97bac9103a6b333d84">DBGU_TPR</a>;          <span class="comment">/* Transmit Pointer Register */</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a9ffd65c8c98948d865b7a289234c65ed">DBGU_TCR</a>;          <span class="comment">/* Transmit Counter Register */</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a29bd4f4a73787c58be4bc49cd430f6ab">DBGU_RNPR</a>;         <span class="comment">/* Receive Next Pointer Register */</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a86fccdee374a79dc2430d883c04fc2bb">DBGU_RNCR</a>;         <span class="comment">/* Receive Next Counter Register */</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#ada239f1d3bbb228ed42662707d9d5ba2">DBGU_TNPR</a>;         <span class="comment">/* Transmit Next Pointer Register */</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a9dad1fe5538d2a9edf595fdfd62b3cbc">DBGU_TNCR</a>;         <span class="comment">/* Transmit Next Counter Register */</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a6098065afc0a5dfdd09a8dd6246ecd94">DBGU_PTCR</a>;         <span class="comment">/* PDC Transfer Control Register */</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a2713716d82e126b18ab58955ad580129">DBGU_PTSR</a>;         <span class="comment">/* PDC Transfer Status Register */</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a88efbf7ec5009c0cff70658344a74ca9">Reserved5</a>[ 54 ];   <span class="comment">/* */</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a1f9e83abdf757767ecd653df04de7eed">PIOA_PER</a>;          <span class="comment">/* PIO Enable Register */</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a74d123c1db1c8a29bfbcbbc2837d2c7a">PIOA_PDR</a>;          <span class="comment">/* PIO Disable Register */</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a4df284a3785ae9423da1d3bd1f23f800">PIOA_PSR</a>;          <span class="comment">/* PIO Status Register */</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a301b9aec5a9c3f09f2c1246ec09b2191">Reserved6</a>[ 1 ];    <span class="comment">/* */</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a00e1feec91e82c62d69767a5edb519d0">PIOA_OER</a>;          <span class="comment">/* Output Enable Register */</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#ab4a8d79cacf41c8e0db599ab6e6f35e1">PIOA_ODR</a>;          <span class="comment">/* Output Disable Registerr */</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#ab07d5cea6b924d7e04e7db2ca27e1eda">PIOA_OSR</a>;          <span class="comment">/* Output Status Register */</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#ac046cdc4abd70b271e1e1d075340e505">Reserved7</a>[ 1 ];    <span class="comment">/* */</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a3785e8bb4091831a8bc0d0a1197a5913">PIOA_IFER</a>;         <span class="comment">/* Input Filter Enable Register */</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a02009c907e1c2949212524d57eff62f3">PIOA_IFDR</a>;         <span class="comment">/* Input Filter Disable Register */</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#ad3cdf57a19a55a68e2763ed472704733">PIOA_IFSR</a>;         <span class="comment">/* Input Filter Status Register */</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#aa6cfec9dfc09272835191dc77953dfdc">Reserved8</a>[ 1 ];    <span class="comment">/* */</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a0cd4fb0b8075a0a73e5775b603f7847c">PIOA_SODR</a>;         <span class="comment">/* Set Output Data Register */</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a1e2aa75c32f3dccf680af85eed50e1a1">PIOA_CODR</a>;         <span class="comment">/* Clear Output Data Register */</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a33e3a1625cd80cc9d0af375189fbf53c">PIOA_ODSR</a>;         <span class="comment">/* Output Data Status Register */</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a7ad9a840b1bb43bdb14f82a64f417671">PIOA_PDSR</a>;         <span class="comment">/* Pin Data Status Register */</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#afb881748029e07c97c00643856807d57">PIOA_IER</a>;          <span class="comment">/* Interrupt Enable Register */</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a70e5b268f31c94e9a3a004c4e07f54bd">PIOA_IDR</a>;          <span class="comment">/* Interrupt Disable Register */</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a8bb9c5e371d8577d6c4492effeb47f0b">PIOA_IMR</a>;          <span class="comment">/* Interrupt Mask Register */</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a93a696bb106cb155cf2a9ff4aa6d8aba">PIOA_ISR</a>;          <span class="comment">/* Interrupt Status Register */</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#ac8d4c72832e5b6ced0fb5f943cfbda30">PIOA_MDER</a>;         <span class="comment">/* Multi-driver Enable Register */</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#afc0ccb89a85a34ea1c7662e0f9945ef1">PIOA_MDDR</a>;         <span class="comment">/* Multi-driver Disable Register */</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a9300f3fcd797dcc30371db34f8d4335d">PIOA_MDSR</a>;         <span class="comment">/* Multi-driver Status Register */</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a6662b5d7076af1103f25e0e49e82b6d3">Reserved9</a>[ 1 ];    <span class="comment">/* */</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a43b1e4fb64ff7cd9e7d6bc61d880fb0e">PIOA_PPUDR</a>;        <span class="comment">/* Pull-up Disable Register */</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a8d48501f9345c39f41e9a99cdcc62d52">PIOA_PPUER</a>;        <span class="comment">/* Pull-up Enable Register */</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a24b726ec8df3aa24ccaea5462a7a1bcd">PIOA_PPUSR</a>;        <span class="comment">/* Pull-up Status Register */</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#af3083cfdc3adc828d8666fcdafe60700">Reserved10</a>[ 1 ];   <span class="comment">/* */</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#aa5d1c90bdc726149ae7bf5e1c3a685aa">PIOA_ASR</a>;          <span class="comment">/* Select A Register */</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a26830945a69e445b4e9ef75765b780c2">PIOA_BSR</a>;          <span class="comment">/* Select B Register */</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#af8848d88d55ec7f6aa79e9ec8eed81c9">PIOA_ABSR</a>;         <span class="comment">/* AB Select Status Register */</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#aa084019e029ff55498f890dfff92e1eb">Reserved11</a>[ 9 ];   <span class="comment">/* */</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#ab4174a002195a128467562f37c4f31b1">PIOA_OWER</a>;         <span class="comment">/* Output Write Enable Register */</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a4fe0d5bb6879d39d1f2709d7be4cf0d9">PIOA_OWDR</a>;         <span class="comment">/* Output Write Disable Register */</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#ab8318d22148f87941323a3bd30e62194">PIOA_OWSR</a>;         <span class="comment">/* Output Write Status Register */</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a80e0737fb933d78f6e65fe7a553a4b35">Reserved12</a>[ 85 ];  <span class="comment">/* */</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a1b7b97cae0d26dc1d40ac40c1fcf7d8a">PIOB_PER</a>;          <span class="comment">/* PIO Enable Register */</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a2875919b691abc3ac2a71c8a33b29bbd">PIOB_PDR</a>;          <span class="comment">/* PIO Disable Register */</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a75447f42db030fb9ab30bbdb4f902e17">PIOB_PSR</a>;          <span class="comment">/* PIO Status Register */</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a82027a1102a590c83a1a65579a56d34a">Reserved13</a>[ 1 ];   <span class="comment">/* */</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a9d414fed93ed31995318285e4150c6ac">PIOB_OER</a>;          <span class="comment">/* Output Enable Register */</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#ae51e24b4c26c5805a29b0314bd2cedf4">PIOB_ODR</a>;          <span class="comment">/* Output Disable Registerr */</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a34140b3d87ae6c3b7be4b8d6b3774273">PIOB_OSR</a>;          <span class="comment">/* Output Status Register */</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a9cc920a79f4e926dd6dbaa50c96bb946">Reserved14</a>[ 1 ];   <span class="comment">/* */</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a30542b10aea6dbb266e67ff25259a09f">PIOB_IFER</a>;         <span class="comment">/* Input Filter Enable Register */</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a9023d0e3f93ac839768340bf2956dab3">PIOB_IFDR</a>;         <span class="comment">/* Input Filter Disable Register */</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a6c5d5f508cbb35f6fe99ec34e7fca6a8">PIOB_IFSR</a>;         <span class="comment">/* Input Filter Status Register */</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a2ad968179201cc6a96856f7ad879bcb1">Reserved15</a>[ 1 ];   <span class="comment">/* */</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a2cb3f0f5cb2cdb8fb77f26cec06d044b">PIOB_SODR</a>;         <span class="comment">/* Set Output Data Register */</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#adbca7adc9cdaa9110f9f262f6cec02b7">PIOB_CODR</a>;         <span class="comment">/* Clear Output Data Register */</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#afad83f027712d678e3256d75c3a61a95">PIOB_ODSR</a>;         <span class="comment">/* Output Data Status Register */</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a346857ca9c9eab8d9ff49503dd2ad99f">PIOB_PDSR</a>;         <span class="comment">/* Pin Data Status Register */</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a12bc99626b381e1e6446dd358b44bb30">PIOB_IER</a>;          <span class="comment">/* Interrupt Enable Register */</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a34e8479d9c349a28b1c85fd2263a971e">PIOB_IDR</a>;          <span class="comment">/* Interrupt Disable Register */</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a3df4b5315a722fac84c99b1507166414">PIOB_IMR</a>;          <span class="comment">/* Interrupt Mask Register */</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a42bdd3bc3edb9d4a55eaeff2d6e9f7e5">PIOB_ISR</a>;          <span class="comment">/* Interrupt Status Register */</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a7a77522739b17d85647841ccf52ba1a5">PIOB_MDER</a>;         <span class="comment">/* Multi-driver Enable Register */</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a6d58b129e630d986c86eb884f8c2d2c8">PIOB_MDDR</a>;         <span class="comment">/* Multi-driver Disable Register */</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a142964c19d1935a2a339aac4d94a3373">PIOB_MDSR</a>;         <span class="comment">/* Multi-driver Status Register */</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a77ca4ff88bd26369fa0cb86bc80ad11c">Reserved16</a>[ 1 ];   <span class="comment">/* */</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a2ee678ea706c05591510150b6faf4d8c">PIOB_PPUDR</a>;        <span class="comment">/* Pull-up Disable Register */</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a93fe83a72494fd023c464e8c32d837d5">PIOB_PPUER</a>;        <span class="comment">/* Pull-up Enable Register */</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a4d8fc518dc61ff1111218ddab9c7a841">PIOB_PPUSR</a>;        <span class="comment">/* Pull-up Status Register */</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a9752d328c1846778220a2dcf1af604ce">Reserved17</a>[ 1 ];   <span class="comment">/* */</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#aae3f2f06b6e3cbd2e2286013c835366a">PIOB_ASR</a>;          <span class="comment">/* Select A Register */</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a0102ddfa3880dedcd952195bda899d28">PIOB_BSR</a>;          <span class="comment">/* Select B Register */</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a4fce9ab2280100817b3cc5d8fafc58a2">PIOB_ABSR</a>;         <span class="comment">/* AB Select Status Register */</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a968679479291963afed0ef045971c4f3">Reserved18</a>[ 9 ];   <span class="comment">/* */</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a3b8a3f8dc5b9813837f1fed19b73b4f0">PIOB_OWER</a>;         <span class="comment">/* Output Write Enable Register */</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a3abb6bca64e2f7729cd211dbfc89e204">PIOB_OWDR</a>;         <span class="comment">/* Output Write Disable Register */</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a5c1d14a28b8e3e4d3b73e875145b04f8">PIOB_OWSR</a>;         <span class="comment">/* Output Write Status Register */</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a3d2f9b0e120c0b41ed76fa0187b53bf9">Reserved19</a>[ 341 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a7acb2e81e07163d588e9acefbfb4c97d">PMC_SCER</a>;          <span class="comment">/* System Clock Enable Register */</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#aa3e50485ade22f20d8bcad8dbad6f223">PMC_SCDR</a>;          <span class="comment">/* System Clock Disable Register */</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a0a74a56c5c5b247ea8bdc103cf69de93">PMC_SCSR</a>;          <span class="comment">/* System Clock Status Register */</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a07e418665c8f21c9fb4d5ea7086dbbba">Reserved20</a>[ 1 ];   <span class="comment">/* */</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#ac6b1ed3a4b9fd5f5b794ba9b7c5686ba">PMC_PCER</a>;          <span class="comment">/* Peripheral Clock Enable Register */</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a8830de30a95202cb9b5bc04896a7db2d">PMC_PCDR</a>;          <span class="comment">/* Peripheral Clock Disable Register */</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a3387f8e5edd3ec827ed68f194b7c7b0e">PMC_PCSR</a>;          <span class="comment">/* Peripheral Clock Status Register */</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a489398e0b62047691c8396ad06e986ef">Reserved21</a>[ 1 ];   <span class="comment">/* */</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a41c7a9cb4b2b9c5c97ef4a6d2dfc8931">PMC_MOR</a>;           <span class="comment">/* Main Oscillator Register */</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a3dd24840dea36caca6ec5658a16c260e">PMC_MCFR</a>;          <span class="comment">/* Main Clock  Frequency Register */</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a1a9162d741cb514f05ad6d02136b17fa">Reserved22</a>[ 1 ];   <span class="comment">/* */</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a5b5b479df0bf494d04bfbcc0035ce88a">PMC_PLLR</a>;          <span class="comment">/* PLL Register */</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a2c724987deb4340ddfbe9c87dc4348f3">PMC_MCKR</a>;          <span class="comment">/* Master Clock Register */</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#af8bd2496f3b11eae3dc3f264873ebc67">Reserved23</a>[ 3 ];   <span class="comment">/* */</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#ae23b5cad1030ff32f087252ee92aa262">PMC_PCKR</a>[ 4 ];     <span class="comment">/* Programmable Clock Register */</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a66a855112bc8db90ffdb55787547afd4">Reserved24</a>[ 4 ];   <span class="comment">/* */</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a7ff6ae4a4c9dd78ba80141ff77b594e6">PMC_IER</a>;           <span class="comment">/* Interrupt Enable Register */</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a4f3fd7ed6d469aeb787ce7acdd8647e6">PMC_IDR</a>;           <span class="comment">/* Interrupt Disable Register */</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a3f9cd9240d2ef420bde177634403dcc1">PMC_SR</a>;            <span class="comment">/* Status Register */</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a91060bb2f8ac6b1cd821c19677e36fa4">PMC_IMR</a>;           <span class="comment">/* Interrupt Mask Register */</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a5dfbbba7710eea49dcc22b66395315c7">Reserved25</a>[ 36 ];  <span class="comment">/* */</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a50a268df275ae275a36ae16b1104c389">RSTC_RCR</a>;          <span class="comment">/* Reset Control Register */</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a96d0df57d83741d4ee276d36446693c5">RSTC_RSR</a>;          <span class="comment">/* Reset Status Register */</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#abbf3d3299e4f13a12f58e28ea488e1f2">RSTC_RMR</a>;          <span class="comment">/* Reset Mode Register */</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a4cbb592d8e43a89352ccc5429576885c">Reserved26</a>[ 5 ];   <span class="comment">/* */</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a2205b60f5430c699fad71220f15b19c3">RTTC_RTMR</a>;         <span class="comment">/* Real-time Mode Register */</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#af82f564091ed435d5a6206eae66ff0dd">RTTC_RTAR</a>;         <span class="comment">/* Real-time Alarm Register */</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a71376dcbd67913fcdaa3e11b67ce98c4">RTTC_RTVR</a>;         <span class="comment">/* Real-time Value Register */</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a02c5936057d42f84634f10f188fd4335">RTTC_RTSR</a>;         <span class="comment">/* Real-time Status Register */</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#ac6ddaac4e95dc32c1ab654bb3b8b2b2f">PITC_PIMR</a>;         <span class="comment">/* Period Interval Mode Register */</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#ab250b865cba86405c8c33dd28a684159">PITC_PISR</a>;         <span class="comment">/* Period Interval Status Register */</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a13cecafc8a74c8fa3585626d0265876c">PITC_PIVR</a>;         <span class="comment">/* Period Interval Value Register */</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#abeea85e737c404d91017451058830aa3">PITC_PIIR</a>;         <span class="comment">/* Period Interval Image Register */</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a05e8938bde3ecd781749a5b9539598fb">WDTC_WDCR</a>;         <span class="comment">/* Watchdog Control Register */</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a81ab17c1d918b34a6d8d4698d55141a6">WDTC_WDMR</a>;         <span class="comment">/* Watchdog Mode Register */</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#afaa66f92cf1aa8b7c47de4f0f9db14e9">WDTC_WDSR</a>;         <span class="comment">/* Watchdog Status Register */</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a37685b4d8e1ba856cd6a7b425fb61df7">Reserved27</a>[ 5 ];   <span class="comment">/* */</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s.html#a4efdcbc14c8c6c4da09911bdc8401748">VREG_MR</a>;           <span class="comment">/* Voltage Regulator Mode Register */</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad1ad913c14abe78cc25a2f9579b061e7">  212</a></span>} <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ae381509d20d0f03dd585178d66b461e8">AT91S_SYS</a>, * <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ad1ad913c14abe78cc25a2f9579b061e7">AT91PS_SYS</a>;</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span> </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span> </div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment">/*              SOFTWARE API DEFINITION  FOR Advanced Interrupt Controller */</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct___a_t91_s___a_i_c.html">_AT91S_AIC</a></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>{</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___a_i_c.html#a8f67e50f87c9ec1296d138c8823956a9">AIC_SMR</a>[ 32 ];  <span class="comment">/* Source Mode Register */</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___a_i_c.html#aab87ea86f3a65a32f8d4c788cc8c56ae">AIC_SVR</a>[ 32 ];  <span class="comment">/* Source Vector Register */</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___a_i_c.html#af105953c155379836fce666eef37501b">AIC_IVR</a>;        <span class="comment">/* IRQ Vector Register */</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___a_i_c.html#accca387631438422260c8a8652800eed">AIC_FVR</a>;        <span class="comment">/* FIQ Vector Register */</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___a_i_c.html#a3634430d76ed81bcbd9f0b04f9c0907e">AIC_ISR</a>;        <span class="comment">/* Interrupt Status Register */</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___a_i_c.html#a9ae6e5e104c8f5a405a1792e5126236a">AIC_IPR</a>;        <span class="comment">/* Interrupt Pending Register */</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___a_i_c.html#a2eecd9e74afeac555e7b90c3594bc910">AIC_IMR</a>;        <span class="comment">/* Interrupt Mask Register */</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___a_i_c.html#ac1e7c71a265c9818fe96b59796aaed7e">AIC_CISR</a>;       <span class="comment">/* Core Interrupt Status Register */</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___a_i_c.html#aaaee23426dcf3698e52ba1953ac4a752">Reserved0</a>[ 2 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___a_i_c.html#ac37f1ca270fc1c2ba4857b5f9c763176">AIC_IECR</a>;       <span class="comment">/* Interrupt Enable Command Register */</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___a_i_c.html#a179b0425e4194dd6a0a2a44dfabc7d67">AIC_IDCR</a>;       <span class="comment">/* Interrupt Disable Command Register */</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___a_i_c.html#a8e7dbf14bb5c166df24bb1d014f1a5d0">AIC_ICCR</a>;       <span class="comment">/* Interrupt Clear Command Register */</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___a_i_c.html#a2784932bec9494dde08e3d63e821da50">AIC_ISCR</a>;       <span class="comment">/* Interrupt Set Command Register */</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___a_i_c.html#adbed024b2ed1aa309d77ed69db0cbcc9">AIC_EOICR</a>;      <span class="comment">/* End of Interrupt Command Register */</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___a_i_c.html#a0e99c4c50663bf1ea7142e40d8e911e2">AIC_SPU</a>;        <span class="comment">/* Spurious Vector Register */</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___a_i_c.html#ad50d494de6fc6381f1f98ca95019f2a4">AIC_DCR</a>;        <span class="comment">/* Debug Control Register (Protect) */</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___a_i_c.html#a2db6d3cdd632cfa69686b5186e47b9de">Reserved1</a>[ 1 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___a_i_c.html#ad0b62db4d5490f3f3868fc10e36d300c">AIC_FFER</a>;       <span class="comment">/* Fast Forcing Enable Register */</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___a_i_c.html#af9790a9208a6ae1554938439df1872d3">AIC_FFDR</a>;       <span class="comment">/* Fast Forcing Disable Register */</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___a_i_c.html#ac3170bea6bdb66db30d2c0aea2d6e262">AIC_FFSR</a>;       <span class="comment">/* Fast Forcing Status Register */</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a93acdc6269b56f09616c56483e7a2d76">  240</a></span>} <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a46b1e324a19dd8805a2897ff94a47471">AT91S_AIC</a>, * <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a93acdc6269b56f09616c56483e7a2d76">AT91PS_AIC</a>;</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span> </div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment">/* -------- AIC_SMR : (AIC Offset: 0x0) Control Register -------- */</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab66ac4615b2eaa08a688de2cc5485c42">  243</a></span><span class="preprocessor">#define AT91C_AIC_PRIOR                            ( ( unsigned int ) 0x7 &lt;&lt; 0 ) </span><span class="comment">/* (AIC) Priority Level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae5bbc658808876a515e3c1978738f3d0">  244</a></span><span class="preprocessor">#define     AT91C_AIC_PRIOR_LOWEST                 ( ( unsigned int ) 0x0 )      </span><span class="comment">/* (AIC) Lowest priority level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a4bc441a87b9c4574b1bb9e271eb6dd27">  245</a></span><span class="preprocessor">#define     AT91C_AIC_PRIOR_HIGHEST                ( ( unsigned int ) 0x7 )      </span><span class="comment">/* (AIC) Highest priority level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae85e6441c17346d01b4b4e50d9a43408">  246</a></span><span class="preprocessor">#define AT91C_AIC_SRCTYPE                          ( ( unsigned int ) 0x3 &lt;&lt; 5 ) </span><span class="comment">/* (AIC) Interrupt Source Type */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa92aff746ed8ef7777730997b8d48fe8">  247</a></span><span class="preprocessor">#define     AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL       ( ( unsigned int ) 0x0 &lt;&lt; 5 ) </span><span class="comment">/* (AIC) Internal Sources Code Label High-level Sensitive */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a870b6ce64df33f436086693b8fd44c5d">  248</a></span><span class="preprocessor">#define     AT91C_AIC_SRCTYPE_EXT_LOW_LEVEL        ( ( unsigned int ) 0x0 &lt;&lt; 5 ) </span><span class="comment">/* (AIC) External Sources Code Label Low-level Sensitive */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a86089511cd0fbca7bac1371602313307">  249</a></span><span class="preprocessor">#define     AT91C_AIC_SRCTYPE_INT_POSITIVE_EDGE    ( ( unsigned int ) 0x1 &lt;&lt; 5 ) </span><span class="comment">/* (AIC) Internal Sources Code Label Positive Edge triggered */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a3b6eda4438d361be0896ad6d246c43c3">  250</a></span><span class="preprocessor">#define     AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE    ( ( unsigned int ) 0x1 &lt;&lt; 5 ) </span><span class="comment">/* (AIC) External Sources Code Label Negative Edge triggered */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a09b8cd2380a101271ed1afe641a8bae8">  251</a></span><span class="preprocessor">#define     AT91C_AIC_SRCTYPE_HIGH_LEVEL           ( ( unsigned int ) 0x2 &lt;&lt; 5 ) </span><span class="comment">/* (AIC) Internal Or External Sources Code Label High-level Sensitive */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9d086828d5d5cf42d54c84ea47359f12">  252</a></span><span class="preprocessor">#define     AT91C_AIC_SRCTYPE_POSITIVE_EDGE        ( ( unsigned int ) 0x3 &lt;&lt; 5 ) </span><span class="comment">/* (AIC) Internal Or External Sources Code Label Positive Edge triggered */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment">/* -------- AIC_CISR : (AIC Offset: 0x114) AIC Core Interrupt Status Register -------- */</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a3184357c284cf8d1fbede2bfaa0df4f0">  254</a></span><span class="preprocessor">#define AT91C_AIC_NFIQ                             ( ( unsigned int ) 0x1 &lt;&lt; 0 ) </span><span class="comment">/* (AIC) NFIQ Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a60e31990bc2bf5a9f3e7be3db8591dea">  255</a></span><span class="preprocessor">#define AT91C_AIC_NIRQ                             ( ( unsigned int ) 0x1 &lt;&lt; 1 ) </span><span class="comment">/* (AIC) NIRQ Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment">/* -------- AIC_DCR : (AIC Offset: 0x138) AIC Debug Control Register (Protect) -------- */</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a11ecc7ad7cb4c2d9f6a241c446b754dc">  257</a></span><span class="preprocessor">#define AT91C_AIC_DCR_PROT                         ( ( unsigned int ) 0x1 &lt;&lt; 0 ) </span><span class="comment">/* (AIC) Protection Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a8ddbefbb5b53cacf7041b9ec7297843d">  258</a></span><span class="preprocessor">#define AT91C_AIC_DCR_GMSK                         ( ( unsigned int ) 0x1 &lt;&lt; 1 ) </span><span class="comment">/* (AIC) General Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span> </div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment">/*              SOFTWARE API DEFINITION  FOR Peripheral DMA Controller */</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct___a_t91_s___p_d_c.html">_AT91S_PDC</a></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>{</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a7b31ac1f3659c1f785cec238630147f3">PDC_RPR</a>;  <span class="comment">/* Receive Pointer Register */</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ac5fa6b0c9621431aab2aa136a94bf7cb">PDC_RCR</a>;  <span class="comment">/* Receive Counter Register */</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a28fec415cbad37e2befaa1b51849e20e">PDC_TPR</a>;  <span class="comment">/* Transmit Pointer Register */</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a144b98c793817e9d3a492a08781e174a">PDC_TCR</a>;  <span class="comment">/* Transmit Counter Register */</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#aa59bd562f96ad6b925f776b58d6999bf">PDC_RNPR</a>; <span class="comment">/* Receive Next Pointer Register */</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a74bfffc609537ca3798a0caeed1e2190">PDC_RNCR</a>; <span class="comment">/* Receive Next Counter Register */</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a806d975a853e23c7a1f218e92c4b1866">PDC_TNPR</a>; <span class="comment">/* Transmit Next Pointer Register */</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ae344eff967ecdbdc375008d4760b9914">PDC_TNCR</a>; <span class="comment">/* Transmit Next Counter Register */</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#aa155efed7249b18df530b0b4a3a7415a">PDC_PTCR</a>; <span class="comment">/* PDC Transfer Control Register */</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a78f7329128dad941d291504486f81f6b">PDC_PTSR</a>; <span class="comment">/* PDC Transfer Status Register */</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aedee94d81d0ea7fe2260b61094f9d128">  275</a></span>} <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ac4bfcdf4b5791a588326b19c503183b6">AT91S_PDC</a>, * <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#aedee94d81d0ea7fe2260b61094f9d128">AT91PS_PDC</a>;</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span> </div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment">/* -------- PDC_PTCR : (PDC Offset: 0x20) PDC Transfer Control Register -------- */</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a3982db7f0a152f97164fcb1d5e542d3e">  278</a></span><span class="preprocessor">#define AT91C_PDC_RXTEN     ( ( unsigned int ) 0x1 &lt;&lt; 0 ) </span><span class="comment">/* (PDC) Receiver Transfer Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af14c4afb41616b6f1e8191197bd18fc6">  279</a></span><span class="preprocessor">#define AT91C_PDC_RXTDIS    ( ( unsigned int ) 0x1 &lt;&lt; 1 ) </span><span class="comment">/* (PDC) Receiver Transfer Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab2d3ab6a873b8cd209236fe95f051310">  280</a></span><span class="preprocessor">#define AT91C_PDC_TXTEN     ( ( unsigned int ) 0x1 &lt;&lt; 8 ) </span><span class="comment">/* (PDC) Transmitter Transfer Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab2f2dd1bf21078d144719621c4dbc153">  281</a></span><span class="preprocessor">#define AT91C_PDC_TXTDIS    ( ( unsigned int ) 0x1 &lt;&lt; 9 ) </span><span class="comment">/* (PDC) Transmitter Transfer Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment">/* -------- PDC_PTSR : (PDC Offset: 0x24) PDC Transfer Status Register -------- */</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span> </div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment">/*              SOFTWARE API DEFINITION  FOR Debug Unit */</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct___a_t91_s___d_b_g_u.html">_AT91S_DBGU</a></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>{</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a636129fb1fe88fa7626fa5e839a4cd96">DBGU_CR</a>;         <span class="comment">/* Control Register */</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a03e3ab059098a2b5966552be3dbc90a9">DBGU_MR</a>;         <span class="comment">/* Mode Register */</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a4db133002486d95fe3dc4bc9fe329b00">DBGU_IER</a>;        <span class="comment">/* Interrupt Enable Register */</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a09c8287d3dca32acd1de9c0b879f63a1">DBGU_IDR</a>;        <span class="comment">/* Interrupt Disable Register */</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#afae739a91976e5440524cf8cb8b8ff38">DBGU_IMR</a>;        <span class="comment">/* Interrupt Mask Register */</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a63d15c1009ac8ec1089b8682f00c9388">DBGU_CSR</a>;        <span class="comment">/* Channel Status Register */</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a5108aba8763474241e398c6f3a18e18d">DBGU_RHR</a>;        <span class="comment">/* Receiver Holding Register */</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a9697ac8a6a2782ed74d793df6049914f">DBGU_THR</a>;        <span class="comment">/* Transmitter Holding Register */</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a7294d16f4b419badc0e85065cbb35aee">DBGU_BRGR</a>;       <span class="comment">/* Baud Rate Generator Register */</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___d_b_g_u.html#a255e0adaab84068d3bdf2540d73e8743">Reserved0</a>[ 7 ];  <span class="comment">/* */</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#ae1d9efb61981ad7f9bee13447f5ea9ed">DBGU_CIDR</a>;       <span class="comment">/* Chip ID Register */</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a2889903f8c0a8dd143f3044d80c5a6a2">DBGU_EXID</a>;       <span class="comment">/* Chip ID Extension Register */</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ad1a2b93d7e85a462386c68c4aa5f355c">DBGU_FNTR</a>;       <span class="comment">/* Force NTRST Register */</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___d_b_g_u.html#a764beffd3dfa2994117ce80ec178ac8a">Reserved1</a>[ 45 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a04444ac64596752eb8315f48ddcc54c3">DBGU_RPR</a>;        <span class="comment">/* Receive Pointer Register */</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a9787d54ed9c35f81a54a6506a4d66707">DBGU_RCR</a>;        <span class="comment">/* Receive Counter Register */</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ab4af8e089131596c3609fe6e8786f55f">DBGU_TPR</a>;        <span class="comment">/* Transmit Pointer Register */</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a65ca0abbd25c197e0fe32e3e6c6b27a6">DBGU_TCR</a>;        <span class="comment">/* Transmit Counter Register */</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a85dcb00220e4adeb7b6997106505410a">DBGU_RNPR</a>;       <span class="comment">/* Receive Next Pointer Register */</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#aced0a21de3086aa9d9b0002bb071cd8a">DBGU_RNCR</a>;       <span class="comment">/* Receive Next Counter Register */</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a0ccf71445d758d9b64da81a070ff7f21">DBGU_TNPR</a>;       <span class="comment">/* Transmit Next Pointer Register */</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#abbe5d6750998148b474737893ae1f80d">DBGU_TNCR</a>;       <span class="comment">/* Transmit Next Counter Register */</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a50ee7be1c294149e956c1e4b3fd24943">DBGU_PTCR</a>;       <span class="comment">/* PDC Transfer Control Register */</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#afbdca4231abeb62d6211f0bf8dc2c150">DBGU_PTSR</a>;       <span class="comment">/* PDC Transfer Status Register */</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac97ba0756f8a0d170a490f8b07ebd8d1">  313</a></span>} <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a4e35d5266d07c31a45e742f5bc8b403e">AT91S_DBGU</a>, * <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ac97ba0756f8a0d170a490f8b07ebd8d1">AT91PS_DBGU</a>;</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span> </div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment">/* -------- DBGU_CR : (DBGU Offset: 0x0) Debug Unit Control Register -------- */</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a8f930447864be8dfd2e2301aadbcf33a">  316</a></span><span class="preprocessor">#define AT91C_US_RSTRX                 ( ( unsigned int ) 0x1 &lt;&lt; 2 )  </span><span class="comment">/* (DBGU) Reset Receiver */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a317d8138a2551b50d0d8416441925d66">  317</a></span><span class="preprocessor">#define AT91C_US_RSTTX                 ( ( unsigned int ) 0x1 &lt;&lt; 3 )  </span><span class="comment">/* (DBGU) Reset Transmitter */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1a8d3d3c9da3ec30865c86195dc52a5b">  318</a></span><span class="preprocessor">#define AT91C_US_RXEN                  ( ( unsigned int ) 0x1 &lt;&lt; 4 )  </span><span class="comment">/* (DBGU) Receiver Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a46c4a2d61496daf9a1146afa4d766b63">  319</a></span><span class="preprocessor">#define AT91C_US_RXDIS                 ( ( unsigned int ) 0x1 &lt;&lt; 5 )  </span><span class="comment">/* (DBGU) Receiver Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab8c8726dcdcc73a5b961bf3d1e7b9fe1">  320</a></span><span class="preprocessor">#define AT91C_US_TXEN                  ( ( unsigned int ) 0x1 &lt;&lt; 6 )  </span><span class="comment">/* (DBGU) Transmitter Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a3ec68a2522316c5c2489efd6431b822b">  321</a></span><span class="preprocessor">#define AT91C_US_TXDIS                 ( ( unsigned int ) 0x1 &lt;&lt; 7 )  </span><span class="comment">/* (DBGU) Transmitter Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad6068f29012e7e34052e5fe9e4a22249">  322</a></span><span class="preprocessor">#define AT91C_US_RSTSTA                ( ( unsigned int ) 0x1 &lt;&lt; 8 )  </span><span class="comment">/* (DBGU) Reset Status Bits */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment">/* -------- DBGU_MR : (DBGU Offset: 0x4) Debug Unit Mode Register -------- */</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1c4a7e3caf7bbcfd26975147d565ea6d">  324</a></span><span class="preprocessor">#define AT91C_US_PAR                   ( ( unsigned int ) 0x7 &lt;&lt; 9 )  </span><span class="comment">/* (DBGU) Parity type */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af3f0e65596c98c22768b44e1d640071e">  325</a></span><span class="preprocessor">#define     AT91C_US_PAR_EVEN          ( ( unsigned int ) 0x0 &lt;&lt; 9 )  </span><span class="comment">/* (DBGU) Even Parity */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa4208c99f58575fc74238129af7f44e5">  326</a></span><span class="preprocessor">#define     AT91C_US_PAR_ODD           ( ( unsigned int ) 0x1 &lt;&lt; 9 )  </span><span class="comment">/* (DBGU) Odd Parity */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a18630918fdd31d05d09c40a75e5ef233">  327</a></span><span class="preprocessor">#define     AT91C_US_PAR_SPACE         ( ( unsigned int ) 0x2 &lt;&lt; 9 )  </span><span class="comment">/* (DBGU) Parity forced to 0 (Space) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa062988aba8a352fad7dfd83af003d89">  328</a></span><span class="preprocessor">#define     AT91C_US_PAR_MARK          ( ( unsigned int ) 0x3 &lt;&lt; 9 )  </span><span class="comment">/* (DBGU) Parity forced to 1 (Mark) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a5487ae098e64da65b30e9e46eac4e9f1">  329</a></span><span class="preprocessor">#define     AT91C_US_PAR_NONE          ( ( unsigned int ) 0x4 &lt;&lt; 9 )  </span><span class="comment">/* (DBGU) No Parity */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a8cc9b4f4ced402d5a60422015497bc1a">  330</a></span><span class="preprocessor">#define     AT91C_US_PAR_MULTI_DROP    ( ( unsigned int ) 0x6 &lt;&lt; 9 )  </span><span class="comment">/* (DBGU) Multi-drop mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a53c28c925fd757be79bb9f07be5cf951">  331</a></span><span class="preprocessor">#define AT91C_US_CHMODE                ( ( unsigned int ) 0x3 &lt;&lt; 14 ) </span><span class="comment">/* (DBGU) Channel Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9bb3535a326183eea44b04c542e81b26">  332</a></span><span class="preprocessor">#define     AT91C_US_CHMODE_NORMAL     ( ( unsigned int ) 0x0 &lt;&lt; 14 ) </span><span class="comment">/* (DBGU) Normal Mode: The USART channel operates as an RX/TX USART. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa3f9014539cdbee5b9b7a49e76228bcd">  333</a></span><span class="preprocessor">#define     AT91C_US_CHMODE_AUTO       ( ( unsigned int ) 0x1 &lt;&lt; 14 ) </span><span class="comment">/* (DBGU) Automatic Echo: Receiver Data Input is connected to the TXD pin. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aaf57968a551f0ae6b8a5a3c610dab8cf">  334</a></span><span class="preprocessor">#define     AT91C_US_CHMODE_LOCAL      ( ( unsigned int ) 0x2 &lt;&lt; 14 ) </span><span class="comment">/* (DBGU) Local Loopback: Transmitter Output Signal is connected to Receiver Input Signal. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a42454b5036bef343924a88d4896e077c">  335</a></span><span class="preprocessor">#define     AT91C_US_CHMODE_REMOTE     ( ( unsigned int ) 0x3 &lt;&lt; 14 ) </span><span class="comment">/* (DBGU) Remote Loopback: RXD pin is internally connected to TXD pin. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment">/* -------- DBGU_IER : (DBGU Offset: 0x8) Debug Unit Interrupt Enable Register -------- */</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a4ad704e305a3a759d6d6c83c3bb8e9b1">  337</a></span><span class="preprocessor">#define AT91C_US_RXRDY                 ( ( unsigned int ) 0x1 &lt;&lt; 0 )  </span><span class="comment">/* (DBGU) RXRDY Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad4db31f98adb8b55b5d3d775cd5a3f2a">  338</a></span><span class="preprocessor">#define AT91C_US_TXRDY                 ( ( unsigned int ) 0x1 &lt;&lt; 1 )  </span><span class="comment">/* (DBGU) TXRDY Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac4cfc945f1d236225602678af7b8ac28">  339</a></span><span class="preprocessor">#define AT91C_US_ENDRX                 ( ( unsigned int ) 0x1 &lt;&lt; 3 )  </span><span class="comment">/* (DBGU) End of Receive Transfer Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aeae8155664bea7c98d86610eddc4aafc">  340</a></span><span class="preprocessor">#define AT91C_US_ENDTX                 ( ( unsigned int ) 0x1 &lt;&lt; 4 )  </span><span class="comment">/* (DBGU) End of Transmit Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aea21ef19c312358353fbb5f992160e57">  341</a></span><span class="preprocessor">#define AT91C_US_OVRE                  ( ( unsigned int ) 0x1 &lt;&lt; 5 )  </span><span class="comment">/* (DBGU) Overrun Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a45d31aa2c0bb45828974f29764d4341f">  342</a></span><span class="preprocessor">#define AT91C_US_FRAME                 ( ( unsigned int ) 0x1 &lt;&lt; 6 )  </span><span class="comment">/* (DBGU) Framing Error Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9b44e3508f60906033f7755c9a2eda84">  343</a></span><span class="preprocessor">#define AT91C_US_PARE                  ( ( unsigned int ) 0x1 &lt;&lt; 7 )  </span><span class="comment">/* (DBGU) Parity Error Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a962f85c7a326db03806303c2cf573c49">  344</a></span><span class="preprocessor">#define AT91C_US_TXEMPTY               ( ( unsigned int ) 0x1 &lt;&lt; 9 )  </span><span class="comment">/* (DBGU) TXEMPTY Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a2113a040ce814c3a8b410e183944ab6a">  345</a></span><span class="preprocessor">#define AT91C_US_TXBUFE                ( ( unsigned int ) 0x1 &lt;&lt; 11 ) </span><span class="comment">/* (DBGU) TXBUFE Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9c23b11a183452c100e58adf7d444b7a">  346</a></span><span class="preprocessor">#define AT91C_US_RXBUFF                ( ( unsigned int ) 0x1 &lt;&lt; 12 ) </span><span class="comment">/* (DBGU) RXBUFF Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aeb863fc3b5ecd99a75f9037642091a31">  347</a></span><span class="preprocessor">#define AT91C_US_COMM_TX               ( ( unsigned int ) 0x1 &lt;&lt; 30 ) </span><span class="comment">/* (DBGU) COMM_TX Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a64a07ed22258d3551524e5e3758e64a5">  348</a></span><span class="preprocessor">#define AT91C_US_COMM_RX               ( ( unsigned int ) 0x1 &lt;&lt; 31 ) </span><span class="comment">/* (DBGU) COMM_RX Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment">/* -------- DBGU_IDR : (DBGU Offset: 0xc) Debug Unit Interrupt Disable Register -------- */</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment">/* -------- DBGU_IMR : (DBGU Offset: 0x10) Debug Unit Interrupt Mask Register -------- */</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="comment">/* -------- DBGU_CSR : (DBGU Offset: 0x14) Debug Unit Channel Status Register -------- */</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment">/* -------- DBGU_FNTR : (DBGU Offset: 0x48) Debug Unit FORCE_NTRST Register -------- */</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a0f54f0fcc648fc4e6ef14a7f1942fc6f">  353</a></span><span class="preprocessor">#define AT91C_US_FORCE_NTRST    ( ( unsigned int ) 0x1 &lt;&lt; 0 ) </span><span class="comment">/* (DBGU) Force NTRST in JTAG */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span> </div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="comment">/*              SOFTWARE API DEFINITION  FOR Parallel Input Output Controller */</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct___a_t91_s___p_i_o.html">_AT91S_PIO</a></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>{</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a6f1c3a5948df39dd5472e3f5aca32fea">PIO_PER</a>;        <span class="comment">/* PIO Enable Register */</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a52661d47da252fca8ab4b4d74d81b2e1">PIO_PDR</a>;        <span class="comment">/* PIO Disable Register */</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#aad72e429751874c88afee54ed4094f4c">PIO_PSR</a>;        <span class="comment">/* PIO Status Register */</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___p_i_o.html#a04904720c11b78e63134fadf6a71f4fc">Reserved0</a>[ 1 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a626bde48733b96df120da1492cc7f657">PIO_OER</a>;        <span class="comment">/* Output Enable Register */</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#afc9c83f7a53520d6f0a4693ed1a71290">PIO_ODR</a>;        <span class="comment">/* Output Disable Registerr */</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#af8bdb0ba10c8c78d1285766910b7a450">PIO_OSR</a>;        <span class="comment">/* Output Status Register */</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___p_i_o.html#a8d0eed279cd1fcc9d0d9d22e5f6e4d15">Reserved1</a>[ 1 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#adbf881c6dbdbfbefc7a8d47bba3831a7">PIO_IFER</a>;       <span class="comment">/* Input Filter Enable Register */</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a57d0f880bae7b079a744e81117e38fba">PIO_IFDR</a>;       <span class="comment">/* Input Filter Disable Register */</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#aaee86796b6c7377f45af8fa9214bbedd">PIO_IFSR</a>;       <span class="comment">/* Input Filter Status Register */</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___p_i_o.html#aff721192edce1be478138f33180ed9ed">Reserved2</a>[ 1 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#adef961dcf226c9ec588d2c7fb39ce8f6">PIO_SODR</a>;       <span class="comment">/* Set Output Data Register */</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a08afe74b98d59d6e30a205282746e95e">PIO_CODR</a>;       <span class="comment">/* Clear Output Data Register */</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#aabe5107a622c09e8a890796c31f0eadb">PIO_ODSR</a>;       <span class="comment">/* Output Data Status Register */</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a2c967f26a206cd809e6fe94cd9db48f9">PIO_PDSR</a>;       <span class="comment">/* Pin Data Status Register */</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a014caab2c2b72dc9bd385986a1f1af93">PIO_IER</a>;        <span class="comment">/* Interrupt Enable Register */</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#aaa8f05e79d7030dd3e8ec1d708206aca">PIO_IDR</a>;        <span class="comment">/* Interrupt Disable Register */</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a87a64ea0663c5fee9916973346c7636c">PIO_IMR</a>;        <span class="comment">/* Interrupt Mask Register */</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a28b6a2f5e80abe2d195bed6d76a6eb03">PIO_ISR</a>;        <span class="comment">/* Interrupt Status Register */</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ad743360c2adc19dc0b86849ee697b3d8">PIO_MDER</a>;       <span class="comment">/* Multi-driver Enable Register */</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a97ca65c7bdbff0bf5aa96b25f27352c4">PIO_MDDR</a>;       <span class="comment">/* Multi-driver Disable Register */</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#af9a280e128a8b451a04dad70d3d74cc7">PIO_MDSR</a>;       <span class="comment">/* Multi-driver Status Register */</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___p_i_o.html#ad2620a66d1ff140dabc2d6ea26c837a9">Reserved3</a>[ 1 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#aff84c9e7b86121cf18fa95938d6b2021">PIO_PPUDR</a>;      <span class="comment">/* Pull-up Disable Register */</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ad4ac599969dee1d68a7b6917601bf120">PIO_PPUER</a>;      <span class="comment">/* Pull-up Enable Register */</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a6883dfca9ed613d467b440fc8570f67e">PIO_PPUSR</a>;      <span class="comment">/* Pull-up Status Register */</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___p_i_o.html#a826b47fcd00f5cc0e24e4dd1d945ee62">Reserved4</a>[ 1 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a8892afaa8c312cb0dc2358e801822b70">PIO_ASR</a>;        <span class="comment">/* Select A Register */</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a4c6bc543f491bba2e3d2e75b2a7d9cc9">PIO_BSR</a>;        <span class="comment">/* Select B Register */</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ac53695dc2016de7e37e9b9bba37ea812">PIO_ABSR</a>;       <span class="comment">/* AB Select Status Register */</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___p_i_o.html#ac88b41ba83ed5fb1c7f281c88348c604">Reserved5</a>[ 9 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a263ada7a907422d8ab5221ef8709a85e">PIO_OWER</a>;       <span class="comment">/* Output Write Enable Register */</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a5e08fb0736743b6137863d98fcf23e80">PIO_OWDR</a>;       <span class="comment">/* Output Write Disable Register */</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a08b4ec1d1eb01b2118748bb85c1d377e">PIO_OWSR</a>;       <span class="comment">/* Output Write Status Register */</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a75672780f3968be11be5e56b65cb504a">  395</a></span>} <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#affc88026ec868e47c449ba14098134ab">AT91S_PIO</a>, * <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a75672780f3968be11be5e56b65cb504a">AT91PS_PIO</a>;</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span> </div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span> </div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="comment">/*              SOFTWARE API DEFINITION  FOR Clock Generator Controller */</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct___a_t91_s___c_k_g_r.html">_AT91S_CKGR</a></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>{</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___c_k_g_r.html#ab4c63bf05ff53bad7f78ed2ffee2c7c4">CKGR_MOR</a>;       <span class="comment">/* Main Oscillator Register */</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___c_k_g_r.html#abba73a5875971576af24c443dca3703c">CKGR_MCFR</a>;      <span class="comment">/* Main Clock  Frequency Register */</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___c_k_g_r.html#a3c4048178d861a2361da69de58886823">Reserved0</a>[ 1 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___c_k_g_r.html#a8ab395fa84b6a94bd6df0ab1aafc42ab">CKGR_PLLR</a>;      <span class="comment">/* PLL Register */</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a843cb895a3b4958db24eb69d3010a2bf">  407</a></span>} <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a6e42929dbee8f87d50e9c9b85cb02608">AT91S_CKGR</a>, * <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a843cb895a3b4958db24eb69d3010a2bf">AT91PS_CKGR</a>;</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span> </div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="comment">/* -------- CKGR_MOR : (CKGR Offset: 0x0) Main Oscillator Register -------- */</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#abc58240679a941a11db833389e9cdb5f">  410</a></span><span class="preprocessor">#define AT91C_CKGR_MOSCEN            ( ( unsigned int ) 0x1 &lt;&lt; 0 )    </span><span class="comment">/* (CKGR) Main Oscillator Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af521ca4b677587a598023e5dc56719a1">  411</a></span><span class="preprocessor">#define AT91C_CKGR_OSCBYPASS         ( ( unsigned int ) 0x1 &lt;&lt; 1 )    </span><span class="comment">/* (CKGR) Main Oscillator Bypass */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#abf711498b5e24df6624a87d941bff78c">  412</a></span><span class="preprocessor">#define AT91C_CKGR_OSCOUNT           ( ( unsigned int ) 0xFF &lt;&lt; 8 )   </span><span class="comment">/* (CKGR) Main Oscillator Start-up Time */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment">/* -------- CKGR_MCFR : (CKGR Offset: 0x4) Main Clock Frequency Register -------- */</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a0a4edafd10ec19ac8012b0a7816a16af">  414</a></span><span class="preprocessor">#define AT91C_CKGR_MAINF             ( ( unsigned int ) 0xFFFF &lt;&lt; 0 ) </span><span class="comment">/* (CKGR) Main Clock Frequency */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a73b42bd9104e5db128eeeaa9e2aacce7">  415</a></span><span class="preprocessor">#define AT91C_CKGR_MAINRDY           ( ( unsigned int ) 0x1 &lt;&lt; 16 )   </span><span class="comment">/* (CKGR) Main Clock Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="comment">/* -------- CKGR_PLLR : (CKGR Offset: 0xc) PLL B Register -------- */</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#afd3b2c5b0412f935aeb39c0f78d8f91c">  417</a></span><span class="preprocessor">#define AT91C_CKGR_DIV               ( ( unsigned int ) 0xFF &lt;&lt; 0 )   </span><span class="comment">/* (CKGR) Divider Selected */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac0ae713cfb4ad96b47cef49e71c5ff05">  418</a></span><span class="preprocessor">#define     AT91C_CKGR_DIV_0         ( ( unsigned int ) 0x0 )         </span><span class="comment">/* (CKGR) Divider output is 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a8ba9b034b178a5883462c0b68560a88c">  419</a></span><span class="preprocessor">#define     AT91C_CKGR_DIV_BYPASS    ( ( unsigned int ) 0x1 )         </span><span class="comment">/* (CKGR) Divider is bypassed */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a68d6a08acab31c911b17fed60dc292dd">  420</a></span><span class="preprocessor">#define AT91C_CKGR_PLLCOUNT          ( ( unsigned int ) 0x3F &lt;&lt; 8 )   </span><span class="comment">/* (CKGR) PLL Counter */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a8bc5e7864ae6d6caef840eabb5c52e78">  421</a></span><span class="preprocessor">#define AT91C_CKGR_OUT               ( ( unsigned int ) 0x3 &lt;&lt; 14 )   </span><span class="comment">/* (CKGR) PLL Output Frequency Range */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab50e86021e3b3e0aa815f578311f2c06">  422</a></span><span class="preprocessor">#define     AT91C_CKGR_OUT_0         ( ( unsigned int ) 0x0 &lt;&lt; 14 )   </span><span class="comment">/* (CKGR) Please refer to the PLL datasheet */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af3a0dfa809b22314f0fb54c16713e863">  423</a></span><span class="preprocessor">#define     AT91C_CKGR_OUT_1         ( ( unsigned int ) 0x1 &lt;&lt; 14 )   </span><span class="comment">/* (CKGR) Please refer to the PLL datasheet */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a410e38db81ba806bf2ff5e3de5f0d5d2">  424</a></span><span class="preprocessor">#define     AT91C_CKGR_OUT_2         ( ( unsigned int ) 0x2 &lt;&lt; 14 )   </span><span class="comment">/* (CKGR) Please refer to the PLL datasheet */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae3e674d92ca57aa4825df959b3ce8163">  425</a></span><span class="preprocessor">#define     AT91C_CKGR_OUT_3         ( ( unsigned int ) 0x3 &lt;&lt; 14 )   </span><span class="comment">/* (CKGR) Please refer to the PLL datasheet */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a44b46e50ecc26bbccde8938378a86a9f">  426</a></span><span class="preprocessor">#define AT91C_CKGR_MUL               ( ( unsigned int ) 0x7FF &lt;&lt; 16 ) </span><span class="comment">/* (CKGR) PLL Multiplier */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae3b998ed6bb1e0da958109b31389aed0">  427</a></span><span class="preprocessor">#define AT91C_CKGR_USBDIV            ( ( unsigned int ) 0x3 &lt;&lt; 28 )   </span><span class="comment">/* (CKGR) Divider for USB Clocks */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9ce88e4a133a495c8ac8c6c8083ac582">  428</a></span><span class="preprocessor">#define     AT91C_CKGR_USBDIV_0      ( ( unsigned int ) 0x0 &lt;&lt; 28 )   </span><span class="comment">/* (CKGR) Divider output is PLL clock output */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a46951fbe3aba6bb30149956400061658">  429</a></span><span class="preprocessor">#define     AT91C_CKGR_USBDIV_1      ( ( unsigned int ) 0x1 &lt;&lt; 28 )   </span><span class="comment">/* (CKGR) Divider output is PLL clock output divided by 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aeee2e43a6c21910e5460bacacff9fc08">  430</a></span><span class="preprocessor">#define     AT91C_CKGR_USBDIV_2      ( ( unsigned int ) 0x2 &lt;&lt; 28 )   </span><span class="comment">/* (CKGR) Divider output is PLL clock output divided by 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span> </div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment">/*              SOFTWARE API DEFINITION  FOR Power Management Controller */</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct___a_t91_s___p_m_c.html">_AT91S_PMC</a></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>{</div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#aacd36b77ddfa06bec89a6cd95c831e92">PMC_SCER</a>;       <span class="comment">/* System Clock Enable Register */</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#aa4807f134f3d0d90daa37f59220f6a83">PMC_SCDR</a>;       <span class="comment">/* System Clock Disable Register */</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a72b837f4a2dfe540e16e049c3a20155f">PMC_SCSR</a>;       <span class="comment">/* System Clock Status Register */</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___p_m_c.html#aae3bfa4a88c29f53b43ad4d6fde4b6ee">Reserved0</a>[ 1 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a17654b41c5f9f88c153bad07eaaf9afc">PMC_PCER</a>;       <span class="comment">/* Peripheral Clock Enable Register */</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a68bfc3402ba2db05d42f9daceeb6c1c1">PMC_PCDR</a>;       <span class="comment">/* Peripheral Clock Disable Register */</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ae9434030020f0c439e6e27c3e1295fb2">PMC_PCSR</a>;       <span class="comment">/* Peripheral Clock Status Register */</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___p_m_c.html#ac82dc0a86cbd07091bbd7a385dde5c16">Reserved1</a>[ 1 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a33b63e57e286641dc963e5c6e267f52e">PMC_MOR</a>;        <span class="comment">/* Main Oscillator Register */</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a30348d55427a5811fe1b61ea4d5f142c">PMC_MCFR</a>;       <span class="comment">/* Main Clock  Frequency Register */</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___p_m_c.html#a41029227f612f1bf9f802d606fee55af">Reserved2</a>[ 1 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a45d6947370fcecf22eebd9a8995d3ae2">PMC_PLLR</a>;       <span class="comment">/* PLL Register */</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a314a6e99b335233bb6335868cf5ea446">PMC_MCKR</a>;       <span class="comment">/* Master Clock Register */</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___p_m_c.html#a02606d2b8a0950a0c616d5572d2e5a18">Reserved3</a>[ 3 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#adcbdb2898bcbc022d647f11e89fc8077">PMC_PCKR</a>[ 4 ];  <span class="comment">/* Programmable Clock Register */</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___p_m_c.html#a6dbc41bb71cb9ab7d7ed78443ca80238">Reserved4</a>[ 4 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a4c2d24c6c42778ac54cffb0b264c641f">PMC_IER</a>;        <span class="comment">/* Interrupt Enable Register */</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ae23a907cb7ef6560bf055246a7465722">PMC_IDR</a>;        <span class="comment">/* Interrupt Disable Register */</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#aa809adcd1690770e60a2395914c18887">PMC_SR</a>;         <span class="comment">/* Status Register */</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a59741d665166a51370dad4f6bc48431c">PMC_IMR</a>;        <span class="comment">/* Interrupt Mask Register */</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a6c09eaec962659b84f2ae6b92883899b">  457</a></span>} <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ac9133138ddc063f59485f1457f716584">AT91S_PMC</a>, * <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a6c09eaec962659b84f2ae6b92883899b">AT91PS_PMC</a>;</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span> </div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="comment">/* -------- PMC_SCER : (PMC Offset: 0x0) System Clock Enable Register -------- */</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac0b54b8eec4f185d31b506fa4ebb4659">  460</a></span><span class="preprocessor">#define AT91C_PMC_PCK     ( ( unsigned int ) 0x1 &lt;&lt; 0 )  </span><span class="comment">/* (PMC) Processor Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1503d9b3a20ac41fcd02106c6a05812e">  461</a></span><span class="preprocessor">#define AT91C_PMC_UDP     ( ( unsigned int ) 0x1 &lt;&lt; 7 )  </span><span class="comment">/* (PMC) USB Device Port Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a4134e46a5c50b17e112c5641d0d46dff">  462</a></span><span class="preprocessor">#define AT91C_PMC_PCK0    ( ( unsigned int ) 0x1 &lt;&lt; 8 )  </span><span class="comment">/* (PMC) Programmable Clock Output */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa4e39ed61c203c605be7ed47c73213fe">  463</a></span><span class="preprocessor">#define AT91C_PMC_PCK1    ( ( unsigned int ) 0x1 &lt;&lt; 9 )  </span><span class="comment">/* (PMC) Programmable Clock Output */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a95ea2ca477d7add1e5e4d9ee9821dc45">  464</a></span><span class="preprocessor">#define AT91C_PMC_PCK2    ( ( unsigned int ) 0x1 &lt;&lt; 10 ) </span><span class="comment">/* (PMC) Programmable Clock Output */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a82d9fe431c9b62e9a5f83c2dfa65c83a">  465</a></span><span class="preprocessor">#define AT91C_PMC_PCK3    ( ( unsigned int ) 0x1 &lt;&lt; 11 ) </span><span class="comment">/* (PMC) Programmable Clock Output */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="comment">/* -------- PMC_SCDR : (PMC Offset: 0x4) System Clock Disable Register -------- */</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="comment">/* -------- PMC_SCSR : (PMC Offset: 0x8) System Clock Status Register -------- */</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="comment">/* -------- CKGR_MOR : (PMC Offset: 0x20) Main Oscillator Register -------- */</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="comment">/* -------- CKGR_MCFR : (PMC Offset: 0x24) Main Clock Frequency Register -------- */</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment">/* -------- CKGR_PLLR : (PMC Offset: 0x2c) PLL B Register -------- */</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment">/* -------- PMC_MCKR : (PMC Offset: 0x30) Master Clock Register -------- */</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aaa04778b864187f4ef69c232d5624c08">  472</a></span><span class="preprocessor">#define AT91C_PMC_CSS                 ( ( unsigned int ) 0x3 &lt;&lt; 0 ) </span><span class="comment">/* (PMC) Programmable Clock Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab296199ccb1353e23d03f34b8278e2e0">  473</a></span><span class="preprocessor">#define     AT91C_PMC_CSS_SLOW_CLK    ( ( unsigned int ) 0x0 )      </span><span class="comment">/* (PMC) Slow Clock is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a813d97b4a832b927fb1c9ea734e0c49d">  474</a></span><span class="preprocessor">#define     AT91C_PMC_CSS_MAIN_CLK    ( ( unsigned int ) 0x1 )      </span><span class="comment">/* (PMC) Main Clock is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a240341dbb684bff674083a308408fb96">  475</a></span><span class="preprocessor">#define     AT91C_PMC_CSS_PLL_CLK     ( ( unsigned int ) 0x3 )      </span><span class="comment">/* (PMC) Clock from PLL is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a5008f2f510effd06886208cf385e03d5">  476</a></span><span class="preprocessor">#define AT91C_PMC_PRES                ( ( unsigned int ) 0x7 &lt;&lt; 2 ) </span><span class="comment">/* (PMC) Programmable Clock Prescaler */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af93c30b1c33911e107f7d80ec3bd447b">  477</a></span><span class="preprocessor">#define     AT91C_PMC_PRES_CLK        ( ( unsigned int ) 0x0 &lt;&lt; 2 ) </span><span class="comment">/* (PMC) Selected clock */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a771237f361ba9230f118bbf90f008a5a">  478</a></span><span class="preprocessor">#define     AT91C_PMC_PRES_CLK_2      ( ( unsigned int ) 0x1 &lt;&lt; 2 ) </span><span class="comment">/* (PMC) Selected clock divided by 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a6e6a4ecd6663b6c0ee70c090d7e98894">  479</a></span><span class="preprocessor">#define     AT91C_PMC_PRES_CLK_4      ( ( unsigned int ) 0x2 &lt;&lt; 2 ) </span><span class="comment">/* (PMC) Selected clock divided by 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac18fc13dafdb8d4594dbba875bed09a6">  480</a></span><span class="preprocessor">#define     AT91C_PMC_PRES_CLK_8      ( ( unsigned int ) 0x3 &lt;&lt; 2 ) </span><span class="comment">/* (PMC) Selected clock divided by 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a600afc9944b0a01f4a750da8962c5316">  481</a></span><span class="preprocessor">#define     AT91C_PMC_PRES_CLK_16     ( ( unsigned int ) 0x4 &lt;&lt; 2 ) </span><span class="comment">/* (PMC) Selected clock divided by 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a3c6b34ef4131c2d5b242e3356a4fb4ee">  482</a></span><span class="preprocessor">#define     AT91C_PMC_PRES_CLK_32     ( ( unsigned int ) 0x5 &lt;&lt; 2 ) </span><span class="comment">/* (PMC) Selected clock divided by 32 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a16055efe37c00e395bf9b8e9d6d4c827">  483</a></span><span class="preprocessor">#define     AT91C_PMC_PRES_CLK_64     ( ( unsigned int ) 0x6 &lt;&lt; 2 ) </span><span class="comment">/* (PMC) Selected clock divided by 64 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="comment">/* -------- PMC_PCKR : (PMC Offset: 0x40) Programmable Clock Register -------- */</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="comment">/* -------- PMC_IER : (PMC Offset: 0x60) PMC Interrupt Enable Register -------- */</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab701153e8fa354983de157cfadedd7a2">  486</a></span><span class="preprocessor">#define AT91C_PMC_MOSCS               ( ( unsigned int ) 0x1 &lt;&lt; 0 )  </span><span class="comment">/* (PMC) MOSC Status/Enable/Disable/Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a794cb8ea85aa95014e6b4a6a527b1988">  487</a></span><span class="preprocessor">#define AT91C_PMC_LOCK                ( ( unsigned int ) 0x1 &lt;&lt; 2 )  </span><span class="comment">/* (PMC) PLL Status/Enable/Disable/Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a0a5bcb27abbe8c2fc3c2b9a4bad3bf69">  488</a></span><span class="preprocessor">#define AT91C_PMC_MCKRDY              ( ( unsigned int ) 0x1 &lt;&lt; 3 )  </span><span class="comment">/* (PMC) MCK_RDY Status/Enable/Disable/Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a0dfbbfdfce6a84247e6c785f2d76c8a8">  489</a></span><span class="preprocessor">#define AT91C_PMC_PCK0RDY             ( ( unsigned int ) 0x1 &lt;&lt; 8 )  </span><span class="comment">/* (PMC) PCK0_RDY Status/Enable/Disable/Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9eaab47529d85c7eea6e644e216ea944">  490</a></span><span class="preprocessor">#define AT91C_PMC_PCK1RDY             ( ( unsigned int ) 0x1 &lt;&lt; 9 )  </span><span class="comment">/* (PMC) PCK1_RDY Status/Enable/Disable/Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa57ac639cfd8784dfbdd7e6bf446f60f">  491</a></span><span class="preprocessor">#define AT91C_PMC_PCK2RDY             ( ( unsigned int ) 0x1 &lt;&lt; 10 ) </span><span class="comment">/* (PMC) PCK2_RDY Status/Enable/Disable/Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a988a2dbbf4e21bf734c68a82396ec9b4">  492</a></span><span class="preprocessor">#define AT91C_PMC_PCK3RDY             ( ( unsigned int ) 0x1 &lt;&lt; 11 ) </span><span class="comment">/* (PMC) PCK3_RDY Status/Enable/Disable/Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="comment">/* -------- PMC_IDR : (PMC Offset: 0x64) PMC Interrupt Disable Register -------- */</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="comment">/* -------- PMC_SR : (PMC Offset: 0x68) PMC Status Register -------- */</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="comment">/* -------- PMC_IMR : (PMC Offset: 0x6c) PMC Interrupt Mask Register -------- */</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span> </div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment">/*              SOFTWARE API DEFINITION  FOR Reset Controller Interface */</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct___a_t91_s___r_s_t_c.html">_AT91S_RSTC</a></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>{</div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a65eef9c52ae8e17ad24d08d201fc23b9">RSTC_RCR</a>; <span class="comment">/* Reset Control Register */</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a65c5b32727f286fc04eff758d2d0a08b">RSTC_RSR</a>; <span class="comment">/* Reset Status Register */</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a713bcfabe6192dee6831a01fe985ac1e">RSTC_RMR</a>; <span class="comment">/* Reset Mode Register */</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a7983decfa411ac2dbfe8e4d5cf06ebd2">  505</a></span>} <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#abc9a97dafa68890ca94a12c68b08b2bc">AT91S_RSTC</a>, * <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a7983decfa411ac2dbfe8e4d5cf06ebd2">AT91PS_RSTC</a>;</div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span> </div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="comment">/* -------- RSTC_RCR : (RSTC Offset: 0x0) Reset Control Register -------- */</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac6f23b32adaeb850f3db01283604d905">  508</a></span><span class="preprocessor">#define AT91C_RSTC_PROCRST                ( ( unsigned int ) 0x1 &lt;&lt; 0 )   </span><span class="comment">/* (RSTC) Processor Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a955d030f26231412c120bb3132ce56e2">  509</a></span><span class="preprocessor">#define AT91C_RSTC_PERRST                 ( ( unsigned int ) 0x1 &lt;&lt; 2 )   </span><span class="comment">/* (RSTC) Peripheral Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a57e2c621b94abfd7ad35c31c33dcac6d">  510</a></span><span class="preprocessor">#define AT91C_RSTC_EXTRST                 ( ( unsigned int ) 0x1 &lt;&lt; 3 )   </span><span class="comment">/* (RSTC) External Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa18a97761386e5a18f74400eeda6f113">  511</a></span><span class="preprocessor">#define AT91C_RSTC_KEY                    ( ( unsigned int ) 0xFF &lt;&lt; 24 ) </span><span class="comment">/* (RSTC) Password */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="comment">/* -------- RSTC_RSR : (RSTC Offset: 0x4) Reset Status Register -------- */</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a8647938ff8ece9ed87e31620c83f0301">  513</a></span><span class="preprocessor">#define AT91C_RSTC_URSTS                  ( ( unsigned int ) 0x1 &lt;&lt; 0 )   </span><span class="comment">/* (RSTC) User Reset Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad836bd7b8548dfc47593ebd8a3ff4011">  514</a></span><span class="preprocessor">#define AT91C_RSTC_BODSTS                 ( ( unsigned int ) 0x1 &lt;&lt; 1 )   </span><span class="comment">/* (RSTC) Brownout Detection Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#acf50947499d8142fca62ea626b77fce0">  515</a></span><span class="preprocessor">#define AT91C_RSTC_RSTTYP                 ( ( unsigned int ) 0x7 &lt;&lt; 8 )   </span><span class="comment">/* (RSTC) Reset Type */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac8c4290ddd698e23911614b353f97ec2">  516</a></span><span class="preprocessor">#define     AT91C_RSTC_RSTTYP_POWERUP     ( ( unsigned int ) 0x0 &lt;&lt; 8 )   </span><span class="comment">/* (RSTC) Power-up Reset. VDDCORE rising. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aee9aa42b293f2cfdd33534e5450a391b">  517</a></span><span class="preprocessor">#define     AT91C_RSTC_RSTTYP_WAKEUP      ( ( unsigned int ) 0x1 &lt;&lt; 8 )   </span><span class="comment">/* (RSTC) WakeUp Reset. VDDCORE rising. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a61b7102af0f1a772a46654cb83eabbd3">  518</a></span><span class="preprocessor">#define     AT91C_RSTC_RSTTYP_WATCHDOG    ( ( unsigned int ) 0x2 &lt;&lt; 8 )   </span><span class="comment">/* (RSTC) Watchdog Reset. Watchdog overflow occurred. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a34c1d1d25e07ff7a86ad2e0f3d4d1538">  519</a></span><span class="preprocessor">#define     AT91C_RSTC_RSTTYP_SOFTWARE    ( ( unsigned int ) 0x3 &lt;&lt; 8 )   </span><span class="comment">/* (RSTC) Software Reset. Processor reset required by the software. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad12ffeb4a28ade956274fec7cdab34f7">  520</a></span><span class="preprocessor">#define     AT91C_RSTC_RSTTYP_USER        ( ( unsigned int ) 0x4 &lt;&lt; 8 )   </span><span class="comment">/* (RSTC) User Reset. NRST pin detected low. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a656db27a982840c08cafa4df24849ef0">  521</a></span><span class="preprocessor">#define     AT91C_RSTC_RSTTYP_BROWNOUT    ( ( unsigned int ) 0x5 &lt;&lt; 8 )   </span><span class="comment">/* (RSTC) Brownout Reset occurred. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad59ae3b16ce8892f89f0a445c15b74b6">  522</a></span><span class="preprocessor">#define AT91C_RSTC_NRSTL                  ( ( unsigned int ) 0x1 &lt;&lt; 16 )  </span><span class="comment">/* (RSTC) NRST pin level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab8aec8f15a7c4fd75723da11513a9119">  523</a></span><span class="preprocessor">#define AT91C_RSTC_SRCMP                  ( ( unsigned int ) 0x1 &lt;&lt; 17 )  </span><span class="comment">/* (RSTC) Software Reset Command in Progress. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="comment">/* -------- RSTC_RMR : (RSTC Offset: 0x8) Reset Mode Register -------- */</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa267aca405f117ff10304d5900292aaa">  525</a></span><span class="preprocessor">#define AT91C_RSTC_URSTEN                 ( ( unsigned int ) 0x1 &lt;&lt; 0 )   </span><span class="comment">/* (RSTC) User Reset Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac4c3efb23695a0ecc4ec7cd7bd36950b">  526</a></span><span class="preprocessor">#define AT91C_RSTC_URSTIEN                ( ( unsigned int ) 0x1 &lt;&lt; 4 )   </span><span class="comment">/* (RSTC) User Reset Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a88087fec0c0bd6fb62dc4ca27005648a">  527</a></span><span class="preprocessor">#define AT91C_RSTC_ERSTL                  ( ( unsigned int ) 0xF &lt;&lt; 8 )   </span><span class="comment">/* (RSTC) User Reset Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a05c7925d4222e93229ff3cb2633aa20d">  528</a></span><span class="preprocessor">#define AT91C_RSTC_BODIEN                 ( ( unsigned int ) 0x1 &lt;&lt; 16 )  </span><span class="comment">/* (RSTC) Brownout Detection Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span> </div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="comment">/*              SOFTWARE API DEFINITION  FOR Real Time Timer Controller Interface */</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct___a_t91_s___r_t_t_c.html">_AT91S_RTTC</a></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span>{</div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#af77546b861a679c9b0d8fc3daf11aaf1">RTTC_RTMR</a>; <span class="comment">/* Real-time Mode Register */</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ace1e332520140ed8c5074b316751663d">RTTC_RTAR</a>; <span class="comment">/* Real-time Alarm Register */</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a87bf08880c99cb1e0f829b880601c7f2">RTTC_RTVR</a>; <span class="comment">/* Real-time Value Register */</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a9bcfeccf1ff30f0ef923de0ab78aa702">RTTC_RTSR</a>; <span class="comment">/* Real-time Status Register */</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae2027ea530f1a7f50f110a6f75698863">  539</a></span>} <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ab80b45f1b9fd701d23c06a9e0b736c44">AT91S_RTTC</a>, * <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ae2027ea530f1a7f50f110a6f75698863">AT91PS_RTTC</a>;</div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span> </div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="comment">/* -------- RTTC_RTMR : (RTTC Offset: 0x0) Real-time Mode Register -------- */</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#adffc1c654af2fc3ab5ffc0521787f216">  542</a></span><span class="preprocessor">#define AT91C_RTTC_RTPRES       ( ( unsigned int ) 0xFFFF &lt;&lt; 0 ) </span><span class="comment">/* (RTTC) Real-time Timer Prescaler Value */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a3a25ccc49d33d296f1369fbe0de131ab">  543</a></span><span class="preprocessor">#define AT91C_RTTC_ALMIEN       ( ( unsigned int ) 0x1 &lt;&lt; 16 )   </span><span class="comment">/* (RTTC) Alarm Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a8b1fa743c6388662c279b13e931fbf1b">  544</a></span><span class="preprocessor">#define AT91C_RTTC_RTTINCIEN    ( ( unsigned int ) 0x1 &lt;&lt; 17 )   </span><span class="comment">/* (RTTC) Real Time Timer Increment Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab2a693e4069960bc7a8bef5e76040002">  545</a></span><span class="preprocessor">#define AT91C_RTTC_RTTRST       ( ( unsigned int ) 0x1 &lt;&lt; 18 )   </span><span class="comment">/* (RTTC) Real Time Timer Restart */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="comment">/* -------- RTTC_RTAR : (RTTC Offset: 0x4) Real-time Alarm Register -------- */</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#acebecb0a20c4f0b4ae212213cad51fc4">  547</a></span><span class="preprocessor">#define AT91C_RTTC_ALMV         ( ( unsigned int ) 0x0 &lt;&lt; 0 )    </span><span class="comment">/* (RTTC) Alarm Value */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="comment">/* -------- RTTC_RTVR : (RTTC Offset: 0x8) Current Real-time Value Register -------- */</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9d31b14a0e5428ef9db156cefed59d7a">  549</a></span><span class="preprocessor">#define AT91C_RTTC_CRTV         ( ( unsigned int ) 0x0 &lt;&lt; 0 )    </span><span class="comment">/* (RTTC) Current Real-time Value */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="comment">/* -------- RTTC_RTSR : (RTTC Offset: 0xc) Real-time Status Register -------- */</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a22bf9ab29ce142fff96b15fc77d2091e">  551</a></span><span class="preprocessor">#define AT91C_RTTC_ALMS         ( ( unsigned int ) 0x1 &lt;&lt; 0 )    </span><span class="comment">/* (RTTC) Real-time Alarm Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a0cae5928afb38404973b0489ed5d0b51">  552</a></span><span class="preprocessor">#define AT91C_RTTC_RTTINC       ( ( unsigned int ) 0x1 &lt;&lt; 1 )    </span><span class="comment">/* (RTTC) Real-time Timer Increment */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span> </div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="comment">/*              SOFTWARE API DEFINITION  FOR Periodic Interval Timer Controller Interface */</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct___a_t91_s___p_i_t_c.html">_AT91S_PITC</a></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span>{</div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#abb6a1f94faa15313ede77ffde49eff5b">PITC_PIMR</a>; <span class="comment">/* Period Interval Mode Register */</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a24f4a83eefa176061d5d110181ce30d4">PITC_PISR</a>; <span class="comment">/* Period Interval Status Register */</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a8c8fd80acd190953633dcbbae6e55ed0">PITC_PIVR</a>; <span class="comment">/* Period Interval Value Register */</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ae36e200dd4bdff4e73139eba50b040ff">PITC_PIIR</a>; <span class="comment">/* Period Interval Image Register */</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a76455c894d6e7899035d2084328639f7">  563</a></span>} <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ab8cace34088e2905139594bedb566d14">AT91S_PITC</a>, * <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a76455c894d6e7899035d2084328639f7">AT91PS_PITC</a>;</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span> </div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="comment">/* -------- PITC_PIMR : (PITC Offset: 0x0) Periodic Interval Mode Register -------- */</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a530cdd281b4fb0828fa30fa8bc6d9502">  566</a></span><span class="preprocessor">#define AT91C_PITC_PIV       ( ( unsigned int ) 0xFFFFF &lt;&lt; 0 ) </span><span class="comment">/* (PITC) Periodic Interval Value */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a74f259e80bef7866567e4118c992146a">  567</a></span><span class="preprocessor">#define AT91C_PITC_PITEN     ( ( unsigned int ) 0x1 &lt;&lt; 24 )    </span><span class="comment">/* (PITC) Periodic Interval Timer Enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac2d23cd44f3075eeaf71d4b80de494f8">  568</a></span><span class="preprocessor">#define AT91C_PITC_PITIEN    ( ( unsigned int ) 0x1 &lt;&lt; 25 )    </span><span class="comment">/* (PITC) Periodic Interval Timer Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="comment">/* -------- PITC_PISR : (PITC Offset: 0x4) Periodic Interval Status Register -------- */</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad9aa2174cedda4fea90f814f346caeb5">  570</a></span><span class="preprocessor">#define AT91C_PITC_PITS      ( ( unsigned int ) 0x1 &lt;&lt; 0 )     </span><span class="comment">/* (PITC) Periodic Interval Timer Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="comment">/* -------- PITC_PIVR : (PITC Offset: 0x8) Periodic Interval Value Register -------- */</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#abe19805a51d45572affc66cfde229eea">  572</a></span><span class="preprocessor">#define AT91C_PITC_CPIV      ( ( unsigned int ) 0xFFFFF &lt;&lt; 0 ) </span><span class="comment">/* (PITC) Current Periodic Interval Value */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aae5dbbf1a38069fd56dc429ea51ee675">  573</a></span><span class="preprocessor">#define AT91C_PITC_PICNT     ( ( unsigned int ) 0xFFF &lt;&lt; 20 )  </span><span class="comment">/* (PITC) Periodic Interval Counter */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><span class="comment">/* -------- PITC_PIIR : (PITC Offset: 0xc) Periodic Interval Image Register -------- */</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span> </div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="comment">/*              SOFTWARE API DEFINITION  FOR Watchdog Timer Controller Interface */</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct___a_t91_s___w_d_t_c.html">_AT91S_WDTC</a></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span>{</div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a33bc6fc719a983f3cda4a15533225650">WDTC_WDCR</a>; <span class="comment">/* Watchdog Control Register */</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a362479937f85f96a72d3bbbe9aab096c">WDTC_WDMR</a>; <span class="comment">/* Watchdog Mode Register */</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a847fb63add5080e605cedeb4c54f4e50">WDTC_WDSR</a>; <span class="comment">/* Watchdog Status Register */</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a228aba209f257d06c153fc497d1adac5">  584</a></span>} <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a94b81a35eaf1ac6e1f7956f949146f88">AT91S_WDTC</a>, * <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a228aba209f257d06c153fc497d1adac5">AT91PS_WDTC</a>;</div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span> </div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="comment">/* -------- WDTC_WDCR : (WDTC Offset: 0x0) Periodic Interval Image Register -------- */</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae2ad52fd4b99b30d372c5a23b209d144">  587</a></span><span class="preprocessor">#define AT91C_WDTC_WDRSTT       ( ( unsigned int ) 0x1 &lt;&lt; 0 )    </span><span class="comment">/* (WDTC) Watchdog Restart */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a2f80286cf30378eb04e5a94832efd4fd">  588</a></span><span class="preprocessor">#define AT91C_WDTC_KEY          ( ( unsigned int ) 0xFF &lt;&lt; 24 )  </span><span class="comment">/* (WDTC) Watchdog KEY Password */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="comment">/* -------- WDTC_WDMR : (WDTC Offset: 0x4) Watchdog Mode Register -------- */</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad0a6fee5bfa9a6e6ff69675aa78aaa94">  590</a></span><span class="preprocessor">#define AT91C_WDTC_WDV          ( ( unsigned int ) 0xFFF &lt;&lt; 0 )  </span><span class="comment">/* (WDTC) Watchdog Timer Restart */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a8bc0f0e0ba94fc295288ea67e033351d">  591</a></span><span class="preprocessor">#define AT91C_WDTC_WDFIEN       ( ( unsigned int ) 0x1 &lt;&lt; 12 )   </span><span class="comment">/* (WDTC) Watchdog Fault Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aab69aebae30f8b00613ce38d21842af6">  592</a></span><span class="preprocessor">#define AT91C_WDTC_WDRSTEN      ( ( unsigned int ) 0x1 &lt;&lt; 13 )   </span><span class="comment">/* (WDTC) Watchdog Reset Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a01bd2716917bb781553cacc20dadd736">  593</a></span><span class="preprocessor">#define AT91C_WDTC_WDRPROC      ( ( unsigned int ) 0x1 &lt;&lt; 14 )   </span><span class="comment">/* (WDTC) Watchdog Timer Restart */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a14f2f2814929d111a4e7e8e1225d8a68">  594</a></span><span class="preprocessor">#define AT91C_WDTC_WDDIS        ( ( unsigned int ) 0x1 &lt;&lt; 15 )   </span><span class="comment">/* (WDTC) Watchdog Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a90b3b54b990353f42ea64454eeadc565">  595</a></span><span class="preprocessor">#define AT91C_WDTC_WDD          ( ( unsigned int ) 0xFFF &lt;&lt; 16 ) </span><span class="comment">/* (WDTC) Watchdog Delta Value */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1a49ae25dd4fc009d4992c8b41f35d5a">  596</a></span><span class="preprocessor">#define AT91C_WDTC_WDDBGHLT     ( ( unsigned int ) 0x1 &lt;&lt; 28 )   </span><span class="comment">/* (WDTC) Watchdog Debug Halt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab9740dbe480fa2c505dea37ee6ad2161">  597</a></span><span class="preprocessor">#define AT91C_WDTC_WDIDLEHLT    ( ( unsigned int ) 0x1 &lt;&lt; 29 )   </span><span class="comment">/* (WDTC) Watchdog Idle Halt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="comment">/* -------- WDTC_WDSR : (WDTC Offset: 0x8) Watchdog Status Register -------- */</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa2d6bd01172c27288eb7d5dcdd18893c">  599</a></span><span class="preprocessor">#define AT91C_WDTC_WDUNF        ( ( unsigned int ) 0x1 &lt;&lt; 0 )    </span><span class="comment">/* (WDTC) Watchdog Underflow */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a07900f53d22ce8dc1576708761ca2f3b">  600</a></span><span class="preprocessor">#define AT91C_WDTC_WDERR        ( ( unsigned int ) 0x1 &lt;&lt; 1 )    </span><span class="comment">/* (WDTC) Watchdog Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span> </div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="comment">/*              SOFTWARE API DEFINITION  FOR Voltage Regulator Mode Controller Interface */</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct___a_t91_s___v_r_e_g.html">_AT91S_VREG</a></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span>{</div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a58ecb2b8aceae4d67b3dab97272ef8a1">VREG_MR</a>; <span class="comment">/* Voltage Regulator Mode Register */</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a928409d560bb9bbcf5f33a1c0ff11127">  608</a></span>} <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a276052d7bc712e5ae34d969c13ac7fc7">AT91S_VREG</a>, * <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a928409d560bb9bbcf5f33a1c0ff11127">AT91PS_VREG</a>;</div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span> </div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="comment">/* -------- VREG_MR : (VREG Offset: 0x0) Voltage Regulator Mode Register -------- */</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af7e17711279e7d6ba81e03b87b6dffce">  611</a></span><span class="preprocessor">#define AT91C_VREG_PSTDBY    ( ( unsigned int ) 0x1 &lt;&lt; 0 ) </span><span class="comment">/* (VREG) Voltage Regulator Power Standby Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span> </div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="comment">/*              SOFTWARE API DEFINITION  FOR Memory Controller Interface */</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct___a_t91_s___m_c.html">_AT91S_MC</a></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span>{</div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a7e9f7a3dc2cf529348f2295ad21b3025">MC_RCR</a>;          <span class="comment">/* MC Remap Control Register */</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ae1e9197a40479407c29f7efb1a8efd9a">MC_ASR</a>;          <span class="comment">/* MC Abort Status Register */</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#aa4c2626d6c2ac373cea862f15516a0b0">MC_AASR</a>;         <span class="comment">/* MC Abort Address Status Register */</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___m_c.html#a582ab62c12a101ecabef840aea6af54b">Reserved0</a>[ 21 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a56e71c1eef6133561636a2dad91b5121">MC_FMR</a>;          <span class="comment">/* MC Flash Mode Register */</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ab7f999f08036052b9db3f03405bf54ae">MC_FCR</a>;          <span class="comment">/* MC Flash Command Register */</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a2ea651b93de3a0e8226b2a7badc16406">MC_FSR</a>;          <span class="comment">/* MC Flash Status Register */</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a5925ec00e2ae763b80160cde06b050b4">  625</a></span>} <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a5dff05722462682f44e38ea32ac6a989">AT91S_MC</a>, * <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a5925ec00e2ae763b80160cde06b050b4">AT91PS_MC</a>;</div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span> </div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="comment">/* -------- MC_RCR : (MC Offset: 0x0) MC Remap Control Register -------- */</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab6b8204ee6ccdefb2d36105a2073d01f">  628</a></span><span class="preprocessor">#define AT91C_MC_RCB                       ( ( unsigned int ) 0x1 &lt;&lt; 0 )   </span><span class="comment">/* (MC) Remap Command Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="comment">/* -------- MC_ASR : (MC Offset: 0x4) MC Abort Status Register -------- */</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a83add5d1d2f89823dea4c9e7de0044f3">  630</a></span><span class="preprocessor">#define AT91C_MC_UNDADD                    ( ( unsigned int ) 0x1 &lt;&lt; 0 )   </span><span class="comment">/* (MC) Undefined Addess Abort Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1b3fbdb62ca970ae579a3672e8cf9c1d">  631</a></span><span class="preprocessor">#define AT91C_MC_MISADD                    ( ( unsigned int ) 0x1 &lt;&lt; 1 )   </span><span class="comment">/* (MC) Misaligned Addess Abort Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a8bfb506f1d00374bd55155c4f64bd5ac">  632</a></span><span class="preprocessor">#define AT91C_MC_ABTSZ                     ( ( unsigned int ) 0x3 &lt;&lt; 8 )   </span><span class="comment">/* (MC) Abort Size Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a44e3602d58de4b878889737e353b61be">  633</a></span><span class="preprocessor">#define     AT91C_MC_ABTSZ_BYTE            ( ( unsigned int ) 0x0 &lt;&lt; 8 )   </span><span class="comment">/* (MC) Byte */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a0a13bdc3d578896c79a5bb02840317f9">  634</a></span><span class="preprocessor">#define     AT91C_MC_ABTSZ_HWORD           ( ( unsigned int ) 0x1 &lt;&lt; 8 )   </span><span class="comment">/* (MC) Half-word */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a380b81e6fac8a2d5f449e5e1e84c38c2">  635</a></span><span class="preprocessor">#define     AT91C_MC_ABTSZ_WORD            ( ( unsigned int ) 0x2 &lt;&lt; 8 )   </span><span class="comment">/* (MC) Word */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a722eba792397e6b4914393b1568bed7b">  636</a></span><span class="preprocessor">#define AT91C_MC_ABTTYP                    ( ( unsigned int ) 0x3 &lt;&lt; 10 )  </span><span class="comment">/* (MC) Abort Type Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#afbdc9661f6c7a1cc816b4c192b00258f">  637</a></span><span class="preprocessor">#define     AT91C_MC_ABTTYP_DATAR          ( ( unsigned int ) 0x0 &lt;&lt; 10 )  </span><span class="comment">/* (MC) Data Read */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a25c9e10a822050804bfb5447bba9ea98">  638</a></span><span class="preprocessor">#define     AT91C_MC_ABTTYP_DATAW          ( ( unsigned int ) 0x1 &lt;&lt; 10 )  </span><span class="comment">/* (MC) Data Write */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a16ce99f0f201bd373ed95b26988c5ffc">  639</a></span><span class="preprocessor">#define     AT91C_MC_ABTTYP_FETCH          ( ( unsigned int ) 0x2 &lt;&lt; 10 )  </span><span class="comment">/* (MC) Code Fetch */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad9f0ffb340fe4ccca8438bd941f800a0">  640</a></span><span class="preprocessor">#define AT91C_MC_MST0                      ( ( unsigned int ) 0x1 &lt;&lt; 16 )  </span><span class="comment">/* (MC) Master 0 Abort Source */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a6ac63d9679da659f2cfed44d469c7ea7">  641</a></span><span class="preprocessor">#define AT91C_MC_MST1                      ( ( unsigned int ) 0x1 &lt;&lt; 17 )  </span><span class="comment">/* (MC) Master 1 Abort Source */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a410c1fc6c826559a0cc5a00cb6ac4b4a">  642</a></span><span class="preprocessor">#define AT91C_MC_SVMST0                    ( ( unsigned int ) 0x1 &lt;&lt; 24 )  </span><span class="comment">/* (MC) Saved Master 0 Abort Source */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#adb9e13156e6ec0b2118e258087f267be">  643</a></span><span class="preprocessor">#define AT91C_MC_SVMST1                    ( ( unsigned int ) 0x1 &lt;&lt; 25 )  </span><span class="comment">/* (MC) Saved Master 1 Abort Source */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="comment">/* -------- MC_FMR : (MC Offset: 0x60) MC Flash Mode Register -------- */</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a28791a45fc8d97eaf19f89d59af16bdd">  645</a></span><span class="preprocessor">#define AT91C_MC_FRDY                      ( ( unsigned int ) 0x1 &lt;&lt; 0 )   </span><span class="comment">/* (MC) Flash Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a5c23992ce74663c5c677c9ffa4f9ca8a">  646</a></span><span class="preprocessor">#define AT91C_MC_LOCKE                     ( ( unsigned int ) 0x1 &lt;&lt; 2 )   </span><span class="comment">/* (MC) Lock Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a51003d4a42a14b09c31e40b112a3444e">  647</a></span><span class="preprocessor">#define AT91C_MC_PROGE                     ( ( unsigned int ) 0x1 &lt;&lt; 3 )   </span><span class="comment">/* (MC) Programming Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#acfb9c2131577637928888eba5e37feb9">  648</a></span><span class="preprocessor">#define AT91C_MC_NEBP                      ( ( unsigned int ) 0x1 &lt;&lt; 7 )   </span><span class="comment">/* (MC) No Erase Before Programming */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#abde1149723253a6b754a0e046a0743f2">  649</a></span><span class="preprocessor">#define AT91C_MC_FWS                       ( ( unsigned int ) 0x3 &lt;&lt; 8 )   </span><span class="comment">/* (MC) Flash Wait State */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a24a24f5e0887516b01745b784bb79acc">  650</a></span><span class="preprocessor">#define     AT91C_MC_FWS_0FWS              ( ( unsigned int ) 0x0 &lt;&lt; 8 )   </span><span class="comment">/* (MC) 1 cycle for Read, 2 for Write operations */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a2c9b74e35c152de5a755a13a05e51349">  651</a></span><span class="preprocessor">#define     AT91C_MC_FWS_1FWS              ( ( unsigned int ) 0x1 &lt;&lt; 8 )   </span><span class="comment">/* (MC) 2 cycles for Read, 3 for Write operations */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a686bdaa960fa1c91cb3451b639aac253">  652</a></span><span class="preprocessor">#define     AT91C_MC_FWS_2FWS              ( ( unsigned int ) 0x2 &lt;&lt; 8 )   </span><span class="comment">/* (MC) 3 cycles for Read, 4 for Write operations */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a62e144d03d7512ddc936e3075294bfc0">  653</a></span><span class="preprocessor">#define     AT91C_MC_FWS_3FWS              ( ( unsigned int ) 0x3 &lt;&lt; 8 )   </span><span class="comment">/* (MC) 4 cycles for Read, 4 for Write operations */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a4cd92d2de8be30cf8e64c12516d96d00">  654</a></span><span class="preprocessor">#define AT91C_MC_FMCN                      ( ( unsigned int ) 0xFF &lt;&lt; 16 ) </span><span class="comment">/* (MC) Flash Microsecond Cycle Number */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="comment">/* -------- MC_FCR : (MC Offset: 0x64) MC Flash Command Register -------- */</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#afa08db9089e589641ed9288d46c9614a">  656</a></span><span class="preprocessor">#define AT91C_MC_FCMD                      ( ( unsigned int ) 0xF &lt;&lt; 0 )   </span><span class="comment">/* (MC) Flash Command */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#afa4afd5ef56ff009bde9e6e44ab5aae7">  657</a></span><span class="preprocessor">#define     AT91C_MC_FCMD_START_PROG       ( ( unsigned int ) 0x1 )        </span><span class="comment">/* (MC) Starts the programming of th epage specified by PAGEN. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aab77d58f4a72dbf03af6402d0b62147e">  658</a></span><span class="preprocessor">#define     AT91C_MC_FCMD_LOCK             ( ( unsigned int ) 0x2 )        </span><span class="comment">/* (MC) Starts a lock sequence of the sector defined by the bits 4 to 7 of the field PAGEN. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a60f398760749191c1d45abb7aa62862f">  659</a></span><span class="preprocessor">#define     AT91C_MC_FCMD_PROG_AND_LOCK    ( ( unsigned int ) 0x3 )        </span><span class="comment">/* (MC) The lock sequence automatically happens after the programming sequence is completed. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aab3859711589ff3e72f9f9f9404b32c6">  660</a></span><span class="preprocessor">#define     AT91C_MC_FCMD_UNLOCK           ( ( unsigned int ) 0x4 )        </span><span class="comment">/* (MC) Starts an unlock sequence of the sector defined by the bits 4 to 7 of the field PAGEN. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a3ef6511577c1f4d0027df47cb46b87ea">  661</a></span><span class="preprocessor">#define     AT91C_MC_FCMD_ERASE_ALL        ( ( unsigned int ) 0x8 )        </span><span class="comment">/* (MC) Starts the erase of the entire flash.If at least a page is locked, the command is cancelled. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#addf2b98be37e34298229d5bd71708381">  662</a></span><span class="preprocessor">#define     AT91C_MC_FCMD_SET_GP_NVM       ( ( unsigned int ) 0xB )        </span><span class="comment">/* (MC) Set General Purpose NVM bits. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a597031dde990b28e55feb8784e9c2869">  663</a></span><span class="preprocessor">#define     AT91C_MC_FCMD_CLR_GP_NVM       ( ( unsigned int ) 0xD )        </span><span class="comment">/* (MC) Clear General Purpose NVM bits. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a0aa353f7ff15e472ebaa3495db64d9d1">  664</a></span><span class="preprocessor">#define     AT91C_MC_FCMD_SET_SECURITY     ( ( unsigned int ) 0xF )        </span><span class="comment">/* (MC) Set Security Bit. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae5daf68a2f229a51d570dc384b20e984">  665</a></span><span class="preprocessor">#define AT91C_MC_PAGEN                     ( ( unsigned int ) 0x3FF &lt;&lt; 8 ) </span><span class="comment">/* (MC) Page Number */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1cbd8e060f370881e5513905b9a4400d">  666</a></span><span class="preprocessor">#define AT91C_MC_KEY                       ( ( unsigned int ) 0xFF &lt;&lt; 24 ) </span><span class="comment">/* (MC) Writing Protect Key */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="comment">/* -------- MC_FSR : (MC Offset: 0x68) MC Flash Command Register -------- */</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a6889b77fb99e4a2b1a07cb9b6a5ad857">  668</a></span><span class="preprocessor">#define AT91C_MC_SECURITY                  ( ( unsigned int ) 0x1 &lt;&lt; 4 )   </span><span class="comment">/* (MC) Security Bit Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a77973b31e0de8f783117d9e81624bd1d">  669</a></span><span class="preprocessor">#define AT91C_MC_GPNVM0                    ( ( unsigned int ) 0x1 &lt;&lt; 8 )   </span><span class="comment">/* (MC) Sector 0 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a3d219d794fc09544a80daa38bb4ec6fb">  670</a></span><span class="preprocessor">#define AT91C_MC_GPNVM1                    ( ( unsigned int ) 0x1 &lt;&lt; 9 )   </span><span class="comment">/* (MC) Sector 1 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a364c37442845f55309a2bd2a570fa65b">  671</a></span><span class="preprocessor">#define AT91C_MC_GPNVM2                    ( ( unsigned int ) 0x1 &lt;&lt; 10 )  </span><span class="comment">/* (MC) Sector 2 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a3dbf487d59f269f85f06e9517e892820">  672</a></span><span class="preprocessor">#define AT91C_MC_GPNVM3                    ( ( unsigned int ) 0x1 &lt;&lt; 11 )  </span><span class="comment">/* (MC) Sector 3 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#afcc44ce3e43904353c35801da8f07b4c">  673</a></span><span class="preprocessor">#define AT91C_MC_GPNVM4                    ( ( unsigned int ) 0x1 &lt;&lt; 12 )  </span><span class="comment">/* (MC) Sector 4 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a870f46762932a34cec683ea772e16939">  674</a></span><span class="preprocessor">#define AT91C_MC_GPNVM5                    ( ( unsigned int ) 0x1 &lt;&lt; 13 )  </span><span class="comment">/* (MC) Sector 5 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a7d51945411fc4f34fb0b0a5070554b7e">  675</a></span><span class="preprocessor">#define AT91C_MC_GPNVM6                    ( ( unsigned int ) 0x1 &lt;&lt; 14 )  </span><span class="comment">/* (MC) Sector 6 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af15097f4e117f1ef3673f1ad9120dcf2">  676</a></span><span class="preprocessor">#define AT91C_MC_GPNVM7                    ( ( unsigned int ) 0x1 &lt;&lt; 15 )  </span><span class="comment">/* (MC) Sector 7 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a8837a767ba9bebb4e1867394e6ef4d94">  677</a></span><span class="preprocessor">#define AT91C_MC_LOCKS0                    ( ( unsigned int ) 0x1 &lt;&lt; 16 )  </span><span class="comment">/* (MC) Sector 0 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a6be750933740d336b55dd8d8e467a003">  678</a></span><span class="preprocessor">#define AT91C_MC_LOCKS1                    ( ( unsigned int ) 0x1 &lt;&lt; 17 )  </span><span class="comment">/* (MC) Sector 1 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a4d73d4c348b2cf0545d991b3f858b6a0">  679</a></span><span class="preprocessor">#define AT91C_MC_LOCKS2                    ( ( unsigned int ) 0x1 &lt;&lt; 18 )  </span><span class="comment">/* (MC) Sector 2 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1616435849d9c56515fe93afa5921e99">  680</a></span><span class="preprocessor">#define AT91C_MC_LOCKS3                    ( ( unsigned int ) 0x1 &lt;&lt; 19 )  </span><span class="comment">/* (MC) Sector 3 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a90d0ce32f6fd4a0741c1895901e5f6fd">  681</a></span><span class="preprocessor">#define AT91C_MC_LOCKS4                    ( ( unsigned int ) 0x1 &lt;&lt; 20 )  </span><span class="comment">/* (MC) Sector 4 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a30747aaee928ce37676044fc054ef2d2">  682</a></span><span class="preprocessor">#define AT91C_MC_LOCKS5                    ( ( unsigned int ) 0x1 &lt;&lt; 21 )  </span><span class="comment">/* (MC) Sector 5 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af08178928b1c222b5c8f77118545a981">  683</a></span><span class="preprocessor">#define AT91C_MC_LOCKS6                    ( ( unsigned int ) 0x1 &lt;&lt; 22 )  </span><span class="comment">/* (MC) Sector 6 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae99cc78f64afd20d980185980bafc47d">  684</a></span><span class="preprocessor">#define AT91C_MC_LOCKS7                    ( ( unsigned int ) 0x1 &lt;&lt; 23 )  </span><span class="comment">/* (MC) Sector 7 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a01bba183b0d0e85f2e5111464fed5d9a">  685</a></span><span class="preprocessor">#define AT91C_MC_LOCKS8                    ( ( unsigned int ) 0x1 &lt;&lt; 24 )  </span><span class="comment">/* (MC) Sector 8 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a138a49a023ee1e8d4d5769d09813bb62">  686</a></span><span class="preprocessor">#define AT91C_MC_LOCKS9                    ( ( unsigned int ) 0x1 &lt;&lt; 25 )  </span><span class="comment">/* (MC) Sector 9 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a2e0f2c8ac71257fa1559f93658ea037d">  687</a></span><span class="preprocessor">#define AT91C_MC_LOCKS10                   ( ( unsigned int ) 0x1 &lt;&lt; 26 )  </span><span class="comment">/* (MC) Sector 10 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a8e6480d4c2ceb227a2478985322b115c">  688</a></span><span class="preprocessor">#define AT91C_MC_LOCKS11                   ( ( unsigned int ) 0x1 &lt;&lt; 27 )  </span><span class="comment">/* (MC) Sector 11 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a51aa6cf64868087e2d522c49e3e4e26a">  689</a></span><span class="preprocessor">#define AT91C_MC_LOCKS12                   ( ( unsigned int ) 0x1 &lt;&lt; 28 )  </span><span class="comment">/* (MC) Sector 12 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a031625681fe68f737d2c94af5a7764d5">  690</a></span><span class="preprocessor">#define AT91C_MC_LOCKS13                   ( ( unsigned int ) 0x1 &lt;&lt; 29 )  </span><span class="comment">/* (MC) Sector 13 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a436c78823744781881884f699db34304">  691</a></span><span class="preprocessor">#define AT91C_MC_LOCKS14                   ( ( unsigned int ) 0x1 &lt;&lt; 30 )  </span><span class="comment">/* (MC) Sector 14 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab49990c4303faa7aa6c0165a602b3931">  692</a></span><span class="preprocessor">#define AT91C_MC_LOCKS15                   ( ( unsigned int ) 0x1 &lt;&lt; 31 )  </span><span class="comment">/* (MC) Sector 15 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span> </div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="comment">/*              SOFTWARE API DEFINITION  FOR Serial Parallel Interface */</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct___a_t91_s___s_p_i.html">_AT91S_SPI</a></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span>{</div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a3ecc73f7a1477b6815f7f7937eebaefc">SPI_CR</a>;          <span class="comment">/* Control Register */</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ac7ef4bc319505d5dec038a619132b3a2">SPI_MR</a>;          <span class="comment">/* Mode Register */</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a41ec241fd319fafc815be1fa76aedae7">SPI_RDR</a>;         <span class="comment">/* Receive Data Register */</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a34252b62e862054c2f9b7b13d64df1c6">SPI_TDR</a>;         <span class="comment">/* Transmit Data Register */</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ac2725a893e2f98de37d81e119fa56799">SPI_SR</a>;          <span class="comment">/* Status Register */</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a26b7c15b3b208fc90b3d65f6d22bcbf1">SPI_IER</a>;         <span class="comment">/* Interrupt Enable Register */</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a91170c22aef8cb6ac75d82e09b7ffc80">SPI_IDR</a>;         <span class="comment">/* Interrupt Disable Register */</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a248f573b7253a81e11388070b46a7f5a">SPI_IMR</a>;         <span class="comment">/* Interrupt Mask Register */</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_p_i.html#a1bb30be3714bf821c53f14301f302027">Reserved0</a>[ 4 ];  <span class="comment">/* */</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#aebf7e3bb7dc75c104a86d5ed0a215d87">SPI_CSR</a>[ 4 ];    <span class="comment">/* Chip Select Register */</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_p_i.html#a324199fd9f95b29e321b856b9ac9c277">Reserved1</a>[ 48 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a7d701fb72ab2c25c45b48879c92341d8">SPI_RPR</a>;         <span class="comment">/* Receive Pointer Register */</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ae9a9d4f4b01d03cb7cb34ea12d911602">SPI_RCR</a>;         <span class="comment">/* Receive Counter Register */</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a64855396677fb870d2804747d1183ec9">SPI_TPR</a>;         <span class="comment">/* Transmit Pointer Register */</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#adb360b2cc3fc823994d9f334867c72af">SPI_TCR</a>;         <span class="comment">/* Transmit Counter Register */</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a44a7cc9d68ea2523442ec9f4858d7c98">SPI_RNPR</a>;        <span class="comment">/* Receive Next Pointer Register */</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a84a51fcb532802be27b13e84aaed4427">SPI_RNCR</a>;        <span class="comment">/* Receive Next Counter Register */</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#af51f8df174d7da1a54d0389687bf12c3">SPI_TNPR</a>;        <span class="comment">/* Transmit Next Pointer Register */</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a8600c52bc41bbc70d2822cac80ae3b44">SPI_TNCR</a>;        <span class="comment">/* Transmit Next Counter Register */</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a1a25f44997fe9960b77f5c8c069bf3cc">SPI_PTCR</a>;        <span class="comment">/* PDC Transfer Control Register */</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ab11506aea0bf5eaa006bd649e8bfc949">SPI_PTSR</a>;        <span class="comment">/* PDC Transfer Status Register */</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a41e581f5b9353df3c05d1c11cb324dde">  720</a></span>} <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a344dcfa55108192d7b27c476264c0b9b">AT91S_SPI</a>, * <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a41e581f5b9353df3c05d1c11cb324dde">AT91PS_SPI</a>;</div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span> </div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="comment">/* -------- SPI_CR : (SPI Offset: 0x0) SPI Control Register -------- */</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af8b6cf825aa844af2db7ad732771d676">  723</a></span><span class="preprocessor">#define AT91C_SPI_SPIEN              ( ( unsigned int ) 0x1 &lt;&lt; 0 )    </span><span class="comment">/* (SPI) SPI Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#acc6bb7762dad073f7f4b19abf04a389a">  724</a></span><span class="preprocessor">#define AT91C_SPI_SPIDIS             ( ( unsigned int ) 0x1 &lt;&lt; 1 )    </span><span class="comment">/* (SPI) SPI Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a62264b14022d2ed854bd8a9961f121fc">  725</a></span><span class="preprocessor">#define AT91C_SPI_SWRST              ( ( unsigned int ) 0x1 &lt;&lt; 7 )    </span><span class="comment">/* (SPI) SPI Software reset */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#abc117c104afa7592c1d0d8aa8bf9ab67">  726</a></span><span class="preprocessor">#define AT91C_SPI_LASTXFER           ( ( unsigned int ) 0x1 &lt;&lt; 24 )   </span><span class="comment">/* (SPI) SPI Last Transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="comment">/* -------- SPI_MR : (SPI Offset: 0x4) SPI Mode Register -------- */</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a479f6b3128f737b47531279618b667f7">  728</a></span><span class="preprocessor">#define AT91C_SPI_MSTR               ( ( unsigned int ) 0x1 &lt;&lt; 0 )    </span><span class="comment">/* (SPI) Master/Slave Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab4e1cc60b7b4be8d4359e7b44de4ebf5">  729</a></span><span class="preprocessor">#define AT91C_SPI_PS                 ( ( unsigned int ) 0x1 &lt;&lt; 1 )    </span><span class="comment">/* (SPI) Peripheral Select */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac64fe273c5fe9d9c70e77c2061b310ef">  730</a></span><span class="preprocessor">#define     AT91C_SPI_PS_FIXED       ( ( unsigned int ) 0x0 &lt;&lt; 1 )    </span><span class="comment">/* (SPI) Fixed Peripheral Select */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae633f0edacf72f6ed9a09979289183fc">  731</a></span><span class="preprocessor">#define     AT91C_SPI_PS_VARIABLE    ( ( unsigned int ) 0x1 &lt;&lt; 1 )    </span><span class="comment">/* (SPI) Variable Peripheral Select */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a421746a552f05b77817e1ebcc8ded96c">  732</a></span><span class="preprocessor">#define AT91C_SPI_PCSDEC             ( ( unsigned int ) 0x1 &lt;&lt; 2 )    </span><span class="comment">/* (SPI) Chip Select Decode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a4d2163d1d5663fe26f5ad8a11546cc70">  733</a></span><span class="preprocessor">#define AT91C_SPI_FDIV               ( ( unsigned int ) 0x1 &lt;&lt; 3 )    </span><span class="comment">/* (SPI) Clock Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a42cacded2971792f4ba8c9909b658351">  734</a></span><span class="preprocessor">#define AT91C_SPI_MODFDIS            ( ( unsigned int ) 0x1 &lt;&lt; 4 )    </span><span class="comment">/* (SPI) Mode Fault Detection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa6ae52cc314108f3c0967bf06f8cbb12">  735</a></span><span class="preprocessor">#define AT91C_SPI_LLB                ( ( unsigned int ) 0x1 &lt;&lt; 7 )    </span><span class="comment">/* (SPI) Clock Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac7f7e2b57e7496b554cb96ec8f3160ef">  736</a></span><span class="preprocessor">#define AT91C_SPI_PCS                ( ( unsigned int ) 0xF &lt;&lt; 16 )   </span><span class="comment">/* (SPI) Peripheral Chip Select */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a2377012e46cf5b1981b40333c43004fa">  737</a></span><span class="preprocessor">#define AT91C_SPI_DLYBCS             ( ( unsigned int ) 0xFF &lt;&lt; 24 )  </span><span class="comment">/* (SPI) Delay Between Chip Selects */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="comment">/* -------- SPI_RDR : (SPI Offset: 0x8) Receive Data Register -------- */</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa02a30ad0984b3ef5e385afabea5a21e">  739</a></span><span class="preprocessor">#define AT91C_SPI_RD                 ( ( unsigned int ) 0xFFFF &lt;&lt; 0 ) </span><span class="comment">/* (SPI) Receive Data */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab2be5161c5a993475193d9b570e90077">  740</a></span><span class="preprocessor">#define AT91C_SPI_RPCS               ( ( unsigned int ) 0xF &lt;&lt; 16 )   </span><span class="comment">/* (SPI) Peripheral Chip Select Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span><span class="comment">/* -------- SPI_TDR : (SPI Offset: 0xc) Transmit Data Register -------- */</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a83a595a0fed81189c4c6da9108a5c1d9">  742</a></span><span class="preprocessor">#define AT91C_SPI_TD                 ( ( unsigned int ) 0xFFFF &lt;&lt; 0 ) </span><span class="comment">/* (SPI) Transmit Data */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a8f92018227b7c2e18c163e0c650d566e">  743</a></span><span class="preprocessor">#define AT91C_SPI_TPCS               ( ( unsigned int ) 0xF &lt;&lt; 16 )   </span><span class="comment">/* (SPI) Peripheral Chip Select Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span><span class="comment">/* -------- SPI_SR : (SPI Offset: 0x10) Status Register -------- */</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a22e75b78402111d55c7eb78cf540c096">  745</a></span><span class="preprocessor">#define AT91C_SPI_RDRF               ( ( unsigned int ) 0x1 &lt;&lt; 0 )    </span><span class="comment">/* (SPI) Receive Data Register Full */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a56ad596122900367194c9701a4100cc6">  746</a></span><span class="preprocessor">#define AT91C_SPI_TDRE               ( ( unsigned int ) 0x1 &lt;&lt; 1 )    </span><span class="comment">/* (SPI) Transmit Data Register Empty */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac0e07aa9c32da2093dca301108785c77">  747</a></span><span class="preprocessor">#define AT91C_SPI_MODF               ( ( unsigned int ) 0x1 &lt;&lt; 2 )    </span><span class="comment">/* (SPI) Mode Fault Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a0a3aaa73a28d5393e49113df273cc1aa">  748</a></span><span class="preprocessor">#define AT91C_SPI_OVRES              ( ( unsigned int ) 0x1 &lt;&lt; 3 )    </span><span class="comment">/* (SPI) Overrun Error Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab58d70225915de985a5253431b6cfbfd">  749</a></span><span class="preprocessor">#define AT91C_SPI_ENDRX              ( ( unsigned int ) 0x1 &lt;&lt; 4 )    </span><span class="comment">/* (SPI) End of Receiver Transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a89af683d676b67f1ad69fb6412954e4b">  750</a></span><span class="preprocessor">#define AT91C_SPI_ENDTX              ( ( unsigned int ) 0x1 &lt;&lt; 5 )    </span><span class="comment">/* (SPI) End of Receiver Transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a142e654f86c8bfdf000b7023643f8e88">  751</a></span><span class="preprocessor">#define AT91C_SPI_RXBUFF             ( ( unsigned int ) 0x1 &lt;&lt; 6 )    </span><span class="comment">/* (SPI) RXBUFF Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a8550c94e16bc7c37b93dd89bbcfcc608">  752</a></span><span class="preprocessor">#define AT91C_SPI_TXBUFE             ( ( unsigned int ) 0x1 &lt;&lt; 7 )    </span><span class="comment">/* (SPI) TXBUFE Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ace9aa7a013275f15f98be885f53d38ea">  753</a></span><span class="preprocessor">#define AT91C_SPI_NSSR               ( ( unsigned int ) 0x1 &lt;&lt; 8 )    </span><span class="comment">/* (SPI) NSSR Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad71ab9171309a50418dce0384ae107e3">  754</a></span><span class="preprocessor">#define AT91C_SPI_TXEMPTY            ( ( unsigned int ) 0x1 &lt;&lt; 9 )    </span><span class="comment">/* (SPI) TXEMPTY Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aeb37401a277a158bc56530c48cfc939a">  755</a></span><span class="preprocessor">#define AT91C_SPI_SPIENS             ( ( unsigned int ) 0x1 &lt;&lt; 16 )   </span><span class="comment">/* (SPI) Enable Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="comment">/* -------- SPI_IER : (SPI Offset: 0x14) Interrupt Enable Register -------- */</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="comment">/* -------- SPI_IDR : (SPI Offset: 0x18) Interrupt Disable Register -------- */</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="comment">/* -------- SPI_IMR : (SPI Offset: 0x1c) Interrupt Mask Register -------- */</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="comment">/* -------- SPI_CSR : (SPI Offset: 0x30) Chip Select Register -------- */</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a786c67ebde1fb4e6cfa1222735fb4037">  760</a></span><span class="preprocessor">#define AT91C_SPI_CPOL           ( ( unsigned int ) 0x1 &lt;&lt; 0 )   </span><span class="comment">/* (SPI) Clock Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a328473b3283187759952d9d202244b7c">  761</a></span><span class="preprocessor">#define AT91C_SPI_NCPHA          ( ( unsigned int ) 0x1 &lt;&lt; 1 )   </span><span class="comment">/* (SPI) Clock Phase */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9bfb568f1ed298474b3bf4d69ac2edcd">  762</a></span><span class="preprocessor">#define AT91C_SPI_CSAAT          ( ( unsigned int ) 0x1 &lt;&lt; 3 )   </span><span class="comment">/* (SPI) Chip Select Active After Transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a3a905093a22aecf9818ecefe9a67f51a">  763</a></span><span class="preprocessor">#define AT91C_SPI_BITS           ( ( unsigned int ) 0xF &lt;&lt; 4 )   </span><span class="comment">/* (SPI) Bits Per Transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a65cc4fbef8c78d2e57bb097e0dd96ddb">  764</a></span><span class="preprocessor">#define     AT91C_SPI_BITS_8     ( ( unsigned int ) 0x0 &lt;&lt; 4 )   </span><span class="comment">/* (SPI) 8 Bits Per transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac28697cac7288825cf48fcd73eedddf0">  765</a></span><span class="preprocessor">#define     AT91C_SPI_BITS_9     ( ( unsigned int ) 0x1 &lt;&lt; 4 )   </span><span class="comment">/* (SPI) 9 Bits Per transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a402baea61bde4ca4b266f37c09793e6a">  766</a></span><span class="preprocessor">#define     AT91C_SPI_BITS_10    ( ( unsigned int ) 0x2 &lt;&lt; 4 )   </span><span class="comment">/* (SPI) 10 Bits Per transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae80f2a00ab34077c868b21a587f0c68e">  767</a></span><span class="preprocessor">#define     AT91C_SPI_BITS_11    ( ( unsigned int ) 0x3 &lt;&lt; 4 )   </span><span class="comment">/* (SPI) 11 Bits Per transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a846425a366188702bcf98d17ade90c4b">  768</a></span><span class="preprocessor">#define     AT91C_SPI_BITS_12    ( ( unsigned int ) 0x4 &lt;&lt; 4 )   </span><span class="comment">/* (SPI) 12 Bits Per transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1b82d14749d1d1f796054638d0d98480">  769</a></span><span class="preprocessor">#define     AT91C_SPI_BITS_13    ( ( unsigned int ) 0x5 &lt;&lt; 4 )   </span><span class="comment">/* (SPI) 13 Bits Per transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a281cda5d012229e61615478d10b1d9bf">  770</a></span><span class="preprocessor">#define     AT91C_SPI_BITS_14    ( ( unsigned int ) 0x6 &lt;&lt; 4 )   </span><span class="comment">/* (SPI) 14 Bits Per transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a31a060e85ea4ae41f4adc76d57c8fa71">  771</a></span><span class="preprocessor">#define     AT91C_SPI_BITS_15    ( ( unsigned int ) 0x7 &lt;&lt; 4 )   </span><span class="comment">/* (SPI) 15 Bits Per transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae82c536038593b7a5952476e94067017">  772</a></span><span class="preprocessor">#define     AT91C_SPI_BITS_16    ( ( unsigned int ) 0x8 &lt;&lt; 4 )   </span><span class="comment">/* (SPI) 16 Bits Per transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a55d464c3b90c13b2d133360ddcd06f51">  773</a></span><span class="preprocessor">#define AT91C_SPI_SCBR           ( ( unsigned int ) 0xFF &lt;&lt; 8 )  </span><span class="comment">/* (SPI) Serial Clock Baud Rate */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af82cf4250c4ed29267b5c39dbad2f3b5">  774</a></span><span class="preprocessor">#define AT91C_SPI_DLYBS          ( ( unsigned int ) 0xFF &lt;&lt; 16 ) </span><span class="comment">/* (SPI) Delay Before SPCK */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a62eb4fc41727d04cfa69f31536e060e8">  775</a></span><span class="preprocessor">#define AT91C_SPI_DLYBCT         ( ( unsigned int ) 0xFF &lt;&lt; 24 ) </span><span class="comment">/* (SPI) Delay Between Consecutive Transfers */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span> </div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span><span class="comment">/*              SOFTWARE API DEFINITION  FOR Usart */</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct___a_t91_s___u_s_a_r_t.html">_AT91S_USART</a></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span>{</div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a1e167eda2ee18b471b374bcb1a097951">US_CR</a>;           <span class="comment">/* Control Register */</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a899b8039a83770823199dea65fb57b46">US_MR</a>;           <span class="comment">/* Mode Register */</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#affba74cfda7792045b1a473edbe2c1bf">US_IER</a>;          <span class="comment">/* Interrupt Enable Register */</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a8b4dfee7087421aa962366899b560e91">US_IDR</a>;          <span class="comment">/* Interrupt Disable Register */</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#aecb5fc84bc8460871d70435a82959efb">US_IMR</a>;          <span class="comment">/* Interrupt Mask Register */</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a0f69cf550a56da11e972b20e36271aca">US_CSR</a>;          <span class="comment">/* Channel Status Register */</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ab3e732c83f7f5f9e16e23354c184e9b7">US_RHR</a>;          <span class="comment">/* Receiver Holding Register */</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a54c5ece60eafc031238f8fc9dc4a7d5e">US_THR</a>;          <span class="comment">/* Transmitter Holding Register */</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ae9a286387610d87e35bb5847652fb6ad">US_BRGR</a>;         <span class="comment">/* Baud Rate Generator Register */</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#afdaf4c0fe60a3d7d14bf4bc654550cc9">US_RTOR</a>;         <span class="comment">/* Receiver Time-out Register */</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a591f252a22d153ccbaacd94b5b01a012">US_TTGR</a>;         <span class="comment">/* Transmitter Time-guard Register */</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___u_s_a_r_t.html#ab6e09edeb5fc1310ca1222e857c76176">Reserved0</a>[ 5 ];  <span class="comment">/* */</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#aa1b91c9fea1e279fa0365fbfcefd0aa4">US_FIDI</a>;         <span class="comment">/* FI_DI_Ratio Register */</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ada84a90038c809f27e19a3c105c20e2d">US_NER</a>;          <span class="comment">/* Nb Errors Register */</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___u_s_a_r_t.html#a7e05a3f231462070b17618e77925b7ea">Reserved1</a>[ 1 ];  <span class="comment">/* */</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a1d156ebb06a5d68a18cd3780fdbaabaf">US_IF</a>;           <span class="comment">/* IRDA_FILTER Register */</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___u_s_a_r_t.html#a0e7ae6d46277c7e5475cdf4b01760a7d">Reserved2</a>[ 44 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a68d12f97ad0859499bb78abf865af626">US_RPR</a>;          <span class="comment">/* Receive Pointer Register */</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ae5ce6d247e18b2b0192005272ad3312d">US_RCR</a>;          <span class="comment">/* Receive Counter Register */</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a1f6639380d59761cac4f97df90271e9a">US_TPR</a>;          <span class="comment">/* Transmit Pointer Register */</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a6f92e9b05ffef324bea116d815c74f6c">US_TCR</a>;          <span class="comment">/* Transmit Counter Register */</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a006a5374eeaa2ed9b9aa4b1119f21fad">US_RNPR</a>;         <span class="comment">/* Receive Next Pointer Register */</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a0380c0bd7654ecbb4811482ff36384ff">US_RNCR</a>;         <span class="comment">/* Receive Next Counter Register */</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#aab08d8c7c5c0b01f1f2d6757f14a5771">US_TNPR</a>;         <span class="comment">/* Transmit Next Pointer Register */</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a29d749ac4f1714aef984221b3ddd3830">US_TNCR</a>;         <span class="comment">/* Transmit Next Counter Register */</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#aabe9fdc75c730b556f93a3e74db98509">US_PTCR</a>;         <span class="comment">/* PDC Transfer Control Register */</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#afa594ea4daade936659cf519753f1fdb">US_PTSR</a>;         <span class="comment">/* PDC Transfer Status Register */</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac1e8028a2b5dac67a1f1061b1e7205bb">  809</a></span>} <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#acd8fe8d765bbaafcf94d67f77bfda25c">AT91S_USART</a>, * <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ac1e8028a2b5dac67a1f1061b1e7205bb">AT91PS_USART</a>;</div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span> </div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span><span class="comment">/* -------- US_CR : (USART Offset: 0x0) Debug Unit Control Register -------- */</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a667a687bad11763e128d9d03f7872462">  812</a></span><span class="preprocessor">#define AT91C_US_STTBRK                  ( ( unsigned int ) 0x1 &lt;&lt; 9 )  </span><span class="comment">/* (USART) Start Break */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a34fbaef25acd1b86017f2969bc0af0c4">  813</a></span><span class="preprocessor">#define AT91C_US_STPBRK                  ( ( unsigned int ) 0x1 &lt;&lt; 10 ) </span><span class="comment">/* (USART) Stop Break */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9bdbe4c51ea6128f03e65e4fe693b68c">  814</a></span><span class="preprocessor">#define AT91C_US_STTTO                   ( ( unsigned int ) 0x1 &lt;&lt; 11 ) </span><span class="comment">/* (USART) Start Time-out */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aee64c1f2590ee543e81b7a5f11bbda12">  815</a></span><span class="preprocessor">#define AT91C_US_SENDA                   ( ( unsigned int ) 0x1 &lt;&lt; 12 ) </span><span class="comment">/* (USART) Send Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9696b5b211bed0957e0ce3fbb407e13b">  816</a></span><span class="preprocessor">#define AT91C_US_RSTIT                   ( ( unsigned int ) 0x1 &lt;&lt; 13 ) </span><span class="comment">/* (USART) Reset Iterations */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a7a9ec9ae8d3b8647cb0387535fe99878">  817</a></span><span class="preprocessor">#define AT91C_US_RSTNACK                 ( ( unsigned int ) 0x1 &lt;&lt; 14 ) </span><span class="comment">/* (USART) Reset Non Acknowledge */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a83f36ddece1b0f57d3c165b281c2a457">  818</a></span><span class="preprocessor">#define AT91C_US_RETTO                   ( ( unsigned int ) 0x1 &lt;&lt; 15 ) </span><span class="comment">/* (USART) Rearm Time-out */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa8ff739ad732697c1e4b776f38d343ef">  819</a></span><span class="preprocessor">#define AT91C_US_DTREN                   ( ( unsigned int ) 0x1 &lt;&lt; 16 ) </span><span class="comment">/* (USART) Data Terminal ready Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a7e4bbffdbca1888ee3c9b9f5ab2bea6e">  820</a></span><span class="preprocessor">#define AT91C_US_DTRDIS                  ( ( unsigned int ) 0x1 &lt;&lt; 17 ) </span><span class="comment">/* (USART) Data Terminal ready Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#afa2f776efe032418af98b643ffb3f8e3">  821</a></span><span class="preprocessor">#define AT91C_US_RTSEN                   ( ( unsigned int ) 0x1 &lt;&lt; 18 ) </span><span class="comment">/* (USART) Request to Send enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a211282d443fd0b66b9aeb52269bf8a19">  822</a></span><span class="preprocessor">#define AT91C_US_RTSDIS                  ( ( unsigned int ) 0x1 &lt;&lt; 19 ) </span><span class="comment">/* (USART) Request to Send Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span><span class="comment">/* -------- US_MR : (USART Offset: 0x4) Debug Unit Mode Register -------- */</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a54b74c8e47f7ab03edb6f2fa771bb8c9">  824</a></span><span class="preprocessor">#define AT91C_US_USMODE                  ( ( unsigned int ) 0xF &lt;&lt; 0 )  </span><span class="comment">/* (USART) Usart mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aedc8f1da3d47745d56ae7a94c9900e53">  825</a></span><span class="preprocessor">#define     AT91C_US_USMODE_NORMAL       ( ( unsigned int ) 0x0 )       </span><span class="comment">/* (USART) Normal */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a08841e157236369a9878ee21539c937a">  826</a></span><span class="preprocessor">#define     AT91C_US_USMODE_RS485        ( ( unsigned int ) 0x1 )       </span><span class="comment">/* (USART) RS485 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aff13736853d74e95c9bdf99b4d1d50c2">  827</a></span><span class="preprocessor">#define     AT91C_US_USMODE_HWHSH        ( ( unsigned int ) 0x2 )       </span><span class="comment">/* (USART) Hardware Handshaking */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a4785752b1bad8fdd33e9e2e211deb4ad">  828</a></span><span class="preprocessor">#define     AT91C_US_USMODE_MODEM        ( ( unsigned int ) 0x3 )       </span><span class="comment">/* (USART) Modem */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a485a64212cf24e677c95d32e0bf77bf4">  829</a></span><span class="preprocessor">#define     AT91C_US_USMODE_ISO7816_0    ( ( unsigned int ) 0x4 )       </span><span class="comment">/* (USART) ISO7816 protocol: T = 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a426462a8b108ad93aeee66c233ef7cfe">  830</a></span><span class="preprocessor">#define     AT91C_US_USMODE_ISO7816_1    ( ( unsigned int ) 0x6 )       </span><span class="comment">/* (USART) ISO7816 protocol: T = 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac312d738280e765e9889e11981230bec">  831</a></span><span class="preprocessor">#define     AT91C_US_USMODE_IRDA         ( ( unsigned int ) 0x8 )       </span><span class="comment">/* (USART) IrDA */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1ef61ea6cfc34a336b371add0d0e7bce">  832</a></span><span class="preprocessor">#define     AT91C_US_USMODE_SWHSH        ( ( unsigned int ) 0xC )       </span><span class="comment">/* (USART) Software Handshaking */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab954e9525e22961efd5283060bf8c26e">  833</a></span><span class="preprocessor">#define AT91C_US_CLKS                    ( ( unsigned int ) 0x3 &lt;&lt; 4 )  </span><span class="comment">/* (USART) Clock Selection (Baud Rate generator Input Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a96988c1c28f85099e88679fdc389b02f">  834</a></span><span class="preprocessor">#define     AT91C_US_CLKS_CLOCK          ( ( unsigned int ) 0x0 &lt;&lt; 4 )  </span><span class="comment">/* (USART) Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af59a5002bd0b6b0b544fea38b48d6df6">  835</a></span><span class="preprocessor">#define     AT91C_US_CLKS_FDIV1          ( ( unsigned int ) 0x1 &lt;&lt; 4 )  </span><span class="comment">/* (USART) fdiv1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a4d4ac43a530645d31920ab7a0e97656d">  836</a></span><span class="preprocessor">#define     AT91C_US_CLKS_SLOW           ( ( unsigned int ) 0x2 &lt;&lt; 4 )  </span><span class="comment">/* (USART) slow_clock (ARM) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a739f61b8aac76af08dc42b3af9505abd">  837</a></span><span class="preprocessor">#define     AT91C_US_CLKS_EXT            ( ( unsigned int ) 0x3 &lt;&lt; 4 )  </span><span class="comment">/* (USART) External (SCK) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a622f82c943fbb8dbe30d8c482ac27b8a">  838</a></span><span class="preprocessor">#define AT91C_US_CHRL                    ( ( unsigned int ) 0x3 &lt;&lt; 6 )  </span><span class="comment">/* (USART) Clock Selection (Baud Rate generator Input Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a330e29f7f16295c2b25853dad22c87f7">  839</a></span><span class="preprocessor">#define     AT91C_US_CHRL_5_BITS         ( ( unsigned int ) 0x0 &lt;&lt; 6 )  </span><span class="comment">/* (USART) Character Length: 5 bits */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a8a05bbd1b8cd25765a81934f73e07e55">  840</a></span><span class="preprocessor">#define     AT91C_US_CHRL_6_BITS         ( ( unsigned int ) 0x1 &lt;&lt; 6 )  </span><span class="comment">/* (USART) Character Length: 6 bits */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a5f7c2375932edf30a8c807edbd43c8a1">  841</a></span><span class="preprocessor">#define     AT91C_US_CHRL_7_BITS         ( ( unsigned int ) 0x2 &lt;&lt; 6 )  </span><span class="comment">/* (USART) Character Length: 7 bits */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a24e961af79b1cf5bdd081e542fb0a68c">  842</a></span><span class="preprocessor">#define     AT91C_US_CHRL_8_BITS         ( ( unsigned int ) 0x3 &lt;&lt; 6 )  </span><span class="comment">/* (USART) Character Length: 8 bits */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a6742d5c71293dcf214b58d02f5204ed5">  843</a></span><span class="preprocessor">#define AT91C_US_SYNC                    ( ( unsigned int ) 0x1 &lt;&lt; 8 )  </span><span class="comment">/* (USART) Synchronous Mode Select */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a4e801e6efe31b19ce0259d2bc7d9bb75">  844</a></span><span class="preprocessor">#define AT91C_US_NBSTOP                  ( ( unsigned int ) 0x3 &lt;&lt; 12 ) </span><span class="comment">/* (USART) Number of Stop bits */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae6197043098a1d7254e57377a20a6d1d">  845</a></span><span class="preprocessor">#define     AT91C_US_NBSTOP_1_BIT        ( ( unsigned int ) 0x0 &lt;&lt; 12 ) </span><span class="comment">/* (USART) 1 stop bit */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aab8436d580c1da51295b1a12ab1475b4">  846</a></span><span class="preprocessor">#define     AT91C_US_NBSTOP_15_BIT       ( ( unsigned int ) 0x1 &lt;&lt; 12 ) </span><span class="comment">/* (USART) Asynchronous (SYNC=0) 2 stop bits Synchronous (SYNC=1) 2 stop bits */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af7368a739bd3b1d9eb2376ec66b549da">  847</a></span><span class="preprocessor">#define     AT91C_US_NBSTOP_2_BIT        ( ( unsigned int ) 0x2 &lt;&lt; 12 ) </span><span class="comment">/* (USART) 2 stop bits */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a931e762d6ef61bb5a32327f5c9cec346">  848</a></span><span class="preprocessor">#define AT91C_US_MSBF                    ( ( unsigned int ) 0x1 &lt;&lt; 16 ) </span><span class="comment">/* (USART) Bit Order */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af875fd0e9ab43cb42bc2c7a3223f38af">  849</a></span><span class="preprocessor">#define AT91C_US_MODE9                   ( ( unsigned int ) 0x1 &lt;&lt; 17 ) </span><span class="comment">/* (USART) 9-bit Character length */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a8b3a1cb2f1fb38f2ea4fee9fb0c3b72b">  850</a></span><span class="preprocessor">#define AT91C_US_CKLO                    ( ( unsigned int ) 0x1 &lt;&lt; 18 ) </span><span class="comment">/* (USART) Clock Output Select */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a257c98ad8375c37549893754d71d847d">  851</a></span><span class="preprocessor">#define AT91C_US_OVER                    ( ( unsigned int ) 0x1 &lt;&lt; 19 ) </span><span class="comment">/* (USART) Over Sampling Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad19157e5761a347dc97cf7f7fb99db41">  852</a></span><span class="preprocessor">#define AT91C_US_INACK                   ( ( unsigned int ) 0x1 &lt;&lt; 20 ) </span><span class="comment">/* (USART) Inhibit Non Acknowledge */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a6ac6073d3ebf2a9a96cae6a2153b9578">  853</a></span><span class="preprocessor">#define AT91C_US_DSNACK                  ( ( unsigned int ) 0x1 &lt;&lt; 21 ) </span><span class="comment">/* (USART) Disable Successive NACK */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a3f33466540b1af26616115483dadc50a">  854</a></span><span class="preprocessor">#define AT91C_US_MAX_ITER                ( ( unsigned int ) 0x1 &lt;&lt; 24 ) </span><span class="comment">/* (USART) Number of Repetitions */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a6dc21a41ebf3aa87e150902b2ec26f80">  855</a></span><span class="preprocessor">#define AT91C_US_FILTER                  ( ( unsigned int ) 0x1 &lt;&lt; 28 ) </span><span class="comment">/* (USART) Receive Line Filter */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span><span class="comment">/* -------- US_IER : (USART Offset: 0x8) Debug Unit Interrupt Enable Register -------- */</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a2ec4bfa2ed1550ba194557620bb0e2f9">  857</a></span><span class="preprocessor">#define AT91C_US_RXBRK                   ( ( unsigned int ) 0x1 &lt;&lt; 2 )  </span><span class="comment">/* (USART) Break Received/End of Break */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a5f33b22453ba10500116bee8cd01bb11">  858</a></span><span class="preprocessor">#define AT91C_US_TIMEOUT                 ( ( unsigned int ) 0x1 &lt;&lt; 8 )  </span><span class="comment">/* (USART) Receiver Time-out */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a55202f99005121a026698260e1fcc7a2">  859</a></span><span class="preprocessor">#define AT91C_US_ITERATION               ( ( unsigned int ) 0x1 &lt;&lt; 10 ) </span><span class="comment">/* (USART) Max number of Repetitions Reached */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a5b583db472780465fd7c12d56869e836">  860</a></span><span class="preprocessor">#define AT91C_US_NACK                    ( ( unsigned int ) 0x1 &lt;&lt; 13 ) </span><span class="comment">/* (USART) Non Acknowledge */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a8b12a4e70bafb2468ce3407cdc13ea02">  861</a></span><span class="preprocessor">#define AT91C_US_RIIC                    ( ( unsigned int ) 0x1 &lt;&lt; 16 ) </span><span class="comment">/* (USART) Ring INdicator Input Change Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a500e29def8da7d0b281cf72e32d8e26b">  862</a></span><span class="preprocessor">#define AT91C_US_DSRIC                   ( ( unsigned int ) 0x1 &lt;&lt; 17 ) </span><span class="comment">/* (USART) Data Set Ready Input Change Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af59df6b9a33fefc9b38335560957ed38">  863</a></span><span class="preprocessor">#define AT91C_US_DCDIC                   ( ( unsigned int ) 0x1 &lt;&lt; 18 ) </span><span class="comment">/* (USART) Data Carrier Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1db34685cd82e7afb8a05927f7ad35aa">  864</a></span><span class="preprocessor">#define AT91C_US_CTSIC                   ( ( unsigned int ) 0x1 &lt;&lt; 19 ) </span><span class="comment">/* (USART) Clear To Send Input Change Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span><span class="comment">/* -------- US_IDR : (USART Offset: 0xc) Debug Unit Interrupt Disable Register -------- */</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span><span class="comment">/* -------- US_IMR : (USART Offset: 0x10) Debug Unit Interrupt Mask Register -------- */</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span><span class="comment">/* -------- US_CSR : (USART Offset: 0x14) Debug Unit Channel Status Register -------- */</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a78aad73d3d671a4b4835ab8de978e454">  868</a></span><span class="preprocessor">#define AT91C_US_RI     ( ( unsigned int ) 0x1 &lt;&lt; 20 )   </span><span class="comment">/* (USART) Image of RI Input */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa175adb7c1f19272e1f480ce6010928f">  869</a></span><span class="preprocessor">#define AT91C_US_DSR    ( ( unsigned int ) 0x1 &lt;&lt; 21 )   </span><span class="comment">/* (USART) Image of DSR Input */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a6c2a1ad3ab3043766411bb50e7e6a50b">  870</a></span><span class="preprocessor">#define AT91C_US_DCD    ( ( unsigned int ) 0x1 &lt;&lt; 22 )   </span><span class="comment">/* (USART) Image of DCD Input */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a868e34a72467f269d9f054922b08b669">  871</a></span><span class="preprocessor">#define AT91C_US_CTS    ( ( unsigned int ) 0x1 &lt;&lt; 23 )   </span><span class="comment">/* (USART) Image of CTS Input */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span> </div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span><span class="comment">/*              SOFTWARE API DEFINITION  FOR Synchronous Serial Controller Interface */</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct___a_t91_s___s_s_c.html">_AT91S_SSC</a></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span>{</div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a8333a0d563246b070743867d7ee973be">SSC_CR</a>;          <span class="comment">/* Control Register */</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ad3108df745eed38dbacdf7af537e1e8b">SSC_CMR</a>;         <span class="comment">/* Clock Mode Register */</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_s_c.html#a693b96e74d50346a96aae2d31cbf1169">Reserved0</a>[ 2 ];  <span class="comment">/* */</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a340d3b36fc4244bf799b45439e66c995">SSC_RCMR</a>;        <span class="comment">/* Receive Clock ModeRegister */</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a3fb128790d1d6b4e9be45f80e8b201e7">SSC_RFMR</a>;        <span class="comment">/* Receive Frame Mode Register */</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a3ee6649e3943ba66a740c5210e81c40a">SSC_TCMR</a>;        <span class="comment">/* Transmit Clock Mode Register */</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#aa862d4063504db595007b721590dd8a2">SSC_TFMR</a>;        <span class="comment">/* Transmit Frame Mode Register */</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a475d96e9865411e21d337f1dfd56b059">SSC_RHR</a>;         <span class="comment">/* Receive Holding Register */</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a5c51880f2cfda70338156a555eed1e16">SSC_THR</a>;         <span class="comment">/* Transmit Holding Register */</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_s_c.html#a092b8606a90cce33314e4d65d468e72c">Reserved1</a>[ 2 ];  <span class="comment">/* */</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a631c19db5d36a13277cc8ba4b757e3e3">SSC_RSHR</a>;        <span class="comment">/* Receive Sync Holding Register */</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a48081c1fa5413fd00f11f627fc97eb64">SSC_TSHR</a>;        <span class="comment">/* Transmit Sync Holding Register */</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_s_c.html#a24c5fdc79496c38c524aaf04e7f1f9a7">Reserved2</a>[ 2 ];  <span class="comment">/* */</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a90a127c193bd864152a396f6b71218ae">SSC_SR</a>;          <span class="comment">/* Status Register */</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a9c4f7e1ade47bc88ab797dd56d863075">SSC_IER</a>;         <span class="comment">/* Interrupt Enable Register */</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a808b994115af005bf8529aae4cc4b3fd">SSC_IDR</a>;         <span class="comment">/* Interrupt Disable Register */</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a6b93450dd7362357ec0043f85c9cc56c">SSC_IMR</a>;         <span class="comment">/* Interrupt Mask Register */</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_s_c.html#ac6dd166602bbbde9b80d06065604af3a">Reserved3</a>[ 44 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ab2d3b46a38e2a7290da46376be6db59b">SSC_RPR</a>;         <span class="comment">/* Receive Pointer Register */</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a63bd8e8d0aa110debdab10aa03370600">SSC_RCR</a>;         <span class="comment">/* Receive Counter Register */</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a4681441f3dca8575f8d989cc4b34154d">SSC_TPR</a>;         <span class="comment">/* Transmit Pointer Register */</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a368b0ef7321235e9316078e4b725fa63">SSC_TCR</a>;         <span class="comment">/* Transmit Counter Register */</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a7dfdbdb8d6805210a076a9c64cae28c6">SSC_RNPR</a>;        <span class="comment">/* Receive Next Pointer Register */</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a90982c515d22a956d8759c330c212b07">SSC_RNCR</a>;        <span class="comment">/* Receive Next Counter Register */</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#adb2b8483e2a43e20f1922899e3456e03">SSC_TNPR</a>;        <span class="comment">/* Transmit Next Pointer Register */</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ac95b3208d26eea6e6deb2d04b1151311">SSC_TNCR</a>;        <span class="comment">/* Transmit Next Counter Register */</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a70d36d980f37d82af6c279119076ca73">SSC_PTCR</a>;        <span class="comment">/* PDC Transfer Control Register */</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ae098fb4b340cd405bc8b64e4a8466d93">SSC_PTSR</a>;        <span class="comment">/* PDC Transfer Status Register */</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a196274203c19a4f6d0aa6c05acd711ec">  906</a></span>} <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a129173d93ba228b7058135b73e11af75">AT91S_SSC</a>, * <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a196274203c19a4f6d0aa6c05acd711ec">AT91PS_SSC</a>;</div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span> </div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span><span class="comment">/* -------- SSC_CR : (SSC Offset: 0x0) SSC Control Register -------- */</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa7df2761c0ae4a46514d91b2586d0c0b">  909</a></span><span class="preprocessor">#define AT91C_SSC_RXEN                    ( ( unsigned int ) 0x1 &lt;&lt; 0 )   </span><span class="comment">/* (SSC) Receive Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa071e5024c302d4051cb47cacaa48b70">  910</a></span><span class="preprocessor">#define AT91C_SSC_RXDIS                   ( ( unsigned int ) 0x1 &lt;&lt; 1 )   </span><span class="comment">/* (SSC) Receive Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a57ac83bbf3f2b07e8852e4af21a98590">  911</a></span><span class="preprocessor">#define AT91C_SSC_TXEN                    ( ( unsigned int ) 0x1 &lt;&lt; 8 )   </span><span class="comment">/* (SSC) Transmit Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a98635a33b6c91953eb908c3bdb772ed3">  912</a></span><span class="preprocessor">#define AT91C_SSC_TXDIS                   ( ( unsigned int ) 0x1 &lt;&lt; 9 )   </span><span class="comment">/* (SSC) Transmit Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9633270e3ed0b135ee575e473af59923">  913</a></span><span class="preprocessor">#define AT91C_SSC_SWRST                   ( ( unsigned int ) 0x1 &lt;&lt; 15 )  </span><span class="comment">/* (SSC) Software Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span><span class="comment">/* -------- SSC_RCMR : (SSC Offset: 0x10) SSC Receive Clock Mode Register -------- */</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9e6b3d5f9d5231a49474899822f082b5">  915</a></span><span class="preprocessor">#define AT91C_SSC_CKS                     ( ( unsigned int ) 0x3 &lt;&lt; 0 )   </span><span class="comment">/* (SSC) Receive/Transmit Clock Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af3b0d5267e547d14533fe6ab39735b71">  916</a></span><span class="preprocessor">#define     AT91C_SSC_CKS_DIV             ( ( unsigned int ) 0x0 )        </span><span class="comment">/* (SSC) Divided Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a91f865117049de686415648540bfbd17">  917</a></span><span class="preprocessor">#define     AT91C_SSC_CKS_TK              ( ( unsigned int ) 0x1 )        </span><span class="comment">/* (SSC) TK Clock signal */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a7abfd3e00e922c8d2c484aac620b5879">  918</a></span><span class="preprocessor">#define     AT91C_SSC_CKS_RK              ( ( unsigned int ) 0x2 )        </span><span class="comment">/* (SSC) RK pin */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a24072139b3dd18a7a36aa249794aa226">  919</a></span><span class="preprocessor">#define AT91C_SSC_CKO                     ( ( unsigned int ) 0x7 &lt;&lt; 2 )   </span><span class="comment">/* (SSC) Receive/Transmit Clock Output Mode Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a0dbdf3ae9c352c6d4531acf0aa3aa0d7">  920</a></span><span class="preprocessor">#define     AT91C_SSC_CKO_NONE            ( ( unsigned int ) 0x0 &lt;&lt; 2 )   </span><span class="comment">/* (SSC) Receive/Transmit Clock Output Mode: None RK pin: Input-only */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a12b31ce3f441bc9ad9e4f3afb3a9b511">  921</a></span><span class="preprocessor">#define     AT91C_SSC_CKO_CONTINUOUS      ( ( unsigned int ) 0x1 &lt;&lt; 2 )   </span><span class="comment">/* (SSC) Continuous Receive/Transmit Clock RK pin: Output */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a8ed1083dc80124599c9e85fe3fa600c2">  922</a></span><span class="preprocessor">#define     AT91C_SSC_CKO_DATA_TX         ( ( unsigned int ) 0x2 &lt;&lt; 2 )   </span><span class="comment">/* (SSC) Receive/Transmit Clock only during data transfers RK pin: Output */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a2ccc913719c9e584d1c8a67f988696fb">  923</a></span><span class="preprocessor">#define AT91C_SSC_CKI                     ( ( unsigned int ) 0x1 &lt;&lt; 5 )   </span><span class="comment">/* (SSC) Receive/Transmit Clock Inversion */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a4b085ac152c89d19d2119d4dbc4748d1">  924</a></span><span class="preprocessor">#define AT91C_SSC_START                   ( ( unsigned int ) 0xF &lt;&lt; 8 )   </span><span class="comment">/* (SSC) Receive/Transmit Start Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a4f26f9688127b54f12826cf647c5da7d">  925</a></span><span class="preprocessor">#define     AT91C_SSC_START_CONTINUOUS    ( ( unsigned int ) 0x0 &lt;&lt; 8 )   </span><span class="comment">/* (SSC) Continuous, as soon as the receiver is enabled, and immediately after the end of transfer of the previous data. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a90707e309129adcae1a4ef93e66b4667">  926</a></span><span class="preprocessor">#define     AT91C_SSC_START_TX            ( ( unsigned int ) 0x1 &lt;&lt; 8 )   </span><span class="comment">/* (SSC) Transmit/Receive start */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a047db59e34c88b4624217e34e45f3786">  927</a></span><span class="preprocessor">#define     AT91C_SSC_START_LOW_RF        ( ( unsigned int ) 0x2 &lt;&lt; 8 )   </span><span class="comment">/* (SSC) Detection of a low level on RF input */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af6987f76f45123f2eb48b4a22287407a">  928</a></span><span class="preprocessor">#define     AT91C_SSC_START_HIGH_RF       ( ( unsigned int ) 0x3 &lt;&lt; 8 )   </span><span class="comment">/* (SSC) Detection of a high level on RF input */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#afd4e58b365fb2e0c3a584f83c4a51706">  929</a></span><span class="preprocessor">#define     AT91C_SSC_START_FALL_RF       ( ( unsigned int ) 0x4 &lt;&lt; 8 )   </span><span class="comment">/* (SSC) Detection of a falling edge on RF input */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aeca4c3425f3a4b2da6dc816387833236">  930</a></span><span class="preprocessor">#define     AT91C_SSC_START_RISE_RF       ( ( unsigned int ) 0x5 &lt;&lt; 8 )   </span><span class="comment">/* (SSC) Detection of a rising edge on RF input */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae7fd48e4a61e1b64933f02f2cb3dabff">  931</a></span><span class="preprocessor">#define     AT91C_SSC_START_LEVEL_RF      ( ( unsigned int ) 0x6 &lt;&lt; 8 )   </span><span class="comment">/* (SSC) Detection of any level change on RF input */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a556c5e6e3baaf31bb0a3d02a64caf930">  932</a></span><span class="preprocessor">#define     AT91C_SSC_START_EDGE_RF       ( ( unsigned int ) 0x7 &lt;&lt; 8 )   </span><span class="comment">/* (SSC) Detection of any edge on RF input */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a7fbcc0ca211fd65164db6e7f2b8e1db4">  933</a></span><span class="preprocessor">#define     AT91C_SSC_START_0             ( ( unsigned int ) 0x8 &lt;&lt; 8 )   </span><span class="comment">/* (SSC) Compare 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a8a4c629d363ed4f14b05873023f65242">  934</a></span><span class="preprocessor">#define AT91C_SSC_STTDLY                  ( ( unsigned int ) 0xFF &lt;&lt; 16 ) </span><span class="comment">/* (SSC) Receive/Transmit Start Delay */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a5591a1d593f1a8cb1a37a02ed1f118dd">  935</a></span><span class="preprocessor">#define AT91C_SSC_PERIOD                  ( ( unsigned int ) 0xFF &lt;&lt; 24 ) </span><span class="comment">/* (SSC) Receive/Transmit Period Divider Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span><span class="comment">/* -------- SSC_RFMR : (SSC Offset: 0x14) SSC Receive Frame Mode Register -------- */</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aebfe3d53df7cd7457d21b8e7f577031e">  937</a></span><span class="preprocessor">#define AT91C_SSC_DATLEN                  ( ( unsigned int ) 0x1F &lt;&lt; 0 )  </span><span class="comment">/* (SSC) Data Length */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a041f3a41034bc6b75137170b81747d0c">  938</a></span><span class="preprocessor">#define AT91C_SSC_LOOP                    ( ( unsigned int ) 0x1 &lt;&lt; 5 )   </span><span class="comment">/* (SSC) Loop Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a934f2e5cc17964df08cf48c89913bfbe">  939</a></span><span class="preprocessor">#define AT91C_SSC_MSBF                    ( ( unsigned int ) 0x1 &lt;&lt; 7 )   </span><span class="comment">/* (SSC) Most Significant Bit First */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#acc9a2e81348cda02f7ebd988a44a2453">  940</a></span><span class="preprocessor">#define AT91C_SSC_DATNB                   ( ( unsigned int ) 0xF &lt;&lt; 8 )   </span><span class="comment">/* (SSC) Data Number per Frame */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a6583880582b7d73e3f014e218b83e844">  941</a></span><span class="preprocessor">#define AT91C_SSC_FSLEN                   ( ( unsigned int ) 0xF &lt;&lt; 16 )  </span><span class="comment">/* (SSC) Receive/Transmit Frame Sync length */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aebae2d8d8c6dfda036da6c983c553a24">  942</a></span><span class="preprocessor">#define AT91C_SSC_FSOS                    ( ( unsigned int ) 0x7 &lt;&lt; 20 )  </span><span class="comment">/* (SSC) Receive/Transmit Frame Sync Output Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a5ed0c5f75224acc7fc446a37bab08047">  943</a></span><span class="preprocessor">#define     AT91C_SSC_FSOS_NONE           ( ( unsigned int ) 0x0 &lt;&lt; 20 )  </span><span class="comment">/* (SSC) Selected Receive/Transmit Frame Sync Signal: None RK pin Input-only */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a27e019b859556184fb783c6efd30b8b1">  944</a></span><span class="preprocessor">#define     AT91C_SSC_FSOS_NEGATIVE       ( ( unsigned int ) 0x1 &lt;&lt; 20 )  </span><span class="comment">/* (SSC) Selected Receive/Transmit Frame Sync Signal: Negative Pulse */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a57270f9a9cc51b04afb30086fa4a3bb7">  945</a></span><span class="preprocessor">#define     AT91C_SSC_FSOS_POSITIVE       ( ( unsigned int ) 0x2 &lt;&lt; 20 )  </span><span class="comment">/* (SSC) Selected Receive/Transmit Frame Sync Signal: Positive Pulse */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae16b1194e6d76a21e5842a168ce60c67">  946</a></span><span class="preprocessor">#define     AT91C_SSC_FSOS_LOW            ( ( unsigned int ) 0x3 &lt;&lt; 20 )  </span><span class="comment">/* (SSC) Selected Receive/Transmit Frame Sync Signal: Driver Low during data transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a010d88ba3e69717538818da4e93da453">  947</a></span><span class="preprocessor">#define     AT91C_SSC_FSOS_HIGH           ( ( unsigned int ) 0x4 &lt;&lt; 20 )  </span><span class="comment">/* (SSC) Selected Receive/Transmit Frame Sync Signal: Driver High during data transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a22f83ee68e0dd03aa8175a4a2c6ee48c">  948</a></span><span class="preprocessor">#define     AT91C_SSC_FSOS_TOGGLE         ( ( unsigned int ) 0x5 &lt;&lt; 20 )  </span><span class="comment">/* (SSC) Selected Receive/Transmit Frame Sync Signal: Toggling at each start of data transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#abb16b227b07b73970fc7643a8e2c2677">  949</a></span><span class="preprocessor">#define AT91C_SSC_FSEDGE                  ( ( unsigned int ) 0x1 &lt;&lt; 24 )  </span><span class="comment">/* (SSC) Frame Sync Edge Detection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span><span class="comment">/* -------- SSC_TCMR : (SSC Offset: 0x18) SSC Transmit Clock Mode Register -------- */</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span><span class="comment">/* -------- SSC_TFMR : (SSC Offset: 0x1c) SSC Transmit Frame Mode Register -------- */</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#abffd823a26b0bdc8736d168b7b29b2ae">  952</a></span><span class="preprocessor">#define AT91C_SSC_DATDEF                  ( ( unsigned int ) 0x1 &lt;&lt; 5 )  </span><span class="comment">/* (SSC) Data Default Value */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a928cb94b3d4345577eb71a0384f1e2b1">  953</a></span><span class="preprocessor">#define AT91C_SSC_FSDEN                   ( ( unsigned int ) 0x1 &lt;&lt; 23 ) </span><span class="comment">/* (SSC) Frame Sync Data Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span><span class="comment">/* -------- SSC_SR : (SSC Offset: 0x40) SSC Status Register -------- */</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#afa0220dcd9f6cb602a72e0c594589c6b">  955</a></span><span class="preprocessor">#define AT91C_SSC_TXRDY                   ( ( unsigned int ) 0x1 &lt;&lt; 0 )  </span><span class="comment">/* (SSC) Transmit Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a3e83e20c81520ec24b1f2d58a623410b">  956</a></span><span class="preprocessor">#define AT91C_SSC_TXEMPTY                 ( ( unsigned int ) 0x1 &lt;&lt; 1 )  </span><span class="comment">/* (SSC) Transmit Empty */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a94576c033a97680baef94a239ff51457">  957</a></span><span class="preprocessor">#define AT91C_SSC_ENDTX                   ( ( unsigned int ) 0x1 &lt;&lt; 2 )  </span><span class="comment">/* (SSC) End Of Transmission */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a79bb1798c375e73a0ee053722fa6b9b6">  958</a></span><span class="preprocessor">#define AT91C_SSC_TXBUFE                  ( ( unsigned int ) 0x1 &lt;&lt; 3 )  </span><span class="comment">/* (SSC) Transmit Buffer Empty */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a0943564de8f25d715a60277a1138ef85">  959</a></span><span class="preprocessor">#define AT91C_SSC_RXRDY                   ( ( unsigned int ) 0x1 &lt;&lt; 4 )  </span><span class="comment">/* (SSC) Receive Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a97cb0b39454b8384237dbd20a3d280d7">  960</a></span><span class="preprocessor">#define AT91C_SSC_OVRUN                   ( ( unsigned int ) 0x1 &lt;&lt; 5 )  </span><span class="comment">/* (SSC) Receive Overrun */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9f6a5f61fd3b42b7dada79d281d1cca8">  961</a></span><span class="preprocessor">#define AT91C_SSC_ENDRX                   ( ( unsigned int ) 0x1 &lt;&lt; 6 )  </span><span class="comment">/* (SSC) End of Reception */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a89870caf2f23d997e01a5b7f61b09261">  962</a></span><span class="preprocessor">#define AT91C_SSC_RXBUFF                  ( ( unsigned int ) 0x1 &lt;&lt; 7 )  </span><span class="comment">/* (SSC) Receive Buffer Full */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a00b33f71ce89a3d1482901b72a4b020f">  963</a></span><span class="preprocessor">#define AT91C_SSC_TXSYN                   ( ( unsigned int ) 0x1 &lt;&lt; 10 ) </span><span class="comment">/* (SSC) Transmit Sync */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#adf5fa0d604e3edb42ac7dff9fd8d172a">  964</a></span><span class="preprocessor">#define AT91C_SSC_RXSYN                   ( ( unsigned int ) 0x1 &lt;&lt; 11 ) </span><span class="comment">/* (SSC) Receive Sync */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab5ed21f902c53a28156aef969036856c">  965</a></span><span class="preprocessor">#define AT91C_SSC_TXENA                   ( ( unsigned int ) 0x1 &lt;&lt; 16 ) </span><span class="comment">/* (SSC) Transmit Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a8c6cc1f5eda5e84ed1b5030f90de8c55">  966</a></span><span class="preprocessor">#define AT91C_SSC_RXENA                   ( ( unsigned int ) 0x1 &lt;&lt; 17 ) </span><span class="comment">/* (SSC) Receive Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span><span class="comment">/* -------- SSC_IER : (SSC Offset: 0x44) SSC Interrupt Enable Register -------- */</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span><span class="comment">/* -------- SSC_IDR : (SSC Offset: 0x48) SSC Interrupt Disable Register -------- */</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span><span class="comment">/* -------- SSC_IMR : (SSC Offset: 0x4c) SSC Interrupt Mask Register -------- */</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span> </div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span><span class="comment">/*              SOFTWARE API DEFINITION  FOR Two-wire Interface */</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct___a_t91_s___t_w_i.html">_AT91S_TWI</a></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span>{</div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a02b3d1b1a042abb22c9de7bb29298911">TWI_CR</a>;         <span class="comment">/* Control Register */</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ad8d84be2df06ad45ecf3542a47af9ba1">TWI_MMR</a>;        <span class="comment">/* Master Mode Register */</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___t_w_i.html#a4d9b9a25483c9b95c55027ddc4717773">Reserved0</a>[ 1 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a8bead1fd15629dfaa03bcecaed7bd805">TWI_IADR</a>;       <span class="comment">/* Internal Address Register */</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ab596a5d1047574a8e0e6f28af3819bbd">TWI_CWGR</a>;       <span class="comment">/* Clock Waveform Generator Register */</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___t_w_i.html#a9595ca6a765b0a41c421ae38eff5a802">Reserved1</a>[ 3 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ace05219303a4d04f60d0667e05cc203a">TWI_SR</a>;         <span class="comment">/* Status Register */</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#acd0b43819e666d118cc878ded56bb806">TWI_IER</a>;        <span class="comment">/* Interrupt Enable Register */</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a3b24e0af67309bddaf69254fc506d5b3">TWI_IDR</a>;        <span class="comment">/* Interrupt Disable Register */</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a628dad2c0cd19a9ead7e62d30d5f0468">TWI_IMR</a>;        <span class="comment">/* Interrupt Mask Register */</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a10ec126222ab67b1b0d4d45a12bfce86">TWI_RHR</a>;        <span class="comment">/* Receive Holding Register */</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a4b03a7b68ca09ea527c41c27eb79b885">TWI_THR</a>;        <span class="comment">/* Transmit Holding Register */</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a154ef2ddb0c9134565eeba5f37cce5cd">  988</a></span>} <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a00c99bbb5e11146c53d1f2d0fb8ec9f8">AT91S_TWI</a>, * <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a154ef2ddb0c9134565eeba5f37cce5cd">AT91PS_TWI</a>;</div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span> </div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span><span class="comment">/* -------- TWI_CR : (TWI Offset: 0x0) TWI Control Register -------- */</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a65d3781517ef6df35e4858dc60370c6d">  991</a></span><span class="preprocessor">#define AT91C_TWI_START                ( ( unsigned int ) 0x1 &lt;&lt; 0 )   </span><span class="comment">/* (TWI) Send a START Condition */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a5e464d6e72b1bb1c919dc94f5a4e9a19">  992</a></span><span class="preprocessor">#define AT91C_TWI_STOP                 ( ( unsigned int ) 0x1 &lt;&lt; 1 )   </span><span class="comment">/* (TWI) Send a STOP Condition */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a57e54d515cf6271cb8c3370cb6f2decb">  993</a></span><span class="preprocessor">#define AT91C_TWI_MSEN                 ( ( unsigned int ) 0x1 &lt;&lt; 2 )   </span><span class="comment">/* (TWI) TWI Master Transfer Enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9164ccbd0f08ec84953f634aff3b4c54">  994</a></span><span class="preprocessor">#define AT91C_TWI_MSDIS                ( ( unsigned int ) 0x1 &lt;&lt; 3 )   </span><span class="comment">/* (TWI) TWI Master Transfer Disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a062994c3d4283286adf67c183dbee328">  995</a></span><span class="preprocessor">#define AT91C_TWI_SWRST                ( ( unsigned int ) 0x1 &lt;&lt; 7 )   </span><span class="comment">/* (TWI) Software Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span><span class="comment">/* -------- TWI_MMR : (TWI Offset: 0x4) TWI Master Mode Register -------- */</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1f25cd146fba43daf62840aea54c34aa">  997</a></span><span class="preprocessor">#define AT91C_TWI_IADRSZ               ( ( unsigned int ) 0x3 &lt;&lt; 8 )   </span><span class="comment">/* (TWI) Internal Device Address Size */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a4c065357c9430fa52f135d653b243ee3">  998</a></span><span class="preprocessor">#define     AT91C_TWI_IADRSZ_NO        ( ( unsigned int ) 0x0 &lt;&lt; 8 )   </span><span class="comment">/* (TWI) No internal device address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a5268dfd7f7bdcee41e811b5c90ce4c3f">  999</a></span><span class="preprocessor">#define     AT91C_TWI_IADRSZ_1_BYTE    ( ( unsigned int ) 0x1 &lt;&lt; 8 )   </span><span class="comment">/* (TWI) One-byte internal device address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a690289c1337ae72208f79d00d11f51f2"> 1000</a></span><span class="preprocessor">#define     AT91C_TWI_IADRSZ_2_BYTE    ( ( unsigned int ) 0x2 &lt;&lt; 8 )   </span><span class="comment">/* (TWI) Two-byte internal device address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a26d31e1aaffcdb5383f9ad995e757ce8"> 1001</a></span><span class="preprocessor">#define     AT91C_TWI_IADRSZ_3_BYTE    ( ( unsigned int ) 0x3 &lt;&lt; 8 )   </span><span class="comment">/* (TWI) Three-byte internal device address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#adb131e2f68f4b950a176ac7e436d2378"> 1002</a></span><span class="preprocessor">#define AT91C_TWI_MREAD                ( ( unsigned int ) 0x1 &lt;&lt; 12 )  </span><span class="comment">/* (TWI) Master Read Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af3d4421d7e164c2e7be47890f9701d2f"> 1003</a></span><span class="preprocessor">#define AT91C_TWI_DADR                 ( ( unsigned int ) 0x7F &lt;&lt; 16 ) </span><span class="comment">/* (TWI) Device Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span><span class="comment">/* -------- TWI_CWGR : (TWI Offset: 0x10) TWI Clock Waveform Generator Register -------- */</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a8ca43517fea8374f62e0e9e356dcf851"> 1005</a></span><span class="preprocessor">#define AT91C_TWI_CLDIV                ( ( unsigned int ) 0xFF &lt;&lt; 0 )  </span><span class="comment">/* (TWI) Clock Low Divider */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1bd7d67abfe3f76283cc892ec6de333d"> 1006</a></span><span class="preprocessor">#define AT91C_TWI_CHDIV                ( ( unsigned int ) 0xFF &lt;&lt; 8 )  </span><span class="comment">/* (TWI) Clock High Divider */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a7825a75dd307f7fe4d31996276f8fa0d"> 1007</a></span><span class="preprocessor">#define AT91C_TWI_CKDIV                ( ( unsigned int ) 0x7 &lt;&lt; 16 )  </span><span class="comment">/* (TWI) Clock Divider */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span><span class="comment">/* -------- TWI_SR : (TWI Offset: 0x20) TWI Status Register -------- */</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aae36af808d245102ba025846f22ab6d5"> 1009</a></span><span class="preprocessor">#define AT91C_TWI_TXCOMP               ( ( unsigned int ) 0x1 &lt;&lt; 0 )   </span><span class="comment">/* (TWI) Transmission Completed */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a5dc8759ecbd21842df75d82d1694c1a7"> 1010</a></span><span class="preprocessor">#define AT91C_TWI_RXRDY                ( ( unsigned int ) 0x1 &lt;&lt; 1 )   </span><span class="comment">/* (TWI) Receive holding register ReaDY */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a09539cd95a16cd31c083baa11a9131e2"> 1011</a></span><span class="preprocessor">#define AT91C_TWI_TXRDY                ( ( unsigned int ) 0x1 &lt;&lt; 2 )   </span><span class="comment">/* (TWI) Transmit holding register ReaDY */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a209a95835a9ac055170b6d99d4d9d2b5"> 1012</a></span><span class="preprocessor">#define AT91C_TWI_OVRE                 ( ( unsigned int ) 0x1 &lt;&lt; 6 )   </span><span class="comment">/* (TWI) Overrun Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9d6fc48c612316cd17f298dea509a72c"> 1013</a></span><span class="preprocessor">#define AT91C_TWI_UNRE                 ( ( unsigned int ) 0x1 &lt;&lt; 7 )   </span><span class="comment">/* (TWI) Underrun Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a83fcbf48dfd5911539f04053f5945583"> 1014</a></span><span class="preprocessor">#define AT91C_TWI_NACK                 ( ( unsigned int ) 0x1 &lt;&lt; 8 )   </span><span class="comment">/* (TWI) Not Acknowledged */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span><span class="comment">/* -------- TWI_IER : (TWI Offset: 0x24) TWI Interrupt Enable Register -------- */</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span><span class="comment">/* -------- TWI_IDR : (TWI Offset: 0x28) TWI Interrupt Disable Register -------- */</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span><span class="comment">/* -------- TWI_IMR : (TWI Offset: 0x2c) TWI Interrupt Mask Register -------- */</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span> </div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span><span class="comment">/*              SOFTWARE API DEFINITION  FOR PWMC Channel Interface */</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct___a_t91_s___p_w_m_c___c_h.html">_AT91S_PWMC_CH</a></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span>{</div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a632034948348ad1713e632dc47e1a593">PWMC_CMR</a>;           <span class="comment">/* Channel Mode Register */</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a3ad338103b89eae5a7ad6eb49c879cac">PWMC_CDTYR</a>;         <span class="comment">/* Channel Duty Cycle Register */</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#aa58744eced11c0ecee4daf466a3b6076">PWMC_CPRDR</a>;         <span class="comment">/* Channel Period Register */</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a743e65c6c68770b8bf204e7c75732d54">PWMC_CCNTR</a>;         <span class="comment">/* Channel Counter Register */</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ad84c452b64f96f59b46cc8f1d67f6818">PWMC_CUPDR</a>;         <span class="comment">/* Channel Update Register */</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a36f3eaa4231551e9ac9f722c67e8e60a">PWMC_Reserved</a>[ 3 ]; <span class="comment">/* Reserved */</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a725dc103d711fd915394f531b42e07f8"> 1030</a></span>} <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a2aa49057c650a9a789eb8213d817d850">AT91S_PWMC_CH</a>, * <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a725dc103d711fd915394f531b42e07f8">AT91PS_PWMC_CH</a>;</div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span> </div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span><span class="comment">/* -------- PWMC_CMR : (PWMC_CH Offset: 0x0) PWMC Channel Mode Register -------- */</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a92111764b223a0bf7305ec4693a80584"> 1033</a></span><span class="preprocessor">#define AT91C_PWMC_CPRE             ( ( unsigned int ) 0xF &lt;&lt; 0 )  </span><span class="comment">/* (PWMC_CH) Channel Pre-scaler : PWMC_CLKx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a5016eb27e1ccdbcc0957873d46ec017a"> 1034</a></span><span class="preprocessor">#define     AT91C_PWMC_CPRE_MCK     ( ( unsigned int ) 0x0 )       </span><span class="comment">/* (PWMC_CH) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a5ef05931cd8d7c9c6239b82138e4ff22"> 1035</a></span><span class="preprocessor">#define     AT91C_PWMC_CPRE_MCKA    ( ( unsigned int ) 0xB )       </span><span class="comment">/* (PWMC_CH) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a5d72dd7e4351fcc2cea8ad191ef93e70"> 1036</a></span><span class="preprocessor">#define     AT91C_PWMC_CPRE_MCKB    ( ( unsigned int ) 0xC )       </span><span class="comment">/* (PWMC_CH) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a5343cdc8e24a06313c79c396e5e05007"> 1037</a></span><span class="preprocessor">#define AT91C_PWMC_CALG             ( ( unsigned int ) 0x1 &lt;&lt; 8 )  </span><span class="comment">/* (PWMC_CH) Channel Alignment */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a980337fe08cff463cf4b907afbf94b5b"> 1038</a></span><span class="preprocessor">#define AT91C_PWMC_CPOL             ( ( unsigned int ) 0x1 &lt;&lt; 9 )  </span><span class="comment">/* (PWMC_CH) Channel Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a52d089832ea954b3970fe3fa613871a4"> 1039</a></span><span class="preprocessor">#define AT91C_PWMC_CPD              ( ( unsigned int ) 0x1 &lt;&lt; 10 ) </span><span class="comment">/* (PWMC_CH) Channel Update Period */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span><span class="comment">/* -------- PWMC_CDTYR : (PWMC_CH Offset: 0x4) PWMC Channel Duty Cycle Register -------- */</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac334ec5d6b396e653abffe96a8d42904"> 1041</a></span><span class="preprocessor">#define AT91C_PWMC_CDTY             ( ( unsigned int ) 0x0 &lt;&lt; 0 )  </span><span class="comment">/* (PWMC_CH) Channel Duty Cycle */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span><span class="comment">/* -------- PWMC_CPRDR : (PWMC_CH Offset: 0x8) PWMC Channel Period Register -------- */</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a87acdedf8ce9be836d024cfa1b213af0"> 1043</a></span><span class="preprocessor">#define AT91C_PWMC_CPRD             ( ( unsigned int ) 0x0 &lt;&lt; 0 )  </span><span class="comment">/* (PWMC_CH) Channel Period */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span><span class="comment">/* -------- PWMC_CCNTR : (PWMC_CH Offset: 0xc) PWMC Channel Counter Register -------- */</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#afb29e1cc4a83bb7c7fe7f7481b47920b"> 1045</a></span><span class="preprocessor">#define AT91C_PWMC_CCNT             ( ( unsigned int ) 0x0 &lt;&lt; 0 )  </span><span class="comment">/* (PWMC_CH) Channel Counter */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span><span class="comment">/* -------- PWMC_CUPDR : (PWMC_CH Offset: 0x10) PWMC Channel Update Register -------- */</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aee1a0a02872a39bf134892ec37efafac"> 1047</a></span><span class="preprocessor">#define AT91C_PWMC_CUPD             ( ( unsigned int ) 0x0 &lt;&lt; 0 )  </span><span class="comment">/* (PWMC_CH) Channel Update */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span> </div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span><span class="comment">/*              SOFTWARE API DEFINITION  FOR Pulse Width Modulation Controller Interface */</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct___a_t91_s___p_w_m_c.html">_AT91S_PWMC</a></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span>{</div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#afc236ccdfde1b75798af8efac0a3882b">PWMC_MR</a>;           <span class="comment">/* PWMC Mode Register */</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a9c4ed222ead736e732914168ced7b5ed">PWMC_ENA</a>;          <span class="comment">/* PWMC Enable Register */</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a3541a68d876ed13805b8eebdea37d557">PWMC_DIS</a>;          <span class="comment">/* PWMC Disable Register */</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ac77d514f3dd8679c6122e7b232045b42">PWMC_SR</a>;           <span class="comment">/* PWMC Status Register */</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a4427bc86b9c7afed97310c78a6f0fb35">PWMC_IER</a>;          <span class="comment">/* PWMC Interrupt Enable Register */</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a7028938d7e75a5c678c434eb818dbbad">PWMC_IDR</a>;          <span class="comment">/* PWMC Interrupt Disable Register */</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ab9351d5f1a187070b0996b81144ea5e4">PWMC_IMR</a>;          <span class="comment">/* PWMC Interrupt Mask Register */</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a7bbbd577e073a0765a21a6951068ffa1">PWMC_ISR</a>;          <span class="comment">/* PWMC Interrupt Status Register */</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___p_w_m_c.html#a1baa67c9707aeee68147f9d39fa6fb4e">Reserved0</a>[ 55 ];   <span class="comment">/* */</span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#acd999344c479583f3c398ec7e1c7daa8">PWMC_VR</a>;           <span class="comment">/* PWMC Version Register */</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___p_w_m_c.html#ac122daa3cb4b2bf33d016fc54dab8fff">Reserved1</a>[ 64 ];   <span class="comment">/* */</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a2aa49057c650a9a789eb8213d817d850">AT91S_PWMC_CH</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>[ 4 ]; <span class="comment">/* PWMC Channel */</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af60e80f41df05b48b2644ef68f03e8cc"> 1066</a></span>} <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a8f2b07eb280e2593187d56cf40fd4e1c">AT91S_PWMC</a>, * <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#af60e80f41df05b48b2644ef68f03e8cc">AT91PS_PWMC</a>;</div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span> </div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span><span class="comment">/* -------- PWMC_MR : (PWMC Offset: 0x0) PWMC Mode Register -------- */</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a3108f527efb1a0026e7a5bd7dbaf4613"> 1069</a></span><span class="preprocessor">#define AT91C_PWMC_DIVA            ( ( unsigned int ) 0xFF &lt;&lt; 0 )  </span><span class="comment">/* (PWMC) CLKA divide factor. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9cbbd9f834ebf9858a6097cf5af5e63a"> 1070</a></span><span class="preprocessor">#define AT91C_PWMC_PREA            ( ( unsigned int ) 0xF &lt;&lt; 8 )   </span><span class="comment">/* (PWMC) Divider Input Clock Prescaler A */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a477e34e6f4e44028a66672fae268c633"> 1071</a></span><span class="preprocessor">#define     AT91C_PWMC_PREA_MCK    ( ( unsigned int ) 0x0 &lt;&lt; 8 )   </span><span class="comment">/* (PWMC) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad34024a5488dc9ccbf410b85489eac28"> 1072</a></span><span class="preprocessor">#define AT91C_PWMC_DIVB            ( ( unsigned int ) 0xFF &lt;&lt; 16 ) </span><span class="comment">/* (PWMC) CLKB divide factor. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a307a50fad99227683ab61e7be70d50cf"> 1073</a></span><span class="preprocessor">#define AT91C_PWMC_PREB            ( ( unsigned int ) 0xF &lt;&lt; 24 )  </span><span class="comment">/* (PWMC) Divider Input Clock Prescaler B */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a7900e3d28d1888130f9f70c954e6424a"> 1074</a></span><span class="preprocessor">#define     AT91C_PWMC_PREB_MCK    ( ( unsigned int ) 0x0 &lt;&lt; 24 )  </span><span class="comment">/* (PWMC) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span><span class="comment">/* -------- PWMC_ENA : (PWMC Offset: 0x4) PWMC Enable Register -------- */</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a4ca7975eb170ea029255aa13efe63908"> 1076</a></span><span class="preprocessor">#define AT91C_PWMC_CHID0           ( ( unsigned int ) 0x1 &lt;&lt; 0 )   </span><span class="comment">/* (PWMC) Channel ID 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa41d6106e3fe0a8366622de6bdbec2a8"> 1077</a></span><span class="preprocessor">#define AT91C_PWMC_CHID1           ( ( unsigned int ) 0x1 &lt;&lt; 1 )   </span><span class="comment">/* (PWMC) Channel ID 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a07679c8f5c52bb41c9317a2213f48dd4"> 1078</a></span><span class="preprocessor">#define AT91C_PWMC_CHID2           ( ( unsigned int ) 0x1 &lt;&lt; 2 )   </span><span class="comment">/* (PWMC) Channel ID 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad9b989525e43ef5fcdb9eca00a9c4f75"> 1079</a></span><span class="preprocessor">#define AT91C_PWMC_CHID3           ( ( unsigned int ) 0x1 &lt;&lt; 3 )   </span><span class="comment">/* (PWMC) Channel ID 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span><span class="comment">/* -------- PWMC_DIS : (PWMC Offset: 0x8) PWMC Disable Register -------- */</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span><span class="comment">/* -------- PWMC_SR : (PWMC Offset: 0xc) PWMC Status Register -------- */</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span><span class="comment">/* -------- PWMC_IER : (PWMC Offset: 0x10) PWMC Interrupt Enable Register -------- */</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span><span class="comment">/* -------- PWMC_IDR : (PWMC Offset: 0x14) PWMC Interrupt Disable Register -------- */</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span><span class="comment">/* -------- PWMC_IMR : (PWMC Offset: 0x18) PWMC Interrupt Mask Register -------- */</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span><span class="comment">/* -------- PWMC_ISR : (PWMC Offset: 0x1c) PWMC Interrupt Status Register -------- */</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span> </div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span><span class="comment">/*              SOFTWARE API DEFINITION  FOR USB Device Interface */</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct___a_t91_s___u_d_p.html">_AT91S_UDP</a></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span>{</div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a51622153ab12def47cee4fec1481c907">UDP_NUM</a>;        <span class="comment">/* Frame Number Register */</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#affc85b88cdcce4495ede1b37136357aa">UDP_GLBSTATE</a>;   <span class="comment">/* Global State Register */</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a52592f8077f321361452d452d2723b02">UDP_FADDR</a>;      <span class="comment">/* Function Address Register */</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___u_d_p.html#a21ec9d439f9a93d433e51086767e9027">Reserved0</a>[ 1 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a2b63ab7e8b1f4726fb8a211838d941c0">UDP_IER</a>;        <span class="comment">/* Interrupt Enable Register */</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a2abda30a7a18b86a0c6477929d679883">UDP_IDR</a>;        <span class="comment">/* Interrupt Disable Register */</span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#af5e3f9aaceb184fd30e7a932ae660a8c">UDP_IMR</a>;        <span class="comment">/* Interrupt Mask Register */</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a9ca9094c349a63d856deba6ece29b9bf">UDP_ISR</a>;        <span class="comment">/* Interrupt Status Register */</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a613322f90ce4686f342e99dfc9777483">UDP_ICR</a>;        <span class="comment">/* Interrupt Clear Register */</span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___u_d_p.html#a269c69151e7a68327cfc230b3f694508">Reserved1</a>[ 1 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a1995fa785edfc74696def269afe17e5b">UDP_RSTEP</a>;      <span class="comment">/* Reset Endpoint Register */</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___u_d_p.html#a0c441ba136413330a5de9dd5160d4d42">Reserved2</a>[ 1 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#adeabde67cea5ed0098b9d2c8f3ade1d5">UDP_CSR</a>[ 6 ];   <span class="comment">/* Endpoint Control and Status Register */</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___u_d_p.html#abc78c57ddbb9675f9c5ae44ffa2b41e9">Reserved3</a>[ 2 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a517899d1d05e9c475358e6d40d41e08f">UDP_FDR</a>[ 6 ];   <span class="comment">/* Endpoint FIFO Data Register */</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___u_d_p.html#ade1eb0aac43d7e6ea1eb5d02a0d84bff">Reserved4</a>[ 3 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a998ab4ad8028dad7de7a6cd87e40f316">UDP_TXVC</a>;       <span class="comment">/* Transceiver Control Register */</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a95eee70079408b5151b96661759c9c9c"> 1109</a></span>} <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#aed7a4a09673c3c21338d38d855c199ce">AT91S_UDP</a>, * <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a95eee70079408b5151b96661759c9c9c">AT91PS_UDP</a>;</div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span> </div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span><span class="comment">/* -------- UDP_FRM_NUM : (UDP Offset: 0x0) USB Frame Number Register -------- */</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae918f0a0813be8b451014b8f529f4012"> 1112</a></span><span class="preprocessor">#define AT91C_UDP_FRM_NUM    ( ( unsigned int ) 0x7FF &lt;&lt; 0 ) </span><span class="comment">/* (UDP) Frame Number as Defined in the Packet Field Formats */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a45d1c10c52bf20f2dd6997252eb2ae18"> 1113</a></span><span class="preprocessor">#define AT91C_UDP_FRM_ERR    ( ( unsigned int ) 0x1 &lt;&lt; 16 )  </span><span class="comment">/* (UDP) Frame Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa2e68a9a62ba43d7a96792240ad058b3"> 1114</a></span><span class="preprocessor">#define AT91C_UDP_FRM_OK     ( ( unsigned int ) 0x1 &lt;&lt; 17 )  </span><span class="comment">/* (UDP) Frame OK */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span><span class="comment">/* -------- UDP_GLB_STATE : (UDP Offset: 0x4) USB Global State Register -------- */</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a3df939ec689fad23144ed35e84143477"> 1116</a></span><span class="preprocessor">#define AT91C_UDP_FADDEN     ( ( unsigned int ) 0x1 &lt;&lt; 0 )   </span><span class="comment">/* (UDP) Function Address Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a3af25a93d8e82f42f92e4f79a5bbaa83"> 1117</a></span><span class="preprocessor">#define AT91C_UDP_CONFG      ( ( unsigned int ) 0x1 &lt;&lt; 1 )   </span><span class="comment">/* (UDP) Configured */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a335e7d4d52f475e5faaf5a9fb156cf0e"> 1118</a></span><span class="preprocessor">#define AT91C_UDP_ESR        ( ( unsigned int ) 0x1 &lt;&lt; 2 )   </span><span class="comment">/* (UDP) Enable Send Resume */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa1cebacb3bdd5541bc1de71ccdf92bd9"> 1119</a></span><span class="preprocessor">#define AT91C_UDP_RSMINPR    ( ( unsigned int ) 0x1 &lt;&lt; 3 )   </span><span class="comment">/* (UDP) A Resume Has Been Sent to the Host */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#acb510a4b8b4bb3b293dc239627531361"> 1120</a></span><span class="preprocessor">#define AT91C_UDP_RMWUPE     ( ( unsigned int ) 0x1 &lt;&lt; 4 )   </span><span class="comment">/* (UDP) Remote Wake Up Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span><span class="comment">/* -------- UDP_FADDR : (UDP Offset: 0x8) USB Function Address Register -------- */</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa399fdeb0df35c8553ef06c6da18eff7"> 1122</a></span><span class="preprocessor">#define AT91C_UDP_FADD       ( ( unsigned int ) 0xFF &lt;&lt; 0 )  </span><span class="comment">/* (UDP) Function Address Value */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a6c6ce7f722bcfaaaa6c9053d448a91bf"> 1123</a></span><span class="preprocessor">#define AT91C_UDP_FEN        ( ( unsigned int ) 0x1 &lt;&lt; 8 )   </span><span class="comment">/* (UDP) Function Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span><span class="comment">/* -------- UDP_IER : (UDP Offset: 0x10) USB Interrupt Enable Register -------- */</span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa231db13123efe85390749a5f41655b3"> 1125</a></span><span class="preprocessor">#define AT91C_UDP_EPINT0     ( ( unsigned int ) 0x1 &lt;&lt; 0 )   </span><span class="comment">/* (UDP) Endpoint 0 Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1a17ba7dff62066021586d2c9da30148"> 1126</a></span><span class="preprocessor">#define AT91C_UDP_EPINT1     ( ( unsigned int ) 0x1 &lt;&lt; 1 )   </span><span class="comment">/* (UDP) Endpoint 0 Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae5d8fc722f9c7fcd51508e4b348dea0d"> 1127</a></span><span class="preprocessor">#define AT91C_UDP_EPINT2     ( ( unsigned int ) 0x1 &lt;&lt; 2 )   </span><span class="comment">/* (UDP) Endpoint 2 Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a242f01d1ddfe223db69f230c267b37c0"> 1128</a></span><span class="preprocessor">#define AT91C_UDP_EPINT3     ( ( unsigned int ) 0x1 &lt;&lt; 3 )   </span><span class="comment">/* (UDP) Endpoint 3 Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a8b92a2c29b38aa41e194f04fd1bd9583"> 1129</a></span><span class="preprocessor">#define AT91C_UDP_EPINT4     ( ( unsigned int ) 0x1 &lt;&lt; 4 )   </span><span class="comment">/* (UDP) Endpoint 4 Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae82098ed40ebf71c7ad652794ef79d3f"> 1130</a></span><span class="preprocessor">#define AT91C_UDP_EPINT5     ( ( unsigned int ) 0x1 &lt;&lt; 5 )   </span><span class="comment">/* (UDP) Endpoint 5 Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aee76f53e58d0725d21b57e16a1872b91"> 1131</a></span><span class="preprocessor">#define AT91C_UDP_RXSUSP     ( ( unsigned int ) 0x1 &lt;&lt; 8 )   </span><span class="comment">/* (UDP) USB Suspend Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a359943e009f7a44ba0bbe03db8eeedd5"> 1132</a></span><span class="preprocessor">#define AT91C_UDP_RXRSM      ( ( unsigned int ) 0x1 &lt;&lt; 9 )   </span><span class="comment">/* (UDP) USB Resume Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a16457337bc108f926e0da7eb99643baf"> 1133</a></span><span class="preprocessor">#define AT91C_UDP_EXTRSM     ( ( unsigned int ) 0x1 &lt;&lt; 10 )  </span><span class="comment">/* (UDP) USB External Resume Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a7bc497e4d0bcf0ad713648f9c13a890c"> 1134</a></span><span class="preprocessor">#define AT91C_UDP_SOFINT     ( ( unsigned int ) 0x1 &lt;&lt; 11 )  </span><span class="comment">/* (UDP) USB Start Of frame Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa8ef719c8714aedb7d302809d1cabff6"> 1135</a></span><span class="preprocessor">#define AT91C_UDP_WAKEUP     ( ( unsigned int ) 0x1 &lt;&lt; 13 )  </span><span class="comment">/* (UDP) USB Resume Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span><span class="comment">/* -------- UDP_IDR : (UDP Offset: 0x14) USB Interrupt Disable Register -------- */</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span><span class="comment">/* -------- UDP_IMR : (UDP Offset: 0x18) USB Interrupt Mask Register -------- */</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span><span class="comment">/* -------- UDP_ISR : (UDP Offset: 0x1c) USB Interrupt Status Register -------- */</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a963f4e535475fdca21e2b4462041ba16"> 1139</a></span><span class="preprocessor">#define AT91C_UDP_ENDBUSRES              ( ( unsigned int ) 0x1 &lt;&lt; 12 ) </span><span class="comment">/* (UDP) USB End Of Bus Reset Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span><span class="comment">/* -------- UDP_ICR : (UDP Offset: 0x20) USB Interrupt Clear Register -------- */</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span><span class="comment">/* -------- UDP_RST_EP : (UDP Offset: 0x28) USB Reset Endpoint Register -------- */</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a8eece1c2437e70c0d23995d182747169"> 1142</a></span><span class="preprocessor">#define AT91C_UDP_EP0                    ( ( unsigned int ) 0x1 &lt;&lt; 0 )    </span><span class="comment">/* (UDP) Reset Endpoint 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a3192588280fa39ba88e7807162df2668"> 1143</a></span><span class="preprocessor">#define AT91C_UDP_EP1                    ( ( unsigned int ) 0x1 &lt;&lt; 1 )    </span><span class="comment">/* (UDP) Reset Endpoint 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#afc01cc967634aaf6b34c009593ab6663"> 1144</a></span><span class="preprocessor">#define AT91C_UDP_EP2                    ( ( unsigned int ) 0x1 &lt;&lt; 2 )    </span><span class="comment">/* (UDP) Reset Endpoint 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a55ff9f19b78ade374607ba1e30681b04"> 1145</a></span><span class="preprocessor">#define AT91C_UDP_EP3                    ( ( unsigned int ) 0x1 &lt;&lt; 3 )    </span><span class="comment">/* (UDP) Reset Endpoint 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a06db7f870578c69ea91a04032855ebfa"> 1146</a></span><span class="preprocessor">#define AT91C_UDP_EP4                    ( ( unsigned int ) 0x1 &lt;&lt; 4 )    </span><span class="comment">/* (UDP) Reset Endpoint 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa5fabc45c94b0b55e2ff75b512aada4d"> 1147</a></span><span class="preprocessor">#define AT91C_UDP_EP5                    ( ( unsigned int ) 0x1 &lt;&lt; 5 )    </span><span class="comment">/* (UDP) Reset Endpoint 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span><span class="comment">/* -------- UDP_CSR : (UDP Offset: 0x30) USB Endpoint Control and Status Register -------- */</span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa0248fd3450dbed0a4920efbd37a5c25"> 1149</a></span><span class="preprocessor">#define AT91C_UDP_TXCOMP                 ( ( unsigned int ) 0x1 &lt;&lt; 0 )    </span><span class="comment">/* (UDP) Generates an IN packet with data previously written in the DPR */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae313b496b0f57c6f1709a2fb4b57daaa"> 1150</a></span><span class="preprocessor">#define AT91C_UDP_RX_DATA_BK0            ( ( unsigned int ) 0x1 &lt;&lt; 1 )    </span><span class="comment">/* (UDP) Receive Data Bank 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a2a28903a455889bb4db81566185e2470"> 1151</a></span><span class="preprocessor">#define AT91C_UDP_RXSETUP                ( ( unsigned int ) 0x1 &lt;&lt; 2 )    </span><span class="comment">/* (UDP) Sends STALL to the Host (Control endpoints) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a59bb4c10c9e4abb9fbe812b22069f50f"> 1152</a></span><span class="preprocessor">#define AT91C_UDP_ISOERROR               ( ( unsigned int ) 0x1 &lt;&lt; 3 )    </span><span class="comment">/* (UDP) Isochronous error (Isochronous endpoints) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#afb1da15a9600778181dba435272150da"> 1153</a></span><span class="preprocessor">#define AT91C_UDP_TXPKTRDY               ( ( unsigned int ) 0x1 &lt;&lt; 4 )    </span><span class="comment">/* (UDP) Transmit Packet Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a99191244fa595e96bec692b200b9c708"> 1154</a></span><span class="preprocessor">#define AT91C_UDP_FORCESTALL             ( ( unsigned int ) 0x1 &lt;&lt; 5 )    </span><span class="comment">/* (UDP) Force Stall (used by Control, Bulk and Isochronous endpoints). */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#acb6db66df37f8269f54808965876452d"> 1155</a></span><span class="preprocessor">#define AT91C_UDP_RX_DATA_BK1            ( ( unsigned int ) 0x1 &lt;&lt; 6 )    </span><span class="comment">/* (UDP) Receive Data Bank 1 (only used by endpoints with ping-pong attributes). */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad5bb9f6b22cd7b71c41e0c5f21359147"> 1156</a></span><span class="preprocessor">#define AT91C_UDP_DIR                    ( ( unsigned int ) 0x1 &lt;&lt; 7 )    </span><span class="comment">/* (UDP) Transfer Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#adab36cc6d97194fd0c3a34dfe9f1076b"> 1157</a></span><span class="preprocessor">#define AT91C_UDP_EPTYPE                 ( ( unsigned int ) 0x7 &lt;&lt; 8 )    </span><span class="comment">/* (UDP) Endpoint type */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1d3aaad9ea154ac7ea6357eadd5c8a32"> 1158</a></span><span class="preprocessor">#define     AT91C_UDP_EPTYPE_CTRL        ( ( unsigned int ) 0x0 &lt;&lt; 8 )    </span><span class="comment">/* (UDP) Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae1aec7e27eed3a2d7be3a15342b6299f"> 1159</a></span><span class="preprocessor">#define     AT91C_UDP_EPTYPE_ISO_OUT     ( ( unsigned int ) 0x1 &lt;&lt; 8 )    </span><span class="comment">/* (UDP) Isochronous OUT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac94b088b5f232c505558cabead5719fd"> 1160</a></span><span class="preprocessor">#define     AT91C_UDP_EPTYPE_BULK_OUT    ( ( unsigned int ) 0x2 &lt;&lt; 8 )    </span><span class="comment">/* (UDP) Bulk OUT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab1a1c8a2611827dd00b51592c13fc92e"> 1161</a></span><span class="preprocessor">#define     AT91C_UDP_EPTYPE_INT_OUT     ( ( unsigned int ) 0x3 &lt;&lt; 8 )    </span><span class="comment">/* (UDP) Interrupt OUT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab0038b2f8b27df3ad0d9715120e5eb24"> 1162</a></span><span class="preprocessor">#define     AT91C_UDP_EPTYPE_ISO_IN      ( ( unsigned int ) 0x5 &lt;&lt; 8 )    </span><span class="comment">/* (UDP) Isochronous IN */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a6662ace61cac91faf0ae2d564623105d"> 1163</a></span><span class="preprocessor">#define     AT91C_UDP_EPTYPE_BULK_IN     ( ( unsigned int ) 0x6 &lt;&lt; 8 )    </span><span class="comment">/* (UDP) Bulk IN */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab04fd08051845f87617a29a73b99fbfe"> 1164</a></span><span class="preprocessor">#define     AT91C_UDP_EPTYPE_INT_IN      ( ( unsigned int ) 0x7 &lt;&lt; 8 )    </span><span class="comment">/* (UDP) Interrupt IN */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa7f9626f06dff378615092a5c0d601a3"> 1165</a></span><span class="preprocessor">#define AT91C_UDP_DTGLE                  ( ( unsigned int ) 0x1 &lt;&lt; 11 )   </span><span class="comment">/* (UDP) Data Toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa6a2e4bfbfd0b615450b6d812f21a0a3"> 1166</a></span><span class="preprocessor">#define AT91C_UDP_EPEDS                  ( ( unsigned int ) 0x1 &lt;&lt; 15 )   </span><span class="comment">/* (UDP) Endpoint Enable Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a6528ea478dd6f86c09ec5fb953238acd"> 1167</a></span><span class="preprocessor">#define AT91C_UDP_RXBYTECNT              ( ( unsigned int ) 0x7FF &lt;&lt; 16 ) </span><span class="comment">/* (UDP) Number Of Bytes Available in the FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span><span class="comment">/* -------- UDP_TXVC : (UDP Offset: 0x74) Transceiver Control Register -------- */</span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a8080f15a628788b94f22577425f1c178"> 1169</a></span><span class="preprocessor">#define AT91C_UDP_TXVDIS                 ( ( unsigned int ) 0x1 &lt;&lt; 8 )    </span><span class="comment">/* (UDP) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a95d441c7575612c9941c35d6191dc61a"> 1170</a></span><span class="preprocessor">#define AT91C_UDP_PUON                   ( ( unsigned int ) 0x1 &lt;&lt; 9 )    </span><span class="comment">/* (UDP) Pull-up ON */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span> </div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span><span class="comment">/*              SOFTWARE API DEFINITION  FOR Timer Counter Channel Interface */</span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct___a_t91_s___t_c.html">_AT91S_TC</a></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span>{</div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a71d406d34e805c71199f5c52834c7653">TC_CCR</a>;         <span class="comment">/* Channel Control Register */</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#af7dbc159512d179e0a5fd0aa428f3951">TC_CMR</a>;         <span class="comment">/* Channel Mode Register (Capture Mode / Waveform Mode) */</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___t_c.html#af1ae45e2103e19f10fde08c2476de94e">Reserved0</a>[ 2 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a81c913378839f7a0f1f081cbbba60a31">TC_CV</a>;          <span class="comment">/* Counter Value */</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a1c7785f1caaeb2fcaee737b65073ca57">TC_RA</a>;          <span class="comment">/* Register A */</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#af113ceccd1e0ef440fc3b5f9237e530a">TC_RB</a>;          <span class="comment">/* Register B */</span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a8db28618289fd7cb91d4fd7825d9e55c">TC_RC</a>;          <span class="comment">/* Register C */</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a988949bd59bf5b18614cba860a19ade5">TC_SR</a>;          <span class="comment">/* Status Register */</span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ab85081339ec947e661845897d34c4e87">TC_IER</a>;         <span class="comment">/* Interrupt Enable Register */</span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a06653023ddc4b6bbd5ba51f1c314b592">TC_IDR</a>;         <span class="comment">/* Interrupt Disable Register */</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a1e2f1ea8966581e856ad0eda55650a8b">TC_IMR</a>;         <span class="comment">/* Interrupt Mask Register */</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#abfe51da216ae435c31852efbcfa92db7"> 1188</a></span>} <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a9a75f72925e67a1048de9575e934e162">AT91S_TC</a>, * <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#abfe51da216ae435c31852efbcfa92db7">AT91PS_TC</a>;</div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span> </div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span><span class="comment">/* -------- TC_CCR : (TC Offset: 0x0) TC Channel Control Register -------- */</span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af1a6dfe8007f114c92f9a3cd3c5cf340"> 1191</a></span><span class="preprocessor">#define AT91C_TC_CLKEN                        ( ( unsigned int ) 0x1 &lt;&lt; 0 )  </span><span class="comment">/* (TC) Counter Clock Enable Command */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#abeeab439eaca14b7c407eacef297ac5e"> 1192</a></span><span class="preprocessor">#define AT91C_TC_CLKDIS                       ( ( unsigned int ) 0x1 &lt;&lt; 1 )  </span><span class="comment">/* (TC) Counter Clock Disable Command */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad3ebce8686d4e5263febf879c0e0d638"> 1193</a></span><span class="preprocessor">#define AT91C_TC_SWTRG                        ( ( unsigned int ) 0x1 &lt;&lt; 2 )  </span><span class="comment">/* (TC) Software Trigger Command */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span><span class="comment">/* -------- TC_CMR : (TC Offset: 0x4) TC Channel Mode Register: Capture Mode / Waveform Mode -------- */</span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a6483dbb6cc585943611cf305469e07f9"> 1195</a></span><span class="preprocessor">#define AT91C_TC_CLKS                         ( ( unsigned int ) 0x7 &lt;&lt; 0 )  </span><span class="comment">/* (TC) Clock Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#affc3992c4020b0d514d3840a334062d0"> 1196</a></span><span class="preprocessor">#define     AT91C_TC_CLKS_TIMER_DIV1_CLOCK    ( ( unsigned int ) 0x0 )       </span><span class="comment">/* (TC) Clock selected: TIMER_DIV1_CLOCK */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a00cafb235b9e46d8227a0bdf82177100"> 1197</a></span><span class="preprocessor">#define     AT91C_TC_CLKS_TIMER_DIV2_CLOCK    ( ( unsigned int ) 0x1 )       </span><span class="comment">/* (TC) Clock selected: TIMER_DIV2_CLOCK */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae67ad47df485c375b6e4b4ac96373cdf"> 1198</a></span><span class="preprocessor">#define     AT91C_TC_CLKS_TIMER_DIV3_CLOCK    ( ( unsigned int ) 0x2 )       </span><span class="comment">/* (TC) Clock selected: TIMER_DIV3_CLOCK */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a2c40b6bd0239ce1aeecba8eef3ba763b"> 1199</a></span><span class="preprocessor">#define     AT91C_TC_CLKS_TIMER_DIV4_CLOCK    ( ( unsigned int ) 0x3 )       </span><span class="comment">/* (TC) Clock selected: TIMER_DIV4_CLOCK */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae913df889d5b850a30412b8dcbbedfeb"> 1200</a></span><span class="preprocessor">#define     AT91C_TC_CLKS_TIMER_DIV5_CLOCK    ( ( unsigned int ) 0x4 )       </span><span class="comment">/* (TC) Clock selected: TIMER_DIV5_CLOCK */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aefe111e881861fbd88303435f6d01f3a"> 1201</a></span><span class="preprocessor">#define     AT91C_TC_CLKS_XC0                 ( ( unsigned int ) 0x5 )       </span><span class="comment">/* (TC) Clock selected: XC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a70ce543268d24ca798bb1ab7b170064f"> 1202</a></span><span class="preprocessor">#define     AT91C_TC_CLKS_XC1                 ( ( unsigned int ) 0x6 )       </span><span class="comment">/* (TC) Clock selected: XC1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a3b0eb0fa02aec444b85c9726cb315de5"> 1203</a></span><span class="preprocessor">#define     AT91C_TC_CLKS_XC2                 ( ( unsigned int ) 0x7 )       </span><span class="comment">/* (TC) Clock selected: XC2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a0089b84d52894b0a2c2f26fc33a6c139"> 1204</a></span><span class="preprocessor">#define AT91C_TC_CLKI                         ( ( unsigned int ) 0x1 &lt;&lt; 3 )  </span><span class="comment">/* (TC) Clock Invert */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a6808cd396d1645ea2893c8abb9a368cb"> 1205</a></span><span class="preprocessor">#define AT91C_TC_BURST                        ( ( unsigned int ) 0x3 &lt;&lt; 4 )  </span><span class="comment">/* (TC) Burst Signal Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab82fe1f68c1ae6520b7fb1f76bf6ab8b"> 1206</a></span><span class="preprocessor">#define     AT91C_TC_BURST_NONE               ( ( unsigned int ) 0x0 &lt;&lt; 4 )  </span><span class="comment">/* (TC) The clock is not gated by an external signal */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af914fc7a0c776ca5ae40385fb8042f6f"> 1207</a></span><span class="preprocessor">#define     AT91C_TC_BURST_XC0                ( ( unsigned int ) 0x1 &lt;&lt; 4 )  </span><span class="comment">/* (TC) XC0 is ANDed with the selected clock */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a3841762ae0e6b373423472d8bb9db465"> 1208</a></span><span class="preprocessor">#define     AT91C_TC_BURST_XC1                ( ( unsigned int ) 0x2 &lt;&lt; 4 )  </span><span class="comment">/* (TC) XC1 is ANDed with the selected clock */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a85951d6105537748b91ceb7ce5d48da3"> 1209</a></span><span class="preprocessor">#define     AT91C_TC_BURST_XC2                ( ( unsigned int ) 0x3 &lt;&lt; 4 )  </span><span class="comment">/* (TC) XC2 is ANDed with the selected clock */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a958ba9ee9e460fdfbfdf661587323e41"> 1210</a></span><span class="preprocessor">#define AT91C_TC_CPCSTOP                      ( ( unsigned int ) 0x1 &lt;&lt; 6 )  </span><span class="comment">/* (TC) Counter Clock Stopped with RC Compare */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a88951f5e910ef65911f3e97298b66f31"> 1211</a></span><span class="preprocessor">#define AT91C_TC_LDBSTOP                      ( ( unsigned int ) 0x1 &lt;&lt; 6 )  </span><span class="comment">/* (TC) Counter Clock Stopped with RB Loading */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a2bf8ba07ce3032eedaf229a707575e37"> 1212</a></span><span class="preprocessor">#define AT91C_TC_CPCDIS                       ( ( unsigned int ) 0x1 &lt;&lt; 7 )  </span><span class="comment">/* (TC) Counter Clock Disable with RC Compare */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a18e926912e73855038269a644ed60ffa"> 1213</a></span><span class="preprocessor">#define AT91C_TC_LDBDIS                       ( ( unsigned int ) 0x1 &lt;&lt; 7 )  </span><span class="comment">/* (TC) Counter Clock Disabled with RB Loading */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a68ebad65fed07cd1e1317c5b601a89b9"> 1214</a></span><span class="preprocessor">#define AT91C_TC_ETRGEDG                      ( ( unsigned int ) 0x3 &lt;&lt; 8 )  </span><span class="comment">/* (TC) External Trigger Edge Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac62c6f0bdc17f7e3af5d1fd9538eb3d0"> 1215</a></span><span class="preprocessor">#define     AT91C_TC_ETRGEDG_NONE             ( ( unsigned int ) 0x0 &lt;&lt; 8 )  </span><span class="comment">/* (TC) Edge: None */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a2cb60e148de13a65de2686684d540c8b"> 1216</a></span><span class="preprocessor">#define     AT91C_TC_ETRGEDG_RISING           ( ( unsigned int ) 0x1 &lt;&lt; 8 )  </span><span class="comment">/* (TC) Edge: rising edge */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aebc67c7d7de20b43d18d959199854699"> 1217</a></span><span class="preprocessor">#define     AT91C_TC_ETRGEDG_FALLING          ( ( unsigned int ) 0x2 &lt;&lt; 8 )  </span><span class="comment">/* (TC) Edge: falling edge */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa7b486fb760a554cbd7b8ad6638aa180"> 1218</a></span><span class="preprocessor">#define     AT91C_TC_ETRGEDG_BOTH             ( ( unsigned int ) 0x3 &lt;&lt; 8 )  </span><span class="comment">/* (TC) Edge: each edge */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#afabdab6176d1c2cdef3d9e53cf35ce07"> 1219</a></span><span class="preprocessor">#define AT91C_TC_EEVTEDG                      ( ( unsigned int ) 0x3 &lt;&lt; 8 )  </span><span class="comment">/* (TC) External Event Edge Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad590f34fa2b8f0e1d0032ed02ffbd24b"> 1220</a></span><span class="preprocessor">#define     AT91C_TC_EEVTEDG_NONE             ( ( unsigned int ) 0x0 &lt;&lt; 8 )  </span><span class="comment">/* (TC) Edge: None */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a2e7ab9a2f5e6a5160d3a21154be8a802"> 1221</a></span><span class="preprocessor">#define     AT91C_TC_EEVTEDG_RISING           ( ( unsigned int ) 0x1 &lt;&lt; 8 )  </span><span class="comment">/* (TC) Edge: rising edge */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af97fed24c44737498c063fe693fa1dd9"> 1222</a></span><span class="preprocessor">#define     AT91C_TC_EEVTEDG_FALLING          ( ( unsigned int ) 0x2 &lt;&lt; 8 )  </span><span class="comment">/* (TC) Edge: falling edge */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a12d4c419ced277d5c99d2714809fea0a"> 1223</a></span><span class="preprocessor">#define     AT91C_TC_EEVTEDG_BOTH             ( ( unsigned int ) 0x3 &lt;&lt; 8 )  </span><span class="comment">/* (TC) Edge: each edge */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa250a015ab6c84619aee58f529a492cb"> 1224</a></span><span class="preprocessor">#define AT91C_TC_EEVT                         ( ( unsigned int ) 0x3 &lt;&lt; 10 ) </span><span class="comment">/* (TC) External Event  Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa4580098f8fa189cbb2b68ebdd6b4729"> 1225</a></span><span class="preprocessor">#define     AT91C_TC_EEVT_TIOB                ( ( unsigned int ) 0x0 &lt;&lt; 10 ) </span><span class="comment">/* (TC) Signal selected as external event: TIOB TIOB direction: input */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a40fc56d6cb9bdef301f1fb3fed545f57"> 1226</a></span><span class="preprocessor">#define     AT91C_TC_EEVT_XC0                 ( ( unsigned int ) 0x1 &lt;&lt; 10 ) </span><span class="comment">/* (TC) Signal selected as external event: XC0 TIOB direction: output */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9ea4c880874aa135d3e4dcaf17b7de16"> 1227</a></span><span class="preprocessor">#define     AT91C_TC_EEVT_XC1                 ( ( unsigned int ) 0x2 &lt;&lt; 10 ) </span><span class="comment">/* (TC) Signal selected as external event: XC1 TIOB direction: output */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a68afa1c5510bd40ff4d9a00b5dd3f5ac"> 1228</a></span><span class="preprocessor">#define     AT91C_TC_EEVT_XC2                 ( ( unsigned int ) 0x3 &lt;&lt; 10 ) </span><span class="comment">/* (TC) Signal selected as external event: XC2 TIOB direction: output */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a109e3bad371a947b453ea9b8019d4b89"> 1229</a></span><span class="preprocessor">#define AT91C_TC_ABETRG                       ( ( unsigned int ) 0x1 &lt;&lt; 10 ) </span><span class="comment">/* (TC) TIOA or TIOB External Trigger Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aeff65a55d0db8bc5948bee36246a8904"> 1230</a></span><span class="preprocessor">#define AT91C_TC_ENETRG                       ( ( unsigned int ) 0x1 &lt;&lt; 12 ) </span><span class="comment">/* (TC) External Event Trigger enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a3f3128540dbb6c12b7952d44935352b5"> 1231</a></span><span class="preprocessor">#define AT91C_TC_WAVESEL                      ( ( unsigned int ) 0x3 &lt;&lt; 13 ) </span><span class="comment">/* (TC) Waveform  Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a2f4d598eb12d993086ca756a7f9ca56e"> 1232</a></span><span class="preprocessor">#define     AT91C_TC_WAVESEL_UP               ( ( unsigned int ) 0x0 &lt;&lt; 13 ) </span><span class="comment">/* (TC) UP mode without atomatic trigger on RC Compare */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a31bf0b1e930821ec5d6ca77e85f02e9d"> 1233</a></span><span class="preprocessor">#define     AT91C_TC_WAVESEL_UPDOWN           ( ( unsigned int ) 0x1 &lt;&lt; 13 ) </span><span class="comment">/* (TC) UPDOWN mode without automatic trigger on RC Compare */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aaf016a588c98b762058406d6d58048f1"> 1234</a></span><span class="preprocessor">#define     AT91C_TC_WAVESEL_UP_AUTO          ( ( unsigned int ) 0x2 &lt;&lt; 13 ) </span><span class="comment">/* (TC) UP mode with automatic trigger on RC Compare */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae4d957303bbc72d1eed8bf39f942006a"> 1235</a></span><span class="preprocessor">#define     AT91C_TC_WAVESEL_UPDOWN_AUTO      ( ( unsigned int ) 0x3 &lt;&lt; 13 ) </span><span class="comment">/* (TC) UPDOWN mode with automatic trigger on RC Compare */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a4995d161e9dc47d7d9e8e98e3a892961"> 1236</a></span><span class="preprocessor">#define AT91C_TC_CPCTRG                       ( ( unsigned int ) 0x1 &lt;&lt; 14 ) </span><span class="comment">/* (TC) RC Compare Trigger Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af3e2eca76c15de93c68e811bf025b6ff"> 1237</a></span><span class="preprocessor">#define AT91C_TC_WAVE                         ( ( unsigned int ) 0x1 &lt;&lt; 15 ) </span><span class="comment">/* (TC) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac7d8f5ab48c28bf05547b7efa308093d"> 1238</a></span><span class="preprocessor">#define AT91C_TC_ACPA                         ( ( unsigned int ) 0x3 &lt;&lt; 16 ) </span><span class="comment">/* (TC) RA Compare Effect on TIOA */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a32405bd05c5a85e211a67c91ba8db852"> 1239</a></span><span class="preprocessor">#define     AT91C_TC_ACPA_NONE                ( ( unsigned int ) 0x0 &lt;&lt; 16 ) </span><span class="comment">/* (TC) Effect: none */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae2a44957573af617d94a9e439b598599"> 1240</a></span><span class="preprocessor">#define     AT91C_TC_ACPA_SET                 ( ( unsigned int ) 0x1 &lt;&lt; 16 ) </span><span class="comment">/* (TC) Effect: set */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab09baf7ae19fa26f334ac67b66850ed6"> 1241</a></span><span class="preprocessor">#define     AT91C_TC_ACPA_CLEAR               ( ( unsigned int ) 0x2 &lt;&lt; 16 ) </span><span class="comment">/* (TC) Effect: clear */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab7e9adab8492f93acfc31583e7d62a82"> 1242</a></span><span class="preprocessor">#define     AT91C_TC_ACPA_TOGGLE              ( ( unsigned int ) 0x3 &lt;&lt; 16 ) </span><span class="comment">/* (TC) Effect: toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af287438e13f6b9c7d3e63e9fc2a389b8"> 1243</a></span><span class="preprocessor">#define AT91C_TC_LDRA                         ( ( unsigned int ) 0x3 &lt;&lt; 16 ) </span><span class="comment">/* (TC) RA Loading Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a596fb9ecade42a3db6beae556f90ea96"> 1244</a></span><span class="preprocessor">#define     AT91C_TC_LDRA_NONE                ( ( unsigned int ) 0x0 &lt;&lt; 16 ) </span><span class="comment">/* (TC) Edge: None */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aae8bb1383fd86487a5ba3af321d95da2"> 1245</a></span><span class="preprocessor">#define     AT91C_TC_LDRA_RISING              ( ( unsigned int ) 0x1 &lt;&lt; 16 ) </span><span class="comment">/* (TC) Edge: rising edge of TIOA */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae504975b21d0c1b0b174ccb423398d5d"> 1246</a></span><span class="preprocessor">#define     AT91C_TC_LDRA_FALLING             ( ( unsigned int ) 0x2 &lt;&lt; 16 ) </span><span class="comment">/* (TC) Edge: falling edge of TIOA */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae3bcab1b3df23b1c3d4e311a5adc6adf"> 1247</a></span><span class="preprocessor">#define     AT91C_TC_LDRA_BOTH                ( ( unsigned int ) 0x3 &lt;&lt; 16 ) </span><span class="comment">/* (TC) Edge: each edge of TIOA */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a58c554f329dc6ec253b8650d045ecfb2"> 1248</a></span><span class="preprocessor">#define AT91C_TC_ACPC                         ( ( unsigned int ) 0x3 &lt;&lt; 18 ) </span><span class="comment">/* (TC) RC Compare Effect on TIOA */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a33da7c9f44471adb1467799470632c3d"> 1249</a></span><span class="preprocessor">#define     AT91C_TC_ACPC_NONE                ( ( unsigned int ) 0x0 &lt;&lt; 18 ) </span><span class="comment">/* (TC) Effect: none */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a30b75955de1a85aaf2aabda5138f05be"> 1250</a></span><span class="preprocessor">#define     AT91C_TC_ACPC_SET                 ( ( unsigned int ) 0x1 &lt;&lt; 18 ) </span><span class="comment">/* (TC) Effect: set */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a08782f417baf5ca5868383add7597754"> 1251</a></span><span class="preprocessor">#define     AT91C_TC_ACPC_CLEAR               ( ( unsigned int ) 0x2 &lt;&lt; 18 ) </span><span class="comment">/* (TC) Effect: clear */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#afa8b99d8cbf2a48af4b0604bd1b98da4"> 1252</a></span><span class="preprocessor">#define     AT91C_TC_ACPC_TOGGLE              ( ( unsigned int ) 0x3 &lt;&lt; 18 ) </span><span class="comment">/* (TC) Effect: toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ade0fdc20bb509e044542f700b69494db"> 1253</a></span><span class="preprocessor">#define AT91C_TC_LDRB                         ( ( unsigned int ) 0x3 &lt;&lt; 18 ) </span><span class="comment">/* (TC) RB Loading Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a62180255114397ab05fc6ade783c1267"> 1254</a></span><span class="preprocessor">#define     AT91C_TC_LDRB_NONE                ( ( unsigned int ) 0x0 &lt;&lt; 18 ) </span><span class="comment">/* (TC) Edge: None */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac03dec55b3dce937a45a61b2f2759be3"> 1255</a></span><span class="preprocessor">#define     AT91C_TC_LDRB_RISING              ( ( unsigned int ) 0x1 &lt;&lt; 18 ) </span><span class="comment">/* (TC) Edge: rising edge of TIOA */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a8c417c02eecc238b30f71653ac2857ab"> 1256</a></span><span class="preprocessor">#define     AT91C_TC_LDRB_FALLING             ( ( unsigned int ) 0x2 &lt;&lt; 18 ) </span><span class="comment">/* (TC) Edge: falling edge of TIOA */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a79b715c44ae1f3af977d97f7712580ca"> 1257</a></span><span class="preprocessor">#define     AT91C_TC_LDRB_BOTH                ( ( unsigned int ) 0x3 &lt;&lt; 18 ) </span><span class="comment">/* (TC) Edge: each edge of TIOA */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a88d040c0af65609a06c9a37cfd8ce20c"> 1258</a></span><span class="preprocessor">#define AT91C_TC_AEEVT                        ( ( unsigned int ) 0x3 &lt;&lt; 20 ) </span><span class="comment">/* (TC) External Event Effect on TIOA */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a71ad254bf8c0a85104590762ae7774fc"> 1259</a></span><span class="preprocessor">#define     AT91C_TC_AEEVT_NONE               ( ( unsigned int ) 0x0 &lt;&lt; 20 ) </span><span class="comment">/* (TC) Effect: none */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9a0fa7a18086b7ecac4af0001b946a06"> 1260</a></span><span class="preprocessor">#define     AT91C_TC_AEEVT_SET                ( ( unsigned int ) 0x1 &lt;&lt; 20 ) </span><span class="comment">/* (TC) Effect: set */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af326a9074408bd03701119693b5e5b68"> 1261</a></span><span class="preprocessor">#define     AT91C_TC_AEEVT_CLEAR              ( ( unsigned int ) 0x2 &lt;&lt; 20 ) </span><span class="comment">/* (TC) Effect: clear */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a06cd80f4cc7ab26ba6ddc480cfebcfd9"> 1262</a></span><span class="preprocessor">#define     AT91C_TC_AEEVT_TOGGLE             ( ( unsigned int ) 0x3 &lt;&lt; 20 ) </span><span class="comment">/* (TC) Effect: toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a7b745aa903b20634e602c496fcad07bc"> 1263</a></span><span class="preprocessor">#define AT91C_TC_ASWTRG                       ( ( unsigned int ) 0x3 &lt;&lt; 22 ) </span><span class="comment">/* (TC) Software Trigger Effect on TIOA */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a3d4574db4ddce97f63e67b4a0cc948d3"> 1264</a></span><span class="preprocessor">#define     AT91C_TC_ASWTRG_NONE              ( ( unsigned int ) 0x0 &lt;&lt; 22 ) </span><span class="comment">/* (TC) Effect: none */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9aeb9be4fc92cf7ade10ded35713633e"> 1265</a></span><span class="preprocessor">#define     AT91C_TC_ASWTRG_SET               ( ( unsigned int ) 0x1 &lt;&lt; 22 ) </span><span class="comment">/* (TC) Effect: set */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9ccd13ad5e5574ab174f1d810fe9108a"> 1266</a></span><span class="preprocessor">#define     AT91C_TC_ASWTRG_CLEAR             ( ( unsigned int ) 0x2 &lt;&lt; 22 ) </span><span class="comment">/* (TC) Effect: clear */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#adc3d78a23ffd039e749bc135f8d7d70a"> 1267</a></span><span class="preprocessor">#define     AT91C_TC_ASWTRG_TOGGLE            ( ( unsigned int ) 0x3 &lt;&lt; 22 ) </span><span class="comment">/* (TC) Effect: toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a5c755adb2f13698bd70e538fd9b28e52"> 1268</a></span><span class="preprocessor">#define AT91C_TC_BCPB                         ( ( unsigned int ) 0x3 &lt;&lt; 24 ) </span><span class="comment">/* (TC) RB Compare Effect on TIOB */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac0c9ee09167f9188281015230db928d7"> 1269</a></span><span class="preprocessor">#define     AT91C_TC_BCPB_NONE                ( ( unsigned int ) 0x0 &lt;&lt; 24 ) </span><span class="comment">/* (TC) Effect: none */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a4bf198d58f9b804c9d596a7d324fa255"> 1270</a></span><span class="preprocessor">#define     AT91C_TC_BCPB_SET                 ( ( unsigned int ) 0x1 &lt;&lt; 24 ) </span><span class="comment">/* (TC) Effect: set */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#adb0ce065d061ea136ae69bc2de789de9"> 1271</a></span><span class="preprocessor">#define     AT91C_TC_BCPB_CLEAR               ( ( unsigned int ) 0x2 &lt;&lt; 24 ) </span><span class="comment">/* (TC) Effect: clear */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a96df3690abd95de683721739eb9afe9a"> 1272</a></span><span class="preprocessor">#define     AT91C_TC_BCPB_TOGGLE              ( ( unsigned int ) 0x3 &lt;&lt; 24 ) </span><span class="comment">/* (TC) Effect: toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a33a0f6c7c40aebf48fb9aeee409520c9"> 1273</a></span><span class="preprocessor">#define AT91C_TC_BCPC                         ( ( unsigned int ) 0x3 &lt;&lt; 26 ) </span><span class="comment">/* (TC) RC Compare Effect on TIOB */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac65d5a735b123e292ad5452ce2c91892"> 1274</a></span><span class="preprocessor">#define     AT91C_TC_BCPC_NONE                ( ( unsigned int ) 0x0 &lt;&lt; 26 ) </span><span class="comment">/* (TC) Effect: none */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af2db25a89fc99361e1c334a5647abe37"> 1275</a></span><span class="preprocessor">#define     AT91C_TC_BCPC_SET                 ( ( unsigned int ) 0x1 &lt;&lt; 26 ) </span><span class="comment">/* (TC) Effect: set */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab4d5cbfc2c49dcad06262d863bc70d0c"> 1276</a></span><span class="preprocessor">#define     AT91C_TC_BCPC_CLEAR               ( ( unsigned int ) 0x2 &lt;&lt; 26 ) </span><span class="comment">/* (TC) Effect: clear */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a0275fb8cf32b14b8f2cddc361748a20a"> 1277</a></span><span class="preprocessor">#define     AT91C_TC_BCPC_TOGGLE              ( ( unsigned int ) 0x3 &lt;&lt; 26 ) </span><span class="comment">/* (TC) Effect: toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad3457da8470b88dcbfdfcc4c181a3dfb"> 1278</a></span><span class="preprocessor">#define AT91C_TC_BEEVT                        ( ( unsigned int ) 0x3 &lt;&lt; 28 ) </span><span class="comment">/* (TC) External Event Effect on TIOB */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a68ee4a23932dd0ef1b3a1eed804e4861"> 1279</a></span><span class="preprocessor">#define     AT91C_TC_BEEVT_NONE               ( ( unsigned int ) 0x0 &lt;&lt; 28 ) </span><span class="comment">/* (TC) Effect: none */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a762fa401e52f3601c9466a01d54e701e"> 1280</a></span><span class="preprocessor">#define     AT91C_TC_BEEVT_SET                ( ( unsigned int ) 0x1 &lt;&lt; 28 ) </span><span class="comment">/* (TC) Effect: set */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a09d1c605501f937ffda26aeb184e3008"> 1281</a></span><span class="preprocessor">#define     AT91C_TC_BEEVT_CLEAR              ( ( unsigned int ) 0x2 &lt;&lt; 28 ) </span><span class="comment">/* (TC) Effect: clear */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a82acd57eafa731f22bdff2018eefaec5"> 1282</a></span><span class="preprocessor">#define     AT91C_TC_BEEVT_TOGGLE             ( ( unsigned int ) 0x3 &lt;&lt; 28 ) </span><span class="comment">/* (TC) Effect: toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a04b0f1fc04bd6d6d11a5e194b2214188"> 1283</a></span><span class="preprocessor">#define AT91C_TC_BSWTRG                       ( ( unsigned int ) 0x3 &lt;&lt; 30 ) </span><span class="comment">/* (TC) Software Trigger Effect on TIOB */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a71490d4b2d6b8d5cdc246d71d696a360"> 1284</a></span><span class="preprocessor">#define     AT91C_TC_BSWTRG_NONE              ( ( unsigned int ) 0x0 &lt;&lt; 30 ) </span><span class="comment">/* (TC) Effect: none */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a7d77e5117003e11e0c312ed33f142d5e"> 1285</a></span><span class="preprocessor">#define     AT91C_TC_BSWTRG_SET               ( ( unsigned int ) 0x1 &lt;&lt; 30 ) </span><span class="comment">/* (TC) Effect: set */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a90da673f257cf292b7437a123d88058f"> 1286</a></span><span class="preprocessor">#define     AT91C_TC_BSWTRG_CLEAR             ( ( unsigned int ) 0x2 &lt;&lt; 30 ) </span><span class="comment">/* (TC) Effect: clear */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a8fc9812c09bfb66ee19f8b5ecde86fe3"> 1287</a></span><span class="preprocessor">#define     AT91C_TC_BSWTRG_TOGGLE            ( ( unsigned int ) 0x3 &lt;&lt; 30 ) </span><span class="comment">/* (TC) Effect: toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span><span class="comment">/* -------- TC_SR : (TC Offset: 0x20) TC Channel Status Register -------- */</span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a430dd419d79af2f49e86d63c5978169c"> 1289</a></span><span class="preprocessor">#define AT91C_TC_COVFS                        ( ( unsigned int ) 0x1 &lt;&lt; 0 )  </span><span class="comment">/* (TC) Counter Overflow */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a519a22eec8b5c618c2c51130106a8f81"> 1290</a></span><span class="preprocessor">#define AT91C_TC_LOVRS                        ( ( unsigned int ) 0x1 &lt;&lt; 1 )  </span><span class="comment">/* (TC) Load Overrun */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac984dfb06785b4644e897331facbf791"> 1291</a></span><span class="preprocessor">#define AT91C_TC_CPAS                         ( ( unsigned int ) 0x1 &lt;&lt; 2 )  </span><span class="comment">/* (TC) RA Compare */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9aab3e7ad396ec65293da7ed525b147c"> 1292</a></span><span class="preprocessor">#define AT91C_TC_CPBS                         ( ( unsigned int ) 0x1 &lt;&lt; 3 )  </span><span class="comment">/* (TC) RB Compare */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a58852a9496be093ae1bc2a0fa8895024"> 1293</a></span><span class="preprocessor">#define AT91C_TC_CPCS                         ( ( unsigned int ) 0x1 &lt;&lt; 4 )  </span><span class="comment">/* (TC) RC Compare */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae95f62baf644c3bc39f3ae2d27634ddc"> 1294</a></span><span class="preprocessor">#define AT91C_TC_LDRAS                        ( ( unsigned int ) 0x1 &lt;&lt; 5 )  </span><span class="comment">/* (TC) RA Loading */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab6f7c97949a8c6c0f1cd7f8e45d84361"> 1295</a></span><span class="preprocessor">#define AT91C_TC_LDRBS                        ( ( unsigned int ) 0x1 &lt;&lt; 6 )  </span><span class="comment">/* (TC) RB Loading */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af0d5bb0907975e95e87656bebcc275c7"> 1296</a></span><span class="preprocessor">#define AT91C_TC_ETRGS                        ( ( unsigned int ) 0x1 &lt;&lt; 7 )  </span><span class="comment">/* (TC) External Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a352b40a891527c40f6072977230df969"> 1297</a></span><span class="preprocessor">#define AT91C_TC_CLKSTA                       ( ( unsigned int ) 0x1 &lt;&lt; 16 ) </span><span class="comment">/* (TC) Clock Enabling */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#afcd600600083ddc63c832ee4e0236b44"> 1298</a></span><span class="preprocessor">#define AT91C_TC_MTIOA                        ( ( unsigned int ) 0x1 &lt;&lt; 17 ) </span><span class="comment">/* (TC) TIOA Mirror */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a77e62550ab18d593d893a15f04c48b11"> 1299</a></span><span class="preprocessor">#define AT91C_TC_MTIOB                        ( ( unsigned int ) 0x1 &lt;&lt; 18 ) </span><span class="comment">/* (TC) TIOA Mirror */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span><span class="comment">/* -------- TC_IER : (TC Offset: 0x24) TC Channel Interrupt Enable Register -------- */</span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span><span class="comment">/* -------- TC_IDR : (TC Offset: 0x28) TC Channel Interrupt Disable Register -------- */</span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span><span class="comment">/* -------- TC_IMR : (TC Offset: 0x2c) TC Channel Interrupt Mask Register -------- */</span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span> </div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span><span class="comment">/*              SOFTWARE API DEFINITION  FOR Timer Counter Interface */</span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct___a_t91_s___t_c_b.html">_AT91S_TCB</a></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span>{</div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a9a75f72925e67a1048de9575e934e162">AT91S_TC</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a2e02987c085b14b430de8a974e73dcf2">TCB_TC0</a>;        <span class="comment">/* TC Channel 0 */</span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___t_c_b.html#afdc45358f1b9877848d86c2a961b8fcd">Reserved0</a>[ 4 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a9a75f72925e67a1048de9575e934e162">AT91S_TC</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#aa8f4a7047b09a10ca401fa94bc0ada66">TCB_TC1</a>;        <span class="comment">/* TC Channel 1 */</span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___t_c_b.html#a3cc49e27722e8de9d6d5fadb6445c391">Reserved1</a>[ 4 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a9a75f72925e67a1048de9575e934e162">AT91S_TC</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a5bb50140d2cc55fe6f4fc1585535d2f4">TCB_TC2</a>;        <span class="comment">/* TC Channel 2 */</span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___t_c_b.html#aa7bc844b1136c77f0e771bb2d9069ab9">Reserved2</a>[ 4 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a0e94c0c067c3b035524a4f084a2d6367">TCB_BCR</a>;        <span class="comment">/* TC Block Control Register */</span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a0a75ddbc59c2640a4534b0e4966eb422">TCB_BMR</a>;        <span class="comment">/* TC Block Mode Register */</span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a670a1550c346c9dc0cbe1f6678921909"> 1317</a></span>} <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#abb6226983fc844c8267e004b4800b792">AT91S_TCB</a>, * <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a670a1550c346c9dc0cbe1f6678921909">AT91PS_TCB</a>;</div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span> </div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span><span class="comment">/* -------- TCB_BCR : (TCB Offset: 0xc0) TC Block Control Register -------- */</span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a107c19a568a5dec4983418a84564ef4b"> 1320</a></span><span class="preprocessor">#define AT91C_TCB_SYNC                 ( ( unsigned int ) 0x1 &lt;&lt; 0 ) </span><span class="comment">/* (TCB) Synchro Command */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span><span class="comment">/* -------- TCB_BMR : (TCB Offset: 0xc4) TC Block Mode Register -------- */</span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae15ae07551e91230ddf723731d003945"> 1322</a></span><span class="preprocessor">#define AT91C_TCB_TC0XC0S              ( ( unsigned int ) 0x3 &lt;&lt; 0 ) </span><span class="comment">/* (TCB) External Clock Signal 0 Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae698f28e6c2299165b7b69ad7f2f077b"> 1323</a></span><span class="preprocessor">#define     AT91C_TCB_TC0XC0S_TCLK0    ( ( unsigned int ) 0x0 )      </span><span class="comment">/* (TCB) TCLK0 connected to XC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a2a3d3630ca284f2cef9836838e499597"> 1324</a></span><span class="preprocessor">#define     AT91C_TCB_TC0XC0S_NONE     ( ( unsigned int ) 0x1 )      </span><span class="comment">/* (TCB) None signal connected to XC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aac6a33f8a77717cff071fa978eb40a02"> 1325</a></span><span class="preprocessor">#define     AT91C_TCB_TC0XC0S_TIOA1    ( ( unsigned int ) 0x2 )      </span><span class="comment">/* (TCB) TIOA1 connected to XC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a208d9f3f7e5d7a86e12bc766b5340d71"> 1326</a></span><span class="preprocessor">#define     AT91C_TCB_TC0XC0S_TIOA2    ( ( unsigned int ) 0x3 )      </span><span class="comment">/* (TCB) TIOA2 connected to XC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab841b88704c17e5e42b597dc4127c2f9"> 1327</a></span><span class="preprocessor">#define AT91C_TCB_TC1XC1S              ( ( unsigned int ) 0x3 &lt;&lt; 2 ) </span><span class="comment">/* (TCB) External Clock Signal 1 Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a27b0840e23ff09778d0208757359fc8d"> 1328</a></span><span class="preprocessor">#define     AT91C_TCB_TC1XC1S_TCLK1    ( ( unsigned int ) 0x0 &lt;&lt; 2 ) </span><span class="comment">/* (TCB) TCLK1 connected to XC1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a72487486b4357d1f250cab673364653d"> 1329</a></span><span class="preprocessor">#define     AT91C_TCB_TC1XC1S_NONE     ( ( unsigned int ) 0x1 &lt;&lt; 2 ) </span><span class="comment">/* (TCB) None signal connected to XC1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a0b119a2dcd261e236d36e69945f03d51"> 1330</a></span><span class="preprocessor">#define     AT91C_TCB_TC1XC1S_TIOA0    ( ( unsigned int ) 0x2 &lt;&lt; 2 ) </span><span class="comment">/* (TCB) TIOA0 connected to XC1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aef4e0cc9cfc6a26f0b78e82f01604d41"> 1331</a></span><span class="preprocessor">#define     AT91C_TCB_TC1XC1S_TIOA2    ( ( unsigned int ) 0x3 &lt;&lt; 2 ) </span><span class="comment">/* (TCB) TIOA2 connected to XC1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#afef7e2ad858ff351031a50dc5761b7cb"> 1332</a></span><span class="preprocessor">#define AT91C_TCB_TC2XC2S              ( ( unsigned int ) 0x3 &lt;&lt; 4 ) </span><span class="comment">/* (TCB) External Clock Signal 2 Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a22a2ef64cb698fa796657a4a2568dc2b"> 1333</a></span><span class="preprocessor">#define     AT91C_TCB_TC2XC2S_TCLK2    ( ( unsigned int ) 0x0 &lt;&lt; 4 ) </span><span class="comment">/* (TCB) TCLK2 connected to XC2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a48647ce84e818212bf1c7bab2c271129"> 1334</a></span><span class="preprocessor">#define     AT91C_TCB_TC2XC2S_NONE     ( ( unsigned int ) 0x1 &lt;&lt; 4 ) </span><span class="comment">/* (TCB) None signal connected to XC2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#abdf5cf6482dc8886b3f26910ef5ad08b"> 1335</a></span><span class="preprocessor">#define     AT91C_TCB_TC2XC2S_TIOA0    ( ( unsigned int ) 0x2 &lt;&lt; 4 ) </span><span class="comment">/* (TCB) TIOA0 connected to XC2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a88dae7e2bf482828090c736330eb0187"> 1336</a></span><span class="preprocessor">#define     AT91C_TCB_TC2XC2S_TIOA1    ( ( unsigned int ) 0x3 &lt;&lt; 4 ) </span><span class="comment">/* (TCB) TIOA2 connected to XC2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span> </div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span><span class="comment">/*              SOFTWARE API DEFINITION  FOR Control Area Network MailBox Interface */</span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct___a_t91_s___c_a_n___m_b.html">_AT91S_CAN_MB</a></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span>{</div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#ab40c63f99aae4ef2f018ffb40c9e20aa">CAN_MB_MMR</a>;  <span class="comment">/* MailBox Mode Register */</span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#ae20541fd10a2d52e5b69578c8f8fb83d">CAN_MB_MAM</a>;  <span class="comment">/* MailBox Acceptance Mask Register */</span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a9932576f20fcb2de5b07553387c83f82">CAN_MB_MID</a>;  <span class="comment">/* MailBox ID Register */</span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#ab33d46449b6179a4d58e1a9a7283d6f9">CAN_MB_MFID</a>; <span class="comment">/* MailBox Family ID Register */</span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a3b28bdf6ccc2ecac4c22485a5f4208fc">CAN_MB_MSR</a>;  <span class="comment">/* MailBox Status Register */</span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a9b7760af6223f85d09d9c30bbdd81297">CAN_MB_MDL</a>;  <span class="comment">/* MailBox Data Low Register */</span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a4e4c40c303d6d49a1baba05f52c6e12c">CAN_MB_MDH</a>;  <span class="comment">/* MailBox Data High Register */</span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#aefa759e6ae9baa6bab9a80e3337e94ed">CAN_MB_MCR</a>;  <span class="comment">/* MailBox Control Register */</span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#acac35b956ddb3f8f7ee7a7d8a2862830"> 1351</a></span>} <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a0eb1cfe4710bdbf3524c4c4a8794fc9a">AT91S_CAN_MB</a>, * <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#acac35b956ddb3f8f7ee7a7d8a2862830">AT91PS_CAN_MB</a>;</div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span> </div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span><span class="comment">/* -------- CAN_MMR : (CAN_MB Offset: 0x0) CAN Message Mode Register -------- */</span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#abd5093c7477515296fa846382b3ee474"> 1354</a></span><span class="preprocessor">#define AT91C_CAN_MTIMEMARK              ( ( unsigned int ) 0xFFFF &lt;&lt; 0 )  </span><span class="comment">/* (CAN_MB) Mailbox Timemark */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9e2675304d5afd8acb3bfafce411088f"> 1355</a></span><span class="preprocessor">#define AT91C_CAN_PRIOR                  ( ( unsigned int ) 0xF &lt;&lt; 16 )    </span><span class="comment">/* (CAN_MB) Mailbox Priority */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac348598536fcb7e082125761f0602344"> 1356</a></span><span class="preprocessor">#define AT91C_CAN_MOT                    ( ( unsigned int ) 0x7 &lt;&lt; 24 )    </span><span class="comment">/* (CAN_MB) Mailbox Object Type */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa229b57b92029e4ae325d647c2230b3b"> 1357</a></span><span class="preprocessor">#define     AT91C_CAN_MOT_DIS            ( ( unsigned int ) 0x0 &lt;&lt; 24 )    </span><span class="comment">/* (CAN_MB) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a7d197f91f6af10386fc9f8c26ada1f62"> 1358</a></span><span class="preprocessor">#define     AT91C_CAN_MOT_RX             ( ( unsigned int ) 0x1 &lt;&lt; 24 )    </span><span class="comment">/* (CAN_MB) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1cc2031f0741140d508a1c951d333b13"> 1359</a></span><span class="preprocessor">#define     AT91C_CAN_MOT_RXOVERWRITE    ( ( unsigned int ) 0x2 &lt;&lt; 24 )    </span><span class="comment">/* (CAN_MB) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a796d6415aa6e56ff9251ceb021ad1675"> 1360</a></span><span class="preprocessor">#define     AT91C_CAN_MOT_TX             ( ( unsigned int ) 0x3 &lt;&lt; 24 )    </span><span class="comment">/* (CAN_MB) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1770109e1050ef7aa10d7e0c7e1d253c"> 1361</a></span><span class="preprocessor">#define     AT91C_CAN_MOT_CONSUMER       ( ( unsigned int ) 0x4 &lt;&lt; 24 )    </span><span class="comment">/* (CAN_MB) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#adac2b0a1e9a492157cb9f7d8dd2d9b6b"> 1362</a></span><span class="preprocessor">#define     AT91C_CAN_MOT_PRODUCER       ( ( unsigned int ) 0x5 &lt;&lt; 24 )    </span><span class="comment">/* (CAN_MB) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span><span class="comment">/* -------- CAN_MAM : (CAN_MB Offset: 0x4) CAN Message Acceptance Mask Register -------- */</span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9a656bc31fe6b6f89714c62dc7c20d1f"> 1364</a></span><span class="preprocessor">#define AT91C_CAN_MIDvB                  ( ( unsigned int ) 0x3FFFF &lt;&lt; 0 ) </span><span class="comment">/* (CAN_MB) Complementary bits for identifier in extended mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a6e92154d375e43d546ca1de3c1e96079"> 1365</a></span><span class="preprocessor">#define AT91C_CAN_MIDvA                  ( ( unsigned int ) 0x7FF &lt;&lt; 18 )  </span><span class="comment">/* (CAN_MB) Identifier for standard frame mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aad3375663ba012fbbab1987c6c3c193c"> 1366</a></span><span class="preprocessor">#define AT91C_CAN_MIDE                   ( ( unsigned int ) 0x1 &lt;&lt; 29 )    </span><span class="comment">/* (CAN_MB) Identifier Version */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span><span class="comment">/* -------- CAN_MID : (CAN_MB Offset: 0x8) CAN Message ID Register -------- */</span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span><span class="comment">/* -------- CAN_MFID : (CAN_MB Offset: 0xc) CAN Message Family ID Register -------- */</span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span><span class="comment">/* -------- CAN_MSR : (CAN_MB Offset: 0x10) CAN Message Status Register -------- */</span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad8eba8ec2d2fda4b6c42c7c269aede3f"> 1370</a></span><span class="preprocessor">#define AT91C_CAN_MTIMESTAMP    ( ( unsigned int ) 0xFFFF &lt;&lt; 0 ) </span><span class="comment">/* (CAN_MB) Timer Value */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aba80a98a33c4c22f1385b7a478b817c0"> 1371</a></span><span class="preprocessor">#define AT91C_CAN_MDLC          ( ( unsigned int ) 0xF &lt;&lt; 16 )   </span><span class="comment">/* (CAN_MB) Mailbox Data Length Code */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a0cb256750eaa20a97d8d5232b321d283"> 1372</a></span><span class="preprocessor">#define AT91C_CAN_MRTR          ( ( unsigned int ) 0x1 &lt;&lt; 20 )   </span><span class="comment">/* (CAN_MB) Mailbox Remote Transmission Request */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a849fe8f7c40cd67ea45d182dafded25e"> 1373</a></span><span class="preprocessor">#define AT91C_CAN_MABT          ( ( unsigned int ) 0x1 &lt;&lt; 22 )   </span><span class="comment">/* (CAN_MB) Mailbox Message Abort */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab624a97252c028557c89f0cf2a9bfd5e"> 1374</a></span><span class="preprocessor">#define AT91C_CAN_MRDY          ( ( unsigned int ) 0x1 &lt;&lt; 23 )   </span><span class="comment">/* (CAN_MB) Mailbox Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a93c17b0a9680dae1ad6398827db6b80b"> 1375</a></span><span class="preprocessor">#define AT91C_CAN_MMI           ( ( unsigned int ) 0x1 &lt;&lt; 24 )   </span><span class="comment">/* (CAN_MB) Mailbox Message Ignored */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span><span class="comment">/* -------- CAN_MDL : (CAN_MB Offset: 0x14) CAN Message Data Low Register -------- */</span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span><span class="comment">/* -------- CAN_MDH : (CAN_MB Offset: 0x18) CAN Message Data High Register -------- */</span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span><span class="comment">/* -------- CAN_MCR : (CAN_MB Offset: 0x1c) CAN Message Control Register -------- */</span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a44aaaa305f8d36d1572ec18e750d3397"> 1379</a></span><span class="preprocessor">#define AT91C_CAN_MACR    ( ( unsigned int ) 0x1 &lt;&lt; 22 ) </span><span class="comment">/* (CAN_MB) Abort Request for Mailbox */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a59ce20cfdc361e3218458f6a25c95231"> 1380</a></span><span class="preprocessor">#define AT91C_CAN_MTCR    ( ( unsigned int ) 0x1 &lt;&lt; 23 ) </span><span class="comment">/* (CAN_MB) Mailbox Transfer Command */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span> </div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span><span class="comment">/*              SOFTWARE API DEFINITION  FOR Control Area Network Interface */</span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct___a_t91_s___c_a_n.html">_AT91S_CAN</a></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span>{</div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a1847e5aca49913b83e17fd25954bfb73">CAN_MR</a>;          <span class="comment">/* Mode Register */</span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a698f7030f66d441b03313d53870a6864">CAN_IER</a>;         <span class="comment">/* Interrupt Enable Register */</span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a7fcce58df9edba4162e6bcaa95ede693">CAN_IDR</a>;         <span class="comment">/* Interrupt Disable Register */</span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#adc26ef2048b8361dbb2aeb011038b806">CAN_IMR</a>;         <span class="comment">/* Interrupt Mask Register */</span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a774ae8ec2268af1a8fe5075c7d7c5cc5">CAN_SR</a>;          <span class="comment">/* Status Register */</span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#ae54e82efd11f3b82eac8c33cfd9d1719">CAN_BR</a>;          <span class="comment">/* Baudrate Register */</span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a91650878b2a7fb1f71584604bc3097ef">CAN_TIM</a>;         <span class="comment">/* Timer Register */</span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a01b423db7affc7f418fc5f19127a4a71">CAN_TIMESTP</a>;     <span class="comment">/* Time Stamp Register */</span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#acf3f445f4aaa9e4d8d5d2a8a2ef86811">CAN_ECR</a>;         <span class="comment">/* Error Counter Register */</span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a1484d084d325cb79bbf34ed6e51b6b91">CAN_TCR</a>;         <span class="comment">/* Transfer Command Register */</span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a7a3cbd7093fb581aa32553c2ddf79feb">CAN_ACR</a>;         <span class="comment">/* Abort Command Register */</span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___c_a_n.html#ad7db5c06f86189df26db1ff343078571">Reserved0</a>[ 52 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#ad645a8b7545ded94967481b753bdf45c">CAN_VR</a>;          <span class="comment">/* Version Register */</span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___c_a_n.html#aa484c0a5edaaa8a76f2d40990ddfb9b4">Reserved1</a>[ 64 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a0eb1cfe4710bdbf3524c4c4a8794fc9a">AT91S_CAN_MB</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a95df61ea227c30d8ba097585f93be00c">CAN_MB0</a>;     <span class="comment">/* CAN Mailbox 0 */</span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a0eb1cfe4710bdbf3524c4c4a8794fc9a">AT91S_CAN_MB</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#aabe88207b98b827aba195eeb3429301b">CAN_MB1</a>;     <span class="comment">/* CAN Mailbox 1 */</span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a0eb1cfe4710bdbf3524c4c4a8794fc9a">AT91S_CAN_MB</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a5cef11d990a78065686dc5ba7086e1ba">CAN_MB2</a>;     <span class="comment">/* CAN Mailbox 2 */</span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a0eb1cfe4710bdbf3524c4c4a8794fc9a">AT91S_CAN_MB</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a0fde55ee9eb40539319b75634bd3bd82">CAN_MB3</a>;     <span class="comment">/* CAN Mailbox 3 */</span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a0eb1cfe4710bdbf3524c4c4a8794fc9a">AT91S_CAN_MB</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a5d46420025744e0140d851dd5f9c8cb6">CAN_MB4</a>;     <span class="comment">/* CAN Mailbox 4 */</span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a0eb1cfe4710bdbf3524c4c4a8794fc9a">AT91S_CAN_MB</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#af1d91872a7680f31c7e13a9138498cdb">CAN_MB5</a>;     <span class="comment">/* CAN Mailbox 5 */</span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a0eb1cfe4710bdbf3524c4c4a8794fc9a">AT91S_CAN_MB</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a0a8be638f200c274609c283b13049dd9">CAN_MB6</a>;     <span class="comment">/* CAN Mailbox 6 */</span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a0eb1cfe4710bdbf3524c4c4a8794fc9a">AT91S_CAN_MB</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a10463e3e6e976c640e1422004c46c2ef">CAN_MB7</a>;     <span class="comment">/* CAN Mailbox 7 */</span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a0eb1cfe4710bdbf3524c4c4a8794fc9a">AT91S_CAN_MB</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#adee5f87946536b47712713eab6ce82f5">CAN_MB8</a>;     <span class="comment">/* CAN Mailbox 8 */</span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a0eb1cfe4710bdbf3524c4c4a8794fc9a">AT91S_CAN_MB</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#ae2457c9842a51bc6bdc96e7342a972f8">CAN_MB9</a>;     <span class="comment">/* CAN Mailbox 9 */</span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a0eb1cfe4710bdbf3524c4c4a8794fc9a">AT91S_CAN_MB</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#ad204047d971537fdbab54eb3a6a611f2">CAN_MB10</a>;    <span class="comment">/* CAN Mailbox 10 */</span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a0eb1cfe4710bdbf3524c4c4a8794fc9a">AT91S_CAN_MB</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a263288551cf4a1f1730c7121e0c3f69e">CAN_MB11</a>;    <span class="comment">/* CAN Mailbox 11 */</span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a0eb1cfe4710bdbf3524c4c4a8794fc9a">AT91S_CAN_MB</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a724e8b334ebc1cd7f05bd7bf641972cc">CAN_MB12</a>;    <span class="comment">/* CAN Mailbox 12 */</span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a0eb1cfe4710bdbf3524c4c4a8794fc9a">AT91S_CAN_MB</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a6326369f795091bb110d449d2a9d784d">CAN_MB13</a>;    <span class="comment">/* CAN Mailbox 13 */</span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a0eb1cfe4710bdbf3524c4c4a8794fc9a">AT91S_CAN_MB</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a9ff22e8ee8b83bf4f86c4cf19b95395b">CAN_MB14</a>;    <span class="comment">/* CAN Mailbox 14 */</span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a0eb1cfe4710bdbf3524c4c4a8794fc9a">AT91S_CAN_MB</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a1b46d50071859668682725af4e6fa131">CAN_MB15</a>;    <span class="comment">/* CAN Mailbox 15 */</span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a81dbef95013739a5ef061116c4ed4ddb"> 1417</a></span>} <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ae2d5d1f7b97019f8e09f28bbcc32dc12">AT91S_CAN</a>, * <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a81dbef95013739a5ef061116c4ed4ddb">AT91PS_CAN</a>;</div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span> </div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span><span class="comment">/* -------- CAN_MR : (CAN Offset: 0x0) CAN Mode Register -------- */</span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a7a6ce8443040469721c5eaf1cff06fe4"> 1420</a></span><span class="preprocessor">#define AT91C_CAN_CANEN     ( ( unsigned int ) 0x1 &lt;&lt; 0 )  </span><span class="comment">/* (CAN) CAN Controller Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a40183e67ee0cd76efd705bd1dfd5aa46"> 1421</a></span><span class="preprocessor">#define AT91C_CAN_LPM       ( ( unsigned int ) 0x1 &lt;&lt; 1 )  </span><span class="comment">/* (CAN) Disable/Enable Low Power Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aaafe0369da03772016177a069c9b9859"> 1422</a></span><span class="preprocessor">#define AT91C_CAN_ABM       ( ( unsigned int ) 0x1 &lt;&lt; 2 )  </span><span class="comment">/* (CAN) Disable/Enable Autobaud/Listen Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa98598ad8488b07b06aa44b78a103977"> 1423</a></span><span class="preprocessor">#define AT91C_CAN_OVL       ( ( unsigned int ) 0x1 &lt;&lt; 3 )  </span><span class="comment">/* (CAN) Disable/Enable Overload Frame */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a78cc70d7849efe26902171d7291361ae"> 1424</a></span><span class="preprocessor">#define AT91C_CAN_TEOF      ( ( unsigned int ) 0x1 &lt;&lt; 4 )  </span><span class="comment">/* (CAN) Time Stamp messages at each end of Frame */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1d2ac787041ae17c6e928caaf65495b9"> 1425</a></span><span class="preprocessor">#define AT91C_CAN_TTM       ( ( unsigned int ) 0x1 &lt;&lt; 5 )  </span><span class="comment">/* (CAN) Disable/Enable Time Trigger Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa9442ae627eaf3978f115ff4fcbd6fbc"> 1426</a></span><span class="preprocessor">#define AT91C_CAN_TIMFRZ    ( ( unsigned int ) 0x1 &lt;&lt; 6 )  </span><span class="comment">/* (CAN) Enable Timer Freeze */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a12ff83a4043c25ce5e95c270963a15ac"> 1427</a></span><span class="preprocessor">#define AT91C_CAN_DRPT      ( ( unsigned int ) 0x1 &lt;&lt; 7 )  </span><span class="comment">/* (CAN) Disable Repeat */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"> 1428</span><span class="comment">/* -------- CAN_IER : (CAN Offset: 0x4) CAN Interrupt Enable Register -------- */</span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a95cb273e1f07b4f7318d992e79f1d266"> 1429</a></span><span class="preprocessor">#define AT91C_CAN_MB0       ( ( unsigned int ) 0x1 &lt;&lt; 0 )  </span><span class="comment">/* (CAN) Mailbox 0 Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad1b346268355084f920449b3feb0e219"> 1430</a></span><span class="preprocessor">#define AT91C_CAN_MB1       ( ( unsigned int ) 0x1 &lt;&lt; 1 )  </span><span class="comment">/* (CAN) Mailbox 1 Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a414a33e3c2902c9489f2387fa4e0ec69"> 1431</a></span><span class="preprocessor">#define AT91C_CAN_MB2       ( ( unsigned int ) 0x1 &lt;&lt; 2 )  </span><span class="comment">/* (CAN) Mailbox 2 Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a651ec9fd742edb09e03de084a0b4f28d"> 1432</a></span><span class="preprocessor">#define AT91C_CAN_MB3       ( ( unsigned int ) 0x1 &lt;&lt; 3 )  </span><span class="comment">/* (CAN) Mailbox 3 Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a47f817f1d6d6321a396a2419cd4b87cc"> 1433</a></span><span class="preprocessor">#define AT91C_CAN_MB4       ( ( unsigned int ) 0x1 &lt;&lt; 4 )  </span><span class="comment">/* (CAN) Mailbox 4 Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa9f84d6d5145453d51ae6d4d11344cfe"> 1434</a></span><span class="preprocessor">#define AT91C_CAN_MB5       ( ( unsigned int ) 0x1 &lt;&lt; 5 )  </span><span class="comment">/* (CAN) Mailbox 5 Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ade10d14dd0630a3083358e6b6f1a3f5a"> 1435</a></span><span class="preprocessor">#define AT91C_CAN_MB6       ( ( unsigned int ) 0x1 &lt;&lt; 6 )  </span><span class="comment">/* (CAN) Mailbox 6 Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae35d41d221dd88c02113a34b86c27e19"> 1436</a></span><span class="preprocessor">#define AT91C_CAN_MB7       ( ( unsigned int ) 0x1 &lt;&lt; 7 )  </span><span class="comment">/* (CAN) Mailbox 7 Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab04f5e985425f64d28913da36faeb6bc"> 1437</a></span><span class="preprocessor">#define AT91C_CAN_MB8       ( ( unsigned int ) 0x1 &lt;&lt; 8 )  </span><span class="comment">/* (CAN) Mailbox 8 Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aabecd7e0d839b454f128e4991b8228e4"> 1438</a></span><span class="preprocessor">#define AT91C_CAN_MB9       ( ( unsigned int ) 0x1 &lt;&lt; 9 )  </span><span class="comment">/* (CAN) Mailbox 9 Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad617f8e31d358b190fb4bcdadf04d147"> 1439</a></span><span class="preprocessor">#define AT91C_CAN_MB10      ( ( unsigned int ) 0x1 &lt;&lt; 10 ) </span><span class="comment">/* (CAN) Mailbox 10 Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a160af6c5efbf4ec2258f1abf3f8bae79"> 1440</a></span><span class="preprocessor">#define AT91C_CAN_MB11      ( ( unsigned int ) 0x1 &lt;&lt; 11 ) </span><span class="comment">/* (CAN) Mailbox 11 Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a64247eb2185b47a6ad214e51302bb40a"> 1441</a></span><span class="preprocessor">#define AT91C_CAN_MB12      ( ( unsigned int ) 0x1 &lt;&lt; 12 ) </span><span class="comment">/* (CAN) Mailbox 12 Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a882a4dbfe96405742621142ea86f9a00"> 1442</a></span><span class="preprocessor">#define AT91C_CAN_MB13      ( ( unsigned int ) 0x1 &lt;&lt; 13 ) </span><span class="comment">/* (CAN) Mailbox 13 Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad84d31047fe5374b0d902f1472958be9"> 1443</a></span><span class="preprocessor">#define AT91C_CAN_MB14      ( ( unsigned int ) 0x1 &lt;&lt; 14 ) </span><span class="comment">/* (CAN) Mailbox 14 Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac553e5e8682068297501da33b71d7ebb"> 1444</a></span><span class="preprocessor">#define AT91C_CAN_MB15      ( ( unsigned int ) 0x1 &lt;&lt; 15 ) </span><span class="comment">/* (CAN) Mailbox 15 Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a7bc0e531a7e7d34ca0c33a7a315779f5"> 1445</a></span><span class="preprocessor">#define AT91C_CAN_ERRA      ( ( unsigned int ) 0x1 &lt;&lt; 16 ) </span><span class="comment">/* (CAN) Error Active Mode Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a427bbe284c4fe904b8da8305be3f9e6f"> 1446</a></span><span class="preprocessor">#define AT91C_CAN_WARN      ( ( unsigned int ) 0x1 &lt;&lt; 17 ) </span><span class="comment">/* (CAN) Warning Limit Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a4e814893a21894eb09d72d492eb5cff5"> 1447</a></span><span class="preprocessor">#define AT91C_CAN_ERRP      ( ( unsigned int ) 0x1 &lt;&lt; 18 ) </span><span class="comment">/* (CAN) Error Passive Mode Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9e146b433b854574a042907c3a79c056"> 1448</a></span><span class="preprocessor">#define AT91C_CAN_BOFF      ( ( unsigned int ) 0x1 &lt;&lt; 19 ) </span><span class="comment">/* (CAN) Bus Off Mode Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a0b46a485b19b0ca062e6ff359104527c"> 1449</a></span><span class="preprocessor">#define AT91C_CAN_SLEEP     ( ( unsigned int ) 0x1 &lt;&lt; 20 ) </span><span class="comment">/* (CAN) Sleep Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae4dd4af4371ca3709a08fcf0d549258c"> 1450</a></span><span class="preprocessor">#define AT91C_CAN_WAKEUP    ( ( unsigned int ) 0x1 &lt;&lt; 21 ) </span><span class="comment">/* (CAN) Wakeup Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a53ff22954eff7c02feed2fece19fe76d"> 1451</a></span><span class="preprocessor">#define AT91C_CAN_TOVF      ( ( unsigned int ) 0x1 &lt;&lt; 22 ) </span><span class="comment">/* (CAN) Timer Overflow Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1f89ac5882ea15e78ba3b7ec23d017bf"> 1452</a></span><span class="preprocessor">#define AT91C_CAN_TSTP      ( ( unsigned int ) 0x1 &lt;&lt; 23 ) </span><span class="comment">/* (CAN) Timestamp Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a5ec76a618fc9118ad9712a4a7ed5269d"> 1453</a></span><span class="preprocessor">#define AT91C_CAN_CERR      ( ( unsigned int ) 0x1 &lt;&lt; 24 ) </span><span class="comment">/* (CAN) CRC Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a05db13db14430dfdb30f5e6f618394c4"> 1454</a></span><span class="preprocessor">#define AT91C_CAN_SERR      ( ( unsigned int ) 0x1 &lt;&lt; 25 ) </span><span class="comment">/* (CAN) Stuffing Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9f02f0791df5f9e828376c207804fea9"> 1455</a></span><span class="preprocessor">#define AT91C_CAN_AERR      ( ( unsigned int ) 0x1 &lt;&lt; 26 ) </span><span class="comment">/* (CAN) Acknowledgment Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae9b1ea617bf103d41945b2f65b5dd47b"> 1456</a></span><span class="preprocessor">#define AT91C_CAN_FERR      ( ( unsigned int ) 0x1 &lt;&lt; 27 ) </span><span class="comment">/* (CAN) Form Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#acc61b85f0f6df808ea59c85520298159"> 1457</a></span><span class="preprocessor">#define AT91C_CAN_BERR      ( ( unsigned int ) 0x1 &lt;&lt; 28 ) </span><span class="comment">/* (CAN) Bit Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span><span class="comment">/* -------- CAN_IDR : (CAN Offset: 0x8) CAN Interrupt Disable Register -------- */</span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span><span class="comment">/* -------- CAN_IMR : (CAN Offset: 0xc) CAN Interrupt Mask Register -------- */</span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span><span class="comment">/* -------- CAN_SR : (CAN Offset: 0x10) CAN Status Register -------- */</span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab037e22b0ae0fb3e5e71f9ce143ee0f0"> 1461</a></span><span class="preprocessor">#define AT91C_CAN_RBSY      ( ( unsigned int ) 0x1 &lt;&lt; 29 )   </span><span class="comment">/* (CAN) Receiver Busy */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a57a6fd5ebefb7e9cb18c3bdfcd2ea40d"> 1462</a></span><span class="preprocessor">#define AT91C_CAN_TBSY      ( ( unsigned int ) 0x1 &lt;&lt; 30 )   </span><span class="comment">/* (CAN) Transmitter Busy */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a615fcd2f22304a513ba8b4af9be3e9da"> 1463</a></span><span class="preprocessor">#define AT91C_CAN_OVLY      ( ( unsigned int ) 0x1 &lt;&lt; 31 )   </span><span class="comment">/* (CAN) Overload Busy */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span><span class="comment">/* -------- CAN_BR : (CAN Offset: 0x14) CAN Baudrate Register -------- */</span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae29678eb6c2af2727353216004bc23e1"> 1465</a></span><span class="preprocessor">#define AT91C_CAN_PHASE2    ( ( unsigned int ) 0x7 &lt;&lt; 0 )    </span><span class="comment">/* (CAN) Phase 2 segment */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#abcf12f1efa6d9dfb2fcb3c520a201142"> 1466</a></span><span class="preprocessor">#define AT91C_CAN_PHASE1    ( ( unsigned int ) 0x7 &lt;&lt; 4 )    </span><span class="comment">/* (CAN) Phase 1 segment */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af62e26b224eb796a5748da733abe4b44"> 1467</a></span><span class="preprocessor">#define AT91C_CAN_PROPAG    ( ( unsigned int ) 0x7 &lt;&lt; 8 )    </span><span class="comment">/* (CAN) Programmation time segment */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1a17b4c97adc8581bc574de39a7baf56"> 1468</a></span><span class="preprocessor">#define AT91C_CAN_SYNC      ( ( unsigned int ) 0x3 &lt;&lt; 12 )   </span><span class="comment">/* (CAN) Re-synchronization jump width segment */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac08c580d1104dbcb56dc2395a67e0c32"> 1469</a></span><span class="preprocessor">#define AT91C_CAN_BRP       ( ( unsigned int ) 0x7F &lt;&lt; 16 )  </span><span class="comment">/* (CAN) Baudrate Prescaler */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a0ba88a48816b29ad4ed9f2311b1e7e7a"> 1470</a></span><span class="preprocessor">#define AT91C_CAN_SMP       ( ( unsigned int ) 0x1 &lt;&lt; 24 )   </span><span class="comment">/* (CAN) Sampling mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span><span class="comment">/* -------- CAN_TIM : (CAN Offset: 0x18) CAN Timer Register -------- */</span></div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a6bd1e977313baa63ceb4cf84b582299a"> 1472</a></span><span class="preprocessor">#define AT91C_CAN_TIMER     ( ( unsigned int ) 0xFFFF &lt;&lt; 0 ) </span><span class="comment">/* (CAN) Timer field */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span><span class="comment">/* -------- CAN_TIMESTP : (CAN Offset: 0x1c) CAN Timestamp Register -------- */</span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span><span class="comment">/* -------- CAN_ECR : (CAN Offset: 0x20) CAN Error Counter Register -------- */</span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1512af0cfd6d1f660b0bc3586dc6d6eb"> 1475</a></span><span class="preprocessor">#define AT91C_CAN_REC       ( ( unsigned int ) 0xFF &lt;&lt; 0 )  </span><span class="comment">/* (CAN) Receive Error Counter */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a4191d2a74d7d781f9a8c8998904800c7"> 1476</a></span><span class="preprocessor">#define AT91C_CAN_TEC       ( ( unsigned int ) 0xFF &lt;&lt; 16 ) </span><span class="comment">/* (CAN) Transmit Error Counter */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span><span class="comment">/* -------- CAN_TCR : (CAN Offset: 0x24) CAN Transfer Command Register -------- */</span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a21b8fdd4c7d8cfae85459c859618b2c3"> 1478</a></span><span class="preprocessor">#define AT91C_CAN_TIMRST    ( ( unsigned int ) 0x1 &lt;&lt; 31 )  </span><span class="comment">/* (CAN) Timer Reset Field */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span><span class="comment">/* -------- CAN_ACR : (CAN Offset: 0x28) CAN Abort Command Register -------- */</span></div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span> </div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span><span class="comment">/*              SOFTWARE API DEFINITION  FOR Ethernet MAC 10/100 */</span></div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"> 1484</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct___a_t91_s___e_m_a_c.html">_AT91S_EMAC</a></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span>{</div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#ace303bb60c1bf51170cc93484581bbd0">EMAC_NCR</a>;        <span class="comment">/* Network Control Register */</span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#ac83e2b14fbd21b3bc1553b8943f15482">EMAC_NCFGR</a>;      <span class="comment">/* Network Configuration Register */</span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a54235f26bbd72cd5337f44d3bab869b2">EMAC_NSR</a>;        <span class="comment">/* Network Status Register */</span></div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___e_m_a_c.html#afe82bab0fca2b9327958105138c7ceb9">Reserved0</a>[ 2 ];  <span class="comment">/* */</span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a018b6d5a56f5288b155f03f9614bc0ea">EMAC_TSR</a>;        <span class="comment">/* Transmit Status Register */</span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a8cd087d097ebce1cdac58c04d69d6fe7">EMAC_RBQP</a>;       <span class="comment">/* Receive Buffer Queue Pointer */</span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"> 1492</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a09195938364b3fbeb04315cd2a796539">EMAC_TBQP</a>;       <span class="comment">/* Transmit Buffer Queue Pointer */</span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a9b67c87744f4cbcfb453895faa342f2c">EMAC_RSR</a>;        <span class="comment">/* Receive Status Register */</span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a7f2015eec476e55cebcf7a1629071bfd">EMAC_ISR</a>;        <span class="comment">/* Interrupt Status Register */</span></div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"> 1495</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a3c18ef69a8cf2eccb6c005edff7409cd">EMAC_IER</a>;        <span class="comment">/* Interrupt Enable Register */</span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a51c4d668d1e91b17e947ffb95b938256">EMAC_IDR</a>;        <span class="comment">/* Interrupt Disable Register */</span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a2aaff95ad744632ee60684a7cb7b302d">EMAC_IMR</a>;        <span class="comment">/* Interrupt Mask Register */</span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a38a80fc41435d8a92627b1c1819634bc">EMAC_MAN</a>;        <span class="comment">/* PHY Maintenance Register */</span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#aa19ab9a71e9c8490279e0c0ad08b458a">EMAC_PTR</a>;        <span class="comment">/* Pause Time Register */</span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a3e154a39cedad7e6cdb80a3ddcfed508">EMAC_PFR</a>;        <span class="comment">/* Pause Frames received Register */</span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"> 1501</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a7ea6da1248903c7952d7d4094b9d8b7a">EMAC_FTO</a>;        <span class="comment">/* Frames Transmitted OK Register */</span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a70653fa5da630919db2cb8271f2d9829">EMAC_SCF</a>;        <span class="comment">/* Single Collision Frame Register */</span></div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a6e2064c28e40a2056894a7c97d44ddd1">EMAC_MCF</a>;        <span class="comment">/* Multiple Collision Frame Register */</span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a1b1efc5af7d3229c42e928f707c89993">EMAC_FRO</a>;        <span class="comment">/* Frames Received OK Register */</span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a71b642519a59230afd17f5e0c7f68db0">EMAC_FCSE</a>;       <span class="comment">/* Frame Check Sequence Error Register */</span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a0daa9b748559056d49718bb4910e7649">EMAC_ALE</a>;        <span class="comment">/* Alignment Error Register */</span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a502497931c0d807d392f3d0e306fa43c">EMAC_DTF</a>;        <span class="comment">/* Deferred Transmission Frame Register */</span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a06915ff3f0e80e38cc8d92f814d6759f">EMAC_LCOL</a>;       <span class="comment">/* Late Collision Register */</span></div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#ab09d4197b2882531151d64bcf318238a">EMAC_ECOL</a>;       <span class="comment">/* Excessive Collision Register */</span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a9fddb7ee91865b94975018e78eaa3edb">EMAC_TUND</a>;       <span class="comment">/* Transmit Underrun Error Register */</span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#aec7187645b2891cc797c9ac2b4d3e52a">EMAC_CSE</a>;        <span class="comment">/* Carrier Sense Error Register */</span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a709e5588fd7b2991fc82631c332af313">EMAC_RRE</a>;        <span class="comment">/* Receive Ressource Error Register */</span></div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#aa7e0fd9f5846406f6a19bf55784cc6a7">EMAC_ROV</a>;        <span class="comment">/* Receive Overrun Errors Register */</span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a727b1c948a274b579793e11589c58114">EMAC_RSE</a>;        <span class="comment">/* Receive Symbol Errors Register */</span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#ad5dc46cba19c369299f62fb099e1da9a">EMAC_ELE</a>;        <span class="comment">/* Excessive Length Errors Register */</span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#af675d99f134893a2535246cefa061efe">EMAC_RJA</a>;        <span class="comment">/* Receive Jabbers Register */</span></div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"> 1517</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a53b256ff3fdbbf65e6f6efe54e81335a">EMAC_USF</a>;        <span class="comment">/* Undersize Frames Register */</span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"> 1518</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#afc523b14a1b0f8f0aa529f7dc9ddc894">EMAC_STE</a>;        <span class="comment">/* SQE Test Error Register */</span></div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"> 1519</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a5f506e4116a536a487203e866364cccf">EMAC_RLE</a>;        <span class="comment">/* Receive Length Field Mismatch Register */</span></div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"> 1520</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a119a7b33290630f4178c12db4b32d19b">EMAC_TPF</a>;        <span class="comment">/* Transmitted Pause Frames Register */</span></div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"> 1521</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a1e5504d4f8543bc3eb71c6c2b56d1b8b">EMAC_HRB</a>;        <span class="comment">/* Hash Address Bottom[31:0] */</span></div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a696bba0a4318dbff55235c5eedf9b571">EMAC_HRT</a>;        <span class="comment">/* Hash Address Top[63:32] */</span></div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a8bbccf460ce309ab87bb16bdd54fce1d">EMAC_SA1L</a>;       <span class="comment">/* Specific Address 1 Bottom, First 4 bytes */</span></div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a3800a621fca5324a32c88b7764bfabcf">EMAC_SA1H</a>;       <span class="comment">/* Specific Address 1 Top, Last 2 bytes */</span></div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a18a41a0b99621f461a68dec098d96e69">EMAC_SA2L</a>;       <span class="comment">/* Specific Address 2 Bottom, First 4 bytes */</span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a93cc2dddf38bd639924cb55010b7680f">EMAC_SA2H</a>;       <span class="comment">/* Specific Address 2 Top, Last 2 bytes */</span></div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"> 1527</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a4d8e534ec1f6276014cc927caf04d20c">EMAC_SA3L</a>;       <span class="comment">/* Specific Address 3 Bottom, First 4 bytes */</span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a5b18d7e943b1475627579d4fcf80d964">EMAC_SA3H</a>;       <span class="comment">/* Specific Address 3 Top, Last 2 bytes */</span></div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"> 1529</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a41d61bf39d7147d943a18f6667ecbaa2">EMAC_SA4L</a>;       <span class="comment">/* Specific Address 4 Bottom, First 4 bytes */</span></div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"> 1530</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a3b0fdda2888b74952d3a76d3ce58e113">EMAC_SA4H</a>;       <span class="comment">/* Specific Address 4 Top, Last 2 bytes */</span></div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a2327690f1ef8520a70ce247e0ce164aa">EMAC_TID</a>;        <span class="comment">/* Type ID Checking Register */</span></div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#ae71ace99ca70fce139eaedd387d79c32">EMAC_TPQ</a>;        <span class="comment">/* Transmit Pause Quantum Register */</span></div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a21498cf271cd471947b65b27c7bd1c28">EMAC_USRIO</a>;      <span class="comment">/* USER Input/Output Register */</span></div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#ad77edb678159076670128d06b0126f79">EMAC_WOL</a>;        <span class="comment">/* Wake On LAN Register */</span></div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___e_m_a_c.html#ad18629e06269c2dd5e5fa739f477b9bd">Reserved1</a>[ 13 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a2d7f2d54632f54ead42281862cc03ddf">EMAC_REV</a>;        <span class="comment">/* Revision Register */</span></div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1a73a399daa88a2caeeec4bc08a4dcdd"> 1537</a></span>} <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a3cfa7ec7589324df67c3d579e4c94199">AT91S_EMAC</a>, * <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a1a73a399daa88a2caeeec4bc08a4dcdd">AT91PS_EMAC</a>;</div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span> </div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"> 1539</span><span class="comment">/* -------- EMAC_NCR : (EMAC Offset: 0x0)  -------- */</span></div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af6a21e460ed495bf7b687e3f013d1eab"> 1540</a></span><span class="preprocessor">#define AT91C_EMAC_LB                   ( ( unsigned int ) 0x1 &lt;&lt; 0 )  </span><span class="comment">/* (EMAC) Loopback. Optional. When set, loopback signal is at high level. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad3c2317d5a210a1109636c28f578a997"> 1541</a></span><span class="preprocessor">#define AT91C_EMAC_LLB                  ( ( unsigned int ) 0x1 &lt;&lt; 1 )  </span><span class="comment">/* (EMAC) Loopback local. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1b0fe10d8cab000f88effc6f165cba9e"> 1542</a></span><span class="preprocessor">#define AT91C_EMAC_RE                   ( ( unsigned int ) 0x1 &lt;&lt; 2 )  </span><span class="comment">/* (EMAC) Receive enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af7aefbe870a9e1e398321bc6f4f5c9d3"> 1543</a></span><span class="preprocessor">#define AT91C_EMAC_TE                   ( ( unsigned int ) 0x1 &lt;&lt; 3 )  </span><span class="comment">/* (EMAC) Transmit enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a3b12fdd4df286d8ebfcee60624763c0c"> 1544</a></span><span class="preprocessor">#define AT91C_EMAC_MPE                  ( ( unsigned int ) 0x1 &lt;&lt; 4 )  </span><span class="comment">/* (EMAC) Management port enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a8fdf531255bf369921763d38e4c51aea"> 1545</a></span><span class="preprocessor">#define AT91C_EMAC_CLRSTAT              ( ( unsigned int ) 0x1 &lt;&lt; 5 )  </span><span class="comment">/* (EMAC) Clear statistics registers. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a7c79d0ef273f4e3ad34f7c6fbdac53af"> 1546</a></span><span class="preprocessor">#define AT91C_EMAC_INCSTAT              ( ( unsigned int ) 0x1 &lt;&lt; 6 )  </span><span class="comment">/* (EMAC) Increment statistics registers. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a3dcb6030273864b8c21f68b5d4e796d8"> 1547</a></span><span class="preprocessor">#define AT91C_EMAC_WESTAT               ( ( unsigned int ) 0x1 &lt;&lt; 7 )  </span><span class="comment">/* (EMAC) Write enable for statistics registers. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af7b70a9ac59f31287a02a9f35f2d0639"> 1548</a></span><span class="preprocessor">#define AT91C_EMAC_BP                   ( ( unsigned int ) 0x1 &lt;&lt; 8 )  </span><span class="comment">/* (EMAC) Back pressure. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1f1878d465c4cb1d0528f2dc4289508a"> 1549</a></span><span class="preprocessor">#define AT91C_EMAC_TSTART               ( ( unsigned int ) 0x1 &lt;&lt; 9 )  </span><span class="comment">/* (EMAC) Start Transmission. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a594964fd18c366c0803b359f80d3e356"> 1550</a></span><span class="preprocessor">#define AT91C_EMAC_THALT                ( ( unsigned int ) 0x1 &lt;&lt; 10 ) </span><span class="comment">/* (EMAC) Transmission Halt. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a42ca42907474b57c4f7b24122bb99620"> 1551</a></span><span class="preprocessor">#define AT91C_EMAC_TPFR                 ( ( unsigned int ) 0x1 &lt;&lt; 11 ) </span><span class="comment">/* (EMAC) Transmit pause frame */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad001ef776bf0128451676ec9e3941e2c"> 1552</a></span><span class="preprocessor">#define AT91C_EMAC_TZQ                  ( ( unsigned int ) 0x1 &lt;&lt; 12 ) </span><span class="comment">/* (EMAC) Transmit zero quantum pause frame */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"> 1553</span><span class="comment">/* -------- EMAC_NCFGR : (EMAC Offset: 0x4) Network Configuration Register -------- */</span></div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1b048f7972904450991eed94ff33ad87"> 1554</a></span><span class="preprocessor">#define AT91C_EMAC_SPD                  ( ( unsigned int ) 0x1 &lt;&lt; 0 )  </span><span class="comment">/* (EMAC) Speed. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a095b1a91b5aa960c300cb4563a70b81b"> 1555</a></span><span class="preprocessor">#define AT91C_EMAC_FD                   ( ( unsigned int ) 0x1 &lt;&lt; 1 )  </span><span class="comment">/* (EMAC) Full duplex. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a3dec64ac6abe553b9f31f0063fa60d22"> 1556</a></span><span class="preprocessor">#define AT91C_EMAC_JFRAME               ( ( unsigned int ) 0x1 &lt;&lt; 3 )  </span><span class="comment">/* (EMAC) Jumbo Frames. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a5e18ccd50fcd7d40054de02bc21edd35"> 1557</a></span><span class="preprocessor">#define AT91C_EMAC_CAF                  ( ( unsigned int ) 0x1 &lt;&lt; 4 )  </span><span class="comment">/* (EMAC) Copy all frames. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa70fcdda119fd671ac97cabc605b1f57"> 1558</a></span><span class="preprocessor">#define AT91C_EMAC_NBC                  ( ( unsigned int ) 0x1 &lt;&lt; 5 )  </span><span class="comment">/* (EMAC) No broadcast. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#abb6de16607b31f958c282836acced174"> 1559</a></span><span class="preprocessor">#define AT91C_EMAC_MTI                  ( ( unsigned int ) 0x1 &lt;&lt; 6 )  </span><span class="comment">/* (EMAC) Multicast hash event enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a2a2bada346551ff1c606e4cdb3bf5de5"> 1560</a></span><span class="preprocessor">#define AT91C_EMAC_UNI                  ( ( unsigned int ) 0x1 &lt;&lt; 7 )  </span><span class="comment">/* (EMAC) Unicast hash enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1be80ef9ff4599a093dc6cef978268e0"> 1561</a></span><span class="preprocessor">#define AT91C_EMAC_BIG                  ( ( unsigned int ) 0x1 &lt;&lt; 8 )  </span><span class="comment">/* (EMAC) Receive 1522 bytes. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a5cff7035de37b79c9990bf39f4b898cc"> 1562</a></span><span class="preprocessor">#define AT91C_EMAC_EAE                  ( ( unsigned int ) 0x1 &lt;&lt; 9 )  </span><span class="comment">/* (EMAC) External address match enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a8461a24ea6f5a81caa094699e7e5d693"> 1563</a></span><span class="preprocessor">#define AT91C_EMAC_CLK                  ( ( unsigned int ) 0x3 &lt;&lt; 10 ) </span><span class="comment">/* (EMAC) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a4104b64368822dad403c08797dfd6d4a"> 1564</a></span><span class="preprocessor">#define     AT91C_EMAC_CLK_HCLK_8       ( ( unsigned int ) 0x0 &lt;&lt; 10 ) </span><span class="comment">/* (EMAC) HCLK divided by 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a6a4a2e8fb57c505b4d645d13f0b724b9"> 1565</a></span><span class="preprocessor">#define     AT91C_EMAC_CLK_HCLK_16      ( ( unsigned int ) 0x1 &lt;&lt; 10 ) </span><span class="comment">/* (EMAC) HCLK divided by 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aae38c88475a502d8ffc831f8f45af847"> 1566</a></span><span class="preprocessor">#define     AT91C_EMAC_CLK_HCLK_32      ( ( unsigned int ) 0x2 &lt;&lt; 10 ) </span><span class="comment">/* (EMAC) HCLK divided by 32 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a99f8ae7bfe0d8659b1f1a23985707782"> 1567</a></span><span class="preprocessor">#define     AT91C_EMAC_CLK_HCLK_64      ( ( unsigned int ) 0x3 &lt;&lt; 10 ) </span><span class="comment">/* (EMAC) HCLK divided by 64 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#adec20b4cc94e4345fe794d9b1712a845"> 1568</a></span><span class="preprocessor">#define AT91C_EMAC_RTY                  ( ( unsigned int ) 0x1 &lt;&lt; 12 ) </span><span class="comment">/* (EMAC) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a02816c280f95ec8852069c02df1bafed"> 1569</a></span><span class="preprocessor">#define AT91C_EMAC_PAE                  ( ( unsigned int ) 0x1 &lt;&lt; 13 ) </span><span class="comment">/* (EMAC) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab8bc5bbcb09420d6fef738bea1c2cf39"> 1570</a></span><span class="preprocessor">#define AT91C_EMAC_RBOF                 ( ( unsigned int ) 0x3 &lt;&lt; 14 ) </span><span class="comment">/* (EMAC) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9042e2012ff6ea357f463e6e7d6b0fe4"> 1571</a></span><span class="preprocessor">#define     AT91C_EMAC_RBOF_OFFSET_0    ( ( unsigned int ) 0x0 &lt;&lt; 14 ) </span><span class="comment">/* (EMAC) no offset from start of receive buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac075db624b7b2b761b23b2ef86417ea2"> 1572</a></span><span class="preprocessor">#define     AT91C_EMAC_RBOF_OFFSET_1    ( ( unsigned int ) 0x1 &lt;&lt; 14 ) </span><span class="comment">/* (EMAC) one byte offset from start of receive buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a8c3898e3b482c694fd3b69c93f3cb827"> 1573</a></span><span class="preprocessor">#define     AT91C_EMAC_RBOF_OFFSET_2    ( ( unsigned int ) 0x2 &lt;&lt; 14 ) </span><span class="comment">/* (EMAC) two bytes offset from start of receive buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a5d8f458c356f6bc56fcbf6323334aa52"> 1574</a></span><span class="preprocessor">#define     AT91C_EMAC_RBOF_OFFSET_3    ( ( unsigned int ) 0x3 &lt;&lt; 14 ) </span><span class="comment">/* (EMAC) three bytes offset from start of receive buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#abf509e246096749bcfa34b26932317ef"> 1575</a></span><span class="preprocessor">#define AT91C_EMAC_RLCE                 ( ( unsigned int ) 0x1 &lt;&lt; 16 ) </span><span class="comment">/* (EMAC) Receive Length field Checking Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a742ae5021fe152182bf6950a9f1f18ae"> 1576</a></span><span class="preprocessor">#define AT91C_EMAC_DRFCS                ( ( unsigned int ) 0x1 &lt;&lt; 17 ) </span><span class="comment">/* (EMAC) Discard Receive FCS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac9959e1cbcc97b0790c6944867f0c505"> 1577</a></span><span class="preprocessor">#define AT91C_EMAC_EFRHD                ( ( unsigned int ) 0x1 &lt;&lt; 18 ) </span><span class="comment">/* (EMAC) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a349bedaf39d08bb9b1cd019b01f606b8"> 1578</a></span><span class="preprocessor">#define AT91C_EMAC_IRXFCS               ( ( unsigned int ) 0x1 &lt;&lt; 19 ) </span><span class="comment">/* (EMAC) Ignore RX FCS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span><span class="comment">/* -------- EMAC_NSR : (EMAC Offset: 0x8) Network Status Register -------- */</span></div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab64dac09c11ff25cfee2fb0c9ec95201"> 1580</a></span><span class="preprocessor">#define AT91C_EMAC_LINKR                ( ( unsigned int ) 0x1 &lt;&lt; 0 )  </span><span class="comment">/* (EMAC) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a0f74e421d7cb42183afb7555a7a974f4"> 1581</a></span><span class="preprocessor">#define AT91C_EMAC_MDIO                 ( ( unsigned int ) 0x1 &lt;&lt; 1 )  </span><span class="comment">/* (EMAC) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad55d53f784a3811165a8f6fa420a9bc0"> 1582</a></span><span class="preprocessor">#define AT91C_EMAC_IDLE                 ( ( unsigned int ) 0x1 &lt;&lt; 2 )  </span><span class="comment">/* (EMAC) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span><span class="comment">/* -------- EMAC_TSR : (EMAC Offset: 0x14) Transmit Status Register -------- */</span></div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a292f2131a22ea607950ee55fadd0c799"> 1584</a></span><span class="preprocessor">#define AT91C_EMAC_UBR                  ( ( unsigned int ) 0x1 &lt;&lt; 0 )  </span><span class="comment">/* (EMAC) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1cdb5814a0f35f465bf8e6fc905d765c"> 1585</a></span><span class="preprocessor">#define AT91C_EMAC_COL                  ( ( unsigned int ) 0x1 &lt;&lt; 1 )  </span><span class="comment">/* (EMAC) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aafdb8c9ae93b8cadbb1cc9b43deec9b8"> 1586</a></span><span class="preprocessor">#define AT91C_EMAC_RLES                 ( ( unsigned int ) 0x1 &lt;&lt; 2 )  </span><span class="comment">/* (EMAC) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a0f74d41566c37421750a97bdf35e92eb"> 1587</a></span><span class="preprocessor">#define AT91C_EMAC_TGO                  ( ( unsigned int ) 0x1 &lt;&lt; 3 )  </span><span class="comment">/* (EMAC) Transmit Go */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1310ceda23ade5c28894a10bb02331dc"> 1588</a></span><span class="preprocessor">#define AT91C_EMAC_BEX                  ( ( unsigned int ) 0x1 &lt;&lt; 4 )  </span><span class="comment">/* (EMAC) Buffers exhausted mid frame */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad2c3b3736f14a481b58f20d376d91373"> 1589</a></span><span class="preprocessor">#define AT91C_EMAC_COMP                 ( ( unsigned int ) 0x1 &lt;&lt; 5 )  </span><span class="comment">/* (EMAC) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab8f4f7b6c1d11cdb422dd3cfe803f737"> 1590</a></span><span class="preprocessor">#define AT91C_EMAC_UND                  ( ( unsigned int ) 0x1 &lt;&lt; 6 )  </span><span class="comment">/* (EMAC) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span><span class="comment">/* -------- EMAC_RSR : (EMAC Offset: 0x20) Receive Status Register -------- */</span></div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a833823d7e99cb4f1ac4c041d7fb65084"> 1592</a></span><span class="preprocessor">#define AT91C_EMAC_BNA                  ( ( unsigned int ) 0x1 &lt;&lt; 0 )  </span><span class="comment">/* (EMAC) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a621973af6650154a4647e747c49d1bd1"> 1593</a></span><span class="preprocessor">#define AT91C_EMAC_REC                  ( ( unsigned int ) 0x1 &lt;&lt; 1 )  </span><span class="comment">/* (EMAC) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae10b600a40da3e84721209da8c460f1b"> 1594</a></span><span class="preprocessor">#define AT91C_EMAC_OVR                  ( ( unsigned int ) 0x1 &lt;&lt; 2 )  </span><span class="comment">/* (EMAC) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span><span class="comment">/* -------- EMAC_ISR : (EMAC Offset: 0x24) Interrupt Status Register -------- */</span></div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a2969b5f0dc29e2734e2a31c3bba12cdb"> 1596</a></span><span class="preprocessor">#define AT91C_EMAC_MFD                  ( ( unsigned int ) 0x1 &lt;&lt; 0 )  </span><span class="comment">/* (EMAC) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac557e84ed234c3903728e0471d001584"> 1597</a></span><span class="preprocessor">#define AT91C_EMAC_RCOMP                ( ( unsigned int ) 0x1 &lt;&lt; 1 )  </span><span class="comment">/* (EMAC) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a05d2712df3ef34180ebaedeb352edd5b"> 1598</a></span><span class="preprocessor">#define AT91C_EMAC_RXUBR                ( ( unsigned int ) 0x1 &lt;&lt; 2 )  </span><span class="comment">/* (EMAC) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a3a6337b310eb00c9f3746108c3e1013d"> 1599</a></span><span class="preprocessor">#define AT91C_EMAC_TXUBR                ( ( unsigned int ) 0x1 &lt;&lt; 3 )  </span><span class="comment">/* (EMAC) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a366bdc94a9383c594068cd7474ea6011"> 1600</a></span><span class="preprocessor">#define AT91C_EMAC_TUNDR                ( ( unsigned int ) 0x1 &lt;&lt; 4 )  </span><span class="comment">/* (EMAC) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1b671fad34ae9907653d20ebf1d863c3"> 1601</a></span><span class="preprocessor">#define AT91C_EMAC_RLEX                 ( ( unsigned int ) 0x1 &lt;&lt; 5 )  </span><span class="comment">/* (EMAC) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab393d098e619ce4ea081f6834e5ac39e"> 1602</a></span><span class="preprocessor">#define AT91C_EMAC_TXERR                ( ( unsigned int ) 0x1 &lt;&lt; 6 )  </span><span class="comment">/* (EMAC) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a8059d7148a2edefa6922f2637924cc34"> 1603</a></span><span class="preprocessor">#define AT91C_EMAC_TCOMP                ( ( unsigned int ) 0x1 &lt;&lt; 7 )  </span><span class="comment">/* (EMAC) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a8672f8eaa1b3370debe3b4718a6eb4cf"> 1604</a></span><span class="preprocessor">#define AT91C_EMAC_LINK                 ( ( unsigned int ) 0x1 &lt;&lt; 9 )  </span><span class="comment">/* (EMAC) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad649a2fe9be25ba643f373beb1c19d40"> 1605</a></span><span class="preprocessor">#define AT91C_EMAC_ROVR                 ( ( unsigned int ) 0x1 &lt;&lt; 10 ) </span><span class="comment">/* (EMAC) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa1975c4572153aed1e972ad1ffafd138"> 1606</a></span><span class="preprocessor">#define AT91C_EMAC_HRESP                ( ( unsigned int ) 0x1 &lt;&lt; 11 ) </span><span class="comment">/* (EMAC) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a6861523519d75c2a9d0f9a9b17a92c2d"> 1607</a></span><span class="preprocessor">#define AT91C_EMAC_PFRE                 ( ( unsigned int ) 0x1 &lt;&lt; 12 ) </span><span class="comment">/* (EMAC) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac955741f7361c516281979257873a457"> 1608</a></span><span class="preprocessor">#define AT91C_EMAC_PTZ                  ( ( unsigned int ) 0x1 &lt;&lt; 13 ) </span><span class="comment">/* (EMAC) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span><span class="comment">/* -------- EMAC_IER : (EMAC Offset: 0x28) Interrupt Enable Register -------- */</span></div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"> 1610</span><span class="comment">/* -------- EMAC_IDR : (EMAC Offset: 0x2c) Interrupt Disable Register -------- */</span></div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"> 1611</span><span class="comment">/* -------- EMAC_IMR : (EMAC Offset: 0x30) Interrupt Mask Register -------- */</span></div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"> 1612</span><span class="comment">/* -------- EMAC_MAN : (EMAC Offset: 0x34) PHY Maintenance Register -------- */</span></div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a56dc612391ec1552ffce4d92d17f37d5"> 1613</a></span><span class="preprocessor">#define AT91C_EMAC_DATA       ( ( unsigned int ) 0xFFFF &lt;&lt; 0 )  </span><span class="comment">/* (EMAC) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aac03e589f56b5092b153673b38b796dd"> 1614</a></span><span class="preprocessor">#define AT91C_EMAC_CODE       ( ( unsigned int ) 0x3 &lt;&lt; 16 )    </span><span class="comment">/* (EMAC) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab593dcb4abba66ae2aec258544108856"> 1615</a></span><span class="preprocessor">#define AT91C_EMAC_REGA       ( ( unsigned int ) 0x1F &lt;&lt; 18 )   </span><span class="comment">/* (EMAC) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a90a268f454ba2e6e4b66f3a3407ba4a1"> 1616</a></span><span class="preprocessor">#define AT91C_EMAC_PHYA       ( ( unsigned int ) 0x1F &lt;&lt; 23 )   </span><span class="comment">/* (EMAC) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aafa651b0b365371347e7a0c8782a75d9"> 1617</a></span><span class="preprocessor">#define AT91C_EMAC_RW         ( ( unsigned int ) 0x3 &lt;&lt; 28 )    </span><span class="comment">/* (EMAC) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae85497144f3a65cee1369512db2d6ecb"> 1618</a></span><span class="preprocessor">#define AT91C_EMAC_SOF        ( ( unsigned int ) 0x3 &lt;&lt; 30 )    </span><span class="comment">/* (EMAC) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"> 1619</span><span class="comment">/* -------- EMAC_USRIO : (EMAC Offset: 0xc0) USER Input Output Register -------- */</span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a312c43e80daba1033880e0aaf2d5a9c2"> 1620</a></span><span class="preprocessor">#define AT91C_EMAC_RMII       ( ( unsigned int ) 0x1 &lt;&lt; 0 )     </span><span class="comment">/* (EMAC) Reduce MII */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span><span class="comment">/* -------- EMAC_WOL : (EMAC Offset: 0xc4) Wake On LAN Register -------- */</span></div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a6d35ca3c29a4e54d736cadf33f7958d4"> 1622</a></span><span class="preprocessor">#define AT91C_EMAC_IP         ( ( unsigned int ) 0xFFFF &lt;&lt; 0 )  </span><span class="comment">/* (EMAC) ARP request IP address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa1073087ba2899be4936f4eab51c72fe"> 1623</a></span><span class="preprocessor">#define AT91C_EMAC_MAG        ( ( unsigned int ) 0x1 &lt;&lt; 16 )    </span><span class="comment">/* (EMAC) Magic packet event enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a08d12e3689cd8382596c742a3cd03334"> 1624</a></span><span class="preprocessor">#define AT91C_EMAC_ARP        ( ( unsigned int ) 0x1 &lt;&lt; 17 )    </span><span class="comment">/* (EMAC) ARP request event enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af842db57df9476f5e74286fb167e5450"> 1625</a></span><span class="preprocessor">#define AT91C_EMAC_SA1        ( ( unsigned int ) 0x1 &lt;&lt; 18 )    </span><span class="comment">/* (EMAC) Specific address register 1 event enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span><span class="comment">/* -------- EMAC_REV : (EMAC Offset: 0xfc) Revision Register -------- */</span></div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa032ed04dc01d5dba1d5f4cd993e4855"> 1627</a></span><span class="preprocessor">#define AT91C_EMAC_REVREF     ( ( unsigned int ) 0xFFFF &lt;&lt; 0 )  </span><span class="comment">/* (EMAC) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a3a28190d865b567bc046a9daef8ae097"> 1628</a></span><span class="preprocessor">#define AT91C_EMAC_PARTREF    ( ( unsigned int ) 0xFFFF &lt;&lt; 16 ) </span><span class="comment">/* (EMAC) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span> </div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span><span class="comment">/*              SOFTWARE API DEFINITION  FOR Analog to Digital Convertor */</span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct___a_t91_s___a_d_c.html">_AT91S_ADC</a></div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span>{</div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a3d82abd19ec83649cdda24829d114cbe">ADC_CR</a>;          <span class="comment">/* ADC Control Register */</span></div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"> 1636</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a875c9590c133ab1ad39e229e84a65329">ADC_MR</a>;          <span class="comment">/* ADC Mode Register */</span></div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"> 1637</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___a_d_c.html#a03592001549aa6f76212d9fe5492f025">Reserved0</a>[ 2 ];  <span class="comment">/* */</span></div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"> 1638</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a1579c941b9446dc5a91756e21f46c9df">ADC_CHER</a>;        <span class="comment">/* ADC Channel Enable Register */</span></div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"> 1639</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a024ae4e98b19b687a02572c529686386">ADC_CHDR</a>;        <span class="comment">/* ADC Channel Disable Register */</span></div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a6b35412af5fff64f33854c88d45a3b4e">ADC_CHSR</a>;        <span class="comment">/* ADC Channel Status Register */</span></div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a28f1f34c95f45ed67427b9fb3caf176f">ADC_SR</a>;          <span class="comment">/* ADC Status Register */</span></div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a539df5650ff76a507d0ac14dcddf2509">ADC_LCDR</a>;        <span class="comment">/* ADC Last Converted Data Register */</span></div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ae2cc5361f3fdff3bf869b9961325ec8f">ADC_IER</a>;         <span class="comment">/* ADC Interrupt Enable Register */</span></div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a68ec2d3d6b3c51270590bd0f13ccaa90">ADC_IDR</a>;         <span class="comment">/* ADC Interrupt Disable Register */</span></div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ab206a9ad40f5599a630d7dfac9589df8">ADC_IMR</a>;         <span class="comment">/* ADC Interrupt Mask Register */</span></div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a9c8203eff9594fbbd303c5e9a1e6160f">ADC_CDR0</a>;        <span class="comment">/* ADC Channel Data Register 0 */</span></div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#af6e10eeeffc7188843652d4ca62dc17b">ADC_CDR1</a>;        <span class="comment">/* ADC Channel Data Register 1 */</span></div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a6974d951c95a5610bfc9448bcc5811fa">ADC_CDR2</a>;        <span class="comment">/* ADC Channel Data Register 2 */</span></div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"> 1649</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#af000a4ca0d9ec72d839225f9827ff4a0">ADC_CDR3</a>;        <span class="comment">/* ADC Channel Data Register 3 */</span></div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"> 1650</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ae08fdf6ccf2b7155a04c01bf09236b93">ADC_CDR4</a>;        <span class="comment">/* ADC Channel Data Register 4 */</span></div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"> 1651</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a8a6e39176bc0ae64b3a05bd5087e0d6e">ADC_CDR5</a>;        <span class="comment">/* ADC Channel Data Register 5 */</span></div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"> 1652</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#af761589a8bcd7ca12ccc3de312fa2c95">ADC_CDR6</a>;        <span class="comment">/* ADC Channel Data Register 6 */</span></div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a0ff860dc31adc203e664795e11716e6d">ADC_CDR7</a>;        <span class="comment">/* ADC Channel Data Register 7 */</span></div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___a_d_c.html#ae30ceefa451decc6c570188f0645f2e2">Reserved1</a>[ 44 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"> 1655</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a08bdefb9668ebaf2a89b38a31df8e365">ADC_RPR</a>;         <span class="comment">/* Receive Pointer Register */</span></div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a64e1ac401d8c72abc1b6a0eb6727f7cb">ADC_RCR</a>;         <span class="comment">/* Receive Counter Register */</span></div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"> 1657</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a87e505f763fc4e3c9f99a3eefbf72712">ADC_TPR</a>;         <span class="comment">/* Transmit Pointer Register */</span></div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"> 1658</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a6be578d9a575af0311404de3730fcf96">ADC_TCR</a>;         <span class="comment">/* Transmit Counter Register */</span></div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"> 1659</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a636b8190672468cb1f58afb213ac8302">ADC_RNPR</a>;        <span class="comment">/* Receive Next Pointer Register */</span></div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#adc70c5e0e344db390438c995a655349d">ADC_RNCR</a>;        <span class="comment">/* Receive Next Counter Register */</span></div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a5b7924dc9e966ba40b43d3324227c60e">ADC_TNPR</a>;        <span class="comment">/* Transmit Next Pointer Register */</span></div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a9bcb47fd581c70c3147dba544be8b941">ADC_TNCR</a>;        <span class="comment">/* Transmit Next Counter Register */</span></div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a7a96f96a94b8ecfbb3581ac5b9c4aa63">ADC_PTCR</a>;        <span class="comment">/* PDC Transfer Control Register */</span></div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a8302e9db580d9eb22f9c5a302b4518db">ADC_PTSR</a>;        <span class="comment">/* PDC Transfer Status Register */</span></div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab225cc211eb5ecf188b398f1bd91f645"> 1665</a></span>} <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a45122ff97c03c6b6dfaebd3c7ae8730a">AT91S_ADC</a>, * <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ab225cc211eb5ecf188b398f1bd91f645">AT91PS_ADC</a>;</div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span> </div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span><span class="comment">/* -------- ADC_CR : (ADC Offset: 0x0) ADC Control Register -------- */</span></div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a972700edcba18d5ec76efb303adbad79"> 1668</a></span><span class="preprocessor">#define AT91C_ADC_SWRST                    ( ( unsigned int ) 0x1 &lt;&lt; 0 )   </span><span class="comment">/* (ADC) Software Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad799c86acf8342e36503ba1c25b073c7"> 1669</a></span><span class="preprocessor">#define AT91C_ADC_START                    ( ( unsigned int ) 0x1 &lt;&lt; 1 )   </span><span class="comment">/* (ADC) Start Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span><span class="comment">/* -------- ADC_MR : (ADC Offset: 0x4) ADC Mode Register -------- */</span></div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#afbadae557258fc5fdebd433c7c82e317"> 1671</a></span><span class="preprocessor">#define AT91C_ADC_TRGEN                    ( ( unsigned int ) 0x1 &lt;&lt; 0 )   </span><span class="comment">/* (ADC) Trigger Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad0fa67049a0c2e2c6d94fada1229174d"> 1672</a></span><span class="preprocessor">#define     AT91C_ADC_TRGEN_DIS            ( ( unsigned int ) 0x0 )        </span><span class="comment">/* (ADC) Hardware triggers are disabled. Starting a conversion is only possible by software */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a68f7589a7d954c70630e02c0f3cd8aa8"> 1673</a></span><span class="preprocessor">#define     AT91C_ADC_TRGEN_EN             ( ( unsigned int ) 0x1 )        </span><span class="comment">/* (ADC) Hardware trigger selected by TRGSEL field is enabled. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a4972cf053a99608bcb9f985e45094b2d"> 1674</a></span><span class="preprocessor">#define AT91C_ADC_TRGSEL                   ( ( unsigned int ) 0x7 &lt;&lt; 1 )   </span><span class="comment">/* (ADC) Trigger Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aac4efeaf92a198ed16e966f3de3540eb"> 1675</a></span><span class="preprocessor">#define     AT91C_ADC_TRGSEL_TIOA0         ( ( unsigned int ) 0x0 &lt;&lt; 1 )   </span><span class="comment">/* (ADC) Selected TRGSEL = TIAO0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae8f35e26ac80db8962debf00d4870a84"> 1676</a></span><span class="preprocessor">#define     AT91C_ADC_TRGSEL_TIOA1         ( ( unsigned int ) 0x1 &lt;&lt; 1 )   </span><span class="comment">/* (ADC) Selected TRGSEL = TIAO1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a793108c98d4b5928a3a8dcaa4ba9e551"> 1677</a></span><span class="preprocessor">#define     AT91C_ADC_TRGSEL_TIOA2         ( ( unsigned int ) 0x2 &lt;&lt; 1 )   </span><span class="comment">/* (ADC) Selected TRGSEL = TIAO2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9fdf32a82aa6510e7e618bcf708f62bd"> 1678</a></span><span class="preprocessor">#define     AT91C_ADC_TRGSEL_TIOA3         ( ( unsigned int ) 0x3 &lt;&lt; 1 )   </span><span class="comment">/* (ADC) Selected TRGSEL = TIAO3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac78de193960c2adf54b775005c366b29"> 1679</a></span><span class="preprocessor">#define     AT91C_ADC_TRGSEL_TIOA4         ( ( unsigned int ) 0x4 &lt;&lt; 1 )   </span><span class="comment">/* (ADC) Selected TRGSEL = TIAO4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac93c487076e168b665e0ad89487e49ed"> 1680</a></span><span class="preprocessor">#define     AT91C_ADC_TRGSEL_TIOA5         ( ( unsigned int ) 0x5 &lt;&lt; 1 )   </span><span class="comment">/* (ADC) Selected TRGSEL = TIAO5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad1db4a714e44fdc0a4be538acdba7d02"> 1681</a></span><span class="preprocessor">#define     AT91C_ADC_TRGSEL_EXT           ( ( unsigned int ) 0x6 &lt;&lt; 1 )   </span><span class="comment">/* (ADC) Selected TRGSEL = External Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a88d155341c5779a0f08c51132d3375f7"> 1682</a></span><span class="preprocessor">#define AT91C_ADC_LOWRES                   ( ( unsigned int ) 0x1 &lt;&lt; 4 )   </span><span class="comment">/* (ADC) Resolution. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aec8651275d453528e1272c588802ec58"> 1683</a></span><span class="preprocessor">#define     AT91C_ADC_LOWRES_10_BIT        ( ( unsigned int ) 0x0 &lt;&lt; 4 )   </span><span class="comment">/* (ADC) 10-bit resolution */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a2ef27533cf62837dbdb99ee4a8f566f0"> 1684</a></span><span class="preprocessor">#define     AT91C_ADC_LOWRES_8_BIT         ( ( unsigned int ) 0x1 &lt;&lt; 4 )   </span><span class="comment">/* (ADC) 8-bit resolution */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ada99816b2e9355e47ef51f9b5215c335"> 1685</a></span><span class="preprocessor">#define AT91C_ADC_SLEEP                    ( ( unsigned int ) 0x1 &lt;&lt; 5 )   </span><span class="comment">/* (ADC) Sleep Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a2247eb3f048503b4180c764282469c7e"> 1686</a></span><span class="preprocessor">#define     AT91C_ADC_SLEEP_NORMAL_MODE    ( ( unsigned int ) 0x0 &lt;&lt; 5 )   </span><span class="comment">/* (ADC) Normal Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac5c39d9e0e9f404fcad3f6057a907da7"> 1687</a></span><span class="preprocessor">#define     AT91C_ADC_SLEEP_MODE           ( ( unsigned int ) 0x1 &lt;&lt; 5 )   </span><span class="comment">/* (ADC) Sleep Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a666903aab4d6d173d6a2be5cbee5a91a"> 1688</a></span><span class="preprocessor">#define AT91C_ADC_PRESCAL                  ( ( unsigned int ) 0x3F &lt;&lt; 8 )  </span><span class="comment">/* (ADC) Prescaler rate selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad7ac5ddb52d3901392845a7785966639"> 1689</a></span><span class="preprocessor">#define AT91C_ADC_STARTUP                  ( ( unsigned int ) 0x1F &lt;&lt; 16 ) </span><span class="comment">/* (ADC) Startup Time */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9aa84fa92b822b39846338d8cccf74f7"> 1690</a></span><span class="preprocessor">#define AT91C_ADC_SHTIM                    ( ( unsigned int ) 0xF &lt;&lt; 24 )  </span><span class="comment">/* (ADC) Sample &amp; Hold Time */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"> 1691</span><span class="comment">/* --------     ADC_CHER : (ADC Offset: 0x10) ADC Channel Enable Register -------- */</span></div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa5f89d2bc957aae195bc3fd6afb85f3c"> 1692</a></span><span class="preprocessor">#define AT91C_ADC_CH0                      ( ( unsigned int ) 0x1 &lt;&lt; 0 )   </span><span class="comment">/* (ADC) Channel 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a8cd6e3c8054b870d298bb5699c7316ff"> 1693</a></span><span class="preprocessor">#define AT91C_ADC_CH1                      ( ( unsigned int ) 0x1 &lt;&lt; 1 )   </span><span class="comment">/* (ADC) Channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aad0995795a79ac1c1f1b74815f8e2293"> 1694</a></span><span class="preprocessor">#define AT91C_ADC_CH2                      ( ( unsigned int ) 0x1 &lt;&lt; 2 )   </span><span class="comment">/* (ADC) Channel 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab6e8f5691d393361fbacaafd8c89582e"> 1695</a></span><span class="preprocessor">#define AT91C_ADC_CH3                      ( ( unsigned int ) 0x1 &lt;&lt; 3 )   </span><span class="comment">/* (ADC) Channel 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a97e16ace28251722c584b4280b622957"> 1696</a></span><span class="preprocessor">#define AT91C_ADC_CH4                      ( ( unsigned int ) 0x1 &lt;&lt; 4 )   </span><span class="comment">/* (ADC) Channel 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a50f38360d62a234b31d0366fbdc34c76"> 1697</a></span><span class="preprocessor">#define AT91C_ADC_CH5                      ( ( unsigned int ) 0x1 &lt;&lt; 5 )   </span><span class="comment">/* (ADC) Channel 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1ce42d0cb7097148f687114a2ea0d397"> 1698</a></span><span class="preprocessor">#define AT91C_ADC_CH6                      ( ( unsigned int ) 0x1 &lt;&lt; 6 )   </span><span class="comment">/* (ADC) Channel 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a6670a36ae39ba5d8c75aebccc4e1f1a1"> 1699</a></span><span class="preprocessor">#define AT91C_ADC_CH7                      ( ( unsigned int ) 0x1 &lt;&lt; 7 )   </span><span class="comment">/* (ADC) Channel 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span><span class="comment">/* --------     ADC_CHDR : (ADC Offset: 0x14) ADC Channel Disable Register -------- */</span></div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"> 1701</span><span class="comment">/* --------     ADC_CHSR : (ADC Offset: 0x18) ADC Channel Status Register -------- */</span></div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span><span class="comment">/* -------- ADC_SR : (ADC Offset: 0x1c) ADC Status Register -------- */</span></div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa316fae8475ce0c9a6682f044562f3d7"> 1703</a></span><span class="preprocessor">#define AT91C_ADC_EOC0      ( ( unsigned int ) 0x1 &lt;&lt; 0 )   </span><span class="comment">/* (ADC) End of Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a6f91b3e18fd38b35269e5484f39eaf8a"> 1704</a></span><span class="preprocessor">#define AT91C_ADC_EOC1      ( ( unsigned int ) 0x1 &lt;&lt; 1 )   </span><span class="comment">/* (ADC) End of Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab4b40c319eaa030e00013e12a3bfa75a"> 1705</a></span><span class="preprocessor">#define AT91C_ADC_EOC2      ( ( unsigned int ) 0x1 &lt;&lt; 2 )   </span><span class="comment">/* (ADC) End of Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac567e555318a720b4d557849d2f6d700"> 1706</a></span><span class="preprocessor">#define AT91C_ADC_EOC3      ( ( unsigned int ) 0x1 &lt;&lt; 3 )   </span><span class="comment">/* (ADC) End of Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae472c5bf54ae7f27af0d10cbf25c370e"> 1707</a></span><span class="preprocessor">#define AT91C_ADC_EOC4      ( ( unsigned int ) 0x1 &lt;&lt; 4 )   </span><span class="comment">/* (ADC) End of Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a2c318ddda1859a0e2dd2cceddc3e5f59"> 1708</a></span><span class="preprocessor">#define AT91C_ADC_EOC5      ( ( unsigned int ) 0x1 &lt;&lt; 5 )   </span><span class="comment">/* (ADC) End of Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a36015c395ec0657baa15f9207018c936"> 1709</a></span><span class="preprocessor">#define AT91C_ADC_EOC6      ( ( unsigned int ) 0x1 &lt;&lt; 6 )   </span><span class="comment">/* (ADC) End of Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a93825ffcb517ba9bfd8ccad3d4c5bf16"> 1710</a></span><span class="preprocessor">#define AT91C_ADC_EOC7      ( ( unsigned int ) 0x1 &lt;&lt; 7 )   </span><span class="comment">/* (ADC) End of Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a349c689ac20864d4080a649ad30a22be"> 1711</a></span><span class="preprocessor">#define AT91C_ADC_OVRE0     ( ( unsigned int ) 0x1 &lt;&lt; 8 )   </span><span class="comment">/* (ADC) Overrun Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a2e45ab30402efac24e53687833b5b78d"> 1712</a></span><span class="preprocessor">#define AT91C_ADC_OVRE1     ( ( unsigned int ) 0x1 &lt;&lt; 9 )   </span><span class="comment">/* (ADC) Overrun Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a37198e39621f67c6606d1d23864989ff"> 1713</a></span><span class="preprocessor">#define AT91C_ADC_OVRE2     ( ( unsigned int ) 0x1 &lt;&lt; 10 )  </span><span class="comment">/* (ADC) Overrun Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a88a63d788292588a66defcc65baae042"> 1714</a></span><span class="preprocessor">#define AT91C_ADC_OVRE3     ( ( unsigned int ) 0x1 &lt;&lt; 11 )  </span><span class="comment">/* (ADC) Overrun Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a12cba051215d62f2a0938ba87186f124"> 1715</a></span><span class="preprocessor">#define AT91C_ADC_OVRE4     ( ( unsigned int ) 0x1 &lt;&lt; 12 )  </span><span class="comment">/* (ADC) Overrun Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a857886e4f5ef6de9eebab40a7f72ea86"> 1716</a></span><span class="preprocessor">#define AT91C_ADC_OVRE5     ( ( unsigned int ) 0x1 &lt;&lt; 13 )  </span><span class="comment">/* (ADC) Overrun Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#afe011a0b0ae4ff2821778c4f97274164"> 1717</a></span><span class="preprocessor">#define AT91C_ADC_OVRE6     ( ( unsigned int ) 0x1 &lt;&lt; 14 )  </span><span class="comment">/* (ADC) Overrun Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a0a8c7c755a2cbda84ee8afae99aaa1eb"> 1718</a></span><span class="preprocessor">#define AT91C_ADC_OVRE7     ( ( unsigned int ) 0x1 &lt;&lt; 15 )  </span><span class="comment">/* (ADC) Overrun Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a7df72b64904d8a4b55898f8f57759127"> 1719</a></span><span class="preprocessor">#define AT91C_ADC_DRDY      ( ( unsigned int ) 0x1 &lt;&lt; 16 )  </span><span class="comment">/* (ADC) Data Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a164f51f4ee4f9c89d6d1a8f791f59427"> 1720</a></span><span class="preprocessor">#define AT91C_ADC_GOVRE     ( ( unsigned int ) 0x1 &lt;&lt; 17 )  </span><span class="comment">/* (ADC) General Overrun */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a572c3ce5be84a4270a62de38b7ea1ce0"> 1721</a></span><span class="preprocessor">#define AT91C_ADC_ENDRX     ( ( unsigned int ) 0x1 &lt;&lt; 18 )  </span><span class="comment">/* (ADC) End of Receiver Transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a7793a830769075a3a15746803fb5027e"> 1722</a></span><span class="preprocessor">#define AT91C_ADC_RXBUFF    ( ( unsigned int ) 0x1 &lt;&lt; 19 )  </span><span class="comment">/* (ADC) RXBUFF Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span><span class="comment">/* -------- ADC_LCDR : (ADC Offset: 0x20) ADC Last Converted Data Register -------- */</span></div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1e83e24d50f62c20b423dd07075ae595"> 1724</a></span><span class="preprocessor">#define AT91C_ADC_LDATA     ( ( unsigned int ) 0x3FF &lt;&lt; 0 ) </span><span class="comment">/* (ADC) Last Data Converted */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"> 1725</span><span class="comment">/* -------- ADC_IER : (ADC Offset: 0x24) ADC Interrupt Enable Register -------- */</span></div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"> 1726</span><span class="comment">/* -------- ADC_IDR : (ADC Offset: 0x28) ADC Interrupt Disable Register -------- */</span></div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"> 1727</span><span class="comment">/* -------- ADC_IMR : (ADC Offset: 0x2c) ADC Interrupt Mask Register -------- */</span></div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"> 1728</span><span class="comment">/* -------- ADC_CDR0 : (ADC Offset: 0x30) ADC Channel Data Register 0 -------- */</span></div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a0b5076a2aef46ea672a417316f410a96"> 1729</a></span><span class="preprocessor">#define AT91C_ADC_DATA    ( ( unsigned int ) 0x3FF &lt;&lt; 0 )  </span><span class="comment">/* (ADC) Converted Data */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"> 1730</span><span class="comment">/* -------- ADC_CDR1 : (ADC Offset: 0x34) ADC Channel Data Register 1 -------- */</span></div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"> 1731</span><span class="comment">/* -------- ADC_CDR2 : (ADC Offset: 0x38) ADC Channel Data Register 2 -------- */</span></div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"> 1732</span><span class="comment">/* -------- ADC_CDR3 : (ADC Offset: 0x3c) ADC Channel Data Register 3 -------- */</span></div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"> 1733</span><span class="comment">/* -------- ADC_CDR4 : (ADC Offset: 0x40) ADC Channel Data Register 4 -------- */</span></div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span><span class="comment">/* -------- ADC_CDR5 : (ADC Offset: 0x44) ADC Channel Data Register 5 -------- */</span></div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span><span class="comment">/* -------- ADC_CDR6 : (ADC Offset: 0x48) ADC Channel Data Register 6 -------- */</span></div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"> 1736</span><span class="comment">/* -------- ADC_CDR7 : (ADC Offset: 0x4c) ADC Channel Data Register 7 -------- */</span></div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"> 1737</span> </div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"> 1739</span><span class="comment">/*              SOFTWARE API DEFINITION  FOR Advanced  Encryption Standard */</span></div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"> 1740</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"> 1741</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct___a_t91_s___a_e_s.html">_AT91S_AES</a></div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span>{</div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"> 1743</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a5ba79e02802ada56c4cb94b92fc0f8db">AES_CR</a>;           <span class="comment">/* Control Register */</span></div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"> 1744</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a69a66578b5361e3feb91a5fa4cad52fc">AES_MR</a>;           <span class="comment">/* Mode Register */</span></div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"> 1745</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___a_e_s.html#addafe86fd384f01d4ce0701147b9bf50">Reserved0</a>[ 2 ];   <span class="comment">/* */</span></div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"> 1746</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a8fa7e72e57af9816f602256c93911a76">AES_IER</a>;          <span class="comment">/* Interrupt Enable Register */</span></div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"> 1747</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a4152be40c26e1b8772d1b016c27660d4">AES_IDR</a>;          <span class="comment">/* Interrupt Disable Register */</span></div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a03ad96b860f0284efddd76f45830ecf4">AES_IMR</a>;          <span class="comment">/* Interrupt Mask Register */</span></div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"> 1749</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#aec99dded5bfb545f414aa97694bd369a">AES_ISR</a>;          <span class="comment">/* Interrupt Status Register */</span></div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"> 1750</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#ad7e631b3df5b89f1b148419b0081c91e">AES_KEYWxR</a>[ 4 ];  <span class="comment">/* Key Word x Register */</span></div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"> 1751</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___a_e_s.html#a01d2116ba906139dcec1948ef9b9d0e6">Reserved1</a>[ 4 ];   <span class="comment">/* */</span></div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"> 1752</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a3b0d724ca6847f0ebed03091832b6f09">AES_IDATAxR</a>[ 4 ]; <span class="comment">/* Input Data x Register */</span></div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"> 1753</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#ab1b089674cd1e00e33fc21f7e2514b37">AES_ODATAxR</a>[ 4 ]; <span class="comment">/* Output Data x Register */</span></div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"> 1754</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#ada9d4e81e59f0ab02f255310dcb99cf8">AES_IVxR</a>[ 4 ];    <span class="comment">/* Initialization Vector x Register */</span></div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"> 1755</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___a_e_s.html#a382932515ba4318badc915bb00fe8b14">Reserved2</a>[ 35 ];  <span class="comment">/* */</span></div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"> 1756</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#af0dc44a9b13f58f0c441384cf4586625">AES_VR</a>;           <span class="comment">/* AES Version Register */</span></div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"> 1757</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#aa391b9fcf697610ccf1a614e7d85bdca">AES_RPR</a>;          <span class="comment">/* Receive Pointer Register */</span></div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"> 1758</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a5883d0f81d727617f06be812ae1c7d6d">AES_RCR</a>;          <span class="comment">/* Receive Counter Register */</span></div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"> 1759</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a0b6b4c08002743942fd4fd3f47696d59">AES_TPR</a>;          <span class="comment">/* Transmit Pointer Register */</span></div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"> 1760</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a070ce346bdc09390be1e1c4026449f3f">AES_TCR</a>;          <span class="comment">/* Transmit Counter Register */</span></div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"> 1761</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a1a18e4853e4de666b4324fef32597044">AES_RNPR</a>;         <span class="comment">/* Receive Next Pointer Register */</span></div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"> 1762</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a204d1571908a97f53eb5448ee5f7bbcd">AES_RNCR</a>;         <span class="comment">/* Receive Next Counter Register */</span></div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"> 1763</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a7642d75475dab48aa986d0554dd5a370">AES_TNPR</a>;         <span class="comment">/* Transmit Next Pointer Register */</span></div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"> 1764</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a17ada75f1847abdab02016c0a0bd95e1">AES_TNCR</a>;         <span class="comment">/* Transmit Next Counter Register */</span></div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"> 1765</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#ac827b7c4763880d727779ca5f9b35369">AES_PTCR</a>;         <span class="comment">/* PDC Transfer Control Register */</span></div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"> 1766</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a897b6571b83cabcdaf8d7ca74e9e0ce6">AES_PTSR</a>;         <span class="comment">/* PDC Transfer Status Register */</span></div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac290e19f2410aa1e4f555344a96266ef"> 1767</a></span>} <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ae7774930425f585817bf65a6bea3ec94">AT91S_AES</a>, * <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ac290e19f2410aa1e4f555344a96266ef">AT91PS_AES</a>;</div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"> 1768</span> </div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"> 1769</span><span class="comment">/* -------- AES_CR : (AES Offset: 0x0) Control Register -------- */</span></div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a52ca0d7f3807ef3786756cd730ac274e"> 1770</a></span><span class="preprocessor">#define AT91C_AES_START                 ( ( unsigned int ) 0x1 &lt;&lt; 0 )   </span><span class="comment">/* (AES) Starts Processing */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a7f0ebc30e1c6ed91336d436ec1aadf99"> 1771</a></span><span class="preprocessor">#define AT91C_AES_SWRST                 ( ( unsigned int ) 0x1 &lt;&lt; 8 )   </span><span class="comment">/* (AES) Software Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af46127b11a6ada0d7b2e419d24ae1148"> 1772</a></span><span class="preprocessor">#define AT91C_AES_LOADSEED              ( ( unsigned int ) 0x1 &lt;&lt; 16 )  </span><span class="comment">/* (AES) Random Number Generator Seed Loading */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"> 1773</span><span class="comment">/* -------- AES_MR : (AES Offset: 0x4) Mode Register -------- */</span></div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab37e64c320a3a71caa2ec1a04b7b857b"> 1774</a></span><span class="preprocessor">#define AT91C_AES_CIPHER                ( ( unsigned int ) 0x1 &lt;&lt; 0 )   </span><span class="comment">/* (AES) Processing Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9c5b5a7b865b71a93ea9adfed4477b24"> 1775</a></span><span class="preprocessor">#define AT91C_AES_PROCDLY               ( ( unsigned int ) 0xF &lt;&lt; 4 )   </span><span class="comment">/* (AES) Processing Delay */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a83be1e112547812bb79b109e68ae2edb"> 1776</a></span><span class="preprocessor">#define AT91C_AES_SMOD                  ( ( unsigned int ) 0x3 &lt;&lt; 8 )   </span><span class="comment">/* (AES) Start Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af1d2bd72f793b79489d83af7bc0ce998"> 1777</a></span><span class="preprocessor">#define     AT91C_AES_SMOD_MANUAL       ( ( unsigned int ) 0x0 &lt;&lt; 8 )   </span><span class="comment">/* (AES) Manual Mode: The START bit in register AES_CR must be set to begin encryption or decryption. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aca6749e8950fb6d08b71085df6cc2b6a"> 1778</a></span><span class="preprocessor">#define     AT91C_AES_SMOD_AUTO         ( ( unsigned int ) 0x1 &lt;&lt; 8 )   </span><span class="comment">/* (AES) Auto Mode: no action in AES_CR is necessary (cf datasheet). */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab47cacac826471967798b252e7b4932b"> 1779</a></span><span class="preprocessor">#define     AT91C_AES_SMOD_PDC          ( ( unsigned int ) 0x2 &lt;&lt; 8 )   </span><span class="comment">/* (AES) PDC Mode (cf datasheet). */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a228ddba278b3e7a331a4407dfc84a537"> 1780</a></span><span class="preprocessor">#define AT91C_AES_OPMOD                 ( ( unsigned int ) 0x7 &lt;&lt; 12 )  </span><span class="comment">/* (AES) Operation Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a8a5b4750618fbd064a82d6371e86201e"> 1781</a></span><span class="preprocessor">#define     AT91C_AES_OPMOD_ECB         ( ( unsigned int ) 0x0 &lt;&lt; 12 )  </span><span class="comment">/* (AES) ECB Electronic CodeBook mode. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#acda31e5098127dbf296c305d91bf5278"> 1782</a></span><span class="preprocessor">#define     AT91C_AES_OPMOD_CBC         ( ( unsigned int ) 0x1 &lt;&lt; 12 )  </span><span class="comment">/* (AES) CBC Cipher Block Chaining mode. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a994009560e565a3b89f0761f6e548696"> 1783</a></span><span class="preprocessor">#define     AT91C_AES_OPMOD_OFB         ( ( unsigned int ) 0x2 &lt;&lt; 12 )  </span><span class="comment">/* (AES) OFB Output Feedback mode. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a4d28d6521dfa55a7c5be7ccccbd6796c"> 1784</a></span><span class="preprocessor">#define     AT91C_AES_OPMOD_CFB         ( ( unsigned int ) 0x3 &lt;&lt; 12 )  </span><span class="comment">/* (AES) CFB Cipher Feedback mode. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a260e2e6814798b99ffa36a6167e080a1"> 1785</a></span><span class="preprocessor">#define     AT91C_AES_OPMOD_CTR         ( ( unsigned int ) 0x4 &lt;&lt; 12 )  </span><span class="comment">/* (AES) CTR Counter mode. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab9945ba2616fada840b131c9a30fc96d"> 1786</a></span><span class="preprocessor">#define AT91C_AES_LOD                   ( ( unsigned int ) 0x1 &lt;&lt; 15 )  </span><span class="comment">/* (AES) Last Output Data Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a46cb0e55572193bcdb0883962ead5523"> 1787</a></span><span class="preprocessor">#define AT91C_AES_CFBS                  ( ( unsigned int ) 0x7 &lt;&lt; 16 )  </span><span class="comment">/* (AES) Cipher Feedback Data Size */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a0c22c167b409c1fbb0a19b73d99c8c74"> 1788</a></span><span class="preprocessor">#define     AT91C_AES_CFBS_128_BIT      ( ( unsigned int ) 0x0 &lt;&lt; 16 )  </span><span class="comment">/* (AES) 128-bit. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#abaa5f0fa95fe858832136c25d95005f0"> 1789</a></span><span class="preprocessor">#define     AT91C_AES_CFBS_64_BIT       ( ( unsigned int ) 0x1 &lt;&lt; 16 )  </span><span class="comment">/* (AES) 64-bit. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a2cdeff1926c0a3cc565f91733509206c"> 1790</a></span><span class="preprocessor">#define     AT91C_AES_CFBS_32_BIT       ( ( unsigned int ) 0x2 &lt;&lt; 16 )  </span><span class="comment">/* (AES) 32-bit. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aba68910091936bfac6155de137b3f648"> 1791</a></span><span class="preprocessor">#define     AT91C_AES_CFBS_16_BIT       ( ( unsigned int ) 0x3 &lt;&lt; 16 )  </span><span class="comment">/* (AES) 16-bit. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad7c9c5ad635a72fdb47c199315fe0c4e"> 1792</a></span><span class="preprocessor">#define     AT91C_AES_CFBS_8_BIT        ( ( unsigned int ) 0x4 &lt;&lt; 16 )  </span><span class="comment">/* (AES) 8-bit. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a3da65faeb67defe8a35a99b2c15b8989"> 1793</a></span><span class="preprocessor">#define AT91C_AES_CKEY                  ( ( unsigned int ) 0xF &lt;&lt; 20 )  </span><span class="comment">/* (AES) Countermeasure Key */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a367c6500e7f0a1ed0fd8304b8bc204aa"> 1794</a></span><span class="preprocessor">#define AT91C_AES_CTYPE                 ( ( unsigned int ) 0x1F &lt;&lt; 24 ) </span><span class="comment">/* (AES) Countermeasure Type */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aedbe79a0f4c2d04db6fb22dc1085ea49"> 1795</a></span><span class="preprocessor">#define     AT91C_AES_CTYPE_TYPE1_EN    ( ( unsigned int ) 0x1 &lt;&lt; 24 )  </span><span class="comment">/* (AES) Countermeasure type 1 is enabled. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1a9d7d3c6742090e14d6ebf645d9216e"> 1796</a></span><span class="preprocessor">#define     AT91C_AES_CTYPE_TYPE2_EN    ( ( unsigned int ) 0x2 &lt;&lt; 24 )  </span><span class="comment">/* (AES) Countermeasure type 2 is enabled. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a760d4a616e32dfa4a50844b1267480a1"> 1797</a></span><span class="preprocessor">#define     AT91C_AES_CTYPE_TYPE3_EN    ( ( unsigned int ) 0x4 &lt;&lt; 24 )  </span><span class="comment">/* (AES) Countermeasure type 3 is enabled. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac8be88995d67cc7aa02232b06ae8f907"> 1798</a></span><span class="preprocessor">#define     AT91C_AES_CTYPE_TYPE4_EN    ( ( unsigned int ) 0x8 &lt;&lt; 24 )  </span><span class="comment">/* (AES) Countermeasure type 4 is enabled. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae854b80c601ba57ae73a24e8207124d8"> 1799</a></span><span class="preprocessor">#define     AT91C_AES_CTYPE_TYPE5_EN    ( ( unsigned int ) 0x10 &lt;&lt; 24 ) </span><span class="comment">/* (AES) Countermeasure type 5 is enabled. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"> 1800</span><span class="comment">/* -------- AES_IER : (AES Offset: 0x10) Interrupt Enable Register -------- */</span></div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a095d69f7a938b025a94ebef4388ab19c"> 1801</a></span><span class="preprocessor">#define AT91C_AES_DATRDY                ( ( unsigned int ) 0x1 &lt;&lt; 0 )   </span><span class="comment">/* (AES) DATRDY */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a894203060ee3ab723bfcd9bbb276eb8e"> 1802</a></span><span class="preprocessor">#define AT91C_AES_ENDRX                 ( ( unsigned int ) 0x1 &lt;&lt; 1 )   </span><span class="comment">/* (AES) PDC Read Buffer End */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a55b06cba7504dd452be3ebf0d5558229"> 1803</a></span><span class="preprocessor">#define AT91C_AES_ENDTX                 ( ( unsigned int ) 0x1 &lt;&lt; 2 )   </span><span class="comment">/* (AES) PDC Write Buffer End */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a2a8bfa9e7c701532abdb5f258ff20cc5"> 1804</a></span><span class="preprocessor">#define AT91C_AES_RXBUFF                ( ( unsigned int ) 0x1 &lt;&lt; 3 )   </span><span class="comment">/* (AES) PDC Read Buffer Full */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac0c8a9b678c45da12fdbe8da34cb1758"> 1805</a></span><span class="preprocessor">#define AT91C_AES_TXBUFE                ( ( unsigned int ) 0x1 &lt;&lt; 4 )   </span><span class="comment">/* (AES) PDC Write Buffer Empty */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aaa2297d1189f2ee0d3357a9e4e7f3c08"> 1806</a></span><span class="preprocessor">#define AT91C_AES_URAD                  ( ( unsigned int ) 0x1 &lt;&lt; 8 )   </span><span class="comment">/* (AES) Unspecified Register Access Detection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"> 1807</span><span class="comment">/* -------- AES_IDR : (AES Offset: 0x14) Interrupt Disable Register -------- */</span></div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"> 1808</span><span class="comment">/* -------- AES_IMR : (AES Offset: 0x18) Interrupt Mask Register -------- */</span></div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"> 1809</span><span class="comment">/* -------- AES_ISR : (AES Offset: 0x1c) Interrupt Status Register -------- */</span></div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a2c76b43cb30f79f64c51aade30ecc0d7"> 1810</a></span><span class="preprocessor">#define AT91C_AES_URAT                              ( ( unsigned int ) 0x7 &lt;&lt; 12 ) </span><span class="comment">/* (AES) Unspecified Register Access Type Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a4b64d799be10fd7abc742f9b22380f4f"> 1811</a></span><span class="preprocessor">#define     AT91C_AES_URAT_IN_DAT_WRITE_DATPROC     ( ( unsigned int ) 0x0 &lt;&lt; 12 ) </span><span class="comment">/* (AES) Input data register written during the data processing in PDC mode. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad9e6d5b1f09f74dee930a7a08c0307e0"> 1812</a></span><span class="preprocessor">#define     AT91C_AES_URAT_OUT_DAT_READ_DATPROC     ( ( unsigned int ) 0x1 &lt;&lt; 12 ) </span><span class="comment">/* (AES) Output data register read during the data processing. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a219669d59d975af6cabec795b6ea96e1"> 1813</a></span><span class="preprocessor">#define     AT91C_AES_URAT_MODEREG_WRITE_DATPROC    ( ( unsigned int ) 0x2 &lt;&lt; 12 ) </span><span class="comment">/* (AES) Mode register written during the data processing. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9d5c7ac8384d547f73f9c7a6ca751c85"> 1814</a></span><span class="preprocessor">#define     AT91C_AES_URAT_OUT_DAT_READ_SUBKEY      ( ( unsigned int ) 0x3 &lt;&lt; 12 ) </span><span class="comment">/* (AES) Output data register read during the sub-keys generation. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9fd14db4bf1b35c920f2059199989e5e"> 1815</a></span><span class="preprocessor">#define     AT91C_AES_URAT_MODEREG_WRITE_SUBKEY     ( ( unsigned int ) 0x4 &lt;&lt; 12 ) </span><span class="comment">/* (AES) Mode register written during the sub-keys generation. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1ceecc9dc1d178f10fb1d70661315284"> 1816</a></span><span class="preprocessor">#define     AT91C_AES_URAT_WO_REG_READ              ( ( unsigned int ) 0x5 &lt;&lt; 12 ) </span><span class="comment">/* (AES) Write-only register read access. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"> 1817</span> </div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"> 1818</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"> 1819</span><span class="comment">/*              SOFTWARE API DEFINITION  FOR Triple Data Encryption Standard */</span></div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"> 1820</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"> 1821</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct___a_t91_s___t_d_e_s.html">_AT91S_TDES</a></div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"> 1822</span>{</div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"> 1823</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a2bb617b3ad390ef8745f9c95bfd3a04f">TDES_CR</a>;           <span class="comment">/* Control Register */</span></div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"> 1824</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#af8ac3972b1c83e248a3d10550fb8a90f">TDES_MR</a>;           <span class="comment">/* Mode Register */</span></div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"> 1825</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___t_d_e_s.html#ae278e1b11eb4e18dea18c099e6a9eb5c">Reserved0</a>[ 2 ];    <span class="comment">/* */</span></div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"> 1826</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a0be2a1fc39b5a4a01f773a0a7c9d55b5">TDES_IER</a>;          <span class="comment">/* Interrupt Enable Register */</span></div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"> 1827</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a7df6b75c1c53b74764c42998e882b876">TDES_IDR</a>;          <span class="comment">/* Interrupt Disable Register */</span></div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"> 1828</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a1784bd9e0f5bc0caf3b98382c9e0adb1">TDES_IMR</a>;          <span class="comment">/* Interrupt Mask Register */</span></div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"> 1829</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a82fe976ba671fddf706040bbca3114d3">TDES_ISR</a>;          <span class="comment">/* Interrupt Status Register */</span></div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"> 1830</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#adfaa1562dd0d304ff56078b41584b0b2">TDES_KEY1WxR</a>[ 2 ]; <span class="comment">/* Key 1 Word x Register */</span></div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"> 1831</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a79ef33d932cd8a624364b911df722aa4">TDES_KEY2WxR</a>[ 2 ]; <span class="comment">/* Key 2 Word x Register */</span></div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"> 1832</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a2b4ee998295385115df79693eea0bd4b">TDES_KEY3WxR</a>[ 2 ]; <span class="comment">/* Key 3 Word x Register */</span></div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"> 1833</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___t_d_e_s.html#a96d049e00957f9afbb7880ef31c898c7">Reserved1</a>[ 2 ];    <span class="comment">/* */</span></div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"> 1834</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a44d6e573803f3fc95609f2342ca2bcda">TDES_IDATAxR</a>[ 2 ]; <span class="comment">/* Input Data x Register */</span></div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"> 1835</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___t_d_e_s.html#a8d62b41e414767a47c04446dfe8764ec">Reserved2</a>[ 2 ];    <span class="comment">/* */</span></div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"> 1836</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#add80c29fd52d1ba3b766ee4b1cb43bba">TDES_ODATAxR</a>[ 2 ]; <span class="comment">/* Output Data x Register */</span></div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___t_d_e_s.html#a101bfa67d82d70f6457346879aaa1e60">Reserved3</a>[ 2 ];    <span class="comment">/* */</span></div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"> 1838</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a750ede1786dce38197734fa4adcb82b8">TDES_IVxR</a>[ 2 ];    <span class="comment">/* Initialization Vector x Register */</span></div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"> 1839</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___t_d_e_s.html#ac31769bde6275ec6eb5dc7f570e693ef">Reserved4</a>[ 37 ];   <span class="comment">/* */</span></div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"> 1840</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a0a70aa32523c7b4eab10e7e734ca0ea9">TDES_VR</a>;           <span class="comment">/* TDES Version Register */</span></div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"> 1841</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a5c5da7feef38177c9525cdb5f472e47e">TDES_RPR</a>;          <span class="comment">/* Receive Pointer Register */</span></div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"> 1842</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a03e344810070cd0b423169b9674c5801">TDES_RCR</a>;          <span class="comment">/* Receive Counter Register */</span></div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"> 1843</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a9683e56a7c3eb83ccbb32067f1de2aa5">TDES_TPR</a>;          <span class="comment">/* Transmit Pointer Register */</span></div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"> 1844</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a1ee76b356b340111f1ac575c261ca754">TDES_TCR</a>;          <span class="comment">/* Transmit Counter Register */</span></div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"> 1845</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a752e3cb515bd282a8099567b10617771">TDES_RNPR</a>;         <span class="comment">/* Receive Next Pointer Register */</span></div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"> 1846</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a91769e32d3a4867eb2fb784f67e29532">TDES_RNCR</a>;         <span class="comment">/* Receive Next Counter Register */</span></div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"> 1847</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a85dfdcaa1867453716ebcc432a23202b">TDES_TNPR</a>;         <span class="comment">/* Transmit Next Pointer Register */</span></div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"> 1848</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#ac297a934321dc6661e68c60f31edc117">TDES_TNCR</a>;         <span class="comment">/* Transmit Next Counter Register */</span></div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"> 1849</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#a1f1b81008b3741bd360eb549748dd57f">TDES_PTCR</a>;         <span class="comment">/* PDC Transfer Control Register */</span></div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"> 1850</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_x128__inc_8h.html#adde86a1b6b6468f8fe9bbe25cc6b6c54">TDES_PTSR</a>;         <span class="comment">/* PDC Transfer Status Register */</span></div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9e36ad41d9c4ab828f92ef505aa42ae7"> 1851</a></span>} <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#aab4be57292f005dafdaf1b48092da300">AT91S_TDES</a>, * <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a9e36ad41d9c4ab828f92ef505aa42ae7">AT91PS_TDES</a>;</div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"> 1852</span> </div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"> 1853</span><span class="comment">/* -------- TDES_CR : (TDES Offset: 0x0) Control Register -------- */</span></div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a07b479362efae70103a38496153d1202"> 1854</a></span><span class="preprocessor">#define AT91C_TDES_START              ( ( unsigned int ) 0x1 &lt;&lt; 0 )  </span><span class="comment">/* (TDES) Starts Processing */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a4ac10fd450e2da419c945a37ef160f68"> 1855</a></span><span class="preprocessor">#define AT91C_TDES_SWRST              ( ( unsigned int ) 0x1 &lt;&lt; 8 )  </span><span class="comment">/* (TDES) Software Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"> 1856</span><span class="comment">/* -------- TDES_MR : (TDES Offset: 0x4) Mode Register -------- */</span></div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a09b84fa448fcb47d3eda4e9e48166a78"> 1857</a></span><span class="preprocessor">#define AT91C_TDES_CIPHER             ( ( unsigned int ) 0x1 &lt;&lt; 0 )  </span><span class="comment">/* (TDES) Processing Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a8b80b23e8ea5150e7cd6b44743164972"> 1858</a></span><span class="preprocessor">#define AT91C_TDES_TDESMOD            ( ( unsigned int ) 0x1 &lt;&lt; 1 )  </span><span class="comment">/* (TDES) Single or Triple DES Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a686fd76eb5a79d9c50348350c9858083"> 1859</a></span><span class="preprocessor">#define AT91C_TDES_KEYMOD             ( ( unsigned int ) 0x1 &lt;&lt; 4 )  </span><span class="comment">/* (TDES) Key Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1d2d3daad27765762801080ed505adb5"> 1860</a></span><span class="preprocessor">#define AT91C_TDES_SMOD               ( ( unsigned int ) 0x3 &lt;&lt; 8 )  </span><span class="comment">/* (TDES) Start Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a70ff9633f788a8483bbe1d29085addd3"> 1861</a></span><span class="preprocessor">#define     AT91C_TDES_SMOD_MANUAL    ( ( unsigned int ) 0x0 &lt;&lt; 8 )  </span><span class="comment">/* (TDES) Manual Mode: The START bit in register TDES_CR must be set to begin encryption or decryption. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1440bfa12192ef9bcc5ca965a014e3e3"> 1862</a></span><span class="preprocessor">#define     AT91C_TDES_SMOD_AUTO      ( ( unsigned int ) 0x1 &lt;&lt; 8 )  </span><span class="comment">/* (TDES) Auto Mode: no action in TDES_CR is necessary (cf datasheet). */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac684de0e76f259d1992f24c79c999cc6"> 1863</a></span><span class="preprocessor">#define     AT91C_TDES_SMOD_PDC       ( ( unsigned int ) 0x2 &lt;&lt; 8 )  </span><span class="comment">/* (TDES) PDC Mode (cf datasheet). */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1fa6c8d27624590be495cef7330b2f16"> 1864</a></span><span class="preprocessor">#define AT91C_TDES_OPMOD              ( ( unsigned int ) 0x3 &lt;&lt; 12 ) </span><span class="comment">/* (TDES) Operation Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aaf500a62c745c7a8b7bc2049a939e6ce"> 1865</a></span><span class="preprocessor">#define     AT91C_TDES_OPMOD_ECB      ( ( unsigned int ) 0x0 &lt;&lt; 12 ) </span><span class="comment">/* (TDES) ECB Electronic CodeBook mode. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aacbfec10a0e9311700acd86fa1bde8a7"> 1866</a></span><span class="preprocessor">#define     AT91C_TDES_OPMOD_CBC      ( ( unsigned int ) 0x1 &lt;&lt; 12 ) </span><span class="comment">/* (TDES) CBC Cipher Block Chaining mode. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a52e6d7a0f6bc44341e416462b4447c1f"> 1867</a></span><span class="preprocessor">#define     AT91C_TDES_OPMOD_OFB      ( ( unsigned int ) 0x2 &lt;&lt; 12 ) </span><span class="comment">/* (TDES) OFB Output Feedback mode. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac0c5ae6f16244ba4ba5da4ceac5bf403"> 1868</a></span><span class="preprocessor">#define     AT91C_TDES_OPMOD_CFB      ( ( unsigned int ) 0x3 &lt;&lt; 12 ) </span><span class="comment">/* (TDES) CFB Cipher Feedback mode. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aacf5206ab22aee0dc9444e4f3275b919"> 1869</a></span><span class="preprocessor">#define AT91C_TDES_LOD                ( ( unsigned int ) 0x1 &lt;&lt; 15 ) </span><span class="comment">/* (TDES) Last Output Data Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#abbfe7143378c87a0d04e382c406beb2b"> 1870</a></span><span class="preprocessor">#define AT91C_TDES_CFBS               ( ( unsigned int ) 0x3 &lt;&lt; 16 ) </span><span class="comment">/* (TDES) Cipher Feedback Data Size */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a61e415c997679e37598bbb9d800e08ef"> 1871</a></span><span class="preprocessor">#define     AT91C_TDES_CFBS_64_BIT    ( ( unsigned int ) 0x0 &lt;&lt; 16 ) </span><span class="comment">/* (TDES) 64-bit. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#adb47793d22d62716731fc6475e46c949"> 1872</a></span><span class="preprocessor">#define     AT91C_TDES_CFBS_32_BIT    ( ( unsigned int ) 0x1 &lt;&lt; 16 ) </span><span class="comment">/* (TDES) 32-bit. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a34376f0844dc618639ea917acb0f1345"> 1873</a></span><span class="preprocessor">#define     AT91C_TDES_CFBS_16_BIT    ( ( unsigned int ) 0x2 &lt;&lt; 16 ) </span><span class="comment">/* (TDES) 16-bit. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae75c7ee40399b46bc10ebf97a97e2fb0"> 1874</a></span><span class="preprocessor">#define     AT91C_TDES_CFBS_8_BIT     ( ( unsigned int ) 0x3 &lt;&lt; 16 ) </span><span class="comment">/* (TDES) 8-bit. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"> 1875</span><span class="comment">/* -------- TDES_IER : (TDES Offset: 0x10) Interrupt Enable Register -------- */</span></div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac1aa2c516d43eee9979e091f7f5ceacb"> 1876</a></span><span class="preprocessor">#define AT91C_TDES_DATRDY             ( ( unsigned int ) 0x1 &lt;&lt; 0 )  </span><span class="comment">/* (TDES) DATRDY */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9e7e456784050d55c0c32980303b764b"> 1877</a></span><span class="preprocessor">#define AT91C_TDES_ENDRX              ( ( unsigned int ) 0x1 &lt;&lt; 1 )  </span><span class="comment">/* (TDES) PDC Read Buffer End */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#afff6c024a5ab4a9377499852b4441e02"> 1878</a></span><span class="preprocessor">#define AT91C_TDES_ENDTX              ( ( unsigned int ) 0x1 &lt;&lt; 2 )  </span><span class="comment">/* (TDES) PDC Write Buffer End */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a0d0e182838c95696faf191f3900d5d93"> 1879</a></span><span class="preprocessor">#define AT91C_TDES_RXBUFF             ( ( unsigned int ) 0x1 &lt;&lt; 3 )  </span><span class="comment">/* (TDES) PDC Read Buffer Full */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1e1c43b3b10414b0804d0f1631bdd15d"> 1880</a></span><span class="preprocessor">#define AT91C_TDES_TXBUFE             ( ( unsigned int ) 0x1 &lt;&lt; 4 )  </span><span class="comment">/* (TDES) PDC Write Buffer Empty */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af6179b1adc2118086d3c2e91e9825ff0"> 1881</a></span><span class="preprocessor">#define AT91C_TDES_URAD               ( ( unsigned int ) 0x1 &lt;&lt; 8 )  </span><span class="comment">/* (TDES) Unspecified Register Access Detection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"> 1882</span><span class="comment">/* -------- TDES_IDR : (TDES Offset: 0x14) Interrupt Disable Register -------- */</span></div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"> 1883</span><span class="comment">/* -------- TDES_IMR : (TDES Offset: 0x18) Interrupt Mask Register -------- */</span></div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"> 1884</span><span class="comment">/* -------- TDES_ISR : (TDES Offset: 0x1c) Interrupt Status Register -------- */</span></div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a356e44c04c2779b2937c28397f866ff6"> 1885</a></span><span class="preprocessor">#define AT91C_TDES_URAT                              ( ( unsigned int ) 0x3 &lt;&lt; 12 ) </span><span class="comment">/* (TDES) Unspecified Register Access Type Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a15c0bbad6ecc8408f80c86435d6d2119"> 1886</a></span><span class="preprocessor">#define     AT91C_TDES_URAT_IN_DAT_WRITE_DATPROC     ( ( unsigned int ) 0x0 &lt;&lt; 12 ) </span><span class="comment">/* (TDES) Input data register written during the data processing in PDC mode. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a7e4f2e43b1a0d8c7b7776e6c3a990a76"> 1887</a></span><span class="preprocessor">#define     AT91C_TDES_URAT_OUT_DAT_READ_DATPROC     ( ( unsigned int ) 0x1 &lt;&lt; 12 ) </span><span class="comment">/* (TDES) Output data register read during the data processing. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aeb9a75af5ee4b87e11a8914badcc654f"> 1888</a></span><span class="preprocessor">#define     AT91C_TDES_URAT_MODEREG_WRITE_DATPROC    ( ( unsigned int ) 0x2 &lt;&lt; 12 ) </span><span class="comment">/* (TDES) Mode register written during the data processing. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a32f49bfc9bf5ff33cc2e904ce19a388b"> 1889</a></span><span class="preprocessor">#define     AT91C_TDES_URAT_WO_REG_READ              ( ( unsigned int ) 0x3 &lt;&lt; 12 ) </span><span class="comment">/* (TDES) Write-only register read access. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"> 1890</span> </div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"> 1891</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"> 1892</span><span class="comment">/*               REGISTER ADDRESS DEFINITION FOR AT91SAM7X256 */</span></div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"> 1894</span><span class="comment">/* ========== Register definition for SYS peripheral ========== */</span></div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"> 1895</span><span class="comment">/* ========== Register definition for AIC peripheral ========== */</span></div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a59d48beaedc4723dde35e1da1290c72b"> 1896</a></span><span class="preprocessor">#define AT91C_AIC_IVR              ( ( AT91_REG * ) 0xFFFFF100 ) </span><span class="comment">/* (AIC) IRQ Vector Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a4480f18cb6202e4fca4cfef8f5276705"> 1897</a></span><span class="preprocessor">#define AT91C_AIC_SMR              ( ( AT91_REG * ) 0xFFFFF000 ) </span><span class="comment">/* (AIC) Source Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a260f4fef8883877802b9f495afadedef"> 1898</a></span><span class="preprocessor">#define AT91C_AIC_FVR              ( ( AT91_REG * ) 0xFFFFF104 ) </span><span class="comment">/* (AIC) FIQ Vector Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a658342079ef86ca02b400bca590157c5"> 1899</a></span><span class="preprocessor">#define AT91C_AIC_DCR              ( ( AT91_REG * ) 0xFFFFF138 ) </span><span class="comment">/* (AIC) Debug Control Register (Protect) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a4b9cd98d7ecaede481636cb8ed07aa3f"> 1900</a></span><span class="preprocessor">#define AT91C_AIC_EOICR            ( ( AT91_REG * ) 0xFFFFF130 ) </span><span class="comment">/* (AIC) End of Interrupt Command Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a3706014afd66ae5afcfc65bafbb7a856"> 1901</a></span><span class="preprocessor">#define AT91C_AIC_SVR              ( ( AT91_REG * ) 0xFFFFF080 ) </span><span class="comment">/* (AIC) Source Vector Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa3d9b233ceed49a9659357ad505e03e7"> 1902</a></span><span class="preprocessor">#define AT91C_AIC_FFSR             ( ( AT91_REG * ) 0xFFFFF148 ) </span><span class="comment">/* (AIC) Fast Forcing Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a2ebc1521442e6301cbc1aebe8b6a60fe"> 1903</a></span><span class="preprocessor">#define AT91C_AIC_ICCR             ( ( AT91_REG * ) 0xFFFFF128 ) </span><span class="comment">/* (AIC) Interrupt Clear Command Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a502b849eb0925da51ea1724bfb9ff675"> 1904</a></span><span class="preprocessor">#define AT91C_AIC_ISR              ( ( AT91_REG * ) 0xFFFFF108 ) </span><span class="comment">/* (AIC) Interrupt Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aec49d326140f483ce6a51125c04b4c45"> 1905</a></span><span class="preprocessor">#define AT91C_AIC_IMR              ( ( AT91_REG * ) 0xFFFFF110 ) </span><span class="comment">/* (AIC) Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#abf803377d831045384c1b12293880e75"> 1906</a></span><span class="preprocessor">#define AT91C_AIC_IPR              ( ( AT91_REG * ) 0xFFFFF10C ) </span><span class="comment">/* (AIC) Interrupt Pending Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#acac44f7aa3c5256f6d1f2fce7174b45f"> 1907</a></span><span class="preprocessor">#define AT91C_AIC_FFER             ( ( AT91_REG * ) 0xFFFFF140 ) </span><span class="comment">/* (AIC) Fast Forcing Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab55840ce00a4bfa54acfd8b74809c71d"> 1908</a></span><span class="preprocessor">#define AT91C_AIC_IECR             ( ( AT91_REG * ) 0xFFFFF120 ) </span><span class="comment">/* (AIC) Interrupt Enable Command Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a02c05836353c43c959f4588438a09a2e"> 1909</a></span><span class="preprocessor">#define AT91C_AIC_ISCR             ( ( AT91_REG * ) 0xFFFFF12C ) </span><span class="comment">/* (AIC) Interrupt Set Command Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a79e930ea8ad33613147ad0f0917a90e8"> 1910</a></span><span class="preprocessor">#define AT91C_AIC_FFDR             ( ( AT91_REG * ) 0xFFFFF144 ) </span><span class="comment">/* (AIC) Fast Forcing Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a6d5196b096a59a7e16ecb1fb9d87c484"> 1911</a></span><span class="preprocessor">#define AT91C_AIC_CISR             ( ( AT91_REG * ) 0xFFFFF114 ) </span><span class="comment">/* (AIC) Core Interrupt Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1d8f11768ada3d34e3d231ad3256cb2d"> 1912</a></span><span class="preprocessor">#define AT91C_AIC_IDCR             ( ( AT91_REG * ) 0xFFFFF124 ) </span><span class="comment">/* (AIC) Interrupt Disable Command Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af3ef43da35c21f7decfeee386eefce49"> 1913</a></span><span class="preprocessor">#define AT91C_AIC_SPU              ( ( AT91_REG * ) 0xFFFFF134 ) </span><span class="comment">/* (AIC) Spurious Vector Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"> 1914</span><span class="comment">/* ========== Register definition for PDC_DBGU peripheral ========== */</span></div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a41bc9657a3781147caba9eb659c440bd"> 1915</a></span><span class="preprocessor">#define AT91C_DBGU_TCR             ( ( AT91_REG * ) 0xFFFFF30C ) </span><span class="comment">/* (PDC_DBGU) Transmit Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab7f706467663bc392173b45df73a764f"> 1916</a></span><span class="preprocessor">#define AT91C_DBGU_RNPR            ( ( AT91_REG * ) 0xFFFFF310 ) </span><span class="comment">/* (PDC_DBGU) Receive Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a2402eba2b61ad0fcc19d11e1711c9d16"> 1917</a></span><span class="preprocessor">#define AT91C_DBGU_TNPR            ( ( AT91_REG * ) 0xFFFFF318 ) </span><span class="comment">/* (PDC_DBGU) Transmit Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1c9e7316fc10820f2bfd2b0516ee960b"> 1918</a></span><span class="preprocessor">#define AT91C_DBGU_TPR             ( ( AT91_REG * ) 0xFFFFF308 ) </span><span class="comment">/* (PDC_DBGU) Transmit Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a337ce11c82d64e6e573ff40e4d9a0830"> 1919</a></span><span class="preprocessor">#define AT91C_DBGU_RPR             ( ( AT91_REG * ) 0xFFFFF300 ) </span><span class="comment">/* (PDC_DBGU) Receive Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa7a36d4facf6efb40dc61a7b6fb9cd54"> 1920</a></span><span class="preprocessor">#define AT91C_DBGU_RCR             ( ( AT91_REG * ) 0xFFFFF304 ) </span><span class="comment">/* (PDC_DBGU) Receive Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a100458251305b7e09f5291651fa42775"> 1921</a></span><span class="preprocessor">#define AT91C_DBGU_RNCR            ( ( AT91_REG * ) 0xFFFFF314 ) </span><span class="comment">/* (PDC_DBGU) Receive Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a261fe49a6c0d5a977e0ba8d21bce840b"> 1922</a></span><span class="preprocessor">#define AT91C_DBGU_PTCR            ( ( AT91_REG * ) 0xFFFFF320 ) </span><span class="comment">/* (PDC_DBGU) PDC Transfer Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#abc9bd6435abbf87311d1aba24c24ed5b"> 1923</a></span><span class="preprocessor">#define AT91C_DBGU_PTSR            ( ( AT91_REG * ) 0xFFFFF324 ) </span><span class="comment">/* (PDC_DBGU) PDC Transfer Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a23e6b5020286359a8057ab6ed844bdd9"> 1924</a></span><span class="preprocessor">#define AT91C_DBGU_TNCR            ( ( AT91_REG * ) 0xFFFFF31C ) </span><span class="comment">/* (PDC_DBGU) Transmit Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"> 1925</span><span class="comment">/* ========== Register definition for DBGU peripheral ========== */</span></div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac33341e731c4d35239eda0edfb1c29e2"> 1926</a></span><span class="preprocessor">#define AT91C_DBGU_EXID            ( ( AT91_REG * ) 0xFFFFF244 ) </span><span class="comment">/* (DBGU) Chip ID Extension Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa3b5cb939e2298f254432f550fb463e0"> 1927</a></span><span class="preprocessor">#define AT91C_DBGU_BRGR            ( ( AT91_REG * ) 0xFFFFF220 ) </span><span class="comment">/* (DBGU) Baud Rate Generator Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#acf568b5e33118d36d873ee727823d67a"> 1928</a></span><span class="preprocessor">#define AT91C_DBGU_IDR             ( ( AT91_REG * ) 0xFFFFF20C ) </span><span class="comment">/* (DBGU) Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af6aadb08af97abf5e5bc84370188a9fc"> 1929</a></span><span class="preprocessor">#define AT91C_DBGU_CSR             ( ( AT91_REG * ) 0xFFFFF214 ) </span><span class="comment">/* (DBGU) Channel Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1561878e6e08c6f7ed153c25be310270"> 1930</a></span><span class="preprocessor">#define AT91C_DBGU_CIDR            ( ( AT91_REG * ) 0xFFFFF240 ) </span><span class="comment">/* (DBGU) Chip ID Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a7c33929d0f5af7047f9995e7a1e8578c"> 1931</a></span><span class="preprocessor">#define AT91C_DBGU_MR              ( ( AT91_REG * ) 0xFFFFF204 ) </span><span class="comment">/* (DBGU) Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aac25413834b77b44602de7a3b4fbb4eb"> 1932</a></span><span class="preprocessor">#define AT91C_DBGU_IMR             ( ( AT91_REG * ) 0xFFFFF210 ) </span><span class="comment">/* (DBGU) Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a7fcdca5d607d446eb412ee0fbcb4390f"> 1933</a></span><span class="preprocessor">#define AT91C_DBGU_CR              ( ( AT91_REG * ) 0xFFFFF200 ) </span><span class="comment">/* (DBGU) Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a5ab0033ea4e9cff2313119750a92e0f9"> 1934</a></span><span class="preprocessor">#define AT91C_DBGU_FNTR            ( ( AT91_REG * ) 0xFFFFF248 ) </span><span class="comment">/* (DBGU) Force NTRST Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae48c03ce04459be6c814abdfab687665"> 1935</a></span><span class="preprocessor">#define AT91C_DBGU_THR             ( ( AT91_REG * ) 0xFFFFF21C ) </span><span class="comment">/* (DBGU) Transmitter Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af348a2b1a503eb350207ac37a7223e05"> 1936</a></span><span class="preprocessor">#define AT91C_DBGU_RHR             ( ( AT91_REG * ) 0xFFFFF218 ) </span><span class="comment">/* (DBGU) Receiver Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab5eaf17d54f6373dee1cd4bf5c00c438"> 1937</a></span><span class="preprocessor">#define AT91C_DBGU_IER             ( ( AT91_REG * ) 0xFFFFF208 ) </span><span class="comment">/* (DBGU) Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"> 1938</span><span class="comment">/* ========== Register definition for PIOA peripheral ========== */</span></div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a7c2600aa7cf94e838b518579ae17682e"> 1939</a></span><span class="preprocessor">#define AT91C_PIOA_ODR             ( ( AT91_REG * ) 0xFFFFF414 ) </span><span class="comment">/* (PIOA) Output Disable Registerr */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a4ce61ea50f9aa86746d2438faa95c3fd"> 1940</a></span><span class="preprocessor">#define AT91C_PIOA_SODR            ( ( AT91_REG * ) 0xFFFFF430 ) </span><span class="comment">/* (PIOA) Set Output Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae0cff3319fa040b979a6888f31085928"> 1941</a></span><span class="preprocessor">#define AT91C_PIOA_ISR             ( ( AT91_REG * ) 0xFFFFF44C ) </span><span class="comment">/* (PIOA) Interrupt Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aabe3c44e2ac75c9b425c87f406679824"> 1942</a></span><span class="preprocessor">#define AT91C_PIOA_ABSR            ( ( AT91_REG * ) 0xFFFFF478 ) </span><span class="comment">/* (PIOA) AB Select Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a2282046182b9d9e56f33e32b84b90c19"> 1943</a></span><span class="preprocessor">#define AT91C_PIOA_IER             ( ( AT91_REG * ) 0xFFFFF440 ) </span><span class="comment">/* (PIOA) Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a3baeebe6fac88770c77d797b6048922b"> 1944</a></span><span class="preprocessor">#define AT91C_PIOA_PPUDR           ( ( AT91_REG * ) 0xFFFFF460 ) </span><span class="comment">/* (PIOA) Pull-up Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a01f22180c95dde93f1143fccbb251031"> 1945</a></span><span class="preprocessor">#define AT91C_PIOA_IMR             ( ( AT91_REG * ) 0xFFFFF448 ) </span><span class="comment">/* (PIOA) Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a93bd0ead4ceb2e8a1f257b31e8c7e14f"> 1946</a></span><span class="preprocessor">#define AT91C_PIOA_PER             ( ( AT91_REG * ) 0xFFFFF400 ) </span><span class="comment">/* (PIOA) PIO Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a0b807513a47a5397bd4c2e8de2eef98a"> 1947</a></span><span class="preprocessor">#define AT91C_PIOA_IFDR            ( ( AT91_REG * ) 0xFFFFF424 ) </span><span class="comment">/* (PIOA) Input Filter Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a472cb7830b1001df23442820aec3b91b"> 1948</a></span><span class="preprocessor">#define AT91C_PIOA_OWDR            ( ( AT91_REG * ) 0xFFFFF4A4 ) </span><span class="comment">/* (PIOA) Output Write Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aab89dee17d06a00b53da17c7d9c5dd85"> 1949</a></span><span class="preprocessor">#define AT91C_PIOA_MDSR            ( ( AT91_REG * ) 0xFFFFF458 ) </span><span class="comment">/* (PIOA) Multi-driver Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a8d1fc6d0940a0d04372c172882516c32"> 1950</a></span><span class="preprocessor">#define AT91C_PIOA_IDR             ( ( AT91_REG * ) 0xFFFFF444 ) </span><span class="comment">/* (PIOA) Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac75869d5dc9e09776095bb722dde7c5e"> 1951</a></span><span class="preprocessor">#define AT91C_PIOA_ODSR            ( ( AT91_REG * ) 0xFFFFF438 ) </span><span class="comment">/* (PIOA) Output Data Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a57d571c97f9956583716b36e0f85f33a"> 1952</a></span><span class="preprocessor">#define AT91C_PIOA_PPUSR           ( ( AT91_REG * ) 0xFFFFF468 ) </span><span class="comment">/* (PIOA) Pull-up Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a266284ebbfe87e1cbae28c7ffe3e490b"> 1953</a></span><span class="preprocessor">#define AT91C_PIOA_OWSR            ( ( AT91_REG * ) 0xFFFFF4A8 ) </span><span class="comment">/* (PIOA) Output Write Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a8aa900d1f44e460a30758eeaa9a593cc"> 1954</a></span><span class="preprocessor">#define AT91C_PIOA_BSR             ( ( AT91_REG * ) 0xFFFFF474 ) </span><span class="comment">/* (PIOA) Select B Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a44d571365bcb5ff5e51eed14be4779bd"> 1955</a></span><span class="preprocessor">#define AT91C_PIOA_OWER            ( ( AT91_REG * ) 0xFFFFF4A0 ) </span><span class="comment">/* (PIOA) Output Write Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9145c129d70318b62f4a5c53aeaeac0d"> 1956</a></span><span class="preprocessor">#define AT91C_PIOA_IFER            ( ( AT91_REG * ) 0xFFFFF420 ) </span><span class="comment">/* (PIOA) Input Filter Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a4592777ecfffcc2626d1db86e00ed1b6"> 1957</a></span><span class="preprocessor">#define AT91C_PIOA_PDSR            ( ( AT91_REG * ) 0xFFFFF43C ) </span><span class="comment">/* (PIOA) Pin Data Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a2d040b79be17e0a76ee72ef47b3a091f"> 1958</a></span><span class="preprocessor">#define AT91C_PIOA_PPUER           ( ( AT91_REG * ) 0xFFFFF464 ) </span><span class="comment">/* (PIOA) Pull-up Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a0911cba099368e416f4f0d4ff9a1d8e4"> 1959</a></span><span class="preprocessor">#define AT91C_PIOA_OSR             ( ( AT91_REG * ) 0xFFFFF418 ) </span><span class="comment">/* (PIOA) Output Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a8d6d24987acd9d2412e5cf72706a783f"> 1960</a></span><span class="preprocessor">#define AT91C_PIOA_ASR             ( ( AT91_REG * ) 0xFFFFF470 ) </span><span class="comment">/* (PIOA) Select A Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#abc153eace206577541602e757731202f"> 1961</a></span><span class="preprocessor">#define AT91C_PIOA_MDDR            ( ( AT91_REG * ) 0xFFFFF454 ) </span><span class="comment">/* (PIOA) Multi-driver Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a5930803de65239492ced9171471a103a"> 1962</a></span><span class="preprocessor">#define AT91C_PIOA_CODR            ( ( AT91_REG * ) 0xFFFFF434 ) </span><span class="comment">/* (PIOA) Clear Output Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad07fc5c8fd1916171d0ca229b741fc63"> 1963</a></span><span class="preprocessor">#define AT91C_PIOA_MDER            ( ( AT91_REG * ) 0xFFFFF450 ) </span><span class="comment">/* (PIOA) Multi-driver Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a883f9de2546cd5e0fc9d61f8abba8f86"> 1964</a></span><span class="preprocessor">#define AT91C_PIOA_PDR             ( ( AT91_REG * ) 0xFFFFF404 ) </span><span class="comment">/* (PIOA) PIO Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af786ac9d28aadd31d7da6f38e0da6b6d"> 1965</a></span><span class="preprocessor">#define AT91C_PIOA_IFSR            ( ( AT91_REG * ) 0xFFFFF428 ) </span><span class="comment">/* (PIOA) Input Filter Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa99369c2b219dda0c48740d90f21d939"> 1966</a></span><span class="preprocessor">#define AT91C_PIOA_OER             ( ( AT91_REG * ) 0xFFFFF410 ) </span><span class="comment">/* (PIOA) Output Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a494cb791cd75cfd5f0de7e87499e4a0a"> 1967</a></span><span class="preprocessor">#define AT91C_PIOA_PSR             ( ( AT91_REG * ) 0xFFFFF408 ) </span><span class="comment">/* (PIOA) PIO Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"> 1968</span><span class="comment">/* ========== Register definition for PIOB peripheral ========== */</span></div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa06d5896721712123b55f734931b643f"> 1969</a></span><span class="preprocessor">#define AT91C_PIOB_OWDR            ( ( AT91_REG * ) 0xFFFFF6A4 ) </span><span class="comment">/* (PIOB) Output Write Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a5f90c2835f7dedcc182128f19ed167c9"> 1970</a></span><span class="preprocessor">#define AT91C_PIOB_MDER            ( ( AT91_REG * ) 0xFFFFF650 ) </span><span class="comment">/* (PIOB) Multi-driver Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a66c782cf5bead1b9fba95efcde18fe42"> 1971</a></span><span class="preprocessor">#define AT91C_PIOB_PPUSR           ( ( AT91_REG * ) 0xFFFFF668 ) </span><span class="comment">/* (PIOB) Pull-up Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9641c37cb03c5deb97d2205a62d29630"> 1972</a></span><span class="preprocessor">#define AT91C_PIOB_IMR             ( ( AT91_REG * ) 0xFFFFF648 ) </span><span class="comment">/* (PIOB) Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ade2307a9d3357f855f7ff19231e9f6b6"> 1973</a></span><span class="preprocessor">#define AT91C_PIOB_ASR             ( ( AT91_REG * ) 0xFFFFF670 ) </span><span class="comment">/* (PIOB) Select A Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a84dcaf1a002a56564be5844c097f6f37"> 1974</a></span><span class="preprocessor">#define AT91C_PIOB_PPUDR           ( ( AT91_REG * ) 0xFFFFF660 ) </span><span class="comment">/* (PIOB) Pull-up Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a99fd3ab55a1a27d6f75fcb9429962199"> 1975</a></span><span class="preprocessor">#define AT91C_PIOB_PSR             ( ( AT91_REG * ) 0xFFFFF608 ) </span><span class="comment">/* (PIOB) PIO Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aeec8c597a3e5f94adbea7ce348227858"> 1976</a></span><span class="preprocessor">#define AT91C_PIOB_IER             ( ( AT91_REG * ) 0xFFFFF640 ) </span><span class="comment">/* (PIOB) Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad6fca4658c0e72a90d4e9bb60bc5d4ae"> 1977</a></span><span class="preprocessor">#define AT91C_PIOB_CODR            ( ( AT91_REG * ) 0xFFFFF634 ) </span><span class="comment">/* (PIOB) Clear Output Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a22a7ab7bf7a2f7a507216b11a791a16e"> 1978</a></span><span class="preprocessor">#define AT91C_PIOB_OWER            ( ( AT91_REG * ) 0xFFFFF6A0 ) </span><span class="comment">/* (PIOB) Output Write Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a74ae54edb7551a9fbab56c95dd5b3757"> 1979</a></span><span class="preprocessor">#define AT91C_PIOB_ABSR            ( ( AT91_REG * ) 0xFFFFF678 ) </span><span class="comment">/* (PIOB) AB Select Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a692d157d36430cc5b0888fff7d7b33b4"> 1980</a></span><span class="preprocessor">#define AT91C_PIOB_IFDR            ( ( AT91_REG * ) 0xFFFFF624 ) </span><span class="comment">/* (PIOB) Input Filter Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a791f7130baaec6f8e8be6160e94b1510"> 1981</a></span><span class="preprocessor">#define AT91C_PIOB_PDSR            ( ( AT91_REG * ) 0xFFFFF63C ) </span><span class="comment">/* (PIOB) Pin Data Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af6cbac28da0db80bf81b61cc5a3d44d1"> 1982</a></span><span class="preprocessor">#define AT91C_PIOB_IDR             ( ( AT91_REG * ) 0xFFFFF644 ) </span><span class="comment">/* (PIOB) Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a522b84a476e08fd38d28d66675ab3d5f"> 1983</a></span><span class="preprocessor">#define AT91C_PIOB_OWSR            ( ( AT91_REG * ) 0xFFFFF6A8 ) </span><span class="comment">/* (PIOB) Output Write Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#afd707f749d764b228a297f7bb2f95cf7"> 1984</a></span><span class="preprocessor">#define AT91C_PIOB_PDR             ( ( AT91_REG * ) 0xFFFFF604 ) </span><span class="comment">/* (PIOB) PIO Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a5c6af351cc4ed80d3b2229e4b65c049c"> 1985</a></span><span class="preprocessor">#define AT91C_PIOB_ODR             ( ( AT91_REG * ) 0xFFFFF614 ) </span><span class="comment">/* (PIOB) Output Disable Registerr */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a44bca93e3f1a16f5318a24e0b017d40a"> 1986</a></span><span class="preprocessor">#define AT91C_PIOB_IFSR            ( ( AT91_REG * ) 0xFFFFF628 ) </span><span class="comment">/* (PIOB) Input Filter Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a3c916135fc6a66cc29aae646ebcc6d5f"> 1987</a></span><span class="preprocessor">#define AT91C_PIOB_PPUER           ( ( AT91_REG * ) 0xFFFFF664 ) </span><span class="comment">/* (PIOB) Pull-up Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#adf646b62f4221bc3ed5df880c63a0391"> 1988</a></span><span class="preprocessor">#define AT91C_PIOB_SODR            ( ( AT91_REG * ) 0xFFFFF630 ) </span><span class="comment">/* (PIOB) Set Output Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a5d30369a8d7dde8c5aaddd75b234fd69"> 1989</a></span><span class="preprocessor">#define AT91C_PIOB_ISR             ( ( AT91_REG * ) 0xFFFFF64C ) </span><span class="comment">/* (PIOB) Interrupt Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa1b7e9eb5ba63ec159f41af4544ba2a7"> 1990</a></span><span class="preprocessor">#define AT91C_PIOB_ODSR            ( ( AT91_REG * ) 0xFFFFF638 ) </span><span class="comment">/* (PIOB) Output Data Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a75495b044c0e6c95ff7c729cb56870de"> 1991</a></span><span class="preprocessor">#define AT91C_PIOB_OSR             ( ( AT91_REG * ) 0xFFFFF618 ) </span><span class="comment">/* (PIOB) Output Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac04d2257587401afc7c1b52f1ab85ccc"> 1992</a></span><span class="preprocessor">#define AT91C_PIOB_MDSR            ( ( AT91_REG * ) 0xFFFFF658 ) </span><span class="comment">/* (PIOB) Multi-driver Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aea294c1c44eaae458768e43f9242d7b6"> 1993</a></span><span class="preprocessor">#define AT91C_PIOB_IFER            ( ( AT91_REG * ) 0xFFFFF620 ) </span><span class="comment">/* (PIOB) Input Filter Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a46ff3ab4c3770d9ece55a3fe1ae39d7c"> 1994</a></span><span class="preprocessor">#define AT91C_PIOB_BSR             ( ( AT91_REG * ) 0xFFFFF674 ) </span><span class="comment">/* (PIOB) Select B Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af54402aeb6be3a10686743f37f6fd6ac"> 1995</a></span><span class="preprocessor">#define AT91C_PIOB_MDDR            ( ( AT91_REG * ) 0xFFFFF654 ) </span><span class="comment">/* (PIOB) Multi-driver Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ace3802037033ba1d32370f40684709d4"> 1996</a></span><span class="preprocessor">#define AT91C_PIOB_OER             ( ( AT91_REG * ) 0xFFFFF610 ) </span><span class="comment">/* (PIOB) Output Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a5900bb2f5987a8a608044a24725cbdc5"> 1997</a></span><span class="preprocessor">#define AT91C_PIOB_PER             ( ( AT91_REG * ) 0xFFFFF600 ) </span><span class="comment">/* (PIOB) PIO Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"> 1998</span><span class="comment">/* ========== Register definition for CKGR peripheral ========== */</span></div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a3d0808992286c8581278c9655a007821"> 1999</a></span><span class="preprocessor">#define AT91C_CKGR_MOR             ( ( AT91_REG * ) 0xFFFFFC20 ) </span><span class="comment">/* (CKGR) Main Oscillator Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae67b4d21adfa7322ca97f86a7372b9cd"> 2000</a></span><span class="preprocessor">#define AT91C_CKGR_PLLR            ( ( AT91_REG * ) 0xFFFFFC2C ) </span><span class="comment">/* (CKGR) PLL Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac8f4ff2752cc7fb3b24d4b2a036f8fab"> 2001</a></span><span class="preprocessor">#define AT91C_CKGR_MCFR            ( ( AT91_REG * ) 0xFFFFFC24 ) </span><span class="comment">/* (CKGR) Main Clock  Frequency Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"> 2002</span><span class="comment">/* ========== Register definition for PMC peripheral ========== */</span></div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#abb1458f0e791aef764fdfd762f147874"> 2003</a></span><span class="preprocessor">#define AT91C_PMC_IDR              ( ( AT91_REG * ) 0xFFFFFC64 ) </span><span class="comment">/* (PMC) Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a51eb37fbaf5750d3e97aa86cebc88c1e"> 2004</a></span><span class="preprocessor">#define AT91C_PMC_MOR              ( ( AT91_REG * ) 0xFFFFFC20 ) </span><span class="comment">/* (PMC) Main Oscillator Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae50e3b1a9b5c04f26f656d5e1e631d15"> 2005</a></span><span class="preprocessor">#define AT91C_PMC_PLLR             ( ( AT91_REG * ) 0xFFFFFC2C ) </span><span class="comment">/* (PMC) PLL Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a4a25b7100b143d46b7eab974f8f383af"> 2006</a></span><span class="preprocessor">#define AT91C_PMC_PCER             ( ( AT91_REG * ) 0xFFFFFC10 ) </span><span class="comment">/* (PMC) Peripheral Clock Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1d09bf3616f0ec2c9fa6b85eff2a97d6"> 2007</a></span><span class="preprocessor">#define AT91C_PMC_PCKR             ( ( AT91_REG * ) 0xFFFFFC40 ) </span><span class="comment">/* (PMC) Programmable Clock Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#abb85fb0075508332e1fde3b0141a1f77"> 2008</a></span><span class="preprocessor">#define AT91C_PMC_MCKR             ( ( AT91_REG * ) 0xFFFFFC30 ) </span><span class="comment">/* (PMC) Master Clock Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a87bc88b19d5789ec85a38c66d4ebd0f3"> 2009</a></span><span class="preprocessor">#define AT91C_PMC_SCDR             ( ( AT91_REG * ) 0xFFFFFC04 ) </span><span class="comment">/* (PMC) System Clock Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a4221f74fe26f80f7001a68f3b3428587"> 2010</a></span><span class="preprocessor">#define AT91C_PMC_PCDR             ( ( AT91_REG * ) 0xFFFFFC14 ) </span><span class="comment">/* (PMC) Peripheral Clock Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a37faefdfe5ec7ef841972e1fc1877d5e"> 2011</a></span><span class="preprocessor">#define AT91C_PMC_SCSR             ( ( AT91_REG * ) 0xFFFFFC08 ) </span><span class="comment">/* (PMC) System Clock Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a45941ff78c1aa2bce656679d88dcc6f1"> 2012</a></span><span class="preprocessor">#define AT91C_PMC_PCSR             ( ( AT91_REG * ) 0xFFFFFC18 ) </span><span class="comment">/* (PMC) Peripheral Clock Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a24111130e9e504b91bb2d642578e5a89"> 2013</a></span><span class="preprocessor">#define AT91C_PMC_MCFR             ( ( AT91_REG * ) 0xFFFFFC24 ) </span><span class="comment">/* (PMC) Main Clock  Frequency Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1088f086d92d3ac3ad028428e29b2144"> 2014</a></span><span class="preprocessor">#define AT91C_PMC_SCER             ( ( AT91_REG * ) 0xFFFFFC00 ) </span><span class="comment">/* (PMC) System Clock Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a8a5b425ea5993ada144b8945aaeb01b9"> 2015</a></span><span class="preprocessor">#define AT91C_PMC_IMR              ( ( AT91_REG * ) 0xFFFFFC6C ) </span><span class="comment">/* (PMC) Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae13d5394223291f9364fb14552d4771c"> 2016</a></span><span class="preprocessor">#define AT91C_PMC_IER              ( ( AT91_REG * ) 0xFFFFFC60 ) </span><span class="comment">/* (PMC) Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a6b5b2d1ea05554869d89a3a2fc6bcd4e"> 2017</a></span><span class="preprocessor">#define AT91C_PMC_SR               ( ( AT91_REG * ) 0xFFFFFC68 ) </span><span class="comment">/* (PMC) Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"> 2018</span><span class="comment">/* ========== Register definition for RSTC peripheral ========== */</span></div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa8414408466eaac0fcf732684368f7b0"> 2019</a></span><span class="preprocessor">#define AT91C_RSTC_RCR             ( ( AT91_REG * ) 0xFFFFFD00 ) </span><span class="comment">/* (RSTC) Reset Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad82c9e23066554637f65bc863f35a0e6"> 2020</a></span><span class="preprocessor">#define AT91C_RSTC_RMR             ( ( AT91_REG * ) 0xFFFFFD08 ) </span><span class="comment">/* (RSTC) Reset Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a3e6d4b6d0e39356bf52e12e2fb982e8f"> 2021</a></span><span class="preprocessor">#define AT91C_RSTC_RSR             ( ( AT91_REG * ) 0xFFFFFD04 ) </span><span class="comment">/* (RSTC) Reset Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"> 2022</span><span class="comment">/* ========== Register definition for RTTC peripheral ========== */</span></div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aabc2e8ffc38e2582b71bf4647f592b34"> 2023</a></span><span class="preprocessor">#define AT91C_RTTC_RTSR            ( ( AT91_REG * ) 0xFFFFFD2C ) </span><span class="comment">/* (RTTC) Real-time Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a5c5f38be61b98909c5794acc970d3559"> 2024</a></span><span class="preprocessor">#define AT91C_RTTC_RTMR            ( ( AT91_REG * ) 0xFFFFFD20 ) </span><span class="comment">/* (RTTC) Real-time Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a09cf6a8ffec373af5be6af2bbe4a2b46"> 2025</a></span><span class="preprocessor">#define AT91C_RTTC_RTVR            ( ( AT91_REG * ) 0xFFFFFD28 ) </span><span class="comment">/* (RTTC) Real-time Value Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a18e3408b2bf0d11fdfc3311c376c7f66"> 2026</a></span><span class="preprocessor">#define AT91C_RTTC_RTAR            ( ( AT91_REG * ) 0xFFFFFD24 ) </span><span class="comment">/* (RTTC) Real-time Alarm Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"> 2027</span><span class="comment">/* ========== Register definition for PITC peripheral ========== */</span></div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a5d9918c6442157386a416a8002a3353a"> 2028</a></span><span class="preprocessor">#define AT91C_PITC_PIVR            ( ( AT91_REG * ) 0xFFFFFD38 ) </span><span class="comment">/* (PITC) Period Interval Value Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a50f548a213ce527e05272128827d1a96"> 2029</a></span><span class="preprocessor">#define AT91C_PITC_PISR            ( ( AT91_REG * ) 0xFFFFFD34 ) </span><span class="comment">/* (PITC) Period Interval Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a38c7f20272da9adc377b5061f1614ccb"> 2030</a></span><span class="preprocessor">#define AT91C_PITC_PIIR            ( ( AT91_REG * ) 0xFFFFFD3C ) </span><span class="comment">/* (PITC) Period Interval Image Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ade8e662cf6facc2d3f6afe46362b823f"> 2031</a></span><span class="preprocessor">#define AT91C_PITC_PIMR            ( ( AT91_REG * ) 0xFFFFFD30 ) </span><span class="comment">/* (PITC) Period Interval Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"> 2032</span><span class="comment">/* ========== Register definition for WDTC peripheral ========== */</span></div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#afc2e9f8d797399fc2a9a92330c1feea1"> 2033</a></span><span class="preprocessor">#define AT91C_WDTC_WDCR            ( ( AT91_REG * ) 0xFFFFFD40 ) </span><span class="comment">/* (WDTC) Watchdog Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af678a558e212a430e97466a931248b0b"> 2034</a></span><span class="preprocessor">#define AT91C_WDTC_WDSR            ( ( AT91_REG * ) 0xFFFFFD48 ) </span><span class="comment">/* (WDTC) Watchdog Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a0ca679be254c23a41dc8c04f78d4a6f4"> 2035</a></span><span class="preprocessor">#define AT91C_WDTC_WDMR            ( ( AT91_REG * ) 0xFFFFFD44 ) </span><span class="comment">/* (WDTC) Watchdog Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"> 2036</span><span class="comment">/* ========== Register definition for VREG peripheral ========== */</span></div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a4f52028aab7283bbb6db66b4b2c0c6d1"> 2037</a></span><span class="preprocessor">#define AT91C_VREG_MR              ( ( AT91_REG * ) 0xFFFFFD60 ) </span><span class="comment">/* (VREG) Voltage Regulator Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"> 2038</span><span class="comment">/* ========== Register definition for MC peripheral ========== */</span></div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9480f757dc1ab0a0e8c285f24a916e9d"> 2039</a></span><span class="preprocessor">#define AT91C_MC_ASR               ( ( AT91_REG * ) 0xFFFFFF04 ) </span><span class="comment">/* (MC) MC Abort Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a084308496085ed2e8c3446577bf6a64c"> 2040</a></span><span class="preprocessor">#define AT91C_MC_RCR               ( ( AT91_REG * ) 0xFFFFFF00 ) </span><span class="comment">/* (MC) MC Remap Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af36778483b430da5720ab5bc879c8a8b"> 2041</a></span><span class="preprocessor">#define AT91C_MC_FCR               ( ( AT91_REG * ) 0xFFFFFF64 ) </span><span class="comment">/* (MC) MC Flash Command Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af25be4608f5dec5cbf21293f1557a2f2"> 2042</a></span><span class="preprocessor">#define AT91C_MC_AASR              ( ( AT91_REG * ) 0xFFFFFF08 ) </span><span class="comment">/* (MC) MC Abort Address Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a4dc79ee02e20eba4cbaa71e2fd7e4434"> 2043</a></span><span class="preprocessor">#define AT91C_MC_FSR               ( ( AT91_REG * ) 0xFFFFFF68 ) </span><span class="comment">/* (MC) MC Flash Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1ce0bfd4f4c60d6f0f2ba7033823ba11"> 2044</a></span><span class="preprocessor">#define AT91C_MC_FMR               ( ( AT91_REG * ) 0xFFFFFF60 ) </span><span class="comment">/* (MC) MC Flash Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"> 2045</span><span class="comment">/* ========== Register definition for PDC_SPI1 peripheral ========== */</span></div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a2cc18ff208feed1fe2d5eda30fcf7b24"> 2046</a></span><span class="preprocessor">#define AT91C_SPI1_PTCR            ( ( AT91_REG * ) 0xFFFE4120 ) </span><span class="comment">/* (PDC_SPI1) PDC Transfer Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a7d501b334959785a82f08a465a000e3c"> 2047</a></span><span class="preprocessor">#define AT91C_SPI1_RPR             ( ( AT91_REG * ) 0xFFFE4100 ) </span><span class="comment">/* (PDC_SPI1) Receive Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa302e419534f873ed006756a31c7e5ea"> 2048</a></span><span class="preprocessor">#define AT91C_SPI1_TNCR            ( ( AT91_REG * ) 0xFFFE411C ) </span><span class="comment">/* (PDC_SPI1) Transmit Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a71a813694166035dc6a8375076ede77d"> 2049</a></span><span class="preprocessor">#define AT91C_SPI1_TPR             ( ( AT91_REG * ) 0xFFFE4108 ) </span><span class="comment">/* (PDC_SPI1) Transmit Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1cd73ca1d063e42aafce7231484c46ac"> 2050</a></span><span class="preprocessor">#define AT91C_SPI1_TNPR            ( ( AT91_REG * ) 0xFFFE4118 ) </span><span class="comment">/* (PDC_SPI1) Transmit Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a03d30d145fab1903c1f2a52f8b968c35"> 2051</a></span><span class="preprocessor">#define AT91C_SPI1_TCR             ( ( AT91_REG * ) 0xFFFE410C ) </span><span class="comment">/* (PDC_SPI1) Transmit Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ade6c76f8589bcc1f63b9b0c9d8015f98"> 2052</a></span><span class="preprocessor">#define AT91C_SPI1_RCR             ( ( AT91_REG * ) 0xFFFE4104 ) </span><span class="comment">/* (PDC_SPI1) Receive Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af98661b11ed9a3a28903695c0f9959e9"> 2053</a></span><span class="preprocessor">#define AT91C_SPI1_RNPR            ( ( AT91_REG * ) 0xFFFE4110 ) </span><span class="comment">/* (PDC_SPI1) Receive Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a7473ffad5de350410848d17696e9ebe1"> 2054</a></span><span class="preprocessor">#define AT91C_SPI1_RNCR            ( ( AT91_REG * ) 0xFFFE4114 ) </span><span class="comment">/* (PDC_SPI1) Receive Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab1c47b47adf78f34658aeafd2a11b201"> 2055</a></span><span class="preprocessor">#define AT91C_SPI1_PTSR            ( ( AT91_REG * ) 0xFFFE4124 ) </span><span class="comment">/* (PDC_SPI1) PDC Transfer Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"> 2056</span><span class="comment">/* ========== Register definition for SPI1 peripheral ========== */</span></div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a68748385b5cf46c66428bbf7f4d48b42"> 2057</a></span><span class="preprocessor">#define AT91C_SPI1_IMR             ( ( AT91_REG * ) 0xFFFE401C ) </span><span class="comment">/* (SPI1) Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#adadec3a70db57a422239c631a6c95937"> 2058</a></span><span class="preprocessor">#define AT91C_SPI1_IER             ( ( AT91_REG * ) 0xFFFE4014 ) </span><span class="comment">/* (SPI1) Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a2a9bb9e85e374b5708696ec7957a47fd"> 2059</a></span><span class="preprocessor">#define AT91C_SPI1_MR              ( ( AT91_REG * ) 0xFFFE4004 ) </span><span class="comment">/* (SPI1) Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a52039ad3e72047cc1dc2e60cfc6270b5"> 2060</a></span><span class="preprocessor">#define AT91C_SPI1_RDR             ( ( AT91_REG * ) 0xFFFE4008 ) </span><span class="comment">/* (SPI1) Receive Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#acf4e6d8392adafc9a93f2d2f40a8e4aa"> 2061</a></span><span class="preprocessor">#define AT91C_SPI1_IDR             ( ( AT91_REG * ) 0xFFFE4018 ) </span><span class="comment">/* (SPI1) Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a31ae308ed1bf8190c4bde1e65e2b7f63"> 2062</a></span><span class="preprocessor">#define AT91C_SPI1_SR              ( ( AT91_REG * ) 0xFFFE4010 ) </span><span class="comment">/* (SPI1) Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a3aae3adb144b7d79bbaffe9531b20166"> 2063</a></span><span class="preprocessor">#define AT91C_SPI1_TDR             ( ( AT91_REG * ) 0xFFFE400C ) </span><span class="comment">/* (SPI1) Transmit Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab1a0e64105ac31b94c3847fbef7dcc20"> 2064</a></span><span class="preprocessor">#define AT91C_SPI1_CR              ( ( AT91_REG * ) 0xFFFE4000 ) </span><span class="comment">/* (SPI1) Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9d6bd26a2a0059a96fe4a9f5c02f9fba"> 2065</a></span><span class="preprocessor">#define AT91C_SPI1_CSR             ( ( AT91_REG * ) 0xFFFE4030 ) </span><span class="comment">/* (SPI1) Chip Select Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"> 2066</span><span class="comment">/* ========== Register definition for PDC_SPI0 peripheral ========== */</span></div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#afa6c2b59191bb6f9c1091abd4cac22c6"> 2067</a></span><span class="preprocessor">#define AT91C_SPI0_PTCR            ( ( AT91_REG * ) 0xFFFE0120 ) </span><span class="comment">/* (PDC_SPI0) PDC Transfer Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae664c566250a6a7c3345d2ddcf4b6812"> 2068</a></span><span class="preprocessor">#define AT91C_SPI0_TPR             ( ( AT91_REG * ) 0xFFFE0108 ) </span><span class="comment">/* (PDC_SPI0) Transmit Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab5bbdf31a175430f576341844046ba88"> 2069</a></span><span class="preprocessor">#define AT91C_SPI0_TCR             ( ( AT91_REG * ) 0xFFFE010C ) </span><span class="comment">/* (PDC_SPI0) Transmit Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a6d708fe317133c9380e7c959e2877f60"> 2070</a></span><span class="preprocessor">#define AT91C_SPI0_RCR             ( ( AT91_REG * ) 0xFFFE0104 ) </span><span class="comment">/* (PDC_SPI0) Receive Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a0f99f8f33d09c9f810c819d9318fb63e"> 2071</a></span><span class="preprocessor">#define AT91C_SPI0_PTSR            ( ( AT91_REG * ) 0xFFFE0124 ) </span><span class="comment">/* (PDC_SPI0) PDC Transfer Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa04332b3979b3b66b39664e23a620e9c"> 2072</a></span><span class="preprocessor">#define AT91C_SPI0_RNPR            ( ( AT91_REG * ) 0xFFFE0110 ) </span><span class="comment">/* (PDC_SPI0) Receive Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a05128afe2bbe7513ef3ccd367c486a9f"> 2073</a></span><span class="preprocessor">#define AT91C_SPI0_RPR             ( ( AT91_REG * ) 0xFFFE0100 ) </span><span class="comment">/* (PDC_SPI0) Receive Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa9b3243651c75e0d32497c4585749a15"> 2074</a></span><span class="preprocessor">#define AT91C_SPI0_TNCR            ( ( AT91_REG * ) 0xFFFE011C ) </span><span class="comment">/* (PDC_SPI0) Transmit Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab9146298dcc075277c807413dc180301"> 2075</a></span><span class="preprocessor">#define AT91C_SPI0_RNCR            ( ( AT91_REG * ) 0xFFFE0114 ) </span><span class="comment">/* (PDC_SPI0) Receive Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a44a27b07eb24d074b6dae493913b3c9c"> 2076</a></span><span class="preprocessor">#define AT91C_SPI0_TNPR            ( ( AT91_REG * ) 0xFFFE0118 ) </span><span class="comment">/* (PDC_SPI0) Transmit Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"> 2077</span><span class="comment">/* ========== Register definition for SPI0 peripheral ========== */</span></div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aadc516894c76b80ac3e523cbd38da15a"> 2078</a></span><span class="preprocessor">#define AT91C_SPI0_IER             ( ( AT91_REG * ) 0xFFFE0014 ) </span><span class="comment">/* (SPI0) Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab855295715655f9586ee0464e78e1b95"> 2079</a></span><span class="preprocessor">#define AT91C_SPI0_SR              ( ( AT91_REG * ) 0xFFFE0010 ) </span><span class="comment">/* (SPI0) Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#afcb2a34777dde59debdcdad9ca6f1506"> 2080</a></span><span class="preprocessor">#define AT91C_SPI0_IDR             ( ( AT91_REG * ) 0xFFFE0018 ) </span><span class="comment">/* (SPI0) Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9d2d5a236ed6a7dbe5a9cef55667755e"> 2081</a></span><span class="preprocessor">#define AT91C_SPI0_CR              ( ( AT91_REG * ) 0xFFFE0000 ) </span><span class="comment">/* (SPI0) Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a0668ba855a666b19651ac6a8043dafcb"> 2082</a></span><span class="preprocessor">#define AT91C_SPI0_MR              ( ( AT91_REG * ) 0xFFFE0004 ) </span><span class="comment">/* (SPI0) Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af33e46647c8c86307fa7d747956f3f8d"> 2083</a></span><span class="preprocessor">#define AT91C_SPI0_IMR             ( ( AT91_REG * ) 0xFFFE001C ) </span><span class="comment">/* (SPI0) Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a5a635376c74ccc2eb816c51a9d1357d0"> 2084</a></span><span class="preprocessor">#define AT91C_SPI0_TDR             ( ( AT91_REG * ) 0xFFFE000C ) </span><span class="comment">/* (SPI0) Transmit Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a03487d0ff861ff0d23fba7e724ea1582"> 2085</a></span><span class="preprocessor">#define AT91C_SPI0_RDR             ( ( AT91_REG * ) 0xFFFE0008 ) </span><span class="comment">/* (SPI0) Receive Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a82dfdd3a4e4e8407b612214a5b4b494e"> 2086</a></span><span class="preprocessor">#define AT91C_SPI0_CSR             ( ( AT91_REG * ) 0xFFFE0030 ) </span><span class="comment">/* (SPI0) Chip Select Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"> 2087</span><span class="comment">/* ========== Register definition for PDC_US1 peripheral ========== */</span></div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af48f2dff20474c8c9a223beab727ca7a"> 2088</a></span><span class="preprocessor">#define AT91C_US1_RNCR             ( ( AT91_REG * ) 0xFFFC4114 ) </span><span class="comment">/* (PDC_US1) Receive Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a0321db964bde1db2f00018ab0767b893"> 2089</a></span><span class="preprocessor">#define AT91C_US1_PTCR             ( ( AT91_REG * ) 0xFFFC4120 ) </span><span class="comment">/* (PDC_US1) PDC Transfer Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a5ac408528d521e4e4b8c813855ad908b"> 2090</a></span><span class="preprocessor">#define AT91C_US1_TCR              ( ( AT91_REG * ) 0xFFFC410C ) </span><span class="comment">/* (PDC_US1) Transmit Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac8bcc58a8a75d09ee4bc0e8914be6af1"> 2091</a></span><span class="preprocessor">#define AT91C_US1_PTSR             ( ( AT91_REG * ) 0xFFFC4124 ) </span><span class="comment">/* (PDC_US1) PDC Transfer Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a015371076e034d328e679f3fa6b8bb94"> 2092</a></span><span class="preprocessor">#define AT91C_US1_TNPR             ( ( AT91_REG * ) 0xFFFC4118 ) </span><span class="comment">/* (PDC_US1) Transmit Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae7bc9a61b4311410067210fe5be6cf4e"> 2093</a></span><span class="preprocessor">#define AT91C_US1_RCR              ( ( AT91_REG * ) 0xFFFC4104 ) </span><span class="comment">/* (PDC_US1) Receive Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a7ae00f6533a59997f3410cff4baa34f3"> 2094</a></span><span class="preprocessor">#define AT91C_US1_RNPR             ( ( AT91_REG * ) 0xFFFC4110 ) </span><span class="comment">/* (PDC_US1) Receive Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa310bed7d45bfe16684c8bf25f3efee7"> 2095</a></span><span class="preprocessor">#define AT91C_US1_RPR              ( ( AT91_REG * ) 0xFFFC4100 ) </span><span class="comment">/* (PDC_US1) Receive Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1917b9252da7a7ba72f3ba9c4a31621d"> 2096</a></span><span class="preprocessor">#define AT91C_US1_TNCR             ( ( AT91_REG * ) 0xFFFC411C ) </span><span class="comment">/* (PDC_US1) Transmit Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa39b07d921ad67044b6bd587a5bb5e4d"> 2097</a></span><span class="preprocessor">#define AT91C_US1_TPR              ( ( AT91_REG * ) 0xFFFC4108 ) </span><span class="comment">/* (PDC_US1) Transmit Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"> 2098</span><span class="comment">/* ========== Register definition for US1 peripheral ========== */</span></div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae1d05b2c8d6badfca979db9a8802be8e"> 2099</a></span><span class="preprocessor">#define AT91C_US1_IF               ( ( AT91_REG * ) 0xFFFC404C ) </span><span class="comment">/* (US1) IRDA_FILTER Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a19c4762d433ac3a9ad23ed80fd8984f3"> 2100</a></span><span class="preprocessor">#define AT91C_US1_NER              ( ( AT91_REG * ) 0xFFFC4044 ) </span><span class="comment">/* (US1) Nb Errors Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a3580e23d8e44cce7286834378b9bebf9"> 2101</a></span><span class="preprocessor">#define AT91C_US1_RTOR             ( ( AT91_REG * ) 0xFFFC4024 ) </span><span class="comment">/* (US1) Receiver Time-out Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1f2daa04e941f4f6dab81453467dfa9f"> 2102</a></span><span class="preprocessor">#define AT91C_US1_CSR              ( ( AT91_REG * ) 0xFFFC4014 ) </span><span class="comment">/* (US1) Channel Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad6013f9d9db0531caae86476c7c535f2"> 2103</a></span><span class="preprocessor">#define AT91C_US1_IDR              ( ( AT91_REG * ) 0xFFFC400C ) </span><span class="comment">/* (US1) Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a217b096eb2058c2233fdd0863005a100"> 2104</a></span><span class="preprocessor">#define AT91C_US1_IER              ( ( AT91_REG * ) 0xFFFC4008 ) </span><span class="comment">/* (US1) Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a8c656e638af7231ef0e8a7eb91606e51"> 2105</a></span><span class="preprocessor">#define AT91C_US1_THR              ( ( AT91_REG * ) 0xFFFC401C ) </span><span class="comment">/* (US1) Transmitter Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac2a9703d1ccbfbf02efcbb24c780a78b"> 2106</a></span><span class="preprocessor">#define AT91C_US1_TTGR             ( ( AT91_REG * ) 0xFFFC4028 ) </span><span class="comment">/* (US1) Transmitter Time-guard Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa6cfe7f0e690577826727939c28f61c7"> 2107</a></span><span class="preprocessor">#define AT91C_US1_RHR              ( ( AT91_REG * ) 0xFFFC4018 ) </span><span class="comment">/* (US1) Receiver Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae1b540599d25fd3e08e7796a4abad209"> 2108</a></span><span class="preprocessor">#define AT91C_US1_BRGR             ( ( AT91_REG * ) 0xFFFC4020 ) </span><span class="comment">/* (US1) Baud Rate Generator Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a015e3681835f62cb310135951a0b3b34"> 2109</a></span><span class="preprocessor">#define AT91C_US1_IMR              ( ( AT91_REG * ) 0xFFFC4010 ) </span><span class="comment">/* (US1) Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a474dacf039451dbc1dd95647bf180710"> 2110</a></span><span class="preprocessor">#define AT91C_US1_FIDI             ( ( AT91_REG * ) 0xFFFC4040 ) </span><span class="comment">/* (US1) FI_DI_Ratio Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a0ba13116cdbdc38c28a7947cb6e07208"> 2111</a></span><span class="preprocessor">#define AT91C_US1_CR               ( ( AT91_REG * ) 0xFFFC4000 ) </span><span class="comment">/* (US1) Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac540adfcc59587e54b9e92d889019bb3"> 2112</a></span><span class="preprocessor">#define AT91C_US1_MR               ( ( AT91_REG * ) 0xFFFC4004 ) </span><span class="comment">/* (US1) Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"> 2113</span><span class="comment">/* ========== Register definition for PDC_US0 peripheral ========== */</span></div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1dff1393bfe24b37d2ffbbc026c18d5e"> 2114</a></span><span class="preprocessor">#define AT91C_US0_TNPR             ( ( AT91_REG * ) 0xFFFC0118 ) </span><span class="comment">/* (PDC_US0) Transmit Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad4379d54617a5f94d3f21a07320bbd3a"> 2115</a></span><span class="preprocessor">#define AT91C_US0_RNPR             ( ( AT91_REG * ) 0xFFFC0110 ) </span><span class="comment">/* (PDC_US0) Receive Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a7c094c55fdb12ebd74ff16ee05837ee8"> 2116</a></span><span class="preprocessor">#define AT91C_US0_TCR              ( ( AT91_REG * ) 0xFFFC010C ) </span><span class="comment">/* (PDC_US0) Transmit Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#adf3341465bd017c325b8202870f51a87"> 2117</a></span><span class="preprocessor">#define AT91C_US0_PTCR             ( ( AT91_REG * ) 0xFFFC0120 ) </span><span class="comment">/* (PDC_US0) PDC Transfer Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#acd8b3f85323b001581da09ac44b51ba0"> 2118</a></span><span class="preprocessor">#define AT91C_US0_PTSR             ( ( AT91_REG * ) 0xFFFC0124 ) </span><span class="comment">/* (PDC_US0) PDC Transfer Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a3dfa7d709c1cdd2118badd3d86dbef05"> 2119</a></span><span class="preprocessor">#define AT91C_US0_TNCR             ( ( AT91_REG * ) 0xFFFC011C ) </span><span class="comment">/* (PDC_US0) Transmit Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a53cfafd838c21b78b9da1d82f664729a"> 2120</a></span><span class="preprocessor">#define AT91C_US0_TPR              ( ( AT91_REG * ) 0xFFFC0108 ) </span><span class="comment">/* (PDC_US0) Transmit Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#afb42edcfe4420c1741c67a6fcc1c7940"> 2121</a></span><span class="preprocessor">#define AT91C_US0_RCR              ( ( AT91_REG * ) 0xFFFC0104 ) </span><span class="comment">/* (PDC_US0) Receive Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a8d76d048d064cb8b1bda38d6b9225e8b"> 2122</a></span><span class="preprocessor">#define AT91C_US0_RPR              ( ( AT91_REG * ) 0xFFFC0100 ) </span><span class="comment">/* (PDC_US0) Receive Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a299bd61c801130a2bd54a9759ceed79a"> 2123</a></span><span class="preprocessor">#define AT91C_US0_RNCR             ( ( AT91_REG * ) 0xFFFC0114 ) </span><span class="comment">/* (PDC_US0) Receive Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"> 2124</span><span class="comment">/* ========== Register definition for US0 peripheral ========== */</span></div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a26bb61f30f66cf9e74945c0fe6c8081d"> 2125</a></span><span class="preprocessor">#define AT91C_US0_BRGR             ( ( AT91_REG * ) 0xFFFC0020 ) </span><span class="comment">/* (US0) Baud Rate Generator Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a0a64d545337665b0f1391160faaaced6"> 2126</a></span><span class="preprocessor">#define AT91C_US0_NER              ( ( AT91_REG * ) 0xFFFC0044 ) </span><span class="comment">/* (US0) Nb Errors Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aeec6376a574c77da0d274a1fcbfa3326"> 2127</a></span><span class="preprocessor">#define AT91C_US0_CR               ( ( AT91_REG * ) 0xFFFC0000 ) </span><span class="comment">/* (US0) Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab60291422f5f68fd0a3fb2cb0ada51ee"> 2128</a></span><span class="preprocessor">#define AT91C_US0_IMR              ( ( AT91_REG * ) 0xFFFC0010 ) </span><span class="comment">/* (US0) Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a76e6e7e7a078af79d274422696176a91"> 2129</a></span><span class="preprocessor">#define AT91C_US0_FIDI             ( ( AT91_REG * ) 0xFFFC0040 ) </span><span class="comment">/* (US0) FI_DI_Ratio Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#adb0859b2f4e268443144c8a12372740b"> 2130</a></span><span class="preprocessor">#define AT91C_US0_TTGR             ( ( AT91_REG * ) 0xFFFC0028 ) </span><span class="comment">/* (US0) Transmitter Time-guard Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a6adc45bea5fc4a45ea9ba09cf6072683"> 2131</a></span><span class="preprocessor">#define AT91C_US0_MR               ( ( AT91_REG * ) 0xFFFC0004 ) </span><span class="comment">/* (US0) Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a8f5751a6d87eb133bad4228b999269ea"> 2132</a></span><span class="preprocessor">#define AT91C_US0_RTOR             ( ( AT91_REG * ) 0xFFFC0024 ) </span><span class="comment">/* (US0) Receiver Time-out Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#adf9eee205e881a7a9820a7448f65be88"> 2133</a></span><span class="preprocessor">#define AT91C_US0_CSR              ( ( AT91_REG * ) 0xFFFC0014 ) </span><span class="comment">/* (US0) Channel Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a56934e1cafe3743d3953503124783e23"> 2134</a></span><span class="preprocessor">#define AT91C_US0_RHR              ( ( AT91_REG * ) 0xFFFC0018 ) </span><span class="comment">/* (US0) Receiver Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a8fd2674d21225f8229f75558597722f4"> 2135</a></span><span class="preprocessor">#define AT91C_US0_IDR              ( ( AT91_REG * ) 0xFFFC000C ) </span><span class="comment">/* (US0) Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a0e435f536bb1948c1e97ca5e3b6133e0"> 2136</a></span><span class="preprocessor">#define AT91C_US0_THR              ( ( AT91_REG * ) 0xFFFC001C ) </span><span class="comment">/* (US0) Transmitter Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aafeaab3c273a4901d0c1ce6e27290623"> 2137</a></span><span class="preprocessor">#define AT91C_US0_IF               ( ( AT91_REG * ) 0xFFFC004C ) </span><span class="comment">/* (US0) IRDA_FILTER Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad9e151567643bac9188d546ec8c83ad9"> 2138</a></span><span class="preprocessor">#define AT91C_US0_IER              ( ( AT91_REG * ) 0xFFFC0008 ) </span><span class="comment">/* (US0) Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"> 2139</span><span class="comment">/* ========== Register definition for PDC_SSC peripheral ========== */</span></div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a53a7501045baecf8bd01c013dbe4c104"> 2140</a></span><span class="preprocessor">#define AT91C_SSC_TNCR             ( ( AT91_REG * ) 0xFFFD411C ) </span><span class="comment">/* (PDC_SSC) Transmit Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a10a6157b682e8d9170a7bd9b6b4288d3"> 2141</a></span><span class="preprocessor">#define AT91C_SSC_RPR              ( ( AT91_REG * ) 0xFFFD4100 ) </span><span class="comment">/* (PDC_SSC) Receive Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a44508da72adc9ed12b256afe132dbc17"> 2142</a></span><span class="preprocessor">#define AT91C_SSC_RNCR             ( ( AT91_REG * ) 0xFFFD4114 ) </span><span class="comment">/* (PDC_SSC) Receive Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a191a1106602f2d19c81e78c28cc8d588"> 2143</a></span><span class="preprocessor">#define AT91C_SSC_TPR              ( ( AT91_REG * ) 0xFFFD4108 ) </span><span class="comment">/* (PDC_SSC) Transmit Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa5f6f7b779df4fc5f6289e6209187608"> 2144</a></span><span class="preprocessor">#define AT91C_SSC_PTCR             ( ( AT91_REG * ) 0xFFFD4120 ) </span><span class="comment">/* (PDC_SSC) PDC Transfer Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a287e7b0b1d4ffecd1d8c407481606f98"> 2145</a></span><span class="preprocessor">#define AT91C_SSC_TCR              ( ( AT91_REG * ) 0xFFFD410C ) </span><span class="comment">/* (PDC_SSC) Transmit Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a71cf421c0ff89108292103d07f9eebde"> 2146</a></span><span class="preprocessor">#define AT91C_SSC_RCR              ( ( AT91_REG * ) 0xFFFD4104 ) </span><span class="comment">/* (PDC_SSC) Receive Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a853daa41885819130b99a0e2214615ab"> 2147</a></span><span class="preprocessor">#define AT91C_SSC_RNPR             ( ( AT91_REG * ) 0xFFFD4110 ) </span><span class="comment">/* (PDC_SSC) Receive Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aacda54a58a6d6706619c1d6088877fe1"> 2148</a></span><span class="preprocessor">#define AT91C_SSC_TNPR             ( ( AT91_REG * ) 0xFFFD4118 ) </span><span class="comment">/* (PDC_SSC) Transmit Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a3ba2486c2064b7dd2b3506e37b19972d"> 2149</a></span><span class="preprocessor">#define AT91C_SSC_PTSR             ( ( AT91_REG * ) 0xFFFD4124 ) </span><span class="comment">/* (PDC_SSC) PDC Transfer Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"> 2150</span><span class="comment">/* ========== Register definition for SSC peripheral ========== */</span></div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a89baf0bfdb0f0cda250d7caf61eee506"> 2151</a></span><span class="preprocessor">#define AT91C_SSC_RHR              ( ( AT91_REG * ) 0xFFFD4020 ) </span><span class="comment">/* (SSC) Receive Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa5c99a0a45b091b298df7b19aead869b"> 2152</a></span><span class="preprocessor">#define AT91C_SSC_RSHR             ( ( AT91_REG * ) 0xFFFD4030 ) </span><span class="comment">/* (SSC) Receive Sync Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a604bc5ab5abb66756a3907e2fb829386"> 2153</a></span><span class="preprocessor">#define AT91C_SSC_TFMR             ( ( AT91_REG * ) 0xFFFD401C ) </span><span class="comment">/* (SSC) Transmit Frame Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a3e22415070eb929134f1e8136d65e2b3"> 2154</a></span><span class="preprocessor">#define AT91C_SSC_IDR              ( ( AT91_REG * ) 0xFFFD4048 ) </span><span class="comment">/* (SSC) Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a4124d482012bea78bc1653ade8742848"> 2155</a></span><span class="preprocessor">#define AT91C_SSC_THR              ( ( AT91_REG * ) 0xFFFD4024 ) </span><span class="comment">/* (SSC) Transmit Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad4f7d43082ad7dee0c1af567fdd19dbf"> 2156</a></span><span class="preprocessor">#define AT91C_SSC_RCMR             ( ( AT91_REG * ) 0xFFFD4010 ) </span><span class="comment">/* (SSC) Receive Clock ModeRegister */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a0c71849c66d910b2327e91ec53be2d5f"> 2157</a></span><span class="preprocessor">#define AT91C_SSC_IER              ( ( AT91_REG * ) 0xFFFD4044 ) </span><span class="comment">/* (SSC) Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ade6190d9f20f8c615c1eeee3a69333a8"> 2158</a></span><span class="preprocessor">#define AT91C_SSC_TSHR             ( ( AT91_REG * ) 0xFFFD4034 ) </span><span class="comment">/* (SSC) Transmit Sync Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a4cccd19cfbd79fa795a21c2d3c4aefaa"> 2159</a></span><span class="preprocessor">#define AT91C_SSC_SR               ( ( AT91_REG * ) 0xFFFD4040 ) </span><span class="comment">/* (SSC) Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae95efd136a149d3364e1c0407514f4fc"> 2160</a></span><span class="preprocessor">#define AT91C_SSC_CMR              ( ( AT91_REG * ) 0xFFFD4004 ) </span><span class="comment">/* (SSC) Clock Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a36a9a8eb55f9f87b90d335d2281a2417"> 2161</a></span><span class="preprocessor">#define AT91C_SSC_TCMR             ( ( AT91_REG * ) 0xFFFD4018 ) </span><span class="comment">/* (SSC) Transmit Clock Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a263bd24754999d5ecd4a2394ebe9454a"> 2162</a></span><span class="preprocessor">#define AT91C_SSC_CR               ( ( AT91_REG * ) 0xFFFD4000 ) </span><span class="comment">/* (SSC) Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a6cef16080bfc99d378574efe37d4b842"> 2163</a></span><span class="preprocessor">#define AT91C_SSC_IMR              ( ( AT91_REG * ) 0xFFFD404C ) </span><span class="comment">/* (SSC) Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#adb294d06149c386bd8c826ca841f729b"> 2164</a></span><span class="preprocessor">#define AT91C_SSC_RFMR             ( ( AT91_REG * ) 0xFFFD4014 ) </span><span class="comment">/* (SSC) Receive Frame Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"> 2165</span><span class="comment">/* ========== Register definition for TWI peripheral ========== */</span></div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#adfb146945a6be80740b8b6ffaf553de5"> 2166</a></span><span class="preprocessor">#define AT91C_TWI_IER              ( ( AT91_REG * ) 0xFFFB8024 ) </span><span class="comment">/* (TWI) Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab70866fe6980485abdc71436c4c666e3"> 2167</a></span><span class="preprocessor">#define AT91C_TWI_CR               ( ( AT91_REG * ) 0xFFFB8000 ) </span><span class="comment">/* (TWI) Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a35551b8aa5276e34c0c2db4fb32bbc38"> 2168</a></span><span class="preprocessor">#define AT91C_TWI_SR               ( ( AT91_REG * ) 0xFFFB8020 ) </span><span class="comment">/* (TWI) Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a8064786a95cc468d45e9f7037d6ad7c0"> 2169</a></span><span class="preprocessor">#define AT91C_TWI_IMR              ( ( AT91_REG * ) 0xFFFB802C ) </span><span class="comment">/* (TWI) Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a552888d871fec466c05478ee2042b2ec"> 2170</a></span><span class="preprocessor">#define AT91C_TWI_THR              ( ( AT91_REG * ) 0xFFFB8034 ) </span><span class="comment">/* (TWI) Transmit Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa6bbe1d04237ac95769ee7165ceb2e88"> 2171</a></span><span class="preprocessor">#define AT91C_TWI_IDR              ( ( AT91_REG * ) 0xFFFB8028 ) </span><span class="comment">/* (TWI) Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a3602dbdfaf7fe8915c8da17025bcce49"> 2172</a></span><span class="preprocessor">#define AT91C_TWI_IADR             ( ( AT91_REG * ) 0xFFFB800C ) </span><span class="comment">/* (TWI) Internal Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab5fb1fb425f6ef83633501ea421a7973"> 2173</a></span><span class="preprocessor">#define AT91C_TWI_MMR              ( ( AT91_REG * ) 0xFFFB8004 ) </span><span class="comment">/* (TWI) Master Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af7b5a89edfd261b24b258e2730938593"> 2174</a></span><span class="preprocessor">#define AT91C_TWI_CWGR             ( ( AT91_REG * ) 0xFFFB8010 ) </span><span class="comment">/* (TWI) Clock Waveform Generator Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aad7ee683b465e9e8ff024444b87ffb09"> 2175</a></span><span class="preprocessor">#define AT91C_TWI_RHR              ( ( AT91_REG * ) 0xFFFB8030 ) </span><span class="comment">/* (TWI) Receive Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"> 2176</span><span class="comment">/* ========== Register definition for PWMC_CH3 peripheral ========== */</span></div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a915acc240487778b99f3e303e95b0935"> 2177</a></span><span class="preprocessor">#define AT91C_PWMC_CH3_CUPDR       ( ( AT91_REG * ) 0xFFFCC270 ) </span><span class="comment">/* (PWMC_CH3) Channel Update Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a15112cd084e065033413c5f6785ee541"> 2178</a></span><span class="preprocessor">#define AT91C_PWMC_CH3_Reserved    ( ( AT91_REG * ) 0xFFFCC274 ) </span><span class="comment">/* (PWMC_CH3) Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a7778deca77864dd09acddb9162e167a8"> 2179</a></span><span class="preprocessor">#define AT91C_PWMC_CH3_CPRDR       ( ( AT91_REG * ) 0xFFFCC268 ) </span><span class="comment">/* (PWMC_CH3) Channel Period Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a8dfa995191cce3441d3b7f3297456191"> 2180</a></span><span class="preprocessor">#define AT91C_PWMC_CH3_CDTYR       ( ( AT91_REG * ) 0xFFFCC264 ) </span><span class="comment">/* (PWMC_CH3) Channel Duty Cycle Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a124fc7b03f5d2a89bef9af3b0c5fa3d8"> 2181</a></span><span class="preprocessor">#define AT91C_PWMC_CH3_CCNTR       ( ( AT91_REG * ) 0xFFFCC26C ) </span><span class="comment">/* (PWMC_CH3) Channel Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a431c9fa2f5860f1961f9e606ac9e74a7"> 2182</a></span><span class="preprocessor">#define AT91C_PWMC_CH3_CMR         ( ( AT91_REG * ) 0xFFFCC260 ) </span><span class="comment">/* (PWMC_CH3) Channel Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"> 2183</span><span class="comment">/* ========== Register definition for PWMC_CH2 peripheral ========== */</span></div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad06043e1478867fefe7b1e845abce62b"> 2184</a></span><span class="preprocessor">#define AT91C_PWMC_CH2_Reserved    ( ( AT91_REG * ) 0xFFFCC254 ) </span><span class="comment">/* (PWMC_CH2) Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a32347890c4851b3406ce936398e39432"> 2185</a></span><span class="preprocessor">#define AT91C_PWMC_CH2_CMR         ( ( AT91_REG * ) 0xFFFCC240 ) </span><span class="comment">/* (PWMC_CH2) Channel Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a209cc49c7a258c24ee6a9a0d479aa8ac"> 2186</a></span><span class="preprocessor">#define AT91C_PWMC_CH2_CCNTR       ( ( AT91_REG * ) 0xFFFCC24C ) </span><span class="comment">/* (PWMC_CH2) Channel Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a7fadf4844d900392e5ed49050542c6b8"> 2187</a></span><span class="preprocessor">#define AT91C_PWMC_CH2_CPRDR       ( ( AT91_REG * ) 0xFFFCC248 ) </span><span class="comment">/* (PWMC_CH2) Channel Period Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ababcd11fb7412ba08cbb402f2e52de25"> 2188</a></span><span class="preprocessor">#define AT91C_PWMC_CH2_CUPDR       ( ( AT91_REG * ) 0xFFFCC250 ) </span><span class="comment">/* (PWMC_CH2) Channel Update Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02189" name="l02189"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a92c3c03a51e3e7f79f6ee18fc8bcf76f"> 2189</a></span><span class="preprocessor">#define AT91C_PWMC_CH2_CDTYR       ( ( AT91_REG * ) 0xFFFCC244 ) </span><span class="comment">/* (PWMC_CH2) Channel Duty Cycle Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02190" name="l02190"></a><span class="lineno"> 2190</span><span class="comment">/* ========== Register definition for PWMC_CH1 peripheral ========== */</span></div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#adb0fb5fe2ce827523d1c1007fb85e443"> 2191</a></span><span class="preprocessor">#define AT91C_PWMC_CH1_Reserved    ( ( AT91_REG * ) 0xFFFCC234 ) </span><span class="comment">/* (PWMC_CH1) Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a7a826ed8802943535fa7c4b326f146a0"> 2192</a></span><span class="preprocessor">#define AT91C_PWMC_CH1_CUPDR       ( ( AT91_REG * ) 0xFFFCC230 ) </span><span class="comment">/* (PWMC_CH1) Channel Update Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aff63953e62e0fc883f37c6228c3c60f8"> 2193</a></span><span class="preprocessor">#define AT91C_PWMC_CH1_CPRDR       ( ( AT91_REG * ) 0xFFFCC228 ) </span><span class="comment">/* (PWMC_CH1) Channel Period Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a785a86474dd34cda12cac953d4f728a8"> 2194</a></span><span class="preprocessor">#define AT91C_PWMC_CH1_CCNTR       ( ( AT91_REG * ) 0xFFFCC22C ) </span><span class="comment">/* (PWMC_CH1) Channel Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a856d2141138eb7946859750ef7d8ab6c"> 2195</a></span><span class="preprocessor">#define AT91C_PWMC_CH1_CDTYR       ( ( AT91_REG * ) 0xFFFCC224 ) </span><span class="comment">/* (PWMC_CH1) Channel Duty Cycle Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9bb93db0c57925fa32d2a2e214a5e1b6"> 2196</a></span><span class="preprocessor">#define AT91C_PWMC_CH1_CMR         ( ( AT91_REG * ) 0xFFFCC220 ) </span><span class="comment">/* (PWMC_CH1) Channel Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"> 2197</span><span class="comment">/* ========== Register definition for PWMC_CH0 peripheral ========== */</span></div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a14caa17444f312f3cd3e264381822a27"> 2198</a></span><span class="preprocessor">#define AT91C_PWMC_CH0_Reserved    ( ( AT91_REG * ) 0xFFFCC214 ) </span><span class="comment">/* (PWMC_CH0) Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aaffd46275f079b2bc5568bbe87c676ff"> 2199</a></span><span class="preprocessor">#define AT91C_PWMC_CH0_CPRDR       ( ( AT91_REG * ) 0xFFFCC208 ) </span><span class="comment">/* (PWMC_CH0) Channel Period Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ace3bf9bfb3d4eb9c97a43161be908867"> 2200</a></span><span class="preprocessor">#define AT91C_PWMC_CH0_CDTYR       ( ( AT91_REG * ) 0xFFFCC204 ) </span><span class="comment">/* (PWMC_CH0) Channel Duty Cycle Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a553675e94a17042b594cc5b6421ed123"> 2201</a></span><span class="preprocessor">#define AT91C_PWMC_CH0_CMR         ( ( AT91_REG * ) 0xFFFCC200 ) </span><span class="comment">/* (PWMC_CH0) Channel Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9a372aa7bc8694c8316aa79402caaa46"> 2202</a></span><span class="preprocessor">#define AT91C_PWMC_CH0_CUPDR       ( ( AT91_REG * ) 0xFFFCC210 ) </span><span class="comment">/* (PWMC_CH0) Channel Update Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a12a3982752e349fccc0ce61caa58c2ee"> 2203</a></span><span class="preprocessor">#define AT91C_PWMC_CH0_CCNTR       ( ( AT91_REG * ) 0xFFFCC20C ) </span><span class="comment">/* (PWMC_CH0) Channel Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"> 2204</span><span class="comment">/* ========== Register definition for PWMC peripheral ========== */</span></div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#abae5ad1dbcedf38d254c63f0cbf33dfc"> 2205</a></span><span class="preprocessor">#define AT91C_PWMC_IDR             ( ( AT91_REG * ) 0xFFFCC014 ) </span><span class="comment">/* (PWMC) PWMC Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a46b3482eea9839c7c0cb5b46981c25ee"> 2206</a></span><span class="preprocessor">#define AT91C_PWMC_DIS             ( ( AT91_REG * ) 0xFFFCC008 ) </span><span class="comment">/* (PWMC) PWMC Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a5748102c4fa746762dabc4b81b1d2028"> 2207</a></span><span class="preprocessor">#define AT91C_PWMC_IER             ( ( AT91_REG * ) 0xFFFCC010 ) </span><span class="comment">/* (PWMC) PWMC Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a4deef43514fe6c052050cb67979421c7"> 2208</a></span><span class="preprocessor">#define AT91C_PWMC_VR              ( ( AT91_REG * ) 0xFFFCC0FC ) </span><span class="comment">/* (PWMC) PWMC Version Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a501d561efa98cdc2d1e92d45995baabf"> 2209</a></span><span class="preprocessor">#define AT91C_PWMC_ISR             ( ( AT91_REG * ) 0xFFFCC01C ) </span><span class="comment">/* (PWMC) PWMC Interrupt Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#afc443b3aad4ece9b474689b297d1fe6d"> 2210</a></span><span class="preprocessor">#define AT91C_PWMC_SR              ( ( AT91_REG * ) 0xFFFCC00C ) </span><span class="comment">/* (PWMC) PWMC Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af52294ff74025db434e4cd82eb504863"> 2211</a></span><span class="preprocessor">#define AT91C_PWMC_IMR             ( ( AT91_REG * ) 0xFFFCC018 ) </span><span class="comment">/* (PWMC) PWMC Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1677fa23df0aebce419d3ed6f916cd55"> 2212</a></span><span class="preprocessor">#define AT91C_PWMC_MR              ( ( AT91_REG * ) 0xFFFCC000 ) </span><span class="comment">/* (PWMC) PWMC Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a349c6cdf8efd599be9aad642d5947897"> 2213</a></span><span class="preprocessor">#define AT91C_PWMC_ENA             ( ( AT91_REG * ) 0xFFFCC004 ) </span><span class="comment">/* (PWMC) PWMC Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"> 2214</span><span class="comment">/* ========== Register definition for UDP peripheral ========== */</span></div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#abb0413f682922a58ea1e83fe006b0439"> 2215</a></span><span class="preprocessor">#define AT91C_UDP_IMR              ( ( AT91_REG * ) 0xFFFB0018 ) </span><span class="comment">/* (UDP) Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1bb6a6bdaff5f26292c04974054a4a55"> 2216</a></span><span class="preprocessor">#define AT91C_UDP_FADDR            ( ( AT91_REG * ) 0xFFFB0008 ) </span><span class="comment">/* (UDP) Function Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a825cf8db29e1346a4655ba9e4042073c"> 2217</a></span><span class="preprocessor">#define AT91C_UDP_NUM              ( ( AT91_REG * ) 0xFFFB0000 ) </span><span class="comment">/* (UDP) Frame Number Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a6a7f64596e71787c3efefff101b5e4e9"> 2218</a></span><span class="preprocessor">#define AT91C_UDP_FDR              ( ( AT91_REG * ) 0xFFFB0050 ) </span><span class="comment">/* (UDP) Endpoint FIFO Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a823df82602fcb595b04c9a5235f7bd68"> 2219</a></span><span class="preprocessor">#define AT91C_UDP_ISR              ( ( AT91_REG * ) 0xFFFB001C ) </span><span class="comment">/* (UDP) Interrupt Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af73c7ae5c085b4fa6b20700ccb0bf189"> 2220</a></span><span class="preprocessor">#define AT91C_UDP_CSR              ( ( AT91_REG * ) 0xFFFB0030 ) </span><span class="comment">/* (UDP) Endpoint Control and Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#abaaf8614402eded1295065e638ef4905"> 2221</a></span><span class="preprocessor">#define AT91C_UDP_IDR              ( ( AT91_REG * ) 0xFFFB0014 ) </span><span class="comment">/* (UDP) Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a0cd67205ffcc66f514740b7cacc95c4f"> 2222</a></span><span class="preprocessor">#define AT91C_UDP_ICR              ( ( AT91_REG * ) 0xFFFB0020 ) </span><span class="comment">/* (UDP) Interrupt Clear Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a19e8a3d4c6e02916b80873505969f35e"> 2223</a></span><span class="preprocessor">#define AT91C_UDP_RSTEP            ( ( AT91_REG * ) 0xFFFB0028 ) </span><span class="comment">/* (UDP) Reset Endpoint Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a45e8217bcf08f51bb492afbca3799fda"> 2224</a></span><span class="preprocessor">#define AT91C_UDP_TXVC             ( ( AT91_REG * ) 0xFFFB0074 ) </span><span class="comment">/* (UDP) Transceiver Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a2d8e3c6d1d17dc2b6dfc2ab2339d06b1"> 2225</a></span><span class="preprocessor">#define AT91C_UDP_GLBSTATE         ( ( AT91_REG * ) 0xFFFB0004 ) </span><span class="comment">/* (UDP) Global State Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a2bf22f0aaf9a940db36d4b5ef7c2c53f"> 2226</a></span><span class="preprocessor">#define AT91C_UDP_IER              ( ( AT91_REG * ) 0xFFFB0010 ) </span><span class="comment">/* (UDP) Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"> 2227</span><span class="comment">/* ========== Register definition for TC0 peripheral ========== */</span></div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a14381be1f6ceeb1de311e10d9aac62d9"> 2228</a></span><span class="preprocessor">#define AT91C_TC0_SR               ( ( AT91_REG * ) 0xFFFA0020 ) </span><span class="comment">/* (TC0) Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a70e91b7a4b022e8985559be791facecd"> 2229</a></span><span class="preprocessor">#define AT91C_TC0_RC               ( ( AT91_REG * ) 0xFFFA001C ) </span><span class="comment">/* (TC0) Register C */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a46587d3344f065d9db3ffea75e4e3ed0"> 2230</a></span><span class="preprocessor">#define AT91C_TC0_RB               ( ( AT91_REG * ) 0xFFFA0018 ) </span><span class="comment">/* (TC0) Register B */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad139a6937250604e663db694ea526109"> 2231</a></span><span class="preprocessor">#define AT91C_TC0_CCR              ( ( AT91_REG * ) 0xFFFA0000 ) </span><span class="comment">/* (TC0) Channel Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aac8cde05837a35a8246cb4b58400894c"> 2232</a></span><span class="preprocessor">#define AT91C_TC0_CMR              ( ( AT91_REG * ) 0xFFFA0004 ) </span><span class="comment">/* (TC0) Channel Mode Register (Capture Mode / Waveform Mode) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a26e7f978fd38a87fcdf971dc8f870341"> 2233</a></span><span class="preprocessor">#define AT91C_TC0_IER              ( ( AT91_REG * ) 0xFFFA0024 ) </span><span class="comment">/* (TC0) Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac36fce651dac995e60837f8afffc67f5"> 2234</a></span><span class="preprocessor">#define AT91C_TC0_RA               ( ( AT91_REG * ) 0xFFFA0014 ) </span><span class="comment">/* (TC0) Register A */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae6ec17816f26986770aee105c7091c68"> 2235</a></span><span class="preprocessor">#define AT91C_TC0_IDR              ( ( AT91_REG * ) 0xFFFA0028 ) </span><span class="comment">/* (TC0) Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a902d83edf7113f99d72f1d8b67409a8a"> 2236</a></span><span class="preprocessor">#define AT91C_TC0_CV               ( ( AT91_REG * ) 0xFFFA0010 ) </span><span class="comment">/* (TC0) Counter Value */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a910eb1ba8e12734da7c04c19707eb6b8"> 2237</a></span><span class="preprocessor">#define AT91C_TC0_IMR              ( ( AT91_REG * ) 0xFFFA002C ) </span><span class="comment">/* (TC0) Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"> 2238</span><span class="comment">/* ========== Register definition for TC1 peripheral ========== */</span></div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad85f4c1ae474ae74a9f193f7c7cc81cf"> 2239</a></span><span class="preprocessor">#define AT91C_TC1_RB               ( ( AT91_REG * ) 0xFFFA0058 ) </span><span class="comment">/* (TC1) Register B */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a6d1271089d8f94c1e91a638f60f1a30e"> 2240</a></span><span class="preprocessor">#define AT91C_TC1_CCR              ( ( AT91_REG * ) 0xFFFA0040 ) </span><span class="comment">/* (TC1) Channel Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aedd80518a02dce6e3b515a146e765102"> 2241</a></span><span class="preprocessor">#define AT91C_TC1_IER              ( ( AT91_REG * ) 0xFFFA0064 ) </span><span class="comment">/* (TC1) Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a096b8a1863b0a0b4f15d9c186bfab6fa"> 2242</a></span><span class="preprocessor">#define AT91C_TC1_IDR              ( ( AT91_REG * ) 0xFFFA0068 ) </span><span class="comment">/* (TC1) Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#add3309812aa0e1201930857f83a25b78"> 2243</a></span><span class="preprocessor">#define AT91C_TC1_SR               ( ( AT91_REG * ) 0xFFFA0060 ) </span><span class="comment">/* (TC1) Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae6ff81ccb2c03eca5c0077f1f98d5287"> 2244</a></span><span class="preprocessor">#define AT91C_TC1_CMR              ( ( AT91_REG * ) 0xFFFA0044 ) </span><span class="comment">/* (TC1) Channel Mode Register (Capture Mode / Waveform Mode) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a2abd9a801b7f3ccc6acb5c143f95e58e"> 2245</a></span><span class="preprocessor">#define AT91C_TC1_RA               ( ( AT91_REG * ) 0xFFFA0054 ) </span><span class="comment">/* (TC1) Register A */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae1ba87507afc334c83a8faf4220108bb"> 2246</a></span><span class="preprocessor">#define AT91C_TC1_RC               ( ( AT91_REG * ) 0xFFFA005C ) </span><span class="comment">/* (TC1) Register C */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#abd3beef9d8010832ed7fac32f9172186"> 2247</a></span><span class="preprocessor">#define AT91C_TC1_IMR              ( ( AT91_REG * ) 0xFFFA006C ) </span><span class="comment">/* (TC1) Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa7bc7d53130111ce71e3f194fafeabab"> 2248</a></span><span class="preprocessor">#define AT91C_TC1_CV               ( ( AT91_REG * ) 0xFFFA0050 ) </span><span class="comment">/* (TC1) Counter Value */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"> 2249</span><span class="comment">/* ========== Register definition for TC2 peripheral ========== */</span></div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa1eb803ee12cb377ff6415dd99ed7af3"> 2250</a></span><span class="preprocessor">#define AT91C_TC2_CMR              ( ( AT91_REG * ) 0xFFFA0084 ) </span><span class="comment">/* (TC2) Channel Mode Register (Capture Mode / Waveform Mode) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aec022d7f98ede6ad9e7f39c7545b4c2c"> 2251</a></span><span class="preprocessor">#define AT91C_TC2_CCR              ( ( AT91_REG * ) 0xFFFA0080 ) </span><span class="comment">/* (TC2) Channel Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a89655cc2b3db98c2e3205e9697cca20e"> 2252</a></span><span class="preprocessor">#define AT91C_TC2_CV               ( ( AT91_REG * ) 0xFFFA0090 ) </span><span class="comment">/* (TC2) Counter Value */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab71cc78f9acf543d633fa4932ac6d0af"> 2253</a></span><span class="preprocessor">#define AT91C_TC2_RA               ( ( AT91_REG * ) 0xFFFA0094 ) </span><span class="comment">/* (TC2) Register A */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a0f940f585055b37bc1b28f7f884b845b"> 2254</a></span><span class="preprocessor">#define AT91C_TC2_RB               ( ( AT91_REG * ) 0xFFFA0098 ) </span><span class="comment">/* (TC2) Register B */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac45691dc6c22a34bcf24d1f2a672091e"> 2255</a></span><span class="preprocessor">#define AT91C_TC2_IDR              ( ( AT91_REG * ) 0xFFFA00A8 ) </span><span class="comment">/* (TC2) Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02256" name="l02256"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad7a7e692a485bd1984655fb775b5993f"> 2256</a></span><span class="preprocessor">#define AT91C_TC2_IMR              ( ( AT91_REG * ) 0xFFFA00AC ) </span><span class="comment">/* (TC2) Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a6e87e75bd04d57480f47bdd325ceb62a"> 2257</a></span><span class="preprocessor">#define AT91C_TC2_RC               ( ( AT91_REG * ) 0xFFFA009C ) </span><span class="comment">/* (TC2) Register C */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#acde2cdbf96a6d3d9efe273e5484b1c8f"> 2258</a></span><span class="preprocessor">#define AT91C_TC2_IER              ( ( AT91_REG * ) 0xFFFA00A4 ) </span><span class="comment">/* (TC2) Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a6775d11c990ac2929003e4bed7dfd2eb"> 2259</a></span><span class="preprocessor">#define AT91C_TC2_SR               ( ( AT91_REG * ) 0xFFFA00A0 ) </span><span class="comment">/* (TC2) Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"> 2260</span><span class="comment">/* ========== Register definition for TCB peripheral ========== */</span></div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a071d3dd587c3a4ed95c253a48cb1c9a6"> 2261</a></span><span class="preprocessor">#define AT91C_TCB_BMR              ( ( AT91_REG * ) 0xFFFA00C4 ) </span><span class="comment">/* (TCB) TC Block Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a19ebea53a82e1963c02fb19f1fc43918"> 2262</a></span><span class="preprocessor">#define AT91C_TCB_BCR              ( ( AT91_REG * ) 0xFFFA00C0 ) </span><span class="comment">/* (TCB) TC Block Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"> 2263</span><span class="comment">/* ========== Register definition for CAN_MB0 peripheral ========== */</span></div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a5c500bfc71872ca3c1f85ee02e5bee97"> 2264</a></span><span class="preprocessor">#define AT91C_CAN_MB0_MDL          ( ( AT91_REG * ) 0xFFFD0214 ) </span><span class="comment">/* (CAN_MB0) MailBox Data Low Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a97b847b9fa4e7416116dfad583c83583"> 2265</a></span><span class="preprocessor">#define AT91C_CAN_MB0_MAM          ( ( AT91_REG * ) 0xFFFD0204 ) </span><span class="comment">/* (CAN_MB0) MailBox Acceptance Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a4d0db4d13c20b646d5dce127b371fab5"> 2266</a></span><span class="preprocessor">#define AT91C_CAN_MB0_MCR          ( ( AT91_REG * ) 0xFFFD021C ) </span><span class="comment">/* (CAN_MB0) MailBox Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a5b9dc816b2b3c878eb348b7dde833e5e"> 2267</a></span><span class="preprocessor">#define AT91C_CAN_MB0_MID          ( ( AT91_REG * ) 0xFFFD0208 ) </span><span class="comment">/* (CAN_MB0) MailBox ID Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a031124d54d1dbb69a95bcb6e0410ac63"> 2268</a></span><span class="preprocessor">#define AT91C_CAN_MB0_MSR          ( ( AT91_REG * ) 0xFFFD0210 ) </span><span class="comment">/* (CAN_MB0) MailBox Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#afc09500f498beee08c2a61f4ee969cf3"> 2269</a></span><span class="preprocessor">#define AT91C_CAN_MB0_MFID         ( ( AT91_REG * ) 0xFFFD020C ) </span><span class="comment">/* (CAN_MB0) MailBox Family ID Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a6e6825f576c2853ffe66e04c0cf5133e"> 2270</a></span><span class="preprocessor">#define AT91C_CAN_MB0_MDH          ( ( AT91_REG * ) 0xFFFD0218 ) </span><span class="comment">/* (CAN_MB0) MailBox Data High Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02271" name="l02271"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a5aa083ba1cebc9aee7de98991c923ac3"> 2271</a></span><span class="preprocessor">#define AT91C_CAN_MB0_MMR          ( ( AT91_REG * ) 0xFFFD0200 ) </span><span class="comment">/* (CAN_MB0) MailBox Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02272" name="l02272"></a><span class="lineno"> 2272</span><span class="comment">/* ========== Register definition for CAN_MB1 peripheral ========== */</span></div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a2225830efa9de292df10cf235273aafb"> 2273</a></span><span class="preprocessor">#define AT91C_CAN_MB1_MDL          ( ( AT91_REG * ) 0xFFFD0234 ) </span><span class="comment">/* (CAN_MB1) MailBox Data Low Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02274" name="l02274"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac242330a7b6cb3046fe276848307aa95"> 2274</a></span><span class="preprocessor">#define AT91C_CAN_MB1_MID          ( ( AT91_REG * ) 0xFFFD0228 ) </span><span class="comment">/* (CAN_MB1) MailBox ID Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02275" name="l02275"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a6ebfeef2f2ce71e722e06d6af73ea586"> 2275</a></span><span class="preprocessor">#define AT91C_CAN_MB1_MMR          ( ( AT91_REG * ) 0xFFFD0220 ) </span><span class="comment">/* (CAN_MB1) MailBox Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02276" name="l02276"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a75c5d2305079e4bb2f833b333130c1ff"> 2276</a></span><span class="preprocessor">#define AT91C_CAN_MB1_MSR          ( ( AT91_REG * ) 0xFFFD0230 ) </span><span class="comment">/* (CAN_MB1) MailBox Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a4f4630c14069f26214267404788dbdc8"> 2277</a></span><span class="preprocessor">#define AT91C_CAN_MB1_MAM          ( ( AT91_REG * ) 0xFFFD0224 ) </span><span class="comment">/* (CAN_MB1) MailBox Acceptance Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#acc4b050f6faf8db88f307bf158a3efda"> 2278</a></span><span class="preprocessor">#define AT91C_CAN_MB1_MDH          ( ( AT91_REG * ) 0xFFFD0238 ) </span><span class="comment">/* (CAN_MB1) MailBox Data High Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a77467e5964b6939639f5215869e8a191"> 2279</a></span><span class="preprocessor">#define AT91C_CAN_MB1_MCR          ( ( AT91_REG * ) 0xFFFD023C ) </span><span class="comment">/* (CAN_MB1) MailBox Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af72f6fbbf37ed233d31ff161d515607f"> 2280</a></span><span class="preprocessor">#define AT91C_CAN_MB1_MFID         ( ( AT91_REG * ) 0xFFFD022C ) </span><span class="comment">/* (CAN_MB1) MailBox Family ID Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"> 2281</span><span class="comment">/* ========== Register definition for CAN_MB2 peripheral ========== */</span></div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a6d6c37ffd3864b757cb3975a962e33eb"> 2282</a></span><span class="preprocessor">#define AT91C_CAN_MB2_MCR          ( ( AT91_REG * ) 0xFFFD025C ) </span><span class="comment">/* (CAN_MB2) MailBox Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a3d81203b16b33aa0caf883623242c82c"> 2283</a></span><span class="preprocessor">#define AT91C_CAN_MB2_MDH          ( ( AT91_REG * ) 0xFFFD0258 ) </span><span class="comment">/* (CAN_MB2) MailBox Data High Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a2dac978bb7d0a614eac408fac182d5ed"> 2284</a></span><span class="preprocessor">#define AT91C_CAN_MB2_MID          ( ( AT91_REG * ) 0xFFFD0248 ) </span><span class="comment">/* (CAN_MB2) MailBox ID Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac67153abf2392ab18d1654ea61f96dbe"> 2285</a></span><span class="preprocessor">#define AT91C_CAN_MB2_MDL          ( ( AT91_REG * ) 0xFFFD0254 ) </span><span class="comment">/* (CAN_MB2) MailBox Data Low Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1dfc1f2ed160d46e1b9688e73b10e42b"> 2286</a></span><span class="preprocessor">#define AT91C_CAN_MB2_MMR          ( ( AT91_REG * ) 0xFFFD0240 ) </span><span class="comment">/* (CAN_MB2) MailBox Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a03924a9dadf7774548d3e521ba3c1b72"> 2287</a></span><span class="preprocessor">#define AT91C_CAN_MB2_MAM          ( ( AT91_REG * ) 0xFFFD0244 ) </span><span class="comment">/* (CAN_MB2) MailBox Acceptance Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1bd703b1990dac82a2a4b859e56b8150"> 2288</a></span><span class="preprocessor">#define AT91C_CAN_MB2_MFID         ( ( AT91_REG * ) 0xFFFD024C ) </span><span class="comment">/* (CAN_MB2) MailBox Family ID Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a3086cc8f85aa617c77cf75798e4593e0"> 2289</a></span><span class="preprocessor">#define AT91C_CAN_MB2_MSR          ( ( AT91_REG * ) 0xFFFD0250 ) </span><span class="comment">/* (CAN_MB2) MailBox Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02290" name="l02290"></a><span class="lineno"> 2290</span><span class="comment">/* ========== Register definition for CAN_MB3 peripheral ========== */</span></div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a758901668775f791c031a2a824ffb149"> 2291</a></span><span class="preprocessor">#define AT91C_CAN_MB3_MFID         ( ( AT91_REG * ) 0xFFFD026C ) </span><span class="comment">/* (CAN_MB3) MailBox Family ID Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02292" name="l02292"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9455f968cc1cc6054233eb9a6b7d807c"> 2292</a></span><span class="preprocessor">#define AT91C_CAN_MB3_MAM          ( ( AT91_REG * ) 0xFFFD0264 ) </span><span class="comment">/* (CAN_MB3) MailBox Acceptance Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02293" name="l02293"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a5f1889898ee784839825d678f9abbfb9"> 2293</a></span><span class="preprocessor">#define AT91C_CAN_MB3_MID          ( ( AT91_REG * ) 0xFFFD0268 ) </span><span class="comment">/* (CAN_MB3) MailBox ID Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#abd234cb3ef7260941a9536ae4aa060d0"> 2294</a></span><span class="preprocessor">#define AT91C_CAN_MB3_MCR          ( ( AT91_REG * ) 0xFFFD027C ) </span><span class="comment">/* (CAN_MB3) MailBox Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a4259fb14a6dc9dbc50e66c2115b87b4e"> 2295</a></span><span class="preprocessor">#define AT91C_CAN_MB3_MMR          ( ( AT91_REG * ) 0xFFFD0260 ) </span><span class="comment">/* (CAN_MB3) MailBox Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a551c317f1d6531a537df23c3b50c4848"> 2296</a></span><span class="preprocessor">#define AT91C_CAN_MB3_MSR          ( ( AT91_REG * ) 0xFFFD0270 ) </span><span class="comment">/* (CAN_MB3) MailBox Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a2261660db7d471dd56d484d67e41b5fe"> 2297</a></span><span class="preprocessor">#define AT91C_CAN_MB3_MDL          ( ( AT91_REG * ) 0xFFFD0274 ) </span><span class="comment">/* (CAN_MB3) MailBox Data Low Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa065092745ddbf791c26d74935a1f3a1"> 2298</a></span><span class="preprocessor">#define AT91C_CAN_MB3_MDH          ( ( AT91_REG * ) 0xFFFD0278 ) </span><span class="comment">/* (CAN_MB3) MailBox Data High Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"> 2299</span><span class="comment">/* ========== Register definition for CAN_MB4 peripheral ========== */</span></div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a68a68b7ddece23f584f3d6be87b6ab46"> 2300</a></span><span class="preprocessor">#define AT91C_CAN_MB4_MID          ( ( AT91_REG * ) 0xFFFD0288 ) </span><span class="comment">/* (CAN_MB4) MailBox ID Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a37b2984f3dbef3b51331c7370804ccf0"> 2301</a></span><span class="preprocessor">#define AT91C_CAN_MB4_MMR          ( ( AT91_REG * ) 0xFFFD0280 ) </span><span class="comment">/* (CAN_MB4) MailBox Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#adab87868f23acacbdf20c47df4558587"> 2302</a></span><span class="preprocessor">#define AT91C_CAN_MB4_MDH          ( ( AT91_REG * ) 0xFFFD0298 ) </span><span class="comment">/* (CAN_MB4) MailBox Data High Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02303" name="l02303"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a55d2230bcc7fed5138370031a57539c4"> 2303</a></span><span class="preprocessor">#define AT91C_CAN_MB4_MFID         ( ( AT91_REG * ) 0xFFFD028C ) </span><span class="comment">/* (CAN_MB4) MailBox Family ID Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02304" name="l02304"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a4ee1a49bc827616747d00103ed029f59"> 2304</a></span><span class="preprocessor">#define AT91C_CAN_MB4_MSR          ( ( AT91_REG * ) 0xFFFD0290 ) </span><span class="comment">/* (CAN_MB4) MailBox Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02305" name="l02305"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae44fb459758a0324a901523329c5c4ff"> 2305</a></span><span class="preprocessor">#define AT91C_CAN_MB4_MCR          ( ( AT91_REG * ) 0xFFFD029C ) </span><span class="comment">/* (CAN_MB4) MailBox Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a3b16574286643a21f3d47ba82a024351"> 2306</a></span><span class="preprocessor">#define AT91C_CAN_MB4_MDL          ( ( AT91_REG * ) 0xFFFD0294 ) </span><span class="comment">/* (CAN_MB4) MailBox Data Low Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a59b5879cf91e24c507642262dfbe6a61"> 2307</a></span><span class="preprocessor">#define AT91C_CAN_MB4_MAM          ( ( AT91_REG * ) 0xFFFD0284 ) </span><span class="comment">/* (CAN_MB4) MailBox Acceptance Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"> 2308</span><span class="comment">/* ========== Register definition for CAN_MB5 peripheral ========== */</span></div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aac10835fb856cff7e374473d37cbc7ce"> 2309</a></span><span class="preprocessor">#define AT91C_CAN_MB5_MSR          ( ( AT91_REG * ) 0xFFFD02B0 ) </span><span class="comment">/* (CAN_MB5) MailBox Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a0aeef152289ccfc9245ba997c0d20cba"> 2310</a></span><span class="preprocessor">#define AT91C_CAN_MB5_MCR          ( ( AT91_REG * ) 0xFFFD02BC ) </span><span class="comment">/* (CAN_MB5) MailBox Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a78acca90d7ff0029ce09eef628900f85"> 2311</a></span><span class="preprocessor">#define AT91C_CAN_MB5_MFID         ( ( AT91_REG * ) 0xFFFD02AC ) </span><span class="comment">/* (CAN_MB5) MailBox Family ID Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a0739931e17c52272c3ec499bc4b472df"> 2312</a></span><span class="preprocessor">#define AT91C_CAN_MB5_MDH          ( ( AT91_REG * ) 0xFFFD02B8 ) </span><span class="comment">/* (CAN_MB5) MailBox Data High Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aae6ce1a62f88b2c02a4950cdf30d6cef"> 2313</a></span><span class="preprocessor">#define AT91C_CAN_MB5_MID          ( ( AT91_REG * ) 0xFFFD02A8 ) </span><span class="comment">/* (CAN_MB5) MailBox ID Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a3e2a7d82f20bde542d799bf400272e94"> 2314</a></span><span class="preprocessor">#define AT91C_CAN_MB5_MMR          ( ( AT91_REG * ) 0xFFFD02A0 ) </span><span class="comment">/* (CAN_MB5) MailBox Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a3e325a4bdb2d308ea9c3c716e8f086d7"> 2315</a></span><span class="preprocessor">#define AT91C_CAN_MB5_MDL          ( ( AT91_REG * ) 0xFFFD02B4 ) </span><span class="comment">/* (CAN_MB5) MailBox Data Low Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a91c7037247bb007bfdea1ebcfa9e1ead"> 2316</a></span><span class="preprocessor">#define AT91C_CAN_MB5_MAM          ( ( AT91_REG * ) 0xFFFD02A4 ) </span><span class="comment">/* (CAN_MB5) MailBox Acceptance Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"> 2317</span><span class="comment">/* ========== Register definition for CAN_MB6 peripheral ========== */</span></div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aff5a640663bc1b9686b301c675911fee"> 2318</a></span><span class="preprocessor">#define AT91C_CAN_MB6_MFID         ( ( AT91_REG * ) 0xFFFD02CC ) </span><span class="comment">/* (CAN_MB6) MailBox Family ID Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a4cc9b7c7ab47fc4b4bf7b3ace95f6332"> 2319</a></span><span class="preprocessor">#define AT91C_CAN_MB6_MID          ( ( AT91_REG * ) 0xFFFD02C8 ) </span><span class="comment">/* (CAN_MB6) MailBox ID Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1a5eca15f264b9d7a229eca70f3a0999"> 2320</a></span><span class="preprocessor">#define AT91C_CAN_MB6_MAM          ( ( AT91_REG * ) 0xFFFD02C4 ) </span><span class="comment">/* (CAN_MB6) MailBox Acceptance Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab8775190f7f87566e5ddad65c2e7bf09"> 2321</a></span><span class="preprocessor">#define AT91C_CAN_MB6_MSR          ( ( AT91_REG * ) 0xFFFD02D0 ) </span><span class="comment">/* (CAN_MB6) MailBox Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a2960898e0f9e327f02299db26f104f74"> 2322</a></span><span class="preprocessor">#define AT91C_CAN_MB6_MDL          ( ( AT91_REG * ) 0xFFFD02D4 ) </span><span class="comment">/* (CAN_MB6) MailBox Data Low Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a7edac2e169e44df3c3e0842ca1935ed2"> 2323</a></span><span class="preprocessor">#define AT91C_CAN_MB6_MCR          ( ( AT91_REG * ) 0xFFFD02DC ) </span><span class="comment">/* (CAN_MB6) MailBox Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a5baf6701e46c68ccc154f62376ddd0af"> 2324</a></span><span class="preprocessor">#define AT91C_CAN_MB6_MDH          ( ( AT91_REG * ) 0xFFFD02D8 ) </span><span class="comment">/* (CAN_MB6) MailBox Data High Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a899ac67885f3745c4bf55a1fb9552a74"> 2325</a></span><span class="preprocessor">#define AT91C_CAN_MB6_MMR          ( ( AT91_REG * ) 0xFFFD02C0 ) </span><span class="comment">/* (CAN_MB6) MailBox Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"> 2326</span><span class="comment">/* ========== Register definition for CAN_MB7 peripheral ========== */</span></div>
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#acee753e20fef3df7123488ad62240169"> 2327</a></span><span class="preprocessor">#define AT91C_CAN_MB7_MCR          ( ( AT91_REG * ) 0xFFFD02FC ) </span><span class="comment">/* (CAN_MB7) MailBox Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02328" name="l02328"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a441cccbd5610df15897775e48c5dd88c"> 2328</a></span><span class="preprocessor">#define AT91C_CAN_MB7_MDH          ( ( AT91_REG * ) 0xFFFD02F8 ) </span><span class="comment">/* (CAN_MB7) MailBox Data High Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02329" name="l02329"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a668bcbd8b04661a2eb3ca92dbcc5adda"> 2329</a></span><span class="preprocessor">#define AT91C_CAN_MB7_MFID         ( ( AT91_REG * ) 0xFFFD02EC ) </span><span class="comment">/* (CAN_MB7) MailBox Family ID Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02330" name="l02330"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad57bf4278ae7ff2f56e1452ab203813b"> 2330</a></span><span class="preprocessor">#define AT91C_CAN_MB7_MDL          ( ( AT91_REG * ) 0xFFFD02F4 ) </span><span class="comment">/* (CAN_MB7) MailBox Data Low Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02331" name="l02331"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a0f99ccefc9b1cca4d11e77754a2d5fb7"> 2331</a></span><span class="preprocessor">#define AT91C_CAN_MB7_MID          ( ( AT91_REG * ) 0xFFFD02E8 ) </span><span class="comment">/* (CAN_MB7) MailBox ID Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02332" name="l02332"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a13047964465da4a797297297272ee18a"> 2332</a></span><span class="preprocessor">#define AT91C_CAN_MB7_MMR          ( ( AT91_REG * ) 0xFFFD02E0 ) </span><span class="comment">/* (CAN_MB7) MailBox Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02333" name="l02333"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#afa2e93637ad3cdafc52f524daf3079df"> 2333</a></span><span class="preprocessor">#define AT91C_CAN_MB7_MAM          ( ( AT91_REG * ) 0xFFFD02E4 ) </span><span class="comment">/* (CAN_MB7) MailBox Acceptance Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02334" name="l02334"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#adc5f60464df65c26ac2a541d659c3855"> 2334</a></span><span class="preprocessor">#define AT91C_CAN_MB7_MSR          ( ( AT91_REG * ) 0xFFFD02F0 ) </span><span class="comment">/* (CAN_MB7) MailBox Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02335" name="l02335"></a><span class="lineno"> 2335</span><span class="comment">/* ========== Register definition for CAN peripheral ========== */</span></div>
<div class="line"><a id="l02336" name="l02336"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab8ccaa9efa1aedb21e6a0dfea83f2ed4"> 2336</a></span><span class="preprocessor">#define AT91C_CAN_TCR              ( ( AT91_REG * ) 0xFFFD0024 ) </span><span class="comment">/* (CAN) Transfer Command Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02337" name="l02337"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a0c0af1ccd73d3d5b3b785d13d7a3764f"> 2337</a></span><span class="preprocessor">#define AT91C_CAN_IMR              ( ( AT91_REG * ) 0xFFFD000C ) </span><span class="comment">/* (CAN) Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02338" name="l02338"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#afb9632ac3fac1ad2c041c621692d1365"> 2338</a></span><span class="preprocessor">#define AT91C_CAN_IER              ( ( AT91_REG * ) 0xFFFD0004 ) </span><span class="comment">/* (CAN) Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02339" name="l02339"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a27c85b989270753ae40c968d224714c8"> 2339</a></span><span class="preprocessor">#define AT91C_CAN_ECR              ( ( AT91_REG * ) 0xFFFD0020 ) </span><span class="comment">/* (CAN) Error Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02340" name="l02340"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a6f300707d9c9cdc436b410021c9aab84"> 2340</a></span><span class="preprocessor">#define AT91C_CAN_TIMESTP          ( ( AT91_REG * ) 0xFFFD001C ) </span><span class="comment">/* (CAN) Time Stamp Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02341" name="l02341"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a3d9bb642faa2a39e4ec98341a3bd1284"> 2341</a></span><span class="preprocessor">#define AT91C_CAN_MR               ( ( AT91_REG * ) 0xFFFD0000 ) </span><span class="comment">/* (CAN) Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02342" name="l02342"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9c047884c41f60b4535b64b06861eb97"> 2342</a></span><span class="preprocessor">#define AT91C_CAN_IDR              ( ( AT91_REG * ) 0xFFFD0008 ) </span><span class="comment">/* (CAN) Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02343" name="l02343"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a6098e5a8d06109a2983578f2d0aaba63"> 2343</a></span><span class="preprocessor">#define AT91C_CAN_ACR              ( ( AT91_REG * ) 0xFFFD0028 ) </span><span class="comment">/* (CAN) Abort Command Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02344" name="l02344"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a0b08900cbd5cf6f9f6d06f08b511a781"> 2344</a></span><span class="preprocessor">#define AT91C_CAN_TIM              ( ( AT91_REG * ) 0xFFFD0018 ) </span><span class="comment">/* (CAN) Timer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02345" name="l02345"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a282cdfced51e6e2967656cbf51eb5d89"> 2345</a></span><span class="preprocessor">#define AT91C_CAN_SR               ( ( AT91_REG * ) 0xFFFD0010 ) </span><span class="comment">/* (CAN) Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02346" name="l02346"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a78ba240b77d98b94e2904de40be9fd61"> 2346</a></span><span class="preprocessor">#define AT91C_CAN_BR               ( ( AT91_REG * ) 0xFFFD0014 ) </span><span class="comment">/* (CAN) Baudrate Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02347" name="l02347"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa7e3f5a3062f5f965eef5c697daf4d51"> 2347</a></span><span class="preprocessor">#define AT91C_CAN_VR               ( ( AT91_REG * ) 0xFFFD00FC ) </span><span class="comment">/* (CAN) Version Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02348" name="l02348"></a><span class="lineno"> 2348</span><span class="comment">/* ========== Register definition for EMAC peripheral ========== */</span></div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa4c562a1dfa99b80d951c397fa0ae3ea"> 2349</a></span><span class="preprocessor">#define AT91C_EMAC_ISR             ( ( AT91_REG * ) 0xFFFDC024 ) </span><span class="comment">/* (EMAC) Interrupt Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#abd3571e69d3276feb963b83972442b14"> 2350</a></span><span class="preprocessor">#define AT91C_EMAC_SA4H            ( ( AT91_REG * ) 0xFFFDC0B4 ) </span><span class="comment">/* (EMAC) Specific Address 4 Top, Last 2 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac21bfd8505ef81e9d0ab7a82035db57b"> 2351</a></span><span class="preprocessor">#define AT91C_EMAC_SA1L            ( ( AT91_REG * ) 0xFFFDC098 ) </span><span class="comment">/* (EMAC) Specific Address 1 Bottom, First 4 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a08834fe7cdae50ddbc2f19622d7d1d29"> 2352</a></span><span class="preprocessor">#define AT91C_EMAC_ELE             ( ( AT91_REG * ) 0xFFFDC078 ) </span><span class="comment">/* (EMAC) Excessive Length Errors Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a8fde1f981f864aae724ab9f995c299aa"> 2353</a></span><span class="preprocessor">#define AT91C_EMAC_LCOL            ( ( AT91_REG * ) 0xFFFDC05C ) </span><span class="comment">/* (EMAC) Late Collision Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a0b20bc79cb7b9abab246cdcf1a5fc508"> 2354</a></span><span class="preprocessor">#define AT91C_EMAC_RLE             ( ( AT91_REG * ) 0xFFFDC088 ) </span><span class="comment">/* (EMAC) Receive Length Field Mismatch Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a206f8015ebc897e047d16653aa32cee6"> 2355</a></span><span class="preprocessor">#define AT91C_EMAC_WOL             ( ( AT91_REG * ) 0xFFFDC0C4 ) </span><span class="comment">/* (EMAC) Wake On LAN Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02356" name="l02356"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#acacf1fe8504dd4469dc8fb7fdf386925"> 2356</a></span><span class="preprocessor">#define AT91C_EMAC_DTF             ( ( AT91_REG * ) 0xFFFDC058 ) </span><span class="comment">/* (EMAC) Deferred Transmission Frame Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02357" name="l02357"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a971ecc7916cd7330711d1f5851598e67"> 2357</a></span><span class="preprocessor">#define AT91C_EMAC_TUND            ( ( AT91_REG * ) 0xFFFDC064 ) </span><span class="comment">/* (EMAC) Transmit Underrun Error Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02358" name="l02358"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a557efb3f0e582eae6cefae39cedcbf7d"> 2358</a></span><span class="preprocessor">#define AT91C_EMAC_NCR             ( ( AT91_REG * ) 0xFFFDC000 ) </span><span class="comment">/* (EMAC) Network Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02359" name="l02359"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a5a0c0952a545df22e902bcd6f3aef440"> 2359</a></span><span class="preprocessor">#define AT91C_EMAC_SA4L            ( ( AT91_REG * ) 0xFFFDC0B0 ) </span><span class="comment">/* (EMAC) Specific Address 4 Bottom, First 4 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02360" name="l02360"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aac8711a1e26bb778195364db403cdccb"> 2360</a></span><span class="preprocessor">#define AT91C_EMAC_RSR             ( ( AT91_REG * ) 0xFFFDC020 ) </span><span class="comment">/* (EMAC) Receive Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02361" name="l02361"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a7ee6daed9ccd0ad7602cd3f3df14d273"> 2361</a></span><span class="preprocessor">#define AT91C_EMAC_SA3L            ( ( AT91_REG * ) 0xFFFDC0A8 ) </span><span class="comment">/* (EMAC) Specific Address 3 Bottom, First 4 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02362" name="l02362"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af26772b00a7b0c0451c402552620da21"> 2362</a></span><span class="preprocessor">#define AT91C_EMAC_TSR             ( ( AT91_REG * ) 0xFFFDC014 ) </span><span class="comment">/* (EMAC) Transmit Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a69582f6e43041209a540eb1ae349f089"> 2363</a></span><span class="preprocessor">#define AT91C_EMAC_IDR             ( ( AT91_REG * ) 0xFFFDC02C ) </span><span class="comment">/* (EMAC) Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ace04d665f6d868653ae3586293fb1c5e"> 2364</a></span><span class="preprocessor">#define AT91C_EMAC_RSE             ( ( AT91_REG * ) 0xFFFDC074 ) </span><span class="comment">/* (EMAC) Receive Symbol Errors Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad6e6141102c46b881f757ad651471c9b"> 2365</a></span><span class="preprocessor">#define AT91C_EMAC_ECOL            ( ( AT91_REG * ) 0xFFFDC060 ) </span><span class="comment">/* (EMAC) Excessive Collision Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa4ee4b4bb36347225c93505c70aef8ce"> 2366</a></span><span class="preprocessor">#define AT91C_EMAC_TID             ( ( AT91_REG * ) 0xFFFDC0B8 ) </span><span class="comment">/* (EMAC) Type ID Checking Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02367" name="l02367"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a39dadd01beaae98bbf129906513c92b8"> 2367</a></span><span class="preprocessor">#define AT91C_EMAC_HRB             ( ( AT91_REG * ) 0xFFFDC090 ) </span><span class="comment">/* (EMAC) Hash Address Bottom[31:0] */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02368" name="l02368"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a776c2b419b8f31a3fba0067e5d18462e"> 2368</a></span><span class="preprocessor">#define AT91C_EMAC_TBQP            ( ( AT91_REG * ) 0xFFFDC01C ) </span><span class="comment">/* (EMAC) Transmit Buffer Queue Pointer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02369" name="l02369"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a2cc606e630b41dac23f62e1ffdb89fcd"> 2369</a></span><span class="preprocessor">#define AT91C_EMAC_USRIO           ( ( AT91_REG * ) 0xFFFDC0C0 ) </span><span class="comment">/* (EMAC) USER Input/Output Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02370" name="l02370"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aaad9ad1a034ed811120c7e6401ea5de2"> 2370</a></span><span class="preprocessor">#define AT91C_EMAC_PTR             ( ( AT91_REG * ) 0xFFFDC038 ) </span><span class="comment">/* (EMAC) Pause Time Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02371" name="l02371"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#adf6d68f082f40082cff2f180eada8d1e"> 2371</a></span><span class="preprocessor">#define AT91C_EMAC_SA2H            ( ( AT91_REG * ) 0xFFFDC0A4 ) </span><span class="comment">/* (EMAC) Specific Address 2 Top, Last 2 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aeb849b8eb15c9bc1da6aa911551a9217"> 2372</a></span><span class="preprocessor">#define AT91C_EMAC_ROV             ( ( AT91_REG * ) 0xFFFDC070 ) </span><span class="comment">/* (EMAC) Receive Overrun Errors Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02373" name="l02373"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a0eedaf083358e8a9c0abd524382829f1"> 2373</a></span><span class="preprocessor">#define AT91C_EMAC_ALE             ( ( AT91_REG * ) 0xFFFDC054 ) </span><span class="comment">/* (EMAC) Alignment Error Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a4b8abdaf9fd33ac0c93e0fe32483ba89"> 2374</a></span><span class="preprocessor">#define AT91C_EMAC_RJA             ( ( AT91_REG * ) 0xFFFDC07C ) </span><span class="comment">/* (EMAC) Receive Jabbers Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02375" name="l02375"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a020d0f28b9df8ba00ed3a66cdb0ddb7c"> 2375</a></span><span class="preprocessor">#define AT91C_EMAC_RBQP            ( ( AT91_REG * ) 0xFFFDC018 ) </span><span class="comment">/* (EMAC) Receive Buffer Queue Pointer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02376" name="l02376"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a4582def80877ae0e0a247f2e37e47322"> 2376</a></span><span class="preprocessor">#define AT91C_EMAC_TPF             ( ( AT91_REG * ) 0xFFFDC08C ) </span><span class="comment">/* (EMAC) Transmitted Pause Frames Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02377" name="l02377"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a96ac07c8721454d118f499b49c9d70ea"> 2377</a></span><span class="preprocessor">#define AT91C_EMAC_NCFGR           ( ( AT91_REG * ) 0xFFFDC004 ) </span><span class="comment">/* (EMAC) Network Configuration Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aea09437ab80a93e6d0f2d17ca938d8a7"> 2378</a></span><span class="preprocessor">#define AT91C_EMAC_HRT             ( ( AT91_REG * ) 0xFFFDC094 ) </span><span class="comment">/* (EMAC) Hash Address Top[63:32] */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02379" name="l02379"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a0047d8a31fc259df26424beaac20a550"> 2379</a></span><span class="preprocessor">#define AT91C_EMAC_USF             ( ( AT91_REG * ) 0xFFFDC080 ) </span><span class="comment">/* (EMAC) Undersize Frames Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02380" name="l02380"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a76d63df61a0d49f351dd3192e575a4cf"> 2380</a></span><span class="preprocessor">#define AT91C_EMAC_FCSE            ( ( AT91_REG * ) 0xFFFDC050 ) </span><span class="comment">/* (EMAC) Frame Check Sequence Error Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02381" name="l02381"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a2db26e9b08c7a44226ad8fb39a281163"> 2381</a></span><span class="preprocessor">#define AT91C_EMAC_TPQ             ( ( AT91_REG * ) 0xFFFDC0BC ) </span><span class="comment">/* (EMAC) Transmit Pause Quantum Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02382" name="l02382"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a8cca2ad2669458e74ba7706f354197b5"> 2382</a></span><span class="preprocessor">#define AT91C_EMAC_MAN             ( ( AT91_REG * ) 0xFFFDC034 ) </span><span class="comment">/* (EMAC) PHY Maintenance Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a06f9bdfbaaaf0c1cec7d86c11b9ff82c"> 2383</a></span><span class="preprocessor">#define AT91C_EMAC_FTO             ( ( AT91_REG * ) 0xFFFDC040 ) </span><span class="comment">/* (EMAC) Frames Transmitted OK Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02384" name="l02384"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#adccafde8bf89db7b81cc3b290a502768"> 2384</a></span><span class="preprocessor">#define AT91C_EMAC_REV             ( ( AT91_REG * ) 0xFFFDC0FC ) </span><span class="comment">/* (EMAC) Revision Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a563ff8ee909366c099aa51081c5286bb"> 2385</a></span><span class="preprocessor">#define AT91C_EMAC_IMR             ( ( AT91_REG * ) 0xFFFDC030 ) </span><span class="comment">/* (EMAC) Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1dbb08e51de16667634c259fdb87f01c"> 2386</a></span><span class="preprocessor">#define AT91C_EMAC_SCF             ( ( AT91_REG * ) 0xFFFDC044 ) </span><span class="comment">/* (EMAC) Single Collision Frame Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a22bafd95c9a0705d594e5092563efc8f"> 2387</a></span><span class="preprocessor">#define AT91C_EMAC_PFR             ( ( AT91_REG * ) 0xFFFDC03C ) </span><span class="comment">/* (EMAC) Pause Frames received Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af4a0cafa0e646cd8b200975037b78d1a"> 2388</a></span><span class="preprocessor">#define AT91C_EMAC_MCF             ( ( AT91_REG * ) 0xFFFDC048 ) </span><span class="comment">/* (EMAC) Multiple Collision Frame Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02389" name="l02389"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9437ec47b2014f8b5222098a1b3822d5"> 2389</a></span><span class="preprocessor">#define AT91C_EMAC_NSR             ( ( AT91_REG * ) 0xFFFDC008 ) </span><span class="comment">/* (EMAC) Network Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02390" name="l02390"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a781729ab1f520acc251aa87196b175e9"> 2390</a></span><span class="preprocessor">#define AT91C_EMAC_SA2L            ( ( AT91_REG * ) 0xFFFDC0A0 ) </span><span class="comment">/* (EMAC) Specific Address 2 Bottom, First 4 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02391" name="l02391"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9971f2a96953e6d6335c85f2a4c57bb0"> 2391</a></span><span class="preprocessor">#define AT91C_EMAC_FRO             ( ( AT91_REG * ) 0xFFFDC04C ) </span><span class="comment">/* (EMAC) Frames Received OK Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02392" name="l02392"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa8c95b65c2c5bd88d175d44808870358"> 2392</a></span><span class="preprocessor">#define AT91C_EMAC_IER             ( ( AT91_REG * ) 0xFFFDC028 ) </span><span class="comment">/* (EMAC) Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02393" name="l02393"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a453dd15b7214968a5dc579d9cb83fc63"> 2393</a></span><span class="preprocessor">#define AT91C_EMAC_SA1H            ( ( AT91_REG * ) 0xFFFDC09C ) </span><span class="comment">/* (EMAC) Specific Address 1 Top, Last 2 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02394" name="l02394"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a6222d8bebe9c0f7e009f9fac559b8199"> 2394</a></span><span class="preprocessor">#define AT91C_EMAC_CSE             ( ( AT91_REG * ) 0xFFFDC068 ) </span><span class="comment">/* (EMAC) Carrier Sense Error Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02395" name="l02395"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad9e9e26cae4c6fe5e99fa60d12b529a1"> 2395</a></span><span class="preprocessor">#define AT91C_EMAC_SA3H            ( ( AT91_REG * ) 0xFFFDC0AC ) </span><span class="comment">/* (EMAC) Specific Address 3 Top, Last 2 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02396" name="l02396"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aab09a32eb96487bd84897722f9ec6b96"> 2396</a></span><span class="preprocessor">#define AT91C_EMAC_RRE             ( ( AT91_REG * ) 0xFFFDC06C ) </span><span class="comment">/* (EMAC) Receive Ressource Error Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1e45148baa259fdcd621f914fa4d2223"> 2397</a></span><span class="preprocessor">#define AT91C_EMAC_STE             ( ( AT91_REG * ) 0xFFFDC084 ) </span><span class="comment">/* (EMAC) SQE Test Error Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02398" name="l02398"></a><span class="lineno"> 2398</span><span class="comment">/* ========== Register definition for PDC_ADC peripheral ========== */</span></div>
<div class="line"><a id="l02399" name="l02399"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aedd5fc8b746667f76d010547bebe7f75"> 2399</a></span><span class="preprocessor">#define AT91C_ADC_PTSR             ( ( AT91_REG * ) 0xFFFD8124 ) </span><span class="comment">/* (PDC_ADC) PDC Transfer Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02400" name="l02400"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#acb2e0811e7c94f6d9a8bfecf7b5c4fca"> 2400</a></span><span class="preprocessor">#define AT91C_ADC_PTCR             ( ( AT91_REG * ) 0xFFFD8120 ) </span><span class="comment">/* (PDC_ADC) PDC Transfer Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a687d5ee4e4d301a76d483c7843dfbfd2"> 2401</a></span><span class="preprocessor">#define AT91C_ADC_TNPR             ( ( AT91_REG * ) 0xFFFD8118 ) </span><span class="comment">/* (PDC_ADC) Transmit Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02402" name="l02402"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac828a2db9a21ba3e5f2ff2e43353632b"> 2402</a></span><span class="preprocessor">#define AT91C_ADC_TNCR             ( ( AT91_REG * ) 0xFFFD811C ) </span><span class="comment">/* (PDC_ADC) Transmit Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02403" name="l02403"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aaf9a708c4e1f3fdd7161aa456b8cdf89"> 2403</a></span><span class="preprocessor">#define AT91C_ADC_RNPR             ( ( AT91_REG * ) 0xFFFD8110 ) </span><span class="comment">/* (PDC_ADC) Receive Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aad0066e0944197a569edfdf048b3e8fd"> 2404</a></span><span class="preprocessor">#define AT91C_ADC_RNCR             ( ( AT91_REG * ) 0xFFFD8114 ) </span><span class="comment">/* (PDC_ADC) Receive Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a29ebb54cad9b08d7dfe19c6b99334e3b"> 2405</a></span><span class="preprocessor">#define AT91C_ADC_RPR              ( ( AT91_REG * ) 0xFFFD8100 ) </span><span class="comment">/* (PDC_ADC) Receive Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02406" name="l02406"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9c04ee8fc091c56447bc576629f7422b"> 2406</a></span><span class="preprocessor">#define AT91C_ADC_TCR              ( ( AT91_REG * ) 0xFFFD810C ) </span><span class="comment">/* (PDC_ADC) Transmit Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a3bccb57bed16072b4616f112c3694c88"> 2407</a></span><span class="preprocessor">#define AT91C_ADC_TPR              ( ( AT91_REG * ) 0xFFFD8108 ) </span><span class="comment">/* (PDC_ADC) Transmit Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a001ab907b43f9ced9cba11a18977bd38"> 2408</a></span><span class="preprocessor">#define AT91C_ADC_RCR              ( ( AT91_REG * ) 0xFFFD8104 ) </span><span class="comment">/* (PDC_ADC) Receive Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02409" name="l02409"></a><span class="lineno"> 2409</span><span class="comment">/* ========== Register definition for ADC peripheral ========== */</span></div>
<div class="line"><a id="l02410" name="l02410"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a22438fa7bedaa163f38fd9856d2ab7bf"> 2410</a></span><span class="preprocessor">#define AT91C_ADC_CDR2             ( ( AT91_REG * ) 0xFFFD8038 ) </span><span class="comment">/* (ADC) ADC Channel Data Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02411" name="l02411"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab9623ccab1e65740bbb37261556afee2"> 2411</a></span><span class="preprocessor">#define AT91C_ADC_CDR3             ( ( AT91_REG * ) 0xFFFD803C ) </span><span class="comment">/* (ADC) ADC Channel Data Register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02412" name="l02412"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a6cb14877b6cc91908cbde4dece6e3aa7"> 2412</a></span><span class="preprocessor">#define AT91C_ADC_CDR0             ( ( AT91_REG * ) 0xFFFD8030 ) </span><span class="comment">/* (ADC) ADC Channel Data Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02413" name="l02413"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a592e6596725a224723b3cbc3ac0cfdf9"> 2413</a></span><span class="preprocessor">#define AT91C_ADC_CDR5             ( ( AT91_REG * ) 0xFFFD8044 ) </span><span class="comment">/* (ADC) ADC Channel Data Register 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02414" name="l02414"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a183514b7877b61f4d197a266f5fb3901"> 2414</a></span><span class="preprocessor">#define AT91C_ADC_CHDR             ( ( AT91_REG * ) 0xFFFD8014 ) </span><span class="comment">/* (ADC) ADC Channel Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a00db6d32482d1a19ed2e52aabf3fac8b"> 2415</a></span><span class="preprocessor">#define AT91C_ADC_SR               ( ( AT91_REG * ) 0xFFFD801C ) </span><span class="comment">/* (ADC) ADC Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02416" name="l02416"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a559fa100fd18c7176033e1fdf7680d03"> 2416</a></span><span class="preprocessor">#define AT91C_ADC_CDR4             ( ( AT91_REG * ) 0xFFFD8040 ) </span><span class="comment">/* (ADC) ADC Channel Data Register 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02417" name="l02417"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad99e2dc67e83b6fa488479d1733eb48c"> 2417</a></span><span class="preprocessor">#define AT91C_ADC_CDR1             ( ( AT91_REG * ) 0xFFFD8034 ) </span><span class="comment">/* (ADC) ADC Channel Data Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a5a9ed21be1e440d5b6a55b2ec769881b"> 2418</a></span><span class="preprocessor">#define AT91C_ADC_LCDR             ( ( AT91_REG * ) 0xFFFD8020 ) </span><span class="comment">/* (ADC) ADC Last Converted Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02419" name="l02419"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad61c454c2163fd559a550e57438cc6d4"> 2419</a></span><span class="preprocessor">#define AT91C_ADC_IDR              ( ( AT91_REG * ) 0xFFFD8028 ) </span><span class="comment">/* (ADC) ADC Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02420" name="l02420"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a042dee2d556b39e4514ea78479fbf281"> 2420</a></span><span class="preprocessor">#define AT91C_ADC_CR               ( ( AT91_REG * ) 0xFFFD8000 ) </span><span class="comment">/* (ADC) ADC Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02421" name="l02421"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae6c61a5731118fb1d2e45ff8aa288d3c"> 2421</a></span><span class="preprocessor">#define AT91C_ADC_CDR7             ( ( AT91_REG * ) 0xFFFD804C ) </span><span class="comment">/* (ADC) ADC Channel Data Register 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02422" name="l02422"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#acfb5724dd3b3c5cd2a6536f07b31fbcf"> 2422</a></span><span class="preprocessor">#define AT91C_ADC_CDR6             ( ( AT91_REG * ) 0xFFFD8048 ) </span><span class="comment">/* (ADC) ADC Channel Data Register 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02423" name="l02423"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9313c0e3e66a87c7d7f060ad63f5a788"> 2423</a></span><span class="preprocessor">#define AT91C_ADC_IER              ( ( AT91_REG * ) 0xFFFD8024 ) </span><span class="comment">/* (ADC) ADC Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02424" name="l02424"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a073c7c22c54be83184c4d3a8e885ee5a"> 2424</a></span><span class="preprocessor">#define AT91C_ADC_CHER             ( ( AT91_REG * ) 0xFFFD8010 ) </span><span class="comment">/* (ADC) ADC Channel Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae0e58fc5c5066507fc970f44d871bf9b"> 2425</a></span><span class="preprocessor">#define AT91C_ADC_CHSR             ( ( AT91_REG * ) 0xFFFD8018 ) </span><span class="comment">/* (ADC) ADC Channel Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02426" name="l02426"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae21657c56292665c73e3de92ff227f99"> 2426</a></span><span class="preprocessor">#define AT91C_ADC_MR               ( ( AT91_REG * ) 0xFFFD8004 ) </span><span class="comment">/* (ADC) ADC Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02427" name="l02427"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae1a9f653c6d5cbf3dedf0744f7a7d0ac"> 2427</a></span><span class="preprocessor">#define AT91C_ADC_IMR              ( ( AT91_REG * ) 0xFFFD802C ) </span><span class="comment">/* (ADC) ADC Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02428" name="l02428"></a><span class="lineno"> 2428</span><span class="comment">/* ========== Register definition for PDC_AES peripheral ========== */</span></div>
<div class="line"><a id="l02429" name="l02429"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a2430db01071f1d6431164589b84c1b6e"> 2429</a></span><span class="preprocessor">#define AT91C_AES_TPR              ( ( AT91_REG * ) 0xFFFA4108 ) </span><span class="comment">/* (PDC_AES) Transmit Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02430" name="l02430"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1c75aa90c4104c77acc173c09e733745"> 2430</a></span><span class="preprocessor">#define AT91C_AES_PTCR             ( ( AT91_REG * ) 0xFFFA4120 ) </span><span class="comment">/* (PDC_AES) PDC Transfer Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02431" name="l02431"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#acba3cfefdb529236a38ce91103576404"> 2431</a></span><span class="preprocessor">#define AT91C_AES_RNPR             ( ( AT91_REG * ) 0xFFFA4110 ) </span><span class="comment">/* (PDC_AES) Receive Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02432" name="l02432"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a75f0347869b41b1e28c32ff50123650b"> 2432</a></span><span class="preprocessor">#define AT91C_AES_TNCR             ( ( AT91_REG * ) 0xFFFA411C ) </span><span class="comment">/* (PDC_AES) Transmit Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02433" name="l02433"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a2f6854fcd45cb6be115709343a1920f5"> 2433</a></span><span class="preprocessor">#define AT91C_AES_TCR              ( ( AT91_REG * ) 0xFFFA410C ) </span><span class="comment">/* (PDC_AES) Transmit Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02434" name="l02434"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a5ea6c7d99224a939d8d21b901f83f799"> 2434</a></span><span class="preprocessor">#define AT91C_AES_RCR              ( ( AT91_REG * ) 0xFFFA4104 ) </span><span class="comment">/* (PDC_AES) Receive Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02435" name="l02435"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a87fe38d8f15759a045759bc5255e9b6d"> 2435</a></span><span class="preprocessor">#define AT91C_AES_RNCR             ( ( AT91_REG * ) 0xFFFA4114 ) </span><span class="comment">/* (PDC_AES) Receive Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02436" name="l02436"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1edc3dc820a24aacc862e10c31d0b07b"> 2436</a></span><span class="preprocessor">#define AT91C_AES_TNPR             ( ( AT91_REG * ) 0xFFFA4118 ) </span><span class="comment">/* (PDC_AES) Transmit Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02437" name="l02437"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a027c9b3e454afbc6713cd13dc58ccc98"> 2437</a></span><span class="preprocessor">#define AT91C_AES_RPR              ( ( AT91_REG * ) 0xFFFA4100 ) </span><span class="comment">/* (PDC_AES) Receive Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02438" name="l02438"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aef202581cf4db383de4c0c430b67471e"> 2438</a></span><span class="preprocessor">#define AT91C_AES_PTSR             ( ( AT91_REG * ) 0xFFFA4124 ) </span><span class="comment">/* (PDC_AES) PDC Transfer Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02439" name="l02439"></a><span class="lineno"> 2439</span><span class="comment">/* ========== Register definition for AES peripheral ========== */</span></div>
<div class="line"><a id="l02440" name="l02440"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a3612d5e491bfce45d807637ecd0e7e9f"> 2440</a></span><span class="preprocessor">#define AT91C_AES_IVxR             ( ( AT91_REG * ) 0xFFFA4060 ) </span><span class="comment">/* (AES) Initialization Vector x Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02441" name="l02441"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a32b02e34900913286d245944748d2e1e"> 2441</a></span><span class="preprocessor">#define AT91C_AES_MR               ( ( AT91_REG * ) 0xFFFA4004 ) </span><span class="comment">/* (AES) Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02442" name="l02442"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad8a369bdc803c629795d673b3f3a029e"> 2442</a></span><span class="preprocessor">#define AT91C_AES_VR               ( ( AT91_REG * ) 0xFFFA40FC ) </span><span class="comment">/* (AES) AES Version Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02443" name="l02443"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aef7c5e32afeb936ba3054fb3323dddad"> 2443</a></span><span class="preprocessor">#define AT91C_AES_ODATAxR          ( ( AT91_REG * ) 0xFFFA4050 ) </span><span class="comment">/* (AES) Output Data x Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02444" name="l02444"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a0f706a8b040a999c43e7de553dff5392"> 2444</a></span><span class="preprocessor">#define AT91C_AES_IDATAxR          ( ( AT91_REG * ) 0xFFFA4040 ) </span><span class="comment">/* (AES) Input Data x Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02445" name="l02445"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac31cfc202570d19f5078ec14fc7f56ec"> 2445</a></span><span class="preprocessor">#define AT91C_AES_CR               ( ( AT91_REG * ) 0xFFFA4000 ) </span><span class="comment">/* (AES) Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02446" name="l02446"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad940386dc1fc86d26f4b4ed00d6a8372"> 2446</a></span><span class="preprocessor">#define AT91C_AES_IDR              ( ( AT91_REG * ) 0xFFFA4014 ) </span><span class="comment">/* (AES) Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02447" name="l02447"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a048d95c7aaa445f49ede3477d2c4ea96"> 2447</a></span><span class="preprocessor">#define AT91C_AES_IMR              ( ( AT91_REG * ) 0xFFFA4018 ) </span><span class="comment">/* (AES) Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02448" name="l02448"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a860a51aa2814b73c5943113808730069"> 2448</a></span><span class="preprocessor">#define AT91C_AES_IER              ( ( AT91_REG * ) 0xFFFA4010 ) </span><span class="comment">/* (AES) Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02449" name="l02449"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a0346a33eb0298e9f6779072a79abe2e3"> 2449</a></span><span class="preprocessor">#define AT91C_AES_KEYWxR           ( ( AT91_REG * ) 0xFFFA4020 ) </span><span class="comment">/* (AES) Key Word x Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02450" name="l02450"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a946b865d3d04076aa9f75d072a8f0377"> 2450</a></span><span class="preprocessor">#define AT91C_AES_ISR              ( ( AT91_REG * ) 0xFFFA401C ) </span><span class="comment">/* (AES) Interrupt Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"> 2451</span><span class="comment">/* ========== Register definition for PDC_TDES peripheral ========== */</span></div>
<div class="line"><a id="l02452" name="l02452"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a62ada5eb7c12592496d656ce29af0169"> 2452</a></span><span class="preprocessor">#define AT91C_TDES_RNCR            ( ( AT91_REG * ) 0xFFFA8114 ) </span><span class="comment">/* (PDC_TDES) Receive Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02453" name="l02453"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae030a944322ae47aa701a524e1c0e9d1"> 2453</a></span><span class="preprocessor">#define AT91C_TDES_TCR             ( ( AT91_REG * ) 0xFFFA810C ) </span><span class="comment">/* (PDC_TDES) Transmit Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02454" name="l02454"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a43c65e0740ae391e12a7861e3fc47f83"> 2454</a></span><span class="preprocessor">#define AT91C_TDES_RCR             ( ( AT91_REG * ) 0xFFFA8104 ) </span><span class="comment">/* (PDC_TDES) Receive Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02455" name="l02455"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a537fd7a96e9ee4087af824364ac7c68a"> 2455</a></span><span class="preprocessor">#define AT91C_TDES_TNPR            ( ( AT91_REG * ) 0xFFFA8118 ) </span><span class="comment">/* (PDC_TDES) Transmit Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02456" name="l02456"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a61f3fb74165894657623305323349cc8"> 2456</a></span><span class="preprocessor">#define AT91C_TDES_RNPR            ( ( AT91_REG * ) 0xFFFA8110 ) </span><span class="comment">/* (PDC_TDES) Receive Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02457" name="l02457"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a2b621cf62f73979cc9209de2aede09c2"> 2457</a></span><span class="preprocessor">#define AT91C_TDES_RPR             ( ( AT91_REG * ) 0xFFFA8100 ) </span><span class="comment">/* (PDC_TDES) Receive Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02458" name="l02458"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a299cd73e0ae4143389b72fd27112d32d"> 2458</a></span><span class="preprocessor">#define AT91C_TDES_TNCR            ( ( AT91_REG * ) 0xFFFA811C ) </span><span class="comment">/* (PDC_TDES) Transmit Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02459" name="l02459"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a05744a1d85175fc77a2f610899036f1e"> 2459</a></span><span class="preprocessor">#define AT91C_TDES_TPR             ( ( AT91_REG * ) 0xFFFA8108 ) </span><span class="comment">/* (PDC_TDES) Transmit Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02460" name="l02460"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa785767a83684cf80daf29aa72f74bad"> 2460</a></span><span class="preprocessor">#define AT91C_TDES_PTSR            ( ( AT91_REG * ) 0xFFFA8124 ) </span><span class="comment">/* (PDC_TDES) PDC Transfer Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02461" name="l02461"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a150d9f8bc8dabcb815bf53e2d162d2d5"> 2461</a></span><span class="preprocessor">#define AT91C_TDES_PTCR            ( ( AT91_REG * ) 0xFFFA8120 ) </span><span class="comment">/* (PDC_TDES) PDC Transfer Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02462" name="l02462"></a><span class="lineno"> 2462</span><span class="comment">/* ========== Register definition for TDES peripheral ========== */</span></div>
<div class="line"><a id="l02463" name="l02463"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aec67b1bb70b34174c217c4e8b4be87f7"> 2463</a></span><span class="preprocessor">#define AT91C_TDES_KEY2WxR         ( ( AT91_REG * ) 0xFFFA8028 ) </span><span class="comment">/* (TDES) Key 2 Word x Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02464" name="l02464"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad313a061fa6535cce88bfb7be85afb7f"> 2464</a></span><span class="preprocessor">#define AT91C_TDES_KEY3WxR         ( ( AT91_REG * ) 0xFFFA8030 ) </span><span class="comment">/* (TDES) Key 3 Word x Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02465" name="l02465"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aee54878ff2fbec3f7a7d490e69059e1d"> 2465</a></span><span class="preprocessor">#define AT91C_TDES_IDR             ( ( AT91_REG * ) 0xFFFA8014 ) </span><span class="comment">/* (TDES) Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02466" name="l02466"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac205baf8e33ec082ccf10371fb6be5d7"> 2466</a></span><span class="preprocessor">#define AT91C_TDES_VR              ( ( AT91_REG * ) 0xFFFA80FC ) </span><span class="comment">/* (TDES) TDES Version Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02467" name="l02467"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a39267cefc5664ca9797369d9f22c9f3a"> 2467</a></span><span class="preprocessor">#define AT91C_TDES_IVxR            ( ( AT91_REG * ) 0xFFFA8060 ) </span><span class="comment">/* (TDES) Initialization Vector x Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02468" name="l02468"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a8dc9d7226363dfb759da53c8a603e639"> 2468</a></span><span class="preprocessor">#define AT91C_TDES_ODATAxR         ( ( AT91_REG * ) 0xFFFA8050 ) </span><span class="comment">/* (TDES) Output Data x Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02469" name="l02469"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#abd588f46481cae110e3ce749f3a10dc9"> 2469</a></span><span class="preprocessor">#define AT91C_TDES_IMR             ( ( AT91_REG * ) 0xFFFA8018 ) </span><span class="comment">/* (TDES) Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02470" name="l02470"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a25af00b40bd48773ce174469094bcd6e"> 2470</a></span><span class="preprocessor">#define AT91C_TDES_MR              ( ( AT91_REG * ) 0xFFFA8004 ) </span><span class="comment">/* (TDES) Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02471" name="l02471"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a83abfb711d89001d93b116d5301ff0f9"> 2471</a></span><span class="preprocessor">#define AT91C_TDES_CR              ( ( AT91_REG * ) 0xFFFA8000 ) </span><span class="comment">/* (TDES) Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02472" name="l02472"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab9da040c38ba7dbfaa2432a07b1e567a"> 2472</a></span><span class="preprocessor">#define AT91C_TDES_IER             ( ( AT91_REG * ) 0xFFFA8010 ) </span><span class="comment">/* (TDES) Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02473" name="l02473"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1f4be225e66480bbdfe0dc74ca11875b"> 2473</a></span><span class="preprocessor">#define AT91C_TDES_ISR             ( ( AT91_REG * ) 0xFFFA801C ) </span><span class="comment">/* (TDES) Interrupt Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02474" name="l02474"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a12fbd6ac9d3a98d54f041a06ab941c79"> 2474</a></span><span class="preprocessor">#define AT91C_TDES_IDATAxR         ( ( AT91_REG * ) 0xFFFA8040 ) </span><span class="comment">/* (TDES) Input Data x Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02475" name="l02475"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a126e73b31bb2b887983ecb51d0785f83"> 2475</a></span><span class="preprocessor">#define AT91C_TDES_KEY1WxR         ( ( AT91_REG * ) 0xFFFA8020 ) </span><span class="comment">/* (TDES) Key 1 Word x Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02476" name="l02476"></a><span class="lineno"> 2476</span> </div>
<div class="line"><a id="l02477" name="l02477"></a><span class="lineno"> 2477</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l02478" name="l02478"></a><span class="lineno"> 2478</span><span class="comment">/*               PIO DEFINITIONS FOR AT91SAM7X256 */</span></div>
<div class="line"><a id="l02479" name="l02479"></a><span class="lineno"> 2479</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l02480" name="l02480"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aeea54d22764c1f8519e7e7418e99fee1"> 2480</a></span><span class="preprocessor">#define AT91C_PIO_PA0             ( ( unsigned int ) 1 &lt;&lt; 0 )         </span><span class="comment">/* Pin Controlled by PA0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02481" name="l02481"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae764e856a943edff9ba4ead9c1b6559d"> 2481</a></span><span class="preprocessor">#define AT91C_PA0_RXD0            ( ( unsigned int ) AT91C_PIO_PA0 )  </span><span class="comment">/*  USART 0 Receive Data */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02482" name="l02482"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a522269fc45e31f4d04bcc5b1c2a5d425"> 2482</a></span><span class="preprocessor">#define AT91C_PIO_PA1             ( ( unsigned int ) 1 &lt;&lt; 1 )         </span><span class="comment">/* Pin Controlled by PA1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02483" name="l02483"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aac99f66c86c155a7f73ff8cb74fc7f04"> 2483</a></span><span class="preprocessor">#define AT91C_PA1_TXD0            ( ( unsigned int ) AT91C_PIO_PA1 )  </span><span class="comment">/*  USART 0 Transmit Data */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02484" name="l02484"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae235237779e93d17ad5c39b8c9031c18"> 2484</a></span><span class="preprocessor">#define AT91C_PIO_PA10            ( ( unsigned int ) 1 &lt;&lt; 10 )        </span><span class="comment">/* Pin Controlled by PA10 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02485" name="l02485"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa8ff70af346a5eb2f560bb9e82748aec"> 2485</a></span><span class="preprocessor">#define AT91C_PA10_TWD            ( ( unsigned int ) AT91C_PIO_PA10 ) </span><span class="comment">/*  TWI Two-wire Serial Data */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02486" name="l02486"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a39be3ba7ad9039551771e69e311a231a"> 2486</a></span><span class="preprocessor">#define AT91C_PIO_PA11            ( ( unsigned int ) 1 &lt;&lt; 11 )        </span><span class="comment">/* Pin Controlled by PA11 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02487" name="l02487"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a08b7ff9a16b1079702deddb598c005ec"> 2487</a></span><span class="preprocessor">#define AT91C_PA11_TWCK           ( ( unsigned int ) AT91C_PIO_PA11 ) </span><span class="comment">/*  TWI Two-wire Serial Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a080ecb6380a731bc7de865a96dacf6ff"> 2488</a></span><span class="preprocessor">#define AT91C_PIO_PA12            ( ( unsigned int ) 1 &lt;&lt; 12 )        </span><span class="comment">/* Pin Controlled by PA12 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02489" name="l02489"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad0a9a05d93b896704ba3387bfbb1a3bd"> 2489</a></span><span class="preprocessor">#define AT91C_PA12_NPCS00         ( ( unsigned int ) AT91C_PIO_PA12 ) </span><span class="comment">/*  SPI 0 Peripheral Chip Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02490" name="l02490"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a862f67ef82068efbfb0c9eee3ce1a09a"> 2490</a></span><span class="preprocessor">#define AT91C_PIO_PA13            ( ( unsigned int ) 1 &lt;&lt; 13 )        </span><span class="comment">/* Pin Controlled by PA13 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02491" name="l02491"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a574d04e1674a60cd972ec220f370558d"> 2491</a></span><span class="preprocessor">#define AT91C_PA13_NPCS01         ( ( unsigned int ) AT91C_PIO_PA13 ) </span><span class="comment">/*  SPI 0 Peripheral Chip Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02492" name="l02492"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a93fb6820b59623acd71f0e5720d6df8c"> 2492</a></span><span class="preprocessor">#define AT91C_PA13_PCK1           ( ( unsigned int ) AT91C_PIO_PA13 ) </span><span class="comment">/*  PMC Programmable Clock Output 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02493" name="l02493"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab106d256f2373c4b8954adcadad53eca"> 2493</a></span><span class="preprocessor">#define AT91C_PIO_PA14            ( ( unsigned int ) 1 &lt;&lt; 14 )        </span><span class="comment">/* Pin Controlled by PA14 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02494" name="l02494"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a8a3639adb2dc4705b42ab57eef2aaab3"> 2494</a></span><span class="preprocessor">#define AT91C_PA14_NPCS02         ( ( unsigned int ) AT91C_PIO_PA14 ) </span><span class="comment">/*  SPI 0 Peripheral Chip Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02495" name="l02495"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af2c42bcc045e0f46301dcdd239b0177d"> 2495</a></span><span class="preprocessor">#define AT91C_PA14_IRQ1           ( ( unsigned int ) AT91C_PIO_PA14 ) </span><span class="comment">/*  External Interrupt 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02496" name="l02496"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a80e8b61485c6d998cf7254a355562d69"> 2496</a></span><span class="preprocessor">#define AT91C_PIO_PA15            ( ( unsigned int ) 1 &lt;&lt; 15 )        </span><span class="comment">/* Pin Controlled by PA15 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02497" name="l02497"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a610ee720a25766a546d9d0a87f73f32f"> 2497</a></span><span class="preprocessor">#define AT91C_PA15_NPCS03         ( ( unsigned int ) AT91C_PIO_PA15 ) </span><span class="comment">/*  SPI 0 Peripheral Chip Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02498" name="l02498"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#adfb4c0d203a0906b44107952f7c809fa"> 2498</a></span><span class="preprocessor">#define AT91C_PA15_TCLK2          ( ( unsigned int ) AT91C_PIO_PA15 ) </span><span class="comment">/*  Timer Counter 2 external clock input */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02499" name="l02499"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a133ac8b6b912d98c131fc86829208e37"> 2499</a></span><span class="preprocessor">#define AT91C_PIO_PA16            ( ( unsigned int ) 1 &lt;&lt; 16 )        </span><span class="comment">/* Pin Controlled by PA16 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02500" name="l02500"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab41a0f0eaf7f4e79a18ec3f9a102c670"> 2500</a></span><span class="preprocessor">#define AT91C_PA16_MISO0          ( ( unsigned int ) AT91C_PIO_PA16 ) </span><span class="comment">/*  SPI 0 Master In Slave */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02501" name="l02501"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa2427a5211cf4003560a5f56ff04ea00"> 2501</a></span><span class="preprocessor">#define AT91C_PIO_PA17            ( ( unsigned int ) 1 &lt;&lt; 17 )        </span><span class="comment">/* Pin Controlled by PA17 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02502" name="l02502"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad1b14f79f81cae8dbf8aca28ff29e3d4"> 2502</a></span><span class="preprocessor">#define AT91C_PA17_MOSI0          ( ( unsigned int ) AT91C_PIO_PA17 ) </span><span class="comment">/*  SPI 0 Master Out Slave */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02503" name="l02503"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a638521370866f7680dd90859c1ba08fe"> 2503</a></span><span class="preprocessor">#define AT91C_PIO_PA18            ( ( unsigned int ) 1 &lt;&lt; 18 )        </span><span class="comment">/* Pin Controlled by PA18 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02504" name="l02504"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a2c441c0e1ca371da296d3ed86b450f40"> 2504</a></span><span class="preprocessor">#define AT91C_PA18_SPCK0          ( ( unsigned int ) AT91C_PIO_PA18 ) </span><span class="comment">/*  SPI 0 Serial Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02505" name="l02505"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aca5c14239b907072066cf81421a5b885"> 2505</a></span><span class="preprocessor">#define AT91C_PIO_PA19            ( ( unsigned int ) 1 &lt;&lt; 19 )        </span><span class="comment">/* Pin Controlled by PA19 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02506" name="l02506"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad8f4e515f6b85290895267200a99995f"> 2506</a></span><span class="preprocessor">#define AT91C_PA19_CANRX          ( ( unsigned int ) AT91C_PIO_PA19 ) </span><span class="comment">/*  CAN Receive */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02507" name="l02507"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a04c1f6628e573d3e5be119da42e8920f"> 2507</a></span><span class="preprocessor">#define AT91C_PIO_PA2             ( ( unsigned int ) 1 &lt;&lt; 2 )         </span><span class="comment">/* Pin Controlled by PA2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02508" name="l02508"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aca9f42f91351c6fa201e4b646d18551c"> 2508</a></span><span class="preprocessor">#define AT91C_PA2_SCK0            ( ( unsigned int ) AT91C_PIO_PA2 )  </span><span class="comment">/*  USART 0 Serial Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02509" name="l02509"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a0ebd416b71c12288461fedb9e82c3c44"> 2509</a></span><span class="preprocessor">#define AT91C_PA2_NPCS11          ( ( unsigned int ) AT91C_PIO_PA2 )  </span><span class="comment">/*  SPI 1 Peripheral Chip Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02510" name="l02510"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a8a4416e6288f30100352d997d3e0958c"> 2510</a></span><span class="preprocessor">#define AT91C_PIO_PA20            ( ( unsigned int ) 1 &lt;&lt; 20 )        </span><span class="comment">/* Pin Controlled by PA20 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02511" name="l02511"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a91c59ce5351a7310dd5840ef6a18741f"> 2511</a></span><span class="preprocessor">#define AT91C_PA20_CANTX          ( ( unsigned int ) AT91C_PIO_PA20 ) </span><span class="comment">/*  CAN Transmit */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02512" name="l02512"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1f938aecf684443fe5cc29cfde5c9766"> 2512</a></span><span class="preprocessor">#define AT91C_PIO_PA21            ( ( unsigned int ) 1 &lt;&lt; 21 )        </span><span class="comment">/* Pin Controlled by PA21 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02513" name="l02513"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a018080f19b0b6287e71f2c92b7793019"> 2513</a></span><span class="preprocessor">#define AT91C_PA21_TF             ( ( unsigned int ) AT91C_PIO_PA21 ) </span><span class="comment">/*  SSC Transmit Frame Sync */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02514" name="l02514"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a77f72b5d4d70ab6a33279ea10e593b9a"> 2514</a></span><span class="preprocessor">#define AT91C_PA21_NPCS10         ( ( unsigned int ) AT91C_PIO_PA21 ) </span><span class="comment">/*  SPI 1 Peripheral Chip Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02515" name="l02515"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9a605b68cdbe4ae1729fc9b4be7dad4f"> 2515</a></span><span class="preprocessor">#define AT91C_PIO_PA22            ( ( unsigned int ) 1 &lt;&lt; 22 )        </span><span class="comment">/* Pin Controlled by PA22 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02516" name="l02516"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad5bff835705233273e3207092daf7605"> 2516</a></span><span class="preprocessor">#define AT91C_PA22_TK             ( ( unsigned int ) AT91C_PIO_PA22 ) </span><span class="comment">/*  SSC Transmit Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02517" name="l02517"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aff630cb234bce583dd141a36415e2112"> 2517</a></span><span class="preprocessor">#define AT91C_PA22_SPCK1          ( ( unsigned int ) AT91C_PIO_PA22 ) </span><span class="comment">/*  SPI 1 Serial Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02518" name="l02518"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a5b2f60a820cda3a1550d66f78f57f549"> 2518</a></span><span class="preprocessor">#define AT91C_PIO_PA23            ( ( unsigned int ) 1 &lt;&lt; 23 )        </span><span class="comment">/* Pin Controlled by PA23 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02519" name="l02519"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a97c080022627cdb30e4842bd5fc676f1"> 2519</a></span><span class="preprocessor">#define AT91C_PA23_TD             ( ( unsigned int ) AT91C_PIO_PA23 ) </span><span class="comment">/*  SSC Transmit data */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02520" name="l02520"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a2c8dce0903033f099e75c9889128e1f4"> 2520</a></span><span class="preprocessor">#define AT91C_PA23_MOSI1          ( ( unsigned int ) AT91C_PIO_PA23 ) </span><span class="comment">/*  SPI 1 Master Out Slave */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02521" name="l02521"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#adb532ae4b7a34d41f7a436a3125eccec"> 2521</a></span><span class="preprocessor">#define AT91C_PIO_PA24            ( ( unsigned int ) 1 &lt;&lt; 24 )        </span><span class="comment">/* Pin Controlled by PA24 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02522" name="l02522"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a44fc196f2f3c60c4afa8c9e1e86294b8"> 2522</a></span><span class="preprocessor">#define AT91C_PA24_RD             ( ( unsigned int ) AT91C_PIO_PA24 ) </span><span class="comment">/*  SSC Receive Data */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02523" name="l02523"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a2d05ab6c430aa86b21d704056b5239a6"> 2523</a></span><span class="preprocessor">#define AT91C_PA24_MISO1          ( ( unsigned int ) AT91C_PIO_PA24 ) </span><span class="comment">/*  SPI 1 Master In Slave */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02524" name="l02524"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a305975cc37d59ebe61dc6b7f9cbd3063"> 2524</a></span><span class="preprocessor">#define AT91C_PIO_PA25            ( ( unsigned int ) 1 &lt;&lt; 25 )        </span><span class="comment">/* Pin Controlled by PA25 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02525" name="l02525"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a3d8582492b6117857cebd8028749cfba"> 2525</a></span><span class="preprocessor">#define AT91C_PA25_RK             ( ( unsigned int ) AT91C_PIO_PA25 ) </span><span class="comment">/*  SSC Receive Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02526" name="l02526"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#afb2fdffcba2d13815013bead9298e9f8"> 2526</a></span><span class="preprocessor">#define AT91C_PA25_NPCS11         ( ( unsigned int ) AT91C_PIO_PA25 ) </span><span class="comment">/*  SPI 1 Peripheral Chip Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02527" name="l02527"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a3debdc9672c6df1bfd6224835c2331ce"> 2527</a></span><span class="preprocessor">#define AT91C_PIO_PA26            ( ( unsigned int ) 1 &lt;&lt; 26 )        </span><span class="comment">/* Pin Controlled by PA26 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02528" name="l02528"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a94e49c3b0e52be85c8b4bf4b27f5a87e"> 2528</a></span><span class="preprocessor">#define AT91C_PA26_RF             ( ( unsigned int ) AT91C_PIO_PA26 ) </span><span class="comment">/*  SSC Receive Frame Sync */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02529" name="l02529"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a32338fe557537707fc36c979d9fc49fa"> 2529</a></span><span class="preprocessor">#define AT91C_PA26_NPCS12         ( ( unsigned int ) AT91C_PIO_PA26 ) </span><span class="comment">/*  SPI 1 Peripheral Chip Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02530" name="l02530"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a76530ab67e450e55c18f790f43f16a7c"> 2530</a></span><span class="preprocessor">#define AT91C_PIO_PA27            ( ( unsigned int ) 1 &lt;&lt; 27 )        </span><span class="comment">/* Pin Controlled by PA27 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac9b34f47acfce504eb2ec27640958bb2"> 2531</a></span><span class="preprocessor">#define AT91C_PA27_DRXD           ( ( unsigned int ) AT91C_PIO_PA27 ) </span><span class="comment">/*  DBGU Debug Receive Data */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02532" name="l02532"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a7514c6e771f3c319af4797a80412b2c7"> 2532</a></span><span class="preprocessor">#define AT91C_PA27_PCK3           ( ( unsigned int ) AT91C_PIO_PA27 ) </span><span class="comment">/*  PMC Programmable Clock Output 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02533" name="l02533"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#afc03a891232129aa4e694419b6227ef7"> 2533</a></span><span class="preprocessor">#define AT91C_PIO_PA28            ( ( unsigned int ) 1 &lt;&lt; 28 )        </span><span class="comment">/* Pin Controlled by PA28 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02534" name="l02534"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#acb48bef4831aa866de4c53808dc2a965"> 2534</a></span><span class="preprocessor">#define AT91C_PA28_DTXD           ( ( unsigned int ) AT91C_PIO_PA28 ) </span><span class="comment">/*  DBGU Debug Transmit Data */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02535" name="l02535"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a23c662ae5654da8fdc81785799632ee1"> 2535</a></span><span class="preprocessor">#define AT91C_PIO_PA29            ( ( unsigned int ) 1 &lt;&lt; 29 )        </span><span class="comment">/* Pin Controlled by PA29 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02536" name="l02536"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#acce1fd83fdf75fd3812c050bfa6a59cf"> 2536</a></span><span class="preprocessor">#define AT91C_PA29_FIQ            ( ( unsigned int ) AT91C_PIO_PA29 ) </span><span class="comment">/*  AIC Fast Interrupt Input */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02537" name="l02537"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#adf9e93c9b98220d3e43c0e2d02ab7536"> 2537</a></span><span class="preprocessor">#define AT91C_PA29_NPCS13         ( ( unsigned int ) AT91C_PIO_PA29 ) </span><span class="comment">/*  SPI 1 Peripheral Chip Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02538" name="l02538"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa093f6b38813c359c8f91c6b7ba656a9"> 2538</a></span><span class="preprocessor">#define AT91C_PIO_PA3             ( ( unsigned int ) 1 &lt;&lt; 3 )         </span><span class="comment">/* Pin Controlled by PA3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02539" name="l02539"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a26acec51368196e01512e75f476a0db4"> 2539</a></span><span class="preprocessor">#define AT91C_PA3_RTS0            ( ( unsigned int ) AT91C_PIO_PA3 )  </span><span class="comment">/*  USART 0 Ready To Send */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02540" name="l02540"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#abd98a3a9b0be3c17caac67359f579048"> 2540</a></span><span class="preprocessor">#define AT91C_PA3_NPCS12          ( ( unsigned int ) AT91C_PIO_PA3 )  </span><span class="comment">/*  SPI 1 Peripheral Chip Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02541" name="l02541"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a4a4adbd2483d8f529366a2e7472172c8"> 2541</a></span><span class="preprocessor">#define AT91C_PIO_PA30            ( ( unsigned int ) 1 &lt;&lt; 30 )        </span><span class="comment">/* Pin Controlled by PA30 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02542" name="l02542"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a5706beca47b0dead64a9bbf403992058"> 2542</a></span><span class="preprocessor">#define AT91C_PA30_IRQ0           ( ( unsigned int ) AT91C_PIO_PA30 ) </span><span class="comment">/*  External Interrupt 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02543" name="l02543"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a704e369faafba3cd58c5736b5bd38518"> 2543</a></span><span class="preprocessor">#define AT91C_PA30_PCK2           ( ( unsigned int ) AT91C_PIO_PA30 ) </span><span class="comment">/*  PMC Programmable Clock Output 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02544" name="l02544"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a5ca57e2345a5a38d158ea8e56b83b23f"> 2544</a></span><span class="preprocessor">#define AT91C_PIO_PA4             ( ( unsigned int ) 1 &lt;&lt; 4 )         </span><span class="comment">/* Pin Controlled by PA4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02545" name="l02545"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a484b4c239750f95ed7aa05f1d23c8fb2"> 2545</a></span><span class="preprocessor">#define AT91C_PA4_CTS0            ( ( unsigned int ) AT91C_PIO_PA4 )  </span><span class="comment">/*  USART 0 Clear To Send */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02546" name="l02546"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa9d813936077ad520f7dc8585b1ef6b2"> 2546</a></span><span class="preprocessor">#define AT91C_PA4_NPCS13          ( ( unsigned int ) AT91C_PIO_PA4 )  </span><span class="comment">/*  SPI 1 Peripheral Chip Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02547" name="l02547"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a5096171be0ea590a81beb2aadb9dba29"> 2547</a></span><span class="preprocessor">#define AT91C_PIO_PA5             ( ( unsigned int ) 1 &lt;&lt; 5 )         </span><span class="comment">/* Pin Controlled by PA5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02548" name="l02548"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a825d8b89bd38a737738c530601771730"> 2548</a></span><span class="preprocessor">#define AT91C_PA5_RXD1            ( ( unsigned int ) AT91C_PIO_PA5 )  </span><span class="comment">/*  USART 1 Receive Data */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02549" name="l02549"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#adde445b47732bff0955f9b79a65c2abb"> 2549</a></span><span class="preprocessor">#define AT91C_PIO_PA6             ( ( unsigned int ) 1 &lt;&lt; 6 )         </span><span class="comment">/* Pin Controlled by PA6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02550" name="l02550"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a0209f67360ef8515ecf5127b1ce7ada2"> 2550</a></span><span class="preprocessor">#define AT91C_PA6_TXD1            ( ( unsigned int ) AT91C_PIO_PA6 )  </span><span class="comment">/*  USART 1 Transmit Data */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02551" name="l02551"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a92630fd5d17ea2d00d53d02ea400907d"> 2551</a></span><span class="preprocessor">#define AT91C_PIO_PA7             ( ( unsigned int ) 1 &lt;&lt; 7 )         </span><span class="comment">/* Pin Controlled by PA7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02552" name="l02552"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af7f82bc7c701d5d0b459a18bf690334c"> 2552</a></span><span class="preprocessor">#define AT91C_PA7_SCK1            ( ( unsigned int ) AT91C_PIO_PA7 )  </span><span class="comment">/*  USART 1 Serial Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02553" name="l02553"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a2b1df832272aa8e1f58266b5b3d246f8"> 2553</a></span><span class="preprocessor">#define AT91C_PA7_NPCS01          ( ( unsigned int ) AT91C_PIO_PA7 )  </span><span class="comment">/*  SPI 0 Peripheral Chip Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02554" name="l02554"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae943dc78ec9df64f417a87c83348b235"> 2554</a></span><span class="preprocessor">#define AT91C_PIO_PA8             ( ( unsigned int ) 1 &lt;&lt; 8 )         </span><span class="comment">/* Pin Controlled by PA8 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02555" name="l02555"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a3dc48a217dd653c2d8c50396f9a53189"> 2555</a></span><span class="preprocessor">#define AT91C_PA8_RTS1            ( ( unsigned int ) AT91C_PIO_PA8 )  </span><span class="comment">/*  USART 1 Ready To Send */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02556" name="l02556"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a0a2c133274893b751286aced05a13b02"> 2556</a></span><span class="preprocessor">#define AT91C_PA8_NPCS02          ( ( unsigned int ) AT91C_PIO_PA8 )  </span><span class="comment">/*  SPI 0 Peripheral Chip Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02557" name="l02557"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a4b0a25fca6be57889ba1ebb18c79433a"> 2557</a></span><span class="preprocessor">#define AT91C_PIO_PA9             ( ( unsigned int ) 1 &lt;&lt; 9 )         </span><span class="comment">/* Pin Controlled by PA9 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02558" name="l02558"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1c0e5e7b59e359eedb5de2b7e1d0eae9"> 2558</a></span><span class="preprocessor">#define AT91C_PA9_CTS1            ( ( unsigned int ) AT91C_PIO_PA9 )  </span><span class="comment">/*  USART 1 Clear To Send */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02559" name="l02559"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aff04ce9cf2343f0b6b7aa9a7437c34e6"> 2559</a></span><span class="preprocessor">#define AT91C_PA9_NPCS03          ( ( unsigned int ) AT91C_PIO_PA9 )  </span><span class="comment">/*  SPI 0 Peripheral Chip Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02560" name="l02560"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9c49162ad35940cb64b6e686591bfaef"> 2560</a></span><span class="preprocessor">#define AT91C_PIO_PB0             ( ( unsigned int ) 1 &lt;&lt; 0 )         </span><span class="comment">/* Pin Controlled by PB0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02561" name="l02561"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a937c91bac92d19d12f2a89602b0ca4e7"> 2561</a></span><span class="preprocessor">#define AT91C_PB0_ETXCK_EREFCK    ( ( unsigned int ) AT91C_PIO_PB0 )  </span><span class="comment">/*  Ethernet MAC Transmit Clock/Reference Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02562" name="l02562"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a53a8ab0a5645f035240facbd64d7ac0f"> 2562</a></span><span class="preprocessor">#define AT91C_PB0_PCK0            ( ( unsigned int ) AT91C_PIO_PB0 )  </span><span class="comment">/*  PMC Programmable Clock Output 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02563" name="l02563"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a5d6b3145a747949d84b5aae408a96a8a"> 2563</a></span><span class="preprocessor">#define AT91C_PIO_PB1             ( ( unsigned int ) 1 &lt;&lt; 1 )         </span><span class="comment">/* Pin Controlled by PB1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02564" name="l02564"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a20b5722e7d37c844a7451c37b1504b4e"> 2564</a></span><span class="preprocessor">#define AT91C_PB1_ETXEN           ( ( unsigned int ) AT91C_PIO_PB1 )  </span><span class="comment">/*  Ethernet MAC Transmit Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02565" name="l02565"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a3bc62ade214eebfa2a41f66e8fd90fac"> 2565</a></span><span class="preprocessor">#define AT91C_PIO_PB10            ( ( unsigned int ) 1 &lt;&lt; 10 )        </span><span class="comment">/* Pin Controlled by PB10 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02566" name="l02566"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa35adb751b7e4b031183e708cc9d565f"> 2566</a></span><span class="preprocessor">#define AT91C_PB10_ETX2           ( ( unsigned int ) AT91C_PIO_PB10 ) </span><span class="comment">/*  Ethernet MAC Transmit Data 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02567" name="l02567"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a72c809318aef5101a008e2c11189babb"> 2567</a></span><span class="preprocessor">#define AT91C_PB10_NPCS11         ( ( unsigned int ) AT91C_PIO_PB10 ) </span><span class="comment">/*  SPI 1 Peripheral Chip Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02568" name="l02568"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae5c36c58855d19f3bfb4ff84be50a75a"> 2568</a></span><span class="preprocessor">#define AT91C_PIO_PB11            ( ( unsigned int ) 1 &lt;&lt; 11 )        </span><span class="comment">/* Pin Controlled by PB11 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02569" name="l02569"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a40f376d90d085bb063e5fb866adf82a6"> 2569</a></span><span class="preprocessor">#define AT91C_PB11_ETX3           ( ( unsigned int ) AT91C_PIO_PB11 ) </span><span class="comment">/*  Ethernet MAC Transmit Data 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02570" name="l02570"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad21cde681bc73af5e6827767ae4d2cb1"> 2570</a></span><span class="preprocessor">#define AT91C_PB11_NPCS12         ( ( unsigned int ) AT91C_PIO_PB11 ) </span><span class="comment">/*  SPI 1 Peripheral Chip Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02571" name="l02571"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a437896a6c8170191e425354d906fc327"> 2571</a></span><span class="preprocessor">#define AT91C_PIO_PB12            ( ( unsigned int ) 1 &lt;&lt; 12 )        </span><span class="comment">/* Pin Controlled by PB12 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02572" name="l02572"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af68bcf01606409ed35ea155a32546317"> 2572</a></span><span class="preprocessor">#define AT91C_PB12_ETXER          ( ( unsigned int ) AT91C_PIO_PB12 ) </span><span class="comment">/*  Ethernet MAC Transmit Coding Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02573" name="l02573"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a995a60fa5238e3c0c34e0c4dcba91e89"> 2573</a></span><span class="preprocessor">#define AT91C_PB12_TCLK0          ( ( unsigned int ) AT91C_PIO_PB12 ) </span><span class="comment">/*  Timer Counter 0 external clock input */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02574" name="l02574"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a95ebf081e6824fda1771a0f9185bed7b"> 2574</a></span><span class="preprocessor">#define AT91C_PIO_PB13            ( ( unsigned int ) 1 &lt;&lt; 13 )        </span><span class="comment">/* Pin Controlled by PB13 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02575" name="l02575"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a555160be722aa7c2431fa43bf8b04b6e"> 2575</a></span><span class="preprocessor">#define AT91C_PB13_ERX2           ( ( unsigned int ) AT91C_PIO_PB13 ) </span><span class="comment">/*  Ethernet MAC Receive Data 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02576" name="l02576"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae94b375c3fe86f0785bc05f66d3f19e1"> 2576</a></span><span class="preprocessor">#define AT91C_PB13_NPCS01         ( ( unsigned int ) AT91C_PIO_PB13 ) </span><span class="comment">/*  SPI 0 Peripheral Chip Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02577" name="l02577"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a782e45f91d47d3f1177dfcaf43274cea"> 2577</a></span><span class="preprocessor">#define AT91C_PIO_PB14            ( ( unsigned int ) 1 &lt;&lt; 14 )        </span><span class="comment">/* Pin Controlled by PB14 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02578" name="l02578"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a78e89a5af8e8d58c2450630f0104463c"> 2578</a></span><span class="preprocessor">#define AT91C_PB14_ERX3           ( ( unsigned int ) AT91C_PIO_PB14 ) </span><span class="comment">/*  Ethernet MAC Receive Data 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02579" name="l02579"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a4447fa3c87b9eb9a092a3ed8d607f400"> 2579</a></span><span class="preprocessor">#define AT91C_PB14_NPCS02         ( ( unsigned int ) AT91C_PIO_PB14 ) </span><span class="comment">/*  SPI 0 Peripheral Chip Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02580" name="l02580"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a84584b943c259767dc412b89ada582fb"> 2580</a></span><span class="preprocessor">#define AT91C_PIO_PB15            ( ( unsigned int ) 1 &lt;&lt; 15 )        </span><span class="comment">/* Pin Controlled by PB15 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02581" name="l02581"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#abdb336825186033e917dbe0c272a6071"> 2581</a></span><span class="preprocessor">#define AT91C_PB15_ERXDV          ( ( unsigned int ) AT91C_PIO_PB15 ) </span><span class="comment">/*  Ethernet MAC Receive Data Valid */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02582" name="l02582"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a49fdd539a8aee37257910a7e71b39618"> 2582</a></span><span class="preprocessor">#define AT91C_PIO_PB16            ( ( unsigned int ) 1 &lt;&lt; 16 )        </span><span class="comment">/* Pin Controlled by PB16 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02583" name="l02583"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1f0696ffeab28566f00561524c09e0db"> 2583</a></span><span class="preprocessor">#define AT91C_PB16_ECOL           ( ( unsigned int ) AT91C_PIO_PB16 ) </span><span class="comment">/*  Ethernet MAC Collision Detected */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02584" name="l02584"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aba7bf4fc26911dff173698e6e93d92b8"> 2584</a></span><span class="preprocessor">#define AT91C_PB16_NPCS13         ( ( unsigned int ) AT91C_PIO_PB16 ) </span><span class="comment">/*  SPI 1 Peripheral Chip Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02585" name="l02585"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aede99e037b024330b5986083a7c38e0c"> 2585</a></span><span class="preprocessor">#define AT91C_PIO_PB17            ( ( unsigned int ) 1 &lt;&lt; 17 )        </span><span class="comment">/* Pin Controlled by PB17 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02586" name="l02586"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a39ed5f3a29278bbdf86bb380dfbc92a2"> 2586</a></span><span class="preprocessor">#define AT91C_PB17_ERXCK          ( ( unsigned int ) AT91C_PIO_PB17 ) </span><span class="comment">/*  Ethernet MAC Receive Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02587" name="l02587"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#abc4e9c9b9a48d6eaf7ea5358cd28a66a"> 2587</a></span><span class="preprocessor">#define AT91C_PB17_NPCS03         ( ( unsigned int ) AT91C_PIO_PB17 ) </span><span class="comment">/*  SPI 0 Peripheral Chip Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02588" name="l02588"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a82ad77d8a572bc52b0a3710ee11e1a6a"> 2588</a></span><span class="preprocessor">#define AT91C_PIO_PB18            ( ( unsigned int ) 1 &lt;&lt; 18 )        </span><span class="comment">/* Pin Controlled by PB18 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02589" name="l02589"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aaf25ee215d34b0f2f17074c32fe81b76"> 2589</a></span><span class="preprocessor">#define AT91C_PB18_EF100          ( ( unsigned int ) AT91C_PIO_PB18 ) </span><span class="comment">/*  Ethernet MAC Force 100 Mbits/sec */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02590" name="l02590"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a7a0790208e5876591d032104d7a15126"> 2590</a></span><span class="preprocessor">#define AT91C_PB18_ADTRG          ( ( unsigned int ) AT91C_PIO_PB18 ) </span><span class="comment">/*  ADC External Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02591" name="l02591"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#acc02b858dae6dce85049fea8e2c06e61"> 2591</a></span><span class="preprocessor">#define AT91C_PIO_PB19            ( ( unsigned int ) 1 &lt;&lt; 19 )        </span><span class="comment">/* Pin Controlled by PB19 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02592" name="l02592"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a82f7144ee5d89095019e0bb6d27937db"> 2592</a></span><span class="preprocessor">#define AT91C_PB19_PWM0           ( ( unsigned int ) AT91C_PIO_PB19 ) </span><span class="comment">/*  PWM Channel 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02593" name="l02593"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad73a1dc9bbc2a0556084ef8305023421"> 2593</a></span><span class="preprocessor">#define AT91C_PB19_TCLK1          ( ( unsigned int ) AT91C_PIO_PB19 ) </span><span class="comment">/*  Timer Counter 1 external clock input */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02594" name="l02594"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a17851bbaec8dedf26164206f05f91652"> 2594</a></span><span class="preprocessor">#define AT91C_PIO_PB2             ( ( unsigned int ) 1 &lt;&lt; 2 )         </span><span class="comment">/* Pin Controlled by PB2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02595" name="l02595"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a057fa4490fc8ac97ee1e54fa9308bb24"> 2595</a></span><span class="preprocessor">#define AT91C_PB2_ETX0            ( ( unsigned int ) AT91C_PIO_PB2 )  </span><span class="comment">/*  Ethernet MAC Transmit Data 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02596" name="l02596"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af0faceb43dbbbd5690fda67e4b03bf24"> 2596</a></span><span class="preprocessor">#define AT91C_PIO_PB20            ( ( unsigned int ) 1 &lt;&lt; 20 )        </span><span class="comment">/* Pin Controlled by PB20 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02597" name="l02597"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a2f9c016c89408bc44be3171db72f589c"> 2597</a></span><span class="preprocessor">#define AT91C_PB20_PWM1           ( ( unsigned int ) AT91C_PIO_PB20 ) </span><span class="comment">/*  PWM Channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02598" name="l02598"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a89cb2a037af30b7d5a7c56c3ddc2d5ba"> 2598</a></span><span class="preprocessor">#define AT91C_PB20_PCK0           ( ( unsigned int ) AT91C_PIO_PB20 ) </span><span class="comment">/*  PMC Programmable Clock Output 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02599" name="l02599"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a44903993256f8d2e27ad49aef7761fbe"> 2599</a></span><span class="preprocessor">#define AT91C_PIO_PB21            ( ( unsigned int ) 1 &lt;&lt; 21 )        </span><span class="comment">/* Pin Controlled by PB21 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02600" name="l02600"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a78a14b840eccc116202b041ac10c9f35"> 2600</a></span><span class="preprocessor">#define AT91C_PB21_PWM2           ( ( unsigned int ) AT91C_PIO_PB21 ) </span><span class="comment">/*  PWM Channel 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02601" name="l02601"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a3901d60bd6f7e7a69bc504eaab545775"> 2601</a></span><span class="preprocessor">#define AT91C_PB21_PCK1           ( ( unsigned int ) AT91C_PIO_PB21 ) </span><span class="comment">/*  PMC Programmable Clock Output 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02602" name="l02602"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#acf23b54d0ef72350af5ab26beb90ffd3"> 2602</a></span><span class="preprocessor">#define AT91C_PIO_PB22            ( ( unsigned int ) 1 &lt;&lt; 22 )        </span><span class="comment">/* Pin Controlled by PB22 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02603" name="l02603"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#adf49856c14283da2e8d36aef16bb2926"> 2603</a></span><span class="preprocessor">#define AT91C_PB22_PWM3           ( ( unsigned int ) AT91C_PIO_PB22 ) </span><span class="comment">/*  PWM Channel 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02604" name="l02604"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a188aedf075541d7a3d37b468f0659edf"> 2604</a></span><span class="preprocessor">#define AT91C_PB22_PCK2           ( ( unsigned int ) AT91C_PIO_PB22 ) </span><span class="comment">/*  PMC Programmable Clock Output 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02605" name="l02605"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a7f9ddf2848180f1959ac0523d6ce78b1"> 2605</a></span><span class="preprocessor">#define AT91C_PIO_PB23            ( ( unsigned int ) 1 &lt;&lt; 23 )        </span><span class="comment">/* Pin Controlled by PB23 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02606" name="l02606"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a4b376a42ac40353346f837cc23aefd7a"> 2606</a></span><span class="preprocessor">#define AT91C_PB23_TIOA0          ( ( unsigned int ) AT91C_PIO_PB23 ) </span><span class="comment">/*  Timer Counter 0 Multipurpose Timer I/O Pin A */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02607" name="l02607"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#adda101601ac08b0d90ebac5ef37700d4"> 2607</a></span><span class="preprocessor">#define AT91C_PB23_DCD1           ( ( unsigned int ) AT91C_PIO_PB23 ) </span><span class="comment">/*  USART 1 Data Carrier Detect */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02608" name="l02608"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a378fd77c2dcad0a12358961497fce038"> 2608</a></span><span class="preprocessor">#define AT91C_PIO_PB24            ( ( unsigned int ) 1 &lt;&lt; 24 )        </span><span class="comment">/* Pin Controlled by PB24 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02609" name="l02609"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a931f0b6dc23d6ceef2dc33afb969643b"> 2609</a></span><span class="preprocessor">#define AT91C_PB24_TIOB0          ( ( unsigned int ) AT91C_PIO_PB24 ) </span><span class="comment">/*  Timer Counter 0 Multipurpose Timer I/O Pin B */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02610" name="l02610"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#adcc886b97c42135e38886da263bbdd72"> 2610</a></span><span class="preprocessor">#define AT91C_PB24_DSR1           ( ( unsigned int ) AT91C_PIO_PB24 ) </span><span class="comment">/*  USART 1 Data Set ready */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02611" name="l02611"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a331f8dc60ca5d588813d5e8fc0ac9314"> 2611</a></span><span class="preprocessor">#define AT91C_PIO_PB25            ( ( unsigned int ) 1 &lt;&lt; 25 )        </span><span class="comment">/* Pin Controlled by PB25 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02612" name="l02612"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a715362ed82132bdeb1fe4e437e2c90ff"> 2612</a></span><span class="preprocessor">#define AT91C_PB25_TIOA1          ( ( unsigned int ) AT91C_PIO_PB25 ) </span><span class="comment">/*  Timer Counter 1 Multipurpose Timer I/O Pin A */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02613" name="l02613"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a6eb0238d3bb61b440cc35fca99fab3c5"> 2613</a></span><span class="preprocessor">#define AT91C_PB25_DTR1           ( ( unsigned int ) AT91C_PIO_PB25 ) </span><span class="comment">/*  USART 1 Data Terminal ready */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02614" name="l02614"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa41bd5e572d248257ae58251d5f696eb"> 2614</a></span><span class="preprocessor">#define AT91C_PIO_PB26            ( ( unsigned int ) 1 &lt;&lt; 26 )        </span><span class="comment">/* Pin Controlled by PB26 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02615" name="l02615"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aeb7cf24ac70fcb768832424fdb168695"> 2615</a></span><span class="preprocessor">#define AT91C_PB26_TIOB1          ( ( unsigned int ) AT91C_PIO_PB26 ) </span><span class="comment">/*  Timer Counter 1 Multipurpose Timer I/O Pin B */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02616" name="l02616"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a10a8463cf81752761d9637e1c5d94cc0"> 2616</a></span><span class="preprocessor">#define AT91C_PB26_RI1            ( ( unsigned int ) AT91C_PIO_PB26 ) </span><span class="comment">/*  USART 1 Ring Indicator */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02617" name="l02617"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a0eb876b23aeb1656c1fd9ef7ebc66c8c"> 2617</a></span><span class="preprocessor">#define AT91C_PIO_PB27            ( ( unsigned int ) 1 &lt;&lt; 27 )        </span><span class="comment">/* Pin Controlled by PB27 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02618" name="l02618"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a73eb518caf20706fab2b3d5127b8b05e"> 2618</a></span><span class="preprocessor">#define AT91C_PB27_TIOA2          ( ( unsigned int ) AT91C_PIO_PB27 ) </span><span class="comment">/*  Timer Counter 2 Multipurpose Timer I/O Pin A */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02619" name="l02619"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac7bfd17f62e8739f81e9047b6e7ed3bf"> 2619</a></span><span class="preprocessor">#define AT91C_PB27_PWM0           ( ( unsigned int ) AT91C_PIO_PB27 ) </span><span class="comment">/*  PWM Channel 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02620" name="l02620"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a201021bf9b3b460a0f094a6b79ab6db6"> 2620</a></span><span class="preprocessor">#define AT91C_PIO_PB28            ( ( unsigned int ) 1 &lt;&lt; 28 )        </span><span class="comment">/* Pin Controlled by PB28 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02621" name="l02621"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a3e49d3bf56b1296266f511315a28cea0"> 2621</a></span><span class="preprocessor">#define AT91C_PB28_TIOB2          ( ( unsigned int ) AT91C_PIO_PB28 ) </span><span class="comment">/*  Timer Counter 2 Multipurpose Timer I/O Pin B */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02622" name="l02622"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac6142e80b8bd5d9f9f3d7cd0b870720a"> 2622</a></span><span class="preprocessor">#define AT91C_PB28_PWM1           ( ( unsigned int ) AT91C_PIO_PB28 ) </span><span class="comment">/*  PWM Channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02623" name="l02623"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a67a1ed7c3f28f4f26619cb88039654cb"> 2623</a></span><span class="preprocessor">#define AT91C_PIO_PB29            ( ( unsigned int ) 1 &lt;&lt; 29 )        </span><span class="comment">/* Pin Controlled by PB29 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02624" name="l02624"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9e8bfdb47e72a0966403eb78dca1a1b7"> 2624</a></span><span class="preprocessor">#define AT91C_PB29_PCK1           ( ( unsigned int ) AT91C_PIO_PB29 ) </span><span class="comment">/*  PMC Programmable Clock Output 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02625" name="l02625"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af4e603862e1e71e3d56f3a73b31a00da"> 2625</a></span><span class="preprocessor">#define AT91C_PB29_PWM2           ( ( unsigned int ) AT91C_PIO_PB29 ) </span><span class="comment">/*  PWM Channel 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02626" name="l02626"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9e037969eab04a026441edc3623dad30"> 2626</a></span><span class="preprocessor">#define AT91C_PIO_PB3             ( ( unsigned int ) 1 &lt;&lt; 3 )         </span><span class="comment">/* Pin Controlled by PB3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02627" name="l02627"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a52c9acdf15199ef1138f016337e5c9e4"> 2627</a></span><span class="preprocessor">#define AT91C_PB3_ETX1            ( ( unsigned int ) AT91C_PIO_PB3 )  </span><span class="comment">/*  Ethernet MAC Transmit Data 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02628" name="l02628"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a4b5781ed0b37828f159f9e0277373509"> 2628</a></span><span class="preprocessor">#define AT91C_PIO_PB30            ( ( unsigned int ) 1 &lt;&lt; 30 )        </span><span class="comment">/* Pin Controlled by PB30 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02629" name="l02629"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a2517f5d3e03b4b5f1fd6b2870b5b4ac4"> 2629</a></span><span class="preprocessor">#define AT91C_PB30_PCK2           ( ( unsigned int ) AT91C_PIO_PB30 ) </span><span class="comment">/*  PMC Programmable Clock Output 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02630" name="l02630"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a5b7a2b9043c75623d2964a35299830f9"> 2630</a></span><span class="preprocessor">#define AT91C_PB30_PWM3           ( ( unsigned int ) AT91C_PIO_PB30 ) </span><span class="comment">/*  PWM Channel 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02631" name="l02631"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a7b6692b4cb712d98bcd272a25dc1292b"> 2631</a></span><span class="preprocessor">#define AT91C_PIO_PB4             ( ( unsigned int ) 1 &lt;&lt; 4 )         </span><span class="comment">/* Pin Controlled by PB4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02632" name="l02632"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#acc545cb31264533681399c5c34951816"> 2632</a></span><span class="preprocessor">#define AT91C_PB4_ECRS_ECRSDV     ( ( unsigned int ) AT91C_PIO_PB4 )  </span><span class="comment">/*  Ethernet MAC Carrier Sense/Carrier Sense and Data Valid */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02633" name="l02633"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aadc4556794d1c6db13abcb5470b77377"> 2633</a></span><span class="preprocessor">#define AT91C_PIO_PB5             ( ( unsigned int ) 1 &lt;&lt; 5 )         </span><span class="comment">/* Pin Controlled by PB5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02634" name="l02634"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a829142220b0de9b7faf46a511d7efab7"> 2634</a></span><span class="preprocessor">#define AT91C_PB5_ERX0            ( ( unsigned int ) AT91C_PIO_PB5 )  </span><span class="comment">/*  Ethernet MAC Receive Data 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02635" name="l02635"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aeb20e52dafb9d1cd0b7c7c0626758c60"> 2635</a></span><span class="preprocessor">#define AT91C_PIO_PB6             ( ( unsigned int ) 1 &lt;&lt; 6 )         </span><span class="comment">/* Pin Controlled by PB6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02636" name="l02636"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a05f6c1ccfc8bd18a81badd526c28a5fb"> 2636</a></span><span class="preprocessor">#define AT91C_PB6_ERX1            ( ( unsigned int ) AT91C_PIO_PB6 )  </span><span class="comment">/*  Ethernet MAC Receive Data 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02637" name="l02637"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a551e1e08f0886565c71b5b044e53cb79"> 2637</a></span><span class="preprocessor">#define AT91C_PIO_PB7             ( ( unsigned int ) 1 &lt;&lt; 7 )         </span><span class="comment">/* Pin Controlled by PB7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02638" name="l02638"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab43212fc8937da376583b4e8ceff9ed1"> 2638</a></span><span class="preprocessor">#define AT91C_PB7_ERXER           ( ( unsigned int ) AT91C_PIO_PB7 )  </span><span class="comment">/*  Ethernet MAC Receive Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02639" name="l02639"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae7c6d97b0cb48e22f0681327311a073e"> 2639</a></span><span class="preprocessor">#define AT91C_PIO_PB8             ( ( unsigned int ) 1 &lt;&lt; 8 )         </span><span class="comment">/* Pin Controlled by PB8 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02640" name="l02640"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a74e1983d904562dfd563889770476429"> 2640</a></span><span class="preprocessor">#define AT91C_PB8_EMDC            ( ( unsigned int ) AT91C_PIO_PB8 )  </span><span class="comment">/*  Ethernet MAC Management Data Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02641" name="l02641"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a57fd0e5d47054152e55f20631938bd26"> 2641</a></span><span class="preprocessor">#define AT91C_PIO_PB9             ( ( unsigned int ) 1 &lt;&lt; 9 )         </span><span class="comment">/* Pin Controlled by PB9 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02642" name="l02642"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a8ce69eec2df61f49198cd4c89bc07d9a"> 2642</a></span><span class="preprocessor">#define AT91C_PB9_EMDIO           ( ( unsigned int ) AT91C_PIO_PB9 )  </span><span class="comment">/*  Ethernet MAC Management Data Input/Output */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02643" name="l02643"></a><span class="lineno"> 2643</span> </div>
<div class="line"><a id="l02644" name="l02644"></a><span class="lineno"> 2644</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l02645" name="l02645"></a><span class="lineno"> 2645</span><span class="comment">/*               PERIPHERAL ID DEFINITIONS FOR AT91SAM7X256 */</span></div>
<div class="line"><a id="l02646" name="l02646"></a><span class="lineno"> 2646</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l02647" name="l02647"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aba6ab10a585bb8180565dceba4f597f8"> 2647</a></span><span class="preprocessor">#define AT91C_ID_FIQ            ( ( unsigned int ) 0 )  </span><span class="comment">/* Advanced Interrupt Controller (FIQ) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02648" name="l02648"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa5883b521ba307e7e6d6fa8730768a9e"> 2648</a></span><span class="preprocessor">#define AT91C_ID_SYS            ( ( unsigned int ) 1 )  </span><span class="comment">/* System Peripheral */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02649" name="l02649"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9367949b8183635487afdcc8ed41609e"> 2649</a></span><span class="preprocessor">#define AT91C_ID_PIOA           ( ( unsigned int ) 2 )  </span><span class="comment">/* Parallel IO Controller A */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02650" name="l02650"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aafa45f094046c242203013c5cbdc9130"> 2650</a></span><span class="preprocessor">#define AT91C_ID_PIOB           ( ( unsigned int ) 3 )  </span><span class="comment">/* Parallel IO Controller B */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02651" name="l02651"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af19bff0590be1b2bf76b0ccc38a030ee"> 2651</a></span><span class="preprocessor">#define AT91C_ID_SPI0           ( ( unsigned int ) 4 )  </span><span class="comment">/* Serial Peripheral Interface 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02652" name="l02652"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab972fb427ab40b0f4cf26ca7821070ee"> 2652</a></span><span class="preprocessor">#define AT91C_ID_SPI1           ( ( unsigned int ) 5 )  </span><span class="comment">/* Serial Peripheral Interface 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02653" name="l02653"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a17f82b8148cea0ecaefb7d65c1421f97"> 2653</a></span><span class="preprocessor">#define AT91C_ID_US0            ( ( unsigned int ) 6 )  </span><span class="comment">/* USART 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02654" name="l02654"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac4890f3c72510710505f5e9bc167946a"> 2654</a></span><span class="preprocessor">#define AT91C_ID_US1            ( ( unsigned int ) 7 )  </span><span class="comment">/* USART 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02655" name="l02655"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a60d9e827556a4afd9d4c2b032702fbce"> 2655</a></span><span class="preprocessor">#define AT91C_ID_SSC            ( ( unsigned int ) 8 )  </span><span class="comment">/* Serial Synchronous Controller */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02656" name="l02656"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a8244d5da18b5534d5253a0d0ed5141a2"> 2656</a></span><span class="preprocessor">#define AT91C_ID_TWI            ( ( unsigned int ) 9 )  </span><span class="comment">/* Two-Wire Interface */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02657" name="l02657"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a853cd7a504bc4cb3ce240b16f7ef226c"> 2657</a></span><span class="preprocessor">#define AT91C_ID_PWMC           ( ( unsigned int ) 10 ) </span><span class="comment">/* PWM Controller */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02658" name="l02658"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#abc583accceb7605cd8a6d24e93961e87"> 2658</a></span><span class="preprocessor">#define AT91C_ID_UDP            ( ( unsigned int ) 11 ) </span><span class="comment">/* USB Device Port */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02659" name="l02659"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a5a4eb8a4700b1b3f87a589498d394a01"> 2659</a></span><span class="preprocessor">#define AT91C_ID_TC0            ( ( unsigned int ) 12 ) </span><span class="comment">/* Timer Counter 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02660" name="l02660"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a055623f976c96e2683a217da3cfb87c6"> 2660</a></span><span class="preprocessor">#define AT91C_ID_TC1            ( ( unsigned int ) 13 ) </span><span class="comment">/* Timer Counter 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02661" name="l02661"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a0393b452e5ae992bb30004d072335e1b"> 2661</a></span><span class="preprocessor">#define AT91C_ID_TC2            ( ( unsigned int ) 14 ) </span><span class="comment">/* Timer Counter 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02662" name="l02662"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#acc4ef986d89e6d7559343db5e30a178b"> 2662</a></span><span class="preprocessor">#define AT91C_ID_CAN            ( ( unsigned int ) 15 ) </span><span class="comment">/* Control Area Network Controller */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02663" name="l02663"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a5900fe7241cce9ddb15a92a682d3347f"> 2663</a></span><span class="preprocessor">#define AT91C_ID_EMAC           ( ( unsigned int ) 16 ) </span><span class="comment">/* Ethernet MAC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02664" name="l02664"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a33d377204b9547cb1c1cf23b83b32ec8"> 2664</a></span><span class="preprocessor">#define AT91C_ID_ADC            ( ( unsigned int ) 17 ) </span><span class="comment">/* Analog-to-Digital Converter */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02665" name="l02665"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a4a16016019a53273acaf6f2c38340ecb"> 2665</a></span><span class="preprocessor">#define AT91C_ID_AES            ( ( unsigned int ) 18 ) </span><span class="comment">/* Advanced Encryption Standard 128-bit */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02666" name="l02666"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a830e87caad6e88122406f1d54967bed7"> 2666</a></span><span class="preprocessor">#define AT91C_ID_TDES           ( ( unsigned int ) 19 ) </span><span class="comment">/* Triple Data Encryption Standard */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02667" name="l02667"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a6fb88276d3afd829d8040cffda45930d"> 2667</a></span><span class="preprocessor">#define AT91C_ID_20_Reserved    ( ( unsigned int ) 20 ) </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02668" name="l02668"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af5d97e75c30d3d0a5283b0cea298818d"> 2668</a></span><span class="preprocessor">#define AT91C_ID_21_Reserved    ( ( unsigned int ) 21 ) </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02669" name="l02669"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a267061f5f28a0c3163622d6055dc22a8"> 2669</a></span><span class="preprocessor">#define AT91C_ID_22_Reserved    ( ( unsigned int ) 22 ) </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02670" name="l02670"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aca42ce85d90a04e674e5c1d95e5c926d"> 2670</a></span><span class="preprocessor">#define AT91C_ID_23_Reserved    ( ( unsigned int ) 23 ) </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02671" name="l02671"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1a3f3a497fcebbbb0ca7e760d4182a25"> 2671</a></span><span class="preprocessor">#define AT91C_ID_24_Reserved    ( ( unsigned int ) 24 ) </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02672" name="l02672"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a750de9c822c42fbedb95f5aaf4e12491"> 2672</a></span><span class="preprocessor">#define AT91C_ID_25_Reserved    ( ( unsigned int ) 25 ) </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02673" name="l02673"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#acfcdb29887f9345c78b69d7b42262299"> 2673</a></span><span class="preprocessor">#define AT91C_ID_26_Reserved    ( ( unsigned int ) 26 ) </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02674" name="l02674"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a6c877dedb1be3feff7ab2c8e20fa7066"> 2674</a></span><span class="preprocessor">#define AT91C_ID_27_Reserved    ( ( unsigned int ) 27 ) </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02675" name="l02675"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a23270efd613eed668e86aff2eeca1b05"> 2675</a></span><span class="preprocessor">#define AT91C_ID_28_Reserved    ( ( unsigned int ) 28 ) </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02676" name="l02676"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a29a591331bb374e65d7964ceb03dcf1b"> 2676</a></span><span class="preprocessor">#define AT91C_ID_29_Reserved    ( ( unsigned int ) 29 ) </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02677" name="l02677"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a4a65d0aa928d22f16f3fc40b481c4b87"> 2677</a></span><span class="preprocessor">#define AT91C_ID_IRQ0           ( ( unsigned int ) 30 ) </span><span class="comment">/* Advanced Interrupt Controller (IRQ0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02678" name="l02678"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9cabc2ca62358f58d11e0887f9c18fd9"> 2678</a></span><span class="preprocessor">#define AT91C_ID_IRQ1           ( ( unsigned int ) 31 ) </span><span class="comment">/* Advanced Interrupt Controller (IRQ1) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02679" name="l02679"></a><span class="lineno"> 2679</span> </div>
<div class="line"><a id="l02680" name="l02680"></a><span class="lineno"> 2680</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l02681" name="l02681"></a><span class="lineno"> 2681</span><span class="comment">/*               BASE ADDRESS DEFINITIONS FOR AT91SAM7X256 */</span></div>
<div class="line"><a id="l02682" name="l02682"></a><span class="lineno"> 2682</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l02683" name="l02683"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a55de519422f9459af2c877d53c11e28f"> 2683</a></span><span class="preprocessor">#define AT91C_BASE_SYS         ( ( AT91PS_SYS ) 0xFFFFF000 )     </span><span class="comment">/* (SYS) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02684" name="l02684"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae353aca328b3d22ff19e9086c99e77d7"> 2684</a></span><span class="preprocessor">#define AT91C_BASE_AIC         ( ( AT91PS_AIC ) 0xFFFFF000 )     </span><span class="comment">/* (AIC) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02685" name="l02685"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad583a3c0f21caa3eb742bf21a5230e76"> 2685</a></span><span class="preprocessor">#define AT91C_BASE_PDC_DBGU    ( ( AT91PS_PDC ) 0xFFFFF300 )     </span><span class="comment">/* (PDC_DBGU) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02686" name="l02686"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a32fc454872b1c641d8fed6f014f7ba1e"> 2686</a></span><span class="preprocessor">#define AT91C_BASE_DBGU        ( ( AT91PS_DBGU ) 0xFFFFF200 )    </span><span class="comment">/* (DBGU) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02687" name="l02687"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#afd59d3e413ad4a05804ead0fd6c48622"> 2687</a></span><span class="preprocessor">#define AT91C_BASE_PIOA        ( ( AT91PS_PIO ) 0xFFFFF400 )     </span><span class="comment">/* (PIOA) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02688" name="l02688"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#af3c98853ce6152d3a5928295c9e3cd6a"> 2688</a></span><span class="preprocessor">#define AT91C_BASE_PIOB        ( ( AT91PS_PIO ) 0xFFFFF600 )     </span><span class="comment">/* (PIOB) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02689" name="l02689"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a10dce3ba9279316fe6d2320af5880040"> 2689</a></span><span class="preprocessor">#define AT91C_BASE_CKGR        ( ( AT91PS_CKGR ) 0xFFFFFC20 )    </span><span class="comment">/* (CKGR) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02690" name="l02690"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a88f638978d677a52e3bad3966caa40ab"> 2690</a></span><span class="preprocessor">#define AT91C_BASE_PMC         ( ( AT91PS_PMC ) 0xFFFFFC00 )     </span><span class="comment">/* (PMC) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02691" name="l02691"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1417c31e180c8f542044e6fccb465610"> 2691</a></span><span class="preprocessor">#define AT91C_BASE_RSTC        ( ( AT91PS_RSTC ) 0xFFFFFD00 )    </span><span class="comment">/* (RSTC) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02692" name="l02692"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad91cc891870f10043e5935b8f587f2af"> 2692</a></span><span class="preprocessor">#define AT91C_BASE_RTTC        ( ( AT91PS_RTTC ) 0xFFFFFD20 )    </span><span class="comment">/* (RTTC) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02693" name="l02693"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac0679d8ee5a5c92e6d808bd31e216277"> 2693</a></span><span class="preprocessor">#define AT91C_BASE_PITC        ( ( AT91PS_PITC ) 0xFFFFFD30 )    </span><span class="comment">/* (PITC) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02694" name="l02694"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aaf6dc0a816031c6ed3ecdc62590c5da4"> 2694</a></span><span class="preprocessor">#define AT91C_BASE_WDTC        ( ( AT91PS_WDTC ) 0xFFFFFD40 )    </span><span class="comment">/* (WDTC) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02695" name="l02695"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab018a4601f6b25a33cac56fd628e6b9b"> 2695</a></span><span class="preprocessor">#define AT91C_BASE_VREG        ( ( AT91PS_VREG ) 0xFFFFFD60 )    </span><span class="comment">/* (VREG) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02696" name="l02696"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a235bf6db2f49947de6fd62d0439d4af9"> 2696</a></span><span class="preprocessor">#define AT91C_BASE_MC          ( ( AT91PS_MC ) 0xFFFFFF00 )      </span><span class="comment">/* (MC) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02697" name="l02697"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa06bc5c4d9203a75e9fd2112716a2684"> 2697</a></span><span class="preprocessor">#define AT91C_BASE_PDC_SPI1    ( ( AT91PS_PDC ) 0xFFFE4100 )     </span><span class="comment">/* (PDC_SPI1) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02698" name="l02698"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ab49c3dde13b488ce08989cae9960fe32"> 2698</a></span><span class="preprocessor">#define AT91C_BASE_SPI1        ( ( AT91PS_SPI ) 0xFFFE4000 )     </span><span class="comment">/* (SPI1) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02699" name="l02699"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9dedf1dca73f2b7ee08ec700668f34a7"> 2699</a></span><span class="preprocessor">#define AT91C_BASE_PDC_SPI0    ( ( AT91PS_PDC ) 0xFFFE0100 )     </span><span class="comment">/* (PDC_SPI0) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02700" name="l02700"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae67865e8bc8329a94450b2593f88df04"> 2700</a></span><span class="preprocessor">#define AT91C_BASE_SPI0        ( ( AT91PS_SPI ) 0xFFFE0000 )     </span><span class="comment">/* (SPI0) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02701" name="l02701"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a689aaee7d35e38c15f0d096850549494"> 2701</a></span><span class="preprocessor">#define AT91C_BASE_PDC_US1     ( ( AT91PS_PDC ) 0xFFFC4100 )     </span><span class="comment">/* (PDC_US1) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02702" name="l02702"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ace9a2e5287fcacab6f3050f66b382eae"> 2702</a></span><span class="preprocessor">#define AT91C_BASE_US1         ( ( AT91PS_USART ) 0xFFFC4000 )   </span><span class="comment">/* (US1) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02703" name="l02703"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae1d89d92d26566a0593501750dd45690"> 2703</a></span><span class="preprocessor">#define AT91C_BASE_PDC_US0     ( ( AT91PS_PDC ) 0xFFFC0100 )     </span><span class="comment">/* (PDC_US0) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02704" name="l02704"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9059088da859f9cedaa5cee3cc0ff6cf"> 2704</a></span><span class="preprocessor">#define AT91C_BASE_US0         ( ( AT91PS_USART ) 0xFFFC0000 )   </span><span class="comment">/* (US0) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02705" name="l02705"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a6b352bd9e050f30440d75b3b7c92696a"> 2705</a></span><span class="preprocessor">#define AT91C_BASE_PDC_SSC     ( ( AT91PS_PDC ) 0xFFFD4100 )     </span><span class="comment">/* (PDC_SSC) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02706" name="l02706"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a7cfef3966881ac79efe0a889a18f0e0a"> 2706</a></span><span class="preprocessor">#define AT91C_BASE_SSC         ( ( AT91PS_SSC ) 0xFFFD4000 )     </span><span class="comment">/* (SSC) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02707" name="l02707"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#acec2e14822c165bf9c2fb5e91e1652ca"> 2707</a></span><span class="preprocessor">#define AT91C_BASE_TWI         ( ( AT91PS_TWI ) 0xFFFB8000 )     </span><span class="comment">/* (TWI) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02708" name="l02708"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aac63200f2a1e7bb0992ab1acd3bcf75e"> 2708</a></span><span class="preprocessor">#define AT91C_BASE_PWMC_CH3    ( ( AT91PS_PWMC_CH ) 0xFFFCC260 ) </span><span class="comment">/* (PWMC_CH3) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02709" name="l02709"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a95a11e0109fe908e382c77b4dbd4b886"> 2709</a></span><span class="preprocessor">#define AT91C_BASE_PWMC_CH2    ( ( AT91PS_PWMC_CH ) 0xFFFCC240 ) </span><span class="comment">/* (PWMC_CH2) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02710" name="l02710"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a532256b939d55cf8d64421ae895d9f61"> 2710</a></span><span class="preprocessor">#define AT91C_BASE_PWMC_CH1    ( ( AT91PS_PWMC_CH ) 0xFFFCC220 ) </span><span class="comment">/* (PWMC_CH1) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02711" name="l02711"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad327bf8d078e66885418142dcf7ecb69"> 2711</a></span><span class="preprocessor">#define AT91C_BASE_PWMC_CH0    ( ( AT91PS_PWMC_CH ) 0xFFFCC200 ) </span><span class="comment">/* (PWMC_CH0) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02712" name="l02712"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa11003c2d8bcee4dd58e45522edde4a9"> 2712</a></span><span class="preprocessor">#define AT91C_BASE_PWMC        ( ( AT91PS_PWMC ) 0xFFFCC000 )    </span><span class="comment">/* (PWMC) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02713" name="l02713"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac9f3ffaccf5b51517ab51c004fc9643c"> 2713</a></span><span class="preprocessor">#define AT91C_BASE_UDP         ( ( AT91PS_UDP ) 0xFFFB0000 )     </span><span class="comment">/* (UDP) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02714" name="l02714"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac5f6642a35bcb83fbe8cf358511ba895"> 2714</a></span><span class="preprocessor">#define AT91C_BASE_TC0         ( ( AT91PS_TC ) 0xFFFA0000 )      </span><span class="comment">/* (TC0) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02715" name="l02715"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a5ecf7114cc5c9f9d559792f92dd584ca"> 2715</a></span><span class="preprocessor">#define AT91C_BASE_TC1         ( ( AT91PS_TC ) 0xFFFA0040 )      </span><span class="comment">/* (TC1) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02716" name="l02716"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a0bd9ed3557b04fd390eb27f66c6e8ead"> 2716</a></span><span class="preprocessor">#define AT91C_BASE_TC2         ( ( AT91PS_TC ) 0xFFFA0080 )      </span><span class="comment">/* (TC2) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02717" name="l02717"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aaf7850d86742be51cc4bf623488a92af"> 2717</a></span><span class="preprocessor">#define AT91C_BASE_TCB         ( ( AT91PS_TCB ) 0xFFFA0000 )     </span><span class="comment">/* (TCB) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02718" name="l02718"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a0f1c5051a6adb66e604c19023bcd61a7"> 2718</a></span><span class="preprocessor">#define AT91C_BASE_CAN_MB0     ( ( AT91PS_CAN_MB ) 0xFFFD0200 )  </span><span class="comment">/* (CAN_MB0) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02719" name="l02719"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac778901b748a01e773028f112ecea916"> 2719</a></span><span class="preprocessor">#define AT91C_BASE_CAN_MB1     ( ( AT91PS_CAN_MB ) 0xFFFD0220 )  </span><span class="comment">/* (CAN_MB1) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02720" name="l02720"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ac98b19471a80439007ee302479cd0d9f"> 2720</a></span><span class="preprocessor">#define AT91C_BASE_CAN_MB2     ( ( AT91PS_CAN_MB ) 0xFFFD0240 )  </span><span class="comment">/* (CAN_MB2) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02721" name="l02721"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa529d6150786005c8b3a18135a31bc49"> 2721</a></span><span class="preprocessor">#define AT91C_BASE_CAN_MB3     ( ( AT91PS_CAN_MB ) 0xFFFD0260 )  </span><span class="comment">/* (CAN_MB3) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02722" name="l02722"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a7b535e8af51ab3567637a48ef3b90902"> 2722</a></span><span class="preprocessor">#define AT91C_BASE_CAN_MB4     ( ( AT91PS_CAN_MB ) 0xFFFD0280 )  </span><span class="comment">/* (CAN_MB4) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02723" name="l02723"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#acb68b2635e43b4e639ed9a6acce922a8"> 2723</a></span><span class="preprocessor">#define AT91C_BASE_CAN_MB5     ( ( AT91PS_CAN_MB ) 0xFFFD02A0 )  </span><span class="comment">/* (CAN_MB5) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02724" name="l02724"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a1d5cbe99f6c3f26f59d2bbfb20491d04"> 2724</a></span><span class="preprocessor">#define AT91C_BASE_CAN_MB6     ( ( AT91PS_CAN_MB ) 0xFFFD02C0 )  </span><span class="comment">/* (CAN_MB6) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02725" name="l02725"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a030c91aa6b91ee2a5e7bf76868fa9a1c"> 2725</a></span><span class="preprocessor">#define AT91C_BASE_CAN_MB7     ( ( AT91PS_CAN_MB ) 0xFFFD02E0 )  </span><span class="comment">/* (CAN_MB7) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02726" name="l02726"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aade3111409454d7403119510969714d4"> 2726</a></span><span class="preprocessor">#define AT91C_BASE_CAN         ( ( AT91PS_CAN ) 0xFFFD0000 )     </span><span class="comment">/* (CAN) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02727" name="l02727"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#aa7653a12a00346c470d5dcea6641a546"> 2727</a></span><span class="preprocessor">#define AT91C_BASE_EMAC        ( ( AT91PS_EMAC ) 0xFFFDC000 )    </span><span class="comment">/* (EMAC) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02728" name="l02728"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ad99b4bec9100b0faee5c2ec4c5816010"> 2728</a></span><span class="preprocessor">#define AT91C_BASE_PDC_ADC     ( ( AT91PS_PDC ) 0xFFFD8100 )     </span><span class="comment">/* (PDC_ADC) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02729" name="l02729"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a9adbfb8048d73603846d6fb348a64ace"> 2729</a></span><span class="preprocessor">#define AT91C_BASE_ADC         ( ( AT91PS_ADC ) 0xFFFD8000 )     </span><span class="comment">/* (ADC) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02730" name="l02730"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a6065d8120e661abf524c345de4f36317"> 2730</a></span><span class="preprocessor">#define AT91C_BASE_PDC_AES     ( ( AT91PS_PDC ) 0xFFFA4100 )     </span><span class="comment">/* (PDC_AES) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02731" name="l02731"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae6e8321a1df42ce4c3249d02a614bbc4"> 2731</a></span><span class="preprocessor">#define AT91C_BASE_AES         ( ( AT91PS_AES ) 0xFFFA4000 )     </span><span class="comment">/* (AES) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02732" name="l02732"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#ae572263113021341302e6ec48e399855"> 2732</a></span><span class="preprocessor">#define AT91C_BASE_PDC_TDES    ( ( AT91PS_PDC ) 0xFFFA8100 )     </span><span class="comment">/* (PDC_TDES) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02733" name="l02733"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a8c568043f3c17207831e54a6af6e20ce"> 2733</a></span><span class="preprocessor">#define AT91C_BASE_TDES        ( ( AT91PS_TDES ) 0xFFFA8000 )    </span><span class="comment">/* (TDES) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02734" name="l02734"></a><span class="lineno"> 2734</span> </div>
<div class="line"><a id="l02735" name="l02735"></a><span class="lineno"> 2735</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l02736" name="l02736"></a><span class="lineno"> 2736</span><span class="comment">/*               MEMORY MAPPING DEFINITIONS FOR AT91SAM7X256 */</span></div>
<div class="line"><a id="l02737" name="l02737"></a><span class="lineno"> 2737</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l02738" name="l02738"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a03e412c1f537b06c9cf737703442dde4"> 2738</a></span><span class="preprocessor">#define AT91C_ISRAM          ( ( char * ) 0x00200000 )       </span><span class="comment">/* Internal SRAM base address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02739" name="l02739"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a2ff3e67e4ded320c0ce9316d4f55c1ad"> 2739</a></span><span class="preprocessor">#define AT91C_ISRAM_SIZE     ( ( unsigned int ) 0x00010000 ) </span><span class="comment">/* Internal SRAM size in byte (64 Kbyte) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02740" name="l02740"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a7715d6de3269c66590f7c1d8dba0003d"> 2740</a></span><span class="preprocessor">#define AT91C_IFLASH         ( ( char * ) 0x00100000 )       </span><span class="comment">/* Internal ROM base address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02741" name="l02741"></a><span class="lineno"><a class="line" href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html#a96ee4d4fa7d006adb1d0c2082765e5f7"> 2741</a></span><span class="preprocessor">#define AT91C_IFLASH_SIZE    ( ( unsigned int ) 0x00040000 ) </span><span class="comment">/* Internal ROM size in byte (256 Kbyte) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02742" name="l02742"></a><span class="lineno"> 2742</span> </div>
<div class="line"><a id="l02743" name="l02743"></a><span class="lineno"> 2743</span><span class="preprocessor">#endif </span><span class="comment">/* ifndef AT91SAM7X256_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a006a5374eeaa2ed9b9aa4b1119f21fad"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a006a5374eeaa2ed9b9aa4b1119f21fad">US_RNPR</a></div><div class="ttdeci">#define US_RNPR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00859">AT91SAM7S64_inc.h:859</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a014caab2c2b72dc9bd385986a1f1af93"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a014caab2c2b72dc9bd385986a1f1af93">PIO_IER</a></div><div class="ttdeci">#define PIO_IER</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00281">AT91SAM7S64_inc.h:281</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a024ae4e98b19b687a02572c529686386"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a024ae4e98b19b687a02572c529686386">ADC_CHDR</a></div><div class="ttdeci">#define ADC_CHDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00639">AT91SAM7S64_inc.h:639</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a02b3d1b1a042abb22c9de7bb29298911"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a02b3d1b1a042abb22c9de7bb29298911">TWI_CR</a></div><div class="ttdeci">#define TWI_CR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00932">AT91SAM7S64_inc.h:932</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a0380c0bd7654ecbb4811482ff36384ff"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a0380c0bd7654ecbb4811482ff36384ff">US_RNCR</a></div><div class="ttdeci">#define US_RNCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00860">AT91SAM7S64_inc.h:860</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a03e3ab059098a2b5966552be3dbc90a9"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a03e3ab059098a2b5966552be3dbc90a9">DBGU_MR</a></div><div class="ttdeci">#define DBGU_MR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00183">AT91SAM7S64_inc.h:183</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a04444ac64596752eb8315f48ddcc54c3"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a04444ac64596752eb8315f48ddcc54c3">DBGU_RPR</a></div><div class="ttdeci">#define DBGU_RPR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00194">AT91SAM7S64_inc.h:194</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a06653023ddc4b6bbd5ba51f1c314b592"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a06653023ddc4b6bbd5ba51f1c314b592">TC_IDR</a></div><div class="ttdeci">#define TC_IDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00992">AT91SAM7S64_inc.h:992</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a08afe74b98d59d6e30a205282746e95e"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a08afe74b98d59d6e30a205282746e95e">PIO_CODR</a></div><div class="ttdeci">#define PIO_CODR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00278">AT91SAM7S64_inc.h:278</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a08b4ec1d1eb01b2118748bb85c1d377e"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a08b4ec1d1eb01b2118748bb85c1d377e">PIO_OWSR</a></div><div class="ttdeci">#define PIO_OWSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00296">AT91SAM7S64_inc.h:296</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a08bdefb9668ebaf2a89b38a31df8e365"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a08bdefb9668ebaf2a89b38a31df8e365">ADC_RPR</a></div><div class="ttdeci">#define ADC_RPR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00654">AT91SAM7S64_inc.h:654</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a09c8287d3dca32acd1de9c0b879f63a1"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a09c8287d3dca32acd1de9c0b879f63a1">DBGU_IDR</a></div><div class="ttdeci">#define DBGU_IDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00185">AT91SAM7S64_inc.h:185</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a0a75ddbc59c2640a4534b0e4966eb422"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a0a75ddbc59c2640a4534b0e4966eb422">TCB_BMR</a></div><div class="ttdeci">#define TCB_BMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01116">AT91SAM7S64_inc.h:1116</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a0ccf71445d758d9b64da81a070ff7f21"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a0ccf71445d758d9b64da81a070ff7f21">DBGU_TNPR</a></div><div class="ttdeci">#define DBGU_TNPR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00200">AT91SAM7S64_inc.h:200</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a0e94c0c067c3b035524a4f084a2d6367"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a0e94c0c067c3b035524a4f084a2d6367">TCB_BCR</a></div><div class="ttdeci">#define TCB_BCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01115">AT91SAM7S64_inc.h:1115</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a0f69cf550a56da11e972b20e36271aca"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a0f69cf550a56da11e972b20e36271aca">US_CSR</a></div><div class="ttdeci">#define US_CSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00845">AT91SAM7S64_inc.h:845</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a0ff860dc31adc203e664795e11716e6d"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a0ff860dc31adc203e664795e11716e6d">ADC_CDR7</a></div><div class="ttdeci">#define ADC_CDR7</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00653">AT91SAM7S64_inc.h:653</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a10ec126222ab67b1b0d4d45a12bfce86"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a10ec126222ab67b1b0d4d45a12bfce86">TWI_RHR</a></div><div class="ttdeci">#define TWI_RHR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00941">AT91SAM7S64_inc.h:941</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a144b98c793817e9d3a492a08781e174a"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a144b98c793817e9d3a492a08781e174a">PDC_TCR</a></div><div class="ttdeci">#define PDC_TCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00250">AT91SAM7S64_inc.h:250</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a1579c941b9446dc5a91756e21f46c9df"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a1579c941b9446dc5a91756e21f46c9df">ADC_CHER</a></div><div class="ttdeci">#define ADC_CHER</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00638">AT91SAM7S64_inc.h:638</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a17654b41c5f9f88c153bad07eaaf9afc"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a17654b41c5f9f88c153bad07eaaf9afc">PMC_PCER</a></div><div class="ttdeci">#define PMC_PCER</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00335">AT91SAM7S64_inc.h:335</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a1995fa785edfc74696def269afe17e5b"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a1995fa785edfc74696def269afe17e5b">UDP_RSTEP</a></div><div class="ttdeci">#define UDP_RSTEP</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01212">AT91SAM7S64_inc.h:1212</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a1a25f44997fe9960b77f5c8c069bf3cc"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a1a25f44997fe9960b77f5c8c069bf3cc">SPI_PTCR</a></div><div class="ttdeci">#define SPI_PTCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00575">AT91SAM7S64_inc.h:575</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a1c7785f1caaeb2fcaee737b65073ca57"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a1c7785f1caaeb2fcaee737b65073ca57">TC_RA</a></div><div class="ttdeci">#define TC_RA</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00987">AT91SAM7S64_inc.h:987</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a1d156ebb06a5d68a18cd3780fdbaabaf"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a1d156ebb06a5d68a18cd3780fdbaabaf">US_IF</a></div><div class="ttdeci">#define US_IF</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00854">AT91SAM7S64_inc.h:854</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a1e167eda2ee18b471b374bcb1a097951"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a1e167eda2ee18b471b374bcb1a097951">US_CR</a></div><div class="ttdeci">#define US_CR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00840">AT91SAM7S64_inc.h:840</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a1e2f1ea8966581e856ad0eda55650a8b"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a1e2f1ea8966581e856ad0eda55650a8b">TC_IMR</a></div><div class="ttdeci">#define TC_IMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00993">AT91SAM7S64_inc.h:993</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a1f6639380d59761cac4f97df90271e9a"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a1f6639380d59761cac4f97df90271e9a">US_TPR</a></div><div class="ttdeci">#define US_TPR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00857">AT91SAM7S64_inc.h:857</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a248f573b7253a81e11388070b46a7f5a"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a248f573b7253a81e11388070b46a7f5a">SPI_IMR</a></div><div class="ttdeci">#define SPI_IMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00565">AT91SAM7S64_inc.h:565</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a24f4a83eefa176061d5d110181ce30d4"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a24f4a83eefa176061d5d110181ce30d4">PITC_PISR</a></div><div class="ttdeci">#define PITC_PISR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00441">AT91SAM7S64_inc.h:441</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a263ada7a907422d8ab5221ef8709a85e"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a263ada7a907422d8ab5221ef8709a85e">PIO_OWER</a></div><div class="ttdeci">#define PIO_OWER</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00294">AT91SAM7S64_inc.h:294</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a26b7c15b3b208fc90b3d65f6d22bcbf1"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a26b7c15b3b208fc90b3d65f6d22bcbf1">SPI_IER</a></div><div class="ttdeci">#define SPI_IER</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00563">AT91SAM7S64_inc.h:563</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a28b6a2f5e80abe2d195bed6d76a6eb03"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a28b6a2f5e80abe2d195bed6d76a6eb03">PIO_ISR</a></div><div class="ttdeci">#define PIO_ISR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00284">AT91SAM7S64_inc.h:284</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a28f1f34c95f45ed67427b9fb3caf176f"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a28f1f34c95f45ed67427b9fb3caf176f">ADC_SR</a></div><div class="ttdeci">#define ADC_SR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00641">AT91SAM7S64_inc.h:641</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a28fec415cbad37e2befaa1b51849e20e"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a28fec415cbad37e2befaa1b51849e20e">PDC_TPR</a></div><div class="ttdeci">#define PDC_TPR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00249">AT91SAM7S64_inc.h:249</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a29d749ac4f1714aef984221b3ddd3830"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a29d749ac4f1714aef984221b3ddd3830">US_TNCR</a></div><div class="ttdeci">#define US_TNCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00862">AT91SAM7S64_inc.h:862</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a2abda30a7a18b86a0c6477929d679883"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a2abda30a7a18b86a0c6477929d679883">UDP_IDR</a></div><div class="ttdeci">#define UDP_IDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01208">AT91SAM7S64_inc.h:1208</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a2b63ab7e8b1f4726fb8a211838d941c0"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a2b63ab7e8b1f4726fb8a211838d941c0">UDP_IER</a></div><div class="ttdeci">#define UDP_IER</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01207">AT91SAM7S64_inc.h:1207</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a2c967f26a206cd809e6fe94cd9db48f9"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a2c967f26a206cd809e6fe94cd9db48f9">PIO_PDSR</a></div><div class="ttdeci">#define PIO_PDSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00280">AT91SAM7S64_inc.h:280</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a2e02987c085b14b430de8a974e73dcf2"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a2e02987c085b14b430de8a974e73dcf2">TCB_TC0</a></div><div class="ttdeci">#define TCB_TC0</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01112">AT91SAM7S64_inc.h:1112</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a2ea651b93de3a0e8226b2a7badc16406"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a2ea651b93de3a0e8226b2a7badc16406">MC_FSR</a></div><div class="ttdeci">#define MC_FSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00486">AT91SAM7S64_inc.h:486</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a30348d55427a5811fe1b61ea4d5f142c"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a30348d55427a5811fe1b61ea4d5f142c">PMC_MCFR</a></div><div class="ttdeci">#define PMC_MCFR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00339">AT91SAM7S64_inc.h:339</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a314a6e99b335233bb6335868cf5ea446"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a314a6e99b335233bb6335868cf5ea446">PMC_MCKR</a></div><div class="ttdeci">#define PMC_MCKR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00341">AT91SAM7S64_inc.h:341</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a33b63e57e286641dc963e5c6e267f52e"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a33b63e57e286641dc963e5c6e267f52e">PMC_MOR</a></div><div class="ttdeci">#define PMC_MOR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00338">AT91SAM7S64_inc.h:338</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a33bc6fc719a983f3cda4a15533225650"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a33bc6fc719a983f3cda4a15533225650">WDTC_WDCR</a></div><div class="ttdeci">#define WDTC_WDCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00459">AT91SAM7S64_inc.h:459</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a340d3b36fc4244bf799b45439e66c995"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a340d3b36fc4244bf799b45439e66c995">SSC_RCMR</a></div><div class="ttdeci">#define SSC_RCMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00741">AT91SAM7S64_inc.h:741</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a34252b62e862054c2f9b7b13d64df1c6"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a34252b62e862054c2f9b7b13d64df1c6">SPI_TDR</a></div><div class="ttdeci">#define SPI_TDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00561">AT91SAM7S64_inc.h:561</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a3541a68d876ed13805b8eebdea37d557"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a3541a68d876ed13805b8eebdea37d557">PWMC_DIS</a></div><div class="ttdeci">#define PWMC_DIS</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01169">AT91SAM7S64_inc.h:1169</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a362479937f85f96a72d3bbbe9aab096c"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a362479937f85f96a72d3bbbe9aab096c">WDTC_WDMR</a></div><div class="ttdeci">#define WDTC_WDMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00460">AT91SAM7S64_inc.h:460</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a368b0ef7321235e9316078e4b725fa63"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a368b0ef7321235e9316078e4b725fa63">SSC_TCR</a></div><div class="ttdeci">#define SSC_TCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00758">AT91SAM7S64_inc.h:758</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a36f3eaa4231551e9ac9f722c67e8e60a"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a36f3eaa4231551e9ac9f722c67e8e60a">PWMC_Reserved</a></div><div class="ttdeci">#define PWMC_Reserved</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01145">AT91SAM7S64_inc.h:1145</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a3ad338103b89eae5a7ad6eb49c879cac"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a3ad338103b89eae5a7ad6eb49c879cac">PWMC_CDTYR</a></div><div class="ttdeci">#define PWMC_CDTYR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01141">AT91SAM7S64_inc.h:1141</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a3b24e0af67309bddaf69254fc506d5b3"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a3b24e0af67309bddaf69254fc506d5b3">TWI_IDR</a></div><div class="ttdeci">#define TWI_IDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00939">AT91SAM7S64_inc.h:939</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a3d82abd19ec83649cdda24829d114cbe"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a3d82abd19ec83649cdda24829d114cbe">ADC_CR</a></div><div class="ttdeci">#define ADC_CR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00636">AT91SAM7S64_inc.h:636</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a3ecc73f7a1477b6815f7f7937eebaefc"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a3ecc73f7a1477b6815f7f7937eebaefc">SPI_CR</a></div><div class="ttdeci">#define SPI_CR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00558">AT91SAM7S64_inc.h:558</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a3ee6649e3943ba66a740c5210e81c40a"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a3ee6649e3943ba66a740c5210e81c40a">SSC_TCMR</a></div><div class="ttdeci">#define SSC_TCMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00743">AT91SAM7S64_inc.h:743</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a3fb128790d1d6b4e9be45f80e8b201e7"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a3fb128790d1d6b4e9be45f80e8b201e7">SSC_RFMR</a></div><div class="ttdeci">#define SSC_RFMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00742">AT91SAM7S64_inc.h:742</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a41ec241fd319fafc815be1fa76aedae7"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a41ec241fd319fafc815be1fa76aedae7">SPI_RDR</a></div><div class="ttdeci">#define SPI_RDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00560">AT91SAM7S64_inc.h:560</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a4427bc86b9c7afed97310c78a6f0fb35"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a4427bc86b9c7afed97310c78a6f0fb35">PWMC_IER</a></div><div class="ttdeci">#define PWMC_IER</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01171">AT91SAM7S64_inc.h:1171</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a44a7cc9d68ea2523442ec9f4858d7c98"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a44a7cc9d68ea2523442ec9f4858d7c98">SPI_RNPR</a></div><div class="ttdeci">#define SPI_RNPR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00571">AT91SAM7S64_inc.h:571</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a45d6947370fcecf22eebd9a8995d3ae2"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a45d6947370fcecf22eebd9a8995d3ae2">PMC_PLLR</a></div><div class="ttdeci">#define PMC_PLLR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00340">AT91SAM7S64_inc.h:340</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a4681441f3dca8575f8d989cc4b34154d"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a4681441f3dca8575f8d989cc4b34154d">SSC_TPR</a></div><div class="ttdeci">#define SSC_TPR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00757">AT91SAM7S64_inc.h:757</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a475d96e9865411e21d337f1dfd56b059"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a475d96e9865411e21d337f1dfd56b059">SSC_RHR</a></div><div class="ttdeci">#define SSC_RHR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00745">AT91SAM7S64_inc.h:745</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a48081c1fa5413fd00f11f627fc97eb64"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a48081c1fa5413fd00f11f627fc97eb64">SSC_TSHR</a></div><div class="ttdeci">#define SSC_TSHR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00748">AT91SAM7S64_inc.h:748</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a4b03a7b68ca09ea527c41c27eb79b885"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a4b03a7b68ca09ea527c41c27eb79b885">TWI_THR</a></div><div class="ttdeci">#define TWI_THR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00942">AT91SAM7S64_inc.h:942</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a4c2d24c6c42778ac54cffb0b264c641f"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a4c2d24c6c42778ac54cffb0b264c641f">PMC_IER</a></div><div class="ttdeci">#define PMC_IER</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00343">AT91SAM7S64_inc.h:343</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a4c6bc543f491bba2e3d2e75b2a7d9cc9"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a4c6bc543f491bba2e3d2e75b2a7d9cc9">PIO_BSR</a></div><div class="ttdeci">#define PIO_BSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00292">AT91SAM7S64_inc.h:292</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a4db133002486d95fe3dc4bc9fe329b00"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a4db133002486d95fe3dc4bc9fe329b00">DBGU_IER</a></div><div class="ttdeci">#define DBGU_IER</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00184">AT91SAM7S64_inc.h:184</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a50ee7be1c294149e956c1e4b3fd24943"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a50ee7be1c294149e956c1e4b3fd24943">DBGU_PTCR</a></div><div class="ttdeci">#define DBGU_PTCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00202">AT91SAM7S64_inc.h:202</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a5108aba8763474241e398c6f3a18e18d"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a5108aba8763474241e398c6f3a18e18d">DBGU_RHR</a></div><div class="ttdeci">#define DBGU_RHR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00188">AT91SAM7S64_inc.h:188</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a51622153ab12def47cee4fec1481c907"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a51622153ab12def47cee4fec1481c907">UDP_NUM</a></div><div class="ttdeci">#define UDP_NUM</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01204">AT91SAM7S64_inc.h:1204</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a517899d1d05e9c475358e6d40d41e08f"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a517899d1d05e9c475358e6d40d41e08f">UDP_FDR</a></div><div class="ttdeci">#define UDP_FDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01214">AT91SAM7S64_inc.h:1214</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a52592f8077f321361452d452d2723b02"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a52592f8077f321361452d452d2723b02">UDP_FADDR</a></div><div class="ttdeci">#define UDP_FADDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01206">AT91SAM7S64_inc.h:1206</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a52661d47da252fca8ab4b4d74d81b2e1"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a52661d47da252fca8ab4b4d74d81b2e1">PIO_PDR</a></div><div class="ttdeci">#define PIO_PDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00269">AT91SAM7S64_inc.h:269</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a539df5650ff76a507d0ac14dcddf2509"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a539df5650ff76a507d0ac14dcddf2509">ADC_LCDR</a></div><div class="ttdeci">#define ADC_LCDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00642">AT91SAM7S64_inc.h:642</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a54c5ece60eafc031238f8fc9dc4a7d5e"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a54c5ece60eafc031238f8fc9dc4a7d5e">US_THR</a></div><div class="ttdeci">#define US_THR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00847">AT91SAM7S64_inc.h:847</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a56e71c1eef6133561636a2dad91b5121"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a56e71c1eef6133561636a2dad91b5121">MC_FMR</a></div><div class="ttdeci">#define MC_FMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00484">AT91SAM7S64_inc.h:484</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a57d0f880bae7b079a744e81117e38fba"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a57d0f880bae7b079a744e81117e38fba">PIO_IFDR</a></div><div class="ttdeci">#define PIO_IFDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00275">AT91SAM7S64_inc.h:275</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a591f252a22d153ccbaacd94b5b01a012"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a591f252a22d153ccbaacd94b5b01a012">US_TTGR</a></div><div class="ttdeci">#define US_TTGR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00850">AT91SAM7S64_inc.h:850</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a59741d665166a51370dad4f6bc48431c"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a59741d665166a51370dad4f6bc48431c">PMC_IMR</a></div><div class="ttdeci">#define PMC_IMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00346">AT91SAM7S64_inc.h:346</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a5b7924dc9e966ba40b43d3324227c60e"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a5b7924dc9e966ba40b43d3324227c60e">ADC_TNPR</a></div><div class="ttdeci">#define ADC_TNPR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00660">AT91SAM7S64_inc.h:660</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a5bb50140d2cc55fe6f4fc1585535d2f4"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a5bb50140d2cc55fe6f4fc1585535d2f4">TCB_TC2</a></div><div class="ttdeci">#define TCB_TC2</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01114">AT91SAM7S64_inc.h:1114</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a5c51880f2cfda70338156a555eed1e16"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a5c51880f2cfda70338156a555eed1e16">SSC_THR</a></div><div class="ttdeci">#define SSC_THR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00746">AT91SAM7S64_inc.h:746</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a5e08fb0736743b6137863d98fcf23e80"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a5e08fb0736743b6137863d98fcf23e80">PIO_OWDR</a></div><div class="ttdeci">#define PIO_OWDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00295">AT91SAM7S64_inc.h:295</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a613322f90ce4686f342e99dfc9777483"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a613322f90ce4686f342e99dfc9777483">UDP_ICR</a></div><div class="ttdeci">#define UDP_ICR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01211">AT91SAM7S64_inc.h:1211</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a626bde48733b96df120da1492cc7f657"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a626bde48733b96df120da1492cc7f657">PIO_OER</a></div><div class="ttdeci">#define PIO_OER</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00271">AT91SAM7S64_inc.h:271</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a628dad2c0cd19a9ead7e62d30d5f0468"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a628dad2c0cd19a9ead7e62d30d5f0468">TWI_IMR</a></div><div class="ttdeci">#define TWI_IMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00940">AT91SAM7S64_inc.h:940</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a631c19db5d36a13277cc8ba4b757e3e3"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a631c19db5d36a13277cc8ba4b757e3e3">SSC_RSHR</a></div><div class="ttdeci">#define SSC_RSHR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00747">AT91SAM7S64_inc.h:747</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a632034948348ad1713e632dc47e1a593"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a632034948348ad1713e632dc47e1a593">PWMC_CMR</a></div><div class="ttdeci">#define PWMC_CMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01140">AT91SAM7S64_inc.h:1140</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a636129fb1fe88fa7626fa5e839a4cd96"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a636129fb1fe88fa7626fa5e839a4cd96">DBGU_CR</a></div><div class="ttdeci">#define DBGU_CR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00182">AT91SAM7S64_inc.h:182</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a636b8190672468cb1f58afb213ac8302"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a636b8190672468cb1f58afb213ac8302">ADC_RNPR</a></div><div class="ttdeci">#define ADC_RNPR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00658">AT91SAM7S64_inc.h:658</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a63bd8e8d0aa110debdab10aa03370600"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a63bd8e8d0aa110debdab10aa03370600">SSC_RCR</a></div><div class="ttdeci">#define SSC_RCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00756">AT91SAM7S64_inc.h:756</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a63d15c1009ac8ec1089b8682f00c9388"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a63d15c1009ac8ec1089b8682f00c9388">DBGU_CSR</a></div><div class="ttdeci">#define DBGU_CSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00187">AT91SAM7S64_inc.h:187</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a64855396677fb870d2804747d1183ec9"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a64855396677fb870d2804747d1183ec9">SPI_TPR</a></div><div class="ttdeci">#define SPI_TPR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00569">AT91SAM7S64_inc.h:569</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a64e1ac401d8c72abc1b6a0eb6727f7cb"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a64e1ac401d8c72abc1b6a0eb6727f7cb">ADC_RCR</a></div><div class="ttdeci">#define ADC_RCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00655">AT91SAM7S64_inc.h:655</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a65c5b32727f286fc04eff758d2d0a08b"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a65c5b32727f286fc04eff758d2d0a08b">RSTC_RSR</a></div><div class="ttdeci">#define RSTC_RSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00390">AT91SAM7S64_inc.h:390</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a65ca0abbd25c197e0fe32e3e6c6b27a6"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a65ca0abbd25c197e0fe32e3e6c6b27a6">DBGU_TCR</a></div><div class="ttdeci">#define DBGU_TCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00197">AT91SAM7S64_inc.h:197</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a65eef9c52ae8e17ad24d08d201fc23b9"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a65eef9c52ae8e17ad24d08d201fc23b9">RSTC_RCR</a></div><div class="ttdeci">#define RSTC_RCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00389">AT91SAM7S64_inc.h:389</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a6883dfca9ed613d467b440fc8570f67e"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a6883dfca9ed613d467b440fc8570f67e">PIO_PPUSR</a></div><div class="ttdeci">#define PIO_PPUSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00290">AT91SAM7S64_inc.h:290</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a68bfc3402ba2db05d42f9daceeb6c1c1"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a68bfc3402ba2db05d42f9daceeb6c1c1">PMC_PCDR</a></div><div class="ttdeci">#define PMC_PCDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00336">AT91SAM7S64_inc.h:336</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a68d12f97ad0859499bb78abf865af626"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a68d12f97ad0859499bb78abf865af626">US_RPR</a></div><div class="ttdeci">#define US_RPR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00855">AT91SAM7S64_inc.h:855</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a68ec2d3d6b3c51270590bd0f13ccaa90"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a68ec2d3d6b3c51270590bd0f13ccaa90">ADC_IDR</a></div><div class="ttdeci">#define ADC_IDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00644">AT91SAM7S64_inc.h:644</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a6974d951c95a5610bfc9448bcc5811fa"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a6974d951c95a5610bfc9448bcc5811fa">ADC_CDR2</a></div><div class="ttdeci">#define ADC_CDR2</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00648">AT91SAM7S64_inc.h:648</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a6b35412af5fff64f33854c88d45a3b4e"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a6b35412af5fff64f33854c88d45a3b4e">ADC_CHSR</a></div><div class="ttdeci">#define ADC_CHSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00640">AT91SAM7S64_inc.h:640</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a6b93450dd7362357ec0043f85c9cc56c"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a6b93450dd7362357ec0043f85c9cc56c">SSC_IMR</a></div><div class="ttdeci">#define SSC_IMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00754">AT91SAM7S64_inc.h:754</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a6be578d9a575af0311404de3730fcf96"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a6be578d9a575af0311404de3730fcf96">ADC_TCR</a></div><div class="ttdeci">#define ADC_TCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00657">AT91SAM7S64_inc.h:657</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a6f1c3a5948df39dd5472e3f5aca32fea"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a6f1c3a5948df39dd5472e3f5aca32fea">PIO_PER</a></div><div class="ttdeci">#define PIO_PER</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00268">AT91SAM7S64_inc.h:268</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a6f92e9b05ffef324bea116d815c74f6c"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a6f92e9b05ffef324bea116d815c74f6c">US_TCR</a></div><div class="ttdeci">#define US_TCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00858">AT91SAM7S64_inc.h:858</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a7028938d7e75a5c678c434eb818dbbad"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a7028938d7e75a5c678c434eb818dbbad">PWMC_IDR</a></div><div class="ttdeci">#define PWMC_IDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01172">AT91SAM7S64_inc.h:1172</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a70d36d980f37d82af6c279119076ca73"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a70d36d980f37d82af6c279119076ca73">SSC_PTCR</a></div><div class="ttdeci">#define SSC_PTCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00763">AT91SAM7S64_inc.h:763</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a713bcfabe6192dee6831a01fe985ac1e"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a713bcfabe6192dee6831a01fe985ac1e">RSTC_RMR</a></div><div class="ttdeci">#define RSTC_RMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00391">AT91SAM7S64_inc.h:391</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a71d406d34e805c71199f5c52834c7653"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a71d406d34e805c71199f5c52834c7653">TC_CCR</a></div><div class="ttdeci">#define TC_CCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00984">AT91SAM7S64_inc.h:984</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a7294d16f4b419badc0e85065cbb35aee"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a7294d16f4b419badc0e85065cbb35aee">DBGU_BRGR</a></div><div class="ttdeci">#define DBGU_BRGR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00190">AT91SAM7S64_inc.h:190</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a72b837f4a2dfe540e16e049c3a20155f"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a72b837f4a2dfe540e16e049c3a20155f">PMC_SCSR</a></div><div class="ttdeci">#define PMC_SCSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00334">AT91SAM7S64_inc.h:334</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a743e65c6c68770b8bf204e7c75732d54"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a743e65c6c68770b8bf204e7c75732d54">PWMC_CCNTR</a></div><div class="ttdeci">#define PWMC_CCNTR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01143">AT91SAM7S64_inc.h:1143</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a74bfffc609537ca3798a0caeed1e2190"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a74bfffc609537ca3798a0caeed1e2190">PDC_RNCR</a></div><div class="ttdeci">#define PDC_RNCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00252">AT91SAM7S64_inc.h:252</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a78f7329128dad941d291504486f81f6b"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a78f7329128dad941d291504486f81f6b">PDC_PTSR</a></div><div class="ttdeci">#define PDC_PTSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00256">AT91SAM7S64_inc.h:256</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a7a96f96a94b8ecfbb3581ac5b9c4aa63"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a7a96f96a94b8ecfbb3581ac5b9c4aa63">ADC_PTCR</a></div><div class="ttdeci">#define ADC_PTCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00662">AT91SAM7S64_inc.h:662</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a7b31ac1f3659c1f785cec238630147f3"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a7b31ac1f3659c1f785cec238630147f3">PDC_RPR</a></div><div class="ttdeci">#define PDC_RPR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00247">AT91SAM7S64_inc.h:247</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a7bbbd577e073a0765a21a6951068ffa1"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a7bbbd577e073a0765a21a6951068ffa1">PWMC_ISR</a></div><div class="ttdeci">#define PWMC_ISR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01174">AT91SAM7S64_inc.h:1174</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a7d701fb72ab2c25c45b48879c92341d8"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a7d701fb72ab2c25c45b48879c92341d8">SPI_RPR</a></div><div class="ttdeci">#define SPI_RPR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00567">AT91SAM7S64_inc.h:567</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a7dfdbdb8d6805210a076a9c64cae28c6"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a7dfdbdb8d6805210a076a9c64cae28c6">SSC_RNPR</a></div><div class="ttdeci">#define SSC_RNPR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00759">AT91SAM7S64_inc.h:759</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a7e9f7a3dc2cf529348f2295ad21b3025"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a7e9f7a3dc2cf529348f2295ad21b3025">MC_RCR</a></div><div class="ttdeci">#define MC_RCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00481">AT91SAM7S64_inc.h:481</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a806d975a853e23c7a1f218e92c4b1866"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a806d975a853e23c7a1f218e92c4b1866">PDC_TNPR</a></div><div class="ttdeci">#define PDC_TNPR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00253">AT91SAM7S64_inc.h:253</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a808b994115af005bf8529aae4cc4b3fd"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a808b994115af005bf8529aae4cc4b3fd">SSC_IDR</a></div><div class="ttdeci">#define SSC_IDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00753">AT91SAM7S64_inc.h:753</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a81c913378839f7a0f1f081cbbba60a31"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a81c913378839f7a0f1f081cbbba60a31">TC_CV</a></div><div class="ttdeci">#define TC_CV</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00986">AT91SAM7S64_inc.h:986</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a8302e9db580d9eb22f9c5a302b4518db"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a8302e9db580d9eb22f9c5a302b4518db">ADC_PTSR</a></div><div class="ttdeci">#define ADC_PTSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00663">AT91SAM7S64_inc.h:663</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a8333a0d563246b070743867d7ee973be"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a8333a0d563246b070743867d7ee973be">SSC_CR</a></div><div class="ttdeci">#define SSC_CR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00739">AT91SAM7S64_inc.h:739</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a847fb63add5080e605cedeb4c54f4e50"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a847fb63add5080e605cedeb4c54f4e50">WDTC_WDSR</a></div><div class="ttdeci">#define WDTC_WDSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00461">AT91SAM7S64_inc.h:461</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a84a51fcb532802be27b13e84aaed4427"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a84a51fcb532802be27b13e84aaed4427">SPI_RNCR</a></div><div class="ttdeci">#define SPI_RNCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00572">AT91SAM7S64_inc.h:572</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a85dcb00220e4adeb7b6997106505410a"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a85dcb00220e4adeb7b6997106505410a">DBGU_RNPR</a></div><div class="ttdeci">#define DBGU_RNPR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00198">AT91SAM7S64_inc.h:198</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a8600c52bc41bbc70d2822cac80ae3b44"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a8600c52bc41bbc70d2822cac80ae3b44">SPI_TNCR</a></div><div class="ttdeci">#define SPI_TNCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00574">AT91SAM7S64_inc.h:574</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a875c9590c133ab1ad39e229e84a65329"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a875c9590c133ab1ad39e229e84a65329">ADC_MR</a></div><div class="ttdeci">#define ADC_MR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00637">AT91SAM7S64_inc.h:637</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a87a64ea0663c5fee9916973346c7636c"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a87a64ea0663c5fee9916973346c7636c">PIO_IMR</a></div><div class="ttdeci">#define PIO_IMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00283">AT91SAM7S64_inc.h:283</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a87bf08880c99cb1e0f829b880601c7f2"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a87bf08880c99cb1e0f829b880601c7f2">RTTC_RTVR</a></div><div class="ttdeci">#define RTTC_RTVR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00421">AT91SAM7S64_inc.h:421</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a87e505f763fc4e3c9f99a3eefbf72712"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a87e505f763fc4e3c9f99a3eefbf72712">ADC_TPR</a></div><div class="ttdeci">#define ADC_TPR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00656">AT91SAM7S64_inc.h:656</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a8892afaa8c312cb0dc2358e801822b70"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a8892afaa8c312cb0dc2358e801822b70">PIO_ASR</a></div><div class="ttdeci">#define PIO_ASR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00291">AT91SAM7S64_inc.h:291</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a899b8039a83770823199dea65fb57b46"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a899b8039a83770823199dea65fb57b46">US_MR</a></div><div class="ttdeci">#define US_MR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00841">AT91SAM7S64_inc.h:841</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a8a6e39176bc0ae64b3a05bd5087e0d6e"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a8a6e39176bc0ae64b3a05bd5087e0d6e">ADC_CDR5</a></div><div class="ttdeci">#define ADC_CDR5</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00651">AT91SAM7S64_inc.h:651</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a8b4dfee7087421aa962366899b560e91"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a8b4dfee7087421aa962366899b560e91">US_IDR</a></div><div class="ttdeci">#define US_IDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00843">AT91SAM7S64_inc.h:843</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a8bead1fd15629dfaa03bcecaed7bd805"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a8bead1fd15629dfaa03bcecaed7bd805">TWI_IADR</a></div><div class="ttdeci">#define TWI_IADR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00935">AT91SAM7S64_inc.h:935</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a8c8fd80acd190953633dcbbae6e55ed0"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a8c8fd80acd190953633dcbbae6e55ed0">PITC_PIVR</a></div><div class="ttdeci">#define PITC_PIVR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00442">AT91SAM7S64_inc.h:442</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a8db28618289fd7cb91d4fd7825d9e55c"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a8db28618289fd7cb91d4fd7825d9e55c">TC_RC</a></div><div class="ttdeci">#define TC_RC</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00989">AT91SAM7S64_inc.h:989</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a90982c515d22a956d8759c330c212b07"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a90982c515d22a956d8759c330c212b07">SSC_RNCR</a></div><div class="ttdeci">#define SSC_RNCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00760">AT91SAM7S64_inc.h:760</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a90a127c193bd864152a396f6b71218ae"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a90a127c193bd864152a396f6b71218ae">SSC_SR</a></div><div class="ttdeci">#define SSC_SR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00751">AT91SAM7S64_inc.h:751</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a91170c22aef8cb6ac75d82e09b7ffc80"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a91170c22aef8cb6ac75d82e09b7ffc80">SPI_IDR</a></div><div class="ttdeci">#define SPI_IDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00564">AT91SAM7S64_inc.h:564</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a9697ac8a6a2782ed74d793df6049914f"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a9697ac8a6a2782ed74d793df6049914f">DBGU_THR</a></div><div class="ttdeci">#define DBGU_THR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00189">AT91SAM7S64_inc.h:189</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a9787d54ed9c35f81a54a6506a4d66707"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a9787d54ed9c35f81a54a6506a4d66707">DBGU_RCR</a></div><div class="ttdeci">#define DBGU_RCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00195">AT91SAM7S64_inc.h:195</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a97ca65c7bdbff0bf5aa96b25f27352c4"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a97ca65c7bdbff0bf5aa96b25f27352c4">PIO_MDDR</a></div><div class="ttdeci">#define PIO_MDDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00286">AT91SAM7S64_inc.h:286</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a988949bd59bf5b18614cba860a19ade5"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a988949bd59bf5b18614cba860a19ade5">TC_SR</a></div><div class="ttdeci">#define TC_SR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00990">AT91SAM7S64_inc.h:990</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a9bcb47fd581c70c3147dba544be8b941"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a9bcb47fd581c70c3147dba544be8b941">ADC_TNCR</a></div><div class="ttdeci">#define ADC_TNCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00661">AT91SAM7S64_inc.h:661</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a9bcfeccf1ff30f0ef923de0ab78aa702"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a9bcfeccf1ff30f0ef923de0ab78aa702">RTTC_RTSR</a></div><div class="ttdeci">#define RTTC_RTSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00422">AT91SAM7S64_inc.h:422</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a9c4ed222ead736e732914168ced7b5ed"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a9c4ed222ead736e732914168ced7b5ed">PWMC_ENA</a></div><div class="ttdeci">#define PWMC_ENA</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01168">AT91SAM7S64_inc.h:1168</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a9c4f7e1ade47bc88ab797dd56d863075"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a9c4f7e1ade47bc88ab797dd56d863075">SSC_IER</a></div><div class="ttdeci">#define SSC_IER</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00752">AT91SAM7S64_inc.h:752</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a9c8203eff9594fbbd303c5e9a1e6160f"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a9c8203eff9594fbbd303c5e9a1e6160f">ADC_CDR0</a></div><div class="ttdeci">#define ADC_CDR0</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00646">AT91SAM7S64_inc.h:646</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a9ca9094c349a63d856deba6ece29b9bf"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a9ca9094c349a63d856deba6ece29b9bf">UDP_ISR</a></div><div class="ttdeci">#define UDP_ISR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01210">AT91SAM7S64_inc.h:1210</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_aa155efed7249b18df530b0b4a3a7415a"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#aa155efed7249b18df530b0b4a3a7415a">PDC_PTCR</a></div><div class="ttdeci">#define PDC_PTCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00255">AT91SAM7S64_inc.h:255</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_aa1b91c9fea1e279fa0365fbfcefd0aa4"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#aa1b91c9fea1e279fa0365fbfcefd0aa4">US_FIDI</a></div><div class="ttdeci">#define US_FIDI</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00851">AT91SAM7S64_inc.h:851</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_aa4807f134f3d0d90daa37f59220f6a83"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#aa4807f134f3d0d90daa37f59220f6a83">PMC_SCDR</a></div><div class="ttdeci">#define PMC_SCDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00333">AT91SAM7S64_inc.h:333</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_aa4c2626d6c2ac373cea862f15516a0b0"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#aa4c2626d6c2ac373cea862f15516a0b0">MC_AASR</a></div><div class="ttdeci">#define MC_AASR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00483">AT91SAM7S64_inc.h:483</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_aa58744eced11c0ecee4daf466a3b6076"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#aa58744eced11c0ecee4daf466a3b6076">PWMC_CPRDR</a></div><div class="ttdeci">#define PWMC_CPRDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01142">AT91SAM7S64_inc.h:1142</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_aa59bd562f96ad6b925f776b58d6999bf"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#aa59bd562f96ad6b925f776b58d6999bf">PDC_RNPR</a></div><div class="ttdeci">#define PDC_RNPR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00251">AT91SAM7S64_inc.h:251</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_aa809adcd1690770e60a2395914c18887"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#aa809adcd1690770e60a2395914c18887">PMC_SR</a></div><div class="ttdeci">#define PMC_SR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00345">AT91SAM7S64_inc.h:345</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_aa862d4063504db595007b721590dd8a2"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#aa862d4063504db595007b721590dd8a2">SSC_TFMR</a></div><div class="ttdeci">#define SSC_TFMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00744">AT91SAM7S64_inc.h:744</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_aa8f4a7047b09a10ca401fa94bc0ada66"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#aa8f4a7047b09a10ca401fa94bc0ada66">TCB_TC1</a></div><div class="ttdeci">#define TCB_TC1</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01113">AT91SAM7S64_inc.h:1113</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_aaa8f05e79d7030dd3e8ec1d708206aca"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#aaa8f05e79d7030dd3e8ec1d708206aca">PIO_IDR</a></div><div class="ttdeci">#define PIO_IDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00282">AT91SAM7S64_inc.h:282</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_aab08d8c7c5c0b01f1f2d6757f14a5771"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#aab08d8c7c5c0b01f1f2d6757f14a5771">US_TNPR</a></div><div class="ttdeci">#define US_TNPR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00861">AT91SAM7S64_inc.h:861</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_aabe5107a622c09e8a890796c31f0eadb"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#aabe5107a622c09e8a890796c31f0eadb">PIO_ODSR</a></div><div class="ttdeci">#define PIO_ODSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00279">AT91SAM7S64_inc.h:279</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_aabe9fdc75c730b556f93a3e74db98509"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#aabe9fdc75c730b556f93a3e74db98509">US_PTCR</a></div><div class="ttdeci">#define US_PTCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00863">AT91SAM7S64_inc.h:863</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_aacd36b77ddfa06bec89a6cd95c831e92"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#aacd36b77ddfa06bec89a6cd95c831e92">PMC_SCER</a></div><div class="ttdeci">#define PMC_SCER</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00332">AT91SAM7S64_inc.h:332</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_aad72e429751874c88afee54ed4094f4c"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#aad72e429751874c88afee54ed4094f4c">PIO_PSR</a></div><div class="ttdeci">#define PIO_PSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00270">AT91SAM7S64_inc.h:270</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_aaee86796b6c7377f45af8fa9214bbedd"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#aaee86796b6c7377f45af8fa9214bbedd">PIO_IFSR</a></div><div class="ttdeci">#define PIO_IFSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00276">AT91SAM7S64_inc.h:276</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ab11506aea0bf5eaa006bd649e8bfc949"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ab11506aea0bf5eaa006bd649e8bfc949">SPI_PTSR</a></div><div class="ttdeci">#define SPI_PTSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00576">AT91SAM7S64_inc.h:576</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ab206a9ad40f5599a630d7dfac9589df8"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ab206a9ad40f5599a630d7dfac9589df8">ADC_IMR</a></div><div class="ttdeci">#define ADC_IMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00645">AT91SAM7S64_inc.h:645</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ab2d3b46a38e2a7290da46376be6db59b"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ab2d3b46a38e2a7290da46376be6db59b">SSC_RPR</a></div><div class="ttdeci">#define SSC_RPR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00755">AT91SAM7S64_inc.h:755</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ab3e732c83f7f5f9e16e23354c184e9b7"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ab3e732c83f7f5f9e16e23354c184e9b7">US_RHR</a></div><div class="ttdeci">#define US_RHR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00846">AT91SAM7S64_inc.h:846</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ab4af8e089131596c3609fe6e8786f55f"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ab4af8e089131596c3609fe6e8786f55f">DBGU_TPR</a></div><div class="ttdeci">#define DBGU_TPR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00196">AT91SAM7S64_inc.h:196</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ab596a5d1047574a8e0e6f28af3819bbd"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ab596a5d1047574a8e0e6f28af3819bbd">TWI_CWGR</a></div><div class="ttdeci">#define TWI_CWGR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00936">AT91SAM7S64_inc.h:936</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ab7f999f08036052b9db3f03405bf54ae"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ab7f999f08036052b9db3f03405bf54ae">MC_FCR</a></div><div class="ttdeci">#define MC_FCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00485">AT91SAM7S64_inc.h:485</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ab85081339ec947e661845897d34c4e87"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ab85081339ec947e661845897d34c4e87">TC_IER</a></div><div class="ttdeci">#define TC_IER</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00991">AT91SAM7S64_inc.h:991</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ab9351d5f1a187070b0996b81144ea5e4"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ab9351d5f1a187070b0996b81144ea5e4">PWMC_IMR</a></div><div class="ttdeci">#define PWMC_IMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01173">AT91SAM7S64_inc.h:1173</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_abb6a1f94faa15313ede77ffde49eff5b"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#abb6a1f94faa15313ede77ffde49eff5b">PITC_PIMR</a></div><div class="ttdeci">#define PITC_PIMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00440">AT91SAM7S64_inc.h:440</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_abbe5d6750998148b474737893ae1f80d"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#abbe5d6750998148b474737893ae1f80d">DBGU_TNCR</a></div><div class="ttdeci">#define DBGU_TNCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00201">AT91SAM7S64_inc.h:201</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ac2725a893e2f98de37d81e119fa56799"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ac2725a893e2f98de37d81e119fa56799">SPI_SR</a></div><div class="ttdeci">#define SPI_SR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00562">AT91SAM7S64_inc.h:562</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ac53695dc2016de7e37e9b9bba37ea812"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ac53695dc2016de7e37e9b9bba37ea812">PIO_ABSR</a></div><div class="ttdeci">#define PIO_ABSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00293">AT91SAM7S64_inc.h:293</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ac5fa6b0c9621431aab2aa136a94bf7cb"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ac5fa6b0c9621431aab2aa136a94bf7cb">PDC_RCR</a></div><div class="ttdeci">#define PDC_RCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00248">AT91SAM7S64_inc.h:248</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ac77d514f3dd8679c6122e7b232045b42"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ac77d514f3dd8679c6122e7b232045b42">PWMC_SR</a></div><div class="ttdeci">#define PWMC_SR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01170">AT91SAM7S64_inc.h:1170</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ac7ef4bc319505d5dec038a619132b3a2"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ac7ef4bc319505d5dec038a619132b3a2">SPI_MR</a></div><div class="ttdeci">#define SPI_MR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00559">AT91SAM7S64_inc.h:559</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ac95b3208d26eea6e6deb2d04b1151311"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ac95b3208d26eea6e6deb2d04b1151311">SSC_TNCR</a></div><div class="ttdeci">#define SSC_TNCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00762">AT91SAM7S64_inc.h:762</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_acd0b43819e666d118cc878ded56bb806"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#acd0b43819e666d118cc878ded56bb806">TWI_IER</a></div><div class="ttdeci">#define TWI_IER</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00938">AT91SAM7S64_inc.h:938</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_acd999344c479583f3c398ec7e1c7daa8"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#acd999344c479583f3c398ec7e1c7daa8">PWMC_VR</a></div><div class="ttdeci">#define PWMC_VR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01175">AT91SAM7S64_inc.h:1175</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ace05219303a4d04f60d0667e05cc203a"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ace05219303a4d04f60d0667e05cc203a">TWI_SR</a></div><div class="ttdeci">#define TWI_SR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00937">AT91SAM7S64_inc.h:937</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ace1e332520140ed8c5074b316751663d"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ace1e332520140ed8c5074b316751663d">RTTC_RTAR</a></div><div class="ttdeci">#define RTTC_RTAR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00420">AT91SAM7S64_inc.h:420</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_aced0a21de3086aa9d9b0002bb071cd8a"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#aced0a21de3086aa9d9b0002bb071cd8a">DBGU_RNCR</a></div><div class="ttdeci">#define DBGU_RNCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00199">AT91SAM7S64_inc.h:199</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ad1a2b93d7e85a462386c68c4aa5f355c"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ad1a2b93d7e85a462386c68c4aa5f355c">DBGU_FNTR</a></div><div class="ttdeci">#define DBGU_FNTR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00193">AT91SAM7S64_inc.h:193</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ad3108df745eed38dbacdf7af537e1e8b"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ad3108df745eed38dbacdf7af537e1e8b">SSC_CMR</a></div><div class="ttdeci">#define SSC_CMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00740">AT91SAM7S64_inc.h:740</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ad4ab53b0d2b14679ab61b334ab29c4b9"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a></div><div class="ttdeci">#define PWMC_CH</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01176">AT91SAM7S64_inc.h:1176</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ad4ac599969dee1d68a7b6917601bf120"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ad4ac599969dee1d68a7b6917601bf120">PIO_PPUER</a></div><div class="ttdeci">#define PIO_PPUER</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00289">AT91SAM7S64_inc.h:289</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ad743360c2adc19dc0b86849ee697b3d8"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ad743360c2adc19dc0b86849ee697b3d8">PIO_MDER</a></div><div class="ttdeci">#define PIO_MDER</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00285">AT91SAM7S64_inc.h:285</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ad84c452b64f96f59b46cc8f1d67f6818"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ad84c452b64f96f59b46cc8f1d67f6818">PWMC_CUPDR</a></div><div class="ttdeci">#define PWMC_CUPDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01144">AT91SAM7S64_inc.h:1144</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ad8d84be2df06ad45ecf3542a47af9ba1"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ad8d84be2df06ad45ecf3542a47af9ba1">TWI_MMR</a></div><div class="ttdeci">#define TWI_MMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00933">AT91SAM7S64_inc.h:933</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ada84a90038c809f27e19a3c105c20e2d"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ada84a90038c809f27e19a3c105c20e2d">US_NER</a></div><div class="ttdeci">#define US_NER</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00852">AT91SAM7S64_inc.h:852</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_adb2b8483e2a43e20f1922899e3456e03"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#adb2b8483e2a43e20f1922899e3456e03">SSC_TNPR</a></div><div class="ttdeci">#define SSC_TNPR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00761">AT91SAM7S64_inc.h:761</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_adb360b2cc3fc823994d9f334867c72af"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#adb360b2cc3fc823994d9f334867c72af">SPI_TCR</a></div><div class="ttdeci">#define SPI_TCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00570">AT91SAM7S64_inc.h:570</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_adbf881c6dbdbfbefc7a8d47bba3831a7"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#adbf881c6dbdbfbefc7a8d47bba3831a7">PIO_IFER</a></div><div class="ttdeci">#define PIO_IFER</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00274">AT91SAM7S64_inc.h:274</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_adc70c5e0e344db390438c995a655349d"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#adc70c5e0e344db390438c995a655349d">ADC_RNCR</a></div><div class="ttdeci">#define ADC_RNCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00659">AT91SAM7S64_inc.h:659</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_adcbdb2898bcbc022d647f11e89fc8077"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#adcbdb2898bcbc022d647f11e89fc8077">PMC_PCKR</a></div><div class="ttdeci">#define PMC_PCKR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00342">AT91SAM7S64_inc.h:342</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_adeabde67cea5ed0098b9d2c8f3ade1d5"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#adeabde67cea5ed0098b9d2c8f3ade1d5">UDP_CSR</a></div><div class="ttdeci">#define UDP_CSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01213">AT91SAM7S64_inc.h:1213</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_adef961dcf226c9ec588d2c7fb39ce8f6"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#adef961dcf226c9ec588d2c7fb39ce8f6">PIO_SODR</a></div><div class="ttdeci">#define PIO_SODR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00277">AT91SAM7S64_inc.h:277</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ae08fdf6ccf2b7155a04c01bf09236b93"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ae08fdf6ccf2b7155a04c01bf09236b93">ADC_CDR4</a></div><div class="ttdeci">#define ADC_CDR4</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00650">AT91SAM7S64_inc.h:650</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ae098fb4b340cd405bc8b64e4a8466d93"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ae098fb4b340cd405bc8b64e4a8466d93">SSC_PTSR</a></div><div class="ttdeci">#define SSC_PTSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00764">AT91SAM7S64_inc.h:764</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ae1e9197a40479407c29f7efb1a8efd9a"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ae1e9197a40479407c29f7efb1a8efd9a">MC_ASR</a></div><div class="ttdeci">#define MC_ASR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00482">AT91SAM7S64_inc.h:482</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ae23a907cb7ef6560bf055246a7465722"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ae23a907cb7ef6560bf055246a7465722">PMC_IDR</a></div><div class="ttdeci">#define PMC_IDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00344">AT91SAM7S64_inc.h:344</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ae2cc5361f3fdff3bf869b9961325ec8f"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ae2cc5361f3fdff3bf869b9961325ec8f">ADC_IER</a></div><div class="ttdeci">#define ADC_IER</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00643">AT91SAM7S64_inc.h:643</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ae344eff967ecdbdc375008d4760b9914"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ae344eff967ecdbdc375008d4760b9914">PDC_TNCR</a></div><div class="ttdeci">#define PDC_TNCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00254">AT91SAM7S64_inc.h:254</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ae36e200dd4bdff4e73139eba50b040ff"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ae36e200dd4bdff4e73139eba50b040ff">PITC_PIIR</a></div><div class="ttdeci">#define PITC_PIIR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00443">AT91SAM7S64_inc.h:443</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ae5ce6d247e18b2b0192005272ad3312d"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ae5ce6d247e18b2b0192005272ad3312d">US_RCR</a></div><div class="ttdeci">#define US_RCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00856">AT91SAM7S64_inc.h:856</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ae9434030020f0c439e6e27c3e1295fb2"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ae9434030020f0c439e6e27c3e1295fb2">PMC_PCSR</a></div><div class="ttdeci">#define PMC_PCSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00337">AT91SAM7S64_inc.h:337</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ae9a286387610d87e35bb5847652fb6ad"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ae9a286387610d87e35bb5847652fb6ad">US_BRGR</a></div><div class="ttdeci">#define US_BRGR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00848">AT91SAM7S64_inc.h:848</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ae9a9d4f4b01d03cb7cb34ea12d911602"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ae9a9d4f4b01d03cb7cb34ea12d911602">SPI_RCR</a></div><div class="ttdeci">#define SPI_RCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00568">AT91SAM7S64_inc.h:568</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_aebf7e3bb7dc75c104a86d5ed0a215d87"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#aebf7e3bb7dc75c104a86d5ed0a215d87">SPI_CSR</a></div><div class="ttdeci">#define SPI_CSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00566">AT91SAM7S64_inc.h:566</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_aecb5fc84bc8460871d70435a82959efb"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#aecb5fc84bc8460871d70435a82959efb">US_IMR</a></div><div class="ttdeci">#define US_IMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00844">AT91SAM7S64_inc.h:844</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_af000a4ca0d9ec72d839225f9827ff4a0"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#af000a4ca0d9ec72d839225f9827ff4a0">ADC_CDR3</a></div><div class="ttdeci">#define ADC_CDR3</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00649">AT91SAM7S64_inc.h:649</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_af113ceccd1e0ef440fc3b5f9237e530a"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#af113ceccd1e0ef440fc3b5f9237e530a">TC_RB</a></div><div class="ttdeci">#define TC_RB</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00988">AT91SAM7S64_inc.h:988</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_af51f8df174d7da1a54d0389687bf12c3"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#af51f8df174d7da1a54d0389687bf12c3">SPI_TNPR</a></div><div class="ttdeci">#define SPI_TNPR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00573">AT91SAM7S64_inc.h:573</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_af5e3f9aaceb184fd30e7a932ae660a8c"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#af5e3f9aaceb184fd30e7a932ae660a8c">UDP_IMR</a></div><div class="ttdeci">#define UDP_IMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01209">AT91SAM7S64_inc.h:1209</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_af6e10eeeffc7188843652d4ca62dc17b"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#af6e10eeeffc7188843652d4ca62dc17b">ADC_CDR1</a></div><div class="ttdeci">#define ADC_CDR1</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00647">AT91SAM7S64_inc.h:647</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_af761589a8bcd7ca12ccc3de312fa2c95"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#af761589a8bcd7ca12ccc3de312fa2c95">ADC_CDR6</a></div><div class="ttdeci">#define ADC_CDR6</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00652">AT91SAM7S64_inc.h:652</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_af77546b861a679c9b0d8fc3daf11aaf1"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#af77546b861a679c9b0d8fc3daf11aaf1">RTTC_RTMR</a></div><div class="ttdeci">#define RTTC_RTMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00419">AT91SAM7S64_inc.h:419</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_af7dbc159512d179e0a5fd0aa428f3951"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#af7dbc159512d179e0a5fd0aa428f3951">TC_CMR</a></div><div class="ttdeci">#define TC_CMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00985">AT91SAM7S64_inc.h:985</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_af8bdb0ba10c8c78d1285766910b7a450"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#af8bdb0ba10c8c78d1285766910b7a450">PIO_OSR</a></div><div class="ttdeci">#define PIO_OSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00273">AT91SAM7S64_inc.h:273</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_af9a280e128a8b451a04dad70d3d74cc7"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#af9a280e128a8b451a04dad70d3d74cc7">PIO_MDSR</a></div><div class="ttdeci">#define PIO_MDSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00287">AT91SAM7S64_inc.h:287</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_afa594ea4daade936659cf519753f1fdb"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#afa594ea4daade936659cf519753f1fdb">US_PTSR</a></div><div class="ttdeci">#define US_PTSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00864">AT91SAM7S64_inc.h:864</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_afae739a91976e5440524cf8cb8b8ff38"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#afae739a91976e5440524cf8cb8b8ff38">DBGU_IMR</a></div><div class="ttdeci">#define DBGU_IMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00186">AT91SAM7S64_inc.h:186</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_afbdca4231abeb62d6211f0bf8dc2c150"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#afbdca4231abeb62d6211f0bf8dc2c150">DBGU_PTSR</a></div><div class="ttdeci">#define DBGU_PTSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00203">AT91SAM7S64_inc.h:203</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_afc236ccdfde1b75798af8efac0a3882b"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#afc236ccdfde1b75798af8efac0a3882b">PWMC_MR</a></div><div class="ttdeci">#define PWMC_MR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01167">AT91SAM7S64_inc.h:1167</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_afc9c83f7a53520d6f0a4693ed1a71290"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#afc9c83f7a53520d6f0a4693ed1a71290">PIO_ODR</a></div><div class="ttdeci">#define PIO_ODR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00272">AT91SAM7S64_inc.h:272</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_afdaf4c0fe60a3d7d14bf4bc654550cc9"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#afdaf4c0fe60a3d7d14bf4bc654550cc9">US_RTOR</a></div><div class="ttdeci">#define US_RTOR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00849">AT91SAM7S64_inc.h:849</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_aff84c9e7b86121cf18fa95938d6b2021"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#aff84c9e7b86121cf18fa95938d6b2021">PIO_PPUDR</a></div><div class="ttdeci">#define PIO_PPUDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00288">AT91SAM7S64_inc.h:288</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_affba74cfda7792045b1a473edbe2c1bf"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#affba74cfda7792045b1a473edbe2c1bf">US_IER</a></div><div class="ttdeci">#define US_IER</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00842">AT91SAM7S64_inc.h:842</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_affc85b88cdcce4495ede1b37136357aa"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#affc85b88cdcce4495ede1b37136357aa">UDP_GLBSTATE</a></div><div class="ttdeci">#define UDP_GLBSTATE</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01205">AT91SAM7S64_inc.h:1205</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a018b6d5a56f5288b155f03f9614bc0ea"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a018b6d5a56f5288b155f03f9614bc0ea">EMAC_TSR</a></div><div class="ttdeci">#define EMAC_TSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01215">AT91SAM7X128_inc.h:1215</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a01b423db7affc7f418fc5f19127a4a71"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a01b423db7affc7f418fc5f19127a4a71">CAN_TIMESTP</a></div><div class="ttdeci">#define CAN_TIMESTP</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01125">AT91SAM7X128_inc.h:1125</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a03ad96b860f0284efddd76f45830ecf4"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a03ad96b860f0284efddd76f45830ecf4">AES_IMR</a></div><div class="ttdeci">#define AES_IMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01463">AT91SAM7X128_inc.h:1463</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a03e344810070cd0b423169b9674c5801"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a03e344810070cd0b423169b9674c5801">TDES_RCR</a></div><div class="ttdeci">#define TDES_RCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01547">AT91SAM7X128_inc.h:1547</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a06915ff3f0e80e38cc8d92f814d6759f"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a06915ff3f0e80e38cc8d92f814d6759f">EMAC_LCOL</a></div><div class="ttdeci">#define EMAC_LCOL</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01233">AT91SAM7X128_inc.h:1233</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a070ce346bdc09390be1e1c4026449f3f"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a070ce346bdc09390be1e1c4026449f3f">AES_TCR</a></div><div class="ttdeci">#define AES_TCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01473">AT91SAM7X128_inc.h:1473</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a09195938364b3fbeb04315cd2a796539"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a09195938364b3fbeb04315cd2a796539">EMAC_TBQP</a></div><div class="ttdeci">#define EMAC_TBQP</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01217">AT91SAM7X128_inc.h:1217</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a0a70aa32523c7b4eab10e7e734ca0ea9"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a0a70aa32523c7b4eab10e7e734ca0ea9">TDES_VR</a></div><div class="ttdeci">#define TDES_VR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01545">AT91SAM7X128_inc.h:1545</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a0a8be638f200c274609c283b13049dd9"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a0a8be638f200c274609c283b13049dd9">CAN_MB6</a></div><div class="ttdeci">#define CAN_MB6</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01136">AT91SAM7X128_inc.h:1136</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a0b6b4c08002743942fd4fd3f47696d59"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a0b6b4c08002743942fd4fd3f47696d59">AES_TPR</a></div><div class="ttdeci">#define AES_TPR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01472">AT91SAM7X128_inc.h:1472</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a0be2a1fc39b5a4a01f773a0a7c9d55b5"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a0be2a1fc39b5a4a01f773a0a7c9d55b5">TDES_IER</a></div><div class="ttdeci">#define TDES_IER</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01535">AT91SAM7X128_inc.h:1535</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a0daa9b748559056d49718bb4910e7649"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a0daa9b748559056d49718bb4910e7649">EMAC_ALE</a></div><div class="ttdeci">#define EMAC_ALE</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01231">AT91SAM7X128_inc.h:1231</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a0fde55ee9eb40539319b75634bd3bd82"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a0fde55ee9eb40539319b75634bd3bd82">CAN_MB3</a></div><div class="ttdeci">#define CAN_MB3</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01133">AT91SAM7X128_inc.h:1133</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a10463e3e6e976c640e1422004c46c2ef"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a10463e3e6e976c640e1422004c46c2ef">CAN_MB7</a></div><div class="ttdeci">#define CAN_MB7</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01137">AT91SAM7X128_inc.h:1137</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a119a7b33290630f4178c12db4b32d19b"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a119a7b33290630f4178c12db4b32d19b">EMAC_TPF</a></div><div class="ttdeci">#define EMAC_TPF</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01245">AT91SAM7X128_inc.h:1245</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a1484d084d325cb79bbf34ed6e51b6b91"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a1484d084d325cb79bbf34ed6e51b6b91">CAN_TCR</a></div><div class="ttdeci">#define CAN_TCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01127">AT91SAM7X128_inc.h:1127</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a1784bd9e0f5bc0caf3b98382c9e0adb1"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a1784bd9e0f5bc0caf3b98382c9e0adb1">TDES_IMR</a></div><div class="ttdeci">#define TDES_IMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01537">AT91SAM7X128_inc.h:1537</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a17ada75f1847abdab02016c0a0bd95e1"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a17ada75f1847abdab02016c0a0bd95e1">AES_TNCR</a></div><div class="ttdeci">#define AES_TNCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01477">AT91SAM7X128_inc.h:1477</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a1847e5aca49913b83e17fd25954bfb73"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a1847e5aca49913b83e17fd25954bfb73">CAN_MR</a></div><div class="ttdeci">#define CAN_MR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01118">AT91SAM7X128_inc.h:1118</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a18a41a0b99621f461a68dec098d96e69"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a18a41a0b99621f461a68dec098d96e69">EMAC_SA2L</a></div><div class="ttdeci">#define EMAC_SA2L</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01250">AT91SAM7X128_inc.h:1250</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a1a18e4853e4de666b4324fef32597044"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a1a18e4853e4de666b4324fef32597044">AES_RNPR</a></div><div class="ttdeci">#define AES_RNPR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01474">AT91SAM7X128_inc.h:1474</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a1b1efc5af7d3229c42e928f707c89993"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a1b1efc5af7d3229c42e928f707c89993">EMAC_FRO</a></div><div class="ttdeci">#define EMAC_FRO</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01229">AT91SAM7X128_inc.h:1229</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a1b46d50071859668682725af4e6fa131"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a1b46d50071859668682725af4e6fa131">CAN_MB15</a></div><div class="ttdeci">#define CAN_MB15</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01145">AT91SAM7X128_inc.h:1145</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a1e5504d4f8543bc3eb71c6c2b56d1b8b"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a1e5504d4f8543bc3eb71c6c2b56d1b8b">EMAC_HRB</a></div><div class="ttdeci">#define EMAC_HRB</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01246">AT91SAM7X128_inc.h:1246</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a1ee76b356b340111f1ac575c261ca754"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a1ee76b356b340111f1ac575c261ca754">TDES_TCR</a></div><div class="ttdeci">#define TDES_TCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01549">AT91SAM7X128_inc.h:1549</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a1f1b81008b3741bd360eb549748dd57f"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a1f1b81008b3741bd360eb549748dd57f">TDES_PTCR</a></div><div class="ttdeci">#define TDES_PTCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01554">AT91SAM7X128_inc.h:1554</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a204d1571908a97f53eb5448ee5f7bbcd"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a204d1571908a97f53eb5448ee5f7bbcd">AES_RNCR</a></div><div class="ttdeci">#define AES_RNCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01475">AT91SAM7X128_inc.h:1475</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a21498cf271cd471947b65b27c7bd1c28"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a21498cf271cd471947b65b27c7bd1c28">EMAC_USRIO</a></div><div class="ttdeci">#define EMAC_USRIO</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01258">AT91SAM7X128_inc.h:1258</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a2327690f1ef8520a70ce247e0ce164aa"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a2327690f1ef8520a70ce247e0ce164aa">EMAC_TID</a></div><div class="ttdeci">#define EMAC_TID</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01256">AT91SAM7X128_inc.h:1256</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a263288551cf4a1f1730c7121e0c3f69e"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a263288551cf4a1f1730c7121e0c3f69e">CAN_MB11</a></div><div class="ttdeci">#define CAN_MB11</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01141">AT91SAM7X128_inc.h:1141</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a2889903f8c0a8dd143f3044d80c5a6a2"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a2889903f8c0a8dd143f3044d80c5a6a2">DBGU_EXID</a></div><div class="ttdeci">#define DBGU_EXID</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l00127">AT91SAM7X128_inc.h:127</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a2aaff95ad744632ee60684a7cb7b302d"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a2aaff95ad744632ee60684a7cb7b302d">EMAC_IMR</a></div><div class="ttdeci">#define EMAC_IMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01222">AT91SAM7X128_inc.h:1222</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a2b4ee998295385115df79693eea0bd4b"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a2b4ee998295385115df79693eea0bd4b">TDES_KEY3WxR</a></div><div class="ttdeci">#define TDES_KEY3WxR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01541">AT91SAM7X128_inc.h:1541</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a2bb617b3ad390ef8745f9c95bfd3a04f"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a2bb617b3ad390ef8745f9c95bfd3a04f">TDES_CR</a></div><div class="ttdeci">#define TDES_CR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01533">AT91SAM7X128_inc.h:1533</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a2d7f2d54632f54ead42281862cc03ddf"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a2d7f2d54632f54ead42281862cc03ddf">EMAC_REV</a></div><div class="ttdeci">#define EMAC_REV</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01260">AT91SAM7X128_inc.h:1260</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a3800a621fca5324a32c88b7764bfabcf"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a3800a621fca5324a32c88b7764bfabcf">EMAC_SA1H</a></div><div class="ttdeci">#define EMAC_SA1H</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01249">AT91SAM7X128_inc.h:1249</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a38a80fc41435d8a92627b1c1819634bc"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a38a80fc41435d8a92627b1c1819634bc">EMAC_MAN</a></div><div class="ttdeci">#define EMAC_MAN</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01223">AT91SAM7X128_inc.h:1223</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a3b0d724ca6847f0ebed03091832b6f09"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a3b0d724ca6847f0ebed03091832b6f09">AES_IDATAxR</a></div><div class="ttdeci">#define AES_IDATAxR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01466">AT91SAM7X128_inc.h:1466</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a3b0fdda2888b74952d3a76d3ce58e113"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a3b0fdda2888b74952d3a76d3ce58e113">EMAC_SA4H</a></div><div class="ttdeci">#define EMAC_SA4H</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01255">AT91SAM7X128_inc.h:1255</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a3b28bdf6ccc2ecac4c22485a5f4208fc"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a3b28bdf6ccc2ecac4c22485a5f4208fc">CAN_MB_MSR</a></div><div class="ttdeci">#define CAN_MB_MSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01081">AT91SAM7X128_inc.h:1081</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a3c18ef69a8cf2eccb6c005edff7409cd"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a3c18ef69a8cf2eccb6c005edff7409cd">EMAC_IER</a></div><div class="ttdeci">#define EMAC_IER</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01220">AT91SAM7X128_inc.h:1220</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a3e154a39cedad7e6cdb80a3ddcfed508"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a3e154a39cedad7e6cdb80a3ddcfed508">EMAC_PFR</a></div><div class="ttdeci">#define EMAC_PFR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01225">AT91SAM7X128_inc.h:1225</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a4152be40c26e1b8772d1b016c27660d4"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a4152be40c26e1b8772d1b016c27660d4">AES_IDR</a></div><div class="ttdeci">#define AES_IDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01462">AT91SAM7X128_inc.h:1462</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a41d61bf39d7147d943a18f6667ecbaa2"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a41d61bf39d7147d943a18f6667ecbaa2">EMAC_SA4L</a></div><div class="ttdeci">#define EMAC_SA4L</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01254">AT91SAM7X128_inc.h:1254</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a44d6e573803f3fc95609f2342ca2bcda"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a44d6e573803f3fc95609f2342ca2bcda">TDES_IDATAxR</a></div><div class="ttdeci">#define TDES_IDATAxR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01542">AT91SAM7X128_inc.h:1542</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a4d8e534ec1f6276014cc927caf04d20c"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a4d8e534ec1f6276014cc927caf04d20c">EMAC_SA3L</a></div><div class="ttdeci">#define EMAC_SA3L</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01252">AT91SAM7X128_inc.h:1252</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a4e4c40c303d6d49a1baba05f52c6e12c"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a4e4c40c303d6d49a1baba05f52c6e12c">CAN_MB_MDH</a></div><div class="ttdeci">#define CAN_MB_MDH</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01083">AT91SAM7X128_inc.h:1083</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a502497931c0d807d392f3d0e306fa43c"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a502497931c0d807d392f3d0e306fa43c">EMAC_DTF</a></div><div class="ttdeci">#define EMAC_DTF</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01232">AT91SAM7X128_inc.h:1232</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a51c4d668d1e91b17e947ffb95b938256"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a51c4d668d1e91b17e947ffb95b938256">EMAC_IDR</a></div><div class="ttdeci">#define EMAC_IDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01221">AT91SAM7X128_inc.h:1221</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a53b256ff3fdbbf65e6f6efe54e81335a"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a53b256ff3fdbbf65e6f6efe54e81335a">EMAC_USF</a></div><div class="ttdeci">#define EMAC_USF</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01242">AT91SAM7X128_inc.h:1242</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a54235f26bbd72cd5337f44d3bab869b2"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a54235f26bbd72cd5337f44d3bab869b2">EMAC_NSR</a></div><div class="ttdeci">#define EMAC_NSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01214">AT91SAM7X128_inc.h:1214</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a5883d0f81d727617f06be812ae1c7d6d"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a5883d0f81d727617f06be812ae1c7d6d">AES_RCR</a></div><div class="ttdeci">#define AES_RCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01471">AT91SAM7X128_inc.h:1471</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a58ecb2b8aceae4d67b3dab97272ef8a1"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a58ecb2b8aceae4d67b3dab97272ef8a1">VREG_MR</a></div><div class="ttdeci">#define VREG_MR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l00397">AT91SAM7X128_inc.h:397</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a5b18d7e943b1475627579d4fcf80d964"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a5b18d7e943b1475627579d4fcf80d964">EMAC_SA3H</a></div><div class="ttdeci">#define EMAC_SA3H</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01253">AT91SAM7X128_inc.h:1253</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a5ba79e02802ada56c4cb94b92fc0f8db"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a5ba79e02802ada56c4cb94b92fc0f8db">AES_CR</a></div><div class="ttdeci">#define AES_CR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01459">AT91SAM7X128_inc.h:1459</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a5c5da7feef38177c9525cdb5f472e47e"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a5c5da7feef38177c9525cdb5f472e47e">TDES_RPR</a></div><div class="ttdeci">#define TDES_RPR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01546">AT91SAM7X128_inc.h:1546</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a5cef11d990a78065686dc5ba7086e1ba"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a5cef11d990a78065686dc5ba7086e1ba">CAN_MB2</a></div><div class="ttdeci">#define CAN_MB2</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01132">AT91SAM7X128_inc.h:1132</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a5d46420025744e0140d851dd5f9c8cb6"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a5d46420025744e0140d851dd5f9c8cb6">CAN_MB4</a></div><div class="ttdeci">#define CAN_MB4</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01134">AT91SAM7X128_inc.h:1134</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a5f506e4116a536a487203e866364cccf"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a5f506e4116a536a487203e866364cccf">EMAC_RLE</a></div><div class="ttdeci">#define EMAC_RLE</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01244">AT91SAM7X128_inc.h:1244</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a6326369f795091bb110d449d2a9d784d"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a6326369f795091bb110d449d2a9d784d">CAN_MB13</a></div><div class="ttdeci">#define CAN_MB13</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01143">AT91SAM7X128_inc.h:1143</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a696bba0a4318dbff55235c5eedf9b571"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a696bba0a4318dbff55235c5eedf9b571">EMAC_HRT</a></div><div class="ttdeci">#define EMAC_HRT</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01247">AT91SAM7X128_inc.h:1247</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a698f7030f66d441b03313d53870a6864"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a698f7030f66d441b03313d53870a6864">CAN_IER</a></div><div class="ttdeci">#define CAN_IER</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01119">AT91SAM7X128_inc.h:1119</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a69a66578b5361e3feb91a5fa4cad52fc"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a69a66578b5361e3feb91a5fa4cad52fc">AES_MR</a></div><div class="ttdeci">#define AES_MR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01460">AT91SAM7X128_inc.h:1460</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a6e2064c28e40a2056894a7c97d44ddd1"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a6e2064c28e40a2056894a7c97d44ddd1">EMAC_MCF</a></div><div class="ttdeci">#define EMAC_MCF</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01228">AT91SAM7X128_inc.h:1228</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a70653fa5da630919db2cb8271f2d9829"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a70653fa5da630919db2cb8271f2d9829">EMAC_SCF</a></div><div class="ttdeci">#define EMAC_SCF</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01227">AT91SAM7X128_inc.h:1227</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a709e5588fd7b2991fc82631c332af313"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a709e5588fd7b2991fc82631c332af313">EMAC_RRE</a></div><div class="ttdeci">#define EMAC_RRE</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01237">AT91SAM7X128_inc.h:1237</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a71b642519a59230afd17f5e0c7f68db0"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a71b642519a59230afd17f5e0c7f68db0">EMAC_FCSE</a></div><div class="ttdeci">#define EMAC_FCSE</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01230">AT91SAM7X128_inc.h:1230</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a724e8b334ebc1cd7f05bd7bf641972cc"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a724e8b334ebc1cd7f05bd7bf641972cc">CAN_MB12</a></div><div class="ttdeci">#define CAN_MB12</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01142">AT91SAM7X128_inc.h:1142</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a727b1c948a274b579793e11589c58114"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a727b1c948a274b579793e11589c58114">EMAC_RSE</a></div><div class="ttdeci">#define EMAC_RSE</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01239">AT91SAM7X128_inc.h:1239</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a750ede1786dce38197734fa4adcb82b8"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a750ede1786dce38197734fa4adcb82b8">TDES_IVxR</a></div><div class="ttdeci">#define TDES_IVxR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01544">AT91SAM7X128_inc.h:1544</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a752e3cb515bd282a8099567b10617771"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a752e3cb515bd282a8099567b10617771">TDES_RNPR</a></div><div class="ttdeci">#define TDES_RNPR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01550">AT91SAM7X128_inc.h:1550</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a7642d75475dab48aa986d0554dd5a370"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a7642d75475dab48aa986d0554dd5a370">AES_TNPR</a></div><div class="ttdeci">#define AES_TNPR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01476">AT91SAM7X128_inc.h:1476</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a774ae8ec2268af1a8fe5075c7d7c5cc5"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a774ae8ec2268af1a8fe5075c7d7c5cc5">CAN_SR</a></div><div class="ttdeci">#define CAN_SR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01122">AT91SAM7X128_inc.h:1122</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a79ef33d932cd8a624364b911df722aa4"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a79ef33d932cd8a624364b911df722aa4">TDES_KEY2WxR</a></div><div class="ttdeci">#define TDES_KEY2WxR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01540">AT91SAM7X128_inc.h:1540</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a7a3cbd7093fb581aa32553c2ddf79feb"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a7a3cbd7093fb581aa32553c2ddf79feb">CAN_ACR</a></div><div class="ttdeci">#define CAN_ACR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01128">AT91SAM7X128_inc.h:1128</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a7df6b75c1c53b74764c42998e882b876"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a7df6b75c1c53b74764c42998e882b876">TDES_IDR</a></div><div class="ttdeci">#define TDES_IDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01536">AT91SAM7X128_inc.h:1536</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a7ea6da1248903c7952d7d4094b9d8b7a"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a7ea6da1248903c7952d7d4094b9d8b7a">EMAC_FTO</a></div><div class="ttdeci">#define EMAC_FTO</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01226">AT91SAM7X128_inc.h:1226</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a7f2015eec476e55cebcf7a1629071bfd"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a7f2015eec476e55cebcf7a1629071bfd">EMAC_ISR</a></div><div class="ttdeci">#define EMAC_ISR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01219">AT91SAM7X128_inc.h:1219</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a7fcce58df9edba4162e6bcaa95ede693"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a7fcce58df9edba4162e6bcaa95ede693">CAN_IDR</a></div><div class="ttdeci">#define CAN_IDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01120">AT91SAM7X128_inc.h:1120</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a82fe976ba671fddf706040bbca3114d3"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a82fe976ba671fddf706040bbca3114d3">TDES_ISR</a></div><div class="ttdeci">#define TDES_ISR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01538">AT91SAM7X128_inc.h:1538</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a85dfdcaa1867453716ebcc432a23202b"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a85dfdcaa1867453716ebcc432a23202b">TDES_TNPR</a></div><div class="ttdeci">#define TDES_TNPR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01552">AT91SAM7X128_inc.h:1552</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a897b6571b83cabcdaf8d7ca74e9e0ce6"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a897b6571b83cabcdaf8d7ca74e9e0ce6">AES_PTSR</a></div><div class="ttdeci">#define AES_PTSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01479">AT91SAM7X128_inc.h:1479</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a8bbccf460ce309ab87bb16bdd54fce1d"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a8bbccf460ce309ab87bb16bdd54fce1d">EMAC_SA1L</a></div><div class="ttdeci">#define EMAC_SA1L</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01248">AT91SAM7X128_inc.h:1248</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a8cd087d097ebce1cdac58c04d69d6fe7"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a8cd087d097ebce1cdac58c04d69d6fe7">EMAC_RBQP</a></div><div class="ttdeci">#define EMAC_RBQP</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01216">AT91SAM7X128_inc.h:1216</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a8fa7e72e57af9816f602256c93911a76"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a8fa7e72e57af9816f602256c93911a76">AES_IER</a></div><div class="ttdeci">#define AES_IER</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01461">AT91SAM7X128_inc.h:1461</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a91650878b2a7fb1f71584604bc3097ef"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a91650878b2a7fb1f71584604bc3097ef">CAN_TIM</a></div><div class="ttdeci">#define CAN_TIM</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01124">AT91SAM7X128_inc.h:1124</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a91769e32d3a4867eb2fb784f67e29532"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a91769e32d3a4867eb2fb784f67e29532">TDES_RNCR</a></div><div class="ttdeci">#define TDES_RNCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01551">AT91SAM7X128_inc.h:1551</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a93cc2dddf38bd639924cb55010b7680f"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a93cc2dddf38bd639924cb55010b7680f">EMAC_SA2H</a></div><div class="ttdeci">#define EMAC_SA2H</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01251">AT91SAM7X128_inc.h:1251</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a95df61ea227c30d8ba097585f93be00c"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a95df61ea227c30d8ba097585f93be00c">CAN_MB0</a></div><div class="ttdeci">#define CAN_MB0</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01130">AT91SAM7X128_inc.h:1130</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a9683e56a7c3eb83ccbb32067f1de2aa5"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a9683e56a7c3eb83ccbb32067f1de2aa5">TDES_TPR</a></div><div class="ttdeci">#define TDES_TPR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01548">AT91SAM7X128_inc.h:1548</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a9932576f20fcb2de5b07553387c83f82"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a9932576f20fcb2de5b07553387c83f82">CAN_MB_MID</a></div><div class="ttdeci">#define CAN_MB_MID</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01079">AT91SAM7X128_inc.h:1079</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a998ab4ad8028dad7de7a6cd87e40f316"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a998ab4ad8028dad7de7a6cd87e40f316">UDP_TXVC</a></div><div class="ttdeci">#define UDP_TXVC</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l00855">AT91SAM7X128_inc.h:855</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a9b67c87744f4cbcfb453895faa342f2c"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a9b67c87744f4cbcfb453895faa342f2c">EMAC_RSR</a></div><div class="ttdeci">#define EMAC_RSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01218">AT91SAM7X128_inc.h:1218</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a9b7760af6223f85d09d9c30bbdd81297"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a9b7760af6223f85d09d9c30bbdd81297">CAN_MB_MDL</a></div><div class="ttdeci">#define CAN_MB_MDL</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01082">AT91SAM7X128_inc.h:1082</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a9fddb7ee91865b94975018e78eaa3edb"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a9fddb7ee91865b94975018e78eaa3edb">EMAC_TUND</a></div><div class="ttdeci">#define EMAC_TUND</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01235">AT91SAM7X128_inc.h:1235</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_a9ff22e8ee8b83bf4f86c4cf19b95395b"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a9ff22e8ee8b83bf4f86c4cf19b95395b">CAN_MB14</a></div><div class="ttdeci">#define CAN_MB14</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01144">AT91SAM7X128_inc.h:1144</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_aa19ab9a71e9c8490279e0c0ad08b458a"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#aa19ab9a71e9c8490279e0c0ad08b458a">EMAC_PTR</a></div><div class="ttdeci">#define EMAC_PTR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01224">AT91SAM7X128_inc.h:1224</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_aa391b9fcf697610ccf1a614e7d85bdca"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#aa391b9fcf697610ccf1a614e7d85bdca">AES_RPR</a></div><div class="ttdeci">#define AES_RPR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01470">AT91SAM7X128_inc.h:1470</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_aa7e0fd9f5846406f6a19bf55784cc6a7"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#aa7e0fd9f5846406f6a19bf55784cc6a7">EMAC_ROV</a></div><div class="ttdeci">#define EMAC_ROV</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01238">AT91SAM7X128_inc.h:1238</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_aabe88207b98b827aba195eeb3429301b"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#aabe88207b98b827aba195eeb3429301b">CAN_MB1</a></div><div class="ttdeci">#define CAN_MB1</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01131">AT91SAM7X128_inc.h:1131</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_ab09d4197b2882531151d64bcf318238a"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#ab09d4197b2882531151d64bcf318238a">EMAC_ECOL</a></div><div class="ttdeci">#define EMAC_ECOL</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01234">AT91SAM7X128_inc.h:1234</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_ab1b089674cd1e00e33fc21f7e2514b37"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#ab1b089674cd1e00e33fc21f7e2514b37">AES_ODATAxR</a></div><div class="ttdeci">#define AES_ODATAxR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01467">AT91SAM7X128_inc.h:1467</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_ab33d46449b6179a4d58e1a9a7283d6f9"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#ab33d46449b6179a4d58e1a9a7283d6f9">CAN_MB_MFID</a></div><div class="ttdeci">#define CAN_MB_MFID</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01080">AT91SAM7X128_inc.h:1080</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_ab40c63f99aae4ef2f018ffb40c9e20aa"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#ab40c63f99aae4ef2f018ffb40c9e20aa">CAN_MB_MMR</a></div><div class="ttdeci">#define CAN_MB_MMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01077">AT91SAM7X128_inc.h:1077</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_ac297a934321dc6661e68c60f31edc117"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#ac297a934321dc6661e68c60f31edc117">TDES_TNCR</a></div><div class="ttdeci">#define TDES_TNCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01553">AT91SAM7X128_inc.h:1553</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_ac827b7c4763880d727779ca5f9b35369"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#ac827b7c4763880d727779ca5f9b35369">AES_PTCR</a></div><div class="ttdeci">#define AES_PTCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01478">AT91SAM7X128_inc.h:1478</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_ac83e2b14fbd21b3bc1553b8943f15482"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#ac83e2b14fbd21b3bc1553b8943f15482">EMAC_NCFGR</a></div><div class="ttdeci">#define EMAC_NCFGR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01213">AT91SAM7X128_inc.h:1213</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_ace303bb60c1bf51170cc93484581bbd0"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#ace303bb60c1bf51170cc93484581bbd0">EMAC_NCR</a></div><div class="ttdeci">#define EMAC_NCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01212">AT91SAM7X128_inc.h:1212</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_acf3f445f4aaa9e4d8d5d2a8a2ef86811"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#acf3f445f4aaa9e4d8d5d2a8a2ef86811">CAN_ECR</a></div><div class="ttdeci">#define CAN_ECR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01126">AT91SAM7X128_inc.h:1126</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_ad204047d971537fdbab54eb3a6a611f2"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#ad204047d971537fdbab54eb3a6a611f2">CAN_MB10</a></div><div class="ttdeci">#define CAN_MB10</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01140">AT91SAM7X128_inc.h:1140</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_ad5dc46cba19c369299f62fb099e1da9a"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#ad5dc46cba19c369299f62fb099e1da9a">EMAC_ELE</a></div><div class="ttdeci">#define EMAC_ELE</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01240">AT91SAM7X128_inc.h:1240</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_ad645a8b7545ded94967481b753bdf45c"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#ad645a8b7545ded94967481b753bdf45c">CAN_VR</a></div><div class="ttdeci">#define CAN_VR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01129">AT91SAM7X128_inc.h:1129</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_ad77edb678159076670128d06b0126f79"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#ad77edb678159076670128d06b0126f79">EMAC_WOL</a></div><div class="ttdeci">#define EMAC_WOL</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01259">AT91SAM7X128_inc.h:1259</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_ad7e631b3df5b89f1b148419b0081c91e"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#ad7e631b3df5b89f1b148419b0081c91e">AES_KEYWxR</a></div><div class="ttdeci">#define AES_KEYWxR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01465">AT91SAM7X128_inc.h:1465</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_ada9d4e81e59f0ab02f255310dcb99cf8"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#ada9d4e81e59f0ab02f255310dcb99cf8">AES_IVxR</a></div><div class="ttdeci">#define AES_IVxR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01468">AT91SAM7X128_inc.h:1468</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_adc26ef2048b8361dbb2aeb011038b806"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#adc26ef2048b8361dbb2aeb011038b806">CAN_IMR</a></div><div class="ttdeci">#define CAN_IMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01121">AT91SAM7X128_inc.h:1121</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_add80c29fd52d1ba3b766ee4b1cb43bba"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#add80c29fd52d1ba3b766ee4b1cb43bba">TDES_ODATAxR</a></div><div class="ttdeci">#define TDES_ODATAxR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01543">AT91SAM7X128_inc.h:1543</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_adde86a1b6b6468f8fe9bbe25cc6b6c54"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#adde86a1b6b6468f8fe9bbe25cc6b6c54">TDES_PTSR</a></div><div class="ttdeci">#define TDES_PTSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01555">AT91SAM7X128_inc.h:1555</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_adee5f87946536b47712713eab6ce82f5"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#adee5f87946536b47712713eab6ce82f5">CAN_MB8</a></div><div class="ttdeci">#define CAN_MB8</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01138">AT91SAM7X128_inc.h:1138</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_adfaa1562dd0d304ff56078b41584b0b2"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#adfaa1562dd0d304ff56078b41584b0b2">TDES_KEY1WxR</a></div><div class="ttdeci">#define TDES_KEY1WxR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01539">AT91SAM7X128_inc.h:1539</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_ae1d9efb61981ad7f9bee13447f5ea9ed"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#ae1d9efb61981ad7f9bee13447f5ea9ed">DBGU_CIDR</a></div><div class="ttdeci">#define DBGU_CIDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l00126">AT91SAM7X128_inc.h:126</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_ae20541fd10a2d52e5b69578c8f8fb83d"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#ae20541fd10a2d52e5b69578c8f8fb83d">CAN_MB_MAM</a></div><div class="ttdeci">#define CAN_MB_MAM</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01078">AT91SAM7X128_inc.h:1078</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_ae2457c9842a51bc6bdc96e7342a972f8"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#ae2457c9842a51bc6bdc96e7342a972f8">CAN_MB9</a></div><div class="ttdeci">#define CAN_MB9</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01139">AT91SAM7X128_inc.h:1139</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_ae54e82efd11f3b82eac8c33cfd9d1719"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#ae54e82efd11f3b82eac8c33cfd9d1719">CAN_BR</a></div><div class="ttdeci">#define CAN_BR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01123">AT91SAM7X128_inc.h:1123</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_ae71ace99ca70fce139eaedd387d79c32"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#ae71ace99ca70fce139eaedd387d79c32">EMAC_TPQ</a></div><div class="ttdeci">#define EMAC_TPQ</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01257">AT91SAM7X128_inc.h:1257</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_aec7187645b2891cc797c9ac2b4d3e52a"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#aec7187645b2891cc797c9ac2b4d3e52a">EMAC_CSE</a></div><div class="ttdeci">#define EMAC_CSE</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01236">AT91SAM7X128_inc.h:1236</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_aec99dded5bfb545f414aa97694bd369a"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#aec99dded5bfb545f414aa97694bd369a">AES_ISR</a></div><div class="ttdeci">#define AES_ISR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01464">AT91SAM7X128_inc.h:1464</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_aefa759e6ae9baa6bab9a80e3337e94ed"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#aefa759e6ae9baa6bab9a80e3337e94ed">CAN_MB_MCR</a></div><div class="ttdeci">#define CAN_MB_MCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01084">AT91SAM7X128_inc.h:1084</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_af0dc44a9b13f58f0c441384cf4586625"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#af0dc44a9b13f58f0c441384cf4586625">AES_VR</a></div><div class="ttdeci">#define AES_VR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01469">AT91SAM7X128_inc.h:1469</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_af1d91872a7680f31c7e13a9138498cdb"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#af1d91872a7680f31c7e13a9138498cdb">CAN_MB5</a></div><div class="ttdeci">#define CAN_MB5</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01135">AT91SAM7X128_inc.h:1135</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_af675d99f134893a2535246cefa061efe"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#af675d99f134893a2535246cefa061efe">EMAC_RJA</a></div><div class="ttdeci">#define EMAC_RJA</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01241">AT91SAM7X128_inc.h:1241</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_af8ac3972b1c83e248a3d10550fb8a90f"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#af8ac3972b1c83e248a3d10550fb8a90f">TDES_MR</a></div><div class="ttdeci">#define TDES_MR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01534">AT91SAM7X128_inc.h:1534</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_x128__inc_8h_html_afc523b14a1b0f8f0aa529f7dc9ddc894"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#afc523b14a1b0f8f0aa529f7dc9ddc894">EMAC_STE</a></div><div class="ttdeci">#define EMAC_STE</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01243">AT91SAM7X128_inc.h:1243</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a00c99bbb5e11146c53d1f2d0fb8ec9f8"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a00c99bbb5e11146c53d1f2d0fb8ec9f8">AT91S_TWI</a></div><div class="ttdeci">struct _AT91S_TWI AT91S_TWI</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a0eb1cfe4710bdbf3524c4c4a8794fc9a"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a0eb1cfe4710bdbf3524c4c4a8794fc9a">AT91S_CAN_MB</a></div><div class="ttdeci">struct _AT91S_CAN_MB AT91S_CAN_MB</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a129173d93ba228b7058135b73e11af75"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a129173d93ba228b7058135b73e11af75">AT91S_SSC</a></div><div class="ttdeci">struct _AT91S_SSC AT91S_SSC</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a154ef2ddb0c9134565eeba5f37cce5cd"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a154ef2ddb0c9134565eeba5f37cce5cd">AT91PS_TWI</a></div><div class="ttdeci">struct _AT91S_TWI * AT91PS_TWI</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a196274203c19a4f6d0aa6c05acd711ec"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a196274203c19a4f6d0aa6c05acd711ec">AT91PS_SSC</a></div><div class="ttdeci">struct _AT91S_SSC * AT91PS_SSC</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a1a73a399daa88a2caeeec4bc08a4dcdd"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a1a73a399daa88a2caeeec4bc08a4dcdd">AT91PS_EMAC</a></div><div class="ttdeci">struct _AT91S_EMAC * AT91PS_EMAC</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a228aba209f257d06c153fc497d1adac5"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a228aba209f257d06c153fc497d1adac5">AT91PS_WDTC</a></div><div class="ttdeci">struct _AT91S_WDTC * AT91PS_WDTC</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a276052d7bc712e5ae34d969c13ac7fc7"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a276052d7bc712e5ae34d969c13ac7fc7">AT91S_VREG</a></div><div class="ttdeci">struct _AT91S_VREG AT91S_VREG</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a2aa49057c650a9a789eb8213d817d850"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a2aa49057c650a9a789eb8213d817d850">AT91S_PWMC_CH</a></div><div class="ttdeci">struct _AT91S_PWMC_CH AT91S_PWMC_CH</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a344dcfa55108192d7b27c476264c0b9b"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a344dcfa55108192d7b27c476264c0b9b">AT91S_SPI</a></div><div class="ttdeci">struct _AT91S_SPI AT91S_SPI</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a3cfa7ec7589324df67c3d579e4c94199"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a3cfa7ec7589324df67c3d579e4c94199">AT91S_EMAC</a></div><div class="ttdeci">struct _AT91S_EMAC AT91S_EMAC</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a41e581f5b9353df3c05d1c11cb324dde"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a41e581f5b9353df3c05d1c11cb324dde">AT91PS_SPI</a></div><div class="ttdeci">struct _AT91S_SPI * AT91PS_SPI</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a45122ff97c03c6b6dfaebd3c7ae8730a"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a45122ff97c03c6b6dfaebd3c7ae8730a">AT91S_ADC</a></div><div class="ttdeci">struct _AT91S_ADC AT91S_ADC</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a46b1e324a19dd8805a2897ff94a47471"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a46b1e324a19dd8805a2897ff94a47471">AT91S_AIC</a></div><div class="ttdeci">struct _AT91S_AIC AT91S_AIC</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a4e35d5266d07c31a45e742f5bc8b403e"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a4e35d5266d07c31a45e742f5bc8b403e">AT91S_DBGU</a></div><div class="ttdeci">struct _AT91S_DBGU AT91S_DBGU</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a5925ec00e2ae763b80160cde06b050b4"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a5925ec00e2ae763b80160cde06b050b4">AT91PS_MC</a></div><div class="ttdeci">struct _AT91S_MC * AT91PS_MC</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a5dff05722462682f44e38ea32ac6a989"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a5dff05722462682f44e38ea32ac6a989">AT91S_MC</a></div><div class="ttdeci">struct _AT91S_MC AT91S_MC</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a670a1550c346c9dc0cbe1f6678921909"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a670a1550c346c9dc0cbe1f6678921909">AT91PS_TCB</a></div><div class="ttdeci">struct _AT91S_TCB * AT91PS_TCB</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a6c09eaec962659b84f2ae6b92883899b"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a6c09eaec962659b84f2ae6b92883899b">AT91PS_PMC</a></div><div class="ttdeci">struct _AT91S_PMC * AT91PS_PMC</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a6e42929dbee8f87d50e9c9b85cb02608"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a6e42929dbee8f87d50e9c9b85cb02608">AT91S_CKGR</a></div><div class="ttdeci">struct _AT91S_CKGR AT91S_CKGR</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a712ad5a1ac1bd02f3e95a7526c283ce1"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a></div><div class="ttdeci">volatile unsigned int AT91_REG</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00049">AT91SAM7X256.h:49</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a725dc103d711fd915394f531b42e07f8"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a725dc103d711fd915394f531b42e07f8">AT91PS_PWMC_CH</a></div><div class="ttdeci">struct _AT91S_PWMC_CH * AT91PS_PWMC_CH</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a75672780f3968be11be5e56b65cb504a"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a75672780f3968be11be5e56b65cb504a">AT91PS_PIO</a></div><div class="ttdeci">struct _AT91S_PIO * AT91PS_PIO</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a76455c894d6e7899035d2084328639f7"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a76455c894d6e7899035d2084328639f7">AT91PS_PITC</a></div><div class="ttdeci">struct _AT91S_PITC * AT91PS_PITC</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a7983decfa411ac2dbfe8e4d5cf06ebd2"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a7983decfa411ac2dbfe8e4d5cf06ebd2">AT91PS_RSTC</a></div><div class="ttdeci">struct _AT91S_RSTC * AT91PS_RSTC</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a81dbef95013739a5ef061116c4ed4ddb"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a81dbef95013739a5ef061116c4ed4ddb">AT91PS_CAN</a></div><div class="ttdeci">struct _AT91S_CAN * AT91PS_CAN</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a843cb895a3b4958db24eb69d3010a2bf"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a843cb895a3b4958db24eb69d3010a2bf">AT91PS_CKGR</a></div><div class="ttdeci">struct _AT91S_CKGR * AT91PS_CKGR</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a8f2b07eb280e2593187d56cf40fd4e1c"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a8f2b07eb280e2593187d56cf40fd4e1c">AT91S_PWMC</a></div><div class="ttdeci">struct _AT91S_PWMC AT91S_PWMC</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a928409d560bb9bbcf5f33a1c0ff11127"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a928409d560bb9bbcf5f33a1c0ff11127">AT91PS_VREG</a></div><div class="ttdeci">struct _AT91S_VREG * AT91PS_VREG</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a93acdc6269b56f09616c56483e7a2d76"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a93acdc6269b56f09616c56483e7a2d76">AT91PS_AIC</a></div><div class="ttdeci">struct _AT91S_AIC * AT91PS_AIC</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a94b81a35eaf1ac6e1f7956f949146f88"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a94b81a35eaf1ac6e1f7956f949146f88">AT91S_WDTC</a></div><div class="ttdeci">struct _AT91S_WDTC AT91S_WDTC</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a95eee70079408b5151b96661759c9c9c"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a95eee70079408b5151b96661759c9c9c">AT91PS_UDP</a></div><div class="ttdeci">struct _AT91S_UDP * AT91PS_UDP</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a9a75f72925e67a1048de9575e934e162"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a9a75f72925e67a1048de9575e934e162">AT91S_TC</a></div><div class="ttdeci">struct _AT91S_TC AT91S_TC</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a9e36ad41d9c4ab828f92ef505aa42ae7"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a9e36ad41d9c4ab828f92ef505aa42ae7">AT91PS_TDES</a></div><div class="ttdeci">struct _AT91S_TDES * AT91PS_TDES</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_aab4be57292f005dafdaf1b48092da300"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#aab4be57292f005dafdaf1b48092da300">AT91S_TDES</a></div><div class="ttdeci">struct _AT91S_TDES AT91S_TDES</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_ab225cc211eb5ecf188b398f1bd91f645"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ab225cc211eb5ecf188b398f1bd91f645">AT91PS_ADC</a></div><div class="ttdeci">struct _AT91S_ADC * AT91PS_ADC</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_ab80b45f1b9fd701d23c06a9e0b736c44"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ab80b45f1b9fd701d23c06a9e0b736c44">AT91S_RTTC</a></div><div class="ttdeci">struct _AT91S_RTTC AT91S_RTTC</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_ab8cace34088e2905139594bedb566d14"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ab8cace34088e2905139594bedb566d14">AT91S_PITC</a></div><div class="ttdeci">struct _AT91S_PITC AT91S_PITC</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_abb6226983fc844c8267e004b4800b792"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#abb6226983fc844c8267e004b4800b792">AT91S_TCB</a></div><div class="ttdeci">struct _AT91S_TCB AT91S_TCB</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_abc9a97dafa68890ca94a12c68b08b2bc"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#abc9a97dafa68890ca94a12c68b08b2bc">AT91S_RSTC</a></div><div class="ttdeci">struct _AT91S_RSTC AT91S_RSTC</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_abfe51da216ae435c31852efbcfa92db7"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#abfe51da216ae435c31852efbcfa92db7">AT91PS_TC</a></div><div class="ttdeci">struct _AT91S_TC * AT91PS_TC</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_ac1e8028a2b5dac67a1f1061b1e7205bb"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ac1e8028a2b5dac67a1f1061b1e7205bb">AT91PS_USART</a></div><div class="ttdeci">struct _AT91S_USART * AT91PS_USART</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_ac290e19f2410aa1e4f555344a96266ef"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ac290e19f2410aa1e4f555344a96266ef">AT91PS_AES</a></div><div class="ttdeci">struct _AT91S_AES * AT91PS_AES</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_ac4bfcdf4b5791a588326b19c503183b6"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ac4bfcdf4b5791a588326b19c503183b6">AT91S_PDC</a></div><div class="ttdeci">struct _AT91S_PDC AT91S_PDC</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_ac9133138ddc063f59485f1457f716584"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ac9133138ddc063f59485f1457f716584">AT91S_PMC</a></div><div class="ttdeci">struct _AT91S_PMC AT91S_PMC</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_ac97ba0756f8a0d170a490f8b07ebd8d1"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ac97ba0756f8a0d170a490f8b07ebd8d1">AT91PS_DBGU</a></div><div class="ttdeci">struct _AT91S_DBGU * AT91PS_DBGU</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_acac35b956ddb3f8f7ee7a7d8a2862830"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#acac35b956ddb3f8f7ee7a7d8a2862830">AT91PS_CAN_MB</a></div><div class="ttdeci">struct _AT91S_CAN_MB * AT91PS_CAN_MB</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_acd8fe8d765bbaafcf94d67f77bfda25c"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#acd8fe8d765bbaafcf94d67f77bfda25c">AT91S_USART</a></div><div class="ttdeci">struct _AT91S_USART AT91S_USART</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_ad1ad913c14abe78cc25a2f9579b061e7"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ad1ad913c14abe78cc25a2f9579b061e7">AT91PS_SYS</a></div><div class="ttdeci">struct _AT91S_SYS * AT91PS_SYS</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_ae2027ea530f1a7f50f110a6f75698863"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ae2027ea530f1a7f50f110a6f75698863">AT91PS_RTTC</a></div><div class="ttdeci">struct _AT91S_RTTC * AT91PS_RTTC</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_ae2d5d1f7b97019f8e09f28bbcc32dc12"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ae2d5d1f7b97019f8e09f28bbcc32dc12">AT91S_CAN</a></div><div class="ttdeci">struct _AT91S_CAN AT91S_CAN</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_ae381509d20d0f03dd585178d66b461e8"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ae381509d20d0f03dd585178d66b461e8">AT91S_SYS</a></div><div class="ttdeci">struct _AT91S_SYS AT91S_SYS</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_ae7774930425f585817bf65a6bea3ec94"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ae7774930425f585817bf65a6bea3ec94">AT91S_AES</a></div><div class="ttdeci">struct _AT91S_AES AT91S_AES</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_aed7a4a09673c3c21338d38d855c199ce"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#aed7a4a09673c3c21338d38d855c199ce">AT91S_UDP</a></div><div class="ttdeci">struct _AT91S_UDP AT91S_UDP</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_aedee94d81d0ea7fe2260b61094f9d128"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#aedee94d81d0ea7fe2260b61094f9d128">AT91PS_PDC</a></div><div class="ttdeci">struct _AT91S_PDC * AT91PS_PDC</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_af60e80f41df05b48b2644ef68f03e8cc"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#af60e80f41df05b48b2644ef68f03e8cc">AT91PS_PWMC</a></div><div class="ttdeci">struct _AT91S_PWMC * AT91PS_PWMC</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_affc88026ec868e47c449ba14098134ab"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#affc88026ec868e47c449ba14098134ab">AT91S_PIO</a></div><div class="ttdeci">struct _AT91S_PIO AT91S_PIO</div></div>
<div class="ttc" id="astruct___a_t91_s___a_d_c_html"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html">_AT91S_ADC</a></div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01633">AT91SAM7X256.h:1634</a></div></div>
<div class="ttc" id="astruct___a_t91_s___a_d_c_html_a03592001549aa6f76212d9fe5492f025"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#a03592001549aa6f76212d9fe5492f025">_AT91S_ADC::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[2]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01637">AT91SAM7X256.h:1637</a></div></div>
<div class="ttc" id="astruct___a_t91_s___a_d_c_html_ae30ceefa451decc6c570188f0645f2e2"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#ae30ceefa451decc6c570188f0645f2e2">_AT91S_ADC::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[44]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01654">AT91SAM7X256.h:1654</a></div></div>
<div class="ttc" id="astruct___a_t91_s___a_e_s_html"><div class="ttname"><a href="struct___a_t91_s___a_e_s.html">_AT91S_AES</a></div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01741">AT91SAM7X256.h:1742</a></div></div>
<div class="ttc" id="astruct___a_t91_s___a_e_s_html_a01d2116ba906139dcec1948ef9b9d0e6"><div class="ttname"><a href="struct___a_t91_s___a_e_s.html#a01d2116ba906139dcec1948ef9b9d0e6">_AT91S_AES::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[4]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01751">AT91SAM7X256.h:1751</a></div></div>
<div class="ttc" id="astruct___a_t91_s___a_e_s_html_a382932515ba4318badc915bb00fe8b14"><div class="ttname"><a href="struct___a_t91_s___a_e_s.html#a382932515ba4318badc915bb00fe8b14">_AT91S_AES::Reserved2</a></div><div class="ttdeci">AT91_REG Reserved2[35]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01755">AT91SAM7X256.h:1755</a></div></div>
<div class="ttc" id="astruct___a_t91_s___a_e_s_html_addafe86fd384f01d4ce0701147b9bf50"><div class="ttname"><a href="struct___a_t91_s___a_e_s.html#addafe86fd384f01d4ce0701147b9bf50">_AT91S_AES::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[2]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01745">AT91SAM7X256.h:1745</a></div></div>
<div class="ttc" id="astruct___a_t91_s___a_i_c_html"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html">_AT91S_AIC</a></div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00218">AT91SAM7X256.h:219</a></div></div>
<div class="ttc" id="astruct___a_t91_s___a_i_c_html_a0e99c4c50663bf1ea7142e40d8e911e2"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#a0e99c4c50663bf1ea7142e40d8e911e2">_AT91S_AIC::AIC_SPU</a></div><div class="ttdeci">AT91_REG AIC_SPU</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00234">AT91SAM7X256.h:234</a></div></div>
<div class="ttc" id="astruct___a_t91_s___a_i_c_html_a179b0425e4194dd6a0a2a44dfabc7d67"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#a179b0425e4194dd6a0a2a44dfabc7d67">_AT91S_AIC::AIC_IDCR</a></div><div class="ttdeci">AT91_REG AIC_IDCR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00230">AT91SAM7X256.h:230</a></div></div>
<div class="ttc" id="astruct___a_t91_s___a_i_c_html_a2784932bec9494dde08e3d63e821da50"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#a2784932bec9494dde08e3d63e821da50">_AT91S_AIC::AIC_ISCR</a></div><div class="ttdeci">AT91_REG AIC_ISCR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00232">AT91SAM7X256.h:232</a></div></div>
<div class="ttc" id="astruct___a_t91_s___a_i_c_html_a2db6d3cdd632cfa69686b5186e47b9de"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#a2db6d3cdd632cfa69686b5186e47b9de">_AT91S_AIC::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[1]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00236">AT91SAM7X256.h:236</a></div></div>
<div class="ttc" id="astruct___a_t91_s___a_i_c_html_a2eecd9e74afeac555e7b90c3594bc910"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#a2eecd9e74afeac555e7b90c3594bc910">_AT91S_AIC::AIC_IMR</a></div><div class="ttdeci">AT91_REG AIC_IMR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00226">AT91SAM7X256.h:226</a></div></div>
<div class="ttc" id="astruct___a_t91_s___a_i_c_html_a3634430d76ed81bcbd9f0b04f9c0907e"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#a3634430d76ed81bcbd9f0b04f9c0907e">_AT91S_AIC::AIC_ISR</a></div><div class="ttdeci">AT91_REG AIC_ISR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00224">AT91SAM7X256.h:224</a></div></div>
<div class="ttc" id="astruct___a_t91_s___a_i_c_html_a8e7dbf14bb5c166df24bb1d014f1a5d0"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#a8e7dbf14bb5c166df24bb1d014f1a5d0">_AT91S_AIC::AIC_ICCR</a></div><div class="ttdeci">AT91_REG AIC_ICCR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00231">AT91SAM7X256.h:231</a></div></div>
<div class="ttc" id="astruct___a_t91_s___a_i_c_html_a8f67e50f87c9ec1296d138c8823956a9"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#a8f67e50f87c9ec1296d138c8823956a9">_AT91S_AIC::AIC_SMR</a></div><div class="ttdeci">AT91_REG AIC_SMR[32]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00220">AT91SAM7X256.h:220</a></div></div>
<div class="ttc" id="astruct___a_t91_s___a_i_c_html_a9ae6e5e104c8f5a405a1792e5126236a"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#a9ae6e5e104c8f5a405a1792e5126236a">_AT91S_AIC::AIC_IPR</a></div><div class="ttdeci">AT91_REG AIC_IPR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00225">AT91SAM7X256.h:225</a></div></div>
<div class="ttc" id="astruct___a_t91_s___a_i_c_html_aaaee23426dcf3698e52ba1953ac4a752"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#aaaee23426dcf3698e52ba1953ac4a752">_AT91S_AIC::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[2]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00228">AT91SAM7X256.h:228</a></div></div>
<div class="ttc" id="astruct___a_t91_s___a_i_c_html_aab87ea86f3a65a32f8d4c788cc8c56ae"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#aab87ea86f3a65a32f8d4c788cc8c56ae">_AT91S_AIC::AIC_SVR</a></div><div class="ttdeci">AT91_REG AIC_SVR[32]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00221">AT91SAM7X256.h:221</a></div></div>
<div class="ttc" id="astruct___a_t91_s___a_i_c_html_ac1e7c71a265c9818fe96b59796aaed7e"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#ac1e7c71a265c9818fe96b59796aaed7e">_AT91S_AIC::AIC_CISR</a></div><div class="ttdeci">AT91_REG AIC_CISR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00227">AT91SAM7X256.h:227</a></div></div>
<div class="ttc" id="astruct___a_t91_s___a_i_c_html_ac3170bea6bdb66db30d2c0aea2d6e262"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#ac3170bea6bdb66db30d2c0aea2d6e262">_AT91S_AIC::AIC_FFSR</a></div><div class="ttdeci">AT91_REG AIC_FFSR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00239">AT91SAM7X256.h:239</a></div></div>
<div class="ttc" id="astruct___a_t91_s___a_i_c_html_ac37f1ca270fc1c2ba4857b5f9c763176"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#ac37f1ca270fc1c2ba4857b5f9c763176">_AT91S_AIC::AIC_IECR</a></div><div class="ttdeci">AT91_REG AIC_IECR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00229">AT91SAM7X256.h:229</a></div></div>
<div class="ttc" id="astruct___a_t91_s___a_i_c_html_accca387631438422260c8a8652800eed"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#accca387631438422260c8a8652800eed">_AT91S_AIC::AIC_FVR</a></div><div class="ttdeci">AT91_REG AIC_FVR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00223">AT91SAM7X256.h:223</a></div></div>
<div class="ttc" id="astruct___a_t91_s___a_i_c_html_ad0b62db4d5490f3f3868fc10e36d300c"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#ad0b62db4d5490f3f3868fc10e36d300c">_AT91S_AIC::AIC_FFER</a></div><div class="ttdeci">AT91_REG AIC_FFER</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00237">AT91SAM7X256.h:237</a></div></div>
<div class="ttc" id="astruct___a_t91_s___a_i_c_html_ad50d494de6fc6381f1f98ca95019f2a4"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#ad50d494de6fc6381f1f98ca95019f2a4">_AT91S_AIC::AIC_DCR</a></div><div class="ttdeci">AT91_REG AIC_DCR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00235">AT91SAM7X256.h:235</a></div></div>
<div class="ttc" id="astruct___a_t91_s___a_i_c_html_adbed024b2ed1aa309d77ed69db0cbcc9"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#adbed024b2ed1aa309d77ed69db0cbcc9">_AT91S_AIC::AIC_EOICR</a></div><div class="ttdeci">AT91_REG AIC_EOICR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00233">AT91SAM7X256.h:233</a></div></div>
<div class="ttc" id="astruct___a_t91_s___a_i_c_html_af105953c155379836fce666eef37501b"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#af105953c155379836fce666eef37501b">_AT91S_AIC::AIC_IVR</a></div><div class="ttdeci">AT91_REG AIC_IVR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00222">AT91SAM7X256.h:222</a></div></div>
<div class="ttc" id="astruct___a_t91_s___a_i_c_html_af9790a9208a6ae1554938439df1872d3"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#af9790a9208a6ae1554938439df1872d3">_AT91S_AIC::AIC_FFDR</a></div><div class="ttdeci">AT91_REG AIC_FFDR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00238">AT91SAM7X256.h:238</a></div></div>
<div class="ttc" id="astruct___a_t91_s___c_a_n___m_b_html"><div class="ttname"><a href="struct___a_t91_s___c_a_n___m_b.html">_AT91S_CAN_MB</a></div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01341">AT91SAM7X256.h:1342</a></div></div>
<div class="ttc" id="astruct___a_t91_s___c_a_n_html"><div class="ttname"><a href="struct___a_t91_s___c_a_n.html">_AT91S_CAN</a></div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01385">AT91SAM7X256.h:1386</a></div></div>
<div class="ttc" id="astruct___a_t91_s___c_a_n_html_aa484c0a5edaaa8a76f2d40990ddfb9b4"><div class="ttname"><a href="struct___a_t91_s___c_a_n.html#aa484c0a5edaaa8a76f2d40990ddfb9b4">_AT91S_CAN::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[64]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01400">AT91SAM7X256.h:1400</a></div></div>
<div class="ttc" id="astruct___a_t91_s___c_a_n_html_ad7db5c06f86189df26db1ff343078571"><div class="ttname"><a href="struct___a_t91_s___c_a_n.html#ad7db5c06f86189df26db1ff343078571">_AT91S_CAN::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[52]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01398">AT91SAM7X256.h:1398</a></div></div>
<div class="ttc" id="astruct___a_t91_s___c_k_g_r_html"><div class="ttname"><a href="struct___a_t91_s___c_k_g_r.html">_AT91S_CKGR</a></div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00401">AT91SAM7X256.h:402</a></div></div>
<div class="ttc" id="astruct___a_t91_s___c_k_g_r_html_a3c4048178d861a2361da69de58886823"><div class="ttname"><a href="struct___a_t91_s___c_k_g_r.html#a3c4048178d861a2361da69de58886823">_AT91S_CKGR::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[1]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00405">AT91SAM7X256.h:405</a></div></div>
<div class="ttc" id="astruct___a_t91_s___c_k_g_r_html_a8ab395fa84b6a94bd6df0ab1aafc42ab"><div class="ttname"><a href="struct___a_t91_s___c_k_g_r.html#a8ab395fa84b6a94bd6df0ab1aafc42ab">_AT91S_CKGR::CKGR_PLLR</a></div><div class="ttdeci">AT91_REG CKGR_PLLR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00406">AT91SAM7X256.h:406</a></div></div>
<div class="ttc" id="astruct___a_t91_s___c_k_g_r_html_ab4c63bf05ff53bad7f78ed2ffee2c7c4"><div class="ttname"><a href="struct___a_t91_s___c_k_g_r.html#ab4c63bf05ff53bad7f78ed2ffee2c7c4">_AT91S_CKGR::CKGR_MOR</a></div><div class="ttdeci">AT91_REG CKGR_MOR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00403">AT91SAM7X256.h:403</a></div></div>
<div class="ttc" id="astruct___a_t91_s___c_k_g_r_html_abba73a5875971576af24c443dca3703c"><div class="ttname"><a href="struct___a_t91_s___c_k_g_r.html#abba73a5875971576af24c443dca3703c">_AT91S_CKGR::CKGR_MCFR</a></div><div class="ttdeci">AT91_REG CKGR_MCFR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00404">AT91SAM7X256.h:404</a></div></div>
<div class="ttc" id="astruct___a_t91_s___d_b_g_u_html"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html">_AT91S_DBGU</a></div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00287">AT91SAM7X256.h:288</a></div></div>
<div class="ttc" id="astruct___a_t91_s___d_b_g_u_html_a255e0adaab84068d3bdf2540d73e8743"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#a255e0adaab84068d3bdf2540d73e8743">_AT91S_DBGU::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[7]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00298">AT91SAM7X256.h:298</a></div></div>
<div class="ttc" id="astruct___a_t91_s___d_b_g_u_html_a764beffd3dfa2994117ce80ec178ac8a"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#a764beffd3dfa2994117ce80ec178ac8a">_AT91S_DBGU::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[45]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00302">AT91SAM7X256.h:302</a></div></div>
<div class="ttc" id="astruct___a_t91_s___e_m_a_c_html"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html">_AT91S_EMAC</a></div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01484">AT91SAM7X256.h:1485</a></div></div>
<div class="ttc" id="astruct___a_t91_s___e_m_a_c_html_ad18629e06269c2dd5e5fa739f477b9bd"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html#ad18629e06269c2dd5e5fa739f477b9bd">_AT91S_EMAC::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[13]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01535">AT91SAM7X256.h:1535</a></div></div>
<div class="ttc" id="astruct___a_t91_s___e_m_a_c_html_afe82bab0fca2b9327958105138c7ceb9"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html#afe82bab0fca2b9327958105138c7ceb9">_AT91S_EMAC::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[2]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01489">AT91SAM7X256.h:1489</a></div></div>
<div class="ttc" id="astruct___a_t91_s___m_c_html"><div class="ttname"><a href="struct___a_t91_s___m_c.html">_AT91S_MC</a></div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00616">AT91SAM7X256.h:617</a></div></div>
<div class="ttc" id="astruct___a_t91_s___m_c_html_a582ab62c12a101ecabef840aea6af54b"><div class="ttname"><a href="struct___a_t91_s___m_c.html#a582ab62c12a101ecabef840aea6af54b">_AT91S_MC::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[21]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00621">AT91SAM7X256.h:621</a></div></div>
<div class="ttc" id="astruct___a_t91_s___p_d_c_html"><div class="ttname"><a href="struct___a_t91_s___p_d_c.html">_AT91S_PDC</a></div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00263">AT91SAM7X256.h:264</a></div></div>
<div class="ttc" id="astruct___a_t91_s___p_i_o_html"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html">_AT91S_PIO</a></div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00358">AT91SAM7X256.h:359</a></div></div>
<div class="ttc" id="astruct___a_t91_s___p_i_o_html_a04904720c11b78e63134fadf6a71f4fc"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a04904720c11b78e63134fadf6a71f4fc">_AT91S_PIO::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[1]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00363">AT91SAM7X256.h:363</a></div></div>
<div class="ttc" id="astruct___a_t91_s___p_i_o_html_a826b47fcd00f5cc0e24e4dd1d945ee62"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a826b47fcd00f5cc0e24e4dd1d945ee62">_AT91S_PIO::Reserved4</a></div><div class="ttdeci">AT91_REG Reserved4[1]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00387">AT91SAM7X256.h:387</a></div></div>
<div class="ttc" id="astruct___a_t91_s___p_i_o_html_a8d0eed279cd1fcc9d0d9d22e5f6e4d15"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a8d0eed279cd1fcc9d0d9d22e5f6e4d15">_AT91S_PIO::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[1]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00367">AT91SAM7X256.h:367</a></div></div>
<div class="ttc" id="astruct___a_t91_s___p_i_o_html_ac88b41ba83ed5fb1c7f281c88348c604"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#ac88b41ba83ed5fb1c7f281c88348c604">_AT91S_PIO::Reserved5</a></div><div class="ttdeci">AT91_REG Reserved5[9]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00391">AT91SAM7X256.h:391</a></div></div>
<div class="ttc" id="astruct___a_t91_s___p_i_o_html_ad2620a66d1ff140dabc2d6ea26c837a9"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#ad2620a66d1ff140dabc2d6ea26c837a9">_AT91S_PIO::Reserved3</a></div><div class="ttdeci">AT91_REG Reserved3[1]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00383">AT91SAM7X256.h:383</a></div></div>
<div class="ttc" id="astruct___a_t91_s___p_i_o_html_aff721192edce1be478138f33180ed9ed"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#aff721192edce1be478138f33180ed9ed">_AT91S_PIO::Reserved2</a></div><div class="ttdeci">AT91_REG Reserved2[1]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00371">AT91SAM7X256.h:371</a></div></div>
<div class="ttc" id="astruct___a_t91_s___p_i_t_c_html"><div class="ttname"><a href="struct___a_t91_s___p_i_t_c.html">_AT91S_PITC</a></div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00557">AT91SAM7X256.h:558</a></div></div>
<div class="ttc" id="astruct___a_t91_s___p_m_c_html"><div class="ttname"><a href="struct___a_t91_s___p_m_c.html">_AT91S_PMC</a></div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00435">AT91SAM7X256.h:436</a></div></div>
<div class="ttc" id="astruct___a_t91_s___p_m_c_html_a02606d2b8a0950a0c616d5572d2e5a18"><div class="ttname"><a href="struct___a_t91_s___p_m_c.html#a02606d2b8a0950a0c616d5572d2e5a18">_AT91S_PMC::Reserved3</a></div><div class="ttdeci">AT91_REG Reserved3[3]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00450">AT91SAM7X256.h:450</a></div></div>
<div class="ttc" id="astruct___a_t91_s___p_m_c_html_a41029227f612f1bf9f802d606fee55af"><div class="ttname"><a href="struct___a_t91_s___p_m_c.html#a41029227f612f1bf9f802d606fee55af">_AT91S_PMC::Reserved2</a></div><div class="ttdeci">AT91_REG Reserved2[1]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00447">AT91SAM7X256.h:447</a></div></div>
<div class="ttc" id="astruct___a_t91_s___p_m_c_html_a6dbc41bb71cb9ab7d7ed78443ca80238"><div class="ttname"><a href="struct___a_t91_s___p_m_c.html#a6dbc41bb71cb9ab7d7ed78443ca80238">_AT91S_PMC::Reserved4</a></div><div class="ttdeci">AT91_REG Reserved4[4]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00452">AT91SAM7X256.h:452</a></div></div>
<div class="ttc" id="astruct___a_t91_s___p_m_c_html_aae3bfa4a88c29f53b43ad4d6fde4b6ee"><div class="ttname"><a href="struct___a_t91_s___p_m_c.html#aae3bfa4a88c29f53b43ad4d6fde4b6ee">_AT91S_PMC::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[1]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00440">AT91SAM7X256.h:440</a></div></div>
<div class="ttc" id="astruct___a_t91_s___p_m_c_html_ac82dc0a86cbd07091bbd7a385dde5c16"><div class="ttname"><a href="struct___a_t91_s___p_m_c.html#ac82dc0a86cbd07091bbd7a385dde5c16">_AT91S_PMC::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[1]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00444">AT91SAM7X256.h:444</a></div></div>
<div class="ttc" id="astruct___a_t91_s___p_w_m_c___c_h_html"><div class="ttname"><a href="struct___a_t91_s___p_w_m_c___c_h.html">_AT91S_PWMC_CH</a></div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01022">AT91SAM7X256.h:1023</a></div></div>
<div class="ttc" id="astruct___a_t91_s___p_w_m_c_html"><div class="ttname"><a href="struct___a_t91_s___p_w_m_c.html">_AT91S_PWMC</a></div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01052">AT91SAM7X256.h:1053</a></div></div>
<div class="ttc" id="astruct___a_t91_s___p_w_m_c_html_a1baa67c9707aeee68147f9d39fa6fb4e"><div class="ttname"><a href="struct___a_t91_s___p_w_m_c.html#a1baa67c9707aeee68147f9d39fa6fb4e">_AT91S_PWMC::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[55]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01062">AT91SAM7X256.h:1062</a></div></div>
<div class="ttc" id="astruct___a_t91_s___p_w_m_c_html_ac122daa3cb4b2bf33d016fc54dab8fff"><div class="ttname"><a href="struct___a_t91_s___p_w_m_c.html#ac122daa3cb4b2bf33d016fc54dab8fff">_AT91S_PWMC::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[64]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01064">AT91SAM7X256.h:1064</a></div></div>
<div class="ttc" id="astruct___a_t91_s___r_s_t_c_html"><div class="ttname"><a href="struct___a_t91_s___r_s_t_c.html">_AT91S_RSTC</a></div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00500">AT91SAM7X256.h:501</a></div></div>
<div class="ttc" id="astruct___a_t91_s___r_t_t_c_html"><div class="ttname"><a href="struct___a_t91_s___r_t_t_c.html">_AT91S_RTTC</a></div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00533">AT91SAM7X256.h:534</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_p_i_html"><div class="ttname"><a href="struct___a_t91_s___s_p_i.html">_AT91S_SPI</a></div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00697">AT91SAM7X256.h:698</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_p_i_html_a1bb30be3714bf821c53f14301f302027"><div class="ttname"><a href="struct___a_t91_s___s_p_i.html#a1bb30be3714bf821c53f14301f302027">_AT91S_SPI::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[4]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00707">AT91SAM7X256.h:707</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_p_i_html_a324199fd9f95b29e321b856b9ac9c277"><div class="ttname"><a href="struct___a_t91_s___s_p_i.html#a324199fd9f95b29e321b856b9ac9c277">_AT91S_SPI::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[48]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00709">AT91SAM7X256.h:709</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_s_c_html"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html">_AT91S_SSC</a></div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00876">AT91SAM7X256.h:877</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_s_c_html_a092b8606a90cce33314e4d65d468e72c"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#a092b8606a90cce33314e4d65d468e72c">_AT91S_SSC::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[2]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00887">AT91SAM7X256.h:887</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_s_c_html_a24c5fdc79496c38c524aaf04e7f1f9a7"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#a24c5fdc79496c38c524aaf04e7f1f9a7">_AT91S_SSC::Reserved2</a></div><div class="ttdeci">AT91_REG Reserved2[2]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00890">AT91SAM7X256.h:890</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_s_c_html_a693b96e74d50346a96aae2d31cbf1169"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#a693b96e74d50346a96aae2d31cbf1169">_AT91S_SSC::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[2]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00880">AT91SAM7X256.h:880</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_s_c_html_ac6dd166602bbbde9b80d06065604af3a"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#ac6dd166602bbbde9b80d06065604af3a">_AT91S_SSC::Reserved3</a></div><div class="ttdeci">AT91_REG Reserved3[44]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00895">AT91SAM7X256.h:895</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html">_AT91S_SYS</a></div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00054">AT91SAM7X256.h:55</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a00e1feec91e82c62d69767a5edb519d0"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a00e1feec91e82c62d69767a5edb519d0">_AT91S_SYS::PIOA_OER</a></div><div class="ttdeci">AT91_REG PIOA_OER</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00106">AT91SAM7X256.h:106</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a0102ddfa3880dedcd952195bda899d28"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a0102ddfa3880dedcd952195bda899d28">_AT91S_SYS::PIOB_BSR</a></div><div class="ttdeci">AT91_REG PIOB_BSR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00167">AT91SAM7X256.h:167</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a01077f44487c7d610f8ff9896875bb14"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a01077f44487c7d610f8ff9896875bb14">_AT91S_SYS::DBGU_MR</a></div><div class="ttdeci">AT91_REG DBGU_MR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00078">AT91SAM7X256.h:78</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a02009c907e1c2949212524d57eff62f3"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a02009c907e1c2949212524d57eff62f3">_AT91S_SYS::PIOA_IFDR</a></div><div class="ttdeci">AT91_REG PIOA_IFDR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00111">AT91SAM7X256.h:111</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a02c5936057d42f84634f10f188fd4335"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a02c5936057d42f84634f10f188fd4335">_AT91S_SYS::RTTC_RTSR</a></div><div class="ttdeci">AT91_REG RTTC_RTSR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00202">AT91SAM7X256.h:202</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a057557aeac77a431b57d15eb21054709"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a057557aeac77a431b57d15eb21054709">_AT91S_SYS::DBGU_IMR</a></div><div class="ttdeci">AT91_REG DBGU_IMR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00081">AT91SAM7X256.h:81</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a05e8938bde3ecd781749a5b9539598fb"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a05e8938bde3ecd781749a5b9539598fb">_AT91S_SYS::WDTC_WDCR</a></div><div class="ttdeci">AT91_REG WDTC_WDCR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00207">AT91SAM7X256.h:207</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a07e418665c8f21c9fb4d5ea7086dbbba"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a07e418665c8f21c9fb4d5ea7086dbbba">_AT91S_SYS::Reserved20</a></div><div class="ttdeci">AT91_REG Reserved20[1]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00177">AT91SAM7X256.h:177</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a093022bc266aa23862995958e372d6c5"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a093022bc266aa23862995958e372d6c5">_AT91S_SYS::AIC_ICCR</a></div><div class="ttdeci">AT91_REG AIC_ICCR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00067">AT91SAM7X256.h:67</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a0a74a56c5c5b247ea8bdc103cf69de93"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a0a74a56c5c5b247ea8bdc103cf69de93">_AT91S_SYS::PMC_SCSR</a></div><div class="ttdeci">AT91_REG PMC_SCSR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00176">AT91SAM7X256.h:176</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a0ab32b91d345d283128bce674c0582a4"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a0ab32b91d345d283128bce674c0582a4">_AT91S_SYS::Reserved2</a></div><div class="ttdeci">AT91_REG Reserved2[45]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00076">AT91SAM7X256.h:76</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a0bf8012e1d5c7f1dae1aacbf7b3e9c8b"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a0bf8012e1d5c7f1dae1aacbf7b3e9c8b">_AT91S_SYS::AIC_FFER</a></div><div class="ttdeci">AT91_REG AIC_FFER</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00073">AT91SAM7X256.h:73</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a0cd4fb0b8075a0a73e5775b603f7847c"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a0cd4fb0b8075a0a73e5775b603f7847c">_AT91S_SYS::PIOA_SODR</a></div><div class="ttdeci">AT91_REG PIOA_SODR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00114">AT91SAM7X256.h:114</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a12bc99626b381e1e6446dd358b44bb30"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a12bc99626b381e1e6446dd358b44bb30">_AT91S_SYS::PIOB_IER</a></div><div class="ttdeci">AT91_REG PIOB_IER</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00154">AT91SAM7X256.h:154</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a13cecafc8a74c8fa3585626d0265876c"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a13cecafc8a74c8fa3585626d0265876c">_AT91S_SYS::PITC_PIVR</a></div><div class="ttdeci">AT91_REG PITC_PIVR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00205">AT91SAM7X256.h:205</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a140445d0277ce5fd0efdbc6d5e7b1492"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a140445d0277ce5fd0efdbc6d5e7b1492">_AT91S_SYS::Reserved4</a></div><div class="ttdeci">AT91_REG Reserved4[45]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00090">AT91SAM7X256.h:90</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a142964c19d1935a2a339aac4d94a3373"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a142964c19d1935a2a339aac4d94a3373">_AT91S_SYS::PIOB_MDSR</a></div><div class="ttdeci">AT91_REG PIOB_MDSR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00160">AT91SAM7X256.h:160</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a15b107f8d769a3c10fbae2013cc97fc5"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a15b107f8d769a3c10fbae2013cc97fc5">_AT91S_SYS::DBGU_THR</a></div><div class="ttdeci">AT91_REG DBGU_THR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00084">AT91SAM7X256.h:84</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a1a9162d741cb514f05ad6d02136b17fa"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a1a9162d741cb514f05ad6d02136b17fa">_AT91S_SYS::Reserved22</a></div><div class="ttdeci">AT91_REG Reserved22[1]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00184">AT91SAM7X256.h:184</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a1ac52db57a321dbd5cb2d62e2a44ba73"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a1ac52db57a321dbd5cb2d62e2a44ba73">_AT91S_SYS::DBGU_RPR</a></div><div class="ttdeci">AT91_REG DBGU_RPR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00091">AT91SAM7X256.h:91</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a1b583e863c3624110adb15846ef78427"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a1b583e863c3624110adb15846ef78427">_AT91S_SYS::AIC_SVR</a></div><div class="ttdeci">AT91_REG AIC_SVR[32]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00057">AT91SAM7X256.h:57</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a1b7b97cae0d26dc1d40ac40c1fcf7d8a"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a1b7b97cae0d26dc1d40ac40c1fcf7d8a">_AT91S_SYS::PIOB_PER</a></div><div class="ttdeci">AT91_REG PIOB_PER</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00138">AT91SAM7X256.h:138</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a1e2aa75c32f3dccf680af85eed50e1a1"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a1e2aa75c32f3dccf680af85eed50e1a1">_AT91S_SYS::PIOA_CODR</a></div><div class="ttdeci">AT91_REG PIOA_CODR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00115">AT91SAM7X256.h:115</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a1f98f1e8266ffb2aa5ac1cba0f4ce0d4"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a1f98f1e8266ffb2aa5ac1cba0f4ce0d4">_AT91S_SYS::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[2]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00064">AT91SAM7X256.h:64</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a1f9e83abdf757767ecd653df04de7eed"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a1f9e83abdf757767ecd653df04de7eed">_AT91S_SYS::PIOA_PER</a></div><div class="ttdeci">AT91_REG PIOA_PER</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00102">AT91SAM7X256.h:102</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a2205b60f5430c699fad71220f15b19c3"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a2205b60f5430c699fad71220f15b19c3">_AT91S_SYS::RTTC_RTMR</a></div><div class="ttdeci">AT91_REG RTTC_RTMR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00199">AT91SAM7X256.h:199</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a24b726ec8df3aa24ccaea5462a7a1bcd"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a24b726ec8df3aa24ccaea5462a7a1bcd">_AT91S_SYS::PIOA_PPUSR</a></div><div class="ttdeci">AT91_REG PIOA_PPUSR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00128">AT91SAM7X256.h:128</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a24e5233d7ec9c2daed8dc29aeac22ce1"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a24e5233d7ec9c2daed8dc29aeac22ce1">_AT91S_SYS::AIC_IVR</a></div><div class="ttdeci">AT91_REG AIC_IVR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00058">AT91SAM7X256.h:58</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a26830945a69e445b4e9ef75765b780c2"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a26830945a69e445b4e9ef75765b780c2">_AT91S_SYS::PIOA_BSR</a></div><div class="ttdeci">AT91_REG PIOA_BSR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00131">AT91SAM7X256.h:131</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a2713716d82e126b18ab58955ad580129"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a2713716d82e126b18ab58955ad580129">_AT91S_SYS::DBGU_PTSR</a></div><div class="ttdeci">AT91_REG DBGU_PTSR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00100">AT91SAM7X256.h:100</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a2875919b691abc3ac2a71c8a33b29bbd"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a2875919b691abc3ac2a71c8a33b29bbd">_AT91S_SYS::PIOB_PDR</a></div><div class="ttdeci">AT91_REG PIOB_PDR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00139">AT91SAM7X256.h:139</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a29bd4f4a73787c58be4bc49cd430f6ab"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a29bd4f4a73787c58be4bc49cd430f6ab">_AT91S_SYS::DBGU_RNPR</a></div><div class="ttdeci">AT91_REG DBGU_RNPR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00095">AT91SAM7X256.h:95</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a2ad968179201cc6a96856f7ad879bcb1"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a2ad968179201cc6a96856f7ad879bcb1">_AT91S_SYS::Reserved15</a></div><div class="ttdeci">AT91_REG Reserved15[1]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00149">AT91SAM7X256.h:149</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a2c724987deb4340ddfbe9c87dc4348f3"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a2c724987deb4340ddfbe9c87dc4348f3">_AT91S_SYS::PMC_MCKR</a></div><div class="ttdeci">AT91_REG PMC_MCKR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00186">AT91SAM7X256.h:186</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a2cb3f0f5cb2cdb8fb77f26cec06d044b"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a2cb3f0f5cb2cdb8fb77f26cec06d044b">_AT91S_SYS::PIOB_SODR</a></div><div class="ttdeci">AT91_REG PIOB_SODR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00150">AT91SAM7X256.h:150</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a2d2d7acefce9491f531b0dab2923b336"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a2d2d7acefce9491f531b0dab2923b336">_AT91S_SYS::DBGU_IER</a></div><div class="ttdeci">AT91_REG DBGU_IER</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00079">AT91SAM7X256.h:79</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a2d92f48e5b842c2c77f134b979fd2bc7"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a2d92f48e5b842c2c77f134b979fd2bc7">_AT91S_SYS::AIC_FVR</a></div><div class="ttdeci">AT91_REG AIC_FVR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00059">AT91SAM7X256.h:59</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a2ee678ea706c05591510150b6faf4d8c"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a2ee678ea706c05591510150b6faf4d8c">_AT91S_SYS::PIOB_PPUDR</a></div><div class="ttdeci">AT91_REG PIOB_PPUDR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00162">AT91SAM7X256.h:162</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a2f6e0a16409471a92afa7209566ceae5"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a2f6e0a16409471a92afa7209566ceae5">_AT91S_SYS::AIC_IECR</a></div><div class="ttdeci">AT91_REG AIC_IECR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00065">AT91SAM7X256.h:65</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a301b9aec5a9c3f09f2c1246ec09b2191"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a301b9aec5a9c3f09f2c1246ec09b2191">_AT91S_SYS::Reserved6</a></div><div class="ttdeci">AT91_REG Reserved6[1]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00105">AT91SAM7X256.h:105</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a30542b10aea6dbb266e67ff25259a09f"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a30542b10aea6dbb266e67ff25259a09f">_AT91S_SYS::PIOB_IFER</a></div><div class="ttdeci">AT91_REG PIOB_IFER</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00146">AT91SAM7X256.h:146</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a332eead065a95b97bac9103a6b333d84"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a332eead065a95b97bac9103a6b333d84">_AT91S_SYS::DBGU_TPR</a></div><div class="ttdeci">AT91_REG DBGU_TPR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00093">AT91SAM7X256.h:93</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a3387f8e5edd3ec827ed68f194b7c7b0e"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a3387f8e5edd3ec827ed68f194b7c7b0e">_AT91S_SYS::PMC_PCSR</a></div><div class="ttdeci">AT91_REG PMC_PCSR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00180">AT91SAM7X256.h:180</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a33e3a1625cd80cc9d0af375189fbf53c"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a33e3a1625cd80cc9d0af375189fbf53c">_AT91S_SYS::PIOA_ODSR</a></div><div class="ttdeci">AT91_REG PIOA_ODSR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00116">AT91SAM7X256.h:116</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a34140b3d87ae6c3b7be4b8d6b3774273"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a34140b3d87ae6c3b7be4b8d6b3774273">_AT91S_SYS::PIOB_OSR</a></div><div class="ttdeci">AT91_REG PIOB_OSR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00144">AT91SAM7X256.h:144</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a346857ca9c9eab8d9ff49503dd2ad99f"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a346857ca9c9eab8d9ff49503dd2ad99f">_AT91S_SYS::PIOB_PDSR</a></div><div class="ttdeci">AT91_REG PIOB_PDSR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00153">AT91SAM7X256.h:153</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a34e8479d9c349a28b1c85fd2263a971e"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a34e8479d9c349a28b1c85fd2263a971e">_AT91S_SYS::PIOB_IDR</a></div><div class="ttdeci">AT91_REG PIOB_IDR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00155">AT91SAM7X256.h:155</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a36ef1a3079442f8ae3970589a54a5632"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a36ef1a3079442f8ae3970589a54a5632">_AT91S_SYS::AIC_DCR</a></div><div class="ttdeci">AT91_REG AIC_DCR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00071">AT91SAM7X256.h:71</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a37685b4d8e1ba856cd6a7b425fb61df7"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a37685b4d8e1ba856cd6a7b425fb61df7">_AT91S_SYS::Reserved27</a></div><div class="ttdeci">AT91_REG Reserved27[5]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00210">AT91SAM7X256.h:210</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a3785e8bb4091831a8bc0d0a1197a5913"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a3785e8bb4091831a8bc0d0a1197a5913">_AT91S_SYS::PIOA_IFER</a></div><div class="ttdeci">AT91_REG PIOA_IFER</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00110">AT91SAM7X256.h:110</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a3abb6bca64e2f7729cd211dbfc89e204"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a3abb6bca64e2f7729cd211dbfc89e204">_AT91S_SYS::PIOB_OWDR</a></div><div class="ttdeci">AT91_REG PIOB_OWDR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00171">AT91SAM7X256.h:171</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a3b8a3f8dc5b9813837f1fed19b73b4f0"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a3b8a3f8dc5b9813837f1fed19b73b4f0">_AT91S_SYS::PIOB_OWER</a></div><div class="ttdeci">AT91_REG PIOB_OWER</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00170">AT91SAM7X256.h:170</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a3d2f9b0e120c0b41ed76fa0187b53bf9"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a3d2f9b0e120c0b41ed76fa0187b53bf9">_AT91S_SYS::Reserved19</a></div><div class="ttdeci">AT91_REG Reserved19[341]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00173">AT91SAM7X256.h:173</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a3dd24840dea36caca6ec5658a16c260e"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a3dd24840dea36caca6ec5658a16c260e">_AT91S_SYS::PMC_MCFR</a></div><div class="ttdeci">AT91_REG PMC_MCFR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00183">AT91SAM7X256.h:183</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a3df4b5315a722fac84c99b1507166414"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a3df4b5315a722fac84c99b1507166414">_AT91S_SYS::PIOB_IMR</a></div><div class="ttdeci">AT91_REG PIOB_IMR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00156">AT91SAM7X256.h:156</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a3f9cd9240d2ef420bde177634403dcc1"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a3f9cd9240d2ef420bde177634403dcc1">_AT91S_SYS::PMC_SR</a></div><div class="ttdeci">AT91_REG PMC_SR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00192">AT91SAM7X256.h:192</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a41c7a9cb4b2b9c5c97ef4a6d2dfc8931"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a41c7a9cb4b2b9c5c97ef4a6d2dfc8931">_AT91S_SYS::PMC_MOR</a></div><div class="ttdeci">AT91_REG PMC_MOR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00182">AT91SAM7X256.h:182</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a42bdd3bc3edb9d4a55eaeff2d6e9f7e5"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a42bdd3bc3edb9d4a55eaeff2d6e9f7e5">_AT91S_SYS::PIOB_ISR</a></div><div class="ttdeci">AT91_REG PIOB_ISR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00157">AT91SAM7X256.h:157</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a43b1e4fb64ff7cd9e7d6bc61d880fb0e"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a43b1e4fb64ff7cd9e7d6bc61d880fb0e">_AT91S_SYS::PIOA_PPUDR</a></div><div class="ttdeci">AT91_REG PIOA_PPUDR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00126">AT91SAM7X256.h:126</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a489398e0b62047691c8396ad06e986ef"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a489398e0b62047691c8396ad06e986ef">_AT91S_SYS::Reserved21</a></div><div class="ttdeci">AT91_REG Reserved21[1]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00181">AT91SAM7X256.h:181</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a4cbb592d8e43a89352ccc5429576885c"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a4cbb592d8e43a89352ccc5429576885c">_AT91S_SYS::Reserved26</a></div><div class="ttdeci">AT91_REG Reserved26[5]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00198">AT91SAM7X256.h:198</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a4d8fc518dc61ff1111218ddab9c7a841"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a4d8fc518dc61ff1111218ddab9c7a841">_AT91S_SYS::PIOB_PPUSR</a></div><div class="ttdeci">AT91_REG PIOB_PPUSR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00164">AT91SAM7X256.h:164</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a4df284a3785ae9423da1d3bd1f23f800"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a4df284a3785ae9423da1d3bd1f23f800">_AT91S_SYS::PIOA_PSR</a></div><div class="ttdeci">AT91_REG PIOA_PSR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00104">AT91SAM7X256.h:104</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a4efdcbc14c8c6c4da09911bdc8401748"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a4efdcbc14c8c6c4da09911bdc8401748">_AT91S_SYS::VREG_MR</a></div><div class="ttdeci">AT91_REG VREG_MR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00211">AT91SAM7X256.h:211</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a4f3fd7ed6d469aeb787ce7acdd8647e6"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a4f3fd7ed6d469aeb787ce7acdd8647e6">_AT91S_SYS::PMC_IDR</a></div><div class="ttdeci">AT91_REG PMC_IDR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00191">AT91SAM7X256.h:191</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a4f92c37690efa2dc448901e3d194292f"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a4f92c37690efa2dc448901e3d194292f">_AT91S_SYS::Reserved3</a></div><div class="ttdeci">AT91_REG Reserved3[7]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00086">AT91SAM7X256.h:86</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a4fce9ab2280100817b3cc5d8fafc58a2"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a4fce9ab2280100817b3cc5d8fafc58a2">_AT91S_SYS::PIOB_ABSR</a></div><div class="ttdeci">AT91_REG PIOB_ABSR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00168">AT91SAM7X256.h:168</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a4fe0d5bb6879d39d1f2709d7be4cf0d9"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a4fe0d5bb6879d39d1f2709d7be4cf0d9">_AT91S_SYS::PIOA_OWDR</a></div><div class="ttdeci">AT91_REG PIOA_OWDR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00135">AT91SAM7X256.h:135</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a50a268df275ae275a36ae16b1104c389"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a50a268df275ae275a36ae16b1104c389">_AT91S_SYS::RSTC_RCR</a></div><div class="ttdeci">AT91_REG RSTC_RCR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00195">AT91SAM7X256.h:195</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a556b96c91a5a7ebbfa8e11a02be83e48"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a556b96c91a5a7ebbfa8e11a02be83e48">_AT91S_SYS::DBGU_RHR</a></div><div class="ttdeci">AT91_REG DBGU_RHR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00083">AT91SAM7X256.h:83</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a56aee1459577cfd1d6e75580ada359b3"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a56aee1459577cfd1d6e75580ada359b3">_AT91S_SYS::DBGU_CSR</a></div><div class="ttdeci">AT91_REG DBGU_CSR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00082">AT91SAM7X256.h:82</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a571a3b496f349c04d930abbb45adf942"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a571a3b496f349c04d930abbb45adf942">_AT91S_SYS::AIC_CISR</a></div><div class="ttdeci">AT91_REG AIC_CISR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00063">AT91SAM7X256.h:63</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a5b5b479df0bf494d04bfbcc0035ce88a"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a5b5b479df0bf494d04bfbcc0035ce88a">_AT91S_SYS::PMC_PLLR</a></div><div class="ttdeci">AT91_REG PMC_PLLR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00185">AT91SAM7X256.h:185</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a5c1d14a28b8e3e4d3b73e875145b04f8"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a5c1d14a28b8e3e4d3b73e875145b04f8">_AT91S_SYS::PIOB_OWSR</a></div><div class="ttdeci">AT91_REG PIOB_OWSR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00172">AT91SAM7X256.h:172</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a5dfbbba7710eea49dcc22b66395315c7"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a5dfbbba7710eea49dcc22b66395315c7">_AT91S_SYS::Reserved25</a></div><div class="ttdeci">AT91_REG Reserved25[36]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00194">AT91SAM7X256.h:194</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a6098065afc0a5dfdd09a8dd6246ecd94"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a6098065afc0a5dfdd09a8dd6246ecd94">_AT91S_SYS::DBGU_PTCR</a></div><div class="ttdeci">AT91_REG DBGU_PTCR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00099">AT91SAM7X256.h:99</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a6662b5d7076af1103f25e0e49e82b6d3"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a6662b5d7076af1103f25e0e49e82b6d3">_AT91S_SYS::Reserved9</a></div><div class="ttdeci">AT91_REG Reserved9[1]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00125">AT91SAM7X256.h:125</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a66a855112bc8db90ffdb55787547afd4"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a66a855112bc8db90ffdb55787547afd4">_AT91S_SYS::Reserved24</a></div><div class="ttdeci">AT91_REG Reserved24[4]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00189">AT91SAM7X256.h:189</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a687073f97558b11b9705f520bb87da20"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a687073f97558b11b9705f520bb87da20">_AT91S_SYS::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[1]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00072">AT91SAM7X256.h:72</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a6b2dc25fefb6a43c8839d3a0ba85a408"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a6b2dc25fefb6a43c8839d3a0ba85a408">_AT91S_SYS::AIC_SMR</a></div><div class="ttdeci">AT91_REG AIC_SMR[32]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00056">AT91SAM7X256.h:56</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a6c5d5f508cbb35f6fe99ec34e7fca6a8"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a6c5d5f508cbb35f6fe99ec34e7fca6a8">_AT91S_SYS::PIOB_IFSR</a></div><div class="ttdeci">AT91_REG PIOB_IFSR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00148">AT91SAM7X256.h:148</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a6d22e38c7b85e0de6fe4f10bbd9b21ef"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a6d22e38c7b85e0de6fe4f10bbd9b21ef">_AT91S_SYS::DBGU_FNTR</a></div><div class="ttdeci">AT91_REG DBGU_FNTR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00089">AT91SAM7X256.h:89</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a6d58b129e630d986c86eb884f8c2d2c8"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a6d58b129e630d986c86eb884f8c2d2c8">_AT91S_SYS::PIOB_MDDR</a></div><div class="ttdeci">AT91_REG PIOB_MDDR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00159">AT91SAM7X256.h:159</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a70e5b268f31c94e9a3a004c4e07f54bd"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a70e5b268f31c94e9a3a004c4e07f54bd">_AT91S_SYS::PIOA_IDR</a></div><div class="ttdeci">AT91_REG PIOA_IDR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00119">AT91SAM7X256.h:119</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a71376dcbd67913fcdaa3e11b67ce98c4"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a71376dcbd67913fcdaa3e11b67ce98c4">_AT91S_SYS::RTTC_RTVR</a></div><div class="ttdeci">AT91_REG RTTC_RTVR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00201">AT91SAM7X256.h:201</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a74d123c1db1c8a29bfbcbbc2837d2c7a"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a74d123c1db1c8a29bfbcbbc2837d2c7a">_AT91S_SYS::PIOA_PDR</a></div><div class="ttdeci">AT91_REG PIOA_PDR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00103">AT91SAM7X256.h:103</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a75447f42db030fb9ab30bbdb4f902e17"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a75447f42db030fb9ab30bbdb4f902e17">_AT91S_SYS::PIOB_PSR</a></div><div class="ttdeci">AT91_REG PIOB_PSR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00140">AT91SAM7X256.h:140</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a77ca4ff88bd26369fa0cb86bc80ad11c"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a77ca4ff88bd26369fa0cb86bc80ad11c">_AT91S_SYS::Reserved16</a></div><div class="ttdeci">AT91_REG Reserved16[1]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00161">AT91SAM7X256.h:161</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a7a77522739b17d85647841ccf52ba1a5"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a7a77522739b17d85647841ccf52ba1a5">_AT91S_SYS::PIOB_MDER</a></div><div class="ttdeci">AT91_REG PIOB_MDER</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00158">AT91SAM7X256.h:158</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a7acb2e81e07163d588e9acefbfb4c97d"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a7acb2e81e07163d588e9acefbfb4c97d">_AT91S_SYS::PMC_SCER</a></div><div class="ttdeci">AT91_REG PMC_SCER</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00174">AT91SAM7X256.h:174</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a7ad9a840b1bb43bdb14f82a64f417671"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a7ad9a840b1bb43bdb14f82a64f417671">_AT91S_SYS::PIOA_PDSR</a></div><div class="ttdeci">AT91_REG PIOA_PDSR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00117">AT91SAM7X256.h:117</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a7ff6ae4a4c9dd78ba80141ff77b594e6"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a7ff6ae4a4c9dd78ba80141ff77b594e6">_AT91S_SYS::PMC_IER</a></div><div class="ttdeci">AT91_REG PMC_IER</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00190">AT91SAM7X256.h:190</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a80e0737fb933d78f6e65fe7a553a4b35"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a80e0737fb933d78f6e65fe7a553a4b35">_AT91S_SYS::Reserved12</a></div><div class="ttdeci">AT91_REG Reserved12[85]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00137">AT91SAM7X256.h:137</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a81ab17c1d918b34a6d8d4698d55141a6"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a81ab17c1d918b34a6d8d4698d55141a6">_AT91S_SYS::WDTC_WDMR</a></div><div class="ttdeci">AT91_REG WDTC_WDMR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00208">AT91SAM7X256.h:208</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a82027a1102a590c83a1a65579a56d34a"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a82027a1102a590c83a1a65579a56d34a">_AT91S_SYS::Reserved13</a></div><div class="ttdeci">AT91_REG Reserved13[1]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00141">AT91SAM7X256.h:141</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a86423640825d970c7eabc2cb6820d659"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a86423640825d970c7eabc2cb6820d659">_AT91S_SYS::DBGU_IDR</a></div><div class="ttdeci">AT91_REG DBGU_IDR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00080">AT91SAM7X256.h:80</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a86fccdee374a79dc2430d883c04fc2bb"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a86fccdee374a79dc2430d883c04fc2bb">_AT91S_SYS::DBGU_RNCR</a></div><div class="ttdeci">AT91_REG DBGU_RNCR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00096">AT91SAM7X256.h:96</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a8830de30a95202cb9b5bc04896a7db2d"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a8830de30a95202cb9b5bc04896a7db2d">_AT91S_SYS::PMC_PCDR</a></div><div class="ttdeci">AT91_REG PMC_PCDR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00179">AT91SAM7X256.h:179</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a88efbf7ec5009c0cff70658344a74ca9"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a88efbf7ec5009c0cff70658344a74ca9">_AT91S_SYS::Reserved5</a></div><div class="ttdeci">AT91_REG Reserved5[54]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00101">AT91SAM7X256.h:101</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a8bb9c5e371d8577d6c4492effeb47f0b"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a8bb9c5e371d8577d6c4492effeb47f0b">_AT91S_SYS::PIOA_IMR</a></div><div class="ttdeci">AT91_REG PIOA_IMR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00120">AT91SAM7X256.h:120</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a8d48501f9345c39f41e9a99cdcc62d52"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a8d48501f9345c39f41e9a99cdcc62d52">_AT91S_SYS::PIOA_PPUER</a></div><div class="ttdeci">AT91_REG PIOA_PPUER</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00127">AT91SAM7X256.h:127</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a9023d0e3f93ac839768340bf2956dab3"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a9023d0e3f93ac839768340bf2956dab3">_AT91S_SYS::PIOB_IFDR</a></div><div class="ttdeci">AT91_REG PIOB_IFDR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00147">AT91SAM7X256.h:147</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a91060bb2f8ac6b1cd821c19677e36fa4"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a91060bb2f8ac6b1cd821c19677e36fa4">_AT91S_SYS::PMC_IMR</a></div><div class="ttdeci">AT91_REG PMC_IMR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00193">AT91SAM7X256.h:193</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a91e2afed535a66d81a83af2803d030a0"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a91e2afed535a66d81a83af2803d030a0">_AT91S_SYS::DBGU_EXID</a></div><div class="ttdeci">AT91_REG DBGU_EXID</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00088">AT91SAM7X256.h:88</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a9300f3fcd797dcc30371db34f8d4335d"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a9300f3fcd797dcc30371db34f8d4335d">_AT91S_SYS::PIOA_MDSR</a></div><div class="ttdeci">AT91_REG PIOA_MDSR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00124">AT91SAM7X256.h:124</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a93a696bb106cb155cf2a9ff4aa6d8aba"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a93a696bb106cb155cf2a9ff4aa6d8aba">_AT91S_SYS::PIOA_ISR</a></div><div class="ttdeci">AT91_REG PIOA_ISR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00121">AT91SAM7X256.h:121</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a93fe83a72494fd023c464e8c32d837d5"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a93fe83a72494fd023c464e8c32d837d5">_AT91S_SYS::PIOB_PPUER</a></div><div class="ttdeci">AT91_REG PIOB_PPUER</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00163">AT91SAM7X256.h:163</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a968679479291963afed0ef045971c4f3"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a968679479291963afed0ef045971c4f3">_AT91S_SYS::Reserved18</a></div><div class="ttdeci">AT91_REG Reserved18[9]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00169">AT91SAM7X256.h:169</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a96d0df57d83741d4ee276d36446693c5"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a96d0df57d83741d4ee276d36446693c5">_AT91S_SYS::RSTC_RSR</a></div><div class="ttdeci">AT91_REG RSTC_RSR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00196">AT91SAM7X256.h:196</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a9752d328c1846778220a2dcf1af604ce"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a9752d328c1846778220a2dcf1af604ce">_AT91S_SYS::Reserved17</a></div><div class="ttdeci">AT91_REG Reserved17[1]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00165">AT91SAM7X256.h:165</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a9cc920a79f4e926dd6dbaa50c96bb946"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a9cc920a79f4e926dd6dbaa50c96bb946">_AT91S_SYS::Reserved14</a></div><div class="ttdeci">AT91_REG Reserved14[1]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00145">AT91SAM7X256.h:145</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a9d414fed93ed31995318285e4150c6ac"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a9d414fed93ed31995318285e4150c6ac">_AT91S_SYS::PIOB_OER</a></div><div class="ttdeci">AT91_REG PIOB_OER</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00142">AT91SAM7X256.h:142</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a9dad1fe5538d2a9edf595fdfd62b3cbc"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a9dad1fe5538d2a9edf595fdfd62b3cbc">_AT91S_SYS::DBGU_TNCR</a></div><div class="ttdeci">AT91_REG DBGU_TNCR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00098">AT91SAM7X256.h:98</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_a9ffd65c8c98948d865b7a289234c65ed"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a9ffd65c8c98948d865b7a289234c65ed">_AT91S_SYS::DBGU_TCR</a></div><div class="ttdeci">AT91_REG DBGU_TCR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00094">AT91SAM7X256.h:94</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_aa084019e029ff55498f890dfff92e1eb"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#aa084019e029ff55498f890dfff92e1eb">_AT91S_SYS::Reserved11</a></div><div class="ttdeci">AT91_REG Reserved11[9]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00133">AT91SAM7X256.h:133</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_aa32fb31e17c392f2c1597d38cb911bc7"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#aa32fb31e17c392f2c1597d38cb911bc7">_AT91S_SYS::DBGU_CIDR</a></div><div class="ttdeci">AT91_REG DBGU_CIDR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00087">AT91SAM7X256.h:87</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_aa3e50485ade22f20d8bcad8dbad6f223"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#aa3e50485ade22f20d8bcad8dbad6f223">_AT91S_SYS::PMC_SCDR</a></div><div class="ttdeci">AT91_REG PMC_SCDR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00175">AT91SAM7X256.h:175</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_aa5d1c90bdc726149ae7bf5e1c3a685aa"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#aa5d1c90bdc726149ae7bf5e1c3a685aa">_AT91S_SYS::PIOA_ASR</a></div><div class="ttdeci">AT91_REG PIOA_ASR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00130">AT91SAM7X256.h:130</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_aa6cfec9dfc09272835191dc77953dfdc"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#aa6cfec9dfc09272835191dc77953dfdc">_AT91S_SYS::Reserved8</a></div><div class="ttdeci">AT91_REG Reserved8[1]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00113">AT91SAM7X256.h:113</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_aab2b8081e88852a5307197cf87c829f9"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#aab2b8081e88852a5307197cf87c829f9">_AT91S_SYS::DBGU_CR</a></div><div class="ttdeci">AT91_REG DBGU_CR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00077">AT91SAM7X256.h:77</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_aae3f2f06b6e3cbd2e2286013c835366a"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#aae3f2f06b6e3cbd2e2286013c835366a">_AT91S_SYS::PIOB_ASR</a></div><div class="ttdeci">AT91_REG PIOB_ASR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00166">AT91SAM7X256.h:166</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_aaf7f74756a1e4c294820ce6c5a47e7d6"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#aaf7f74756a1e4c294820ce6c5a47e7d6">_AT91S_SYS::AIC_SPU</a></div><div class="ttdeci">AT91_REG AIC_SPU</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00070">AT91SAM7X256.h:70</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_ab07d5cea6b924d7e04e7db2ca27e1eda"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#ab07d5cea6b924d7e04e7db2ca27e1eda">_AT91S_SYS::PIOA_OSR</a></div><div class="ttdeci">AT91_REG PIOA_OSR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00108">AT91SAM7X256.h:108</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_ab250b865cba86405c8c33dd28a684159"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#ab250b865cba86405c8c33dd28a684159">_AT91S_SYS::PITC_PISR</a></div><div class="ttdeci">AT91_REG PITC_PISR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00204">AT91SAM7X256.h:204</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_ab4174a002195a128467562f37c4f31b1"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#ab4174a002195a128467562f37c4f31b1">_AT91S_SYS::PIOA_OWER</a></div><div class="ttdeci">AT91_REG PIOA_OWER</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00134">AT91SAM7X256.h:134</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_ab4a8d79cacf41c8e0db599ab6e6f35e1"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#ab4a8d79cacf41c8e0db599ab6e6f35e1">_AT91S_SYS::PIOA_ODR</a></div><div class="ttdeci">AT91_REG PIOA_ODR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00107">AT91SAM7X256.h:107</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_ab4d075081830d2478953890d25b4b143"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#ab4d075081830d2478953890d25b4b143">_AT91S_SYS::AIC_ISCR</a></div><div class="ttdeci">AT91_REG AIC_ISCR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00068">AT91SAM7X256.h:68</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_ab8318d22148f87941323a3bd30e62194"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#ab8318d22148f87941323a3bd30e62194">_AT91S_SYS::PIOA_OWSR</a></div><div class="ttdeci">AT91_REG PIOA_OWSR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00136">AT91SAM7X256.h:136</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_abbf3d3299e4f13a12f58e28ea488e1f2"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#abbf3d3299e4f13a12f58e28ea488e1f2">_AT91S_SYS::RSTC_RMR</a></div><div class="ttdeci">AT91_REG RSTC_RMR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00197">AT91SAM7X256.h:197</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_abeea85e737c404d91017451058830aa3"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#abeea85e737c404d91017451058830aa3">_AT91S_SYS::PITC_PIIR</a></div><div class="ttdeci">AT91_REG PITC_PIIR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00206">AT91SAM7X256.h:206</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_ac046cdc4abd70b271e1e1d075340e505"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#ac046cdc4abd70b271e1e1d075340e505">_AT91S_SYS::Reserved7</a></div><div class="ttdeci">AT91_REG Reserved7[1]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00109">AT91SAM7X256.h:109</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_ac395b87cf997ad27e3a546e431234e60"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#ac395b87cf997ad27e3a546e431234e60">_AT91S_SYS::AIC_IDCR</a></div><div class="ttdeci">AT91_REG AIC_IDCR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00066">AT91SAM7X256.h:66</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_ac6b1ed3a4b9fd5f5b794ba9b7c5686ba"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#ac6b1ed3a4b9fd5f5b794ba9b7c5686ba">_AT91S_SYS::PMC_PCER</a></div><div class="ttdeci">AT91_REG PMC_PCER</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00178">AT91SAM7X256.h:178</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_ac6ddaac4e95dc32c1ab654bb3b8b2b2f"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#ac6ddaac4e95dc32c1ab654bb3b8b2b2f">_AT91S_SYS::PITC_PIMR</a></div><div class="ttdeci">AT91_REG PITC_PIMR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00203">AT91SAM7X256.h:203</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_ac8d4c72832e5b6ced0fb5f943cfbda30"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#ac8d4c72832e5b6ced0fb5f943cfbda30">_AT91S_SYS::PIOA_MDER</a></div><div class="ttdeci">AT91_REG PIOA_MDER</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00122">AT91SAM7X256.h:122</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_ad0ac871b0b4314d3bd18c2f5f6f1fbfa"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#ad0ac871b0b4314d3bd18c2f5f6f1fbfa">_AT91S_SYS::AIC_FFDR</a></div><div class="ttdeci">AT91_REG AIC_FFDR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00074">AT91SAM7X256.h:74</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_ad338dd123b65a1f2ae500c4f09efa37d"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#ad338dd123b65a1f2ae500c4f09efa37d">_AT91S_SYS::AIC_EOICR</a></div><div class="ttdeci">AT91_REG AIC_EOICR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00069">AT91SAM7X256.h:69</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_ad3cdf57a19a55a68e2763ed472704733"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#ad3cdf57a19a55a68e2763ed472704733">_AT91S_SYS::PIOA_IFSR</a></div><div class="ttdeci">AT91_REG PIOA_IFSR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00112">AT91SAM7X256.h:112</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_ad99c2be9f9767eb2d06a90e28c78fc03"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#ad99c2be9f9767eb2d06a90e28c78fc03">_AT91S_SYS::DBGU_RCR</a></div><div class="ttdeci">AT91_REG DBGU_RCR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00092">AT91SAM7X256.h:92</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_ada239f1d3bbb228ed42662707d9d5ba2"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#ada239f1d3bbb228ed42662707d9d5ba2">_AT91S_SYS::DBGU_TNPR</a></div><div class="ttdeci">AT91_REG DBGU_TNPR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00097">AT91SAM7X256.h:97</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_adbca7adc9cdaa9110f9f262f6cec02b7"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#adbca7adc9cdaa9110f9f262f6cec02b7">_AT91S_SYS::PIOB_CODR</a></div><div class="ttdeci">AT91_REG PIOB_CODR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00151">AT91SAM7X256.h:151</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_ae0ed0c0a3132843b4059265489ee2063"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#ae0ed0c0a3132843b4059265489ee2063">_AT91S_SYS::AIC_IMR</a></div><div class="ttdeci">AT91_REG AIC_IMR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00062">AT91SAM7X256.h:62</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_ae16bebd5ab83589f0c04216d5bad07f2"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#ae16bebd5ab83589f0c04216d5bad07f2">_AT91S_SYS::DBGU_BRGR</a></div><div class="ttdeci">AT91_REG DBGU_BRGR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00085">AT91SAM7X256.h:85</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_ae23b5cad1030ff32f087252ee92aa262"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#ae23b5cad1030ff32f087252ee92aa262">_AT91S_SYS::PMC_PCKR</a></div><div class="ttdeci">AT91_REG PMC_PCKR[4]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00188">AT91SAM7X256.h:188</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_ae51e24b4c26c5805a29b0314bd2cedf4"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#ae51e24b4c26c5805a29b0314bd2cedf4">_AT91S_SYS::PIOB_ODR</a></div><div class="ttdeci">AT91_REG PIOB_ODR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00143">AT91SAM7X256.h:143</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_aea5574a7b09efe685246b130cd798444"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#aea5574a7b09efe685246b130cd798444">_AT91S_SYS::AIC_FFSR</a></div><div class="ttdeci">AT91_REG AIC_FFSR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00075">AT91SAM7X256.h:75</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_aed4a9f739e52edf7c7815f458799b6e4"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#aed4a9f739e52edf7c7815f458799b6e4">_AT91S_SYS::AIC_ISR</a></div><div class="ttdeci">AT91_REG AIC_ISR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00060">AT91SAM7X256.h:60</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_af3083cfdc3adc828d8666fcdafe60700"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#af3083cfdc3adc828d8666fcdafe60700">_AT91S_SYS::Reserved10</a></div><div class="ttdeci">AT91_REG Reserved10[1]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00129">AT91SAM7X256.h:129</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_af420a7282f407323cc7d796699c0720b"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#af420a7282f407323cc7d796699c0720b">_AT91S_SYS::AIC_IPR</a></div><div class="ttdeci">AT91_REG AIC_IPR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00061">AT91SAM7X256.h:61</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_af82f564091ed435d5a6206eae66ff0dd"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#af82f564091ed435d5a6206eae66ff0dd">_AT91S_SYS::RTTC_RTAR</a></div><div class="ttdeci">AT91_REG RTTC_RTAR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00200">AT91SAM7X256.h:200</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_af8848d88d55ec7f6aa79e9ec8eed81c9"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#af8848d88d55ec7f6aa79e9ec8eed81c9">_AT91S_SYS::PIOA_ABSR</a></div><div class="ttdeci">AT91_REG PIOA_ABSR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00132">AT91SAM7X256.h:132</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_af8bd2496f3b11eae3dc3f264873ebc67"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#af8bd2496f3b11eae3dc3f264873ebc67">_AT91S_SYS::Reserved23</a></div><div class="ttdeci">AT91_REG Reserved23[3]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00187">AT91SAM7X256.h:187</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_afaa66f92cf1aa8b7c47de4f0f9db14e9"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#afaa66f92cf1aa8b7c47de4f0f9db14e9">_AT91S_SYS::WDTC_WDSR</a></div><div class="ttdeci">AT91_REG WDTC_WDSR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00209">AT91SAM7X256.h:209</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_afad83f027712d678e3256d75c3a61a95"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#afad83f027712d678e3256d75c3a61a95">_AT91S_SYS::PIOB_ODSR</a></div><div class="ttdeci">AT91_REG PIOB_ODSR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00152">AT91SAM7X256.h:152</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_afb881748029e07c97c00643856807d57"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#afb881748029e07c97c00643856807d57">_AT91S_SYS::PIOA_IER</a></div><div class="ttdeci">AT91_REG PIOA_IER</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00118">AT91SAM7X256.h:118</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_html_afc0ccb89a85a34ea1c7662e0f9945ef1"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#afc0ccb89a85a34ea1c7662e0f9945ef1">_AT91S_SYS::PIOA_MDDR</a></div><div class="ttdeci">AT91_REG PIOA_MDDR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00123">AT91SAM7X256.h:123</a></div></div>
<div class="ttc" id="astruct___a_t91_s___t_c_b_html"><div class="ttname"><a href="struct___a_t91_s___t_c_b.html">_AT91S_TCB</a></div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01307">AT91SAM7X256.h:1308</a></div></div>
<div class="ttc" id="astruct___a_t91_s___t_c_b_html_a3cc49e27722e8de9d6d5fadb6445c391"><div class="ttname"><a href="struct___a_t91_s___t_c_b.html#a3cc49e27722e8de9d6d5fadb6445c391">_AT91S_TCB::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[4]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01312">AT91SAM7X256.h:1312</a></div></div>
<div class="ttc" id="astruct___a_t91_s___t_c_b_html_aa7bc844b1136c77f0e771bb2d9069ab9"><div class="ttname"><a href="struct___a_t91_s___t_c_b.html#aa7bc844b1136c77f0e771bb2d9069ab9">_AT91S_TCB::Reserved2</a></div><div class="ttdeci">AT91_REG Reserved2[4]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01314">AT91SAM7X256.h:1314</a></div></div>
<div class="ttc" id="astruct___a_t91_s___t_c_b_html_afdc45358f1b9877848d86c2a961b8fcd"><div class="ttname"><a href="struct___a_t91_s___t_c_b.html#afdc45358f1b9877848d86c2a961b8fcd">_AT91S_TCB::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[4]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01310">AT91SAM7X256.h:1310</a></div></div>
<div class="ttc" id="astruct___a_t91_s___t_c_html"><div class="ttname"><a href="struct___a_t91_s___t_c.html">_AT91S_TC</a></div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01175">AT91SAM7X256.h:1176</a></div></div>
<div class="ttc" id="astruct___a_t91_s___t_c_html_af1ae45e2103e19f10fde08c2476de94e"><div class="ttname"><a href="struct___a_t91_s___t_c.html#af1ae45e2103e19f10fde08c2476de94e">_AT91S_TC::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[2]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01179">AT91SAM7X256.h:1179</a></div></div>
<div class="ttc" id="astruct___a_t91_s___t_d_e_s_html"><div class="ttname"><a href="struct___a_t91_s___t_d_e_s.html">_AT91S_TDES</a></div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01821">AT91SAM7X256.h:1822</a></div></div>
<div class="ttc" id="astruct___a_t91_s___t_d_e_s_html_a101bfa67d82d70f6457346879aaa1e60"><div class="ttname"><a href="struct___a_t91_s___t_d_e_s.html#a101bfa67d82d70f6457346879aaa1e60">_AT91S_TDES::Reserved3</a></div><div class="ttdeci">AT91_REG Reserved3[2]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01837">AT91SAM7X256.h:1837</a></div></div>
<div class="ttc" id="astruct___a_t91_s___t_d_e_s_html_a8d62b41e414767a47c04446dfe8764ec"><div class="ttname"><a href="struct___a_t91_s___t_d_e_s.html#a8d62b41e414767a47c04446dfe8764ec">_AT91S_TDES::Reserved2</a></div><div class="ttdeci">AT91_REG Reserved2[2]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01835">AT91SAM7X256.h:1835</a></div></div>
<div class="ttc" id="astruct___a_t91_s___t_d_e_s_html_a96d049e00957f9afbb7880ef31c898c7"><div class="ttname"><a href="struct___a_t91_s___t_d_e_s.html#a96d049e00957f9afbb7880ef31c898c7">_AT91S_TDES::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[2]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01833">AT91SAM7X256.h:1833</a></div></div>
<div class="ttc" id="astruct___a_t91_s___t_d_e_s_html_ac31769bde6275ec6eb5dc7f570e693ef"><div class="ttname"><a href="struct___a_t91_s___t_d_e_s.html#ac31769bde6275ec6eb5dc7f570e693ef">_AT91S_TDES::Reserved4</a></div><div class="ttdeci">AT91_REG Reserved4[37]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01839">AT91SAM7X256.h:1839</a></div></div>
<div class="ttc" id="astruct___a_t91_s___t_d_e_s_html_ae278e1b11eb4e18dea18c099e6a9eb5c"><div class="ttname"><a href="struct___a_t91_s___t_d_e_s.html#ae278e1b11eb4e18dea18c099e6a9eb5c">_AT91S_TDES::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[2]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01825">AT91SAM7X256.h:1825</a></div></div>
<div class="ttc" id="astruct___a_t91_s___t_w_i_html"><div class="ttname"><a href="struct___a_t91_s___t_w_i.html">_AT91S_TWI</a></div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00974">AT91SAM7X256.h:975</a></div></div>
<div class="ttc" id="astruct___a_t91_s___t_w_i_html_a4d9b9a25483c9b95c55027ddc4717773"><div class="ttname"><a href="struct___a_t91_s___t_w_i.html#a4d9b9a25483c9b95c55027ddc4717773">_AT91S_TWI::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[1]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00978">AT91SAM7X256.h:978</a></div></div>
<div class="ttc" id="astruct___a_t91_s___t_w_i_html_a9595ca6a765b0a41c421ae38eff5a802"><div class="ttname"><a href="struct___a_t91_s___t_w_i.html#a9595ca6a765b0a41c421ae38eff5a802">_AT91S_TWI::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[3]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00981">AT91SAM7X256.h:981</a></div></div>
<div class="ttc" id="astruct___a_t91_s___u_d_p_html"><div class="ttname"><a href="struct___a_t91_s___u_d_p.html">_AT91S_UDP</a></div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01090">AT91SAM7X256.h:1091</a></div></div>
<div class="ttc" id="astruct___a_t91_s___u_d_p_html_a0c441ba136413330a5de9dd5160d4d42"><div class="ttname"><a href="struct___a_t91_s___u_d_p.html#a0c441ba136413330a5de9dd5160d4d42">_AT91S_UDP::Reserved2</a></div><div class="ttdeci">AT91_REG Reserved2[1]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01103">AT91SAM7X256.h:1103</a></div></div>
<div class="ttc" id="astruct___a_t91_s___u_d_p_html_a21ec9d439f9a93d433e51086767e9027"><div class="ttname"><a href="struct___a_t91_s___u_d_p.html#a21ec9d439f9a93d433e51086767e9027">_AT91S_UDP::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[1]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01095">AT91SAM7X256.h:1095</a></div></div>
<div class="ttc" id="astruct___a_t91_s___u_d_p_html_a269c69151e7a68327cfc230b3f694508"><div class="ttname"><a href="struct___a_t91_s___u_d_p.html#a269c69151e7a68327cfc230b3f694508">_AT91S_UDP::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[1]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01101">AT91SAM7X256.h:1101</a></div></div>
<div class="ttc" id="astruct___a_t91_s___u_d_p_html_abc78c57ddbb9675f9c5ae44ffa2b41e9"><div class="ttname"><a href="struct___a_t91_s___u_d_p.html#abc78c57ddbb9675f9c5ae44ffa2b41e9">_AT91S_UDP::Reserved3</a></div><div class="ttdeci">AT91_REG Reserved3[2]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01105">AT91SAM7X256.h:1105</a></div></div>
<div class="ttc" id="astruct___a_t91_s___u_d_p_html_ade1eb0aac43d7e6ea1eb5d02a0d84bff"><div class="ttname"><a href="struct___a_t91_s___u_d_p.html#ade1eb0aac43d7e6ea1eb5d02a0d84bff">_AT91S_UDP::Reserved4</a></div><div class="ttdeci">AT91_REG Reserved4[3]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01107">AT91SAM7X256.h:1107</a></div></div>
<div class="ttc" id="astruct___a_t91_s___u_s_a_r_t_html"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html">_AT91S_USART</a></div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00780">AT91SAM7X256.h:781</a></div></div>
<div class="ttc" id="astruct___a_t91_s___u_s_a_r_t_html_a0e7ae6d46277c7e5475cdf4b01760a7d"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#a0e7ae6d46277c7e5475cdf4b01760a7d">_AT91S_USART::Reserved2</a></div><div class="ttdeci">AT91_REG Reserved2[44]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00798">AT91SAM7X256.h:798</a></div></div>
<div class="ttc" id="astruct___a_t91_s___u_s_a_r_t_html_a7e05a3f231462070b17618e77925b7ea"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#a7e05a3f231462070b17618e77925b7ea">_AT91S_USART::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[1]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00796">AT91SAM7X256.h:796</a></div></div>
<div class="ttc" id="astruct___a_t91_s___u_s_a_r_t_html_ab6e09edeb5fc1310ca1222e857c76176"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#ab6e09edeb5fc1310ca1222e857c76176">_AT91S_USART::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[5]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00793">AT91SAM7X256.h:793</a></div></div>
<div class="ttc" id="astruct___a_t91_s___v_r_e_g_html"><div class="ttname"><a href="struct___a_t91_s___v_r_e_g.html">_AT91S_VREG</a></div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00605">AT91SAM7X256.h:606</a></div></div>
<div class="ttc" id="astruct___a_t91_s___w_d_t_c_html"><div class="ttname"><a href="struct___a_t91_s___w_d_t_c.html">_AT91S_WDTC</a></div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00579">AT91SAM7X256.h:580</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
</div><!-- container -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a href="dir_4a0bb1d3edd3cd3470ff45ba93d7cb46.html">pico_freertos</a></li><li class="navelem"><a href="dir_5270f1867b04849f6c4cddceb76c0650.html">FreeRTOS-Kernel</a></li><li class="navelem"><a href="dir_2901950e674b11bd625d37cd8c5cecca.html">portable</a></li><li class="navelem"><a href="dir_851539efac741596f3f7b2413a3fb940.html">IAR</a></li><li class="navelem"><a href="dir_23d02d717b0f5591dbb15a98275f82fc.html">AtmelSAM7S64</a></li><li class="navelem"><a href="_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h.html">AT91SAM7X256.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.14.0 </li>
  </ul>
</div>
</body>
</html>
