// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module makePatches_ShadowQuilt_fromEdges_makeSuperPoint_alignedToLine (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        GDarray_address0,
        GDarray_ce0,
        GDarray_q0,
        GDn_points_address0,
        GDn_points_ce0,
        GDn_points_q0,
        i,
        z_top,
        apexZ0,
        original_ppl,
        leftRight,
        init_patch_address0,
        init_patch_ce0,
        init_patch_we0,
        init_patch_d0,
        init_patch_q0,
        init_patch_address1,
        init_patch_ce1,
        init_patch_we1,
        init_patch_d1,
        init_patch_q1,
        p_read1,
        temp_address0,
        temp_ce0,
        temp_we0,
        temp_d0,
        temp_q0,
        temp_address1,
        temp_ce1,
        temp_q1,
        ap_return_0,
        ap_return_1,
        grp_fu_2599_p_din0,
        grp_fu_2599_p_din1,
        grp_fu_2599_p_dout0,
        grp_fu_2599_p_ce,
        grp_fu_2603_p_din0,
        grp_fu_2603_p_din1,
        grp_fu_2603_p_dout0,
        grp_fu_2603_p_ce,
        grp_fu_2607_p_din0,
        grp_fu_2607_p_dout0,
        grp_fu_2607_p_ce,
        grp_fu_2610_p_din0,
        grp_fu_2610_p_dout0,
        grp_fu_2610_p_ce,
        grp_fu_2613_p_din0,
        grp_fu_2613_p_dout0,
        grp_fu_2613_p_ce
);

parameter    ap_ST_fsm_state1 = 39'd1;
parameter    ap_ST_fsm_state2 = 39'd2;
parameter    ap_ST_fsm_pp0_stage0 = 39'd4;
parameter    ap_ST_fsm_state6 = 39'd8;
parameter    ap_ST_fsm_state7 = 39'd16;
parameter    ap_ST_fsm_state8 = 39'd32;
parameter    ap_ST_fsm_state9 = 39'd64;
parameter    ap_ST_fsm_state10 = 39'd128;
parameter    ap_ST_fsm_state11 = 39'd256;
parameter    ap_ST_fsm_state12 = 39'd512;
parameter    ap_ST_fsm_state13 = 39'd1024;
parameter    ap_ST_fsm_state14 = 39'd2048;
parameter    ap_ST_fsm_state15 = 39'd4096;
parameter    ap_ST_fsm_state16 = 39'd8192;
parameter    ap_ST_fsm_state17 = 39'd16384;
parameter    ap_ST_fsm_state18 = 39'd32768;
parameter    ap_ST_fsm_state19 = 39'd65536;
parameter    ap_ST_fsm_pp1_stage0 = 39'd131072;
parameter    ap_ST_fsm_pp1_stage1 = 39'd262144;
parameter    ap_ST_fsm_pp1_stage2 = 39'd524288;
parameter    ap_ST_fsm_state25 = 39'd1048576;
parameter    ap_ST_fsm_state26 = 39'd2097152;
parameter    ap_ST_fsm_pp2_stage0 = 39'd4194304;
parameter    ap_ST_fsm_state31 = 39'd8388608;
parameter    ap_ST_fsm_state32 = 39'd16777216;
parameter    ap_ST_fsm_pp3_stage0 = 39'd33554432;
parameter    ap_ST_fsm_state36 = 39'd67108864;
parameter    ap_ST_fsm_pp4_stage0 = 39'd134217728;
parameter    ap_ST_fsm_state40 = 39'd268435456;
parameter    ap_ST_fsm_pp5_stage0 = 39'd536870912;
parameter    ap_ST_fsm_state44 = 39'd1073741824;
parameter    ap_ST_fsm_state45 = 39'd2147483648;
parameter    ap_ST_fsm_pp6_stage0 = 39'd4294967296;
parameter    ap_ST_fsm_state49 = 39'd8589934592;
parameter    ap_ST_fsm_state50 = 39'd17179869184;
parameter    ap_ST_fsm_state51 = 39'd34359738368;
parameter    ap_ST_fsm_state52 = 39'd68719476736;
parameter    ap_ST_fsm_state53 = 39'd137438953472;
parameter    ap_ST_fsm_state54 = 39'd274877906944;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [10:0] GDarray_address0;
output   GDarray_ce0;
input  [191:0] GDarray_q0;
output  [2:0] GDn_points_address0;
output   GDn_points_ce0;
input  [31:0] GDn_points_q0;
input  [2:0] i;
input  [63:0] z_top;
input  [63:0] apexZ0;
input  [31:0] original_ppl;
input  [0:0] leftRight;
output  [9:0] init_patch_address0;
output   init_patch_ce0;
output   init_patch_we0;
output  [63:0] init_patch_d0;
input  [63:0] init_patch_q0;
output  [9:0] init_patch_address1;
output   init_patch_ce1;
output   init_patch_we1;
output  [63:0] init_patch_d1;
input  [63:0] init_patch_q1;
input  [31:0] p_read1;
output  [9:0] temp_address0;
output   temp_ce0;
output   temp_we0;
output  [63:0] temp_d0;
input  [63:0] temp_q0;
output  [9:0] temp_address1;
output   temp_ce1;
input  [63:0] temp_q1;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] grp_fu_2599_p_din0;
output  [31:0] grp_fu_2599_p_din1;
input  [31:0] grp_fu_2599_p_dout0;
output   grp_fu_2599_p_ce;
output  [31:0] grp_fu_2603_p_din0;
output  [31:0] grp_fu_2603_p_din1;
input  [31:0] grp_fu_2603_p_dout0;
output   grp_fu_2603_p_ce;
output  [63:0] grp_fu_2607_p_din0;
input  [31:0] grp_fu_2607_p_dout0;
output   grp_fu_2607_p_ce;
output  [63:0] grp_fu_2610_p_din0;
input  [31:0] grp_fu_2610_p_dout0;
output   grp_fu_2610_p_ce;
output  [63:0] grp_fu_2613_p_din0;
input  [31:0] grp_fu_2613_p_dout0;
output   grp_fu_2613_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[10:0] GDarray_address0;
reg GDarray_ce0;
reg GDn_points_ce0;
reg[9:0] init_patch_address0;
reg init_patch_ce0;
reg init_patch_we0;
reg[63:0] init_patch_d0;
reg[9:0] init_patch_address1;
reg init_patch_ce1;
reg init_patch_we1;
reg[63:0] init_patch_d1;
reg[9:0] temp_address0;
reg temp_ce0;
reg temp_we0;
reg[63:0] temp_d0;
reg[9:0] temp_address1;
reg temp_ce1;

(* fsm_encoding = "none" *) reg   [38:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [2:0] radii_address0;
reg    radii_ce0;
wire   [24:0] radii_q0;
wire   [2:0] trapezoid_edges_address0;
reg    trapezoid_edges_ce0;
wire   [25:0] trapezoid_edges_q0;
reg   [30:0] j_11_reg_547;
reg   [30:0] j_11_reg_547_pp0_iter1_reg;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state3_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
reg   [30:0] j_12_reg_571;
reg   [30:0] j_12_reg_571_pp1_iter1_reg;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state20_pp1_stage0_iter0;
wire    ap_block_state23_pp1_stage0_iter1;
wire    ap_block_pp1_stage0_11001;
reg   [31:0] start_index_reg_583;
reg   [63:0] start_value_reg_595;
reg   [30:0] j_13_reg_607;
reg   [63:0] rbVal_reg_618;
reg   [31:0] right_bound_reg_630;
reg   [63:0] lbVal_reg_642;
reg   [31:0] left_bound_reg_654;
reg   [65:0] indvar_flatten23_reg_715;
reg   [63:0] temp_size_3_reg_726;
reg   [63:0] j_7_reg_737;
reg   [1:0] z_3_reg_746;
reg   [32:0] indvar_flatten15_reg_784;
reg   [30:0] temp_size_2_reg_795;
reg   [32:0] j_6_reg_806;
reg   [1:0] z_2_reg_815;
reg   [32:0] indvar_flatten7_reg_826;
reg   [30:0] temp_size_1_reg_837;
reg   [32:0] j_5_reg_848;
reg   [1:0] z_1_reg_857;
reg   [65:0] indvar_flatten_reg_868;
reg   [63:0] temp_size_reg_879;
reg   [63:0] j_4_reg_890;
reg   [1:0] z_reg_899;
wire   [63:0] zext_ln1132_fu_959_p1;
reg   [63:0] zext_ln1132_reg_3558;
wire    ap_CS_fsm_state2;
wire   [0:0] leftRight_read_read_fu_278_p2;
reg   [24:0] y_reg_3611;
reg   [31:0] GDn_points_load_reg_3616;
wire   [0:0] icmp_ln1136_fu_965_p2;
reg   [0:0] icmp_ln1136_reg_3621;
wire   [30:0] trunc_ln54_fu_971_p1;
reg   [30:0] trunc_ln54_reg_3625;
wire  signed [37:0] sext_ln1136_fu_1009_p1;
reg  signed [37:0] sext_ln1136_reg_3630;
wire   [30:0] add_ln1136_fu_1013_p2;
reg   [30:0] add_ln1136_reg_3635;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] icmp_ln1136_1_fu_1019_p2;
reg   [0:0] icmp_ln1136_1_reg_3640;
reg   [0:0] icmp_ln1136_1_reg_3640_pp0_iter1_reg;
wire   [37:0] add_ln54_fu_1058_p2;
reg   [37:0] add_ln54_reg_3644;
wire   [63:0] add_ln1138_fu_1127_p2;
reg   [63:0] add_ln1138_reg_3654;
wire   [63:0] sub_ln1142_fu_1160_p2;
wire    ap_CS_fsm_state6;
wire   [63:0] zext_ln1142_fu_1170_p1;
wire   [31:0] grp_fu_934_p1;
reg   [31:0] conv9_reg_3669;
wire    ap_CS_fsm_state7;
wire   [31:0] grp_fu_937_p1;
reg   [31:0] conv_reg_3674;
wire   [31:0] grp_fu_940_p1;
reg   [31:0] conv6_reg_3679;
wire   [31:0] grp_fu_929_p2;
reg   [31:0] div_reg_3684;
wire    ap_CS_fsm_state13;
wire   [31:0] grp_fu_925_p2;
reg   [31:0] mul_reg_3689;
wire    ap_CS_fsm_state15;
wire   [31:0] grp_fu_921_p2;
reg   [31:0] dc_reg_3694;
wire    ap_CS_fsm_state18;
wire   [63:0] result_V_fu_1306_p3;
reg   [63:0] result_V_reg_3699;
wire    ap_CS_fsm_state19;
wire   [0:0] icmp_ln1147_fu_1314_p2;
reg   [0:0] icmp_ln1147_reg_3704;
wire   [30:0] trunc_ln1147_fu_1320_p1;
reg   [30:0] trunc_ln1147_reg_3708;
wire   [30:0] add_ln1147_fu_1324_p2;
reg   [30:0] add_ln1147_reg_3714;
reg    ap_enable_reg_pp1_iter0;
wire   [0:0] icmp_ln1147_1_fu_1330_p2;
reg   [0:0] icmp_ln1147_1_reg_3719;
reg   [0:0] icmp_ln1147_1_reg_3719_pp1_iter1_reg;
wire   [63:0] start_value_1_fu_1340_p2;
reg   [63:0] start_value_1_reg_3728;
wire    ap_CS_fsm_pp1_stage1;
wire    ap_block_state21_pp1_stage1_iter0;
wire    ap_block_state24_pp1_stage1_iter1;
wire    ap_block_pp1_stage1_11001;
wire   [63:0] grp_fu_947_p1;
reg   [63:0] dc_9_reg_3734;
wire    ap_CS_fsm_pp1_stage2;
wire    ap_block_state22_pp1_stage2_iter0;
wire    ap_block_pp1_stage2_11001;
wire   [0:0] icmp_ln1149_fu_1407_p2;
reg   [0:0] icmp_ln1149_reg_3749;
wire   [0:0] icmp_ln1149_1_fu_1413_p2;
reg   [0:0] icmp_ln1149_1_reg_3754;
wire   [0:0] icmp_ln1149_2_fu_1419_p2;
reg   [0:0] icmp_ln1149_2_reg_3759;
wire   [0:0] icmp_ln1149_3_fu_1425_p2;
reg   [0:0] icmp_ln1149_3_reg_3764;
wire   [63:0] start_value_2_fu_1451_p3;
reg    ap_enable_reg_pp1_iter1;
wire   [31:0] start_index_2_fu_1462_p3;
wire    ap_CS_fsm_state25;
wire   [63:0] zext_ln1161_fu_1470_p1;
reg   [63:0] zext_ln1161_reg_3784;
wire    ap_CS_fsm_state26;
wire   [30:0] add_ln1161_fu_1474_p2;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter0;
wire    ap_block_state27_pp2_stage0_iter0;
wire    ap_block_state28_pp2_stage0_iter1;
wire    ap_block_state29_pp2_stage0_iter2;
wire    ap_block_state30_pp2_stage0_iter3;
wire    ap_block_pp2_stage0_11001;
wire   [0:0] icmp_ln1161_fu_1480_p2;
reg   [0:0] icmp_ln1161_reg_3795;
reg   [0:0] icmp_ln1161_reg_3795_pp2_iter1_reg;
reg   [0:0] icmp_ln1161_reg_3795_pp2_iter2_reg;
wire   [31:0] zext_ln1163_fu_1490_p1;
reg   [31:0] zext_ln1163_reg_3804;
reg   [31:0] zext_ln1163_reg_3804_pp2_iter1_reg;
reg   [31:0] zext_ln1163_reg_3804_pp2_iter2_reg;
wire   [63:0] add_ln1163_fu_1494_p2;
reg   [10:0] tmp_71_reg_3820;
wire   [51:0] tmp_72_fu_1520_p1;
reg   [51:0] tmp_72_reg_3826;
reg   [10:0] tmp_73_reg_3831;
wire   [51:0] tmp_74_fu_1538_p1;
reg   [51:0] tmp_74_reg_3837;
wire   [31:0] left_bound_1_fu_1645_p3;
reg    ap_enable_reg_pp2_iter3;
wire   [63:0] lbVal_1_fu_1652_p3;
wire   [31:0] right_bound_2_fu_1763_p3;
wire   [63:0] rbVal_2_fu_1770_p3;
wire  signed [31:0] start_index_5_fu_1810_p3;
reg  signed [31:0] start_index_5_reg_3862;
wire    ap_CS_fsm_state31;
wire   [0:0] icmp_ln1236_fu_1829_p2;
reg   [0:0] icmp_ln1236_reg_3868;
wire   [0:0] icmp_ln1250_fu_1835_p2;
reg   [0:0] icmp_ln1250_reg_3872;
wire   [0:0] grp_fu_954_p2;
wire  signed [32:0] sext_ln1238_fu_1841_p1;
wire   [16:0] sub_ln54_8_fu_1870_p2;
reg   [16:0] sub_ln54_8_reg_3885;
wire   [32:0] sub_ln1238_fu_1888_p2;
reg   [32:0] sub_ln1238_reg_3890;
wire   [0:0] icmp_ln1195_fu_1939_p2;
reg   [0:0] icmp_ln1195_reg_3895;
wire  signed [32:0] sext_ln1209_fu_1945_p1;
wire   [16:0] sub_ln54_7_fu_1974_p2;
reg   [16:0] sub_ln54_7_reg_3908;
wire   [32:0] sub_ln1209_fu_1992_p2;
reg   [32:0] sub_ln1209_reg_3913;
wire  signed [31:0] j_fu_1998_p2;
reg  signed [31:0] j_reg_3918;
wire   [0:0] icmp_ln1197_fu_2003_p2;
reg   [0:0] icmp_ln1197_reg_3925;
wire  signed [63:0] sext_ln1250_fu_2019_p1;
wire    ap_CS_fsm_state32;
wire   [33:0] sub_ln1250_fu_2044_p2;
reg   [33:0] sub_ln1250_reg_3934;
wire   [16:0] sub_ln54_9_fu_2086_p2;
reg   [16:0] sub_ln54_9_reg_3939;
wire   [65:0] mul_ln1250_fu_2100_p2;
reg   [65:0] mul_ln1250_reg_3944;
wire   [65:0] add_ln1250_3_fu_2106_p2;
wire    ap_CS_fsm_pp3_stage0;
reg    ap_enable_reg_pp3_iter0;
wire    ap_block_state33_pp3_stage0_iter0;
wire    ap_block_state34_pp3_stage0_iter1;
wire    ap_block_state35_pp3_stage0_iter2;
wire    ap_block_pp3_stage0_11001;
wire   [0:0] icmp_ln1250_2_fu_2130_p2;
reg   [0:0] icmp_ln1250_2_reg_3954;
reg   [0:0] icmp_ln1250_2_reg_3954_pp3_iter1_reg;
wire   [63:0] select_ln1250_1_fu_2187_p3;
reg   [63:0] select_ln1250_1_reg_3958;
wire   [63:0] select_ln1250_2_fu_2217_p3;
wire   [9:0] add_ln1254_1_fu_2229_p2;
reg   [9:0] add_ln1254_1_reg_3968;
reg   [9:0] add_ln1254_1_reg_3968_pp3_iter1_reg;
wire   [63:0] add_ln54_7_fu_2258_p2;
reg   [63:0] add_ln54_7_reg_3973;
wire   [1:0] add_ln1252_fu_2264_p2;
wire   [63:0] add_ln1254_fu_2330_p2;
reg   [63:0] add_ln1254_reg_3989;
wire   [9:0] add_ln5_fu_2391_p2;
reg   [9:0] add_ln5_reg_3994;
wire    ap_CS_fsm_state36;
wire   [32:0] add_ln1238_1_fu_2413_p2;
wire    ap_CS_fsm_pp4_stage0;
reg    ap_enable_reg_pp4_iter0;
wire    ap_block_state37_pp4_stage0_iter0;
wire    ap_block_state38_pp4_stage0_iter1;
wire    ap_block_state39_pp4_stage0_iter2;
wire    ap_block_pp4_stage0_11001;
wire   [0:0] icmp_ln1238_1_fu_2449_p2;
reg   [0:0] icmp_ln1238_1_reg_4005;
reg   [0:0] icmp_ln1238_1_reg_4005_pp4_iter1_reg;
wire   [30:0] select_ln1238_1_fu_2480_p3;
reg   [30:0] select_ln1238_1_reg_4009;
wire   [32:0] select_ln1238_3_fu_2548_p3;
wire   [9:0] add_ln1242_1_fu_2560_p2;
reg   [9:0] add_ln1242_1_reg_4019;
reg   [9:0] add_ln1242_1_reg_4019_pp4_iter1_reg;
wire   [38:0] add_ln54_6_fu_2589_p2;
reg   [38:0] add_ln54_6_reg_4024;
wire   [1:0] add_ln1240_fu_2595_p2;
wire   [63:0] add_ln1242_fu_2665_p2;
reg   [63:0] add_ln1242_reg_4039;
wire   [32:0] add_ln1209_1_fu_2697_p2;
wire    ap_CS_fsm_pp5_stage0;
reg    ap_enable_reg_pp5_iter0;
wire    ap_block_state41_pp5_stage0_iter0;
wire    ap_block_state42_pp5_stage0_iter1;
wire    ap_block_state43_pp5_stage0_iter2;
wire    ap_block_pp5_stage0_11001;
wire   [0:0] icmp_ln1209_1_fu_2733_p2;
reg   [0:0] icmp_ln1209_1_reg_4049;
reg   [0:0] icmp_ln1209_1_reg_4049_pp5_iter1_reg;
wire   [30:0] select_ln1209_1_fu_2764_p3;
reg   [30:0] select_ln1209_1_reg_4053;
wire   [32:0] select_ln1209_3_fu_2832_p3;
wire   [9:0] add_ln1213_1_fu_2844_p2;
reg   [9:0] add_ln1213_1_reg_4063;
reg   [9:0] add_ln1213_1_reg_4063_pp5_iter1_reg;
wire   [38:0] add_ln54_5_fu_2873_p2;
reg   [38:0] add_ln54_5_reg_4068;
wire   [1:0] add_ln1211_fu_2879_p2;
wire   [63:0] add_ln1213_fu_2949_p2;
reg   [63:0] add_ln1213_reg_4083;
wire  signed [63:0] sext_ln1197_fu_2981_p1;
wire    ap_CS_fsm_state45;
wire   [33:0] sub_ln1197_fu_3004_p2;
reg   [33:0] sub_ln1197_reg_4093;
wire   [16:0] sub_ln54_6_fu_3046_p2;
reg   [16:0] sub_ln54_6_reg_4098;
wire   [65:0] mul_ln1197_fu_3060_p2;
reg   [65:0] mul_ln1197_reg_4103;
wire   [65:0] add_ln1197_2_fu_3066_p2;
wire    ap_CS_fsm_pp6_stage0;
reg    ap_enable_reg_pp6_iter0;
wire    ap_block_state46_pp6_stage0_iter0;
wire    ap_block_state47_pp6_stage0_iter1;
wire    ap_block_state48_pp6_stage0_iter2;
wire    ap_block_pp6_stage0_11001;
wire   [0:0] icmp_ln1197_2_fu_3090_p2;
reg   [0:0] icmp_ln1197_2_reg_4113;
reg   [0:0] icmp_ln1197_2_reg_4113_pp6_iter1_reg;
wire   [63:0] select_ln1197_1_fu_3147_p3;
reg   [63:0] select_ln1197_1_reg_4117;
wire   [63:0] select_ln1197_2_fu_3177_p3;
wire   [9:0] add_ln1201_1_fu_3189_p2;
reg   [9:0] add_ln1201_1_reg_4127;
reg   [9:0] add_ln1201_1_reg_4127_pp6_iter1_reg;
wire   [63:0] add_ln54_4_fu_3218_p2;
reg   [63:0] add_ln54_4_reg_4132;
wire   [1:0] add_ln1199_fu_3224_p2;
wire   [63:0] add_ln1201_fu_3290_p2;
reg   [63:0] add_ln1201_reg_4148;
wire   [31:0] add_ln1261_fu_3321_p2;
reg   [31:0] add_ln1261_reg_4153;
wire    ap_CS_fsm_state49;
reg   [9:0] init_patch_addr_1_reg_4158;
reg   [9:0] init_patch_addr_2_reg_4163;
wire  signed [39:0] sext_ln20_fu_3374_p1;
reg  signed [39:0] sext_ln20_reg_4168;
wire   [39:0] add_ln20_fu_3378_p2;
reg   [39:0] add_ln20_reg_4173;
wire   [9:0] add_ln13_fu_3384_p2;
reg   [9:0] add_ln13_reg_4178;
wire    ap_CS_fsm_state50;
wire   [0:0] icmp_ln13_fu_3394_p2;
reg   [0:0] icmp_ln13_reg_4183;
wire   [9:0] sub_ln17_1_fu_3410_p2;
reg   [9:0] sub_ln17_1_reg_4187;
wire   [9:0] sub_ln17_2_fu_3453_p2;
reg   [9:0] sub_ln17_2_reg_4202;
wire   [9:0] sub_ln20_fu_3480_p2;
reg   [9:0] sub_ln20_reg_4209;
wire    ap_CS_fsm_state51;
reg   [63:0] init_patch_load_reg_4219;
reg   [63:0] init_patch_load_1_reg_4224;
reg   [63:0] temp_load_2_reg_4229;
wire    ap_CS_fsm_state52;
wire   [0:0] icmp_ln22_fu_3524_p2;
reg   [0:0] icmp_ln22_reg_4235;
wire   [0:0] icmp_ln24_fu_3529_p2;
reg   [0:0] icmp_ln24_reg_4239;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state3;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state20;
wire    ap_block_pp1_stage2_subdone;
wire    ap_block_pp1_stage1_subdone;
wire    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state27;
reg    ap_enable_reg_pp2_iter1;
reg    ap_enable_reg_pp2_iter2;
wire    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_exit_iter0_state33;
reg    ap_enable_reg_pp3_iter1;
reg    ap_enable_reg_pp3_iter2;
wire    ap_block_pp4_stage0_subdone;
reg    ap_condition_pp4_exit_iter0_state37;
reg    ap_enable_reg_pp4_iter1;
reg    ap_enable_reg_pp4_iter2;
wire    ap_block_pp5_stage0_subdone;
reg    ap_condition_pp5_exit_iter0_state41;
reg    ap_enable_reg_pp5_iter1;
reg    ap_enable_reg_pp5_iter2;
wire    ap_block_pp6_stage0_subdone;
reg    ap_condition_pp6_exit_iter0_state46;
reg    ap_enable_reg_pp6_iter1;
reg    ap_enable_reg_pp6_iter2;
reg   [7:0] row_list_address0;
reg    row_list_ce0;
reg    row_list_we0;
wire   [63:0] row_list_d0;
wire   [63:0] row_list_q0;
reg   [30:0] ap_phi_mux_j_11_phi_fu_551_p4;
wire    ap_block_pp0_stage0;
reg   [31:0] row_list_size_0_lcssa_reg_559;
reg   [30:0] ap_phi_mux_j_12_phi_fu_575_p4;
wire    ap_block_pp1_stage0;
reg   [31:0] ap_phi_mux_start_index_0_lcssa9_phi_fu_670_p4;
reg   [31:0] start_index_0_lcssa9_reg_666;
reg   [63:0] ap_phi_mux_start_value_0_lcssa8_phi_fu_682_p4;
reg   [63:0] start_value_0_lcssa8_reg_678;
reg  signed [31:0] ap_phi_mux_j_2_phi_fu_694_p4;
reg  signed [31:0] j_2_reg_690;
reg  signed [31:0] ap_phi_mux_right_bound_0_lcssa_phi_fu_706_p4;
reg  signed [31:0] right_bound_0_lcssa_reg_702;
reg   [63:0] ap_phi_mux_temp_size_3_phi_fu_730_p4;
wire    ap_block_pp3_stage0;
wire   [31:0] trunc_ln1261_fu_2365_p1;
reg  signed [31:0] ap_phi_mux_temp_size_4_phi_fu_761_p16;
reg  signed [31:0] temp_size_4_reg_757;
wire   [31:0] trunc_ln1261_1_fu_2361_p1;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state44;
reg   [30:0] ap_phi_mux_temp_size_2_phi_fu_799_p4;
wire    ap_block_pp4_stage0;
reg   [30:0] ap_phi_mux_temp_size_1_phi_fu_841_p4;
wire    ap_block_pp5_stage0;
reg   [63:0] ap_phi_mux_temp_size_phi_fu_883_p4;
wire    ap_block_pp6_stage0;
reg   [9:0] i_10_reg_910;
wire    ap_CS_fsm_state53;
wire   [63:0] zext_ln1138_3_fu_1086_p1;
wire   [63:0] j_11_cast9_fu_1133_p1;
wire   [63:0] trunc_ln1149_cast_fu_1335_p1;
wire   [63:0] trunc_ln1163_cast_fu_1485_p1;
wire    ap_block_pp2_stage0;
wire   [63:0] zext_ln1254_5_fu_2289_p1;
wire   [63:0] zext_ln1254_3_fu_2335_p1;
wire   [63:0] zext_ln5_1_fu_2403_p1;
wire   [63:0] zext_ln1242_5_fu_2624_p1;
wire   [63:0] zext_ln1242_2_fu_2671_p1;
wire   [63:0] zext_ln1213_5_fu_2908_p1;
wire   [63:0] zext_ln1213_2_fu_2955_p1;
wire   [63:0] zext_ln1201_5_fu_3249_p1;
wire   [63:0] zext_ln1201_3_fu_3295_p1;
wire   [63:0] zext_ln6_fu_3342_p1;
wire   [63:0] zext_ln7_fu_3352_p1;
wire   [63:0] zext_ln17_2_fu_3416_p1;
wire   [63:0] zext_ln17_3_fu_3427_p1;
wire   [63:0] zext_ln17_4_fu_3491_p1;
wire   [63:0] zext_ln17_5_fu_3496_p1;
wire   [63:0] zext_ln17_6_fu_3505_p1;
wire   [63:0] zext_ln17_7_fu_3515_p1;
wire   [63:0] zext_ln20_fu_3520_p1;
wire   [63:0] trunc_ln1254_2_fu_2356_p1;
wire   [63:0] trunc_ln1242_2_fu_2692_p1;
wire   [63:0] trunc_ln1213_2_fu_2976_p1;
wire   [63:0] trunc_ln1201_2_fu_3316_p1;
wire  signed [63:0] sext_ln5_fu_2408_p1;
wire    ap_CS_fsm_state16;
wire   [31:0] grp_fu_925_p0;
wire   [31:0] grp_fu_925_p1;
wire    ap_CS_fsm_state14;
wire   [31:0] grp_fu_929_p0;
wire   [31:0] grp_fu_929_p1;
wire    ap_CS_fsm_state8;
wire   [63:0] grp_fu_934_p0;
wire   [63:0] grp_fu_937_p0;
wire   [63:0] grp_fu_940_p0;
wire   [63:0] grp_fu_943_p0;
wire   [63:0] grp_fu_943_p1;
reg   [63:0] grp_fu_947_p0;
wire    ap_block_pp1_stage1;
wire    ap_block_pp1_stage2;
wire   [63:0] grp_fu_951_p0;
wire   [15:0] shl_ln54_s_fu_975_p3;
wire   [13:0] shl_ln54_1_fu_986_p3;
wire   [16:0] zext_ln54_fu_982_p1;
wire   [16:0] zext_ln54_2_fu_993_p1;
wire   [16:0] sub_ln54_fu_997_p2;
wire   [16:0] or_ln54_fu_1003_p2;
wire   [35:0] shl_ln54_2_fu_1024_p3;
wire   [33:0] shl_ln54_3_fu_1036_p3;
wire   [36:0] zext_ln54_3_fu_1032_p1;
wire   [36:0] zext_ln54_4_fu_1044_p1;
wire   [36:0] sub_ln54_5_fu_1048_p2;
wire  signed [37:0] sext_ln54_fu_1054_p1;
wire  signed [63:0] sext_ln1138_fu_1063_p1;
wire   [63:0] mul_ln1138_fu_1070_p0;
wire   [65:0] mul_ln1138_fu_1070_p1;
wire   [128:0] mul_ln1138_fu_1070_p2;
wire   [59:0] tmp_51_fu_1076_p4;
wire   [58:0] tmp_s_fu_1091_p4;
wire   [62:0] shl_ln1138_2_fu_1109_p3;
wire   [63:0] zext_ln1138_1_fu_1117_p1;
wire   [63:0] shl_ln1138_1_fu_1101_p3;
wire   [63:0] sub_ln1138_fu_1121_p2;
wire   [66:0] shl_ln_fu_1138_p3;
wire   [191:0] zext_ln1138_2_fu_1145_p1;
wire   [191:0] lshr_ln1138_fu_1149_p2;
wire   [24:0] add_ln1142_fu_1165_p2;
wire   [31:0] data_V_fu_1175_p1;
wire   [22:0] tmp_70_fu_1196_p1;
wire   [24:0] mantissa_fu_1200_p4;
wire   [7:0] tmp_69_fu_1186_p4;
wire   [8:0] zext_ln341_fu_1214_p1;
wire   [8:0] add_ln341_fu_1218_p2;
wire   [7:0] sub_ln1311_fu_1232_p2;
wire   [0:0] isNeg_fu_1224_p3;
wire  signed [8:0] sext_ln1311_fu_1238_p1;
wire   [8:0] ush_fu_1242_p3;
wire  signed [31:0] sh_prom_i_i_i_i_i_cast_cast_cast_fu_1250_p1;
wire   [110:0] zext_ln15_fu_1210_p1;
wire   [110:0] sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_1254_p1;
wire   [110:0] r_V_fu_1258_p2;
wire   [0:0] tmp_56_fu_1270_p3;
wire   [110:0] r_V_9_fu_1264_p2;
wire   [63:0] zext_ln662_fu_1278_p1;
wire   [63:0] tmp_42_fu_1282_p4;
wire   [63:0] val_fu_1292_p3;
wire   [0:0] p_Result_s_fu_1178_p3;
wire   [63:0] result_V_15_fu_1300_p2;
wire   [63:0] data_V_10_fu_1346_p1;
wire   [62:0] p_Result_9_fu_1349_p1;
wire   [63:0] zext_ln368_fu_1353_p1;
wire   [63:0] data_V_11_fu_1362_p1;
wire   [62:0] p_Result_10_fu_1366_p1;
wire   [63:0] zext_ln368_6_fu_1370_p1;
wire   [10:0] tmp_fu_1379_p4;
wire   [51:0] trunc_ln1149_fu_1389_p1;
wire   [10:0] tmp_37_fu_1393_p4;
wire   [51:0] trunc_ln1149_1_fu_1403_p1;
wire   [0:0] or_ln1149_fu_1431_p2;
wire   [0:0] or_ln1149_1_fu_1435_p2;
wire   [0:0] and_ln1149_fu_1439_p2;
wire   [0:0] grp_fu_943_p2;
wire   [0:0] and_ln1149_1_fu_1445_p2;
wire   [31:0] zext_ln1149_fu_1458_p1;
wire   [63:0] data_V_12_fu_1506_p1;
wire   [63:0] grp_fu_951_p1;
wire   [63:0] data_V_13_fu_1524_p1;
wire   [53:0] mantissa_4_fu_1542_p4;
wire   [11:0] zext_ln510_fu_1555_p1;
wire   [11:0] add_ln510_fu_1558_p2;
wire   [10:0] sub_ln1311_4_fu_1572_p2;
wire   [0:0] isNeg_4_fu_1564_p3;
wire  signed [11:0] sext_ln1311_4_fu_1577_p1;
wire   [11:0] ush_4_fu_1581_p3;
wire  signed [31:0] sh_prom_i_i_i_i_i94_cast_cast_cast_fu_1589_p1;
wire   [168:0] zext_ln15_4_fu_1551_p1;
wire   [168:0] sh_prom_i_i_i_i_i94_cast_cast_cast_cast_fu_1593_p1;
wire   [168:0] r_V_10_fu_1597_p2;
wire   [0:0] tmp_60_fu_1609_p3;
wire   [168:0] r_V_11_fu_1603_p2;
wire   [63:0] zext_ln662_4_fu_1617_p1;
wire   [63:0] tmp_48_fu_1621_p4;
wire   [63:0] val_4_fu_1631_p3;
wire   [0:0] icmp_ln1163_fu_1639_p2;
wire   [53:0] mantissa_5_fu_1660_p4;
wire   [11:0] zext_ln510_1_fu_1673_p1;
wire   [11:0] add_ln510_1_fu_1676_p2;
wire   [10:0] sub_ln1311_5_fu_1690_p2;
wire   [0:0] isNeg_5_fu_1682_p3;
wire  signed [11:0] sext_ln1311_5_fu_1695_p1;
wire   [11:0] ush_5_fu_1699_p3;
wire  signed [31:0] sh_prom_i_i_i_i_i128_cast_cast_cast_fu_1707_p1;
wire   [168:0] zext_ln15_5_fu_1669_p1;
wire   [168:0] sh_prom_i_i_i_i_i128_cast_cast_cast_cast_fu_1711_p1;
wire   [168:0] r_V_12_fu_1715_p2;
wire   [0:0] tmp_64_fu_1727_p3;
wire   [168:0] r_V_13_fu_1721_p2;
wire   [63:0] zext_ln662_5_fu_1735_p1;
wire   [63:0] tmp_50_fu_1739_p4;
wire   [63:0] val_5_fu_1749_p3;
wire   [0:0] icmp_ln1169_fu_1757_p2;
wire   [31:0] add_ln1221_fu_1778_p2;
wire   [0:0] icmp_ln1226_fu_1790_p2;
wire   [31:0] add_ln1228_fu_1796_p2;
wire   [0:0] icmp_ln1221_fu_1784_p2;
wire   [31:0] start_index_4_fu_1802_p3;
wire   [31:0] sub_ln1236_fu_1818_p2;
wire   [31:0] j_10_fu_1823_p2;
wire   [15:0] shl_ln54_8_fu_1848_p3;
wire   [13:0] shl_ln54_9_fu_1859_p3;
wire   [16:0] zext_ln54_9_fu_1855_p1;
wire   [16:0] zext_ln54_10_fu_1866_p1;
wire   [30:0] trunc_ln1238_fu_1845_p1;
wire   [32:0] p_shl1_fu_1880_p3;
wire   [32:0] zext_ln1238_fu_1876_p1;
wire   [0:0] icmp_ln1190_1_fu_1900_p2;
wire   [31:0] add_ln1192_fu_1906_p2;
wire   [0:0] icmp_ln1190_fu_1894_p2;
wire   [31:0] select_ln1190_fu_1912_p3;
wire  signed [31:0] start_index_6_fu_1920_p3;
wire   [31:0] add_ln1195_fu_1928_p2;
wire   [31:0] add_ln1195_1_fu_1933_p2;
wire   [15:0] shl_ln54_6_fu_1952_p3;
wire   [13:0] shl_ln54_7_fu_1963_p3;
wire   [16:0] zext_ln54_7_fu_1959_p1;
wire   [16:0] zext_ln54_8_fu_1970_p1;
wire   [30:0] trunc_ln1209_fu_1949_p1;
wire   [32:0] p_shl6_fu_1984_p3;
wire   [32:0] zext_ln1209_fu_1980_p1;
wire   [31:0] sub_ln1250_1_fu_2009_p2;
wire  signed [31:0] add_ln1250_fu_2014_p2;
wire  signed [32:0] sext_ln1250_3_fu_2031_p1;
wire  signed [32:0] add_ln1250_1_fu_2034_p2;
wire  signed [33:0] sext_ln1250_4_fu_2040_p1;
wire  signed [33:0] sext_ln1250_2_fu_2027_p1;
wire  signed [32:0] sext_ln1250_1_fu_2023_p1;
wire   [0:0] icmp_ln1250_1_fu_2050_p2;
wire   [15:0] shl_ln54_10_fu_2064_p3;
wire   [13:0] shl_ln54_11_fu_2075_p3;
wire   [16:0] zext_ln54_11_fu_2071_p1;
wire   [16:0] zext_ln54_12_fu_2082_p1;
wire   [33:0] select_ln1250_fu_2056_p3;
wire  signed [63:0] sext_ln1250_5_fu_2092_p1;
wire   [63:0] mul_ln1250_fu_2100_p0;
wire   [2:0] mul_ln1250_fu_2100_p1;
wire   [63:0] shl_ln54_17_fu_2112_p2;
wire   [63:0] shl_ln54_18_fu_2118_p2;
wire   [0:0] icmp_ln1252_fu_2147_p2;
wire   [63:0] add_ln1250_2_fu_2141_p2;
wire   [63:0] shl_ln54_21_fu_2161_p2;
wire   [63:0] shl_ln54_22_fu_2167_p2;
wire   [63:0] sub_ln54_17_fu_2173_p2;
wire   [63:0] sub_ln54_13_fu_2124_p2;
wire   [63:0] add_ln1256_fu_2135_p2;
wire   [7:0] trunc_ln1254_1_fu_2199_p1;
wire   [9:0] p_shl2_cast_fu_2203_p3;
wire   [9:0] trunc_ln1254_fu_2195_p1;
wire   [1:0] select_ln1186_2_fu_2153_p3;
wire   [9:0] sub_ln1254_1_fu_2211_p2;
wire   [9:0] zext_ln1254_fu_2225_p1;
wire   [11:0] tmp_47_fu_2235_p4;
wire   [16:0] tmp5_fu_2244_p4;
wire  signed [63:0] sext_ln54_18_fu_2254_p1;
wire   [63:0] select_ln1186_3_fu_2179_p3;
wire   [63:0] mul_ln1254_fu_2273_p0;
wire   [65:0] mul_ln1254_fu_2273_p1;
wire   [128:0] mul_ln1254_fu_2273_p2;
wire   [59:0] tmp_68_fu_2279_p4;
wire   [58:0] tmp_55_fu_2294_p4;
wire   [62:0] shl_ln1254_2_fu_2312_p3;
wire   [63:0] zext_ln1254_1_fu_2320_p1;
wire   [63:0] shl_ln1254_1_fu_2304_p3;
wire   [63:0] sub_ln1254_fu_2324_p2;
wire   [66:0] shl_ln8_fu_2339_p3;
wire   [191:0] zext_ln1254_2_fu_2346_p1;
wire   [191:0] lshr_ln1254_fu_2350_p2;
wire   [2:0] trunc_ln5_fu_2369_p1;
wire   [5:0] trunc_ln5_1_fu_2380_p1;
wire   [9:0] tmp_103_cast_fu_2372_p3;
wire   [9:0] tmp_104_cast_fu_2383_p3;
wire   [9:0] add_ln5_1_fu_2397_p2;
wire   [37:0] shl_ln54_15_fu_2419_p3;
wire   [35:0] shl_ln54_16_fu_2431_p3;
wire  signed [38:0] sext_ln54_11_fu_2427_p1;
wire  signed [38:0] sext_ln54_12_fu_2439_p1;
wire   [0:0] icmp_ln1240_fu_2466_p2;
wire   [30:0] add_ln1244_fu_2454_p2;
wire   [7:0] trunc_ln1242_1_fu_2492_p1;
wire   [9:0] tmp_95_cast_fu_2496_p3;
wire   [9:0] trunc_ln1242_fu_2488_p1;
wire   [32:0] add_ln1238_fu_2460_p2;
wire   [37:0] shl_ln54_26_mid1_fu_2510_p3;
wire   [35:0] shl_ln54_27_mid1_fu_2522_p3;
wire  signed [38:0] sext_ln54_19_fu_2518_p1;
wire  signed [38:0] sext_ln54_20_fu_2530_p1;
wire   [38:0] sub_ln54_16_fu_2534_p2;
wire   [38:0] sub_ln54_12_fu_2443_p2;
wire   [1:0] select_ln1238_fu_2472_p3;
wire   [9:0] sub_ln1242_1_fu_2504_p2;
wire   [9:0] zext_ln1242_fu_2556_p1;
wire   [11:0] tmp_46_fu_2566_p4;
wire   [16:0] tmp4_fu_2575_p4;
wire  signed [38:0] sext_ln54_17_fu_2585_p1;
wire   [38:0] select_ln1238_2_fu_2540_p3;
wire  signed [63:0] sext_ln1242_fu_2601_p1;
wire   [63:0] mul_ln1242_fu_2608_p0;
wire   [65:0] mul_ln1242_fu_2608_p1;
wire   [128:0] mul_ln1242_fu_2608_p2;
wire   [59:0] tmp_67_fu_2614_p4;
wire   [58:0] tmp_54_fu_2629_p4;
wire   [62:0] shl_ln1242_2_fu_2647_p3;
wire   [63:0] zext_ln1242_1_fu_2655_p1;
wire   [63:0] shl_ln1242_1_fu_2639_p3;
wire   [63:0] sub_ln1242_fu_2659_p2;
wire   [66:0] shl_ln7_fu_2675_p3;
wire   [191:0] zext_ln1242_3_fu_2682_p1;
wire   [191:0] lshr_ln1242_fu_2686_p2;
wire   [37:0] shl_ln54_13_fu_2703_p3;
wire   [35:0] shl_ln54_14_fu_2715_p3;
wire  signed [38:0] sext_ln54_9_fu_2711_p1;
wire  signed [38:0] sext_ln54_10_fu_2723_p1;
wire   [0:0] icmp_ln1211_fu_2750_p2;
wire   [30:0] add_ln1215_fu_2738_p2;
wire   [7:0] trunc_ln1213_1_fu_2776_p1;
wire   [9:0] tmp_92_cast_fu_2780_p3;
wire   [9:0] trunc_ln1213_fu_2772_p1;
wire   [32:0] add_ln1209_fu_2744_p2;
wire   [37:0] shl_ln54_24_mid1_fu_2794_p3;
wire   [35:0] shl_ln54_25_mid1_fu_2806_p3;
wire  signed [38:0] sext_ln54_14_fu_2802_p1;
wire  signed [38:0] sext_ln54_15_fu_2814_p1;
wire   [38:0] sub_ln54_15_fu_2818_p2;
wire   [38:0] sub_ln54_11_fu_2727_p2;
wire   [1:0] select_ln1209_fu_2756_p3;
wire   [9:0] sub_ln1213_1_fu_2788_p2;
wire   [9:0] zext_ln1213_fu_2840_p1;
wire   [11:0] tmp_45_fu_2850_p4;
wire   [16:0] tmp3_fu_2859_p4;
wire  signed [38:0] sext_ln54_16_fu_2869_p1;
wire   [38:0] select_ln1209_2_fu_2824_p3;
wire  signed [63:0] sext_ln1213_fu_2885_p1;
wire   [63:0] mul_ln1213_fu_2892_p0;
wire   [65:0] mul_ln1213_fu_2892_p1;
wire   [128:0] mul_ln1213_fu_2892_p2;
wire   [59:0] tmp_66_fu_2898_p4;
wire   [58:0] tmp_53_fu_2913_p4;
wire   [62:0] shl_ln1213_2_fu_2931_p3;
wire   [63:0] zext_ln1213_1_fu_2939_p1;
wire   [63:0] shl_ln1213_1_fu_2923_p3;
wire   [63:0] sub_ln1213_fu_2943_p2;
wire   [66:0] shl_ln6_fu_2959_p3;
wire   [191:0] zext_ln1213_3_fu_2966_p1;
wire   [191:0] lshr_ln1213_fu_2970_p2;
wire  signed [32:0] sext_ln1197_3_fu_2990_p1;
wire  signed [32:0] add_ln1197_fu_2994_p2;
wire  signed [33:0] sext_ln1197_4_fu_3000_p1;
wire  signed [33:0] sext_ln1197_2_fu_2987_p1;
wire  signed [32:0] sext_ln1197_1_fu_2984_p1;
wire   [0:0] icmp_ln1197_1_fu_3010_p2;
wire   [15:0] shl_ln54_4_fu_3024_p3;
wire   [13:0] shl_ln54_5_fu_3035_p3;
wire   [16:0] zext_ln54_5_fu_3031_p1;
wire   [16:0] zext_ln54_6_fu_3042_p1;
wire   [33:0] select_ln1197_fu_3016_p3;
wire  signed [63:0] sext_ln1197_5_fu_3052_p1;
wire   [63:0] mul_ln1197_fu_3060_p0;
wire   [2:0] mul_ln1197_fu_3060_p1;
wire   [63:0] shl_ln54_fu_3072_p2;
wire   [63:0] shl_ln54_12_fu_3078_p2;
wire   [0:0] icmp_ln1199_fu_3107_p2;
wire   [63:0] add_ln1197_1_fu_3101_p2;
wire   [63:0] shl_ln54_19_fu_3121_p2;
wire   [63:0] shl_ln54_20_fu_3127_p2;
wire   [63:0] sub_ln54_14_fu_3133_p2;
wire   [63:0] sub_ln54_10_fu_3084_p2;
wire   [63:0] add_ln1203_fu_3095_p2;
wire   [7:0] trunc_ln1201_1_fu_3159_p1;
wire   [9:0] p_shl_cast_fu_3163_p3;
wire   [9:0] trunc_ln1201_fu_3155_p1;
wire   [1:0] select_ln1186_fu_3113_p3;
wire   [9:0] sub_ln1201_1_fu_3171_p2;
wire   [9:0] zext_ln1201_fu_3185_p1;
wire   [11:0] tmp_44_fu_3195_p4;
wire   [16:0] tmp2_fu_3204_p4;
wire  signed [63:0] sext_ln54_13_fu_3214_p1;
wire   [63:0] select_ln1186_1_fu_3139_p3;
wire   [63:0] mul_ln1201_fu_3233_p0;
wire   [65:0] mul_ln1201_fu_3233_p1;
wire   [128:0] mul_ln1201_fu_3233_p2;
wire   [59:0] tmp_65_fu_3239_p4;
wire   [58:0] tmp_52_fu_3254_p4;
wire   [62:0] shl_ln1201_2_fu_3272_p3;
wire   [63:0] zext_ln1201_1_fu_3280_p1;
wire   [63:0] shl_ln1201_1_fu_3264_p3;
wire   [63:0] sub_ln1201_fu_3284_p2;
wire   [66:0] shl_ln5_fu_3299_p3;
wire   [191:0] zext_ln1201_2_fu_3306_p1;
wire   [191:0] lshr_ln1201_fu_3310_p2;
wire   [35:0] tmp_57_fu_3326_p3;
wire   [9:0] add_ln6_fu_3337_p2;
wire   [9:0] add_ln7_fu_3347_p2;
wire   [37:0] tmp_58_fu_3357_p3;
wire   [38:0] zext_ln17_fu_3364_p1;
wire   [38:0] zext_ln5_fu_3333_p1;
wire   [38:0] sub_ln17_fu_3368_p2;
wire   [31:0] i_10_cast_fu_3390_p1;
wire   [9:0] shl_ln17_fu_3404_p2;
wire   [9:0] add_ln17_fu_3421_p2;
wire   [39:0] zext_ln17_1_fu_3400_p1;
wire   [39:0] add_ln17_2_fu_3432_p2;
wire   [7:0] trunc_ln17_1_fu_3441_p1;
wire   [9:0] p_shl3_cast_fu_3445_p3;
wire   [9:0] trunc_ln17_fu_3437_p1;
wire   [39:0] add_ln20_1_fu_3459_p2;
wire   [7:0] trunc_ln20_1_fu_3468_p1;
wire   [9:0] p_shl4_cast_fu_3472_p3;
wire   [9:0] trunc_ln20_fu_3464_p1;
wire   [9:0] add_ln17_1_fu_3486_p2;
wire   [9:0] add_ln17_3_fu_3500_p2;
wire   [9:0] add_ln17_4_fu_3510_p2;
wire    ap_CS_fsm_state54;
wire    grp_fu_925_ce;
wire    grp_fu_929_ce;
wire    grp_fu_934_ce;
wire    grp_fu_937_ce;
wire    grp_fu_940_ce;
wire    ap_block_pp1_stage0_00001;
reg   [38:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;
reg    ap_idle_pp4;
wire    ap_enable_pp4;
reg    ap_idle_pp5;
wire    ap_enable_pp5;
reg    ap_idle_pp6;
wire    ap_enable_pp6;
wire   [128:0] mul_ln1138_fu_1070_p00;
wire   [65:0] mul_ln1197_fu_3060_p00;
wire   [128:0] mul_ln1201_fu_3233_p00;
wire   [128:0] mul_ln1213_fu_2892_p00;
wire   [128:0] mul_ln1242_fu_2608_p00;
wire   [65:0] mul_ln1250_fu_2100_p00;
wire   [128:0] mul_ln1254_fu_2273_p00;
reg    ap_condition_955;
reg    ap_condition_961;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 39'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter3 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp4_iter0 = 1'b0;
#0 ap_enable_reg_pp5_iter0 = 1'b0;
#0 ap_enable_reg_pp6_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter2 = 1'b0;
#0 ap_enable_reg_pp4_iter1 = 1'b0;
#0 ap_enable_reg_pp4_iter2 = 1'b0;
#0 ap_enable_reg_pp5_iter1 = 1'b0;
#0 ap_enable_reg_pp5_iter2 = 1'b0;
#0 ap_enable_reg_pp6_iter1 = 1'b0;
#0 ap_enable_reg_pp6_iter2 = 1'b0;
end

makePatches_ShadowQuilt_fromEdges_makeSuperPoint_alignedToLine_radii #(
    .DataWidth( 25 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
radii_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(radii_address0),
    .ce0(radii_ce0),
    .q0(radii_q0)
);

makePatches_ShadowQuilt_fromEdges_makeSuperPoint_alignedToLine_trapezoid_edges #(
    .DataWidth( 26 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
trapezoid_edges_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(trapezoid_edges_address0),
    .ce0(trapezoid_edges_ce0),
    .q0(trapezoid_edges_q0)
);

makePatches_ShadowQuilt_fromEdges_makeSuperPoint_alignedToLine_row_list #(
    .DataWidth( 64 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
row_list_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(row_list_address0),
    .ce0(row_list_ce0),
    .we0(row_list_we0),
    .d0(row_list_d0),
    .q0(row_list_q0)
);

makePatches_ShadowQuilt_fromEdges_fadd_32ns_32ns_32_3_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_3_full_dsp_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_reg_3689),
    .din1(conv6_reg_3679),
    .ce(1'b1),
    .dout(grp_fu_921_p2)
);

makePatches_ShadowQuilt_fromEdges_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_943_p0),
    .din1(grp_fu_943_p1),
    .ce(1'b1),
    .opcode(5'd4),
    .dout(grp_fu_943_p2)
);

makePatches_ShadowQuilt_fromEdges_sitodp_64ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
sitodp_64ns_64_2_no_dsp_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_947_p0),
    .ce(1'b1),
    .dout(grp_fu_947_p1)
);

makePatches_ShadowQuilt_fromEdges_sitodp_64ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
sitodp_64ns_64_2_no_dsp_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_951_p0),
    .ce(1'b1),
    .dout(grp_fu_951_p1)
);

makePatches_ShadowQuilt_fromEdges_mul_64ns_66ns_129_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 66 ),
    .dout_WIDTH( 129 ))
mul_64ns_66ns_129_1_1_U10(
    .din0(mul_ln1138_fu_1070_p0),
    .din1(mul_ln1138_fu_1070_p1),
    .dout(mul_ln1138_fu_1070_p2)
);

makePatches_ShadowQuilt_fromEdges_mul_64ns_3ns_66_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 66 ))
mul_64ns_3ns_66_1_1_U11(
    .din0(mul_ln1250_fu_2100_p0),
    .din1(mul_ln1250_fu_2100_p1),
    .dout(mul_ln1250_fu_2100_p2)
);

makePatches_ShadowQuilt_fromEdges_mul_64ns_66ns_129_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 66 ),
    .dout_WIDTH( 129 ))
mul_64ns_66ns_129_1_1_U12(
    .din0(mul_ln1254_fu_2273_p0),
    .din1(mul_ln1254_fu_2273_p1),
    .dout(mul_ln1254_fu_2273_p2)
);

makePatches_ShadowQuilt_fromEdges_mul_64ns_66ns_129_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 66 ),
    .dout_WIDTH( 129 ))
mul_64ns_66ns_129_1_1_U13(
    .din0(mul_ln1242_fu_2608_p0),
    .din1(mul_ln1242_fu_2608_p1),
    .dout(mul_ln1242_fu_2608_p2)
);

makePatches_ShadowQuilt_fromEdges_mul_64ns_66ns_129_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 66 ),
    .dout_WIDTH( 129 ))
mul_64ns_66ns_129_1_1_U14(
    .din0(mul_ln1213_fu_2892_p0),
    .din1(mul_ln1213_fu_2892_p1),
    .dout(mul_ln1213_fu_2892_p2)
);

makePatches_ShadowQuilt_fromEdges_mul_64ns_3ns_66_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 66 ))
mul_64ns_3ns_66_1_1_U15(
    .din0(mul_ln1197_fu_3060_p0),
    .din1(mul_ln1197_fu_3060_p1),
    .dout(mul_ln1197_fu_3060_p2)
);

makePatches_ShadowQuilt_fromEdges_mul_64ns_66ns_129_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 66 ),
    .dout_WIDTH( 129 ))
mul_64ns_66ns_129_1_1_U16(
    .din0(mul_ln1201_fu_3233_p0),
    .din1(mul_ln1201_fu_3233_p1),
    .dout(mul_ln1201_fu_3233_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((icmp_ln1136_fu_965_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state3)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state3);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((icmp_ln1136_fu_965_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp1_exit_iter0_state20) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((icmp_ln1147_fu_1314_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((((ap_enable_reg_pp1_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone)) | ((1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2_subdone)))) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if (((icmp_ln1147_fu_1314_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp2_exit_iter0_state27) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state26)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp2_exit_iter0_state27)) begin
                ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state27);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter2;
        end else if ((1'b1 == ap_CS_fsm_state26)) begin
            ap_enable_reg_pp2_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp3_exit_iter0_state33) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_subdone))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state32)) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp3_exit_iter0_state33)) begin
                ap_enable_reg_pp3_iter1 <= (1'b1 ^ ap_condition_pp3_exit_iter0_state33);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
        end else if ((1'b1 == ap_CS_fsm_state32)) begin
            ap_enable_reg_pp3_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp4_exit_iter0_state37) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_subdone))) begin
            ap_enable_reg_pp4_iter0 <= 1'b0;
        end else if (((grp_fu_954_p2 == 1'd1) & (icmp_ln1236_fu_1829_p2 == 1'd1) & (leftRight_read_read_fu_278_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
            ap_enable_reg_pp4_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp4_exit_iter0_state37)) begin
                ap_enable_reg_pp4_iter1 <= (1'b1 ^ ap_condition_pp4_exit_iter0_state37);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter2 <= ap_enable_reg_pp4_iter1;
        end else if (((grp_fu_954_p2 == 1'd1) & (icmp_ln1236_fu_1829_p2 == 1'd1) & (leftRight_read_read_fu_278_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
            ap_enable_reg_pp4_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp5_exit_iter0_state41) & (1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == ap_block_pp5_stage0_subdone))) begin
            ap_enable_reg_pp5_iter0 <= 1'b0;
        end else if (((icmp_ln1195_fu_1939_p2 == 1'd0) & (grp_fu_954_p2 == 1'd1) & (leftRight_read_read_fu_278_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
            ap_enable_reg_pp5_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp5_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp5_exit_iter0_state41)) begin
                ap_enable_reg_pp5_iter1 <= (1'b1 ^ ap_condition_pp5_exit_iter0_state41);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp5_iter1 <= ap_enable_reg_pp5_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp5_stage0_subdone)) begin
            ap_enable_reg_pp5_iter2 <= ap_enable_reg_pp5_iter1;
        end else if (((icmp_ln1195_fu_1939_p2 == 1'd0) & (grp_fu_954_p2 == 1'd1) & (leftRight_read_read_fu_278_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
            ap_enable_reg_pp5_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp6_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp6_exit_iter0_state46) & (1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0_subdone))) begin
            ap_enable_reg_pp6_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state45)) begin
            ap_enable_reg_pp6_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp6_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp6_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp6_exit_iter0_state46)) begin
                ap_enable_reg_pp6_iter1 <= (1'b1 ^ ap_condition_pp6_exit_iter0_state46);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp6_iter1 <= ap_enable_reg_pp6_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp6_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp6_stage0_subdone)) begin
            ap_enable_reg_pp6_iter2 <= ap_enable_reg_pp6_iter1;
        end else if ((1'b1 == ap_CS_fsm_state45)) begin
            ap_enable_reg_pp6_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        i_10_reg_910 <= 10'd0;
    end else if (((icmp_ln13_reg_4183 == 1'd0) & (1'b1 == ap_CS_fsm_state53))) begin
        i_10_reg_910 <= add_ln13_reg_4178;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1238_1_fu_2449_p2 == 1'd0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        indvar_flatten15_reg_784 <= add_ln1238_1_fu_2413_p2;
    end else if (((grp_fu_954_p2 == 1'd1) & (icmp_ln1236_fu_1829_p2 == 1'd1) & (leftRight_read_read_fu_278_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
        indvar_flatten15_reg_784 <= 33'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1250_2_fu_2130_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        indvar_flatten23_reg_715 <= add_ln1250_3_fu_2106_p2;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        indvar_flatten23_reg_715 <= 66'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1209_1_fu_2733_p2 == 1'd0) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == ap_block_pp5_stage0_11001))) begin
        indvar_flatten7_reg_826 <= add_ln1209_1_fu_2697_p2;
    end else if (((icmp_ln1195_fu_1939_p2 == 1'd0) & (grp_fu_954_p2 == 1'd1) & (leftRight_read_read_fu_278_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
        indvar_flatten7_reg_826 <= 33'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1197_2_fu_3090_p2 == 1'd0) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0_11001))) begin
        indvar_flatten_reg_868 <= add_ln1197_2_fu_3066_p2;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        indvar_flatten_reg_868 <= 66'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1136_fu_965_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        j_11_reg_547 <= 31'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1136_1_reg_3640 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        j_11_reg_547 <= add_ln1136_reg_3635;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln1147_1_reg_3719 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        j_12_reg_571 <= add_ln1147_reg_3714;
    end else if (((icmp_ln1147_fu_1314_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        j_12_reg_571 <= 31'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1161_fu_1480_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        j_13_reg_607 <= add_ln1161_fu_1474_p2;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        j_13_reg_607 <= 31'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1147_reg_3704 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
        j_2_reg_690 <= left_bound_reg_654;
    end else if (((icmp_ln1147_fu_1314_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        j_2_reg_690 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1197_2_fu_3090_p2 == 1'd0) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0_11001))) begin
        j_4_reg_890 <= select_ln1197_2_fu_3177_p3;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        j_4_reg_890 <= sext_ln1197_fu_2981_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1209_1_fu_2733_p2 == 1'd0) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == ap_block_pp5_stage0_11001))) begin
        j_5_reg_848 <= select_ln1209_3_fu_2832_p3;
    end else if (((icmp_ln1195_fu_1939_p2 == 1'd0) & (grp_fu_954_p2 == 1'd1) & (leftRight_read_read_fu_278_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
        j_5_reg_848 <= sext_ln1209_fu_1945_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1238_1_fu_2449_p2 == 1'd0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        j_6_reg_806 <= select_ln1238_3_fu_2548_p3;
    end else if (((grp_fu_954_p2 == 1'd1) & (icmp_ln1236_fu_1829_p2 == 1'd1) & (leftRight_read_read_fu_278_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
        j_6_reg_806 <= sext_ln1238_fu_1841_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1250_2_fu_2130_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        j_7_reg_737 <= select_ln1250_2_fu_2217_p3;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        j_7_reg_737 <= sext_ln1250_fu_2019_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln1161_reg_3795_pp2_iter2_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        lbVal_reg_642 <= lbVal_1_fu_1652_p3;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        lbVal_reg_642 <= 64'd9223372036854775807;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln1161_reg_3795_pp2_iter2_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        left_bound_reg_654 <= left_bound_1_fu_1645_p3;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        left_bound_reg_654 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln1161_reg_3795_pp2_iter2_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        rbVal_reg_618 <= rbVal_2_fu_1770_p3;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        rbVal_reg_618 <= 64'd9223372036854775807;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1147_reg_3704 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
        right_bound_0_lcssa_reg_702 <= right_bound_reg_630;
    end else if (((icmp_ln1147_fu_1314_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        right_bound_0_lcssa_reg_702 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln1161_reg_3795_pp2_iter2_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        right_bound_reg_630 <= right_bound_2_fu_1763_p3;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        right_bound_reg_630 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1136_reg_3621 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        row_list_size_0_lcssa_reg_559 <= GDn_points_load_reg_3616;
    end else if (((icmp_ln1136_fu_965_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        row_list_size_0_lcssa_reg_559 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1147_reg_3704 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
        start_index_0_lcssa9_reg_666 <= start_index_reg_583;
    end else if (((icmp_ln1147_fu_1314_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        start_index_0_lcssa9_reg_666 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln1147_1_reg_3719_pp1_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001))) begin
        start_index_reg_583 <= start_index_2_fu_1462_p3;
    end else if (((icmp_ln1147_fu_1314_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        start_index_reg_583 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1147_reg_3704 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
        start_value_0_lcssa8_reg_678 <= start_value_reg_595;
    end else if (((icmp_ln1147_fu_1314_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        start_value_0_lcssa8_reg_678 <= 64'd9223372036854775807;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln1147_1_reg_3719_pp1_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001))) begin
        start_value_reg_595 <= start_value_2_fu_1451_p3;
    end else if (((icmp_ln1147_fu_1314_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        start_value_reg_595 <= 64'd9223372036854775807;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp5_iter1 == 1'b1) & (icmp_ln1209_1_reg_4049 == 1'd0) & (1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == ap_block_pp5_stage0_11001))) begin
        temp_size_1_reg_837 <= select_ln1209_1_reg_4053;
    end else if (((icmp_ln1195_fu_1939_p2 == 1'd0) & (grp_fu_954_p2 == 1'd1) & (leftRight_read_read_fu_278_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
        temp_size_1_reg_837 <= 31'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (icmp_ln1238_1_reg_4005 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        temp_size_2_reg_795 <= select_ln1238_1_reg_4009;
    end else if (((grp_fu_954_p2 == 1'd1) & (icmp_ln1236_fu_1829_p2 == 1'd1) & (leftRight_read_read_fu_278_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
        temp_size_2_reg_795 <= 31'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (icmp_ln1250_2_reg_3954 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        temp_size_3_reg_726 <= select_ln1250_1_reg_3958;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        temp_size_3_reg_726 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state40))) begin
        temp_size_4_reg_757 <= original_ppl;
    end else if ((((icmp_ln1250_fu_1835_p2 == 1'd1) & (icmp_ln1236_fu_1829_p2 == 1'd0) & (leftRight_read_read_fu_278_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31)) | ((grp_fu_954_p2 == 1'd0) & (icmp_ln1236_fu_1829_p2 == 1'd1) & (leftRight_read_read_fu_278_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31)) | ((icmp_ln1197_fu_2003_p2 == 1'd1) & (icmp_ln1195_fu_1939_p2 == 1'd1) & (leftRight_read_read_fu_278_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31)) | ((icmp_ln1195_fu_1939_p2 == 1'd0) & (grp_fu_954_p2 == 1'd0) & (leftRight_read_read_fu_278_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31)))) begin
        temp_size_4_reg_757 <= 32'd0;
    end else if (((icmp_ln1250_reg_3872 == 1'd0) & (icmp_ln1236_reg_3868 == 1'd0) & (leftRight_read_read_fu_278_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
        temp_size_4_reg_757 <= trunc_ln1261_1_fu_2361_p1;
    end else if (((icmp_ln1197_reg_3925 == 1'd0) & (icmp_ln1195_reg_3895 == 1'd1) & (leftRight_read_read_fu_278_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
        temp_size_4_reg_757 <= trunc_ln1261_fu_2365_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp6_iter1 == 1'b1) & (icmp_ln1197_2_reg_4113 == 1'd0) & (1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0_11001))) begin
        temp_size_reg_879 <= select_ln1197_1_reg_4117;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        temp_size_reg_879 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1209_1_fu_2733_p2 == 1'd0) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == ap_block_pp5_stage0_11001))) begin
        z_1_reg_857 <= add_ln1211_fu_2879_p2;
    end else if (((icmp_ln1195_fu_1939_p2 == 1'd0) & (grp_fu_954_p2 == 1'd1) & (leftRight_read_read_fu_278_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
        z_1_reg_857 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1238_1_fu_2449_p2 == 1'd0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        z_2_reg_815 <= add_ln1240_fu_2595_p2;
    end else if (((grp_fu_954_p2 == 1'd1) & (icmp_ln1236_fu_1829_p2 == 1'd1) & (leftRight_read_read_fu_278_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
        z_2_reg_815 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1250_2_fu_2130_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        z_3_reg_746 <= add_ln1252_fu_2264_p2;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        z_3_reg_746 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1197_2_fu_3090_p2 == 1'd0) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0_11001))) begin
        z_reg_899 <= add_ln1199_fu_3224_p2;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        z_reg_899 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        GDn_points_load_reg_3616 <= GDn_points_q0;
        icmp_ln1136_reg_3621 <= icmp_ln1136_fu_965_p2;
        y_reg_3611 <= radii_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln1136_reg_3635 <= add_ln1136_fu_1013_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1136_1_reg_3640 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln1138_reg_3654[63 : 3] <= add_ln1138_fu_1127_p2[63 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        add_ln1147_reg_3714 <= add_ln1147_fu_1324_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1197_2_fu_3090_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0_11001))) begin
        add_ln1201_1_reg_4127 <= add_ln1201_1_fu_3189_p2;
        add_ln54_4_reg_4132[63 : 3] <= add_ln54_4_fu_3218_p2[63 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0_11001))) begin
        add_ln1201_1_reg_4127_pp6_iter1_reg <= add_ln1201_1_reg_4127;
        icmp_ln1197_2_reg_4113 <= icmp_ln1197_2_fu_3090_p2;
        icmp_ln1197_2_reg_4113_pp6_iter1_reg <= icmp_ln1197_2_reg_4113;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1197_2_reg_4113 == 1'd0) & (1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0_11001))) begin
        add_ln1201_reg_4148[63 : 3] <= add_ln1201_fu_3290_p2[63 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1209_1_fu_2733_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == ap_block_pp5_stage0_11001))) begin
        add_ln1213_1_reg_4063 <= add_ln1213_1_fu_2844_p2;
        add_ln54_5_reg_4068[38 : 3] <= add_ln54_5_fu_2873_p2[38 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == ap_block_pp5_stage0_11001))) begin
        add_ln1213_1_reg_4063_pp5_iter1_reg <= add_ln1213_1_reg_4063;
        icmp_ln1209_1_reg_4049 <= icmp_ln1209_1_fu_2733_p2;
        icmp_ln1209_1_reg_4049_pp5_iter1_reg <= icmp_ln1209_1_reg_4049;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1209_1_reg_4049 == 1'd0) & (1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == ap_block_pp5_stage0_11001))) begin
        add_ln1213_reg_4083[63 : 3] <= add_ln1213_fu_2949_p2[63 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1238_1_fu_2449_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        add_ln1242_1_reg_4019 <= add_ln1242_1_fu_2560_p2;
        add_ln54_6_reg_4024[38 : 3] <= add_ln54_6_fu_2589_p2[38 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        add_ln1242_1_reg_4019_pp4_iter1_reg <= add_ln1242_1_reg_4019;
        icmp_ln1238_1_reg_4005 <= icmp_ln1238_1_fu_2449_p2;
        icmp_ln1238_1_reg_4005_pp4_iter1_reg <= icmp_ln1238_1_reg_4005;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1238_1_reg_4005 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        add_ln1242_reg_4039[63 : 3] <= add_ln1242_fu_2665_p2[63 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1250_2_fu_2130_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        add_ln1254_1_reg_3968 <= add_ln1254_1_fu_2229_p2;
        add_ln54_7_reg_3973[63 : 3] <= add_ln54_7_fu_2258_p2[63 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        add_ln1254_1_reg_3968_pp3_iter1_reg <= add_ln1254_1_reg_3968;
        icmp_ln1250_2_reg_3954 <= icmp_ln1250_2_fu_2130_p2;
        icmp_ln1250_2_reg_3954_pp3_iter1_reg <= icmp_ln1250_2_reg_3954;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1250_2_reg_3954 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        add_ln1254_reg_3989[63 : 3] <= add_ln1254_fu_2330_p2[63 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        add_ln1261_reg_4153 <= add_ln1261_fu_3321_p2;
        add_ln20_reg_4173[39 : 4] <= add_ln20_fu_3378_p2[39 : 4];
        init_patch_addr_1_reg_4158[9 : 4] <= zext_ln6_fu_3342_p1[9 : 4];
        init_patch_addr_2_reg_4163[9 : 4] <= zext_ln7_fu_3352_p1[9 : 4];
        sext_ln20_reg_4168[39 : 4] <= sext_ln20_fu_3374_p1[39 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        add_ln13_reg_4178 <= add_ln13_fu_3384_p2;
        icmp_ln13_reg_4183 <= icmp_ln13_fu_3394_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1136_1_fu_1019_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln54_reg_3644[37 : 3] <= add_ln54_fu_1058_p2[37 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        add_ln5_reg_3994[9 : 4] <= add_ln5_fu_2391_p2[9 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        conv6_reg_3679 <= grp_fu_2613_p_dout0;
        conv9_reg_3669 <= grp_fu_2607_p_dout0;
        conv_reg_3674 <= grp_fu_2610_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1147_1_reg_3719 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2_11001))) begin
        dc_9_reg_3734 <= grp_fu_947_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        dc_reg_3694 <= grp_fu_921_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        div_reg_3684 <= grp_fu_2603_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1136_1_reg_3640 <= icmp_ln1136_1_fu_1019_p2;
        icmp_ln1136_1_reg_3640_pp0_iter1_reg <= icmp_ln1136_1_reg_3640;
        j_11_reg_547_pp0_iter1_reg <= j_11_reg_547;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        icmp_ln1147_1_reg_3719 <= icmp_ln1147_1_fu_1330_p2;
        icmp_ln1147_1_reg_3719_pp1_iter1_reg <= icmp_ln1147_1_reg_3719;
        j_12_reg_571_pp1_iter1_reg <= j_12_reg_571;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        icmp_ln1147_reg_3704 <= icmp_ln1147_fu_1314_p2;
        result_V_reg_3699 <= result_V_fu_1306_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1147_1_reg_3719 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        icmp_ln1149_1_reg_3754 <= icmp_ln1149_1_fu_1413_p2;
        icmp_ln1149_2_reg_3759 <= icmp_ln1149_2_fu_1419_p2;
        icmp_ln1149_3_reg_3764 <= icmp_ln1149_3_fu_1425_p2;
        icmp_ln1149_reg_3749 <= icmp_ln1149_fu_1407_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        icmp_ln1161_reg_3795 <= icmp_ln1161_fu_1480_p2;
        icmp_ln1161_reg_3795_pp2_iter1_reg <= icmp_ln1161_reg_3795;
        zext_ln1163_reg_3804_pp2_iter1_reg[30 : 0] <= zext_ln1163_reg_3804[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp2_stage0_11001)) begin
        icmp_ln1161_reg_3795_pp2_iter2_reg <= icmp_ln1161_reg_3795_pp2_iter1_reg;
        zext_ln1163_reg_3804_pp2_iter2_reg[30 : 0] <= zext_ln1163_reg_3804_pp2_iter1_reg[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((leftRight_read_read_fu_278_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
        icmp_ln1195_reg_3895 <= icmp_ln1195_fu_1939_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1195_fu_1939_p2 == 1'd1) & (leftRight_read_read_fu_278_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
        icmp_ln1197_reg_3925 <= icmp_ln1197_fu_2003_p2;
        j_reg_3918 <= j_fu_1998_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((leftRight_read_read_fu_278_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
        icmp_ln1236_reg_3868 <= icmp_ln1236_fu_1829_p2;
        start_index_5_reg_3862 <= start_index_5_fu_1810_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1236_fu_1829_p2 == 1'd0) & (leftRight_read_read_fu_278_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
        icmp_ln1250_reg_3872 <= icmp_ln1250_fu_1835_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        icmp_ln22_reg_4235 <= icmp_ln22_fu_3524_p2;
        icmp_ln24_reg_4239 <= icmp_ln24_fu_3529_p2;
        temp_load_2_reg_4229 <= temp_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        init_patch_load_1_reg_4224 <= init_patch_q1;
        init_patch_load_reg_4219 <= init_patch_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        mul_ln1197_reg_4103 <= mul_ln1197_fu_3060_p2;
        sub_ln1197_reg_4093 <= sub_ln1197_fu_3004_p2;
        sub_ln54_6_reg_4098[16 : 11] <= sub_ln54_6_fu_3046_p2[16 : 11];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        mul_ln1250_reg_3944 <= mul_ln1250_fu_2100_p2;
        sub_ln1250_reg_3934 <= sub_ln1250_fu_2044_p2;
        sub_ln54_9_reg_3939[16 : 11] <= sub_ln54_9_fu_2086_p2[16 : 11];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        mul_reg_3689 <= grp_fu_2599_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1197_2_fu_3090_p2 == 1'd0) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0_11001))) begin
        select_ln1197_1_reg_4117 <= select_ln1197_1_fu_3147_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1209_1_fu_2733_p2 == 1'd0) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == ap_block_pp5_stage0_11001))) begin
        select_ln1209_1_reg_4053 <= select_ln1209_1_fu_2764_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1238_1_fu_2449_p2 == 1'd0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        select_ln1238_1_reg_4009 <= select_ln1238_1_fu_2480_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1250_2_fu_2130_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        select_ln1250_1_reg_3958 <= select_ln1250_1_fu_2187_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1136_fu_965_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        sext_ln1136_reg_3630[37 : 11] <= sext_ln1136_fu_1009_p1[37 : 11];
        trunc_ln54_reg_3625 <= trunc_ln54_fu_971_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1147_1_reg_3719 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001))) begin
        start_value_1_reg_3728 <= start_value_1_fu_1340_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1195_fu_1939_p2 == 1'd0) & (grp_fu_954_p2 == 1'd1) & (leftRight_read_read_fu_278_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
        sub_ln1209_reg_3913 <= sub_ln1209_fu_1992_p2;
        sub_ln54_7_reg_3908[16 : 11] <= sub_ln54_7_fu_1974_p2[16 : 11];
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_954_p2 == 1'd1) & (icmp_ln1236_fu_1829_p2 == 1'd1) & (leftRight_read_read_fu_278_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
        sub_ln1238_reg_3890 <= sub_ln1238_fu_1888_p2;
        sub_ln54_8_reg_3885[16 : 11] <= sub_ln54_8_fu_1870_p2[16 : 11];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln13_fu_3394_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state50))) begin
        sub_ln17_1_reg_4187 <= sub_ln17_1_fu_3410_p2;
        sub_ln17_2_reg_4202 <= sub_ln17_2_fu_3453_p2;
        sub_ln20_reg_4209 <= sub_ln20_fu_3480_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1161_reg_3795_pp2_iter1_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        tmp_71_reg_3820 <= {{data_V_12_fu_1506_p1[62:52]}};
        tmp_72_reg_3826 <= tmp_72_fu_1520_p1;
        tmp_73_reg_3831 <= {{data_V_13_fu_1524_p1[62:52]}};
        tmp_74_reg_3837 <= tmp_74_fu_1538_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1147_fu_1314_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        trunc_ln1147_reg_3708 <= trunc_ln1147_fu_1320_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        zext_ln1132_reg_3558[2 : 0] <= zext_ln1132_fu_959_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        zext_ln1161_reg_3784[25 : 0] <= zext_ln1161_fu_1470_p1[25 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1161_fu_1480_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        zext_ln1163_reg_3804[30 : 0] <= zext_ln1163_fu_1490_p1[30 : 0];
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp6_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0))) begin
        GDarray_address0 = zext_ln1201_5_fu_3249_p1;
    end else if (((ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == ap_block_pp5_stage0))) begin
        GDarray_address0 = zext_ln1213_5_fu_2908_p1;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        GDarray_address0 = zext_ln1242_5_fu_2624_p1;
    end else if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0))) begin
        GDarray_address0 = zext_ln1254_5_fu_2289_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        GDarray_address0 = zext_ln1138_3_fu_1086_p1;
    end else begin
        GDarray_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)) | ((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp6_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0_11001)) | ((ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == ap_block_pp5_stage0_11001)))) begin
        GDarray_ce0 = 1'b1;
    end else begin
        GDarray_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        GDn_points_ce0 = 1'b1;
    end else begin
        GDn_points_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln1136_1_fu_1019_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln1147_1_fu_1330_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state20 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state20 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln1161_fu_1480_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state27 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state27 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln1250_2_fu_2130_p2 == 1'd1)) begin
        ap_condition_pp3_exit_iter0_state33 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter0_state33 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln1238_1_fu_2449_p2 == 1'd1)) begin
        ap_condition_pp4_exit_iter0_state37 = 1'b1;
    end else begin
        ap_condition_pp4_exit_iter0_state37 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln1209_1_fu_2733_p2 == 1'd1)) begin
        ap_condition_pp5_exit_iter0_state41 = 1'b1;
    end else begin
        ap_condition_pp5_exit_iter0_state41 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln1197_2_fu_3090_p2 == 1'd1)) begin
        ap_condition_pp6_exit_iter0_state46 = 1'b1;
    end else begin
        ap_condition_pp6_exit_iter0_state46 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter3 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter2 == 1'b0) & (ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter0 == 1'b0))) begin
        ap_idle_pp4 = 1'b1;
    end else begin
        ap_idle_pp4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp5_iter2 == 1'b0) & (ap_enable_reg_pp5_iter1 == 1'b0) & (ap_enable_reg_pp5_iter0 == 1'b0))) begin
        ap_idle_pp5 = 1'b1;
    end else begin
        ap_idle_pp5 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp6_iter2 == 1'b0) & (ap_enable_reg_pp6_iter1 == 1'b0) & (ap_enable_reg_pp6_iter0 == 1'b0))) begin
        ap_idle_pp6 = 1'b1;
    end else begin
        ap_idle_pp6 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1136_1_reg_3640 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_j_11_phi_fu_551_p4 = add_ln1136_reg_3635;
    end else begin
        ap_phi_mux_j_11_phi_fu_551_p4 = j_11_reg_547;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln1147_1_reg_3719 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_j_12_phi_fu_575_p4 = add_ln1147_reg_3714;
    end else begin
        ap_phi_mux_j_12_phi_fu_575_p4 = j_12_reg_571;
    end
end

always @ (*) begin
    if (((icmp_ln1147_reg_3704 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
        ap_phi_mux_j_2_phi_fu_694_p4 = left_bound_reg_654;
    end else begin
        ap_phi_mux_j_2_phi_fu_694_p4 = j_2_reg_690;
    end
end

always @ (*) begin
    if (((icmp_ln1147_reg_3704 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
        ap_phi_mux_right_bound_0_lcssa_phi_fu_706_p4 = right_bound_reg_630;
    end else begin
        ap_phi_mux_right_bound_0_lcssa_phi_fu_706_p4 = right_bound_0_lcssa_reg_702;
    end
end

always @ (*) begin
    if (((icmp_ln1147_reg_3704 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
        ap_phi_mux_start_index_0_lcssa9_phi_fu_670_p4 = start_index_reg_583;
    end else begin
        ap_phi_mux_start_index_0_lcssa9_phi_fu_670_p4 = start_index_0_lcssa9_reg_666;
    end
end

always @ (*) begin
    if (((icmp_ln1147_reg_3704 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
        ap_phi_mux_start_value_0_lcssa8_phi_fu_682_p4 = start_value_reg_595;
    end else begin
        ap_phi_mux_start_value_0_lcssa8_phi_fu_682_p4 = start_value_0_lcssa8_reg_678;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp5_iter1 == 1'b1) & (icmp_ln1209_1_reg_4049 == 1'd0) & (1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == ap_block_pp5_stage0))) begin
        ap_phi_mux_temp_size_1_phi_fu_841_p4 = select_ln1209_1_reg_4053;
    end else begin
        ap_phi_mux_temp_size_1_phi_fu_841_p4 = temp_size_1_reg_837;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (icmp_ln1238_1_reg_4005 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        ap_phi_mux_temp_size_2_phi_fu_799_p4 = select_ln1238_1_reg_4009;
    end else begin
        ap_phi_mux_temp_size_2_phi_fu_799_p4 = temp_size_2_reg_795;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (icmp_ln1250_2_reg_3954 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0))) begin
        ap_phi_mux_temp_size_3_phi_fu_730_p4 = select_ln1250_1_reg_3958;
    end else begin
        ap_phi_mux_temp_size_3_phi_fu_730_p4 = temp_size_3_reg_726;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        if ((1'b1 == ap_condition_961)) begin
            ap_phi_mux_temp_size_4_phi_fu_761_p16 = trunc_ln1261_1_fu_2361_p1;
        end else if ((1'b1 == ap_condition_955)) begin
            ap_phi_mux_temp_size_4_phi_fu_761_p16 = trunc_ln1261_fu_2365_p1;
        end else begin
            ap_phi_mux_temp_size_4_phi_fu_761_p16 = temp_size_4_reg_757;
        end
    end else begin
        ap_phi_mux_temp_size_4_phi_fu_761_p16 = temp_size_4_reg_757;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp6_iter1 == 1'b1) & (icmp_ln1197_2_reg_4113 == 1'd0) & (1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0))) begin
        ap_phi_mux_temp_size_phi_fu_883_p4 = select_ln1197_1_reg_4117;
    end else begin
        ap_phi_mux_temp_size_phi_fu_883_p4 = temp_size_reg_879;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        grp_fu_947_p0 = add_ln1163_fu_1494_p2;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2))) begin
        grp_fu_947_p0 = start_value_reg_595;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_947_p0 = start_value_1_fu_1340_p2;
    end else begin
        grp_fu_947_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        init_patch_address0 = zext_ln17_7_fu_3515_p1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        init_patch_address0 = zext_ln17_5_fu_3496_p1;
    end else if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state53))) begin
        init_patch_address0 = init_patch_addr_1_reg_4158;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        init_patch_address0 = zext_ln7_fu_3352_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        init_patch_address0 = zext_ln5_1_fu_2403_p1;
    end else begin
        init_patch_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        init_patch_address1 = zext_ln20_fu_3520_p1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        init_patch_address1 = zext_ln17_6_fu_3505_p1;
    end else if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state53))) begin
        init_patch_address1 = init_patch_addr_2_reg_4163;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        init_patch_address1 = zext_ln6_fu_3342_p1;
    end else begin
        init_patch_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state53))) begin
        init_patch_ce0 = 1'b1;
    end else begin
        init_patch_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state53))) begin
        init_patch_ce1 = 1'b1;
    end else begin
        init_patch_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        init_patch_d0 = temp_load_2_reg_4229;
    end else if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51))) begin
        init_patch_d0 = temp_q1;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        init_patch_d0 = 64'd9223372036854775808;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        init_patch_d0 = sext_ln5_fu_2408_p1;
    end else begin
        init_patch_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        init_patch_d1 = temp_load_2_reg_4229;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        init_patch_d1 = temp_q1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        init_patch_d1 = temp_q0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        init_patch_d1 = 64'd9223372036854775807;
    end else begin
        init_patch_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state36) | ((icmp_ln22_reg_4235 == 1'd1) & (icmp_ln13_reg_4183 == 1'd0) & (1'b1 == ap_CS_fsm_state53)))) begin
        init_patch_we0 = 1'b1;
    end else begin
        init_patch_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state49) | ((icmp_ln24_reg_4239 == 1'd1) & (icmp_ln13_reg_4183 == 1'd0) & (1'b1 == ap_CS_fsm_state53)))) begin
        init_patch_we1 = 1'b1;
    end else begin
        init_patch_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        radii_ce0 = 1'b1;
    end else begin
        radii_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        row_list_address0 = trunc_ln1163_cast_fu_1485_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        row_list_address0 = trunc_ln1149_cast_fu_1335_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        row_list_address0 = j_11_cast9_fu_1133_p1;
    end else begin
        row_list_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        row_list_ce0 = 1'b1;
    end else begin
        row_list_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1136_1_reg_3640_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        row_list_we0 = 1'b1;
    end else begin
        row_list_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        temp_address0 = zext_ln17_3_fu_3427_p1;
    end else if (((ap_enable_reg_pp6_iter2 == 1'b1) & (1'b0 == ap_block_pp6_stage0))) begin
        temp_address0 = zext_ln1201_3_fu_3295_p1;
    end else if (((ap_enable_reg_pp5_iter2 == 1'b1) & (1'b0 == ap_block_pp5_stage0))) begin
        temp_address0 = zext_ln1213_2_fu_2955_p1;
    end else if (((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        temp_address0 = zext_ln1242_2_fu_2671_p1;
    end else if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0))) begin
        temp_address0 = zext_ln1254_3_fu_2335_p1;
    end else begin
        temp_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        temp_address1 = zext_ln17_4_fu_3491_p1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        temp_address1 = zext_ln17_2_fu_3416_p1;
    end else begin
        temp_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state50) | ((ap_enable_reg_pp6_iter2 == 1'b1) & (1'b0 == ap_block_pp6_stage0_11001)) | ((ap_enable_reg_pp5_iter2 == 1'b1) & (1'b0 == ap_block_pp5_stage0_11001)) | ((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b0 == ap_block_pp4_stage0_11001)) | ((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        temp_ce0 = 1'b1;
    end else begin
        temp_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50))) begin
        temp_ce1 = 1'b1;
    end else begin
        temp_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp6_iter2 == 1'b1) & (1'b0 == ap_block_pp6_stage0))) begin
        temp_d0 = trunc_ln1201_2_fu_3316_p1;
    end else if (((ap_enable_reg_pp5_iter2 == 1'b1) & (1'b0 == ap_block_pp5_stage0))) begin
        temp_d0 = trunc_ln1213_2_fu_2976_p1;
    end else if (((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        temp_d0 = trunc_ln1242_2_fu_2692_p1;
    end else if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0))) begin
        temp_d0 = trunc_ln1254_2_fu_2356_p1;
    end else begin
        temp_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp6_iter2 == 1'b1) & (icmp_ln1197_2_reg_4113_pp6_iter1_reg == 1'd0) & (1'b0 == ap_block_pp6_stage0_11001)) | ((ap_enable_reg_pp5_iter2 == 1'b1) & (icmp_ln1209_1_reg_4049_pp5_iter1_reg == 1'd0) & (1'b0 == ap_block_pp5_stage0_11001)) | ((ap_enable_reg_pp4_iter2 == 1'b1) & (icmp_ln1238_1_reg_4005_pp4_iter1_reg == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001)) | ((ap_enable_reg_pp3_iter2 == 1'b1) & (icmp_ln1250_2_reg_3954_pp3_iter1_reg == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        temp_we0 = 1'b1;
    end else begin
        temp_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        trapezoid_edges_ce0 = 1'b1;
    end else begin
        trapezoid_edges_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln1136_fu_965_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln1136_1_fu_1019_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)) & ~((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln1136_1_fu_1019_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((icmp_ln1147_fu_1314_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((ap_enable_reg_pp1_iter1 == 1'b0) & (icmp_ln1147_1_fu_1330_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone)) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end else if (((ap_enable_reg_pp1_iter1 == 1'b0) & (icmp_ln1147_1_fu_1330_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage1 : begin
            if ((~((ap_enable_reg_pp1_iter1 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone)) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end
        end
        ap_ST_fsm_pp1_stage2 : begin
            if ((1'b0 == ap_block_pp1_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((ap_enable_reg_pp2_iter1 == 1'b0) & (icmp_ln1161_fu_1480_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone)) & ~((ap_enable_reg_pp2_iter2 == 1'b0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if ((((ap_enable_reg_pp2_iter2 == 1'b0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone)) | ((ap_enable_reg_pp2_iter1 == 1'b0) & (icmp_ln1161_fu_1480_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state31 : begin
            if (((icmp_ln1197_fu_2003_p2 == 1'd0) & (icmp_ln1195_fu_1939_p2 == 1'd1) & (leftRight_read_read_fu_278_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else if (((icmp_ln1195_fu_1939_p2 == 1'd0) & (grp_fu_954_p2 == 1'd1) & (leftRight_read_read_fu_278_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage0;
            end else if (((grp_fu_954_p2 == 1'd1) & (icmp_ln1236_fu_1829_p2 == 1'd1) & (leftRight_read_read_fu_278_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end else if (((1'b1 == ap_CS_fsm_state31) & (((((icmp_ln1197_fu_2003_p2 == 1'd1) & (icmp_ln1195_fu_1939_p2 == 1'd1) & (leftRight_read_read_fu_278_p2 == 1'd1)) | ((icmp_ln1195_fu_1939_p2 == 1'd0) & (grp_fu_954_p2 == 1'd0) & (leftRight_read_read_fu_278_p2 == 1'd1))) | ((grp_fu_954_p2 == 1'd0) & (icmp_ln1236_fu_1829_p2 == 1'd1) & (leftRight_read_read_fu_278_p2 == 1'd0))) | ((icmp_ln1250_fu_1835_p2 == 1'd1) & (icmp_ln1236_fu_1829_p2 == 1'd0) & (leftRight_read_read_fu_278_p2 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_pp3_stage0;
        end
        ap_ST_fsm_pp3_stage0 : begin
            if ((~((ap_enable_reg_pp3_iter1 == 1'b0) & (icmp_ln1250_2_fu_2130_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone)) & ~((ap_enable_reg_pp3_iter2 == 1'b1) & (ap_enable_reg_pp3_iter1 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if ((((ap_enable_reg_pp3_iter1 == 1'b0) & (icmp_ln1250_2_fu_2130_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone)) | ((ap_enable_reg_pp3_iter2 == 1'b1) & (ap_enable_reg_pp3_iter1 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_pp4_stage0 : begin
            if ((~((ap_enable_reg_pp4_iter1 == 1'b0) & (icmp_ln1238_1_fu_2449_p2 == 1'd1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0_subdone)) & ~((ap_enable_reg_pp4_iter2 == 1'b1) & (ap_enable_reg_pp4_iter1 == 1'b0) & (1'b0 == ap_block_pp4_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end else if ((((ap_enable_reg_pp4_iter1 == 1'b0) & (icmp_ln1238_1_fu_2449_p2 == 1'd1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0_subdone)) | ((ap_enable_reg_pp4_iter2 == 1'b1) & (ap_enable_reg_pp4_iter1 == 1'b0) & (1'b0 == ap_block_pp4_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_pp5_stage0 : begin
            if ((~((ap_enable_reg_pp5_iter1 == 1'b0) & (icmp_ln1209_1_fu_2733_p2 == 1'd1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b0 == ap_block_pp5_stage0_subdone)) & ~((ap_enable_reg_pp5_iter2 == 1'b1) & (ap_enable_reg_pp5_iter1 == 1'b0) & (1'b0 == ap_block_pp5_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage0;
            end else if ((((ap_enable_reg_pp5_iter1 == 1'b0) & (icmp_ln1209_1_fu_2733_p2 == 1'd1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b0 == ap_block_pp5_stage0_subdone)) | ((ap_enable_reg_pp5_iter2 == 1'b1) & (ap_enable_reg_pp5_iter1 == 1'b0) & (1'b0 == ap_block_pp5_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage0;
            end
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_pp6_stage0;
        end
        ap_ST_fsm_pp6_stage0 : begin
            if ((~((ap_enable_reg_pp6_iter1 == 1'b0) & (icmp_ln1197_2_fu_3090_p2 == 1'd1) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b0 == ap_block_pp6_stage0_subdone)) & ~((ap_enable_reg_pp6_iter2 == 1'b1) & (ap_enable_reg_pp6_iter1 == 1'b0) & (1'b0 == ap_block_pp6_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp6_stage0;
            end else if ((((ap_enable_reg_pp6_iter1 == 1'b0) & (icmp_ln1197_2_fu_3090_p2 == 1'd1) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b0 == ap_block_pp6_stage0_subdone)) | ((ap_enable_reg_pp6_iter2 == 1'b1) & (ap_enable_reg_pp6_iter1 == 1'b0) & (1'b0 == ap_block_pp6_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp6_stage0;
            end
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            if (((icmp_ln13_fu_3394_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state50))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign GDn_points_address0 = zext_ln1132_fu_959_p1;

assign add_ln1136_fu_1013_p2 = (ap_phi_mux_j_11_phi_fu_551_p4 + 31'd1);

assign add_ln1138_fu_1127_p2 = ($signed(sub_ln1138_fu_1121_p2) + $signed(sext_ln1138_fu_1063_p1));

assign add_ln1142_fu_1165_p2 = ($signed(y_reg_3611) + $signed(25'd28554432));

assign add_ln1147_fu_1324_p2 = (ap_phi_mux_j_12_phi_fu_575_p4 + 31'd1);

assign add_ln1161_fu_1474_p2 = (j_13_reg_607 + 31'd1);

assign add_ln1163_fu_1494_p2 = (row_list_q0 + zext_ln1161_reg_3784);

assign add_ln1192_fu_1906_p2 = ($signed(ap_phi_mux_start_index_0_lcssa9_phi_fu_670_p4) + $signed(32'd4294967295));

assign add_ln1195_1_fu_1933_p2 = ($signed(ap_phi_mux_right_bound_0_lcssa_phi_fu_706_p4) + $signed(32'd1));

assign add_ln1195_fu_1928_p2 = ($signed(start_index_6_fu_1920_p3) + $signed(original_ppl));

assign add_ln1197_1_fu_3101_p2 = (j_4_reg_890 + 64'd1);

assign add_ln1197_2_fu_3066_p2 = (indvar_flatten_reg_868 + 66'd1);

assign add_ln1197_fu_2994_p2 = ($signed(sext_ln1197_3_fu_2990_p1) + $signed(33'd1));

assign add_ln1199_fu_3224_p2 = (select_ln1186_fu_3113_p3 + 2'd1);

assign add_ln1201_1_fu_3189_p2 = (sub_ln1201_1_fu_3171_p2 + zext_ln1201_fu_3185_p1);

assign add_ln1201_fu_3290_p2 = (sub_ln1201_fu_3284_p2 + add_ln54_4_reg_4132);

assign add_ln1203_fu_3095_p2 = (ap_phi_mux_temp_size_phi_fu_883_p4 + 64'd1);

assign add_ln1209_1_fu_2697_p2 = (indvar_flatten7_reg_826 + 33'd1);

assign add_ln1209_fu_2744_p2 = (j_5_reg_848 + 33'd1);

assign add_ln1211_fu_2879_p2 = (select_ln1209_fu_2756_p3 + 2'd1);

assign add_ln1213_1_fu_2844_p2 = (sub_ln1213_1_fu_2788_p2 + zext_ln1213_fu_2840_p1);

assign add_ln1213_fu_2949_p2 = ($signed(sub_ln1213_fu_2943_p2) + $signed(sext_ln1213_fu_2885_p1));

assign add_ln1215_fu_2738_p2 = (ap_phi_mux_temp_size_1_phi_fu_841_p4 + 31'd1);

assign add_ln1221_fu_1778_p2 = ($signed(row_list_size_0_lcssa_reg_559) + $signed(32'd4294967295));

assign add_ln1228_fu_1796_p2 = (ap_phi_mux_start_index_0_lcssa9_phi_fu_670_p4 + 32'd1);

assign add_ln1238_1_fu_2413_p2 = (indvar_flatten15_reg_784 + 33'd1);

assign add_ln1238_fu_2460_p2 = (j_6_reg_806 + 33'd1);

assign add_ln1240_fu_2595_p2 = (select_ln1238_fu_2472_p3 + 2'd1);

assign add_ln1242_1_fu_2560_p2 = (sub_ln1242_1_fu_2504_p2 + zext_ln1242_fu_2556_p1);

assign add_ln1242_fu_2665_p2 = ($signed(sub_ln1242_fu_2659_p2) + $signed(sext_ln1242_fu_2601_p1));

assign add_ln1244_fu_2454_p2 = (ap_phi_mux_temp_size_2_phi_fu_799_p4 + 31'd1);

assign add_ln1250_1_fu_2034_p2 = ($signed(sext_ln1250_3_fu_2031_p1) + $signed(33'd1));

assign add_ln1250_2_fu_2141_p2 = (j_7_reg_737 + 64'd1);

assign add_ln1250_3_fu_2106_p2 = (indvar_flatten23_reg_715 + 66'd1);

assign add_ln1250_fu_2014_p2 = ($signed(sub_ln1250_1_fu_2009_p2) + $signed(start_index_5_reg_3862));

assign add_ln1252_fu_2264_p2 = (select_ln1186_2_fu_2153_p3 + 2'd1);

assign add_ln1254_1_fu_2229_p2 = (sub_ln1254_1_fu_2211_p2 + zext_ln1254_fu_2225_p1);

assign add_ln1254_fu_2330_p2 = (sub_ln1254_fu_2324_p2 + add_ln54_7_reg_3973);

assign add_ln1256_fu_2135_p2 = (ap_phi_mux_temp_size_3_phi_fu_730_p4 + 64'd1);

assign add_ln1261_fu_3321_p2 = (p_read1 + 32'd1);

assign add_ln13_fu_3384_p2 = (i_10_reg_910 + 10'd1);

assign add_ln17_1_fu_3486_p2 = (sub_ln17_1_reg_4187 + 10'd2);

assign add_ln17_2_fu_3432_p2 = ($signed(sext_ln20_reg_4168) + $signed(zext_ln17_1_fu_3400_p1));

assign add_ln17_3_fu_3500_p2 = (sub_ln17_2_reg_4202 + 10'd1);

assign add_ln17_4_fu_3510_p2 = (sub_ln17_2_reg_4202 + 10'd2);

assign add_ln17_fu_3421_p2 = (sub_ln17_1_fu_3410_p2 + 10'd1);

assign add_ln20_1_fu_3459_p2 = (add_ln20_reg_4173 + zext_ln17_1_fu_3400_p1);

assign add_ln20_fu_3378_p2 = ($signed(sext_ln20_fu_3374_p1) + $signed(40'd16));

assign add_ln341_fu_1218_p2 = ($signed(zext_ln341_fu_1214_p1) + $signed(9'd385));

assign add_ln510_1_fu_1676_p2 = ($signed(zext_ln510_1_fu_1673_p1) + $signed(12'd3073));

assign add_ln510_fu_1558_p2 = ($signed(zext_ln510_fu_1555_p1) + $signed(12'd3073));

assign add_ln54_4_fu_3218_p2 = ($signed(sext_ln54_13_fu_3214_p1) + $signed(select_ln1186_1_fu_3139_p3));

assign add_ln54_5_fu_2873_p2 = ($signed(sext_ln54_16_fu_2869_p1) + $signed(select_ln1209_2_fu_2824_p3));

assign add_ln54_6_fu_2589_p2 = ($signed(sext_ln54_17_fu_2585_p1) + $signed(select_ln1238_2_fu_2540_p3));

assign add_ln54_7_fu_2258_p2 = ($signed(sext_ln54_18_fu_2254_p1) + $signed(select_ln1186_3_fu_2179_p3));

assign add_ln54_fu_1058_p2 = ($signed(sext_ln54_fu_1054_p1) + $signed(sext_ln1136_reg_3630));

assign add_ln5_1_fu_2397_p2 = (add_ln5_fu_2391_p2 + 10'd96);

assign add_ln5_fu_2391_p2 = (tmp_103_cast_fu_2372_p3 + tmp_104_cast_fu_2383_p3);

assign add_ln6_fu_3337_p2 = (add_ln5_reg_3994 + 10'd99);

assign add_ln7_fu_3347_p2 = (add_ln5_reg_3994 + 10'd102);

assign and_ln1149_1_fu_1445_p2 = (grp_fu_943_p2 & and_ln1149_fu_1439_p2);

assign and_ln1149_fu_1439_p2 = (or_ln1149_fu_1431_p2 & or_ln1149_1_fu_1435_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp1_stage1 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp1_stage2 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_pp4_stage0 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_pp5_stage0 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_pp6_stage0 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd5];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state20_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp1_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp1_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp2_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp2_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp3_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp3_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp4_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp4_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp4_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp5_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp5_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp5_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp6_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp6_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp6_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_955 = ((icmp_ln1197_reg_3925 == 1'd0) & (icmp_ln1195_reg_3895 == 1'd1) & (leftRight_read_read_fu_278_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_961 = ((icmp_ln1250_reg_3872 == 1'd0) & (icmp_ln1236_reg_3868 == 1'd0) & (leftRight_read_read_fu_278_p2 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign ap_enable_pp4 = (ap_idle_pp4 ^ 1'b1);

assign ap_enable_pp5 = (ap_idle_pp5 ^ 1'b1);

assign ap_enable_pp6 = (ap_idle_pp6 ^ 1'b1);

assign ap_return_0 = original_ppl;

assign ap_return_1 = add_ln1261_reg_4153;

assign data_V_10_fu_1346_p1 = dc_9_reg_3734;

assign data_V_11_fu_1362_p1 = grp_fu_947_p1;

assign data_V_12_fu_1506_p1 = grp_fu_947_p1;

assign data_V_13_fu_1524_p1 = grp_fu_951_p1;

assign data_V_fu_1175_p1 = dc_reg_3694;

assign grp_fu_2599_p_ce = 1'b1;

assign grp_fu_2599_p_din0 = conv9_reg_3669;

assign grp_fu_2599_p_din1 = div_reg_3684;

assign grp_fu_2603_p_ce = 1'b1;

assign grp_fu_2603_p_din0 = conv_reg_3674;

assign grp_fu_2603_p_din1 = 32'd1268291200;

assign grp_fu_2607_p_ce = 1'b1;

assign grp_fu_2607_p_din0 = sub_ln1142_fu_1160_p2;

assign grp_fu_2610_p_ce = 1'b1;

assign grp_fu_2610_p_din0 = zext_ln1142_fu_1170_p1;

assign grp_fu_2613_p_ce = 1'b1;

assign grp_fu_2613_p_din0 = apexZ0;

assign grp_fu_925_ce = 1'b1;

assign grp_fu_925_p0 = conv9_reg_3669;

assign grp_fu_925_p1 = div_reg_3684;

assign grp_fu_925_p2 = grp_fu_2599_p_dout0;

assign grp_fu_929_ce = 1'b1;

assign grp_fu_929_p0 = conv_reg_3674;

assign grp_fu_929_p1 = 32'd1268291200;

assign grp_fu_929_p2 = grp_fu_2603_p_dout0;

assign grp_fu_934_ce = 1'b1;

assign grp_fu_934_p0 = sub_ln1142_fu_1160_p2;

assign grp_fu_934_p1 = grp_fu_2607_p_dout0;

assign grp_fu_937_ce = 1'b1;

assign grp_fu_937_p0 = zext_ln1142_fu_1170_p1;

assign grp_fu_937_p1 = grp_fu_2610_p_dout0;

assign grp_fu_940_ce = 1'b1;

assign grp_fu_940_p0 = apexZ0;

assign grp_fu_940_p1 = grp_fu_2613_p_dout0;

assign grp_fu_943_p0 = zext_ln368_fu_1353_p1;

assign grp_fu_943_p1 = zext_ln368_6_fu_1370_p1;

assign grp_fu_951_p0 = (row_list_q0 - zext_ln1161_reg_3784);

assign grp_fu_954_p2 = (($signed(original_ppl) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign i_10_cast_fu_3390_p1 = i_10_reg_910;

assign icmp_ln1136_1_fu_1019_p2 = ((ap_phi_mux_j_11_phi_fu_551_p4 == trunc_ln54_reg_3625) ? 1'b1 : 1'b0);

assign icmp_ln1136_fu_965_p2 = (($signed(GDn_points_q0) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1147_1_fu_1330_p2 = ((ap_phi_mux_j_12_phi_fu_575_p4 == trunc_ln1147_reg_3708) ? 1'b1 : 1'b0);

assign icmp_ln1147_fu_1314_p2 = (($signed(row_list_size_0_lcssa_reg_559) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1149_1_fu_1413_p2 = ((trunc_ln1149_fu_1389_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln1149_2_fu_1419_p2 = ((tmp_37_fu_1393_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln1149_3_fu_1425_p2 = ((trunc_ln1149_1_fu_1403_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln1149_fu_1407_p2 = ((tmp_fu_1379_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln1161_fu_1480_p2 = ((j_13_reg_607 == trunc_ln1147_reg_3708) ? 1'b1 : 1'b0);

assign icmp_ln1163_fu_1639_p2 = (($signed(val_4_fu_1631_p3) < $signed(lbVal_reg_642)) ? 1'b1 : 1'b0);

assign icmp_ln1169_fu_1757_p2 = (($signed(val_5_fu_1749_p3) < $signed(rbVal_reg_618)) ? 1'b1 : 1'b0);

assign icmp_ln1190_1_fu_1900_p2 = (($signed(ap_phi_mux_start_value_0_lcssa8_phi_fu_682_p4) > $signed(64'd10)) ? 1'b1 : 1'b0);

assign icmp_ln1190_fu_1894_p2 = ((ap_phi_mux_start_index_0_lcssa9_phi_fu_670_p4 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln1195_fu_1939_p2 = (($signed(add_ln1195_fu_1928_p2) > $signed(add_ln1195_1_fu_1933_p2)) ? 1'b1 : 1'b0);

assign icmp_ln1197_1_fu_3010_p2 = ((add_ln1197_fu_2994_p2 != sext_ln1197_1_fu_2984_p1) ? 1'b1 : 1'b0);

assign icmp_ln1197_2_fu_3090_p2 = ((indvar_flatten_reg_868 == mul_ln1197_reg_4103) ? 1'b1 : 1'b0);

assign icmp_ln1197_fu_2003_p2 = (($signed(j_fu_1998_p2) > $signed(ap_phi_mux_right_bound_0_lcssa_phi_fu_706_p4)) ? 1'b1 : 1'b0);

assign icmp_ln1199_fu_3107_p2 = ((z_reg_899 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln1209_1_fu_2733_p2 = ((indvar_flatten7_reg_826 == sub_ln1209_reg_3913) ? 1'b1 : 1'b0);

assign icmp_ln1211_fu_2750_p2 = ((z_1_reg_857 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln1221_fu_1784_p2 = ((ap_phi_mux_start_index_0_lcssa9_phi_fu_670_p4 == add_ln1221_fu_1778_p2) ? 1'b1 : 1'b0);

assign icmp_ln1226_fu_1790_p2 = (($signed(ap_phi_mux_start_value_0_lcssa8_phi_fu_682_p4) < $signed(64'd18446744073709551606)) ? 1'b1 : 1'b0);

assign icmp_ln1236_fu_1829_p2 = (($signed(j_10_fu_1823_p2) < $signed(ap_phi_mux_j_2_phi_fu_694_p4)) ? 1'b1 : 1'b0);

assign icmp_ln1238_1_fu_2449_p2 = ((indvar_flatten15_reg_784 == sub_ln1238_reg_3890) ? 1'b1 : 1'b0);

assign icmp_ln1240_fu_2466_p2 = ((z_2_reg_815 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln1250_1_fu_2050_p2 = ((add_ln1250_1_fu_2034_p2 != sext_ln1250_1_fu_2023_p1) ? 1'b1 : 1'b0);

assign icmp_ln1250_2_fu_2130_p2 = ((indvar_flatten23_reg_715 == mul_ln1250_reg_3944) ? 1'b1 : 1'b0);

assign icmp_ln1250_fu_1835_p2 = (($signed(j_10_fu_1823_p2) > $signed(start_index_5_fu_1810_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1252_fu_2147_p2 = ((z_3_reg_746 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln13_fu_3394_p2 = ((i_10_cast_fu_3390_p1 == temp_size_4_reg_757) ? 1'b1 : 1'b0);

assign icmp_ln22_fu_3524_p2 = (($signed(temp_q1) < $signed(init_patch_load_reg_4219)) ? 1'b1 : 1'b0);

assign icmp_ln24_fu_3529_p2 = (($signed(temp_q1) > $signed(init_patch_load_1_reg_4224)) ? 1'b1 : 1'b0);

assign isNeg_4_fu_1564_p3 = add_ln510_fu_1558_p2[32'd11];

assign isNeg_5_fu_1682_p3 = add_ln510_1_fu_1676_p2[32'd11];

assign isNeg_fu_1224_p3 = add_ln341_fu_1218_p2[32'd8];

assign j_10_fu_1823_p2 = (sub_ln1236_fu_1818_p2 + 32'd1);

assign j_11_cast9_fu_1133_p1 = j_11_reg_547_pp0_iter1_reg;

assign j_fu_1998_p2 = (add_ln1195_1_fu_1933_p2 - original_ppl);

assign lbVal_1_fu_1652_p3 = ((icmp_ln1163_fu_1639_p2[0:0] == 1'b1) ? val_4_fu_1631_p3 : lbVal_reg_642);

assign leftRight_read_read_fu_278_p2 = leftRight;

assign left_bound_1_fu_1645_p3 = ((icmp_ln1163_fu_1639_p2[0:0] == 1'b1) ? zext_ln1163_reg_3804_pp2_iter2_reg : left_bound_reg_654);

assign lshr_ln1138_fu_1149_p2 = GDarray_q0 >> zext_ln1138_2_fu_1145_p1;

assign lshr_ln1201_fu_3310_p2 = GDarray_q0 >> zext_ln1201_2_fu_3306_p1;

assign lshr_ln1213_fu_2970_p2 = GDarray_q0 >> zext_ln1213_3_fu_2966_p1;

assign lshr_ln1242_fu_2686_p2 = GDarray_q0 >> zext_ln1242_3_fu_2682_p1;

assign lshr_ln1254_fu_2350_p2 = GDarray_q0 >> zext_ln1254_2_fu_2346_p1;

assign mantissa_4_fu_1542_p4 = {{{{1'd1}, {tmp_72_reg_3826}}}, {1'd0}};

assign mantissa_5_fu_1660_p4 = {{{{1'd1}, {tmp_74_reg_3837}}}, {1'd0}};

assign mantissa_fu_1200_p4 = {{{{1'd1}, {tmp_70_fu_1196_p1}}}, {1'd0}};

assign mul_ln1138_fu_1070_p0 = mul_ln1138_fu_1070_p00;

assign mul_ln1138_fu_1070_p00 = $unsigned(sext_ln1138_fu_1063_p1);

assign mul_ln1138_fu_1070_p1 = 129'd24595658764946068822;

assign mul_ln1197_fu_3060_p0 = mul_ln1197_fu_3060_p00;

assign mul_ln1197_fu_3060_p00 = $unsigned(sext_ln1197_5_fu_3052_p1);

assign mul_ln1197_fu_3060_p1 = 66'd3;

assign mul_ln1201_fu_3233_p0 = mul_ln1201_fu_3233_p00;

assign mul_ln1201_fu_3233_p00 = add_ln54_4_reg_4132;

assign mul_ln1201_fu_3233_p1 = 129'd24595658764946068822;

assign mul_ln1213_fu_2892_p0 = mul_ln1213_fu_2892_p00;

assign mul_ln1213_fu_2892_p00 = $unsigned(sext_ln1213_fu_2885_p1);

assign mul_ln1213_fu_2892_p1 = 129'd24595658764946068822;

assign mul_ln1242_fu_2608_p0 = mul_ln1242_fu_2608_p00;

assign mul_ln1242_fu_2608_p00 = $unsigned(sext_ln1242_fu_2601_p1);

assign mul_ln1242_fu_2608_p1 = 129'd24595658764946068822;

assign mul_ln1250_fu_2100_p0 = mul_ln1250_fu_2100_p00;

assign mul_ln1250_fu_2100_p00 = $unsigned(sext_ln1250_5_fu_2092_p1);

assign mul_ln1250_fu_2100_p1 = 66'd3;

assign mul_ln1254_fu_2273_p0 = mul_ln1254_fu_2273_p00;

assign mul_ln1254_fu_2273_p00 = add_ln54_7_reg_3973;

assign mul_ln1254_fu_2273_p1 = 129'd24595658764946068822;

assign or_ln1149_1_fu_1435_p2 = (icmp_ln1149_3_reg_3764 | icmp_ln1149_2_reg_3759);

assign or_ln1149_fu_1431_p2 = (icmp_ln1149_reg_3749 | icmp_ln1149_1_reg_3754);

assign or_ln54_fu_1003_p2 = (sub_ln54_fu_997_p2 | 17'd16);

assign p_Result_10_fu_1366_p1 = data_V_11_fu_1362_p1[62:0];

assign p_Result_9_fu_1349_p1 = data_V_10_fu_1346_p1[62:0];

assign p_Result_s_fu_1178_p3 = data_V_fu_1175_p1[32'd31];

assign p_shl1_fu_1880_p3 = {{trunc_ln1238_fu_1845_p1}, {2'd0}};

assign p_shl2_cast_fu_2203_p3 = {{trunc_ln1254_1_fu_2199_p1}, {2'd0}};

assign p_shl3_cast_fu_3445_p3 = {{trunc_ln17_1_fu_3441_p1}, {2'd0}};

assign p_shl4_cast_fu_3472_p3 = {{trunc_ln20_1_fu_3468_p1}, {2'd0}};

assign p_shl6_fu_1984_p3 = {{trunc_ln1209_fu_1949_p1}, {2'd0}};

assign p_shl_cast_fu_3163_p3 = {{trunc_ln1201_1_fu_3159_p1}, {2'd0}};

assign r_V_10_fu_1597_p2 = zext_ln15_4_fu_1551_p1 >> sh_prom_i_i_i_i_i94_cast_cast_cast_cast_fu_1593_p1;

assign r_V_11_fu_1603_p2 = zext_ln15_4_fu_1551_p1 << sh_prom_i_i_i_i_i94_cast_cast_cast_cast_fu_1593_p1;

assign r_V_12_fu_1715_p2 = zext_ln15_5_fu_1669_p1 >> sh_prom_i_i_i_i_i128_cast_cast_cast_cast_fu_1711_p1;

assign r_V_13_fu_1721_p2 = zext_ln15_5_fu_1669_p1 << sh_prom_i_i_i_i_i128_cast_cast_cast_cast_fu_1711_p1;

assign r_V_9_fu_1264_p2 = zext_ln15_fu_1210_p1 << sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_1254_p1;

assign r_V_fu_1258_p2 = zext_ln15_fu_1210_p1 >> sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_1254_p1;

assign radii_address0 = zext_ln1132_fu_959_p1;

assign rbVal_2_fu_1770_p3 = ((icmp_ln1169_fu_1757_p2[0:0] == 1'b1) ? val_5_fu_1749_p3 : rbVal_reg_618);

assign result_V_15_fu_1300_p2 = (64'd0 - val_fu_1292_p3);

assign result_V_fu_1306_p3 = ((p_Result_s_fu_1178_p3[0:0] == 1'b1) ? result_V_15_fu_1300_p2 : val_fu_1292_p3);

assign right_bound_2_fu_1763_p3 = ((icmp_ln1169_fu_1757_p2[0:0] == 1'b1) ? zext_ln1163_reg_3804_pp2_iter2_reg : right_bound_reg_630);

assign row_list_d0 = lshr_ln1138_fu_1149_p2[63:0];

assign select_ln1186_1_fu_3139_p3 = ((icmp_ln1199_fu_3107_p2[0:0] == 1'b1) ? sub_ln54_14_fu_3133_p2 : sub_ln54_10_fu_3084_p2);

assign select_ln1186_2_fu_2153_p3 = ((icmp_ln1252_fu_2147_p2[0:0] == 1'b1) ? 2'd0 : z_3_reg_746);

assign select_ln1186_3_fu_2179_p3 = ((icmp_ln1252_fu_2147_p2[0:0] == 1'b1) ? sub_ln54_17_fu_2173_p2 : sub_ln54_13_fu_2124_p2);

assign select_ln1186_fu_3113_p3 = ((icmp_ln1199_fu_3107_p2[0:0] == 1'b1) ? 2'd0 : z_reg_899);

assign select_ln1190_fu_1912_p3 = ((icmp_ln1190_1_fu_1900_p2[0:0] == 1'b1) ? add_ln1192_fu_1906_p2 : ap_phi_mux_start_index_0_lcssa9_phi_fu_670_p4);

assign select_ln1197_1_fu_3147_p3 = ((icmp_ln1199_fu_3107_p2[0:0] == 1'b1) ? add_ln1203_fu_3095_p2 : ap_phi_mux_temp_size_phi_fu_883_p4);

assign select_ln1197_2_fu_3177_p3 = ((icmp_ln1199_fu_3107_p2[0:0] == 1'b1) ? add_ln1197_1_fu_3101_p2 : j_4_reg_890);

assign select_ln1197_fu_3016_p3 = ((icmp_ln1197_1_fu_3010_p2[0:0] == 1'b1) ? sub_ln1197_fu_3004_p2 : 34'd1);

assign select_ln1209_1_fu_2764_p3 = ((icmp_ln1211_fu_2750_p2[0:0] == 1'b1) ? add_ln1215_fu_2738_p2 : ap_phi_mux_temp_size_1_phi_fu_841_p4);

assign select_ln1209_2_fu_2824_p3 = ((icmp_ln1211_fu_2750_p2[0:0] == 1'b1) ? sub_ln54_15_fu_2818_p2 : sub_ln54_11_fu_2727_p2);

assign select_ln1209_3_fu_2832_p3 = ((icmp_ln1211_fu_2750_p2[0:0] == 1'b1) ? add_ln1209_fu_2744_p2 : j_5_reg_848);

assign select_ln1209_fu_2756_p3 = ((icmp_ln1211_fu_2750_p2[0:0] == 1'b1) ? 2'd0 : z_1_reg_857);

assign select_ln1238_1_fu_2480_p3 = ((icmp_ln1240_fu_2466_p2[0:0] == 1'b1) ? add_ln1244_fu_2454_p2 : ap_phi_mux_temp_size_2_phi_fu_799_p4);

assign select_ln1238_2_fu_2540_p3 = ((icmp_ln1240_fu_2466_p2[0:0] == 1'b1) ? sub_ln54_16_fu_2534_p2 : sub_ln54_12_fu_2443_p2);

assign select_ln1238_3_fu_2548_p3 = ((icmp_ln1240_fu_2466_p2[0:0] == 1'b1) ? add_ln1238_fu_2460_p2 : j_6_reg_806);

assign select_ln1238_fu_2472_p3 = ((icmp_ln1240_fu_2466_p2[0:0] == 1'b1) ? 2'd0 : z_2_reg_815);

assign select_ln1250_1_fu_2187_p3 = ((icmp_ln1252_fu_2147_p2[0:0] == 1'b1) ? add_ln1256_fu_2135_p2 : ap_phi_mux_temp_size_3_phi_fu_730_p4);

assign select_ln1250_2_fu_2217_p3 = ((icmp_ln1252_fu_2147_p2[0:0] == 1'b1) ? add_ln1250_2_fu_2141_p2 : j_7_reg_737);

assign select_ln1250_fu_2056_p3 = ((icmp_ln1250_1_fu_2050_p2[0:0] == 1'b1) ? sub_ln1250_fu_2044_p2 : 34'd1);

assign sext_ln1136_fu_1009_p1 = $signed(or_ln54_fu_1003_p2);

assign sext_ln1138_fu_1063_p1 = $signed(add_ln54_reg_3644);

assign sext_ln1197_1_fu_2984_p1 = j_reg_3918;

assign sext_ln1197_2_fu_2987_p1 = j_reg_3918;

assign sext_ln1197_3_fu_2990_p1 = right_bound_0_lcssa_reg_702;

assign sext_ln1197_4_fu_3000_p1 = add_ln1197_fu_2994_p2;

assign sext_ln1197_5_fu_3052_p1 = $signed(select_ln1197_fu_3016_p3);

assign sext_ln1197_fu_2981_p1 = j_reg_3918;

assign sext_ln1209_fu_1945_p1 = start_index_6_fu_1920_p3;

assign sext_ln1213_fu_2885_p1 = $signed(add_ln54_5_reg_4068);

assign sext_ln1238_fu_1841_p1 = ap_phi_mux_j_2_phi_fu_694_p4;

assign sext_ln1242_fu_2601_p1 = $signed(add_ln54_6_reg_4024);

assign sext_ln1250_1_fu_2023_p1 = add_ln1250_fu_2014_p2;

assign sext_ln1250_2_fu_2027_p1 = add_ln1250_fu_2014_p2;

assign sext_ln1250_3_fu_2031_p1 = start_index_5_reg_3862;

assign sext_ln1250_4_fu_2040_p1 = add_ln1250_1_fu_2034_p2;

assign sext_ln1250_5_fu_2092_p1 = $signed(select_ln1250_fu_2056_p3);

assign sext_ln1250_fu_2019_p1 = add_ln1250_fu_2014_p2;

assign sext_ln1311_4_fu_1577_p1 = $signed(sub_ln1311_4_fu_1572_p2);

assign sext_ln1311_5_fu_1695_p1 = $signed(sub_ln1311_5_fu_1690_p2);

assign sext_ln1311_fu_1238_p1 = $signed(sub_ln1311_fu_1232_p2);

assign sext_ln20_fu_3374_p1 = $signed(sub_ln17_fu_3368_p2);

assign sext_ln54_10_fu_2723_p1 = $signed(shl_ln54_14_fu_2715_p3);

assign sext_ln54_11_fu_2427_p1 = $signed(shl_ln54_15_fu_2419_p3);

assign sext_ln54_12_fu_2439_p1 = $signed(shl_ln54_16_fu_2431_p3);

assign sext_ln54_13_fu_3214_p1 = $signed(tmp2_fu_3204_p4);

assign sext_ln54_14_fu_2802_p1 = $signed(shl_ln54_24_mid1_fu_2794_p3);

assign sext_ln54_15_fu_2814_p1 = $signed(shl_ln54_25_mid1_fu_2806_p3);

assign sext_ln54_16_fu_2869_p1 = $signed(tmp3_fu_2859_p4);

assign sext_ln54_17_fu_2585_p1 = $signed(tmp4_fu_2575_p4);

assign sext_ln54_18_fu_2254_p1 = $signed(tmp5_fu_2244_p4);

assign sext_ln54_19_fu_2518_p1 = $signed(shl_ln54_26_mid1_fu_2510_p3);

assign sext_ln54_20_fu_2530_p1 = $signed(shl_ln54_27_mid1_fu_2522_p3);

assign sext_ln54_9_fu_2711_p1 = $signed(shl_ln54_13_fu_2703_p3);

assign sext_ln54_fu_1054_p1 = $signed(sub_ln54_5_fu_1048_p2);

assign sext_ln5_fu_2408_p1 = ap_phi_mux_temp_size_4_phi_fu_761_p16;

assign sh_prom_i_i_i_i_i128_cast_cast_cast_cast_fu_1711_p1 = $unsigned(sh_prom_i_i_i_i_i128_cast_cast_cast_fu_1707_p1);

assign sh_prom_i_i_i_i_i128_cast_cast_cast_fu_1707_p1 = $signed(ush_5_fu_1699_p3);

assign sh_prom_i_i_i_i_i94_cast_cast_cast_cast_fu_1593_p1 = $unsigned(sh_prom_i_i_i_i_i94_cast_cast_cast_fu_1589_p1);

assign sh_prom_i_i_i_i_i94_cast_cast_cast_fu_1589_p1 = $signed(ush_4_fu_1581_p3);

assign sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_1254_p1 = $unsigned(sh_prom_i_i_i_i_i_cast_cast_cast_fu_1250_p1);

assign sh_prom_i_i_i_i_i_cast_cast_cast_fu_1250_p1 = $signed(ush_fu_1242_p3);

assign shl_ln1138_1_fu_1101_p3 = {{tmp_s_fu_1091_p4}, {5'd0}};

assign shl_ln1138_2_fu_1109_p3 = {{tmp_51_fu_1076_p4}, {3'd0}};

assign shl_ln1201_1_fu_3264_p3 = {{tmp_52_fu_3254_p4}, {5'd0}};

assign shl_ln1201_2_fu_3272_p3 = {{tmp_65_fu_3239_p4}, {3'd0}};

assign shl_ln1213_1_fu_2923_p3 = {{tmp_53_fu_2913_p4}, {5'd0}};

assign shl_ln1213_2_fu_2931_p3 = {{tmp_66_fu_2898_p4}, {3'd0}};

assign shl_ln1242_1_fu_2639_p3 = {{tmp_54_fu_2629_p4}, {5'd0}};

assign shl_ln1242_2_fu_2647_p3 = {{tmp_67_fu_2614_p4}, {3'd0}};

assign shl_ln1254_1_fu_2304_p3 = {{tmp_55_fu_2294_p4}, {5'd0}};

assign shl_ln1254_2_fu_2312_p3 = {{tmp_68_fu_2279_p4}, {3'd0}};

assign shl_ln17_fu_3404_p2 = i_10_reg_910 << 10'd2;

assign shl_ln54_10_fu_2064_p3 = {{i}, {13'd0}};

assign shl_ln54_11_fu_2075_p3 = {{i}, {11'd0}};

assign shl_ln54_12_fu_3078_p2 = j_4_reg_890 << 64'd3;

assign shl_ln54_13_fu_2703_p3 = {{j_5_reg_848}, {5'd0}};

assign shl_ln54_14_fu_2715_p3 = {{j_5_reg_848}, {3'd0}};

assign shl_ln54_15_fu_2419_p3 = {{j_6_reg_806}, {5'd0}};

assign shl_ln54_16_fu_2431_p3 = {{j_6_reg_806}, {3'd0}};

assign shl_ln54_17_fu_2112_p2 = j_7_reg_737 << 64'd5;

assign shl_ln54_18_fu_2118_p2 = j_7_reg_737 << 64'd3;

assign shl_ln54_19_fu_3121_p2 = add_ln1197_1_fu_3101_p2 << 64'd5;

assign shl_ln54_1_fu_986_p3 = {{i}, {11'd0}};

assign shl_ln54_20_fu_3127_p2 = add_ln1197_1_fu_3101_p2 << 64'd3;

assign shl_ln54_21_fu_2161_p2 = add_ln1250_2_fu_2141_p2 << 64'd5;

assign shl_ln54_22_fu_2167_p2 = add_ln1250_2_fu_2141_p2 << 64'd3;

assign shl_ln54_24_mid1_fu_2794_p3 = {{add_ln1209_fu_2744_p2}, {5'd0}};

assign shl_ln54_25_mid1_fu_2806_p3 = {{add_ln1209_fu_2744_p2}, {3'd0}};

assign shl_ln54_26_mid1_fu_2510_p3 = {{add_ln1238_fu_2460_p2}, {5'd0}};

assign shl_ln54_27_mid1_fu_2522_p3 = {{add_ln1238_fu_2460_p2}, {3'd0}};

assign shl_ln54_2_fu_1024_p3 = {{ap_phi_mux_j_11_phi_fu_551_p4}, {5'd0}};

assign shl_ln54_3_fu_1036_p3 = {{ap_phi_mux_j_11_phi_fu_551_p4}, {3'd0}};

assign shl_ln54_4_fu_3024_p3 = {{i}, {13'd0}};

assign shl_ln54_5_fu_3035_p3 = {{i}, {11'd0}};

assign shl_ln54_6_fu_1952_p3 = {{i}, {13'd0}};

assign shl_ln54_7_fu_1963_p3 = {{i}, {11'd0}};

assign shl_ln54_8_fu_1848_p3 = {{i}, {13'd0}};

assign shl_ln54_9_fu_1859_p3 = {{i}, {11'd0}};

assign shl_ln54_fu_3072_p2 = j_4_reg_890 << 64'd5;

assign shl_ln54_s_fu_975_p3 = {{i}, {13'd0}};

assign shl_ln5_fu_3299_p3 = {{add_ln1201_reg_4148}, {3'd0}};

assign shl_ln6_fu_2959_p3 = {{add_ln1213_reg_4083}, {3'd0}};

assign shl_ln7_fu_2675_p3 = {{add_ln1242_reg_4039}, {3'd0}};

assign shl_ln8_fu_2339_p3 = {{add_ln1254_reg_3989}, {3'd0}};

assign shl_ln_fu_1138_p3 = {{add_ln1138_reg_3654}, {3'd0}};

assign start_index_2_fu_1462_p3 = ((and_ln1149_1_fu_1445_p2[0:0] == 1'b1) ? zext_ln1149_fu_1458_p1 : start_index_reg_583);

assign start_index_4_fu_1802_p3 = ((icmp_ln1226_fu_1790_p2[0:0] == 1'b1) ? add_ln1228_fu_1796_p2 : ap_phi_mux_start_index_0_lcssa9_phi_fu_670_p4);

assign start_index_5_fu_1810_p3 = ((icmp_ln1221_fu_1784_p2[0:0] == 1'b1) ? ap_phi_mux_start_index_0_lcssa9_phi_fu_670_p4 : start_index_4_fu_1802_p3);

assign start_index_6_fu_1920_p3 = ((icmp_ln1190_fu_1894_p2[0:0] == 1'b1) ? 32'd0 : select_ln1190_fu_1912_p3);

assign start_value_1_fu_1340_p2 = (row_list_q0 - result_V_reg_3699);

assign start_value_2_fu_1451_p3 = ((and_ln1149_1_fu_1445_p2[0:0] == 1'b1) ? start_value_1_reg_3728 : start_value_reg_595);

assign sub_ln1138_fu_1121_p2 = (zext_ln1138_1_fu_1117_p1 - shl_ln1138_1_fu_1101_p3);

assign sub_ln1142_fu_1160_p2 = (z_top - apexZ0);

assign sub_ln1197_fu_3004_p2 = ($signed(sext_ln1197_4_fu_3000_p1) - $signed(sext_ln1197_2_fu_2987_p1));

assign sub_ln1201_1_fu_3171_p2 = (p_shl_cast_fu_3163_p3 - trunc_ln1201_fu_3155_p1);

assign sub_ln1201_fu_3284_p2 = (zext_ln1201_1_fu_3280_p1 - shl_ln1201_1_fu_3264_p3);

assign sub_ln1209_fu_1992_p2 = (p_shl6_fu_1984_p3 - zext_ln1209_fu_1980_p1);

assign sub_ln1213_1_fu_2788_p2 = (tmp_92_cast_fu_2780_p3 - trunc_ln1213_fu_2772_p1);

assign sub_ln1213_fu_2943_p2 = (zext_ln1213_1_fu_2939_p1 - shl_ln1213_1_fu_2923_p3);

assign sub_ln1236_fu_1818_p2 = ($signed(start_index_5_fu_1810_p3) - $signed(original_ppl));

assign sub_ln1238_fu_1888_p2 = (p_shl1_fu_1880_p3 - zext_ln1238_fu_1876_p1);

assign sub_ln1242_1_fu_2504_p2 = (tmp_95_cast_fu_2496_p3 - trunc_ln1242_fu_2488_p1);

assign sub_ln1242_fu_2659_p2 = (zext_ln1242_1_fu_2655_p1 - shl_ln1242_1_fu_2639_p3);

assign sub_ln1250_1_fu_2009_p2 = (32'd1 - original_ppl);

assign sub_ln1250_fu_2044_p2 = ($signed(sext_ln1250_4_fu_2040_p1) - $signed(sext_ln1250_2_fu_2027_p1));

assign sub_ln1254_1_fu_2211_p2 = (p_shl2_cast_fu_2203_p3 - trunc_ln1254_fu_2195_p1);

assign sub_ln1254_fu_2324_p2 = (zext_ln1254_1_fu_2320_p1 - shl_ln1254_1_fu_2304_p3);

assign sub_ln1311_4_fu_1572_p2 = (11'd1023 - tmp_71_reg_3820);

assign sub_ln1311_5_fu_1690_p2 = (11'd1023 - tmp_73_reg_3831);

assign sub_ln1311_fu_1232_p2 = (8'd127 - tmp_69_fu_1186_p4);

assign sub_ln17_1_fu_3410_p2 = (shl_ln17_fu_3404_p2 - i_10_reg_910);

assign sub_ln17_2_fu_3453_p2 = (p_shl3_cast_fu_3445_p3 - trunc_ln17_fu_3437_p1);

assign sub_ln17_fu_3368_p2 = (zext_ln17_fu_3364_p1 - zext_ln5_fu_3333_p1);

assign sub_ln20_fu_3480_p2 = (p_shl4_cast_fu_3472_p3 - trunc_ln20_fu_3464_p1);

assign sub_ln54_10_fu_3084_p2 = (shl_ln54_fu_3072_p2 - shl_ln54_12_fu_3078_p2);

assign sub_ln54_11_fu_2727_p2 = ($signed(sext_ln54_9_fu_2711_p1) - $signed(sext_ln54_10_fu_2723_p1));

assign sub_ln54_12_fu_2443_p2 = ($signed(sext_ln54_11_fu_2427_p1) - $signed(sext_ln54_12_fu_2439_p1));

assign sub_ln54_13_fu_2124_p2 = (shl_ln54_17_fu_2112_p2 - shl_ln54_18_fu_2118_p2);

assign sub_ln54_14_fu_3133_p2 = (shl_ln54_19_fu_3121_p2 - shl_ln54_20_fu_3127_p2);

assign sub_ln54_15_fu_2818_p2 = ($signed(sext_ln54_14_fu_2802_p1) - $signed(sext_ln54_15_fu_2814_p1));

assign sub_ln54_16_fu_2534_p2 = ($signed(sext_ln54_19_fu_2518_p1) - $signed(sext_ln54_20_fu_2530_p1));

assign sub_ln54_17_fu_2173_p2 = (shl_ln54_21_fu_2161_p2 - shl_ln54_22_fu_2167_p2);

assign sub_ln54_5_fu_1048_p2 = (zext_ln54_3_fu_1032_p1 - zext_ln54_4_fu_1044_p1);

assign sub_ln54_6_fu_3046_p2 = (zext_ln54_5_fu_3031_p1 - zext_ln54_6_fu_3042_p1);

assign sub_ln54_7_fu_1974_p2 = (zext_ln54_7_fu_1959_p1 - zext_ln54_8_fu_1970_p1);

assign sub_ln54_8_fu_1870_p2 = (zext_ln54_9_fu_1855_p1 - zext_ln54_10_fu_1866_p1);

assign sub_ln54_9_fu_2086_p2 = (zext_ln54_11_fu_2071_p1 - zext_ln54_12_fu_2082_p1);

assign sub_ln54_fu_997_p2 = (zext_ln54_fu_982_p1 - zext_ln54_2_fu_993_p1);

assign tmp2_fu_3204_p4 = {{{tmp_44_fu_3195_p4}, {select_ln1186_fu_3113_p3}}, {3'd0}};

assign tmp3_fu_2859_p4 = {{{tmp_45_fu_2850_p4}, {select_ln1209_fu_2756_p3}}, {3'd0}};

assign tmp4_fu_2575_p4 = {{{tmp_46_fu_2566_p4}, {select_ln1238_fu_2472_p3}}, {3'd0}};

assign tmp5_fu_2244_p4 = {{{tmp_47_fu_2235_p4}, {select_ln1186_2_fu_2153_p3}}, {3'd0}};

assign tmp_103_cast_fu_2372_p3 = {{trunc_ln5_fu_2369_p1}, {7'd0}};

assign tmp_104_cast_fu_2383_p3 = {{trunc_ln5_1_fu_2380_p1}, {4'd0}};

assign tmp_37_fu_1393_p4 = {{data_V_11_fu_1362_p1[62:52]}};

assign tmp_42_fu_1282_p4 = {{r_V_9_fu_1264_p2[87:24]}};

assign tmp_44_fu_3195_p4 = {{sub_ln54_6_reg_4098[16:5]}};

assign tmp_45_fu_2850_p4 = {{sub_ln54_7_reg_3908[16:5]}};

assign tmp_46_fu_2566_p4 = {{sub_ln54_8_reg_3885[16:5]}};

assign tmp_47_fu_2235_p4 = {{sub_ln54_9_reg_3939[16:5]}};

assign tmp_48_fu_1621_p4 = {{r_V_11_fu_1603_p2[116:53]}};

assign tmp_50_fu_1739_p4 = {{r_V_13_fu_1721_p2[116:53]}};

assign tmp_51_fu_1076_p4 = {{mul_ln1138_fu_1070_p2[128:69]}};

assign tmp_52_fu_3254_p4 = {{mul_ln1201_fu_3233_p2[127:69]}};

assign tmp_53_fu_2913_p4 = {{mul_ln1213_fu_2892_p2[127:69]}};

assign tmp_54_fu_2629_p4 = {{mul_ln1242_fu_2608_p2[127:69]}};

assign tmp_55_fu_2294_p4 = {{mul_ln1254_fu_2273_p2[127:69]}};

assign tmp_56_fu_1270_p3 = r_V_fu_1258_p2[32'd24];

assign tmp_57_fu_3326_p3 = {{p_read1}, {4'd0}};

assign tmp_58_fu_3357_p3 = {{p_read1}, {6'd0}};

assign tmp_60_fu_1609_p3 = r_V_10_fu_1597_p2[32'd53];

assign tmp_64_fu_1727_p3 = r_V_12_fu_1715_p2[32'd53];

assign tmp_65_fu_3239_p4 = {{mul_ln1201_fu_3233_p2[128:69]}};

assign tmp_66_fu_2898_p4 = {{mul_ln1213_fu_2892_p2[128:69]}};

assign tmp_67_fu_2614_p4 = {{mul_ln1242_fu_2608_p2[128:69]}};

assign tmp_68_fu_2279_p4 = {{mul_ln1254_fu_2273_p2[128:69]}};

assign tmp_69_fu_1186_p4 = {{data_V_fu_1175_p1[30:23]}};

assign tmp_70_fu_1196_p1 = data_V_fu_1175_p1[22:0];

assign tmp_72_fu_1520_p1 = data_V_12_fu_1506_p1[51:0];

assign tmp_74_fu_1538_p1 = data_V_13_fu_1524_p1[51:0];

assign tmp_92_cast_fu_2780_p3 = {{trunc_ln1213_1_fu_2776_p1}, {2'd0}};

assign tmp_95_cast_fu_2496_p3 = {{trunc_ln1242_1_fu_2492_p1}, {2'd0}};

assign tmp_fu_1379_p4 = {{data_V_10_fu_1346_p1[62:52]}};

assign tmp_s_fu_1091_p4 = {{mul_ln1138_fu_1070_p2[127:69]}};

assign trapezoid_edges_address0 = zext_ln1132_reg_3558;

assign trunc_ln1147_fu_1320_p1 = row_list_size_0_lcssa_reg_559[30:0];

assign trunc_ln1149_1_fu_1403_p1 = data_V_11_fu_1362_p1[51:0];

assign trunc_ln1149_cast_fu_1335_p1 = ap_phi_mux_j_12_phi_fu_575_p4;

assign trunc_ln1149_fu_1389_p1 = data_V_10_fu_1346_p1[51:0];

assign trunc_ln1163_cast_fu_1485_p1 = j_13_reg_607;

assign trunc_ln1201_1_fu_3159_p1 = select_ln1197_1_fu_3147_p3[7:0];

assign trunc_ln1201_2_fu_3316_p1 = lshr_ln1201_fu_3310_p2[63:0];

assign trunc_ln1201_fu_3155_p1 = select_ln1197_1_fu_3147_p3[9:0];

assign trunc_ln1209_fu_1949_p1 = original_ppl[30:0];

assign trunc_ln1213_1_fu_2776_p1 = select_ln1209_1_fu_2764_p3[7:0];

assign trunc_ln1213_2_fu_2976_p1 = lshr_ln1213_fu_2970_p2[63:0];

assign trunc_ln1213_fu_2772_p1 = select_ln1209_1_fu_2764_p3[9:0];

assign trunc_ln1238_fu_1845_p1 = original_ppl[30:0];

assign trunc_ln1242_1_fu_2492_p1 = select_ln1238_1_fu_2480_p3[7:0];

assign trunc_ln1242_2_fu_2692_p1 = lshr_ln1242_fu_2686_p2[63:0];

assign trunc_ln1242_fu_2488_p1 = select_ln1238_1_fu_2480_p3[9:0];

assign trunc_ln1254_1_fu_2199_p1 = select_ln1250_1_fu_2187_p3[7:0];

assign trunc_ln1254_2_fu_2356_p1 = lshr_ln1254_fu_2350_p2[63:0];

assign trunc_ln1254_fu_2195_p1 = select_ln1250_1_fu_2187_p3[9:0];

assign trunc_ln1261_1_fu_2361_p1 = sub_ln1250_reg_3934[31:0];

assign trunc_ln1261_fu_2365_p1 = sub_ln1197_reg_4093[31:0];

assign trunc_ln17_1_fu_3441_p1 = add_ln17_2_fu_3432_p2[7:0];

assign trunc_ln17_fu_3437_p1 = add_ln17_2_fu_3432_p2[9:0];

assign trunc_ln20_1_fu_3468_p1 = add_ln20_1_fu_3459_p2[7:0];

assign trunc_ln20_fu_3464_p1 = add_ln20_1_fu_3459_p2[9:0];

assign trunc_ln54_fu_971_p1 = GDn_points_q0[30:0];

assign trunc_ln5_1_fu_2380_p1 = p_read1[5:0];

assign trunc_ln5_fu_2369_p1 = p_read1[2:0];

assign ush_4_fu_1581_p3 = ((isNeg_4_fu_1564_p3[0:0] == 1'b1) ? sext_ln1311_4_fu_1577_p1 : add_ln510_fu_1558_p2);

assign ush_5_fu_1699_p3 = ((isNeg_5_fu_1682_p3[0:0] == 1'b1) ? sext_ln1311_5_fu_1695_p1 : add_ln510_1_fu_1676_p2);

assign ush_fu_1242_p3 = ((isNeg_fu_1224_p3[0:0] == 1'b1) ? sext_ln1311_fu_1238_p1 : add_ln341_fu_1218_p2);

assign val_4_fu_1631_p3 = ((isNeg_4_fu_1564_p3[0:0] == 1'b1) ? zext_ln662_4_fu_1617_p1 : tmp_48_fu_1621_p4);

assign val_5_fu_1749_p3 = ((isNeg_5_fu_1682_p3[0:0] == 1'b1) ? zext_ln662_5_fu_1735_p1 : tmp_50_fu_1739_p4);

assign val_fu_1292_p3 = ((isNeg_fu_1224_p3[0:0] == 1'b1) ? zext_ln662_fu_1278_p1 : tmp_42_fu_1282_p4);

assign zext_ln1132_fu_959_p1 = i;

assign zext_ln1138_1_fu_1117_p1 = shl_ln1138_2_fu_1109_p3;

assign zext_ln1138_2_fu_1145_p1 = shl_ln_fu_1138_p3;

assign zext_ln1138_3_fu_1086_p1 = tmp_51_fu_1076_p4;

assign zext_ln1142_fu_1170_p1 = add_ln1142_fu_1165_p2;

assign zext_ln1149_fu_1458_p1 = j_12_reg_571_pp1_iter1_reg;

assign zext_ln1161_fu_1470_p1 = trapezoid_edges_q0;

assign zext_ln1163_fu_1490_p1 = j_13_reg_607;

assign zext_ln1201_1_fu_3280_p1 = shl_ln1201_2_fu_3272_p3;

assign zext_ln1201_2_fu_3306_p1 = shl_ln5_fu_3299_p3;

assign zext_ln1201_3_fu_3295_p1 = add_ln1201_1_reg_4127_pp6_iter1_reg;

assign zext_ln1201_5_fu_3249_p1 = tmp_65_fu_3239_p4;

assign zext_ln1201_fu_3185_p1 = select_ln1186_fu_3113_p3;

assign zext_ln1209_fu_1980_p1 = trunc_ln1209_fu_1949_p1;

assign zext_ln1213_1_fu_2939_p1 = shl_ln1213_2_fu_2931_p3;

assign zext_ln1213_2_fu_2955_p1 = add_ln1213_1_reg_4063_pp5_iter1_reg;

assign zext_ln1213_3_fu_2966_p1 = shl_ln6_fu_2959_p3;

assign zext_ln1213_5_fu_2908_p1 = tmp_66_fu_2898_p4;

assign zext_ln1213_fu_2840_p1 = select_ln1209_fu_2756_p3;

assign zext_ln1238_fu_1876_p1 = trunc_ln1238_fu_1845_p1;

assign zext_ln1242_1_fu_2655_p1 = shl_ln1242_2_fu_2647_p3;

assign zext_ln1242_2_fu_2671_p1 = add_ln1242_1_reg_4019_pp4_iter1_reg;

assign zext_ln1242_3_fu_2682_p1 = shl_ln7_fu_2675_p3;

assign zext_ln1242_5_fu_2624_p1 = tmp_67_fu_2614_p4;

assign zext_ln1242_fu_2556_p1 = select_ln1238_fu_2472_p3;

assign zext_ln1254_1_fu_2320_p1 = shl_ln1254_2_fu_2312_p3;

assign zext_ln1254_2_fu_2346_p1 = shl_ln8_fu_2339_p3;

assign zext_ln1254_3_fu_2335_p1 = add_ln1254_1_reg_3968_pp3_iter1_reg;

assign zext_ln1254_5_fu_2289_p1 = tmp_68_fu_2279_p4;

assign zext_ln1254_fu_2225_p1 = select_ln1186_2_fu_2153_p3;

assign zext_ln15_4_fu_1551_p1 = mantissa_4_fu_1542_p4;

assign zext_ln15_5_fu_1669_p1 = mantissa_5_fu_1660_p4;

assign zext_ln15_fu_1210_p1 = mantissa_fu_1200_p4;

assign zext_ln17_1_fu_3400_p1 = i_10_reg_910;

assign zext_ln17_2_fu_3416_p1 = sub_ln17_1_fu_3410_p2;

assign zext_ln17_3_fu_3427_p1 = add_ln17_fu_3421_p2;

assign zext_ln17_4_fu_3491_p1 = add_ln17_1_fu_3486_p2;

assign zext_ln17_5_fu_3496_p1 = sub_ln17_2_reg_4202;

assign zext_ln17_6_fu_3505_p1 = add_ln17_3_fu_3500_p2;

assign zext_ln17_7_fu_3515_p1 = add_ln17_4_fu_3510_p2;

assign zext_ln17_fu_3364_p1 = tmp_58_fu_3357_p3;

assign zext_ln20_fu_3520_p1 = sub_ln20_reg_4209;

assign zext_ln341_fu_1214_p1 = tmp_69_fu_1186_p4;

assign zext_ln368_6_fu_1370_p1 = p_Result_10_fu_1366_p1;

assign zext_ln368_fu_1353_p1 = p_Result_9_fu_1349_p1;

assign zext_ln510_1_fu_1673_p1 = tmp_73_reg_3831;

assign zext_ln510_fu_1555_p1 = tmp_71_reg_3820;

assign zext_ln54_10_fu_1866_p1 = shl_ln54_9_fu_1859_p3;

assign zext_ln54_11_fu_2071_p1 = shl_ln54_10_fu_2064_p3;

assign zext_ln54_12_fu_2082_p1 = shl_ln54_11_fu_2075_p3;

assign zext_ln54_2_fu_993_p1 = shl_ln54_1_fu_986_p3;

assign zext_ln54_3_fu_1032_p1 = shl_ln54_2_fu_1024_p3;

assign zext_ln54_4_fu_1044_p1 = shl_ln54_3_fu_1036_p3;

assign zext_ln54_5_fu_3031_p1 = shl_ln54_4_fu_3024_p3;

assign zext_ln54_6_fu_3042_p1 = shl_ln54_5_fu_3035_p3;

assign zext_ln54_7_fu_1959_p1 = shl_ln54_6_fu_1952_p3;

assign zext_ln54_8_fu_1970_p1 = shl_ln54_7_fu_1963_p3;

assign zext_ln54_9_fu_1855_p1 = shl_ln54_8_fu_1848_p3;

assign zext_ln54_fu_982_p1 = shl_ln54_s_fu_975_p3;

assign zext_ln5_1_fu_2403_p1 = add_ln5_1_fu_2397_p2;

assign zext_ln5_fu_3333_p1 = tmp_57_fu_3326_p3;

assign zext_ln662_4_fu_1617_p1 = tmp_60_fu_1609_p3;

assign zext_ln662_5_fu_1735_p1 = tmp_64_fu_1727_p3;

assign zext_ln662_fu_1278_p1 = tmp_56_fu_1270_p3;

assign zext_ln6_fu_3342_p1 = add_ln6_fu_3337_p2;

assign zext_ln7_fu_3352_p1 = add_ln7_fu_3347_p2;

always @ (posedge ap_clk) begin
    zext_ln1132_reg_3558[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    sext_ln1136_reg_3630[10:0] <= 11'b00000010000;
    add_ln54_reg_3644[2:0] <= 3'b000;
    add_ln1138_reg_3654[2:0] <= 3'b000;
    zext_ln1161_reg_3784[63:26] <= 38'b00000000000000000000000000000000000000;
    zext_ln1163_reg_3804[31] <= 1'b0;
    zext_ln1163_reg_3804_pp2_iter1_reg[31] <= 1'b0;
    zext_ln1163_reg_3804_pp2_iter2_reg[31] <= 1'b0;
    sub_ln54_8_reg_3885[10:0] <= 11'b00000000000;
    sub_ln54_7_reg_3908[10:0] <= 11'b00000000000;
    sub_ln54_9_reg_3939[10:0] <= 11'b00000000000;
    add_ln54_7_reg_3973[2:0] <= 3'b000;
    add_ln1254_reg_3989[2:0] <= 3'b000;
    add_ln5_reg_3994[3:0] <= 4'b0000;
    add_ln54_6_reg_4024[2:0] <= 3'b000;
    add_ln1242_reg_4039[2:0] <= 3'b000;
    add_ln54_5_reg_4068[2:0] <= 3'b000;
    add_ln1213_reg_4083[2:0] <= 3'b000;
    sub_ln54_6_reg_4098[10:0] <= 11'b00000000000;
    add_ln54_4_reg_4132[2:0] <= 3'b000;
    add_ln1201_reg_4148[2:0] <= 3'b000;
    init_patch_addr_1_reg_4158[3:0] <= 4'b0011;
    init_patch_addr_2_reg_4163[3:0] <= 4'b0110;
    sext_ln20_reg_4168[3:0] <= 4'b0000;
    add_ln20_reg_4173[3:0] <= 4'b0000;
end

endmodule //makePatches_ShadowQuilt_fromEdges_makeSuperPoint_alignedToLine
