
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/ise/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/ise/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/ise/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_xilinx/xilinx_uart/pa.fromHdl.tcl}
# create_project -name xilinx_uart -dir "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_xilinx/xilinx_uart/planAhead_run_2" -part xc6slx45csg324-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "uart_control.ucf" [current_fileset -constrset]
Adding file 'E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_xilinx/xilinx_uart/uart_control.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {uart_tx.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {uart_rx.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ipcore_dir/clk_div.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ipcore_dir/blk_mem_gen_v7_3.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Data_Writer.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Data_retrieve.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {uart_control.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top uart_control $srcset
# add_files [list {uart_control.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx45csg324-3
Using Verific elaboration
Parsing VHDL file "D:/ise/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_xilinx/xilinx_uart/uart_tx.v" into library work
Analyzing Verilog file "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_xilinx/xilinx_uart/uart_rx.v" into library work
Analyzing Verilog file "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_xilinx/xilinx_uart/ipcore_dir/clk_div.v" into library work
Analyzing Verilog file "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_xilinx/xilinx_uart/ipcore_dir/blk_mem_gen_v7_3.v" into library work
Analyzing Verilog file "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_xilinx/xilinx_uart/Data_Writer.v" into library work
Analyzing Verilog file "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_xilinx/xilinx_uart/Data_retrieve.v" into library work
Analyzing Verilog file "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_xilinx/xilinx_uart/uart_control.v" into library work
CRITICAL WARNING: [EDIF 20-96] Could not resolve non-primitive black box cell 'dram' instantiated as 'data_ram' [E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_xilinx/xilinx_uart/uart_control.v:31]
Resolution: File names need to match cell names: an EDIF definition will be found in dram.edf; an HDL definition may be placed in any Verilog/VHDL file.
CRITICAL WARNING: [EDIF 20-96] Could not resolve non-primitive black box cell 'MMCM_ADV' instantiated as 'mmcm_adv_inst' [E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_xilinx/xilinx_uart/ipcore_dir/clk_div.v:125]
Resolution: File names need to match cell names: an EDIF definition will be found in MMCM_ADV.edf; an HDL definition may be placed in any Verilog/VHDL file.
CRITICAL WARNING: [Netlist 29-29] Cell 'MMCM_ADV' defined in file 'unisim_comp.v' is not a supported primitive for spartan6 part: xc6slx45csg324-3.  Instance 'div/mmcm_adv_inst' will be treated as a black box, not an architecture primitive.
Loading clock regions from D:/ise/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockRegion.xml
Loading clock buffers from D:/ise/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockBuffers.xml
Loading package pin functions from D:/ise/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from D:/ise/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/csg324/Package.xml
Loading io standards from D:/ise/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from D:/ise/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : D:/ise/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_xilinx/xilinx_uart/uart_control.ucf]
Finished Parsing UCF File [E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_xilinx/xilinx_uart/uart_control.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: c6c08c4f
open_rtl_design: Time (s): elapsed = 00:00:11 . Memory (MB): peak = 628.027 ; gain = 194.340
update_compile_order -fileset sim_1
startgroup
set_property package_pin N12 [get_ports {dram_data[7]}]
endgroup
startgroup
set_property package_pin P16 [get_ports {dram_data[6]}]
endgroup
startgroup
set_property package_pin D4 [get_ports {dram_data[5]}]
endgroup
startgroup
set_property package_pin M13 [get_ports {dram_data[4]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {dram_data[3]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {dram_data[2]}]
endgroup
startgroup
set_property package_pin M14 [get_ports {dram_data[1]}]
endgroup
startgroup
set_property package_pin U18 [get_ports {dram_data[0]}]
endgroup
startgroup
set_property package_pin F5 [get_ports retrieve_image]
endgroup
set_property package_pin "" [get_ports [list  {dram_data[7]}]]
set_property package_pin "" [get_ports [list  {dram_data[6]}]]
set_property package_pin "" [get_ports [list  {dram_data[5]}]]
set_property package_pin "" [get_ports [list  {dram_data[4]}]]
startgroup
set_property package_pin A16 [get_ports rx_serial]
endgroup
startgroup
set_property package_pin B16 [get_ports tx_serial]
endgroup
set_property package_pin "" [get_ports [list  write_done]]
startgroup
set_property package_pin L15 [get_ports in_Clock]
endgroup
startgroup
set_property package_pin N12 [get_ports retrieve_done]
endgroup
startgroup
set_property package_pin P16 [get_ports tx_active]
endgroup
startgroup
set_property package_pin D4 [get_ports write_done]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Mar 22 16:00:59 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
