OpenROAD v2.0-3074-g944855835 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /foss/designs/ma2022/shiftregister/runs/RUN_2022.11.02_11.37.08/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /foss/designs/ma2022/shiftregister/runs/RUN_2022.11.02_11.37.08/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /foss/designs/ma2022/shiftregister/runs/RUN_2022.11.02_11.37.08/tmp/floorplan/6-pdn.def
[INFO ODB-0128] Design: shiftregister
[INFO ODB-0130]     Created 208 pins.
[INFO ODB-0131]     Created 1453 components and 8218 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 5174 connections.
[INFO ODB-0133]     Created 1127 nets and 3044 connections.
[INFO ODB-0134] Finished DEF file: /foss/designs/ma2022/shiftregister/runs/RUN_2022.11.02_11.37.08/tmp/floorplan/6-pdn.def
[WARNING STA-0163] /foss/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib line 23, default_fanout_load is 0.0.
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: 460 2720
[INFO GPL-0004] CoreAreaLxLy: 5520 10880
[INFO GPL-0005] CoreAreaUxUy: 158700 163200
[INFO GPL-0006] NumInstances: 1453
[INFO GPL-0007] NumPlaceInstances: 1022
[INFO GPL-0008] NumFixedInstances: 431
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 1127
[INFO GPL-0011] NumPins: 3250
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 164465 175185
[INFO GPL-0014] CoreAreaLxLy: 5520 10880
[INFO GPL-0015] CoreAreaUxUy: 158700 163200
[INFO GPL-0016] CoreArea: 23332377600
[INFO GPL-0017] NonPlaceInstsArea: 819536000
[INFO GPL-0018] PlaceInstsArea: 10592659200
[INFO GPL-0019] Util(%): 47.05
[INFO GPL-0020] StdInstsArea: 10592659200
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG Error: 0.00000012 HPWL: 44295595
[InitialPlace]  Iter: 2 CG Error: 0.00000011 HPWL: 36721367
[InitialPlace]  Iter: 3 CG Error: 0.00000012 HPWL: 36683445
[InitialPlace]  Iter: 4 CG Error: 0.00000011 HPWL: 36688463
[InitialPlace]  Iter: 5 CG Error: 0.00000011 HPWL: 36642182
[INFO GPL-0031] FillerInit: NumGCells: 1776
[INFO GPL-0032] FillerInit: NumGNets: 1127
[INFO GPL-0033] FillerInit: NumGPins: 3250
[INFO GPL-0023] TargetDensity: 0.80
[INFO GPL-0024] AveragePlaceInstArea: 10364637
[INFO GPL-0025] IdealBinArea: 12955796
[INFO GPL-0026] IdealBinCnt: 1800
[INFO GPL-0027] TotalBinArea: 23332377600
[INFO GPL-0028] BinCnt: 32 32
[INFO GPL-0029] BinSize: 4787 4760
[INFO GPL-0030] NumBins: 1024
[NesterovSolve] Iter: 1 overflow: 0.795851 HPWL: 35435847
[NesterovSolve] Iter: 10 overflow: 0.56098 HPWL: 33866653
[NesterovSolve] Iter: 20 overflow: 0.522875 HPWL: 32407274
[NesterovSolve] Iter: 30 overflow: 0.514056 HPWL: 31941309
[NesterovSolve] Iter: 40 overflow: 0.517579 HPWL: 31913094
[NesterovSolve] Iter: 50 overflow: 0.517971 HPWL: 31907856
[NesterovSolve] Iter: 60 overflow: 0.516319 HPWL: 31854419
[NesterovSolve] Iter: 70 overflow: 0.517117 HPWL: 31878328
[NesterovSolve] Iter: 80 overflow: 0.518336 HPWL: 31913498
[NesterovSolve] Iter: 90 overflow: 0.518283 HPWL: 31926417
[NesterovSolve] Iter: 100 overflow: 0.517568 HPWL: 31911579
[NesterovSolve] Iter: 110 overflow: 0.517152 HPWL: 31895298
[NesterovSolve] Iter: 120 overflow: 0.516337 HPWL: 31877870
[NesterovSolve] Iter: 130 overflow: 0.515225 HPWL: 31856695
[NesterovSolve] Iter: 140 overflow: 0.514303 HPWL: 31848280
[NesterovSolve] Iter: 150 overflow: 0.513019 HPWL: 31848587
[NesterovSolve] Iter: 160 overflow: 0.510613 HPWL: 31837925
[NesterovSolve] Iter: 170 overflow: 0.506718 HPWL: 31800500
[NesterovSolve] Iter: 180 overflow: 0.502357 HPWL: 31741120
[NesterovSolve] Iter: 190 overflow: 0.49611 HPWL: 31617569
[NesterovSolve] Iter: 200 overflow: 0.485253 HPWL: 31493678
[NesterovSolve] Iter: 210 overflow: 0.467861 HPWL: 31258806
[NesterovSolve] Iter: 220 overflow: 0.442123 HPWL: 31003649
[NesterovSolve] Iter: 230 overflow: 0.423492 HPWL: 30733388
[NesterovSolve] Iter: 240 overflow: 0.392544 HPWL: 30535370
[NesterovSolve] Iter: 250 overflow: 0.367182 HPWL: 30431755
[NesterovSolve] Iter: 260 overflow: 0.345796 HPWL: 30355189
[NesterovSolve] Iter: 270 overflow: 0.327347 HPWL: 30313783
[NesterovSolve] Iter: 280 overflow: 0.310981 HPWL: 30281363
[NesterovSolve] Iter: 290 overflow: 0.290527 HPWL: 30240538
[NesterovSolve] Iter: 300 overflow: 0.262235 HPWL: 30213156
[NesterovSolve] Iter: 310 overflow: 0.235815 HPWL: 30213883
[NesterovSolve] Iter: 320 overflow: 0.201307 HPWL: 30205064
[NesterovSolve] Iter: 330 overflow: 0.171493 HPWL: 30219217
[NesterovSolve] Iter: 340 overflow: 0.145796 HPWL: 30232412
[NesterovSolve] Iter: 350 overflow: 0.117363 HPWL: 30225713
[NesterovSolve] Iter: 360 overflow: 0.100293 HPWL: 30224199
[NesterovSolve] Finished with Overflow: 0.099585
[WARNING STA-0053] /foss/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib line 1, library sky130_fd_sc_hd__tt_025C_1v80 already exists.
[WARNING STA-0163] /foss/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib line 23, default_fanout_load is 0.0.
###############################################################################
# Created by write_sdc
# Wed Nov  2 11:37:19 2022
###############################################################################
current_design shiftregister
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name clk -period 100.0000 [get_ports {clk}]
set_clock_transition 0.1500 [get_clocks {clk}]
set_clock_uncertainty 0.2500 clk
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {load}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[0]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[10]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[11]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[12]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[13]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[14]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[15]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[16]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[17]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[18]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[19]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[1]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[20]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[21]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[22]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[23]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[24]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[25]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[26]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[27]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[28]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[29]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[2]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[30]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[31]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[32]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[33]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[34]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[35]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[36]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[37]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[38]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[39]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[3]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[40]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[41]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[42]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[43]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[44]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[45]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[46]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[47]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[48]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[49]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[4]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[50]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[51]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[52]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[53]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[54]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[55]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[56]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[57]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[58]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[59]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[5]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[60]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[61]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[62]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[63]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[64]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[65]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[66]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[67]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[68]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[69]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[6]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[70]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[71]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[72]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[73]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[74]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[75]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[76]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[77]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[78]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[79]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[7]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[80]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[81]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[82]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[83]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[84]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[85]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[86]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[87]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[88]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[89]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[8]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[90]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[91]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[92]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[93]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[94]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[95]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[96]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[97]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[98]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[99]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_read[9]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {read}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {reset}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {s_in}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[0]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[10]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[11]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[12]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[13]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[14]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[15]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[16]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[17]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[18]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[19]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[1]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[20]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[21]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[22]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[23]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[24]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[25]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[26]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[27]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[28]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[29]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[2]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[30]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[31]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[32]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[33]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[34]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[35]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[36]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[37]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[38]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[39]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[3]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[40]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[41]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[42]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[43]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[44]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[45]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[46]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[47]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[48]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[49]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[4]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[50]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[51]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[52]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[53]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[54]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[55]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[56]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[57]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[58]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[59]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[5]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[60]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[61]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[62]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[63]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[64]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[65]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[66]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[67]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[68]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[69]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[6]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[70]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[71]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[72]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[73]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[74]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[75]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[76]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[77]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[78]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[79]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[7]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[80]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[81]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[82]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[83]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[84]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[85]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[86]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[87]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[88]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[89]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[8]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[90]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[91]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[92]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[93]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[94]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[95]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[96]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[97]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[98]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[99]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {r_load[9]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {s_out}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {s_out}]
set_load -pin_load 0.0334 [get_ports {r_load[99]}]
set_load -pin_load 0.0334 [get_ports {r_load[98]}]
set_load -pin_load 0.0334 [get_ports {r_load[97]}]
set_load -pin_load 0.0334 [get_ports {r_load[96]}]
set_load -pin_load 0.0334 [get_ports {r_load[95]}]
set_load -pin_load 0.0334 [get_ports {r_load[94]}]
set_load -pin_load 0.0334 [get_ports {r_load[93]}]
set_load -pin_load 0.0334 [get_ports {r_load[92]}]
set_load -pin_load 0.0334 [get_ports {r_load[91]}]
set_load -pin_load 0.0334 [get_ports {r_load[90]}]
set_load -pin_load 0.0334 [get_ports {r_load[89]}]
set_load -pin_load 0.0334 [get_ports {r_load[88]}]
set_load -pin_load 0.0334 [get_ports {r_load[87]}]
set_load -pin_load 0.0334 [get_ports {r_load[86]}]
set_load -pin_load 0.0334 [get_ports {r_load[85]}]
set_load -pin_load 0.0334 [get_ports {r_load[84]}]
set_load -pin_load 0.0334 [get_ports {r_load[83]}]
set_load -pin_load 0.0334 [get_ports {r_load[82]}]
set_load -pin_load 0.0334 [get_ports {r_load[81]}]
set_load -pin_load 0.0334 [get_ports {r_load[80]}]
set_load -pin_load 0.0334 [get_ports {r_load[79]}]
set_load -pin_load 0.0334 [get_ports {r_load[78]}]
set_load -pin_load 0.0334 [get_ports {r_load[77]}]
set_load -pin_load 0.0334 [get_ports {r_load[76]}]
set_load -pin_load 0.0334 [get_ports {r_load[75]}]
set_load -pin_load 0.0334 [get_ports {r_load[74]}]
set_load -pin_load 0.0334 [get_ports {r_load[73]}]
set_load -pin_load 0.0334 [get_ports {r_load[72]}]
set_load -pin_load 0.0334 [get_ports {r_load[71]}]
set_load -pin_load 0.0334 [get_ports {r_load[70]}]
set_load -pin_load 0.0334 [get_ports {r_load[69]}]
set_load -pin_load 0.0334 [get_ports {r_load[68]}]
set_load -pin_load 0.0334 [get_ports {r_load[67]}]
set_load -pin_load 0.0334 [get_ports {r_load[66]}]
set_load -pin_load 0.0334 [get_ports {r_load[65]}]
set_load -pin_load 0.0334 [get_ports {r_load[64]}]
set_load -pin_load 0.0334 [get_ports {r_load[63]}]
set_load -pin_load 0.0334 [get_ports {r_load[62]}]
set_load -pin_load 0.0334 [get_ports {r_load[61]}]
set_load -pin_load 0.0334 [get_ports {r_load[60]}]
set_load -pin_load 0.0334 [get_ports {r_load[59]}]
set_load -pin_load 0.0334 [get_ports {r_load[58]}]
set_load -pin_load 0.0334 [get_ports {r_load[57]}]
set_load -pin_load 0.0334 [get_ports {r_load[56]}]
set_load -pin_load 0.0334 [get_ports {r_load[55]}]
set_load -pin_load 0.0334 [get_ports {r_load[54]}]
set_load -pin_load 0.0334 [get_ports {r_load[53]}]
set_load -pin_load 0.0334 [get_ports {r_load[52]}]
set_load -pin_load 0.0334 [get_ports {r_load[51]}]
set_load -pin_load 0.0334 [get_ports {r_load[50]}]
set_load -pin_load 0.0334 [get_ports {r_load[49]}]
set_load -pin_load 0.0334 [get_ports {r_load[48]}]
set_load -pin_load 0.0334 [get_ports {r_load[47]}]
set_load -pin_load 0.0334 [get_ports {r_load[46]}]
set_load -pin_load 0.0334 [get_ports {r_load[45]}]
set_load -pin_load 0.0334 [get_ports {r_load[44]}]
set_load -pin_load 0.0334 [get_ports {r_load[43]}]
set_load -pin_load 0.0334 [get_ports {r_load[42]}]
set_load -pin_load 0.0334 [get_ports {r_load[41]}]
set_load -pin_load 0.0334 [get_ports {r_load[40]}]
set_load -pin_load 0.0334 [get_ports {r_load[39]}]
set_load -pin_load 0.0334 [get_ports {r_load[38]}]
set_load -pin_load 0.0334 [get_ports {r_load[37]}]
set_load -pin_load 0.0334 [get_ports {r_load[36]}]
set_load -pin_load 0.0334 [get_ports {r_load[35]}]
set_load -pin_load 0.0334 [get_ports {r_load[34]}]
set_load -pin_load 0.0334 [get_ports {r_load[33]}]
set_load -pin_load 0.0334 [get_ports {r_load[32]}]
set_load -pin_load 0.0334 [get_ports {r_load[31]}]
set_load -pin_load 0.0334 [get_ports {r_load[30]}]
set_load -pin_load 0.0334 [get_ports {r_load[29]}]
set_load -pin_load 0.0334 [get_ports {r_load[28]}]
set_load -pin_load 0.0334 [get_ports {r_load[27]}]
set_load -pin_load 0.0334 [get_ports {r_load[26]}]
set_load -pin_load 0.0334 [get_ports {r_load[25]}]
set_load -pin_load 0.0334 [get_ports {r_load[24]}]
set_load -pin_load 0.0334 [get_ports {r_load[23]}]
set_load -pin_load 0.0334 [get_ports {r_load[22]}]
set_load -pin_load 0.0334 [get_ports {r_load[21]}]
set_load -pin_load 0.0334 [get_ports {r_load[20]}]
set_load -pin_load 0.0334 [get_ports {r_load[19]}]
set_load -pin_load 0.0334 [get_ports {r_load[18]}]
set_load -pin_load 0.0334 [get_ports {r_load[17]}]
set_load -pin_load 0.0334 [get_ports {r_load[16]}]
set_load -pin_load 0.0334 [get_ports {r_load[15]}]
set_load -pin_load 0.0334 [get_ports {r_load[14]}]
set_load -pin_load 0.0334 [get_ports {r_load[13]}]
set_load -pin_load 0.0334 [get_ports {r_load[12]}]
set_load -pin_load 0.0334 [get_ports {r_load[11]}]
set_load -pin_load 0.0334 [get_ports {r_load[10]}]
set_load -pin_load 0.0334 [get_ports {r_load[9]}]
set_load -pin_load 0.0334 [get_ports {r_load[8]}]
set_load -pin_load 0.0334 [get_ports {r_load[7]}]
set_load -pin_load 0.0334 [get_ports {r_load[6]}]
set_load -pin_load 0.0334 [get_ports {r_load[5]}]
set_load -pin_load 0.0334 [get_ports {r_load[4]}]
set_load -pin_load 0.0334 [get_ports {r_load[3]}]
set_load -pin_load 0.0334 [get_ports {r_load[2]}]
set_load -pin_load 0.0334 [get_ports {r_load[1]}]
set_load -pin_load 0.0334 [get_ports {r_load[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {clk}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {load}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {read}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {reset}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {s_in}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {r_read[0]}]
set_timing_derate -early 0.9500
set_timing_derate -late 1.0500
###############################################################################
# Design Rules
###############################################################################
set_max_fanout 5.0000 [current_design]
[INFO]: Setting RC values...
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: reset (input port clocked by clk)
Endpoint: _1800_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         20.00   20.00 v input external delay
                  0.07    0.05   20.05 v reset (in)
     4    0.03                           reset (net)
                  0.07    0.00   20.05 v _1582_/A (sky130_fd_sc_hd__buf_1)
                  0.12    0.16   20.21 v _1582_/X (sky130_fd_sc_hd__buf_1)
     5    0.02                           _0599_ (net)
                  0.12    0.00   20.21 v _1589_/A (sky130_fd_sc_hd__buf_1)
                  0.15    0.21   20.42 v _1589_/X (sky130_fd_sc_hd__buf_1)
     5    0.03                           _0601_ (net)
                  0.15    0.00   20.42 v _1591_/A (sky130_fd_sc_hd__inv_2)
                  0.05    0.07   20.50 ^ _1591_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _0029_ (net)
                  0.05    0.00   20.50 ^ _1800_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                 20.50   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _1800_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.35    0.60   library removal time
                                  0.60   data required time
-----------------------------------------------------------------------------
                                  0.60   data required time
                                -20.50   data arrival time
-----------------------------------------------------------------------------
                                 19.90   slack (MET)


Startpoint: reset (input port clocked by clk)
Endpoint: _1803_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         20.00   20.00 v input external delay
                  0.07    0.05   20.05 v reset (in)
     4    0.03                           reset (net)
                  0.07    0.00   20.05 v _1582_/A (sky130_fd_sc_hd__buf_1)
                  0.12    0.16   20.21 v _1582_/X (sky130_fd_sc_hd__buf_1)
     5    0.02                           _0599_ (net)
                  0.12    0.00   20.21 v _1589_/A (sky130_fd_sc_hd__buf_1)
                  0.15    0.21   20.42 v _1589_/X (sky130_fd_sc_hd__buf_1)
     5    0.03                           _0601_ (net)
                  0.15    0.00   20.42 v _1594_/A (sky130_fd_sc_hd__inv_2)
                  0.05    0.07   20.50 ^ _1594_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _0032_ (net)
                  0.05    0.00   20.50 ^ _1803_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                 20.50   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _1803_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.35    0.60   library removal time
                                  0.60   data required time
-----------------------------------------------------------------------------
                                  0.60   data required time
                                -20.50   data arrival time
-----------------------------------------------------------------------------
                                 19.90   slack (MET)


Startpoint: reset (input port clocked by clk)
Endpoint: _1806_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         20.00   20.00 v input external delay
                  0.07    0.05   20.05 v reset (in)
     4    0.03                           reset (net)
                  0.07    0.00   20.05 v _1582_/A (sky130_fd_sc_hd__buf_1)
                  0.12    0.16   20.21 v _1582_/X (sky130_fd_sc_hd__buf_1)
     5    0.02                           _0599_ (net)
                  0.12    0.00   20.21 v _1595_/A (sky130_fd_sc_hd__buf_1)
                  0.15    0.21   20.42 v _1595_/X (sky130_fd_sc_hd__buf_1)
     5    0.03                           _0602_ (net)
                  0.15    0.00   20.42 v _1598_/A (sky130_fd_sc_hd__inv_2)
                  0.05    0.07   20.50 ^ _1598_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _0035_ (net)
                  0.05    0.00   20.50 ^ _1806_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                 20.50   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _1806_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.35    0.60   library removal time
                                  0.60   data required time
-----------------------------------------------------------------------------
                                  0.60   data required time
                                -20.50   data arrival time
-----------------------------------------------------------------------------
                                 19.90   slack (MET)


Startpoint: reset (input port clocked by clk)
Endpoint: _1801_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         20.00   20.00 v input external delay
                  0.07    0.05   20.05 v reset (in)
     4    0.03                           reset (net)
                  0.07    0.00   20.05 v _1582_/A (sky130_fd_sc_hd__buf_1)
                  0.12    0.16   20.21 v _1582_/X (sky130_fd_sc_hd__buf_1)
     5    0.02                           _0599_ (net)
                  0.12    0.00   20.21 v _1589_/A (sky130_fd_sc_hd__buf_1)
                  0.15    0.21   20.42 v _1589_/X (sky130_fd_sc_hd__buf_1)
     5    0.03                           _0601_ (net)
                  0.15    0.00   20.42 v _1592_/A (sky130_fd_sc_hd__inv_2)
                  0.05    0.08   20.50 ^ _1592_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _0030_ (net)
                  0.05    0.00   20.50 ^ _1801_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                 20.50   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _1801_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.35    0.60   library removal time
                                  0.60   data required time
-----------------------------------------------------------------------------
                                  0.60   data required time
                                -20.50   data arrival time
-----------------------------------------------------------------------------
                                 19.90   slack (MET)


Startpoint: reset (input port clocked by clk)
Endpoint: _1796_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         20.00   20.00 v input external delay
                  0.07    0.05   20.05 v reset (in)
     4    0.03                           reset (net)
                  0.07    0.00   20.05 v _1582_/A (sky130_fd_sc_hd__buf_1)
                  0.12    0.16   20.21 v _1582_/X (sky130_fd_sc_hd__buf_1)
     5    0.02                           _0599_ (net)
                  0.12    0.00   20.21 v _1583_/A (sky130_fd_sc_hd__buf_1)
                  0.15    0.21   20.42 v _1583_/X (sky130_fd_sc_hd__buf_1)
     5    0.03                           _0600_ (net)
                  0.15    0.00   20.42 v _1586_/A (sky130_fd_sc_hd__inv_2)
                  0.05    0.07   20.50 ^ _1586_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _0025_ (net)
                  0.05    0.00   20.50 ^ _1796_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                 20.50   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _1796_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.35    0.60   library removal time
                                  0.60   data required time
-----------------------------------------------------------------------------
                                  0.60   data required time
                                -20.50   data arrival time
-----------------------------------------------------------------------------
                                 19.90   slack (MET)


Startpoint: _1793_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _1693_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _1793_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.05    0.37    0.37 ^ _1793_/Q (sky130_fd_sc_hd__dfrtp_2)
     3    0.01                           r_reg[49] (net)
                  0.05    0.00    0.37 ^ _1285_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.04    0.13    0.49 ^ _1285_/X (sky130_fd_sc_hd__mux2_2)
     1    0.00                           _0502_ (net)
                  0.04    0.00    0.49 ^ _1286_/A (sky130_fd_sc_hd__buf_1)
                  0.04    0.07    0.56 ^ _1286_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _0322_ (net)
                  0.04    0.00    0.56 ^ _1693_/D (sky130_fd_sc_hd__dfrtp_2)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _1693_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: _1793_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _1793_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _1793_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.05    0.37    0.37 ^ _1793_/Q (sky130_fd_sc_hd__dfrtp_2)
     3    0.01                           r_reg[49] (net)
                  0.05    0.00    0.37 ^ _1002_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.04    0.13    0.49 ^ _1002_/X (sky130_fd_sc_hd__mux2_2)
     1    0.00                           _0741_ (net)
                  0.04    0.00    0.49 ^ _1003_/A (sky130_fd_sc_hd__buf_1)
                  0.04    0.07    0.56 ^ _1003_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _0222_ (net)
                  0.04    0.00    0.56 ^ _1793_/D (sky130_fd_sc_hd__dfrtp_2)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _1793_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: _1820_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _1720_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _1820_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.06    0.37    0.37 ^ _1820_/Q (sky130_fd_sc_hd__dfrtp_2)
     3    0.01                           r_reg[76] (net)
                  0.06    0.00    0.37 ^ _1223_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.04    0.13    0.50 ^ _1223_/X (sky130_fd_sc_hd__mux2_2)
     1    0.00                           _0467_ (net)
                  0.04    0.00    0.50 ^ _1224_/A (sky130_fd_sc_hd__buf_1)
                  0.04    0.07    0.56 ^ _1224_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _0349_ (net)
                  0.04    0.00    0.56 ^ _1720_/D (sky130_fd_sc_hd__dfrtp_2)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _1720_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: _1820_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _1820_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _1820_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.06    0.37    0.37 ^ _1820_/Q (sky130_fd_sc_hd__dfrtp_2)
     3    0.01                           r_reg[76] (net)
                  0.06    0.00    0.37 ^ _0905_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.04    0.13    0.50 ^ _0905_/X (sky130_fd_sc_hd__mux2_2)
     1    0.00                           _0671_ (net)
                  0.04    0.00    0.50 ^ _0906_/A (sky130_fd_sc_hd__buf_1)
                  0.04    0.07    0.56 ^ _0906_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _0249_ (net)
                  0.04    0.00    0.56 ^ _1820_/D (sky130_fd_sc_hd__dfrtp_2)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _1820_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: _1842_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _1842_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _1842_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.06    0.37    0.37 ^ _1842_/Q (sky130_fd_sc_hd__dfrtp_2)
     3    0.01                           r_reg[98] (net)
                  0.06    0.00    0.37 ^ _0831_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.04    0.13    0.50 ^ _0831_/X (sky130_fd_sc_hd__mux2_2)
     1    0.00                           _0619_ (net)
                  0.04    0.00    0.50 ^ _0832_/A (sky130_fd_sc_hd__buf_1)
                  0.04    0.07    0.57 ^ _0832_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _0271_ (net)
                  0.04    0.00    0.57 ^ _1842_/D (sky130_fd_sc_hd__dfrtp_2)
                                  0.57   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _1842_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: reset (input port clocked by clk)
Endpoint: _1674_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         20.00   20.00 v input external delay
                  0.07    0.05   20.05 v reset (in)
     4    0.03                           reset (net)
                  0.07    0.00   20.05 v _1395_/A (sky130_fd_sc_hd__buf_1)
                  0.13    0.19   20.24 v _1395_/X (sky130_fd_sc_hd__buf_1)
     5    0.02                           _0562_ (net)
                  0.13    0.00   20.24 v _1427_/A (sky130_fd_sc_hd__buf_1)
                  0.14    0.23   20.46 v _1427_/X (sky130_fd_sc_hd__buf_1)
     5    0.02                           _0569_ (net)
                  0.14    0.00   20.46 v _1434_/A (sky130_fd_sc_hd__buf_1)
                  0.17    0.25   20.71 v _1434_/X (sky130_fd_sc_hd__buf_1)
     5    0.03                           _0571_ (net)
                  0.17    0.00   20.71 v _1435_/A (sky130_fd_sc_hd__inv_2)
                  0.05    0.09   20.80 ^ _1435_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _0103_ (net)
                  0.05    0.00   20.80 ^ _1674_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                 20.80   data arrival time

                  0.15  100.00  100.00   clock clk (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.25   99.75   clock uncertainty
                          0.00   99.75   clock reconvergence pessimism
                                 99.75 ^ _1674_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.25  100.00   library recovery time
                                100.00   data required time
-----------------------------------------------------------------------------
                                100.00   data required time
                                -20.80   data arrival time
-----------------------------------------------------------------------------
                                 79.20   slack (MET)


Startpoint: reset (input port clocked by clk)
Endpoint: _1677_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         20.00   20.00 v input external delay
                  0.07    0.05   20.05 v reset (in)
     4    0.03                           reset (net)
                  0.07    0.00   20.05 v _1395_/A (sky130_fd_sc_hd__buf_1)
                  0.13    0.19   20.24 v _1395_/X (sky130_fd_sc_hd__buf_1)
     5    0.02                           _0562_ (net)
                  0.13    0.00   20.24 v _1427_/A (sky130_fd_sc_hd__buf_1)
                  0.14    0.23   20.46 v _1427_/X (sky130_fd_sc_hd__buf_1)
     5    0.02                           _0569_ (net)
                  0.14    0.00   20.46 v _1434_/A (sky130_fd_sc_hd__buf_1)
                  0.17    0.25   20.71 v _1434_/X (sky130_fd_sc_hd__buf_1)
     5    0.03                           _0571_ (net)
                  0.17    0.00   20.71 v _1438_/A (sky130_fd_sc_hd__inv_2)
                  0.05    0.09   20.80 ^ _1438_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _0106_ (net)
                  0.05    0.00   20.80 ^ _1677_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                 20.80   data arrival time

                  0.15  100.00  100.00   clock clk (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.25   99.75   clock uncertainty
                          0.00   99.75   clock reconvergence pessimism
                                 99.75 ^ _1677_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.25  100.00   library recovery time
                                100.00   data required time
-----------------------------------------------------------------------------
                                100.00   data required time
                                -20.80   data arrival time
-----------------------------------------------------------------------------
                                 79.20   slack (MET)


Startpoint: reset (input port clocked by clk)
Endpoint: _1689_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         20.00   20.00 v input external delay
                  0.07    0.05   20.05 v reset (in)
     4    0.03                           reset (net)
                  0.07    0.00   20.05 v _1395_/A (sky130_fd_sc_hd__buf_1)
                  0.13    0.19   20.24 v _1395_/X (sky130_fd_sc_hd__buf_1)
     5    0.02                           _0562_ (net)
                  0.13    0.00   20.24 v _1427_/A (sky130_fd_sc_hd__buf_1)
                  0.14    0.23   20.46 v _1427_/X (sky130_fd_sc_hd__buf_1)
     5    0.02                           _0569_ (net)
                  0.14    0.00   20.46 v _1452_/A (sky130_fd_sc_hd__buf_1)
                  0.16    0.25   20.71 v _1452_/X (sky130_fd_sc_hd__buf_1)
     5    0.03                           _0574_ (net)
                  0.16    0.00   20.71 v _1453_/A (sky130_fd_sc_hd__inv_2)
                  0.05    0.09   20.80 ^ _1453_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _0118_ (net)
                  0.05    0.00   20.80 ^ _1689_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                 20.80   data arrival time

                  0.15  100.00  100.00   clock clk (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.25   99.75   clock uncertainty
                          0.00   99.75   clock reconvergence pessimism
                                 99.75 ^ _1689_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.25  100.00   library recovery time
                                100.00   data required time
-----------------------------------------------------------------------------
                                100.00   data required time
                                -20.80   data arrival time
-----------------------------------------------------------------------------
                                 79.20   slack (MET)


Startpoint: reset (input port clocked by clk)
Endpoint: _1693_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         20.00   20.00 v input external delay
                  0.07    0.05   20.05 v reset (in)
     4    0.03                           reset (net)
                  0.07    0.00   20.05 v _1395_/A (sky130_fd_sc_hd__buf_1)
                  0.13    0.19   20.24 v _1395_/X (sky130_fd_sc_hd__buf_1)
     5    0.02                           _0562_ (net)
                  0.13    0.00   20.24 v _1427_/A (sky130_fd_sc_hd__buf_1)
                  0.14    0.23   20.46 v _1427_/X (sky130_fd_sc_hd__buf_1)
     5    0.02                           _0569_ (net)
                  0.14    0.00   20.46 v _1452_/A (sky130_fd_sc_hd__buf_1)
                  0.16    0.25   20.71 v _1452_/X (sky130_fd_sc_hd__buf_1)
     5    0.03                           _0574_ (net)
                  0.16    0.00   20.71 v _1457_/A (sky130_fd_sc_hd__inv_2)
                  0.05    0.09   20.80 ^ _1457_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _0122_ (net)
                  0.05    0.00   20.80 ^ _1693_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                 20.80   data arrival time

                  0.15  100.00  100.00   clock clk (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.25   99.75   clock uncertainty
                          0.00   99.75   clock reconvergence pessimism
                                 99.75 ^ _1693_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.25  100.00   library recovery time
                                100.00   data required time
-----------------------------------------------------------------------------
                                100.00   data required time
                                -20.80   data arrival time
-----------------------------------------------------------------------------
                                 79.20   slack (MET)


Startpoint: reset (input port clocked by clk)
Endpoint: _1676_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         20.00   20.00 v input external delay
                  0.07    0.05   20.05 v reset (in)
     4    0.03                           reset (net)
                  0.07    0.00   20.05 v _1395_/A (sky130_fd_sc_hd__buf_1)
                  0.13    0.19   20.24 v _1395_/X (sky130_fd_sc_hd__buf_1)
     5    0.02                           _0562_ (net)
                  0.13    0.00   20.24 v _1427_/A (sky130_fd_sc_hd__buf_1)
                  0.14    0.23   20.46 v _1427_/X (sky130_fd_sc_hd__buf_1)
     5    0.02                           _0569_ (net)
                  0.14    0.00   20.46 v _1434_/A (sky130_fd_sc_hd__buf_1)
                  0.17    0.25   20.71 v _1434_/X (sky130_fd_sc_hd__buf_1)
     5    0.03                           _0571_ (net)
                  0.17    0.00   20.71 v _1437_/A (sky130_fd_sc_hd__inv_2)
                  0.05    0.09   20.80 ^ _1437_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _0105_ (net)
                  0.05    0.00   20.80 ^ _1676_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                 20.80   data arrival time

                  0.15  100.00  100.00   clock clk (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.25   99.75   clock uncertainty
                          0.00   99.75   clock reconvergence pessimism
                                 99.75 ^ _1676_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.25  100.00   library recovery time
                                100.00   data required time
-----------------------------------------------------------------------------
                                100.00   data required time
                                -20.80   data arrival time
-----------------------------------------------------------------------------
                                 79.20   slack (MET)


Startpoint: read (input port clocked by clk)
Endpoint: _1843_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         20.00   20.00 ^ input external delay
                  0.15    0.11   20.11 ^ read (in)
     4    0.03                           read (net)
                  0.15    0.00   20.11 ^ _0822_/A (sky130_fd_sc_hd__buf_1)
                  0.21    0.23   20.34 ^ _0822_/X (sky130_fd_sc_hd__buf_1)
     5    0.02                           _0611_ (net)
                  0.21    0.00   20.34 ^ _0823_/A (sky130_fd_sc_hd__buf_1)
                  0.50    0.45   20.80 ^ _0823_/X (sky130_fd_sc_hd__buf_1)
     5    0.04                           _0612_ (net)
                  0.50    0.00   20.80 ^ _0824_/S (sky130_fd_sc_hd__mux2_2)
                  0.08    0.46   21.26 v _0824_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _0613_ (net)
                  0.08    0.00   21.26 v _0828_/A0 (sky130_fd_sc_hd__mux2_2)
                  0.05    0.28   21.54 v _0828_/X (sky130_fd_sc_hd__mux2_2)
     1    0.00                           _0617_ (net)
                  0.05    0.00   21.54 v _0829_/A (sky130_fd_sc_hd__buf_1)
                  0.02    0.09   21.63 v _0829_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _0272_ (net)
                  0.02    0.00   21.63 v _1843_/D (sky130_fd_sc_hd__dfrtp_2)
                                 21.63   data arrival time

                  0.15  100.00  100.00   clock clk (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.25   99.75   clock uncertainty
                          0.00   99.75   clock reconvergence pessimism
                                 99.75 ^ _1843_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.08   99.67   library setup time
                                 99.67   data required time
-----------------------------------------------------------------------------
                                 99.67   data required time
                                -21.63   data arrival time
-----------------------------------------------------------------------------
                                 78.04   slack (MET)


Startpoint: read (input port clocked by clk)
Endpoint: _1841_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         20.00   20.00 ^ input external delay
                  0.15    0.11   20.11 ^ read (in)
     4    0.03                           read (net)
                  0.15    0.00   20.11 ^ _0822_/A (sky130_fd_sc_hd__buf_1)
                  0.21    0.23   20.34 ^ _0822_/X (sky130_fd_sc_hd__buf_1)
     5    0.02                           _0611_ (net)
                  0.21    0.00   20.34 ^ _0823_/A (sky130_fd_sc_hd__buf_1)
                  0.50    0.45   20.80 ^ _0823_/X (sky130_fd_sc_hd__buf_1)
     5    0.04                           _0612_ (net)
                  0.50    0.00   20.80 ^ _0833_/S (sky130_fd_sc_hd__mux2_2)
                  0.05    0.41   21.20 v _0833_/X (sky130_fd_sc_hd__mux2_2)
     1    0.00                           _0620_ (net)
                  0.05    0.00   21.20 v _0834_/A0 (sky130_fd_sc_hd__mux2_2)
                  0.05    0.26   21.47 v _0834_/X (sky130_fd_sc_hd__mux2_2)
     1    0.00                           _0621_ (net)
                  0.05    0.00   21.47 v _0835_/A (sky130_fd_sc_hd__buf_1)
                  0.02    0.09   21.56 v _0835_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _0270_ (net)
                  0.02    0.00   21.56 v _1841_/D (sky130_fd_sc_hd__dfrtp_2)
                                 21.56   data arrival time

                  0.15  100.00  100.00   clock clk (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.25   99.75   clock uncertainty
                          0.00   99.75   clock reconvergence pessimism
                                 99.75 ^ _1841_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.08   99.67   library setup time
                                 99.67   data required time
-----------------------------------------------------------------------------
                                 99.67   data required time
                                -21.56   data arrival time
-----------------------------------------------------------------------------
                                 78.11   slack (MET)


Startpoint: read (input port clocked by clk)
Endpoint: _1840_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         20.00   20.00 ^ input external delay
                  0.15    0.11   20.11 ^ read (in)
     4    0.03                           read (net)
                  0.15    0.00   20.11 ^ _0822_/A (sky130_fd_sc_hd__buf_1)
                  0.21    0.23   20.34 ^ _0822_/X (sky130_fd_sc_hd__buf_1)
     5    0.02                           _0611_ (net)
                  0.21    0.00   20.34 ^ _0823_/A (sky130_fd_sc_hd__buf_1)
                  0.50    0.45   20.80 ^ _0823_/X (sky130_fd_sc_hd__buf_1)
     5    0.04                           _0612_ (net)
                  0.50    0.00   20.80 ^ _0836_/S (sky130_fd_sc_hd__mux2_2)
                  0.04    0.40   21.20 v _0836_/X (sky130_fd_sc_hd__mux2_2)
     1    0.00                           _0622_ (net)
                  0.04    0.00   21.20 v _0837_/A0 (sky130_fd_sc_hd__mux2_2)
                  0.05    0.26   21.46 v _0837_/X (sky130_fd_sc_hd__mux2_2)
     1    0.00                           _0623_ (net)
                  0.05    0.00   21.46 v _0838_/A (sky130_fd_sc_hd__buf_1)
                  0.02    0.09   21.55 v _0838_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _0269_ (net)
                  0.02    0.00   21.55 v _1840_/D (sky130_fd_sc_hd__dfrtp_2)
                                 21.55   data arrival time

                  0.15  100.00  100.00   clock clk (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.25   99.75   clock uncertainty
                          0.00   99.75   clock reconvergence pessimism
                                 99.75 ^ _1840_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.08   99.67   library setup time
                                 99.67   data required time
-----------------------------------------------------------------------------
                                 99.67   data required time
                                -21.55   data arrival time
-----------------------------------------------------------------------------
                                 78.11   slack (MET)


Startpoint: read (input port clocked by clk)
Endpoint: _1842_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         20.00   20.00 ^ input external delay
                  0.15    0.11   20.11 ^ read (in)
     4    0.03                           read (net)
                  0.15    0.00   20.11 ^ _0822_/A (sky130_fd_sc_hd__buf_1)
                  0.21    0.23   20.34 ^ _0822_/X (sky130_fd_sc_hd__buf_1)
     5    0.02                           _0611_ (net)
                  0.21    0.00   20.34 ^ _0823_/A (sky130_fd_sc_hd__buf_1)
                  0.50    0.45   20.80 ^ _0823_/X (sky130_fd_sc_hd__buf_1)
     5    0.04                           _0612_ (net)
                  0.50    0.00   20.80 ^ _0830_/S (sky130_fd_sc_hd__mux2_2)
                  0.05    0.40   21.20 v _0830_/X (sky130_fd_sc_hd__mux2_2)
     1    0.00                           _0618_ (net)
                  0.05    0.00   21.20 v _0831_/A0 (sky130_fd_sc_hd__mux2_2)
                  0.05    0.26   21.46 v _0831_/X (sky130_fd_sc_hd__mux2_2)
     1    0.00                           _0619_ (net)
                  0.05    0.00   21.46 v _0832_/A (sky130_fd_sc_hd__buf_1)
                  0.02    0.09   21.55 v _0832_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _0271_ (net)
                  0.02    0.00   21.55 v _1842_/D (sky130_fd_sc_hd__dfrtp_2)
                                 21.55   data arrival time

                  0.15  100.00  100.00   clock clk (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.25   99.75   clock uncertainty
                          0.00   99.75   clock reconvergence pessimism
                                 99.75 ^ _1842_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.08   99.67   library setup time
                                 99.67   data required time
-----------------------------------------------------------------------------
                                 99.67   data required time
                                -21.55   data arrival time
-----------------------------------------------------------------------------
                                 78.12   slack (MET)


Startpoint: read (input port clocked by clk)
Endpoint: _1839_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         20.00   20.00 ^ input external delay
                  0.15    0.11   20.11 ^ read (in)
     4    0.03                           read (net)
                  0.15    0.00   20.11 ^ _0822_/A (sky130_fd_sc_hd__buf_1)
                  0.21    0.23   20.34 ^ _0822_/X (sky130_fd_sc_hd__buf_1)
     5    0.02                           _0611_ (net)
                  0.21    0.00   20.34 ^ _0823_/A (sky130_fd_sc_hd__buf_1)
                  0.50    0.45   20.80 ^ _0823_/X (sky130_fd_sc_hd__buf_1)
     5    0.04                           _0612_ (net)
                  0.50    0.00   20.80 ^ _0839_/S (sky130_fd_sc_hd__mux2_2)
                  0.05    0.40   21.20 v _0839_/X (sky130_fd_sc_hd__mux2_2)
     1    0.00                           _0624_ (net)
                  0.05    0.00   21.20 v _0840_/A0 (sky130_fd_sc_hd__mux2_2)
                  0.05    0.26   21.46 v _0840_/X (sky130_fd_sc_hd__mux2_2)
     1    0.00                           _0625_ (net)
                  0.05    0.00   21.46 v _0841_/A (sky130_fd_sc_hd__buf_1)
                  0.02    0.09   21.55 v _0841_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _0268_ (net)
                  0.02    0.00   21.55 v _1839_/D (sky130_fd_sc_hd__dfrtp_2)
                                 21.55   data arrival time

                  0.15  100.00  100.00   clock clk (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.25   99.75   clock uncertainty
                          0.00   99.75   clock reconvergence pessimism
                                 99.75 ^ _1839_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.08   99.67   library setup time
                                 99.67   data required time
-----------------------------------------------------------------------------
                                 99.67   data required time
                                -21.55   data arrival time
-----------------------------------------------------------------------------
                                 78.12   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: reset (input port clocked by clk)
Endpoint: _1674_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         20.00   20.00 v input external delay
                  0.07    0.05   20.05 v reset (in)
     4    0.03                           reset (net)
                  0.07    0.00   20.05 v _1395_/A (sky130_fd_sc_hd__buf_1)
                  0.13    0.19   20.24 v _1395_/X (sky130_fd_sc_hd__buf_1)
     5    0.02                           _0562_ (net)
                  0.13    0.00   20.24 v _1427_/A (sky130_fd_sc_hd__buf_1)
                  0.14    0.23   20.46 v _1427_/X (sky130_fd_sc_hd__buf_1)
     5    0.02                           _0569_ (net)
                  0.14    0.00   20.46 v _1434_/A (sky130_fd_sc_hd__buf_1)
                  0.17    0.25   20.71 v _1434_/X (sky130_fd_sc_hd__buf_1)
     5    0.03                           _0571_ (net)
                  0.17    0.00   20.71 v _1435_/A (sky130_fd_sc_hd__inv_2)
                  0.05    0.09   20.80 ^ _1435_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _0103_ (net)
                  0.05    0.00   20.80 ^ _1674_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                 20.80   data arrival time

                  0.15  100.00  100.00   clock clk (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.25   99.75   clock uncertainty
                          0.00   99.75   clock reconvergence pessimism
                                 99.75 ^ _1674_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.25  100.00   library recovery time
                                100.00   data required time
-----------------------------------------------------------------------------
                                100.00   data required time
                                -20.80   data arrival time
-----------------------------------------------------------------------------
                                 79.20   slack (MET)


Startpoint: read (input port clocked by clk)
Endpoint: _1843_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         20.00   20.00 ^ input external delay
                  0.15    0.11   20.11 ^ read (in)
     4    0.03                           read (net)
                  0.15    0.00   20.11 ^ _0822_/A (sky130_fd_sc_hd__buf_1)
                  0.21    0.23   20.34 ^ _0822_/X (sky130_fd_sc_hd__buf_1)
     5    0.02                           _0611_ (net)
                  0.21    0.00   20.34 ^ _0823_/A (sky130_fd_sc_hd__buf_1)
                  0.50    0.45   20.80 ^ _0823_/X (sky130_fd_sc_hd__buf_1)
     5    0.04                           _0612_ (net)
                  0.50    0.00   20.80 ^ _0824_/S (sky130_fd_sc_hd__mux2_2)
                  0.08    0.46   21.26 v _0824_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _0613_ (net)
                  0.08    0.00   21.26 v _0828_/A0 (sky130_fd_sc_hd__mux2_2)
                  0.05    0.28   21.54 v _0828_/X (sky130_fd_sc_hd__mux2_2)
     1    0.00                           _0617_ (net)
                  0.05    0.00   21.54 v _0829_/A (sky130_fd_sc_hd__buf_1)
                  0.02    0.09   21.63 v _0829_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _0272_ (net)
                  0.02    0.00   21.63 v _1843_/D (sky130_fd_sc_hd__dfrtp_2)
                                 21.63   data arrival time

                  0.15  100.00  100.00   clock clk (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.25   99.75   clock uncertainty
                          0.00   99.75   clock reconvergence pessimism
                                 99.75 ^ _1843_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.08   99.67   library setup time
                                 99.67   data required time
-----------------------------------------------------------------------------
                                 99.67   data required time
                                -21.63   data arrival time
-----------------------------------------------------------------------------
                                 78.04   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 78.04

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 0.33
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock clk
Latency      CRPR       Skew
_1644_/CLK ^
   1.28
_1644_/CLK ^
   1.16      0.00       0.12

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.64e-05   1.12e-05   1.60e-09   9.76e-05  79.7%
Combinational          1.50e-05   9.87e-06   2.77e-09   2.48e-05  20.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.01e-04   2.10e-05   4.37e-09   1.22e-04 100.0%
                          82.8%      17.2%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 11412 u^2 49% utilization.
area_report_end
