# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 6
attribute \top 1
attribute \src "dut.sv:1.1-13.10"
module \forloops
  attribute \src "dut.sv:1.29-1.30"
  wire input 2 \a
  attribute \src "dut.sv:1.32-1.33"
  wire input 3 \b
  attribute \src "dut.sv:1.24-1.27"
  wire input 1 \clk
  attribute \src "dut.sv:2.10-2.11"
  attribute \unused_bits "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \k
  attribute \src "dut.sv:1.52-1.53"
  wire width 4 output 4 \p
  attribute \src "dut.sv:1.55-1.56"
  wire width 4 output 5 \q
  attribute \src "dut.sv:1.58-1.59"
  wire width 4 output 6 \x
  attribute \src "dut.sv:1.61-1.62"
  wire width 4 output 7 \y
  attribute \always_ff 1
  attribute \src "dut.sv:3.2-7.5"
  cell $dff $procdff$5
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \y
    connect \Q \x
  end
  connect \k [3:0] \y
end
