#Timing report of worst 76 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: i_dff_Q_16.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_16.QCK[0] (Q_FRAG)                                                                                           15.805    15.805
i_dff_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701    17.507
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.270    20.777
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    22.183
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 2.939    25.122
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    26.655
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           2.383    29.039
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549    30.588
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     3.735    34.323
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    35.629
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    4.008    39.637
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305    40.942
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          3.197    44.139
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.406    45.545
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XA1[0] (T_FRAG)                       5.220    50.765
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.549    52.314
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                        6.351    58.666
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                         1.406    60.072
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4.t_frag.XAB[0] (T_FRAG)                                                    2.400    62.472
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                                                     1.305    63.777
count_dff_Q_4.QD[0] (Q_FRAG)                                                                                          0.000    63.777
data arrival time                                                                                                              63.777

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
count_dff_Q_4.QCK[0] (Q_FRAG)                                                                                         8.720     8.720
clock uncertainty                                                                                                     0.000     8.720
cell setup time                                                                                                       0.105     8.825
data required time                                                                                                              8.825
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              8.825
data arrival time                                                                                                             -63.777
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -54.952


#Path 2
Startpoint: i_dff_Q_16.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_16.QCK[0] (Q_FRAG)                                                                                           15.805    15.805
i_dff_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701    17.507
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.270    20.777
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    22.183
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 2.939    25.122
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    26.655
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           2.383    29.039
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549    30.588
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     3.735    34.323
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    35.629
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    4.008    39.637
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305    40.942
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          3.197    44.139
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.406    45.545
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XA1[0] (T_FRAG)                       5.220    50.765
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.549    52.314
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                        6.193    58.508
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                         1.406    59.914
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2.t_frag.XAB[0] (T_FRAG)                                                    2.400    62.314
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                                     1.305    63.619
count_dff_Q_2.QD[0] (Q_FRAG)                                                                                          0.000    63.619
data arrival time                                                                                                              63.619

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
count_dff_Q_2.QCK[0] (Q_FRAG)                                                                                         8.747     8.747
clock uncertainty                                                                                                     0.000     8.747
cell setup time                                                                                                       0.105     8.853
data required time                                                                                                              8.853
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              8.853
data arrival time                                                                                                             -63.619
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -54.766


#Path 3
Startpoint: i_dff_Q_16.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_16.QCK[0] (Q_FRAG)                                                                                           15.805    15.805
i_dff_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701    17.507
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.270    20.777
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    22.183
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 2.939    25.122
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    26.655
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           2.383    29.039
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549    30.588
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     3.735    34.323
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    35.629
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    4.008    39.637
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305    40.942
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          3.197    44.139
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.406    45.545
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XA1[0] (T_FRAG)                       5.220    50.765
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.549    52.314
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                        5.410    57.725
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                         1.406    59.131
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5.t_frag.XAB[0] (T_FRAG)                                                    2.483    61.614
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                                                     1.305    62.919
count_dff_Q_5.QD[0] (Q_FRAG)                                                                                          0.000    62.919
data arrival time                                                                                                              62.919

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
count_dff_Q_5.QCK[0] (Q_FRAG)                                                                                         8.703     8.703
clock uncertainty                                                                                                     0.000     8.703
cell setup time                                                                                                       0.105     8.808
data required time                                                                                                              8.808
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              8.808
data arrival time                                                                                                             -62.919
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -54.111


#Path 4
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_1.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                   14.044    14.044
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701    15.746
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                   4.829    20.575
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    1.437    22.012
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             2.648    24.661
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    25.656
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                                       4.874    30.530
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                                        0.996    31.526
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                             4.822    36.347
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                              0.996    37.343
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.515    40.857
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    41.853
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.227    45.081
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    46.076
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                          4.018    50.094
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    51.089
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O.t_frag.XAB[0] (T_FRAG)                                    3.133    54.223
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                                     1.251    55.474
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1_I2_mux4x0_Q.t_frag.XA2[0] (T_FRAG)                                                    2.978    58.452
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                                     1.519    59.971
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1.t_frag.XAB[0] (T_FRAG)                                                                2.400    62.371
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                                                 1.305    63.676
count_dff_Q_1.QD[0] (Q_FRAG)                                                                                                      0.000    63.676
data arrival time                                                                                                                          63.676

clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
count_dff_Q_1.QCK[0] (Q_FRAG)                                                                                                     9.608     9.608
clock uncertainty                                                                                                                 0.000     9.608
cell setup time                                                                                                                   0.105     9.713
data required time                                                                                                                          9.713
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                          9.713
data arrival time                                                                                                                         -63.676
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -53.963


#Path 5
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                  14.044    14.044
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                  1.701    15.746
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                  4.829    20.575
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.437    22.012
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                            2.648    24.661
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             0.996    25.656
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                                      4.874    30.530
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                                       0.996    31.526
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                            4.822    36.347
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                             0.996    37.343
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       3.515    40.857
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    41.853
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_4_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.677    44.531
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_4_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305    45.836
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_3_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       3.489    49.325
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_3_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    50.576
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_3.t_frag.XAB[0] (T_FRAG)                                 2.400    52.976
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_3.t_frag.XZ[0] (T_FRAG)                                  1.305    54.281
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_6_I2_mux4x0_Q.t_frag.XB2[0] (T_FRAG)                                                   4.465    58.747
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_6_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                                    1.505    60.252
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_6.t_frag.XAB[0] (T_FRAG)                                                               2.400    62.652
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                                                                1.305    63.957
count_dff_Q_6.QD[0] (Q_FRAG)                                                                                                     0.000    63.957
data arrival time                                                                                                                         63.957

clock clk (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
count_dff_Q_6.QCK[0] (Q_FRAG)                                                                                                   10.546    10.546
clock uncertainty                                                                                                                0.000    10.546
cell setup time                                                                                                                  0.105    10.651
data required time                                                                                                                        10.651
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        10.651
data arrival time                                                                                                                        -63.957
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -53.305


#Path 6
Startpoint: i_dff_Q_16.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_16.QCK[0] (Q_FRAG)                                                                                           15.805    15.805
i_dff_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701    17.507
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.270    20.777
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    22.183
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 2.939    25.122
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    26.655
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           2.383    29.039
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549    30.588
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     3.735    34.323
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    35.629
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    4.008    39.637
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305    40.942
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          3.197    44.139
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.406    45.545
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XA1[0] (T_FRAG)                       5.220    50.765
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.549    52.314
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                          5.353    57.668
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                           1.406    59.074
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                      2.400    61.474
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                       1.305    62.779
count_dff_Q.QD[0] (Q_FRAG)                                                                                            0.000    62.779
data arrival time                                                                                                              62.779

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
count_dff_Q.QCK[0] (Q_FRAG)                                                                                           9.452     9.452
clock uncertainty                                                                                                     0.000     9.452
cell setup time                                                                                                       0.105     9.558
data required time                                                                                                              9.558
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              9.558
data arrival time                                                                                                             -62.779
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -53.221


#Path 7
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                   14.044    14.044
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701    15.746
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                   4.829    20.575
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    1.437    22.012
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             2.648    24.661
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    25.656
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                                       4.874    30.530
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                                        0.996    31.526
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                             4.822    36.347
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                              0.996    37.343
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.515    40.857
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    41.853
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.227    45.081
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    46.076
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                        2.640    48.716
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    49.967
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1.t_frag.XSL[0] (T_FRAG)                                  2.486    52.453
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_1.t_frag.XZ[0] (T_FRAG)                                   1.462    53.915
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3_I2_mux4x0_Q.t_frag.XB2[0] (T_FRAG)                                                    4.465    58.381
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                                     1.505    59.885
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3.t_frag.XAB[0] (T_FRAG)                                                                2.400    62.285
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                                                                 1.305    63.591
count_dff_Q_3.QD[0] (Q_FRAG)                                                                                                      0.000    63.591
data arrival time                                                                                                                          63.591

clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
count_dff_Q_3.QCK[0] (Q_FRAG)                                                                                                    10.313    10.313
clock uncertainty                                                                                                                 0.000    10.313
cell setup time                                                                                                                   0.105    10.418
data required time                                                                                                                         10.418
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         10.418
data arrival time                                                                                                                         -63.591
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -53.173


#Path 8
Startpoint: i_dff_Q_16.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_16.QCK[0] (Q_FRAG)                                                                                           15.805    15.805
i_dff_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701    17.507
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.270    20.777
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    22.183
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 2.939    25.122
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    26.655
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           2.383    29.039
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549    30.588
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     3.735    34.323
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    35.629
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    4.008    39.637
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305    40.942
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          3.197    44.139
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.406    45.545
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XA1[0] (T_FRAG)                       5.220    50.765
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.549    52.314
LCD_E_dffe_Q_D_LUT2_I1_1_O_mux4x0_B.t_frag.XSL[0] (T_FRAG)                                                            5.459    57.774
LCD_E_dffe_Q_D_LUT2_I1_1_O_mux4x0_B.t_frag.XZ[0] (T_FRAG)                                                             1.406    59.180
LCD_E_dffe_Q_D_LUT2_I1_1_O_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                                             2.400    61.580
LCD_E_dffe_Q_D_LUT2_I1_1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                                              1.305    62.885
count_dff_Q_17.QD[0] (Q_FRAG)                                                                                         0.000    62.885
data arrival time                                                                                                              62.885

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
count_dff_Q_17.QCK[0] (Q_FRAG)                                                                                        9.770     9.770
clock uncertainty                                                                                                     0.000     9.770
cell setup time                                                                                                       0.105     9.875
data required time                                                                                                              9.875
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              9.875
data arrival time                                                                                                             -62.885
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -53.010


#Path 9
Startpoint: i_dff_Q_16.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_16.QCK[0] (Q_FRAG)                                                                                           15.805    15.805
i_dff_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701    17.507
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.270    20.777
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    22.183
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 2.939    25.122
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    26.655
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           2.383    29.039
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549    30.588
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     3.735    34.323
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    35.629
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    4.008    39.637
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305    40.942
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          3.197    44.139
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.406    45.545
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XA1[0] (T_FRAG)                       5.220    50.765
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.549    52.314
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                        5.312    57.626
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                         1.406    59.033
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9.t_frag.XAB[0] (T_FRAG)                                                    2.400    61.432
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9.t_frag.XZ[0] (T_FRAG)                                                     1.305    62.738
count_dff_Q_9.QD[0] (Q_FRAG)                                                                                          0.000    62.738
data arrival time                                                                                                              62.738

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
count_dff_Q_9.QCK[0] (Q_FRAG)                                                                                        10.320    10.320
clock uncertainty                                                                                                     0.000    10.320
cell setup time                                                                                                       0.105    10.426
data required time                                                                                                             10.426
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             10.426
data arrival time                                                                                                             -62.738
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -52.312


#Path 10
Startpoint: i_dff_Q_16.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_16.QCK[0] (Q_FRAG)                                                                                           15.805    15.805
i_dff_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701    17.507
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.270    20.777
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    22.183
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 2.939    25.122
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    26.655
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           2.383    29.039
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549    30.588
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     3.735    34.323
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    35.629
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    4.008    39.637
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305    40.942
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          3.197    44.139
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.406    45.545
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XA1[0] (T_FRAG)                       5.220    50.765
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.549    52.314
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                       4.568    56.882
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                        1.406    58.288
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10.t_frag.XAB[0] (T_FRAG)                                                   2.400    60.688
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10.t_frag.XZ[0] (T_FRAG)                                                    1.305    61.993
count_dff_Q_10.QD[0] (Q_FRAG)                                                                                         0.000    61.993
data arrival time                                                                                                              61.993

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
count_dff_Q_10.QCK[0] (Q_FRAG)                                                                                       10.487    10.487
clock uncertainty                                                                                                     0.000    10.487
cell setup time                                                                                                       0.105    10.593
data required time                                                                                                             10.593
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             10.593
data arrival time                                                                                                             -61.993
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -51.401


#Path 11
Startpoint: i_dff_Q_16.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_16.QCK[0] (Q_FRAG)                                                                                           15.805    15.805
i_dff_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701    17.507
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.270    20.777
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    22.183
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 2.939    25.122
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    26.655
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           2.383    29.039
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549    30.588
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     3.735    34.323
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    35.629
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    4.008    39.637
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305    40.942
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          3.197    44.139
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.406    45.545
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XA1[0] (T_FRAG)                       5.220    50.765
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.549    52.314
LCD_E_dffe_Q_D_LUT2_I1_O_mux4x0_B.t_frag.XSL[0] (T_FRAG)                                                              5.457    57.771
LCD_E_dffe_Q_D_LUT2_I1_O_mux4x0_B.t_frag.XZ[0] (T_FRAG)                                                               1.406    59.177
LCD_E_dffe_Q_D_LUT2_I1_O_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                                               2.400    61.577
LCD_E_dffe_Q_D_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                                                1.305    62.882
count_dff_Q_16.QD[0] (Q_FRAG)                                                                                         0.000    62.882
data arrival time                                                                                                              62.882

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
count_dff_Q_16.QCK[0] (Q_FRAG)                                                                                       11.455    11.455
clock uncertainty                                                                                                     0.000    11.455
cell setup time                                                                                                       0.105    11.561
data required time                                                                                                             11.561
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             11.561
data arrival time                                                                                                             -62.882
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -51.322


#Path 12
Startpoint: i_dff_Q_16.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_16.QCK[0] (Q_FRAG)                                                                                           15.805    15.805
i_dff_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701    17.507
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.270    20.777
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    22.183
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 2.939    25.122
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    26.655
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           2.383    29.039
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549    30.588
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     3.735    34.323
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    35.629
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    4.008    39.637
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305    40.942
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          3.197    44.139
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.406    45.545
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XA1[0] (T_FRAG)                       5.220    50.765
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.549    52.314
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                        3.575    55.890
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                         1.406    57.296
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7.t_frag.XAB[0] (T_FRAG)                                                    2.400    59.696
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7.t_frag.XZ[0] (T_FRAG)                                                     1.305    61.001
count_dff_Q_7.QD[0] (Q_FRAG)                                                                                          0.000    61.001
data arrival time                                                                                                              61.001

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
count_dff_Q_7.QCK[0] (Q_FRAG)                                                                                         9.658     9.658
clock uncertainty                                                                                                     0.000     9.658
cell setup time                                                                                                       0.105     9.764
data required time                                                                                                              9.764
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              9.764
data arrival time                                                                                                             -61.001
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -51.237


#Path 13
Startpoint: i_dff_Q_16.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_16.QCK[0] (Q_FRAG)                                                                                           15.805    15.805
i_dff_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701    17.507
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.270    20.777
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    22.183
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 2.939    25.122
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    26.655
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           2.383    29.039
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549    30.588
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     3.735    34.323
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    35.629
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    4.008    39.637
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305    40.942
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          3.197    44.139
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.406    45.545
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XA1[0] (T_FRAG)                       5.220    50.765
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.549    52.314
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_13_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                       4.261    56.575
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_13_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                        1.406    57.981
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_13.t_frag.XAB[0] (T_FRAG)                                                   2.400    60.381
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_13.t_frag.XZ[0] (T_FRAG)                                                    1.305    61.686
count_dff_Q_13.QD[0] (Q_FRAG)                                                                                         0.000    61.686
data arrival time                                                                                                              61.686

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
count_dff_Q_13.QCK[0] (Q_FRAG)                                                                                       10.519    10.519
clock uncertainty                                                                                                     0.000    10.519
cell setup time                                                                                                       0.105    10.624
data required time                                                                                                             10.624
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             10.624
data arrival time                                                                                                             -61.686
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -51.062


#Path 14
Startpoint: i_dff_Q_16.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_16.QCK[0] (Q_FRAG)                                                                                           15.805    15.805
i_dff_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701    17.507
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.270    20.777
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    22.183
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 2.939    25.122
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    26.655
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           2.383    29.039
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549    30.588
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     3.735    34.323
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    35.629
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    4.008    39.637
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305    40.942
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          3.197    44.139
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.406    45.545
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XA1[0] (T_FRAG)                       5.220    50.765
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.549    52.314
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                       5.777    58.092
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                        1.406    59.498
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17.t_frag.XAB[0] (T_FRAG)                                                   2.400    61.898
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17.t_frag.XZ[0] (T_FRAG)                                                    1.305    63.203
count_dff_Q_19.QD[0] (Q_FRAG)                                                                                         0.000    63.203
data arrival time                                                                                                              63.203

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
count_dff_Q_19.QCK[0] (Q_FRAG)                                                                                       12.316    12.316
clock uncertainty                                                                                                     0.000    12.316
cell setup time                                                                                                       0.105    12.421
data required time                                                                                                             12.421
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             12.421
data arrival time                                                                                                             -63.203
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -50.782


#Path 15
Startpoint: i_dff_Q_16.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_16.QCK[0] (Q_FRAG)                                                                                           15.805    15.805
i_dff_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701    17.507
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.270    20.777
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    22.183
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 2.939    25.122
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    26.655
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           2.383    29.039
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549    30.588
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     3.735    34.323
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    35.629
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    4.008    39.637
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305    40.942
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          3.197    44.139
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.406    45.545
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XA1[0] (T_FRAG)                       5.220    50.765
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.549    52.314
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_15_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                       5.803    58.117
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_15_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                        1.406    59.523
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_15.t_frag.XAB[0] (T_FRAG)                                                   2.400    61.923
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_15.t_frag.XZ[0] (T_FRAG)                                                    1.305    63.228
count_dff_Q_15.QD[0] (Q_FRAG)                                                                                         0.000    63.228
data arrival time                                                                                                              63.228

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
count_dff_Q_15.QCK[0] (Q_FRAG)                                                                                       12.351    12.351
clock uncertainty                                                                                                     0.000    12.351
cell setup time                                                                                                       0.105    12.457
data required time                                                                                                             12.457
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             12.457
data arrival time                                                                                                             -63.228
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -50.772


#Path 16
Startpoint: i_dff_Q_16.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_16.QCK[0] (Q_FRAG)                                                                                           15.805    15.805
i_dff_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701    17.507
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.270    20.777
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    22.183
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 2.939    25.122
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    26.655
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           2.383    29.039
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549    30.588
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     3.735    34.323
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    35.629
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    4.008    39.637
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305    40.942
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          3.197    44.139
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.406    45.545
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XA1[0] (T_FRAG)                       5.220    50.765
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.549    52.314
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                       4.586    56.901
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                        1.406    58.307
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11.t_frag.XAB[0] (T_FRAG)                                                   2.400    60.707
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11.t_frag.XZ[0] (T_FRAG)                                                    1.305    62.012
count_dff_Q_11.QD[0] (Q_FRAG)                                                                                         0.000    62.012
data arrival time                                                                                                              62.012

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
count_dff_Q_11.QCK[0] (Q_FRAG)                                                                                       11.154    11.154
clock uncertainty                                                                                                     0.000    11.154
cell setup time                                                                                                       0.105    11.259
data required time                                                                                                             11.259
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             11.259
data arrival time                                                                                                             -62.012
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -50.752


#Path 17
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                   14.044    14.044
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701    15.746
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                              3.837    19.583
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                               1.462    21.045
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                        2.564    23.609
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                         1.533    25.142
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                  2.383    27.525
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.549    29.075
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                            4.400    33.475
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.251    34.726
LCD_E_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                      2.400    37.126
LCD_E_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                       1.305    38.431
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       4.511    42.942
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.251    44.193
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        4.791    48.984
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    49.979
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     4.605    54.584
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    55.580
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_4.t_frag.XSL[0] (T_FRAG)                                             5.057    60.637
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                                              1.462    62.099
i_dff_Q_5.QD[0] (Q_FRAG)                                                                                                          0.000    62.099
data arrival time                                                                                                                          62.099

clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
i_dff_Q_5.QCK[0] (Q_FRAG)                                                                                                        11.301    11.301
clock uncertainty                                                                                                                 0.000    11.301
cell setup time                                                                                                                   0.105    11.406
data required time                                                                                                                         11.406
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         11.406
data arrival time                                                                                                                         -62.099
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -50.693


#Path 18
Startpoint: i_dff_Q_16.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_16.QCK[0] (Q_FRAG)                                                                                           15.805    15.805
i_dff_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701    17.507
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.270    20.777
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    22.183
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 2.939    25.122
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    26.655
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           2.383    29.039
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549    30.588
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     3.735    34.323
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    35.629
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    4.008    39.637
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305    40.942
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          3.197    44.139
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.406    45.545
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XA1[0] (T_FRAG)                       5.220    50.765
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.549    52.314
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                       5.650    57.965
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                        1.406    59.371
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18.t_frag.XAB[0] (T_FRAG)                                                   2.400    61.771
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18.t_frag.XZ[0] (T_FRAG)                                                    1.305    63.076
count_dff_Q_21.QD[0] (Q_FRAG)                                                                                         0.000    63.076
data arrival time                                                                                                              63.076

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
count_dff_Q_21.QCK[0] (Q_FRAG)                                                                                       12.351    12.351
clock uncertainty                                                                                                     0.000    12.351
cell setup time                                                                                                       0.105    12.456
data required time                                                                                                             12.456
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             12.456
data arrival time                                                                                                             -63.076
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -50.620


#Path 19
Startpoint: i_dff_Q_16.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_16.QCK[0] (Q_FRAG)                                                                                           15.805    15.805
i_dff_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701    17.507
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.270    20.777
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    22.183
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 2.939    25.122
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    26.655
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           2.383    29.039
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549    30.588
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     3.735    34.323
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    35.629
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    4.008    39.637
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305    40.942
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          3.197    44.139
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.406    45.545
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XA1[0] (T_FRAG)                       5.220    50.765
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.549    52.314
LCD_E_dffe_Q_D_LUT2_I1_2_O_mux4x0_B.t_frag.XSL[0] (T_FRAG)                                                            5.647    57.961
LCD_E_dffe_Q_D_LUT2_I1_2_O_mux4x0_B.t_frag.XZ[0] (T_FRAG)                                                             1.406    59.367
LCD_E_dffe_Q_D_LUT2_I1_2_O_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                                             2.400    61.767
LCD_E_dffe_Q_D_LUT2_I1_2_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                                              1.305    63.072
count_dff_Q_20.QD[0] (Q_FRAG)                                                                                         0.000    63.072
data arrival time                                                                                                              63.072

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
count_dff_Q_20.QCK[0] (Q_FRAG)                                                                                       12.364    12.364
clock uncertainty                                                                                                     0.000    12.364
cell setup time                                                                                                       0.105    12.469
data required time                                                                                                             12.469
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             12.469
data arrival time                                                                                                             -63.072
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -50.603


#Path 20
Startpoint: i_dff_Q_16.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_27.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
i_dff_Q_16.QCK[0] (Q_FRAG)                                                                                            15.805    15.805
i_dff_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701    17.507
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                        3.270    20.777
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.406    22.183
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                  2.939    25.122
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.533    26.655
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                            2.383    29.039
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.549    30.588
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                      3.735    34.323
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                       1.305    35.629
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                     4.008    39.637
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                      1.305    40.942
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                           3.197    44.139
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.406    45.545
LCD_RS_dffe_Q_D_LUT3_O_I2_LUT3_I2.t_frag.XSL[0] (T_FRAG)                                                               5.263    50.808
LCD_RS_dffe_Q_D_LUT3_O_I2_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                                1.462    52.270
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.040    56.310
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305    57.615
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24.t_frag.XSL[0] (T_FRAG)                                 4.091    61.706
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24.t_frag.XZ[0] (T_FRAG)                                  1.462    63.168
i_dff_Q_27.QD[0] (Q_FRAG)                                                                                              0.000    63.168
data arrival time                                                                                                               63.168

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
i_dff_Q_27.QCK[0] (Q_FRAG)                                                                                            13.112    13.112
clock uncertainty                                                                                                      0.000    13.112
cell setup time                                                                                                        0.105    13.217
data required time                                                                                                              13.217
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              13.217
data arrival time                                                                                                              -63.168
--------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                               -49.951


#Path 21
Startpoint: i_dff_Q_16.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_16.QCK[0] (Q_FRAG)                                                                                           15.805    15.805
i_dff_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701    17.507
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.270    20.777
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    22.183
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 2.939    25.122
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    26.655
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           2.383    29.039
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549    30.588
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     3.735    34.323
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    35.629
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    4.008    39.637
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305    40.942
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          3.197    44.139
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.406    45.545
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XA1[0] (T_FRAG)                       5.220    50.765
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.549    52.314
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                       3.719    56.033
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                        1.406    57.439
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14.t_frag.XAB[0] (T_FRAG)                                                   2.400    59.839
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14.t_frag.XZ[0] (T_FRAG)                                                    1.305    61.144
count_dff_Q_14.QD[0] (Q_FRAG)                                                                                         0.000    61.144
data arrival time                                                                                                              61.144

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
count_dff_Q_14.QCK[0] (Q_FRAG)                                                                                       11.208    11.208
clock uncertainty                                                                                                     0.000    11.208
cell setup time                                                                                                       0.105    11.314
data required time                                                                                                             11.314
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             11.314
data arrival time                                                                                                             -61.144
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -49.831


#Path 22
Startpoint: i_dff_Q_16.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_16.QCK[0] (Q_FRAG)                                                                                           15.805    15.805
i_dff_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701    17.507
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.270    20.777
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    22.183
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 2.939    25.122
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    26.655
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           2.383    29.039
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549    30.588
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     3.735    34.323
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    35.629
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    4.008    39.637
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305    40.942
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          3.197    44.139
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.406    45.545
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XA1[0] (T_FRAG)                       5.220    50.765
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.549    52.314
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                        4.514    56.829
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                         1.406    58.235
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8.t_frag.XAB[0] (T_FRAG)                                                    2.400    60.635
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8.t_frag.XZ[0] (T_FRAG)                                                     1.305    61.940
count_dff_Q_8.QD[0] (Q_FRAG)                                                                                          0.000    61.940
data arrival time                                                                                                              61.940

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
count_dff_Q_8.QCK[0] (Q_FRAG)                                                                                        12.041    12.041
clock uncertainty                                                                                                     0.000    12.041
cell setup time                                                                                                       0.105    12.147
data required time                                                                                                             12.147
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             12.147
data arrival time                                                                                                             -61.940
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -49.793


#Path 23
Startpoint: i_dff_Q_16.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_24.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_16.QCK[0] (Q_FRAG)                                                                                           15.805    15.805
i_dff_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701    17.507
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.270    20.777
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    22.183
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 2.939    25.122
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    26.655
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           2.383    29.039
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549    30.588
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     3.735    34.323
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    35.629
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    4.008    39.637
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305    40.942
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          3.197    44.139
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.406    45.545
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XA1[0] (T_FRAG)                       5.220    50.765
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.549    52.314
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                       6.360    58.674
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                        1.406    60.080
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21.t_frag.XAB[0] (T_FRAG)                                                   2.400    62.480
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21.t_frag.XZ[0] (T_FRAG)                                                    1.305    63.786
count_dff_Q_24.QD[0] (Q_FRAG)                                                                                         0.000    63.786
data arrival time                                                                                                              63.786

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                       14.044    14.044
clock uncertainty                                                                                                     0.000    14.044
cell setup time                                                                                                       0.105    14.150
data required time                                                                                                             14.150
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             14.150
data arrival time                                                                                                             -63.786
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -49.636


#Path 24
Startpoint: i_dff_Q_16.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_16.QCK[0] (Q_FRAG)                                                                                           15.805    15.805
i_dff_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701    17.507
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.270    20.777
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    22.183
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 2.939    25.122
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    26.655
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           2.383    29.039
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549    30.588
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     3.735    34.323
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    35.629
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    4.008    39.637
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305    40.942
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          3.197    44.139
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.406    45.545
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XA1[0] (T_FRAG)                       5.220    50.765
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.549    52.314
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                       4.411    56.725
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                        1.406    58.131
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16.t_frag.XAB[0] (T_FRAG)                                                   2.400    60.531
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16.t_frag.XZ[0] (T_FRAG)                                                    1.305    61.837
count_dff_Q_18.QD[0] (Q_FRAG)                                                                                         0.000    61.837
data arrival time                                                                                                              61.837

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
count_dff_Q_18.QCK[0] (Q_FRAG)                                                                                       12.251    12.251
clock uncertainty                                                                                                     0.000    12.251
cell setup time                                                                                                       0.105    12.357
data required time                                                                                                             12.357
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             12.357
data arrival time                                                                                                             -61.837
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -49.480


#Path 25
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                   14.044    14.044
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701    15.746
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                              3.837    19.583
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                               1.462    21.045
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                        2.564    23.609
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                         1.533    25.142
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                  2.383    27.525
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.549    29.075
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                            4.400    33.475
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.251    34.726
LCD_E_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                      2.400    37.126
LCD_E_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                       1.305    38.431
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       4.511    42.942
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.251    44.193
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        4.791    48.984
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    49.979
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     4.605    54.584
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    55.580
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               4.144    59.723
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    60.719
i_dff_Q_4.QD[0] (Q_FRAG)                                                                                                          0.000    60.719
data arrival time                                                                                                                          60.719

clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
i_dff_Q_4.QCK[0] (Q_FRAG)                                                                                                        11.172    11.172
clock uncertainty                                                                                                                 0.000    11.172
cell setup time                                                                                                                   0.105    11.278
data required time                                                                                                                         11.278
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         11.278
data arrival time                                                                                                                         -60.719
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -49.441


#Path 26
Startpoint: i_dff_Q_16.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_25.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_16.QCK[0] (Q_FRAG)                                                                                           15.805    15.805
i_dff_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701    17.507
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.270    20.777
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    22.183
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 2.939    25.122
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    26.655
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           2.383    29.039
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549    30.588
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     3.735    34.323
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    35.629
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    4.008    39.637
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305    40.942
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          3.197    44.139
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.406    45.545
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XA1[0] (T_FRAG)                       5.220    50.765
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.549    52.314
LCD_E_dffe_Q_D_LUT2_I0_O_mux4x0_B.t_frag.XSL[0] (T_FRAG)                                                              5.806    58.120
LCD_E_dffe_Q_D_LUT2_I0_O_mux4x0_B.t_frag.XZ[0] (T_FRAG)                                                               1.406    59.526
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                                               2.400    61.926
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                                                1.305    63.232
count_dff_Q_25.QD[0] (Q_FRAG)                                                                                         0.000    63.232
data arrival time                                                                                                              63.232

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
count_dff_Q_25.QCK[0] (Q_FRAG)                                                                                       14.084    14.084
clock uncertainty                                                                                                     0.000    14.084
cell setup time                                                                                                       0.105    14.190
data required time                                                                                                             14.190
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             14.190
data arrival time                                                                                                             -63.232
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -49.042


#Path 27
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                   14.044    14.044
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701    15.746
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                              3.837    19.583
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                               1.462    21.045
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                        2.564    23.609
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                         1.533    25.142
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                  2.383    27.525
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.549    29.075
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                            4.400    33.475
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.251    34.726
LCD_E_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                      2.400    37.126
LCD_E_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                       1.305    38.431
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       4.511    42.942
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.251    44.193
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        4.791    48.984
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    49.979
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     3.712    53.691
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    54.687
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O.t_frag.XSL[0] (T_FRAG)                                               5.051    59.737
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.462    61.199
i_dff_Q.QD[0] (Q_FRAG)                                                                                                            0.000    61.199
data arrival time                                                                                                                          61.199

clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
i_dff_Q.QCK[0] (Q_FRAG)                                                                                                          12.144    12.144
clock uncertainty                                                                                                                 0.000    12.144
cell setup time                                                                                                                   0.105    12.250
data required time                                                                                                                         12.250
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         12.250
data arrival time                                                                                                                         -61.199
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -48.950


#Path 28
Startpoint: i_dff_Q_16.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_16.QCK[0] (Q_FRAG)                                                                                           15.805    15.805
i_dff_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701    17.507
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.270    20.777
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    22.183
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 2.939    25.122
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    26.655
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           2.383    29.039
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549    30.588
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     3.735    34.323
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    35.629
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    4.008    39.637
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305    40.942
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          3.197    44.139
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.406    45.545
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XA1[0] (T_FRAG)                       5.220    50.765
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.549    52.314
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                       3.862    56.176
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                        1.406    57.582
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19.t_frag.XAB[0] (T_FRAG)                                                   2.400    59.982
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19.t_frag.XZ[0] (T_FRAG)                                                    1.305    61.288
count_dff_Q_22.QD[0] (Q_FRAG)                                                                                         0.000    61.288
data arrival time                                                                                                              61.288

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
count_dff_Q_22.QCK[0] (Q_FRAG)                                                                                       12.343    12.343
clock uncertainty                                                                                                     0.000    12.343
cell setup time                                                                                                       0.105    12.448
data required time                                                                                                             12.448
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             12.448
data arrival time                                                                                                             -61.288
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -48.839


#Path 29
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                       0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                             14.044    14.044
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                             1.701    15.746
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                        3.837    19.583
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                         1.462    21.045
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                  2.564    23.609
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.533    25.142
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                            2.383    27.525
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.549    29.075
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                      4.400    33.475
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                       1.251    34.726
LCD_E_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                                2.400    37.126
LCD_E_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                                 1.305    38.431
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 4.511    42.942
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.251    44.193
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       3.104    47.297
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    48.549
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            4.955    53.504
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305    54.809
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12.t_frag.XSL[0] (T_FRAG)                                                      5.694    60.503
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12.t_frag.XZ[0] (T_FRAG)                                                       1.462    61.965
i_dff_Q_15.QD[0] (Q_FRAG)                                                                                                                   0.000    61.965
data arrival time                                                                                                                                    61.965

clock clk (rise edge)                                                                                                                       0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
i_dff_Q_15.QCK[0] (Q_FRAG)                                                                                                                 13.100    13.100
clock uncertainty                                                                                                                           0.000    13.100
cell setup time                                                                                                                             0.105    13.205
data required time                                                                                                                                   13.205
-----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   13.205
data arrival time                                                                                                                                   -61.965
-----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -48.760


#Path 30
Startpoint: i_dff_Q_16.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_16.QCK[0] (Q_FRAG)                                                                                           15.805    15.805
i_dff_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701    17.507
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.270    20.777
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    22.183
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 2.939    25.122
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    26.655
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           2.383    29.039
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549    30.588
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     3.735    34.323
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    35.629
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    4.008    39.637
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305    40.942
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          3.197    44.139
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.406    45.545
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XA1[0] (T_FRAG)                       5.220    50.765
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.549    52.314
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                       3.160    55.474
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                        1.406    56.880
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12.t_frag.XAB[0] (T_FRAG)                                                   2.483    59.364
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12.t_frag.XZ[0] (T_FRAG)                                                    1.305    60.669
count_dff_Q_12.QD[0] (Q_FRAG)                                                                                         0.000    60.669
data arrival time                                                                                                              60.669

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
count_dff_Q_12.QCK[0] (Q_FRAG)                                                                                       12.208    12.208
clock uncertainty                                                                                                     0.000    12.208
cell setup time                                                                                                       0.105    12.314
data required time                                                                                                             12.314
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             12.314
data arrival time                                                                                                             -60.669
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -48.355


#Path 31
Startpoint: i_dff_Q_16.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_16.QCK[0] (Q_FRAG)                                                                                           15.805    15.805
i_dff_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701    17.507
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.270    20.777
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    22.183
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 2.939    25.122
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    26.655
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           2.383    29.039
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549    30.588
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     3.735    34.323
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    35.629
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    4.008    39.637
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305    40.942
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          3.197    44.139
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.406    45.545
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XA1[0] (T_FRAG)                       5.220    50.765
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.549    52.314
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                       4.918    57.233
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                        1.406    58.639
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20.t_frag.XAB[0] (T_FRAG)                                                   2.400    61.039
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20.t_frag.XZ[0] (T_FRAG)                                                    1.305    62.344
count_dff_Q_23.QD[0] (Q_FRAG)                                                                                         0.000    62.344
data arrival time                                                                                                              62.344

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
count_dff_Q_23.QCK[0] (Q_FRAG)                                                                                       14.041    14.041
clock uncertainty                                                                                                     0.000    14.041
cell setup time                                                                                                       0.105    14.147
data required time                                                                                                             14.147
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             14.147
data arrival time                                                                                                             -62.344
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -48.198


#Path 32
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                   14.044    14.044
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701    15.746
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                              3.837    19.583
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                               1.462    21.045
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                        2.564    23.609
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                         1.533    25.142
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                  2.383    27.525
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.549    29.075
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                            4.400    33.475
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.251    34.726
LCD_E_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                      2.400    37.126
LCD_E_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                       1.305    38.431
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       4.511    42.942
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.251    44.193
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        4.791    48.984
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    49.979
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   3.284    53.263
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    54.259
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_1.c_frag.TBS[0] (C_FRAG)                                             3.666    57.925
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_1.c_frag.CZ[0] (C_FRAG)                                              0.996    58.921
i_dff_Q_6.QD[0] (Q_FRAG)                                                                                                          0.000    58.921
data arrival time                                                                                                                          58.921

clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
i_dff_Q_6.QCK[0] (Q_FRAG)                                                                                                        11.173    11.173
clock uncertainty                                                                                                                 0.000    11.173
cell setup time                                                                                                                   0.105    11.278
data required time                                                                                                                         11.278
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         11.278
data arrival time                                                                                                                         -58.921
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -47.642


#Path 33
Startpoint: i_dff_Q_16.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_26.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
i_dff_Q_16.QCK[0] (Q_FRAG)                                                                                            15.805    15.805
i_dff_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701    17.507
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                        3.270    20.777
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.406    22.183
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                  2.939    25.122
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.533    26.655
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                            2.383    29.039
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.549    30.588
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                      3.735    34.323
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                       1.305    35.629
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                     4.008    39.637
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                      1.305    40.942
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                           3.197    44.139
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.406    45.545
LCD_RS_dffe_Q_D_LUT3_O_I2_LUT3_I2.t_frag.XSL[0] (T_FRAG)                                                               5.263    50.808
LCD_RS_dffe_Q_D_LUT3_O_I2_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                                1.462    52.270
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                       5.030    57.300
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.406    58.706
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23.t_frag.XAB[0] (T_FRAG)                                 2.400    61.106
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23.t_frag.XZ[0] (T_FRAG)                                  1.305    62.411
i_dff_Q_26.QD[0] (Q_FRAG)                                                                                              0.000    62.411
data arrival time                                                                                                               62.411

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
i_dff_Q_26.QCK[0] (Q_FRAG)                                                                                            14.884    14.884
clock uncertainty                                                                                                      0.000    14.884
cell setup time                                                                                                        0.105    14.990
data required time                                                                                                              14.990
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              14.990
data arrival time                                                                                                              -62.411
--------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                               -47.421


#Path 34
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_1.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                   14.044    14.044
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701    15.746
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                              3.837    19.583
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                               1.462    21.045
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                        2.564    23.609
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                         1.533    25.142
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                  2.383    27.525
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.549    29.075
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                            4.400    33.475
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.251    34.726
LCD_E_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                      2.400    37.126
LCD_E_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                       1.305    38.431
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       4.511    42.942
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.251    44.193
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        4.791    48.984
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    49.979
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     3.712    53.691
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    54.687
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_1.t_frag.XSL[0] (T_FRAG)                                             3.300    57.987
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                              1.462    59.449
i_dff_Q_1.QD[0] (Q_FRAG)                                                                                                          0.000    59.449
data arrival time                                                                                                                          59.449

clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
i_dff_Q_1.QCK[0] (Q_FRAG)                                                                                                        12.161    12.161
clock uncertainty                                                                                                                 0.000    12.161
cell setup time                                                                                                                   0.105    12.267
data required time                                                                                                                         12.267
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         12.267
data arrival time                                                                                                                         -59.449
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -47.182


#Path 35
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                   14.044    14.044
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701    15.746
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                              3.837    19.583
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                               1.462    21.045
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                        2.564    23.609
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                         1.533    25.142
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                  2.383    27.525
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.549    29.075
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                            4.400    33.475
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.251    34.726
LCD_E_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                      2.400    37.126
LCD_E_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                       1.305    38.431
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       4.511    42.942
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.251    44.193
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        4.791    48.984
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    49.979
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   4.091    54.071
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.251    55.322
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2.t_frag.XSL[0] (T_FRAG)                                             2.551    57.873
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                              1.462    59.335
i_dff_Q_2.QD[0] (Q_FRAG)                                                                                                          0.000    59.335
data arrival time                                                                                                                          59.335

clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
i_dff_Q_2.QCK[0] (Q_FRAG)                                                                                                        12.189    12.189
clock uncertainty                                                                                                                 0.000    12.189
cell setup time                                                                                                                   0.105    12.294
data required time                                                                                                                         12.294
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         12.294
data arrival time                                                                                                                         -59.335
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -47.041


#Path 36
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                   14.044    14.044
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701    15.746
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                              3.837    19.583
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                               1.462    21.045
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                        2.564    23.609
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                         1.533    25.142
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                  2.383    27.525
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.549    29.075
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                            4.400    33.475
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.251    34.726
LCD_E_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                      2.400    37.126
LCD_E_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                       1.305    38.431
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       4.511    42.942
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.251    44.193
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        4.791    48.984
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    49.979
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   3.245    53.224
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305    54.529
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6.t_frag.XSL[0] (T_FRAG)                                             4.007    58.537
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                                              1.462    59.999
i_dff_Q_8.QD[0] (Q_FRAG)                                                                                                          0.000    59.999
data arrival time                                                                                                                          59.999

clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
i_dff_Q_8.QCK[0] (Q_FRAG)                                                                                                        13.022    13.022
clock uncertainty                                                                                                                 0.000    13.022
cell setup time                                                                                                                   0.105    13.127
data required time                                                                                                                         13.127
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         13.127
data arrival time                                                                                                                         -59.999
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -46.872


#Path 37
Startpoint: i_dff_Q_16.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_30.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_16.QCK[0] (Q_FRAG)                                                                                           15.805    15.805
i_dff_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701    17.507
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.270    20.777
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    22.183
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 2.939    25.122
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    26.655
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           2.383    29.039
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549    30.588
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     3.735    34.323
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    35.629
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    4.008    39.637
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305    40.942
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          3.197    44.139
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.406    45.545
LCD_RS_dffe_Q_D_LUT3_O_I2_LUT3_I2.t_frag.XSL[0] (T_FRAG)                                                              5.263    50.808
LCD_RS_dffe_Q_D_LUT3_O_I2_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                               1.462    52.270
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                                                      4.014    56.284
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                       1.406    57.690
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                            2.330    60.021
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                             1.605    61.626
i_dff_Q_30.QD[0] (Q_FRAG)                                                                                             0.000    61.626
data arrival time                                                                                                              61.626

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_30.QCK[0] (Q_FRAG)                                                                                           14.905    14.905
clock uncertainty                                                                                                     0.000    14.905
cell setup time                                                                                                       0.105    15.010
data required time                                                                                                             15.010
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             15.010
data arrival time                                                                                                             -61.626
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -46.616


#Path 38
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                   14.044    14.044
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701    15.746
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                              3.837    19.583
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                               1.462    21.045
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                        2.564    23.609
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                         1.533    25.142
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                  2.383    27.525
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.549    29.075
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                            4.400    33.475
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.251    34.726
LCD_E_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                      2.400    37.126
LCD_E_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                       1.305    38.431
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       4.511    42.942
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.251    44.193
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        4.791    48.984
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    49.979
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   3.284    53.263
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    54.259
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5.t_frag.XSL[0] (T_FRAG)                                             2.965    57.224
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                                              1.462    58.686
i_dff_Q_7.QD[0] (Q_FRAG)                                                                                                          0.000    58.686
data arrival time                                                                                                                          58.686

clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
i_dff_Q_7.QCK[0] (Q_FRAG)                                                                                                        12.006    12.006
clock uncertainty                                                                                                                 0.000    12.006
cell setup time                                                                                                                   0.105    12.111
data required time                                                                                                                         12.111
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         12.111
data arrival time                                                                                                                         -58.686
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -46.575


#Path 39
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                   14.044    14.044
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701    15.746
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                              3.837    19.583
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                               1.462    21.045
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                        2.564    23.609
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                         1.533    25.142
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                  2.383    27.525
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.549    29.075
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                            4.400    33.475
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.251    34.726
LCD_E_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                      2.400    37.126
LCD_E_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                       1.305    38.431
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       4.511    42.942
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.251    44.193
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        4.791    48.984
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    49.979
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                   4.084    54.063
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.251    55.315
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8.t_frag.XSL[0] (T_FRAG)                                             3.608    58.923
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8.t_frag.XZ[0] (T_FRAG)                                              1.462    60.385
i_dff_Q_10.QD[0] (Q_FRAG)                                                                                                         0.000    60.385
data arrival time                                                                                                                          60.385

clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
i_dff_Q_10.QCK[0] (Q_FRAG)                                                                                                       13.726    13.726
clock uncertainty                                                                                                                 0.000    13.726
cell setup time                                                                                                                   0.105    13.832
data required time                                                                                                                         13.832
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         13.832
data arrival time                                                                                                                         -60.385
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -46.553


#Path 40
Startpoint: i_dff_Q_16.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_29.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
i_dff_Q_16.QCK[0] (Q_FRAG)                                                                                            15.805    15.805
i_dff_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701    17.507
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                        3.270    20.777
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.406    22.183
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                  2.939    25.122
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.533    26.655
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                            2.383    29.039
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.549    30.588
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                      3.735    34.323
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                       1.305    35.629
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                     4.008    39.637
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                      1.305    40.942
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                           3.197    44.139
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.406    45.545
LCD_RS_dffe_Q_D_LUT3_O_I2_LUT3_I2.t_frag.XSL[0] (T_FRAG)                                                               5.263    50.808
LCD_RS_dffe_Q_D_LUT3_O_I2_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                                1.462    52.270
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                       3.430    55.700
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.406    57.106
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26.t_frag.XA2[0] (T_FRAG)                                 2.342    59.448
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26.t_frag.XZ[0] (T_FRAG)                                  1.605    61.053
i_dff_Q_29.QD[0] (Q_FRAG)                                                                                              0.000    61.053
data arrival time                                                                                                               61.053

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
i_dff_Q_29.QCK[0] (Q_FRAG)                                                                                            14.833    14.833
clock uncertainty                                                                                                      0.000    14.833
cell setup time                                                                                                        0.105    14.938
data required time                                                                                                              14.938
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              14.938
data arrival time                                                                                                              -61.053
--------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                               -46.115


#Path 41
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                   14.044    14.044
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701    15.746
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                              3.837    19.583
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                               1.462    21.045
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                        2.564    23.609
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                         1.533    25.142
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                  2.383    27.525
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.549    29.075
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                            4.400    33.475
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.251    34.726
LCD_E_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                      2.400    37.126
LCD_E_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                       1.305    38.431
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       4.511    42.942
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.251    44.193
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        4.791    48.984
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    49.979
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                   4.084    54.063
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.251    55.315
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_7.t_frag.XSL[0] (T_FRAG)                                             2.486    57.801
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_7.t_frag.XZ[0] (T_FRAG)                                              1.462    59.263
i_dff_Q_9.QD[0] (Q_FRAG)                                                                                                          0.000    59.263
data arrival time                                                                                                                          59.263

clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
i_dff_Q_9.QCK[0] (Q_FRAG)                                                                                                        13.049    13.049
clock uncertainty                                                                                                                 0.000    13.049
cell setup time                                                                                                                   0.105    13.155
data required time                                                                                                                         13.155
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         13.155
data arrival time                                                                                                                         -59.263
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -46.108


#Path 42
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                       0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                             14.044    14.044
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                             1.701    15.746
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                        3.837    19.583
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                         1.462    21.045
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                  2.564    23.609
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.533    25.142
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                            2.383    27.525
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.549    29.075
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                      4.400    33.475
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                       1.251    34.726
LCD_E_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                                2.400    37.126
LCD_E_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                                 1.305    38.431
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 4.511    42.942
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.251    44.193
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       3.104    47.297
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    48.549
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                            4.034    52.583
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                             1.251    53.834
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20.t_frag.XSL[0] (T_FRAG)                                                      3.708    57.541
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20.t_frag.XZ[0] (T_FRAG)                                                       1.462    59.003
i_dff_Q_23.QD[0] (Q_FRAG)                                                                                                                   0.000    59.003
data arrival time                                                                                                                                    59.003

clock clk (rise edge)                                                                                                                       0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
i_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                                 12.967    12.967
clock uncertainty                                                                                                                           0.000    12.967
cell setup time                                                                                                                             0.105    13.072
data required time                                                                                                                                   13.072
-----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   13.072
data arrival time                                                                                                                                   -59.003
-----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -45.931


#Path 43
Startpoint: i_dff_Q_16.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_31.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
i_dff_Q_16.QCK[0] (Q_FRAG)                                                                                            15.805    15.805
i_dff_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701    17.507
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                        3.270    20.777
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.406    22.183
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                  2.939    25.122
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.533    26.655
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                            2.383    29.039
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.549    30.588
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                      3.735    34.323
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                       1.305    35.629
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                     4.008    39.637
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                      1.305    40.942
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                           3.197    44.139
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.406    45.545
LCD_RS_dffe_Q_D_LUT3_O_I2_LUT3_I2.t_frag.XSL[0] (T_FRAG)                                                               5.263    50.808
LCD_RS_dffe_Q_D_LUT3_O_I2_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                                1.462    52.270
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.790    55.060
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    56.311
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27.t_frag.XAB[0] (T_FRAG)                                 2.483    58.795
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27.t_frag.XZ[0] (T_FRAG)                                  1.305    60.100
i_dff_Q_31.QD[0] (Q_FRAG)                                                                                              0.000    60.100
data arrival time                                                                                                               60.100

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
i_dff_Q_31.QCK[0] (Q_FRAG)                                                                                            14.072    14.072
clock uncertainty                                                                                                      0.000    14.072
cell setup time                                                                                                        0.105    14.177
data required time                                                                                                              14.177
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              14.177
data arrival time                                                                                                              -60.100
--------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                               -45.923


#Path 44
Startpoint: i_dff_Q_16.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_28.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
i_dff_Q_16.QCK[0] (Q_FRAG)                                                                                            15.805    15.805
i_dff_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701    17.507
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                        3.270    20.777
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.406    22.183
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                  2.939    25.122
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.533    26.655
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                            2.383    29.039
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.549    30.588
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                      3.735    34.323
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                       1.305    35.629
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                     4.008    39.637
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                      1.305    40.942
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                           3.197    44.139
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.406    45.545
LCD_RS_dffe_Q_D_LUT3_O_I2_LUT3_I2.t_frag.XSL[0] (T_FRAG)                                                               5.263    50.808
LCD_RS_dffe_Q_D_LUT3_O_I2_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                                1.462    52.270
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                       3.624    55.894
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.406    57.300
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25.t_frag.XB2[0] (T_FRAG)                                 2.438    59.739
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25.t_frag.XZ[0] (T_FRAG)                                  1.552    61.291
i_dff_Q_28.QD[0] (Q_FRAG)                                                                                              0.000    61.291
data arrival time                                                                                                               61.291

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
i_dff_Q_28.QCK[0] (Q_FRAG)                                                                                            15.753    15.753
clock uncertainty                                                                                                      0.000    15.753
cell setup time                                                                                                        0.105    15.858
data required time                                                                                                              15.858
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              15.858
data arrival time                                                                                                              -61.291
--------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                               -45.433


#Path 45
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                       0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                             14.044    14.044
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                             1.701    15.746
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                        3.837    19.583
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                         1.462    21.045
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                  2.564    23.609
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.533    25.142
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                            2.383    27.525
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.549    29.075
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                      4.400    33.475
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                       1.251    34.726
LCD_E_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                                2.400    37.126
LCD_E_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                                 1.305    38.431
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 4.511    42.942
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.251    44.193
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       3.104    47.297
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    48.549
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             5.542    54.091
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.251    55.342
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2.c_frag.TBS[0] (C_FRAG)                                                       3.592    58.934
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2.c_frag.CZ[0] (C_FRAG)                                                        0.996    59.929
i_dff_Q_12.QD[0] (Q_FRAG)                                                                                                                   0.000    59.929
data arrival time                                                                                                                                    59.929

clock clk (rise edge)                                                                                                                       0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
i_dff_Q_12.QCK[0] (Q_FRAG)                                                                                                                 14.902    14.902
clock uncertainty                                                                                                                           0.000    14.902
cell setup time                                                                                                                             0.105    15.007
data required time                                                                                                                                   15.007
-----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   15.007
data arrival time                                                                                                                                   -59.929
-----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -44.922


#Path 46
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                   14.044    14.044
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701    15.746
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                              3.837    19.583
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                               1.462    21.045
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                        2.564    23.609
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                         1.533    25.142
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                  2.383    27.525
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.549    29.075
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                            4.400    33.475
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.251    34.726
LCD_E_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                      2.400    37.126
LCD_E_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                       1.305    38.431
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       4.511    42.942
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.251    44.193
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        4.791    48.984
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    49.979
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_3_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                   2.833    52.812
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_3_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.251    54.064
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_3.t_frag.XSL[0] (T_FRAG)                                             2.486    56.550
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                                              1.462    58.012
i_dff_Q_3.QD[0] (Q_FRAG)                                                                                                          0.000    58.012
data arrival time                                                                                                                          58.012

clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
i_dff_Q_3.QCK[0] (Q_FRAG)                                                                                                        13.005    13.005
clock uncertainty                                                                                                                 0.000    13.005
cell setup time                                                                                                                   0.105    13.110
data required time                                                                                                                         13.110
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         13.110
data arrival time                                                                                                                         -58.012
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -44.902


#Path 47
Startpoint: i_dff_Q_30.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : DATA_dffe_Q_1.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                         0.000     0.000
i_dff_Q_30.QCK[0] (Q_FRAG)                                                                      14.905    14.905
i_dff_Q_30.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    16.606
DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 4.276    20.882
DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305    22.187
DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                4.090    26.278
DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.462    27.740
DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_I0.t_frag.XA1[0] (T_FRAG)                               2.435    30.175
DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                1.533    31.708
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.984    34.692
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.406    36.098
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 2.483    38.582
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305    39.887
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           4.711    44.598
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.251    45.849
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          3.219    49.068
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.462    50.530
DATA_dffe_Q_D_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                            3.157    53.688
DATA_dffe_Q_D_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.406    55.094
DATA_dffe_Q_D_mux4x0_Q.t_frag.XAB[0] (T_FRAG)                                                    4.154    59.248
DATA_dffe_Q_D_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                                     1.305    60.553
DATA_dffe_Q_1.QD[0] (Q_FRAG)                                                                     0.000    60.553
data arrival time                                                                                         60.553

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                         0.000     0.000
DATA_dffe_Q_1.QCK[0] (Q_FRAG)                                                                   15.745    15.745
clock uncertainty                                                                                0.000    15.745
cell setup time                                                                                  0.105    15.850
data required time                                                                                        15.850
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        15.850
data arrival time                                                                                        -60.553
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -44.702


#Path 48
Startpoint: i_dff_Q_16.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : LCD_E_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_16.QCK[0] (Q_FRAG)                                                                                           15.805    15.805
i_dff_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701    17.507
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.270    20.777
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    22.183
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 2.939    25.122
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    26.655
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           2.383    29.039
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549    30.588
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     3.735    34.323
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    35.629
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    4.008    39.637
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305    40.942
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          3.197    44.139
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.406    45.545
DATA_dffe_Q_EN_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                          3.519    49.064
DATA_dffe_Q_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                           1.462    50.526
LCD_E_dffe_Q.QEN[0] (Q_FRAG)                                                                                          6.578    57.104
data arrival time                                                                                                              57.104

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
LCD_E_dffe_Q.QCK[0] (Q_FRAG)                                                                                         13.068    13.068
clock uncertainty                                                                                                     0.000    13.068
cell setup time                                                                                                      -0.591    12.478
data required time                                                                                                             12.478
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             12.478
data arrival time                                                                                                             -57.104
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -44.626


#Path 49
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                       0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                             14.044    14.044
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                             1.701    15.746
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                        3.837    19.583
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                         1.462    21.045
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                  2.564    23.609
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.533    25.142
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                            2.383    27.525
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.549    29.075
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                      4.400    33.475
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                       1.251    34.726
LCD_E_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                                2.400    37.126
LCD_E_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                                 1.305    38.431
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 4.511    42.942
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.251    44.193
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       3.104    47.297
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    48.549
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             5.542    54.091
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.251    55.342
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_10.t_frag.XSL[0] (T_FRAG)                                                      2.486    57.828
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_10.t_frag.XZ[0] (T_FRAG)                                                       1.462    59.290
i_dff_Q_13.QD[0] (Q_FRAG)                                                                                                                   0.000    59.290
data arrival time                                                                                                                                    59.290

clock clk (rise edge)                                                                                                                       0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
i_dff_Q_13.QCK[0] (Q_FRAG)                                                                                                                 14.945    14.945
clock uncertainty                                                                                                                           0.000    14.945
cell setup time                                                                                                                             0.105    15.050
data required time                                                                                                                                   15.050
-----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   15.050
data arrival time                                                                                                                                   -59.290
-----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -44.240


#Path 50
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                       0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                             14.044    14.044
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                             1.701    15.746
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                        3.837    19.583
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                         1.462    21.045
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                  2.564    23.609
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.533    25.142
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                            2.383    27.525
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.549    29.075
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                      4.400    33.475
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                       1.251    34.726
LCD_E_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                                2.400    37.126
LCD_E_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                                 1.305    38.431
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 4.511    42.942
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.251    44.193
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       3.104    47.297
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    48.549
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                            3.238    51.786
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                             1.251    53.038
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11.t_frag.XSL[0] (T_FRAG)                                                      2.486    55.524
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11.t_frag.XZ[0] (T_FRAG)                                                       1.462    56.986
i_dff_Q_14.QD[0] (Q_FRAG)                                                                                                                   0.000    56.986
data arrival time                                                                                                                                    56.986

clock clk (rise edge)                                                                                                                       0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
i_dff_Q_14.QCK[0] (Q_FRAG)                                                                                                                 12.929    12.929
clock uncertainty                                                                                                                           0.000    12.929
cell setup time                                                                                                                             0.105    13.034
data required time                                                                                                                                   13.034
-----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   13.034
data arrival time                                                                                                                                   -56.986
-----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -43.952


#Path 51
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                       0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                             14.044    14.044
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                             1.701    15.746
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                        3.837    19.583
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                         1.462    21.045
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                  2.564    23.609
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.533    25.142
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                            2.383    27.525
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.549    29.075
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                      4.400    33.475
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                       1.251    34.726
LCD_E_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                                2.400    37.126
LCD_E_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                                 1.305    38.431
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 4.511    42.942
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.251    44.193
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       3.104    47.297
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    48.549
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                            4.034    52.583
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                             1.251    53.834
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_19.t_frag.XSL[0] (T_FRAG)                                                      2.486    56.320
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_19.t_frag.XZ[0] (T_FRAG)                                                       1.462    57.782
i_dff_Q_22.QD[0] (Q_FRAG)                                                                                                                   0.000    57.782
data arrival time                                                                                                                                    57.782

clock clk (rise edge)                                                                                                                       0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
i_dff_Q_22.QCK[0] (Q_FRAG)                                                                                                                 13.831    13.831
clock uncertainty                                                                                                                           0.000    13.831
cell setup time                                                                                                                             0.105    13.937
data required time                                                                                                                                   13.937
-----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   13.937
data arrival time                                                                                                                                   -57.782
-----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -43.845


#Path 52
Startpoint: i_dff_Q_16.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : LCD_RS_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_16.QCK[0] (Q_FRAG)                                                                                           15.805    15.805
i_dff_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701    17.507
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.270    20.777
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    22.183
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 2.939    25.122
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    26.655
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           2.383    29.039
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549    30.588
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     3.735    34.323
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    35.629
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    4.008    39.637
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305    40.942
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          3.197    44.139
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.406    45.545
DATA_dffe_Q_EN_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                          3.519    49.064
DATA_dffe_Q_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                           1.462    50.526
LCD_RS_dffe_Q.QEN[0] (Q_FRAG)                                                                                         5.339    55.865
data arrival time                                                                                                              55.865

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
LCD_RS_dffe_Q.QCK[0] (Q_FRAG)                                                                                        12.902    12.902
clock uncertainty                                                                                                     0.000    12.902
cell setup time                                                                                                      -0.591    12.311
data required time                                                                                                             12.311
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             12.311
data arrival time                                                                                                             -55.865
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -43.554


#Path 53
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                       0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                             14.044    14.044
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                             1.701    15.746
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                        3.837    19.583
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                         1.462    21.045
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                  2.564    23.609
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.533    25.142
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                            2.383    27.525
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.549    29.075
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                      4.400    33.475
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                       1.251    34.726
LCD_E_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                                2.400    37.126
LCD_E_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                                 1.305    38.431
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 4.511    42.942
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.251    44.193
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       3.104    47.297
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    48.549
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            4.632    53.180
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.251    54.432
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16.t_frag.XSL[0] (T_FRAG)                                                      2.486    56.918
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16.t_frag.XZ[0] (T_FRAG)                                                       1.462    58.380
i_dff_Q_19.QD[0] (Q_FRAG)                                                                                                                   0.000    58.380
data arrival time                                                                                                                                    58.380

clock clk (rise edge)                                                                                                                       0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
i_dff_Q_19.QCK[0] (Q_FRAG)                                                                                                                 14.897    14.897
clock uncertainty                                                                                                                           0.000    14.897
cell setup time                                                                                                                             0.105    15.002
data required time                                                                                                                                   15.002
-----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   15.002
data arrival time                                                                                                                                   -58.380
-----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -43.378


#Path 54
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                       0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                             14.044    14.044
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                             1.701    15.746
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                        3.837    19.583
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                         1.462    21.045
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                  2.564    23.609
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.533    25.142
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                            2.383    27.525
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.549    29.075
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                      4.400    33.475
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                       1.251    34.726
LCD_E_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                                2.400    37.126
LCD_E_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                                 1.305    38.431
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 4.511    42.942
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.251    44.193
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       3.104    47.297
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    48.549
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                            5.478    54.026
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                             1.251    55.278
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17.t_frag.XSL[0] (T_FRAG)                                                      2.486    57.764
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17.t_frag.XZ[0] (T_FRAG)                                                       1.462    59.226
i_dff_Q_20.QD[0] (Q_FRAG)                                                                                                                   0.000    59.226
data arrival time                                                                                                                                    59.226

clock clk (rise edge)                                                                                                                       0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
i_dff_Q_20.QCK[0] (Q_FRAG)                                                                                                                 15.785    15.785
clock uncertainty                                                                                                                           0.000    15.785
cell setup time                                                                                                                             0.105    15.890
data required time                                                                                                                                   15.890
-----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   15.890
data arrival time                                                                                                                                   -59.226
-----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -43.336


#Path 55
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                       0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                             14.044    14.044
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                             1.701    15.746
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                        3.837    19.583
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                         1.462    21.045
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                  2.564    23.609
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.533    25.142
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                            2.383    27.525
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.549    29.075
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                      4.400    33.475
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                       1.251    34.726
LCD_E_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                                2.400    37.126
LCD_E_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                                 1.305    38.431
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 4.511    42.942
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.251    44.193
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       3.104    47.297
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    48.549
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            4.652    53.201
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305    54.506
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14.t_frag.XSL[0] (T_FRAG)                                                      3.938    58.444
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14.t_frag.XZ[0] (T_FRAG)                                                       1.462    59.906
i_dff_Q_17.QD[0] (Q_FRAG)                                                                                                                   0.000    59.906
data arrival time                                                                                                                                    59.906

clock clk (rise edge)                                                                                                                       0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
i_dff_Q_17.QCK[0] (Q_FRAG)                                                                                                                 16.622    16.622
clock uncertainty                                                                                                                           0.000    16.622
cell setup time                                                                                                                             0.105    16.728
data required time                                                                                                                                   16.728
-----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   16.728
data arrival time                                                                                                                                   -59.906
-----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -43.178


#Path 56
Startpoint: i_dff_Q_30.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : DATA_dffe_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                         0.000     0.000
i_dff_Q_30.QCK[0] (Q_FRAG)                                                                      14.905    14.905
i_dff_Q_30.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    16.606
DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 4.276    20.882
DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305    22.187
DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                4.090    26.278
DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.462    27.740
DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_I0.t_frag.XA1[0] (T_FRAG)                               2.435    30.175
DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                1.533    31.708
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.984    34.692
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.406    36.098
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 2.483    38.582
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305    39.887
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           4.711    44.598
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.251    45.849
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          3.219    49.068
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.462    50.530
DATA_dffe_Q_D_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                            3.157    53.688
DATA_dffe_Q_D_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.406    55.094
DATA_dffe_Q_D_mux4x0_Q_1.t_frag.XAB[0] (T_FRAG)                                                  3.295    58.388
DATA_dffe_Q_D_mux4x0_Q_1.t_frag.XZ[0] (T_FRAG)                                                   1.305    59.693
DATA_dffe_Q_3.QD[0] (Q_FRAG)                                                                     0.000    59.693
data arrival time                                                                                         59.693

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                         0.000     0.000
DATA_dffe_Q_3.QCK[0] (Q_FRAG)                                                                   16.610    16.610
clock uncertainty                                                                                0.000    16.610
cell setup time                                                                                  0.105    16.715
data required time                                                                                        16.715
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        16.715
data arrival time                                                                                        -59.693
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -42.978


#Path 57
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                       0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                             14.044    14.044
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                             1.701    15.746
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                        3.837    19.583
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                         1.462    21.045
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                  2.564    23.609
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.533    25.142
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                            2.383    27.525
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.549    29.075
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                      4.400    33.475
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                       1.251    34.726
LCD_E_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                                2.400    37.126
LCD_E_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                                 1.305    38.431
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 4.511    42.942
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.251    44.193
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       3.104    47.297
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    48.549
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                            4.187    52.736
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                             1.251    53.987
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15.t_frag.XSL[0] (T_FRAG)                                                      2.486    56.474
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15.t_frag.XZ[0] (T_FRAG)                                                       1.462    57.936
i_dff_Q_18.QD[0] (Q_FRAG)                                                                                                                   0.000    57.936
data arrival time                                                                                                                                    57.936

clock clk (rise edge)                                                                                                                       0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
i_dff_Q_18.QCK[0] (Q_FRAG)                                                                                                                 14.856    14.856
clock uncertainty                                                                                                                           0.000    14.856
cell setup time                                                                                                                             0.105    14.961
data required time                                                                                                                                   14.961
-----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   14.961
data arrival time                                                                                                                                   -57.936
-----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -42.974


#Path 58
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                       0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                             14.044    14.044
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                             1.701    15.746
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                        3.837    19.583
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                         1.462    21.045
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                  2.564    23.609
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.533    25.142
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                            2.383    27.525
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.549    29.075
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                      4.400    33.475
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                       1.251    34.726
LCD_E_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                                2.400    37.126
LCD_E_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                                 1.305    38.431
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 4.511    42.942
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.251    44.193
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       3.104    47.297
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    48.549
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                            4.692    53.240
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                             1.251    54.491
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13.t_frag.XSL[0] (T_FRAG)                                                      2.486    56.978
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13.t_frag.XZ[0] (T_FRAG)                                                       1.462    58.440
i_dff_Q_16.QD[0] (Q_FRAG)                                                                                                                   0.000    58.440
data arrival time                                                                                                                                    58.440

clock clk (rise edge)                                                                                                                       0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
i_dff_Q_16.QCK[0] (Q_FRAG)                                                                                                                 15.805    15.805
clock uncertainty                                                                                                                           0.000    15.805
cell setup time                                                                                                                             0.105    15.911
data required time                                                                                                                                   15.911
-----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   15.911
data arrival time                                                                                                                                   -58.440
-----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -42.529


#Path 59
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                   14.044    14.044
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701    15.746
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                              3.837    19.583
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                               1.462    21.045
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                        2.564    23.609
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                         1.533    25.142
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                  2.383    27.525
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.549    29.075
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                            4.400    33.475
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.251    34.726
LCD_E_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                      2.400    37.126
LCD_E_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                       1.305    38.431
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       4.511    42.942
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.251    44.193
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        4.791    48.984
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    49.979
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_9.t_frag.XSL[0] (T_FRAG)                                             3.978    53.957
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_9.t_frag.XZ[0] (T_FRAG)                                              1.462    55.419
i_dff_Q_11.QD[0] (Q_FRAG)                                                                                                         0.000    55.419
data arrival time                                                                                                                          55.419

clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
i_dff_Q_11.QCK[0] (Q_FRAG)                                                                                                       12.893    12.893
clock uncertainty                                                                                                                 0.000    12.893
cell setup time                                                                                                                   0.105    12.999
data required time                                                                                                                         12.999
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         12.999
data arrival time                                                                                                                         -55.419
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -42.421


#Path 60
Startpoint: i_dff_Q_30.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : DATA_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                         0.000     0.000
i_dff_Q_30.QCK[0] (Q_FRAG)                                                                      14.905    14.905
i_dff_Q_30.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    16.606
DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 4.276    20.882
DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305    22.187
DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                4.090    26.278
DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.462    27.740
DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_I0.t_frag.XA1[0] (T_FRAG)                               2.435    30.175
DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                1.533    31.708
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.984    34.692
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.406    36.098
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 2.483    38.582
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305    39.887
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           4.711    44.598
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.251    45.849
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          3.219    49.068
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.462    50.530
DATA_dffe_Q_D_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                            3.157    53.688
DATA_dffe_Q_D_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.406    55.094
DATA_dffe_Q_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                      2.400    57.494
DATA_dffe_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                       1.305    58.799
DATA_dffe_Q.QD[0] (Q_FRAG)                                                                       0.000    58.799
data arrival time                                                                                         58.799

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                         0.000     0.000
DATA_dffe_Q.QCK[0] (Q_FRAG)                                                                     16.443    16.443
clock uncertainty                                                                                0.000    16.443
cell setup time                                                                                  0.105    16.549
data required time                                                                                        16.549
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        16.549
data arrival time                                                                                        -58.799
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -42.250


#Path 61
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                       0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                             14.044    14.044
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                             1.701    15.746
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                        3.837    19.583
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                         1.462    21.045
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                  2.564    23.609
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.533    25.142
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                            2.383    27.525
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.549    29.075
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                      4.400    33.475
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                       1.251    34.726
LCD_E_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                                2.400    37.126
LCD_E_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                                 1.305    38.431
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 4.511    42.942
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.251    44.193
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       3.104    47.297
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    48.549
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            2.904    51.453
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.251    52.704
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18.t_frag.XSL[0] (T_FRAG)                                                      2.486    55.190
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18.t_frag.XZ[0] (T_FRAG)                                                       1.462    56.652
i_dff_Q_21.QD[0] (Q_FRAG)                                                                                                                   0.000    56.652
data arrival time                                                                                                                                    56.652

clock clk (rise edge)                                                                                                                       0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
i_dff_Q_21.QCK[0] (Q_FRAG)                                                                                                                 14.768    14.768
clock uncertainty                                                                                                                           0.000    14.768
cell setup time                                                                                                                             0.105    14.873
data required time                                                                                                                                   14.873
-----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   14.873
data arrival time                                                                                                                                   -56.652
-----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -41.779


#Path 62
Startpoint: i_dff_Q_16.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : DATA_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_16.QCK[0] (Q_FRAG)                                                                                           15.805    15.805
i_dff_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701    17.507
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.270    20.777
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    22.183
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 2.939    25.122
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    26.655
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           2.383    29.039
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549    30.588
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     3.735    34.323
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    35.629
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    4.008    39.637
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305    40.942
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          3.197    44.139
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.406    45.545
DATA_dffe_Q_EN_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                          3.519    49.064
DATA_dffe_Q_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                           1.462    50.526
DATA_dffe_Q.QEN[0] (Q_FRAG)                                                                                           6.772    57.298
data arrival time                                                                                                              57.298

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
DATA_dffe_Q.QCK[0] (Q_FRAG)                                                                                          16.443    16.443
clock uncertainty                                                                                                     0.000    16.443
cell setup time                                                                                                      -0.591    15.852
data required time                                                                                                             15.852
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             15.852
data arrival time                                                                                                             -57.298
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -41.445


#Path 63
Startpoint: i_dff_Q_16.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : DATA_dffe_Q_1.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_16.QCK[0] (Q_FRAG)                                                                                           15.805    15.805
i_dff_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701    17.507
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.270    20.777
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    22.183
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 2.939    25.122
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    26.655
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           2.383    29.039
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549    30.588
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     3.735    34.323
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    35.629
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    4.008    39.637
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305    40.942
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          3.197    44.139
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.406    45.545
DATA_dffe_Q_EN_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                          3.519    49.064
DATA_dffe_Q_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                           1.462    50.526
DATA_dffe_Q_1.QEN[0] (Q_FRAG)                                                                                         5.420    55.946
data arrival time                                                                                                              55.946

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
DATA_dffe_Q_1.QCK[0] (Q_FRAG)                                                                                        15.745    15.745
clock uncertainty                                                                                                     0.000    15.745
cell setup time                                                                                                      -0.591    15.154
data required time                                                                                                             15.154
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             15.154
data arrival time                                                                                                             -55.946
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -40.792


#Path 64
Startpoint: i_dff_Q_16.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : DATA_dffe_Q_2.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_16.QCK[0] (Q_FRAG)                                                                                           15.805    15.805
i_dff_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701    17.507
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.270    20.777
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    22.183
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 2.939    25.122
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    26.655
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           2.383    29.039
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549    30.588
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     3.735    34.323
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    35.629
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    4.008    39.637
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305    40.942
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          3.197    44.139
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.406    45.545
DATA_dffe_Q_EN_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                          3.519    49.064
DATA_dffe_Q_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                           1.462    50.526
DATA_dffe_Q_2.QEN[0] (Q_FRAG)                                                                                         6.231    56.757
data arrival time                                                                                                              56.757

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
DATA_dffe_Q_2.QCK[0] (Q_FRAG)                                                                                        16.605    16.605
clock uncertainty                                                                                                     0.000    16.605
cell setup time                                                                                                      -0.591    16.014
data required time                                                                                                             16.014
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             16.014
data arrival time                                                                                                             -56.757
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -40.743


#Path 65
Startpoint: i_dff_Q_16.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : DATA_dffe_Q_3.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_16.QCK[0] (Q_FRAG)                                                                                           15.805    15.805
i_dff_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701    17.507
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.270    20.777
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    22.183
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 2.939    25.122
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    26.655
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           2.383    29.039
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549    30.588
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     3.735    34.323
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    35.629
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    4.008    39.637
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305    40.942
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          3.197    44.139
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.406    45.545
DATA_dffe_Q_EN_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                          3.519    49.064
DATA_dffe_Q_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                           1.462    50.526
DATA_dffe_Q_3.QEN[0] (Q_FRAG)                                                                                         5.924    56.449
data arrival time                                                                                                              56.449

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
DATA_dffe_Q_3.QCK[0] (Q_FRAG)                                                                                        16.610    16.610
clock uncertainty                                                                                                     0.000    16.610
cell setup time                                                                                                      -0.591    16.019
data required time                                                                                                             16.019
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             16.019
data arrival time                                                                                                             -56.449
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -40.431


#Path 66
Startpoint: i_dff_Q_16.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_25.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_16.QCK[0] (Q_FRAG)                                                                                           15.805    15.805
i_dff_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701    17.507
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.270    20.777
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    22.183
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 2.939    25.122
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    26.655
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           2.383    29.039
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549    30.588
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     3.735    34.323
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    35.629
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    4.008    39.637
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305    40.942
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          3.197    44.139
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.406    45.545
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_22.t_frag.XAB[0] (T_FRAG)                                7.176    52.721
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_22.t_frag.XZ[0] (T_FRAG)                                 1.305    54.026
i_dff_Q_25.QD[0] (Q_FRAG)                                                                                             0.000    54.026
data arrival time                                                                                                              54.026

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_25.QCK[0] (Q_FRAG)                                                                                           13.997    13.997
clock uncertainty                                                                                                     0.000    13.997
cell setup time                                                                                                       0.105    14.102
data required time                                                                                                             14.102
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             14.102
data arrival time                                                                                                             -54.026
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -39.924


#Path 67
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_24.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                       0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                             14.044    14.044
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                             1.701    15.746
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                        3.837    19.583
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                         1.462    21.045
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                  2.564    23.609
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.533    25.142
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                            2.383    27.525
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.549    29.075
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                      4.400    33.475
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                       1.251    34.726
LCD_E_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                                2.400    37.126
LCD_E_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                                 1.305    38.431
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 4.511    42.942
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.251    44.193
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       3.104    47.297
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    48.549
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_21.t_frag.XSL[0] (T_FRAG)                                                      2.486    51.035
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_21.t_frag.XZ[0] (T_FRAG)                                                       1.462    52.497
i_dff_Q_24.QD[0] (Q_FRAG)                                                                                                                   0.000    52.497
data arrival time                                                                                                                                    52.497

clock clk (rise edge)                                                                                                                       0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
i_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                                 13.862    13.862
clock uncertainty                                                                                                                           0.000    13.862
cell setup time                                                                                                                             0.105    13.968
data required time                                                                                                                                   13.968
-----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   13.968
data arrival time                                                                                                                                   -52.497
-----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -38.529


#Path 68
Startpoint: i_dff_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : DATA_dffe_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                         0.000     0.000
i_dff_Q_28.QCK[0] (Q_FRAG)                                                                      15.753    15.753
i_dff_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    17.454
DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                        6.524    23.978
DATA_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.462    25.440
DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 4.153    29.593
DATA_dffe_Q_D_LUT3_O_I1_LUT3_I0_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.406    30.999
DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.400    33.399
DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    34.705
DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 3.784    38.488
DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.406    39.894
DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           2.611    42.506
DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.462    43.968
DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                          3.207    47.175
DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                           1.533    48.708
DATA_dffe_Q_D_LUT3_O_1.t_frag.XAB[0] (T_FRAG)                                                    2.400    51.108
DATA_dffe_Q_D_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                                     1.305    52.414
DATA_dffe_Q_2.QD[0] (Q_FRAG)                                                                     0.000    52.414
data arrival time                                                                                         52.414

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                         0.000     0.000
DATA_dffe_Q_2.QCK[0] (Q_FRAG)                                                                   16.605    16.605
clock uncertainty                                                                                0.000    16.605
cell setup time                                                                                  0.105    16.711
data required time                                                                                        16.711
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        16.711
data arrival time                                                                                        -52.414
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -35.703


#Path 69
Startpoint: DATA_dffe_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:DATA(4).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                       0.000     0.000
DATA_dffe_Q_3.QCK[0] (Q_FRAG)                                                 16.610    16.610
DATA_dffe_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701    18.311
$iopadmap$helloworldfpga.DATA.O_DAT[0] (BIDIR_CELL)                            7.405    25.716
$iopadmap$helloworldfpga.DATA.O_PAD_$out[0] (BIDIR_CELL)                       9.809    35.525
out:DATA(4).outpad[0] (.output)                                                0.000    35.525
data arrival time                                                                       35.525

clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                           0.000     0.000
clock uncertainty                                                              0.000     0.000
output external delay                                                          0.000     0.000
data required time                                                                       0.000
----------------------------------------------------------------------------------------------
data required time                                                                       0.000
data arrival time                                                                      -35.525
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -35.525


#Path 70
Startpoint: DATA_dffe_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:DATA(5).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
DATA_dffe_Q_2.QCK[0] (Q_FRAG)                                                   16.605    16.605
DATA_dffe_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701    18.307
$iopadmap$helloworldfpga.DATA_1.O_DAT[0] (BIDIR_CELL)                            7.355    25.662
$iopadmap$helloworldfpga.DATA_1.O_PAD_$out[0] (BIDIR_CELL)                       9.809    35.471
out:DATA(5).outpad[0] (.output)                                                  0.000    35.471
data arrival time                                                                         35.471

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clock uncertainty                                                                0.000     0.000
output external delay                                                            0.000     0.000
data required time                                                                         0.000
------------------------------------------------------------------------------------------------
data required time                                                                         0.000
data arrival time                                                                        -35.471
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -35.471


#Path 71
Startpoint: DATA_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:DATA(7).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
DATA_dffe_Q.QCK[0] (Q_FRAG)                                                     16.443    16.443
DATA_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                     1.701    18.145
$iopadmap$helloworldfpga.DATA_3.O_DAT[0] (BIDIR_CELL)                            6.855    25.000
$iopadmap$helloworldfpga.DATA_3.O_PAD_$out[0] (BIDIR_CELL)                       9.809    34.809
out:DATA(7).outpad[0] (.output)                                                  0.000    34.809
data arrival time                                                                         34.809

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clock uncertainty                                                                0.000     0.000
output external delay                                                            0.000     0.000
data required time                                                                         0.000
------------------------------------------------------------------------------------------------
data required time                                                                         0.000
data arrival time                                                                        -34.809
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -34.809


#Path 72
Startpoint: DATA_dffe_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:DATA(6).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
DATA_dffe_Q_1.QCK[0] (Q_FRAG)                                                   15.745    15.745
DATA_dffe_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701    17.446
$iopadmap$helloworldfpga.DATA_2.O_DAT[0] (BIDIR_CELL)                            7.355    24.801
$iopadmap$helloworldfpga.DATA_2.O_PAD_$out[0] (BIDIR_CELL)                       9.809    34.610
out:DATA(6).outpad[0] (.output)                                                  0.000    34.610
data arrival time                                                                         34.610

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clock uncertainty                                                                0.000     0.000
output external delay                                                            0.000     0.000
data required time                                                                         0.000
------------------------------------------------------------------------------------------------
data required time                                                                         0.000
data arrival time                                                                        -34.610
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -34.610


#Path 73
Startpoint: LCD_E_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:LCD_E.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                        0.000     0.000
LCD_E_dffe_Q.QCK[0] (Q_FRAG)                                                   13.068    13.068
LCD_E_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701    14.770
$iopadmap$helloworldfpga.LCD_E.O_DAT[0] (BIDIR_CELL)                            8.303    23.073
$iopadmap$helloworldfpga.LCD_E.O_PAD_$out[0] (BIDIR_CELL)                       9.809    32.882
out:LCD_E.outpad[0] (.output)                                                   0.000    32.882
data arrival time                                                                        32.882

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clock uncertainty                                                               0.000     0.000
output external delay                                                           0.000     0.000
data required time                                                                        0.000
-----------------------------------------------------------------------------------------------
data required time                                                                        0.000
data arrival time                                                                       -32.882
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -32.882


#Path 74
Startpoint: LCD_RS_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:LCD_RS.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
LCD_RS_dffe_Q.QCK[0] (Q_FRAG)                                                   12.902    12.902
LCD_RS_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701    14.603
$iopadmap$helloworldfpga.LCD_RS.O_DAT[0] (BIDIR_CELL)                            7.377    21.980
$iopadmap$helloworldfpga.LCD_RS.O_PAD_$out[0] (BIDIR_CELL)                       9.809    31.789
out:LCD_RS.outpad[0] (.output)                                                   0.000    31.789
data arrival time                                                                         31.789

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clock uncertainty                                                                0.000     0.000
output external delay                                                            0.000     0.000
data required time                                                                         0.000
------------------------------------------------------------------------------------------------
data required time                                                                         0.000
data arrival time                                                                        -31.789
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -31.789


#Path 75
Startpoint: i_dff_Q_16.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : LCD_RS_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_16.QCK[0] (Q_FRAG)                                                                                           15.805    15.805
i_dff_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701    17.507
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.270    20.777
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    22.183
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 2.939    25.122
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    26.655
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           2.383    29.039
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549    30.588
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     3.735    34.323
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    35.629
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                               3.053    38.682
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.519    40.201
LCD_RS_dffe_Q_D_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                         2.383    42.584
LCD_RS_dffe_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.549    44.133
LCD_RS_dffe_Q.QD[0] (Q_FRAG)                                                                                          0.000    44.133
data arrival time                                                                                                              44.133

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
LCD_RS_dffe_Q.QCK[0] (Q_FRAG)                                                                                        12.902    12.902
clock uncertainty                                                                                                     0.000    12.902
cell setup time                                                                                                       0.105    13.007
data required time                                                                                                             13.007
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             13.007
data arrival time                                                                                                             -44.133
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -31.126


#Path 76
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : LCD_E_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                            14.044    14.044
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                            1.701    15.746
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.837    19.583
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462    21.045
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 2.564    23.609
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    25.142
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           2.383    27.525
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549    29.075
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     4.400    33.475
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    34.726
LCD_E_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                               2.400    37.126
LCD_E_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                1.305    38.431
LCD_E_dffe_Q.QD[0] (Q_FRAG)                                                                                4.009    42.440
data arrival time                                                                                                   42.440

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
LCD_E_dffe_Q.QCK[0] (Q_FRAG)                                                                              13.068    13.068
clock uncertainty                                                                                          0.000    13.068
cell setup time                                                                                            0.105    13.174
data required time                                                                                                  13.174
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  13.174
data arrival time                                                                                                  -42.440
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -29.266


#End of timing report
