Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Mon Mar 21 17:42:34 2022
| Host         : PC-096 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rp_top_timing_summary_routed.rpt -pb rp_top_timing_summary_routed.pb -rpx rp_top_timing_summary_routed.rpx -warn_on_violation
| Design       : rp_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.935        0.000                      0                  171        0.046        0.000                      0                  171        9.500        0.000                       0                    90  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                14.935        0.000                      0                  171        0.046        0.000                      0                  171        9.500        0.000                       0                    90  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       14.935ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.935ns  (required time - arrival time)
  Source:                 UART_Tx_block_i/bit_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_Tx_block_i/bit_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 0.828ns (18.099%)  route 3.747ns (81.901%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 24.916 - 20.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.735     5.369    UART_Tx_block_i/CLK
    SLICE_X40Y64         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.456     5.825 r  UART_Tx_block_i/bit_cnt_reg[30]/Q
                         net (fo=2, routed)           0.867     6.692    UART_Tx_block_i/bit_cnt_reg[30]
    SLICE_X41Y58         LUT5 (Prop_lut5_I0_O)        0.124     6.816 r  UART_Tx_block_i/bit_cnt[0]_i_11/O
                         net (fo=1, routed)           1.153     7.968    UART_Tx_block_i/bit_cnt[0]_i_11_n_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.092 r  UART_Tx_block_i/bit_cnt[0]_i_5/O
                         net (fo=3, routed)           0.555     8.648    UART_Tx_block_i/bit_cnt[0]_i_5_n_0
    SLICE_X41Y59         LUT4 (Prop_lut4_I2_O)        0.124     8.772 r  UART_Tx_block_i/bit_cnt[0]_i_1/O
                         net (fo=31, routed)          1.172     9.944    UART_Tx_block_i/bit_cnt[0]_i_1_n_0
    SLICE_X40Y64         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.558    24.916    UART_Tx_block_i/CLK
    SLICE_X40Y64         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[28]/C
                         clock pessimism              0.454    25.369    
                         clock uncertainty           -0.061    25.308    
    SLICE_X40Y64         FDRE (Setup_fdre_C_R)       -0.429    24.879    UART_Tx_block_i/bit_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         24.879    
                         arrival time                          -9.944    
  -------------------------------------------------------------------
                         slack                                 14.935    

Slack (MET) :             14.935ns  (required time - arrival time)
  Source:                 UART_Tx_block_i/bit_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_Tx_block_i/bit_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 0.828ns (18.099%)  route 3.747ns (81.901%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 24.916 - 20.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.735     5.369    UART_Tx_block_i/CLK
    SLICE_X40Y64         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.456     5.825 r  UART_Tx_block_i/bit_cnt_reg[30]/Q
                         net (fo=2, routed)           0.867     6.692    UART_Tx_block_i/bit_cnt_reg[30]
    SLICE_X41Y58         LUT5 (Prop_lut5_I0_O)        0.124     6.816 r  UART_Tx_block_i/bit_cnt[0]_i_11/O
                         net (fo=1, routed)           1.153     7.968    UART_Tx_block_i/bit_cnt[0]_i_11_n_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.092 r  UART_Tx_block_i/bit_cnt[0]_i_5/O
                         net (fo=3, routed)           0.555     8.648    UART_Tx_block_i/bit_cnt[0]_i_5_n_0
    SLICE_X41Y59         LUT4 (Prop_lut4_I2_O)        0.124     8.772 r  UART_Tx_block_i/bit_cnt[0]_i_1/O
                         net (fo=31, routed)          1.172     9.944    UART_Tx_block_i/bit_cnt[0]_i_1_n_0
    SLICE_X40Y64         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.558    24.916    UART_Tx_block_i/CLK
    SLICE_X40Y64         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[29]/C
                         clock pessimism              0.454    25.369    
                         clock uncertainty           -0.061    25.308    
    SLICE_X40Y64         FDRE (Setup_fdre_C_R)       -0.429    24.879    UART_Tx_block_i/bit_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         24.879    
                         arrival time                          -9.944    
  -------------------------------------------------------------------
                         slack                                 14.935    

Slack (MET) :             14.935ns  (required time - arrival time)
  Source:                 UART_Tx_block_i/bit_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_Tx_block_i/bit_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 0.828ns (18.099%)  route 3.747ns (81.901%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 24.916 - 20.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.735     5.369    UART_Tx_block_i/CLK
    SLICE_X40Y64         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.456     5.825 r  UART_Tx_block_i/bit_cnt_reg[30]/Q
                         net (fo=2, routed)           0.867     6.692    UART_Tx_block_i/bit_cnt_reg[30]
    SLICE_X41Y58         LUT5 (Prop_lut5_I0_O)        0.124     6.816 r  UART_Tx_block_i/bit_cnt[0]_i_11/O
                         net (fo=1, routed)           1.153     7.968    UART_Tx_block_i/bit_cnt[0]_i_11_n_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.092 r  UART_Tx_block_i/bit_cnt[0]_i_5/O
                         net (fo=3, routed)           0.555     8.648    UART_Tx_block_i/bit_cnt[0]_i_5_n_0
    SLICE_X41Y59         LUT4 (Prop_lut4_I2_O)        0.124     8.772 r  UART_Tx_block_i/bit_cnt[0]_i_1/O
                         net (fo=31, routed)          1.172     9.944    UART_Tx_block_i/bit_cnt[0]_i_1_n_0
    SLICE_X40Y64         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.558    24.916    UART_Tx_block_i/CLK
    SLICE_X40Y64         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[30]/C
                         clock pessimism              0.454    25.369    
                         clock uncertainty           -0.061    25.308    
    SLICE_X40Y64         FDRE (Setup_fdre_C_R)       -0.429    24.879    UART_Tx_block_i/bit_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         24.879    
                         arrival time                          -9.944    
  -------------------------------------------------------------------
                         slack                                 14.935    

Slack (MET) :             15.048ns  (required time - arrival time)
  Source:                 UART_Tx_block_i/bit_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_Tx_block_i/bit_cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.436ns  (logic 0.828ns (18.664%)  route 3.608ns (81.336%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 24.916 - 20.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.735     5.369    UART_Tx_block_i/CLK
    SLICE_X40Y64         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.456     5.825 r  UART_Tx_block_i/bit_cnt_reg[30]/Q
                         net (fo=2, routed)           0.867     6.692    UART_Tx_block_i/bit_cnt_reg[30]
    SLICE_X41Y58         LUT5 (Prop_lut5_I0_O)        0.124     6.816 r  UART_Tx_block_i/bit_cnt[0]_i_11/O
                         net (fo=1, routed)           1.153     7.968    UART_Tx_block_i/bit_cnt[0]_i_11_n_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.092 r  UART_Tx_block_i/bit_cnt[0]_i_5/O
                         net (fo=3, routed)           0.555     8.648    UART_Tx_block_i/bit_cnt[0]_i_5_n_0
    SLICE_X41Y59         LUT4 (Prop_lut4_I2_O)        0.124     8.772 r  UART_Tx_block_i/bit_cnt[0]_i_1/O
                         net (fo=31, routed)          1.034     9.806    UART_Tx_block_i/bit_cnt[0]_i_1_n_0
    SLICE_X40Y63         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.558    24.916    UART_Tx_block_i/CLK
    SLICE_X40Y63         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[24]/C
                         clock pessimism              0.429    25.344    
                         clock uncertainty           -0.061    25.283    
    SLICE_X40Y63         FDRE (Setup_fdre_C_R)       -0.429    24.854    UART_Tx_block_i/bit_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         24.854    
                         arrival time                          -9.806    
  -------------------------------------------------------------------
                         slack                                 15.048    

Slack (MET) :             15.048ns  (required time - arrival time)
  Source:                 UART_Tx_block_i/bit_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_Tx_block_i/bit_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.436ns  (logic 0.828ns (18.664%)  route 3.608ns (81.336%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 24.916 - 20.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.735     5.369    UART_Tx_block_i/CLK
    SLICE_X40Y64         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.456     5.825 r  UART_Tx_block_i/bit_cnt_reg[30]/Q
                         net (fo=2, routed)           0.867     6.692    UART_Tx_block_i/bit_cnt_reg[30]
    SLICE_X41Y58         LUT5 (Prop_lut5_I0_O)        0.124     6.816 r  UART_Tx_block_i/bit_cnt[0]_i_11/O
                         net (fo=1, routed)           1.153     7.968    UART_Tx_block_i/bit_cnt[0]_i_11_n_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.092 r  UART_Tx_block_i/bit_cnt[0]_i_5/O
                         net (fo=3, routed)           0.555     8.648    UART_Tx_block_i/bit_cnt[0]_i_5_n_0
    SLICE_X41Y59         LUT4 (Prop_lut4_I2_O)        0.124     8.772 r  UART_Tx_block_i/bit_cnt[0]_i_1/O
                         net (fo=31, routed)          1.034     9.806    UART_Tx_block_i/bit_cnt[0]_i_1_n_0
    SLICE_X40Y63         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.558    24.916    UART_Tx_block_i/CLK
    SLICE_X40Y63         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[25]/C
                         clock pessimism              0.429    25.344    
                         clock uncertainty           -0.061    25.283    
    SLICE_X40Y63         FDRE (Setup_fdre_C_R)       -0.429    24.854    UART_Tx_block_i/bit_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         24.854    
                         arrival time                          -9.806    
  -------------------------------------------------------------------
                         slack                                 15.048    

Slack (MET) :             15.048ns  (required time - arrival time)
  Source:                 UART_Tx_block_i/bit_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_Tx_block_i/bit_cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.436ns  (logic 0.828ns (18.664%)  route 3.608ns (81.336%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 24.916 - 20.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.735     5.369    UART_Tx_block_i/CLK
    SLICE_X40Y64         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.456     5.825 r  UART_Tx_block_i/bit_cnt_reg[30]/Q
                         net (fo=2, routed)           0.867     6.692    UART_Tx_block_i/bit_cnt_reg[30]
    SLICE_X41Y58         LUT5 (Prop_lut5_I0_O)        0.124     6.816 r  UART_Tx_block_i/bit_cnt[0]_i_11/O
                         net (fo=1, routed)           1.153     7.968    UART_Tx_block_i/bit_cnt[0]_i_11_n_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.092 r  UART_Tx_block_i/bit_cnt[0]_i_5/O
                         net (fo=3, routed)           0.555     8.648    UART_Tx_block_i/bit_cnt[0]_i_5_n_0
    SLICE_X41Y59         LUT4 (Prop_lut4_I2_O)        0.124     8.772 r  UART_Tx_block_i/bit_cnt[0]_i_1/O
                         net (fo=31, routed)          1.034     9.806    UART_Tx_block_i/bit_cnt[0]_i_1_n_0
    SLICE_X40Y63         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.558    24.916    UART_Tx_block_i/CLK
    SLICE_X40Y63         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[26]/C
                         clock pessimism              0.429    25.344    
                         clock uncertainty           -0.061    25.283    
    SLICE_X40Y63         FDRE (Setup_fdre_C_R)       -0.429    24.854    UART_Tx_block_i/bit_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         24.854    
                         arrival time                          -9.806    
  -------------------------------------------------------------------
                         slack                                 15.048    

Slack (MET) :             15.048ns  (required time - arrival time)
  Source:                 UART_Tx_block_i/bit_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_Tx_block_i/bit_cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.436ns  (logic 0.828ns (18.664%)  route 3.608ns (81.336%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 24.916 - 20.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.735     5.369    UART_Tx_block_i/CLK
    SLICE_X40Y64         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.456     5.825 r  UART_Tx_block_i/bit_cnt_reg[30]/Q
                         net (fo=2, routed)           0.867     6.692    UART_Tx_block_i/bit_cnt_reg[30]
    SLICE_X41Y58         LUT5 (Prop_lut5_I0_O)        0.124     6.816 r  UART_Tx_block_i/bit_cnt[0]_i_11/O
                         net (fo=1, routed)           1.153     7.968    UART_Tx_block_i/bit_cnt[0]_i_11_n_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.092 r  UART_Tx_block_i/bit_cnt[0]_i_5/O
                         net (fo=3, routed)           0.555     8.648    UART_Tx_block_i/bit_cnt[0]_i_5_n_0
    SLICE_X41Y59         LUT4 (Prop_lut4_I2_O)        0.124     8.772 r  UART_Tx_block_i/bit_cnt[0]_i_1/O
                         net (fo=31, routed)          1.034     9.806    UART_Tx_block_i/bit_cnt[0]_i_1_n_0
    SLICE_X40Y63         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.558    24.916    UART_Tx_block_i/CLK
    SLICE_X40Y63         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[27]/C
                         clock pessimism              0.429    25.344    
                         clock uncertainty           -0.061    25.283    
    SLICE_X40Y63         FDRE (Setup_fdre_C_R)       -0.429    24.854    UART_Tx_block_i/bit_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         24.854    
                         arrival time                          -9.806    
  -------------------------------------------------------------------
                         slack                                 15.048    

Slack (MET) :             15.198ns  (required time - arrival time)
  Source:                 UART_Tx_block_i/bit_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_Tx_block_i/bit_cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 0.828ns (19.309%)  route 3.460ns (80.691%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 24.917 - 20.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.735     5.369    UART_Tx_block_i/CLK
    SLICE_X40Y64         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.456     5.825 r  UART_Tx_block_i/bit_cnt_reg[30]/Q
                         net (fo=2, routed)           0.867     6.692    UART_Tx_block_i/bit_cnt_reg[30]
    SLICE_X41Y58         LUT5 (Prop_lut5_I0_O)        0.124     6.816 r  UART_Tx_block_i/bit_cnt[0]_i_11/O
                         net (fo=1, routed)           1.153     7.968    UART_Tx_block_i/bit_cnt[0]_i_11_n_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.092 r  UART_Tx_block_i/bit_cnt[0]_i_5/O
                         net (fo=3, routed)           0.555     8.648    UART_Tx_block_i/bit_cnt[0]_i_5_n_0
    SLICE_X41Y59         LUT4 (Prop_lut4_I2_O)        0.124     8.772 r  UART_Tx_block_i/bit_cnt[0]_i_1/O
                         net (fo=31, routed)          0.886     9.657    UART_Tx_block_i/bit_cnt[0]_i_1_n_0
    SLICE_X40Y62         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.559    24.917    UART_Tx_block_i/CLK
    SLICE_X40Y62         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[20]/C
                         clock pessimism              0.429    25.345    
                         clock uncertainty           -0.061    25.284    
    SLICE_X40Y62         FDRE (Setup_fdre_C_R)       -0.429    24.855    UART_Tx_block_i/bit_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         24.855    
                         arrival time                          -9.657    
  -------------------------------------------------------------------
                         slack                                 15.198    

Slack (MET) :             15.198ns  (required time - arrival time)
  Source:                 UART_Tx_block_i/bit_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_Tx_block_i/bit_cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 0.828ns (19.309%)  route 3.460ns (80.691%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 24.917 - 20.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.735     5.369    UART_Tx_block_i/CLK
    SLICE_X40Y64         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.456     5.825 r  UART_Tx_block_i/bit_cnt_reg[30]/Q
                         net (fo=2, routed)           0.867     6.692    UART_Tx_block_i/bit_cnt_reg[30]
    SLICE_X41Y58         LUT5 (Prop_lut5_I0_O)        0.124     6.816 r  UART_Tx_block_i/bit_cnt[0]_i_11/O
                         net (fo=1, routed)           1.153     7.968    UART_Tx_block_i/bit_cnt[0]_i_11_n_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.092 r  UART_Tx_block_i/bit_cnt[0]_i_5/O
                         net (fo=3, routed)           0.555     8.648    UART_Tx_block_i/bit_cnt[0]_i_5_n_0
    SLICE_X41Y59         LUT4 (Prop_lut4_I2_O)        0.124     8.772 r  UART_Tx_block_i/bit_cnt[0]_i_1/O
                         net (fo=31, routed)          0.886     9.657    UART_Tx_block_i/bit_cnt[0]_i_1_n_0
    SLICE_X40Y62         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.559    24.917    UART_Tx_block_i/CLK
    SLICE_X40Y62         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[21]/C
                         clock pessimism              0.429    25.345    
                         clock uncertainty           -0.061    25.284    
    SLICE_X40Y62         FDRE (Setup_fdre_C_R)       -0.429    24.855    UART_Tx_block_i/bit_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         24.855    
                         arrival time                          -9.657    
  -------------------------------------------------------------------
                         slack                                 15.198    

Slack (MET) :             15.198ns  (required time - arrival time)
  Source:                 UART_Tx_block_i/bit_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_Tx_block_i/bit_cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 0.828ns (19.309%)  route 3.460ns (80.691%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 24.917 - 20.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.735     5.369    UART_Tx_block_i/CLK
    SLICE_X40Y64         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.456     5.825 r  UART_Tx_block_i/bit_cnt_reg[30]/Q
                         net (fo=2, routed)           0.867     6.692    UART_Tx_block_i/bit_cnt_reg[30]
    SLICE_X41Y58         LUT5 (Prop_lut5_I0_O)        0.124     6.816 r  UART_Tx_block_i/bit_cnt[0]_i_11/O
                         net (fo=1, routed)           1.153     7.968    UART_Tx_block_i/bit_cnt[0]_i_11_n_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.092 r  UART_Tx_block_i/bit_cnt[0]_i_5/O
                         net (fo=3, routed)           0.555     8.648    UART_Tx_block_i/bit_cnt[0]_i_5_n_0
    SLICE_X41Y59         LUT4 (Prop_lut4_I2_O)        0.124     8.772 r  UART_Tx_block_i/bit_cnt[0]_i_1/O
                         net (fo=31, routed)          0.886     9.657    UART_Tx_block_i/bit_cnt[0]_i_1_n_0
    SLICE_X40Y62         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.559    24.917    UART_Tx_block_i/CLK
    SLICE_X40Y62         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[22]/C
                         clock pessimism              0.429    25.345    
                         clock uncertainty           -0.061    25.284    
    SLICE_X40Y62         FDRE (Setup_fdre_C_R)       -0.429    24.855    UART_Tx_block_i/bit_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         24.855    
                         arrival time                          -9.657    
  -------------------------------------------------------------------
                         slack                                 15.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 ce_gen_i/divided_output.cnt_d_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/divided_output.cnt_d_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.230ns (55.090%)  route 0.187ns (44.910%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.595     1.473    ce_gen_i/CLK
    SLICE_X40Y49         FDRE                                         r  ce_gen_i/divided_output.cnt_d_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.128     1.601 r  ce_gen_i/divided_output.cnt_d_reg[6]/Q
                         net (fo=4, routed)           0.187     1.788    ce_gen_i/cnt_d[6]
    SLICE_X40Y50         LUT5 (Prop_lut5_I1_O)        0.102     1.890 r  ce_gen_i/divided_output.cnt_d[8]_i_1/O
                         net (fo=1, routed)           0.000     1.890    ce_gen_i/cnt_d_0[8]
    SLICE_X40Y50         FDRE                                         r  ce_gen_i/divided_output.cnt_d_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.859     1.984    ce_gen_i/CLK
    SLICE_X40Y50         FDRE                                         r  ce_gen_i/divided_output.cnt_d_reg[8]/C
                         clock pessimism             -0.247     1.737    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.107     1.844    ce_gen_i/divided_output.cnt_d_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ce_gen_i/divided_output.cnt_d_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/divided_output.cnt_d_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.227ns (54.765%)  route 0.187ns (45.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.595     1.473    ce_gen_i/CLK
    SLICE_X40Y49         FDRE                                         r  ce_gen_i/divided_output.cnt_d_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.128     1.601 r  ce_gen_i/divided_output.cnt_d_reg[6]/Q
                         net (fo=4, routed)           0.187     1.788    ce_gen_i/cnt_d[6]
    SLICE_X40Y50         LUT4 (Prop_lut4_I0_O)        0.099     1.887 r  ce_gen_i/divided_output.cnt_d[7]_i_1/O
                         net (fo=1, routed)           0.000     1.887    ce_gen_i/cnt_d_0[7]
    SLICE_X40Y50         FDRE                                         r  ce_gen_i/divided_output.cnt_d_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.859     1.984    ce_gen_i/CLK
    SLICE_X40Y50         FDRE                                         r  ce_gen_i/divided_output.cnt_d_reg[7]/C
                         clock pessimism             -0.247     1.737    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.091     1.828    ce_gen_i/divided_output.cnt_d_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 gen_btn_in[0].btn_in_inst/debouncer_i/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_btn_in[0].btn_in_inst/edge_detector_i/sig_in_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.586     1.464    gen_btn_in[0].btn_in_inst/debouncer_i/CLK
    SLICE_X43Y60         FDRE                                         r  gen_btn_in[0].btn_in_inst/debouncer_i/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  gen_btn_in[0].btn_in_inst/debouncer_i/btn_out_reg/Q
                         net (fo=3, routed)           0.128     1.733    gen_btn_in[0].btn_in_inst/edge_detector_i/sig_in_prev_reg_0
    SLICE_X43Y60         FDRE                                         r  gen_btn_in[0].btn_in_inst/edge_detector_i/sig_in_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.856     1.981    gen_btn_in[0].btn_in_inst/edge_detector_i/CLK
    SLICE_X43Y60         FDRE                                         r  gen_btn_in[0].btn_in_inst/edge_detector_i/sig_in_prev_reg/C
                         clock pessimism             -0.517     1.464    
    SLICE_X43Y60         FDRE (Hold_fdre_C_D)         0.066     1.530    gen_btn_in[0].btn_in_inst/edge_detector_i/sig_in_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/clk_en_seg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.409%)  route 0.082ns (26.591%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.585     1.463    seg_disp_driver_i/clk
    SLICE_X37Y59         FDRE                                         r  seg_disp_driver_i/clk_en_seg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.128     1.591 r  seg_disp_driver_i/clk_en_seg_reg/Q
                         net (fo=3, routed)           0.082     1.673    seg_disp_driver_i/clk_en_seg_reg_n_0
    SLICE_X37Y59         LUT4 (Prop_lut4_I3_O)        0.099     1.772 r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux[2]_i_1/O
                         net (fo=1, routed)           0.000     1.772    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux[2]_i_1_n_0
    SLICE_X37Y59         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.855     1.980    seg_disp_driver_i/clk
    SLICE_X37Y59         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[2]/C
                         clock pessimism             -0.517     1.463    
    SLICE_X37Y59         FDRE (Hold_fdre_C_D)         0.092     1.555    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/clk_en_seg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.172%)  route 0.083ns (26.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.585     1.463    seg_disp_driver_i/clk
    SLICE_X37Y59         FDRE                                         r  seg_disp_driver_i/clk_en_seg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.128     1.591 r  seg_disp_driver_i/clk_en_seg_reg/Q
                         net (fo=3, routed)           0.083     1.674    seg_disp_driver_i/clk_en_seg_reg_n_0
    SLICE_X37Y59         LUT3 (Prop_lut3_I1_O)        0.099     1.773 r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux[0]_i_1/O
                         net (fo=1, routed)           0.000     1.773    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux[0]_i_1_n_0
    SLICE_X37Y59         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.855     1.980    seg_disp_driver_i/clk
    SLICE_X37Y59         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/C
                         clock pessimism             -0.517     1.463    
    SLICE_X37Y59         FDRE (Hold_fdre_C_D)         0.091     1.554    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 UART_Tx_block_i/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_Tx_block_i/UART_Tx_Data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.725%)  route 0.174ns (48.275%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.587     1.465    UART_Tx_block_i/CLK
    SLICE_X40Y57         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  UART_Tx_block_i/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.174     1.780    UART_Tx_block_i/bit_cnt_reg[0]
    SLICE_X42Y58         LUT6 (Prop_lut6_I0_O)        0.045     1.825 r  UART_Tx_block_i/UART_Tx_Data_out_i_2/O
                         net (fo=1, routed)           0.000     1.825    UART_Tx_block_i/UART_Tx_Data_out_i_2_n_0
    SLICE_X42Y58         FDRE                                         r  UART_Tx_block_i/UART_Tx_Data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.857     1.982    UART_Tx_block_i/CLK
    SLICE_X42Y58         FDRE                                         r  UART_Tx_block_i/UART_Tx_Data_out_reg/C
                         clock pessimism             -0.501     1.481    
    SLICE_X42Y58         FDRE (Hold_fdre_C_D)         0.120     1.601    UART_Tx_block_i/UART_Tx_Data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 ce_gen_i/divided_output.cnt_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/divided_output.ce_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.239%)  route 0.145ns (43.761%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.594     1.472    ce_gen_i/CLK
    SLICE_X40Y44         FDRE                                         r  ce_gen_i/divided_output.cnt_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.141     1.613 f  ce_gen_i/divided_output.cnt_d_reg[2]/Q
                         net (fo=7, routed)           0.145     1.758    ce_gen_i/cnt_d[2]
    SLICE_X41Y44         LUT6 (Prop_lut6_I3_O)        0.045     1.803 r  ce_gen_i/divided_output.ce_o_i_1/O
                         net (fo=1, routed)           0.000     1.803    ce_gen_i/divided_output.ce_o_i_1_n_0
    SLICE_X41Y44         FDRE                                         r  ce_gen_i/divided_output.ce_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.863     1.988    ce_gen_i/CLK
    SLICE_X41Y44         FDRE                                         r  ce_gen_i/divided_output.ce_o_reg/C
                         clock pessimism             -0.503     1.485    
    SLICE_X41Y44         FDRE (Hold_fdre_C_D)         0.091     1.576    ce_gen_i/divided_output.ce_o_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 gen_btn_in[0].btn_in_inst/edge_detector_i/edge_pos_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_Tx_block_i/UART_Tx_busy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.227ns (62.039%)  route 0.139ns (37.961%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.586     1.464    gen_btn_in[0].btn_in_inst/edge_detector_i/CLK
    SLICE_X43Y60         FDRE                                         r  gen_btn_in[0].btn_in_inst/edge_detector_i/edge_pos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.128     1.592 r  gen_btn_in[0].btn_in_inst/edge_detector_i/edge_pos_reg/Q
                         net (fo=4, routed)           0.139     1.731    UART_Tx_block_i/btn_edge_pos
    SLICE_X42Y59         LUT6 (Prop_lut6_I1_O)        0.099     1.830 r  UART_Tx_block_i/UART_Tx_busy_i_1/O
                         net (fo=1, routed)           0.000     1.830    UART_Tx_block_i/UART_Tx_busy_i_1_n_0
    SLICE_X42Y59         FDRE                                         r  UART_Tx_block_i/UART_Tx_busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.857     1.982    UART_Tx_block_i/CLK
    SLICE_X42Y59         FDRE                                         r  UART_Tx_block_i/UART_Tx_busy_reg/C
                         clock pessimism             -0.501     1.481    
    SLICE_X42Y59         FDRE (Hold_fdre_C_D)         0.121     1.602    UART_Tx_block_i/UART_Tx_busy_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 gen_btn_in[0].btn_in_inst/edge_detector_i/edge_pos_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_Tx_block_i/Tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.227ns (61.702%)  route 0.141ns (38.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.586     1.464    gen_btn_in[0].btn_in_inst/edge_detector_i/CLK
    SLICE_X43Y60         FDRE                                         r  gen_btn_in[0].btn_in_inst/edge_detector_i/edge_pos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.128     1.592 r  gen_btn_in[0].btn_in_inst/edge_detector_i/edge_pos_reg/Q
                         net (fo=4, routed)           0.141     1.733    UART_Tx_block_i/btn_edge_pos
    SLICE_X42Y59         LUT6 (Prop_lut6_I4_O)        0.099     1.832 r  UART_Tx_block_i/Tx_enable_i_1/O
                         net (fo=1, routed)           0.000     1.832    UART_Tx_block_i/Tx_enable_i_1_n_0
    SLICE_X42Y59         FDRE                                         r  UART_Tx_block_i/Tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.857     1.982    UART_Tx_block_i/CLK
    SLICE_X42Y59         FDRE                                         r  UART_Tx_block_i/Tx_enable_reg/C
                         clock pessimism             -0.501     1.481    
    SLICE_X42Y59         FDRE (Hold_fdre_C_D)         0.120     1.601    UART_Tx_block_i/Tx_enable_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 gen_btn_in[0].btn_in_inst/sync_reg_i/sig_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_btn_in[0].btn_in_inst/debouncer_i/shreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.393%)  route 0.155ns (48.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.587     1.465    gen_btn_in[0].btn_in_inst/sync_reg_i/CLK
    SLICE_X42Y57         FDRE                                         r  gen_btn_in[0].btn_in_inst/sync_reg_i/sig_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  gen_btn_in[0].btn_in_inst/sync_reg_i/sig_out_reg/Q
                         net (fo=1, routed)           0.155     1.784    gen_btn_in[0].btn_in_inst/debouncer_i/D[0]
    SLICE_X41Y59         FDRE                                         r  gen_btn_in[0].btn_in_inst/debouncer_i/shreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.857     1.982    gen_btn_in[0].btn_in_inst/debouncer_i/CLK
    SLICE_X41Y59         FDRE                                         r  gen_btn_in[0].btn_in_inst/debouncer_i/shreg_reg[0]/C
                         clock pessimism             -0.501     1.481    
    SLICE_X41Y59         FDRE (Hold_fdre_C_D)         0.070     1.551    gen_btn_in[0].btn_in_inst/debouncer_i/shreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y59    UART_Tx_block_i/Tx_enable_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y58    UART_Tx_block_i/UART_Tx_Data_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y58    UART_Tx_block_i/UART_data_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y58    UART_Tx_block_i/UART_data_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y58    UART_Tx_block_i/UART_data_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y59    UART_Tx_block_i/UART_data_reg_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y57    UART_Tx_block_i/bit_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y59    UART_Tx_block_i/bit_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y59    UART_Tx_block_i/bit_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y58    UART_Tx_block_i/UART_Tx_Data_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y58    UART_Tx_block_i/UART_data_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y58    UART_Tx_block_i/UART_data_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y58    UART_Tx_block_i/UART_data_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y57    UART_Tx_block_i/bit_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y61    UART_Tx_block_i/bit_cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y61    UART_Tx_block_i/bit_cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y61    UART_Tx_block_i/bit_cnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y61    UART_Tx_block_i/bit_cnt_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y57    UART_Tx_block_i/bit_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y59    UART_Tx_block_i/Tx_enable_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y58    UART_Tx_block_i/UART_Tx_Data_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y58    UART_Tx_block_i/UART_data_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y58    UART_Tx_block_i/UART_data_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y58    UART_Tx_block_i/UART_data_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y59    UART_Tx_block_i/UART_data_reg_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y57    UART_Tx_block_i/bit_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y59    UART_Tx_block_i/bit_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y59    UART_Tx_block_i/bit_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y57    UART_Tx_block_i/bit_cnt_reg[1]/C



