
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/SEP16/SoC_2022_MJU/LAB8/Lab8-DMAFlow/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12512 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 415.781 ; gain = 104.910
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/SEP16/SoC_2022_MJU/LAB8/Lab8/Lab8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Users/SEP16/SoC_2022_MJU/LAB8/Lab8/Lab8.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_adder5_0_0' [C:/Users/SEP16/SoC_2022_MJU/LAB8/Lab8/Lab8.runs/synth_1/.Xil/Vivado-12928-DESKTOP-437TBDQ/realtime/design_1_adder5_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_adder5_0_0' (1#1) [C:/Users/SEP16/SoC_2022_MJU/LAB8/Lab8/Lab8.runs/synth_1/.Xil/Vivado-12928-DESKTOP-437TBDQ/realtime/design_1_adder5_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'adder5_0' of module 'design_1_adder5_0_0' requires 12 connections, but only 9 given [C:/Users/SEP16/SoC_2022_MJU/LAB8/Lab8/Lab8.srcs/sources_1/bd/design_1/synth/design_1.v:147]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_1' [C:/Users/SEP16/SoC_2022_MJU/LAB8/Lab8/Lab8.runs/synth_1/.Xil/Vivado-12928-DESKTOP-437TBDQ/realtime/design_1_axi_dma_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_1' (2#1) [C:/Users/SEP16/SoC_2022_MJU/LAB8/Lab8/Lab8.runs/synth_1/.Xil/Vivado-12928-DESKTOP-437TBDQ/realtime/design_1_axi_dma_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_0' of module 'design_1_axi_dma_0_1' requires 64 connections, but only 59 given [C:/Users/SEP16/SoC_2022_MJU/LAB8/Lab8/Lab8.srcs/sources_1/bd/design_1/synth/design_1.v:157]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_1' [C:/Users/SEP16/SoC_2022_MJU/LAB8/Lab8/Lab8.runs/synth_1/.Xil/Vivado-12928-DESKTOP-437TBDQ/realtime/design_1_axi_smc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_1' (3#1) [C:/Users/SEP16/SoC_2022_MJU/LAB8/Lab8/Lab8.runs/synth_1/.Xil/Vivado-12928-DESKTOP-437TBDQ/realtime/design_1_axi_smc_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [C:/Users/SEP16/SoC_2022_MJU/LAB8/Lab8/Lab8.runs/synth_1/.Xil/Vivado-12928-DESKTOP-437TBDQ/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (4#1) [C:/Users/SEP16/SoC_2022_MJU/LAB8/Lab8/Lab8.runs/synth_1/.Xil/Vivado-12928-DESKTOP-437TBDQ/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 104 connections, but only 81 given [C:/Users/SEP16/SoC_2022_MJU/LAB8/Lab8/Lab8.srcs/sources_1/bd/design_1/synth/design_1.v:286]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps7_0_axi_periph_1' [C:/Users/SEP16/SoC_2022_MJU/LAB8/Lab8/Lab8.srcs/sources_1/bd/design_1/synth/design_1.v:445]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_UYSKKA' [C:/Users/SEP16/SoC_2022_MJU/LAB8/Lab8/Lab8.srcs/sources_1/bd/design_1/synth/design_1.v:745]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [C:/Users/SEP16/SoC_2022_MJU/LAB8/Lab8/Lab8.runs/synth_1/.Xil/Vivado-12928-DESKTOP-437TBDQ/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (5#1) [C:/Users/SEP16/SoC_2022_MJU/LAB8/Lab8/Lab8.runs/synth_1/.Xil/Vivado-12928-DESKTOP-437TBDQ/realtime/design_1_auto_pc_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_0' requires 59 connections, but only 56 given [C:/Users/SEP16/SoC_2022_MJU/LAB8/Lab8/Lab8.srcs/sources_1/bd/design_1/synth/design_1.v:976]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_UYSKKA' (6#1) [C:/Users/SEP16/SoC_2022_MJU/LAB8/Lab8/Lab8.srcs/sources_1/bd/design_1/synth/design_1.v:745]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps7_0_axi_periph_1' (7#1) [C:/Users/SEP16/SoC_2022_MJU/LAB8/Lab8/Lab8.srcs/sources_1/bd/design_1/synth/design_1.v:445]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps7_0_100M_1' [C:/Users/SEP16/SoC_2022_MJU/LAB8/Lab8/Lab8.runs/synth_1/.Xil/Vivado-12928-DESKTOP-437TBDQ/realtime/design_1_rst_ps7_0_100M_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps7_0_100M_1' (8#1) [C:/Users/SEP16/SoC_2022_MJU/LAB8/Lab8/Lab8.runs/synth_1/.Xil/Vivado-12928-DESKTOP-437TBDQ/realtime/design_1_rst_ps7_0_100M_1_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M' of module 'design_1_rst_ps7_0_100M_1' requires 10 connections, but only 7 given [C:/Users/SEP16/SoC_2022_MJU/LAB8/Lab8/Lab8.srcs/sources_1/bd/design_1/synth/design_1.v:429]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconcat_0_0' [C:/Users/SEP16/SoC_2022_MJU/LAB8/Lab8/Lab8.runs/synth_1/.Xil/Vivado-12928-DESKTOP-437TBDQ/realtime/design_1_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconcat_0_0' (9#1) [C:/Users/SEP16/SoC_2022_MJU/LAB8/Lab8/Lab8.runs/synth_1/.Xil/Vivado-12928-DESKTOP-437TBDQ/realtime/design_1_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_0' [C:/Users/SEP16/SoC_2022_MJU/LAB8/Lab8/Lab8.runs/synth_1/.Xil/Vivado-12928-DESKTOP-437TBDQ/realtime/design_1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_0' (10#1) [C:/Users/SEP16/SoC_2022_MJU/LAB8/Lab8/Lab8.runs/synth_1/.Xil/Vivado-12928-DESKTOP-437TBDQ/realtime/design_1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (11#1) [C:/Users/SEP16/SoC_2022_MJU/LAB8/Lab8/Lab8.srcs/sources_1/bd/design_1/synth/design_1.v:13]
WARNING: [Synth 8-115] binding instance 'design_1_i' in module 'design_1_wrapper' to reference 'design_1' which has no pins
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (12#1) [C:/Users/SEP16/SoC_2022_MJU/LAB8/Lab8/Lab8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_UYSKKA has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_UYSKKA has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port ACLK
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 471.406 ; gain = 160.535
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 471.406 ; gain = 160.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 471.406 ; gain = 160.535
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/SEP16/SoC_2022_MJU/LAB8/Lab8/Lab8.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Finished Parsing XDC File [c:/Users/SEP16/SoC_2022_MJU/LAB8/Lab8/Lab8.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Parsing XDC File [c:/Users/SEP16/SoC_2022_MJU/LAB8/Lab8/Lab8.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1/design_1_axi_dma_0_1_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Finished Parsing XDC File [c:/Users/SEP16/SoC_2022_MJU/LAB8/Lab8/Lab8.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1/design_1_axi_dma_0_1_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Parsing XDC File [c:/Users/SEP16/SoC_2022_MJU/LAB8/Lab8/Lab8.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/design_1_axi_smc_1/design_1_axi_smc_1_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [c:/Users/SEP16/SoC_2022_MJU/LAB8/Lab8/Lab8.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/design_1_axi_smc_1/design_1_axi_smc_1_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [c:/Users/SEP16/SoC_2022_MJU/LAB8/Lab8/Lab8.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1_in_context.xdc] for cell 'design_1_i/rst_ps7_0_100M'
Finished Parsing XDC File [c:/Users/SEP16/SoC_2022_MJU/LAB8/Lab8/Lab8.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1_in_context.xdc] for cell 'design_1_i/rst_ps7_0_100M'
Parsing XDC File [c:/Users/SEP16/SoC_2022_MJU/LAB8/Lab8/Lab8.srcs/sources_1/bd/design_1/ip/design_1_adder5_0_0/design_1_adder5_0_0/design_1_adder5_0_0_in_context.xdc] for cell 'design_1_i/adder5_0'
Finished Parsing XDC File [c:/Users/SEP16/SoC_2022_MJU/LAB8/Lab8/Lab8.srcs/sources_1/bd/design_1/ip/design_1_adder5_0_0/design_1_adder5_0_0/design_1_adder5_0_0_in_context.xdc] for cell 'design_1_i/adder5_0'
Parsing XDC File [c:/Users/SEP16/SoC_2022_MJU/LAB8/Lab8/Lab8.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0/design_1_xlconcat_0_0_in_context.xdc] for cell 'design_1_i/xlconcat_0'
Finished Parsing XDC File [c:/Users/SEP16/SoC_2022_MJU/LAB8/Lab8/Lab8.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0/design_1_xlconcat_0_0_in_context.xdc] for cell 'design_1_i/xlconcat_0'
Parsing XDC File [c:/Users/SEP16/SoC_2022_MJU/LAB8/Lab8/Lab8.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Finished Parsing XDC File [c:/Users/SEP16/SoC_2022_MJU/LAB8/Lab8/Lab8.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Parsing XDC File [c:/Users/SEP16/SoC_2022_MJU/LAB8/Lab8/Lab8.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/SEP16/SoC_2022_MJU/LAB8/Lab8/Lab8.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [C:/Users/SEP16/SoC_2022_MJU/LAB8/Lab8/Lab8.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/SEP16/SoC_2022_MJU/LAB8/Lab8/Lab8.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 761.277 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 761.277 ; gain = 450.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 761.277 ; gain = 450.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adder5_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 761.277 ; gain = 450.406
---------------------------------------------------------------------------------
WARNING: [Synth 8-115] binding instance 'design_1_i' in module 'design_1_wrapper' to reference 'design_1' which has no pins
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 761.277 ; gain = 450.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port ACLK
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port ARESETN
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 761.277 ; gain = 450.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/processing_system7_0/FCLK_CLK0' to pin 'design_1_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 813.445 ; gain = 502.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 813.520 ; gain = 502.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 814.637 ; gain = 503.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 814.824 ; gain = 503.953
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 814.824 ; gain = 503.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 814.824 ; gain = 503.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 814.824 ; gain = 503.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 814.824 ; gain = 503.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 814.824 ; gain = 503.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |design_1_auto_pc_0              |         1|
|2     |design_1_adder5_0_0             |         1|
|3     |design_1_axi_dma_0_1            |         1|
|4     |design_1_axi_smc_1              |         1|
|5     |design_1_processing_system7_0_0 |         1|
|6     |design_1_rst_ps7_0_100M_1       |         1|
|7     |design_1_xlconcat_0_0           |         1|
|8     |design_1_xlconstant_0_0         |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |design_1_adder5_0_0             |     1|
|2     |design_1_auto_pc_0              |     1|
|3     |design_1_axi_dma_0_1            |     1|
|4     |design_1_axi_smc_1              |     1|
|5     |design_1_processing_system7_0_0 |     1|
|6     |design_1_rst_ps7_0_100M_1       |     1|
|7     |design_1_xlconcat_0_0           |     1|
|8     |design_1_xlconstant_0_0         |     1|
+------+--------------------------------+------+

Report Instance Areas: 
+------+---------------------+----------------------------+------+
|      |Instance             |Module                      |Cells |
+------+---------------------+----------------------------+------+
|1     |top                  |                            |   980|
|2     |  design_1_i         |design_1                    |   980|
|3     |    ps7_0_axi_periph |design_1_ps7_0_axi_periph_1 |   177|
|4     |      s00_couplers   |s00_couplers_imp_UYSKKA     |   177|
+------+---------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 814.824 ; gain = 503.953
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 814.875 ; gain = 214.133
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 814.875 ; gain = 504.004
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 840.812 ; gain = 542.191
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/SEP16/SoC_2022_MJU/LAB8/Lab8/Lab8.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 840.812 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May 24 11:54:28 2021...
