vendor_name = ModelSim
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/verilog/model.sv
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/verilog/conv2d.sv
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/verilog/de1soc_top.sv
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/DE1_SoC_Computer.out.sdc
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/Computer_System.qip
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/Computer_System.v
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/altera_reset_controller.v
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/altera_incr_burst_converter.sv
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/altera_default_burst_converter.sv
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/Computer_System_pll_0.v
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/Computer_System_pll_0.qip
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/Computer_System_fifo_FPGA_to_HPS.v
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/Computer_System_System_PLL.v
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.qip
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/hps_sdram.v
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/hps_AC_ROM.hex
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/hps_inst_ROM.hex
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/hps_sdram_p0.ppf
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/hps_sdram_p0.sdc
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/hps_sdram_p0.sv
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/hps_sdram_p0_iss_probe.v
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/hps_sdram_p0_parameters.tcl
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/hps_sdram_p0_phy_csr.sv
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/hps_sdram_p0_pin_assignments.tcl
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/hps_sdram_p0_pin_map.tcl
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/hps_sdram_p0_report_timing.tcl
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/hps_sdram_p0_report_timing_core.tcl
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/hps_sdram_p0_reset.v
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/hps_sdram_p0_reset_sync.v
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/hps_sdram_p0_timing.tcl
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/hps_sdram_pll.sv
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/hex_decoder.v
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/DE1_SoC_Computer.sv
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altddio_out.tdf
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ddio.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/cyclone_ddio.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_lcell.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/db/ddio_out_uqe.tdf
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/db/altsyncram_1k52.tdf
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_pll.v
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/dcfifo.tdf
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_graycounter.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_fefifo.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_gray2bin.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_sync_fifo.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram_fifo.inc
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/db/dcfifo_8ar1.tdf
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/db/a_gray2bin_c9b.tdf
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/db/a_graycounter_bu6.tdf
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/db/a_graycounter_7cc.tdf
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/db/altsyncram_q5d1.tdf
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/db/dffpipe_cd9.tdf
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/db/alt_synch_pipe_snl.tdf
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/db/dffpipe_dd9.tdf
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/db/alt_synch_pipe_tnl.tdf
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/db/dffpipe_ed9.tdf
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/db/cmpr_tu5.tdf
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_std_synchronizer.v
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/db/altsyncram_c0n1.tdf
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/db/altsyncram_23n1.tdf
source_file = 1, C:/Users/Albert/Documents/GitHub/ece496/de1soc/quartus/db/altsyncram_g3n1.tdf
design_name = DE1_SoC_Computer
instance = comp, \The_System|arm_a9_hps|fpga_interfaces|clocks_resets , The_System|arm_a9_hps|fpga_interfaces|clocks_resets, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|fpga_interfaces|hps2fpga_light_weight , The_System|arm_a9_hps|fpga_interfaces|hps2fpga_light_weight, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|fpga_interfaces|hps2fpga , The_System|arm_a9_hps|fpga_interfaces|hps2fpga, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[8] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[14] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[14], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[26] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[26], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[18] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[12] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[10] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[15] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[24] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[24], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[20] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[17] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[23] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[23], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[19] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[21] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[16] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[22] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[22], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[13] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[27] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[27], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[25] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[25], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[11] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[9] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter[2] , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter[5] , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter[4] , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter[7] , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter[3] , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter[8] , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter[6] , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_byte_counter[2] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_byte_counter[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_byte_counter[7] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_byte_counter[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_byte_counter[8] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_byte_counter[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_byte_counter[6] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_byte_counter[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_byte_counter[4] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_byte_counter[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_byte_counter[3] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_byte_counter[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_byte_counter[5] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_byte_counter[5], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a0 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[0] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_rsp_width_adapter|data_reg[0] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_rsp_width_adapter|data_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fifo_ram|ram_block9a0 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fifo_ram|ram_block9a0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[0] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[1] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[1] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[2] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[2] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[3] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[3] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[4] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[4] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[5] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[5] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[6] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[6] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[7] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[7] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[8] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[8] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[9] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[9] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[10] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[10] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[11] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[11] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[12] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[12] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[13] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[13] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[14] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[14], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[14] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[14], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[15] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[15] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[15], DE1_SoC_Computer, 1
instance = comp, \The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a16 , The_System|onchip_sram|the_altsyncram|auto_generated|ram_block1a16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[16] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[16] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[17] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[17] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[18] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[18] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[19] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[19] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[20] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[20] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[21] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[21] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[22] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[22], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[22] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[22], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[23] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[23], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[23] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[23], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[24] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[24], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[24] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[24], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[25] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[25], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[25] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[25], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[26] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[26], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[26] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[26], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[27] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[27], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[27] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[27], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[28] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[28], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[28] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[28], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[29] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[29], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[29] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[29], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[30] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[30], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[30] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[30], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[31] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[31], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[31] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[31], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[32] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[32], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_rsp_width_adapter|data_reg[32] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_rsp_width_adapter|data_reg[32], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[32] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[32], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[33] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[33], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[33] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[33], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[34] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[34], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[34] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[34], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[35] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[35], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[35] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[35], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[36] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[36], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[36] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[36], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[37] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[37], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[37] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[37], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[38] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[38], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[38] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[38], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[39] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[39], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[39] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[39], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[40] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[40], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[40] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[40], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[41] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[41], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[41] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[41], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[42] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[42], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[42] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[42], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[43] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[43], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[43] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[43], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[44] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[44], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[44] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[44], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[45] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[45], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[45] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[45], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[46] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[46], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[46] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[46], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[47] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[47], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[47] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[47], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[48] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[48], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[48] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[48], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[49] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[49], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[49] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[49], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[50] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[50], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[50] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[50], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[51] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[51], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[51] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[51], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[52] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[52], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[52] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[52], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[53] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[53], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[53] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[53], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[54] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[54], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[54] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[54], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[55] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[55], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[55] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[55], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[56] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[56], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[56] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[56], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[57] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[57], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[57] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[57], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[58] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[58], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[58] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[58], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[59] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[59] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[60] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[60], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[60] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[60], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[61] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[61], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[61] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[61], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[62] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[62], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[62] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[62], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[63] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[63], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[63] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[63], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[64] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[64], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_rsp_width_adapter|data_reg[64] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_rsp_width_adapter|data_reg[64], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[64] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[64], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[65] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[65], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[65] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[65], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[66] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[66], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[66] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[66], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[67] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[67], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[67] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[67], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[68] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[68], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[68] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[68], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[69] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[69], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[69] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[69], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[70] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[70], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[70] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[70], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[71] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[71], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[71] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[71], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[72] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[72], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[72] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[72], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[73] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[73], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[73] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[73], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[74] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[74], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[74] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[74], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[75] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[75], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[75] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[75], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[76] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[76], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[76] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[76], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[77] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[77], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[77] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[77], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[78] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[78], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[78] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[78], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[79] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[79], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[79] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[79], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[80] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[80], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[80] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[80], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[81] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[81], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[81] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[81], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[82] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[82], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[82] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[82], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[83] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[83], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[83] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[83], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[84] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[84], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[84] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[84], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[85] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[85], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[85] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[85], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[86] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[86], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[86] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[86], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[87] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[87], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[87] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[87], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[88] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[88], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[88] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[88], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[89] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[89], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[89] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[89], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[90] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[90] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[91] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[91] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[92] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[92] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[93] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[93] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[94] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[94] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[95] , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg[95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[95] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg[95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[8] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[8] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~5 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add1~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~9 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~13 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add1~5 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add1~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~17 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~21 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~25 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~29 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~33 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~37 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add1~9 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add1~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~41 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~41, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~45 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~45, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~49 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~49, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add1~13 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add1~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~53 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~53, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add1~17 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add1~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~57 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~57, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~61 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~61, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add1~21 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add1~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~65 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~65, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~69 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~69, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~73 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~73, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~77 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~77, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~81 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~81, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~85 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~85, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~89 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~89, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~93 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~93, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~97 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~97, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~101 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~101, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[8] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent|uncompressor|Add2~1 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent|uncompressor|Add2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent|uncompressor|Add2~5 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent|uncompressor|Add2~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|Add2~1 , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|Add2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter[9] , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|Add0~1 , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|Add1~1 , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|Add0~5 , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|Add0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|Add1~5 , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|Add1~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|Add0~9 , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|Add0~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|Add1~9 , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|Add1~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|Add0~13 , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|Add0~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|Add1~13 , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|Add1~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|Add0~17 , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|Add0~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|Add1~17 , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|Add1~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|Add0~21 , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|Add0~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|Add1~21 , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|Add1~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|Add2~5 , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|Add2~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_byte_counter[9] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_byte_counter[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|Add0~1 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|Add1~1 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|Add0~5 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|Add0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|Add1~5 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|Add1~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|Add0~9 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|Add0~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|Add1~9 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|Add1~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|Add0~13 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|Add0~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|Add1~13 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|Add1~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|Add0~17 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|Add0~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|Add1~17 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|Add1~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|Add0~21 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|Add0~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|Add1~21 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|Add1~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|Add2~1 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|Add2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|Add2~5 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|Add2~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~5 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~5 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~5, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|op_2~1 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|op_2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|op_1~1 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|op_1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|op_2~5 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|op_2~5, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|op_1~5 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|op_1~5, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|op_2~9 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|op_2~9, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|op_1~9 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|op_1~9, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|op_2~13 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|op_2~13, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|op_1~13 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|op_1~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Add1~1 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~105 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~105, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add1~25 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add1~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add4~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add4~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add5~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add5~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Add1~5 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Add1~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~109 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add0~109, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add1~29 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Add1~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add4~5 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add4~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add5~5 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add5~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Add1~9 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Add1~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Add1~13 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Add1~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Add2~1 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Add2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Add2~5 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Add2~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Add2~9 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Add2~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Add2~13 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Add2~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Add2~17 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Add2~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Add2~21 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Add2~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[7] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[8] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|Add2~1 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|Add2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|Add2~5 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|Add2~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|Add2~9 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|Add2~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|Add2~13 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|Add2~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|Add2~17 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|Add2~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|Add2~21 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|Add2~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[7] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[8] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Add1~1 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Add1~5 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Add1~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent|uncompressor|Add2~9 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent|uncompressor|Add2~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|Add2~9 , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|Add2~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|Add0~25 , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|Add0~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|Add1~25 , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|Add1~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|Add0~30 , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|Add0~30, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|Add1~30 , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|Add1~30, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|Add0~25 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|Add0~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|Add1~25 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|Add1~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|Add0~30 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|Add0~30, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|Add1~30 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|Add1~30, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|Add2~9 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|Add2~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~33 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~37 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~37, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|o_data_q[0][0] , de1soc|m|conv3|o_data_q[0][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|o_valid_q , de1soc|m|conv3|o_valid_q, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|o_data_q[0][1] , de1soc|m|conv3|o_data_q[0][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|o_data_q[0][2] , de1soc|m|conv3|o_data_q[0][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|o_data_q[0][3] , de1soc|m|conv3|o_data_q[0][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|o_data_q[0][4] , de1soc|m|conv3|o_data_q[0][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|o_data_q[0][5] , de1soc|m|conv3|o_data_q[0][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|o_data_q[0][6] , de1soc|m|conv3|o_data_q[0][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|o_data_q[0][7] , de1soc|m|conv3|o_data_q[0][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|o_data_q[0][8] , de1soc|m|conv3|o_data_q[0][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|o_data_q[0][9] , de1soc|m|conv3|o_data_q[0][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|o_data_q[0][10] , de1soc|m|conv3|o_data_q[0][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|o_data_q[0][11] , de1soc|m|conv3|o_data_q[0][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|o_data_q[0][12] , de1soc|m|conv3|o_data_q[0][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|o_data_q[0][13] , de1soc|m|conv3|o_data_q[0][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|o_data_q[0][14] , de1soc|m|conv3|o_data_q[0][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|o_data_q[0][15] , de1soc|m|conv3|o_data_q[0][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|o_data_q[0][16] , de1soc|m|conv3|o_data_q[0][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|o_data_q[0][17] , de1soc|m|conv3|o_data_q[0][17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~9 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~9 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add4~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add4~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add5~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add5~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add4~5 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add4~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add5~5 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add5~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add4~9 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add4~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add5~9 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add5~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Add2~26 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Add2~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|Add2~26 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|Add2~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Add1~9 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Add1~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add4~9 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add4~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent|uncompressor|Add2~13 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent|uncompressor|Add2~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add4~13 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add4~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add5~9 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add5~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|Add2~13 , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|Add2~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add5~13 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add5~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|Add1~1 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|Add2~13 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|Add2~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|Add1~5 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|Add1~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Add1~17 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Add1~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add4~17 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add4~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add5~17 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add5~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Add1~21 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Add1~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add5~21 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add5~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add4~21 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add4~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Add1~25 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Add1~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add4~25 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add4~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add5~25 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add5~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Add1~29 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Add1~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add4~29 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add4~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add5~29 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add5~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Add1~33 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Add1~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add4~33 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add4~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add5~33 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add5~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Add1~37 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Add1~37, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|Add2~1 , de1soc|m|conv3|Add2~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|o_valid_q , de1soc|m|conv3|conv2d_top[0].channel|o_valid_q, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|Add2~5 , de1soc|m|conv3|Add2~5, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|Add2~9 , de1soc|m|conv3|Add2~9, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|Add2~13 , de1soc|m|conv3|Add2~13, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|Add2~17 , de1soc|m|conv3|Add2~17, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|Add2~21 , de1soc|m|conv3|Add2~21, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|Add2~25 , de1soc|m|conv3|Add2~25, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|Add2~29 , de1soc|m|conv3|Add2~29, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|Add2~33 , de1soc|m|conv3|Add2~33, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|Add2~37 , de1soc|m|conv3|Add2~37, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|Add2~41 , de1soc|m|conv3|Add2~41, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|Add2~45 , de1soc|m|conv3|Add2~45, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|Add2~49 , de1soc|m|conv3|Add2~49, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|Add2~53 , de1soc|m|conv3|Add2~53, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|Add2~57 , de1soc|m|conv3|Add2~57, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|Add2~61 , de1soc|m|conv3|Add2~61, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|Add2~65 , de1soc|m|conv3|Add2~65, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|Add2~69 , de1soc|m|conv3|Add2~69, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~13 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~13 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add4~13 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add4~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add5~13 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add5~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Add1~13 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Add1~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|Add1~9 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|Add1~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|op_2~1 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|op_2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|op_2~5 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|op_2~5, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|op_2~9 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|op_2~9, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|op_2~13 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|op_2~13, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|Add1~1 , de1soc|m|conv3|Add1~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|Add1~5 , de1soc|m|conv3|Add1~5, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|Add1~9 , de1soc|m|conv3|Add1~9, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|Add1~13 , de1soc|m|conv3|Add1~13, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|Add1~17 , de1soc|m|conv3|Add1~17, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|Add1~21 , de1soc|m|conv3|Add1~21, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|Add1~25 , de1soc|m|conv3|Add1~25, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|Add1~29 , de1soc|m|conv3|Add1~29, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|Add1~33 , de1soc|m|conv3|Add1~33, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|Add1~37 , de1soc|m|conv3|Add1~37, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|Add1~41 , de1soc|m|conv3|Add1~41, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|Add1~45 , de1soc|m|conv3|Add1~45, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|Add1~49 , de1soc|m|conv3|Add1~49, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|Add1~53 , de1soc|m|conv3|Add1~53, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|Add1~57 , de1soc|m|conv3|Add1~57, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|Add1~61 , de1soc|m|conv3|Add1~61, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|Add1~65 , de1soc|m|conv3|Add1~65, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|Add1~69 , de1soc|m|conv3|Add1~69, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~17 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~17 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add4~17 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add4~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add5~17 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add5~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|Add1~13 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|Add1~13, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add1~1 , de1soc|m|conv3|conv2d_top[3].channel|Add1~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add1~5 , de1soc|m|conv3|conv2d_top[3].channel|Add1~5, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add1~9 , de1soc|m|conv3|conv2d_top[3].channel|Add1~9, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add1~13 , de1soc|m|conv3|conv2d_top[3].channel|Add1~13, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add1~17 , de1soc|m|conv3|conv2d_top[3].channel|Add1~17, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add1~21 , de1soc|m|conv3|conv2d_top[3].channel|Add1~21, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add1~25 , de1soc|m|conv3|conv2d_top[3].channel|Add1~25, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add1~29 , de1soc|m|conv3|conv2d_top[3].channel|Add1~29, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add1~33 , de1soc|m|conv3|conv2d_top[3].channel|Add1~33, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add1~37 , de1soc|m|conv3|conv2d_top[3].channel|Add1~37, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add1~41 , de1soc|m|conv3|conv2d_top[3].channel|Add1~41, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add1~45 , de1soc|m|conv3|conv2d_top[3].channel|Add1~45, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add1~49 , de1soc|m|conv3|conv2d_top[3].channel|Add1~49, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add1~53 , de1soc|m|conv3|conv2d_top[3].channel|Add1~53, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add1~57 , de1soc|m|conv3|conv2d_top[3].channel|Add1~57, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add1~61 , de1soc|m|conv3|conv2d_top[3].channel|Add1~61, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add1~65 , de1soc|m|conv3|conv2d_top[3].channel|Add1~65, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add1~69 , de1soc|m|conv3|conv2d_top[3].channel|Add1~69, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~21 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~21 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~21, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add1~1 , de1soc|m|conv3|conv2d_top[2].channel|Add1~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add1~1 , de1soc|m|conv3|conv2d_top[1].channel|Add1~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add1~1 , de1soc|m|conv3|conv2d_top[0].channel|Add1~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add6~1 , de1soc|m|conv3|conv2d_top[3].channel|Add6~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add2~1 , de1soc|m|conv3|conv2d_top[3].channel|Add2~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add1~73 , de1soc|m|conv3|conv2d_top[3].channel|Add1~73, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_last_q , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_last_q, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_valid_q , de1soc|m|conv2|o_valid_q, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|input_done_row_q , de1soc|m|conv3|conv2d_top[0].channel|buffer|input_done_row_q, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|buffer_contents_valid_q , de1soc|m|conv3|conv2d_top[0].channel|buffer|buffer_contents_valid_q, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|output_done_row_q , de1soc|m|conv3|conv2d_top[0].channel|buffer|output_done_row_q, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add1~5 , de1soc|m|conv3|conv2d_top[2].channel|Add1~5, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add1~5 , de1soc|m|conv3|conv2d_top[1].channel|Add1~5, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add1~5 , de1soc|m|conv3|conv2d_top[0].channel|Add1~5, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add6~5 , de1soc|m|conv3|conv2d_top[3].channel|Add6~5, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add2~5 , de1soc|m|conv3|conv2d_top[3].channel|Add2~5, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add1~77 , de1soc|m|conv3|conv2d_top[3].channel|Add1~77, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add1~9 , de1soc|m|conv3|conv2d_top[2].channel|Add1~9, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add1~9 , de1soc|m|conv3|conv2d_top[1].channel|Add1~9, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add1~9 , de1soc|m|conv3|conv2d_top[0].channel|Add1~9, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add6~9 , de1soc|m|conv3|conv2d_top[3].channel|Add6~9, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add2~9 , de1soc|m|conv3|conv2d_top[3].channel|Add2~9, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add1~81 , de1soc|m|conv3|conv2d_top[3].channel|Add1~81, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add1~13 , de1soc|m|conv3|conv2d_top[2].channel|Add1~13, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add1~13 , de1soc|m|conv3|conv2d_top[1].channel|Add1~13, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add1~13 , de1soc|m|conv3|conv2d_top[0].channel|Add1~13, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add6~13 , de1soc|m|conv3|conv2d_top[3].channel|Add6~13, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add2~13 , de1soc|m|conv3|conv2d_top[3].channel|Add2~13, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add1~85 , de1soc|m|conv3|conv2d_top[3].channel|Add1~85, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add1~17 , de1soc|m|conv3|conv2d_top[2].channel|Add1~17, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add1~17 , de1soc|m|conv3|conv2d_top[1].channel|Add1~17, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add1~17 , de1soc|m|conv3|conv2d_top[0].channel|Add1~17, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add6~17 , de1soc|m|conv3|conv2d_top[3].channel|Add6~17, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add2~17 , de1soc|m|conv3|conv2d_top[3].channel|Add2~17, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add1~89 , de1soc|m|conv3|conv2d_top[3].channel|Add1~89, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add1~21 , de1soc|m|conv3|conv2d_top[2].channel|Add1~21, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add1~21 , de1soc|m|conv3|conv2d_top[1].channel|Add1~21, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add1~21 , de1soc|m|conv3|conv2d_top[0].channel|Add1~21, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add6~21 , de1soc|m|conv3|conv2d_top[3].channel|Add6~21, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add2~21 , de1soc|m|conv3|conv2d_top[3].channel|Add2~21, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add1~93 , de1soc|m|conv3|conv2d_top[3].channel|Add1~93, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add1~25 , de1soc|m|conv3|conv2d_top[2].channel|Add1~25, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add1~25 , de1soc|m|conv3|conv2d_top[1].channel|Add1~25, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add1~25 , de1soc|m|conv3|conv2d_top[0].channel|Add1~25, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add6~25 , de1soc|m|conv3|conv2d_top[3].channel|Add6~25, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add2~25 , de1soc|m|conv3|conv2d_top[3].channel|Add2~25, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add1~97 , de1soc|m|conv3|conv2d_top[3].channel|Add1~97, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add1~29 , de1soc|m|conv3|conv2d_top[2].channel|Add1~29, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add1~29 , de1soc|m|conv3|conv2d_top[1].channel|Add1~29, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add1~29 , de1soc|m|conv3|conv2d_top[0].channel|Add1~29, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add6~29 , de1soc|m|conv3|conv2d_top[3].channel|Add6~29, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add2~29 , de1soc|m|conv3|conv2d_top[3].channel|Add2~29, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add1~101 , de1soc|m|conv3|conv2d_top[3].channel|Add1~101, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add1~33 , de1soc|m|conv3|conv2d_top[2].channel|Add1~33, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add1~33 , de1soc|m|conv3|conv2d_top[1].channel|Add1~33, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add1~33 , de1soc|m|conv3|conv2d_top[0].channel|Add1~33, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add6~33 , de1soc|m|conv3|conv2d_top[3].channel|Add6~33, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add2~33 , de1soc|m|conv3|conv2d_top[3].channel|Add2~33, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add1~105 , de1soc|m|conv3|conv2d_top[3].channel|Add1~105, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add1~37 , de1soc|m|conv3|conv2d_top[2].channel|Add1~37, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add1~37 , de1soc|m|conv3|conv2d_top[1].channel|Add1~37, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add1~37 , de1soc|m|conv3|conv2d_top[0].channel|Add1~37, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add6~37 , de1soc|m|conv3|conv2d_top[3].channel|Add6~37, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add2~37 , de1soc|m|conv3|conv2d_top[3].channel|Add2~37, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add1~109 , de1soc|m|conv3|conv2d_top[3].channel|Add1~109, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add1~41 , de1soc|m|conv3|conv2d_top[2].channel|Add1~41, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add1~41 , de1soc|m|conv3|conv2d_top[1].channel|Add1~41, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add1~41 , de1soc|m|conv3|conv2d_top[0].channel|Add1~41, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add6~41 , de1soc|m|conv3|conv2d_top[3].channel|Add6~41, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add2~41 , de1soc|m|conv3|conv2d_top[3].channel|Add2~41, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add1~113 , de1soc|m|conv3|conv2d_top[3].channel|Add1~113, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add1~45 , de1soc|m|conv3|conv2d_top[2].channel|Add1~45, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add1~45 , de1soc|m|conv3|conv2d_top[1].channel|Add1~45, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add1~45 , de1soc|m|conv3|conv2d_top[0].channel|Add1~45, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add6~45 , de1soc|m|conv3|conv2d_top[3].channel|Add6~45, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add2~45 , de1soc|m|conv3|conv2d_top[3].channel|Add2~45, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add1~117 , de1soc|m|conv3|conv2d_top[3].channel|Add1~117, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add1~49 , de1soc|m|conv3|conv2d_top[2].channel|Add1~49, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add1~49 , de1soc|m|conv3|conv2d_top[1].channel|Add1~49, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add1~49 , de1soc|m|conv3|conv2d_top[0].channel|Add1~49, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add6~49 , de1soc|m|conv3|conv2d_top[3].channel|Add6~49, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add2~49 , de1soc|m|conv3|conv2d_top[3].channel|Add2~49, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add1~121 , de1soc|m|conv3|conv2d_top[3].channel|Add1~121, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add1~53 , de1soc|m|conv3|conv2d_top[2].channel|Add1~53, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add1~53 , de1soc|m|conv3|conv2d_top[1].channel|Add1~53, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add1~53 , de1soc|m|conv3|conv2d_top[0].channel|Add1~53, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add6~53 , de1soc|m|conv3|conv2d_top[3].channel|Add6~53, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add2~53 , de1soc|m|conv3|conv2d_top[3].channel|Add2~53, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add1~125 , de1soc|m|conv3|conv2d_top[3].channel|Add1~125, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add1~57 , de1soc|m|conv3|conv2d_top[2].channel|Add1~57, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add1~57 , de1soc|m|conv3|conv2d_top[1].channel|Add1~57, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add1~57 , de1soc|m|conv3|conv2d_top[0].channel|Add1~57, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add6~57 , de1soc|m|conv3|conv2d_top[3].channel|Add6~57, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add2~57 , de1soc|m|conv3|conv2d_top[3].channel|Add2~57, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add1~129 , de1soc|m|conv3|conv2d_top[3].channel|Add1~129, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add1~61 , de1soc|m|conv3|conv2d_top[2].channel|Add1~61, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add1~61 , de1soc|m|conv3|conv2d_top[1].channel|Add1~61, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add1~61 , de1soc|m|conv3|conv2d_top[0].channel|Add1~61, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add6~61 , de1soc|m|conv3|conv2d_top[3].channel|Add6~61, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add2~61 , de1soc|m|conv3|conv2d_top[3].channel|Add2~61, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add1~133 , de1soc|m|conv3|conv2d_top[3].channel|Add1~133, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add1~65 , de1soc|m|conv3|conv2d_top[2].channel|Add1~65, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add1~65 , de1soc|m|conv3|conv2d_top[1].channel|Add1~65, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add1~65 , de1soc|m|conv3|conv2d_top[0].channel|Add1~65, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add6~65 , de1soc|m|conv3|conv2d_top[3].channel|Add6~65, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add2~65 , de1soc|m|conv3|conv2d_top[3].channel|Add2~65, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add1~137 , de1soc|m|conv3|conv2d_top[3].channel|Add1~137, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add1~69 , de1soc|m|conv3|conv2d_top[2].channel|Add1~69, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add1~69 , de1soc|m|conv3|conv2d_top[1].channel|Add1~69, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add1~69 , de1soc|m|conv3|conv2d_top[0].channel|Add1~69, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add6~69 , de1soc|m|conv3|conv2d_top[3].channel|Add6~69, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add2~69 , de1soc|m|conv3|conv2d_top[3].channel|Add2~69, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Add1~141 , de1soc|m|conv3|conv2d_top[3].channel|Add1~141, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add6~1 , de1soc|m|conv3|conv2d_top[2].channel|Add6~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add2~1 , de1soc|m|conv3|conv2d_top[2].channel|Add2~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add1~73 , de1soc|m|conv3|conv2d_top[2].channel|Add1~73, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add6~1 , de1soc|m|conv3|conv2d_top[1].channel|Add6~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add2~1 , de1soc|m|conv3|conv2d_top[1].channel|Add2~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add1~73 , de1soc|m|conv3|conv2d_top[1].channel|Add1~73, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add6~1 , de1soc|m|conv3|conv2d_top[0].channel|Add6~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add2~1 , de1soc|m|conv3|conv2d_top[0].channel|Add2~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add1~73 , de1soc|m|conv3|conv2d_top[0].channel|Add1~73, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_last_q , de1soc|m|conv2|o_last_q, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_valid_q , de1soc|m|conv2|conv2d_top[0].channel|o_valid_q, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|ram_w_row_select_q[0] , de1soc|m|conv3|conv2d_top[0].channel|buffer|ram_w_row_select_q[0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add6~5 , de1soc|m|conv3|conv2d_top[2].channel|Add6~5, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add2~5 , de1soc|m|conv3|conv2d_top[2].channel|Add2~5, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add1~77 , de1soc|m|conv3|conv2d_top[2].channel|Add1~77, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add6~5 , de1soc|m|conv3|conv2d_top[1].channel|Add6~5, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add2~5 , de1soc|m|conv3|conv2d_top[1].channel|Add2~5, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add1~77 , de1soc|m|conv3|conv2d_top[1].channel|Add1~77, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add6~5 , de1soc|m|conv3|conv2d_top[0].channel|Add6~5, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add2~5 , de1soc|m|conv3|conv2d_top[0].channel|Add2~5, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add1~77 , de1soc|m|conv3|conv2d_top[0].channel|Add1~77, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add6~9 , de1soc|m|conv3|conv2d_top[2].channel|Add6~9, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add2~9 , de1soc|m|conv3|conv2d_top[2].channel|Add2~9, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add1~81 , de1soc|m|conv3|conv2d_top[2].channel|Add1~81, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add6~9 , de1soc|m|conv3|conv2d_top[1].channel|Add6~9, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add2~9 , de1soc|m|conv3|conv2d_top[1].channel|Add2~9, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add1~81 , de1soc|m|conv3|conv2d_top[1].channel|Add1~81, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add6~9 , de1soc|m|conv3|conv2d_top[0].channel|Add6~9, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add2~9 , de1soc|m|conv3|conv2d_top[0].channel|Add2~9, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add1~81 , de1soc|m|conv3|conv2d_top[0].channel|Add1~81, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add6~13 , de1soc|m|conv3|conv2d_top[2].channel|Add6~13, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add2~13 , de1soc|m|conv3|conv2d_top[2].channel|Add2~13, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add1~85 , de1soc|m|conv3|conv2d_top[2].channel|Add1~85, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add6~13 , de1soc|m|conv3|conv2d_top[1].channel|Add6~13, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add2~13 , de1soc|m|conv3|conv2d_top[1].channel|Add2~13, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add1~85 , de1soc|m|conv3|conv2d_top[1].channel|Add1~85, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add6~13 , de1soc|m|conv3|conv2d_top[0].channel|Add6~13, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add2~13 , de1soc|m|conv3|conv2d_top[0].channel|Add2~13, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add1~85 , de1soc|m|conv3|conv2d_top[0].channel|Add1~85, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add6~17 , de1soc|m|conv3|conv2d_top[2].channel|Add6~17, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add2~17 , de1soc|m|conv3|conv2d_top[2].channel|Add2~17, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add1~89 , de1soc|m|conv3|conv2d_top[2].channel|Add1~89, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add6~17 , de1soc|m|conv3|conv2d_top[1].channel|Add6~17, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add2~17 , de1soc|m|conv3|conv2d_top[1].channel|Add2~17, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add1~89 , de1soc|m|conv3|conv2d_top[1].channel|Add1~89, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add6~17 , de1soc|m|conv3|conv2d_top[0].channel|Add6~17, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add2~17 , de1soc|m|conv3|conv2d_top[0].channel|Add2~17, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add1~89 , de1soc|m|conv3|conv2d_top[0].channel|Add1~89, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add6~21 , de1soc|m|conv3|conv2d_top[2].channel|Add6~21, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add2~21 , de1soc|m|conv3|conv2d_top[2].channel|Add2~21, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add1~93 , de1soc|m|conv3|conv2d_top[2].channel|Add1~93, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add6~21 , de1soc|m|conv3|conv2d_top[1].channel|Add6~21, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add2~21 , de1soc|m|conv3|conv2d_top[1].channel|Add2~21, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add1~93 , de1soc|m|conv3|conv2d_top[1].channel|Add1~93, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add6~21 , de1soc|m|conv3|conv2d_top[0].channel|Add6~21, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add2~21 , de1soc|m|conv3|conv2d_top[0].channel|Add2~21, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add1~93 , de1soc|m|conv3|conv2d_top[0].channel|Add1~93, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add6~25 , de1soc|m|conv3|conv2d_top[2].channel|Add6~25, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add2~25 , de1soc|m|conv3|conv2d_top[2].channel|Add2~25, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add1~97 , de1soc|m|conv3|conv2d_top[2].channel|Add1~97, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add6~25 , de1soc|m|conv3|conv2d_top[1].channel|Add6~25, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add2~25 , de1soc|m|conv3|conv2d_top[1].channel|Add2~25, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add1~97 , de1soc|m|conv3|conv2d_top[1].channel|Add1~97, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add6~25 , de1soc|m|conv3|conv2d_top[0].channel|Add6~25, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add2~25 , de1soc|m|conv3|conv2d_top[0].channel|Add2~25, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add1~97 , de1soc|m|conv3|conv2d_top[0].channel|Add1~97, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add6~29 , de1soc|m|conv3|conv2d_top[2].channel|Add6~29, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add2~29 , de1soc|m|conv3|conv2d_top[2].channel|Add2~29, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add1~101 , de1soc|m|conv3|conv2d_top[2].channel|Add1~101, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add6~29 , de1soc|m|conv3|conv2d_top[1].channel|Add6~29, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add2~29 , de1soc|m|conv3|conv2d_top[1].channel|Add2~29, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add1~101 , de1soc|m|conv3|conv2d_top[1].channel|Add1~101, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add6~29 , de1soc|m|conv3|conv2d_top[0].channel|Add6~29, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add2~29 , de1soc|m|conv3|conv2d_top[0].channel|Add2~29, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add1~101 , de1soc|m|conv3|conv2d_top[0].channel|Add1~101, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add6~33 , de1soc|m|conv3|conv2d_top[2].channel|Add6~33, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add2~33 , de1soc|m|conv3|conv2d_top[2].channel|Add2~33, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add1~105 , de1soc|m|conv3|conv2d_top[2].channel|Add1~105, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add6~33 , de1soc|m|conv3|conv2d_top[1].channel|Add6~33, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add2~33 , de1soc|m|conv3|conv2d_top[1].channel|Add2~33, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add1~105 , de1soc|m|conv3|conv2d_top[1].channel|Add1~105, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add6~33 , de1soc|m|conv3|conv2d_top[0].channel|Add6~33, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add2~33 , de1soc|m|conv3|conv2d_top[0].channel|Add2~33, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add1~105 , de1soc|m|conv3|conv2d_top[0].channel|Add1~105, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add6~37 , de1soc|m|conv3|conv2d_top[2].channel|Add6~37, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add2~37 , de1soc|m|conv3|conv2d_top[2].channel|Add2~37, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add1~109 , de1soc|m|conv3|conv2d_top[2].channel|Add1~109, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add6~37 , de1soc|m|conv3|conv2d_top[1].channel|Add6~37, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add2~37 , de1soc|m|conv3|conv2d_top[1].channel|Add2~37, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add1~109 , de1soc|m|conv3|conv2d_top[1].channel|Add1~109, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add6~37 , de1soc|m|conv3|conv2d_top[0].channel|Add6~37, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add2~37 , de1soc|m|conv3|conv2d_top[0].channel|Add2~37, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add1~109 , de1soc|m|conv3|conv2d_top[0].channel|Add1~109, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add6~41 , de1soc|m|conv3|conv2d_top[2].channel|Add6~41, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add2~41 , de1soc|m|conv3|conv2d_top[2].channel|Add2~41, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add1~113 , de1soc|m|conv3|conv2d_top[2].channel|Add1~113, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add6~41 , de1soc|m|conv3|conv2d_top[1].channel|Add6~41, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add2~41 , de1soc|m|conv3|conv2d_top[1].channel|Add2~41, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add1~113 , de1soc|m|conv3|conv2d_top[1].channel|Add1~113, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add6~41 , de1soc|m|conv3|conv2d_top[0].channel|Add6~41, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add2~41 , de1soc|m|conv3|conv2d_top[0].channel|Add2~41, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add1~113 , de1soc|m|conv3|conv2d_top[0].channel|Add1~113, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add6~45 , de1soc|m|conv3|conv2d_top[2].channel|Add6~45, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add2~45 , de1soc|m|conv3|conv2d_top[2].channel|Add2~45, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add1~117 , de1soc|m|conv3|conv2d_top[2].channel|Add1~117, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add6~45 , de1soc|m|conv3|conv2d_top[1].channel|Add6~45, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add2~45 , de1soc|m|conv3|conv2d_top[1].channel|Add2~45, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add1~117 , de1soc|m|conv3|conv2d_top[1].channel|Add1~117, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add6~45 , de1soc|m|conv3|conv2d_top[0].channel|Add6~45, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add2~45 , de1soc|m|conv3|conv2d_top[0].channel|Add2~45, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add1~117 , de1soc|m|conv3|conv2d_top[0].channel|Add1~117, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add6~49 , de1soc|m|conv3|conv2d_top[2].channel|Add6~49, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add2~49 , de1soc|m|conv3|conv2d_top[2].channel|Add2~49, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add1~121 , de1soc|m|conv3|conv2d_top[2].channel|Add1~121, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add6~49 , de1soc|m|conv3|conv2d_top[1].channel|Add6~49, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add2~49 , de1soc|m|conv3|conv2d_top[1].channel|Add2~49, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add1~121 , de1soc|m|conv3|conv2d_top[1].channel|Add1~121, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add6~49 , de1soc|m|conv3|conv2d_top[0].channel|Add6~49, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add2~49 , de1soc|m|conv3|conv2d_top[0].channel|Add2~49, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add1~121 , de1soc|m|conv3|conv2d_top[0].channel|Add1~121, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add6~53 , de1soc|m|conv3|conv2d_top[2].channel|Add6~53, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add2~53 , de1soc|m|conv3|conv2d_top[2].channel|Add2~53, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add1~125 , de1soc|m|conv3|conv2d_top[2].channel|Add1~125, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add6~53 , de1soc|m|conv3|conv2d_top[1].channel|Add6~53, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add2~53 , de1soc|m|conv3|conv2d_top[1].channel|Add2~53, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add1~125 , de1soc|m|conv3|conv2d_top[1].channel|Add1~125, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add6~53 , de1soc|m|conv3|conv2d_top[0].channel|Add6~53, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add2~53 , de1soc|m|conv3|conv2d_top[0].channel|Add2~53, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add1~125 , de1soc|m|conv3|conv2d_top[0].channel|Add1~125, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add6~57 , de1soc|m|conv3|conv2d_top[2].channel|Add6~57, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add2~57 , de1soc|m|conv3|conv2d_top[2].channel|Add2~57, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add1~129 , de1soc|m|conv3|conv2d_top[2].channel|Add1~129, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add6~57 , de1soc|m|conv3|conv2d_top[1].channel|Add6~57, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add2~57 , de1soc|m|conv3|conv2d_top[1].channel|Add2~57, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add1~129 , de1soc|m|conv3|conv2d_top[1].channel|Add1~129, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add6~57 , de1soc|m|conv3|conv2d_top[0].channel|Add6~57, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add2~57 , de1soc|m|conv3|conv2d_top[0].channel|Add2~57, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add1~129 , de1soc|m|conv3|conv2d_top[0].channel|Add1~129, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add6~61 , de1soc|m|conv3|conv2d_top[2].channel|Add6~61, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add2~61 , de1soc|m|conv3|conv2d_top[2].channel|Add2~61, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add1~133 , de1soc|m|conv3|conv2d_top[2].channel|Add1~133, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add6~61 , de1soc|m|conv3|conv2d_top[1].channel|Add6~61, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add2~61 , de1soc|m|conv3|conv2d_top[1].channel|Add2~61, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add1~133 , de1soc|m|conv3|conv2d_top[1].channel|Add1~133, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add6~61 , de1soc|m|conv3|conv2d_top[0].channel|Add6~61, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add2~61 , de1soc|m|conv3|conv2d_top[0].channel|Add2~61, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add1~133 , de1soc|m|conv3|conv2d_top[0].channel|Add1~133, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add6~65 , de1soc|m|conv3|conv2d_top[2].channel|Add6~65, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add2~65 , de1soc|m|conv3|conv2d_top[2].channel|Add2~65, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add1~137 , de1soc|m|conv3|conv2d_top[2].channel|Add1~137, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add6~65 , de1soc|m|conv3|conv2d_top[1].channel|Add6~65, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add2~65 , de1soc|m|conv3|conv2d_top[1].channel|Add2~65, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add1~137 , de1soc|m|conv3|conv2d_top[1].channel|Add1~137, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add6~65 , de1soc|m|conv3|conv2d_top[0].channel|Add6~65, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add2~65 , de1soc|m|conv3|conv2d_top[0].channel|Add2~65, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add1~137 , de1soc|m|conv3|conv2d_top[0].channel|Add1~137, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add6~69 , de1soc|m|conv3|conv2d_top[2].channel|Add6~69, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add2~69 , de1soc|m|conv3|conv2d_top[2].channel|Add2~69, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Add1~141 , de1soc|m|conv3|conv2d_top[2].channel|Add1~141, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add6~69 , de1soc|m|conv3|conv2d_top[1].channel|Add6~69, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add2~69 , de1soc|m|conv3|conv2d_top[1].channel|Add2~69, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Add1~141 , de1soc|m|conv3|conv2d_top[1].channel|Add1~141, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add6~69 , de1soc|m|conv3|conv2d_top[0].channel|Add6~69, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add2~69 , de1soc|m|conv3|conv2d_top[0].channel|Add2~69, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add1~141 , de1soc|m|conv3|conv2d_top[0].channel|Add1~141, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|input_done_row_q , de1soc|m|conv1|conv2d_top[0].channel|buffer|input_done_row_q, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_last_q , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_last_q, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Mult8~8 , de1soc|m|conv3|conv2d_top[3].channel|Mult8~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Mult7~8 , de1soc|m|conv3|conv2d_top[3].channel|Mult7~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Mult6~8 , de1soc|m|conv3|conv2d_top[3].channel|Mult6~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Mult5~8 , de1soc|m|conv3|conv2d_top[3].channel|Mult5~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Mult4~8 , de1soc|m|conv3|conv2d_top[3].channel|Mult4~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Mult3~8 , de1soc|m|conv3|conv2d_top[3].channel|Mult3~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Mult2~8 , de1soc|m|conv3|conv2d_top[3].channel|Mult2~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Mult1~8 , de1soc|m|conv3|conv2d_top[3].channel|Mult1~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Mult0~8 , de1soc|m|conv3|conv2d_top[3].channel|Mult0~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|buffer_contents_valid_q , de1soc|m|conv1|conv2d_top[0].channel|buffer|buffer_contents_valid_q, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|output_done_row_q , de1soc|m|conv1|conv2d_top[0].channel|buffer|output_done_row_q, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_valid_q , de1soc|m|conv1|conv2d_top[0].channel|o_valid_q, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_last_q , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_last_q, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|input_done_row_q , de1soc|m|conv2|conv2d_top[0].channel|buffer|input_done_row_q, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Mult8~8 , de1soc|m|conv3|conv2d_top[2].channel|Mult8~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Mult7~8 , de1soc|m|conv3|conv2d_top[2].channel|Mult7~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Mult6~8 , de1soc|m|conv3|conv2d_top[2].channel|Mult6~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Mult5~8 , de1soc|m|conv3|conv2d_top[2].channel|Mult5~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Mult4~8 , de1soc|m|conv3|conv2d_top[2].channel|Mult4~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Mult3~8 , de1soc|m|conv3|conv2d_top[2].channel|Mult3~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Mult2~8 , de1soc|m|conv3|conv2d_top[2].channel|Mult2~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Mult1~8 , de1soc|m|conv3|conv2d_top[2].channel|Mult1~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|Mult0~8 , de1soc|m|conv3|conv2d_top[2].channel|Mult0~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Mult8~8 , de1soc|m|conv3|conv2d_top[1].channel|Mult8~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Mult7~8 , de1soc|m|conv3|conv2d_top[1].channel|Mult7~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Mult6~8 , de1soc|m|conv3|conv2d_top[1].channel|Mult6~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Mult5~8 , de1soc|m|conv3|conv2d_top[1].channel|Mult5~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Mult4~8 , de1soc|m|conv3|conv2d_top[1].channel|Mult4~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Mult3~8 , de1soc|m|conv3|conv2d_top[1].channel|Mult3~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Mult2~8 , de1soc|m|conv3|conv2d_top[1].channel|Mult2~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Mult1~8 , de1soc|m|conv3|conv2d_top[1].channel|Mult1~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|Mult0~8 , de1soc|m|conv3|conv2d_top[1].channel|Mult0~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Mult8~8 , de1soc|m|conv3|conv2d_top[0].channel|Mult8~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Mult7~8 , de1soc|m|conv3|conv2d_top[0].channel|Mult7~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Mult6~8 , de1soc|m|conv3|conv2d_top[0].channel|Mult6~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Mult5~8 , de1soc|m|conv3|conv2d_top[0].channel|Mult5~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Mult4~8 , de1soc|m|conv3|conv2d_top[0].channel|Mult4~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Mult3~8 , de1soc|m|conv3|conv2d_top[0].channel|Mult3~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Mult2~8 , de1soc|m|conv3|conv2d_top[0].channel|Mult2~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Mult1~8 , de1soc|m|conv3|conv2d_top[0].channel|Mult1~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Mult0~8 , de1soc|m|conv3|conv2d_top[0].channel|Mult0~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_valid_q , de1soc|m|conv1|o_valid_q, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|buffer_contents_valid_q , de1soc|m|conv2|conv2d_top[0].channel|buffer|buffer_contents_valid_q, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|output_done_row_q , de1soc|m|conv2|conv2d_top[0].channel|buffer|output_done_row_q, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|ram_w_row_select_q[0] , de1soc|m|conv1|conv2d_top[0].channel|buffer|ram_w_row_select_q[0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_last_q , de1soc|m|conv1|o_last_q, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][0] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][1] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][2] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][3] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][4] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][5] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][6] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][7] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][8] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][9] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][10] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][11] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][12] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][13] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][14] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][15] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][16] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][17] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|ram_w_row_select_q[0] , de1soc|m|conv2|conv2d_top[0].channel|buffer|ram_w_row_select_q[0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][0] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][1] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][2] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][3] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][4] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][5] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][6] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][7] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][8] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][9] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][10] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][11] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][12] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][13] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][14] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][15] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][16] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][17] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][0] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][1] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][2] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][3] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][4] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][5] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][6] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][7] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][8] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][9] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][10] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][11] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][12] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][13] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][14] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][15] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][16] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][17] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[3][0] , de1soc|m|conv2|o_data_q[3][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[3][1] , de1soc|m|conv2|o_data_q[3][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[3][2] , de1soc|m|conv2|o_data_q[3][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[3][3] , de1soc|m|conv2|o_data_q[3][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[3][4] , de1soc|m|conv2|o_data_q[3][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[3][5] , de1soc|m|conv2|o_data_q[3][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[3][6] , de1soc|m|conv2|o_data_q[3][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[3][7] , de1soc|m|conv2|o_data_q[3][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[3][8] , de1soc|m|conv2|o_data_q[3][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[3][9] , de1soc|m|conv2|o_data_q[3][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[3][10] , de1soc|m|conv2|o_data_q[3][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[3][11] , de1soc|m|conv2|o_data_q[3][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[3][12] , de1soc|m|conv2|o_data_q[3][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[3][13] , de1soc|m|conv2|o_data_q[3][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[3][14] , de1soc|m|conv2|o_data_q[3][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[3][15] , de1soc|m|conv2|o_data_q[3][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[3][16] , de1soc|m|conv2|o_data_q[3][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[3][17] , de1soc|m|conv2|o_data_q[3][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[2][0] , de1soc|m|conv2|o_data_q[2][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[2][1] , de1soc|m|conv2|o_data_q[2][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[2][2] , de1soc|m|conv2|o_data_q[2][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[2][3] , de1soc|m|conv2|o_data_q[2][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[2][4] , de1soc|m|conv2|o_data_q[2][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[2][5] , de1soc|m|conv2|o_data_q[2][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[2][6] , de1soc|m|conv2|o_data_q[2][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[2][7] , de1soc|m|conv2|o_data_q[2][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[2][8] , de1soc|m|conv2|o_data_q[2][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[2][9] , de1soc|m|conv2|o_data_q[2][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[2][10] , de1soc|m|conv2|o_data_q[2][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[2][11] , de1soc|m|conv2|o_data_q[2][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[2][12] , de1soc|m|conv2|o_data_q[2][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[2][13] , de1soc|m|conv2|o_data_q[2][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[2][14] , de1soc|m|conv2|o_data_q[2][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[2][15] , de1soc|m|conv2|o_data_q[2][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[2][16] , de1soc|m|conv2|o_data_q[2][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[2][17] , de1soc|m|conv2|o_data_q[2][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|buffer_rams[0].line_ram|ram_rtl_0|auto_generated|ram_block1a0 , de1soc|m|conv3|conv2d_top[2].channel|buffer|buffer_rams[0].line_ram|ram_rtl_0|auto_generated|ram_block1a0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|buffer_rams[1].line_ram|ram_rtl_0|auto_generated|ram_block1a0 , de1soc|m|conv3|conv2d_top[2].channel|buffer|buffer_rams[1].line_ram|ram_rtl_0|auto_generated|ram_block1a0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[1][0] , de1soc|m|conv2|o_data_q[1][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[1][1] , de1soc|m|conv2|o_data_q[1][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[1][2] , de1soc|m|conv2|o_data_q[1][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[1][3] , de1soc|m|conv2|o_data_q[1][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[1][4] , de1soc|m|conv2|o_data_q[1][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[1][5] , de1soc|m|conv2|o_data_q[1][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[1][6] , de1soc|m|conv2|o_data_q[1][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[1][7] , de1soc|m|conv2|o_data_q[1][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[1][8] , de1soc|m|conv2|o_data_q[1][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[1][9] , de1soc|m|conv2|o_data_q[1][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[1][10] , de1soc|m|conv2|o_data_q[1][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[1][11] , de1soc|m|conv2|o_data_q[1][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[1][12] , de1soc|m|conv2|o_data_q[1][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[1][13] , de1soc|m|conv2|o_data_q[1][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[1][14] , de1soc|m|conv2|o_data_q[1][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[1][15] , de1soc|m|conv2|o_data_q[1][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[1][16] , de1soc|m|conv2|o_data_q[1][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[1][17] , de1soc|m|conv2|o_data_q[1][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|buffer_rams[1].line_ram|ram_rtl_0|auto_generated|ram_block1a0 , de1soc|m|conv3|conv2d_top[1].channel|buffer|buffer_rams[1].line_ram|ram_rtl_0|auto_generated|ram_block1a0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|buffer_rams[0].line_ram|ram_rtl_0|auto_generated|ram_block1a0 , de1soc|m|conv3|conv2d_top[1].channel|buffer|buffer_rams[0].line_ram|ram_rtl_0|auto_generated|ram_block1a0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[0][0] , de1soc|m|conv2|o_data_q[0][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[0][1] , de1soc|m|conv2|o_data_q[0][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[0][2] , de1soc|m|conv2|o_data_q[0][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[0][3] , de1soc|m|conv2|o_data_q[0][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[0][4] , de1soc|m|conv2|o_data_q[0][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[0][5] , de1soc|m|conv2|o_data_q[0][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[0][6] , de1soc|m|conv2|o_data_q[0][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[0][7] , de1soc|m|conv2|o_data_q[0][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[0][8] , de1soc|m|conv2|o_data_q[0][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[0][9] , de1soc|m|conv2|o_data_q[0][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[0][10] , de1soc|m|conv2|o_data_q[0][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[0][11] , de1soc|m|conv2|o_data_q[0][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[0][12] , de1soc|m|conv2|o_data_q[0][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[0][13] , de1soc|m|conv2|o_data_q[0][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[0][14] , de1soc|m|conv2|o_data_q[0][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[0][15] , de1soc|m|conv2|o_data_q[0][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[0][16] , de1soc|m|conv2|o_data_q[0][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[0][17] , de1soc|m|conv2|o_data_q[0][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|buffer_rams[1].line_ram|ram_rtl_0|auto_generated|ram_block1a0 , de1soc|m|conv3|conv2d_top[0].channel|buffer|buffer_rams[1].line_ram|ram_rtl_0|auto_generated|ram_block1a0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|buffer_rams[0].line_ram|ram_rtl_0|auto_generated|ram_block1a0 , de1soc|m|conv3|conv2d_top[0].channel|buffer|buffer_rams[0].line_ram|ram_rtl_0|auto_generated|ram_block1a0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add14~1 , de1soc|m|conv2|Add14~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add14~5 , de1soc|m|conv2|Add14~5, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add14~9 , de1soc|m|conv2|Add14~9, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add14~13 , de1soc|m|conv2|Add14~13, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add14~17 , de1soc|m|conv2|Add14~17, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add14~21 , de1soc|m|conv2|Add14~21, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add14~25 , de1soc|m|conv2|Add14~25, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add14~29 , de1soc|m|conv2|Add14~29, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add14~33 , de1soc|m|conv2|Add14~33, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add14~37 , de1soc|m|conv2|Add14~37, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add14~41 , de1soc|m|conv2|Add14~41, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add14~45 , de1soc|m|conv2|Add14~45, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add14~49 , de1soc|m|conv2|Add14~49, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add14~53 , de1soc|m|conv2|Add14~53, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add14~57 , de1soc|m|conv2|Add14~57, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add14~61 , de1soc|m|conv2|Add14~61, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add14~65 , de1soc|m|conv2|Add14~65, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add14~69 , de1soc|m|conv2|Add14~69, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add10~1 , de1soc|m|conv2|Add10~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add10~5 , de1soc|m|conv2|Add10~5, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add10~9 , de1soc|m|conv2|Add10~9, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add10~13 , de1soc|m|conv2|Add10~13, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add10~17 , de1soc|m|conv2|Add10~17, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add10~21 , de1soc|m|conv2|Add10~21, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add10~25 , de1soc|m|conv2|Add10~25, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add10~29 , de1soc|m|conv2|Add10~29, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add10~33 , de1soc|m|conv2|Add10~33, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add10~37 , de1soc|m|conv2|Add10~37, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add10~41 , de1soc|m|conv2|Add10~41, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add10~45 , de1soc|m|conv2|Add10~45, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add10~49 , de1soc|m|conv2|Add10~49, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add10~53 , de1soc|m|conv2|Add10~53, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add10~57 , de1soc|m|conv2|Add10~57, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add10~61 , de1soc|m|conv2|Add10~61, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add10~65 , de1soc|m|conv2|Add10~65, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add10~69 , de1soc|m|conv2|Add10~69, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add6~1 , de1soc|m|conv2|Add6~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add6~5 , de1soc|m|conv2|Add6~5, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add6~9 , de1soc|m|conv2|Add6~9, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add6~13 , de1soc|m|conv2|Add6~13, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add6~17 , de1soc|m|conv2|Add6~17, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add6~21 , de1soc|m|conv2|Add6~21, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add6~25 , de1soc|m|conv2|Add6~25, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add6~29 , de1soc|m|conv2|Add6~29, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add6~33 , de1soc|m|conv2|Add6~33, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add6~37 , de1soc|m|conv2|Add6~37, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add6~41 , de1soc|m|conv2|Add6~41, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add6~45 , de1soc|m|conv2|Add6~45, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add6~49 , de1soc|m|conv2|Add6~49, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add6~53 , de1soc|m|conv2|Add6~53, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add6~57 , de1soc|m|conv2|Add6~57, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add6~61 , de1soc|m|conv2|Add6~61, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add6~65 , de1soc|m|conv2|Add6~65, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add6~69 , de1soc|m|conv2|Add6~69, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add2~1 , de1soc|m|conv2|Add2~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add2~5 , de1soc|m|conv2|Add2~5, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add2~9 , de1soc|m|conv2|Add2~9, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add2~13 , de1soc|m|conv2|Add2~13, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add2~17 , de1soc|m|conv2|Add2~17, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add2~21 , de1soc|m|conv2|Add2~21, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add2~25 , de1soc|m|conv2|Add2~25, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add2~29 , de1soc|m|conv2|Add2~29, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add2~33 , de1soc|m|conv2|Add2~33, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add2~37 , de1soc|m|conv2|Add2~37, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add2~41 , de1soc|m|conv2|Add2~41, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add2~45 , de1soc|m|conv2|Add2~45, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add2~49 , de1soc|m|conv2|Add2~49, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add2~53 , de1soc|m|conv2|Add2~53, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add2~57 , de1soc|m|conv2|Add2~57, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add2~61 , de1soc|m|conv2|Add2~61, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add2~65 , de1soc|m|conv2|Add2~65, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add2~69 , de1soc|m|conv2|Add2~69, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add13~1 , de1soc|m|conv2|Add13~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add13~5 , de1soc|m|conv2|Add13~5, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add13~9 , de1soc|m|conv2|Add13~9, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add13~13 , de1soc|m|conv2|Add13~13, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add13~17 , de1soc|m|conv2|Add13~17, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add13~21 , de1soc|m|conv2|Add13~21, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add13~25 , de1soc|m|conv2|Add13~25, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add13~29 , de1soc|m|conv2|Add13~29, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add13~33 , de1soc|m|conv2|Add13~33, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add13~37 , de1soc|m|conv2|Add13~37, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add13~41 , de1soc|m|conv2|Add13~41, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add13~45 , de1soc|m|conv2|Add13~45, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add13~49 , de1soc|m|conv2|Add13~49, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add13~53 , de1soc|m|conv2|Add13~53, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add13~57 , de1soc|m|conv2|Add13~57, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add13~61 , de1soc|m|conv2|Add13~61, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add13~65 , de1soc|m|conv2|Add13~65, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add13~69 , de1soc|m|conv2|Add13~69, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add9~1 , de1soc|m|conv2|Add9~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add9~5 , de1soc|m|conv2|Add9~5, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add9~9 , de1soc|m|conv2|Add9~9, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add9~13 , de1soc|m|conv2|Add9~13, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add9~17 , de1soc|m|conv2|Add9~17, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add9~21 , de1soc|m|conv2|Add9~21, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add9~25 , de1soc|m|conv2|Add9~25, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add9~29 , de1soc|m|conv2|Add9~29, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add9~33 , de1soc|m|conv2|Add9~33, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add9~37 , de1soc|m|conv2|Add9~37, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add9~41 , de1soc|m|conv2|Add9~41, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add9~45 , de1soc|m|conv2|Add9~45, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add9~49 , de1soc|m|conv2|Add9~49, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add9~53 , de1soc|m|conv2|Add9~53, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add9~57 , de1soc|m|conv2|Add9~57, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add9~61 , de1soc|m|conv2|Add9~61, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add9~65 , de1soc|m|conv2|Add9~65, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add9~69 , de1soc|m|conv2|Add9~69, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add5~1 , de1soc|m|conv2|Add5~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add5~5 , de1soc|m|conv2|Add5~5, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add5~9 , de1soc|m|conv2|Add5~9, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add5~13 , de1soc|m|conv2|Add5~13, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add5~17 , de1soc|m|conv2|Add5~17, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add5~21 , de1soc|m|conv2|Add5~21, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add5~25 , de1soc|m|conv2|Add5~25, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add5~29 , de1soc|m|conv2|Add5~29, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add5~33 , de1soc|m|conv2|Add5~33, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add5~37 , de1soc|m|conv2|Add5~37, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add5~41 , de1soc|m|conv2|Add5~41, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add5~45 , de1soc|m|conv2|Add5~45, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add5~49 , de1soc|m|conv2|Add5~49, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add5~53 , de1soc|m|conv2|Add5~53, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add5~57 , de1soc|m|conv2|Add5~57, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add5~61 , de1soc|m|conv2|Add5~61, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add5~65 , de1soc|m|conv2|Add5~65, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add5~69 , de1soc|m|conv2|Add5~69, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add1~1 , de1soc|m|conv2|Add1~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add1~5 , de1soc|m|conv2|Add1~5, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add1~9 , de1soc|m|conv2|Add1~9, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add1~13 , de1soc|m|conv2|Add1~13, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add1~17 , de1soc|m|conv2|Add1~17, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add1~21 , de1soc|m|conv2|Add1~21, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add1~25 , de1soc|m|conv2|Add1~25, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add1~29 , de1soc|m|conv2|Add1~29, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add1~33 , de1soc|m|conv2|Add1~33, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add1~37 , de1soc|m|conv2|Add1~37, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add1~41 , de1soc|m|conv2|Add1~41, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add1~45 , de1soc|m|conv2|Add1~45, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add1~49 , de1soc|m|conv2|Add1~49, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add1~53 , de1soc|m|conv2|Add1~53, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add1~57 , de1soc|m|conv2|Add1~57, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add1~61 , de1soc|m|conv2|Add1~61, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add1~65 , de1soc|m|conv2|Add1~65, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|Add1~69 , de1soc|m|conv2|Add1~69, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add1~1 , de1soc|m|conv2|conv2d_top[3].channel|Add1~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add1~5 , de1soc|m|conv2|conv2d_top[3].channel|Add1~5, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add1~9 , de1soc|m|conv2|conv2d_top[3].channel|Add1~9, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add1~13 , de1soc|m|conv2|conv2d_top[3].channel|Add1~13, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add1~17 , de1soc|m|conv2|conv2d_top[3].channel|Add1~17, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add1~21 , de1soc|m|conv2|conv2d_top[3].channel|Add1~21, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add1~25 , de1soc|m|conv2|conv2d_top[3].channel|Add1~25, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add1~29 , de1soc|m|conv2|conv2d_top[3].channel|Add1~29, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add1~33 , de1soc|m|conv2|conv2d_top[3].channel|Add1~33, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add1~37 , de1soc|m|conv2|conv2d_top[3].channel|Add1~37, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add1~41 , de1soc|m|conv2|conv2d_top[3].channel|Add1~41, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add1~45 , de1soc|m|conv2|conv2d_top[3].channel|Add1~45, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add1~49 , de1soc|m|conv2|conv2d_top[3].channel|Add1~49, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add1~53 , de1soc|m|conv2|conv2d_top[3].channel|Add1~53, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add1~57 , de1soc|m|conv2|conv2d_top[3].channel|Add1~57, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add1~61 , de1soc|m|conv2|conv2d_top[3].channel|Add1~61, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add1~65 , de1soc|m|conv2|conv2d_top[3].channel|Add1~65, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add1~69 , de1soc|m|conv2|conv2d_top[3].channel|Add1~69, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add1~1 , de1soc|m|conv2|conv2d_top[2].channel|Add1~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add1~1 , de1soc|m|conv2|conv2d_top[1].channel|Add1~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add1~1 , de1soc|m|conv2|conv2d_top[0].channel|Add1~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add6~1 , de1soc|m|conv2|conv2d_top[3].channel|Add6~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add2~1 , de1soc|m|conv2|conv2d_top[3].channel|Add2~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add1~73 , de1soc|m|conv2|conv2d_top[3].channel|Add1~73, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add1~5 , de1soc|m|conv2|conv2d_top[2].channel|Add1~5, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add1~5 , de1soc|m|conv2|conv2d_top[1].channel|Add1~5, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add1~5 , de1soc|m|conv2|conv2d_top[0].channel|Add1~5, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add6~5 , de1soc|m|conv2|conv2d_top[3].channel|Add6~5, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add2~5 , de1soc|m|conv2|conv2d_top[3].channel|Add2~5, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add1~77 , de1soc|m|conv2|conv2d_top[3].channel|Add1~77, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add1~9 , de1soc|m|conv2|conv2d_top[2].channel|Add1~9, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add1~9 , de1soc|m|conv2|conv2d_top[1].channel|Add1~9, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add1~9 , de1soc|m|conv2|conv2d_top[0].channel|Add1~9, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add6~9 , de1soc|m|conv2|conv2d_top[3].channel|Add6~9, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add2~9 , de1soc|m|conv2|conv2d_top[3].channel|Add2~9, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add1~81 , de1soc|m|conv2|conv2d_top[3].channel|Add1~81, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add1~13 , de1soc|m|conv2|conv2d_top[2].channel|Add1~13, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add1~13 , de1soc|m|conv2|conv2d_top[1].channel|Add1~13, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add1~13 , de1soc|m|conv2|conv2d_top[0].channel|Add1~13, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add6~13 , de1soc|m|conv2|conv2d_top[3].channel|Add6~13, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add2~13 , de1soc|m|conv2|conv2d_top[3].channel|Add2~13, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add1~85 , de1soc|m|conv2|conv2d_top[3].channel|Add1~85, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add1~17 , de1soc|m|conv2|conv2d_top[2].channel|Add1~17, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add1~17 , de1soc|m|conv2|conv2d_top[1].channel|Add1~17, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add1~17 , de1soc|m|conv2|conv2d_top[0].channel|Add1~17, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add6~17 , de1soc|m|conv2|conv2d_top[3].channel|Add6~17, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add2~17 , de1soc|m|conv2|conv2d_top[3].channel|Add2~17, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add1~89 , de1soc|m|conv2|conv2d_top[3].channel|Add1~89, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add1~21 , de1soc|m|conv2|conv2d_top[2].channel|Add1~21, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add1~21 , de1soc|m|conv2|conv2d_top[1].channel|Add1~21, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add1~21 , de1soc|m|conv2|conv2d_top[0].channel|Add1~21, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add6~21 , de1soc|m|conv2|conv2d_top[3].channel|Add6~21, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add2~21 , de1soc|m|conv2|conv2d_top[3].channel|Add2~21, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add1~93 , de1soc|m|conv2|conv2d_top[3].channel|Add1~93, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add1~25 , de1soc|m|conv2|conv2d_top[2].channel|Add1~25, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add1~25 , de1soc|m|conv2|conv2d_top[1].channel|Add1~25, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add1~25 , de1soc|m|conv2|conv2d_top[0].channel|Add1~25, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add6~25 , de1soc|m|conv2|conv2d_top[3].channel|Add6~25, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add2~25 , de1soc|m|conv2|conv2d_top[3].channel|Add2~25, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add1~97 , de1soc|m|conv2|conv2d_top[3].channel|Add1~97, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add1~29 , de1soc|m|conv2|conv2d_top[2].channel|Add1~29, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add1~29 , de1soc|m|conv2|conv2d_top[1].channel|Add1~29, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add1~29 , de1soc|m|conv2|conv2d_top[0].channel|Add1~29, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add6~29 , de1soc|m|conv2|conv2d_top[3].channel|Add6~29, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add2~29 , de1soc|m|conv2|conv2d_top[3].channel|Add2~29, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add1~101 , de1soc|m|conv2|conv2d_top[3].channel|Add1~101, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add1~33 , de1soc|m|conv2|conv2d_top[2].channel|Add1~33, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add1~33 , de1soc|m|conv2|conv2d_top[1].channel|Add1~33, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add1~33 , de1soc|m|conv2|conv2d_top[0].channel|Add1~33, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add6~33 , de1soc|m|conv2|conv2d_top[3].channel|Add6~33, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add2~33 , de1soc|m|conv2|conv2d_top[3].channel|Add2~33, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add1~105 , de1soc|m|conv2|conv2d_top[3].channel|Add1~105, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add1~37 , de1soc|m|conv2|conv2d_top[2].channel|Add1~37, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add1~37 , de1soc|m|conv2|conv2d_top[1].channel|Add1~37, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add1~37 , de1soc|m|conv2|conv2d_top[0].channel|Add1~37, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add6~37 , de1soc|m|conv2|conv2d_top[3].channel|Add6~37, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add2~37 , de1soc|m|conv2|conv2d_top[3].channel|Add2~37, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add1~109 , de1soc|m|conv2|conv2d_top[3].channel|Add1~109, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add1~41 , de1soc|m|conv2|conv2d_top[2].channel|Add1~41, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add1~41 , de1soc|m|conv2|conv2d_top[1].channel|Add1~41, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add1~41 , de1soc|m|conv2|conv2d_top[0].channel|Add1~41, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add6~41 , de1soc|m|conv2|conv2d_top[3].channel|Add6~41, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add2~41 , de1soc|m|conv2|conv2d_top[3].channel|Add2~41, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add1~113 , de1soc|m|conv2|conv2d_top[3].channel|Add1~113, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add1~45 , de1soc|m|conv2|conv2d_top[2].channel|Add1~45, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add1~45 , de1soc|m|conv2|conv2d_top[1].channel|Add1~45, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add1~45 , de1soc|m|conv2|conv2d_top[0].channel|Add1~45, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add6~45 , de1soc|m|conv2|conv2d_top[3].channel|Add6~45, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add2~45 , de1soc|m|conv2|conv2d_top[3].channel|Add2~45, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add1~117 , de1soc|m|conv2|conv2d_top[3].channel|Add1~117, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add1~49 , de1soc|m|conv2|conv2d_top[2].channel|Add1~49, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add1~49 , de1soc|m|conv2|conv2d_top[1].channel|Add1~49, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add1~49 , de1soc|m|conv2|conv2d_top[0].channel|Add1~49, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add6~49 , de1soc|m|conv2|conv2d_top[3].channel|Add6~49, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add2~49 , de1soc|m|conv2|conv2d_top[3].channel|Add2~49, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add1~121 , de1soc|m|conv2|conv2d_top[3].channel|Add1~121, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add1~53 , de1soc|m|conv2|conv2d_top[2].channel|Add1~53, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add1~53 , de1soc|m|conv2|conv2d_top[1].channel|Add1~53, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add1~53 , de1soc|m|conv2|conv2d_top[0].channel|Add1~53, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add6~53 , de1soc|m|conv2|conv2d_top[3].channel|Add6~53, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add2~53 , de1soc|m|conv2|conv2d_top[3].channel|Add2~53, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add1~125 , de1soc|m|conv2|conv2d_top[3].channel|Add1~125, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add1~57 , de1soc|m|conv2|conv2d_top[2].channel|Add1~57, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add1~57 , de1soc|m|conv2|conv2d_top[1].channel|Add1~57, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add1~57 , de1soc|m|conv2|conv2d_top[0].channel|Add1~57, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add6~57 , de1soc|m|conv2|conv2d_top[3].channel|Add6~57, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add2~57 , de1soc|m|conv2|conv2d_top[3].channel|Add2~57, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add1~129 , de1soc|m|conv2|conv2d_top[3].channel|Add1~129, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add1~61 , de1soc|m|conv2|conv2d_top[2].channel|Add1~61, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add1~61 , de1soc|m|conv2|conv2d_top[1].channel|Add1~61, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add1~61 , de1soc|m|conv2|conv2d_top[0].channel|Add1~61, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add6~61 , de1soc|m|conv2|conv2d_top[3].channel|Add6~61, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add2~61 , de1soc|m|conv2|conv2d_top[3].channel|Add2~61, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add1~133 , de1soc|m|conv2|conv2d_top[3].channel|Add1~133, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add1~65 , de1soc|m|conv2|conv2d_top[2].channel|Add1~65, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add1~65 , de1soc|m|conv2|conv2d_top[1].channel|Add1~65, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add1~65 , de1soc|m|conv2|conv2d_top[0].channel|Add1~65, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add6~65 , de1soc|m|conv2|conv2d_top[3].channel|Add6~65, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add2~65 , de1soc|m|conv2|conv2d_top[3].channel|Add2~65, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add1~137 , de1soc|m|conv2|conv2d_top[3].channel|Add1~137, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add1~69 , de1soc|m|conv2|conv2d_top[2].channel|Add1~69, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add1~69 , de1soc|m|conv2|conv2d_top[1].channel|Add1~69, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add1~69 , de1soc|m|conv2|conv2d_top[0].channel|Add1~69, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add6~69 , de1soc|m|conv2|conv2d_top[3].channel|Add6~69, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add2~69 , de1soc|m|conv2|conv2d_top[3].channel|Add2~69, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Add1~141 , de1soc|m|conv2|conv2d_top[3].channel|Add1~141, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add6~1 , de1soc|m|conv2|conv2d_top[2].channel|Add6~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add2~1 , de1soc|m|conv2|conv2d_top[2].channel|Add2~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add1~73 , de1soc|m|conv2|conv2d_top[2].channel|Add1~73, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add6~1 , de1soc|m|conv2|conv2d_top[1].channel|Add6~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add2~1 , de1soc|m|conv2|conv2d_top[1].channel|Add2~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add1~73 , de1soc|m|conv2|conv2d_top[1].channel|Add1~73, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add6~1 , de1soc|m|conv2|conv2d_top[0].channel|Add6~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add2~1 , de1soc|m|conv2|conv2d_top[0].channel|Add2~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add1~73 , de1soc|m|conv2|conv2d_top[0].channel|Add1~73, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add6~5 , de1soc|m|conv2|conv2d_top[2].channel|Add6~5, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add2~5 , de1soc|m|conv2|conv2d_top[2].channel|Add2~5, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add1~77 , de1soc|m|conv2|conv2d_top[2].channel|Add1~77, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add6~5 , de1soc|m|conv2|conv2d_top[1].channel|Add6~5, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add2~5 , de1soc|m|conv2|conv2d_top[1].channel|Add2~5, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add1~77 , de1soc|m|conv2|conv2d_top[1].channel|Add1~77, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add6~5 , de1soc|m|conv2|conv2d_top[0].channel|Add6~5, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add2~5 , de1soc|m|conv2|conv2d_top[0].channel|Add2~5, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add1~77 , de1soc|m|conv2|conv2d_top[0].channel|Add1~77, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add6~9 , de1soc|m|conv2|conv2d_top[2].channel|Add6~9, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add2~9 , de1soc|m|conv2|conv2d_top[2].channel|Add2~9, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add1~81 , de1soc|m|conv2|conv2d_top[2].channel|Add1~81, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add6~9 , de1soc|m|conv2|conv2d_top[1].channel|Add6~9, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add2~9 , de1soc|m|conv2|conv2d_top[1].channel|Add2~9, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add1~81 , de1soc|m|conv2|conv2d_top[1].channel|Add1~81, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add6~9 , de1soc|m|conv2|conv2d_top[0].channel|Add6~9, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add2~9 , de1soc|m|conv2|conv2d_top[0].channel|Add2~9, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add1~81 , de1soc|m|conv2|conv2d_top[0].channel|Add1~81, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add6~13 , de1soc|m|conv2|conv2d_top[2].channel|Add6~13, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add2~13 , de1soc|m|conv2|conv2d_top[2].channel|Add2~13, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add1~85 , de1soc|m|conv2|conv2d_top[2].channel|Add1~85, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add6~13 , de1soc|m|conv2|conv2d_top[1].channel|Add6~13, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add2~13 , de1soc|m|conv2|conv2d_top[1].channel|Add2~13, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add1~85 , de1soc|m|conv2|conv2d_top[1].channel|Add1~85, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add6~13 , de1soc|m|conv2|conv2d_top[0].channel|Add6~13, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add2~13 , de1soc|m|conv2|conv2d_top[0].channel|Add2~13, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add1~85 , de1soc|m|conv2|conv2d_top[0].channel|Add1~85, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add6~17 , de1soc|m|conv2|conv2d_top[2].channel|Add6~17, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add2~17 , de1soc|m|conv2|conv2d_top[2].channel|Add2~17, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add1~89 , de1soc|m|conv2|conv2d_top[2].channel|Add1~89, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add6~17 , de1soc|m|conv2|conv2d_top[1].channel|Add6~17, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add2~17 , de1soc|m|conv2|conv2d_top[1].channel|Add2~17, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add1~89 , de1soc|m|conv2|conv2d_top[1].channel|Add1~89, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add6~17 , de1soc|m|conv2|conv2d_top[0].channel|Add6~17, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add2~17 , de1soc|m|conv2|conv2d_top[0].channel|Add2~17, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add1~89 , de1soc|m|conv2|conv2d_top[0].channel|Add1~89, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add6~21 , de1soc|m|conv2|conv2d_top[2].channel|Add6~21, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add2~21 , de1soc|m|conv2|conv2d_top[2].channel|Add2~21, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add1~93 , de1soc|m|conv2|conv2d_top[2].channel|Add1~93, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add6~21 , de1soc|m|conv2|conv2d_top[1].channel|Add6~21, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add2~21 , de1soc|m|conv2|conv2d_top[1].channel|Add2~21, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add1~93 , de1soc|m|conv2|conv2d_top[1].channel|Add1~93, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add6~21 , de1soc|m|conv2|conv2d_top[0].channel|Add6~21, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add2~21 , de1soc|m|conv2|conv2d_top[0].channel|Add2~21, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add1~93 , de1soc|m|conv2|conv2d_top[0].channel|Add1~93, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add6~25 , de1soc|m|conv2|conv2d_top[2].channel|Add6~25, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add2~25 , de1soc|m|conv2|conv2d_top[2].channel|Add2~25, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add1~97 , de1soc|m|conv2|conv2d_top[2].channel|Add1~97, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add6~25 , de1soc|m|conv2|conv2d_top[1].channel|Add6~25, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add2~25 , de1soc|m|conv2|conv2d_top[1].channel|Add2~25, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add1~97 , de1soc|m|conv2|conv2d_top[1].channel|Add1~97, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add6~25 , de1soc|m|conv2|conv2d_top[0].channel|Add6~25, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add2~25 , de1soc|m|conv2|conv2d_top[0].channel|Add2~25, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add1~97 , de1soc|m|conv2|conv2d_top[0].channel|Add1~97, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add6~29 , de1soc|m|conv2|conv2d_top[2].channel|Add6~29, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add2~29 , de1soc|m|conv2|conv2d_top[2].channel|Add2~29, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add1~101 , de1soc|m|conv2|conv2d_top[2].channel|Add1~101, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add6~29 , de1soc|m|conv2|conv2d_top[1].channel|Add6~29, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add2~29 , de1soc|m|conv2|conv2d_top[1].channel|Add2~29, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add1~101 , de1soc|m|conv2|conv2d_top[1].channel|Add1~101, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add6~29 , de1soc|m|conv2|conv2d_top[0].channel|Add6~29, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add2~29 , de1soc|m|conv2|conv2d_top[0].channel|Add2~29, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add1~101 , de1soc|m|conv2|conv2d_top[0].channel|Add1~101, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add6~33 , de1soc|m|conv2|conv2d_top[2].channel|Add6~33, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add2~33 , de1soc|m|conv2|conv2d_top[2].channel|Add2~33, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add1~105 , de1soc|m|conv2|conv2d_top[2].channel|Add1~105, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add6~33 , de1soc|m|conv2|conv2d_top[1].channel|Add6~33, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add2~33 , de1soc|m|conv2|conv2d_top[1].channel|Add2~33, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add1~105 , de1soc|m|conv2|conv2d_top[1].channel|Add1~105, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add6~33 , de1soc|m|conv2|conv2d_top[0].channel|Add6~33, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add2~33 , de1soc|m|conv2|conv2d_top[0].channel|Add2~33, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add1~105 , de1soc|m|conv2|conv2d_top[0].channel|Add1~105, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add6~37 , de1soc|m|conv2|conv2d_top[2].channel|Add6~37, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add2~37 , de1soc|m|conv2|conv2d_top[2].channel|Add2~37, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add1~109 , de1soc|m|conv2|conv2d_top[2].channel|Add1~109, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add6~37 , de1soc|m|conv2|conv2d_top[1].channel|Add6~37, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add2~37 , de1soc|m|conv2|conv2d_top[1].channel|Add2~37, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add1~109 , de1soc|m|conv2|conv2d_top[1].channel|Add1~109, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add6~37 , de1soc|m|conv2|conv2d_top[0].channel|Add6~37, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add2~37 , de1soc|m|conv2|conv2d_top[0].channel|Add2~37, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add1~109 , de1soc|m|conv2|conv2d_top[0].channel|Add1~109, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add6~41 , de1soc|m|conv2|conv2d_top[2].channel|Add6~41, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add2~41 , de1soc|m|conv2|conv2d_top[2].channel|Add2~41, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add1~113 , de1soc|m|conv2|conv2d_top[2].channel|Add1~113, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add6~41 , de1soc|m|conv2|conv2d_top[1].channel|Add6~41, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add2~41 , de1soc|m|conv2|conv2d_top[1].channel|Add2~41, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add1~113 , de1soc|m|conv2|conv2d_top[1].channel|Add1~113, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add6~41 , de1soc|m|conv2|conv2d_top[0].channel|Add6~41, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add2~41 , de1soc|m|conv2|conv2d_top[0].channel|Add2~41, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add1~113 , de1soc|m|conv2|conv2d_top[0].channel|Add1~113, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add6~45 , de1soc|m|conv2|conv2d_top[2].channel|Add6~45, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add2~45 , de1soc|m|conv2|conv2d_top[2].channel|Add2~45, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add1~117 , de1soc|m|conv2|conv2d_top[2].channel|Add1~117, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add6~45 , de1soc|m|conv2|conv2d_top[1].channel|Add6~45, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add2~45 , de1soc|m|conv2|conv2d_top[1].channel|Add2~45, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add1~117 , de1soc|m|conv2|conv2d_top[1].channel|Add1~117, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add6~45 , de1soc|m|conv2|conv2d_top[0].channel|Add6~45, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add2~45 , de1soc|m|conv2|conv2d_top[0].channel|Add2~45, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add1~117 , de1soc|m|conv2|conv2d_top[0].channel|Add1~117, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add6~49 , de1soc|m|conv2|conv2d_top[2].channel|Add6~49, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add2~49 , de1soc|m|conv2|conv2d_top[2].channel|Add2~49, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add1~121 , de1soc|m|conv2|conv2d_top[2].channel|Add1~121, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add6~49 , de1soc|m|conv2|conv2d_top[1].channel|Add6~49, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add2~49 , de1soc|m|conv2|conv2d_top[1].channel|Add2~49, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add1~121 , de1soc|m|conv2|conv2d_top[1].channel|Add1~121, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add6~49 , de1soc|m|conv2|conv2d_top[0].channel|Add6~49, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add2~49 , de1soc|m|conv2|conv2d_top[0].channel|Add2~49, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add1~121 , de1soc|m|conv2|conv2d_top[0].channel|Add1~121, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add6~53 , de1soc|m|conv2|conv2d_top[2].channel|Add6~53, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add2~53 , de1soc|m|conv2|conv2d_top[2].channel|Add2~53, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add1~125 , de1soc|m|conv2|conv2d_top[2].channel|Add1~125, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add6~53 , de1soc|m|conv2|conv2d_top[1].channel|Add6~53, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add2~53 , de1soc|m|conv2|conv2d_top[1].channel|Add2~53, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add1~125 , de1soc|m|conv2|conv2d_top[1].channel|Add1~125, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add6~53 , de1soc|m|conv2|conv2d_top[0].channel|Add6~53, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add2~53 , de1soc|m|conv2|conv2d_top[0].channel|Add2~53, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add1~125 , de1soc|m|conv2|conv2d_top[0].channel|Add1~125, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add6~57 , de1soc|m|conv2|conv2d_top[2].channel|Add6~57, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add2~57 , de1soc|m|conv2|conv2d_top[2].channel|Add2~57, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add1~129 , de1soc|m|conv2|conv2d_top[2].channel|Add1~129, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add6~57 , de1soc|m|conv2|conv2d_top[1].channel|Add6~57, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add2~57 , de1soc|m|conv2|conv2d_top[1].channel|Add2~57, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add1~129 , de1soc|m|conv2|conv2d_top[1].channel|Add1~129, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add6~57 , de1soc|m|conv2|conv2d_top[0].channel|Add6~57, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add2~57 , de1soc|m|conv2|conv2d_top[0].channel|Add2~57, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add1~129 , de1soc|m|conv2|conv2d_top[0].channel|Add1~129, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add6~61 , de1soc|m|conv2|conv2d_top[2].channel|Add6~61, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add2~61 , de1soc|m|conv2|conv2d_top[2].channel|Add2~61, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add1~133 , de1soc|m|conv2|conv2d_top[2].channel|Add1~133, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add6~61 , de1soc|m|conv2|conv2d_top[1].channel|Add6~61, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add2~61 , de1soc|m|conv2|conv2d_top[1].channel|Add2~61, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add1~133 , de1soc|m|conv2|conv2d_top[1].channel|Add1~133, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add6~61 , de1soc|m|conv2|conv2d_top[0].channel|Add6~61, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add2~61 , de1soc|m|conv2|conv2d_top[0].channel|Add2~61, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add1~133 , de1soc|m|conv2|conv2d_top[0].channel|Add1~133, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add6~65 , de1soc|m|conv2|conv2d_top[2].channel|Add6~65, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add2~65 , de1soc|m|conv2|conv2d_top[2].channel|Add2~65, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add1~137 , de1soc|m|conv2|conv2d_top[2].channel|Add1~137, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add6~65 , de1soc|m|conv2|conv2d_top[1].channel|Add6~65, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add2~65 , de1soc|m|conv2|conv2d_top[1].channel|Add2~65, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add1~137 , de1soc|m|conv2|conv2d_top[1].channel|Add1~137, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add6~65 , de1soc|m|conv2|conv2d_top[0].channel|Add6~65, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add2~65 , de1soc|m|conv2|conv2d_top[0].channel|Add2~65, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add1~137 , de1soc|m|conv2|conv2d_top[0].channel|Add1~137, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add6~69 , de1soc|m|conv2|conv2d_top[2].channel|Add6~69, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add2~69 , de1soc|m|conv2|conv2d_top[2].channel|Add2~69, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Add1~141 , de1soc|m|conv2|conv2d_top[2].channel|Add1~141, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add6~69 , de1soc|m|conv2|conv2d_top[1].channel|Add6~69, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add2~69 , de1soc|m|conv2|conv2d_top[1].channel|Add2~69, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Add1~141 , de1soc|m|conv2|conv2d_top[1].channel|Add1~141, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add6~69 , de1soc|m|conv2|conv2d_top[0].channel|Add6~69, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add2~69 , de1soc|m|conv2|conv2d_top[0].channel|Add2~69, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Add1~141 , de1soc|m|conv2|conv2d_top[0].channel|Add1~141, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Mult8~8 , de1soc|m|conv2|conv2d_top[3].channel|Mult8~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Mult7~8 , de1soc|m|conv2|conv2d_top[3].channel|Mult7~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Mult6~8 , de1soc|m|conv2|conv2d_top[3].channel|Mult6~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Mult5~8 , de1soc|m|conv2|conv2d_top[3].channel|Mult5~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Mult4~8 , de1soc|m|conv2|conv2d_top[3].channel|Mult4~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Mult3~8 , de1soc|m|conv2|conv2d_top[3].channel|Mult3~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Mult2~8 , de1soc|m|conv2|conv2d_top[3].channel|Mult2~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Mult1~8 , de1soc|m|conv2|conv2d_top[3].channel|Mult1~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|Mult0~8 , de1soc|m|conv2|conv2d_top[3].channel|Mult0~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Mult8~8 , de1soc|m|conv2|conv2d_top[2].channel|Mult8~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Mult7~8 , de1soc|m|conv2|conv2d_top[2].channel|Mult7~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Mult6~8 , de1soc|m|conv2|conv2d_top[2].channel|Mult6~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Mult5~8 , de1soc|m|conv2|conv2d_top[2].channel|Mult5~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Mult4~8 , de1soc|m|conv2|conv2d_top[2].channel|Mult4~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Mult3~8 , de1soc|m|conv2|conv2d_top[2].channel|Mult3~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Mult2~8 , de1soc|m|conv2|conv2d_top[2].channel|Mult2~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Mult1~8 , de1soc|m|conv2|conv2d_top[2].channel|Mult1~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|Mult0~8 , de1soc|m|conv2|conv2d_top[2].channel|Mult0~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Mult8~8 , de1soc|m|conv2|conv2d_top[1].channel|Mult8~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Mult7~8 , de1soc|m|conv2|conv2d_top[1].channel|Mult7~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Mult6~8 , de1soc|m|conv2|conv2d_top[1].channel|Mult6~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Mult5~8 , de1soc|m|conv2|conv2d_top[1].channel|Mult5~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Mult4~8 , de1soc|m|conv2|conv2d_top[1].channel|Mult4~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Mult3~8 , de1soc|m|conv2|conv2d_top[1].channel|Mult3~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Mult2~8 , de1soc|m|conv2|conv2d_top[1].channel|Mult2~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Mult1~8 , de1soc|m|conv2|conv2d_top[1].channel|Mult1~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|Mult0~8 , de1soc|m|conv2|conv2d_top[1].channel|Mult0~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Mult8~8 , de1soc|m|conv2|conv2d_top[0].channel|Mult8~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Mult7~8 , de1soc|m|conv2|conv2d_top[0].channel|Mult7~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Mult6~8 , de1soc|m|conv2|conv2d_top[0].channel|Mult6~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Mult5~8 , de1soc|m|conv2|conv2d_top[0].channel|Mult5~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Mult4~8 , de1soc|m|conv2|conv2d_top[0].channel|Mult4~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Mult3~8 , de1soc|m|conv2|conv2d_top[0].channel|Mult3~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Mult2~8 , de1soc|m|conv2|conv2d_top[0].channel|Mult2~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Mult1~8 , de1soc|m|conv2|conv2d_top[0].channel|Mult1~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Mult0~8 , de1soc|m|conv2|conv2d_top[0].channel|Mult0~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][0] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][1] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][2] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][3] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][4] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][5] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][6] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][7] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][8] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][9] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][10] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][11] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][12] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][13] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][14] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][15] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][16] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][17] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][0] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][1] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][2] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][3] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][4] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][5] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][6] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][7] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][8] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][9] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][10] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][11] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][12] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][13] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][14] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][15] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][16] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][17] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][0] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][1] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][2] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][3] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][4] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][5] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][6] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][7] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][8] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][9] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][10] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][11] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][12] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][13] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][14] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][15] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][16] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][17] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[3][0] , de1soc|m|conv1|o_data_q[3][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[3][1] , de1soc|m|conv1|o_data_q[3][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[3][2] , de1soc|m|conv1|o_data_q[3][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[3][3] , de1soc|m|conv1|o_data_q[3][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[3][4] , de1soc|m|conv1|o_data_q[3][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[3][5] , de1soc|m|conv1|o_data_q[3][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[3][6] , de1soc|m|conv1|o_data_q[3][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[3][7] , de1soc|m|conv1|o_data_q[3][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[3][8] , de1soc|m|conv1|o_data_q[3][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[3][9] , de1soc|m|conv1|o_data_q[3][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[3][10] , de1soc|m|conv1|o_data_q[3][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[3][11] , de1soc|m|conv1|o_data_q[3][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[3][12] , de1soc|m|conv1|o_data_q[3][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[3][13] , de1soc|m|conv1|o_data_q[3][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[3][14] , de1soc|m|conv1|o_data_q[3][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[3][15] , de1soc|m|conv1|o_data_q[3][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[3][16] , de1soc|m|conv1|o_data_q[3][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[3][17] , de1soc|m|conv1|o_data_q[3][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|buffer_rams[0].line_ram|ram_rtl_0|auto_generated|ram_block1a0 , de1soc|m|conv2|conv2d_top[3].channel|buffer|buffer_rams[0].line_ram|ram_rtl_0|auto_generated|ram_block1a0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|buffer_rams[1].line_ram|ram_rtl_0|auto_generated|ram_block1a0 , de1soc|m|conv2|conv2d_top[3].channel|buffer|buffer_rams[1].line_ram|ram_rtl_0|auto_generated|ram_block1a0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[2][0] , de1soc|m|conv1|o_data_q[2][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[2][1] , de1soc|m|conv1|o_data_q[2][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[2][2] , de1soc|m|conv1|o_data_q[2][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[2][3] , de1soc|m|conv1|o_data_q[2][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[2][4] , de1soc|m|conv1|o_data_q[2][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[2][5] , de1soc|m|conv1|o_data_q[2][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[2][6] , de1soc|m|conv1|o_data_q[2][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[2][7] , de1soc|m|conv1|o_data_q[2][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[2][8] , de1soc|m|conv1|o_data_q[2][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[2][9] , de1soc|m|conv1|o_data_q[2][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[2][10] , de1soc|m|conv1|o_data_q[2][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[2][11] , de1soc|m|conv1|o_data_q[2][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[2][12] , de1soc|m|conv1|o_data_q[2][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[2][13] , de1soc|m|conv1|o_data_q[2][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[2][14] , de1soc|m|conv1|o_data_q[2][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[2][15] , de1soc|m|conv1|o_data_q[2][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[2][16] , de1soc|m|conv1|o_data_q[2][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[2][17] , de1soc|m|conv1|o_data_q[2][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[1][0] , de1soc|m|conv1|o_data_q[1][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[1][1] , de1soc|m|conv1|o_data_q[1][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[1][2] , de1soc|m|conv1|o_data_q[1][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[1][3] , de1soc|m|conv1|o_data_q[1][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[1][4] , de1soc|m|conv1|o_data_q[1][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[1][5] , de1soc|m|conv1|o_data_q[1][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[1][6] , de1soc|m|conv1|o_data_q[1][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[1][7] , de1soc|m|conv1|o_data_q[1][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[1][8] , de1soc|m|conv1|o_data_q[1][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[1][9] , de1soc|m|conv1|o_data_q[1][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[1][10] , de1soc|m|conv1|o_data_q[1][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[1][11] , de1soc|m|conv1|o_data_q[1][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[1][12] , de1soc|m|conv1|o_data_q[1][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[1][13] , de1soc|m|conv1|o_data_q[1][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[1][14] , de1soc|m|conv1|o_data_q[1][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[1][15] , de1soc|m|conv1|o_data_q[1][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[1][16] , de1soc|m|conv1|o_data_q[1][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[1][17] , de1soc|m|conv1|o_data_q[1][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|buffer_rams[1].line_ram|ram_rtl_0|auto_generated|ram_block1a0 , de1soc|m|conv2|conv2d_top[1].channel|buffer|buffer_rams[1].line_ram|ram_rtl_0|auto_generated|ram_block1a0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|buffer_rams[0].line_ram|ram_rtl_0|auto_generated|ram_block1a0 , de1soc|m|conv2|conv2d_top[1].channel|buffer|buffer_rams[0].line_ram|ram_rtl_0|auto_generated|ram_block1a0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[0][0] , de1soc|m|conv1|o_data_q[0][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[0][1] , de1soc|m|conv1|o_data_q[0][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[0][2] , de1soc|m|conv1|o_data_q[0][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[0][3] , de1soc|m|conv1|o_data_q[0][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[0][4] , de1soc|m|conv1|o_data_q[0][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[0][5] , de1soc|m|conv1|o_data_q[0][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[0][6] , de1soc|m|conv1|o_data_q[0][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[0][7] , de1soc|m|conv1|o_data_q[0][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[0][8] , de1soc|m|conv1|o_data_q[0][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[0][9] , de1soc|m|conv1|o_data_q[0][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[0][10] , de1soc|m|conv1|o_data_q[0][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[0][11] , de1soc|m|conv1|o_data_q[0][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[0][12] , de1soc|m|conv1|o_data_q[0][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[0][13] , de1soc|m|conv1|o_data_q[0][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[0][14] , de1soc|m|conv1|o_data_q[0][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[0][15] , de1soc|m|conv1|o_data_q[0][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[0][16] , de1soc|m|conv1|o_data_q[0][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[0][17] , de1soc|m|conv1|o_data_q[0][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|buffer_rams[1].line_ram|ram_rtl_0|auto_generated|ram_block1a0 , de1soc|m|conv2|conv2d_top[0].channel|buffer|buffer_rams[1].line_ram|ram_rtl_0|auto_generated|ram_block1a0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|buffer_rams[0].line_ram|ram_rtl_0|auto_generated|ram_block1a0 , de1soc|m|conv2|conv2d_top[0].channel|buffer|buffer_rams[0].line_ram|ram_rtl_0|auto_generated|ram_block1a0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add3~1 , de1soc|m|conv1|Add3~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add3~5 , de1soc|m|conv1|Add3~5, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add3~9 , de1soc|m|conv1|Add3~9, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add3~13 , de1soc|m|conv1|Add3~13, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add3~17 , de1soc|m|conv1|Add3~17, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add3~21 , de1soc|m|conv1|Add3~21, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add3~25 , de1soc|m|conv1|Add3~25, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add3~29 , de1soc|m|conv1|Add3~29, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add3~33 , de1soc|m|conv1|Add3~33, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add3~37 , de1soc|m|conv1|Add3~37, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add3~41 , de1soc|m|conv1|Add3~41, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add3~45 , de1soc|m|conv1|Add3~45, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add3~49 , de1soc|m|conv1|Add3~49, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add3~53 , de1soc|m|conv1|Add3~53, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add3~57 , de1soc|m|conv1|Add3~57, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add3~61 , de1soc|m|conv1|Add3~61, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add3~65 , de1soc|m|conv1|Add3~65, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add2~1 , de1soc|m|conv1|Add2~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add2~5 , de1soc|m|conv1|Add2~5, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add2~9 , de1soc|m|conv1|Add2~9, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add2~13 , de1soc|m|conv1|Add2~13, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add2~17 , de1soc|m|conv1|Add2~17, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add2~21 , de1soc|m|conv1|Add2~21, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add2~25 , de1soc|m|conv1|Add2~25, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add2~29 , de1soc|m|conv1|Add2~29, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add2~33 , de1soc|m|conv1|Add2~33, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add2~37 , de1soc|m|conv1|Add2~37, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add2~41 , de1soc|m|conv1|Add2~41, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add2~45 , de1soc|m|conv1|Add2~45, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add2~49 , de1soc|m|conv1|Add2~49, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add2~53 , de1soc|m|conv1|Add2~53, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add2~57 , de1soc|m|conv1|Add2~57, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add2~61 , de1soc|m|conv1|Add2~61, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add1~1 , de1soc|m|conv1|Add1~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add1~5 , de1soc|m|conv1|Add1~5, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add1~9 , de1soc|m|conv1|Add1~9, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add1~13 , de1soc|m|conv1|Add1~13, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add1~17 , de1soc|m|conv1|Add1~17, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add1~21 , de1soc|m|conv1|Add1~21, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add1~25 , de1soc|m|conv1|Add1~25, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add1~29 , de1soc|m|conv1|Add1~29, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add1~33 , de1soc|m|conv1|Add1~33, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add1~37 , de1soc|m|conv1|Add1~37, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add1~41 , de1soc|m|conv1|Add1~41, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add1~45 , de1soc|m|conv1|Add1~45, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add1~49 , de1soc|m|conv1|Add1~49, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add1~53 , de1soc|m|conv1|Add1~53, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add1~57 , de1soc|m|conv1|Add1~57, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add1~61 , de1soc|m|conv1|Add1~61, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add1~65 , de1soc|m|conv1|Add1~65, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add0~1 , de1soc|m|conv1|Add0~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add0~5 , de1soc|m|conv1|Add0~5, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add0~9 , de1soc|m|conv1|Add0~9, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add0~13 , de1soc|m|conv1|Add0~13, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add0~17 , de1soc|m|conv1|Add0~17, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add0~21 , de1soc|m|conv1|Add0~21, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add0~25 , de1soc|m|conv1|Add0~25, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add0~29 , de1soc|m|conv1|Add0~29, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add0~33 , de1soc|m|conv1|Add0~33, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add0~37 , de1soc|m|conv1|Add0~37, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add0~41 , de1soc|m|conv1|Add0~41, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add0~45 , de1soc|m|conv1|Add0~45, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add0~49 , de1soc|m|conv1|Add0~49, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add0~53 , de1soc|m|conv1|Add0~53, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add0~57 , de1soc|m|conv1|Add0~57, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|Add0~61 , de1soc|m|conv1|Add0~61, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add1~1 , de1soc|m|conv1|conv2d_top[0].channel|Add1~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add1~5 , de1soc|m|conv1|conv2d_top[0].channel|Add1~5, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add6~1 , de1soc|m|conv1|conv2d_top[0].channel|Add6~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add2~1 , de1soc|m|conv1|conv2d_top[0].channel|Add2~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add1~9 , de1soc|m|conv1|conv2d_top[0].channel|Add1~9, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add1~13 , de1soc|m|conv1|conv2d_top[0].channel|Add1~13, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add1~17 , de1soc|m|conv1|conv2d_top[0].channel|Add1~17, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add1~21 , de1soc|m|conv1|conv2d_top[0].channel|Add1~21, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add1~25 , de1soc|m|conv1|conv2d_top[0].channel|Add1~25, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add1~29 , de1soc|m|conv1|conv2d_top[0].channel|Add1~29, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add1~33 , de1soc|m|conv1|conv2d_top[0].channel|Add1~33, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add1~37 , de1soc|m|conv1|conv2d_top[0].channel|Add1~37, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add1~41 , de1soc|m|conv1|conv2d_top[0].channel|Add1~41, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add1~45 , de1soc|m|conv1|conv2d_top[0].channel|Add1~45, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add1~49 , de1soc|m|conv1|conv2d_top[0].channel|Add1~49, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add1~53 , de1soc|m|conv1|conv2d_top[0].channel|Add1~53, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add1~57 , de1soc|m|conv1|conv2d_top[0].channel|Add1~57, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add1~61 , de1soc|m|conv1|conv2d_top[0].channel|Add1~61, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add1~65 , de1soc|m|conv1|conv2d_top[0].channel|Add1~65, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add1~69 , de1soc|m|conv1|conv2d_top[0].channel|Add1~69, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add1~73 , de1soc|m|conv1|conv2d_top[0].channel|Add1~73, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add6~5 , de1soc|m|conv1|conv2d_top[0].channel|Add6~5, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add2~5 , de1soc|m|conv1|conv2d_top[0].channel|Add2~5, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add1~77 , de1soc|m|conv1|conv2d_top[0].channel|Add1~77, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add6~9 , de1soc|m|conv1|conv2d_top[0].channel|Add6~9, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add2~9 , de1soc|m|conv1|conv2d_top[0].channel|Add2~9, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add1~81 , de1soc|m|conv1|conv2d_top[0].channel|Add1~81, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add6~13 , de1soc|m|conv1|conv2d_top[0].channel|Add6~13, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add2~13 , de1soc|m|conv1|conv2d_top[0].channel|Add2~13, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add1~85 , de1soc|m|conv1|conv2d_top[0].channel|Add1~85, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add6~17 , de1soc|m|conv1|conv2d_top[0].channel|Add6~17, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add2~17 , de1soc|m|conv1|conv2d_top[0].channel|Add2~17, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add1~89 , de1soc|m|conv1|conv2d_top[0].channel|Add1~89, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add6~21 , de1soc|m|conv1|conv2d_top[0].channel|Add6~21, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add2~21 , de1soc|m|conv1|conv2d_top[0].channel|Add2~21, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add1~93 , de1soc|m|conv1|conv2d_top[0].channel|Add1~93, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add6~25 , de1soc|m|conv1|conv2d_top[0].channel|Add6~25, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add2~25 , de1soc|m|conv1|conv2d_top[0].channel|Add2~25, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add1~97 , de1soc|m|conv1|conv2d_top[0].channel|Add1~97, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add6~29 , de1soc|m|conv1|conv2d_top[0].channel|Add6~29, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add2~29 , de1soc|m|conv1|conv2d_top[0].channel|Add2~29, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add1~101 , de1soc|m|conv1|conv2d_top[0].channel|Add1~101, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add6~33 , de1soc|m|conv1|conv2d_top[0].channel|Add6~33, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add2~33 , de1soc|m|conv1|conv2d_top[0].channel|Add2~33, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add1~105 , de1soc|m|conv1|conv2d_top[0].channel|Add1~105, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add6~37 , de1soc|m|conv1|conv2d_top[0].channel|Add6~37, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add2~37 , de1soc|m|conv1|conv2d_top[0].channel|Add2~37, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add1~109 , de1soc|m|conv1|conv2d_top[0].channel|Add1~109, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add6~41 , de1soc|m|conv1|conv2d_top[0].channel|Add6~41, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add2~41 , de1soc|m|conv1|conv2d_top[0].channel|Add2~41, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add1~113 , de1soc|m|conv1|conv2d_top[0].channel|Add1~113, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add6~45 , de1soc|m|conv1|conv2d_top[0].channel|Add6~45, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add2~45 , de1soc|m|conv1|conv2d_top[0].channel|Add2~45, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add1~117 , de1soc|m|conv1|conv2d_top[0].channel|Add1~117, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add6~49 , de1soc|m|conv1|conv2d_top[0].channel|Add6~49, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add2~49 , de1soc|m|conv1|conv2d_top[0].channel|Add2~49, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add1~121 , de1soc|m|conv1|conv2d_top[0].channel|Add1~121, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add6~53 , de1soc|m|conv1|conv2d_top[0].channel|Add6~53, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add2~53 , de1soc|m|conv1|conv2d_top[0].channel|Add2~53, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add1~125 , de1soc|m|conv1|conv2d_top[0].channel|Add1~125, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add6~57 , de1soc|m|conv1|conv2d_top[0].channel|Add6~57, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add2~57 , de1soc|m|conv1|conv2d_top[0].channel|Add2~57, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add1~129 , de1soc|m|conv1|conv2d_top[0].channel|Add1~129, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add6~61 , de1soc|m|conv1|conv2d_top[0].channel|Add6~61, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add2~61 , de1soc|m|conv1|conv2d_top[0].channel|Add2~61, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add1~133 , de1soc|m|conv1|conv2d_top[0].channel|Add1~133, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add6~65 , de1soc|m|conv1|conv2d_top[0].channel|Add6~65, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add2~65 , de1soc|m|conv1|conv2d_top[0].channel|Add2~65, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add1~137 , de1soc|m|conv1|conv2d_top[0].channel|Add1~137, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add6~69 , de1soc|m|conv1|conv2d_top[0].channel|Add6~69, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add2~69 , de1soc|m|conv1|conv2d_top[0].channel|Add2~69, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add1~141 , de1soc|m|conv1|conv2d_top[0].channel|Add1~141, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Mult8~8 , de1soc|m|conv1|conv2d_top[0].channel|Mult8~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Mult7~8 , de1soc|m|conv1|conv2d_top[0].channel|Mult7~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Mult6~8 , de1soc|m|conv1|conv2d_top[0].channel|Mult6~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Mult5~8 , de1soc|m|conv1|conv2d_top[0].channel|Mult5~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Mult4~8 , de1soc|m|conv1|conv2d_top[0].channel|Mult4~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Mult3~8 , de1soc|m|conv1|conv2d_top[0].channel|Mult3~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Mult2~8 , de1soc|m|conv1|conv2d_top[0].channel|Mult2~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Mult1~8 , de1soc|m|conv1|conv2d_top[0].channel|Mult1~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Mult0~8 , de1soc|m|conv1|conv2d_top[0].channel|Mult0~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][0] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][1] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][2] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][3] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][4] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][5] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][6] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][7] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][8] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][9] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][10] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][11] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][12] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][13] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][14] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][15] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][16] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][17] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][0] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][1] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][2] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][3] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][4] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][5] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][6] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][7] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][8] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][9] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][10] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][11] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][12] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][13] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][14] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][15] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][16] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][17] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][17], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fifo_ram|ram_block9a0 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|fifo_ram|ram_block9a0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|buffer_rams[1].line_ram|ram_rtl_0|auto_generated|ram_block1a0 , de1soc|m|conv1|conv2d_top[0].channel|buffer|buffer_rams[1].line_ram|ram_rtl_0|auto_generated|ram_block1a0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|buffer_rams[0].line_ram|ram_rtl_0|auto_generated|ram_block1a0 , de1soc|m|conv1|conv2d_top[0].channel|buffer|buffer_rams[0].line_ram|ram_rtl_0|auto_generated|ram_block1a0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Mux19~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Mux19~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Mux20~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Mux20~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Mux21~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Mux21~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Mux22~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Mux22~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Mux23~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Mux23~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Mux24~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Mux24~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Mux25~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Mux25~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Mux26~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Mux26~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Mux27~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Mux27~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Mux28~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Mux28~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Mux29~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Mux29~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Mux30~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Mux30~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Mux31~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Mux31~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Mux32~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Mux32~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Mux33~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Mux33~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Mux34~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Mux34~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Mux35~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Mux35~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Mux18~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Mux18~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|input_done_row_q~1 , de1soc|m|conv1|conv2d_top[0].channel|buffer|input_done_row_q~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|input_done_row_q~1 , de1soc|m|conv3|conv2d_top[0].channel|buffer|input_done_row_q~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux4~0 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux5~0 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux5~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux6~0 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux6~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux7~0 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux7~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux8~0 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux8~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux9~0 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux9~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux10~0 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux10~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux11~0 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux11~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux12~0 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux12~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux13~0 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux13~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux14~0 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux14~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux15~0 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux15~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux16~0 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux16~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux17~0 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux17~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux18~0 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux18~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux19~0 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux19~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux20~0 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux20~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux21~0 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux21~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux22~0 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux22~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux23~0 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux23~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux24~0 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux24~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux25~0 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux25~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux26~0 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux26~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux27~0 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux27~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux28~0 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux28~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux29~0 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux29~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux30~0 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux30~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux31~0 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux31~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux32~0 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux32~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux33~0 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux33~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux34~0 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux34~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~14 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux35~0 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux35~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_read_mux[3]~5 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_read_mux[3]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_read_mux[3]~5 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_read_mux[3]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_read_mux[2]~9 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_read_mux[2]~9, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_read_mux[2]~9 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_read_mux[2]~9, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_read_mux[1]~13 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_read_mux[1]~13, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_read_mux[1]~13 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_read_mux[1]~13, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_read_mux[0]~17 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_read_mux[0]~17, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_read_mux[0]~17 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_read_mux[0]~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|burst_uncompress_byte_counter~5 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|burst_uncompress_byte_counter~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|burst_uncompress_byte_counter~5 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|burst_uncompress_byte_counter~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Mux3~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Mux3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Mux1~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Mux1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Mux2~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Mux2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Mux0~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Mux0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~20 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|out_data[77]~12 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|out_data[77]~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|burst_uncompress_byte_counter~9 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|burst_uncompress_byte_counter~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|burst_uncompress_byte_counter~9 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|burst_uncompress_byte_counter~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem_used[1] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem_used[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|WideOr0~0 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|WideOr0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_translator|wait_latency_counter[0] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_translator|wait_latency_counter[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|m0_write~0 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|m0_write~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_translator|waitrequest_reset_override , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_translator|waitrequest_reset_override, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_translator|wait_latency_counter[1] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_translator|wait_latency_counter[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|cp_ready~0 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|cp_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|saved_grant[1] , The_System|mm_interconnect_1|cmd_mux_001|saved_grant[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem_used[1] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem_used[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|WideOr0~0 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|WideOr0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_translator|wait_latency_counter[1] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_translator|wait_latency_counter[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_translator|wait_latency_counter[0] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_translator|wait_latency_counter[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|local_write , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|local_write, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|cp_ready~0 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|cp_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|saved_grant[1] , The_System|mm_interconnect_1|cmd_mux|saved_grant[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_demux_001|WideOr0~0 , The_System|mm_interconnect_1|cmd_demux_001|WideOr0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|last_dest_id[0] , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|last_dest_id[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|has_pending_responses , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|has_pending_responses, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|cmd_sink_ready~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|cmd_sink_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|saved_grant[0] , The_System|mm_interconnect_1|cmd_mux_001|saved_grant[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|sop_enable , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|sop_enable, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[5] , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[5]~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[5]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|saved_grant[0] , The_System|mm_interconnect_1|cmd_mux|saved_grant[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|last_dest_id[0] , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|last_dest_id[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|has_pending_responses , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|has_pending_responses, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|save_dest_id~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|save_dest_id~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_translator|read_latency_shift_reg[0] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_translator|read_latency_shift_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem_used[0] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem_used[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][112] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][112], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem_used[0] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem_used[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|comb~0 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|comb~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][59] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][57] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][57], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_demux|src0_valid , The_System|mm_interconnect_1|rsp_demux|src0_valid, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_translator|read_latency_shift_reg[0] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_translator|read_latency_shift_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem_used[0] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem_used[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[0][112] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[0][112], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem_used[0] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem_used[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|comb~0 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|comb~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|rp_valid , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|rp_valid, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[0][59] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[0][59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[0][57] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[0][57], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_demux_001|src0_valid~0 , The_System|mm_interconnect_1|rsp_demux_001|src0_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_demux_001|src0_valid , The_System|mm_interconnect_1|rsp_demux_001|src0_valid, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux|WideOr1 , The_System|mm_interconnect_1|rsp_mux|WideOr1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_demux|src1_valid~0 , The_System|mm_interconnect_1|rsp_demux|src1_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][113] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][113], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|burst_uncompress_busy , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|burst_uncompress_busy, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|burst_uncompress_byte_counter[2] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|burst_uncompress_byte_counter[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|burst_uncompress_byte_counter[6] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|burst_uncompress_byte_counter[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|burst_uncompress_byte_counter[4] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|burst_uncompress_byte_counter[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|burst_uncompress_byte_counter[5] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|burst_uncompress_byte_counter[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|burst_uncompress_byte_counter[3] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|burst_uncompress_byte_counter[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|last_packet_beat~0 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|last_packet_beat~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|last_packet_beat~1 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|last_packet_beat~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][69] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][69], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][66] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][66], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][68] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][68], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][65] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][65], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][67] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][67], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|last_packet_beat~2 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|last_packet_beat~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|last_packet_beat , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|last_packet_beat, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_payload~0 , The_System|mm_interconnect_1|rsp_mux_001|src_payload~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[0][113] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[0][113], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|burst_uncompress_busy , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|burst_uncompress_busy, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|burst_uncompress_byte_counter[2] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|burst_uncompress_byte_counter[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|burst_uncompress_byte_counter[6] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|burst_uncompress_byte_counter[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|burst_uncompress_byte_counter[4] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|burst_uncompress_byte_counter[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|burst_uncompress_byte_counter[5] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|burst_uncompress_byte_counter[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|burst_uncompress_byte_counter[3] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|burst_uncompress_byte_counter[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|last_packet_beat~0 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|last_packet_beat~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|last_packet_beat~1 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|last_packet_beat~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[0][69] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[0][69], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[0][66] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[0][66], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[0][68] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[0][68], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[0][65] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[0][65], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[0][67] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[0][67], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|last_packet_beat~2 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|last_packet_beat~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|last_packet_beat , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|last_packet_beat, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_payload~1 , The_System|mm_interconnect_1|rsp_mux_001|src_payload~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_payload[0] , The_System|mm_interconnect_1|rsp_mux_001|src_payload[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|WideOr1 , The_System|mm_interconnect_1|rsp_mux_001|WideOr1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][88] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][88], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[0][88] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[0][88], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux|src_data[88] , The_System|mm_interconnect_1|rsp_mux|src_data[88], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][89] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][89], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[0][89] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[0][89], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux|src_data[89] , The_System|mm_interconnect_1|rsp_mux|src_data[89], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][90] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[0][90] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[0][90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux|src_data[90] , The_System|mm_interconnect_1|rsp_mux|src_data[90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][91] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[0][91] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[0][91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux|src_data[91] , The_System|mm_interconnect_1|rsp_mux|src_data[91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][92] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[0][92] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[0][92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux|src_data[92] , The_System|mm_interconnect_1|rsp_mux|src_data[92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][93] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[0][93] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[0][93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux|src_data[93] , The_System|mm_interconnect_1|rsp_mux|src_data[93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][94] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[0][94] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[0][94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux|src_data[94] , The_System|mm_interconnect_1|rsp_mux|src_data[94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][95] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[0][95] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[0][95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux|src_data[95] , The_System|mm_interconnect_1|rsp_mux|src_data[95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][96] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[0][96] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[0][96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux|src_data[96] , The_System|mm_interconnect_1|rsp_mux|src_data[96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][97] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[0][97] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[0][97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux|src_data[97] , The_System|mm_interconnect_1|rsp_mux|src_data[97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][98] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[0][98] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[0][98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux|src_data[98] , The_System|mm_interconnect_1|rsp_mux|src_data[98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][99] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[0][99] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[0][99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux|src_data[99] , The_System|mm_interconnect_1|rsp_mux|src_data[99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[0] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rdata_fifo|always4~0 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rdata_fifo|always4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_payload~2 , The_System|mm_interconnect_1|rsp_mux_001|src_payload~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_translator|av_readdata_pre[0] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_translator|av_readdata_pre[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_payload~3 , The_System|mm_interconnect_1|rsp_mux_001|src_payload~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][0] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][0] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_payload~4 , The_System|mm_interconnect_1|rsp_mux_001|src_payload~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[0]~0 , The_System|mm_interconnect_1|rsp_mux_001|src_data[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[0] , The_System|mm_interconnect_1|rsp_mux_001|src_data[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[1] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_translator|av_readdata_pre[1] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_translator|av_readdata_pre[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][1] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][1] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[1]~1 , The_System|mm_interconnect_1|rsp_mux_001|src_data[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[1] , The_System|mm_interconnect_1|rsp_mux_001|src_data[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[2] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_translator|av_readdata_pre[2] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_translator|av_readdata_pre[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][2] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][2] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[2]~2 , The_System|mm_interconnect_1|rsp_mux_001|src_data[2]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[2] , The_System|mm_interconnect_1|rsp_mux_001|src_data[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[3] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_translator|av_readdata_pre[3] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_translator|av_readdata_pre[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][3] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][3] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[3]~3 , The_System|mm_interconnect_1|rsp_mux_001|src_data[3]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[3] , The_System|mm_interconnect_1|rsp_mux_001|src_data[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[4] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_translator|av_readdata_pre[4] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_translator|av_readdata_pre[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][4] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][4] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[4]~4 , The_System|mm_interconnect_1|rsp_mux_001|src_data[4]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[4] , The_System|mm_interconnect_1|rsp_mux_001|src_data[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[5] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_translator|av_readdata_pre[5] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_translator|av_readdata_pre[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][5] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][5] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[5]~5 , The_System|mm_interconnect_1|rsp_mux_001|src_data[5]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[5] , The_System|mm_interconnect_1|rsp_mux_001|src_data[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[88] , The_System|mm_interconnect_1|rsp_mux_001|src_data[88], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[89] , The_System|mm_interconnect_1|rsp_mux_001|src_data[89], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[90] , The_System|mm_interconnect_1|rsp_mux_001|src_data[90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[91] , The_System|mm_interconnect_1|rsp_mux_001|src_data[91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[92] , The_System|mm_interconnect_1|rsp_mux_001|src_data[92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[93] , The_System|mm_interconnect_1|rsp_mux_001|src_data[93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[94] , The_System|mm_interconnect_1|rsp_mux_001|src_data[94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[95] , The_System|mm_interconnect_1|rsp_mux_001|src_data[95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[96] , The_System|mm_interconnect_1|rsp_mux_001|src_data[96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[97] , The_System|mm_interconnect_1|rsp_mux_001|src_data[97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[98] , The_System|mm_interconnect_1|rsp_mux_001|src_data[98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_mux_001|src_data[99] , The_System|mm_interconnect_1|rsp_mux_001|src_data[99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router_001|Equal1~0 , The_System|mm_interconnect_0|router_001|Equal1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router_001|Equal1~1 , The_System|mm_interconnect_0|router_001|Equal1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router_001|Equal1~2 , The_System|mm_interconnect_0|router_001|Equal1~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router_001|Equal1~3 , The_System|mm_interconnect_0|router_001|Equal1~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router_001|Equal1~4 , The_System|mm_interconnect_0|router_001|Equal1~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router_001|Equal1~5 , The_System|mm_interconnect_0|router_001|Equal1~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router_001|Equal1~6 , The_System|mm_interconnect_0|router_001|Equal1~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[32]~0 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[32]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[33]~1 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[33]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[33]~2 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[33]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[34]~3 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[34]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[34]~4 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[34]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[35]~5 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[35]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[35]~6 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[35]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem_used[1] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem_used[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|saved_grant[1] , The_System|mm_interconnect_0|cmd_mux_002|saved_grant[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|saved_grant[0] , The_System|mm_interconnect_0|cmd_mux_002|saved_grant[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[200] , The_System|mm_interconnect_0|cmd_mux_002|src_data[200], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[198] , The_System|mm_interconnect_0|cmd_mux_002|src_data[198], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[199] , The_System|mm_interconnect_0|cmd_mux_002|src_data[199], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Decoder0~0 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Decoder0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|count[1] , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|count[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|count[0] , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|count[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|in_ready~0 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|in_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|saved_grant[1] , The_System|mm_interconnect_0|cmd_mux_001|saved_grant[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|Decoder0~0 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|Decoder0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~0 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|count[1] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|count[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|count[0] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|count[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem_used[1] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem_used[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|WideOr0~0 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|WideOr0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux_001|sink_ready~0 , The_System|mm_interconnect_0|cmd_demux_001|sink_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux_001|WideOr0 , The_System|mm_interconnect_0|cmd_demux_001|WideOr0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|has_pending_responses , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|has_pending_responses, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|last_channel[1] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|last_channel[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|cmd_sink_ready~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|cmd_sink_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|sop_enable , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|sop_enable, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[8]~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[8]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[6] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[6]~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[6]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[14]~2 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[14]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[4] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[4]~3 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[4]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[26]~4 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[26]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[18]~5 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[18]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router|Equal0~0 , The_System|mm_interconnect_0|router|Equal0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[12]~6 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[12]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[10]~7 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[10]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[15]~8 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[15]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[2] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[2]~9 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[2]~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[24]~10 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[24]~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[20]~11 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[20]~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router|Equal0~1 , The_System|mm_interconnect_0|router|Equal0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router|Equal0~2 , The_System|mm_interconnect_0|router|Equal0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[7] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[7]~12 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[7]~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[5] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[5]~13 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[5]~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[17]~14 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[17]~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[3] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[3]~15 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[3]~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[23]~16 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[23]~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[19]~17 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[19]~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router|Equal0~3 , The_System|mm_interconnect_0|router|Equal0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[21]~18 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[21]~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[16]~19 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[16]~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[22]~20 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[22]~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[13]~21 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[13]~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[27]~22 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[27]~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[25]~23 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[25]~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router|Equal0~4 , The_System|mm_interconnect_0|router|Equal0~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[11]~24 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[11]~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[9]~25 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[9]~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router|Equal0~5 , The_System|mm_interconnect_0|router|Equal0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|router|Equal0~6 , The_System|mm_interconnect_0|router|Equal0~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem_used[1] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem_used[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_translator|wait_latency_counter[1] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_translator|wait_latency_counter[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_translator|wait_latency_counter[0] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_translator|wait_latency_counter[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent|m0_write~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent|m0_write~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent|WideOr0~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent|WideOr0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent|cp_ready~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent|cp_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|saved_grant[0] , The_System|mm_interconnect_0|cmd_mux|saved_grant[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Decoder0~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Decoder0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|LessThan2~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|LessThan2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|count[1] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|count[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|count[0] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|count[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|in_ready~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|in_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux|sink_ready~0 , The_System|mm_interconnect_0|cmd_demux|sink_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux|WideOr0 , The_System|mm_interconnect_0|cmd_demux|WideOr0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|has_pending_responses , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|has_pending_responses, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|last_channel[0] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|last_channel[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|always6~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|always6~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|awready~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|awready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][68] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][68], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][127] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][127], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem_used[0] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem_used[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent|comb~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent|comb~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][126] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][126], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][124] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][124], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][125] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][125], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][90] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][91] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_rsp_width_adapter|ShiftRight0~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_rsp_width_adapter|ShiftRight0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][38] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][38], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent|uncompressor|burst_uncompress_address_base[2] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent|uncompressor|burst_uncompress_address_base[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent|uncompressor|burst_uncompress_address_offset[2] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent|uncompressor|burst_uncompress_address_offset[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent|uncompressor|source_addr[2]~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent|uncompressor|source_addr[2]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_rsp_width_adapter|always10~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_rsp_width_adapter|always10~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][92] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_rsp_width_adapter|always10~1 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_rsp_width_adapter|always10~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][39] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][39], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent|uncompressor|burst_uncompress_address_base[3] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent|uncompressor|burst_uncompress_address_base[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent|uncompressor|burst_uncompress_address_offset[3] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent|uncompressor|burst_uncompress_address_offset[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent|uncompressor|source_addr[3]~1 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent|uncompressor|source_addr[3]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][128] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][128], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_rsp_width_adapter|always10~2 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_rsp_width_adapter|always10~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_rsp_width_adapter|always10~3 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_rsp_width_adapter|always10~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_rsp_width_adapter|always10~4 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_rsp_width_adapter|always10~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_demux|src0_valid~0 , The_System|mm_interconnect_0|rsp_demux|src0_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][66] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][66], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_translator|read_latency_shift_reg[0] , The_System|mm_interconnect_0|onchip_sram_s2_translator|read_latency_shift_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem_used[0] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem_used[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][127] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][127], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem_used[0] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem_used[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|comb~0 , The_System|mm_interconnect_0|onchip_sram_s2_agent|comb~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][126] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][126], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][124] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][124], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][125] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][125], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][90] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][91] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftRight0~0 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftRight0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_busy , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_busy, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][38] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][38], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_address_base[2] , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_address_base[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_address_offset[2] , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_address_offset[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|source_addr[2]~0 , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|source_addr[2]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|always10~0 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|always10~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][92] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|always10~1 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|always10~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][128] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][128], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|last_packet_beat~0 , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|last_packet_beat~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|last_packet_beat~1 , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|last_packet_beat~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][78] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][78], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][80] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][80], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][77] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][77], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|last_packet_beat~2 , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|last_packet_beat~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][79] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][79], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][75] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][75], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][76] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][76], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][74] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][74], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|last_packet_beat~3 , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|last_packet_beat~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|last_packet_beat~4 , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|last_packet_beat~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][39] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][39], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_address_base[3] , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_address_base[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_address_offset[3] , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_address_offset[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|source_addr[3]~1 , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|source_addr[3]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|always10~2 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|always10~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|always10~3 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|always10~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|always10~4 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|always10~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|out_valid~0 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|out_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][68] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][68], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_demux_002|src0_valid~0 , The_System|mm_interconnect_0|rsp_demux_002|src0_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|WideOr1 , The_System|mm_interconnect_0|rsp_mux|WideOr1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_demux_002|src1_valid~0 , The_System|mm_interconnect_0|rsp_demux_002|src1_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_demux|src1_valid~0 , The_System|mm_interconnect_0|rsp_demux|src1_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][128] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][128], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][66] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][66], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][127] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][127], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_translator|read_latency_shift_reg[0] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_translator|read_latency_shift_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem_used[0] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem_used[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem_used[0] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem_used[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|comb~0 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|comb~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_busy , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_busy, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|last_packet_beat~0 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|last_packet_beat~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|last_packet_beat~1 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|last_packet_beat~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][78] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][78], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][80] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][80], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][77] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][77], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][79] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][79], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][75] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][75], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][76] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][76], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][74] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][74], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|last_packet_beat~2 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|last_packet_beat~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][126] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][126], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][124] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][124], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][125] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][125], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][90] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][91] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][38] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][38], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_address_base[2] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_address_base[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_address_offset[2] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_address_offset[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|source_addr[2]~0 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|source_addr[2]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][92] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][39] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][39], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_address_base[3] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_address_base[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_address_offset[3] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_address_offset[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|source_addr[3]~1 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|source_addr[3]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|always10~0 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|always10~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_demux_001|src1_valid~0 , The_System|mm_interconnect_0|rsp_demux_001|src1_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_payload[0]~0 , The_System|mm_interconnect_0|rsp_mux_001|src_payload[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_payload[0] , The_System|mm_interconnect_0|rsp_mux_001|src_payload[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|WideOr1~0 , The_System|mm_interconnect_0|rsp_mux_001|WideOr1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|WideOr1 , The_System|mm_interconnect_0|rsp_mux_001|WideOr1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|always6~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|always6~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][103] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][103], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][103] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][103], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[211] , The_System|mm_interconnect_0|rsp_mux|src_data[211], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][104] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][104], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][104] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][104], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[212] , The_System|mm_interconnect_0|rsp_mux|src_data[212], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][105] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][105], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][105] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][105], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[213] , The_System|mm_interconnect_0|rsp_mux|src_data[213], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][106] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][106], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][106] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][106], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[214] , The_System|mm_interconnect_0|rsp_mux|src_data[214], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][107] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][107], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][107] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][107], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[215] , The_System|mm_interconnect_0|rsp_mux|src_data[215], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][108] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][108], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][108] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][108], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[216] , The_System|mm_interconnect_0|rsp_mux|src_data[216], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][109] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][109], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][109] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][109], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[217] , The_System|mm_interconnect_0|rsp_mux|src_data[217], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][110] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][110], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][110] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][110], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[218] , The_System|mm_interconnect_0|rsp_mux|src_data[218], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][111] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][111], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][111] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][111], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[219] , The_System|mm_interconnect_0|rsp_mux|src_data[219], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][112] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][112], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][112] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][112], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[220] , The_System|mm_interconnect_0|rsp_mux|src_data[220], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][113] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][113], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][113] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][113], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[221] , The_System|mm_interconnect_0|rsp_mux|src_data[221], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][114] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][114], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][114] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][114], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux|src_data[222] , The_System|mm_interconnect_0|rsp_mux|src_data[222], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][0] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[0]~0 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~0 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|LessThan15~0 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|LessThan15~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][0] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_rsp_width_adapter|ShiftLeft0~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_rsp_width_adapter|ShiftLeft0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_rsp_width_adapter|LessThan15~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_rsp_width_adapter|LessThan15~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_payload~1 , The_System|mm_interconnect_0|rsp_mux_001|src_payload~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~0 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][0] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[0]~0 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~1 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|LessThan15~0 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|LessThan15~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[0]~0 , The_System|mm_interconnect_0|rsp_mux_001|src_data[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[0]~1 , The_System|mm_interconnect_0|rsp_mux_001|src_data[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][1] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[1]~1 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[1]~2 , The_System|mm_interconnect_0|rsp_mux_001|src_data[1]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][1] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[1]~1 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~1 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[1]~3 , The_System|mm_interconnect_0|rsp_mux_001|src_data[1]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][2] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[2]~2 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[2]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~2 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][2] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[2]~2 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[2]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~2 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[2]~4 , The_System|mm_interconnect_0|rsp_mux_001|src_data[2]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[2]~5 , The_System|mm_interconnect_0|rsp_mux_001|src_data[2]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][3] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[3]~3 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[3]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~3 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][3] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[3]~3 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[3]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~3 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[3]~6 , The_System|mm_interconnect_0|rsp_mux_001|src_data[3]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[3]~7 , The_System|mm_interconnect_0|rsp_mux_001|src_data[3]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][4] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[4]~4 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[4]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[4]~8 , The_System|mm_interconnect_0|rsp_mux_001|src_data[4]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][4] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[4]~4 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[4]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~4 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[4]~9 , The_System|mm_interconnect_0|rsp_mux_001|src_data[4]~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][5] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[5]~5 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[5]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~5 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][5] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[5]~5 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[5]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~4 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[5]~10 , The_System|mm_interconnect_0|rsp_mux_001|src_data[5]~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[5]~11 , The_System|mm_interconnect_0|rsp_mux_001|src_data[5]~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][6] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[6]~6 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[6]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[6]~12 , The_System|mm_interconnect_0|rsp_mux_001|src_data[6]~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][6] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[6]~6 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[6]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~6 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[6]~13 , The_System|mm_interconnect_0|rsp_mux_001|src_data[6]~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][7] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[7]~7 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[7]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~7 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][7] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[7]~7 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[7]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~5 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[7]~14 , The_System|mm_interconnect_0|rsp_mux_001|src_data[7]~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[7]~15 , The_System|mm_interconnect_0|rsp_mux_001|src_data[7]~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][8] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[8]~8 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[8]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[8]~16 , The_System|mm_interconnect_0|rsp_mux_001|src_data[8]~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][8] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[8]~8 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[8]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~8 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[8]~17 , The_System|mm_interconnect_0|rsp_mux_001|src_data[8]~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][9] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[9]~9 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[9]~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~9 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][9] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[9]~9 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[9]~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~6 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[9]~18 , The_System|mm_interconnect_0|rsp_mux_001|src_data[9]~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[9]~19 , The_System|mm_interconnect_0|rsp_mux_001|src_data[9]~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][10] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[10]~10 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[10]~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~10 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][10] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[10]~10 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[10]~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~7 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[10]~20 , The_System|mm_interconnect_0|rsp_mux_001|src_data[10]~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[10]~21 , The_System|mm_interconnect_0|rsp_mux_001|src_data[10]~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][11] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[11]~11 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[11]~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~11 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][11] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[11]~11 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[11]~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~8 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[11]~22 , The_System|mm_interconnect_0|rsp_mux_001|src_data[11]~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[11]~23 , The_System|mm_interconnect_0|rsp_mux_001|src_data[11]~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][12] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[12]~12 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[12]~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~12 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][12] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[12]~12 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[12]~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~9 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[12]~24 , The_System|mm_interconnect_0|rsp_mux_001|src_data[12]~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[12]~25 , The_System|mm_interconnect_0|rsp_mux_001|src_data[12]~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][13] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[13]~13 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[13]~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[13]~26 , The_System|mm_interconnect_0|rsp_mux_001|src_data[13]~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][13] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[13]~13 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[13]~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~13 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[13]~27 , The_System|mm_interconnect_0|rsp_mux_001|src_data[13]~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][14] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][14], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[14]~14 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[14]~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~14 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][14] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][14], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[14]~14 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[14]~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~10 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[14]~28 , The_System|mm_interconnect_0|rsp_mux_001|src_data[14]~28, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[14]~29 , The_System|mm_interconnect_0|rsp_mux_001|src_data[14]~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][15] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[15]~15 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[15]~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~15 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][15] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[15]~15 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[15]~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~11 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[15]~30 , The_System|mm_interconnect_0|rsp_mux_001|src_data[15]~30, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[15]~31 , The_System|mm_interconnect_0|rsp_mux_001|src_data[15]~31, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][16] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[16]~16 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[16]~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~16 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][16] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[16]~16 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[16]~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~12 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[16]~32 , The_System|mm_interconnect_0|rsp_mux_001|src_data[16]~32, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[16]~33 , The_System|mm_interconnect_0|rsp_mux_001|src_data[16]~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][17] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[17]~17 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[17]~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[17]~34 , The_System|mm_interconnect_0|rsp_mux_001|src_data[17]~34, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][17] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[17]~17 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[17]~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~17 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[17]~35 , The_System|mm_interconnect_0|rsp_mux_001|src_data[17]~35, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][18] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[18]~18 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[18]~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~18 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][18] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[18]~18 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[18]~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~13 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[18]~36 , The_System|mm_interconnect_0|rsp_mux_001|src_data[18]~36, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[18]~37 , The_System|mm_interconnect_0|rsp_mux_001|src_data[18]~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][19] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[19]~19 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[19]~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~19 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][19] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[19]~19 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[19]~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~14 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[19]~38 , The_System|mm_interconnect_0|rsp_mux_001|src_data[19]~38, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[19]~39 , The_System|mm_interconnect_0|rsp_mux_001|src_data[19]~39, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][20] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[20]~20 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[20]~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[20]~40 , The_System|mm_interconnect_0|rsp_mux_001|src_data[20]~40, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][20] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[20]~20 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[20]~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~20 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[20]~41 , The_System|mm_interconnect_0|rsp_mux_001|src_data[20]~41, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][21] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[21]~21 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[21]~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~21 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][21] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[21]~21 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[21]~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~15 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[21]~42 , The_System|mm_interconnect_0|rsp_mux_001|src_data[21]~42, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[21]~43 , The_System|mm_interconnect_0|rsp_mux_001|src_data[21]~43, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][22] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][22], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[22]~22 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[22]~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[22]~44 , The_System|mm_interconnect_0|rsp_mux_001|src_data[22]~44, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][22] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][22], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[22]~22 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[22]~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~22 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[22]~45 , The_System|mm_interconnect_0|rsp_mux_001|src_data[22]~45, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][23] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][23], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[23]~23 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[23]~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~23 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][23] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][23], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[23]~23 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[23]~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~16 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[23]~46 , The_System|mm_interconnect_0|rsp_mux_001|src_data[23]~46, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[23]~47 , The_System|mm_interconnect_0|rsp_mux_001|src_data[23]~47, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][24] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][24], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[24]~24 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[24]~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[24]~48 , The_System|mm_interconnect_0|rsp_mux_001|src_data[24]~48, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][24] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][24], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[24]~24 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[24]~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~24 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[24]~49 , The_System|mm_interconnect_0|rsp_mux_001|src_data[24]~49, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][25] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][25], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[25]~25 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[25]~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~25 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][25] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][25], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[25]~25 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[25]~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~17 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[25]~50 , The_System|mm_interconnect_0|rsp_mux_001|src_data[25]~50, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[25]~51 , The_System|mm_interconnect_0|rsp_mux_001|src_data[25]~51, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][26] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][26], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[26]~26 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[26]~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~26 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][26] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][26], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[26]~26 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[26]~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~18 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[26]~52 , The_System|mm_interconnect_0|rsp_mux_001|src_data[26]~52, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[26]~53 , The_System|mm_interconnect_0|rsp_mux_001|src_data[26]~53, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][27] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][27], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[27]~27 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[27]~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~27 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][27] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][27], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[27]~27 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[27]~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~19 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[27]~54 , The_System|mm_interconnect_0|rsp_mux_001|src_data[27]~54, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[27]~55 , The_System|mm_interconnect_0|rsp_mux_001|src_data[27]~55, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][28] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][28], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[28]~28 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[28]~28, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~28 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~28, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][28] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][28], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[28]~28 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[28]~28, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~20 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[28]~56 , The_System|mm_interconnect_0|rsp_mux_001|src_data[28]~56, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[28]~57 , The_System|mm_interconnect_0|rsp_mux_001|src_data[28]~57, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][29] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][29], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[29]~29 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[29]~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[29]~58 , The_System|mm_interconnect_0|rsp_mux_001|src_data[29]~58, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][29] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][29], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[29]~29 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[29]~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~29 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[29]~59 , The_System|mm_interconnect_0|rsp_mux_001|src_data[29]~59, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][30] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][30], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[30]~30 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[30]~30, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~30 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~30, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][30] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][30], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[30]~30 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[30]~30, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~21 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[30]~60 , The_System|mm_interconnect_0|rsp_mux_001|src_data[30]~60, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[30]~61 , The_System|mm_interconnect_0|rsp_mux_001|src_data[30]~61, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][31] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][31], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[31]~31 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|out_data[31]~31, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~31 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~31, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][31] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][31], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[31]~31 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|out_data[31]~31, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~22 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[31]~62 , The_System|mm_interconnect_0|rsp_mux_001|src_data[31]~62, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[31]~63 , The_System|mm_interconnect_0|rsp_mux_001|src_data[31]~63, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~32 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~32, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_payload~2 , The_System|mm_interconnect_0|rsp_mux_001|src_payload~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~23 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~24 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[32]~64 , The_System|mm_interconnect_0|rsp_mux_001|src_data[32]~64, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[32]~65 , The_System|mm_interconnect_0|rsp_mux_001|src_data[32]~65, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[33]~66 , The_System|mm_interconnect_0|rsp_mux_001|src_data[33]~66, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~33 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[33]~67 , The_System|mm_interconnect_0|rsp_mux_001|src_data[33]~67, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~34 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~34, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~25 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[34]~68 , The_System|mm_interconnect_0|rsp_mux_001|src_data[34]~68, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[34]~69 , The_System|mm_interconnect_0|rsp_mux_001|src_data[34]~69, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~35 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~35, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~26 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[35]~70 , The_System|mm_interconnect_0|rsp_mux_001|src_data[35]~70, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[35]~71 , The_System|mm_interconnect_0|rsp_mux_001|src_data[35]~71, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[36]~72 , The_System|mm_interconnect_0|rsp_mux_001|src_data[36]~72, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~36 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~36, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[36]~73 , The_System|mm_interconnect_0|rsp_mux_001|src_data[36]~73, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~37 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~27 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[37]~74 , The_System|mm_interconnect_0|rsp_mux_001|src_data[37]~74, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[37]~75 , The_System|mm_interconnect_0|rsp_mux_001|src_data[37]~75, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[38]~76 , The_System|mm_interconnect_0|rsp_mux_001|src_data[38]~76, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~38 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~38, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[38]~77 , The_System|mm_interconnect_0|rsp_mux_001|src_data[38]~77, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~39 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~39, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~28 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~28, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[39]~78 , The_System|mm_interconnect_0|rsp_mux_001|src_data[39]~78, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[39]~79 , The_System|mm_interconnect_0|rsp_mux_001|src_data[39]~79, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[40]~80 , The_System|mm_interconnect_0|rsp_mux_001|src_data[40]~80, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~40 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~40, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[40]~81 , The_System|mm_interconnect_0|rsp_mux_001|src_data[40]~81, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~41 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~41, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~29 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[41]~82 , The_System|mm_interconnect_0|rsp_mux_001|src_data[41]~82, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[41]~83 , The_System|mm_interconnect_0|rsp_mux_001|src_data[41]~83, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~42 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~42, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~30 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~30, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[42]~84 , The_System|mm_interconnect_0|rsp_mux_001|src_data[42]~84, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[42]~85 , The_System|mm_interconnect_0|rsp_mux_001|src_data[42]~85, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~43 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~43, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~31 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~31, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[43]~86 , The_System|mm_interconnect_0|rsp_mux_001|src_data[43]~86, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[43]~87 , The_System|mm_interconnect_0|rsp_mux_001|src_data[43]~87, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~44 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~44, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~32 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~32, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[44]~88 , The_System|mm_interconnect_0|rsp_mux_001|src_data[44]~88, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[44]~89 , The_System|mm_interconnect_0|rsp_mux_001|src_data[44]~89, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[45]~90 , The_System|mm_interconnect_0|rsp_mux_001|src_data[45]~90, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~45 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~45, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[45]~91 , The_System|mm_interconnect_0|rsp_mux_001|src_data[45]~91, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~46 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~46, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~33 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[46]~92 , The_System|mm_interconnect_0|rsp_mux_001|src_data[46]~92, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[46]~93 , The_System|mm_interconnect_0|rsp_mux_001|src_data[46]~93, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~47 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~47, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~34 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~34, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[47]~94 , The_System|mm_interconnect_0|rsp_mux_001|src_data[47]~94, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[47]~95 , The_System|mm_interconnect_0|rsp_mux_001|src_data[47]~95, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~48 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~48, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~35 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~35, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[48]~96 , The_System|mm_interconnect_0|rsp_mux_001|src_data[48]~96, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[48]~97 , The_System|mm_interconnect_0|rsp_mux_001|src_data[48]~97, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[49]~98 , The_System|mm_interconnect_0|rsp_mux_001|src_data[49]~98, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~49 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~49, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[49]~99 , The_System|mm_interconnect_0|rsp_mux_001|src_data[49]~99, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~50 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~50, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~36 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~36, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[50]~100 , The_System|mm_interconnect_0|rsp_mux_001|src_data[50]~100, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[50]~101 , The_System|mm_interconnect_0|rsp_mux_001|src_data[50]~101, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~51 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~51, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~37 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[51]~102 , The_System|mm_interconnect_0|rsp_mux_001|src_data[51]~102, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[51]~103 , The_System|mm_interconnect_0|rsp_mux_001|src_data[51]~103, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[52]~104 , The_System|mm_interconnect_0|rsp_mux_001|src_data[52]~104, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~52 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~52, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[52]~105 , The_System|mm_interconnect_0|rsp_mux_001|src_data[52]~105, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~53 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~53, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~38 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~38, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[53]~106 , The_System|mm_interconnect_0|rsp_mux_001|src_data[53]~106, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[53]~107 , The_System|mm_interconnect_0|rsp_mux_001|src_data[53]~107, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[54]~108 , The_System|mm_interconnect_0|rsp_mux_001|src_data[54]~108, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~54 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~54, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[54]~109 , The_System|mm_interconnect_0|rsp_mux_001|src_data[54]~109, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~55 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~55, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~39 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~39, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[55]~110 , The_System|mm_interconnect_0|rsp_mux_001|src_data[55]~110, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[55]~111 , The_System|mm_interconnect_0|rsp_mux_001|src_data[55]~111, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[56]~112 , The_System|mm_interconnect_0|rsp_mux_001|src_data[56]~112, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~56 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~56, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[56]~113 , The_System|mm_interconnect_0|rsp_mux_001|src_data[56]~113, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~57 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~57, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~40 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~40, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[57]~114 , The_System|mm_interconnect_0|rsp_mux_001|src_data[57]~114, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[57]~115 , The_System|mm_interconnect_0|rsp_mux_001|src_data[57]~115, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~58 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~58, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~41 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~41, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[58]~116 , The_System|mm_interconnect_0|rsp_mux_001|src_data[58]~116, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[58]~117 , The_System|mm_interconnect_0|rsp_mux_001|src_data[58]~117, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~59 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~59, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~42 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~42, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[59]~118 , The_System|mm_interconnect_0|rsp_mux_001|src_data[59]~118, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[59]~119 , The_System|mm_interconnect_0|rsp_mux_001|src_data[59]~119, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~60 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~60, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~43 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~43, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[60]~120 , The_System|mm_interconnect_0|rsp_mux_001|src_data[60]~120, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[60]~121 , The_System|mm_interconnect_0|rsp_mux_001|src_data[60]~121, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[61]~122 , The_System|mm_interconnect_0|rsp_mux_001|src_data[61]~122, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~61 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~61, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[61]~123 , The_System|mm_interconnect_0|rsp_mux_001|src_data[61]~123, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~62 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~62, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~44 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~44, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[62]~124 , The_System|mm_interconnect_0|rsp_mux_001|src_data[62]~124, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[62]~125 , The_System|mm_interconnect_0|rsp_mux_001|src_data[62]~125, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~63 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~63, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~45 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~45, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[63]~126 , The_System|mm_interconnect_0|rsp_mux_001|src_data[63]~126, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[63]~127 , The_System|mm_interconnect_0|rsp_mux_001|src_data[63]~127, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~64 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~64, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_payload~3 , The_System|mm_interconnect_0|rsp_mux_001|src_payload~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~46 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~46, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~47 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~47, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[64]~128 , The_System|mm_interconnect_0|rsp_mux_001|src_data[64]~128, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[64]~129 , The_System|mm_interconnect_0|rsp_mux_001|src_data[64]~129, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[65]~130 , The_System|mm_interconnect_0|rsp_mux_001|src_data[65]~130, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~65 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~65, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[65]~131 , The_System|mm_interconnect_0|rsp_mux_001|src_data[65]~131, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~66 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~66, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~48 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~48, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[66]~132 , The_System|mm_interconnect_0|rsp_mux_001|src_data[66]~132, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[66]~133 , The_System|mm_interconnect_0|rsp_mux_001|src_data[66]~133, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~67 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~67, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~49 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~49, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[67]~134 , The_System|mm_interconnect_0|rsp_mux_001|src_data[67]~134, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[67]~135 , The_System|mm_interconnect_0|rsp_mux_001|src_data[67]~135, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[68]~136 , The_System|mm_interconnect_0|rsp_mux_001|src_data[68]~136, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~68 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~68, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[68]~137 , The_System|mm_interconnect_0|rsp_mux_001|src_data[68]~137, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~69 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~69, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~50 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~50, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[69]~138 , The_System|mm_interconnect_0|rsp_mux_001|src_data[69]~138, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[69]~139 , The_System|mm_interconnect_0|rsp_mux_001|src_data[69]~139, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[70]~140 , The_System|mm_interconnect_0|rsp_mux_001|src_data[70]~140, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~70 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~70, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[70]~141 , The_System|mm_interconnect_0|rsp_mux_001|src_data[70]~141, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~71 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~71, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~51 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~51, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[71]~142 , The_System|mm_interconnect_0|rsp_mux_001|src_data[71]~142, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[71]~143 , The_System|mm_interconnect_0|rsp_mux_001|src_data[71]~143, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[72]~144 , The_System|mm_interconnect_0|rsp_mux_001|src_data[72]~144, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~72 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~72, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[72]~145 , The_System|mm_interconnect_0|rsp_mux_001|src_data[72]~145, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~73 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~73, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~52 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~52, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[73]~146 , The_System|mm_interconnect_0|rsp_mux_001|src_data[73]~146, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[73]~147 , The_System|mm_interconnect_0|rsp_mux_001|src_data[73]~147, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~74 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~74, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~53 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~53, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[74]~148 , The_System|mm_interconnect_0|rsp_mux_001|src_data[74]~148, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[74]~149 , The_System|mm_interconnect_0|rsp_mux_001|src_data[74]~149, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~75 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~75, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~54 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~54, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[75]~150 , The_System|mm_interconnect_0|rsp_mux_001|src_data[75]~150, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[75]~151 , The_System|mm_interconnect_0|rsp_mux_001|src_data[75]~151, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~76 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~76, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~55 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~55, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[76]~152 , The_System|mm_interconnect_0|rsp_mux_001|src_data[76]~152, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[76]~153 , The_System|mm_interconnect_0|rsp_mux_001|src_data[76]~153, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[77]~154 , The_System|mm_interconnect_0|rsp_mux_001|src_data[77]~154, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~77 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~77, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[77]~155 , The_System|mm_interconnect_0|rsp_mux_001|src_data[77]~155, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~78 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~78, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~56 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~56, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[78]~156 , The_System|mm_interconnect_0|rsp_mux_001|src_data[78]~156, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[78]~157 , The_System|mm_interconnect_0|rsp_mux_001|src_data[78]~157, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~79 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~79, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~57 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~57, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[79]~158 , The_System|mm_interconnect_0|rsp_mux_001|src_data[79]~158, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[79]~159 , The_System|mm_interconnect_0|rsp_mux_001|src_data[79]~159, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~80 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~80, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~58 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~58, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[80]~160 , The_System|mm_interconnect_0|rsp_mux_001|src_data[80]~160, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[80]~161 , The_System|mm_interconnect_0|rsp_mux_001|src_data[80]~161, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[81]~162 , The_System|mm_interconnect_0|rsp_mux_001|src_data[81]~162, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~81 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~81, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[81]~163 , The_System|mm_interconnect_0|rsp_mux_001|src_data[81]~163, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~82 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~82, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~59 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~59, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[82]~164 , The_System|mm_interconnect_0|rsp_mux_001|src_data[82]~164, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[82]~165 , The_System|mm_interconnect_0|rsp_mux_001|src_data[82]~165, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~83 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~83, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~60 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~60, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[83]~166 , The_System|mm_interconnect_0|rsp_mux_001|src_data[83]~166, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[83]~167 , The_System|mm_interconnect_0|rsp_mux_001|src_data[83]~167, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[84]~168 , The_System|mm_interconnect_0|rsp_mux_001|src_data[84]~168, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~84 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~84, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[84]~169 , The_System|mm_interconnect_0|rsp_mux_001|src_data[84]~169, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~85 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~85, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~61 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~61, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[85]~170 , The_System|mm_interconnect_0|rsp_mux_001|src_data[85]~170, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[85]~171 , The_System|mm_interconnect_0|rsp_mux_001|src_data[85]~171, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[86]~172 , The_System|mm_interconnect_0|rsp_mux_001|src_data[86]~172, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~86 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~86, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[86]~173 , The_System|mm_interconnect_0|rsp_mux_001|src_data[86]~173, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~87 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~87, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~62 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~62, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[87]~174 , The_System|mm_interconnect_0|rsp_mux_001|src_data[87]~174, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[87]~175 , The_System|mm_interconnect_0|rsp_mux_001|src_data[87]~175, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[88]~176 , The_System|mm_interconnect_0|rsp_mux_001|src_data[88]~176, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~88 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~88, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[88]~177 , The_System|mm_interconnect_0|rsp_mux_001|src_data[88]~177, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~89 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~89, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~63 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~63, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[89]~178 , The_System|mm_interconnect_0|rsp_mux_001|src_data[89]~178, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[89]~179 , The_System|mm_interconnect_0|rsp_mux_001|src_data[89]~179, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~90 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~90, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~64 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~64, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[90]~180 , The_System|mm_interconnect_0|rsp_mux_001|src_data[90]~180, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[90]~181 , The_System|mm_interconnect_0|rsp_mux_001|src_data[90]~181, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~91 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~91, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~65 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~65, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[91]~182 , The_System|mm_interconnect_0|rsp_mux_001|src_data[91]~182, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[91]~183 , The_System|mm_interconnect_0|rsp_mux_001|src_data[91]~183, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~92 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~92, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~66 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~66, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[92]~184 , The_System|mm_interconnect_0|rsp_mux_001|src_data[92]~184, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[92]~185 , The_System|mm_interconnect_0|rsp_mux_001|src_data[92]~185, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[93]~186 , The_System|mm_interconnect_0|rsp_mux_001|src_data[93]~186, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~93 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~93, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[93]~187 , The_System|mm_interconnect_0|rsp_mux_001|src_data[93]~187, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~94 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~94, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~67 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~67, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[94]~188 , The_System|mm_interconnect_0|rsp_mux_001|src_data[94]~188, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[94]~189 , The_System|mm_interconnect_0|rsp_mux_001|src_data[94]~189, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~95 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|ShiftLeft0~95, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~68 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|ShiftLeft0~68, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[95]~190 , The_System|mm_interconnect_0|rsp_mux_001|src_data[95]~190, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[95]~191 , The_System|mm_interconnect_0|rsp_mux_001|src_data[95]~191, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_payload~4 , The_System|mm_interconnect_0|rsp_mux_001|src_payload~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_payload~5 , The_System|mm_interconnect_0|rsp_mux_001|src_payload~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_payload~6 , The_System|mm_interconnect_0|rsp_mux_001|src_payload~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[96] , The_System|mm_interconnect_0|rsp_mux_001|src_data[96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[97] , The_System|mm_interconnect_0|rsp_mux_001|src_data[97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[98] , The_System|mm_interconnect_0|rsp_mux_001|src_data[98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[99] , The_System|mm_interconnect_0|rsp_mux_001|src_data[99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[100] , The_System|mm_interconnect_0|rsp_mux_001|src_data[100], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[101] , The_System|mm_interconnect_0|rsp_mux_001|src_data[101], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[102] , The_System|mm_interconnect_0|rsp_mux_001|src_data[102], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[103] , The_System|mm_interconnect_0|rsp_mux_001|src_data[103], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[104] , The_System|mm_interconnect_0|rsp_mux_001|src_data[104], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[105] , The_System|mm_interconnect_0|rsp_mux_001|src_data[105], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[106] , The_System|mm_interconnect_0|rsp_mux_001|src_data[106], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[107] , The_System|mm_interconnect_0|rsp_mux_001|src_data[107], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[108] , The_System|mm_interconnect_0|rsp_mux_001|src_data[108], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[109] , The_System|mm_interconnect_0|rsp_mux_001|src_data[109], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[110] , The_System|mm_interconnect_0|rsp_mux_001|src_data[110], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[111] , The_System|mm_interconnect_0|rsp_mux_001|src_data[111], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[112] , The_System|mm_interconnect_0|rsp_mux_001|src_data[112], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[113] , The_System|mm_interconnect_0|rsp_mux_001|src_data[113], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[114] , The_System|mm_interconnect_0|rsp_mux_001|src_data[114], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[115] , The_System|mm_interconnect_0|rsp_mux_001|src_data[115], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[116] , The_System|mm_interconnect_0|rsp_mux_001|src_data[116], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[117] , The_System|mm_interconnect_0|rsp_mux_001|src_data[117], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[118] , The_System|mm_interconnect_0|rsp_mux_001|src_data[118], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[119] , The_System|mm_interconnect_0|rsp_mux_001|src_data[119], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[120] , The_System|mm_interconnect_0|rsp_mux_001|src_data[120], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[121] , The_System|mm_interconnect_0|rsp_mux_001|src_data[121], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[122] , The_System|mm_interconnect_0|rsp_mux_001|src_data[122], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[123] , The_System|mm_interconnect_0|rsp_mux_001|src_data[123], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[124] , The_System|mm_interconnect_0|rsp_mux_001|src_data[124], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[125] , The_System|mm_interconnect_0|rsp_mux_001|src_data[125], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[126] , The_System|mm_interconnect_0|rsp_mux_001|src_data[126], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[127] , The_System|mm_interconnect_0|rsp_mux_001|src_data[127], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][103] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][103], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[211] , The_System|mm_interconnect_0|rsp_mux_001|src_data[211], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][104] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][104], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[212] , The_System|mm_interconnect_0|rsp_mux_001|src_data[212], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][105] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][105], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[213] , The_System|mm_interconnect_0|rsp_mux_001|src_data[213], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][106] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][106], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[214] , The_System|mm_interconnect_0|rsp_mux_001|src_data[214], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][107] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][107], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[215] , The_System|mm_interconnect_0|rsp_mux_001|src_data[215], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][108] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][108], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[216] , The_System|mm_interconnect_0|rsp_mux_001|src_data[216], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][109] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][109], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[217] , The_System|mm_interconnect_0|rsp_mux_001|src_data[217], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][110] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][110], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[218] , The_System|mm_interconnect_0|rsp_mux_001|src_data[218], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][111] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][111], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[219] , The_System|mm_interconnect_0|rsp_mux_001|src_data[219], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][112] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][112], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[220] , The_System|mm_interconnect_0|rsp_mux_001|src_data[220], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][113] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][113], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[221] , The_System|mm_interconnect_0|rsp_mux_001|src_data[221], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][114] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][114], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|rsp_mux_001|src_data[222] , The_System|mm_interconnect_0|rsp_mux_001|src_data[222], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|last_channel[1] , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|last_channel[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_demux_001|src1_valid~0 , The_System|mm_interconnect_1|cmd_demux_001|src1_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|last_channel[1] , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|last_channel[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|WideOr1 , The_System|mm_interconnect_1|cmd_mux_001|WideOr1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|cp_ready~1 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|cp_ready~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|cp_ready~2 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|cp_ready~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|cp_ready~3 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|cp_ready~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller_001|r_sync_rst , The_System|rst_controller_001|r_sync_rst, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_demux_001|WideOr0~0 , The_System|mm_interconnect_1|rsp_demux_001|WideOr0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|always0~0 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|always0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|m0_write , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|m0_write, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_translator|read_latency_shift_reg~0 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_translator|read_latency_shift_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|rf_source_valid~0 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|rf_source_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|write~0 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|write~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem_used[1]~0 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem_used[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[78] , The_System|mm_interconnect_1|cmd_mux_001|src_data[78], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[79] , The_System|mm_interconnect_1|cmd_mux_001|src_data[79], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[35] , The_System|mm_interconnect_1|cmd_mux_001|src_data[35], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[33] , The_System|mm_interconnect_1|cmd_mux_001|src_data[33], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[34] , The_System|mm_interconnect_1|cmd_mux_001|src_data[34], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[32] , The_System|mm_interconnect_1|cmd_mux_001|src_data[32], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|m0_read~0 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|m0_read~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|m0_read~1 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|m0_read~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_translator|wait_latency_counter~0 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_translator|wait_latency_counter~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_translator|wait_latency_counter~1 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_translator|wait_latency_counter~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|burst_bytecount[6] , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|burst_bytecount[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add0~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|write_cp_data[69]~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|write_cp_data[69]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add2~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add2~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|burst_bytecount[4] , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|burst_bytecount[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|write_cp_data[67]~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|write_cp_data[67]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~3 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|burst_bytecount[5] , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|burst_bytecount[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|write_cp_data[68]~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|write_cp_data[68]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~4 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~5 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|burst_bytecount[2] , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|burst_bytecount[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|write_cp_data[65]~3 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|write_cp_data[65]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~6 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|burst_bytecount[3] , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|burst_bytecount[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|write_cp_data[66]~4 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|write_cp_data[66]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~8 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~9 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload[0] , The_System|mm_interconnect_1|cmd_mux_001|src_payload[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|arb|top_priority_reg[0] , The_System|mm_interconnect_1|cmd_mux_001|arb|top_priority_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|arb|top_priority_reg[1] , The_System|mm_interconnect_1|cmd_mux_001|arb|top_priority_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|arb|grant[1]~0 , The_System|mm_interconnect_1|cmd_mux_001|arb|grant[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|packet_in_progress , The_System|mm_interconnect_1|cmd_mux_001|packet_in_progress, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|update_grant~0 , The_System|mm_interconnect_1|cmd_mux_001|update_grant~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_demux_001|src0_valid~0 , The_System|mm_interconnect_1|cmd_demux_001|src0_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|WideOr1 , The_System|mm_interconnect_1|cmd_mux|WideOr1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|cp_ready~1 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|cp_ready~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|cp_ready~2 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|cp_ready~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|cp_ready~3 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|cp_ready~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|rsp_demux|WideOr0~0 , The_System|mm_interconnect_1|rsp_demux|WideOr0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|always0~0 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|always0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|m0_write , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|m0_write, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_translator|read_latency_shift_reg~0 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_translator|read_latency_shift_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|m0_read~0 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|m0_read~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|write~0 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|write~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem_used[1]~0 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem_used[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[78] , The_System|mm_interconnect_1|cmd_mux|src_data[78], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[79] , The_System|mm_interconnect_1|cmd_mux|src_data[79], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[35] , The_System|mm_interconnect_1|cmd_mux|src_data[35], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[33] , The_System|mm_interconnect_1|cmd_mux|src_data[33], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[34] , The_System|mm_interconnect_1|cmd_mux|src_data[34], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[32] , The_System|mm_interconnect_1|cmd_mux|src_data[32], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|m0_read~1 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|m0_read~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_translator|wait_latency_counter~0 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_translator|wait_latency_counter~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_translator|wait_latency_counter~1 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_translator|wait_latency_counter~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~0 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~1 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~2 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~3 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~4 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~5 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~6 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~8 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~9 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload[0] , The_System|mm_interconnect_1|cmd_mux|src_payload[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|arb|top_priority_reg[1] , The_System|mm_interconnect_1|cmd_mux|arb|top_priority_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|arb|top_priority_reg[0] , The_System|mm_interconnect_1|cmd_mux|arb|top_priority_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|arb|grant[1]~0 , The_System|mm_interconnect_1|cmd_mux|arb|grant[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|packet_in_progress , The_System|mm_interconnect_1|cmd_mux|packet_in_progress, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|update_grant~0 , The_System|mm_interconnect_1|cmd_mux|update_grant~0, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , The_System|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|save_dest_id~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|save_dest_id~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|nonposted_cmd_accepted , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|nonposted_cmd_accepted, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|response_sink_accepted , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|response_sink_accepted, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|pending_response_count[1] , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|pending_response_count[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|pending_response_count[0] , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|pending_response_count[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|has_pending_responses~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|has_pending_responses~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|arb|grant[0]~1 , The_System|mm_interconnect_1|cmd_mux_001|arb|grant[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add1~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add1~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add1~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add1~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add1~3 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add1~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Selector15~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Selector15~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Selector15~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Selector15~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|arb|grant[0]~1 , The_System|mm_interconnect_1|cmd_mux|arb|grant[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|pending_response_count[1] , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|pending_response_count[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|pending_response_count[0] , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|pending_response_count[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|has_pending_responses~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|has_pending_responses~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_translator|read_latency_shift_reg~1 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_translator|read_latency_shift_reg~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem_used[1] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem_used[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rdata_fifo|read~0 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rdata_fifo|read~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem_used[0]~0 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem_used[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][112] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][112], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem~0 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|always0~0 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|always0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem_used[0]~1 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem_used[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][59] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem~1 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][60] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][60], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem~2 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_translator|read_latency_shift_reg~1 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_translator|read_latency_shift_reg~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem_used[1] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem_used[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|read~0 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|read~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem_used[0]~0 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem_used[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[1][112] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[1][112], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem~0 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|always0~0 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|always0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem_used[0]~1 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem_used[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[1][59] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[1][59], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem~1 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[1][60] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[1][60], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem~2 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][113] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][113], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem~3 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|burst_uncompress_byte_counter[7] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|burst_uncompress_byte_counter[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|burst_uncompress_byte_counter~0 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|burst_uncompress_byte_counter~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|burst_uncompress_byte_counter~1 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|burst_uncompress_byte_counter~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|Add0~0 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|Add0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|Add1~0 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|Add1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|Add1~1 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|burst_uncompress_byte_counter~2 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|burst_uncompress_byte_counter~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|Add1~2 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|Add1~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|burst_uncompress_byte_counter~3 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|burst_uncompress_byte_counter~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|burst_uncompress_byte_counter~4 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|burst_uncompress_byte_counter~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][69] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][69], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem~4 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][66] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][66], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem~5 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][68] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][68], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem~6 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][65] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][65], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem~7 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][67] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][67], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem~8 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[1][113] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[1][113], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem~3 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|burst_uncompress_byte_counter[7] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|burst_uncompress_byte_counter[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|burst_uncompress_byte_counter~0 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|burst_uncompress_byte_counter~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|burst_uncompress_byte_counter~1 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|burst_uncompress_byte_counter~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|Add0~0 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|Add0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|Add1~0 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|Add1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|Add1~1 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|burst_uncompress_byte_counter~2 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|burst_uncompress_byte_counter~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|Add1~2 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|Add1~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|burst_uncompress_byte_counter~3 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|burst_uncompress_byte_counter~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|burst_uncompress_byte_counter~4 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|burst_uncompress_byte_counter~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[1][69] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[1][69], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem~4 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[1][66] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[1][66], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem~5 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[1][68] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[1][68], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem~6 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[1][65] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[1][65], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem~7 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[1][67] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[1][67], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem~8 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][88] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][88], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem~9 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[1][88] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[1][88], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem~9 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][89] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][89], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem~10 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[1][89] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[1][89], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem~10 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][90] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem~11 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[1][90] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[1][90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem~11 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][91] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem~12 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[1][91] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[1][91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem~12 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][92] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem~13 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[1][92] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[1][92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem~13 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][93] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem~14 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[1][93] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[1][93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem~14 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][94] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem~15 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[1][94] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[1][94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem~15 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][95] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem~16 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[1][95] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[1][95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem~16 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][96] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem~17 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[1][96] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[1][96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem~17 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][97] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem~18 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[1][97] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[1][97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem~18 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][98] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem~19 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[1][98] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[1][98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem~19 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][99] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem~20 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[1][99] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[1][99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem~20 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem~20, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_readdata[0] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_readdata[0], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_readdata[0] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_readdata[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][0] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem~0 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rdata_fifo|always0~0 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rdata_fifo|always0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][0] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem~0 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|always0~0 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|always0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_readdata[1] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_readdata[1], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_readdata[1] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_readdata[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][1] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem~1 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][1] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem~1 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem~1, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_readdata[2] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_readdata[2], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_readdata[2] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_readdata[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][2] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem~2 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][2] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem~2 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem~2, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_readdata[3] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_readdata[3], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_readdata[3] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_readdata[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][3] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem~3 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][3] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem~3 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem~3, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_readdata[4] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_readdata[4], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_readdata[4] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_readdata[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][4] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem~4 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][4] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem~4 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem~4, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_readdata[5] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_readdata[5], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_readdata[5] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_readdata[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][5] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem~5 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][5] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem~5 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|last_channel[2] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|last_channel[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux|src2_valid~0 , The_System|mm_interconnect_0|cmd_demux|src2_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|last_channel[2] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|last_channel[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux_001|src2_valid~0 , The_System|mm_interconnect_0|cmd_demux_001|src2_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Decoder0~1 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Decoder0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|address_reg[0] , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|address_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|use_reg , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|use_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[0] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[0]~26 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[0]~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|out_data[36]~0 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|out_data[36]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|out_data[36]~1 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|out_data[36]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~0 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|address_reg[1] , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|address_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[1] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[1]~27 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|out_data[1]~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|out_data[37]~2 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|out_data[37]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|out_data[37]~3 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|out_data[37]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[128] , The_System|mm_interconnect_0|cmd_mux_002|src_data[128], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[132] , The_System|mm_interconnect_0|cmd_mux_002|src_data[132], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[136] , The_System|mm_interconnect_0|cmd_mux_002|src_data[136], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[140] , The_System|mm_interconnect_0|cmd_mux_002|src_data[140], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|address_reg[2] , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|address_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|int_output_sel[0]~0 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|int_output_sel[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|int_output_sel[0]~1 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|int_output_sel[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|address_reg[3] , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|address_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|int_output_sel[1]~2 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|int_output_sel[1]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|int_output_sel[1]~3 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|int_output_sel[1]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux3~0 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[129] , The_System|mm_interconnect_0|cmd_mux_002|src_data[129], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[133] , The_System|mm_interconnect_0|cmd_mux_002|src_data[133], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[137] , The_System|mm_interconnect_0|cmd_mux_002|src_data[137], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[141] , The_System|mm_interconnect_0|cmd_mux_002|src_data[141], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux2~0 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Decoder0~2 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Decoder0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[130] , The_System|mm_interconnect_0|cmd_mux_002|src_data[130], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[134] , The_System|mm_interconnect_0|cmd_mux_002|src_data[134], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[138] , The_System|mm_interconnect_0|cmd_mux_002|src_data[138], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[142] , The_System|mm_interconnect_0|cmd_mux_002|src_data[142], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux1~0 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[131] , The_System|mm_interconnect_0|cmd_mux_002|src_data[131], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[135] , The_System|mm_interconnect_0|cmd_mux_002|src_data[135], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[139] , The_System|mm_interconnect_0|cmd_mux_002|src_data[139], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[143] , The_System|mm_interconnect_0|cmd_mux_002|src_data[143], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux0~0 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Mux0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|write~0 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|write~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|p1_ready~0 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|p1_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|sink_ready~0 , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|sink_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem_used[1]~0 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem_used[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[8]~1 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[8]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[7]~3 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[7]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~4 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~5 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~6 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~7 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|byte_cnt_reg[5] , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|byte_cnt_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|int_byte_cnt_factor[0]~0 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|int_byte_cnt_factor[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add6~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add6~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|burst_bytecount[7] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|burst_bytecount[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|write_cp_data[187]~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|write_cp_data[187]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add2~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[187] , The_System|mm_interconnect_0|cmd_mux_002|src_data[187], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|burst_bytecount[6] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|burst_bytecount[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|write_cp_data[186]~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|write_cp_data[186]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[186] , The_System|mm_interconnect_0|cmd_mux_002|src_data[186], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|burst_bytecount[4] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|burst_bytecount[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|write_cp_data[184]~2 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|write_cp_data[184]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[184] , The_System|mm_interconnect_0|cmd_mux_002|src_data[184], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|ShiftLeft0~0 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|ShiftLeft0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|burst_bytecount[5] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|burst_bytecount[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|write_cp_data[185]~3 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|write_cp_data[185]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[185] , The_System|mm_interconnect_0|cmd_mux_002|src_data[185], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|out_data[77]~4 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|out_data[77]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|byte_cnt_reg[6] , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|byte_cnt_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|ShiftLeft0~1 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|ShiftLeft0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|burst_bytecount[8] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|burst_bytecount[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|write_cp_data[188]~4 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|write_cp_data[188]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[188] , The_System|mm_interconnect_0|cmd_mux_002|src_data[188], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|out_data[78]~5 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|out_data[78]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|out_data[78]~6 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|out_data[78]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|byte_cnt_reg[3] , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|byte_cnt_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|ShiftLeft0~2 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|ShiftLeft0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|out_data[75]~7 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|out_data[75]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|byte_cnt_reg[8] , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|byte_cnt_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|ShiftLeft0~3 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|ShiftLeft0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|out_data[80]~8 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|out_data[80]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|byte_cnt_reg[4] , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|byte_cnt_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|ShiftLeft0~4 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|ShiftLeft0~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|out_data[76]~9 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|out_data[76]~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|byte_cnt_reg[7] , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|byte_cnt_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|ShiftLeft0~5 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|ShiftLeft0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|out_data[79]~10 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|out_data[79]~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|byte_cnt_reg[2] , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|byte_cnt_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|out_data[74]~11 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|out_data[74]~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|endofpacket_reg , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|endofpacket_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|out_endofpacket~0 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|out_endofpacket~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|out_endofpacket~1 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|out_endofpacket~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_demux|src2_valid~1 , The_System|mm_interconnect_0|cmd_demux|src2_valid~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0] , The_System|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1] , The_System|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|arb|grant[1]~0 , The_System|mm_interconnect_0|cmd_mux_002|arb|grant[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|WideOr1 , The_System|mm_interconnect_0|cmd_mux_002|WideOr1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|packet_in_progress , The_System|mm_interconnect_0|cmd_mux_002|packet_in_progress, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload[0] , The_System|mm_interconnect_0|cmd_mux_002|src_payload[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|update_grant~0 , The_System|mm_interconnect_0|cmd_mux_002|update_grant~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|arb|grant[0]~1 , The_System|mm_interconnect_0|cmd_mux_002|arb|grant[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Decoder0~3 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Decoder0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Add0~0 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Add0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Decoder0~4 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Decoder0~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Add0~1 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|count~0 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|count~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|count~1 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|count~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0] , The_System|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|arb|grant[1]~0 , The_System|mm_interconnect_0|cmd_mux_001|arb|grant[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|packet_in_progress , The_System|mm_interconnect_0|cmd_mux_001|packet_in_progress, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_valid~0 , The_System|mm_interconnect_0|cmd_mux_001|src_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|update_grant~0 , The_System|mm_interconnect_0|cmd_mux_001|update_grant~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|use_reg , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|use_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|Decoder0~1 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|Decoder0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|Decoder0~2 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|Decoder0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|Add0~0 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|Add0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|Add0~1 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|count~0 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|count~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|count~1 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|count~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|cp_ready~0 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|cp_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|write~0 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|write~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|sink_ready~0 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|sink_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem_used[1]~0 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem_used[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|Decoder0~3 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|Decoder0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|byte_cnt_reg[7] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|byte_cnt_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~1 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~2 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~3 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~4 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|int_byte_cnt_factor[0]~0 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|int_byte_cnt_factor[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|int_byte_cnt_factor[1]~1 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|int_byte_cnt_factor[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|ShiftLeft0~0 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|ShiftLeft0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|ShiftLeft0~1 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|ShiftLeft0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|out_data[79]~0 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|out_data[79]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|byte_cnt_reg[5] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|byte_cnt_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|ShiftLeft0~2 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|ShiftLeft0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|ShiftLeft0~3 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|ShiftLeft0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|out_data[77]~1 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|out_data[77]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|byte_cnt_reg[3] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|byte_cnt_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|out_data[75]~2 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|out_data[75]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|byte_cnt_reg[4] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|byte_cnt_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~5 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|ShiftLeft0~4 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|ShiftLeft0~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|ShiftLeft0~5 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|ShiftLeft0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|out_data[76]~3 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|out_data[76]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|byte_cnt_reg[6] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|byte_cnt_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|ShiftLeft0~6 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|ShiftLeft0~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|ShiftLeft0~7 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|ShiftLeft0~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|out_data[78]~4 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|out_data[78]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|byte_cnt_reg[8] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|byte_cnt_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|out_data[80]~5 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|out_data[80]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|byte_cnt_reg[2] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|byte_cnt_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|ShiftLeft0~8 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|ShiftLeft0~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|out_data[74]~6 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|out_data[74]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|endofpacket_reg , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|endofpacket_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|out_endofpacket~0 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|out_endofpacket~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~1 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~0 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~1 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[7]~2 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[7]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[8]~3 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[8]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1~0 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~5 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~6 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1~1 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1~2 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|internal_valid~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|internal_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|nonposted_cmd_accepted , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|nonposted_cmd_accepted, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|response_sink_accepted , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|response_sink_accepted, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|pending_response_count[1] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|pending_response_count[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|pending_response_count[0] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|pending_response_count[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|has_pending_responses~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|has_pending_responses~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add1~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|log2ceil~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|log2ceil~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add1~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add1~2 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add1~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add1~3 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add1~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add1~4 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add1~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|LessThan16~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|LessThan16~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Selector23~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Selector23~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|LessThan14~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|LessThan14~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Selector25~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Selector25~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Selector26~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Selector26~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|LessThan12~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|LessThan12~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Selector27~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Selector27~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Selector22~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Selector22~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|LessThan15~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|LessThan15~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Selector24~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Selector24~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Selector26~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Selector26~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~1 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[8]~2 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[8]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~4 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~5 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[7]~6 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[7]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_valid~0 , The_System|mm_interconnect_0|cmd_mux|src_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_rsp_width_adapter|always9~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_rsp_width_adapter|always9~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|write~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|write~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem_used[1]~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem_used[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_translator|wait_latency_counter~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_translator|wait_latency_counter~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_translator|wait_latency_counter~1 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_translator|wait_latency_counter~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[2] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|use_reg , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|use_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|int_output_sel[1]~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|int_output_sel[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|int_output_sel[0]~1 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|int_output_sel[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[3] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|int_output_sel[1]~2 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|int_output_sel[1]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1] , The_System|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0] , The_System|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|arb|grant[0]~0 , The_System|mm_interconnect_0|cmd_mux|arb|grant[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|packet_in_progress , The_System|mm_interconnect_0|cmd_mux|packet_in_progress, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|last_cycle~0 , The_System|mm_interconnect_0|cmd_mux|last_cycle~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|update_grant~0 , The_System|mm_interconnect_0|cmd_mux|update_grant~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Decoder0~1 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Decoder0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Decoder0~2 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Decoder0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Add0~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Add0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Add0~1 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Add0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|count~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|count~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|count~1 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|count~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|internal_valid~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|internal_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|nonposted_cmd_accepted , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|nonposted_cmd_accepted, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|response_sink_accepted~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|response_sink_accepted~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[1] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[0] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|has_pending_responses~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|has_pending_responses~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][68] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][68], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|always0~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|always0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][127] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][127], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~1 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem_used[0]~1 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem_used[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][126] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][126], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[126] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[126], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~2 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][124] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][124], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[124] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[124], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~3 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][125] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][125], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[125] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[125], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~4 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][90] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~5 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][91] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~6 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][38] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][38], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~7 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][83] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][83], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent|uncompressor|burst_uncompress_address_base~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent|uncompressor|burst_uncompress_address_base~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent|uncompressor|p1_burst_uncompress_address_offset[2] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent|uncompressor|p1_burst_uncompress_address_offset[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][92] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~8 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][39] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][39], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~9 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][84] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][84], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent|uncompressor|burst_uncompress_address_base~1 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent|uncompressor|burst_uncompress_address_base~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent|uncompressor|p1_burst_uncompress_address_offset[3] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent|uncompressor|p1_burst_uncompress_address_offset[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][128] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][128], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~10 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][69] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][69], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~0 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|always0~0 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|always0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|WideOr0 , The_System|mm_interconnect_0|onchip_sram_s2_agent|WideOr0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_translator|read_latency_shift_reg~0 , The_System|mm_interconnect_0|onchip_sram_s2_translator|read_latency_shift_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem_used[1] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem_used[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|read~0 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|read~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem_used[0]~0 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem_used[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][127] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][127], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~1 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~2 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem_used[0]~1 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem_used[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][126] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][126], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[126] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[126], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~3 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][124] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][124], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[124] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[124], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~4 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][125] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][125], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[125] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[125], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~5 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][90] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~6 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][91] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~7 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][38] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][38], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~8 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][83] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][83], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|always1~0 , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|always1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][92] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~9 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][128] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][128], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~10 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter~0 , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter~1 , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter~2 , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter~3 , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter~4 , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter~5 , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter~6 , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter~7 , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][78] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][78], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~11 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][80] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][80], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~12 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][77] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][77], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~13 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][79] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][79], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~14 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][75] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][75], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~15 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][76] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][76], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~16 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][74] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][74], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~17 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][39] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][39], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~18 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][84] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][84], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][68] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][68], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~19 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][128] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][128], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~0 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|always0~0 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|always0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][69] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][69], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~1 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][127] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][127], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~2 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_translator|read_latency_shift_reg~0 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_translator|read_latency_shift_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem_used[1] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem_used[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|read~0 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|read~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem_used[0]~0 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem_used[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem_used[0]~1 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem_used[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_byte_counter~0 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_byte_counter~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_byte_counter~1 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_byte_counter~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_byte_counter~2 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_byte_counter~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_byte_counter~3 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_byte_counter~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_byte_counter~4 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_byte_counter~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_byte_counter~5 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_byte_counter~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_byte_counter~6 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_byte_counter~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_byte_counter~7 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_byte_counter~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][78] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][78], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~3 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][80] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][80], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~4 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][77] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][77], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~5 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][79] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][79], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~6 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][75] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][75], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~7 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][76] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][76], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~8 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][74] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][74], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~9 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][126] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][126], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[126] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[126], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~10 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][124] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][124], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[124] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[124], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~11 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][125] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][125], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[125] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[125], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~12 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][90] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~13 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][91] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~14 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][38] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][38], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~15 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][83] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][83], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_address_base~0 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_address_base~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|always1~0 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|always1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|p1_burst_uncompress_address_offset[2] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|p1_burst_uncompress_address_offset[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][92] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~16 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][39] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][39], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~17 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][84] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][84], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_address_base~1 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_address_base~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|p1_burst_uncompress_address_offset[3] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|p1_burst_uncompress_address_offset[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][103] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][103], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~11 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][103] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][103], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~20 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][104] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][104], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[104] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[104], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~12 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][104] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][104], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[104] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[104], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~21 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][105] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][105], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~13 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][105] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][105], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~22 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][106] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][106], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~14 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][106] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][106], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~23 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][107] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][107], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~15 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][107] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][107], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~24 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][108] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][108], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~16 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][108] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][108], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~25 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][109] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][109], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~17 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][109] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][109], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~26 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][110] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][110], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~18 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][110] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][110], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~27 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][111] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][111], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~19 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][111] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][111], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~28 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~28, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][112] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][112], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~20 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][112] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][112], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~29 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][113] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][113], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~21 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][113] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][113], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~30 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~30, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][114] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][114], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~22 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][114] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][114], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~31 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~31, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|m0_write~0 , The_System|mm_interconnect_0|onchip_sram_s2_agent|m0_write~0, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|r_early_rst , The_System|rst_controller|r_early_rst, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller_001|r_early_rst , The_System|rst_controller_001|r_early_rst, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][0] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~0 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|always0~0 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|always0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~0 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|always9~0 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|always9~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_rsp_width_adapter|data_reg~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_rsp_width_adapter|data_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g[2] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g[2], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp|dffpipe14|dffe16a[2] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp|dffpipe14|dffe16a[2], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g[0] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g[0], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp|dffpipe14|dffe16a[0] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp|dffpipe14|dffe16a[0], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g[1] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g[1], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp|dffpipe14|dffe16a[1] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp|dffpipe14|dffe16a[1], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g[4] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g[4], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp|dffpipe14|dffe16a[4] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp|dffpipe14|dffe16a[4], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g[3] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g[3], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp|dffpipe14|dffe16a[3] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp|dffpipe14|dffe16a[3], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrfull_eq_comp|aneb_result_wire[0] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrfull_eq_comp|aneb_result_wire[0], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|valid_wrreq , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|valid_wrreq, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g[2] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g[2], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_dgwp|dffpipe11|dffe13a[2] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_dgwp|dffpipe11|dffe13a[2], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g[0] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g[0], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_dgwp|dffpipe11|dffe13a[0] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_dgwp|dffpipe11|dffe13a[0], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g[1] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g[1], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_dgwp|dffpipe11|dffe13a[1] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_dgwp|dffpipe11|dffe13a[1], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~0 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g[4] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g[4], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_dgwp|dffpipe11|dffe13a[4] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_dgwp|dffpipe11|dffe13a[4], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g[3] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g[3], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_dgwp|dffpipe11|dffe13a[3] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_dgwp|dffpipe11|dffe13a[3], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdempty_eq_comp|aneb_result_wire[0] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdempty_eq_comp|aneb_result_wire[0], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|valid_rdreq~0 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|valid_rdreq~0, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|r_sync_rst , The_System|rst_controller|r_sync_rst, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|comb~0 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|comb~0, DE1_SoC_Computer, 1
instance = comp, \fpga_to_hps_in_writedata[0] , fpga_to_hps_in_writedata[0], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ram_address_a[3] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ram_address_a[3], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|counter5a0 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|counter5a0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|counter5a1 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|counter5a1, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|counter5a2 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|counter5a2, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|counter5a3 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|counter5a3, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|counter5a4 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|counter5a4, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|_~0 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|_~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][0] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~0 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|always0~0 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|always0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~0 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|always9~0 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|always9~0, DE1_SoC_Computer, 1
instance = comp, \fpga_to_hps_in_writedata[1] , fpga_to_hps_in_writedata[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][1] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~1 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~1 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][1] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~1 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~1 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][2] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~2 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~2 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~2, DE1_SoC_Computer, 1
instance = comp, \fpga_to_hps_in_writedata[2] , fpga_to_hps_in_writedata[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][2] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~2 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~2 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][3] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~3 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~3 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~3, DE1_SoC_Computer, 1
instance = comp, \fpga_to_hps_in_writedata[3] , fpga_to_hps_in_writedata[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][3] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~3 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~3 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~3, DE1_SoC_Computer, 1
instance = comp, \fpga_to_hps_in_writedata[4] , fpga_to_hps_in_writedata[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][4] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~4 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~4 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][4] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~4 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~4 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][5] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~5 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~5 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~5, DE1_SoC_Computer, 1
instance = comp, \fpga_to_hps_in_writedata[5] , fpga_to_hps_in_writedata[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][5] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~5 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~5 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~5, DE1_SoC_Computer, 1
instance = comp, \fpga_to_hps_in_writedata[6] , fpga_to_hps_in_writedata[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][6] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~6 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~6 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][6] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~6 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~6 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][7] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~7 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~7 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~7, DE1_SoC_Computer, 1
instance = comp, \fpga_to_hps_in_writedata[7] , fpga_to_hps_in_writedata[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][7] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~7 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~7 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~7, DE1_SoC_Computer, 1
instance = comp, \fpga_to_hps_in_writedata[8] , fpga_to_hps_in_writedata[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][8] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~8 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~8 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][8] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~8 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~8 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][9] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~9 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~9 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~9, DE1_SoC_Computer, 1
instance = comp, \fpga_to_hps_in_writedata[9] , fpga_to_hps_in_writedata[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][9] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~9 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~9 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][10] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~10 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~10 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~10, DE1_SoC_Computer, 1
instance = comp, \fpga_to_hps_in_writedata[10] , fpga_to_hps_in_writedata[10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][10] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~10 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~10 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][11] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~11 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~11 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~11, DE1_SoC_Computer, 1
instance = comp, \fpga_to_hps_in_writedata[11] , fpga_to_hps_in_writedata[11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][11] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~11 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~11 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][12] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~12 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~12 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~12, DE1_SoC_Computer, 1
instance = comp, \fpga_to_hps_in_writedata[12] , fpga_to_hps_in_writedata[12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][12] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~12 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~12 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~12, DE1_SoC_Computer, 1
instance = comp, \fpga_to_hps_in_writedata[13] , fpga_to_hps_in_writedata[13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][13] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~13 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~13 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][13] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~13 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~13 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][14] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][14], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~14 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~14 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~14, DE1_SoC_Computer, 1
instance = comp, \fpga_to_hps_in_writedata[14] , fpga_to_hps_in_writedata[14], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][14] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][14], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~14 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~14 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][15] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~15 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~15 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~15, DE1_SoC_Computer, 1
instance = comp, \fpga_to_hps_in_writedata[15] , fpga_to_hps_in_writedata[15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][15] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~15 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~15 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][16] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~16 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~16 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~16, DE1_SoC_Computer, 1
instance = comp, \fpga_to_hps_in_writedata[16] , fpga_to_hps_in_writedata[16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][16] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~16 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~16 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~16, DE1_SoC_Computer, 1
instance = comp, \fpga_to_hps_in_writedata[17] , fpga_to_hps_in_writedata[17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][17] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~17 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~17 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][17] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~17 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~17 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][18] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~18 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~18 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][18] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~18 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~18 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][19] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~19 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~19 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][19] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~19 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~19 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][20] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~20 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~20 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][20] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~20 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~20 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][21] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~21 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~21 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][21] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][21], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~21 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~21 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][22] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][22], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~22 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~22 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][22] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][22], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~22 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~22 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][23] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][23], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~23 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~23 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][23] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][23], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~23 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~23 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][24] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][24], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~24 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~24 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][24] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][24], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~24 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~24 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][25] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][25], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~25 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~25 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][25] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][25], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~25 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~25 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][26] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][26], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~26 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~26 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][26] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][26], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~26 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~26 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][27] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][27], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~27 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~27 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][27] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][27], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~27 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~27 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][28] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][28], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~28 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~28, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~28 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~28, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][28] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][28], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~28 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~28, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~28 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~28, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][29] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][29], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~29 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~29 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][29] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][29], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~29 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~29 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][30] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][30], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~30 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~30, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~30 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~30, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][30] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][30], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~30 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~30, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~30 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~30, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][31] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[1][31], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~31 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem~31, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~31 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~31, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][31] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][31], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~31 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem~31, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~31 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~31, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~32 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~32, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_rsp_width_adapter|data_reg~1 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_rsp_width_adapter|data_reg~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~32 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~32, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~33 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~33 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~34 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~34, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~34 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~34, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~35 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~35, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~35 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~35, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~36 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~36, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~36 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~36, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~37 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~37 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~38 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~38, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~38 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~38, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~39 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~39, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~39 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~39, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~40 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~40, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~40 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~40, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~41 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~41, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~41 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~41, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~42 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~42, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~42 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~42, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~43 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~43, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~43 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~43, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~44 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~44, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~44 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~44, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~45 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~45, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~45 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~45, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~46 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~46, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~46 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~46, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~47 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~47, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~47 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~47, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~48 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~48, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~48 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~48, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~49 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~49, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~49 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~49, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~50 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~50, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~50 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~50, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~51 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~51, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~51 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~51, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~52 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~52, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~52 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~52, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~53 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~53, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~53 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~53, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~54 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~54, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~54 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~54, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~55 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~55, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~55 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~55, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~56 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~56, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~56 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~56, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~57 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~57, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~57 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~57, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~58 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~58, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~58 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~58, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~59 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~59, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~59 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~59, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~60 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~60, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~60 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~60, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~61 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~61, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~61 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~61, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~62 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~62, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~62 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~62, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~63 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~63, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~63 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~63, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~64 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~64, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_rsp_width_adapter|data_reg~2 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_rsp_width_adapter|data_reg~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~64 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~64, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~65 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~65, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~65 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~65, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~66 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~66, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~66 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~66, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~67 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~67, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~67 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~67, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~68 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~68, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~68 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~68, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~69 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~69, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~69 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~69, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~70 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~70, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~70 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~70, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~71 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~71, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~71 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~71, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~72 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~72, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~72 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~72, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~73 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~73, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~73 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~73, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~74 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~74, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~74 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~74, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~75 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~75, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~75 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~75, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~76 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~76, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~76 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~76, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~77 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~77, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~77 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~77, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~78 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~78, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~78 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~78, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~79 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~79, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~79 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~79, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~80 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~80, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~80 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~80, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~81 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~81, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~81 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~81, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~82 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~82, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~82 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~82, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~83 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~83, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~83 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~83, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~84 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~84, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~84 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~84, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~85 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~85, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~85 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~85, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~86 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~86, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~86 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~86, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~87 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~87, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~87 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~87, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~88 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~88, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~88 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~88, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~89 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~89, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~89 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~89, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~90 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~90, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~90 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~90, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~91 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~91, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~91 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~91, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~92 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~92, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~92 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~92, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~93 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~93, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~93 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~93, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~94 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~94, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~94 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~94, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~95 , The_System|mm_interconnect_0|onchip_sram_s2_rsp_width_adapter|data_reg~95, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~95 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|data_reg~95, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][103] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][103], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~18 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][104] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][104], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[104] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[104], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~19 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][105] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][105], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~20 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][106] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][106], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~21 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][107] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][107], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~22 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][108] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][108], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~23 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][109] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][109], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~24 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][110] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][110], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~25 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][111] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][111], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~26 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][112] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][112], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~27 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][113] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][113], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~28 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~28, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][114] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][114], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~29 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller_001|altera_reset_synchronizer_int_chain[4] , The_System|rst_controller_001|altera_reset_synchronizer_int_chain[4], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller_001|r_sync_rst_chain[1] , The_System|rst_controller_001|r_sync_rst_chain[1], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller_001|WideOr0~0 , The_System|rst_controller_001|WideOr0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add7~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add7~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add7~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add7~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add7~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add7~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add7~3 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add7~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|arb|top_priority_reg[0]~0 , The_System|mm_interconnect_1|cmd_mux_001|arb|top_priority_reg[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|arb|top_priority_reg[0]~0 , The_System|mm_interconnect_1|cmd_mux|arb|top_priority_reg[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , The_System|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Decoder0~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Decoder0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem_used[1]~1 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem_used[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem_used[1]~1 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem_used[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[88] , The_System|mm_interconnect_1|cmd_mux|src_data[88], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[88] , The_System|mm_interconnect_1|cmd_mux_001|src_data[88], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[89] , The_System|mm_interconnect_1|cmd_mux|src_data[89], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[89] , The_System|mm_interconnect_1|cmd_mux_001|src_data[89], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[90] , The_System|mm_interconnect_1|cmd_mux|src_data[90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[90] , The_System|mm_interconnect_1|cmd_mux_001|src_data[90], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[91] , The_System|mm_interconnect_1|cmd_mux|src_data[91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[91] , The_System|mm_interconnect_1|cmd_mux_001|src_data[91], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[92] , The_System|mm_interconnect_1|cmd_mux|src_data[92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[92] , The_System|mm_interconnect_1|cmd_mux_001|src_data[92], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[93] , The_System|mm_interconnect_1|cmd_mux|src_data[93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[93] , The_System|mm_interconnect_1|cmd_mux_001|src_data[93], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[94] , The_System|mm_interconnect_1|cmd_mux|src_data[94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[94] , The_System|mm_interconnect_1|cmd_mux_001|src_data[94], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[95] , The_System|mm_interconnect_1|cmd_mux|src_data[95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[95] , The_System|mm_interconnect_1|cmd_mux_001|src_data[95], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[96] , The_System|mm_interconnect_1|cmd_mux|src_data[96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[96] , The_System|mm_interconnect_1|cmd_mux_001|src_data[96], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[97] , The_System|mm_interconnect_1|cmd_mux|src_data[97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[97] , The_System|mm_interconnect_1|cmd_mux_001|src_data[97], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[98] , The_System|mm_interconnect_1|cmd_mux|src_data[98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[98] , The_System|mm_interconnect_1|cmd_mux_001|src_data[98], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[99] , The_System|mm_interconnect_1|cmd_mux|src_data[99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[99] , The_System|mm_interconnect_1|cmd_mux_001|src_data[99], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|Equal5~0 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|Equal5~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[0] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[0], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_almostempty_threshold_register[0] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_almostempty_threshold_register[0], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_event_full_q , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_event_full_q, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_status_full_q , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_status_full_q, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_ienable_register[0] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_ienable_register[0], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_read_mux[0]~0 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_read_mux[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|Equal11~0 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|Equal11~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[0] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[0], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[0] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[0], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_event_full_q , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_event_full_q, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_status_full_q , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_status_full_q, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_ienable_register[0] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_ienable_register[0], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_read_mux[0]~0 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_read_mux[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[1] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[1], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_almostempty_threshold_register[1] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_almostempty_threshold_register[1], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_event_empty_q , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_event_empty_q, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_status_empty_q , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_status_empty_q, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_ienable_register[1] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_ienable_register[1], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_read_mux[1]~1 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_read_mux[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[1] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[1], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[1] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[1], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_event_empty_q , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_event_empty_q, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_status_empty_q , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_status_empty_q, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_ienable_register[1] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_ienable_register[1], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_read_mux[1]~1 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_read_mux[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[2] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[2], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_almostempty_threshold_register[2] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_almostempty_threshold_register[2], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_event_almostfull_q , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_event_almostfull_q, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_status_almostfull_q , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_status_almostfull_q, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_ienable_register[2] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_ienable_register[2], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_read_mux[2]~2 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_read_mux[2]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[2] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[2], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[2] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[2], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_event_almostfull_q , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_event_almostfull_q, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_status_almostfull_q , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_status_almostfull_q, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_ienable_register[2] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_ienable_register[2], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_read_mux[2]~2 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_read_mux[2]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[3] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[3], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_almostempty_threshold_register[3] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_almostempty_threshold_register[3], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_event_almostempty_q , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_event_almostempty_q, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_status_almostempty_q , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_status_almostempty_q, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_ienable_register[3] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_ienable_register[3], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_read_mux[3]~3 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_read_mux[3]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[3] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[3], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[3] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[3], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_event_almostempty_q , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_event_almostempty_q, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_status_almostempty_q , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_status_almostempty_q, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_ienable_register[3] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_ienable_register[3], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_read_mux[3]~3 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_read_mux[3]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_status_overflow_q , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_status_overflow_q, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_event_overflow_q , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_event_overflow_q, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_ienable_register[4] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_ienable_register[4], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_read_mux~4 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_read_mux~4, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_status_overflow_q , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_status_overflow_q, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_event_overflow_q , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_event_overflow_q, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_ienable_register[4] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_ienable_register[4], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_read_mux~4 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_read_mux~4, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_status_underflow_q , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_status_underflow_q, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_event_underflow_q , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_event_underflow_q, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_ienable_register[5] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_ienable_register[5], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_read_mux[5] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_read_mux[5], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_status_underflow_q , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_status_underflow_q, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_event_underflow_q , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_event_underflow_q, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_ienable_register[5] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_ienable_register[5], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_read_mux[5] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_read_mux[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|address_reg~0 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|address_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|use_reg~0 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|use_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|LessThan10~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|LessThan10~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|LessThan10~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|LessThan10~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Selector29~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Selector29~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector8~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector8~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|log2ceil~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|log2ceil~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add3~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|log2ceil~2 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|log2ceil~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add3~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add3~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add3~2 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add3~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add3~3 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add3~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add3~4 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add3~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector16~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector16~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector17~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector17~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[189] , The_System|mm_interconnect_0|cmd_mux_002|src_data[189], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[0]~0 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Selector28~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|Selector28~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector7~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector7~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector16~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector16~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[190] , The_System|mm_interconnect_0|cmd_mux_002|src_data[190], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[1]~1 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|cp_ready~0 , The_System|mm_interconnect_0|onchip_sram_s2_agent|cp_ready~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add7~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add7~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add7~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Add7~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|byte_cnt_reg~0 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|byte_cnt_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 , The_System|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0 , The_System|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|packet_in_progress~0 , The_System|mm_interconnect_0|cmd_mux_001|packet_in_progress~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|use_reg~0 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|use_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~19 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|byte_cnt_reg~0 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|byte_cnt_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|byte_cnt_reg~1 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|byte_cnt_reg~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|pending_response_count[1]~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|pending_response_count[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Decoder0~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Decoder0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Decoder0~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Decoder0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|LessThan2~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|LessThan2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Decoder0~2 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Decoder0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Decoder0~3 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Decoder0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Decoder0~4 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Decoder0~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Decoder0~5 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Decoder0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|aligned_address_bits[3] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|aligned_address_bits[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|endofpacket_reg , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|endofpacket_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~0 , The_System|mm_interconnect_0|cmd_mux|src_payload~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|out_endofpacket~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|out_endofpacket~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|address_reg~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|address_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|use_reg~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|use_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0 , The_System|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[1]~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Decoder0~3 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Decoder0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Decoder0~4 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Decoder0~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][83] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][83], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[2] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~23 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent|uncompressor|Decoder0~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent|uncompressor|Decoder0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][84] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][84], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[3] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~24 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent|uncompressor|Decoder0~1 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent|uncompressor|Decoder0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem_used[1]~1 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem_used[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][83] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][83], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[2] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~32 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~32, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|Decoder0~0 , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|Decoder0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter~8 , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_byte_counter~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~3 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][84] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][84], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[3] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~33 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|Decoder0~1 , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|Decoder0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem_used[1]~1 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem_used[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_byte_counter~8 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_byte_counter~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~6 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~7 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|Decoder0~4 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|Decoder0~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|address_reg[2] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|address_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|out_data[39]~7 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|out_data[39]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|out_data[38]~8 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|out_data[38]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~0 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][83] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][83], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[2] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~30 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~30, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|Decoder0~0 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|Decoder0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|address_reg[3] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|address_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|out_data[39]~9 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|out_data[39]~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][84] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][84], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[3] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~31 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~31, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|Decoder0~1 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|Decoder0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[211] , The_System|mm_interconnect_0|cmd_mux_002|src_data[211], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[212] , The_System|mm_interconnect_0|cmd_mux_002|src_data[212], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[213] , The_System|mm_interconnect_0|cmd_mux_002|src_data[213], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[214] , The_System|mm_interconnect_0|cmd_mux_002|src_data[214], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[215] , The_System|mm_interconnect_0|cmd_mux_002|src_data[215], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[216] , The_System|mm_interconnect_0|cmd_mux_002|src_data[216], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[217] , The_System|mm_interconnect_0|cmd_mux_002|src_data[217], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[218] , The_System|mm_interconnect_0|cmd_mux_002|src_data[218], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[219] , The_System|mm_interconnect_0|cmd_mux_002|src_data[219], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[220] , The_System|mm_interconnect_0|cmd_mux_002|src_data[220], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[221] , The_System|mm_interconnect_0|cmd_mux_002|src_data[221], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[222] , The_System|mm_interconnect_0|cmd_mux_002|src_data[222], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|r_sync_rst_chain[2] , The_System|rst_controller|r_sync_rst_chain[2], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out , The_System|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|always2~0 , The_System|rst_controller|always2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller_001|r_sync_rst_chain[2] , The_System|rst_controller_001|r_sync_rst_chain[2], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out , The_System|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller_001|always2~0 , The_System|rst_controller_001|always2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|address_reg[4] , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|address_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~0 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~4 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~5 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|address_reg[5] , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|address_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~1 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~6 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~7 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|address_reg[6] , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|address_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~2 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~8 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~9 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|address_reg[7] , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|address_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~3 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~10 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~11 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|address_reg[8] , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|address_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[152] , The_System|mm_interconnect_0|cmd_mux_002|src_data[152], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[8] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|address_reg[9] , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|address_reg[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~4 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~5 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~12 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~13 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~13, DE1_SoC_Computer, 1
instance = comp, \FPGA_to_HPS_state.00000001 , FPGA_to_HPS_state.00000001, DE1_SoC_Computer, 1
instance = comp, \FPGA_to_HPS_state.00000000 , FPGA_to_HPS_state.00000000, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|wrclk_control_slave_readdata[0] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|wrclk_control_slave_readdata[0], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|counter7a2 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|counter7a2, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp|dffpipe14|dffe15a[2] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp|dffpipe14|dffe15a[2], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|counter7a0 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|counter7a0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp|dffpipe14|dffe15a[0] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp|dffpipe14|dffe15a[0], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|counter7a1 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|counter7a1, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp|dffpipe14|dffe15a[1] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp|dffpipe14|dffe15a[1], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|counter7a4 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|counter7a4, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp|dffpipe14|dffe15a[4] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp|dffpipe14|dffe15a[4], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|counter7a3 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|counter7a3, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp|dffpipe14|dffe15a[3] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp|dffpipe14|dffe15a[3], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_dgwp|dffpipe11|dffe12a[2] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_dgwp|dffpipe11|dffe12a[2], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_dgwp|dffpipe11|dffe12a[0] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_dgwp|dffpipe11|dffe12a[0], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_dgwp|dffpipe11|dffe12a[1] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_dgwp|dffpipe11|dffe12a[1], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_dgwp|dffpipe11|dffe12a[4] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_dgwp|dffpipe11|dffe12a[4], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_dgwp|dffpipe11|dffe12a[3] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_dgwp|dffpipe11|dffe12a[3], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|altera_reset_synchronizer_int_chain[4] , The_System|rst_controller|altera_reset_synchronizer_int_chain[4], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|r_sync_rst_chain[1] , The_System|rst_controller|r_sync_rst_chain[1], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|WideOr0~0 , The_System|rst_controller|WideOr0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|parity6 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|parity6, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|counter5a0~0 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|counter5a0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|_~1 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|_~1, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|counter5a1~0 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|counter5a1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|counter5a2~0 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|counter5a2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|counter5a3~0 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|counter5a3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|counter5a4~0 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|counter5a4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~8 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~9 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~10 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~11 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~12 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~13 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~14 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~15 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~16 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~17 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~18 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~19 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~19, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller_001|altera_reset_synchronizer_int_chain[3] , The_System|rst_controller_001|altera_reset_synchronizer_int_chain[3], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller_001|altera_reset_synchronizer_int_chain[2] , The_System|rst_controller_001|altera_reset_synchronizer_int_chain[2], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller_001|r_sync_rst_chain~0 , The_System|rst_controller_001|r_sync_rst_chain~0, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , The_System|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Decoder0~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Decoder0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4] , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_brp|dffe10a[0] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_brp|dffe10a[0], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_bwp|dffe10a[0] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_bwp|dffe10a[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|log2ceil~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|log2ceil~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|LessThan12~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|LessThan12~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Selector4~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Selector4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|log2ceil~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|log2ceil~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|log2ceil~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|log2ceil~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add3~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Selector10~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Selector10~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add3~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add3~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add3~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add3~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Selector11~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Selector11~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[72] , The_System|mm_interconnect_1|cmd_mux|src_data[72], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[2] , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|base_address[2]~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|base_address[2]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~0 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Selector9~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Selector9~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|LessThan14~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|LessThan14~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Selector2~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Selector2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add3~3 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Add3~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Selector9~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Selector9~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[74] , The_System|mm_interconnect_1|cmd_mux|src_data[74], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|base_address[4]~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|base_address[4]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~1 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Selector3~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Selector3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Selector10~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Selector10~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[73] , The_System|mm_interconnect_1|cmd_mux|src_data[73], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[3] , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|base_address[3]~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|base_address[3]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~2 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|always4~0 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|always4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|always5~0 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|always5~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|always4~1 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|always4~1, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|always7~0 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|always7~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_full_n_reg , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_full_n_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g[2] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g[2], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp|dffpipe14|dffe16a[2] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp|dffpipe14|dffe16a[2], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g[0] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g[0], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp|dffpipe14|dffe16a[0] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp|dffpipe14|dffe16a[0], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g[1] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g[1], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp|dffpipe14|dffe16a[1] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp|dffpipe14|dffe16a[1], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g[4] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g[4], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp|dffpipe14|dffe16a[4] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp|dffpipe14|dffe16a[4], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g[3] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g[3], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp|dffpipe14|dffe16a[3] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp|dffpipe14|dffe16a[3], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrfull_eq_comp|aneb_result_wire[0] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrfull_eq_comp|aneb_result_wire[0], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|wrfull~0 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|wrfull~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_event_full_q~0 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_event_full_q~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|always6~0 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|always6~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_brp|dffe10a[0] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_brp|dffe10a[0], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_bwp|dffe10a[0] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_bwp|dffe10a[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[72] , The_System|mm_interconnect_1|cmd_mux_001|src_data[72], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~0 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[74] , The_System|mm_interconnect_1|cmd_mux_001|src_data[74], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~1 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[73] , The_System|mm_interconnect_1|cmd_mux_001|src_data[73], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~2 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|always24~0 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|always24~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|always25~0 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|always25~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|always24~1 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|always24~1, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|always27~0 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|always27~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_full_n_reg , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_full_n_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~1 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|rdfull~0 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|rdfull~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_event_full_q~0 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_event_full_q~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|always26~0 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|always26~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_brp|dffe10a[1] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_brp|dffe10a[1], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_bwp|dffe10a[1] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_bwp|dffe10a[1], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_empty_n_reg , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_empty_n_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~0 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrempty_eq_comp|aneb_result_wire[0] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrempty_eq_comp|aneb_result_wire[0], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_event_empty_q~0 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_event_empty_q~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_brp|dffe10a[1] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_brp|dffe10a[1], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_bwp|dffe10a[1] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_bwp|dffe10a[1], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_empty_n_reg , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_empty_n_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_event_empty_q~0 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_event_empty_q~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_brp|dffe10a[2] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_brp|dffe10a[2], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_bwp|dffe10a[2] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_bwp|dffe10a[2], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_almostfull_n_reg , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_almostfull_n_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|LessThan3~0 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|LessThan3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|LessThan3~1 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|LessThan3~1, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_event_almostfull_q~0 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_event_almostfull_q~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_brp|dffe10a[2] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_brp|dffe10a[2], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_bwp|dffe10a[2] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_bwp|dffe10a[2], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_almostfull_n_reg , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_almostfull_n_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|LessThan7~0 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|LessThan7~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|LessThan7~1 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|LessThan7~1, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_event_almostfull_q~0 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_event_almostfull_q~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_brp|dffe10a[3] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_brp|dffe10a[3], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_bwp|dffe10a[3] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_bwp|dffe10a[3], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_almostempty_n_reg , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_almostempty_n_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|LessThan2~0 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|LessThan2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|LessThan2~1 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|LessThan2~1, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_event_almostempty_q~0 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_event_almostempty_q~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_brp|dffe10a[3] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_brp|dffe10a[3], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_bwp|dffe10a[3] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_bwp|dffe10a[3], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_almostempty_n_reg , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_almostempty_n_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|LessThan6~0 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|LessThan6~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|LessThan6~1 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|LessThan6~1, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_event_almostempty_q~0 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_event_almostempty_q~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_status_overflow_signal~0 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_status_overflow_signal~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_event_overflow_q~0 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_event_overflow_q~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|wrdreq_sync_i|dreg[2] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|wrdreq_sync_i|dreg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_status_overflow_signal , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_status_overflow_signal, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_event_overflow_q~0 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_event_overflow_q~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|rdreq_sync_i|dreg[2] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|rdreq_sync_i|dreg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_status_underflow_signal , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_status_underflow_signal, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_event_underflow_q~0 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_event_underflow_q~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_status_underflow_signal~0 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_status_underflow_signal~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_event_underflow_q~0 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_event_underflow_q~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Decoder0~5 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Decoder0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Decoder0~6 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Decoder0~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Decoder0~7 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|Decoder0~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|LessThan3~0 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|LessThan3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Decoder0~6 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Decoder0~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Decoder1~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Decoder1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Decoder0~7 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Decoder0~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|aligned_address_bits[1] , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|aligned_address_bits[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Decoder1~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Decoder1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|LessThan3~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|LessThan3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Decoder0~5 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Decoder0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Decoder0~6 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Decoder0~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector6~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector6~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~1 , The_System|mm_interconnect_0|cmd_mux|src_payload~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[2]~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[2]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][37] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][37], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent|uncompressor|Decoder0~2 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent|uncompressor|Decoder0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent|uncompressor|burst_uncompress_address_offset[1] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent|uncompressor|burst_uncompress_address_offset[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector5~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector5~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~2 , The_System|mm_interconnect_0|cmd_mux|src_payload~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[3]~1 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[3]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector15~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector15~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector15~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector15~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[191] , The_System|mm_interconnect_0|cmd_mux_002|src_data[191], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[2]~2 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[2]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][37] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][37], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|Decoder0~2 , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|Decoder0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_address_offset[1] , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_address_offset[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector14~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Selector14~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[192] , The_System|mm_interconnect_0|cmd_mux_002|src_data[192], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[3]~3 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[3]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~20 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[2]~0 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[2]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][37] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][37], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|Decoder0~2 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|Decoder0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_address_offset[1] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_address_offset[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~21 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[3]~1 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[3]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|altera_reset_synchronizer_int_chain[2] , The_System|rst_controller|altera_reset_synchronizer_int_chain[2], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|r_sync_rst_chain[3] , The_System|rst_controller|r_sync_rst_chain[3], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|r_sync_rst_chain~0 , The_System|rst_controller|r_sync_rst_chain~0, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] , The_System|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller_001|r_sync_rst_chain[3] , The_System|rst_controller_001|r_sync_rst_chain[3], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller_001|r_sync_rst_chain~1 , The_System|rst_controller_001|r_sync_rst_chain~1, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] , The_System|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[193]~0 , The_System|mm_interconnect_0|cmd_mux_002|src_data[193]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~6 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~7 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~8 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_payload~9 , The_System|mm_interconnect_0|cmd_mux_002|src_payload~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[193]~1 , The_System|mm_interconnect_0|cmd_mux_002|src_data[193]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[193]~2 , The_System|mm_interconnect_0|cmd_mux_002|src_data[193]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[193]~3 , The_System|mm_interconnect_0|cmd_mux_002|src_data[193]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[194]~4 , The_System|mm_interconnect_0|cmd_mux_002|src_data[194]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[194]~5 , The_System|mm_interconnect_0|cmd_mux_002|src_data[194]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[194]~6 , The_System|mm_interconnect_0|cmd_mux_002|src_data[194]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[195]~7 , The_System|mm_interconnect_0|cmd_mux_002|src_data[195]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[195]~8 , The_System|mm_interconnect_0|cmd_mux_002|src_data[195]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[195]~9 , The_System|mm_interconnect_0|cmd_mux_002|src_data[195]~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[196]~10 , The_System|mm_interconnect_0|cmd_mux_002|src_data[196]~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[196] , The_System|mm_interconnect_0|cmd_mux_002|src_data[196], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[197]~11 , The_System|mm_interconnect_0|cmd_mux_002|src_data[197]~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|src_data[197] , The_System|mm_interconnect_0|cmd_mux_002|src_data[197], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9], DE1_SoC_Computer, 1
instance = comp, \FPGA_to_HPS_state.00000010 , FPGA_to_HPS_state.00000010, DE1_SoC_Computer, 1
instance = comp, \fpga_to_hps_in_writedata_valid~0 , fpga_to_hps_in_writedata_valid~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|wrclk_control_slave_status_full_q , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|wrclk_control_slave_status_full_q, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|parity8 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|parity8, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|_~0 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|_~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|counter7a2~0 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|counter7a2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|counter7a0~0 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|counter7a0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|counter7a1~0 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|counter7a1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|counter7a4~0 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|counter7a4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|counter7a3~0 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|counter7a3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|delayed_wrptr_g[2] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|delayed_wrptr_g[2], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|delayed_wrptr_g[0] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|delayed_wrptr_g[0], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|delayed_wrptr_g[1] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|delayed_wrptr_g[1], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|delayed_wrptr_g[4] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|delayed_wrptr_g[4], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|delayed_wrptr_g[3] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|delayed_wrptr_g[3], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|altera_reset_synchronizer_int_chain[3] , The_System|rst_controller|altera_reset_synchronizer_int_chain[3], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|r_sync_rst_chain~1 , The_System|rst_controller|r_sync_rst_chain~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|o_data_q[0][13]~0 , de1soc|m|conv3|o_data_q[0][13]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|_~2 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|_~2, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller_001|altera_reset_synchronizer_int_chain[1] , The_System|rst_controller_001|altera_reset_synchronizer_int_chain[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Selector16~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Selector16~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Decoder0~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Decoder0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp_gray2bin|xor3 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp_gray2bin|xor3, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp_gray2bin|xor2 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp_gray2bin|xor2, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp_gray2bin|xor1 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp_gray2bin|xor1, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp_gray2bin|xor0 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp_gray2bin|xor0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ram_address_a[3] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ram_address_a[3], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g_gray2bin|xor2 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g_gray2bin|xor2, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g_gray2bin|xor1 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g_gray2bin|xor1, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g_gray2bin|xor0 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g_gray2bin|xor0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Decoder0~3 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Decoder0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Decoder1~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Decoder1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Selector18~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Selector18~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Decoder1~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Decoder1~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Decoder1~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Decoder1~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Selector17~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Selector17~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~0 , The_System|mm_interconnect_1|cmd_mux|src_payload~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~1 , The_System|mm_interconnect_1|cmd_mux|src_payload~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~2 , The_System|mm_interconnect_1|cmd_mux|src_payload~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~3 , The_System|mm_interconnect_1|cmd_mux|src_payload~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~4 , The_System|mm_interconnect_1|cmd_mux|src_payload~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~5 , The_System|mm_interconnect_1|cmd_mux|src_payload~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~6 , The_System|mm_interconnect_1|cmd_mux|src_payload~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~7 , The_System|mm_interconnect_1|cmd_mux|src_payload~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~8 , The_System|mm_interconnect_1|cmd_mux|src_payload~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~9 , The_System|mm_interconnect_1|cmd_mux|src_payload~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~10 , The_System|mm_interconnect_1|cmd_mux|src_payload~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~11 , The_System|mm_interconnect_1|cmd_mux|src_payload~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~12 , The_System|mm_interconnect_1|cmd_mux|src_payload~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~13 , The_System|mm_interconnect_1|cmd_mux|src_payload~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~14 , The_System|mm_interconnect_1|cmd_mux|src_payload~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~15 , The_System|mm_interconnect_1|cmd_mux|src_payload~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~16 , The_System|mm_interconnect_1|cmd_mux|src_payload~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~17 , The_System|mm_interconnect_1|cmd_mux|src_payload~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~18 , The_System|mm_interconnect_1|cmd_mux|src_payload~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~19 , The_System|mm_interconnect_1|cmd_mux|src_payload~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~20 , The_System|mm_interconnect_1|cmd_mux|src_payload~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~21 , The_System|mm_interconnect_1|cmd_mux|src_payload~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~22 , The_System|mm_interconnect_1|cmd_mux|src_payload~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~23 , The_System|mm_interconnect_1|cmd_mux|src_payload~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~24 , The_System|mm_interconnect_1|cmd_mux|src_payload~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~25 , The_System|mm_interconnect_1|cmd_mux|src_payload~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~26 , The_System|mm_interconnect_1|cmd_mux|src_payload~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~27 , The_System|mm_interconnect_1|cmd_mux|src_payload~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~28 , The_System|mm_interconnect_1|cmd_mux|src_payload~28, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~29 , The_System|mm_interconnect_1|cmd_mux|src_payload~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~30 , The_System|mm_interconnect_1|cmd_mux|src_payload~30, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_payload~31 , The_System|mm_interconnect_1|cmd_mux|src_payload~31, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|counter7a2 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|counter7a2, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|valid_wrreq~0 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|valid_wrreq~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp|dffpipe14|dffe15a[2] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp|dffpipe14|dffe15a[2], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|counter7a0 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|counter7a0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp|dffpipe14|dffe15a[0] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp|dffpipe14|dffe15a[0], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|counter7a1 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|counter7a1, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp|dffpipe14|dffe15a[1] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp|dffpipe14|dffe15a[1], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|counter7a4 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|counter7a4, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp|dffpipe14|dffe15a[4] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp|dffpipe14|dffe15a[4], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|counter7a3 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|counter7a3, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp|dffpipe14|dffe15a[3] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp|dffpipe14|dffe15a[3], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g_gray2bin|xor3 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g_gray2bin|xor3, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g_gray2bin|xor2 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g_gray2bin|xor2, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g_gray2bin|xor1 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g_gray2bin|xor1, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g_gray2bin|xor0 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g_gray2bin|xor0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_dgwp_gray2bin|xor3 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_dgwp_gray2bin|xor3, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_dgwp_gray2bin|xor2 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_dgwp_gray2bin|xor2, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_dgwp_gray2bin|xor1 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_dgwp_gray2bin|xor1, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_dgwp_gray2bin|xor0 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_dgwp_gray2bin|xor0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~0 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~1 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~2 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~3 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~4 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~5 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~6 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~7 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~8 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~9 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~10 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~11 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~12 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~13 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~14 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~15 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~16 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~17 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~17, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~18 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~19 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~19, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~20 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~20, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~21 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~21, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~22 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~23 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~24 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~24, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~25 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~26 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~27 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~28 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~28, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~29 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~29, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~30 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~30, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_payload~31 , The_System|mm_interconnect_1|cmd_mux_001|src_payload~31, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|wrdreq_sync_i|dreg[1] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|wrdreq_sync_i|dreg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|rdreq_sync_i|dreg[1] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|rdreq_sync_i|dreg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[1] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|out_data[37]~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|out_data[37]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][37] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][37], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[1] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~25 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~25, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][82] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][82], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent|uncompressor|p1_burst_uncompress_address_offset[1] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent|uncompressor|p1_burst_uncompress_address_offset[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][36] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][36], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent|uncompressor|Decoder0~3 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent|uncompressor|Decoder0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent|uncompressor|burst_uncompress_address_offset[0] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent|uncompressor|burst_uncompress_address_offset[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Decoder1~2 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Decoder1~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][37] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][37], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[1] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~34 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~34, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][82] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][82], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][36] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][36], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|Decoder0~3 , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|Decoder0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_address_offset[0] , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_address_offset[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Decoder1~3 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Decoder1~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|LessThan3~0 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|LessThan3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|Decoder0~5 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|Decoder0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|Decoder0~6 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|Decoder0~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][37] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][37], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[1] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~32 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~32, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][82] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][82], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|p1_burst_uncompress_address_offset[1] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|p1_burst_uncompress_address_offset[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][36] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][36], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|Decoder0~3 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|Decoder0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_address_offset[0] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_address_offset[0], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|altera_reset_synchronizer_int_chain[1] , The_System|rst_controller|altera_reset_synchronizer_int_chain[1], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] , The_System|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] , The_System|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Decoder1~4 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Decoder1~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Decoder1~5 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Decoder1~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Decoder1~6 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Decoder1~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Decoder1~7 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|Decoder1~7, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|wrfull~0 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|wrfull~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|_~1 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|_~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|o_data_q[0][0] , de1soc|m|conv3|conv2d_top[3].channel|o_data_q[0][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|counter[0] , de1soc|m|conv3|conv2d_top[0].channel|counter[0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|counter[2] , de1soc|m|conv3|conv2d_top[0].channel|counter[2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|counter[4] , de1soc|m|conv3|conv2d_top[0].channel|counter[4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|counter[1] , de1soc|m|conv3|conv2d_top[0].channel|counter[1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|counter[3] , de1soc|m|conv3|conv2d_top[0].channel|counter[3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|o_data_q[0][1] , de1soc|m|conv3|conv2d_top[3].channel|o_data_q[0][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|o_data_q[0][2] , de1soc|m|conv3|conv2d_top[3].channel|o_data_q[0][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|o_data_q[0][3] , de1soc|m|conv3|conv2d_top[3].channel|o_data_q[0][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|o_data_q[0][4] , de1soc|m|conv3|conv2d_top[3].channel|o_data_q[0][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|o_data_q[0][5] , de1soc|m|conv3|conv2d_top[3].channel|o_data_q[0][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|o_data_q[0][6] , de1soc|m|conv3|conv2d_top[3].channel|o_data_q[0][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|o_data_q[0][7] , de1soc|m|conv3|conv2d_top[3].channel|o_data_q[0][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|o_data_q[0][8] , de1soc|m|conv3|conv2d_top[3].channel|o_data_q[0][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|o_data_q[0][9] , de1soc|m|conv3|conv2d_top[3].channel|o_data_q[0][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|o_data_q[0][10] , de1soc|m|conv3|conv2d_top[3].channel|o_data_q[0][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|o_data_q[0][11] , de1soc|m|conv3|conv2d_top[3].channel|o_data_q[0][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|o_data_q[0][12] , de1soc|m|conv3|conv2d_top[3].channel|o_data_q[0][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|o_data_q[0][13] , de1soc|m|conv3|conv2d_top[3].channel|o_data_q[0][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|o_data_q[0][14] , de1soc|m|conv3|conv2d_top[3].channel|o_data_q[0][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|o_data_q[0][15] , de1soc|m|conv3|conv2d_top[3].channel|o_data_q[0][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|o_data_q[0][16] , de1soc|m|conv3|conv2d_top[3].channel|o_data_q[0][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|o_data_q[0][17] , de1soc|m|conv3|conv2d_top[3].channel|o_data_q[0][17], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller_001|altera_reset_synchronizer_int_chain[0] , The_System|rst_controller_001|altera_reset_synchronizer_int_chain[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Decoder0~4 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Decoder0~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Decoder1~3 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Decoder1~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[77] , The_System|mm_interconnect_1|cmd_mux|src_data[77], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[2]~0 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[2]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[1]~1 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|parity8 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|parity8, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|_~0 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|_~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|counter7a2~0 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|counter7a2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g[2] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g[2], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|counter7a0~0 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|counter7a0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g[0] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g[0], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|counter7a1~0 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|counter7a1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g[1] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g[1], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|counter7a4~0 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|counter7a4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g[4] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g[4], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|counter7a3~0 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|counter7a3~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g[3] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[77] , The_System|mm_interconnect_1|cmd_mux_001|src_data[77], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[2]~0 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[2]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[1]~1 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|wrdreq_sync_i|dreg[0] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|wrdreq_sync_i|dreg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|rdreq_sync_i|dreg[0] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|rdreq_sync_i|dreg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Decoder0~7 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|Decoder0~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[0] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|out_data[36]~1 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|out_data[36]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~2 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~3 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][82] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][82], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~26 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~26, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][36] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][36], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~27 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~27, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][81] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][81], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent|uncompressor|p1_burst_uncompress_address_offset[0] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent|uncompressor|p1_burst_uncompress_address_offset[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~2 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][82] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][82], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~35 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~35, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][36] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][36], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~36 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~36, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][81] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][81], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|address_reg[1] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|address_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|out_data[37]~10 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|out_data[37]~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~2 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~3 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][82] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][82], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~33 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][36] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][36], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~34 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~34, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][81] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][81], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|p1_burst_uncompress_address_offset[0] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|p1_burst_uncompress_address_offset[0], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|altera_reset_synchronizer_int_chain[0] , The_System|rst_controller|altera_reset_synchronizer_int_chain[0], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_brp|dffe10a[0] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_brp|dffe10a[0], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_bwp|dffe10a[0] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_bwp|dffe10a[0], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_brp|dffe10a[1] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_brp|dffe10a[1], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_bwp|dffe10a[1] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_bwp|dffe10a[1], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_brp|dffe10a[2] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_brp|dffe10a[2], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_bwp|dffe10a[2] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_bwp|dffe10a[2], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_brp|dffe10a[3] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_brp|dffe10a[3], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_bwp|dffe10a[3] , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_bwp|dffe10a[3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|o_data_q[0][0] , de1soc|m|conv3|conv2d_top[2].channel|o_data_q[0][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|o_data_q[0][0] , de1soc|m|conv3|conv2d_top[1].channel|o_data_q[0][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|o_data_q[0][0] , de1soc|m|conv3|conv2d_top[0].channel|o_data_q[0][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|taps_valid_q , de1soc|m|conv3|conv2d_top[0].channel|taps_valid_q, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|dsp_counter , de1soc|m|conv3|conv2d_top[0].channel|dsp_counter, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|o_data_q[0][1] , de1soc|m|conv3|conv2d_top[2].channel|o_data_q[0][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|o_data_q[0][1] , de1soc|m|conv3|conv2d_top[1].channel|o_data_q[0][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|o_data_q[0][1] , de1soc|m|conv3|conv2d_top[0].channel|o_data_q[0][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|o_data_q[0][2] , de1soc|m|conv3|conv2d_top[2].channel|o_data_q[0][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|o_data_q[0][2] , de1soc|m|conv3|conv2d_top[1].channel|o_data_q[0][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|o_data_q[0][2] , de1soc|m|conv3|conv2d_top[0].channel|o_data_q[0][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|o_data_q[0][3] , de1soc|m|conv3|conv2d_top[2].channel|o_data_q[0][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|o_data_q[0][3] , de1soc|m|conv3|conv2d_top[1].channel|o_data_q[0][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|o_data_q[0][3] , de1soc|m|conv3|conv2d_top[0].channel|o_data_q[0][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|o_data_q[0][4] , de1soc|m|conv3|conv2d_top[2].channel|o_data_q[0][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|o_data_q[0][4] , de1soc|m|conv3|conv2d_top[1].channel|o_data_q[0][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|o_data_q[0][4] , de1soc|m|conv3|conv2d_top[0].channel|o_data_q[0][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|o_data_q[0][5] , de1soc|m|conv3|conv2d_top[2].channel|o_data_q[0][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|o_data_q[0][5] , de1soc|m|conv3|conv2d_top[1].channel|o_data_q[0][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|o_data_q[0][5] , de1soc|m|conv3|conv2d_top[0].channel|o_data_q[0][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|o_data_q[0][6] , de1soc|m|conv3|conv2d_top[2].channel|o_data_q[0][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|o_data_q[0][6] , de1soc|m|conv3|conv2d_top[1].channel|o_data_q[0][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|o_data_q[0][6] , de1soc|m|conv3|conv2d_top[0].channel|o_data_q[0][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|o_data_q[0][7] , de1soc|m|conv3|conv2d_top[2].channel|o_data_q[0][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|o_data_q[0][7] , de1soc|m|conv3|conv2d_top[1].channel|o_data_q[0][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|o_data_q[0][7] , de1soc|m|conv3|conv2d_top[0].channel|o_data_q[0][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|o_data_q[0][8] , de1soc|m|conv3|conv2d_top[2].channel|o_data_q[0][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|o_data_q[0][8] , de1soc|m|conv3|conv2d_top[1].channel|o_data_q[0][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|o_data_q[0][8] , de1soc|m|conv3|conv2d_top[0].channel|o_data_q[0][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|o_data_q[0][9] , de1soc|m|conv3|conv2d_top[2].channel|o_data_q[0][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|o_data_q[0][9] , de1soc|m|conv3|conv2d_top[1].channel|o_data_q[0][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|o_data_q[0][9] , de1soc|m|conv3|conv2d_top[0].channel|o_data_q[0][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|o_data_q[0][10] , de1soc|m|conv3|conv2d_top[2].channel|o_data_q[0][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|o_data_q[0][10] , de1soc|m|conv3|conv2d_top[1].channel|o_data_q[0][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|o_data_q[0][10] , de1soc|m|conv3|conv2d_top[0].channel|o_data_q[0][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|o_data_q[0][11] , de1soc|m|conv3|conv2d_top[2].channel|o_data_q[0][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|o_data_q[0][11] , de1soc|m|conv3|conv2d_top[1].channel|o_data_q[0][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|o_data_q[0][11] , de1soc|m|conv3|conv2d_top[0].channel|o_data_q[0][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|o_data_q[0][12] , de1soc|m|conv3|conv2d_top[2].channel|o_data_q[0][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|o_data_q[0][12] , de1soc|m|conv3|conv2d_top[1].channel|o_data_q[0][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|o_data_q[0][12] , de1soc|m|conv3|conv2d_top[0].channel|o_data_q[0][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|o_data_q[0][13] , de1soc|m|conv3|conv2d_top[2].channel|o_data_q[0][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|o_data_q[0][13] , de1soc|m|conv3|conv2d_top[1].channel|o_data_q[0][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|o_data_q[0][13] , de1soc|m|conv3|conv2d_top[0].channel|o_data_q[0][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|o_data_q[0][14] , de1soc|m|conv3|conv2d_top[2].channel|o_data_q[0][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|o_data_q[0][14] , de1soc|m|conv3|conv2d_top[1].channel|o_data_q[0][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|o_data_q[0][14] , de1soc|m|conv3|conv2d_top[0].channel|o_data_q[0][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|o_data_q[0][15] , de1soc|m|conv3|conv2d_top[2].channel|o_data_q[0][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|o_data_q[0][15] , de1soc|m|conv3|conv2d_top[1].channel|o_data_q[0][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|o_data_q[0][15] , de1soc|m|conv3|conv2d_top[0].channel|o_data_q[0][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|o_data_q[0][16] , de1soc|m|conv3|conv2d_top[2].channel|o_data_q[0][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|o_data_q[0][16] , de1soc|m|conv3|conv2d_top[1].channel|o_data_q[0][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|o_data_q[0][16] , de1soc|m|conv3|conv2d_top[0].channel|o_data_q[0][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|o_data_q[0][17] , de1soc|m|conv3|conv2d_top[2].channel|o_data_q[0][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|o_data_q[0][17] , de1soc|m|conv3|conv2d_top[1].channel|o_data_q[0][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|o_data_q[0][17] , de1soc|m|conv3|conv2d_top[0].channel|o_data_q[0][17], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , The_System|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1] , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1] , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Decoder0~5 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Decoder0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Decoder1~4 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Decoder1~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|LessThan11~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|LessThan11~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Selector5~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Selector5~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Selector12~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Selector12~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[71] , The_System|mm_interconnect_1|cmd_mux|src_data[71], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~3 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|_~1 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|_~1, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|counter5a2 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|counter5a2, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_dgwp|dffpipe11|dffe13a[2] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_dgwp|dffpipe11|dffe13a[2], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_dgwp|dffpipe11|dffe13a[0] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_dgwp|dffpipe11|dffe13a[0], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_dgwp|dffpipe11|dffe13a[1] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_dgwp|dffpipe11|dffe13a[1], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_dgwp|dffpipe11|dffe13a[4] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_dgwp|dffpipe11|dffe13a[4], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_dgwp|dffpipe11|dffe13a[3] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_dgwp|dffpipe11|dffe13a[3], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdempty_eq_comp|aneb_result_wire[0] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdempty_eq_comp|aneb_result_wire[0], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|valid_rdreq~0 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|valid_rdreq~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|counter5a0 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|counter5a0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|counter5a1 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|counter5a1, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|counter5a4 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|counter5a4, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|counter5a3 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|counter5a3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[71] , The_System|mm_interconnect_1|cmd_mux_001|src_data[71], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~3 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|wrdreq_sync_i|din_s1 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|wrdreq_sync_i|din_s1, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|rdreq_sync_i|din_s1 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|rdreq_sync_i|din_s1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~3 , The_System|mm_interconnect_0|cmd_mux|src_payload~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[1]~2 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[1]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~4 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][81] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][81], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~28 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem~28, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~3 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][81] , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[1][81], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0] , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~37 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|Decoder0~7 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|Decoder0~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|address_reg[0] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|address_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|out_data[36]~11 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|out_data[36]~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~22 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~22, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[1]~2 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[1]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~4 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][81] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][81], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~35 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem~35, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , The_System|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp_gray2bin|xor3 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp_gray2bin|xor3, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp_gray2bin|xor2 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp_gray2bin|xor2, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp_gray2bin|xor1 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp_gray2bin|xor1, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp_gray2bin|xor0 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp_gray2bin|xor0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g_gray2bin|xor2 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g_gray2bin|xor2, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g_gray2bin|xor1 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g_gray2bin|xor1, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g_gray2bin|xor0 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g_gray2bin|xor0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer_ready , de1soc|m|conv3|conv2d_top[0].channel|buffer_ready, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|prev_ram_r_addr_q[0] , de1soc|m|conv3|conv2d_top[0].channel|buffer|prev_ram_r_addr_q[0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|prev_ram_r_addr_q[1] , de1soc|m|conv3|conv2d_top[0].channel|buffer|prev_ram_r_addr_q[1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|prev_ram_r_addr_q[2] , de1soc|m|conv3|conv2d_top[0].channel|buffer|prev_ram_r_addr_q[2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|prev_ram_r_addr_q[3] , de1soc|m|conv3|conv2d_top[0].channel|buffer|prev_ram_r_addr_q[3], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , The_System|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller_001|merged_reset~0 , The_System|rst_controller_001|merged_reset~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0] , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|LessThan10~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|LessThan10~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Selector6~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Selector6~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Selector13~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|Selector13~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|src_data[70] , The_System|mm_interconnect_1|cmd_mux|src_data[70], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~4 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|parity6 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|parity6, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|_~0 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|_~0, DE1_SoC_Computer, 1
instance = comp, \HPS_to_FPGA_state.00000001 , HPS_to_FPGA_state.00000001, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|rdclk_control_slave_readdata[1] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|rdclk_control_slave_readdata[1], DE1_SoC_Computer, 1
instance = comp, \HPS_to_FPGA_state.00000000 , HPS_to_FPGA_state.00000000, DE1_SoC_Computer, 1
instance = comp, \always0~0 , always0~0, DE1_SoC_Computer, 1
instance = comp, \hps_to_fpga_read~0 , hps_to_fpga_read~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_dgwp|dffpipe11|dffe12a[2] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_dgwp|dffpipe11|dffe12a[2], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_dgwp|dffpipe11|dffe12a[0] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_dgwp|dffpipe11|dffe12a[0], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_dgwp|dffpipe11|dffe12a[1] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_dgwp|dffpipe11|dffe12a[1], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_dgwp|dffpipe11|dffe12a[4] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_dgwp|dffpipe11|dffe12a[4], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_dgwp|dffpipe11|dffe12a[3] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rs_dgwp|dffpipe11|dffe12a[3], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|counter5a0~0 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|counter5a0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|_~1 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|_~1, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|cntr_cout[3]~0 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|cntr_cout[3]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|_~2 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|_~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|src_data[70] , The_System|mm_interconnect_1|cmd_mux_001|src_data[70], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~4 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|src_payload~4 , The_System|mm_interconnect_0|cmd_mux|src_payload~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[0]~3 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[0]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|src_payload~23 , The_System|mm_interconnect_0|cmd_mux_001|src_payload~23, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[0]~3 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[0]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , The_System|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|ram_w_addr_q[2] , de1soc|m|conv3|conv2d_top[0].channel|buffer|ram_w_addr_q[2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|ram_w_addr_q[0] , de1soc|m|conv3|conv2d_top[0].channel|buffer|ram_w_addr_q[0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|ram_w_addr_q[3] , de1soc|m|conv3|conv2d_top[0].channel|buffer|ram_w_addr_q[3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|ram_w_addr_q[1] , de1soc|m|conv3|conv2d_top[0].channel|buffer|ram_w_addr_q[1], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , The_System|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|_~3 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|_~3, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|parity6~0 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|parity6~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|rdclk_control_slave_status_empty_q , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|rdclk_control_slave_status_empty_q, DE1_SoC_Computer, 1
instance = comp, \HPS_to_FPGA_state.00000011 , HPS_to_FPGA_state.00000011, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer_ready , de1soc|m|conv1|conv2d_top[0].channel|buffer_ready, DE1_SoC_Computer, 1
instance = comp, \HPS_to_FPGA_state.00000010 , HPS_to_FPGA_state.00000010, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|delayed_wrptr_g[2] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|delayed_wrptr_g[2], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|delayed_wrptr_g[0] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|delayed_wrptr_g[0], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|delayed_wrptr_g[1] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|delayed_wrptr_g[1], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|delayed_wrptr_g[4] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|delayed_wrptr_g[4], DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|delayed_wrptr_g[3] , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|delayed_wrptr_g[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , The_System|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|always2~0 , de1soc|m|conv3|conv2d_top[3].channel|always2~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|taps_last_q , de1soc|m|conv2|conv2d_top[0].channel|taps_last_q, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|counter[0] , de1soc|m|conv2|conv2d_top[0].channel|counter[0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|counter[1] , de1soc|m|conv2|conv2d_top[0].channel|counter[1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|counter[2] , de1soc|m|conv2|conv2d_top[0].channel|counter[2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|ram_w_addr_q[1] , de1soc|m|conv1|conv2d_top[0].channel|buffer|ram_w_addr_q[1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|ram_w_addr_q[4] , de1soc|m|conv1|conv2d_top[0].channel|buffer|ram_w_addr_q[4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|ram_w_addr_q[2] , de1soc|m|conv1|conv2d_top[0].channel|buffer|ram_w_addr_q[2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|ram_w_addr_q[0] , de1soc|m|conv1|conv2d_top[0].channel|buffer|ram_w_addr_q[0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|ram_w_addr_q[3] , de1soc|m|conv1|conv2d_top[0].channel|buffer|ram_w_addr_q[3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|prev_ram_r_addr_q[2] , de1soc|m|conv1|conv2d_top[0].channel|buffer|prev_ram_r_addr_q[2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|prev_ram_r_addr_q[4] , de1soc|m|conv1|conv2d_top[0].channel|buffer|prev_ram_r_addr_q[4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|prev_ram_r_addr_q[3] , de1soc|m|conv1|conv2d_top[0].channel|buffer|prev_ram_r_addr_q[3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|prev_ram_r_addr_q[0] , de1soc|m|conv1|conv2d_top[0].channel|buffer|prev_ram_r_addr_q[0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|prev_ram_r_addr_q[1] , de1soc|m|conv1|conv2d_top[0].channel|buffer|prev_ram_r_addr_q[1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer_ready , de1soc|m|conv2|conv2d_top[0].channel|buffer_ready, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|Mux9~0 , de1soc|m|conv3|conv2d_top[3].channel|Mux9~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|prev_ram_r_addr_q[0] , de1soc|m|conv2|conv2d_top[0].channel|buffer|prev_ram_r_addr_q[0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|prev_ram_r_addr_q[1] , de1soc|m|conv2|conv2d_top[0].channel|buffer|prev_ram_r_addr_q[1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|prev_ram_r_addr_q[2] , de1soc|m|conv2|conv2d_top[0].channel|buffer|prev_ram_r_addr_q[2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|prev_ram_r_addr_q[3] , de1soc|m|conv2|conv2d_top[0].channel|buffer|prev_ram_r_addr_q[3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|taps_valid_q , de1soc|m|conv2|conv2d_top[0].channel|taps_valid_q, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|dsp_counter , de1soc|m|conv2|conv2d_top[0].channel|dsp_counter, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|counter[2] , de1soc|m|conv1|conv2d_top[0].channel|counter[2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|counter[0] , de1soc|m|conv1|conv2d_top[0].channel|counter[0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|counter[1] , de1soc|m|conv1|conv2d_top[0].channel|counter[1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|ram_w_addr_q[2] , de1soc|m|conv2|conv2d_top[0].channel|buffer|ram_w_addr_q[2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|ram_w_addr_q[0] , de1soc|m|conv2|conv2d_top[0].channel|buffer|ram_w_addr_q[0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|ram_w_addr_q[3] , de1soc|m|conv2|conv2d_top[0].channel|buffer|ram_w_addr_q[3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|ram_w_addr_q[1] , de1soc|m|conv2|conv2d_top[0].channel|buffer|ram_w_addr_q[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][0] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|LessThan0~0 , de1soc|m|conv3|conv2d_top[3].channel|buffer|LessThan0~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][0][4]~0 , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][0][4]~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|taps_q[2][2][0]~0 , de1soc|m|conv3|conv2d_top[3].channel|taps_q[2][2][0]~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|taps_q[2][2][0]~1 , de1soc|m|conv3|conv2d_top[3].channel|taps_q[2][2][0]~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][1] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][2] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][3] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][4] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][5] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][6] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][7] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][8] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][9] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][10] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][11] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][12] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][13] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][14] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][15] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][16] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][17] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][1][0] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][1][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][1][1] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][1][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][1][2] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][1][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][1][3] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][1][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][1][4] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][1][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][1][5] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][1][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][1][6] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][1][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][1][7] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][1][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][1][8] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][1][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][1][9] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][1][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][1][10] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][1][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][1][11] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][1][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][1][12] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][1][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][1][13] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][1][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][1][14] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][1][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][1][15] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][1][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][1][16] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][1][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][1][17] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][1][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][0][0] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][0][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][0][1] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][0][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][0][2] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][0][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][0][3] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][0][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][0][4] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][0][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][0][5] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][0][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][0][6] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][0][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][0][7] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][0][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][0][8] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][0][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][0][9] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][0][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][0][10] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][0][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][0][11] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][0][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][0][12] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][0][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][0][13] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][0][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][0][14] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][0][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][0][15] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][0][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][0][16] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][0][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][0][17] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][0][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][2][0] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][2][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][2][1] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][2][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][2][2] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][2][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][2][3] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][2][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][2][4] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][2][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][2][5] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][2][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][2][6] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][2][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][2][7] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][2][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][2][8] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][2][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][2][9] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][2][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][2][10] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][2][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][2][11] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][2][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][2][12] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][2][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][2][13] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][2][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][2][14] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][2][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][2][15] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][2][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][2][16] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][2][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][2][17] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][2][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][1][0] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][1][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][1][1] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][1][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][1][2] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][1][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][1][3] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][1][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][1][4] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][1][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][1][5] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][1][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][1][6] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][1][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][1][7] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][1][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][1][8] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][1][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][1][9] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][1][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][1][10] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][1][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][1][11] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][1][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][1][12] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][1][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][1][13] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][1][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][1][14] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][1][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][1][15] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][1][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][1][16] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][1][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][1][17] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][1][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][0][0] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][0][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][0][1] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][0][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][0][2] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][0][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][0][3] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][0][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][0][4] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][0][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][0][5] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][0][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][0][6] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][0][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][0][7] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][0][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][0][8] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][0][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][0][9] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][0][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][0][10] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][0][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][0][11] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][0][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][0][12] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][0][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][0][13] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][0][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][0][14] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][0][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][0][15] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][0][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][0][16] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][0][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][0][17] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][0][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][0] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][1] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][2] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][3] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][4] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][5] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][6] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][7] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][8] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][9] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][10] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][11] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][12] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][13] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][14] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][15] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][16] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][17] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][0][0] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][0][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][0][1] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][0][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][0][2] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][0][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][0][3] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][0][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][0][4] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][0][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][0][5] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][0][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][0][6] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][0][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][0][7] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][0][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][0][8] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][0][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][0][9] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][0][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][0][10] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][0][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][0][11] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][0][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][0][12] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][0][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][0][13] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][0][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][0][14] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][0][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][0][15] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][0][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][0][16] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][0][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][0][17] , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][0][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|buffer_contents_valid_q~0 , de1soc|m|conv2|conv2d_top[0].channel|buffer|buffer_contents_valid_q~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|counter[2]~0 , de1soc|m|conv1|conv2d_top[0].channel|counter[2]~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|taps_valid_q , de1soc|m|conv1|conv2d_top[0].channel|taps_valid_q, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|dsp_counter , de1soc|m|conv1|conv2d_top[0].channel|dsp_counter, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Add0~0 , de1soc|m|conv1|conv2d_top[0].channel|Add0~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|counter[2]~1 , de1soc|m|conv1|conv2d_top[0].channel|counter[2]~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|counter[0]~2 , de1soc|m|conv1|conv2d_top[0].channel|counter[0]~2, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|counter[1]~3 , de1soc|m|conv1|conv2d_top[0].channel|counter[1]~3, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|taps_last_q , de1soc|m|conv1|conv2d_top[0].channel|taps_last_q, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][0] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][1] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][2] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][3] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][4] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][5] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][6] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][7] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][8] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][9] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][10] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][11] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][12] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][13] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][14] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][15] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][16] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][17] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][0] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][1] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][2] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][3] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][4] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][5] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][6] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][7] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][8] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][9] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][10] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][11] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][12] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][13] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][14] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][15] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][16] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][17] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][0] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][1] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][2] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][3] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][4] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][5] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][6] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][7] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][8] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][9] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][10] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][11] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][12] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][13] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][14] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][15] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][16] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][17] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][2][0] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][2][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][2][1] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][2][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][2][2] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][2][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][2][3] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][2][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][2][4] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][2][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][2][5] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][2][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][2][6] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][2][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][2][7] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][2][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][2][8] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][2][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][2][9] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][2][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][2][10] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][2][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][2][11] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][2][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][2][12] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][2][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][2][13] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][2][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][2][14] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][2][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][2][15] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][2][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][2][16] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][2][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][2][17] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][2][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][0] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][1] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][2] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][3] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][4] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][5] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][6] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][7] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][8] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][9] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][10] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][11] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][12] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][13] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][14] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][15] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][16] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][17] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][0][0] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][0][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][0][1] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][0][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][0][2] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][0][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][0][3] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][0][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][0][4] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][0][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][0][5] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][0][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][0][6] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][0][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][0][7] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][0][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][0][8] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][0][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][0][9] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][0][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][0][10] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][0][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][0][11] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][0][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][0][12] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][0][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][0][13] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][0][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][0][14] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][0][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][0][15] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][0][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][0][16] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][0][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][0][17] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][0][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][2][0] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][2][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][2][1] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][2][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][2][2] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][2][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][2][3] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][2][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][2][4] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][2][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][2][5] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][2][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][2][6] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][2][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][2][7] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][2][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][2][8] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][2][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][2][9] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][2][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][2][10] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][2][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][2][11] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][2][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][2][12] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][2][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][2][13] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][2][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][2][14] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][2][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][2][15] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][2][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][2][16] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][2][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][2][17] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][2][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][1][0] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][1][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][1][1] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][1][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][1][2] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][1][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][1][3] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][1][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][1][4] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][1][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][1][5] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][1][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][1][6] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][1][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][1][7] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][1][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][1][8] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][1][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][1][9] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][1][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][1][10] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][1][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][1][11] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][1][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][1][12] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][1][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][1][13] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][1][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][1][14] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][1][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][1][15] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][1][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][1][16] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][1][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][1][17] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][1][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][0][0] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][0][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][0][1] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][0][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][0][2] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][0][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][0][3] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][0][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][0][4] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][0][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][0][5] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][0][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][0][6] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][0][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][0][7] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][0][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][0][8] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][0][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][0][9] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][0][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][0][10] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][0][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][0][11] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][0][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][0][12] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][0][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][0][13] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][0][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][0][14] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][0][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][0][15] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][0][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][0][16] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][0][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][0][17] , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][0][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][0] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][1] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][2] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][3] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][4] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][5] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][6] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][7] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][8] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][9] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][10] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][11] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][12] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][13] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][14] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][15] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][16] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][17] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][0] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][1] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][2] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][3] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][4] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][5] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][6] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][7] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][8] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][9] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][10] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][11] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][12] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][13] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][14] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][15] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][16] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][17] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][0][0] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][0][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][0][1] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][0][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][0][2] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][0][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][0][3] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][0][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][0][4] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][0][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][0][5] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][0][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][0][6] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][0][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][0][7] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][0][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][0][8] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][0][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][0][9] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][0][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][0][10] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][0][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][0][11] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][0][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][0][12] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][0][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][0][13] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][0][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][0][14] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][0][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][0][15] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][0][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][0][16] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][0][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][0][17] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][0][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][0] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][1] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][2] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][3] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][4] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][5] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][6] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][7] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][8] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][9] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][10] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][11] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][12] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][13] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][14] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][15] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][16] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][17] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][0][0] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][0][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][0][1] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][0][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][0][2] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][0][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][0][3] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][0][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][0][4] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][0][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][0][5] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][0][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][0][6] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][0][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][0][7] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][0][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][0][8] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][0][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][0][9] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][0][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][0][10] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][0][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][0][11] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][0][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][0][12] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][0][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][0][13] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][0][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][0][14] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][0][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][0][15] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][0][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][0][16] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][0][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][0][17] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][0][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][2][0] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][2][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][2][1] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][2][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][2][2] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][2][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][2][3] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][2][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][2][4] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][2][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][2][5] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][2][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][2][6] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][2][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][2][7] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][2][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][2][8] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][2][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][2][9] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][2][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][2][10] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][2][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][2][11] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][2][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][2][12] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][2][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][2][13] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][2][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][2][14] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][2][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][2][15] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][2][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][2][16] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][2][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][2][17] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][2][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][0] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][1] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][2] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][3] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][4] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][5] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][6] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][7] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][8] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][9] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][10] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][11] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][12] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][13] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][14] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][15] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][16] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][17] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][0] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][1] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][2] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][3] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][4] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][5] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][6] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][7] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][8] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][9] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][10] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][11] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][12] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][13] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][14] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][15] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][16] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][17] , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][0] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][1] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][2] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][3] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][4] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][5] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][6] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][7] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][8] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][9] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][10] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][11] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][12] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][13] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][14] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][15] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][16] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][17] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][0] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][1] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][2] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][3] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][4] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][5] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][6] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][7] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][8] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][9] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][10] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][11] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][12] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][13] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][14] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][15] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][16] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][17] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][0] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][1] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][2] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][3] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][4] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][5] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][6] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][7] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][8] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][9] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][10] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][11] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][12] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][13] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][14] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][15] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][16] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][17] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][0] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][1] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][2] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][3] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][4] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][5] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][6] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][7] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][8] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][9] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][10] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][11] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][12] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][13] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][14] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][15] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][16] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][17] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][0][0] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][0][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][0][1] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][0][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][0][2] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][0][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][0][3] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][0][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][0][4] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][0][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][0][5] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][0][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][0][6] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][0][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][0][7] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][0][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][0][8] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][0][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][0][9] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][0][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][0][10] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][0][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][0][11] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][0][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][0][12] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][0][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][0][13] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][0][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][0][14] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][0][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][0][15] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][0][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][0][16] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][0][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][0][17] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][0][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][2][0] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][2][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][2][1] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][2][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][2][2] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][2][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][2][3] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][2][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][2][4] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][2][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][2][5] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][2][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][2][6] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][2][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][2][7] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][2][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][2][8] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][2][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][2][9] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][2][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][2][10] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][2][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][2][11] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][2][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][2][12] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][2][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][2][13] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][2][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][2][14] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][2][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][2][15] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][2][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][2][16] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][2][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][2][17] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][2][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][0] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][1] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][2] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][3] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][4] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][5] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][6] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][7] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][8] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][9] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][10] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][11] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][12] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][13] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][14] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][15] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][16] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][17] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][0][0] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][0][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][0][1] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][0][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][0][2] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][0][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][0][3] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][0][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][0][4] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][0][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][0][5] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][0][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][0][6] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][0][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][0][7] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][0][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][0][8] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][0][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][0][9] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][0][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][0][10] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][0][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][0][11] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][0][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][0][12] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][0][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][0][13] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][0][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][0][14] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][0][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][0][15] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][0][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][0][16] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][0][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][0][17] , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][0][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][0][4]~1 , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][0][4]~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][0][4]~2 , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][0][4]~2, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|next_taps~0 , de1soc|m|conv3|conv2d_top[3].channel|buffer|next_taps~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|next_taps~1 , de1soc|m|conv3|conv2d_top[3].channel|buffer|next_taps~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|next_taps~2 , de1soc|m|conv3|conv2d_top[3].channel|buffer|next_taps~2, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|next_taps~3 , de1soc|m|conv3|conv2d_top[3].channel|buffer|next_taps~3, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|next_taps~4 , de1soc|m|conv3|conv2d_top[3].channel|buffer|next_taps~4, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|next_taps~5 , de1soc|m|conv3|conv2d_top[3].channel|buffer|next_taps~5, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|next_taps~6 , de1soc|m|conv3|conv2d_top[3].channel|buffer|next_taps~6, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|next_taps~7 , de1soc|m|conv3|conv2d_top[3].channel|buffer|next_taps~7, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|next_taps~8 , de1soc|m|conv3|conv2d_top[3].channel|buffer|next_taps~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|next_taps~9 , de1soc|m|conv3|conv2d_top[3].channel|buffer|next_taps~9, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|next_taps~10 , de1soc|m|conv3|conv2d_top[3].channel|buffer|next_taps~10, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|next_taps~11 , de1soc|m|conv3|conv2d_top[3].channel|buffer|next_taps~11, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|next_taps~12 , de1soc|m|conv3|conv2d_top[3].channel|buffer|next_taps~12, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|next_taps~13 , de1soc|m|conv3|conv2d_top[3].channel|buffer|next_taps~13, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|next_taps~14 , de1soc|m|conv3|conv2d_top[3].channel|buffer|next_taps~14, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|next_taps~15 , de1soc|m|conv3|conv2d_top[3].channel|buffer|next_taps~15, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|next_taps~16 , de1soc|m|conv3|conv2d_top[3].channel|buffer|next_taps~16, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|next_taps~17 , de1soc|m|conv3|conv2d_top[3].channel|buffer|next_taps~17, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|dsp_counter~0 , de1soc|m|conv1|conv2d_top[0].channel|dsp_counter~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~0 , de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~1 , de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~2 , de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~2, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~3 , de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~3, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~4 , de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~4, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~5 , de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~5, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~6 , de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~6, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~7 , de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~7, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~8 , de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~9 , de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~9, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~10 , de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~10, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~11 , de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~11, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~12 , de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~12, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~13 , de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~13, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~14 , de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~14, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~15 , de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~15, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~16 , de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~16, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~17 , de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~17, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~18 , de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~18, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~19 , de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~19, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~20 , de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~20, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~21 , de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~21, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~22 , de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~22, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~23 , de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~23, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~24 , de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~24, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~25 , de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~25, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~26 , de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~26, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~27 , de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~27, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~28 , de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~28, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~29 , de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~29, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~30 , de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~30, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~31 , de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~31, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~32 , de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~32, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~33 , de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~33, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~34 , de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~34, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~35 , de1soc|m|conv3|conv2d_top[2].channel|buffer|next_taps~35, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|next_taps~0 , de1soc|m|conv3|conv2d_top[1].channel|buffer|next_taps~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|next_taps~1 , de1soc|m|conv3|conv2d_top[1].channel|buffer|next_taps~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|next_taps~2 , de1soc|m|conv3|conv2d_top[1].channel|buffer|next_taps~2, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|next_taps~3 , de1soc|m|conv3|conv2d_top[1].channel|buffer|next_taps~3, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|next_taps~4 , de1soc|m|conv3|conv2d_top[1].channel|buffer|next_taps~4, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|next_taps~5 , de1soc|m|conv3|conv2d_top[1].channel|buffer|next_taps~5, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|next_taps~6 , de1soc|m|conv3|conv2d_top[1].channel|buffer|next_taps~6, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|next_taps~7 , de1soc|m|conv3|conv2d_top[1].channel|buffer|next_taps~7, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|next_taps~8 , de1soc|m|conv3|conv2d_top[1].channel|buffer|next_taps~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|next_taps~9 , de1soc|m|conv3|conv2d_top[1].channel|buffer|next_taps~9, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|next_taps~10 , de1soc|m|conv3|conv2d_top[1].channel|buffer|next_taps~10, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|next_taps~11 , de1soc|m|conv3|conv2d_top[1].channel|buffer|next_taps~11, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|next_taps~12 , de1soc|m|conv3|conv2d_top[1].channel|buffer|next_taps~12, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|next_taps~13 , de1soc|m|conv3|conv2d_top[1].channel|buffer|next_taps~13, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|next_taps~14 , de1soc|m|conv3|conv2d_top[1].channel|buffer|next_taps~14, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|next_taps~15 , de1soc|m|conv3|conv2d_top[1].channel|buffer|next_taps~15, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|next_taps~16 , de1soc|m|conv3|conv2d_top[1].channel|buffer|next_taps~16, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|next_taps~17 , de1soc|m|conv3|conv2d_top[1].channel|buffer|next_taps~17, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|next_taps~0 , de1soc|m|conv3|conv2d_top[0].channel|buffer|next_taps~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|next_taps~1 , de1soc|m|conv3|conv2d_top[0].channel|buffer|next_taps~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|next_taps~2 , de1soc|m|conv3|conv2d_top[0].channel|buffer|next_taps~2, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|next_taps~3 , de1soc|m|conv3|conv2d_top[0].channel|buffer|next_taps~3, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|next_taps~4 , de1soc|m|conv3|conv2d_top[0].channel|buffer|next_taps~4, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|next_taps~5 , de1soc|m|conv3|conv2d_top[0].channel|buffer|next_taps~5, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|next_taps~6 , de1soc|m|conv3|conv2d_top[0].channel|buffer|next_taps~6, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|next_taps~7 , de1soc|m|conv3|conv2d_top[0].channel|buffer|next_taps~7, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|next_taps~8 , de1soc|m|conv3|conv2d_top[0].channel|buffer|next_taps~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|next_taps~9 , de1soc|m|conv3|conv2d_top[0].channel|buffer|next_taps~9, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|next_taps~10 , de1soc|m|conv3|conv2d_top[0].channel|buffer|next_taps~10, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|next_taps~11 , de1soc|m|conv3|conv2d_top[0].channel|buffer|next_taps~11, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|next_taps~12 , de1soc|m|conv3|conv2d_top[0].channel|buffer|next_taps~12, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|next_taps~13 , de1soc|m|conv3|conv2d_top[0].channel|buffer|next_taps~13, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|next_taps~14 , de1soc|m|conv3|conv2d_top[0].channel|buffer|next_taps~14, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|next_taps~15 , de1soc|m|conv3|conv2d_top[0].channel|buffer|next_taps~15, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|next_taps~16 , de1soc|m|conv3|conv2d_top[0].channel|buffer|next_taps~16, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|next_taps~17 , de1soc|m|conv3|conv2d_top[0].channel|buffer|next_taps~17, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|comb~0 , de1soc|m|conv3|conv2d_top[3].channel|buffer|comb~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|ram_r_addr[0]~0 , de1soc|m|conv3|conv2d_top[3].channel|buffer|ram_r_addr[0]~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|ram_r_addr[1]~1 , de1soc|m|conv3|conv2d_top[3].channel|buffer|ram_r_addr[1]~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|ram_r_addr[2]~2 , de1soc|m|conv3|conv2d_top[3].channel|buffer|ram_r_addr[2]~2, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|ram_r_addr[3]~3 , de1soc|m|conv3|conv2d_top[3].channel|buffer|ram_r_addr[3]~3, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|comb~1 , de1soc|m|conv3|conv2d_top[3].channel|buffer|comb~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][0] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][1] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][2] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][3] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][4] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][5] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][6] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][7] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][8] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][9] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][10] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][11] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][12] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][13] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][14] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][15] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][16] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][17] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[2][0] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[2][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[2][1] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[2][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[2][2] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[2][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[2][3] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[2][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[2][4] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[2][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[2][5] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[2][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[2][6] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[2][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[2][7] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[2][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[2][8] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[2][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[2][9] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[2][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[2][10] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[2][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[2][11] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[2][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[2][12] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[2][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[2][13] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[2][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[2][14] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[2][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[2][15] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[2][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[2][16] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[2][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[2][17] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[2][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[1][0] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[1][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[1][1] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[1][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[1][2] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[1][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[1][3] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[1][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[1][4] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[1][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[1][5] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[1][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[1][6] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[1][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[1][7] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[1][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[1][8] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[1][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[1][9] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[1][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[1][10] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[1][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[1][11] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[1][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[1][12] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[1][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[1][13] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[1][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[1][14] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[1][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[1][15] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[1][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[1][16] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[1][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[1][17] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[1][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][0] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][1] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][2] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][3] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][4] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][5] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][6] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][7] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][8] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][9] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][10] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][11] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][12] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][13] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][14] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][15] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][16] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][17] , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[3][0] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[3][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[3][0] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[3][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][0] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][17]~0 , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][17]~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[3][1] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[3][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[3][1] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[3][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][1] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[3][2] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[3][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[3][2] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[3][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][2] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[3][3] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[3][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[3][3] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[3][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][3] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[3][4] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[3][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[3][4] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[3][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][4] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[3][5] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[3][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[3][5] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[3][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][5] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[3][6] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[3][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[3][6] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[3][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][6] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[3][7] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[3][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[3][7] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[3][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][7] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[3][8] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[3][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[3][8] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[3][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][8] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[3][9] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[3][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[3][9] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[3][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][9] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[3][10] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[3][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[3][10] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[3][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][10] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[3][11] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[3][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[3][11] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[3][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][11] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[3][12] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[3][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[3][12] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[3][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][12] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[3][13] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[3][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[3][13] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[3][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][13] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[3][14] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[3][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[3][14] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[3][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][14] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[3][15] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[3][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[3][15] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[3][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][15] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[3][16] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[3][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[3][16] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[3][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][16] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[3][17] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[3][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[3][17] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[3][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][17] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[2][0] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[2][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][0] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][0] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[2][3]~1 , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[2][3]~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[2][1] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[2][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][1] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][1] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[2][2] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[2][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][2] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][2] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[2][3] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[2][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][3] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][3] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[2][4] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[2][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][4] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][4] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[2][5] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[2][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][5] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][5] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[2][6] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[2][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][6] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][6] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[2][7] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[2][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][7] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][7] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[2][8] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[2][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][8] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][8] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[2][9] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[2][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][9] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][9] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[2][10] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[2][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][10] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][10] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[2][11] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[2][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][11] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][11] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[2][12] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[2][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][12] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][12] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[2][13] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[2][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][13] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][13] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[2][14] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[2][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][14] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][14] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[2][15] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[2][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][15] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][15] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[2][16] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[2][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][16] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][16] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[2][17] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[2][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][17] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][17] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[1][0] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[1][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][0] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][0] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[1][0]~2 , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[1][0]~2, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[1][1] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[1][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][1] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][1] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[1][2] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[1][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][2] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][2] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[1][3] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[1][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][3] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][3] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[1][4] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[1][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][4] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][4] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[1][5] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[1][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][5] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][5] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[1][6] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[1][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][6] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][6] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[1][7] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[1][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][7] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][7] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[1][8] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[1][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][8] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][8] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[1][9] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[1][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][9] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][9] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[1][10] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[1][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][10] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][10] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[1][11] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[1][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][11] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][11] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[1][12] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[1][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][12] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][12] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[1][13] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[1][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][13] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][13] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[1][14] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[1][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][14] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][14] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[1][15] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[1][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][15] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][15] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[1][16] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[1][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][16] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][16] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[1][17] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[1][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][17] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][17] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[0][0] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[0][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[0][0] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[0][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[0][0] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[0][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][0]~3 , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][0]~3, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[0][1] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[0][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[0][1] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[0][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[0][1] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[0][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[0][2] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[0][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[0][2] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[0][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[0][2] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[0][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[0][3] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[0][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[0][3] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[0][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[0][3] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[0][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[0][4] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[0][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[0][4] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[0][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[0][4] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[0][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[0][5] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[0][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[0][5] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[0][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[0][5] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[0][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[0][6] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[0][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[0][6] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[0][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[0][6] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[0][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[0][7] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[0][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[0][7] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[0][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[0][7] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[0][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[0][8] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[0][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[0][8] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[0][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[0][8] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[0][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[0][9] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[0][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[0][9] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[0][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[0][9] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[0][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[0][10] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[0][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[0][10] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[0][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[0][10] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[0][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[0][11] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[0][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[0][11] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[0][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[0][11] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[0][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[0][12] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[0][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[0][12] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[0][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[0][12] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[0][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[0][13] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[0][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[0][13] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[0][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[0][13] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[0][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[0][14] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[0][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[0][14] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[0][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[0][14] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[0][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[0][15] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[0][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[0][15] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[0][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[0][15] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[0][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[0][16] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[0][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[0][16] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[0][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[0][16] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[0][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[0][17] , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[0][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[0][17] , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[0][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[0][17] , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[0][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|always2~0 , de1soc|m|conv2|conv2d_top[3].channel|always2~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|taps_q[2][2][0] , de1soc|m|conv2|conv2d_top[0].channel|taps_q[2][2][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|taps_q[2][2][1] , de1soc|m|conv2|conv2d_top[0].channel|taps_q[2][2][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|taps_q[2][2][2] , de1soc|m|conv2|conv2d_top[0].channel|taps_q[2][2][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|taps_q[2][2][3] , de1soc|m|conv2|conv2d_top[0].channel|taps_q[2][2][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|taps_q[2][2][4] , de1soc|m|conv2|conv2d_top[0].channel|taps_q[2][2][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|taps_q[2][2][5] , de1soc|m|conv2|conv2d_top[0].channel|taps_q[2][2][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|taps_q[2][2][6] , de1soc|m|conv2|conv2d_top[0].channel|taps_q[2][2][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|taps_q[2][2][7] , de1soc|m|conv2|conv2d_top[0].channel|taps_q[2][2][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|taps_q[2][2][8] , de1soc|m|conv2|conv2d_top[0].channel|taps_q[2][2][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|taps_q[2][2][9] , de1soc|m|conv2|conv2d_top[0].channel|taps_q[2][2][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|taps_q[2][2][10] , de1soc|m|conv2|conv2d_top[0].channel|taps_q[2][2][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|taps_q[2][2][11] , de1soc|m|conv2|conv2d_top[0].channel|taps_q[2][2][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|taps_q[2][2][12] , de1soc|m|conv2|conv2d_top[0].channel|taps_q[2][2][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|taps_q[2][2][13] , de1soc|m|conv2|conv2d_top[0].channel|taps_q[2][2][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|taps_q[2][2][14] , de1soc|m|conv2|conv2d_top[0].channel|taps_q[2][2][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|taps_q[2][2][15] , de1soc|m|conv2|conv2d_top[0].channel|taps_q[2][2][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|taps_q[2][2][16] , de1soc|m|conv2|conv2d_top[0].channel|taps_q[2][2][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|taps_q[2][2][17] , de1soc|m|conv2|conv2d_top[0].channel|taps_q[2][2][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][0] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][1] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][2] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][3] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][4] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][5] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][6] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][7] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][8] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][9] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][10] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][11] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][12] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][13] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][14] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][15] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][16] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][17] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][0] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][1] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][2] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][3] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][4] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][5] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][6] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][7] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][8] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][9] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][10] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][11] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][12] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][13] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][14] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][15] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][16] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][17] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][0][0] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][0][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][0][1] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][0][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][0][2] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][0][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][0][3] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][0][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][0][4] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][0][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][0][5] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][0][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][0][6] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][0][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][0][7] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][0][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][0][8] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][0][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][0][9] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][0][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][0][10] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][0][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][0][11] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][0][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][0][12] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][0][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][0][13] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][0][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][0][14] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][0][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][0][15] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][0][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][0][16] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][0][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][0][17] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][0][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][2][0] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][2][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][2][1] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][2][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][2][2] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][2][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][2][3] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][2][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][2][4] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][2][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][2][5] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][2][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][2][6] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][2][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][2][7] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][2][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][2][8] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][2][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][2][9] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][2][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][2][10] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][2][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][2][11] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][2][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][2][12] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][2][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][2][13] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][2][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][2][14] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][2][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][2][15] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][2][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][2][16] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][2][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][2][17] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][2][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][0] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][1] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][2] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][3] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][4] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][5] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][6] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][7] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][8] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][9] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][10] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][11] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][12] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][13] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][14] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][15] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][16] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][17] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][0][0] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][0][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][0][1] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][0][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][0][2] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][0][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][0][3] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][0][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][0][4] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][0][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][0][5] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][0][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][0][6] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][0][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][0][7] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][0][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][0][8] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][0][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][0][9] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][0][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][0][10] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][0][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][0][11] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][0][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][0][12] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][0][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][0][13] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][0][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][0][14] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][0][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][0][15] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][0][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][0][16] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][0][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][0][17] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][0][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][0] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][1] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][2] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][3] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][4] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][5] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][6] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][7] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][8] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][9] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][10] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][11] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][12] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][13] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][14] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][15] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][16] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][17] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][0][0] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][0][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][0][1] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][0][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][0][2] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][0][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][0][3] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][0][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][0][4] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][0][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][0][5] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][0][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][0][6] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][0][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][0][7] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][0][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][0][8] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][0][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][0][9] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][0][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][0][10] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][0][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][0][11] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][0][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][0][12] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][0][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][0][13] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][0][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][0][14] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][0][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][0][15] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][0][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][0][16] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][0][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][0][17] , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][0][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][0] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|LessThan0~0 , de1soc|m|conv2|conv2d_top[2].channel|buffer|LessThan0~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][0][4]~0 , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][0][4]~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|taps_q[2][2][0]~0 , de1soc|m|conv2|conv2d_top[2].channel|taps_q[2][2][0]~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|taps_q[2][2][0]~1 , de1soc|m|conv2|conv2d_top[2].channel|taps_q[2][2][0]~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][1] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][2] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][3] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][4] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][5] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][6] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][7] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][8] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][9] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][10] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][11] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][12] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][13] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][14] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][15] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][16] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][17] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][0] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][1] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][2] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][3] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][4] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][5] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][6] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][7] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][8] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][9] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][10] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][11] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][12] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][13] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][14] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][15] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][16] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][17] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][0][0] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][0][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][0][1] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][0][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][0][2] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][0][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][0][3] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][0][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][0][4] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][0][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][0][5] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][0][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][0][6] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][0][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][0][7] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][0][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][0][8] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][0][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][0][9] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][0][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][0][10] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][0][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][0][11] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][0][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][0][12] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][0][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][0][13] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][0][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][0][14] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][0][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][0][15] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][0][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][0][16] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][0][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][0][17] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][0][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][2][0] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][2][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][2][1] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][2][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][2][2] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][2][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][2][3] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][2][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][2][4] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][2][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][2][5] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][2][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][2][6] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][2][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][2][7] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][2][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][2][8] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][2][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][2][9] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][2][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][2][10] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][2][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][2][11] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][2][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][2][12] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][2][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][2][13] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][2][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][2][14] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][2][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][2][15] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][2][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][2][16] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][2][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][2][17] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][2][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][1][0] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][1][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][1][1] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][1][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][1][2] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][1][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][1][3] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][1][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][1][4] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][1][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][1][5] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][1][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][1][6] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][1][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][1][7] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][1][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][1][8] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][1][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][1][9] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][1][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][1][10] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][1][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][1][11] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][1][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][1][12] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][1][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][1][13] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][1][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][1][14] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][1][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][1][15] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][1][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][1][16] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][1][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][1][17] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][1][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][0] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][1] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][2] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][3] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][4] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][5] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][6] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][7] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][8] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][9] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][10] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][11] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][12] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][13] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][14] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][15] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][16] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][17] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][2][0] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][2][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][2][1] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][2][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][2][2] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][2][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][2][3] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][2][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][2][4] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][2][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][2][5] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][2][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][2][6] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][2][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][2][7] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][2][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][2][8] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][2][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][2][9] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][2][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][2][10] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][2][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][2][11] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][2][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][2][12] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][2][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][2][13] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][2][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][2][14] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][2][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][2][15] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][2][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][2][16] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][2][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][2][17] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][2][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][1][0] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][1][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][1][1] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][1][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][1][2] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][1][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][1][3] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][1][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][1][4] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][1][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][1][5] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][1][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][1][6] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][1][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][1][7] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][1][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][1][8] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][1][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][1][9] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][1][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][1][10] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][1][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][1][11] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][1][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][1][12] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][1][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][1][13] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][1][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][1][14] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][1][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][1][15] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][1][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][1][16] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][1][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][1][17] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][1][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][0][0] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][0][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][0][1] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][0][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][0][2] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][0][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][0][3] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][0][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][0][4] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][0][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][0][5] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][0][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][0][6] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][0][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][0][7] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][0][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][0][8] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][0][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][0][9] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][0][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][0][10] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][0][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][0][11] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][0][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][0][12] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][0][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][0][13] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][0][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][0][14] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][0][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][0][15] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][0][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][0][16] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][0][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][0][17] , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][0][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][0] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][1] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][2] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][3] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][4] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][5] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][6] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][7] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][8] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][9] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][10] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][11] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][12] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][13] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][14] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][15] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][16] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][17] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][1][0] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][1][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][1][1] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][1][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][1][2] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][1][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][1][3] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][1][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][1][4] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][1][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][1][5] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][1][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][1][6] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][1][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][1][7] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][1][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][1][8] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][1][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][1][9] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][1][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][1][10] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][1][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][1][11] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][1][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][1][12] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][1][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][1][13] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][1][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][1][14] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][1][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][1][15] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][1][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][1][16] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][1][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][1][17] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][1][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][0][0] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][0][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][0][1] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][0][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][0][2] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][0][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][0][3] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][0][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][0][4] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][0][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][0][5] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][0][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][0][6] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][0][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][0][7] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][0][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][0][8] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][0][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][0][9] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][0][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][0][10] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][0][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][0][11] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][0][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][0][12] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][0][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][0][13] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][0][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][0][14] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][0][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][0][15] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][0][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][0][16] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][0][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][0][17] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][0][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][0] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][1] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][2] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][3] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][4] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][5] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][6] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][7] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][8] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][9] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][10] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][11] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][12] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][13] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][14] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][15] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][16] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][17] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][0][0] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][0][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][0][1] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][0][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][0][2] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][0][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][0][3] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][0][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][0][4] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][0][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][0][5] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][0][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][0][6] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][0][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][0][7] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][0][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][0][8] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][0][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][0][9] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][0][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][0][10] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][0][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][0][11] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][0][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][0][12] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][0][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][0][13] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][0][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][0][14] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][0][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][0][15] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][0][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][0][16] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][0][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][0][17] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][0][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][2][0] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][2][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][2][1] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][2][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][2][2] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][2][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][2][3] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][2][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][2][4] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][2][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][2][5] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][2][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][2][6] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][2][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][2][7] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][2][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][2][8] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][2][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][2][9] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][2][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][2][10] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][2][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][2][11] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][2][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][2][12] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][2][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][2][13] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][2][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][2][14] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][2][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][2][15] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][2][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][2][16] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][2][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][2][17] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][2][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][0] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][1] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][2] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][3] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][4] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][5] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][6] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][7] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][8] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][9] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][10] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][11] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][12] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][13] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][14] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][15] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][16] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][17] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][0][0] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][0][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][0][1] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][0][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][0][2] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][0][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][0][3] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][0][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][0][4] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][0][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][0][5] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][0][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][0][6] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][0][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][0][7] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][0][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][0][8] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][0][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][0][9] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][0][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][0][10] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][0][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][0][11] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][0][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][0][12] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][0][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][0][13] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][0][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][0][14] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][0][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][0][15] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][0][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][0][16] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][0][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][0][17] , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][0][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][2][0] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][2][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][2][1] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][2][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][2][2] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][2][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][2][3] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][2][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][2][4] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][2][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][2][5] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][2][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][2][6] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][2][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][2][7] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][2][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][2][8] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][2][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][2][9] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][2][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][2][10] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][2][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][2][11] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][2][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][2][12] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][2][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][2][13] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][2][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][2][14] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][2][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][2][15] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][2][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][2][16] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][2][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][2][17] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][2][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][1][0] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][1][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][1][1] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][1][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][1][2] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][1][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][1][3] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][1][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][1][4] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][1][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][1][5] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][1][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][1][6] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][1][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][1][7] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][1][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][1][8] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][1][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][1][9] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][1][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][1][10] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][1][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][1][11] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][1][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][1][12] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][1][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][1][13] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][1][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][1][14] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][1][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][1][15] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][1][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][1][16] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][1][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][1][17] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][1][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][0][0] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][0][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][0][1] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][0][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][0][2] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][0][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][0][3] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][0][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][0][4] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][0][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][0][5] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][0][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][0][6] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][0][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][0][7] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][0][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][0][8] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][0][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][0][9] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][0][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][0][10] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][0][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][0][11] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][0][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][0][12] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][0][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][0][13] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][0][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][0][14] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][0][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][0][15] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][0][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][0][16] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][0][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][0][17] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][0][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][1][0] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][1][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][1][1] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][1][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][1][2] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][1][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][1][3] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][1][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][1][4] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][1][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][1][5] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][1][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][1][6] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][1][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][1][7] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][1][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][1][8] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][1][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][1][9] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][1][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][1][10] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][1][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][1][11] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][1][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][1][12] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][1][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][1][13] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][1][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][1][14] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][1][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][1][15] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][1][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][1][16] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][1][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][1][17] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][1][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][0][0] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][0][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][0][1] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][0][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][0][2] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][0][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][0][3] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][0][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][0][4] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][0][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][0][5] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][0][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][0][6] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][0][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][0][7] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][0][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][0][8] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][0][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][0][9] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][0][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][0][10] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][0][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][0][11] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][0][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][0][12] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][0][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][0][13] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][0][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][0][14] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][0][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][0][15] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][0][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][0][16] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][0][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][0][17] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][0][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][2][0] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][2][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][2][1] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][2][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][2][2] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][2][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][2][3] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][2][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][2][4] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][2][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][2][5] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][2][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][2][6] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][2][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][2][7] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][2][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][2][8] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][2][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][2][9] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][2][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][2][10] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][2][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][2][11] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][2][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][2][12] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][2][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][2][13] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][2][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][2][14] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][2][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][2][15] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][2][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][2][16] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][2][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][2][17] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][2][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][0] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][1] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][2] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][3] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][4] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][5] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][6] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][7] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][8] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][9] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][10] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][11] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][12] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][13] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][14] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][15] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][16] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][17] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][0][0] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][0][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][0][1] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][0][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][0][2] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][0][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][0][3] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][0][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][0][4] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][0][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][0][5] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][0][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][0][6] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][0][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][0][7] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][0][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][0][8] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][0][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][0][9] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][0][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][0][10] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][0][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][0][11] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][0][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][0][12] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][0][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][0][13] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][0][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][0][14] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][0][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][0][15] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][0][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][0][16] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][0][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][0][17] , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][0][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|next_taps~0 , de1soc|m|conv2|conv2d_top[3].channel|buffer|next_taps~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|next_taps~1 , de1soc|m|conv2|conv2d_top[3].channel|buffer|next_taps~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|next_taps~2 , de1soc|m|conv2|conv2d_top[3].channel|buffer|next_taps~2, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|next_taps~3 , de1soc|m|conv2|conv2d_top[3].channel|buffer|next_taps~3, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|next_taps~4 , de1soc|m|conv2|conv2d_top[3].channel|buffer|next_taps~4, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|next_taps~5 , de1soc|m|conv2|conv2d_top[3].channel|buffer|next_taps~5, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|next_taps~6 , de1soc|m|conv2|conv2d_top[3].channel|buffer|next_taps~6, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|next_taps~7 , de1soc|m|conv2|conv2d_top[3].channel|buffer|next_taps~7, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|next_taps~8 , de1soc|m|conv2|conv2d_top[3].channel|buffer|next_taps~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|next_taps~9 , de1soc|m|conv2|conv2d_top[3].channel|buffer|next_taps~9, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|next_taps~10 , de1soc|m|conv2|conv2d_top[3].channel|buffer|next_taps~10, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|next_taps~11 , de1soc|m|conv2|conv2d_top[3].channel|buffer|next_taps~11, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|next_taps~12 , de1soc|m|conv2|conv2d_top[3].channel|buffer|next_taps~12, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|next_taps~13 , de1soc|m|conv2|conv2d_top[3].channel|buffer|next_taps~13, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|next_taps~14 , de1soc|m|conv2|conv2d_top[3].channel|buffer|next_taps~14, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|next_taps~15 , de1soc|m|conv2|conv2d_top[3].channel|buffer|next_taps~15, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|next_taps~16 , de1soc|m|conv2|conv2d_top[3].channel|buffer|next_taps~16, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|next_taps~17 , de1soc|m|conv2|conv2d_top[3].channel|buffer|next_taps~17, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][0][4]~1 , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][0][4]~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][0][4]~2 , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][0][4]~2, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~0 , de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~1 , de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~2 , de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~2, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~3 , de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~3, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~4 , de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~4, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~5 , de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~5, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~6 , de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~6, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~7 , de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~7, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~8 , de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~9 , de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~9, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~10 , de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~10, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~11 , de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~11, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~12 , de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~12, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~13 , de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~13, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~14 , de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~14, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~15 , de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~15, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~16 , de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~16, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~17 , de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~17, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~18 , de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~18, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~19 , de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~19, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~20 , de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~20, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~21 , de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~21, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~22 , de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~22, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~23 , de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~23, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~24 , de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~24, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~25 , de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~25, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~26 , de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~26, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~27 , de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~27, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~28 , de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~28, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~29 , de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~29, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~30 , de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~30, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~31 , de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~31, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~32 , de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~32, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~33 , de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~33, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~34 , de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~34, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~35 , de1soc|m|conv2|conv2d_top[2].channel|buffer|next_taps~35, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|next_taps~0 , de1soc|m|conv2|conv2d_top[1].channel|buffer|next_taps~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|next_taps~1 , de1soc|m|conv2|conv2d_top[1].channel|buffer|next_taps~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|next_taps~2 , de1soc|m|conv2|conv2d_top[1].channel|buffer|next_taps~2, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|next_taps~3 , de1soc|m|conv2|conv2d_top[1].channel|buffer|next_taps~3, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|next_taps~4 , de1soc|m|conv2|conv2d_top[1].channel|buffer|next_taps~4, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|next_taps~5 , de1soc|m|conv2|conv2d_top[1].channel|buffer|next_taps~5, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|next_taps~6 , de1soc|m|conv2|conv2d_top[1].channel|buffer|next_taps~6, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|next_taps~7 , de1soc|m|conv2|conv2d_top[1].channel|buffer|next_taps~7, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|next_taps~8 , de1soc|m|conv2|conv2d_top[1].channel|buffer|next_taps~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|next_taps~9 , de1soc|m|conv2|conv2d_top[1].channel|buffer|next_taps~9, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|next_taps~10 , de1soc|m|conv2|conv2d_top[1].channel|buffer|next_taps~10, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|next_taps~11 , de1soc|m|conv2|conv2d_top[1].channel|buffer|next_taps~11, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|next_taps~12 , de1soc|m|conv2|conv2d_top[1].channel|buffer|next_taps~12, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|next_taps~13 , de1soc|m|conv2|conv2d_top[1].channel|buffer|next_taps~13, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|next_taps~14 , de1soc|m|conv2|conv2d_top[1].channel|buffer|next_taps~14, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|next_taps~15 , de1soc|m|conv2|conv2d_top[1].channel|buffer|next_taps~15, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|next_taps~16 , de1soc|m|conv2|conv2d_top[1].channel|buffer|next_taps~16, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|next_taps~17 , de1soc|m|conv2|conv2d_top[1].channel|buffer|next_taps~17, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|next_taps~0 , de1soc|m|conv2|conv2d_top[0].channel|buffer|next_taps~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|next_taps~1 , de1soc|m|conv2|conv2d_top[0].channel|buffer|next_taps~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|next_taps~2 , de1soc|m|conv2|conv2d_top[0].channel|buffer|next_taps~2, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|next_taps~3 , de1soc|m|conv2|conv2d_top[0].channel|buffer|next_taps~3, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|next_taps~4 , de1soc|m|conv2|conv2d_top[0].channel|buffer|next_taps~4, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|next_taps~5 , de1soc|m|conv2|conv2d_top[0].channel|buffer|next_taps~5, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|next_taps~6 , de1soc|m|conv2|conv2d_top[0].channel|buffer|next_taps~6, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|next_taps~7 , de1soc|m|conv2|conv2d_top[0].channel|buffer|next_taps~7, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|next_taps~8 , de1soc|m|conv2|conv2d_top[0].channel|buffer|next_taps~8, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|next_taps~9 , de1soc|m|conv2|conv2d_top[0].channel|buffer|next_taps~9, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|next_taps~10 , de1soc|m|conv2|conv2d_top[0].channel|buffer|next_taps~10, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|next_taps~11 , de1soc|m|conv2|conv2d_top[0].channel|buffer|next_taps~11, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|next_taps~12 , de1soc|m|conv2|conv2d_top[0].channel|buffer|next_taps~12, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|next_taps~13 , de1soc|m|conv2|conv2d_top[0].channel|buffer|next_taps~13, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|next_taps~14 , de1soc|m|conv2|conv2d_top[0].channel|buffer|next_taps~14, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|next_taps~15 , de1soc|m|conv2|conv2d_top[0].channel|buffer|next_taps~15, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|next_taps~16 , de1soc|m|conv2|conv2d_top[0].channel|buffer|next_taps~16, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|next_taps~17 , de1soc|m|conv2|conv2d_top[0].channel|buffer|next_taps~17, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][0] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|comb~0 , de1soc|m|conv2|conv2d_top[3].channel|buffer|comb~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|comb~1 , de1soc|m|conv2|conv2d_top[3].channel|buffer|comb~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[2][0] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[2][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[2][1] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[2][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|ram_r_addr[0]~0 , de1soc|m|conv2|conv2d_top[2].channel|buffer|ram_r_addr[0]~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|ram_r_addr[1]~1 , de1soc|m|conv2|conv2d_top[2].channel|buffer|ram_r_addr[1]~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|ram_r_addr[2]~2 , de1soc|m|conv2|conv2d_top[2].channel|buffer|ram_r_addr[2]~2, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|ram_r_addr[3]~3 , de1soc|m|conv2|conv2d_top[2].channel|buffer|ram_r_addr[3]~3, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[1][0] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[1][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[0][0] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[0][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[0][1] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[0][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Decoder0~0 , de1soc|m|conv1|conv2d_top[0].channel|Decoder0~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Decoder0~1 , de1soc|m|conv1|conv2d_top[0].channel|Decoder0~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][1] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][2] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][3] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][4] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][5] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][6] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][7] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][8] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][9] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][10] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][11] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][12] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][13] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][14] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][15] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][16] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][17] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Decoder0~2 , de1soc|m|conv1|conv2d_top[0].channel|Decoder0~2, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[2][2] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[2][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[2][3] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[2][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[2][4] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[2][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[2][5] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[2][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[2][6] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[2][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[2][7] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[2][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[2][8] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[2][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[2][9] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[2][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[2][10] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[2][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[2][11] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[2][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[2][12] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[2][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[2][13] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[2][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[2][14] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[2][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[2][15] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[2][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[2][16] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[2][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[2][17] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[2][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Decoder0~3 , de1soc|m|conv1|conv2d_top[0].channel|Decoder0~3, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[1][1] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[1][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[1][2] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[1][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[1][3] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[1][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[1][4] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[1][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[1][5] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[1][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[1][6] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[1][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[1][7] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[1][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[1][8] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[1][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[1][9] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[1][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[1][10] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[1][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[1][11] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[1][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[1][12] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[1][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[1][13] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[1][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[1][14] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[1][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[1][15] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[1][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[1][16] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[1][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[1][17] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[1][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Decoder0~4 , de1soc|m|conv1|conv2d_top[0].channel|Decoder0~4, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[0][2] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[0][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[0][3] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[0][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[0][4] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[0][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[0][5] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[0][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[0][6] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[0][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[0][7] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[0][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[0][8] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[0][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[0][9] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[0][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[0][10] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[0][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[0][11] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[0][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[0][12] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[0][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[0][13] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[0][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[0][14] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[0][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[0][15] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[0][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[0][16] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[0][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[0][17] , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[0][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Mux138~0 , de1soc|m|conv1|conv2d_top[0].channel|Mux138~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Mux138~1 , de1soc|m|conv1|conv2d_top[0].channel|Mux138~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Mux16~0 , de1soc|m|conv1|conv2d_top[0].channel|Mux16~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Mux15~0 , de1soc|m|conv1|conv2d_top[0].channel|Mux15~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Mux5~0 , de1soc|m|conv1|conv2d_top[0].channel|Mux5~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Mux51~0 , de1soc|m|conv1|conv2d_top[0].channel|Mux51~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|Mux138~2 , de1soc|m|conv1|conv2d_top[0].channel|Mux138~2, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][0] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][1] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][2] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][3] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][4] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][5] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][6] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][7] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][8] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][9] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][10] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][11] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][12] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][13] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][14] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][15] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][16] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][17] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][0] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][1] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][2] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][3] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][4] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][5] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][6] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][7] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][8] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][9] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][10] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][11] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][12] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][13] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][14] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][15] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][16] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][17] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][0] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][1] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][2] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][3] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][4] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][5] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][6] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][7] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][8] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][9] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][10] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][11] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][12] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][13] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][14] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][15] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][16] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][17] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][0] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][1] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][2] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][3] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][4] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][5] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][6] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][7] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][8] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][9] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][10] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][11] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][12] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][13] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][14] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][15] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][16] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][17] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][0] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][1] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][2] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][3] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][4] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][5] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][6] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][7] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][8] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][9] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][10] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][11] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][12] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][13] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][14] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][15] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][16] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][17] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][1][0] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][1][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][1][1] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][1][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][1][2] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][1][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][1][3] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][1][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][1][4] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][1][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][1][5] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][1][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][1][6] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][1][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][1][7] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][1][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][1][8] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][1][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][1][9] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][1][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][1][10] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][1][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][1][11] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][1][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][1][12] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][1][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][1][13] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][1][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][1][14] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][1][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][1][15] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][1][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][1][16] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][1][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][1][17] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][1][17], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][0][0] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][0][0], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][0][1] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][0][1], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][0][2] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][0][2], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][0][3] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][0][3], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][0][4] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][0][4], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][0][5] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][0][5], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][0][6] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][0][6], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][0][7] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][0][7], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][0][8] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][0][8], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][0][9] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][0][9], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][0][10] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][0][10], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][0][11] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][0][11], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][0][12] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][0][12], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][0][13] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][0][13], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][0][14] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][0][14], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][0][15] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][0][15], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][0][16] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][0][16], DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][0][17] , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][0][17], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16] , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16], DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|last_packet_beat~3 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|last_packet_beat~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|last_packet_beat~4 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|last_packet_beat~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|always10~1 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|always10~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|always10~2 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_rsp_width_adapter|always10~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3, DE1_SoC_Computer, 1
instance = comp, \FPGA_to_HPS_state~14 , FPGA_to_HPS_state~14, DE1_SoC_Computer, 1
instance = comp, \fpga_to_hps_in_write~0 , fpga_to_hps_in_write~0, DE1_SoC_Computer, 1
instance = comp, \FPGA_to_HPS_state~15 , FPGA_to_HPS_state~15, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Equal0~0 , de1soc|m|conv3|conv2d_top[0].channel|Equal0~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|o_data_q[0][0]~0 , de1soc|m|conv3|conv2d_top[3].channel|o_data_q[0][0]~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|counter[3]~0 , de1soc|m|conv3|conv2d_top[0].channel|counter[3]~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|always1~0 , de1soc|m|conv3|conv2d_top[0].channel|always1~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|counter[0]~1 , de1soc|m|conv3|conv2d_top[0].channel|counter[0]~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|dsp_counter~0 , de1soc|m|conv3|conv2d_top[0].channel|dsp_counter~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|Add0~0 , de1soc|m|conv3|conv2d_top[0].channel|Add0~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|counter[2]~2 , de1soc|m|conv3|conv2d_top[0].channel|counter[2]~2, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|counter[1]~3 , de1soc|m|conv3|conv2d_top[0].channel|counter[1]~3, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|counter[3]~4 , de1soc|m|conv3|conv2d_top[0].channel|counter[3]~4, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|o_valid_q~0 , de1soc|m|conv3|conv2d_top[0].channel|o_valid_q~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|counter[4]~5 , de1soc|m|conv3|conv2d_top[0].channel|counter[4]~5, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|taps_q[2][2][0]~0 , de1soc|m|conv3|conv2d_top[2].channel|taps_q[2][2][0]~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|taps_q[2][2][0]~1 , de1soc|m|conv3|conv2d_top[2].channel|taps_q[2][2][0]~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|taps_q[2][2][0]~2 , de1soc|m|conv3|conv2d_top[2].channel|taps_q[2][2][0]~2, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|always0~0 , de1soc|m|conv3|conv2d_top[2].channel|buffer|always0~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][4]~0 , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][4]~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|ram_r_addr[3]~0 , de1soc|m|conv3|conv2d_top[2].channel|buffer|ram_r_addr[3]~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|ram_r_addr[2]~1 , de1soc|m|conv3|conv2d_top[2].channel|buffer|ram_r_addr[2]~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|ram_r_addr[1]~2 , de1soc|m|conv3|conv2d_top[2].channel|buffer|ram_r_addr[1]~2, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|ram_r_addr[0]~3 , de1soc|m|conv3|conv2d_top[2].channel|buffer|ram_r_addr[0]~3, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][4]~1 , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][4]~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|taps_q[2][2][0]~0 , de1soc|m|conv2|conv2d_top[3].channel|taps_q[2][2][0]~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|LessThan0~0 , de1soc|m|conv2|conv2d_top[3].channel|buffer|LessThan0~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|taps_q[2][2][0]~1 , de1soc|m|conv2|conv2d_top[3].channel|taps_q[2][2][0]~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|taps_q[2][2][0]~2 , de1soc|m|conv2|conv2d_top[3].channel|taps_q[2][2][0]~2, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|always0~0 , de1soc|m|conv2|conv2d_top[3].channel|buffer|always0~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][0][4]~0 , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][0][4]~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|ram_r_addr[3]~0 , de1soc|m|conv2|conv2d_top[3].channel|buffer|ram_r_addr[3]~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|ram_r_addr[2]~1 , de1soc|m|conv2|conv2d_top[3].channel|buffer|ram_r_addr[2]~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|ram_r_addr[1]~2 , de1soc|m|conv2|conv2d_top[3].channel|buffer|ram_r_addr[1]~2, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|ram_r_addr[0]~3 , de1soc|m|conv2|conv2d_top[3].channel|buffer|ram_r_addr[0]~3, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][0][4]~1 , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][0][4]~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|always0~0 , de1soc|m|conv3|conv2d_top[0].channel|buffer|always0~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|always1~0 , de1soc|m|conv3|conv2d_top[0].channel|buffer|always1~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][0][11]~0 , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][0][11]~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|always0~1 , de1soc|m|conv3|conv2d_top[0].channel|buffer|always0~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|ram_w_addr_q[3]~0 , de1soc|m|conv3|conv2d_top[0].channel|buffer|ram_w_addr_q[3]~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|output_done_row_q~0 , de1soc|m|conv3|conv2d_top[0].channel|buffer|output_done_row_q~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|o_valid~0 , de1soc|m|conv3|conv2d_top[0].channel|buffer|o_valid~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer_ready~0 , de1soc|m|conv3|conv2d_top[0].channel|buffer_ready~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|taps_valid_q~0 , de1soc|m|conv3|conv2d_top[0].channel|taps_valid_q~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|ram_w_addr_q~1 , de1soc|m|conv3|conv2d_top[0].channel|buffer|ram_w_addr_q~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|Add0~0 , de1soc|m|conv3|conv2d_top[0].channel|buffer|Add0~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|ram_w_addr_q~2 , de1soc|m|conv3|conv2d_top[0].channel|buffer|ram_w_addr_q~2, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|ram_w_addr_q~3 , de1soc|m|conv3|conv2d_top[0].channel|buffer|ram_w_addr_q~3, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|ram_w_addr_q~4 , de1soc|m|conv3|conv2d_top[0].channel|buffer|ram_w_addr_q~4, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|ram_w_addr_q~5 , de1soc|m|conv3|conv2d_top[0].channel|buffer|ram_w_addr_q~5, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|ram_w_row_select_q~0 , de1soc|m|conv3|conv2d_top[0].channel|buffer|ram_w_row_select_q~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|output_done_row_q~1 , de1soc|m|conv3|conv2d_top[0].channel|buffer|output_done_row_q~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|output_done_row_q~2 , de1soc|m|conv3|conv2d_top[0].channel|buffer|output_done_row_q~2, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|buffer_contents_valid_q~0 , de1soc|m|conv3|conv2d_top[0].channel|buffer|buffer_contents_valid_q~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|ram_r_addr[1]~0 , de1soc|m|conv3|conv2d_top[0].channel|buffer|ram_r_addr[1]~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|prev_ram_r_addr_q~0 , de1soc|m|conv3|conv2d_top[0].channel|buffer|prev_ram_r_addr_q~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|ram_r_addr[0]~1 , de1soc|m|conv3|conv2d_top[0].channel|buffer|ram_r_addr[0]~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|prev_ram_r_addr_q~1 , de1soc|m|conv3|conv2d_top[0].channel|buffer|prev_ram_r_addr_q~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|ram_r_addr[3]~2 , de1soc|m|conv3|conv2d_top[0].channel|buffer|ram_r_addr[3]~2, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|prev_ram_r_addr_q~2 , de1soc|m|conv3|conv2d_top[0].channel|buffer|prev_ram_r_addr_q~2, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|ram_r_addr[2]~3 , de1soc|m|conv3|conv2d_top[0].channel|buffer|ram_r_addr[2]~3, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|prev_ram_r_addr_q~3 , de1soc|m|conv3|conv2d_top[0].channel|buffer|prev_ram_r_addr_q~3, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|input_done_row_q~0 , de1soc|m|conv3|conv2d_top[0].channel|buffer|input_done_row_q~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_last_q~0 , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_last_q~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|comb~0 , de1soc|m|conv3|conv2d_top[0].channel|buffer|comb~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|comb~1 , de1soc|m|conv3|conv2d_top[0].channel|buffer|comb~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][4]~0 , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][4]~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|taps_q[2][2][0]~0 , de1soc|m|conv3|conv2d_top[0].channel|taps_q[2][2][0]~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|ram_w_addr_q[0]~0 , de1soc|m|conv2|conv2d_top[0].channel|buffer|ram_w_addr_q[0]~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][0][4]~0 , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][0][4]~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|output_done_row_q~0 , de1soc|m|conv2|conv2d_top[0].channel|buffer|output_done_row_q~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|o_valid~0 , de1soc|m|conv2|conv2d_top[0].channel|buffer|o_valid~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|i_ready~0 , de1soc|m|conv3|conv2d_top[0].channel|buffer|i_ready~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer_ready~0 , de1soc|m|conv2|conv2d_top[0].channel|buffer_ready~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|always0~0 , de1soc|m|conv2|conv2d_top[0].channel|buffer|always0~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|ram_w_addr_q[0]~1 , de1soc|m|conv2|conv2d_top[0].channel|buffer|ram_w_addr_q[0]~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer_ready~1 , de1soc|m|conv2|conv2d_top[0].channel|buffer_ready~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|taps_q[2][2][2]~0 , de1soc|m|conv2|conv2d_top[0].channel|taps_q[2][2][2]~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|taps_q[2][2][1]~0 , de1soc|m|conv2|conv2d_top[0].channel|taps_q[2][2][1]~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|always1~0 , de1soc|m|conv2|conv2d_top[0].channel|always1~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|Equal0~0 , de1soc|m|conv2|conv2d_top[0].channel|Equal0~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|dsp_counter~0 , de1soc|m|conv2|conv2d_top[0].channel|dsp_counter~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|taps_last_q~0 , de1soc|m|conv2|conv2d_top[0].channel|taps_last_q~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|ram_w_addr_q~2 , de1soc|m|conv2|conv2d_top[0].channel|buffer|ram_w_addr_q~2, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|Add0~0 , de1soc|m|conv2|conv2d_top[0].channel|buffer|Add0~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|ram_w_addr_q~3 , de1soc|m|conv2|conv2d_top[0].channel|buffer|ram_w_addr_q~3, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|ram_w_addr_q~4 , de1soc|m|conv2|conv2d_top[0].channel|buffer|ram_w_addr_q~4, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|ram_w_addr_q~5 , de1soc|m|conv2|conv2d_top[0].channel|buffer|ram_w_addr_q~5, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|ram_w_addr_q~6 , de1soc|m|conv2|conv2d_top[0].channel|buffer|ram_w_addr_q~6, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|ram_r_addr[1]~0 , de1soc|m|conv2|conv2d_top[0].channel|buffer|ram_r_addr[1]~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|prev_ram_r_addr_q~0 , de1soc|m|conv2|conv2d_top[0].channel|buffer|prev_ram_r_addr_q~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|ram_r_addr[0]~1 , de1soc|m|conv2|conv2d_top[0].channel|buffer|ram_r_addr[0]~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|prev_ram_r_addr_q~1 , de1soc|m|conv2|conv2d_top[0].channel|buffer|prev_ram_r_addr_q~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|ram_r_addr[3]~2 , de1soc|m|conv2|conv2d_top[0].channel|buffer|ram_r_addr[3]~2, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|prev_ram_r_addr_q~2 , de1soc|m|conv2|conv2d_top[0].channel|buffer|prev_ram_r_addr_q~2, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|ram_r_addr[2]~3 , de1soc|m|conv2|conv2d_top[0].channel|buffer|ram_r_addr[2]~3, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|prev_ram_r_addr_q~3 , de1soc|m|conv2|conv2d_top[0].channel|buffer|prev_ram_r_addr_q~3, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|output_done_row_q~1 , de1soc|m|conv2|conv2d_top[0].channel|buffer|output_done_row_q~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|output_done_row_q~2 , de1soc|m|conv2|conv2d_top[0].channel|buffer|output_done_row_q~2, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|ram_w_row_select_q~0 , de1soc|m|conv2|conv2d_top[0].channel|buffer|ram_w_row_select_q~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_valid_q~0 , de1soc|m|conv2|conv2d_top[0].channel|o_valid_q~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|counter[2]~0 , de1soc|m|conv2|conv2d_top[0].channel|counter[2]~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|counter[1]~1 , de1soc|m|conv2|conv2d_top[0].channel|counter[1]~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|counter[0]~2 , de1soc|m|conv2|conv2d_top[0].channel|counter[0]~2, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|input_done_row_q~0 , de1soc|m|conv2|conv2d_top[0].channel|buffer|input_done_row_q~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|input_done_row_q~1 , de1soc|m|conv2|conv2d_top[0].channel|buffer|input_done_row_q~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_last_q~0 , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_last_q~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_data_q[1][15]~0 , de1soc|m|conv2|o_data_q[1][15]~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|ram_w_addr_q[0]~0 , de1soc|m|conv1|conv2d_top[0].channel|buffer|ram_w_addr_q[0]~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|always0~0 , de1soc|m|conv1|conv2d_top[0].channel|buffer|always0~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][14]~0 , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][14]~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|always0~1 , de1soc|m|conv1|conv2d_top[0].channel|buffer|always0~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|ram_w_addr_q[0]~1 , de1soc|m|conv1|conv2d_top[0].channel|buffer|ram_w_addr_q[0]~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|i_ready~0 , de1soc|m|conv2|conv2d_top[0].channel|buffer|i_ready~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|always0~2 , de1soc|m|conv1|conv2d_top[0].channel|buffer|always0~2, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|next_output_done_row~0 , de1soc|m|conv1|conv2d_top[0].channel|buffer|next_output_done_row~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|o_valid~0 , de1soc|m|conv1|conv2d_top[0].channel|buffer|o_valid~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|o_valid~1 , de1soc|m|conv1|conv2d_top[0].channel|buffer|o_valid~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer_ready~0 , de1soc|m|conv1|conv2d_top[0].channel|buffer_ready~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer_ready~1 , de1soc|m|conv1|conv2d_top[0].channel|buffer_ready~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|taps_q[0][0][17]~0 , de1soc|m|conv1|conv2d_top[0].channel|taps_q[0][0][17]~0, DE1_SoC_Computer, 1
instance = comp, \HPS_to_FPGA_state~18 , HPS_to_FPGA_state~18, DE1_SoC_Computer, 1
instance = comp, \HPS_to_FPGA_state~19 , HPS_to_FPGA_state~19, DE1_SoC_Computer, 1
instance = comp, \HPS_to_FPGA_state~20 , HPS_to_FPGA_state~20, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|ram_w_addr_q[0]~2 , de1soc|m|conv1|conv2d_top[0].channel|buffer|ram_w_addr_q[0]~2, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|Add0~0 , de1soc|m|conv1|conv2d_top[0].channel|buffer|Add0~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|ram_w_addr_q~3 , de1soc|m|conv1|conv2d_top[0].channel|buffer|ram_w_addr_q~3, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|ram_w_addr_q~4 , de1soc|m|conv1|conv2d_top[0].channel|buffer|ram_w_addr_q~4, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|ram_w_addr_q~5 , de1soc|m|conv1|conv2d_top[0].channel|buffer|ram_w_addr_q~5, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|ram_w_addr_q~6 , de1soc|m|conv1|conv2d_top[0].channel|buffer|ram_w_addr_q~6, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|ram_w_addr_q~7 , de1soc|m|conv1|conv2d_top[0].channel|buffer|ram_w_addr_q~7, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|ram_w_row_select_q~0 , de1soc|m|conv1|conv2d_top[0].channel|buffer|ram_w_row_select_q~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|output_done_row_q~0 , de1soc|m|conv1|conv2d_top[0].channel|buffer|output_done_row_q~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|output_done_row_q~1 , de1soc|m|conv1|conv2d_top[0].channel|buffer|output_done_row_q~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|output_done_row_q~2 , de1soc|m|conv1|conv2d_top[0].channel|buffer|output_done_row_q~2, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|buffer_contents_valid_q~0 , de1soc|m|conv1|conv2d_top[0].channel|buffer|buffer_contents_valid_q~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|input_done_row_q~0 , de1soc|m|conv1|conv2d_top[0].channel|buffer|input_done_row_q~0, DE1_SoC_Computer, 1
instance = comp, \hps_to_fpga_readdata_valid~0 , hps_to_fpga_readdata_valid~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|ram_r_addr[1]~0 , de1soc|m|conv1|conv2d_top[0].channel|buffer|ram_r_addr[1]~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|prev_ram_r_addr_q~0 , de1soc|m|conv1|conv2d_top[0].channel|buffer|prev_ram_r_addr_q~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|ram_r_addr[0]~1 , de1soc|m|conv1|conv2d_top[0].channel|buffer|ram_r_addr[0]~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|prev_ram_r_addr_q~1 , de1soc|m|conv1|conv2d_top[0].channel|buffer|prev_ram_r_addr_q~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|Add1~0 , de1soc|m|conv1|conv2d_top[0].channel|buffer|Add1~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|ram_r_addr[4]~2 , de1soc|m|conv1|conv2d_top[0].channel|buffer|ram_r_addr[4]~2, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|prev_ram_r_addr_q~2 , de1soc|m|conv1|conv2d_top[0].channel|buffer|prev_ram_r_addr_q~2, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|ram_r_addr[3]~3 , de1soc|m|conv1|conv2d_top[0].channel|buffer|ram_r_addr[3]~3, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|prev_ram_r_addr_q~3 , de1soc|m|conv1|conv2d_top[0].channel|buffer|prev_ram_r_addr_q~3, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|ram_r_addr[2]~4 , de1soc|m|conv1|conv2d_top[0].channel|buffer|ram_r_addr[2]~4, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|prev_ram_r_addr_q~4 , de1soc|m|conv1|conv2d_top[0].channel|buffer|prev_ram_r_addr_q~4, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_last_q~0 , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_last_q~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|taps_last_q~0 , de1soc|m|conv1|conv2d_top[0].channel|taps_last_q~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_valid_q~0 , de1soc|m|conv1|conv2d_top[0].channel|o_valid_q~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|comb~0 , de1soc|m|conv1|conv2d_top[0].channel|buffer|comb~0, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|comb~1 , de1soc|m|conv1|conv2d_top[0].channel|buffer|comb~1, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|o_data_q[1][17]~0 , de1soc|m|conv1|o_data_q[1][17]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|LessThan0~0 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|LessThan0~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|LessThan0~1 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|LessThan0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|LessThan0~2 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|LessThan0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|LessThan0~3 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|LessThan0~3, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|LessThan0~4 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|LessThan0~4, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|LessThan0~5 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|LessThan0~5, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|LessThan0~6 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|LessThan0~6, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_threshold_writedata[3]~0 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_threshold_writedata[3]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_threshold_writedata[2]~1 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_threshold_writedata[2]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_threshold_writedata[1]~2 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_threshold_writedata[1]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_threshold_writedata[0]~3 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_threshold_writedata[0]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|LessThan4~0 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|LessThan4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|LessThan4~1 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|LessThan4~1, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|LessThan4~2 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|LessThan4~2, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|LessThan4~3 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|LessThan4~3, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|LessThan4~4 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|LessThan4~4, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|LessThan4~5 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|LessThan4~5, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|LessThan4~6 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|LessThan4~6, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_threshold_writedata[3]~0 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_threshold_writedata[3]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_threshold_writedata[2]~1 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_threshold_writedata[2]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_threshold_writedata[1]~2 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_threshold_writedata[1]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_threshold_writedata[0]~3 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_threshold_writedata[0]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~0 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4]~1 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~2 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~0 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4]~1 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~2 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~10 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~11 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~12 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~10 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~11 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~12 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|count[0]~2 , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|count[0]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|count[0]~2 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_cmd_width_adapter|count[0]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][66]~38 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][66]~38, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][126]~39 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][126]~39, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][124]~40 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][124]~40, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][125]~41 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][125]~41, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][90]~42 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][90]~42, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][91]~43 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][91]~43, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][38]~44 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][38]~44, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_address_base[2]~0 , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_address_base[2]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_address_offset[2]~0 , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_address_offset[2]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][92]~45 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][92]~45, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][128]~46 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][128]~46, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][39]~47 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][39]~47, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_address_base[3]~1 , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_address_base[3]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_address_offset[3]~1 , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_address_offset[3]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][68]~48 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][68]~48, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][103]~49 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][103]~49, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][104]~50 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][104]~50, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][105]~51 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][105]~51, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][106]~52 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][106]~52, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][107]~53 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][107]~53, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][108]~54 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][108]~54, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][109]~55 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][109]~55, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][110]~56 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][110]~56, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][111]~57 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][111]~57, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][112]~58 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][112]~58, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][113]~59 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][113]~59, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][114]~60 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][114]~60, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][0]~32 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][0]~32, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][1]~33 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][1]~33, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][2]~34 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][2]~34, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][3]~35 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][3]~35, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][4]~36 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][4]~36, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][5]~37 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][5]~37, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][6]~38 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][6]~38, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][7]~39 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][7]~39, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][8]~40 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][8]~40, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][9]~41 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][9]~41, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][10]~42 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][10]~42, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][11]~43 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][11]~43, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][12]~44 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][12]~44, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][13]~45 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][13]~45, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][14]~46 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][14]~46, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][15]~47 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][15]~47, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][16]~48 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][16]~48, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][17]~49 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][17]~49, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][18]~50 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][18]~50, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][19]~51 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][19]~51, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][20]~52 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][20]~52, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][21]~53 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][21]~53, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][22]~54 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][22]~54, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][23]~55 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][23]~55, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][24]~56 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][24]~56, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][25]~57 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][25]~57, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][26]~58 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][26]~58, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][27]~59 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][27]~59, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][28]~60 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][28]~60, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][29]~61 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][29]~61, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][30]~62 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][30]~62, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][31]~63 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem[0][31]~63, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~1 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|burst_bytecount[6]~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|burst_bytecount[6]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|burst_bytecount[4]~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|burst_bytecount[4]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|burst_bytecount[5]~2 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|burst_bytecount[5]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|pending_response_count[1]~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|pending_response_count[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[1]~1 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[1]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[126]~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[126]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[124]~1 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[124]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[125]~2 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[125]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90]~3 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91]~4 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91]~4, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][83]~61 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][83]~61, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][84]~62 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][84]~62, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103]~5 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103]~5, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[104]~6 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[104]~6, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105]~7 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105]~7, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106]~8 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106]~8, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107]~9 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107]~9, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108]~10 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108]~10, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109]~11 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109]~11, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110]~12 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110]~12, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111]~13 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111]~13, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112]~14 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112]~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113]~15 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113]~15, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114]~16 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114]~16, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]~0 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]~1 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][37]~63 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][37]~63, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_address_offset[1]~2 , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_address_offset[1]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][82]~64 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][82]~64, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][36]~65 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][36]~65, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_address_offset[0]~3 , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_address_offset[0]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]~2 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][81]~66 , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][81]~66, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~3 , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~3, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|last_dest_id[0]~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|last_dest_id[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|sop_enable~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|sop_enable~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|last_dest_id[0]~0 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|last_dest_id[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|burst_uncompress_busy~0 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|burst_uncompress_busy~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|burst_uncompress_byte_counter[6]~14 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|burst_uncompress_byte_counter[6]~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|burst_uncompress_busy~0 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|burst_uncompress_busy~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|burst_uncompress_byte_counter[6]~14 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|burst_uncompress_byte_counter[6]~14, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91]~0 , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|sop_enable~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|sop_enable~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_busy~0 , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_busy~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_busy~0 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_busy~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|arb|top_priority_reg[0]~1 , The_System|mm_interconnect_1|cmd_mux_001|arb|top_priority_reg[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux_001|packet_in_progress~0 , The_System|mm_interconnect_1|cmd_mux_001|packet_in_progress~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|arb|top_priority_reg[0]~1 , The_System|mm_interconnect_1|cmd_mux|arb|top_priority_reg[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|packet_in_progress~0 , The_System|mm_interconnect_1|cmd_mux|packet_in_progress~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|pending_response_count[0]~2 , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_wr_limiter|pending_response_count[0]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|burst_uncompress_byte_counter[7]~18 , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|burst_uncompress_byte_counter[7]~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|burst_uncompress_byte_counter[7]~18 , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|burst_uncompress_byte_counter[7]~18, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|last_channel[2]~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|last_channel[2]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|last_channel[2]~0 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|last_channel[2]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 , The_System|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|packet_in_progress~0 , The_System|mm_interconnect_0|cmd_mux_002|packet_in_progress~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1 , The_System|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|pending_response_count[0]~2 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_rd_limiter|pending_response_count[0]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|packet_in_progress~0 , The_System|mm_interconnect_0|cmd_mux|packet_in_progress~0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[0]~2 , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[0]~2, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91]~0 , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g[0]~0 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g[0]~0 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller_001|altera_reset_synchronizer_int_chain[4]~0 , The_System|rst_controller_001|altera_reset_synchronizer_int_chain[4]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_almostempty_threshold_register[0]~0 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_almostempty_threshold_register[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[0]~0 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_status_empty_q~0 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_status_empty_q~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_status_empty_q~0 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_status_empty_q~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[2]~0 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[2]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_status_almostfull_q~0 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_status_almostfull_q~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[2]~0 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[2]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_status_almostfull_q~0 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_status_almostfull_q~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[3]~1 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[3]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_status_almostempty_q~0 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_status_almostempty_q~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[3]~1 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[3]~1, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_status_almostempty_q~0 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_status_almostempty_q~0, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|altera_reset_synchronizer_int_chain[4]~0 , The_System|rst_controller|altera_reset_synchronizer_int_chain[4]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_full_n_reg~0 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_full_n_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g[0]~0 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_full_n_reg~0 , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|rdclk_control_slave_full_n_reg~0, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 , The_System|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 , The_System|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g[0]~0 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g[0]~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|counter5a2~0 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|counter5a2~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|counter5a1~0 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|counter5a1~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|counter5a4~0 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|counter5a4~0, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|counter5a3~0 , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|counter5a3~0, DE1_SoC_Computer, 1
instance = comp, \~GND , ~GND, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|counter5a0~_wirecell , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|counter5a0~_wirecell, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|counter5a0~_wirecell , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g1p|counter5a0~_wirecell, DE1_SoC_Computer, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, DE1_SoC_Computer, 1
instance = comp, \The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL , The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL, DE1_SoC_Computer, 1
instance = comp, \The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT , The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT, DE1_SoC_Computer, 1
instance = comp, \The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG , The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG, DE1_SoC_Computer, 1
instance = comp, \The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER , The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|fpga_interfaces|h2f_rst_n[0]~CLKENA0 , The_System|arm_a9_hps|fpga_interfaces|h2f_rst_n[0]~CLKENA0, DE1_SoC_Computer, 1
instance = comp, \The_System|system_pll|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0 , The_System|system_pll|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0, DE1_SoC_Computer, 1
instance = comp, \CLOCK_50~inputCLKENA0 , CLOCK_50~inputCLKENA0, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]~feeder , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[14]~feeder , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[14]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[26]~feeder , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[26]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[18]~feeder , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[18]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[12]~feeder , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[12]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[10]~feeder , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[10]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[15]~feeder , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[15]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[24]~feeder , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[24]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[20]~feeder , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[20]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[17]~feeder , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[17]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[23]~feeder , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[23]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[19]~feeder , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[19]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[21]~feeder , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[21]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[16]~feeder , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[16]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[22]~feeder , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[22]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[13]~feeder , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[13]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[27]~feeder , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[27]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[25]~feeder , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[25]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[11]~feeder , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[11]~feeder, DE1_SoC_Computer, 1
instance = comp, \fpga_to_hps_in_writedata[0]~feeder , fpga_to_hps_in_writedata[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \fpga_to_hps_in_writedata[3]~feeder , fpga_to_hps_in_writedata[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \fpga_to_hps_in_writedata[4]~feeder , fpga_to_hps_in_writedata[4]~feeder, DE1_SoC_Computer, 1
instance = comp, \fpga_to_hps_in_writedata[8]~feeder , fpga_to_hps_in_writedata[8]~feeder, DE1_SoC_Computer, 1
instance = comp, \fpga_to_hps_in_writedata[10]~feeder , fpga_to_hps_in_writedata[10]~feeder, DE1_SoC_Computer, 1
instance = comp, \fpga_to_hps_in_writedata[11]~feeder , fpga_to_hps_in_writedata[11]~feeder, DE1_SoC_Computer, 1
instance = comp, \fpga_to_hps_in_writedata[14]~feeder , fpga_to_hps_in_writedata[14]~feeder, DE1_SoC_Computer, 1
instance = comp, \fpga_to_hps_in_writedata[15]~feeder , fpga_to_hps_in_writedata[15]~feeder, DE1_SoC_Computer, 1
instance = comp, \fpga_to_hps_in_writedata[17]~feeder , fpga_to_hps_in_writedata[17]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][17]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][17]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][4]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][4]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][6]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][6]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][7]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][7]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][8]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][8]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][10]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][10]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][11]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][12]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][12]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][14]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][14]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][16]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][0]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][0]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][1]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][1]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][2]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][2]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][3]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][5]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][5]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][6]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][6]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][8]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][8]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][10]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][10]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][11]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][12]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][12]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][14]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][14]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][15]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][1][15]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][1]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][1]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][4]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][4]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][5]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][5]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][6]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][6]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][7]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][7]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][9]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][9]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][11]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][15]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][15]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][17]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][17]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][1]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][1]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][3]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][5]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][5]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][6]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][6]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][7]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][7]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][9]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][9]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][12]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][12]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][13]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][13]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][14]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][14]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][15]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][15]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][0]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][0]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][1]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][1]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][2]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][2]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][3]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][4]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][4]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][5]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][5]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][6]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][6]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][7]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][7]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][8]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][8]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][9]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][9]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][10]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][10]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][11]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][12]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][12]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][13]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][13]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][14]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][14]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][15]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][15]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][16]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][17]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][17]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][0]~feeder , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][0]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][1]~feeder , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][1]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][4]~feeder , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][4]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][7]~feeder , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][7]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][8]~feeder , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][8]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][10]~feeder , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][10]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][13]~feeder , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][13]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][15]~feeder , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][15]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][16]~feeder , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][0]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][0]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][1]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][1]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][2]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][2]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][3]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][4]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][4]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][8]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][8]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][11]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][12]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][12]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][13]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][13]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][15]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][15]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][17]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][17]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][0]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][0]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][1]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][1]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][2]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][2]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][3]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][4]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][4]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][5]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][5]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][6]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][6]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][7]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][7]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][8]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][8]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][9]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][9]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][10]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][10]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][11]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][12]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][12]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][13]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][13]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][14]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][14]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][15]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][15]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][16]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][17]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][2][17]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][0]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][0]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][2]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][2]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][3]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][4]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][4]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][5]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][5]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][8]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][8]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][10]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][10]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][11]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][12]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][12]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][14]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][14]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][16]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][17]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][17]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][0]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][0]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][1]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][1]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][2]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][2]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][3]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][4]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][4]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][5]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][5]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][6]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][6]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][7]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][7]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][8]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][8]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][9]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][9]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][10]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][10]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][11]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][12]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][12]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][13]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][13]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][14]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][14]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][15]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][15]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][16]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][17]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][17]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[2][0]~feeder , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[2][0]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][0]~feeder , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][0]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][1]~feeder , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][1]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[2][1]~feeder , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[2][1]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][2]~feeder , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][2]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][2]~feeder , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][2]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][3]~feeder , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[1][4]~feeder , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[1][4]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][4]~feeder , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][4]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][5]~feeder , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][5]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[1][5]~feeder , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[1][5]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][6]~feeder , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][6]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][6]~feeder , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][6]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][7]~feeder , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][7]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[1][7]~feeder , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[1][7]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][8]~feeder , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][8]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[2][8]~feeder , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[2][8]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[1][8]~feeder , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[1][8]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[2][10]~feeder , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[2][10]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[1][10]~feeder , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[1][10]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[2][11]~feeder , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[2][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][11]~feeder , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][12]~feeder , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][12]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][13]~feeder , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][13]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][13]~feeder , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][13]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][14]~feeder , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][14]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][14]~feeder , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][14]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][15]~feeder , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][15]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][16]~feeder , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][16]~feeder , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[2][16]~feeder , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[2][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][17]~feeder , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[0][17]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[1][17]~feeder , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[1][17]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][17]~feeder , de1soc|m|conv2|conv2d_top[3].channel|o_data_q[3][17]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[0][0]~feeder , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[0][0]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[3][0]~feeder , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[3][0]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][0]~feeder , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][0]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][0]~feeder , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][0]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][0]~feeder , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][0]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[0][1]~feeder , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[0][1]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[3][1]~feeder , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[3][1]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][1]~feeder , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][1]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][1]~feeder , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][1]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][2]~feeder , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][2]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][2]~feeder , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][2]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[0][3]~feeder , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[0][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][3]~feeder , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][3]~feeder , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][3]~feeder , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][3]~feeder , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[0][4]~feeder , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[0][4]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][4]~feeder , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][4]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][4]~feeder , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][4]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][5]~feeder , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][5]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[0][6]~feeder , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[0][6]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][6]~feeder , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][6]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][6]~feeder , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][6]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][6]~feeder , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][6]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[0][7]~feeder , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[0][7]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][7]~feeder , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][7]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[3][7]~feeder , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[3][7]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][7]~feeder , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][7]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][7]~feeder , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][7]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][7]~feeder , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][7]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[3][8]~feeder , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[3][8]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][8]~feeder , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][8]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][8]~feeder , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][8]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][9]~feeder , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][9]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][9]~feeder , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][9]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[0][10]~feeder , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[0][10]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][10]~feeder , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][10]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][10]~feeder , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][10]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[0][11]~feeder , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[0][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][11]~feeder , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[0][11]~feeder , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[0][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][11]~feeder , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[0][12]~feeder , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[0][12]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][12]~feeder , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][12]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[0][12]~feeder , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[0][12]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[3][12]~feeder , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[3][12]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][12]~feeder , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][12]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][12]~feeder , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][12]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][12]~feeder , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][12]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][12]~feeder , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][12]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][13]~feeder , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][13]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][13]~feeder , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][13]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][13]~feeder , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][13]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[0][13]~feeder , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[0][13]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][13]~feeder , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][13]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[0][14]~feeder , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[0][14]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][14]~feeder , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][14]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[3][14]~feeder , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[3][14]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][14]~feeder , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][14]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[0][14]~feeder , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[0][14]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][14]~feeder , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][14]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|o_data_q[0][15]~feeder , de1soc|m|conv2|conv2d_top[2].channel|o_data_q[0][15]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][15]~feeder , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[2][15]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[3][15]~feeder , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[3][15]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][15]~feeder , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][15]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][15]~feeder , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][15]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][15]~feeder , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][15]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][16]~feeder , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[3][16]~feeder , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[3][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][16]~feeder , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][16]~feeder , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][17]~feeder , de1soc|m|conv2|conv2d_top[1].channel|o_data_q[1][17]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][17]~feeder , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[1][17]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][17]~feeder , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[2][17]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][17]~feeder , de1soc|m|conv2|conv2d_top[0].channel|o_data_q[3][17]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][0]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][0]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][2]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][2]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][7]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][7]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][8]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][8]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][10]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][10]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][12]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][12]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][15]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][15]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][16]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][17]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][17]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][0]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][0]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][2]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][2]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][3]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][4]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][4]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][6]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][6]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][7]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][7]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][8]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][8]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][9]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][9]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][10]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][10]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][11]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][14]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][14]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][16]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][17]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][1][17]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][1][0]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][1][0]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][1][1]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][1][1]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][1][4]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][1][4]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][1][6]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][1][6]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][1][8]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][1][8]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][1][9]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][1][9]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][1][10]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][1][10]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][1][11]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][1][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][1][12]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][1][12]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][1]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][1]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][2]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][2]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][3]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][4]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][4]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][5]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][5]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][6]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][6]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][7]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][7]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][10]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][10]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][11]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][12]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][12]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][15]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][15]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][16]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][17]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][17]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][0]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][0]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][1]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][1]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][2]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][2]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][3]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][4]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][4]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][5]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][5]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][6]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][6]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][7]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][7]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][8]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][8]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][9]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][9]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][10]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][10]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][11]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][12]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][12]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][13]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][13]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][14]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][14]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][15]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][15]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][16]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][17]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][17]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][2]~feeder , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][2]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][3]~feeder , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][4]~feeder , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][4]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][7]~feeder , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][7]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][8]~feeder , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][8]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][11]~feeder , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][12]~feeder , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][12]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][13]~feeder , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][13]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][15]~feeder , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][15]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][0]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][0]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][1]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][1]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][2]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][2]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][3]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][5]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][5]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][7]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][7]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][8]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][8]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][11]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][12]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][12]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][15]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][15]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][17]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][2][17]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][0]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][0]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][1]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][1]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][2]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][2]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][3]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][4]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][4]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][5]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][5]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][6]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][6]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][7]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][7]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][8]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][8]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][9]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][9]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][10]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][10]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][11]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][12]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][12]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][13]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][13]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][14]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][14]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][15]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][15]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][16]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][17]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][2][17]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][2][1]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][2][1]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][2][2]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][2][2]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][2][6]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][2][6]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][2][9]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][2][9]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][2][11]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][2][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][2][12]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][2][12]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][2][16]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][2][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][2][17]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][2][17]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][0]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][0]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][1]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][1]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][2]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][2]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][3]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][4]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][4]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][5]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][5]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][6]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][6]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][7]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][7]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][8]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][8]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][9]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][9]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][10]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][10]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][11]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][12]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][12]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][13]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][13]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][14]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][14]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][15]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][15]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][16]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][17]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][17]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[2][0]~feeder , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[2][0]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[1][0]~feeder , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[1][0]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][0]~feeder , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][0]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[2][1]~feeder , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[2][1]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][1]~feeder , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][1]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][2]~feeder , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][2]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[1][3]~feeder , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[1][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][3]~feeder , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[2][4]~feeder , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[2][4]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][4]~feeder , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][4]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[2][5]~feeder , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[2][5]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][5]~feeder , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][5]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[1][6]~feeder , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[1][6]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[1][7]~feeder , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[1][7]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][7]~feeder , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][7]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][8]~feeder , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][8]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[2][9]~feeder , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[2][9]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][9]~feeder , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][9]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[1][9]~feeder , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[1][9]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][10]~feeder , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][10]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[1][11]~feeder , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[1][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][11]~feeder , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][12]~feeder , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][12]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][14]~feeder , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][14]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[1][14]~feeder , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[1][14]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[1][16]~feeder , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[1][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][16]~feeder , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[2][16]~feeder , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[2][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][17]~feeder , de1soc|m|conv1|conv2d_top[0].channel|o_data_q[3][17]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][1]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][1]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][2]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][2]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][5]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][5]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][6]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][6]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][8]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][8]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][9]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][9]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][10]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][10]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][13]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][13]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][15]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][15]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][16]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][17]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][17]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][1][2]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][1][2]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][1][3]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][1][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][1][11]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][1][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][1][12]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][1][12]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][1][17]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][1][17]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][0]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][0]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][1]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][1]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][2]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][2]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][3]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][5]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][5]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][6]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][6]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][7]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][7]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][11]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][14]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][14]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][15]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][15]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][0]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][0]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][0]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][0]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][1]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][1]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][1]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][1]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][2]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][2]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][2]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][2]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][3]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][3]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][4]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][4]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][4]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][4]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][5]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][5]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][5]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][5]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][6]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][6]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][6]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][6]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][7]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][7]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][7]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][7]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][8]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][8]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][8]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][8]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][9]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][9]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][9]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][9]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][10]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][10]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][10]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][10]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][11]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][11]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][12]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][12]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][12]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][12]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][13]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][13]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][13]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][13]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][14]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][14]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][14]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][14]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][15]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][15]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][15]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][15]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][16]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][16]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][17]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][17]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][17]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][17]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]~feeder , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]~feeder , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]~feeder , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][0]~feeder , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][0]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][1]~feeder , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][2]~feeder , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][2]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][3]~feeder , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[4]~feeder , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[4]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][4]~feeder , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][4]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][74]~feeder , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][74]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|delayed_wrptr_g[0]~feeder , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|delayed_wrptr_g[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|delayed_wrptr_g[1]~feeder , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|delayed_wrptr_g[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|delayed_wrptr_g[4]~feeder , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|delayed_wrptr_g[4]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|delayed_wrptr_g[3]~feeder , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|delayed_wrptr_g[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g[4]~feeder , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g[4]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , The_System|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp|dffpipe14|dffe16a[3]~feeder , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp|dffpipe14|dffe16a[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|delayed_wrptr_g[2]~feeder , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|delayed_wrptr_g[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|delayed_wrptr_g[1]~feeder , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|delayed_wrptr_g[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|delayed_wrptr_g[3]~feeder , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|delayed_wrptr_g[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , The_System|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp|dffpipe14|dffe16a[1]~feeder , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp|dffpipe14|dffe16a[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp|dffpipe14|dffe16a[3]~feeder , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|ws_dgrp|dffpipe14|dffe16a[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , The_System|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder , The_System|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g[4]~feeder , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g[4]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g[3]~feeder , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g[3]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][1][0]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][1][0]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][1][11]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][1][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][1][13]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][1][13]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][0][5]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][0][5]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][0][7]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][0][7]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][0][9]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][0][9]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][0][11]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][0][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][0][13]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][0][13]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][0][16]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][0][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][1][7]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][1][7]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][1][10]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][1][10]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][1][16]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][1][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][1][17]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][1][17]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][0][1]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][0][1]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][0][2]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][0][2]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][0][5]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][0][5]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][0][7]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][0][7]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][0][8]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][0][8]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][0][9]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][0][9]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][0][10]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][0][10]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][0][13]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][0][13]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][0][16]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][0][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][0][0]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][0][0]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][0][1]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][0][1]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][0][2]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][0][2]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][0][3]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][0][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][0][5]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][0][5]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][0][9]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][0][9]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][0][11]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][0][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][0][13]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][0][13]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][0][17]~feeder , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][0][17]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][2]~feeder , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][2]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][4]~feeder , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][4]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][5]~feeder , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][5]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][7]~feeder , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][7]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][8]~feeder , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][8]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][13]~feeder , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][13]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][1]~feeder , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][1]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][3]~feeder , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][5]~feeder , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][5]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][6]~feeder , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][6]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][8]~feeder , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][8]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][12]~feeder , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][12]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][15]~feeder , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][15]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][17]~feeder , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][0][17]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][0]~feeder , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][0]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][1]~feeder , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][1]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][3]~feeder , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][4]~feeder , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][4]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][5]~feeder , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][5]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][8]~feeder , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][8]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][10]~feeder , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][10]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][14]~feeder , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][14]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][15]~feeder , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][15]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][0][0]~feeder , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][0][0]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][0][1]~feeder , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][0][1]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][0][3]~feeder , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][0][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][0][6]~feeder , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][0][6]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][0][16]~feeder , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][0][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][1][2]~feeder , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][1][2]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][1][4]~feeder , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][1][4]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][1][12]~feeder , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][1][12]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][1][15]~feeder , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][1][15]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][1][16]~feeder , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][1][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][0][3]~feeder , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][0][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][0][4]~feeder , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][0][4]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][0][7]~feeder , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][0][7]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][0][9]~feeder , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][0][9]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][0][11]~feeder , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][0][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][0][13]~feeder , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][0][13]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][0]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][0]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][1]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][1]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][2]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][2]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][3]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][4]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][4]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][5]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][5]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][6]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][6]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][7]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][7]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][9]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][9]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][10]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][10]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][13]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][13]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][14]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][14]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][17]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][1][17]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][0][2]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][0][2]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][0][4]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][0][4]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][0][5]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][0][5]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][0][6]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][0][6]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][0][8]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][0][8]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][0][11]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][0][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][0][12]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][0][12]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][0][14]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][0][14]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][0][15]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][0][15]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][0][3]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][0][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][0][6]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][0][6]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][0][12]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][0][12]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][0][16]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[1][0][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][2]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][2]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][4]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][4]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][5]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][5]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][8]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][8]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][10]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][10]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][11]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][12]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][12]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][13]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][13]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][15]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][15]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][17]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][17]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][0]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][0]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][1]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][1]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][2]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][2]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][4]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][4]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][5]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][5]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][8]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][8]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][9]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][9]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][11]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][14]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][14]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][15]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][0][15]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][0]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][0]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][2]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][2]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][3]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][4]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][4]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][7]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][7]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][8]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][8]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][10]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][10]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][13]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][13]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][14]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][14]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][15]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][15]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][17]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][1][17]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][0]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][0]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][2]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][2]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][7]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][7]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][8]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][8]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][9]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][9]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][11]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][12]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][12]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][15]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][15]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][16]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][0][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][0][4]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][0][4]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][0][6]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][0][6]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][0][7]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][0][7]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][0][10]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][0][10]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][0][12]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][0][12]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][0][13]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][0][13]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][0][14]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][0][14]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][0][15]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][0][15]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][0][16]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][0][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][2]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][2]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][5]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][5]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][10]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][10]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][11]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][12]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][12]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][14]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][14]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][16]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][17]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][17]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][0][0]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][0][0]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][0][2]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][0][2]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][0][6]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][0][6]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][0][7]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][0][7]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][0][9]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][0][9]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][0][10]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][0][10]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][0][14]~feeder , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][0][14]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][2][4]~feeder , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][2][4]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][1]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][1]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][3]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][5]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][5]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][6]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][6]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][7]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][7]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][8]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][8]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][10]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][10]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][11]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][13]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][13]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][14]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][14]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][17]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][17]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][0][2]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][0][2]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][0][4]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][0][4]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][0][13]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][0][13]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][0][15]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][0][15]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][0][16]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][0][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][0]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][0]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][4]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][4]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][5]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][5]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][7]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][7]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][10]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][10]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][11]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][14]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][14]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][15]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][15]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][16]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][17]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][17]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][0][0]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][0][0]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][0][3]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][0][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][0][4]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][0][4]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][0][5]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][0][5]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][0][6]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][0][6]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][0][8]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][0][8]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][0][14]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][0][14]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][0][1]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][0][1]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][0][10]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][0][10]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][0][11]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][0][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][0][12]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][0][12]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][0][13]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][0][13]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][0][14]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][0][14]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][0][16]~feeder , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][0][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][0]~feeder , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][0]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][3]~feeder , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][5]~feeder , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][5]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][11]~feeder , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][17]~feeder , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][17]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][0][3]~feeder , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][0][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][0][4]~feeder , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][0][4]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][0][5]~feeder , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][0][5]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][0][9]~feeder , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][0][9]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][0][11]~feeder , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][0][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][1][6]~feeder , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][1][6]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][1][7]~feeder , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][1][7]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][1][8]~feeder , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][1][8]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][1][11]~feeder , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][1][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][1][13]~feeder , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][1][13]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][1]~feeder , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][1]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][2]~feeder , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][2]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][3]~feeder , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][4]~feeder , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][4]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][5]~feeder , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][5]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][6]~feeder , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][6]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][10]~feeder , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][10]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][11]~feeder , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][12]~feeder , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][12]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][15]~feeder , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][15]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][17]~feeder , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][0][17]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][1][2]~feeder , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][1][2]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][1][3]~feeder , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][1][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][1][7]~feeder , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][1][7]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][0][6]~feeder , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][0][6]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][0][12]~feeder , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][0][12]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][0][14]~feeder , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][0][14]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][1][3]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][1][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][1][4]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][1][4]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][1][10]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][1][10]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][1][13]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][1][13]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][0][1]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][0][1]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][0][2]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][0][2]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][0][4]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][0][4]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][0][9]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][0][9]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][0][12]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][0][12]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][0][16]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][0][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][0][5]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][0][5]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][0][11]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][0][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][0][12]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[1][0][12]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][0]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][0]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][1]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][1]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][2]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][2]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][3]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][4]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][4]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][6]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][6]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][9]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][9]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][10]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][10]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][11]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][12]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][12]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][14]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][14]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][16]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][1][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][0][2]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][0][2]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][0][5]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][0][5]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][0][6]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][0][6]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][0][8]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][0][8]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][0][13]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][0][13]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][0][14]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][0][14]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][0][15]~feeder , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[0][0][15]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][1][2]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][1][2]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|taps_q[2][2][5]~feeder , de1soc|m|conv2|conv2d_top[0].channel|taps_q[2][2][5]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][1][5]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][1][5]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][1][6]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][1][6]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][1][7]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][1][7]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][1][8]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][1][8]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][1][9]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][1][9]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|taps_q[2][2][12]~feeder , de1soc|m|conv2|conv2d_top[0].channel|taps_q[2][2][12]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|taps_q[2][2][13]~feeder , de1soc|m|conv2|conv2d_top[0].channel|taps_q[2][2][13]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|taps_q[2][2][14]~feeder , de1soc|m|conv2|conv2d_top[0].channel|taps_q[2][2][14]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][1][15]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][1][15]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][0][1]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][0][1]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][0][2]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][0][2]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][0][3]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][0][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][0][11]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][0][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][0][13]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][0][13]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][0][14]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][0][14]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][0][16]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][0][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][0][2]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][0][2]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][0][3]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][0][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][0][4]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][0][4]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][0][5]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][0][5]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][0][7]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][0][7]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][0][13]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][0][13]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][0][14]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][0][14]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][0][15]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][0][15]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][0][16]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][0][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][0]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][0]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][1]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][1]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][3]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][7]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][7]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][11]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][13]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][13]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][14]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][14]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][16]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][17]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][17]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][0][1]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][0][1]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][0][3]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][0][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][0][5]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][0][5]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][0][9]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][0][9]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][0][17]~feeder , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][0][17]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][4]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][4]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][10]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][10]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][11]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][11]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][12]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][12]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][13]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][13]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][14]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][14]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][15]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][15]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][17]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][17]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][0]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][0]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][2]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][2]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][3]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][3]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][4]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][4]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][6]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][6]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][12]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][12]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][13]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][13]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][14]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][14]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][15]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][15]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][16]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][0][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][0]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][0]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][1]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][1]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][2]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][2]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][5]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][5]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][6]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][6]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][7]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][7]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][10]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][10]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][13]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][13]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][14]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][14]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][15]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][15]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][16]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][0][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][0][5]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][0][5]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][0][6]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][0][6]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][0][7]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][0][7]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][0][8]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][0][8]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][0][9]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][0][9]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][0][10]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][0][10]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][0][15]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][0][15]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][0][16]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][0][16]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][0][17]~feeder , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][0][17]~feeder, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|taps_valid_q~feeder , de1soc|m|conv1|conv2d_top[0].channel|taps_valid_q~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_translator|waitrequest_reset_override~feeder , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_translator|waitrequest_reset_override~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~feeder , The_System|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , The_System|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \initEnable~feeder , initEnable~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , The_System|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , The_System|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[14]~DUPLICATE , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[14]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[18]~DUPLICATE , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[18]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[15]~DUPLICATE , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[15]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[24]~DUPLICATE , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[24]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[11]~DUPLICATE , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[11]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_last_q~DUPLICATE , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_last_q~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|o_valid_q~DUPLICATE , de1soc|m|conv2|o_valid_q~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|input_done_row_q~DUPLICATE , de1soc|m|conv3|conv2d_top[0].channel|buffer|input_done_row_q~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|buffer_contents_valid_q~DUPLICATE , de1soc|m|conv3|conv2d_top[0].channel|buffer|buffer_contents_valid_q~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|output_done_row_q~DUPLICATE , de1soc|m|conv3|conv2d_top[0].channel|buffer|output_done_row_q~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|o_valid_q~DUPLICATE , de1soc|m|conv2|conv2d_top[0].channel|o_valid_q~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|o_valid_q~DUPLICATE , de1soc|m|conv1|conv2d_top[0].channel|o_valid_q~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][9]~DUPLICATE , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][2][9]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][0]~DUPLICATE , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][9]~DUPLICATE , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][9]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][15]~DUPLICATE , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][2][15]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][1]~DUPLICATE , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][12]~DUPLICATE , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][2][12]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][0]~DUPLICATE , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][6]~DUPLICATE , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][6]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][7]~DUPLICATE , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][7]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][12]~DUPLICATE , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][12]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][17]~DUPLICATE , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[1][2][17]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][1]~DUPLICATE , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][2][1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][0]~DUPLICATE , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][4]~DUPLICATE , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][4]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][16]~DUPLICATE , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][16]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][17]~DUPLICATE , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[0][2][17]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem_used[1]~DUPLICATE , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem_used[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~DUPLICATE , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_translator|wait_latency_counter[1]~DUPLICATE , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_translator|wait_latency_counter[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem_used[1]~DUPLICATE , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem_used[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]~DUPLICATE , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_translator|wait_latency_counter[1]~DUPLICATE , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_translator|wait_latency_counter[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE , The_System|mm_interconnect_1|arm_a9_hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|cmd_mux|saved_grant[0]~DUPLICATE , The_System|mm_interconnect_1|cmd_mux|saved_grant[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_translator|read_latency_shift_reg[0]~DUPLICATE , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_translator|read_latency_shift_reg[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem_used[0]~DUPLICATE , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem_used[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|burst_uncompress_busy~DUPLICATE , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|burst_uncompress_busy~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent|uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|burst_uncompress_busy~DUPLICATE , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|burst_uncompress_busy~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE , The_System|mm_interconnect_1|fifo_fpga_to_hps_out_csr_agent|uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|saved_grant[1]~DUPLICATE , The_System|mm_interconnect_0|cmd_mux_002|saved_grant[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE , The_System|mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|count[1]~DUPLICATE , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|count[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem_used[1]~DUPLICATE , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem_used[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~DUPLICATE , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|sop_enable~DUPLICATE , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|sop_enable~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[7]~DUPLICATE , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[7]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_translator|wait_latency_counter[0]~DUPLICATE , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_translator|wait_latency_counter[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem_used[0]~DUPLICATE , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem_used[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][91]~DUPLICATE , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][91]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][125]~DUPLICATE , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][125]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][91]~DUPLICATE , The_System|mm_interconnect_0|onchip_sram_s2_agent_rsp_fifo|mem[0][91]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_busy~DUPLICATE , The_System|mm_interconnect_0|onchip_sram_s2_agent|uncompressor|burst_uncompress_busy~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_translator|read_latency_shift_reg[0]~DUPLICATE , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_translator|read_latency_shift_reg[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem_used[0]~DUPLICATE , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem_used[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem_used[0]~DUPLICATE , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem_used[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][78]~DUPLICATE , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][78]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][74]~DUPLICATE , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][74]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][38]~DUPLICATE , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][38]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_address_offset[2]~DUPLICATE , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent|uncompressor|burst_uncompress_address_offset[2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem_used[1]~DUPLICATE , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem_used[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[1]~DUPLICATE , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_agent|align_address_to_size|address_burst[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]~DUPLICATE , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|byte_cnt_reg[4]~DUPLICATE , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|byte_cnt_reg[4]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|byte_cnt_reg[7]~DUPLICATE , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|byte_cnt_reg[7]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|byte_cnt_reg[7]~DUPLICATE , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|byte_cnt_reg[7]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|byte_cnt_reg[4]~DUPLICATE , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|byte_cnt_reg[4]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|byte_cnt_reg[2]~DUPLICATE , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_cmd_width_adapter|byte_cnt_reg[2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[0]~DUPLICATE , The_System|mm_interconnect_0|arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem_used[1]~DUPLICATE , The_System|mm_interconnect_0|onchip_sram_s2_agent_rdata_fifo|mem_used[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem_used[1]~DUPLICATE , The_System|mm_interconnect_0|fifo_fpga_to_hps_out_agent_rdata_fifo|mem_used[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[104]~DUPLICATE , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[104]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107]~DUPLICATE , The_System|mm_interconnect_0|onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g[0]~DUPLICATE , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g[1]~DUPLICATE , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|rdptr_g[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[2]~DUPLICATE , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE , The_System|mm_interconnect_0|fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|address_reg[8]~DUPLICATE , The_System|mm_interconnect_0|onchip_sram_s2_cmd_width_adapter|address_reg[8]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|counter7a2~DUPLICATE , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|counter7a2~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|counter7a1~DUPLICATE , The_System|fifo_fpga_to_hps|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|counter7a1~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]~DUPLICATE , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]~DUPLICATE , The_System|mm_interconnect_1|fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g[1]~DUPLICATE , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g[3]~DUPLICATE , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g[3]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|rst_controller|altera_reset_synchronizer_int_chain[2]~DUPLICATE , The_System|rst_controller|altera_reset_synchronizer_int_chain[2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \FPGA_to_HPS_state.00000010~DUPLICATE , FPGA_to_HPS_state.00000010~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|counter7a0~DUPLICATE , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|counter7a0~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|counter7a1~DUPLICATE , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|counter7a1~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|parity8~DUPLICATE , The_System|fifo_hps_to_fpga|the_dcfifo_with_controls|the_dcfifo|dual_clock_fifo|auto_generated|wrptr_g1p|parity8~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|prev_ram_r_addr_q[0]~DUPLICATE , de1soc|m|conv3|conv2d_top[0].channel|buffer|prev_ram_r_addr_q[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|prev_ram_r_addr_q[2]~DUPLICATE , de1soc|m|conv3|conv2d_top[0].channel|buffer|prev_ram_r_addr_q[2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|ram_w_addr_q[1]~DUPLICATE , de1soc|m|conv3|conv2d_top[0].channel|buffer|ram_w_addr_q[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|counter[2]~DUPLICATE , de1soc|m|conv2|conv2d_top[0].channel|counter[2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|ram_w_addr_q[2]~DUPLICATE , de1soc|m|conv1|conv2d_top[0].channel|buffer|ram_w_addr_q[2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|ram_w_addr_q[0]~DUPLICATE , de1soc|m|conv1|conv2d_top[0].channel|buffer|ram_w_addr_q[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|ram_w_addr_q[3]~DUPLICATE , de1soc|m|conv1|conv2d_top[0].channel|buffer|ram_w_addr_q[3]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer_ready~DUPLICATE , de1soc|m|conv2|conv2d_top[0].channel|buffer_ready~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|prev_ram_r_addr_q[0]~DUPLICATE , de1soc|m|conv2|conv2d_top[0].channel|buffer|prev_ram_r_addr_q[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|prev_ram_r_addr_q[3]~DUPLICATE , de1soc|m|conv2|conv2d_top[0].channel|buffer|prev_ram_r_addr_q[3]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|counter[2]~DUPLICATE , de1soc|m|conv1|conv2d_top[0].channel|counter[2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|counter[0]~DUPLICATE , de1soc|m|conv1|conv2d_top[0].channel|counter[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|ram_w_addr_q[2]~DUPLICATE , de1soc|m|conv2|conv2d_top[0].channel|buffer|ram_w_addr_q[2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|ram_w_addr_q[0]~DUPLICATE , de1soc|m|conv2|conv2d_top[0].channel|buffer|ram_w_addr_q[0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|ram_w_addr_q[1]~DUPLICATE , de1soc|m|conv2|conv2d_top[0].channel|buffer|ram_w_addr_q[1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][5]~DUPLICATE , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][5]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][8]~DUPLICATE , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][2][8]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][1][0]~DUPLICATE , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[2][1][0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][2][5]~DUPLICATE , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][2][5]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][1][12]~DUPLICATE , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][1][12]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][1][15]~DUPLICATE , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][1][15]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][1][17]~DUPLICATE , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[1][1][17]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][16]~DUPLICATE , de1soc|m|conv3|conv2d_top[3].channel|buffer|taps_q[0][1][16]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|dsp_counter~DUPLICATE , de1soc|m|conv1|conv2d_top[0].channel|dsp_counter~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][3]~DUPLICATE , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][3]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][4]~DUPLICATE , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][4]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][6]~DUPLICATE , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][6]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][10]~DUPLICATE , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][10]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][15]~DUPLICATE , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][2][15]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][0]~DUPLICATE , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][1]~DUPLICATE , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][4]~DUPLICATE , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][4]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][15]~DUPLICATE , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[2][1][15]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][0]~DUPLICATE , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][4]~DUPLICATE , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][4]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][15]~DUPLICATE , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][15]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][16]~DUPLICATE , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[1][1][16]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][2][2]~DUPLICATE , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][2][2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][2][13]~DUPLICATE , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][2][13]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][2][17]~DUPLICATE , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][2][17]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][1][4]~DUPLICATE , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][1][4]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][1][7]~DUPLICATE , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][1][7]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][1][8]~DUPLICATE , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][1][8]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][1][12]~DUPLICATE , de1soc|m|conv3|conv2d_top[2].channel|buffer|taps_q[0][1][12]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][17]~DUPLICATE , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[2][2][17]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][2][1]~DUPLICATE , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][2][1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][7]~DUPLICATE , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][7]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][8]~DUPLICATE , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][8]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][9]~DUPLICATE , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][9]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][10]~DUPLICATE , de1soc|m|conv3|conv2d_top[1].channel|buffer|taps_q[0][1][10]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][11]~DUPLICATE , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[2][2][11]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][3]~DUPLICATE , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[1][1][3]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][0]~DUPLICATE , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][4]~DUPLICATE , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][4]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][6]~DUPLICATE , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][6]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][12]~DUPLICATE , de1soc|m|conv3|conv2d_top[0].channel|buffer|taps_q[0][1][12]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][0]~DUPLICATE , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][1]~DUPLICATE , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][2]~DUPLICATE , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][17]~DUPLICATE , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][2][17]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][2]~DUPLICATE , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][7]~DUPLICATE , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[2][1][7]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][1]~DUPLICATE , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][10]~DUPLICATE , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[1][1][10]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][10]~DUPLICATE , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][10]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][13]~DUPLICATE , de1soc|m|conv2|conv2d_top[3].channel|buffer|taps_q[0][1][13]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][6]~DUPLICATE , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][2][6]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][2]~DUPLICATE , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][5]~DUPLICATE , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][5]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][6]~DUPLICATE , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][6]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][8]~DUPLICATE , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][8]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][12]~DUPLICATE , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[2][1][12]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][2][9]~DUPLICATE , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][2][9]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][2][10]~DUPLICATE , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][2][10]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][2][11]~DUPLICATE , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[1][2][11]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][2][0]~DUPLICATE , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][2][0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][2][5]~DUPLICATE , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][2][5]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][2][10]~DUPLICATE , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][2][10]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][2][11]~DUPLICATE , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][2][11]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][1][0]~DUPLICATE , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][1][0]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][1][1]~DUPLICATE , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][1][1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][1][4]~DUPLICATE , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][1][4]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][1][9]~DUPLICATE , de1soc|m|conv2|conv2d_top[2].channel|buffer|taps_q[0][1][9]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][1][1]~DUPLICATE , de1soc|m|conv2|conv2d_top[1].channel|buffer|taps_q[2][1][1]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][1][2]~DUPLICATE , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[2][1][2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][2]~DUPLICATE , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][2]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][10]~DUPLICATE , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][10]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][12]~DUPLICATE , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][12]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][13]~DUPLICATE , de1soc|m|conv2|conv2d_top[0].channel|buffer|taps_q[0][1][13]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][11]~DUPLICATE , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][11]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][15]~DUPLICATE , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][15]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][17]~DUPLICATE , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][2][17]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][8]~DUPLICATE , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][8]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][9]~DUPLICATE , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][9]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][10]~DUPLICATE , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[2][1][10]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][4]~DUPLICATE , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][4]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][17]~DUPLICATE , de1soc|m|conv1|conv2d_top[0].channel|buffer|taps_q[1][1][17]~DUPLICATE, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_spim1_inst_MOSI[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_spim1_inst_MOSI[0]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_ADDR[0]~output , HPS_DDR3_ADDR[0]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_ADDR[1]~output , HPS_DDR3_ADDR[1]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_ADDR[2]~output , HPS_DDR3_ADDR[2]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_ADDR[3]~output , HPS_DDR3_ADDR[3]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_ADDR[4]~output , HPS_DDR3_ADDR[4]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_ADDR[5]~output , HPS_DDR3_ADDR[5]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_ADDR[6]~output , HPS_DDR3_ADDR[6]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_ADDR[7]~output , HPS_DDR3_ADDR[7]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_ADDR[8]~output , HPS_DDR3_ADDR[8]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_ADDR[9]~output , HPS_DDR3_ADDR[9]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_ADDR[10]~output , HPS_DDR3_ADDR[10]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_ADDR[11]~output , HPS_DDR3_ADDR[11]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_ADDR[12]~output , HPS_DDR3_ADDR[12]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_ADDR[13]~output , HPS_DDR3_ADDR[13]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_ADDR[14]~output , HPS_DDR3_ADDR[14]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_BA[0]~output , HPS_DDR3_BA[0]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_BA[1]~output , HPS_DDR3_BA[1]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_BA[2]~output , HPS_DDR3_BA[2]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_CAS_N~output , HPS_DDR3_CAS_N~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_CKE~output , HPS_DDR3_CKE~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_CS_N~output , HPS_DDR3_CS_N~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_ODT~output , HPS_DDR3_ODT~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_RAS_N~output , HPS_DDR3_RAS_N~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_RESET_N~output , HPS_DDR3_RESET_N~output, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_WE_N~output , HPS_DDR3_WE_N~output, DE1_SoC_Computer, 1
instance = comp, \HPS_ENET_GTX_CLK~output , HPS_ENET_GTX_CLK~output, DE1_SoC_Computer, 1
instance = comp, \HPS_ENET_MDC~output , HPS_ENET_MDC~output, DE1_SoC_Computer, 1
instance = comp, \HPS_ENET_TX_DATA[0]~output , HPS_ENET_TX_DATA[0]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_ENET_TX_DATA[1]~output , HPS_ENET_TX_DATA[1]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_ENET_TX_DATA[2]~output , HPS_ENET_TX_DATA[2]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_ENET_TX_DATA[3]~output , HPS_ENET_TX_DATA[3]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_ENET_TX_EN~output , HPS_ENET_TX_EN~output, DE1_SoC_Computer, 1
instance = comp, \HPS_FLASH_DCLK~output , HPS_FLASH_DCLK~output, DE1_SoC_Computer, 1
instance = comp, \HPS_FLASH_NCSO~output , HPS_FLASH_NCSO~output, DE1_SoC_Computer, 1
instance = comp, \HPS_SD_CLK~output , HPS_SD_CLK~output, DE1_SoC_Computer, 1
instance = comp, \HPS_SPIM_CLK~output , HPS_SPIM_CLK~output, DE1_SoC_Computer, 1
instance = comp, \HPS_UART_TX~output , HPS_UART_TX~output, DE1_SoC_Computer, 1
instance = comp, \HPS_USB_STP~output , HPS_USB_STP~output, DE1_SoC_Computer, 1
instance = comp, \ADC_DIN~output , ADC_DIN~output, DE1_SoC_Computer, 1
instance = comp, \ADC_SCLK~output , ADC_SCLK~output, DE1_SoC_Computer, 1
instance = comp, \AUD_DACDAT~output , AUD_DACDAT~output, DE1_SoC_Computer, 1
instance = comp, \AUD_XCK~output , AUD_XCK~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_ADDR[0]~output , DRAM_ADDR[0]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_ADDR[1]~output , DRAM_ADDR[1]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_ADDR[2]~output , DRAM_ADDR[2]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_ADDR[3]~output , DRAM_ADDR[3]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_ADDR[4]~output , DRAM_ADDR[4]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_ADDR[5]~output , DRAM_ADDR[5]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_ADDR[6]~output , DRAM_ADDR[6]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_ADDR[7]~output , DRAM_ADDR[7]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_ADDR[8]~output , DRAM_ADDR[8]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_ADDR[9]~output , DRAM_ADDR[9]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_ADDR[10]~output , DRAM_ADDR[10]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_ADDR[11]~output , DRAM_ADDR[11]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_ADDR[12]~output , DRAM_ADDR[12]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_BA[0]~output , DRAM_BA[0]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_BA[1]~output , DRAM_BA[1]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_CAS_N~output , DRAM_CAS_N~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_CKE~output , DRAM_CKE~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_CLK~output , DRAM_CLK~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_CS_N~output , DRAM_CS_N~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_LDQM~output , DRAM_LDQM~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_RAS_N~output , DRAM_RAS_N~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_UDQM~output , DRAM_UDQM~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_WE_N~output , DRAM_WE_N~output, DE1_SoC_Computer, 1
instance = comp, \FPGA_I2C_SCLK~output , FPGA_I2C_SCLK~output, DE1_SoC_Computer, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, DE1_SoC_Computer, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, DE1_SoC_Computer, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, DE1_SoC_Computer, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, DE1_SoC_Computer, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, DE1_SoC_Computer, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, DE1_SoC_Computer, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, DE1_SoC_Computer, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, DE1_SoC_Computer, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, DE1_SoC_Computer, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, DE1_SoC_Computer, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, DE1_SoC_Computer, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, DE1_SoC_Computer, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, DE1_SoC_Computer, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, DE1_SoC_Computer, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, DE1_SoC_Computer, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, DE1_SoC_Computer, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, DE1_SoC_Computer, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, DE1_SoC_Computer, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, DE1_SoC_Computer, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, DE1_SoC_Computer, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, DE1_SoC_Computer, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, DE1_SoC_Computer, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, DE1_SoC_Computer, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, DE1_SoC_Computer, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, DE1_SoC_Computer, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, DE1_SoC_Computer, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, DE1_SoC_Computer, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, DE1_SoC_Computer, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, DE1_SoC_Computer, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, DE1_SoC_Computer, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, DE1_SoC_Computer, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, DE1_SoC_Computer, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, DE1_SoC_Computer, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, DE1_SoC_Computer, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, DE1_SoC_Computer, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, DE1_SoC_Computer, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, DE1_SoC_Computer, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, DE1_SoC_Computer, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, DE1_SoC_Computer, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, DE1_SoC_Computer, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, DE1_SoC_Computer, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, DE1_SoC_Computer, 1
instance = comp, \IRDA_TXD~output , IRDA_TXD~output, DE1_SoC_Computer, 1
instance = comp, \LEDR[0]~output , LEDR[0]~output, DE1_SoC_Computer, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, DE1_SoC_Computer, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, DE1_SoC_Computer, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, DE1_SoC_Computer, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, DE1_SoC_Computer, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, DE1_SoC_Computer, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, DE1_SoC_Computer, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, DE1_SoC_Computer, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, DE1_SoC_Computer, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, DE1_SoC_Computer, 1
instance = comp, \TD_RESET_N~output , TD_RESET_N~output, DE1_SoC_Computer, 1
instance = comp, \VGA_B[0]~output , VGA_B[0]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_B[1]~output , VGA_B[1]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_B[2]~output , VGA_B[2]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_B[3]~output , VGA_B[3]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_B[4]~output , VGA_B[4]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_B[5]~output , VGA_B[5]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_B[6]~output , VGA_B[6]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_B[7]~output , VGA_B[7]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_BLANK_N~output , VGA_BLANK_N~output, DE1_SoC_Computer, 1
instance = comp, \VGA_CLK~output , VGA_CLK~output, DE1_SoC_Computer, 1
instance = comp, \VGA_G[0]~output , VGA_G[0]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_G[1]~output , VGA_G[1]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_G[2]~output , VGA_G[2]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_G[3]~output , VGA_G[3]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_G[4]~output , VGA_G[4]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_G[5]~output , VGA_G[5]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_G[6]~output , VGA_G[6]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_G[7]~output , VGA_G[7]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_HS~output , VGA_HS~output, DE1_SoC_Computer, 1
instance = comp, \VGA_R[0]~output , VGA_R[0]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_R[1]~output , VGA_R[1]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_R[2]~output , VGA_R[2]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_R[3]~output , VGA_R[3]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_R[4]~output , VGA_R[4]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_R[5]~output , VGA_R[5]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_R[6]~output , VGA_R[6]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_R[7]~output , VGA_R[7]~output, DE1_SoC_Computer, 1
instance = comp, \VGA_SYNC_N~output , VGA_SYNC_N~output, DE1_SoC_Computer, 1
instance = comp, \VGA_VS~output , VGA_VS~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO35[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO35[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_emac1_inst_MDIO[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_emac1_inst_MDIO[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_qspi_inst_IO0[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_qspi_inst_IO0[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_qspi_inst_IO1[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_qspi_inst_IO1[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_qspi_inst_IO2[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_qspi_inst_IO2[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_qspi_inst_IO3[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_qspi_inst_IO3[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO61[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO61[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO40[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO40[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO41[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO41[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO48[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO48[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_i2c0_inst_SCL[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_i2c0_inst_SCL[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_i2c0_inst_SDA[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_i2c0_inst_SDA[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_i2c1_inst_SCL[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_i2c1_inst_SCL[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_i2c1_inst_SDA[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_i2c1_inst_SDA[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO54[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO54[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO53[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO53[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_CMD[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_CMD[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_D0[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_D0[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_D1[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_D1[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_D2[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_D2[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_D3[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_D3[0]~output, DE1_SoC_Computer, 1
instance = comp, \HPS_SPIM_SS~output , HPS_SPIM_SS~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO09[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO09[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D0[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D0[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D1[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D1[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D2[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D2[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D3[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D3[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D4[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D4[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D5[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D5[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D6[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D6[0]~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D7[0]~output , The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D7[0]~output, DE1_SoC_Computer, 1
instance = comp, \ADC_CS_N~output , ADC_CS_N~output, DE1_SoC_Computer, 1
instance = comp, \AUD_ADCLRCK~output , AUD_ADCLRCK~output, DE1_SoC_Computer, 1
instance = comp, \AUD_BCLK~output , AUD_BCLK~output, DE1_SoC_Computer, 1
instance = comp, \AUD_DACLRCK~output , AUD_DACLRCK~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[0]~output , DRAM_DQ[0]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[1]~output , DRAM_DQ[1]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[2]~output , DRAM_DQ[2]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[3]~output , DRAM_DQ[3]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[4]~output , DRAM_DQ[4]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[5]~output , DRAM_DQ[5]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[6]~output , DRAM_DQ[6]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[7]~output , DRAM_DQ[7]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[8]~output , DRAM_DQ[8]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[9]~output , DRAM_DQ[9]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[10]~output , DRAM_DQ[10]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[11]~output , DRAM_DQ[11]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[12]~output , DRAM_DQ[12]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[13]~output , DRAM_DQ[13]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[14]~output , DRAM_DQ[14]~output, DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[15]~output , DRAM_DQ[15]~output, DE1_SoC_Computer, 1
instance = comp, \FPGA_I2C_SDAT~output , FPGA_I2C_SDAT~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[0]~output , GPIO_0[0]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[1]~output , GPIO_0[1]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[2]~output , GPIO_0[2]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[3]~output , GPIO_0[3]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[4]~output , GPIO_0[4]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[5]~output , GPIO_0[5]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[6]~output , GPIO_0[6]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[7]~output , GPIO_0[7]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[8]~output , GPIO_0[8]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[9]~output , GPIO_0[9]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[10]~output , GPIO_0[10]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[11]~output , GPIO_0[11]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[12]~output , GPIO_0[12]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[13]~output , GPIO_0[13]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[14]~output , GPIO_0[14]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[15]~output , GPIO_0[15]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[16]~output , GPIO_0[16]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[17]~output , GPIO_0[17]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[18]~output , GPIO_0[18]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[19]~output , GPIO_0[19]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[20]~output , GPIO_0[20]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[21]~output , GPIO_0[21]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[22]~output , GPIO_0[22]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[23]~output , GPIO_0[23]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[24]~output , GPIO_0[24]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[25]~output , GPIO_0[25]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[26]~output , GPIO_0[26]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[27]~output , GPIO_0[27]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[28]~output , GPIO_0[28]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[29]~output , GPIO_0[29]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[30]~output , GPIO_0[30]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[31]~output , GPIO_0[31]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[32]~output , GPIO_0[32]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[33]~output , GPIO_0[33]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[34]~output , GPIO_0[34]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[35]~output , GPIO_0[35]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[0]~output , GPIO_1[0]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[1]~output , GPIO_1[1]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[2]~output , GPIO_1[2]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[3]~output , GPIO_1[3]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[4]~output , GPIO_1[4]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[5]~output , GPIO_1[5]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[6]~output , GPIO_1[6]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[7]~output , GPIO_1[7]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[8]~output , GPIO_1[8]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[9]~output , GPIO_1[9]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[10]~output , GPIO_1[10]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[11]~output , GPIO_1[11]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[12]~output , GPIO_1[12]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[13]~output , GPIO_1[13]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[14]~output , GPIO_1[14]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[15]~output , GPIO_1[15]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[16]~output , GPIO_1[16]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[17]~output , GPIO_1[17]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[18]~output , GPIO_1[18]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[19]~output , GPIO_1[19]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[20]~output , GPIO_1[20]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[21]~output , GPIO_1[21]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[22]~output , GPIO_1[22]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[23]~output , GPIO_1[23]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[24]~output , GPIO_1[24]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[25]~output , GPIO_1[25]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[26]~output , GPIO_1[26]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[27]~output , GPIO_1[27]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[28]~output , GPIO_1[28]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[29]~output , GPIO_1[29]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[30]~output , GPIO_1[30]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[31]~output , GPIO_1[31]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[32]~output , GPIO_1[32]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[33]~output , GPIO_1[33]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[34]~output , GPIO_1[34]~output, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[35]~output , GPIO_1[35]~output, DE1_SoC_Computer, 1
instance = comp, \PS2_CLK~output , PS2_CLK~output, DE1_SoC_Computer, 1
instance = comp, \PS2_DAT~output , PS2_DAT~output, DE1_SoC_Computer, 1
instance = comp, \PS2_CLK2~output , PS2_CLK2~output, DE1_SoC_Computer, 1
instance = comp, \PS2_DAT2~output , PS2_DAT2~output, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|pll|pll , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|pll|pll, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|dll|dll_wys_m , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|dll|dll_wys_m, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|c0|hmc_inst , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|c0|hmc_inst, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_RZQ~input , HPS_DDR3_RZQ~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|oct|sd1a_0 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|oct|sd1a_0, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_DM[2]~_s2p_logic_blk , HPS_DDR3_DM[2]~_s2p_logic_blk, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \HPS_DDR3_DM[0]~_s2p_logic_blk , HPS_DDR3_DM[0]~_s2p_logic_blk, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0] , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0], DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, DE1_SoC_Computer, 1
instance = comp, \HPS_SPIM_MISO~input , HPS_SPIM_MISO~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|spim1_inst , The_System|arm_a9_hps|hps_io|border|spim1_inst, DE1_SoC_Computer, 1
instance = comp, \HPS_ENET_RX_CLK~input , HPS_ENET_RX_CLK~input, DE1_SoC_Computer, 1
instance = comp, \HPS_ENET_RX_DV~input , HPS_ENET_RX_DV~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_emac1_inst_MDIO[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_emac1_inst_MDIO[0]~input, DE1_SoC_Computer, 1
instance = comp, \HPS_ENET_RX_DATA[0]~input , HPS_ENET_RX_DATA[0]~input, DE1_SoC_Computer, 1
instance = comp, \HPS_ENET_RX_DATA[1]~input , HPS_ENET_RX_DATA[1]~input, DE1_SoC_Computer, 1
instance = comp, \HPS_ENET_RX_DATA[2]~input , HPS_ENET_RX_DATA[2]~input, DE1_SoC_Computer, 1
instance = comp, \HPS_ENET_RX_DATA[3]~input , HPS_ENET_RX_DATA[3]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|emac1_inst , The_System|arm_a9_hps|hps_io|border|emac1_inst, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_qspi_inst_IO0[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_qspi_inst_IO0[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_qspi_inst_IO1[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_qspi_inst_IO1[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_qspi_inst_IO2[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_qspi_inst_IO2[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_qspi_inst_IO3[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_qspi_inst_IO3[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|qspi_inst , The_System|arm_a9_hps|hps_io|border|qspi_inst, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_CMD[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_CMD[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_D0[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_D0[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_D1[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_D1[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_D2[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_D2[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_D3[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_sdio_inst_D3[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|sdio_inst , The_System|arm_a9_hps|hps_io|border|sdio_inst, DE1_SoC_Computer, 1
instance = comp, \HPS_USB_CLKOUT~input , HPS_USB_CLKOUT~input, DE1_SoC_Computer, 1
instance = comp, \HPS_USB_DIR~input , HPS_USB_DIR~input, DE1_SoC_Computer, 1
instance = comp, \HPS_USB_NXT~input , HPS_USB_NXT~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D0[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D0[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D1[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D1[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D2[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D2[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D3[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D3[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D4[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D4[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D5[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D5[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D6[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D6[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D7[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_usb1_inst_D7[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|usb1_inst , The_System|arm_a9_hps|hps_io|border|usb1_inst, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_i2c0_inst_SCL[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_i2c0_inst_SCL[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_i2c0_inst_SDA[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_i2c0_inst_SDA[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|i2c0_inst , The_System|arm_a9_hps|hps_io|border|i2c0_inst, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_i2c1_inst_SCL[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_i2c1_inst_SCL[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_i2c1_inst_SDA[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_i2c1_inst_SDA[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|i2c1_inst , The_System|arm_a9_hps|hps_io|border|i2c1_inst, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO09[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO09[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO35[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO35[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO40[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO40[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO41[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO41[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO48[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO48[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO53[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO53[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO54[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO54[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO61[0]~input , The_System|arm_a9_hps|hps_io|border|hps_io_gpio_inst_GPIO61[0]~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|gpio_inst , The_System|arm_a9_hps|hps_io|border|gpio_inst, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out , The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out, DE1_SoC_Computer, 1
instance = comp, \HPS_UART_RX~input , HPS_UART_RX~input, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|hps_io|border|uart0_inst , The_System|arm_a9_hps|hps_io|border|uart0_inst, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|fpga_interfaces|fpga2hps , The_System|arm_a9_hps|fpga_interfaces|fpga2hps, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|fpga_interfaces|debug_apb , The_System|arm_a9_hps|fpga_interfaces|debug_apb, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|fpga_interfaces|tpiu , The_System|arm_a9_hps|fpga_interfaces|tpiu, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|fpga_interfaces|boot_from_fpga , The_System|arm_a9_hps|fpga_interfaces|boot_from_fpga, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|fpga_interfaces|f2sdram , The_System|arm_a9_hps|fpga_interfaces|f2sdram, DE1_SoC_Computer, 1
instance = comp, \The_System|arm_a9_hps|fpga_interfaces|interrupts , The_System|arm_a9_hps|fpga_interfaces|interrupts, DE1_SoC_Computer, 1
instance = comp, \CLOCK2_50~input , CLOCK2_50~input, DE1_SoC_Computer, 1
instance = comp, \CLOCK3_50~input , CLOCK3_50~input, DE1_SoC_Computer, 1
instance = comp, \CLOCK4_50~input , CLOCK4_50~input, DE1_SoC_Computer, 1
instance = comp, \ADC_DOUT~input , ADC_DOUT~input, DE1_SoC_Computer, 1
instance = comp, \AUD_ADCDAT~input , AUD_ADCDAT~input, DE1_SoC_Computer, 1
instance = comp, \IRDA_RXD~input , IRDA_RXD~input, DE1_SoC_Computer, 1
instance = comp, \KEY[0]~input , KEY[0]~input, DE1_SoC_Computer, 1
instance = comp, \KEY[1]~input , KEY[1]~input, DE1_SoC_Computer, 1
instance = comp, \KEY[2]~input , KEY[2]~input, DE1_SoC_Computer, 1
instance = comp, \KEY[3]~input , KEY[3]~input, DE1_SoC_Computer, 1
instance = comp, \SW[0]~input , SW[0]~input, DE1_SoC_Computer, 1
instance = comp, \SW[1]~input , SW[1]~input, DE1_SoC_Computer, 1
instance = comp, \SW[2]~input , SW[2]~input, DE1_SoC_Computer, 1
instance = comp, \SW[3]~input , SW[3]~input, DE1_SoC_Computer, 1
instance = comp, \SW[4]~input , SW[4]~input, DE1_SoC_Computer, 1
instance = comp, \SW[5]~input , SW[5]~input, DE1_SoC_Computer, 1
instance = comp, \SW[6]~input , SW[6]~input, DE1_SoC_Computer, 1
instance = comp, \SW[7]~input , SW[7]~input, DE1_SoC_Computer, 1
instance = comp, \SW[8]~input , SW[8]~input, DE1_SoC_Computer, 1
instance = comp, \SW[9]~input , SW[9]~input, DE1_SoC_Computer, 1
instance = comp, \TD_CLK27~input , TD_CLK27~input, DE1_SoC_Computer, 1
instance = comp, \TD_DATA[0]~input , TD_DATA[0]~input, DE1_SoC_Computer, 1
instance = comp, \TD_DATA[1]~input , TD_DATA[1]~input, DE1_SoC_Computer, 1
instance = comp, \TD_DATA[2]~input , TD_DATA[2]~input, DE1_SoC_Computer, 1
instance = comp, \TD_DATA[3]~input , TD_DATA[3]~input, DE1_SoC_Computer, 1
instance = comp, \TD_DATA[4]~input , TD_DATA[4]~input, DE1_SoC_Computer, 1
instance = comp, \TD_DATA[5]~input , TD_DATA[5]~input, DE1_SoC_Computer, 1
instance = comp, \TD_DATA[6]~input , TD_DATA[6]~input, DE1_SoC_Computer, 1
instance = comp, \TD_DATA[7]~input , TD_DATA[7]~input, DE1_SoC_Computer, 1
instance = comp, \TD_HS~input , TD_HS~input, DE1_SoC_Computer, 1
instance = comp, \TD_VS~input , TD_VS~input, DE1_SoC_Computer, 1
instance = comp, \HPS_SPIM_SS~input , HPS_SPIM_SS~input, DE1_SoC_Computer, 1
instance = comp, \ADC_CS_N~input , ADC_CS_N~input, DE1_SoC_Computer, 1
instance = comp, \AUD_ADCLRCK~input , AUD_ADCLRCK~input, DE1_SoC_Computer, 1
instance = comp, \AUD_BCLK~input , AUD_BCLK~input, DE1_SoC_Computer, 1
instance = comp, \AUD_DACLRCK~input , AUD_DACLRCK~input, DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[0]~input , DRAM_DQ[0]~input, DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[1]~input , DRAM_DQ[1]~input, DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[2]~input , DRAM_DQ[2]~input, DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[3]~input , DRAM_DQ[3]~input, DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[4]~input , DRAM_DQ[4]~input, DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[5]~input , DRAM_DQ[5]~input, DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[6]~input , DRAM_DQ[6]~input, DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[7]~input , DRAM_DQ[7]~input, DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[8]~input , DRAM_DQ[8]~input, DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[9]~input , DRAM_DQ[9]~input, DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[10]~input , DRAM_DQ[10]~input, DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[11]~input , DRAM_DQ[11]~input, DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[12]~input , DRAM_DQ[12]~input, DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[13]~input , DRAM_DQ[13]~input, DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[14]~input , DRAM_DQ[14]~input, DE1_SoC_Computer, 1
instance = comp, \DRAM_DQ[15]~input , DRAM_DQ[15]~input, DE1_SoC_Computer, 1
instance = comp, \FPGA_I2C_SDAT~input , FPGA_I2C_SDAT~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[0]~input , GPIO_0[0]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[1]~input , GPIO_0[1]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[2]~input , GPIO_0[2]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[3]~input , GPIO_0[3]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[4]~input , GPIO_0[4]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[5]~input , GPIO_0[5]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[6]~input , GPIO_0[6]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[7]~input , GPIO_0[7]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[8]~input , GPIO_0[8]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[9]~input , GPIO_0[9]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[10]~input , GPIO_0[10]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[11]~input , GPIO_0[11]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[12]~input , GPIO_0[12]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[13]~input , GPIO_0[13]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[14]~input , GPIO_0[14]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[15]~input , GPIO_0[15]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[16]~input , GPIO_0[16]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[17]~input , GPIO_0[17]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[18]~input , GPIO_0[18]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[19]~input , GPIO_0[19]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[20]~input , GPIO_0[20]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[21]~input , GPIO_0[21]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[22]~input , GPIO_0[22]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[23]~input , GPIO_0[23]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[24]~input , GPIO_0[24]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[25]~input , GPIO_0[25]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[26]~input , GPIO_0[26]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[27]~input , GPIO_0[27]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[28]~input , GPIO_0[28]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[29]~input , GPIO_0[29]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[30]~input , GPIO_0[30]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[31]~input , GPIO_0[31]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[32]~input , GPIO_0[32]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[33]~input , GPIO_0[33]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[34]~input , GPIO_0[34]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_0[35]~input , GPIO_0[35]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[0]~input , GPIO_1[0]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[1]~input , GPIO_1[1]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[2]~input , GPIO_1[2]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[3]~input , GPIO_1[3]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[4]~input , GPIO_1[4]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[5]~input , GPIO_1[5]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[6]~input , GPIO_1[6]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[7]~input , GPIO_1[7]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[8]~input , GPIO_1[8]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[9]~input , GPIO_1[9]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[10]~input , GPIO_1[10]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[11]~input , GPIO_1[11]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[12]~input , GPIO_1[12]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[13]~input , GPIO_1[13]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[14]~input , GPIO_1[14]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[15]~input , GPIO_1[15]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[16]~input , GPIO_1[16]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[17]~input , GPIO_1[17]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[18]~input , GPIO_1[18]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[19]~input , GPIO_1[19]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[20]~input , GPIO_1[20]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[21]~input , GPIO_1[21]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[22]~input , GPIO_1[22]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[23]~input , GPIO_1[23]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[24]~input , GPIO_1[24]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[25]~input , GPIO_1[25]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[26]~input , GPIO_1[26]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[27]~input , GPIO_1[27]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[28]~input , GPIO_1[28]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[29]~input , GPIO_1[29]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[30]~input , GPIO_1[30]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[31]~input , GPIO_1[31]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[32]~input , GPIO_1[32]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[33]~input , GPIO_1[33]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[34]~input , GPIO_1[34]~input, DE1_SoC_Computer, 1
instance = comp, \GPIO_1[35]~input , GPIO_1[35]~input, DE1_SoC_Computer, 1
instance = comp, \PS2_CLK~input , PS2_CLK~input, DE1_SoC_Computer, 1
instance = comp, \PS2_DAT~input , PS2_DAT~input, DE1_SoC_Computer, 1
instance = comp, \PS2_CLK2~input , PS2_CLK2~input, DE1_SoC_Computer, 1
instance = comp, \PS2_DAT2~input , PS2_DAT2~input, DE1_SoC_Computer, 1
