Running: C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/hlocal/Pr2/cerrojo_tb_isim_beh.exe -prj C:/hlocal/Pr2/cerrojo_tb_beh.prj work.cerrojo_tb 
ISim P.15xf (signature 0xc3576ebc)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/hlocal/Pr2/debouncer.vhd" into library work
Parsing VHDL file "C:/hlocal/Pr2/conv_7seg.vhd" into library work
Parsing VHDL file "C:/hlocal/Pr2/cerrojo.vhd" into library work
WARNING:HDLCompiler:946 - "C:/hlocal/Pr2/cerrojo.vhd" Line 64: Actual for formal port rst is neither a static name nor a globally static expression
Parsing VHDL file "C:/hlocal/Pr2/cerrojo_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture debouncerarch of entity debouncer [debouncer_default]
Compiling architecture behavioral of entity conv_7seg [conv_7seg_default]
Compiling architecture beh of entity cerrojo [cerrojo_default]
Compiling architecture behavior of entity cerrojo_tb
Time Resolution for simulation is 1ps.
Compiled 10 VHDL Units
Built simulation executable C:/hlocal/Pr2/cerrojo_tb_isim_beh.exe
Fuse Memory Usage: 36384 KB
Fuse CPU Usage: 327 ms
