// Seed: 356053540
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  always disable id_5;
endmodule
module module_2 #(
    parameter id_1 = 32'd19
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output logic [7:0] id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire _id_1;
  logic id_6;
  assign id_5[~-1] = -1;
  final $clog2(96);
  ;
  wire [id_1 : -1] id_7;
  module_0 modCall_1 ();
  wire id_8, id_9;
endmodule
