###################################################################

# Created by write_script -format dctcl on Sat Aug  6 16:45:32 2016

###################################################################

# Set the current_design #
current_design Plasticine

set_units -time ns -resistance kOhm -capacitance pF -voltage V -current mA
set_wire_load_mode top
set_wire_load_model -name ZeroWireload -library tcbn45gsbwpml
set_attribute -type boolean [current_design] pwr_cg_design_has_clock_gating    \
true
set_local_link_library {tcbn45gsbwpml.db}
set_register_merging [current_design] 17
set_attribute -type integer [current_design] pwr_cg_gating_group_count 120
set_driving_cell -lib_cell INVD0BWP -library tcbn45gsbwpml -pin ZN [get_ports  \
clk]
set_driving_cell -lib_cell INVD0BWP -library tcbn45gsbwpml -pin ZN [get_ports  \
reset]
set_driving_cell -lib_cell INVD0BWP -library tcbn45gsbwpml -pin ZN [get_ports  \
io_config_enable]
set_driving_cell -lib_cell INVD0BWP -library tcbn45gsbwpml -pin ZN [get_ports  \
io_command]
set_attribute -type boolean [get_cells                                         \
cu1_counterChain_CounterRC_1_counter_reg__clk_gate_ff_reg] clock_gating_logic  \
true
set_attribute -type boolean [get_cells                                         \
cu1_RegisterBlock_1_FF_1_clk_gate_ff_reg] clock_gating_logic true
set_attribute -type boolean [get_cells                                         \
cu0_RegisterBlock_1_FF_1_clk_gate_ff_reg] clock_gating_logic true
set_attribute -type boolean [get_cells                                         \
cu0_controlBlock_incXbar_clk_gate_config__outSelect_3_reg] clock_gating_logic  \
true
set_attribute -type boolean [get_cells cu1_mem0_clk_gate_mem_reg_15_]          \
clock_gating_logic true
set_attribute -type boolean [get_cells cu1_mem0_clk_gate_mem_reg_14_]          \
clock_gating_logic true
set_attribute -type boolean [get_cells cu1_mem0_clk_gate_mem_reg_12_]          \
clock_gating_logic true
set_attribute -type boolean [get_cells cu1_mem0_clk_gate_mem_reg_10_]          \
clock_gating_logic true
set_attribute -type boolean [get_cells cu1_mem0_clk_gate_mem_reg_9_]           \
clock_gating_logic true
set_attribute -type boolean [get_cells cu1_mem0_clk_gate_mem_reg_8_]           \
clock_gating_logic true
set_attribute -type boolean [get_cells cu1_mem0_clk_gate_mem_reg_7_]           \
clock_gating_logic true
set_attribute -type boolean [get_cells cu1_mem0_clk_gate_mem_reg_6_]           \
clock_gating_logic true
set_attribute -type boolean [get_cells cu1_mem0_clk_gate_mem_reg_5_]           \
clock_gating_logic true
set_attribute -type boolean [get_cells cu1_mem0_clk_gate_mem_reg_4_]           \
clock_gating_logic true
set_attribute -type boolean [get_cells cu1_mem0_clk_gate_mem_reg_3_]           \
clock_gating_logic true
set_attribute -type boolean [get_cells cu1_mem0_clk_gate_mem_reg_2_]           \
clock_gating_logic true
set_attribute -type boolean [get_cells cu1_mem0_clk_gate_mem_reg_1_]           \
clock_gating_logic true
set_attribute -type boolean [get_cells cu1_mem0_clk_gate_mem_reg_0_]           \
clock_gating_logic true
set_attribute -type boolean [get_cells cu0_mem1_clk_gate_mem_reg_15_]          \
clock_gating_logic true
set_attribute -type boolean [get_cells cu0_mem1_clk_gate_mem_reg_14_]          \
clock_gating_logic true
set_attribute -type boolean [get_cells cu0_mem1_clk_gate_mem_reg_12_]          \
clock_gating_logic true
set_attribute -type boolean [get_cells cu0_mem1_clk_gate_mem_reg_10_]          \
clock_gating_logic true
set_attribute -type boolean [get_cells cu0_mem1_clk_gate_mem_reg_9_]           \
clock_gating_logic true
set_attribute -type boolean [get_cells cu0_mem1_clk_gate_mem_reg_8_]           \
clock_gating_logic true
set_attribute -type boolean [get_cells cu0_mem1_clk_gate_mem_reg_7_]           \
clock_gating_logic true
set_attribute -type boolean [get_cells cu0_mem1_clk_gate_mem_reg_6_]           \
clock_gating_logic true
set_attribute -type boolean [get_cells cu0_mem1_clk_gate_mem_reg_5_]           \
clock_gating_logic true
set_attribute -type boolean [get_cells cu0_mem1_clk_gate_mem_reg_4_]           \
clock_gating_logic true
set_attribute -type boolean [get_cells cu0_mem1_clk_gate_mem_reg_3_]           \
clock_gating_logic true
set_attribute -type boolean [get_cells cu0_mem1_clk_gate_mem_reg_2_]           \
clock_gating_logic true
set_attribute -type boolean [get_cells cu0_mem1_clk_gate_mem_reg_1_]           \
clock_gating_logic true
set_attribute -type boolean [get_cells cu0_mem1_clk_gate_mem_reg_0_]           \
clock_gating_logic true
set_compile_directives [get_pins                                               \
cu1_counterChain_CounterRC_1_counter_reg__clk_gate_ff_reg/CLK]                 \
-constant_propagation false 
set_compile_directives [get_pins                                               \
cu1_counterChain_CounterRC_1_counter_reg__clk_gate_ff_reg/EN]                  \
-constant_propagation false 
set_compile_directives [get_pins                                               \
cu1_counterChain_CounterRC_1_counter_reg__clk_gate_ff_reg/TE]                  \
-constant_propagation false 
set_compile_directives [get_pins cu1_RegisterBlock_1_FF_1_clk_gate_ff_reg/CLK] \
-constant_propagation false 
set_compile_directives [get_pins cu1_RegisterBlock_1_FF_1_clk_gate_ff_reg/EN]  \
-constant_propagation false 
set_compile_directives [get_pins cu1_RegisterBlock_1_FF_1_clk_gate_ff_reg/TE]  \
-constant_propagation false 
set_compile_directives [get_pins cu0_RegisterBlock_1_FF_1_clk_gate_ff_reg/CLK] \
-constant_propagation false 
set_compile_directives [get_pins cu0_RegisterBlock_1_FF_1_clk_gate_ff_reg/EN]  \
-constant_propagation false 
set_compile_directives [get_pins cu0_RegisterBlock_1_FF_1_clk_gate_ff_reg/TE]  \
-constant_propagation false 
set_compile_directives [get_pins                                               \
cu0_controlBlock_incXbar_clk_gate_config__outSelect_3_reg/CLK]                 \
-constant_propagation false 
set_compile_directives [get_pins                                               \
cu0_controlBlock_incXbar_clk_gate_config__outSelect_3_reg/EN]                  \
-constant_propagation false 
set_compile_directives [get_pins                                               \
cu0_controlBlock_incXbar_clk_gate_config__outSelect_3_reg/TE]                  \
-constant_propagation false 
set_compile_directives [get_pins cu1_mem0_clk_gate_mem_reg_15_/CLK]            \
-constant_propagation false 
set_compile_directives [get_pins cu1_mem0_clk_gate_mem_reg_15_/EN]             \
-constant_propagation false 
set_compile_directives [get_pins cu1_mem0_clk_gate_mem_reg_15_/TE]             \
-constant_propagation false 
set_compile_directives [get_pins cu1_mem0_clk_gate_mem_reg_14_/CLK]            \
-constant_propagation false 
set_compile_directives [get_pins cu1_mem0_clk_gate_mem_reg_14_/EN]             \
-constant_propagation false 
set_compile_directives [get_pins cu1_mem0_clk_gate_mem_reg_14_/TE]             \
-constant_propagation false 
set_compile_directives [get_pins cu1_mem0_clk_gate_mem_reg_12_/CLK]            \
-constant_propagation false 
set_compile_directives [get_pins cu1_mem0_clk_gate_mem_reg_12_/EN]             \
-constant_propagation false 
set_compile_directives [get_pins cu1_mem0_clk_gate_mem_reg_12_/TE]             \
-constant_propagation false 
set_compile_directives [get_pins cu1_mem0_clk_gate_mem_reg_10_/CLK]            \
-constant_propagation false 
set_compile_directives [get_pins cu1_mem0_clk_gate_mem_reg_10_/EN]             \
-constant_propagation false 
set_compile_directives [get_pins cu1_mem0_clk_gate_mem_reg_10_/TE]             \
-constant_propagation false 
set_compile_directives [get_pins cu1_mem0_clk_gate_mem_reg_9_/CLK]             \
-constant_propagation false 
set_compile_directives [get_pins cu1_mem0_clk_gate_mem_reg_9_/EN]              \
-constant_propagation false 
set_compile_directives [get_pins cu1_mem0_clk_gate_mem_reg_9_/TE]              \
-constant_propagation false 
set_compile_directives [get_pins cu1_mem0_clk_gate_mem_reg_8_/CLK]             \
-constant_propagation false 
set_compile_directives [get_pins cu1_mem0_clk_gate_mem_reg_8_/EN]              \
-constant_propagation false 
set_compile_directives [get_pins cu1_mem0_clk_gate_mem_reg_8_/TE]              \
-constant_propagation false 
set_compile_directives [get_pins cu1_mem0_clk_gate_mem_reg_7_/CLK]             \
-constant_propagation false 
set_compile_directives [get_pins cu1_mem0_clk_gate_mem_reg_7_/EN]              \
-constant_propagation false 
set_compile_directives [get_pins cu1_mem0_clk_gate_mem_reg_7_/TE]              \
-constant_propagation false 
set_compile_directives [get_pins cu1_mem0_clk_gate_mem_reg_6_/CLK]             \
-constant_propagation false 
set_compile_directives [get_pins cu1_mem0_clk_gate_mem_reg_6_/EN]              \
-constant_propagation false 
set_compile_directives [get_pins cu1_mem0_clk_gate_mem_reg_6_/TE]              \
-constant_propagation false 
set_compile_directives [get_pins cu1_mem0_clk_gate_mem_reg_5_/CLK]             \
-constant_propagation false 
set_compile_directives [get_pins cu1_mem0_clk_gate_mem_reg_5_/EN]              \
-constant_propagation false 
set_compile_directives [get_pins cu1_mem0_clk_gate_mem_reg_5_/TE]              \
-constant_propagation false 
set_compile_directives [get_pins cu1_mem0_clk_gate_mem_reg_4_/CLK]             \
-constant_propagation false 
set_compile_directives [get_pins cu1_mem0_clk_gate_mem_reg_4_/EN]              \
-constant_propagation false 
set_compile_directives [get_pins cu1_mem0_clk_gate_mem_reg_4_/TE]              \
-constant_propagation false 
set_compile_directives [get_pins cu1_mem0_clk_gate_mem_reg_3_/CLK]             \
-constant_propagation false 
set_compile_directives [get_pins cu1_mem0_clk_gate_mem_reg_3_/EN]              \
-constant_propagation false 
set_compile_directives [get_pins cu1_mem0_clk_gate_mem_reg_3_/TE]              \
-constant_propagation false 
set_compile_directives [get_pins cu1_mem0_clk_gate_mem_reg_2_/CLK]             \
-constant_propagation false 
set_compile_directives [get_pins cu1_mem0_clk_gate_mem_reg_2_/EN]              \
-constant_propagation false 
set_compile_directives [get_pins cu1_mem0_clk_gate_mem_reg_2_/TE]              \
-constant_propagation false 
set_compile_directives [get_pins cu1_mem0_clk_gate_mem_reg_1_/CLK]             \
-constant_propagation false 
set_compile_directives [get_pins cu1_mem0_clk_gate_mem_reg_1_/EN]              \
-constant_propagation false 
set_compile_directives [get_pins cu1_mem0_clk_gate_mem_reg_1_/TE]              \
-constant_propagation false 
set_compile_directives [get_pins cu1_mem0_clk_gate_mem_reg_0_/CLK]             \
-constant_propagation false 
set_compile_directives [get_pins cu1_mem0_clk_gate_mem_reg_0_/EN]              \
-constant_propagation false 
set_compile_directives [get_pins cu1_mem0_clk_gate_mem_reg_0_/TE]              \
-constant_propagation false 
set_compile_directives [get_pins cu0_mem1_clk_gate_mem_reg_15_/CLK]            \
-constant_propagation false 
set_compile_directives [get_pins cu0_mem1_clk_gate_mem_reg_15_/EN]             \
-constant_propagation false 
set_compile_directives [get_pins cu0_mem1_clk_gate_mem_reg_15_/TE]             \
-constant_propagation false 
set_compile_directives [get_pins cu0_mem1_clk_gate_mem_reg_14_/CLK]            \
-constant_propagation false 
set_compile_directives [get_pins cu0_mem1_clk_gate_mem_reg_14_/EN]             \
-constant_propagation false 
set_compile_directives [get_pins cu0_mem1_clk_gate_mem_reg_14_/TE]             \
-constant_propagation false 
set_compile_directives [get_pins cu0_mem1_clk_gate_mem_reg_12_/CLK]            \
-constant_propagation false 
set_compile_directives [get_pins cu0_mem1_clk_gate_mem_reg_12_/EN]             \
-constant_propagation false 
set_compile_directives [get_pins cu0_mem1_clk_gate_mem_reg_12_/TE]             \
-constant_propagation false 
set_compile_directives [get_pins cu0_mem1_clk_gate_mem_reg_10_/CLK]            \
-constant_propagation false 
set_compile_directives [get_pins cu0_mem1_clk_gate_mem_reg_10_/EN]             \
-constant_propagation false 
set_compile_directives [get_pins cu0_mem1_clk_gate_mem_reg_10_/TE]             \
-constant_propagation false 
set_compile_directives [get_pins cu0_mem1_clk_gate_mem_reg_9_/CLK]             \
-constant_propagation false 
set_compile_directives [get_pins cu0_mem1_clk_gate_mem_reg_9_/EN]              \
-constant_propagation false 
set_compile_directives [get_pins cu0_mem1_clk_gate_mem_reg_9_/TE]              \
-constant_propagation false 
set_compile_directives [get_pins cu0_mem1_clk_gate_mem_reg_8_/CLK]             \
-constant_propagation false 
set_compile_directives [get_pins cu0_mem1_clk_gate_mem_reg_8_/EN]              \
-constant_propagation false 
set_compile_directives [get_pins cu0_mem1_clk_gate_mem_reg_8_/TE]              \
-constant_propagation false 
set_compile_directives [get_pins cu0_mem1_clk_gate_mem_reg_7_/CLK]             \
-constant_propagation false 
set_compile_directives [get_pins cu0_mem1_clk_gate_mem_reg_7_/EN]              \
-constant_propagation false 
set_compile_directives [get_pins cu0_mem1_clk_gate_mem_reg_7_/TE]              \
-constant_propagation false 
set_compile_directives [get_pins cu0_mem1_clk_gate_mem_reg_6_/CLK]             \
-constant_propagation false 
set_compile_directives [get_pins cu0_mem1_clk_gate_mem_reg_6_/EN]              \
-constant_propagation false 
set_compile_directives [get_pins cu0_mem1_clk_gate_mem_reg_6_/TE]              \
-constant_propagation false 
set_compile_directives [get_pins cu0_mem1_clk_gate_mem_reg_5_/CLK]             \
-constant_propagation false 
set_compile_directives [get_pins cu0_mem1_clk_gate_mem_reg_5_/EN]              \
-constant_propagation false 
set_compile_directives [get_pins cu0_mem1_clk_gate_mem_reg_5_/TE]              \
-constant_propagation false 
set_compile_directives [get_pins cu0_mem1_clk_gate_mem_reg_4_/CLK]             \
-constant_propagation false 
set_compile_directives [get_pins cu0_mem1_clk_gate_mem_reg_4_/EN]              \
-constant_propagation false 
set_compile_directives [get_pins cu0_mem1_clk_gate_mem_reg_4_/TE]              \
-constant_propagation false 
set_compile_directives [get_pins cu0_mem1_clk_gate_mem_reg_3_/CLK]             \
-constant_propagation false 
set_compile_directives [get_pins cu0_mem1_clk_gate_mem_reg_3_/EN]              \
-constant_propagation false 
set_compile_directives [get_pins cu0_mem1_clk_gate_mem_reg_3_/TE]              \
-constant_propagation false 
set_compile_directives [get_pins cu0_mem1_clk_gate_mem_reg_2_/CLK]             \
-constant_propagation false 
set_compile_directives [get_pins cu0_mem1_clk_gate_mem_reg_2_/EN]              \
-constant_propagation false 
set_compile_directives [get_pins cu0_mem1_clk_gate_mem_reg_2_/TE]              \
-constant_propagation false 
set_compile_directives [get_pins cu0_mem1_clk_gate_mem_reg_1_/CLK]             \
-constant_propagation false 
set_compile_directives [get_pins cu0_mem1_clk_gate_mem_reg_1_/EN]              \
-constant_propagation false 
set_compile_directives [get_pins cu0_mem1_clk_gate_mem_reg_1_/TE]              \
-constant_propagation false 
set_compile_directives [get_pins cu0_mem1_clk_gate_mem_reg_0_/CLK]             \
-constant_propagation false 
set_compile_directives [get_pins cu0_mem1_clk_gate_mem_reg_0_/EN]              \
-constant_propagation false 
set_compile_directives [get_pins cu0_mem1_clk_gate_mem_reg_0_/TE]              \
-constant_propagation false 
set_attribute -type boolean [get_cells                                         \
cu1_counterChain_CounterRC_1_counter_reg__clk_gate_ff_reg] hpower_inv_cg_cell  \
false
set_attribute -type boolean [get_cells                                         \
cu1_RegisterBlock_1_FF_1_clk_gate_ff_reg] hpower_inv_cg_cell false
set_attribute -type boolean [get_cells                                         \
cu0_RegisterBlock_1_FF_1_clk_gate_ff_reg] hpower_inv_cg_cell false
set_attribute -type boolean [get_cells                                         \
cu0_controlBlock_incXbar_clk_gate_config__outSelect_3_reg] hpower_inv_cg_cell  \
false
set_attribute -type boolean [get_cells cu1_mem0_clk_gate_mem_reg_15_]          \
hpower_inv_cg_cell false
set_attribute -type boolean [get_cells cu1_mem0_clk_gate_mem_reg_14_]          \
hpower_inv_cg_cell false
set_attribute -type boolean [get_cells cu1_mem0_clk_gate_mem_reg_12_]          \
hpower_inv_cg_cell false
set_attribute -type boolean [get_cells cu1_mem0_clk_gate_mem_reg_10_]          \
hpower_inv_cg_cell false
set_attribute -type boolean [get_cells cu1_mem0_clk_gate_mem_reg_9_]           \
hpower_inv_cg_cell false
set_attribute -type boolean [get_cells cu1_mem0_clk_gate_mem_reg_8_]           \
hpower_inv_cg_cell false
set_attribute -type boolean [get_cells cu1_mem0_clk_gate_mem_reg_7_]           \
hpower_inv_cg_cell false
set_attribute -type boolean [get_cells cu1_mem0_clk_gate_mem_reg_6_]           \
hpower_inv_cg_cell false
set_attribute -type boolean [get_cells cu1_mem0_clk_gate_mem_reg_5_]           \
hpower_inv_cg_cell false
set_attribute -type boolean [get_cells cu1_mem0_clk_gate_mem_reg_4_]           \
hpower_inv_cg_cell false
set_attribute -type boolean [get_cells cu1_mem0_clk_gate_mem_reg_3_]           \
hpower_inv_cg_cell false
set_attribute -type boolean [get_cells cu1_mem0_clk_gate_mem_reg_2_]           \
hpower_inv_cg_cell false
set_attribute -type boolean [get_cells cu1_mem0_clk_gate_mem_reg_1_]           \
hpower_inv_cg_cell false
set_attribute -type boolean [get_cells cu1_mem0_clk_gate_mem_reg_0_]           \
hpower_inv_cg_cell false
set_attribute -type boolean [get_cells cu0_mem1_clk_gate_mem_reg_15_]          \
hpower_inv_cg_cell false
set_attribute -type boolean [get_cells cu0_mem1_clk_gate_mem_reg_14_]          \
hpower_inv_cg_cell false
set_attribute -type boolean [get_cells cu0_mem1_clk_gate_mem_reg_12_]          \
hpower_inv_cg_cell false
set_attribute -type boolean [get_cells cu0_mem1_clk_gate_mem_reg_10_]          \
hpower_inv_cg_cell false
set_attribute -type boolean [get_cells cu0_mem1_clk_gate_mem_reg_9_]           \
hpower_inv_cg_cell false
set_attribute -type boolean [get_cells cu0_mem1_clk_gate_mem_reg_8_]           \
hpower_inv_cg_cell false
set_attribute -type boolean [get_cells cu0_mem1_clk_gate_mem_reg_7_]           \
hpower_inv_cg_cell false
set_attribute -type boolean [get_cells cu0_mem1_clk_gate_mem_reg_6_]           \
hpower_inv_cg_cell false
set_attribute -type boolean [get_cells cu0_mem1_clk_gate_mem_reg_5_]           \
hpower_inv_cg_cell false
set_attribute -type boolean [get_cells cu0_mem1_clk_gate_mem_reg_4_]           \
hpower_inv_cg_cell false
set_attribute -type boolean [get_cells cu0_mem1_clk_gate_mem_reg_3_]           \
hpower_inv_cg_cell false
set_attribute -type boolean [get_cells cu0_mem1_clk_gate_mem_reg_2_]           \
hpower_inv_cg_cell false
set_attribute -type boolean [get_cells cu0_mem1_clk_gate_mem_reg_1_]           \
hpower_inv_cg_cell false
set_attribute -type boolean [get_cells cu0_mem1_clk_gate_mem_reg_0_]           \
hpower_inv_cg_cell false
set_load -pin_load 0.19856 [get_ports io_status]
set_max_transition 0.1 [get_ports io_status]
set_attribute -type integer [get_cells cu0_RegisterBlock_1_FF_ff_reg_7_]       \
pwr_cg_gating_group 119
set_attribute -type integer [get_cells cu1_RegisterBlock_1_FF_ff_reg_7_]       \
pwr_cg_gating_group 119
set_attribute -type integer [get_cells cu0_mem0_mem_reg_1__7_]                 \
pwr_cg_gating_group 51
set_attribute -type integer [get_cells cu0_mem0_mem_reg_2__7_]                 \
pwr_cg_gating_group 50
set_attribute -type integer [get_cells cu0_mem0_mem_reg_3__7_]                 \
pwr_cg_gating_group 49
set_attribute -type integer [get_cells cu0_mem0_mem_reg_4__7_]                 \
pwr_cg_gating_group 48
set_attribute -type integer [get_cells cu0_mem0_mem_reg_5__7_]                 \
pwr_cg_gating_group 47
set_attribute -type integer [get_cells cu0_mem0_mem_reg_6__7_]                 \
pwr_cg_gating_group 46
set_attribute -type integer [get_cells cu0_mem0_mem_reg_7__7_]                 \
pwr_cg_gating_group 45
set_attribute -type integer [get_cells cu0_mem0_mem_reg_8__7_]                 \
pwr_cg_gating_group 44
set_attribute -type integer [get_cells cu0_mem0_mem_reg_9__7_]                 \
pwr_cg_gating_group 43
set_attribute -type integer [get_cells cu0_mem0_mem_reg_10__7_]                \
pwr_cg_gating_group 42
set_attribute -type integer [get_cells cu0_mem0_mem_reg_12__7_]                \
pwr_cg_gating_group 40
set_attribute -type integer [get_cells cu0_mem0_mem_reg_14__7_]                \
pwr_cg_gating_group 38
set_attribute -type integer [get_cells cu0_mem0_mem_reg_15__7_]                \
pwr_cg_gating_group 37
set_attribute -type integer [get_cells cu0_mem1_mem_reg_1__7_]                 \
pwr_cg_gating_group 51
set_attribute -type integer [get_cells cu0_mem1_mem_reg_2__7_]                 \
pwr_cg_gating_group 50
set_attribute -type integer [get_cells cu0_mem1_mem_reg_3__7_]                 \
pwr_cg_gating_group 49
set_attribute -type integer [get_cells cu0_mem1_mem_reg_4__7_]                 \
pwr_cg_gating_group 48
set_attribute -type integer [get_cells cu0_mem1_mem_reg_5__7_]                 \
pwr_cg_gating_group 47
set_attribute -type integer [get_cells cu0_mem1_mem_reg_6__7_]                 \
pwr_cg_gating_group 46
set_attribute -type integer [get_cells cu0_mem1_mem_reg_7__7_]                 \
pwr_cg_gating_group 45
set_attribute -type integer [get_cells cu0_mem1_mem_reg_8__7_]                 \
pwr_cg_gating_group 44
set_attribute -type integer [get_cells cu0_mem1_mem_reg_9__7_]                 \
pwr_cg_gating_group 43
set_attribute -type integer [get_cells cu0_mem1_mem_reg_10__7_]                \
pwr_cg_gating_group 42
set_attribute -type integer [get_cells cu0_mem1_mem_reg_12__7_]                \
pwr_cg_gating_group 40
set_attribute -type integer [get_cells cu0_mem1_mem_reg_14__7_]                \
pwr_cg_gating_group 38
set_attribute -type integer [get_cells cu0_mem1_mem_reg_15__7_]                \
pwr_cg_gating_group 37
set_attribute -type integer [get_cells cu1_mem0_mem_reg_1__7_]                 \
pwr_cg_gating_group 69
set_attribute -type integer [get_cells cu1_mem0_mem_reg_2__7_]                 \
pwr_cg_gating_group 68
set_attribute -type integer [get_cells cu1_mem0_mem_reg_3__7_]                 \
pwr_cg_gating_group 67
set_attribute -type integer [get_cells cu1_mem0_mem_reg_4__7_]                 \
pwr_cg_gating_group 66
set_attribute -type integer [get_cells cu1_mem0_mem_reg_5__7_]                 \
pwr_cg_gating_group 65
set_attribute -type integer [get_cells cu1_mem0_mem_reg_6__7_]                 \
pwr_cg_gating_group 64
set_attribute -type integer [get_cells cu1_mem0_mem_reg_7__7_]                 \
pwr_cg_gating_group 63
set_attribute -type integer [get_cells cu1_mem0_mem_reg_8__7_]                 \
pwr_cg_gating_group 62
set_attribute -type integer [get_cells cu1_mem0_mem_reg_9__7_]                 \
pwr_cg_gating_group 61
set_attribute -type integer [get_cells cu1_mem0_mem_reg_10__7_]                \
pwr_cg_gating_group 60
set_attribute -type integer [get_cells cu1_mem0_mem_reg_12__7_]                \
pwr_cg_gating_group 58
set_attribute -type integer [get_cells cu1_mem0_mem_reg_14__7_]                \
pwr_cg_gating_group 56
set_attribute -type integer [get_cells cu1_mem0_mem_reg_15__7_]                \
pwr_cg_gating_group 55
set_attribute -type integer [get_cells cu1_mem1_mem_reg_1__7_]                 \
pwr_cg_gating_group 69
set_attribute -type integer [get_cells cu1_mem1_mem_reg_2__7_]                 \
pwr_cg_gating_group 68
set_attribute -type integer [get_cells cu1_mem1_mem_reg_3__7_]                 \
pwr_cg_gating_group 67
set_attribute -type integer [get_cells cu1_mem1_mem_reg_4__7_]                 \
pwr_cg_gating_group 66
set_attribute -type integer [get_cells cu1_mem1_mem_reg_5__7_]                 \
pwr_cg_gating_group 65
set_attribute -type integer [get_cells cu1_mem1_mem_reg_6__7_]                 \
pwr_cg_gating_group 64
set_attribute -type integer [get_cells cu1_mem1_mem_reg_7__7_]                 \
pwr_cg_gating_group 63
set_attribute -type integer [get_cells cu1_mem1_mem_reg_8__7_]                 \
pwr_cg_gating_group 62
set_attribute -type integer [get_cells cu1_mem1_mem_reg_9__7_]                 \
pwr_cg_gating_group 61
set_attribute -type integer [get_cells cu1_mem1_mem_reg_10__7_]                \
pwr_cg_gating_group 60
set_attribute -type integer [get_cells cu1_mem1_mem_reg_12__7_]                \
pwr_cg_gating_group 58
set_attribute -type integer [get_cells cu1_mem1_mem_reg_14__7_]                \
pwr_cg_gating_group 56
set_attribute -type integer [get_cells cu1_mem1_mem_reg_15__7_]                \
pwr_cg_gating_group 55
set_attribute -type integer [get_cells cu0_mem0_mem_reg_1__6_]                 \
pwr_cg_gating_group 51
set_attribute -type integer [get_cells cu0_mem0_mem_reg_2__6_]                 \
pwr_cg_gating_group 50
set_attribute -type integer [get_cells cu0_mem0_mem_reg_3__6_]                 \
pwr_cg_gating_group 49
set_attribute -type integer [get_cells cu0_mem0_mem_reg_4__6_]                 \
pwr_cg_gating_group 48
set_attribute -type integer [get_cells cu0_mem0_mem_reg_5__6_]                 \
pwr_cg_gating_group 47
set_attribute -type integer [get_cells cu0_mem0_mem_reg_6__6_]                 \
pwr_cg_gating_group 46
set_attribute -type integer [get_cells cu0_mem0_mem_reg_7__6_]                 \
pwr_cg_gating_group 45
set_attribute -type integer [get_cells cu0_mem0_mem_reg_8__6_]                 \
pwr_cg_gating_group 44
set_attribute -type integer [get_cells cu0_mem0_mem_reg_9__6_]                 \
pwr_cg_gating_group 43
set_attribute -type integer [get_cells cu0_mem0_mem_reg_10__6_]                \
pwr_cg_gating_group 42
set_attribute -type integer [get_cells cu0_mem0_mem_reg_12__6_]                \
pwr_cg_gating_group 40
set_attribute -type integer [get_cells cu0_mem0_mem_reg_14__6_]                \
pwr_cg_gating_group 38
set_attribute -type integer [get_cells cu0_mem0_mem_reg_15__6_]                \
pwr_cg_gating_group 37
set_attribute -type integer [get_cells cu0_mem1_mem_reg_1__6_]                 \
pwr_cg_gating_group 51
set_attribute -type integer [get_cells cu0_mem1_mem_reg_2__6_]                 \
pwr_cg_gating_group 50
set_attribute -type integer [get_cells cu0_mem1_mem_reg_3__6_]                 \
pwr_cg_gating_group 49
set_attribute -type integer [get_cells cu0_mem1_mem_reg_4__6_]                 \
pwr_cg_gating_group 48
set_attribute -type integer [get_cells cu0_mem1_mem_reg_5__6_]                 \
pwr_cg_gating_group 47
set_attribute -type integer [get_cells cu0_mem1_mem_reg_6__6_]                 \
pwr_cg_gating_group 46
set_attribute -type integer [get_cells cu0_mem1_mem_reg_7__6_]                 \
pwr_cg_gating_group 45
set_attribute -type integer [get_cells cu0_mem1_mem_reg_8__6_]                 \
pwr_cg_gating_group 44
set_attribute -type integer [get_cells cu0_mem1_mem_reg_9__6_]                 \
pwr_cg_gating_group 43
set_attribute -type integer [get_cells cu0_mem1_mem_reg_10__6_]                \
pwr_cg_gating_group 42
set_attribute -type integer [get_cells cu0_mem1_mem_reg_12__6_]                \
pwr_cg_gating_group 40
set_attribute -type integer [get_cells cu0_mem1_mem_reg_14__6_]                \
pwr_cg_gating_group 38
set_attribute -type integer [get_cells cu0_mem1_mem_reg_15__6_]                \
pwr_cg_gating_group 37
set_attribute -type integer [get_cells cu1_mem0_mem_reg_1__6_]                 \
pwr_cg_gating_group 69
set_attribute -type integer [get_cells cu1_mem0_mem_reg_2__6_]                 \
pwr_cg_gating_group 68
set_attribute -type integer [get_cells cu1_mem0_mem_reg_3__6_]                 \
pwr_cg_gating_group 67
set_attribute -type integer [get_cells cu1_mem0_mem_reg_4__6_]                 \
pwr_cg_gating_group 66
set_attribute -type integer [get_cells cu1_mem0_mem_reg_5__6_]                 \
pwr_cg_gating_group 65
set_attribute -type integer [get_cells cu1_mem0_mem_reg_6__6_]                 \
pwr_cg_gating_group 64
set_attribute -type integer [get_cells cu1_mem0_mem_reg_7__6_]                 \
pwr_cg_gating_group 63
set_attribute -type integer [get_cells cu1_mem0_mem_reg_8__6_]                 \
pwr_cg_gating_group 62
set_attribute -type integer [get_cells cu1_mem0_mem_reg_9__6_]                 \
pwr_cg_gating_group 61
set_attribute -type integer [get_cells cu1_mem0_mem_reg_10__6_]                \
pwr_cg_gating_group 60
set_attribute -type integer [get_cells cu1_mem0_mem_reg_12__6_]                \
pwr_cg_gating_group 58
set_attribute -type integer [get_cells cu1_mem0_mem_reg_14__6_]                \
pwr_cg_gating_group 56
set_attribute -type integer [get_cells cu1_mem0_mem_reg_15__6_]                \
pwr_cg_gating_group 55
set_attribute -type integer [get_cells cu1_mem1_mem_reg_1__6_]                 \
pwr_cg_gating_group 69
set_attribute -type integer [get_cells cu1_mem1_mem_reg_2__6_]                 \
pwr_cg_gating_group 68
set_attribute -type integer [get_cells cu1_mem1_mem_reg_3__6_]                 \
pwr_cg_gating_group 67
set_attribute -type integer [get_cells cu1_mem1_mem_reg_4__6_]                 \
pwr_cg_gating_group 66
set_attribute -type integer [get_cells cu1_mem1_mem_reg_5__6_]                 \
pwr_cg_gating_group 65
set_attribute -type integer [get_cells cu1_mem1_mem_reg_6__6_]                 \
pwr_cg_gating_group 64
set_attribute -type integer [get_cells cu1_mem1_mem_reg_7__6_]                 \
pwr_cg_gating_group 63
set_attribute -type integer [get_cells cu1_mem1_mem_reg_8__6_]                 \
pwr_cg_gating_group 62
set_attribute -type integer [get_cells cu1_mem1_mem_reg_9__6_]                 \
pwr_cg_gating_group 61
set_attribute -type integer [get_cells cu1_mem1_mem_reg_10__6_]                \
pwr_cg_gating_group 60
set_attribute -type integer [get_cells cu1_mem1_mem_reg_12__6_]                \
pwr_cg_gating_group 58
set_attribute -type integer [get_cells cu1_mem1_mem_reg_14__6_]                \
pwr_cg_gating_group 56
set_attribute -type integer [get_cells cu1_mem1_mem_reg_15__6_]                \
pwr_cg_gating_group 55
set_attribute -type integer [get_cells cu1_RegisterBlock_FF_1_ff_reg_3_]       \
pwr_cg_gating_group 119
set_attribute -type integer [get_cells cu1_RegisterBlock_FF_1_ff_reg_5_]       \
pwr_cg_gating_group 119
set_attribute -type integer [get_cells cu0_RegisterBlock_FF_1_ff_reg_5_]       \
pwr_cg_gating_group 119
set_attribute -type integer [get_cells cu0_RegisterBlock_FF_1_ff_reg_3_]       \
pwr_cg_gating_group 119
set_attribute -type integer [get_cells cu1_RegisterBlock_FF_1_ff_reg_4_]       \
pwr_cg_gating_group 119
set_attribute -type integer [get_cells cu0_RegisterBlock_FF_1_ff_reg_4_]       \
pwr_cg_gating_group 119
set_attribute -type integer [get_cells cu0_mem0_mem_reg_1__5_]                 \
pwr_cg_gating_group 51
set_attribute -type integer [get_cells cu0_mem0_mem_reg_2__5_]                 \
pwr_cg_gating_group 50
set_attribute -type integer [get_cells cu0_mem0_mem_reg_3__5_]                 \
pwr_cg_gating_group 49
set_attribute -type integer [get_cells cu0_mem0_mem_reg_4__5_]                 \
pwr_cg_gating_group 48
set_attribute -type integer [get_cells cu0_mem0_mem_reg_5__5_]                 \
pwr_cg_gating_group 47
set_attribute -type integer [get_cells cu0_mem0_mem_reg_6__5_]                 \
pwr_cg_gating_group 46
set_attribute -type integer [get_cells cu0_mem0_mem_reg_7__5_]                 \
pwr_cg_gating_group 45
set_attribute -type integer [get_cells cu0_mem0_mem_reg_8__5_]                 \
pwr_cg_gating_group 44
set_attribute -type integer [get_cells cu0_mem0_mem_reg_9__5_]                 \
pwr_cg_gating_group 43
set_attribute -type integer [get_cells cu0_mem0_mem_reg_10__5_]                \
pwr_cg_gating_group 42
set_attribute -type integer [get_cells cu0_mem0_mem_reg_12__5_]                \
pwr_cg_gating_group 40
set_attribute -type integer [get_cells cu0_mem0_mem_reg_14__5_]                \
pwr_cg_gating_group 38
set_attribute -type integer [get_cells cu0_mem0_mem_reg_15__5_]                \
pwr_cg_gating_group 37
set_attribute -type integer [get_cells cu0_mem1_mem_reg_1__5_]                 \
pwr_cg_gating_group 51
set_attribute -type integer [get_cells cu0_mem1_mem_reg_2__5_]                 \
pwr_cg_gating_group 50
set_attribute -type integer [get_cells cu0_mem1_mem_reg_3__5_]                 \
pwr_cg_gating_group 49
set_attribute -type integer [get_cells cu0_mem1_mem_reg_4__5_]                 \
pwr_cg_gating_group 48
set_attribute -type integer [get_cells cu0_mem1_mem_reg_5__5_]                 \
pwr_cg_gating_group 47
set_attribute -type integer [get_cells cu0_mem1_mem_reg_6__5_]                 \
pwr_cg_gating_group 46
set_attribute -type integer [get_cells cu0_mem1_mem_reg_7__5_]                 \
pwr_cg_gating_group 45
set_attribute -type integer [get_cells cu0_mem1_mem_reg_8__5_]                 \
pwr_cg_gating_group 44
set_attribute -type integer [get_cells cu0_mem1_mem_reg_9__5_]                 \
pwr_cg_gating_group 43
set_attribute -type integer [get_cells cu0_mem1_mem_reg_10__5_]                \
pwr_cg_gating_group 42
set_attribute -type integer [get_cells cu0_mem1_mem_reg_12__5_]                \
pwr_cg_gating_group 40
set_attribute -type integer [get_cells cu0_mem1_mem_reg_14__5_]                \
pwr_cg_gating_group 38
set_attribute -type integer [get_cells cu0_mem1_mem_reg_15__5_]                \
pwr_cg_gating_group 37
set_attribute -type integer [get_cells cu1_mem0_mem_reg_1__5_]                 \
pwr_cg_gating_group 69
set_attribute -type integer [get_cells cu1_mem0_mem_reg_2__5_]                 \
pwr_cg_gating_group 68
set_attribute -type integer [get_cells cu1_mem0_mem_reg_3__5_]                 \
pwr_cg_gating_group 67
set_attribute -type integer [get_cells cu1_mem0_mem_reg_4__5_]                 \
pwr_cg_gating_group 66
set_attribute -type integer [get_cells cu1_mem0_mem_reg_5__5_]                 \
pwr_cg_gating_group 65
set_attribute -type integer [get_cells cu1_mem0_mem_reg_6__5_]                 \
pwr_cg_gating_group 64
set_attribute -type integer [get_cells cu1_mem0_mem_reg_7__5_]                 \
pwr_cg_gating_group 63
set_attribute -type integer [get_cells cu1_mem0_mem_reg_8__5_]                 \
pwr_cg_gating_group 62
set_attribute -type integer [get_cells cu1_mem0_mem_reg_9__5_]                 \
pwr_cg_gating_group 61
set_attribute -type integer [get_cells cu1_mem0_mem_reg_10__5_]                \
pwr_cg_gating_group 60
set_attribute -type integer [get_cells cu1_mem0_mem_reg_12__5_]                \
pwr_cg_gating_group 58
set_attribute -type integer [get_cells cu1_mem0_mem_reg_14__5_]                \
pwr_cg_gating_group 56
set_attribute -type integer [get_cells cu1_mem0_mem_reg_15__5_]                \
pwr_cg_gating_group 55
set_attribute -type integer [get_cells cu1_mem1_mem_reg_1__5_]                 \
pwr_cg_gating_group 69
set_attribute -type integer [get_cells cu1_mem1_mem_reg_2__5_]                 \
pwr_cg_gating_group 68
set_attribute -type integer [get_cells cu1_mem1_mem_reg_3__5_]                 \
pwr_cg_gating_group 67
set_attribute -type integer [get_cells cu1_mem1_mem_reg_4__5_]                 \
pwr_cg_gating_group 66
set_attribute -type integer [get_cells cu1_mem1_mem_reg_5__5_]                 \
pwr_cg_gating_group 65
set_attribute -type integer [get_cells cu1_mem1_mem_reg_6__5_]                 \
pwr_cg_gating_group 64
set_attribute -type integer [get_cells cu1_mem1_mem_reg_7__5_]                 \
pwr_cg_gating_group 63
set_attribute -type integer [get_cells cu1_mem1_mem_reg_8__5_]                 \
pwr_cg_gating_group 62
set_attribute -type integer [get_cells cu1_mem1_mem_reg_9__5_]                 \
pwr_cg_gating_group 61
set_attribute -type integer [get_cells cu1_mem1_mem_reg_10__5_]                \
pwr_cg_gating_group 60
set_attribute -type integer [get_cells cu1_mem1_mem_reg_12__5_]                \
pwr_cg_gating_group 58
set_attribute -type integer [get_cells cu1_mem1_mem_reg_14__5_]                \
pwr_cg_gating_group 56
set_attribute -type integer [get_cells cu1_mem1_mem_reg_15__5_]                \
pwr_cg_gating_group 55
set_attribute -type integer [get_cells cu0_mem0_mem_reg_1__4_]                 \
pwr_cg_gating_group 51
set_attribute -type integer [get_cells cu0_mem0_mem_reg_2__4_]                 \
pwr_cg_gating_group 50
set_attribute -type integer [get_cells cu0_mem0_mem_reg_3__4_]                 \
pwr_cg_gating_group 49
set_attribute -type integer [get_cells cu0_mem0_mem_reg_4__4_]                 \
pwr_cg_gating_group 48
set_attribute -type integer [get_cells cu0_mem0_mem_reg_5__4_]                 \
pwr_cg_gating_group 47
set_attribute -type integer [get_cells cu0_mem0_mem_reg_6__4_]                 \
pwr_cg_gating_group 46
set_attribute -type integer [get_cells cu0_mem0_mem_reg_7__4_]                 \
pwr_cg_gating_group 45
set_attribute -type integer [get_cells cu0_mem0_mem_reg_8__4_]                 \
pwr_cg_gating_group 44
set_attribute -type integer [get_cells cu0_mem0_mem_reg_9__4_]                 \
pwr_cg_gating_group 43
set_attribute -type integer [get_cells cu0_mem0_mem_reg_10__4_]                \
pwr_cg_gating_group 42
set_attribute -type integer [get_cells cu0_mem0_mem_reg_12__4_]                \
pwr_cg_gating_group 40
set_attribute -type integer [get_cells cu0_mem0_mem_reg_14__4_]                \
pwr_cg_gating_group 38
set_attribute -type integer [get_cells cu0_mem0_mem_reg_15__4_]                \
pwr_cg_gating_group 37
set_attribute -type integer [get_cells cu0_mem1_mem_reg_1__4_]                 \
pwr_cg_gating_group 51
set_attribute -type integer [get_cells cu0_mem1_mem_reg_2__4_]                 \
pwr_cg_gating_group 50
set_attribute -type integer [get_cells cu0_mem1_mem_reg_3__4_]                 \
pwr_cg_gating_group 49
set_attribute -type integer [get_cells cu0_mem1_mem_reg_4__4_]                 \
pwr_cg_gating_group 48
set_attribute -type integer [get_cells cu0_mem1_mem_reg_5__4_]                 \
pwr_cg_gating_group 47
set_attribute -type integer [get_cells cu0_mem1_mem_reg_6__4_]                 \
pwr_cg_gating_group 46
set_attribute -type integer [get_cells cu0_mem1_mem_reg_7__4_]                 \
pwr_cg_gating_group 45
set_attribute -type integer [get_cells cu0_mem1_mem_reg_8__4_]                 \
pwr_cg_gating_group 44
set_attribute -type integer [get_cells cu0_mem1_mem_reg_9__4_]                 \
pwr_cg_gating_group 43
set_attribute -type integer [get_cells cu0_mem1_mem_reg_10__4_]                \
pwr_cg_gating_group 42
set_attribute -type integer [get_cells cu0_mem1_mem_reg_12__4_]                \
pwr_cg_gating_group 40
set_attribute -type integer [get_cells cu0_mem1_mem_reg_14__4_]                \
pwr_cg_gating_group 38
set_attribute -type integer [get_cells cu0_mem1_mem_reg_15__4_]                \
pwr_cg_gating_group 37
set_attribute -type integer [get_cells cu1_mem0_mem_reg_1__4_]                 \
pwr_cg_gating_group 69
set_attribute -type integer [get_cells cu1_mem0_mem_reg_2__4_]                 \
pwr_cg_gating_group 68
set_attribute -type integer [get_cells cu1_mem0_mem_reg_3__4_]                 \
pwr_cg_gating_group 67
set_attribute -type integer [get_cells cu1_mem0_mem_reg_4__4_]                 \
pwr_cg_gating_group 66
set_attribute -type integer [get_cells cu1_mem0_mem_reg_5__4_]                 \
pwr_cg_gating_group 65
set_attribute -type integer [get_cells cu1_mem0_mem_reg_6__4_]                 \
pwr_cg_gating_group 64
set_attribute -type integer [get_cells cu1_mem0_mem_reg_7__4_]                 \
pwr_cg_gating_group 63
set_attribute -type integer [get_cells cu1_mem0_mem_reg_8__4_]                 \
pwr_cg_gating_group 62
set_attribute -type integer [get_cells cu1_mem0_mem_reg_9__4_]                 \
pwr_cg_gating_group 61
set_attribute -type integer [get_cells cu1_mem0_mem_reg_10__4_]                \
pwr_cg_gating_group 60
set_attribute -type integer [get_cells cu1_mem0_mem_reg_12__4_]                \
pwr_cg_gating_group 58
set_attribute -type integer [get_cells cu1_mem0_mem_reg_14__4_]                \
pwr_cg_gating_group 56
set_attribute -type integer [get_cells cu1_mem0_mem_reg_15__4_]                \
pwr_cg_gating_group 55
set_attribute -type integer [get_cells cu1_mem1_mem_reg_1__4_]                 \
pwr_cg_gating_group 69
set_attribute -type integer [get_cells cu1_mem1_mem_reg_2__4_]                 \
pwr_cg_gating_group 68
set_attribute -type integer [get_cells cu1_mem1_mem_reg_3__4_]                 \
pwr_cg_gating_group 67
set_attribute -type integer [get_cells cu1_mem1_mem_reg_4__4_]                 \
pwr_cg_gating_group 66
set_attribute -type integer [get_cells cu1_mem1_mem_reg_5__4_]                 \
pwr_cg_gating_group 65
set_attribute -type integer [get_cells cu1_mem1_mem_reg_6__4_]                 \
pwr_cg_gating_group 64
set_attribute -type integer [get_cells cu1_mem1_mem_reg_7__4_]                 \
pwr_cg_gating_group 63
set_attribute -type integer [get_cells cu1_mem1_mem_reg_8__4_]                 \
pwr_cg_gating_group 62
set_attribute -type integer [get_cells cu1_mem1_mem_reg_9__4_]                 \
pwr_cg_gating_group 61
set_attribute -type integer [get_cells cu1_mem1_mem_reg_10__4_]                \
pwr_cg_gating_group 60
set_attribute -type integer [get_cells cu1_mem1_mem_reg_12__4_]                \
pwr_cg_gating_group 58
set_attribute -type integer [get_cells cu1_mem1_mem_reg_14__4_]                \
pwr_cg_gating_group 56
set_attribute -type integer [get_cells cu1_mem1_mem_reg_15__4_]                \
pwr_cg_gating_group 55
set_attribute -type integer [get_cells cu1_RegisterBlock_FF_1_ff_reg_2_]       \
pwr_cg_gating_group 119
set_attribute -type integer [get_cells cu0_RegisterBlock_FF_1_ff_reg_2_]       \
pwr_cg_gating_group 119
set_attribute -type integer [get_cells cu0_mem0_mem_reg_1__3_]                 \
pwr_cg_gating_group 51
set_attribute -type integer [get_cells cu0_mem0_mem_reg_2__3_]                 \
pwr_cg_gating_group 50
set_attribute -type integer [get_cells cu0_mem0_mem_reg_3__3_]                 \
pwr_cg_gating_group 49
set_attribute -type integer [get_cells cu0_mem0_mem_reg_4__3_]                 \
pwr_cg_gating_group 48
set_attribute -type integer [get_cells cu0_mem0_mem_reg_5__3_]                 \
pwr_cg_gating_group 47
set_attribute -type integer [get_cells cu0_mem0_mem_reg_6__3_]                 \
pwr_cg_gating_group 46
set_attribute -type integer [get_cells cu0_mem0_mem_reg_7__3_]                 \
pwr_cg_gating_group 45
set_attribute -type integer [get_cells cu0_mem0_mem_reg_8__3_]                 \
pwr_cg_gating_group 44
set_attribute -type integer [get_cells cu0_mem0_mem_reg_9__3_]                 \
pwr_cg_gating_group 43
set_attribute -type integer [get_cells cu0_mem0_mem_reg_10__3_]                \
pwr_cg_gating_group 42
set_attribute -type integer [get_cells cu0_mem0_mem_reg_12__3_]                \
pwr_cg_gating_group 40
set_attribute -type integer [get_cells cu0_mem0_mem_reg_14__3_]                \
pwr_cg_gating_group 38
set_attribute -type integer [get_cells cu0_mem0_mem_reg_15__3_]                \
pwr_cg_gating_group 37
set_attribute -type integer [get_cells cu0_mem1_mem_reg_1__3_]                 \
pwr_cg_gating_group 51
set_attribute -type integer [get_cells cu0_mem1_mem_reg_2__3_]                 \
pwr_cg_gating_group 50
set_attribute -type integer [get_cells cu0_mem1_mem_reg_3__3_]                 \
pwr_cg_gating_group 49
set_attribute -type integer [get_cells cu0_mem1_mem_reg_4__3_]                 \
pwr_cg_gating_group 48
set_attribute -type integer [get_cells cu0_mem1_mem_reg_5__3_]                 \
pwr_cg_gating_group 47
set_attribute -type integer [get_cells cu0_mem1_mem_reg_6__3_]                 \
pwr_cg_gating_group 46
set_attribute -type integer [get_cells cu0_mem1_mem_reg_7__3_]                 \
pwr_cg_gating_group 45
set_attribute -type integer [get_cells cu0_mem1_mem_reg_8__3_]                 \
pwr_cg_gating_group 44
set_attribute -type integer [get_cells cu0_mem1_mem_reg_9__3_]                 \
pwr_cg_gating_group 43
set_attribute -type integer [get_cells cu0_mem1_mem_reg_10__3_]                \
pwr_cg_gating_group 42
set_attribute -type integer [get_cells cu0_mem1_mem_reg_12__3_]                \
pwr_cg_gating_group 40
set_attribute -type integer [get_cells cu0_mem1_mem_reg_14__3_]                \
pwr_cg_gating_group 38
set_attribute -type integer [get_cells cu0_mem1_mem_reg_15__3_]                \
pwr_cg_gating_group 37
set_attribute -type integer [get_cells cu1_mem0_mem_reg_1__3_]                 \
pwr_cg_gating_group 69
set_attribute -type integer [get_cells cu1_mem0_mem_reg_2__3_]                 \
pwr_cg_gating_group 68
set_attribute -type integer [get_cells cu1_mem0_mem_reg_3__3_]                 \
pwr_cg_gating_group 67
set_attribute -type integer [get_cells cu1_mem0_mem_reg_4__3_]                 \
pwr_cg_gating_group 66
set_attribute -type integer [get_cells cu1_mem0_mem_reg_5__3_]                 \
pwr_cg_gating_group 65
set_attribute -type integer [get_cells cu1_mem0_mem_reg_6__3_]                 \
pwr_cg_gating_group 64
set_attribute -type integer [get_cells cu1_mem0_mem_reg_7__3_]                 \
pwr_cg_gating_group 63
set_attribute -type integer [get_cells cu1_mem0_mem_reg_8__3_]                 \
pwr_cg_gating_group 62
set_attribute -type integer [get_cells cu1_mem0_mem_reg_9__3_]                 \
pwr_cg_gating_group 61
set_attribute -type integer [get_cells cu1_mem0_mem_reg_10__3_]                \
pwr_cg_gating_group 60
set_attribute -type integer [get_cells cu1_mem0_mem_reg_12__3_]                \
pwr_cg_gating_group 58
set_attribute -type integer [get_cells cu1_mem0_mem_reg_14__3_]                \
pwr_cg_gating_group 56
set_attribute -type integer [get_cells cu1_mem0_mem_reg_15__3_]                \
pwr_cg_gating_group 55
set_attribute -type integer [get_cells cu1_mem1_mem_reg_1__3_]                 \
pwr_cg_gating_group 69
set_attribute -type integer [get_cells cu1_mem1_mem_reg_2__3_]                 \
pwr_cg_gating_group 68
set_attribute -type integer [get_cells cu1_mem1_mem_reg_3__3_]                 \
pwr_cg_gating_group 67
set_attribute -type integer [get_cells cu1_mem1_mem_reg_4__3_]                 \
pwr_cg_gating_group 66
set_attribute -type integer [get_cells cu1_mem1_mem_reg_5__3_]                 \
pwr_cg_gating_group 65
set_attribute -type integer [get_cells cu1_mem1_mem_reg_6__3_]                 \
pwr_cg_gating_group 64
set_attribute -type integer [get_cells cu1_mem1_mem_reg_7__3_]                 \
pwr_cg_gating_group 63
set_attribute -type integer [get_cells cu1_mem1_mem_reg_8__3_]                 \
pwr_cg_gating_group 62
set_attribute -type integer [get_cells cu1_mem1_mem_reg_9__3_]                 \
pwr_cg_gating_group 61
set_attribute -type integer [get_cells cu1_mem1_mem_reg_10__3_]                \
pwr_cg_gating_group 60
set_attribute -type integer [get_cells cu1_mem1_mem_reg_12__3_]                \
pwr_cg_gating_group 58
set_attribute -type integer [get_cells cu1_mem1_mem_reg_14__3_]                \
pwr_cg_gating_group 56
set_attribute -type integer [get_cells cu1_mem1_mem_reg_15__3_]                \
pwr_cg_gating_group 55
set_attribute -type integer [get_cells cu0_mem0_mem_reg_1__2_]                 \
pwr_cg_gating_group 51
set_attribute -type integer [get_cells cu0_mem0_mem_reg_2__2_]                 \
pwr_cg_gating_group 50
set_attribute -type integer [get_cells cu0_mem0_mem_reg_3__2_]                 \
pwr_cg_gating_group 49
set_attribute -type integer [get_cells cu0_mem0_mem_reg_4__2_]                 \
pwr_cg_gating_group 48
set_attribute -type integer [get_cells cu0_mem0_mem_reg_5__2_]                 \
pwr_cg_gating_group 47
set_attribute -type integer [get_cells cu0_mem0_mem_reg_6__2_]                 \
pwr_cg_gating_group 46
set_attribute -type integer [get_cells cu0_mem0_mem_reg_7__2_]                 \
pwr_cg_gating_group 45
set_attribute -type integer [get_cells cu0_mem0_mem_reg_8__2_]                 \
pwr_cg_gating_group 44
set_attribute -type integer [get_cells cu0_mem0_mem_reg_9__2_]                 \
pwr_cg_gating_group 43
set_attribute -type integer [get_cells cu0_mem0_mem_reg_10__2_]                \
pwr_cg_gating_group 42
set_attribute -type integer [get_cells cu0_mem0_mem_reg_12__2_]                \
pwr_cg_gating_group 40
set_attribute -type integer [get_cells cu0_mem0_mem_reg_14__2_]                \
pwr_cg_gating_group 38
set_attribute -type integer [get_cells cu0_mem0_mem_reg_15__2_]                \
pwr_cg_gating_group 37
set_attribute -type integer [get_cells cu0_mem1_mem_reg_1__2_]                 \
pwr_cg_gating_group 51
set_attribute -type integer [get_cells cu0_mem1_mem_reg_2__2_]                 \
pwr_cg_gating_group 50
set_attribute -type integer [get_cells cu0_mem1_mem_reg_3__2_]                 \
pwr_cg_gating_group 49
set_attribute -type integer [get_cells cu0_mem1_mem_reg_4__2_]                 \
pwr_cg_gating_group 48
set_attribute -type integer [get_cells cu0_mem1_mem_reg_5__2_]                 \
pwr_cg_gating_group 47
set_attribute -type integer [get_cells cu0_mem1_mem_reg_6__2_]                 \
pwr_cg_gating_group 46
set_attribute -type integer [get_cells cu0_mem1_mem_reg_7__2_]                 \
pwr_cg_gating_group 45
set_attribute -type integer [get_cells cu0_mem1_mem_reg_8__2_]                 \
pwr_cg_gating_group 44
set_attribute -type integer [get_cells cu0_mem1_mem_reg_9__2_]                 \
pwr_cg_gating_group 43
set_attribute -type integer [get_cells cu0_mem1_mem_reg_10__2_]                \
pwr_cg_gating_group 42
set_attribute -type integer [get_cells cu0_mem1_mem_reg_12__2_]                \
pwr_cg_gating_group 40
set_attribute -type integer [get_cells cu0_mem1_mem_reg_14__2_]                \
pwr_cg_gating_group 38
set_attribute -type integer [get_cells cu0_mem1_mem_reg_15__2_]                \
pwr_cg_gating_group 37
set_attribute -type integer [get_cells cu1_mem0_mem_reg_1__2_]                 \
pwr_cg_gating_group 69
set_attribute -type integer [get_cells cu1_mem0_mem_reg_2__2_]                 \
pwr_cg_gating_group 68
set_attribute -type integer [get_cells cu1_mem0_mem_reg_3__2_]                 \
pwr_cg_gating_group 67
set_attribute -type integer [get_cells cu1_mem0_mem_reg_4__2_]                 \
pwr_cg_gating_group 66
set_attribute -type integer [get_cells cu1_mem0_mem_reg_5__2_]                 \
pwr_cg_gating_group 65
set_attribute -type integer [get_cells cu1_mem0_mem_reg_6__2_]                 \
pwr_cg_gating_group 64
set_attribute -type integer [get_cells cu1_mem0_mem_reg_7__2_]                 \
pwr_cg_gating_group 63
set_attribute -type integer [get_cells cu1_mem0_mem_reg_8__2_]                 \
pwr_cg_gating_group 62
set_attribute -type integer [get_cells cu1_mem0_mem_reg_9__2_]                 \
pwr_cg_gating_group 61
set_attribute -type integer [get_cells cu1_mem0_mem_reg_10__2_]                \
pwr_cg_gating_group 60
set_attribute -type integer [get_cells cu1_mem0_mem_reg_12__2_]                \
pwr_cg_gating_group 58
set_attribute -type integer [get_cells cu1_mem0_mem_reg_14__2_]                \
pwr_cg_gating_group 56
set_attribute -type integer [get_cells cu1_mem0_mem_reg_15__2_]                \
pwr_cg_gating_group 55
set_attribute -type integer [get_cells cu1_mem1_mem_reg_1__2_]                 \
pwr_cg_gating_group 69
set_attribute -type integer [get_cells cu1_mem1_mem_reg_2__2_]                 \
pwr_cg_gating_group 68
set_attribute -type integer [get_cells cu1_mem1_mem_reg_3__2_]                 \
pwr_cg_gating_group 67
set_attribute -type integer [get_cells cu1_mem1_mem_reg_4__2_]                 \
pwr_cg_gating_group 66
set_attribute -type integer [get_cells cu1_mem1_mem_reg_5__2_]                 \
pwr_cg_gating_group 65
set_attribute -type integer [get_cells cu1_mem1_mem_reg_6__2_]                 \
pwr_cg_gating_group 64
set_attribute -type integer [get_cells cu1_mem1_mem_reg_7__2_]                 \
pwr_cg_gating_group 63
set_attribute -type integer [get_cells cu1_mem1_mem_reg_8__2_]                 \
pwr_cg_gating_group 62
set_attribute -type integer [get_cells cu1_mem1_mem_reg_9__2_]                 \
pwr_cg_gating_group 61
set_attribute -type integer [get_cells cu1_mem1_mem_reg_10__2_]                \
pwr_cg_gating_group 60
set_attribute -type integer [get_cells cu1_mem1_mem_reg_12__2_]                \
pwr_cg_gating_group 58
set_attribute -type integer [get_cells cu1_mem1_mem_reg_14__2_]                \
pwr_cg_gating_group 56
set_attribute -type integer [get_cells cu1_mem1_mem_reg_15__2_]                \
pwr_cg_gating_group 55
set_attribute -type integer [get_cells cu0_RegisterBlock_FF_1_ff_reg_1_]       \
pwr_cg_gating_group 119
set_attribute -type integer [get_cells cu1_RegisterBlock_FF_1_ff_reg_1_]       \
pwr_cg_gating_group 119
set_attribute -type integer [get_cells cu0_mem0_mem_reg_1__1_]                 \
pwr_cg_gating_group 51
set_attribute -type integer [get_cells cu0_mem0_mem_reg_2__1_]                 \
pwr_cg_gating_group 50
set_attribute -type integer [get_cells cu0_mem0_mem_reg_3__1_]                 \
pwr_cg_gating_group 49
set_attribute -type integer [get_cells cu0_mem0_mem_reg_4__1_]                 \
pwr_cg_gating_group 48
set_attribute -type integer [get_cells cu0_mem0_mem_reg_5__1_]                 \
pwr_cg_gating_group 47
set_attribute -type integer [get_cells cu0_mem0_mem_reg_6__1_]                 \
pwr_cg_gating_group 46
set_attribute -type integer [get_cells cu0_mem0_mem_reg_7__1_]                 \
pwr_cg_gating_group 45
set_attribute -type integer [get_cells cu0_mem0_mem_reg_8__1_]                 \
pwr_cg_gating_group 44
set_attribute -type integer [get_cells cu0_mem0_mem_reg_9__1_]                 \
pwr_cg_gating_group 43
set_attribute -type integer [get_cells cu0_mem0_mem_reg_10__1_]                \
pwr_cg_gating_group 42
set_attribute -type integer [get_cells cu0_mem0_mem_reg_12__1_]                \
pwr_cg_gating_group 40
set_attribute -type integer [get_cells cu0_mem0_mem_reg_14__1_]                \
pwr_cg_gating_group 38
set_attribute -type integer [get_cells cu0_mem0_mem_reg_15__1_]                \
pwr_cg_gating_group 37
set_attribute -type integer [get_cells cu0_mem1_mem_reg_1__1_]                 \
pwr_cg_gating_group 51
set_attribute -type integer [get_cells cu0_mem1_mem_reg_2__1_]                 \
pwr_cg_gating_group 50
set_attribute -type integer [get_cells cu0_mem1_mem_reg_3__1_]                 \
pwr_cg_gating_group 49
set_attribute -type integer [get_cells cu0_mem1_mem_reg_4__1_]                 \
pwr_cg_gating_group 48
set_attribute -type integer [get_cells cu0_mem1_mem_reg_5__1_]                 \
pwr_cg_gating_group 47
set_attribute -type integer [get_cells cu0_mem1_mem_reg_6__1_]                 \
pwr_cg_gating_group 46
set_attribute -type integer [get_cells cu0_mem1_mem_reg_7__1_]                 \
pwr_cg_gating_group 45
set_attribute -type integer [get_cells cu0_mem1_mem_reg_8__1_]                 \
pwr_cg_gating_group 44
set_attribute -type integer [get_cells cu0_mem1_mem_reg_9__1_]                 \
pwr_cg_gating_group 43
set_attribute -type integer [get_cells cu0_mem1_mem_reg_10__1_]                \
pwr_cg_gating_group 42
set_attribute -type integer [get_cells cu0_mem1_mem_reg_12__1_]                \
pwr_cg_gating_group 40
set_attribute -type integer [get_cells cu0_mem1_mem_reg_14__1_]                \
pwr_cg_gating_group 38
set_attribute -type integer [get_cells cu0_mem1_mem_reg_15__1_]                \
pwr_cg_gating_group 37
set_attribute -type integer [get_cells cu1_mem0_mem_reg_1__1_]                 \
pwr_cg_gating_group 69
set_attribute -type integer [get_cells cu1_mem0_mem_reg_2__1_]                 \
pwr_cg_gating_group 68
set_attribute -type integer [get_cells cu1_mem0_mem_reg_3__1_]                 \
pwr_cg_gating_group 67
set_attribute -type integer [get_cells cu1_mem0_mem_reg_4__1_]                 \
pwr_cg_gating_group 66
set_attribute -type integer [get_cells cu1_mem0_mem_reg_5__1_]                 \
pwr_cg_gating_group 65
set_attribute -type integer [get_cells cu1_mem0_mem_reg_6__1_]                 \
pwr_cg_gating_group 64
set_attribute -type integer [get_cells cu1_mem0_mem_reg_7__1_]                 \
pwr_cg_gating_group 63
set_attribute -type integer [get_cells cu1_mem0_mem_reg_8__1_]                 \
pwr_cg_gating_group 62
set_attribute -type integer [get_cells cu1_mem0_mem_reg_9__1_]                 \
pwr_cg_gating_group 61
set_attribute -type integer [get_cells cu1_mem0_mem_reg_10__1_]                \
pwr_cg_gating_group 60
set_attribute -type integer [get_cells cu1_mem0_mem_reg_12__1_]                \
pwr_cg_gating_group 58
set_attribute -type integer [get_cells cu1_mem0_mem_reg_14__1_]                \
pwr_cg_gating_group 56
set_attribute -type integer [get_cells cu1_mem0_mem_reg_15__1_]                \
pwr_cg_gating_group 55
set_attribute -type integer [get_cells cu1_mem1_mem_reg_1__1_]                 \
pwr_cg_gating_group 69
set_attribute -type integer [get_cells cu1_mem1_mem_reg_2__1_]                 \
pwr_cg_gating_group 68
set_attribute -type integer [get_cells cu1_mem1_mem_reg_3__1_]                 \
pwr_cg_gating_group 67
set_attribute -type integer [get_cells cu1_mem1_mem_reg_4__1_]                 \
pwr_cg_gating_group 66
set_attribute -type integer [get_cells cu1_mem1_mem_reg_5__1_]                 \
pwr_cg_gating_group 65
set_attribute -type integer [get_cells cu1_mem1_mem_reg_6__1_]                 \
pwr_cg_gating_group 64
set_attribute -type integer [get_cells cu1_mem1_mem_reg_7__1_]                 \
pwr_cg_gating_group 63
set_attribute -type integer [get_cells cu1_mem1_mem_reg_8__1_]                 \
pwr_cg_gating_group 62
set_attribute -type integer [get_cells cu1_mem1_mem_reg_9__1_]                 \
pwr_cg_gating_group 61
set_attribute -type integer [get_cells cu1_mem1_mem_reg_10__1_]                \
pwr_cg_gating_group 60
set_attribute -type integer [get_cells cu1_mem1_mem_reg_12__1_]                \
pwr_cg_gating_group 58
set_attribute -type integer [get_cells cu1_mem1_mem_reg_14__1_]                \
pwr_cg_gating_group 56
set_attribute -type integer [get_cells cu1_mem1_mem_reg_15__1_]                \
pwr_cg_gating_group 55
set_attribute -type integer [get_cells cu0_RegisterBlock_FF_1_ff_reg_6_]       \
pwr_cg_gating_group 119
set_attribute -type integer [get_cells cu0_RegisterBlock_FF_ff_reg_7_]         \
pwr_cg_gating_group 119
set_attribute -type integer [get_cells cu0_RegisterBlock_FF_1_ff_reg_7_]       \
pwr_cg_gating_group 119
set_attribute -type integer [get_cells cu0_mem0_mem_reg_1__0_]                 \
pwr_cg_gating_group 51
set_attribute -type integer [get_cells cu0_mem0_mem_reg_2__0_]                 \
pwr_cg_gating_group 50
set_attribute -type integer [get_cells cu0_mem0_mem_reg_3__0_]                 \
pwr_cg_gating_group 49
set_attribute -type integer [get_cells cu0_mem0_mem_reg_4__0_]                 \
pwr_cg_gating_group 48
set_attribute -type integer [get_cells cu0_mem0_mem_reg_5__0_]                 \
pwr_cg_gating_group 47
set_attribute -type integer [get_cells cu0_mem0_mem_reg_6__0_]                 \
pwr_cg_gating_group 46
set_attribute -type integer [get_cells cu0_mem0_mem_reg_7__0_]                 \
pwr_cg_gating_group 45
set_attribute -type integer [get_cells cu0_mem0_mem_reg_8__0_]                 \
pwr_cg_gating_group 44
set_attribute -type integer [get_cells cu0_mem0_mem_reg_9__0_]                 \
pwr_cg_gating_group 43
set_attribute -type integer [get_cells cu0_mem0_mem_reg_10__0_]                \
pwr_cg_gating_group 42
set_attribute -type integer [get_cells cu0_mem0_mem_reg_12__0_]                \
pwr_cg_gating_group 40
set_attribute -type integer [get_cells cu0_mem0_mem_reg_14__0_]                \
pwr_cg_gating_group 38
set_attribute -type integer [get_cells cu0_mem0_mem_reg_15__0_]                \
pwr_cg_gating_group 37
set_attribute -type integer [get_cells cu0_mem1_mem_reg_1__0_]                 \
pwr_cg_gating_group 51
set_attribute -type integer [get_cells cu0_mem1_mem_reg_2__0_]                 \
pwr_cg_gating_group 50
set_attribute -type integer [get_cells cu0_mem1_mem_reg_3__0_]                 \
pwr_cg_gating_group 49
set_attribute -type integer [get_cells cu0_mem1_mem_reg_4__0_]                 \
pwr_cg_gating_group 48
set_attribute -type integer [get_cells cu0_mem1_mem_reg_5__0_]                 \
pwr_cg_gating_group 47
set_attribute -type integer [get_cells cu0_mem1_mem_reg_6__0_]                 \
pwr_cg_gating_group 46
set_attribute -type integer [get_cells cu0_mem1_mem_reg_7__0_]                 \
pwr_cg_gating_group 45
set_attribute -type integer [get_cells cu0_mem1_mem_reg_8__0_]                 \
pwr_cg_gating_group 44
set_attribute -type integer [get_cells cu0_mem1_mem_reg_9__0_]                 \
pwr_cg_gating_group 43
set_attribute -type integer [get_cells cu0_mem1_mem_reg_10__0_]                \
pwr_cg_gating_group 42
set_attribute -type integer [get_cells cu0_mem1_mem_reg_12__0_]                \
pwr_cg_gating_group 40
set_attribute -type integer [get_cells cu0_mem1_mem_reg_14__0_]                \
pwr_cg_gating_group 38
set_attribute -type integer [get_cells cu0_mem1_mem_reg_15__0_]                \
pwr_cg_gating_group 37
set_attribute -type integer [get_cells cu1_mem0_mem_reg_1__0_]                 \
pwr_cg_gating_group 69
set_attribute -type integer [get_cells cu1_mem0_mem_reg_2__0_]                 \
pwr_cg_gating_group 68
set_attribute -type integer [get_cells cu1_mem0_mem_reg_3__0_]                 \
pwr_cg_gating_group 67
set_attribute -type integer [get_cells cu1_mem0_mem_reg_4__0_]                 \
pwr_cg_gating_group 66
set_attribute -type integer [get_cells cu1_mem0_mem_reg_5__0_]                 \
pwr_cg_gating_group 65
set_attribute -type integer [get_cells cu1_mem0_mem_reg_6__0_]                 \
pwr_cg_gating_group 64
set_attribute -type integer [get_cells cu1_mem0_mem_reg_7__0_]                 \
pwr_cg_gating_group 63
set_attribute -type integer [get_cells cu1_mem0_mem_reg_8__0_]                 \
pwr_cg_gating_group 62
set_attribute -type integer [get_cells cu1_mem0_mem_reg_9__0_]                 \
pwr_cg_gating_group 61
set_attribute -type integer [get_cells cu1_mem0_mem_reg_10__0_]                \
pwr_cg_gating_group 60
set_attribute -type integer [get_cells cu1_mem0_mem_reg_12__0_]                \
pwr_cg_gating_group 58
set_attribute -type integer [get_cells cu1_mem0_mem_reg_14__0_]                \
pwr_cg_gating_group 56
set_attribute -type integer [get_cells cu1_mem0_mem_reg_15__0_]                \
pwr_cg_gating_group 55
set_attribute -type integer [get_cells cu1_mem1_mem_reg_1__0_]                 \
pwr_cg_gating_group 69
set_attribute -type integer [get_cells cu1_mem1_mem_reg_2__0_]                 \
pwr_cg_gating_group 68
set_attribute -type integer [get_cells cu1_mem1_mem_reg_3__0_]                 \
pwr_cg_gating_group 67
set_attribute -type integer [get_cells cu1_mem1_mem_reg_4__0_]                 \
pwr_cg_gating_group 66
set_attribute -type integer [get_cells cu1_mem1_mem_reg_5__0_]                 \
pwr_cg_gating_group 65
set_attribute -type integer [get_cells cu1_mem1_mem_reg_6__0_]                 \
pwr_cg_gating_group 64
set_attribute -type integer [get_cells cu1_mem1_mem_reg_7__0_]                 \
pwr_cg_gating_group 63
set_attribute -type integer [get_cells cu1_mem1_mem_reg_8__0_]                 \
pwr_cg_gating_group 62
set_attribute -type integer [get_cells cu1_mem1_mem_reg_9__0_]                 \
pwr_cg_gating_group 61
set_attribute -type integer [get_cells cu1_mem1_mem_reg_10__0_]                \
pwr_cg_gating_group 60
set_attribute -type integer [get_cells cu1_mem1_mem_reg_12__0_]                \
pwr_cg_gating_group 58
set_attribute -type integer [get_cells cu1_mem1_mem_reg_14__0_]                \
pwr_cg_gating_group 56
set_attribute -type integer [get_cells cu1_mem1_mem_reg_15__0_]                \
pwr_cg_gating_group 55
set_attribute -type integer [get_cells cu1_RegisterBlock_FF_1_ff_reg_6_]       \
pwr_cg_gating_group 119
set_attribute -type integer [get_cells cu1_RegisterBlock_FF_ff_reg_7_]         \
pwr_cg_gating_group 119
set_attribute -type integer [get_cells cu1_RegisterBlock_FF_1_ff_reg_7_]       \
pwr_cg_gating_group 119
set_attribute -type integer [get_cells cu0_RegisterBlock_FF_1_ff_reg_0_]       \
pwr_cg_gating_group 119
set_attribute -type integer [get_cells cu1_RegisterBlock_FF_1_ff_reg_0_]       \
pwr_cg_gating_group 119
set_attribute -type integer [get_cells                                         \
cu0_controlBlock_UpDownCtr_reg__ff_reg_3_] pwr_cg_gating_group 119
set_attribute -type integer [get_cells                                         \
cu0_controlBlock_UpDownCtr_1_reg__ff_reg_3_] pwr_cg_gating_group 119
set_attribute -type integer [get_cells                                         \
cu1_controlBlock_UpDownCtr_reg__ff_reg_3_] pwr_cg_gating_group 119
set_attribute -type integer [get_cells                                         \
cu1_controlBlock_UpDownCtr_1_reg__ff_reg_3_] pwr_cg_gating_group 119
set_attribute -type integer [get_cells                                         \
cu1_counterChain_CounterRC_1_counter_reg__ff_reg_1_] pwr_cg_gating_group 119
set_attribute -type integer [get_cells                                         \
cu0_counterChain_CounterRC_counter_reg__ff_reg_1_] pwr_cg_gating_group 119
set_attribute -type integer [get_cells                                         \
cu1_counterChain_CounterRC_counter_reg__ff_reg_1_] pwr_cg_gating_group 119
set_attribute -type integer [get_cells                                         \
cu0_controlBlock_UpDownCtr_reg__ff_reg_2_] pwr_cg_gating_group 119
set_attribute -type integer [get_cells                                         \
cu0_controlBlock_UpDownCtr_1_reg__ff_reg_2_] pwr_cg_gating_group 119
set_attribute -type integer [get_cells                                         \
cu1_controlBlock_UpDownCtr_reg__ff_reg_2_] pwr_cg_gating_group 119
set_attribute -type integer [get_cells                                         \
cu1_controlBlock_UpDownCtr_1_reg__ff_reg_2_] pwr_cg_gating_group 119
set_attribute -type integer [get_cells                                         \
cu0_controlBlock_UpDownCtr_reg__ff_reg_1_] pwr_cg_gating_group 119
set_attribute -type integer [get_cells                                         \
cu0_controlBlock_UpDownCtr_1_reg__ff_reg_1_] pwr_cg_gating_group 119
set_attribute -type integer [get_cells                                         \
cu1_controlBlock_UpDownCtr_reg__ff_reg_1_] pwr_cg_gating_group 119
set_attribute -type integer [get_cells                                         \
cu1_controlBlock_UpDownCtr_1_reg__ff_reg_1_] pwr_cg_gating_group 119
set_attribute -type integer [get_cells                                         \
cu0_counterChain_CounterRC_1_counter_reg__ff_reg_2_] pwr_cg_gating_group 119
set_attribute -type integer [get_cells                                         \
cu0_counterChain_CounterRC_1_counter_reg__ff_reg_0_] pwr_cg_gating_group 119
set_attribute -type integer [get_cells                                         \
cu1_counterChain_CounterRC_1_counter_reg__ff_reg_2_] pwr_cg_gating_group 119
set_attribute -type integer [get_cells                                         \
cu1_counterChain_CounterRC_1_counter_reg__ff_reg_0_] pwr_cg_gating_group 119
set_attribute -type integer [get_cells                                         \
cu0_counterChain_CounterRC_counter_reg__ff_reg_2_] pwr_cg_gating_group 119
set_attribute -type integer [get_cells                                         \
cu1_counterChain_CounterRC_counter_reg__ff_reg_2_] pwr_cg_gating_group 119
set_attribute -type integer [get_cells                                         \
cu0_counterChain_CounterRC_counter_reg__ff_reg_0_] pwr_cg_gating_group 119
set_attribute -type integer [get_cells                                         \
cu1_counterChain_CounterRC_counter_reg__ff_reg_0_] pwr_cg_gating_group 119
set_attribute -type integer [get_cells                                         \
cu0_controlBlock_UpDownCtr_reg__ff_reg_0_] pwr_cg_gating_group 119
set_attribute -type integer [get_cells                                         \
cu0_controlBlock_UpDownCtr_1_reg__ff_reg_0_] pwr_cg_gating_group 119
set_attribute -type integer [get_cells                                         \
cu1_controlBlock_UpDownCtr_reg__ff_reg_0_] pwr_cg_gating_group 119
set_attribute -type integer [get_cells                                         \
cu1_controlBlock_UpDownCtr_1_reg__ff_reg_0_] pwr_cg_gating_group 119
set_attribute -type integer [get_cells                                         \
cu0_counterChain_CounterRC_1_counter_reg__ff_reg_1_] pwr_cg_gating_group 119
set_attribute -type integer [get_cells cu1_RegisterBlock_1_FF_ff_reg_6_]       \
pwr_cg_gating_group 119
set_attribute -type integer [get_cells cu1_RegisterBlock_1_FF_ff_reg_5_]       \
pwr_cg_gating_group 119
set_attribute -type integer [get_cells cu1_RegisterBlock_1_FF_ff_reg_4_]       \
pwr_cg_gating_group 119
set_attribute -type integer [get_cells cu1_RegisterBlock_1_FF_ff_reg_3_]       \
pwr_cg_gating_group 119
set_attribute -type integer [get_cells cu1_RegisterBlock_1_FF_ff_reg_2_]       \
pwr_cg_gating_group 119
set_attribute -type integer [get_cells cu1_RegisterBlock_1_FF_ff_reg_1_]       \
pwr_cg_gating_group 119
set_attribute -type integer [get_cells cu1_RegisterBlock_1_FF_ff_reg_0_]       \
pwr_cg_gating_group 119
set_attribute -type integer [get_cells cu1_RegisterBlock_FF_ff_reg_4_]         \
pwr_cg_gating_group 119
set_attribute -type integer [get_cells cu1_RegisterBlock_FF_ff_reg_2_]         \
pwr_cg_gating_group 119
set_attribute -type integer [get_cells cu1_RegisterBlock_FF_ff_reg_1_]         \
pwr_cg_gating_group 119
set_attribute -type integer [get_cells cu1_RegisterBlock_FF_ff_reg_0_]         \
pwr_cg_gating_group 119
set_attribute -type integer [get_cells cu0_RegisterBlock_1_FF_ff_reg_6_]       \
pwr_cg_gating_group 119
set_attribute -type integer [get_cells cu0_RegisterBlock_1_FF_ff_reg_5_]       \
pwr_cg_gating_group 119
set_attribute -type integer [get_cells cu0_RegisterBlock_1_FF_ff_reg_4_]       \
pwr_cg_gating_group 119
set_attribute -type integer [get_cells cu0_RegisterBlock_1_FF_ff_reg_3_]       \
pwr_cg_gating_group 119
set_attribute -type integer [get_cells cu0_RegisterBlock_1_FF_ff_reg_2_]       \
pwr_cg_gating_group 119
set_attribute -type integer [get_cells cu0_RegisterBlock_1_FF_ff_reg_1_]       \
pwr_cg_gating_group 119
set_attribute -type integer [get_cells cu0_RegisterBlock_1_FF_ff_reg_0_]       \
pwr_cg_gating_group 119
set_attribute -type integer [get_cells cu0_RegisterBlock_FF_ff_reg_4_]         \
pwr_cg_gating_group 119
set_attribute -type integer [get_cells cu0_RegisterBlock_FF_ff_reg_2_]         \
pwr_cg_gating_group 119
set_attribute -type integer [get_cells cu0_RegisterBlock_FF_ff_reg_1_]         \
pwr_cg_gating_group 119
set_attribute -type integer [get_cells cu0_RegisterBlock_FF_ff_reg_0_]         \
pwr_cg_gating_group 119
set_attribute -type integer [get_cells cu1_RegisterBlock_1_FF_1_ff_reg_6_]     \
pwr_cg_gating_group 108
set_attribute -type integer [get_cells cu1_RegisterBlock_1_FF_1_ff_reg_5_]     \
pwr_cg_gating_group 108
set_attribute -type integer [get_cells cu1_RegisterBlock_1_FF_1_ff_reg_4_]     \
pwr_cg_gating_group 108
set_attribute -type integer [get_cells cu1_RegisterBlock_1_FF_1_ff_reg_3_]     \
pwr_cg_gating_group 108
set_attribute -type integer [get_cells cu1_RegisterBlock_1_FF_1_ff_reg_2_]     \
pwr_cg_gating_group 108
set_attribute -type integer [get_cells cu1_RegisterBlock_1_FF_1_ff_reg_1_]     \
pwr_cg_gating_group 108
set_attribute -type integer [get_cells cu1_RegisterBlock_1_FF_1_ff_reg_0_]     \
pwr_cg_gating_group 108
set_attribute -type integer [get_cells cu0_RegisterBlock_1_FF_1_ff_reg_6_]     \
pwr_cg_gating_group 92
set_attribute -type integer [get_cells cu0_RegisterBlock_1_FF_1_ff_reg_5_]     \
pwr_cg_gating_group 92
set_attribute -type integer [get_cells cu0_RegisterBlock_1_FF_1_ff_reg_4_]     \
pwr_cg_gating_group 92
set_attribute -type integer [get_cells cu0_RegisterBlock_1_FF_1_ff_reg_3_]     \
pwr_cg_gating_group 92
set_attribute -type integer [get_cells cu0_RegisterBlock_1_FF_1_ff_reg_2_]     \
pwr_cg_gating_group 92
set_attribute -type integer [get_cells cu0_RegisterBlock_1_FF_1_ff_reg_1_]     \
pwr_cg_gating_group 92
set_attribute -type integer [get_cells cu0_RegisterBlock_1_FF_1_ff_reg_0_]     \
pwr_cg_gating_group 92
set_attribute -type integer [get_cells cu1_RegisterBlock_FF_ff_reg_6_]         \
pwr_cg_gating_group 119
set_attribute -type integer [get_cells cu1_RegisterBlock_FF_ff_reg_5_]         \
pwr_cg_gating_group 119
set_attribute -type integer [get_cells cu1_RegisterBlock_FF_ff_reg_3_]         \
pwr_cg_gating_group 119
set_attribute -type integer [get_cells cu0_RegisterBlock_FF_ff_reg_6_]         \
pwr_cg_gating_group 119
set_attribute -type integer [get_cells cu0_RegisterBlock_FF_ff_reg_5_]         \
pwr_cg_gating_group 119
set_attribute -type integer [get_cells cu1_mem0_mem_reg_0__7_]                 \
pwr_cg_gating_group 70
set_attribute -type integer [get_cells cu1_mem0_mem_reg_0__6_]                 \
pwr_cg_gating_group 70
set_attribute -type integer [get_cells cu1_mem0_mem_reg_0__5_]                 \
pwr_cg_gating_group 70
set_attribute -type integer [get_cells cu1_mem0_mem_reg_0__4_]                 \
pwr_cg_gating_group 70
set_attribute -type integer [get_cells cu1_mem0_mem_reg_0__3_]                 \
pwr_cg_gating_group 70
set_attribute -type integer [get_cells cu1_mem0_mem_reg_0__2_]                 \
pwr_cg_gating_group 70
set_attribute -type integer [get_cells cu1_mem0_mem_reg_0__1_]                 \
pwr_cg_gating_group 70
set_attribute -type integer [get_cells cu1_mem0_mem_reg_0__0_]                 \
pwr_cg_gating_group 70
set_attribute -type integer [get_cells cu0_mem1_mem_reg_0__7_]                 \
pwr_cg_gating_group 52
set_attribute -type integer [get_cells cu0_mem1_mem_reg_0__6_]                 \
pwr_cg_gating_group 52
set_attribute -type integer [get_cells cu0_mem1_mem_reg_0__5_]                 \
pwr_cg_gating_group 52
set_attribute -type integer [get_cells cu0_mem1_mem_reg_0__4_]                 \
pwr_cg_gating_group 52
set_attribute -type integer [get_cells cu0_mem1_mem_reg_0__3_]                 \
pwr_cg_gating_group 52
set_attribute -type integer [get_cells cu0_mem1_mem_reg_0__2_]                 \
pwr_cg_gating_group 52
set_attribute -type integer [get_cells cu0_mem1_mem_reg_0__1_]                 \
pwr_cg_gating_group 52
set_attribute -type integer [get_cells cu0_mem1_mem_reg_0__0_]                 \
pwr_cg_gating_group 52
set_attribute -type integer [get_cells cu0_RegisterBlock_FF_ff_reg_3_]         \
pwr_cg_gating_group 119
set_attribute -type integer [get_cells cu1_RegisterBlock_1_FF_1_ff_reg_7_]     \
pwr_cg_gating_group 108
set_attribute -type integer [get_cells cu0_RegisterBlock_1_FF_1_ff_reg_7_]     \
pwr_cg_gating_group 92
set_attribute -type integer [get_cells                                         \
cu0_config__pipeStage_1_opB_value_reg_0_] pwr_cg_gating_group 82
set_attribute -type integer [get_cells                                         \
cu1_counterChain_CounterRC_config__stride_reg_0_] pwr_cg_gating_group 119
set_attribute -type integer [get_cells                                         \
cu0_controlBlock_incXbar_config__outSelect_3_reg_1_] pwr_cg_gating_group 82
set_attribute -type integer [get_cells                                         \
cu0_controlBlock_decXbar_config__outSelect_1_reg_0_] pwr_cg_gating_group 82
set_attribute -type integer [get_cells                                         \
cu1_controlBlock_incXbar_config__outSelect_3_reg_1_] pwr_cg_gating_group 82
set_attribute -type integer [get_cells                                         \
cu1_controlBlock_decXbar_config__outSelect_1_reg_0_] pwr_cg_gating_group 82
set_attribute -type integer [get_cells                                         \
cu0_controlBlock_config__udcInit_0_reg_1_] pwr_cg_gating_group 82
set_attribute -type integer [get_cells                                         \
cu1_controlBlock_config__udcInit_0_reg_1_] pwr_cg_gating_group 82
set_attribute -type integer [get_cells                                         \
cu1_counterChain_CounterRC_1_counter_reg__clk_gate_ff_reg] pwr_cg_gating_group \
119
set_attribute -type integer [get_cells                                         \
cu1_RegisterBlock_1_FF_1_clk_gate_ff_reg] pwr_cg_gating_group 108
set_attribute -type integer [get_cells                                         \
cu0_RegisterBlock_1_FF_1_clk_gate_ff_reg] pwr_cg_gating_group 92
set_attribute -type integer [get_cells                                         \
cu0_controlBlock_incXbar_clk_gate_config__outSelect_3_reg] pwr_cg_gating_group \
82
set_attribute -type integer [get_cells cu1_mem0_clk_gate_mem_reg_15_]          \
pwr_cg_gating_group 55
set_attribute -type integer [get_cells cu1_mem0_clk_gate_mem_reg_14_]          \
pwr_cg_gating_group 56
set_attribute -type integer [get_cells cu1_mem0_clk_gate_mem_reg_12_]          \
pwr_cg_gating_group 58
set_attribute -type integer [get_cells cu1_mem0_clk_gate_mem_reg_10_]          \
pwr_cg_gating_group 60
set_attribute -type integer [get_cells cu1_mem0_clk_gate_mem_reg_9_]           \
pwr_cg_gating_group 61
set_attribute -type integer [get_cells cu1_mem0_clk_gate_mem_reg_8_]           \
pwr_cg_gating_group 62
set_attribute -type integer [get_cells cu1_mem0_clk_gate_mem_reg_7_]           \
pwr_cg_gating_group 63
set_attribute -type integer [get_cells cu1_mem0_clk_gate_mem_reg_6_]           \
pwr_cg_gating_group 64
set_attribute -type integer [get_cells cu1_mem0_clk_gate_mem_reg_5_]           \
pwr_cg_gating_group 65
set_attribute -type integer [get_cells cu1_mem0_clk_gate_mem_reg_4_]           \
pwr_cg_gating_group 66
set_attribute -type integer [get_cells cu1_mem0_clk_gate_mem_reg_3_]           \
pwr_cg_gating_group 67
set_attribute -type integer [get_cells cu1_mem0_clk_gate_mem_reg_2_]           \
pwr_cg_gating_group 68
set_attribute -type integer [get_cells cu1_mem0_clk_gate_mem_reg_1_]           \
pwr_cg_gating_group 69
set_attribute -type integer [get_cells cu1_mem0_clk_gate_mem_reg_0_]           \
pwr_cg_gating_group 70
set_attribute -type integer [get_cells cu0_mem1_clk_gate_mem_reg_15_]          \
pwr_cg_gating_group 37
set_attribute -type integer [get_cells cu0_mem1_clk_gate_mem_reg_14_]          \
pwr_cg_gating_group 38
set_attribute -type integer [get_cells cu0_mem1_clk_gate_mem_reg_12_]          \
pwr_cg_gating_group 40
set_attribute -type integer [get_cells cu0_mem1_clk_gate_mem_reg_10_]          \
pwr_cg_gating_group 42
set_attribute -type integer [get_cells cu0_mem1_clk_gate_mem_reg_9_]           \
pwr_cg_gating_group 43
set_attribute -type integer [get_cells cu0_mem1_clk_gate_mem_reg_8_]           \
pwr_cg_gating_group 44
set_attribute -type integer [get_cells cu0_mem1_clk_gate_mem_reg_7_]           \
pwr_cg_gating_group 45
set_attribute -type integer [get_cells cu0_mem1_clk_gate_mem_reg_6_]           \
pwr_cg_gating_group 46
set_attribute -type integer [get_cells cu0_mem1_clk_gate_mem_reg_5_]           \
pwr_cg_gating_group 47
set_attribute -type integer [get_cells cu0_mem1_clk_gate_mem_reg_4_]           \
pwr_cg_gating_group 48
set_attribute -type integer [get_cells cu0_mem1_clk_gate_mem_reg_3_]           \
pwr_cg_gating_group 49
set_attribute -type integer [get_cells cu0_mem1_clk_gate_mem_reg_2_]           \
pwr_cg_gating_group 50
set_attribute -type integer [get_cells cu0_mem1_clk_gate_mem_reg_1_]           \
pwr_cg_gating_group 51
set_attribute -type integer [get_cells cu0_mem1_clk_gate_mem_reg_0_]           \
pwr_cg_gating_group 52
set_attribute -type integer [get_cells cu0_RegisterBlock_1_FF_ff_reg_7_]       \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_RegisterBlock_1_FF_ff_reg_7_]       \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_1__7_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_2__7_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_3__7_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_4__7_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_5__7_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_6__7_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_7__7_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_8__7_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_9__7_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_10__7_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_12__7_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_14__7_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_15__7_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_1__7_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_2__7_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_3__7_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_4__7_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_5__7_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_6__7_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_7__7_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_8__7_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_9__7_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_10__7_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_12__7_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_14__7_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_15__7_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_1__7_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_2__7_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_3__7_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_4__7_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_5__7_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_6__7_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_7__7_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_8__7_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_9__7_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_10__7_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_12__7_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_14__7_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_15__7_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_1__7_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_2__7_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_3__7_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_4__7_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_5__7_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_6__7_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_7__7_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_8__7_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_9__7_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_10__7_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_12__7_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_14__7_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_15__7_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_1__6_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_2__6_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_3__6_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_4__6_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_5__6_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_6__6_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_7__6_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_8__6_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_9__6_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_10__6_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_12__6_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_14__6_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_15__6_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_1__6_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_2__6_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_3__6_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_4__6_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_5__6_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_6__6_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_7__6_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_8__6_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_9__6_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_10__6_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_12__6_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_14__6_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_15__6_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_1__6_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_2__6_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_3__6_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_4__6_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_5__6_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_6__6_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_7__6_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_8__6_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_9__6_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_10__6_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_12__6_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_14__6_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_15__6_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_1__6_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_2__6_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_3__6_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_4__6_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_5__6_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_6__6_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_7__6_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_8__6_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_9__6_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_10__6_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_12__6_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_14__6_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_15__6_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_RegisterBlock_FF_1_ff_reg_3_]       \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_RegisterBlock_FF_1_ff_reg_5_]       \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_RegisterBlock_FF_1_ff_reg_5_]       \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_RegisterBlock_FF_1_ff_reg_3_]       \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_RegisterBlock_FF_1_ff_reg_4_]       \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_RegisterBlock_FF_1_ff_reg_4_]       \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_1__5_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_2__5_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_3__5_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_4__5_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_5__5_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_6__5_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_7__5_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_8__5_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_9__5_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_10__5_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_12__5_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_14__5_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_15__5_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_1__5_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_2__5_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_3__5_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_4__5_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_5__5_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_6__5_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_7__5_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_8__5_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_9__5_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_10__5_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_12__5_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_14__5_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_15__5_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_1__5_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_2__5_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_3__5_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_4__5_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_5__5_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_6__5_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_7__5_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_8__5_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_9__5_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_10__5_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_12__5_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_14__5_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_15__5_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_1__5_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_2__5_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_3__5_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_4__5_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_5__5_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_6__5_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_7__5_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_8__5_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_9__5_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_10__5_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_12__5_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_14__5_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_15__5_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_1__4_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_2__4_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_3__4_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_4__4_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_5__4_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_6__4_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_7__4_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_8__4_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_9__4_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_10__4_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_12__4_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_14__4_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_15__4_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_1__4_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_2__4_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_3__4_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_4__4_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_5__4_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_6__4_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_7__4_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_8__4_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_9__4_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_10__4_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_12__4_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_14__4_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_15__4_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_1__4_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_2__4_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_3__4_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_4__4_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_5__4_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_6__4_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_7__4_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_8__4_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_9__4_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_10__4_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_12__4_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_14__4_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_15__4_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_1__4_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_2__4_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_3__4_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_4__4_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_5__4_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_6__4_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_7__4_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_8__4_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_9__4_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_10__4_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_12__4_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_14__4_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_15__4_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_RegisterBlock_FF_1_ff_reg_2_]       \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_RegisterBlock_FF_1_ff_reg_2_]       \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_1__3_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_2__3_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_3__3_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_4__3_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_5__3_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_6__3_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_7__3_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_8__3_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_9__3_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_10__3_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_12__3_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_14__3_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_15__3_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_1__3_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_2__3_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_3__3_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_4__3_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_5__3_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_6__3_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_7__3_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_8__3_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_9__3_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_10__3_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_12__3_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_14__3_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_15__3_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_1__3_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_2__3_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_3__3_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_4__3_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_5__3_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_6__3_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_7__3_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_8__3_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_9__3_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_10__3_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_12__3_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_14__3_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_15__3_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_1__3_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_2__3_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_3__3_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_4__3_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_5__3_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_6__3_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_7__3_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_8__3_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_9__3_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_10__3_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_12__3_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_14__3_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_15__3_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_1__2_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_2__2_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_3__2_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_4__2_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_5__2_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_6__2_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_7__2_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_8__2_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_9__2_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_10__2_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_12__2_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_14__2_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_15__2_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_1__2_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_2__2_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_3__2_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_4__2_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_5__2_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_6__2_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_7__2_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_8__2_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_9__2_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_10__2_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_12__2_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_14__2_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_15__2_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_1__2_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_2__2_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_3__2_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_4__2_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_5__2_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_6__2_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_7__2_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_8__2_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_9__2_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_10__2_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_12__2_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_14__2_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_15__2_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_1__2_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_2__2_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_3__2_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_4__2_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_5__2_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_6__2_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_7__2_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_8__2_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_9__2_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_10__2_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_12__2_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_14__2_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_15__2_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_RegisterBlock_FF_1_ff_reg_1_]       \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_RegisterBlock_FF_1_ff_reg_1_]       \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_1__1_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_2__1_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_3__1_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_4__1_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_5__1_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_6__1_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_7__1_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_8__1_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_9__1_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_10__1_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_12__1_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_14__1_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_15__1_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_1__1_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_2__1_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_3__1_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_4__1_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_5__1_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_6__1_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_7__1_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_8__1_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_9__1_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_10__1_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_12__1_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_14__1_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_15__1_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_1__1_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_2__1_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_3__1_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_4__1_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_5__1_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_6__1_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_7__1_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_8__1_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_9__1_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_10__1_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_12__1_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_14__1_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_15__1_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_1__1_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_2__1_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_3__1_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_4__1_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_5__1_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_6__1_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_7__1_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_8__1_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_9__1_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_10__1_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_12__1_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_14__1_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_15__1_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_RegisterBlock_FF_1_ff_reg_6_]       \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_RegisterBlock_FF_ff_reg_7_]         \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_RegisterBlock_FF_1_ff_reg_7_]       \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_1__0_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_2__0_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_3__0_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_4__0_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_5__0_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_6__0_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_7__0_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_8__0_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_9__0_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_10__0_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_12__0_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_14__0_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem0_mem_reg_15__0_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_1__0_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_2__0_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_3__0_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_4__0_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_5__0_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_6__0_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_7__0_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_8__0_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_9__0_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_10__0_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_12__0_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_14__0_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_15__0_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_1__0_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_2__0_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_3__0_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_4__0_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_5__0_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_6__0_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_7__0_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_8__0_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_9__0_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_10__0_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_12__0_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_14__0_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_15__0_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_1__0_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_2__0_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_3__0_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_4__0_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_5__0_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_6__0_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_7__0_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_8__0_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_9__0_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_10__0_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_12__0_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_14__0_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem1_mem_reg_15__0_]                \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_RegisterBlock_FF_1_ff_reg_6_]       \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_RegisterBlock_FF_ff_reg_7_]         \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_RegisterBlock_FF_1_ff_reg_7_]       \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_RegisterBlock_FF_1_ff_reg_0_]       \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_RegisterBlock_FF_1_ff_reg_0_]       \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells                                         \
cu0_controlBlock_UpDownCtr_reg__ff_reg_3_] pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells                                         \
cu0_controlBlock_UpDownCtr_1_reg__ff_reg_3_] pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells                                         \
cu1_controlBlock_UpDownCtr_reg__ff_reg_3_] pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells                                         \
cu1_controlBlock_UpDownCtr_1_reg__ff_reg_3_] pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells                                         \
cu1_counterChain_CounterRC_1_counter_reg__ff_reg_1_] pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells                                         \
cu0_counterChain_CounterRC_counter_reg__ff_reg_1_] pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells                                         \
cu1_counterChain_CounterRC_counter_reg__ff_reg_1_] pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells                                         \
cu0_controlBlock_UpDownCtr_reg__ff_reg_2_] pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells                                         \
cu0_controlBlock_UpDownCtr_1_reg__ff_reg_2_] pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells                                         \
cu1_controlBlock_UpDownCtr_reg__ff_reg_2_] pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells                                         \
cu1_controlBlock_UpDownCtr_1_reg__ff_reg_2_] pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells                                         \
cu0_controlBlock_UpDownCtr_reg__ff_reg_1_] pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells                                         \
cu0_controlBlock_UpDownCtr_1_reg__ff_reg_1_] pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells                                         \
cu1_controlBlock_UpDownCtr_reg__ff_reg_1_] pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells                                         \
cu1_controlBlock_UpDownCtr_1_reg__ff_reg_1_] pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells                                         \
cu0_counterChain_CounterRC_1_counter_reg__ff_reg_2_] pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells                                         \
cu0_counterChain_CounterRC_1_counter_reg__ff_reg_0_] pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells                                         \
cu1_counterChain_CounterRC_1_counter_reg__ff_reg_2_] pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells                                         \
cu1_counterChain_CounterRC_1_counter_reg__ff_reg_0_] pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells                                         \
cu0_counterChain_CounterRC_counter_reg__ff_reg_2_] pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells                                         \
cu1_counterChain_CounterRC_counter_reg__ff_reg_2_] pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells                                         \
cu0_counterChain_CounterRC_counter_reg__ff_reg_0_] pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells                                         \
cu1_counterChain_CounterRC_counter_reg__ff_reg_0_] pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells                                         \
cu0_controlBlock_UpDownCtr_reg__ff_reg_0_] pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells                                         \
cu0_controlBlock_UpDownCtr_1_reg__ff_reg_0_] pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells                                         \
cu1_controlBlock_UpDownCtr_reg__ff_reg_0_] pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells                                         \
cu1_controlBlock_UpDownCtr_1_reg__ff_reg_0_] pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells                                         \
cu0_counterChain_CounterRC_1_counter_reg__ff_reg_1_] pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_RegisterBlock_1_FF_ff_reg_6_]       \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_RegisterBlock_1_FF_ff_reg_5_]       \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_RegisterBlock_1_FF_ff_reg_4_]       \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_RegisterBlock_1_FF_ff_reg_3_]       \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_RegisterBlock_1_FF_ff_reg_2_]       \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_RegisterBlock_1_FF_ff_reg_1_]       \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_RegisterBlock_1_FF_ff_reg_0_]       \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_RegisterBlock_FF_ff_reg_4_]         \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_RegisterBlock_FF_ff_reg_2_]         \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_RegisterBlock_FF_ff_reg_1_]         \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_RegisterBlock_FF_ff_reg_0_]         \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_RegisterBlock_1_FF_ff_reg_6_]       \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_RegisterBlock_1_FF_ff_reg_5_]       \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_RegisterBlock_1_FF_ff_reg_4_]       \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_RegisterBlock_1_FF_ff_reg_3_]       \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_RegisterBlock_1_FF_ff_reg_2_]       \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_RegisterBlock_1_FF_ff_reg_1_]       \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_RegisterBlock_1_FF_ff_reg_0_]       \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_RegisterBlock_FF_ff_reg_4_]         \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_RegisterBlock_FF_ff_reg_2_]         \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_RegisterBlock_FF_ff_reg_1_]         \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_RegisterBlock_FF_ff_reg_0_]         \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_RegisterBlock_1_FF_1_ff_reg_6_]     \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_RegisterBlock_1_FF_1_ff_reg_5_]     \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_RegisterBlock_1_FF_1_ff_reg_4_]     \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_RegisterBlock_1_FF_1_ff_reg_3_]     \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_RegisterBlock_1_FF_1_ff_reg_2_]     \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_RegisterBlock_1_FF_1_ff_reg_1_]     \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_RegisterBlock_1_FF_1_ff_reg_0_]     \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_RegisterBlock_1_FF_1_ff_reg_6_]     \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_RegisterBlock_1_FF_1_ff_reg_5_]     \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_RegisterBlock_1_FF_1_ff_reg_4_]     \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_RegisterBlock_1_FF_1_ff_reg_3_]     \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_RegisterBlock_1_FF_1_ff_reg_2_]     \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_RegisterBlock_1_FF_1_ff_reg_1_]     \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_RegisterBlock_1_FF_1_ff_reg_0_]     \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_RegisterBlock_FF_ff_reg_6_]         \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_RegisterBlock_FF_ff_reg_5_]         \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_RegisterBlock_FF_ff_reg_3_]         \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_RegisterBlock_FF_ff_reg_6_]         \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_RegisterBlock_FF_ff_reg_5_]         \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_0__7_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_0__6_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_0__5_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_0__4_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_0__3_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_0__2_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_0__1_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_mem_reg_0__0_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_0__7_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_0__6_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_0__5_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_0__4_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_0__3_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_0__2_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_0__1_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_mem_reg_0__0_]                 \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_RegisterBlock_FF_ff_reg_3_]         \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_RegisterBlock_1_FF_1_ff_reg_7_]     \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_RegisterBlock_1_FF_1_ff_reg_7_]     \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells                                         \
cu0_config__pipeStage_1_opB_value_reg_0_] pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells                                         \
cu1_counterChain_CounterRC_config__stride_reg_0_] pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells                                         \
cu0_controlBlock_incXbar_config__outSelect_3_reg_1_] pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells                                         \
cu0_controlBlock_decXbar_config__outSelect_1_reg_0_] pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells                                         \
cu1_controlBlock_incXbar_config__outSelect_3_reg_1_] pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells                                         \
cu1_controlBlock_decXbar_config__outSelect_1_reg_0_] pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells                                         \
cu0_controlBlock_config__udcInit_0_reg_1_] pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells                                         \
cu1_controlBlock_config__udcInit_0_reg_1_] pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells                                         \
cu1_counterChain_CounterRC_1_counter_reg__clk_gate_ff_reg]                     \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells                                         \
cu1_RegisterBlock_1_FF_1_clk_gate_ff_reg] pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells                                         \
cu0_RegisterBlock_1_FF_1_clk_gate_ff_reg] pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells                                         \
cu0_controlBlock_incXbar_clk_gate_config__outSelect_3_reg]                     \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_clk_gate_mem_reg_15_]          \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_clk_gate_mem_reg_14_]          \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_clk_gate_mem_reg_12_]          \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_clk_gate_mem_reg_10_]          \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_clk_gate_mem_reg_9_]           \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_clk_gate_mem_reg_8_]           \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_clk_gate_mem_reg_7_]           \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_clk_gate_mem_reg_6_]           \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_clk_gate_mem_reg_5_]           \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_clk_gate_mem_reg_4_]           \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_clk_gate_mem_reg_3_]           \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_clk_gate_mem_reg_2_]           \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_clk_gate_mem_reg_1_]           \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu1_mem0_clk_gate_mem_reg_0_]           \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_clk_gate_mem_reg_15_]          \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_clk_gate_mem_reg_14_]          \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_clk_gate_mem_reg_12_]          \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_clk_gate_mem_reg_10_]          \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_clk_gate_mem_reg_9_]           \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_clk_gate_mem_reg_8_]           \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_clk_gate_mem_reg_7_]           \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_clk_gate_mem_reg_6_]           \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_clk_gate_mem_reg_5_]           \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_clk_gate_mem_reg_4_]           \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_clk_gate_mem_reg_3_]           \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_clk_gate_mem_reg_2_]           \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_clk_gate_mem_reg_1_]           \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells cu0_mem1_clk_gate_mem_reg_0_]           \
pwr_cg_gating_sub_group 0
set_attribute -type integer [get_cells controlBox_pulser_commandReg_reg]       \
pwr_cg_non_gating_group 0
set_attribute -type integer [get_cells controlBox_commandReg_reg]              \
pwr_cg_non_gating_group 1
set_register_merging [get_cells cu0_RegisterBlock_1_FF_ff_reg_7_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_ff_reg_7_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_1__7_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_2__7_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_3__7_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_4__7_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_5__7_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_6__7_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_7__7_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_8__7_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_9__7_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_10__7_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_12__7_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_14__7_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_15__7_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_1__7_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_2__7_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_3__7_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_4__7_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_5__7_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_6__7_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_7__7_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_8__7_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_9__7_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_10__7_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_12__7_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_14__7_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_15__7_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_1__7_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_2__7_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_3__7_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_4__7_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_5__7_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_6__7_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_7__7_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_8__7_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_9__7_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_10__7_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_12__7_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_14__7_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_15__7_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_1__7_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_2__7_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_3__7_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_4__7_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_5__7_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_6__7_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_7__7_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_8__7_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_9__7_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_10__7_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_12__7_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_14__7_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_15__7_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_1__6_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_2__6_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_3__6_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_4__6_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_5__6_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_6__6_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_7__6_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_8__6_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_9__6_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_10__6_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_12__6_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_14__6_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_15__6_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_1__6_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_2__6_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_3__6_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_4__6_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_5__6_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_6__6_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_7__6_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_8__6_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_9__6_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_10__6_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_12__6_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_14__6_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_15__6_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_1__6_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_2__6_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_3__6_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_4__6_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_5__6_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_6__6_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_7__6_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_8__6_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_9__6_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_10__6_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_12__6_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_14__6_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_15__6_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_1__6_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_2__6_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_3__6_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_4__6_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_5__6_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_6__6_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_7__6_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_8__6_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_9__6_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_10__6_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_12__6_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_14__6_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_15__6_] 17
set_register_merging [get_cells cu1_RegisterBlock_FF_1_ff_reg_3_] 17
set_register_merging [get_cells cu1_RegisterBlock_FF_1_ff_reg_5_] 17
set_register_merging [get_cells cu0_RegisterBlock_FF_1_ff_reg_5_] 17
set_register_merging [get_cells cu0_RegisterBlock_FF_1_ff_reg_3_] 17
set_register_merging [get_cells cu1_RegisterBlock_FF_1_ff_reg_4_] 17
set_register_merging [get_cells cu0_RegisterBlock_FF_1_ff_reg_4_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_1__5_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_2__5_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_3__5_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_4__5_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_5__5_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_6__5_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_7__5_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_8__5_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_9__5_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_10__5_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_12__5_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_14__5_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_15__5_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_1__5_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_2__5_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_3__5_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_4__5_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_5__5_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_6__5_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_7__5_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_8__5_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_9__5_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_10__5_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_12__5_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_14__5_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_15__5_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_1__5_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_2__5_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_3__5_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_4__5_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_5__5_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_6__5_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_7__5_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_8__5_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_9__5_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_10__5_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_12__5_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_14__5_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_15__5_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_1__5_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_2__5_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_3__5_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_4__5_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_5__5_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_6__5_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_7__5_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_8__5_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_9__5_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_10__5_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_12__5_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_14__5_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_15__5_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_1__4_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_2__4_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_3__4_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_4__4_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_5__4_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_6__4_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_7__4_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_8__4_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_9__4_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_10__4_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_12__4_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_14__4_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_15__4_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_1__4_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_2__4_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_3__4_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_4__4_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_5__4_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_6__4_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_7__4_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_8__4_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_9__4_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_10__4_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_12__4_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_14__4_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_15__4_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_1__4_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_2__4_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_3__4_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_4__4_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_5__4_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_6__4_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_7__4_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_8__4_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_9__4_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_10__4_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_12__4_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_14__4_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_15__4_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_1__4_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_2__4_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_3__4_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_4__4_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_5__4_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_6__4_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_7__4_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_8__4_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_9__4_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_10__4_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_12__4_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_14__4_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_15__4_] 17
set_register_merging [get_cells cu1_RegisterBlock_FF_1_ff_reg_2_] 17
set_register_merging [get_cells cu0_RegisterBlock_FF_1_ff_reg_2_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_1__3_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_2__3_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_3__3_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_4__3_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_5__3_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_6__3_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_7__3_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_8__3_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_9__3_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_10__3_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_12__3_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_14__3_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_15__3_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_1__3_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_2__3_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_3__3_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_4__3_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_5__3_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_6__3_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_7__3_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_8__3_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_9__3_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_10__3_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_12__3_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_14__3_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_15__3_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_1__3_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_2__3_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_3__3_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_4__3_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_5__3_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_6__3_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_7__3_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_8__3_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_9__3_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_10__3_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_12__3_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_14__3_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_15__3_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_1__3_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_2__3_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_3__3_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_4__3_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_5__3_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_6__3_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_7__3_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_8__3_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_9__3_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_10__3_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_12__3_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_14__3_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_15__3_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_1__2_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_2__2_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_3__2_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_4__2_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_5__2_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_6__2_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_7__2_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_8__2_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_9__2_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_10__2_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_12__2_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_14__2_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_15__2_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_1__2_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_2__2_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_3__2_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_4__2_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_5__2_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_6__2_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_7__2_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_8__2_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_9__2_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_10__2_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_12__2_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_14__2_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_15__2_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_1__2_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_2__2_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_3__2_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_4__2_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_5__2_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_6__2_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_7__2_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_8__2_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_9__2_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_10__2_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_12__2_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_14__2_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_15__2_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_1__2_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_2__2_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_3__2_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_4__2_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_5__2_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_6__2_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_7__2_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_8__2_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_9__2_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_10__2_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_12__2_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_14__2_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_15__2_] 17
set_register_merging [get_cells cu0_RegisterBlock_FF_1_ff_reg_1_] 17
set_register_merging [get_cells cu1_RegisterBlock_FF_1_ff_reg_1_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_1__1_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_2__1_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_3__1_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_4__1_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_5__1_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_6__1_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_7__1_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_8__1_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_9__1_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_10__1_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_12__1_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_14__1_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_15__1_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_1__1_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_2__1_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_3__1_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_4__1_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_5__1_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_6__1_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_7__1_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_8__1_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_9__1_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_10__1_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_12__1_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_14__1_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_15__1_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_1__1_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_2__1_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_3__1_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_4__1_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_5__1_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_6__1_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_7__1_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_8__1_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_9__1_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_10__1_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_12__1_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_14__1_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_15__1_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_1__1_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_2__1_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_3__1_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_4__1_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_5__1_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_6__1_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_7__1_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_8__1_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_9__1_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_10__1_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_12__1_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_14__1_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_15__1_] 17
set_register_merging [get_cells cu0_RegisterBlock_FF_1_ff_reg_6_] 17
set_register_merging [get_cells cu0_RegisterBlock_FF_ff_reg_7_] 17
set_register_merging [get_cells cu0_RegisterBlock_FF_1_ff_reg_7_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_1__0_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_2__0_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_3__0_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_4__0_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_5__0_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_6__0_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_7__0_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_8__0_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_9__0_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_10__0_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_12__0_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_14__0_] 17
set_register_merging [get_cells cu0_mem0_mem_reg_15__0_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_1__0_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_2__0_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_3__0_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_4__0_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_5__0_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_6__0_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_7__0_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_8__0_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_9__0_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_10__0_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_12__0_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_14__0_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_15__0_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_1__0_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_2__0_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_3__0_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_4__0_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_5__0_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_6__0_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_7__0_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_8__0_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_9__0_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_10__0_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_12__0_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_14__0_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_15__0_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_1__0_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_2__0_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_3__0_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_4__0_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_5__0_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_6__0_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_7__0_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_8__0_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_9__0_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_10__0_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_12__0_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_14__0_] 17
set_register_merging [get_cells cu1_mem1_mem_reg_15__0_] 17
set_register_merging [get_cells cu1_RegisterBlock_FF_1_ff_reg_6_] 17
set_register_merging [get_cells cu1_RegisterBlock_FF_ff_reg_7_] 17
set_register_merging [get_cells cu1_RegisterBlock_FF_1_ff_reg_7_] 17
set_register_merging [get_cells cu0_RegisterBlock_FF_1_ff_reg_0_] 17
set_register_merging [get_cells cu1_RegisterBlock_FF_1_ff_reg_0_] 17
set_register_merging [get_cells controlBox_pulser_commandReg_reg] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_2_ff_reg_0_] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_2_ff_reg_1_] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_2_ff_reg_2_] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_4_ff_reg_0_] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_4_ff_reg_1_] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_4_ff_reg_2_] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_4_ff_reg_3_] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_4_ff_reg_4_] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_4_ff_reg_5_] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_4_ff_reg_6_] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_4_ff_reg_7_] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_5_ff_reg_0_] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_5_ff_reg_1_] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_5_ff_reg_2_] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_5_ff_reg_3_] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_5_ff_reg_4_] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_5_ff_reg_5_] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_5_ff_reg_6_] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_5_ff_reg_7_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_2_ff_reg_0_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_2_ff_reg_1_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_2_ff_reg_2_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_4_ff_reg_0_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_4_ff_reg_1_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_4_ff_reg_3_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_4_ff_reg_4_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_4_ff_reg_7_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_5_ff_reg_0_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_5_ff_reg_1_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_5_ff_reg_2_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_5_ff_reg_3_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_5_ff_reg_4_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_5_ff_reg_5_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_5_ff_reg_6_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_5_ff_reg_7_] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_3_ff_reg_0_] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_3_ff_reg_1_] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_3_ff_reg_2_] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_3_ff_reg_3_] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_3_ff_reg_4_] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_3_ff_reg_5_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_3_ff_reg_0_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_3_ff_reg_1_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_3_ff_reg_2_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_3_ff_reg_3_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_3_ff_reg_4_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_3_ff_reg_5_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_4_ff_reg_2_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_4_ff_reg_5_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_4_ff_reg_6_] 17
set_register_merging [get_cells cu0_controlBlock_UpDownCtr_reg__ff_reg_3_] 17
set_register_merging [get_cells cu0_controlBlock_UpDownCtr_1_reg__ff_reg_3_] 17
set_register_merging [get_cells cu1_controlBlock_UpDownCtr_reg__ff_reg_3_] 17
set_register_merging [get_cells cu1_controlBlock_UpDownCtr_1_reg__ff_reg_3_] 17
set_register_merging [get_cells                                                \
cu1_counterChain_CounterRC_1_counter_reg__ff_reg_1_] 17
set_register_merging [get_cells                                                \
cu0_counterChain_CounterRC_counter_reg__ff_reg_1_] 17
set_register_merging [get_cells                                                \
cu1_counterChain_CounterRC_counter_reg__ff_reg_1_] 17
set_register_merging [get_cells cu0_controlBlock_UpDownCtr_reg__ff_reg_2_] 17
set_register_merging [get_cells cu0_controlBlock_UpDownCtr_1_reg__ff_reg_2_] 17
set_register_merging [get_cells cu1_controlBlock_UpDownCtr_reg__ff_reg_2_] 17
set_register_merging [get_cells cu1_controlBlock_UpDownCtr_1_reg__ff_reg_2_] 17
set_register_merging [get_cells cu0_controlBlock_UpDownCtr_reg__ff_reg_1_] 17
set_register_merging [get_cells cu0_controlBlock_UpDownCtr_1_reg__ff_reg_1_] 17
set_register_merging [get_cells cu1_controlBlock_UpDownCtr_reg__ff_reg_1_] 17
set_register_merging [get_cells cu1_controlBlock_UpDownCtr_1_reg__ff_reg_1_] 17
set_register_merging [get_cells                                                \
cu0_counterChain_CounterRC_1_counter_reg__ff_reg_2_] 17
set_register_merging [get_cells                                                \
cu0_counterChain_CounterRC_1_counter_reg__ff_reg_0_] 17
set_register_merging [get_cells                                                \
cu1_counterChain_CounterRC_1_counter_reg__ff_reg_2_] 17
set_register_merging [get_cells                                                \
cu1_counterChain_CounterRC_1_counter_reg__ff_reg_0_] 17
set_register_merging [get_cells                                                \
cu0_counterChain_CounterRC_counter_reg__ff_reg_2_] 17
set_register_merging [get_cells                                                \
cu1_counterChain_CounterRC_counter_reg__ff_reg_2_] 17
set_register_merging [get_cells                                                \
cu0_counterChain_CounterRC_counter_reg__ff_reg_0_] 17
set_register_merging [get_cells                                                \
cu1_counterChain_CounterRC_counter_reg__ff_reg_0_] 17
set_register_merging [get_cells cu0_RegisterBlock_FF_2_ff_reg_0_] 17
set_register_merging [get_cells cu1_RegisterBlock_FF_2_ff_reg_0_] 17
set_register_merging [get_cells cu0_controlBlock_UpDownCtr_reg__ff_reg_0_] 17
set_register_merging [get_cells cu0_controlBlock_UpDownCtr_1_reg__ff_reg_0_] 17
set_register_merging [get_cells cu1_controlBlock_UpDownCtr_reg__ff_reg_0_] 17
set_register_merging [get_cells cu1_controlBlock_UpDownCtr_1_reg__ff_reg_0_] 17
set_register_merging [get_cells cu0_RegisterBlock_FF_2_ff_reg_1_] 17
set_register_merging [get_cells cu1_RegisterBlock_FF_2_ff_reg_1_] 17
set_register_merging [get_cells cu0_RegisterBlock_FF_2_ff_reg_2_] 17
set_register_merging [get_cells cu1_RegisterBlock_FF_2_ff_reg_2_] 17
set_register_merging [get_cells cu0_RegisterBlock_FF_4_ff_reg_0_] 17
set_register_merging [get_cells cu0_RegisterBlock_FF_4_ff_reg_1_] 17
set_register_merging [get_cells cu0_RegisterBlock_FF_4_ff_reg_2_] 17
set_register_merging [get_cells cu0_RegisterBlock_FF_4_ff_reg_3_] 17
set_register_merging [get_cells cu0_RegisterBlock_FF_4_ff_reg_4_] 17
set_register_merging [get_cells cu0_RegisterBlock_FF_4_ff_reg_5_] 17
set_register_merging [get_cells cu0_RegisterBlock_FF_4_ff_reg_6_] 17
set_register_merging [get_cells cu0_RegisterBlock_FF_4_ff_reg_7_] 17
set_register_merging [get_cells cu1_RegisterBlock_FF_4_ff_reg_1_] 17
set_register_merging [get_cells cu1_RegisterBlock_FF_4_ff_reg_4_] 17
set_register_merging [get_cells cu1_RegisterBlock_FF_4_ff_reg_7_] 17
set_register_merging [get_cells cu1_RegisterBlock_FF_5_ff_reg_2_] 17
set_register_merging [get_cells cu1_RegisterBlock_FF_5_ff_reg_6_] 17
set_register_merging [get_cells cu1_RegisterBlock_FF_4_ff_reg_0_] 17
set_register_merging [get_cells cu1_RegisterBlock_FF_4_ff_reg_3_] 17
set_register_merging [get_cells cu1_RegisterBlock_FF_4_ff_reg_5_] 17
set_register_merging [get_cells                                                \
cu0_counterChain_CounterRC_1_counter_reg__ff_reg_1_] 17
set_register_merging [get_cells cu1_RegisterBlock_FF_3_ff_reg_5_] 17
set_register_merging [get_cells cu1_RegisterBlock_FF_3_ff_reg_4_] 17
set_register_merging [get_cells cu1_RegisterBlock_FF_3_ff_reg_3_] 17
set_register_merging [get_cells cu1_RegisterBlock_FF_3_ff_reg_2_] 17
set_register_merging [get_cells cu1_RegisterBlock_FF_3_ff_reg_1_] 17
set_register_merging [get_cells cu1_RegisterBlock_FF_3_ff_reg_0_] 17
set_register_merging [get_cells cu0_RegisterBlock_FF_3_ff_reg_5_] 17
set_register_merging [get_cells cu0_RegisterBlock_FF_3_ff_reg_4_] 17
set_register_merging [get_cells cu0_RegisterBlock_FF_3_ff_reg_3_] 17
set_register_merging [get_cells cu0_RegisterBlock_FF_3_ff_reg_2_] 17
set_register_merging [get_cells cu0_RegisterBlock_FF_3_ff_reg_1_] 17
set_register_merging [get_cells cu0_RegisterBlock_FF_3_ff_reg_0_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_ff_reg_6_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_ff_reg_5_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_ff_reg_4_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_ff_reg_3_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_ff_reg_2_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_ff_reg_1_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_ff_reg_0_] 17
set_register_merging [get_cells cu1_RegisterBlock_FF_ff_reg_4_] 17
set_register_merging [get_cells cu1_RegisterBlock_FF_ff_reg_2_] 17
set_register_merging [get_cells cu1_RegisterBlock_FF_ff_reg_1_] 17
set_register_merging [get_cells cu1_RegisterBlock_FF_ff_reg_0_] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_ff_reg_6_] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_ff_reg_5_] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_ff_reg_4_] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_ff_reg_3_] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_ff_reg_2_] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_ff_reg_1_] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_ff_reg_0_] 17
set_register_merging [get_cells cu0_RegisterBlock_FF_ff_reg_4_] 17
set_register_merging [get_cells cu0_RegisterBlock_FF_ff_reg_2_] 17
set_register_merging [get_cells cu0_RegisterBlock_FF_ff_reg_1_] 17
set_register_merging [get_cells cu0_RegisterBlock_FF_ff_reg_0_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_1_ff_reg_6_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_1_ff_reg_5_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_1_ff_reg_4_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_1_ff_reg_3_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_1_ff_reg_2_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_1_ff_reg_1_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_1_ff_reg_0_] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_1_ff_reg_6_] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_1_ff_reg_5_] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_1_ff_reg_4_] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_1_ff_reg_3_] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_1_ff_reg_2_] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_1_ff_reg_1_] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_1_ff_reg_0_] 17
set_register_merging [get_cells cu1_RegisterBlock_FF_ff_reg_6_] 17
set_register_merging [get_cells cu1_RegisterBlock_FF_ff_reg_5_] 17
set_register_merging [get_cells cu1_RegisterBlock_FF_ff_reg_3_] 17
set_register_merging [get_cells cu0_RegisterBlock_FF_ff_reg_6_] 17
set_register_merging [get_cells cu0_RegisterBlock_FF_ff_reg_5_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_0__7_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_0__6_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_0__5_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_0__4_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_0__3_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_0__2_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_0__1_] 17
set_register_merging [get_cells cu1_mem0_mem_reg_0__0_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_0__7_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_0__6_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_0__5_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_0__4_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_0__3_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_0__2_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_0__1_] 17
set_register_merging [get_cells cu0_mem1_mem_reg_0__0_] 17
set_register_merging [get_cells cu0_RegisterBlock_FF_ff_reg_3_] 17
set_register_merging [get_cells controlBox_commandReg_reg] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_1_ff_reg_7_] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_1_ff_reg_7_] 17
set_register_merging [get_cells cu0_config__pipeStage_1_opB_value_reg_0_] 17
set_register_merging [get_cells                                                \
cu1_counterChain_CounterRC_config__stride_reg_0_] 17
set_register_merging [get_cells                                                \
cu0_controlBlock_incXbar_config__outSelect_3_reg_1_] 17
set_register_merging [get_cells                                                \
cu0_controlBlock_decXbar_config__outSelect_1_reg_0_] 17
set_register_merging [get_cells                                                \
cu1_controlBlock_incXbar_config__outSelect_3_reg_1_] 17
set_register_merging [get_cells                                                \
cu1_controlBlock_decXbar_config__outSelect_1_reg_0_] 17
set_register_merging [get_cells cu0_controlBlock_config__udcInit_0_reg_1_] 17
set_register_merging [get_cells cu1_controlBlock_config__udcInit_0_reg_1_] 17
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins U1651/CO]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins U1644/CO]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_RegisterBlock_1_FF_ff_reg_7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_RegisterBlock_1_FF_ff_reg_7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_1__7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_2__7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_3__7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_4__7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_5__7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_6__7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_7__7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_8__7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_9__7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_10__7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_12__7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_14__7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_15__7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_1__7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_2__7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_3__7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_4__7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_5__7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_6__7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_7__7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_8__7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_9__7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_10__7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_12__7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_14__7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_15__7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_1__7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_2__7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_3__7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_4__7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_5__7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_6__7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_7__7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_8__7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_9__7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_10__7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_12__7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_14__7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_15__7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_1__7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_2__7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_3__7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_4__7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_5__7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_6__7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_7__7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_8__7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_9__7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_10__7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_12__7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_14__7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_15__7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_1__6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_2__6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_3__6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_4__6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_5__6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_6__6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_7__6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_8__6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_9__6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_10__6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_12__6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_14__6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_15__6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_1__6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_2__6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_3__6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_4__6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_5__6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_6__6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_7__6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_8__6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_9__6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_10__6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_12__6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_14__6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_15__6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_1__6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_2__6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_3__6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_4__6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_5__6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_6__6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_7__6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_8__6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_9__6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_10__6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_12__6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_14__6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_15__6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_1__6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_2__6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_3__6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_4__6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_5__6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_6__6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_7__6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_8__6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_9__6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_10__6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_12__6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_14__6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_15__6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_RegisterBlock_FF_1_ff_reg_3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_RegisterBlock_FF_1_ff_reg_5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_RegisterBlock_FF_1_ff_reg_5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_RegisterBlock_FF_1_ff_reg_3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_RegisterBlock_FF_1_ff_reg_4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_RegisterBlock_FF_1_ff_reg_4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_1__5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_2__5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_3__5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_4__5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_5__5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_6__5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_7__5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_8__5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_9__5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_10__5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_12__5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_14__5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_15__5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_1__5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_2__5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_3__5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_4__5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_5__5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_6__5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_7__5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_8__5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_9__5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_10__5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_12__5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_14__5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_15__5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_1__5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_2__5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_3__5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_4__5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_5__5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_6__5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_7__5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_8__5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_9__5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_10__5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_12__5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_14__5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_15__5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_1__5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_2__5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_3__5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_4__5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_5__5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_6__5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_7__5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_8__5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_9__5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_10__5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_12__5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_14__5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_15__5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_1__4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_2__4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_3__4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_4__4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_5__4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_6__4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_7__4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_8__4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_9__4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_10__4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_12__4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_14__4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_15__4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_1__4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_2__4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_3__4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_4__4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_5__4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_6__4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_7__4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_8__4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_9__4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_10__4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_12__4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_14__4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_15__4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_1__4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_2__4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_3__4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_4__4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_5__4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_6__4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_7__4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_8__4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_9__4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_10__4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_12__4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_14__4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_15__4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_1__4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_2__4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_3__4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_4__4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_5__4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_6__4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_7__4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_8__4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_9__4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_10__4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_12__4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_14__4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_15__4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_RegisterBlock_FF_1_ff_reg_2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_RegisterBlock_FF_1_ff_reg_2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_1__3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_2__3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_3__3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_4__3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_5__3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_6__3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_7__3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_8__3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_9__3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_10__3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_12__3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_14__3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_15__3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_1__3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_2__3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_3__3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_4__3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_5__3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_6__3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_7__3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_8__3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_9__3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_10__3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_12__3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_14__3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_15__3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_1__3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_2__3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_3__3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_4__3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_5__3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_6__3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_7__3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_8__3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_9__3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_10__3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_12__3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_14__3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_15__3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_1__3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_2__3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_3__3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_4__3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_5__3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_6__3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_7__3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_8__3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_9__3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_10__3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_12__3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_14__3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_15__3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_1__2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_2__2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_3__2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_4__2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_5__2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_6__2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_7__2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_8__2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_9__2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_10__2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_12__2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_14__2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_15__2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_1__2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_2__2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_3__2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_4__2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_5__2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_6__2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_7__2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_8__2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_9__2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_10__2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_12__2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_14__2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_15__2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_1__2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_2__2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_3__2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_4__2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_5__2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_6__2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_7__2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_8__2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_9__2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_10__2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_12__2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_14__2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_15__2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_1__2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_2__2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_3__2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_4__2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_5__2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_6__2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_7__2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_8__2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_9__2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_10__2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_12__2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_14__2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_15__2_/Q]
set_switching_activity -period 1 -toggle_rate 6.10352e-05 -static_probability  \
0.00012207 [get_pins cu0_RegisterBlock_FF_1_ff_reg_1_/Q]
set_switching_activity -period 1 -toggle_rate 6.10352e-05 -static_probability  \
0.00012207 [get_pins cu1_RegisterBlock_FF_1_ff_reg_1_/Q]
set_switching_activity -period 1 -toggle_rate 3.05176e-05 -static_probability  \
0.00088501 [get_pins cu0_mem0_mem_reg_1__1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_2__1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_3__1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_4__1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_5__1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_6__1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_7__1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_8__1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_9__1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_10__1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_12__1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_14__1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_15__1_/Q]
set_switching_activity -period 1 -toggle_rate 3.05176e-05 -static_probability  \
0.00088501 [get_pins cu0_mem1_mem_reg_1__1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_2__1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_3__1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_4__1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_5__1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_6__1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_7__1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_8__1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_9__1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_10__1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_12__1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_14__1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_15__1_/Q]
set_switching_activity -period 1 -toggle_rate 3.05176e-05 -static_probability  \
0.00088501 [get_pins cu1_mem0_mem_reg_1__1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_2__1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_3__1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_4__1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_5__1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_6__1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_7__1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_8__1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_9__1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_10__1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_12__1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_14__1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_15__1_/Q]
set_switching_activity -period 1 -toggle_rate 3.05176e-05 -static_probability  \
0.00088501 [get_pins cu1_mem1_mem_reg_1__1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_2__1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_3__1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_4__1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_5__1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_6__1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_7__1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_8__1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_9__1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_10__1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_12__1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_14__1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_15__1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_RegisterBlock_FF_1_ff_reg_6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_RegisterBlock_FF_ff_reg_7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_RegisterBlock_FF_1_ff_reg_7_/Q]
set_switching_activity -period 1 -toggle_rate 3.05176e-05 -static_probability  \
1.52588e-05 [get_pins cu0_mem0_mem_reg_1__0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_2__0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_3__0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_4__0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_5__0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_6__0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_7__0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_8__0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_9__0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_10__0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_12__0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_14__0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem0_mem_reg_15__0_/Q]
set_switching_activity -period 1 -toggle_rate 3.05176e-05 -static_probability  \
1.52588e-05 [get_pins cu0_mem1_mem_reg_1__0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_2__0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_3__0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_4__0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_5__0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_6__0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_7__0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_8__0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_9__0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_10__0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_12__0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_14__0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_mem1_mem_reg_15__0_/Q]
set_switching_activity -period 1 -toggle_rate 3.05176e-05 -static_probability  \
1.52588e-05 [get_pins cu1_mem0_mem_reg_1__0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_2__0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_3__0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_4__0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_5__0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_6__0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_7__0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_8__0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_9__0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_10__0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_12__0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_14__0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem0_mem_reg_15__0_/Q]
set_switching_activity -period 1 -toggle_rate 3.05176e-05 -static_probability  \
1.52588e-05 [get_pins cu1_mem1_mem_reg_1__0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_2__0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_3__0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_4__0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_5__0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_6__0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_7__0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_8__0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_9__0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_10__0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_12__0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_14__0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_mem1_mem_reg_15__0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_RegisterBlock_FF_1_ff_reg_6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_RegisterBlock_FF_ff_reg_7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_RegisterBlock_FF_1_ff_reg_7_/Q]
set_switching_activity -period 1 -toggle_rate 0.000518799 -static_probability  \
0.00444031 [get_pins cu0_RegisterBlock_FF_1_ff_reg_0_/Q]
set_switching_activity -period 1 -toggle_rate 0.000518799 -static_probability  \
0.00444031 [get_pins cu1_RegisterBlock_FF_1_ff_reg_0_/Q]
set_switching_activity -period 1 -toggle_rate 0.084671 -static_probability     \
0.232941 [get_pins controlBox_pulser_commandReg_reg/Q]
set_switching_activity -period 1 -toggle_rate 0.045105 -static_probability     \
0.225525 [get_pins cu0_RegisterBlock_1_FF_2_ff_reg_0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_RegisterBlock_1_FF_2_ff_reg_1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_RegisterBlock_1_FF_2_ff_reg_2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_RegisterBlock_1_FF_4_ff_reg_0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_RegisterBlock_1_FF_4_ff_reg_1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_RegisterBlock_1_FF_4_ff_reg_2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_RegisterBlock_1_FF_4_ff_reg_3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_RegisterBlock_1_FF_4_ff_reg_4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_RegisterBlock_1_FF_4_ff_reg_5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_RegisterBlock_1_FF_4_ff_reg_6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_RegisterBlock_1_FF_4_ff_reg_7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_RegisterBlock_1_FF_5_ff_reg_0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_RegisterBlock_1_FF_5_ff_reg_1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_RegisterBlock_1_FF_5_ff_reg_2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_RegisterBlock_1_FF_5_ff_reg_3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_RegisterBlock_1_FF_5_ff_reg_4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_RegisterBlock_1_FF_5_ff_reg_5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_RegisterBlock_1_FF_5_ff_reg_6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_RegisterBlock_1_FF_5_ff_reg_7_/Q]
set_switching_activity -period 1 -toggle_rate 0.045105 -static_probability     \
0.225525 [get_pins cu1_RegisterBlock_1_FF_2_ff_reg_0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_RegisterBlock_1_FF_2_ff_reg_1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_RegisterBlock_1_FF_2_ff_reg_2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_RegisterBlock_1_FF_4_ff_reg_0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_RegisterBlock_1_FF_4_ff_reg_1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_RegisterBlock_1_FF_4_ff_reg_3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_RegisterBlock_1_FF_4_ff_reg_4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_RegisterBlock_1_FF_4_ff_reg_7_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_RegisterBlock_1_FF_5_ff_reg_0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_RegisterBlock_1_FF_5_ff_reg_1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_RegisterBlock_1_FF_5_ff_reg_2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_RegisterBlock_1_FF_5_ff_reg_3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_RegisterBlock_1_FF_5_ff_reg_4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_RegisterBlock_1_FF_5_ff_reg_5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_RegisterBlock_1_FF_5_ff_reg_6_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_RegisterBlock_1_FF_5_ff_reg_7_/Q]
set_switching_activity -period 1 -toggle_rate 0.041214 -static_probability     \
0.204437 [get_pins cu0_RegisterBlock_1_FF_3_ff_reg_0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_RegisterBlock_1_FF_3_ff_reg_1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_RegisterBlock_1_FF_3_ff_reg_2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_RegisterBlock_1_FF_3_ff_reg_3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_RegisterBlock_1_FF_3_ff_reg_4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu0_RegisterBlock_1_FF_3_ff_reg_5_/Q]
set_switching_activity -period 1 -toggle_rate 0.041214 -static_probability     \
0.204437 [get_pins cu1_RegisterBlock_1_FF_3_ff_reg_0_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_RegisterBlock_1_FF_3_ff_reg_1_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_RegisterBlock_1_FF_3_ff_reg_2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_RegisterBlock_1_FF_3_ff_reg_3_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_RegisterBlock_1_FF_3_ff_reg_4_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_RegisterBlock_1_FF_3_ff_reg_5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_RegisterBlock_1_FF_4_ff_reg_2_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_RegisterBlock_1_FF_4_ff_reg_5_/Q]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_pins cu1_RegisterBlock_1_FF_4_ff_reg_6_/Q]
set_switching_activity -period 1 -toggle_rate 0.0831909 -static_probability    \
0.546921 [get_pins cu0_controlBlock_incXbar_config__outSelect_3_reg_1_/Q]
set_switching_activity -period 1 -toggle_rate 0.0831909 -static_probability    \
0.546921 [get_pins cu0_controlBlock_decXbar_config__outSelect_1_reg_0_/Q]
set_switching_activity -period 1 -toggle_rate 0.0831909 -static_probability    \
0.546921 [get_pins cu1_controlBlock_incXbar_config__outSelect_3_reg_1_/Q]
set_switching_activity -period 1 -toggle_rate 0.0831909 -static_probability    \
0.546921 [get_pins cu1_controlBlock_decXbar_config__outSelect_1_reg_0_/Q]
set_switching_activity -period 1 -toggle_rate 0.0831909 -static_probability    \
0.546921 [get_pins cu0_controlBlock_config__udcInit_0_reg_1_/Q]
set_switching_activity -period 1 -toggle_rate 0.0831909 -static_probability    \
0.546921 [get_pins cu1_controlBlock_config__udcInit_0_reg_1_/Q]
create_clock [get_ports clk]  -name ideal_clock1  -period 1  -waveform {0 0.5}
set_max_delay 0.2  -from [list [get_ports clk] [get_ports reset] [get_ports    \
io_config_enable] [get_ports io_command]]  -to [get_ports io_status]

# Set the current_design #
current_design SNPS_CLOCK_GATE_HIGH_SRAM_0_33

set_units -time ns -resistance kOhm -capacitance pF -voltage V -current mA
remove_wire_load_model
set_local_link_library {tcbn45gsbwpml.db}
set_attribute -type string [current_design] clock_gating_latch_style latch
set_attribute -type integer [current_design] clock_gating_reg_size 3
set_attribute -type integer [current_design] clock_gating_obs_depth 5
set_attribute -type integer [current_design] pwr_cg_max_fanout 2147483647
set_boundary_optimization [current_design] false
set_attribute -type boolean [current_design] pwr_cg_design_has_clock_gating    \
true
set_attribute -type boolean [current_design] pwr_cg_design_edge_type true
set_driving_cell -lib_cell INVD0BWP -library tcbn45gsbwpml -pin ZN [get_ports  \
CLK]
set_attribute -type boolean [get_ports CLK] clock_gate_clock_pin true
set_attribute -type boolean [get_ports EN] clock_gate_enable_pin true
set_attribute -type boolean [get_ports ENCLK] clock_gate_out_pin true
set_attribute -type boolean [get_ports TE] clock_gate_test_pin true
set_attribute -type string [get_cells latch] clock_gating_latch_style latch
set_attribute -type boolean [get_cells latch] clock_gating_logic true
set_attribute -type integer [get_cells latch] clock_gating_obs_depth 5
set_attribute -type integer [get_cells latch] clock_gating_reg_size 3
set_attribute -type int [get_cells latch] power_cg_compile_directives 63
set_attribute -type boolean [get_cells latch] pwr_cg_design_edge_type true

# Set the current_design #
current_design SNPS_CLOCK_GATE_HIGH_SRAM_0_32

set_units -time ns -resistance kOhm -capacitance pF -voltage V -current mA
remove_wire_load_model
set_local_link_library {tcbn45gsbwpml.db}
set_attribute -type string [current_design] clock_gating_latch_style latch
set_attribute -type integer [current_design] clock_gating_reg_size 3
set_attribute -type integer [current_design] clock_gating_obs_depth 5
set_attribute -type integer [current_design] pwr_cg_max_fanout 2147483647
set_boundary_optimization [current_design] false
set_attribute -type boolean [current_design] pwr_cg_design_has_clock_gating    \
true
set_attribute -type boolean [current_design] pwr_cg_design_edge_type true
set_driving_cell -lib_cell INVD0BWP -library tcbn45gsbwpml -pin ZN [get_ports  \
CLK]
set_attribute -type boolean [get_ports CLK] clock_gate_clock_pin true
set_attribute -type boolean [get_ports EN] clock_gate_enable_pin true
set_attribute -type boolean [get_ports ENCLK] clock_gate_out_pin true
set_attribute -type boolean [get_ports TE] clock_gate_test_pin true
set_attribute -type string [get_cells latch] clock_gating_latch_style latch
set_attribute -type boolean [get_cells latch] clock_gating_logic true
set_attribute -type integer [get_cells latch] clock_gating_obs_depth 5
set_attribute -type integer [get_cells latch] clock_gating_reg_size 3
set_attribute -type int [get_cells latch] power_cg_compile_directives 63
set_attribute -type boolean [get_cells latch] pwr_cg_design_edge_type true

# Set the current_design #
current_design SNPS_CLOCK_GATE_HIGH_SRAM_0_31

set_units -time ns -resistance kOhm -capacitance pF -voltage V -current mA
remove_wire_load_model
set_local_link_library {tcbn45gsbwpml.db}
set_attribute -type string [current_design] clock_gating_latch_style latch
set_attribute -type integer [current_design] clock_gating_reg_size 3
set_attribute -type integer [current_design] clock_gating_obs_depth 5
set_attribute -type integer [current_design] pwr_cg_max_fanout 2147483647
set_boundary_optimization [current_design] false
set_attribute -type boolean [current_design] pwr_cg_design_has_clock_gating    \
true
set_attribute -type boolean [current_design] pwr_cg_design_edge_type true
set_driving_cell -lib_cell INVD0BWP -library tcbn45gsbwpml -pin ZN [get_ports  \
CLK]
set_attribute -type boolean [get_ports CLK] clock_gate_clock_pin true
set_attribute -type boolean [get_ports EN] clock_gate_enable_pin true
set_attribute -type boolean [get_ports ENCLK] clock_gate_out_pin true
set_attribute -type boolean [get_ports TE] clock_gate_test_pin true
set_attribute -type string [get_cells latch] clock_gating_latch_style latch
set_attribute -type boolean [get_cells latch] clock_gating_logic true
set_attribute -type integer [get_cells latch] clock_gating_obs_depth 5
set_attribute -type integer [get_cells latch] clock_gating_reg_size 3
set_attribute -type int [get_cells latch] power_cg_compile_directives 63
set_attribute -type boolean [get_cells latch] pwr_cg_design_edge_type true

# Set the current_design #
current_design SNPS_CLOCK_GATE_HIGH_SRAM_0_30

set_units -time ns -resistance kOhm -capacitance pF -voltage V -current mA
remove_wire_load_model
set_local_link_library {tcbn45gsbwpml.db}
set_attribute -type string [current_design] clock_gating_latch_style latch
set_attribute -type integer [current_design] clock_gating_reg_size 3
set_attribute -type integer [current_design] clock_gating_obs_depth 5
set_attribute -type integer [current_design] pwr_cg_max_fanout 2147483647
set_boundary_optimization [current_design] false
set_attribute -type boolean [current_design] pwr_cg_design_has_clock_gating    \
true
set_attribute -type boolean [current_design] pwr_cg_design_edge_type true
set_driving_cell -lib_cell INVD0BWP -library tcbn45gsbwpml -pin ZN [get_ports  \
CLK]
set_attribute -type boolean [get_ports CLK] clock_gate_clock_pin true
set_attribute -type boolean [get_ports EN] clock_gate_enable_pin true
set_attribute -type boolean [get_ports ENCLK] clock_gate_out_pin true
set_attribute -type boolean [get_ports TE] clock_gate_test_pin true
set_attribute -type string [get_cells latch] clock_gating_latch_style latch
set_attribute -type boolean [get_cells latch] clock_gating_logic true
set_attribute -type integer [get_cells latch] clock_gating_obs_depth 5
set_attribute -type integer [get_cells latch] clock_gating_reg_size 3
set_attribute -type int [get_cells latch] power_cg_compile_directives 63
set_attribute -type boolean [get_cells latch] pwr_cg_design_edge_type true

# Set the current_design #
current_design SNPS_CLOCK_GATE_HIGH_SRAM_0_29

set_units -time ns -resistance kOhm -capacitance pF -voltage V -current mA
remove_wire_load_model
set_local_link_library {tcbn45gsbwpml.db}
set_attribute -type string [current_design] clock_gating_latch_style latch
set_attribute -type integer [current_design] clock_gating_reg_size 3
set_attribute -type integer [current_design] clock_gating_obs_depth 5
set_attribute -type integer [current_design] pwr_cg_max_fanout 2147483647
set_boundary_optimization [current_design] false
set_attribute -type boolean [current_design] pwr_cg_design_has_clock_gating    \
true
set_attribute -type boolean [current_design] pwr_cg_design_edge_type true
set_driving_cell -lib_cell INVD0BWP -library tcbn45gsbwpml -pin ZN [get_ports  \
CLK]
set_attribute -type boolean [get_ports CLK] clock_gate_clock_pin true
set_attribute -type boolean [get_ports EN] clock_gate_enable_pin true
set_attribute -type boolean [get_ports ENCLK] clock_gate_out_pin true
set_attribute -type boolean [get_ports TE] clock_gate_test_pin true
set_attribute -type string [get_cells latch] clock_gating_latch_style latch
set_attribute -type boolean [get_cells latch] clock_gating_logic true
set_attribute -type integer [get_cells latch] clock_gating_obs_depth 5
set_attribute -type integer [get_cells latch] clock_gating_reg_size 3
set_attribute -type int [get_cells latch] power_cg_compile_directives 63
set_attribute -type boolean [get_cells latch] pwr_cg_design_edge_type true

# Set the current_design #
current_design SNPS_CLOCK_GATE_HIGH_SRAM_0_28

set_units -time ns -resistance kOhm -capacitance pF -voltage V -current mA
remove_wire_load_model
set_local_link_library {tcbn45gsbwpml.db}
set_attribute -type string [current_design] clock_gating_latch_style latch
set_attribute -type integer [current_design] clock_gating_reg_size 3
set_attribute -type integer [current_design] clock_gating_obs_depth 5
set_attribute -type integer [current_design] pwr_cg_max_fanout 2147483647
set_boundary_optimization [current_design] false
set_attribute -type boolean [current_design] pwr_cg_design_has_clock_gating    \
true
set_attribute -type boolean [current_design] pwr_cg_design_edge_type true
set_driving_cell -lib_cell INVD0BWP -library tcbn45gsbwpml -pin ZN [get_ports  \
CLK]
set_attribute -type boolean [get_ports CLK] clock_gate_clock_pin true
set_attribute -type boolean [get_ports EN] clock_gate_enable_pin true
set_attribute -type boolean [get_ports ENCLK] clock_gate_out_pin true
set_attribute -type boolean [get_ports TE] clock_gate_test_pin true
set_attribute -type string [get_cells latch] clock_gating_latch_style latch
set_attribute -type boolean [get_cells latch] clock_gating_logic true
set_attribute -type integer [get_cells latch] clock_gating_obs_depth 5
set_attribute -type integer [get_cells latch] clock_gating_reg_size 3
set_attribute -type int [get_cells latch] power_cg_compile_directives 63
set_attribute -type boolean [get_cells latch] pwr_cg_design_edge_type true

# Set the current_design #
current_design SNPS_CLOCK_GATE_HIGH_SRAM_0_27

set_units -time ns -resistance kOhm -capacitance pF -voltage V -current mA
remove_wire_load_model
set_local_link_library {tcbn45gsbwpml.db}
set_attribute -type string [current_design] clock_gating_latch_style latch
set_attribute -type integer [current_design] clock_gating_reg_size 3
set_attribute -type integer [current_design] clock_gating_obs_depth 5
set_attribute -type integer [current_design] pwr_cg_max_fanout 2147483647
set_boundary_optimization [current_design] false
set_attribute -type boolean [current_design] pwr_cg_design_has_clock_gating    \
true
set_attribute -type boolean [current_design] pwr_cg_design_edge_type true
set_driving_cell -lib_cell INVD0BWP -library tcbn45gsbwpml -pin ZN [get_ports  \
CLK]
set_attribute -type boolean [get_ports CLK] clock_gate_clock_pin true
set_attribute -type boolean [get_ports EN] clock_gate_enable_pin true
set_attribute -type boolean [get_ports ENCLK] clock_gate_out_pin true
set_attribute -type boolean [get_ports TE] clock_gate_test_pin true
set_attribute -type string [get_cells latch] clock_gating_latch_style latch
set_attribute -type boolean [get_cells latch] clock_gating_logic true
set_attribute -type integer [get_cells latch] clock_gating_obs_depth 5
set_attribute -type integer [get_cells latch] clock_gating_reg_size 3
set_attribute -type int [get_cells latch] power_cg_compile_directives 63
set_attribute -type boolean [get_cells latch] pwr_cg_design_edge_type true

# Set the current_design #
current_design SNPS_CLOCK_GATE_HIGH_SRAM_0_26

set_units -time ns -resistance kOhm -capacitance pF -voltage V -current mA
remove_wire_load_model
set_local_link_library {tcbn45gsbwpml.db}
set_attribute -type string [current_design] clock_gating_latch_style latch
set_attribute -type integer [current_design] clock_gating_reg_size 3
set_attribute -type integer [current_design] clock_gating_obs_depth 5
set_attribute -type integer [current_design] pwr_cg_max_fanout 2147483647
set_boundary_optimization [current_design] false
set_attribute -type boolean [current_design] pwr_cg_design_has_clock_gating    \
true
set_attribute -type boolean [current_design] pwr_cg_design_edge_type true
set_driving_cell -lib_cell INVD0BWP -library tcbn45gsbwpml -pin ZN [get_ports  \
CLK]
set_attribute -type boolean [get_ports CLK] clock_gate_clock_pin true
set_attribute -type boolean [get_ports EN] clock_gate_enable_pin true
set_attribute -type boolean [get_ports ENCLK] clock_gate_out_pin true
set_attribute -type boolean [get_ports TE] clock_gate_test_pin true
set_attribute -type string [get_cells latch] clock_gating_latch_style latch
set_attribute -type boolean [get_cells latch] clock_gating_logic true
set_attribute -type integer [get_cells latch] clock_gating_obs_depth 5
set_attribute -type integer [get_cells latch] clock_gating_reg_size 3
set_attribute -type int [get_cells latch] power_cg_compile_directives 63
set_attribute -type boolean [get_cells latch] pwr_cg_design_edge_type true

# Set the current_design #
current_design SNPS_CLOCK_GATE_HIGH_SRAM_0_25

set_units -time ns -resistance kOhm -capacitance pF -voltage V -current mA
remove_wire_load_model
set_local_link_library {tcbn45gsbwpml.db}
set_attribute -type string [current_design] clock_gating_latch_style latch
set_attribute -type integer [current_design] clock_gating_reg_size 3
set_attribute -type integer [current_design] clock_gating_obs_depth 5
set_attribute -type integer [current_design] pwr_cg_max_fanout 2147483647
set_boundary_optimization [current_design] false
set_attribute -type boolean [current_design] pwr_cg_design_has_clock_gating    \
true
set_attribute -type boolean [current_design] pwr_cg_design_edge_type true
set_driving_cell -lib_cell INVD0BWP -library tcbn45gsbwpml -pin ZN [get_ports  \
CLK]
set_attribute -type boolean [get_ports CLK] clock_gate_clock_pin true
set_attribute -type boolean [get_ports EN] clock_gate_enable_pin true
set_attribute -type boolean [get_ports ENCLK] clock_gate_out_pin true
set_attribute -type boolean [get_ports TE] clock_gate_test_pin true
set_attribute -type string [get_cells latch] clock_gating_latch_style latch
set_attribute -type boolean [get_cells latch] clock_gating_logic true
set_attribute -type integer [get_cells latch] clock_gating_obs_depth 5
set_attribute -type integer [get_cells latch] clock_gating_reg_size 3
set_attribute -type int [get_cells latch] power_cg_compile_directives 63
set_attribute -type boolean [get_cells latch] pwr_cg_design_edge_type true

# Set the current_design #
current_design SNPS_CLOCK_GATE_HIGH_SRAM_0_24

set_units -time ns -resistance kOhm -capacitance pF -voltage V -current mA
remove_wire_load_model
set_local_link_library {tcbn45gsbwpml.db}
set_attribute -type string [current_design] clock_gating_latch_style latch
set_attribute -type integer [current_design] clock_gating_reg_size 3
set_attribute -type integer [current_design] clock_gating_obs_depth 5
set_attribute -type integer [current_design] pwr_cg_max_fanout 2147483647
set_boundary_optimization [current_design] false
set_attribute -type boolean [current_design] pwr_cg_design_has_clock_gating    \
true
set_attribute -type boolean [current_design] pwr_cg_design_edge_type true
set_driving_cell -lib_cell INVD0BWP -library tcbn45gsbwpml -pin ZN [get_ports  \
CLK]
set_attribute -type boolean [get_ports CLK] clock_gate_clock_pin true
set_attribute -type boolean [get_ports EN] clock_gate_enable_pin true
set_attribute -type boolean [get_ports ENCLK] clock_gate_out_pin true
set_attribute -type boolean [get_ports TE] clock_gate_test_pin true
set_attribute -type string [get_cells latch] clock_gating_latch_style latch
set_attribute -type boolean [get_cells latch] clock_gating_logic true
set_attribute -type integer [get_cells latch] clock_gating_obs_depth 5
set_attribute -type integer [get_cells latch] clock_gating_reg_size 3
set_attribute -type int [get_cells latch] power_cg_compile_directives 63
set_attribute -type boolean [get_cells latch] pwr_cg_design_edge_type true

# Set the current_design #
current_design SNPS_CLOCK_GATE_HIGH_SRAM_0_23

set_units -time ns -resistance kOhm -capacitance pF -voltage V -current mA
remove_wire_load_model
set_local_link_library {tcbn45gsbwpml.db}
set_attribute -type string [current_design] clock_gating_latch_style latch
set_attribute -type integer [current_design] clock_gating_reg_size 3
set_attribute -type integer [current_design] clock_gating_obs_depth 5
set_attribute -type integer [current_design] pwr_cg_max_fanout 2147483647
set_boundary_optimization [current_design] false
set_attribute -type boolean [current_design] pwr_cg_design_has_clock_gating    \
true
set_attribute -type boolean [current_design] pwr_cg_design_edge_type true
set_driving_cell -lib_cell INVD0BWP -library tcbn45gsbwpml -pin ZN [get_ports  \
CLK]
set_attribute -type boolean [get_ports CLK] clock_gate_clock_pin true
set_attribute -type boolean [get_ports EN] clock_gate_enable_pin true
set_attribute -type boolean [get_ports ENCLK] clock_gate_out_pin true
set_attribute -type boolean [get_ports TE] clock_gate_test_pin true
set_attribute -type string [get_cells latch] clock_gating_latch_style latch
set_attribute -type boolean [get_cells latch] clock_gating_logic true
set_attribute -type integer [get_cells latch] clock_gating_obs_depth 5
set_attribute -type integer [get_cells latch] clock_gating_reg_size 3
set_attribute -type int [get_cells latch] power_cg_compile_directives 63
set_attribute -type boolean [get_cells latch] pwr_cg_design_edge_type true

# Set the current_design #
current_design SNPS_CLOCK_GATE_HIGH_SRAM_0_21

set_units -time ns -resistance kOhm -capacitance pF -voltage V -current mA
remove_wire_load_model
set_local_link_library {tcbn45gsbwpml.db}
set_attribute -type string [current_design] clock_gating_latch_style latch
set_attribute -type integer [current_design] clock_gating_reg_size 3
set_attribute -type integer [current_design] clock_gating_obs_depth 5
set_attribute -type integer [current_design] pwr_cg_max_fanout 2147483647
set_boundary_optimization [current_design] false
set_attribute -type boolean [current_design] pwr_cg_design_has_clock_gating    \
true
set_attribute -type boolean [current_design] pwr_cg_design_edge_type true
set_driving_cell -lib_cell INVD0BWP -library tcbn45gsbwpml -pin ZN [get_ports  \
CLK]
set_attribute -type boolean [get_ports CLK] clock_gate_clock_pin true
set_attribute -type boolean [get_ports EN] clock_gate_enable_pin true
set_attribute -type boolean [get_ports ENCLK] clock_gate_out_pin true
set_attribute -type boolean [get_ports TE] clock_gate_test_pin true
set_attribute -type string [get_cells latch] clock_gating_latch_style latch
set_attribute -type boolean [get_cells latch] clock_gating_logic true
set_attribute -type integer [get_cells latch] clock_gating_obs_depth 5
set_attribute -type integer [get_cells latch] clock_gating_reg_size 3
set_attribute -type int [get_cells latch] power_cg_compile_directives 63
set_attribute -type boolean [get_cells latch] pwr_cg_design_edge_type true

# Set the current_design #
current_design SNPS_CLOCK_GATE_HIGH_SRAM_0_19

set_units -time ns -resistance kOhm -capacitance pF -voltage V -current mA
remove_wire_load_model
set_local_link_library {tcbn45gsbwpml.db}
set_attribute -type string [current_design] clock_gating_latch_style latch
set_attribute -type integer [current_design] clock_gating_reg_size 3
set_attribute -type integer [current_design] clock_gating_obs_depth 5
set_attribute -type integer [current_design] pwr_cg_max_fanout 2147483647
set_boundary_optimization [current_design] false
set_attribute -type boolean [current_design] pwr_cg_design_has_clock_gating    \
true
set_attribute -type boolean [current_design] pwr_cg_design_edge_type true
set_driving_cell -lib_cell INVD0BWP -library tcbn45gsbwpml -pin ZN [get_ports  \
CLK]
set_attribute -type boolean [get_ports CLK] clock_gate_clock_pin true
set_attribute -type boolean [get_ports EN] clock_gate_enable_pin true
set_attribute -type boolean [get_ports ENCLK] clock_gate_out_pin true
set_attribute -type boolean [get_ports TE] clock_gate_test_pin true
set_attribute -type string [get_cells latch] clock_gating_latch_style latch
set_attribute -type boolean [get_cells latch] clock_gating_logic true
set_attribute -type integer [get_cells latch] clock_gating_obs_depth 5
set_attribute -type integer [get_cells latch] clock_gating_reg_size 3
set_attribute -type int [get_cells latch] power_cg_compile_directives 63
set_attribute -type boolean [get_cells latch] pwr_cg_design_edge_type true

# Set the current_design #
current_design SNPS_CLOCK_GATE_HIGH_SRAM_0_18

set_units -time ns -resistance kOhm -capacitance pF -voltage V -current mA
remove_wire_load_model
set_local_link_library {tcbn45gsbwpml.db}
set_attribute -type string [current_design] clock_gating_latch_style latch
set_attribute -type integer [current_design] clock_gating_reg_size 3
set_attribute -type integer [current_design] clock_gating_obs_depth 5
set_attribute -type integer [current_design] pwr_cg_max_fanout 2147483647
set_boundary_optimization [current_design] false
set_attribute -type boolean [current_design] pwr_cg_design_has_clock_gating    \
true
set_attribute -type boolean [current_design] pwr_cg_design_edge_type true
set_driving_cell -lib_cell INVD0BWP -library tcbn45gsbwpml -pin ZN [get_ports  \
CLK]
set_attribute -type boolean [get_ports CLK] clock_gate_clock_pin true
set_attribute -type boolean [get_ports EN] clock_gate_enable_pin true
set_attribute -type boolean [get_ports ENCLK] clock_gate_out_pin true
set_attribute -type boolean [get_ports TE] clock_gate_test_pin true
set_attribute -type string [get_cells latch] clock_gating_latch_style latch
set_attribute -type boolean [get_cells latch] clock_gating_logic true
set_attribute -type integer [get_cells latch] clock_gating_obs_depth 5
set_attribute -type integer [get_cells latch] clock_gating_reg_size 3
set_attribute -type int [get_cells latch] power_cg_compile_directives 63
set_attribute -type boolean [get_cells latch] pwr_cg_design_edge_type true

# Set the current_design #
current_design SNPS_CLOCK_GATE_HIGH_SRAM_0_16

set_units -time ns -resistance kOhm -capacitance pF -voltage V -current mA
remove_wire_load_model
set_local_link_library {tcbn45gsbwpml.db}
set_attribute -type string [current_design] clock_gating_latch_style latch
set_attribute -type integer [current_design] clock_gating_reg_size 3
set_attribute -type integer [current_design] clock_gating_obs_depth 5
set_attribute -type integer [current_design] pwr_cg_max_fanout 2147483647
set_boundary_optimization [current_design] false
set_attribute -type boolean [current_design] pwr_cg_design_has_clock_gating    \
true
set_attribute -type boolean [current_design] pwr_cg_design_edge_type true
set_driving_cell -lib_cell INVD0BWP -library tcbn45gsbwpml -pin ZN [get_ports  \
CLK]
set_attribute -type boolean [get_ports CLK] clock_gate_clock_pin true
set_attribute -type boolean [get_ports EN] clock_gate_enable_pin true
set_attribute -type boolean [get_ports ENCLK] clock_gate_out_pin true
set_attribute -type boolean [get_ports TE] clock_gate_test_pin true
set_attribute -type string [get_cells latch] clock_gating_latch_style latch
set_attribute -type boolean [get_cells latch] clock_gating_logic true
set_attribute -type integer [get_cells latch] clock_gating_obs_depth 5
set_attribute -type integer [get_cells latch] clock_gating_reg_size 3
set_attribute -type int [get_cells latch] power_cg_compile_directives 63
set_attribute -type boolean [get_cells latch] pwr_cg_design_edge_type true

# Set the current_design #
current_design SNPS_CLOCK_GATE_HIGH_SRAM_0_15

set_units -time ns -resistance kOhm -capacitance pF -voltage V -current mA
remove_wire_load_model
set_local_link_library {tcbn45gsbwpml.db}
set_attribute -type string [current_design] clock_gating_latch_style latch
set_attribute -type integer [current_design] clock_gating_reg_size 3
set_attribute -type integer [current_design] clock_gating_obs_depth 5
set_attribute -type integer [current_design] pwr_cg_max_fanout 2147483647
set_boundary_optimization [current_design] false
set_attribute -type boolean [current_design] pwr_cg_design_has_clock_gating    \
true
set_attribute -type boolean [current_design] pwr_cg_design_edge_type true
set_driving_cell -lib_cell INVD0BWP -library tcbn45gsbwpml -pin ZN [get_ports  \
CLK]
set_attribute -type boolean [get_ports CLK] clock_gate_clock_pin true
set_attribute -type boolean [get_ports EN] clock_gate_enable_pin true
set_attribute -type boolean [get_ports ENCLK] clock_gate_out_pin true
set_attribute -type boolean [get_ports TE] clock_gate_test_pin true
set_attribute -type string [get_cells latch] clock_gating_latch_style latch
set_attribute -type boolean [get_cells latch] clock_gating_logic true
set_attribute -type integer [get_cells latch] clock_gating_obs_depth 5
set_attribute -type integer [get_cells latch] clock_gating_reg_size 3
set_attribute -type int [get_cells latch] power_cg_compile_directives 63
set_attribute -type boolean [get_cells latch] pwr_cg_design_edge_type true

# Set the current_design #
current_design SNPS_CLOCK_GATE_HIGH_SRAM_0_14

set_units -time ns -resistance kOhm -capacitance pF -voltage V -current mA
remove_wire_load_model
set_local_link_library {tcbn45gsbwpml.db}
set_attribute -type string [current_design] clock_gating_latch_style latch
set_attribute -type integer [current_design] clock_gating_reg_size 3
set_attribute -type integer [current_design] clock_gating_obs_depth 5
set_attribute -type integer [current_design] pwr_cg_max_fanout 2147483647
set_boundary_optimization [current_design] false
set_attribute -type boolean [current_design] pwr_cg_design_has_clock_gating    \
true
set_attribute -type boolean [current_design] pwr_cg_design_edge_type true
set_driving_cell -lib_cell INVD0BWP -library tcbn45gsbwpml -pin ZN [get_ports  \
CLK]
set_attribute -type boolean [get_ports CLK] clock_gate_clock_pin true
set_attribute -type boolean [get_ports EN] clock_gate_enable_pin true
set_attribute -type boolean [get_ports ENCLK] clock_gate_out_pin true
set_attribute -type boolean [get_ports TE] clock_gate_test_pin true
set_attribute -type string [get_cells latch] clock_gating_latch_style latch
set_attribute -type boolean [get_cells latch] clock_gating_logic true
set_attribute -type integer [get_cells latch] clock_gating_obs_depth 5
set_attribute -type integer [get_cells latch] clock_gating_reg_size 3
set_attribute -type int [get_cells latch] power_cg_compile_directives 63
set_attribute -type boolean [get_cells latch] pwr_cg_design_edge_type true

# Set the current_design #
current_design SNPS_CLOCK_GATE_HIGH_SRAM_0_13

set_units -time ns -resistance kOhm -capacitance pF -voltage V -current mA
remove_wire_load_model
set_local_link_library {tcbn45gsbwpml.db}
set_attribute -type string [current_design] clock_gating_latch_style latch
set_attribute -type integer [current_design] clock_gating_reg_size 3
set_attribute -type integer [current_design] clock_gating_obs_depth 5
set_attribute -type integer [current_design] pwr_cg_max_fanout 2147483647
set_boundary_optimization [current_design] false
set_attribute -type boolean [current_design] pwr_cg_design_has_clock_gating    \
true
set_attribute -type boolean [current_design] pwr_cg_design_edge_type true
set_driving_cell -lib_cell INVD0BWP -library tcbn45gsbwpml -pin ZN [get_ports  \
CLK]
set_attribute -type boolean [get_ports CLK] clock_gate_clock_pin true
set_attribute -type boolean [get_ports EN] clock_gate_enable_pin true
set_attribute -type boolean [get_ports ENCLK] clock_gate_out_pin true
set_attribute -type boolean [get_ports TE] clock_gate_test_pin true
set_attribute -type string [get_cells latch] clock_gating_latch_style latch
set_attribute -type boolean [get_cells latch] clock_gating_logic true
set_attribute -type integer [get_cells latch] clock_gating_obs_depth 5
set_attribute -type integer [get_cells latch] clock_gating_reg_size 3
set_attribute -type int [get_cells latch] power_cg_compile_directives 63
set_attribute -type boolean [get_cells latch] pwr_cg_design_edge_type true

# Set the current_design #
current_design SNPS_CLOCK_GATE_HIGH_SRAM_0_12

set_units -time ns -resistance kOhm -capacitance pF -voltage V -current mA
remove_wire_load_model
set_local_link_library {tcbn45gsbwpml.db}
set_attribute -type string [current_design] clock_gating_latch_style latch
set_attribute -type integer [current_design] clock_gating_reg_size 3
set_attribute -type integer [current_design] clock_gating_obs_depth 5
set_attribute -type integer [current_design] pwr_cg_max_fanout 2147483647
set_boundary_optimization [current_design] false
set_attribute -type boolean [current_design] pwr_cg_design_has_clock_gating    \
true
set_attribute -type boolean [current_design] pwr_cg_design_edge_type true
set_driving_cell -lib_cell INVD0BWP -library tcbn45gsbwpml -pin ZN [get_ports  \
CLK]
set_attribute -type boolean [get_ports CLK] clock_gate_clock_pin true
set_attribute -type boolean [get_ports EN] clock_gate_enable_pin true
set_attribute -type boolean [get_ports ENCLK] clock_gate_out_pin true
set_attribute -type boolean [get_ports TE] clock_gate_test_pin true
set_attribute -type string [get_cells latch] clock_gating_latch_style latch
set_attribute -type boolean [get_cells latch] clock_gating_logic true
set_attribute -type integer [get_cells latch] clock_gating_obs_depth 5
set_attribute -type integer [get_cells latch] clock_gating_reg_size 3
set_attribute -type int [get_cells latch] power_cg_compile_directives 63
set_attribute -type boolean [get_cells latch] pwr_cg_design_edge_type true

# Set the current_design #
current_design SNPS_CLOCK_GATE_HIGH_SRAM_0_11

set_units -time ns -resistance kOhm -capacitance pF -voltage V -current mA
remove_wire_load_model
set_local_link_library {tcbn45gsbwpml.db}
set_attribute -type string [current_design] clock_gating_latch_style latch
set_attribute -type integer [current_design] clock_gating_reg_size 3
set_attribute -type integer [current_design] clock_gating_obs_depth 5
set_attribute -type integer [current_design] pwr_cg_max_fanout 2147483647
set_boundary_optimization [current_design] false
set_attribute -type boolean [current_design] pwr_cg_design_has_clock_gating    \
true
set_attribute -type boolean [current_design] pwr_cg_design_edge_type true
set_driving_cell -lib_cell INVD0BWP -library tcbn45gsbwpml -pin ZN [get_ports  \
CLK]
set_attribute -type boolean [get_ports CLK] clock_gate_clock_pin true
set_attribute -type boolean [get_ports EN] clock_gate_enable_pin true
set_attribute -type boolean [get_ports ENCLK] clock_gate_out_pin true
set_attribute -type boolean [get_ports TE] clock_gate_test_pin true
set_attribute -type string [get_cells latch] clock_gating_latch_style latch
set_attribute -type boolean [get_cells latch] clock_gating_logic true
set_attribute -type integer [get_cells latch] clock_gating_obs_depth 5
set_attribute -type integer [get_cells latch] clock_gating_reg_size 3
set_attribute -type int [get_cells latch] power_cg_compile_directives 63
set_attribute -type boolean [get_cells latch] pwr_cg_design_edge_type true

# Set the current_design #
current_design SNPS_CLOCK_GATE_HIGH_SRAM_0_10

set_units -time ns -resistance kOhm -capacitance pF -voltage V -current mA
remove_wire_load_model
set_local_link_library {tcbn45gsbwpml.db}
set_attribute -type string [current_design] clock_gating_latch_style latch
set_attribute -type integer [current_design] clock_gating_reg_size 3
set_attribute -type integer [current_design] clock_gating_obs_depth 5
set_attribute -type integer [current_design] pwr_cg_max_fanout 2147483647
set_boundary_optimization [current_design] false
set_attribute -type boolean [current_design] pwr_cg_design_has_clock_gating    \
true
set_attribute -type boolean [current_design] pwr_cg_design_edge_type true
set_driving_cell -lib_cell INVD0BWP -library tcbn45gsbwpml -pin ZN [get_ports  \
CLK]
set_attribute -type boolean [get_ports CLK] clock_gate_clock_pin true
set_attribute -type boolean [get_ports EN] clock_gate_enable_pin true
set_attribute -type boolean [get_ports ENCLK] clock_gate_out_pin true
set_attribute -type boolean [get_ports TE] clock_gate_test_pin true
set_attribute -type string [get_cells latch] clock_gating_latch_style latch
set_attribute -type boolean [get_cells latch] clock_gating_logic true
set_attribute -type integer [get_cells latch] clock_gating_obs_depth 5
set_attribute -type integer [get_cells latch] clock_gating_reg_size 3
set_attribute -type int [get_cells latch] power_cg_compile_directives 63
set_attribute -type boolean [get_cells latch] pwr_cg_design_edge_type true

# Set the current_design #
current_design SNPS_CLOCK_GATE_HIGH_SRAM_0_9

set_units -time ns -resistance kOhm -capacitance pF -voltage V -current mA
remove_wire_load_model
set_local_link_library {tcbn45gsbwpml.db}
set_attribute -type string [current_design] clock_gating_latch_style latch
set_attribute -type integer [current_design] clock_gating_reg_size 3
set_attribute -type integer [current_design] clock_gating_obs_depth 5
set_attribute -type integer [current_design] pwr_cg_max_fanout 2147483647
set_boundary_optimization [current_design] false
set_attribute -type boolean [current_design] pwr_cg_design_has_clock_gating    \
true
set_attribute -type boolean [current_design] pwr_cg_design_edge_type true
set_driving_cell -lib_cell INVD0BWP -library tcbn45gsbwpml -pin ZN [get_ports  \
CLK]
set_attribute -type boolean [get_ports CLK] clock_gate_clock_pin true
set_attribute -type boolean [get_ports EN] clock_gate_enable_pin true
set_attribute -type boolean [get_ports ENCLK] clock_gate_out_pin true
set_attribute -type boolean [get_ports TE] clock_gate_test_pin true
set_attribute -type string [get_cells latch] clock_gating_latch_style latch
set_attribute -type boolean [get_cells latch] clock_gating_logic true
set_attribute -type integer [get_cells latch] clock_gating_obs_depth 5
set_attribute -type integer [get_cells latch] clock_gating_reg_size 3
set_attribute -type int [get_cells latch] power_cg_compile_directives 63
set_attribute -type boolean [get_cells latch] pwr_cg_design_edge_type true

# Set the current_design #
current_design SNPS_CLOCK_GATE_HIGH_SRAM_0_8

set_units -time ns -resistance kOhm -capacitance pF -voltage V -current mA
remove_wire_load_model
set_local_link_library {tcbn45gsbwpml.db}
set_attribute -type string [current_design] clock_gating_latch_style latch
set_attribute -type integer [current_design] clock_gating_reg_size 3
set_attribute -type integer [current_design] clock_gating_obs_depth 5
set_attribute -type integer [current_design] pwr_cg_max_fanout 2147483647
set_boundary_optimization [current_design] false
set_attribute -type boolean [current_design] pwr_cg_design_has_clock_gating    \
true
set_attribute -type boolean [current_design] pwr_cg_design_edge_type true
set_driving_cell -lib_cell INVD0BWP -library tcbn45gsbwpml -pin ZN [get_ports  \
CLK]
set_attribute -type boolean [get_ports CLK] clock_gate_clock_pin true
set_attribute -type boolean [get_ports EN] clock_gate_enable_pin true
set_attribute -type boolean [get_ports ENCLK] clock_gate_out_pin true
set_attribute -type boolean [get_ports TE] clock_gate_test_pin true
set_attribute -type string [get_cells latch] clock_gating_latch_style latch
set_attribute -type boolean [get_cells latch] clock_gating_logic true
set_attribute -type integer [get_cells latch] clock_gating_obs_depth 5
set_attribute -type integer [get_cells latch] clock_gating_reg_size 3
set_attribute -type int [get_cells latch] power_cg_compile_directives 63
set_attribute -type boolean [get_cells latch] pwr_cg_design_edge_type true

# Set the current_design #
current_design SNPS_CLOCK_GATE_HIGH_SRAM_0_7

set_units -time ns -resistance kOhm -capacitance pF -voltage V -current mA
remove_wire_load_model
set_local_link_library {tcbn45gsbwpml.db}
set_attribute -type string [current_design] clock_gating_latch_style latch
set_attribute -type integer [current_design] clock_gating_reg_size 3
set_attribute -type integer [current_design] clock_gating_obs_depth 5
set_attribute -type integer [current_design] pwr_cg_max_fanout 2147483647
set_boundary_optimization [current_design] false
set_attribute -type boolean [current_design] pwr_cg_design_has_clock_gating    \
true
set_attribute -type boolean [current_design] pwr_cg_design_edge_type true
set_driving_cell -lib_cell INVD0BWP -library tcbn45gsbwpml -pin ZN [get_ports  \
CLK]
set_attribute -type boolean [get_ports CLK] clock_gate_clock_pin true
set_attribute -type boolean [get_ports EN] clock_gate_enable_pin true
set_attribute -type boolean [get_ports ENCLK] clock_gate_out_pin true
set_attribute -type boolean [get_ports TE] clock_gate_test_pin true
set_attribute -type string [get_cells latch] clock_gating_latch_style latch
set_attribute -type boolean [get_cells latch] clock_gating_logic true
set_attribute -type integer [get_cells latch] clock_gating_obs_depth 5
set_attribute -type integer [get_cells latch] clock_gating_reg_size 3
set_attribute -type int [get_cells latch] power_cg_compile_directives 63
set_attribute -type boolean [get_cells latch] pwr_cg_design_edge_type true

# Set the current_design #
current_design SNPS_CLOCK_GATE_HIGH_SRAM_0_6

set_units -time ns -resistance kOhm -capacitance pF -voltage V -current mA
remove_wire_load_model
set_local_link_library {tcbn45gsbwpml.db}
set_attribute -type string [current_design] clock_gating_latch_style latch
set_attribute -type integer [current_design] clock_gating_reg_size 3
set_attribute -type integer [current_design] clock_gating_obs_depth 5
set_attribute -type integer [current_design] pwr_cg_max_fanout 2147483647
set_boundary_optimization [current_design] false
set_attribute -type boolean [current_design] pwr_cg_design_has_clock_gating    \
true
set_attribute -type boolean [current_design] pwr_cg_design_edge_type true
set_driving_cell -lib_cell INVD0BWP -library tcbn45gsbwpml -pin ZN [get_ports  \
CLK]
set_attribute -type boolean [get_ports CLK] clock_gate_clock_pin true
set_attribute -type boolean [get_ports EN] clock_gate_enable_pin true
set_attribute -type boolean [get_ports ENCLK] clock_gate_out_pin true
set_attribute -type boolean [get_ports TE] clock_gate_test_pin true
set_attribute -type string [get_cells latch] clock_gating_latch_style latch
set_attribute -type boolean [get_cells latch] clock_gating_logic true
set_attribute -type integer [get_cells latch] clock_gating_obs_depth 5
set_attribute -type integer [get_cells latch] clock_gating_reg_size 3
set_attribute -type int [get_cells latch] power_cg_compile_directives 63
set_attribute -type boolean [get_cells latch] pwr_cg_design_edge_type true

# Set the current_design #
current_design SNPS_CLOCK_GATE_HIGH_SRAM_0_4

set_units -time ns -resistance kOhm -capacitance pF -voltage V -current mA
remove_wire_load_model
set_local_link_library {tcbn45gsbwpml.db}
set_attribute -type string [current_design] clock_gating_latch_style latch
set_attribute -type integer [current_design] clock_gating_reg_size 3
set_attribute -type integer [current_design] clock_gating_obs_depth 5
set_attribute -type integer [current_design] pwr_cg_max_fanout 2147483647
set_boundary_optimization [current_design] false
set_attribute -type boolean [current_design] pwr_cg_design_has_clock_gating    \
true
set_attribute -type boolean [current_design] pwr_cg_design_edge_type true
set_driving_cell -lib_cell INVD0BWP -library tcbn45gsbwpml -pin ZN [get_ports  \
CLK]
set_attribute -type boolean [get_ports CLK] clock_gate_clock_pin true
set_attribute -type boolean [get_ports EN] clock_gate_enable_pin true
set_attribute -type boolean [get_ports ENCLK] clock_gate_out_pin true
set_attribute -type boolean [get_ports TE] clock_gate_test_pin true
set_attribute -type string [get_cells latch] clock_gating_latch_style latch
set_attribute -type boolean [get_cells latch] clock_gating_logic true
set_attribute -type integer [get_cells latch] clock_gating_obs_depth 5
set_attribute -type integer [get_cells latch] clock_gating_reg_size 3
set_attribute -type int [get_cells latch] power_cg_compile_directives 63
set_attribute -type boolean [get_cells latch] pwr_cg_design_edge_type true

# Set the current_design #
current_design SNPS_CLOCK_GATE_HIGH_SRAM_0_2

set_units -time ns -resistance kOhm -capacitance pF -voltage V -current mA
remove_wire_load_model
set_local_link_library {tcbn45gsbwpml.db}
set_attribute -type string [current_design] clock_gating_latch_style latch
set_attribute -type integer [current_design] clock_gating_reg_size 3
set_attribute -type integer [current_design] clock_gating_obs_depth 5
set_attribute -type integer [current_design] pwr_cg_max_fanout 2147483647
set_boundary_optimization [current_design] false
set_attribute -type boolean [current_design] pwr_cg_design_has_clock_gating    \
true
set_attribute -type boolean [current_design] pwr_cg_design_edge_type true
set_driving_cell -lib_cell INVD0BWP -library tcbn45gsbwpml -pin ZN [get_ports  \
CLK]
set_attribute -type boolean [get_ports CLK] clock_gate_clock_pin true
set_attribute -type boolean [get_ports EN] clock_gate_enable_pin true
set_attribute -type boolean [get_ports ENCLK] clock_gate_out_pin true
set_attribute -type boolean [get_ports TE] clock_gate_test_pin true
set_attribute -type string [get_cells latch] clock_gating_latch_style latch
set_attribute -type boolean [get_cells latch] clock_gating_logic true
set_attribute -type integer [get_cells latch] clock_gating_obs_depth 5
set_attribute -type integer [get_cells latch] clock_gating_reg_size 3
set_attribute -type int [get_cells latch] power_cg_compile_directives 63
set_attribute -type boolean [get_cells latch] pwr_cg_design_edge_type true

# Set the current_design #
current_design SNPS_CLOCK_GATE_HIGH_SRAM_0_1

set_units -time ns -resistance kOhm -capacitance pF -voltage V -current mA
remove_wire_load_model
set_local_link_library {tcbn45gsbwpml.db}
set_attribute -type string [current_design] clock_gating_latch_style latch
set_attribute -type integer [current_design] clock_gating_reg_size 3
set_attribute -type integer [current_design] clock_gating_obs_depth 5
set_attribute -type integer [current_design] pwr_cg_max_fanout 2147483647
set_boundary_optimization [current_design] false
set_attribute -type boolean [current_design] pwr_cg_design_has_clock_gating    \
true
set_attribute -type boolean [current_design] pwr_cg_design_edge_type true
set_driving_cell -lib_cell INVD0BWP -library tcbn45gsbwpml -pin ZN [get_ports  \
CLK]
set_attribute -type boolean [get_ports CLK] clock_gate_clock_pin true
set_attribute -type boolean [get_ports EN] clock_gate_enable_pin true
set_attribute -type boolean [get_ports ENCLK] clock_gate_out_pin true
set_attribute -type boolean [get_ports TE] clock_gate_test_pin true
set_attribute -type string [get_cells latch] clock_gating_latch_style latch
set_attribute -type boolean [get_cells latch] clock_gating_logic true
set_attribute -type integer [get_cells latch] clock_gating_obs_depth 5
set_attribute -type integer [get_cells latch] clock_gating_reg_size 3
set_attribute -type int [get_cells latch] power_cg_compile_directives 63
set_attribute -type boolean [get_cells latch] pwr_cg_design_edge_type true

# Set the current_design #
current_design SNPS_CLOCK_GATE_HIGH_Crossbar_1_0_1

set_units -time ns -resistance kOhm -capacitance pF -voltage V -current mA
remove_wire_load_model
set_local_link_library {tcbn45gsbwpml.db}
set_attribute -type string [current_design] clock_gating_latch_style latch
set_attribute -type integer [current_design] clock_gating_reg_size 3
set_attribute -type integer [current_design] clock_gating_obs_depth 5
set_attribute -type integer [current_design] pwr_cg_max_fanout 2147483647
set_boundary_optimization [current_design] false
set_attribute -type boolean [current_design] pwr_cg_design_has_clock_gating    \
true
set_attribute -type boolean [current_design] pwr_cg_design_edge_type true
set_driving_cell -lib_cell INVD0BWP -library tcbn45gsbwpml -pin ZN [get_ports  \
CLK]
set_attribute -type boolean [get_ports CLK] clock_gate_clock_pin true
set_attribute -type boolean [get_ports EN] clock_gate_enable_pin true
set_attribute -type boolean [get_ports ENCLK] clock_gate_out_pin true
set_attribute -type boolean [get_ports TE] clock_gate_test_pin true
set_attribute -type string [get_cells latch] clock_gating_latch_style latch
set_attribute -type boolean [get_cells latch] clock_gating_logic true
set_attribute -type integer [get_cells latch] clock_gating_obs_depth 5
set_attribute -type integer [get_cells latch] clock_gating_reg_size 3
set_attribute -type int [get_cells latch] power_cg_compile_directives 63
set_attribute -type boolean [get_cells latch] pwr_cg_design_edge_type true

# Set the current_design #
current_design SNPS_CLOCK_GATE_HIGH_FF_1_4_20

set_units -time ns -resistance kOhm -capacitance pF -voltage V -current mA
remove_wire_load_model
set_local_link_library {tcbn45gsbwpml.db}
set_attribute -type string [current_design] clock_gating_latch_style latch
set_attribute -type integer [current_design] clock_gating_reg_size 3
set_attribute -type integer [current_design] clock_gating_obs_depth 5
set_attribute -type integer [current_design] pwr_cg_max_fanout 2147483647
set_boundary_optimization [current_design] false
set_attribute -type boolean [current_design] pwr_cg_design_has_clock_gating    \
true
set_attribute -type boolean [current_design] pwr_cg_design_edge_type true
set_driving_cell -lib_cell INVD0BWP -library tcbn45gsbwpml -pin ZN [get_ports  \
CLK]
set_attribute -type boolean [get_ports CLK] clock_gate_clock_pin true
set_attribute -type boolean [get_ports EN] clock_gate_enable_pin true
set_attribute -type boolean [get_ports ENCLK] clock_gate_out_pin true
set_attribute -type boolean [get_ports TE] clock_gate_test_pin true
set_attribute -type string [get_cells latch] clock_gating_latch_style latch
set_attribute -type boolean [get_cells latch] clock_gating_logic true
set_attribute -type integer [get_cells latch] clock_gating_obs_depth 5
set_attribute -type integer [get_cells latch] clock_gating_reg_size 3
set_attribute -type int [get_cells latch] power_cg_compile_directives 63
set_attribute -type boolean [get_cells latch] pwr_cg_design_edge_type true

# Set the current_design #
current_design SNPS_CLOCK_GATE_HIGH_FF_1_4_8

set_units -time ns -resistance kOhm -capacitance pF -voltage V -current mA
remove_wire_load_model
set_local_link_library {tcbn45gsbwpml.db}
set_attribute -type string [current_design] clock_gating_latch_style latch
set_attribute -type integer [current_design] clock_gating_reg_size 3
set_attribute -type integer [current_design] clock_gating_obs_depth 5
set_attribute -type integer [current_design] pwr_cg_max_fanout 2147483647
set_boundary_optimization [current_design] false
set_attribute -type boolean [current_design] pwr_cg_design_has_clock_gating    \
true
set_attribute -type boolean [current_design] pwr_cg_design_edge_type true
set_driving_cell -lib_cell INVD0BWP -library tcbn45gsbwpml -pin ZN [get_ports  \
CLK]
set_attribute -type boolean [get_ports CLK] clock_gate_clock_pin true
set_attribute -type boolean [get_ports EN] clock_gate_enable_pin true
set_attribute -type boolean [get_ports ENCLK] clock_gate_out_pin true
set_attribute -type boolean [get_ports TE] clock_gate_test_pin true
set_attribute -type string [get_cells latch] clock_gating_latch_style latch
set_attribute -type boolean [get_cells latch] clock_gating_logic true
set_attribute -type integer [get_cells latch] clock_gating_obs_depth 5
set_attribute -type integer [get_cells latch] clock_gating_reg_size 3
set_attribute -type int [get_cells latch] power_cg_compile_directives 63
set_attribute -type boolean [get_cells latch] pwr_cg_design_edge_type true

# Set the current_design #
current_design SNPS_CLOCK_GATE_HIGH_FF_1_4_1

set_units -time ns -resistance kOhm -capacitance pF -voltage V -current mA
remove_wire_load_model
set_local_link_library {tcbn45gsbwpml.db}
set_attribute -type string [current_design] clock_gating_latch_style latch
set_attribute -type integer [current_design] clock_gating_reg_size 3
set_attribute -type integer [current_design] clock_gating_obs_depth 5
set_attribute -type integer [current_design] pwr_cg_max_fanout 2147483647
set_boundary_optimization [current_design] false
set_attribute -type boolean [current_design] pwr_cg_design_has_clock_gating    \
true
set_attribute -type boolean [current_design] pwr_cg_design_edge_type true
set_driving_cell -lib_cell INVD0BWP -library tcbn45gsbwpml -pin ZN [get_ports  \
CLK]
set_attribute -type boolean [get_ports CLK] clock_gate_clock_pin true
set_attribute -type boolean [get_ports EN] clock_gate_enable_pin true
set_attribute -type boolean [get_ports ENCLK] clock_gate_out_pin true
set_attribute -type boolean [get_ports TE] clock_gate_test_pin true
set_attribute -type string [get_cells latch] clock_gating_latch_style latch
set_attribute -type boolean [get_cells latch] clock_gating_logic true
set_attribute -type integer [get_cells latch] clock_gating_obs_depth 5
set_attribute -type integer [get_cells latch] clock_gating_reg_size 3
set_attribute -type int [get_cells latch] power_cg_compile_directives 63
set_attribute -type boolean [get_cells latch] pwr_cg_design_edge_type true
