{
  "module_name": "corec57d.c",
  "hash_id": "8dc10d495e2c11fa5b7fe5260f8c777771bdf253bb6394e9f9eb9f9a62e741d7",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/nouveau/dispnv50/corec57d.c",
  "human_readable_source": " \n#include \"core.h\"\n#include \"head.h\"\n\n#include <nvif/pushc37b.h>\n\n#include <nvhw/class/clc57d.h>\n\nstatic int\ncorec57d_init(struct nv50_core *core)\n{\n\tstruct nvif_push *push = core->chan.push;\n\tconst u32 windows = 8;  \n\tint ret, i;\n\n\tif ((ret = PUSH_WAIT(push, 2 + windows * 5)))\n\t\treturn ret;\n\n\tPUSH_MTHD(push, NVC57D, SET_CONTEXT_DMA_NOTIFIER, core->chan.sync.handle);\n\n\tfor (i = 0; i < windows; i++) {\n\t\tPUSH_MTHD(push, NVC57D, WINDOW_SET_WINDOW_FORMAT_USAGE_BOUNDS(i),\n\t\t\t  NVDEF(NVC57D, WINDOW_SET_WINDOW_FORMAT_USAGE_BOUNDS, RGB_PACKED1BPP, TRUE) |\n\t\t\t  NVDEF(NVC57D, WINDOW_SET_WINDOW_FORMAT_USAGE_BOUNDS, RGB_PACKED2BPP, TRUE) |\n\t\t\t  NVDEF(NVC57D, WINDOW_SET_WINDOW_FORMAT_USAGE_BOUNDS, RGB_PACKED4BPP, TRUE) |\n\t\t\t  NVDEF(NVC57D, WINDOW_SET_WINDOW_FORMAT_USAGE_BOUNDS, RGB_PACKED8BPP, TRUE),\n\n\t\t\t\t\tWINDOW_SET_WINDOW_ROTATED_FORMAT_USAGE_BOUNDS(i), 0x00000000);\n\n\t\tPUSH_MTHD(push, NVC57D, WINDOW_SET_WINDOW_USAGE_BOUNDS(i),\n\t\t\t  NVVAL(NVC57D, WINDOW_SET_WINDOW_USAGE_BOUNDS, MAX_PIXELS_FETCHED_PER_LINE, 0x7fff) |\n\t\t\t  NVDEF(NVC57D, WINDOW_SET_WINDOW_USAGE_BOUNDS, ILUT_ALLOWED, TRUE) |\n\t\t\t  NVDEF(NVC57D, WINDOW_SET_WINDOW_USAGE_BOUNDS, INPUT_SCALER_TAPS, TAPS_2) |\n\t\t\t  NVDEF(NVC57D, WINDOW_SET_WINDOW_USAGE_BOUNDS, UPSCALING_ALLOWED, FALSE));\n\t}\n\n\tcore->assign_windows = true;\n\treturn PUSH_KICK(push);\n}\n\nstatic const struct nv50_core_func\ncorec57d = {\n\t.init = corec57d_init,\n\t.ntfy_init = corec37d_ntfy_init,\n\t.caps_init = corec37d_caps_init,\n\t.ntfy_wait_done = corec37d_ntfy_wait_done,\n\t.update = corec37d_update,\n\t.wndw.owner = corec37d_wndw_owner,\n\t.head = &headc57d,\n\t.sor = &sorc37d,\n#if IS_ENABLED(CONFIG_DEBUG_FS)\n\t.crc = &crcc57d,\n#endif\n};\n\nint\ncorec57d_new(struct nouveau_drm *drm, s32 oclass, struct nv50_core **pcore)\n{\n\treturn core507d_new_(&corec57d, drm, oclass, pcore);\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}