\subsection{fpga\+\_\+pll Entity Reference}
\label{classfpga__pll}\index{fpga\+\_\+pll@{fpga\+\_\+pll}}


Collaboration diagram for fpga\+\_\+pll\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=171pt]{d1/de2/classfpga__pll__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf S\+YN} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\item 
{\bf altera\+\_\+mf} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf  all }   
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf areset}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf inclk0}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf c0}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf locked}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 43} of file {\bf fpga\+\_\+pll.\+vhd}.



\subsubsection{Member Data Documentation}
\index{fpga\+\_\+pll@{fpga\+\_\+pll}! all @{ all }}
\index{ all @{ all }!fpga\+\_\+pll@{fpga\+\_\+pll}}
\paragraph[{ all }]{\setlength{\rightskip}{0pt plus 5cm}{\bf  all }\hspace{0.3cm}{\ttfamily [Package]}}\label{classfpga__pll_a470a86ce8776f637b0483eabf2d92ad2}


Definition at line {\bf 41} of file {\bf fpga\+\_\+pll.\+vhd}.

\index{fpga\+\_\+pll@{fpga\+\_\+pll}!altera\+\_\+mf@{altera\+\_\+mf}}
\index{altera\+\_\+mf@{altera\+\_\+mf}!fpga\+\_\+pll@{fpga\+\_\+pll}}
\paragraph[{altera\+\_\+mf}]{\setlength{\rightskip}{0pt plus 5cm}{\bf altera\+\_\+mf}\hspace{0.3cm}{\ttfamily [Library]}}\label{classfpga__pll_ad57cd8d31a38ff87ac163fb47757ffbf}


Definition at line {\bf 40} of file {\bf fpga\+\_\+pll.\+vhd}.

\index{fpga\+\_\+pll@{fpga\+\_\+pll}!areset@{areset}}
\index{areset@{areset}!fpga\+\_\+pll@{fpga\+\_\+pll}}
\paragraph[{areset}]{\setlength{\rightskip}{0pt plus 5cm}{\bf areset} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classfpga__pll_a5ff6e3af321d94570fc485fa1bce5a06}


Definition at line {\bf 46} of file {\bf fpga\+\_\+pll.\+vhd}.

\index{fpga\+\_\+pll@{fpga\+\_\+pll}!c0@{c0}}
\index{c0@{c0}!fpga\+\_\+pll@{fpga\+\_\+pll}}
\paragraph[{c0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c0} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classfpga__pll_abbf54d96b104435e8cbaadcf0e9184bd}


Definition at line {\bf 48} of file {\bf fpga\+\_\+pll.\+vhd}.

\index{fpga\+\_\+pll@{fpga\+\_\+pll}!ieee@{ieee}}
\index{ieee@{ieee}!fpga\+\_\+pll@{fpga\+\_\+pll}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classfpga__pll_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 37} of file {\bf fpga\+\_\+pll.\+vhd}.

\index{fpga\+\_\+pll@{fpga\+\_\+pll}!inclk0@{inclk0}}
\index{inclk0@{inclk0}!fpga\+\_\+pll@{fpga\+\_\+pll}}
\paragraph[{inclk0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inclk0} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classfpga__pll_a9463f4cc62782c2faac516c942dcb5db}


Definition at line {\bf 47} of file {\bf fpga\+\_\+pll.\+vhd}.

\index{fpga\+\_\+pll@{fpga\+\_\+pll}!locked@{locked}}
\index{locked@{locked}!fpga\+\_\+pll@{fpga\+\_\+pll}}
\paragraph[{locked}]{\setlength{\rightskip}{0pt plus 5cm}{\bf locked} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classfpga__pll_ab33e72e8245db404191648e9a25344eb}


Definition at line {\bf 50} of file {\bf fpga\+\_\+pll.\+vhd}.

\index{fpga\+\_\+pll@{fpga\+\_\+pll}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!fpga\+\_\+pll@{fpga\+\_\+pll}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classfpga__pll_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 38} of file {\bf fpga\+\_\+pll.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/fpga\+\_\+pll/{\bf fpga\+\_\+pll.\+vhd}\end{DoxyCompactItemize}
