// Seed: 3373967391
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  localparam id_3 = 1;
  assign module_2.id_3 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout logic [7:0] id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_4,
      id_6
  );
  assign id_7[-1] = id_6;
endmodule
module module_2 #(
    parameter id_1 = 32'd59,
    parameter id_6 = 32'd17
) (
    output tri1 id_0,
    input wand _id_1,
    output supply1 id_2,
    output uwire id_3,
    input supply1 id_4,
    output wire id_5,
    input supply0 _id_6,
    input uwire id_7,
    input wire id_8
);
  assign id_0 = id_7;
  xor primCall (id_5, id_7, id_4, id_8, id_10);
  wire [id_6 : id_1] id_10;
  module_0 modCall_1 (
      id_10,
      id_10
  );
endmodule
