v 4
file . "design.vhd" "f8c31e81f64ef078e9392ad2d60c9de2a5d1463a" "20210325145040.088":
  entity adder at 1( 0) + 0 on 23;
  architecture rtl of adder at 15( 335) + 0 on 24;
file . "testbench.vhd" "94dad8d02d94b2e2db58e611081dc05279d40c3c" "20210325145040.096":
  entity test_bench at 2( 31) + 0 on 25;
  architecture behav of test_bench at 8( 119) + 0 on 26;
