git clone --depth 1 --no-tags https://github.com/HanByulKim/MultiCycledCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91111195
git clone --depth 1 --no-tags https://github.com/tiffanyu419/Verilog-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91136824
git clone --depth 1 --no-tags https://github.com/Ken-Leo/MIPSfpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90101192
git clone --depth 1 --no-tags https://github.com/Jovioluiz/Sistemas-digitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90159121
git clone --depth 1 --no-tags https://github.com/du-wen/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90862816
git clone --depth 1 --no-tags https://github.com/ycjungSubhuman/Archhw8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91458687
git clone --depth 1 --no-tags https://github.com/davidalain/can-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91380385
git clone --depth 1 --no-tags https://github.com/CodingMie/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91548983
git clone --depth 1 --no-tags https://github.com/pstockton/Simple-Programs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89181893
git clone --depth 1 --no-tags https://github.com/Willster419/ELEC3200_quartus_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93595234
git clone --depth 1 --no-tags https://github.com/pedronaresi/bbtron-enhanced.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93569405
git clone --depth 1 --no-tags https://github.com/KunalD09/APB-interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92875382
git clone --depth 1 --no-tags https://github.com/abhi9405/aes_independent.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94039345
git clone --depth 1 --no-tags https://github.com/Charles-CZM/G11_SuperHexagon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88097598
git clone --depth 1 --no-tags https://github.com/visasu/NoC_MapReduce.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87993448
git clone --depth 1 --no-tags https://github.com/ethanchan747/EE201.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88094012
git clone --depth 1 --no-tags https://github.com/kimushu/olive-classic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87395060
git clone --depth 1 --no-tags https://github.com/ThomasGill13/ELEC5566MazeRunner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88738900
git clone --depth 1 --no-tags https://github.com/marius343/verilogShooter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87750329
git clone --depth 1 --no-tags https://github.com/shahzorHossain/ECE241_Super_Smash_Bros.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89667260
git clone --depth 1 --no-tags https://github.com/Cayonliow/Single-cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89808943
git clone --depth 1 --no-tags https://github.com/ldnavarro/Proyecto-2-Grupo-8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89745793
git clone --depth 1 --no-tags https://github.com/SunnyHarjani/FPGA_Audio_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89871506
git clone --depth 1 --no-tags https://github.com/aedrax/nandy1000.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88226384
git clone --depth 1 --no-tags https://github.com/fjveas/elo212_lab3b.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89907027
git clone --depth 1 --no-tags https://github.com/CodeMaxx/Advanced-ATM-Controller-VHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89639183
git clone --depth 1 --no-tags https://github.com/ahmedash11/Ca-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89506759
git clone --depth 1 --no-tags https://github.com/leoribg/EM604.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90327512
git clone --depth 1 --no-tags https://github.com/Iqbala/CS137.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90493487
git clone --depth 1 --no-tags https://github.com/ngockhiem/vtm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91072711
git clone --depth 1 --no-tags https://github.com/SajeedShahriat/Verilog-Basics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91848969
git clone --depth 1 --no-tags https://github.com/tasgon/lvds-experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92359844
git clone --depth 1 --no-tags https://github.com/FluorineDog/vivado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92417551
git clone --depth 1 --no-tags https://github.com/jodalyst/verilog_i2c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92788519
git clone --depth 1 --no-tags https://github.com/ProdigiousMelon/Verilog-NanoMagLogic-BCD_Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87830765
git clone --depth 1 --no-tags https://github.com/giang12/cs5-5-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87851921
git clone --depth 1 --no-tags https://github.com/david6686/snake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92938763
git clone --depth 1 --no-tags https://github.com/nmandrelas/HUA-MCA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92779383
git clone --depth 1 --no-tags https://github.com/hupihe/pipelined_computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92838886
git clone --depth 1 --no-tags https://github.com/Fabioxxmsc/Leds.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93182565
git clone --depth 1 --no-tags https://github.com/hpmouse523/CEPC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92246428
git clone --depth 1 --no-tags https://github.com/bektasaydin/Verilog-Working.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94005816
git clone --depth 1 --no-tags https://github.com/pkuwangh/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93705926
git clone --depth 1 --no-tags https://github.com/SeungyuLee/tempRepoForHSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91642828
git clone --depth 1 --no-tags https://github.com/henry266/ELEC6235_SOC_PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91716434
git clone --depth 1 --no-tags https://github.com/tba109/verilog_template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91705231
git clone --depth 1 --no-tags https://github.com/maxehrhardt/Diplomarbeit-Source-Code-Vivado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90121028
git clone --depth 1 --no-tags https://github.com/baradoid/polden-vert-motorControl-cyc4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90498801
git clone --depth 1 --no-tags https://github.com/nouraali3/BusArbiter-verilogHDL-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89354619
git clone --depth 1 --no-tags https://github.com/snippybug/fairy_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88015846
git clone --depth 1 --no-tags https://github.com/cjwsystems/b200_source.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88445173
git clone --depth 1 --no-tags https://github.com/karszawa/hard-ware-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88683155
git clone --depth 1 --no-tags https://github.com/noirgif/COD-lab05.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88615090
git clone --depth 1 --no-tags https://github.com/ycwu0609/2015-FPGA-practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88344357
git clone --depth 1 --no-tags https://github.com/mangakoji/VR_LOC_DET.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88408651
git clone --depth 1 --no-tags https://github.com/tvlenin/Crazy-Snake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88903126
git clone --depth 1 --no-tags https://github.com/dingusagar/Single-Core-Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87686058
git clone --depth 1 --no-tags https://github.com/schulmanworks/architectureProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87734763
git clone --depth 1 --no-tags https://github.com/GuillemCabo/fpga_steppers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90884259
git clone --depth 1 --no-tags https://github.com/DamonDeng/dchip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90883087
git clone --depth 1 --no-tags https://github.com/hgz-guilu/2017-verilog_language.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93162659
git clone --depth 1 --no-tags https://github.com/SyhanHuang/trigger_control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93326534
git clone --depth 1 --no-tags https://github.com/himashadesilva/RISC-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90670561
git clone --depth 1 --no-tags https://github.com/patrickwan3132/MIPSSingleCycleProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89306376
git clone --depth 1 --no-tags https://github.com/yangtianlei/carLight.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91472863
git clone --depth 1 --no-tags https://github.com/yangtianlei/counter60s.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91474527
git clone --depth 1 --no-tags https://github.com/lvtan2710/fpgavn_prjs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92572089
git clone --depth 1 --no-tags https://github.com/oscarg117/IE0424_LabCircuitosDigitales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87332712
git clone --depth 1 --no-tags https://github.com/lyysky/seqdet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88242001
git clone --depth 1 --no-tags https://github.com/vadakkodan/VGA-interfacing-Spartan-3-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88031089
git clone --depth 1 --no-tags https://github.com/Eddie0214/Sprite-Game-Display-Engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88396251
git clone --depth 1 --no-tags https://github.com/ckdur/mriscv_vivado_arty.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87854528
git clone --depth 1 --no-tags https://github.com/nkumar-vkn/V_proj2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88696243
git clone --depth 1 --no-tags https://github.com/ycjungSubhuman/Archhw6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89075747
git clone --depth 1 --no-tags https://github.com/ThanhBinhTran/NetFPGA10G_snort.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87909072
git clone --depth 1 --no-tags https://github.com/bozbalci/logical.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87924022
git clone --depth 1 --no-tags https://github.com/SpencerL-Y/Multi_Cycle_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90336943
git clone --depth 1 --no-tags https://github.com/mizator/Rendszerarchitekturak_SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89611251
git clone --depth 1 --no-tags https://github.com/ckuball/EE480Project4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89411267
git clone --depth 1 --no-tags https://github.com/Siarnold/EDAHomework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90967298
git clone --depth 1 --no-tags https://github.com/07seco07/SistemasDigitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91517696
git clone --depth 1 --no-tags https://github.com/fjveas/uart_sender.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92097050
git clone --depth 1 --no-tags https://github.com/benyaminjami/TRAX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93108163
git clone --depth 1 --no-tags https://github.com/vinamarora8/Stepper-Driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93301423
git clone --depth 1 --no-tags https://github.com/luisdifc/Proyecto_USB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93282721
git clone --depth 1 --no-tags https://github.com/HsuYenMin/CA2017_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93630267
git clone --depth 1 --no-tags https://github.com/gustavof1760/Proyecto-3-Grupo-6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93777708
git clone --depth 1 --no-tags https://github.com/erjiaqing/MIPSmoothLatte.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93811360
git clone --depth 1 --no-tags https://github.com/haaguileraa/uart-wifi_module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92551952
git clone --depth 1 --no-tags https://github.com/ferllini13/Snake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91843493
git clone --depth 1 --no-tags https://github.com/Murashko-Denis/FPGA-Firewall.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94247229
git clone --depth 1 --no-tags https://github.com/AXhing-LLW/I2C.Bus_HDL-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93598015
git clone --depth 1 --no-tags https://github.com/akhilmaddineni/Digital-Vlsi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91859831
git clone --depth 1 --no-tags https://github.com/anngocnguyen/Verilog-i2c_master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90307725
git clone --depth 1 --no-tags https://github.com/asahi7/Final-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90565214
git clone --depth 1 --no-tags https://github.com/prashantaithal/CMPE-240-Memory-Transfer-DataPath-with-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90563154
git clone --depth 1 --no-tags https://github.com/hamitb/basic-computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91525571
git clone --depth 1 --no-tags https://github.com/gourav13/verilog-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93724639
