Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Dec  6 19:20:02 2025
| Host         : pp running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          13          
TIMING-18  Warning   Missing input or output delay  55          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (20)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.670      -19.340                     15                  339        0.158        0.000                      0                  339        4.500        0.000                       0                   196  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.670      -19.340                     15                  339        0.158        0.000                      0                  339        4.500        0.000                       0                   196  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           15  Failing Endpoints,  Worst Slack       -1.670ns,  Total Violation      -19.340ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.670ns  (required time - arrival time)
  Source:                 rng/lfsr_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player/score_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.642ns  (logic 2.440ns (20.958%)  route 9.202ns (79.042%))
  Logic Levels:           16  (LUT3=1 LUT5=1 LUT6=14)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.723     5.326    rng/sys_clk_IBUF_BUFG
    SLICE_X7Y57          FDSE                                         r  rng/lfsr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDSE (Prop_fdse_C_Q)         0.456     5.782 r  rng/lfsr_reg[15]/Q
                         net (fo=6, routed)           1.008     6.789    rng/lfsr_reg_n_0_[15]
    SLICE_X5Y56          LUT6 (Prop_lut6_I4_O)        0.124     6.913 r  rng/saved_card[3]_i_40/O
                         net (fo=6, routed)           0.598     7.511    rng/saved_card[3]_i_40_n_0
    SLICE_X5Y55          LUT5 (Prop_lut5_I0_O)        0.124     7.635 r  rng/saved_card[3]_i_38/O
                         net (fo=1, routed)           0.582     8.217    rng/saved_card[3]_i_38_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.124     8.341 r  rng/saved_card[3]_i_32/O
                         net (fo=6, routed)           0.626     8.968    rng/saved_card[3]_i_32_n_0
    SLICE_X7Y56          LUT6 (Prop_lut6_I2_O)        0.124     9.092 r  rng/saved_card[3]_i_28/O
                         net (fo=7, routed)           0.366     9.458    rng/saved_card[3]_i_28_n_0
    SLICE_X3Y56          LUT3 (Prop_lut3_I2_O)        0.124     9.582 r  rng/saved_card[3]_i_23/O
                         net (fo=2, routed)           0.817    10.399    rng/saved_card[3]_i_23_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I1_O)        0.124    10.523 r  rng/saved_card[3]_i_19/O
                         net (fo=6, routed)           0.356    10.878    rng/saved_card[3]_i_19_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I0_O)        0.124    11.002 r  rng/saved_card[3]_i_17/O
                         net (fo=1, routed)           0.674    11.677    rng/saved_card[3]_i_17_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I0_O)        0.124    11.801 r  rng/saved_card[3]_i_11/O
                         net (fo=6, routed)           0.489    12.290    rng/saved_card[3]_i_11_n_0
    SLICE_X2Y55          LUT6 (Prop_lut6_I2_O)        0.124    12.414 r  rng/saved_card[3]_i_9/O
                         net (fo=4, routed)           0.656    13.070    rng/saved_card[3]_i_9_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I2_O)        0.124    13.194 r  rng/saved_card[3]_i_3/O
                         net (fo=8, routed)           0.596    13.789    rng/saved_card[3]_i_3_n_0
    SLICE_X1Y56          LUT6 (Prop_lut6_I2_O)        0.124    13.913 f  rng/score[0]_i_2/O
                         net (fo=10, routed)          0.627    14.541    rng/card_val[0]
    SLICE_X3Y55          LUT6 (Prop_lut6_I5_O)        0.124    14.665 f  rng/score[4]_i_10__0/O
                         net (fo=1, routed)           0.593    15.258    rng/score[4]_i_10__0_n_0
    SLICE_X2Y53          LUT6 (Prop_lut6_I0_O)        0.124    15.382 f  rng/score[4]_i_9/O
                         net (fo=3, routed)           0.512    15.894    player/score[4]_i_2__0
    SLICE_X3Y53          LUT6 (Prop_lut6_I2_O)        0.124    16.018 r  player/score[4]_i_6__0/O
                         net (fo=1, routed)           0.422    16.440    rng/score_reg[4]_1
    SLICE_X4Y53          LUT6 (Prop_lut6_I1_O)        0.124    16.564 r  rng/score[4]_i_2__0/O
                         net (fo=1, routed)           0.280    16.844    player/score_reg[4]_2
    SLICE_X4Y53          LUT6 (Prop_lut6_I2_O)        0.124    16.968 r  player/score[4]_i_1__0_comp/O
                         net (fo=1, routed)           0.000    16.968    player/p_0_in[4]
    SLICE_X4Y53          FDRE                                         r  player/score_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.603    15.026    player/sys_clk_IBUF_BUFG
    SLICE_X4Y53          FDRE                                         r  player/score_reg[4]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y53          FDRE (Setup_fdre_C_D)        0.031    15.297    player/score_reg[4]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                         -16.968    
  -------------------------------------------------------------------
                         slack                                 -1.670    

Slack (VIOLATED) :        -1.556ns  (required time - arrival time)
  Source:                 rng/lfsr_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dealer/score_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.528ns  (logic 2.316ns (20.089%)  route 9.212ns (79.910%))
  Logic Levels:           15  (LUT3=1 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.723     5.326    rng/sys_clk_IBUF_BUFG
    SLICE_X7Y57          FDSE                                         r  rng/lfsr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDSE (Prop_fdse_C_Q)         0.456     5.782 r  rng/lfsr_reg[15]/Q
                         net (fo=6, routed)           1.008     6.789    rng/lfsr_reg_n_0_[15]
    SLICE_X5Y56          LUT6 (Prop_lut6_I4_O)        0.124     6.913 r  rng/saved_card[3]_i_40/O
                         net (fo=6, routed)           0.598     7.511    rng/saved_card[3]_i_40_n_0
    SLICE_X5Y55          LUT5 (Prop_lut5_I0_O)        0.124     7.635 r  rng/saved_card[3]_i_38/O
                         net (fo=1, routed)           0.582     8.217    rng/saved_card[3]_i_38_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.124     8.341 r  rng/saved_card[3]_i_32/O
                         net (fo=6, routed)           0.626     8.968    rng/saved_card[3]_i_32_n_0
    SLICE_X7Y56          LUT6 (Prop_lut6_I2_O)        0.124     9.092 r  rng/saved_card[3]_i_28/O
                         net (fo=7, routed)           0.366     9.458    rng/saved_card[3]_i_28_n_0
    SLICE_X3Y56          LUT3 (Prop_lut3_I2_O)        0.124     9.582 r  rng/saved_card[3]_i_23/O
                         net (fo=2, routed)           0.817    10.399    rng/saved_card[3]_i_23_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I1_O)        0.124    10.523 r  rng/saved_card[3]_i_19/O
                         net (fo=6, routed)           0.356    10.878    rng/saved_card[3]_i_19_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I0_O)        0.124    11.002 r  rng/saved_card[3]_i_17/O
                         net (fo=1, routed)           0.674    11.677    rng/saved_card[3]_i_17_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I0_O)        0.124    11.801 r  rng/saved_card[3]_i_11/O
                         net (fo=6, routed)           0.489    12.290    rng/saved_card[3]_i_11_n_0
    SLICE_X2Y55          LUT6 (Prop_lut6_I2_O)        0.124    12.414 r  rng/saved_card[3]_i_9/O
                         net (fo=4, routed)           0.656    13.070    rng/saved_card[3]_i_9_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I2_O)        0.124    13.194 r  rng/saved_card[3]_i_3/O
                         net (fo=8, routed)           0.675    13.869    rng/saved_card[3]_i_3_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I2_O)        0.124    13.993 r  rng/score[3]_i_7/O
                         net (fo=12, routed)          0.836    14.829    rng/lfsr_reg[1]_0[0]
    SLICE_X2Y51          LUT6 (Prop_lut6_I3_O)        0.124    14.953 r  rng/score[4]_i_14/O
                         net (fo=2, routed)           0.826    15.779    dealer/score[4]_i_14_n_0_alias
    SLICE_X5Y52          LUT5 (Prop_lut5_I0_O)        0.124    15.903 r  dealer/score[4]_i_10_comp_1/O
                         net (fo=6, routed)           0.439    16.342    rng/score_reg[4]_0
    SLICE_X7Y51          LUT6 (Prop_lut6_I5_O)        0.124    16.466 r  rng/score[4]_i_3/O
                         net (fo=1, routed)           0.264    16.730    dealer/score_reg[4]_0
    SLICE_X7Y51          LUT6 (Prop_lut6_I2_O)        0.124    16.854 r  dealer/score[4]_i_1_comp/O
                         net (fo=1, routed)           0.000    16.854    dealer/score[4]_i_1_n_0
    SLICE_X7Y51          FDRE                                         r  dealer/score_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.604    15.027    dealer/sys_clk_IBUF_BUFG
    SLICE_X7Y51          FDRE                                         r  dealer/score_reg[4]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X7Y51          FDRE (Setup_fdre_C_D)        0.031    15.298    dealer/score_reg[4]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                         -16.854    
  -------------------------------------------------------------------
                         slack                                 -1.556    

Slack (VIOLATED) :        -1.514ns  (required time - arrival time)
  Source:                 rng/lfsr_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dealer/score_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.487ns  (logic 2.316ns (20.162%)  route 9.171ns (79.838%))
  Logic Levels:           15  (LUT3=1 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.723     5.326    rng/sys_clk_IBUF_BUFG
    SLICE_X7Y57          FDSE                                         r  rng/lfsr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDSE (Prop_fdse_C_Q)         0.456     5.782 r  rng/lfsr_reg[15]/Q
                         net (fo=6, routed)           1.008     6.789    rng/lfsr_reg_n_0_[15]
    SLICE_X5Y56          LUT6 (Prop_lut6_I4_O)        0.124     6.913 r  rng/saved_card[3]_i_40/O
                         net (fo=6, routed)           0.598     7.511    rng/saved_card[3]_i_40_n_0
    SLICE_X5Y55          LUT5 (Prop_lut5_I0_O)        0.124     7.635 r  rng/saved_card[3]_i_38/O
                         net (fo=1, routed)           0.582     8.217    rng/saved_card[3]_i_38_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.124     8.341 r  rng/saved_card[3]_i_32/O
                         net (fo=6, routed)           0.626     8.968    rng/saved_card[3]_i_32_n_0
    SLICE_X7Y56          LUT6 (Prop_lut6_I2_O)        0.124     9.092 r  rng/saved_card[3]_i_28/O
                         net (fo=7, routed)           0.366     9.458    rng/saved_card[3]_i_28_n_0
    SLICE_X3Y56          LUT3 (Prop_lut3_I2_O)        0.124     9.582 r  rng/saved_card[3]_i_23/O
                         net (fo=2, routed)           0.817    10.399    rng/saved_card[3]_i_23_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I1_O)        0.124    10.523 r  rng/saved_card[3]_i_19/O
                         net (fo=6, routed)           0.356    10.878    rng/saved_card[3]_i_19_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I0_O)        0.124    11.002 r  rng/saved_card[3]_i_17/O
                         net (fo=1, routed)           0.674    11.677    rng/saved_card[3]_i_17_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I0_O)        0.124    11.801 r  rng/saved_card[3]_i_11/O
                         net (fo=6, routed)           0.489    12.290    rng/saved_card[3]_i_11_n_0
    SLICE_X2Y55          LUT6 (Prop_lut6_I2_O)        0.124    12.414 r  rng/saved_card[3]_i_9/O
                         net (fo=4, routed)           0.656    13.070    rng/saved_card[3]_i_9_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I2_O)        0.124    13.194 r  rng/saved_card[3]_i_3/O
                         net (fo=8, routed)           0.675    13.869    rng/saved_card[3]_i_3_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I2_O)        0.124    13.993 f  rng/score[3]_i_7/O
                         net (fo=12, routed)          0.836    14.829    rng/lfsr_reg[1]_0[0]
    SLICE_X2Y51          LUT6 (Prop_lut6_I3_O)        0.124    14.953 f  rng/score[4]_i_14/O
                         net (fo=2, routed)           0.826    15.779    dealer/score[4]_i_14_n_0_alias
    SLICE_X5Y52          LUT5 (Prop_lut5_I0_O)        0.124    15.903 f  dealer/score[4]_i_10_comp_1/O
                         net (fo=6, routed)           0.513    16.416    dealer/ace_count_reg[2]_0
    SLICE_X7Y52          LUT6 (Prop_lut6_I2_O)        0.124    16.540 r  dealer/score[3]_i_3/O
                         net (fo=1, routed)           0.149    16.689    dealer/score[3]_i_3_n_0
    SLICE_X7Y52          LUT6 (Prop_lut6_I1_O)        0.124    16.813 r  dealer/score[3]_i_1/O
                         net (fo=1, routed)           0.000    16.813    dealer/score[3]_i_1_n_0
    SLICE_X7Y52          FDRE                                         r  dealer/score_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.604    15.027    dealer/sys_clk_IBUF_BUFG
    SLICE_X7Y52          FDRE                                         r  dealer/score_reg[3]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X7Y52          FDRE (Setup_fdre_C_D)        0.031    15.298    dealer/score_reg[3]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                         -16.813    
  -------------------------------------------------------------------
                         slack                                 -1.514    

Slack (VIOLATED) :        -1.478ns  (required time - arrival time)
  Source:                 rng/lfsr_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dealer/score_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.451ns  (logic 2.316ns (20.225%)  route 9.135ns (79.775%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.723     5.326    rng/sys_clk_IBUF_BUFG
    SLICE_X7Y57          FDSE                                         r  rng/lfsr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDSE (Prop_fdse_C_Q)         0.456     5.782 r  rng/lfsr_reg[15]/Q
                         net (fo=6, routed)           1.008     6.789    rng/lfsr_reg_n_0_[15]
    SLICE_X5Y56          LUT6 (Prop_lut6_I4_O)        0.124     6.913 r  rng/saved_card[3]_i_40/O
                         net (fo=6, routed)           0.598     7.511    rng/saved_card[3]_i_40_n_0
    SLICE_X5Y55          LUT5 (Prop_lut5_I0_O)        0.124     7.635 r  rng/saved_card[3]_i_38/O
                         net (fo=1, routed)           0.582     8.217    rng/saved_card[3]_i_38_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.124     8.341 r  rng/saved_card[3]_i_32/O
                         net (fo=6, routed)           0.626     8.968    rng/saved_card[3]_i_32_n_0
    SLICE_X7Y56          LUT6 (Prop_lut6_I2_O)        0.124     9.092 r  rng/saved_card[3]_i_28/O
                         net (fo=7, routed)           0.366     9.458    rng/saved_card[3]_i_28_n_0
    SLICE_X3Y56          LUT3 (Prop_lut3_I2_O)        0.124     9.582 r  rng/saved_card[3]_i_23/O
                         net (fo=2, routed)           0.817    10.399    rng/saved_card[3]_i_23_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I1_O)        0.124    10.523 r  rng/saved_card[3]_i_19/O
                         net (fo=6, routed)           0.356    10.878    rng/saved_card[3]_i_19_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I0_O)        0.124    11.002 r  rng/saved_card[3]_i_17/O
                         net (fo=1, routed)           0.674    11.677    rng/saved_card[3]_i_17_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I0_O)        0.124    11.801 r  rng/saved_card[3]_i_11/O
                         net (fo=6, routed)           0.489    12.290    rng/saved_card[3]_i_11_n_0
    SLICE_X2Y55          LUT6 (Prop_lut6_I2_O)        0.124    12.414 r  rng/saved_card[3]_i_9/O
                         net (fo=4, routed)           0.656    13.070    rng/saved_card[3]_i_9_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I2_O)        0.124    13.194 r  rng/saved_card[3]_i_3/O
                         net (fo=8, routed)           0.675    13.869    rng/saved_card[3]_i_3_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I2_O)        0.124    13.993 r  rng/score[3]_i_7/O
                         net (fo=12, routed)          0.836    14.829    rng/lfsr_reg[1]_0[0]
    SLICE_X2Y51          LUT6 (Prop_lut6_I3_O)        0.124    14.953 r  rng/score[4]_i_14/O
                         net (fo=2, routed)           0.826    15.779    dealer/score[4]_i_14_n_0_alias
    SLICE_X5Y52          LUT5 (Prop_lut5_I0_O)        0.124    15.903 r  dealer/score[4]_i_10_comp_1/O
                         net (fo=6, routed)           0.335    16.237    dealer/ace_count_reg[2]_0
    SLICE_X6Y52          LUT2 (Prop_lut2_I1_O)        0.124    16.361 r  dealer/score[1]_i_4__0/O
                         net (fo=1, routed)           0.291    16.653    dealer/score[1]_i_4__0_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I5_O)        0.124    16.777 r  dealer/score[1]_i_1/O
                         net (fo=1, routed)           0.000    16.777    dealer/score[1]_i_1_n_0
    SLICE_X4Y52          FDRE                                         r  dealer/score_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.604    15.027    dealer/sys_clk_IBUF_BUFG
    SLICE_X4Y52          FDRE                                         r  dealer/score_reg[1]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X4Y52          FDRE (Setup_fdre_C_D)        0.031    15.298    dealer/score_reg[1]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                         -16.777    
  -------------------------------------------------------------------
                         slack                                 -1.478    

Slack (VIOLATED) :        -1.456ns  (required time - arrival time)
  Source:                 rng/lfsr_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dealer/score_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.473ns  (logic 2.312ns (20.151%)  route 9.161ns (79.848%))
  Logic Levels:           15  (LUT3=1 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.723     5.326    rng/sys_clk_IBUF_BUFG
    SLICE_X7Y57          FDSE                                         r  rng/lfsr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDSE (Prop_fdse_C_Q)         0.456     5.782 r  rng/lfsr_reg[15]/Q
                         net (fo=6, routed)           1.008     6.789    rng/lfsr_reg_n_0_[15]
    SLICE_X5Y56          LUT6 (Prop_lut6_I4_O)        0.124     6.913 r  rng/saved_card[3]_i_40/O
                         net (fo=6, routed)           0.598     7.511    rng/saved_card[3]_i_40_n_0
    SLICE_X5Y55          LUT5 (Prop_lut5_I0_O)        0.124     7.635 r  rng/saved_card[3]_i_38/O
                         net (fo=1, routed)           0.582     8.217    rng/saved_card[3]_i_38_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.124     8.341 r  rng/saved_card[3]_i_32/O
                         net (fo=6, routed)           0.626     8.968    rng/saved_card[3]_i_32_n_0
    SLICE_X7Y56          LUT6 (Prop_lut6_I2_O)        0.124     9.092 r  rng/saved_card[3]_i_28/O
                         net (fo=7, routed)           0.366     9.458    rng/saved_card[3]_i_28_n_0
    SLICE_X3Y56          LUT3 (Prop_lut3_I2_O)        0.124     9.582 r  rng/saved_card[3]_i_23/O
                         net (fo=2, routed)           0.817    10.399    rng/saved_card[3]_i_23_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I1_O)        0.124    10.523 r  rng/saved_card[3]_i_19/O
                         net (fo=6, routed)           0.356    10.878    rng/saved_card[3]_i_19_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I0_O)        0.124    11.002 r  rng/saved_card[3]_i_17/O
                         net (fo=1, routed)           0.674    11.677    rng/saved_card[3]_i_17_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I0_O)        0.124    11.801 r  rng/saved_card[3]_i_11/O
                         net (fo=6, routed)           0.489    12.290    rng/saved_card[3]_i_11_n_0
    SLICE_X2Y55          LUT6 (Prop_lut6_I2_O)        0.124    12.414 r  rng/saved_card[3]_i_9/O
                         net (fo=4, routed)           0.656    13.070    rng/saved_card[3]_i_9_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I2_O)        0.124    13.194 r  rng/saved_card[3]_i_3/O
                         net (fo=8, routed)           0.675    13.869    rng/saved_card[3]_i_3_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I2_O)        0.124    13.993 r  rng/score[3]_i_7/O
                         net (fo=12, routed)          0.836    14.829    rng/lfsr_reg[1]_0[0]
    SLICE_X2Y51          LUT6 (Prop_lut6_I3_O)        0.124    14.953 r  rng/score[4]_i_14/O
                         net (fo=2, routed)           0.826    15.779    dealer/score[4]_i_14_n_0_alias
    SLICE_X5Y52          LUT5 (Prop_lut5_I0_O)        0.124    15.903 r  dealer/score[4]_i_10_comp_1/O
                         net (fo=6, routed)           0.373    16.275    dealer/ace_count_reg[2]_0
    SLICE_X4Y52          LUT5 (Prop_lut5_I4_O)        0.124    16.399 r  dealer/score[2]_i_4/O
                         net (fo=1, routed)           0.280    16.679    dealer/score[2]_i_4_n_0
    SLICE_X4Y52          LUT5 (Prop_lut5_I4_O)        0.120    16.799 r  dealer/score[2]_i_1/O
                         net (fo=1, routed)           0.000    16.799    dealer/score[2]_i_1_n_0
    SLICE_X4Y52          FDRE                                         r  dealer/score_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.604    15.027    dealer/sys_clk_IBUF_BUFG
    SLICE_X4Y52          FDRE                                         r  dealer/score_reg[2]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X4Y52          FDRE (Setup_fdre_C_D)        0.075    15.342    dealer/score_reg[2]
  -------------------------------------------------------------------
                         required time                         15.342    
                         arrival time                         -16.799    
  -------------------------------------------------------------------
                         slack                                 -1.456    

Slack (VIOLATED) :        -1.419ns  (required time - arrival time)
  Source:                 rng/lfsr_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player/score_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.378ns  (logic 2.440ns (21.445%)  route 8.938ns (78.555%))
  Logic Levels:           16  (LUT3=1 LUT4=1 LUT5=1 LUT6=13)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.723     5.326    rng/sys_clk_IBUF_BUFG
    SLICE_X7Y57          FDSE                                         r  rng/lfsr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDSE (Prop_fdse_C_Q)         0.456     5.782 r  rng/lfsr_reg[15]/Q
                         net (fo=6, routed)           1.008     6.789    rng/lfsr_reg_n_0_[15]
    SLICE_X5Y56          LUT6 (Prop_lut6_I4_O)        0.124     6.913 r  rng/saved_card[3]_i_40/O
                         net (fo=6, routed)           0.598     7.511    rng/saved_card[3]_i_40_n_0
    SLICE_X5Y55          LUT5 (Prop_lut5_I0_O)        0.124     7.635 r  rng/saved_card[3]_i_38/O
                         net (fo=1, routed)           0.582     8.217    rng/saved_card[3]_i_38_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.124     8.341 r  rng/saved_card[3]_i_32/O
                         net (fo=6, routed)           0.626     8.968    rng/saved_card[3]_i_32_n_0
    SLICE_X7Y56          LUT6 (Prop_lut6_I2_O)        0.124     9.092 r  rng/saved_card[3]_i_28/O
                         net (fo=7, routed)           0.366     9.458    rng/saved_card[3]_i_28_n_0
    SLICE_X3Y56          LUT3 (Prop_lut3_I2_O)        0.124     9.582 r  rng/saved_card[3]_i_23/O
                         net (fo=2, routed)           0.817    10.399    rng/saved_card[3]_i_23_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I1_O)        0.124    10.523 r  rng/saved_card[3]_i_19/O
                         net (fo=6, routed)           0.356    10.878    rng/saved_card[3]_i_19_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I0_O)        0.124    11.002 r  rng/saved_card[3]_i_17/O
                         net (fo=1, routed)           0.674    11.677    rng/saved_card[3]_i_17_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I0_O)        0.124    11.801 r  rng/saved_card[3]_i_11/O
                         net (fo=6, routed)           0.489    12.290    rng/saved_card[3]_i_11_n_0
    SLICE_X2Y55          LUT6 (Prop_lut6_I2_O)        0.124    12.414 r  rng/saved_card[3]_i_9/O
                         net (fo=4, routed)           0.656    13.070    rng/saved_card[3]_i_9_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I2_O)        0.124    13.194 r  rng/saved_card[3]_i_3/O
                         net (fo=8, routed)           0.596    13.789    rng/saved_card[3]_i_3_n_0
    SLICE_X1Y56          LUT6 (Prop_lut6_I2_O)        0.124    13.913 f  rng/score[0]_i_2/O
                         net (fo=10, routed)          0.627    14.541    rng/card_val[0]
    SLICE_X3Y55          LUT6 (Prop_lut6_I5_O)        0.124    14.665 f  rng/score[4]_i_10__0/O
                         net (fo=1, routed)           0.593    15.258    rng/score[4]_i_10__0_n_0
    SLICE_X2Y53          LUT6 (Prop_lut6_I0_O)        0.124    15.382 f  rng/score[4]_i_9/O
                         net (fo=3, routed)           0.314    15.696    player/score[4]_i_2__0
    SLICE_X3Y52          LUT4 (Prop_lut4_I1_O)        0.124    15.820 f  player/score[4]_i_8/O
                         net (fo=6, routed)           0.340    16.159    player/ace_count_reg[2]_0
    SLICE_X3Y53          LUT6 (Prop_lut6_I2_O)        0.124    16.283 r  player/score[3]_i_3__0/O
                         net (fo=1, routed)           0.296    16.580    player/score[3]_i_3__0_n_0
    SLICE_X1Y52          LUT6 (Prop_lut6_I3_O)        0.124    16.704 r  player/score[3]_i_1__0_comp/O
                         net (fo=1, routed)           0.000    16.704    player/p_0_in[3]
    SLICE_X1Y52          FDRE                                         r  player/score_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.606    15.029    player/sys_clk_IBUF_BUFG
    SLICE_X1Y52          FDRE                                         r  player/score_reg[3]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X1Y52          FDRE (Setup_fdre_C_D)        0.032    15.284    player/score_reg[3]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                         -16.704    
  -------------------------------------------------------------------
                         slack                                 -1.419    

Slack (VIOLATED) :        -1.344ns  (required time - arrival time)
  Source:                 rng/lfsr_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dealer/ace_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.300ns  (logic 2.316ns (20.496%)  route 8.984ns (79.504%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.723     5.326    rng/sys_clk_IBUF_BUFG
    SLICE_X7Y57          FDSE                                         r  rng/lfsr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDSE (Prop_fdse_C_Q)         0.456     5.782 r  rng/lfsr_reg[15]/Q
                         net (fo=6, routed)           1.008     6.789    rng/lfsr_reg_n_0_[15]
    SLICE_X5Y56          LUT6 (Prop_lut6_I4_O)        0.124     6.913 r  rng/saved_card[3]_i_40/O
                         net (fo=6, routed)           0.598     7.511    rng/saved_card[3]_i_40_n_0
    SLICE_X5Y55          LUT5 (Prop_lut5_I0_O)        0.124     7.635 r  rng/saved_card[3]_i_38/O
                         net (fo=1, routed)           0.582     8.217    rng/saved_card[3]_i_38_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.124     8.341 r  rng/saved_card[3]_i_32/O
                         net (fo=6, routed)           0.626     8.968    rng/saved_card[3]_i_32_n_0
    SLICE_X7Y56          LUT6 (Prop_lut6_I2_O)        0.124     9.092 r  rng/saved_card[3]_i_28/O
                         net (fo=7, routed)           0.366     9.458    rng/saved_card[3]_i_28_n_0
    SLICE_X3Y56          LUT3 (Prop_lut3_I2_O)        0.124     9.582 r  rng/saved_card[3]_i_23/O
                         net (fo=2, routed)           0.817    10.399    rng/saved_card[3]_i_23_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I1_O)        0.124    10.523 r  rng/saved_card[3]_i_19/O
                         net (fo=6, routed)           0.356    10.878    rng/saved_card[3]_i_19_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I0_O)        0.124    11.002 r  rng/saved_card[3]_i_17/O
                         net (fo=1, routed)           0.674    11.677    rng/saved_card[3]_i_17_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I0_O)        0.124    11.801 r  rng/saved_card[3]_i_11/O
                         net (fo=6, routed)           0.489    12.290    rng/saved_card[3]_i_11_n_0
    SLICE_X2Y55          LUT6 (Prop_lut6_I2_O)        0.124    12.414 r  rng/saved_card[3]_i_9/O
                         net (fo=4, routed)           0.656    13.070    rng/saved_card[3]_i_9_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I2_O)        0.124    13.194 r  rng/saved_card[3]_i_3/O
                         net (fo=8, routed)           0.675    13.869    rng/saved_card[3]_i_3_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I2_O)        0.124    13.993 r  rng/score[3]_i_7/O
                         net (fo=12, routed)          0.620    14.613    rng/lfsr_reg[1]_0[0]
    SLICE_X1Y52          LUT6 (Prop_lut6_I2_O)        0.124    14.737 r  rng/score[4]_i_12/O
                         net (fo=2, routed)           0.627    15.364    rng/score[4]_i_12_n_0
    SLICE_X2Y51          LUT6 (Prop_lut6_I0_O)        0.124    15.488 r  rng/score[4]_i_11/O
                         net (fo=2, routed)           0.462    15.950    dealer/score[4]_i_3
    SLICE_X6Y52          LUT6 (Prop_lut6_I4_O)        0.124    16.074 r  dealer/ace_count[2]_i_2_comp/O
                         net (fo=3, routed)           0.427    16.501    dealer/ace_count[2]_i_2_n_0
    SLICE_X3Y52          LUT4 (Prop_lut4_I2_O)        0.124    16.625 r  dealer/ace_count[1]_i_1/O
                         net (fo=1, routed)           0.000    16.625    dealer/ace_count[1]_i_1_n_0
    SLICE_X3Y52          FDRE                                         r  dealer/ace_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.606    15.029    dealer/sys_clk_IBUF_BUFG
    SLICE_X3Y52          FDRE                                         r  dealer/ace_count_reg[1]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X3Y52          FDRE (Setup_fdre_C_D)        0.029    15.281    dealer/ace_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                         -16.625    
  -------------------------------------------------------------------
                         slack                                 -1.344    

Slack (VIOLATED) :        -1.319ns  (required time - arrival time)
  Source:                 rng/lfsr_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dealer/ace_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.289ns  (logic 2.316ns (20.516%)  route 8.973ns (79.484%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.723     5.326    rng/sys_clk_IBUF_BUFG
    SLICE_X7Y57          FDSE                                         r  rng/lfsr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDSE (Prop_fdse_C_Q)         0.456     5.782 r  rng/lfsr_reg[15]/Q
                         net (fo=6, routed)           1.008     6.789    rng/lfsr_reg_n_0_[15]
    SLICE_X5Y56          LUT6 (Prop_lut6_I4_O)        0.124     6.913 r  rng/saved_card[3]_i_40/O
                         net (fo=6, routed)           0.598     7.511    rng/saved_card[3]_i_40_n_0
    SLICE_X5Y55          LUT5 (Prop_lut5_I0_O)        0.124     7.635 r  rng/saved_card[3]_i_38/O
                         net (fo=1, routed)           0.582     8.217    rng/saved_card[3]_i_38_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.124     8.341 r  rng/saved_card[3]_i_32/O
                         net (fo=6, routed)           0.626     8.968    rng/saved_card[3]_i_32_n_0
    SLICE_X7Y56          LUT6 (Prop_lut6_I2_O)        0.124     9.092 r  rng/saved_card[3]_i_28/O
                         net (fo=7, routed)           0.366     9.458    rng/saved_card[3]_i_28_n_0
    SLICE_X3Y56          LUT3 (Prop_lut3_I2_O)        0.124     9.582 r  rng/saved_card[3]_i_23/O
                         net (fo=2, routed)           0.817    10.399    rng/saved_card[3]_i_23_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I1_O)        0.124    10.523 r  rng/saved_card[3]_i_19/O
                         net (fo=6, routed)           0.356    10.878    rng/saved_card[3]_i_19_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I0_O)        0.124    11.002 r  rng/saved_card[3]_i_17/O
                         net (fo=1, routed)           0.674    11.677    rng/saved_card[3]_i_17_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I0_O)        0.124    11.801 r  rng/saved_card[3]_i_11/O
                         net (fo=6, routed)           0.489    12.290    rng/saved_card[3]_i_11_n_0
    SLICE_X2Y55          LUT6 (Prop_lut6_I2_O)        0.124    12.414 r  rng/saved_card[3]_i_9/O
                         net (fo=4, routed)           0.656    13.070    rng/saved_card[3]_i_9_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I2_O)        0.124    13.194 r  rng/saved_card[3]_i_3/O
                         net (fo=8, routed)           0.675    13.869    rng/saved_card[3]_i_3_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I2_O)        0.124    13.993 r  rng/score[3]_i_7/O
                         net (fo=12, routed)          0.620    14.613    rng/lfsr_reg[1]_0[0]
    SLICE_X1Y52          LUT6 (Prop_lut6_I2_O)        0.124    14.737 r  rng/score[4]_i_12/O
                         net (fo=2, routed)           0.627    15.364    rng/score[4]_i_12_n_0
    SLICE_X2Y51          LUT6 (Prop_lut6_I0_O)        0.124    15.488 r  rng/score[4]_i_11/O
                         net (fo=2, routed)           0.462    15.950    dealer/score[4]_i_3
    SLICE_X6Y52          LUT6 (Prop_lut6_I4_O)        0.124    16.074 r  dealer/ace_count[2]_i_2_comp/O
                         net (fo=3, routed)           0.416    16.490    dealer/ace_count[2]_i_2_n_0
    SLICE_X7Y53          LUT2 (Prop_lut2_I0_O)        0.124    16.614 r  dealer/ace_count[0]_i_1/O
                         net (fo=1, routed)           0.000    16.614    dealer/ace_count[0]_i_1_n_0
    SLICE_X7Y53          FDRE                                         r  dealer/ace_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.603    15.026    dealer/sys_clk_IBUF_BUFG
    SLICE_X7Y53          FDRE                                         r  dealer/ace_count_reg[0]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X7Y53          FDRE (Setup_fdre_C_D)        0.029    15.295    dealer/ace_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                         -16.614    
  -------------------------------------------------------------------
                         slack                                 -1.319    

Slack (VIOLATED) :        -1.295ns  (required time - arrival time)
  Source:                 rng/lfsr_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player/score_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.303ns  (logic 2.440ns (21.587%)  route 8.863ns (78.413%))
  Logic Levels:           16  (LUT3=1 LUT4=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.723     5.326    rng/sys_clk_IBUF_BUFG
    SLICE_X7Y57          FDSE                                         r  rng/lfsr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDSE (Prop_fdse_C_Q)         0.456     5.782 r  rng/lfsr_reg[15]/Q
                         net (fo=6, routed)           1.008     6.789    rng/lfsr_reg_n_0_[15]
    SLICE_X5Y56          LUT6 (Prop_lut6_I4_O)        0.124     6.913 r  rng/saved_card[3]_i_40/O
                         net (fo=6, routed)           0.598     7.511    rng/saved_card[3]_i_40_n_0
    SLICE_X5Y55          LUT5 (Prop_lut5_I0_O)        0.124     7.635 r  rng/saved_card[3]_i_38/O
                         net (fo=1, routed)           0.582     8.217    rng/saved_card[3]_i_38_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.124     8.341 r  rng/saved_card[3]_i_32/O
                         net (fo=6, routed)           0.626     8.968    rng/saved_card[3]_i_32_n_0
    SLICE_X7Y56          LUT6 (Prop_lut6_I2_O)        0.124     9.092 r  rng/saved_card[3]_i_28/O
                         net (fo=7, routed)           0.366     9.458    rng/saved_card[3]_i_28_n_0
    SLICE_X3Y56          LUT3 (Prop_lut3_I2_O)        0.124     9.582 r  rng/saved_card[3]_i_23/O
                         net (fo=2, routed)           0.817    10.399    rng/saved_card[3]_i_23_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I1_O)        0.124    10.523 r  rng/saved_card[3]_i_19/O
                         net (fo=6, routed)           0.356    10.878    rng/saved_card[3]_i_19_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I0_O)        0.124    11.002 r  rng/saved_card[3]_i_17/O
                         net (fo=1, routed)           0.674    11.677    rng/saved_card[3]_i_17_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I0_O)        0.124    11.801 r  rng/saved_card[3]_i_11/O
                         net (fo=6, routed)           0.489    12.290    rng/saved_card[3]_i_11_n_0
    SLICE_X2Y55          LUT6 (Prop_lut6_I2_O)        0.124    12.414 r  rng/saved_card[3]_i_9/O
                         net (fo=4, routed)           0.656    13.070    rng/saved_card[3]_i_9_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I2_O)        0.124    13.194 r  rng/saved_card[3]_i_3/O
                         net (fo=8, routed)           0.596    13.789    rng/saved_card[3]_i_3_n_0
    SLICE_X1Y56          LUT6 (Prop_lut6_I2_O)        0.124    13.913 r  rng/score[0]_i_2/O
                         net (fo=10, routed)          0.627    14.541    rng/card_val[0]
    SLICE_X3Y55          LUT6 (Prop_lut6_I5_O)        0.124    14.665 r  rng/score[4]_i_10__0/O
                         net (fo=1, routed)           0.593    15.258    rng/score[4]_i_10__0_n_0
    SLICE_X2Y53          LUT6 (Prop_lut6_I0_O)        0.124    15.382 r  rng/score[4]_i_9/O
                         net (fo=3, routed)           0.314    15.696    player/score[4]_i_2__0
    SLICE_X3Y52          LUT4 (Prop_lut4_I1_O)        0.124    15.820 r  player/score[4]_i_8/O
                         net (fo=6, routed)           0.399    16.219    player/ace_count_reg[2]_0
    SLICE_X2Y52          LUT5 (Prop_lut5_I4_O)        0.124    16.343 r  player/score[2]_i_4__0/O
                         net (fo=1, routed)           0.162    16.505    player/score[2]_i_4__0_n_0
    SLICE_X2Y52          LUT5 (Prop_lut5_I4_O)        0.124    16.629 r  player/score[2]_i_1__0/O
                         net (fo=1, routed)           0.000    16.629    player/p_0_in[2]
    SLICE_X2Y52          FDRE                                         r  player/score_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.606    15.029    player/sys_clk_IBUF_BUFG
    SLICE_X2Y52          FDRE                                         r  player/score_reg[2]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y52          FDRE (Setup_fdre_C_D)        0.081    15.333    player/score_reg[2]
  -------------------------------------------------------------------
                         required time                         15.333    
                         arrival time                         -16.629    
  -------------------------------------------------------------------
                         slack                                 -1.295    

Slack (VIOLATED) :        -1.292ns  (required time - arrival time)
  Source:                 rng/lfsr_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player/score_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.296ns  (logic 2.440ns (21.601%)  route 8.856ns (78.399%))
  Logic Levels:           16  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.723     5.326    rng/sys_clk_IBUF_BUFG
    SLICE_X7Y57          FDSE                                         r  rng/lfsr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDSE (Prop_fdse_C_Q)         0.456     5.782 r  rng/lfsr_reg[15]/Q
                         net (fo=6, routed)           1.008     6.789    rng/lfsr_reg_n_0_[15]
    SLICE_X5Y56          LUT6 (Prop_lut6_I4_O)        0.124     6.913 r  rng/saved_card[3]_i_40/O
                         net (fo=6, routed)           0.598     7.511    rng/saved_card[3]_i_40_n_0
    SLICE_X5Y55          LUT5 (Prop_lut5_I0_O)        0.124     7.635 r  rng/saved_card[3]_i_38/O
                         net (fo=1, routed)           0.582     8.217    rng/saved_card[3]_i_38_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.124     8.341 r  rng/saved_card[3]_i_32/O
                         net (fo=6, routed)           0.626     8.968    rng/saved_card[3]_i_32_n_0
    SLICE_X7Y56          LUT6 (Prop_lut6_I2_O)        0.124     9.092 r  rng/saved_card[3]_i_28/O
                         net (fo=7, routed)           0.366     9.458    rng/saved_card[3]_i_28_n_0
    SLICE_X3Y56          LUT3 (Prop_lut3_I2_O)        0.124     9.582 r  rng/saved_card[3]_i_23/O
                         net (fo=2, routed)           0.817    10.399    rng/saved_card[3]_i_23_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I1_O)        0.124    10.523 r  rng/saved_card[3]_i_19/O
                         net (fo=6, routed)           0.356    10.878    rng/saved_card[3]_i_19_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I0_O)        0.124    11.002 r  rng/saved_card[3]_i_17/O
                         net (fo=1, routed)           0.674    11.677    rng/saved_card[3]_i_17_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I0_O)        0.124    11.801 r  rng/saved_card[3]_i_11/O
                         net (fo=6, routed)           0.489    12.290    rng/saved_card[3]_i_11_n_0
    SLICE_X2Y55          LUT6 (Prop_lut6_I2_O)        0.124    12.414 r  rng/saved_card[3]_i_9/O
                         net (fo=4, routed)           0.656    13.070    rng/saved_card[3]_i_9_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I2_O)        0.124    13.194 r  rng/saved_card[3]_i_3/O
                         net (fo=8, routed)           0.596    13.789    rng/saved_card[3]_i_3_n_0
    SLICE_X1Y56          LUT6 (Prop_lut6_I2_O)        0.124    13.913 r  rng/score[0]_i_2/O
                         net (fo=10, routed)          0.627    14.541    rng/card_val[0]
    SLICE_X3Y55          LUT6 (Prop_lut6_I5_O)        0.124    14.665 r  rng/score[4]_i_10__0/O
                         net (fo=1, routed)           0.593    15.258    rng/score[4]_i_10__0_n_0
    SLICE_X2Y53          LUT6 (Prop_lut6_I0_O)        0.124    15.382 r  rng/score[4]_i_9/O
                         net (fo=3, routed)           0.314    15.696    player/score[4]_i_2__0
    SLICE_X3Y52          LUT4 (Prop_lut4_I1_O)        0.124    15.820 r  player/score[4]_i_8/O
                         net (fo=6, routed)           0.200    16.019    player/ace_count_reg[2]_0
    SLICE_X3Y52          LUT2 (Prop_lut2_I1_O)        0.124    16.143 r  player/score[1]_i_2__0/O
                         net (fo=1, routed)           0.354    16.498    player/score[1]_i_2__0_n_0
    SLICE_X2Y52          LUT6 (Prop_lut6_I0_O)        0.124    16.622 r  player/score[1]_i_1__0/O
                         net (fo=1, routed)           0.000    16.622    player/p_0_in[1]
    SLICE_X2Y52          FDRE                                         r  player/score_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.606    15.029    player/sys_clk_IBUF_BUFG
    SLICE_X2Y52          FDRE                                         r  player/score_reg[1]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y52          FDRE (Setup_fdre_C_D)        0.077    15.329    player/score_reg[1]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                         -16.622    
  -------------------------------------------------------------------
                         slack                                 -1.292    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 card_logger/send_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            card_logger/transmitter_log/data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.576     1.495    card_logger/sys_clk_IBUF_BUFG
    SLICE_X9Y52          FDRE                                         r  card_logger/send_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  card_logger/send_data_reg[6]/Q
                         net (fo=1, routed)           0.117     1.753    card_logger/transmitter_log/data_reg[6]_0[6]
    SLICE_X10Y52         FDRE                                         r  card_logger/transmitter_log/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.847     2.012    card_logger/transmitter_log/sys_clk_IBUF_BUFG
    SLICE_X10Y52         FDRE                                         r  card_logger/transmitter_log/data_reg[6]/C
                         clock pessimism             -0.479     1.532    
    SLICE_X10Y52         FDRE (Hold_fdre_C_D)         0.063     1.595    card_logger/transmitter_log/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 rng/lfsr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rng/lfsr_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.540%)  route 0.062ns (32.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.604     1.523    rng/sys_clk_IBUF_BUFG
    SLICE_X4Y51          FDRE                                         r  rng/lfsr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.128     1.651 r  rng/lfsr_reg[28]/Q
                         net (fo=1, routed)           0.062     1.713    rng/lfsr_reg_n_0_[28]
    SLICE_X5Y51          FDSE                                         r  rng/lfsr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.875     2.040    rng/sys_clk_IBUF_BUFG
    SLICE_X5Y51          FDSE                                         r  rng/lfsr_reg[29]/C
                         clock pessimism             -0.503     1.536    
    SLICE_X5Y51          FDSE (Hold_fdse_C_D)         0.018     1.554    rng/lfsr_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 card_logger/send_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            card_logger/transmitter_log/data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.576     1.495    card_logger/sys_clk_IBUF_BUFG
    SLICE_X9Y52          FDRE                                         r  card_logger/send_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  card_logger/send_data_reg[3]/Q
                         net (fo=1, routed)           0.110     1.746    card_logger/transmitter_log/data_reg[6]_0[3]
    SLICE_X9Y51          FDRE                                         r  card_logger/transmitter_log/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.847     2.012    card_logger/transmitter_log/sys_clk_IBUF_BUFG
    SLICE_X9Y51          FDRE                                         r  card_logger/transmitter_log/data_reg[3]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X9Y51          FDRE (Hold_fdre_C_D)         0.070     1.581    card_logger/transmitter_log/data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 card_logger/baud_rate_unit/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            card_logger/baud_rate_unit/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.189ns (60.343%)  route 0.124ns (39.657%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.573     1.492    card_logger/baud_rate_unit/sys_clk_IBUF_BUFG
    SLICE_X9Y61          FDRE                                         r  card_logger/baud_rate_unit/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  card_logger/baud_rate_unit/counter_reg[6]/Q
                         net (fo=5, routed)           0.124     1.758    card_logger/baud_rate_unit/counter_reg[6]
    SLICE_X8Y61          LUT5 (Prop_lut5_I1_O)        0.048     1.806 r  card_logger/baud_rate_unit/counter[9]_i_2/O
                         net (fo=1, routed)           0.000     1.806    card_logger/baud_rate_unit/counter[9]_i_2_n_0
    SLICE_X8Y61          FDRE                                         r  card_logger/baud_rate_unit/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.844     2.009    card_logger/baud_rate_unit/sys_clk_IBUF_BUFG
    SLICE_X8Y61          FDRE                                         r  card_logger/baud_rate_unit/counter_reg[9]/C
                         clock pessimism             -0.503     1.505    
    SLICE_X8Y61          FDRE (Hold_fdre_C_D)         0.131     1.636    card_logger/baud_rate_unit/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 card_logger/baud_rate_unit/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            card_logger/baud_rate_unit/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.959%)  route 0.124ns (40.041%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.573     1.492    card_logger/baud_rate_unit/sys_clk_IBUF_BUFG
    SLICE_X9Y61          FDRE                                         r  card_logger/baud_rate_unit/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  card_logger/baud_rate_unit/counter_reg[6]/Q
                         net (fo=5, routed)           0.124     1.758    card_logger/baud_rate_unit/counter_reg[6]
    SLICE_X8Y61          LUT4 (Prop_lut4_I2_O)        0.045     1.803 r  card_logger/baud_rate_unit/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.803    card_logger/baud_rate_unit/counter[8]_i_1_n_0
    SLICE_X8Y61          FDRE                                         r  card_logger/baud_rate_unit/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.844     2.009    card_logger/baud_rate_unit/sys_clk_IBUF_BUFG
    SLICE_X8Y61          FDRE                                         r  card_logger/baud_rate_unit/counter_reg[8]/C
                         clock pessimism             -0.503     1.505    
    SLICE_X8Y61          FDRE (Hold_fdre_C_D)         0.121     1.626    card_logger/baud_rate_unit/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 card_logger/send_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            card_logger/transmitter_log/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.397%)  route 0.117ns (41.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.576     1.495    card_logger/sys_clk_IBUF_BUFG
    SLICE_X8Y52          FDRE                                         r  card_logger/send_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  card_logger/send_data_reg[4]/Q
                         net (fo=1, routed)           0.117     1.776    card_logger/transmitter_log/data_reg[6]_0[4]
    SLICE_X10Y52         FDRE                                         r  card_logger/transmitter_log/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.847     2.012    card_logger/transmitter_log/sys_clk_IBUF_BUFG
    SLICE_X10Y52         FDRE                                         r  card_logger/transmitter_log/data_reg[4]/C
                         clock pessimism             -0.479     1.532    
    SLICE_X10Y52         FDRE (Hold_fdre_C_D)         0.063     1.595    card_logger/transmitter_log/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 card_logger/send_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            card_logger/transmitter_log/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.216%)  route 0.113ns (40.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.576     1.495    card_logger/sys_clk_IBUF_BUFG
    SLICE_X8Y52          FDRE                                         r  card_logger/send_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  card_logger/send_data_reg[1]/Q
                         net (fo=1, routed)           0.113     1.772    card_logger/transmitter_log/data_reg[6]_0[1]
    SLICE_X10Y52         FDRE                                         r  card_logger/transmitter_log/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.847     2.012    card_logger/transmitter_log/sys_clk_IBUF_BUFG
    SLICE_X10Y52         FDRE                                         r  card_logger/transmitter_log/data_reg[1]/C
                         clock pessimism             -0.479     1.532    
    SLICE_X10Y52         FDRE (Hold_fdre_C_D)         0.059     1.591    card_logger/transmitter_log/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 card_logger/baud_rate_unit/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            card_logger/baud_rate_unit/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.212ns (69.227%)  route 0.094ns (30.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.572     1.491    card_logger/baud_rate_unit/sys_clk_IBUF_BUFG
    SLICE_X8Y62          FDRE                                         r  card_logger/baud_rate_unit/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.164     1.655 r  card_logger/baud_rate_unit/counter_reg[0]/Q
                         net (fo=9, routed)           0.094     1.750    card_logger/baud_rate_unit/counter_reg[0]
    SLICE_X9Y62          LUT5 (Prop_lut5_I1_O)        0.048     1.798 r  card_logger/baud_rate_unit/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.798    card_logger/baud_rate_unit/counter[4]_i_1_n_0
    SLICE_X9Y62          FDRE                                         r  card_logger/baud_rate_unit/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.842     2.007    card_logger/baud_rate_unit/sys_clk_IBUF_BUFG
    SLICE_X9Y62          FDRE                                         r  card_logger/baud_rate_unit/counter_reg[4]/C
                         clock pessimism             -0.502     1.504    
    SLICE_X9Y62          FDRE (Hold_fdre_C_D)         0.107     1.611    card_logger/baud_rate_unit/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 rng/lfsr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rng/lfsr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.604     1.523    rng/sys_clk_IBUF_BUFG
    SLICE_X4Y51          FDRE                                         r  rng/lfsr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  rng/lfsr_reg[24]/Q
                         net (fo=1, routed)           0.121     1.785    rng/lfsr_reg_n_0_[24]
    SLICE_X4Y51          FDRE                                         r  rng/lfsr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.875     2.040    rng/sys_clk_IBUF_BUFG
    SLICE_X4Y51          FDRE                                         r  rng/lfsr_reg[25]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X4Y51          FDRE (Hold_fdre_C_D)         0.075     1.598    rng/lfsr_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 card_logger/send_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            card_logger/transmitter_log/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.397%)  route 0.117ns (41.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.576     1.495    card_logger/sys_clk_IBUF_BUFG
    SLICE_X8Y52          FDRE                                         r  card_logger/send_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  card_logger/send_data_reg[2]/Q
                         net (fo=1, routed)           0.117     1.776    card_logger/transmitter_log/data_reg[6]_0[2]
    SLICE_X10Y52         FDRE                                         r  card_logger/transmitter_log/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.847     2.012    card_logger/transmitter_log/sys_clk_IBUF_BUFG
    SLICE_X10Y52         FDRE                                         r  card_logger/transmitter_log/data_reg[2]/C
                         clock pessimism             -0.479     1.532    
    SLICE_X10Y52         FDRE (Hold_fdre_C_D)         0.052     1.584    card_logger/transmitter_log/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y58     button_hit_prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y58     button_stand_prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y61     button_start_prev_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y58     blackjack_fsm/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y57     blackjack_fsm/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y57     blackjack_fsm/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y62     blackjack_fsm/current_bet_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y64     blackjack_fsm/current_bet_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y64     blackjack_fsm/current_bet_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y58     button_hit_prev_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y58     button_hit_prev_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y58     button_stand_prev_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y58     button_stand_prev_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y61     button_start_prev_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y61     button_start_prev_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y58     blackjack_fsm/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y58     blackjack_fsm/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y57     blackjack_fsm/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y57     blackjack_fsm/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y58     button_hit_prev_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y58     button_hit_prev_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y58     button_stand_prev_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y58     button_stand_prev_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y61     button_start_prev_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y61     button_start_prev_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y58     blackjack_fsm/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y58     blackjack_fsm/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y57     blackjack_fsm/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y57     blackjack_fsm/FSM_sequential_state_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dealer/score_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.968ns  (logic 4.698ns (39.256%)  route 7.270ns (60.744%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.725     5.328    dealer/sys_clk_IBUF_BUFG
    SLICE_X7Y52          FDRE                                         r  dealer/score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  dealer/score_reg[3]/Q
                         net (fo=24, routed)          1.689     7.473    dealer/Q[3]
    SLICE_X1Y56          LUT3 (Prop_lut3_I0_O)        0.124     7.597 r  dealer/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.941     8.538    player/seg_OBUF[6]_inst_i_2
    SLICE_X1Y53          LUT6 (Prop_lut6_I1_O)        0.124     8.662 r  player/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.296     8.958    dealer/seg_OBUF[2]_inst_i_1_1
    SLICE_X1Y51          LUT6 (Prop_lut6_I0_O)        0.124     9.082 r  dealer/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.436     9.518    dealer/sel0[1]
    SLICE_X0Y52          LUT5 (Prop_lut5_I0_O)        0.118     9.636 r  dealer/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.908    13.544    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    17.296 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.296    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dealer/score_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.996ns  (logic 4.692ns (42.674%)  route 6.304ns (57.326%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.725     5.328    dealer/sys_clk_IBUF_BUFG
    SLICE_X7Y52          FDRE                                         r  dealer/score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  dealer/score_reg[3]/Q
                         net (fo=24, routed)          1.689     7.473    dealer/Q[3]
    SLICE_X1Y56          LUT3 (Prop_lut3_I0_O)        0.124     7.597 r  dealer/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.941     8.538    player/seg_OBUF[6]_inst_i_2
    SLICE_X1Y53          LUT6 (Prop_lut6_I1_O)        0.124     8.662 r  player/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.296     8.958    dealer/seg_OBUF[2]_inst_i_1_1
    SLICE_X1Y51          LUT6 (Prop_lut6_I0_O)        0.124     9.082 r  dealer/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.590     9.672    dealer/sel0[1]
    SLICE_X0Y54          LUT5 (Prop_lut5_I0_O)        0.119     9.791 r  dealer/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.787    12.578    seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.745    16.324 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.324    seg[6]
    L18                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.618ns  (logic 4.469ns (42.083%)  route 6.150ns (57.917%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.723     5.326    seven_seg/sys_clk_IBUF_BUFG
    SLICE_X4Y57          FDRE                                         r  seven_seg/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.419     5.745 f  seven_seg/digit_select_reg[1]/Q
                         net (fo=12, routed)          0.677     6.422    seven_seg/digit_select[1]
    SLICE_X0Y57          LUT2 (Prop_lut2_I1_O)        0.324     6.746 r  seven_seg/anode_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           5.473    12.219    anode_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.726    15.944 r  anode_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.944    anode[6]
    K2                                                                r  anode[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dealer/score_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.584ns  (logic 4.445ns (41.999%)  route 6.139ns (58.001%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.725     5.328    dealer/sys_clk_IBUF_BUFG
    SLICE_X7Y52          FDRE                                         r  dealer/score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  dealer/score_reg[3]/Q
                         net (fo=24, routed)          1.689     7.473    dealer/Q[3]
    SLICE_X1Y56          LUT3 (Prop_lut3_I0_O)        0.124     7.597 r  dealer/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.941     8.538    player/seg_OBUF[6]_inst_i_2
    SLICE_X1Y53          LUT6 (Prop_lut6_I1_O)        0.124     8.662 r  player/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.296     8.958    dealer/seg_OBUF[2]_inst_i_1_1
    SLICE_X1Y51          LUT6 (Prop_lut6_I0_O)        0.124     9.082 r  dealer/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.586     9.668    dealer/sel0[1]
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.124     9.792 r  dealer/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.626    12.418    seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    15.911 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.911    seg[2]
    K16                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dealer/score_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.261ns  (logic 4.486ns (43.714%)  route 5.775ns (56.286%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.725     5.328    dealer/sys_clk_IBUF_BUFG
    SLICE_X7Y52          FDRE                                         r  dealer/score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  dealer/score_reg[3]/Q
                         net (fo=24, routed)          1.689     7.473    dealer/Q[3]
    SLICE_X1Y56          LUT3 (Prop_lut3_I0_O)        0.124     7.597 f  dealer/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.941     8.538    player/seg_OBUF[6]_inst_i_2
    SLICE_X1Y53          LUT6 (Prop_lut6_I1_O)        0.124     8.662 f  player/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.296     8.958    dealer/seg_OBUF[2]_inst_i_1_1
    SLICE_X1Y51          LUT6 (Prop_lut6_I0_O)        0.124     9.082 f  dealer/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.590     9.672    dealer/sel0[1]
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.124     9.796 r  dealer/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.259    12.055    seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    15.589 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.589    seg[4]
    P15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dealer/score_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.236ns  (logic 4.709ns (46.002%)  route 5.527ns (53.998%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.725     5.328    dealer/sys_clk_IBUF_BUFG
    SLICE_X7Y52          FDRE                                         r  dealer/score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  dealer/score_reg[3]/Q
                         net (fo=24, routed)          1.689     7.473    dealer/Q[3]
    SLICE_X1Y56          LUT3 (Prop_lut3_I0_O)        0.124     7.597 r  dealer/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.941     8.538    player/seg_OBUF[6]_inst_i_2
    SLICE_X1Y53          LUT6 (Prop_lut6_I1_O)        0.124     8.662 r  player/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.296     8.958    dealer/seg_OBUF[2]_inst_i_1_1
    SLICE_X1Y51          LUT6 (Prop_lut6_I0_O)        0.124     9.082 r  dealer/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.586     9.668    dealer/sel0[1]
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.118     9.786 r  dealer/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.014    11.801    seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.763    15.563 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.563    seg[5]
    T11                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 card_logger/transmitter_log/tx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_txd_in
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.913ns  (logic 4.011ns (40.463%)  route 5.902ns (59.537%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.648     5.251    card_logger/transmitter_log/sys_clk_IBUF_BUFG
    SLICE_X11Y51         FDRE                                         r  card_logger/transmitter_log/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.456     5.707 r  card_logger/transmitter_log/tx_reg/Q
                         net (fo=1, routed)           5.902    11.609    uart_txd_in_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    15.164 r  uart_txd_in_OBUF_inst/O
                         net (fo=0)                   0.000    15.164    uart_txd_in
    D4                                                                r  uart_txd_in (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dealer/score_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.802ns  (logic 4.529ns (46.207%)  route 5.273ns (53.793%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.725     5.328    dealer/sys_clk_IBUF_BUFG
    SLICE_X7Y52          FDRE                                         r  dealer/score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  dealer/score_reg[3]/Q
                         net (fo=24, routed)          1.689     7.473    dealer/Q[3]
    SLICE_X1Y56          LUT3 (Prop_lut3_I0_O)        0.124     7.597 f  dealer/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.941     8.538    player/seg_OBUF[6]_inst_i_2
    SLICE_X1Y53          LUT6 (Prop_lut6_I1_O)        0.124     8.662 f  player/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.296     8.958    dealer/seg_OBUF[2]_inst_i_1_1
    SLICE_X1Y51          LUT6 (Prop_lut6_I0_O)        0.124     9.082 f  dealer/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.658     9.740    dealer/sel0[1]
    SLICE_X0Y52          LUT5 (Prop_lut5_I0_O)        0.124     9.864 r  dealer/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.688    11.552    seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    15.129 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.129    seg[0]
    T10                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dealer/score_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.543ns  (logic 4.507ns (47.235%)  route 5.035ns (52.765%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.725     5.328    dealer/sys_clk_IBUF_BUFG
    SLICE_X7Y52          FDRE                                         r  dealer/score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  dealer/score_reg[3]/Q
                         net (fo=24, routed)          1.689     7.473    dealer/Q[3]
    SLICE_X1Y56          LUT3 (Prop_lut3_I0_O)        0.124     7.597 r  dealer/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.941     8.538    player/seg_OBUF[6]_inst_i_2
    SLICE_X1Y53          LUT6 (Prop_lut6_I1_O)        0.124     8.662 r  player/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.296     8.958    dealer/seg_OBUF[2]_inst_i_1_1
    SLICE_X1Y51          LUT6 (Prop_lut6_I0_O)        0.124     9.082 r  dealer/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.436     9.518    dealer/sel0[1]
    SLICE_X0Y52          LUT5 (Prop_lut5_I0_O)        0.124     9.642 r  dealer/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.673    11.315    seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.870 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.870    seg[1]
    R10                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.692ns  (logic 4.116ns (47.348%)  route 4.576ns (52.652%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.723     5.326    seven_seg/sys_clk_IBUF_BUFG
    SLICE_X4Y57          FDRE                                         r  seven_seg/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  seven_seg/digit_select_reg[0]/Q
                         net (fo=13, routed)          1.127     6.909    seven_seg/digit_select[0]
    SLICE_X0Y54          LUT2 (Prop_lut2_I0_O)        0.124     7.033 r  seven_seg/anode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.450    10.482    anode_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536    14.018 r  anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.018    anode[0]
    J17                                                               r  anode[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blackjack_fsm/money_out_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.768ns  (logic 1.393ns (78.825%)  route 0.374ns (21.175%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.599     1.518    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X3Y66          FDCE                                         r  blackjack_fsm/money_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  blackjack_fsm/money_out_reg[12]/Q
                         net (fo=8, routed)           0.374     2.034    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.286 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.286    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blackjack_fsm/money_out_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.793ns  (logic 1.373ns (76.605%)  route 0.419ns (23.395%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.599     1.518    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X3Y66          FDCE                                         r  blackjack_fsm/money_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  blackjack_fsm/money_out_reg[11]/Q
                         net (fo=9, routed)           0.419     2.079    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.311 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.311    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blackjack_fsm/money_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.831ns  (logic 1.396ns (76.220%)  route 0.436ns (23.780%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.599     1.518    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X3Y66          FDCE                                         r  blackjack_fsm/money_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  blackjack_fsm/money_out_reg[9]/Q
                         net (fo=8, routed)           0.436     2.095    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     3.350 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.350    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blackjack_fsm/money_out_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.393ns (75.629%)  route 0.449ns (24.371%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.599     1.518    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X4Y64          FDPE                                         r  blackjack_fsm/money_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDPE (Prop_fdpe_C_Q)         0.141     1.659 r  blackjack_fsm/money_out_reg[5]/Q
                         net (fo=9, routed)           0.449     2.108    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.361 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.361    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blackjack_fsm/money_out_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.846ns  (logic 1.394ns (75.505%)  route 0.452ns (24.495%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.600     1.519    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X1Y64          FDCE                                         r  blackjack_fsm/money_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  blackjack_fsm/money_out_reg[10]/Q
                         net (fo=9, routed)           0.452     2.113    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     3.366 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.366    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blackjack_fsm/money_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.861ns  (logic 1.389ns (74.639%)  route 0.472ns (25.361%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.599     1.518    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X4Y64          FDCE                                         r  blackjack_fsm/money_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  blackjack_fsm/money_out_reg[8]/Q
                         net (fo=9, routed)           0.472     2.131    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.380 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.380    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blackjack_fsm/money_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.908ns  (logic 1.397ns (73.194%)  route 0.512ns (26.806%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.599     1.518    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X5Y63          FDCE                                         r  blackjack_fsm/money_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  blackjack_fsm/money_out_reg[7]/Q
                         net (fo=9, routed)           0.512     2.171    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.427 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.427    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blackjack_fsm/money_out_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.932ns  (logic 1.419ns (73.417%)  route 0.514ns (26.583%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.599     1.518    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X2Y66          FDCE                                         r  blackjack_fsm/money_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDCE (Prop_fdce_C_Q)         0.164     1.682 r  blackjack_fsm/money_out_reg[13]/Q
                         net (fo=9, routed)           0.514     2.196    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.451 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.451    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blackjack_fsm/money_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.934ns  (logic 1.410ns (72.912%)  route 0.524ns (27.088%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.599     1.518    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X3Y66          FDCE                                         r  blackjack_fsm/money_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  blackjack_fsm/money_out_reg[15]/Q
                         net (fo=6, routed)           0.524     2.183    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.453 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.453    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blackjack_fsm/money_out_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.939ns  (logic 1.435ns (74.016%)  route 0.504ns (25.984%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.599     1.518    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X2Y66          FDCE                                         r  blackjack_fsm/money_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDCE (Prop_fdce_C_Q)         0.164     1.682 r  blackjack_fsm/money_out_reg[14]/Q
                         net (fo=9, routed)           0.504     2.186    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.457 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.457    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           214 Endpoints
Min Delay           214 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_bet[12]
                            (input port)
  Destination:            blackjack_fsm/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.663ns  (logic 2.237ns (20.975%)  route 8.426ns (79.025%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw_bet[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_bet_IBUF[12]_inst/O
                         net (fo=4, routed)           5.235     6.702    blackjack_fsm/sw_bet_IBUF[12]
    SLICE_X5Y64          LUT4 (Prop_lut4_I0_O)        0.124     6.826 r  blackjack_fsm/reset_hands_i_5/O
                         net (fo=1, routed)           0.577     7.402    blackjack_fsm/reset_hands_i_5_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.124     7.526 r  blackjack_fsm/reset_hands_i_3/O
                         net (fo=1, routed)           0.505     8.031    blackjack_fsm/reset_hands_i_3_n_0
    SLICE_X4Y62          LUT5 (Prop_lut5_I1_O)        0.124     8.155 f  blackjack_fsm/reset_hands_i_2/O
                         net (fo=4, routed)           0.598     8.753    blackjack_fsm/reset_hands_i_2_n_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I2_O)        0.124     8.877 r  blackjack_fsm/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.434     9.312    blackjack_fsm/FSM_sequential_state[2]_i_5_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I0_O)        0.124     9.436 r  blackjack_fsm/FSM_sequential_state[2]_i_4/O
                         net (fo=3, routed)           0.464     9.900    blackjack_fsm/FSM_sequential_state[2]_i_4_n_0
    SLICE_X2Y58          LUT5 (Prop_lut5_I3_O)        0.150    10.050 r  blackjack_fsm/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.613    10.663    blackjack_fsm/FSM_sequential_state[0]_i_1_n_0
    SLICE_X0Y58          FDCE                                         r  blackjack_fsm/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.604     5.027    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X0Y58          FDCE                                         r  blackjack_fsm/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 sw_bet[12]
                            (input port)
  Destination:            blackjack_fsm/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.412ns  (logic 2.211ns (21.231%)  route 8.201ns (78.769%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw_bet[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_bet_IBUF[12]_inst/O
                         net (fo=4, routed)           5.235     6.702    blackjack_fsm/sw_bet_IBUF[12]
    SLICE_X5Y64          LUT4 (Prop_lut4_I0_O)        0.124     6.826 r  blackjack_fsm/reset_hands_i_5/O
                         net (fo=1, routed)           0.577     7.402    blackjack_fsm/reset_hands_i_5_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.124     7.526 r  blackjack_fsm/reset_hands_i_3/O
                         net (fo=1, routed)           0.505     8.031    blackjack_fsm/reset_hands_i_3_n_0
    SLICE_X4Y62          LUT5 (Prop_lut5_I1_O)        0.124     8.155 f  blackjack_fsm/reset_hands_i_2/O
                         net (fo=4, routed)           0.598     8.753    blackjack_fsm/reset_hands_i_2_n_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I2_O)        0.124     8.877 r  blackjack_fsm/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.434     9.312    blackjack_fsm/FSM_sequential_state[2]_i_5_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I0_O)        0.124     9.436 r  blackjack_fsm/FSM_sequential_state[2]_i_4/O
                         net (fo=3, routed)           0.852    10.288    blackjack_fsm/FSM_sequential_state[2]_i_4_n_0
    SLICE_X2Y57          LUT6 (Prop_lut6_I4_O)        0.124    10.412 r  blackjack_fsm/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    10.412    blackjack_fsm/FSM_sequential_state[2]_i_1_n_0
    SLICE_X2Y57          FDCE                                         r  blackjack_fsm/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.604     5.027    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X2Y57          FDCE                                         r  blackjack_fsm/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 sw_bet[12]
                            (input port)
  Destination:            blackjack_fsm/reset_hands_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.260ns  (logic 1.991ns (19.401%)  route 8.270ns (80.599%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=2)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 f  sw_bet[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  sw_bet_IBUF[12]_inst/O
                         net (fo=4, routed)           5.235     6.702    blackjack_fsm/sw_bet_IBUF[12]
    SLICE_X5Y64          LUT4 (Prop_lut4_I0_O)        0.124     6.826 f  blackjack_fsm/reset_hands_i_5/O
                         net (fo=1, routed)           0.577     7.402    blackjack_fsm/reset_hands_i_5_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.124     7.526 f  blackjack_fsm/reset_hands_i_3/O
                         net (fo=1, routed)           0.505     8.031    blackjack_fsm/reset_hands_i_3_n_0
    SLICE_X4Y62          LUT5 (Prop_lut5_I1_O)        0.124     8.155 r  blackjack_fsm/reset_hands_i_2/O
                         net (fo=4, routed)           1.402     9.558    blackjack_fsm/reset_hands_i_2_n_0
    SLICE_X3Y59          LUT4 (Prop_lut4_I3_O)        0.152     9.710 r  blackjack_fsm/reset_hands_i_1/O
                         net (fo=1, routed)           0.551    10.260    blackjack_fsm/reset_hands_i_1_n_0
    SLICE_X4Y58          FDPE                                         r  blackjack_fsm/reset_hands_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.602     5.025    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X4Y58          FDPE                                         r  blackjack_fsm/reset_hands_reg/C

Slack:                    inf
  Source:                 sw_bet[12]
                            (input port)
  Destination:            blackjack_fsm/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.177ns  (logic 2.211ns (21.722%)  route 7.966ns (78.278%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw_bet[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_bet_IBUF[12]_inst/O
                         net (fo=4, routed)           5.235     6.702    blackjack_fsm/sw_bet_IBUF[12]
    SLICE_X5Y64          LUT4 (Prop_lut4_I0_O)        0.124     6.826 r  blackjack_fsm/reset_hands_i_5/O
                         net (fo=1, routed)           0.577     7.402    blackjack_fsm/reset_hands_i_5_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.124     7.526 r  blackjack_fsm/reset_hands_i_3/O
                         net (fo=1, routed)           0.505     8.031    blackjack_fsm/reset_hands_i_3_n_0
    SLICE_X4Y62          LUT5 (Prop_lut5_I1_O)        0.124     8.155 f  blackjack_fsm/reset_hands_i_2/O
                         net (fo=4, routed)           0.598     8.753    blackjack_fsm/reset_hands_i_2_n_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I2_O)        0.124     8.877 r  blackjack_fsm/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.434     9.312    blackjack_fsm/FSM_sequential_state[2]_i_5_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I0_O)        0.124     9.436 r  blackjack_fsm/FSM_sequential_state[2]_i_4/O
                         net (fo=3, routed)           0.617    10.053    blackjack_fsm/FSM_sequential_state[2]_i_4_n_0
    SLICE_X2Y57          LUT6 (Prop_lut6_I4_O)        0.124    10.177 r  blackjack_fsm/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    10.177    blackjack_fsm/FSM_sequential_state[1]_i_1_n_0
    SLICE_X2Y57          FDCE                                         r  blackjack_fsm/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.604     5.027    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X2Y57          FDCE                                         r  blackjack_fsm/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 sw_bet[12]
                            (input port)
  Destination:            blackjack_fsm/deal_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.618ns  (logic 1.963ns (20.404%)  route 7.656ns (79.596%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw_bet[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_bet_IBUF[12]_inst/O
                         net (fo=4, routed)           5.235     6.702    blackjack_fsm/sw_bet_IBUF[12]
    SLICE_X5Y64          LUT4 (Prop_lut4_I0_O)        0.124     6.826 r  blackjack_fsm/reset_hands_i_5/O
                         net (fo=1, routed)           0.577     7.402    blackjack_fsm/reset_hands_i_5_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.124     7.526 r  blackjack_fsm/reset_hands_i_3/O
                         net (fo=1, routed)           0.505     8.031    blackjack_fsm/reset_hands_i_3_n_0
    SLICE_X4Y62          LUT5 (Prop_lut5_I1_O)        0.124     8.155 f  blackjack_fsm/reset_hands_i_2/O
                         net (fo=4, routed)           0.988     9.143    blackjack_fsm/reset_hands_i_2_n_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I4_O)        0.124     9.267 r  blackjack_fsm/deal_counter[4]_i_1/O
                         net (fo=5, routed)           0.351     9.618    blackjack_fsm/deal_counter[4]_i_1_n_0
    SLICE_X3Y58          FDRE                                         r  blackjack_fsm/deal_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.604     5.027    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X3Y58          FDRE                                         r  blackjack_fsm/deal_counter_reg[0]/C

Slack:                    inf
  Source:                 sw_bet[12]
                            (input port)
  Destination:            blackjack_fsm/deal_counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.618ns  (logic 1.963ns (20.404%)  route 7.656ns (79.596%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw_bet[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_bet_IBUF[12]_inst/O
                         net (fo=4, routed)           5.235     6.702    blackjack_fsm/sw_bet_IBUF[12]
    SLICE_X5Y64          LUT4 (Prop_lut4_I0_O)        0.124     6.826 r  blackjack_fsm/reset_hands_i_5/O
                         net (fo=1, routed)           0.577     7.402    blackjack_fsm/reset_hands_i_5_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.124     7.526 r  blackjack_fsm/reset_hands_i_3/O
                         net (fo=1, routed)           0.505     8.031    blackjack_fsm/reset_hands_i_3_n_0
    SLICE_X4Y62          LUT5 (Prop_lut5_I1_O)        0.124     8.155 f  blackjack_fsm/reset_hands_i_2/O
                         net (fo=4, routed)           0.988     9.143    blackjack_fsm/reset_hands_i_2_n_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I4_O)        0.124     9.267 r  blackjack_fsm/deal_counter[4]_i_1/O
                         net (fo=5, routed)           0.351     9.618    blackjack_fsm/deal_counter[4]_i_1_n_0
    SLICE_X3Y58          FDRE                                         r  blackjack_fsm/deal_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.604     5.027    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X3Y58          FDRE                                         r  blackjack_fsm/deal_counter_reg[4]/C

Slack:                    inf
  Source:                 sw_bet[12]
                            (input port)
  Destination:            blackjack_fsm/deal_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.611ns  (logic 1.963ns (20.420%)  route 7.648ns (79.580%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw_bet[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_bet_IBUF[12]_inst/O
                         net (fo=4, routed)           5.235     6.702    blackjack_fsm/sw_bet_IBUF[12]
    SLICE_X5Y64          LUT4 (Prop_lut4_I0_O)        0.124     6.826 r  blackjack_fsm/reset_hands_i_5/O
                         net (fo=1, routed)           0.577     7.402    blackjack_fsm/reset_hands_i_5_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.124     7.526 r  blackjack_fsm/reset_hands_i_3/O
                         net (fo=1, routed)           0.505     8.031    blackjack_fsm/reset_hands_i_3_n_0
    SLICE_X4Y62          LUT5 (Prop_lut5_I1_O)        0.124     8.155 f  blackjack_fsm/reset_hands_i_2/O
                         net (fo=4, routed)           0.988     9.143    blackjack_fsm/reset_hands_i_2_n_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I4_O)        0.124     9.267 r  blackjack_fsm/deal_counter[4]_i_1/O
                         net (fo=5, routed)           0.344     9.611    blackjack_fsm/deal_counter[4]_i_1_n_0
    SLICE_X4Y59          FDRE                                         r  blackjack_fsm/deal_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.601     5.024    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X4Y59          FDRE                                         r  blackjack_fsm/deal_counter_reg[1]/C

Slack:                    inf
  Source:                 sw_bet[12]
                            (input port)
  Destination:            blackjack_fsm/deal_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.611ns  (logic 1.963ns (20.420%)  route 7.648ns (79.580%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw_bet[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_bet_IBUF[12]_inst/O
                         net (fo=4, routed)           5.235     6.702    blackjack_fsm/sw_bet_IBUF[12]
    SLICE_X5Y64          LUT4 (Prop_lut4_I0_O)        0.124     6.826 r  blackjack_fsm/reset_hands_i_5/O
                         net (fo=1, routed)           0.577     7.402    blackjack_fsm/reset_hands_i_5_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.124     7.526 r  blackjack_fsm/reset_hands_i_3/O
                         net (fo=1, routed)           0.505     8.031    blackjack_fsm/reset_hands_i_3_n_0
    SLICE_X4Y62          LUT5 (Prop_lut5_I1_O)        0.124     8.155 f  blackjack_fsm/reset_hands_i_2/O
                         net (fo=4, routed)           0.988     9.143    blackjack_fsm/reset_hands_i_2_n_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I4_O)        0.124     9.267 r  blackjack_fsm/deal_counter[4]_i_1/O
                         net (fo=5, routed)           0.344     9.611    blackjack_fsm/deal_counter[4]_i_1_n_0
    SLICE_X4Y59          FDRE                                         r  blackjack_fsm/deal_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.601     5.024    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X4Y59          FDRE                                         r  blackjack_fsm/deal_counter_reg[2]/C

Slack:                    inf
  Source:                 sw_bet[12]
                            (input port)
  Destination:            blackjack_fsm/deal_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.611ns  (logic 1.963ns (20.420%)  route 7.648ns (79.580%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw_bet[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_bet_IBUF[12]_inst/O
                         net (fo=4, routed)           5.235     6.702    blackjack_fsm/sw_bet_IBUF[12]
    SLICE_X5Y64          LUT4 (Prop_lut4_I0_O)        0.124     6.826 r  blackjack_fsm/reset_hands_i_5/O
                         net (fo=1, routed)           0.577     7.402    blackjack_fsm/reset_hands_i_5_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.124     7.526 r  blackjack_fsm/reset_hands_i_3/O
                         net (fo=1, routed)           0.505     8.031    blackjack_fsm/reset_hands_i_3_n_0
    SLICE_X4Y62          LUT5 (Prop_lut5_I1_O)        0.124     8.155 f  blackjack_fsm/reset_hands_i_2/O
                         net (fo=4, routed)           0.988     9.143    blackjack_fsm/reset_hands_i_2_n_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I4_O)        0.124     9.267 r  blackjack_fsm/deal_counter[4]_i_1/O
                         net (fo=5, routed)           0.344     9.611    blackjack_fsm/deal_counter[4]_i_1_n_0
    SLICE_X4Y59          FDRE                                         r  blackjack_fsm/deal_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.601     5.024    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X4Y59          FDRE                                         r  blackjack_fsm/deal_counter_reg[3]/C

Slack:                    inf
  Source:                 sw_bet[12]
                            (input port)
  Destination:            blackjack_fsm/current_bet_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.555ns  (logic 1.989ns (20.813%)  route 7.566ns (79.187%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=3)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw_bet[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_bet_IBUF[12]_inst/O
                         net (fo=4, routed)           5.235     6.702    blackjack_fsm/sw_bet_IBUF[12]
    SLICE_X5Y64          LUT4 (Prop_lut4_I0_O)        0.124     6.826 r  blackjack_fsm/reset_hands_i_5/O
                         net (fo=1, routed)           0.577     7.402    blackjack_fsm/reset_hands_i_5_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.124     7.526 r  blackjack_fsm/reset_hands_i_3/O
                         net (fo=1, routed)           0.505     8.031    blackjack_fsm/reset_hands_i_3_n_0
    SLICE_X4Y62          LUT5 (Prop_lut5_I1_O)        0.124     8.155 f  blackjack_fsm/reset_hands_i_2/O
                         net (fo=4, routed)           0.607     8.762    blackjack_fsm/reset_hands_i_2_n_0
    SLICE_X3Y61          LUT5 (Prop_lut5_I4_O)        0.150     8.912 r  blackjack_fsm/current_bet[15]_i_1/O
                         net (fo=16, routed)          0.642     9.555    blackjack_fsm/current_bet[15]_i_1_n_0
    SLICE_X3Y65          FDRE                                         r  blackjack_fsm/current_bet_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.599     5.022    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X3Y65          FDRE                                         r  blackjack_fsm/current_bet_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_bet[6]
                            (input port)
  Destination:            blackjack_fsm/current_bet_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.749ns  (logic 0.262ns (34.973%)  route 0.487ns (65.027%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw_bet[6] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_bet_IBUF[6]_inst/O
                         net (fo=4, routed)           0.487     0.749    blackjack_fsm/sw_bet_IBUF[6]
    SLICE_X3Y63          FDRE                                         r  blackjack_fsm/current_bet_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.872     2.037    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  blackjack_fsm/current_bet_reg[6]/C

Slack:                    inf
  Source:                 sw_bet[13]
                            (input port)
  Destination:            blackjack_fsm/current_bet_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.778ns  (logic 0.291ns (37.360%)  route 0.488ns (62.640%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  sw_bet[13] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[13]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  sw_bet_IBUF[13]_inst/O
                         net (fo=4, routed)           0.488     0.778    blackjack_fsm/sw_bet_IBUF[13]
    SLICE_X3Y65          FDRE                                         r  blackjack_fsm/current_bet_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.871     2.036    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X3Y65          FDRE                                         r  blackjack_fsm/current_bet_reg[13]/C

Slack:                    inf
  Source:                 sw_bet[10]
                            (input port)
  Destination:            blackjack_fsm/current_bet_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.782ns  (logic 0.250ns (31.957%)  route 0.532ns (68.043%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  sw_bet[10] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sw_bet_IBUF[10]_inst/O
                         net (fo=4, routed)           0.532     0.782    blackjack_fsm/sw_bet_IBUF[10]
    SLICE_X3Y64          FDRE                                         r  blackjack_fsm/current_bet_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.872     2.037    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X3Y64          FDRE                                         r  blackjack_fsm/current_bet_reg[10]/C

Slack:                    inf
  Source:                 sw_bet[11]
                            (input port)
  Destination:            blackjack_fsm/current_bet_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.847ns  (logic 0.270ns (31.826%)  route 0.578ns (68.174%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  sw_bet[11] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[11]
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sw_bet_IBUF[11]_inst/O
                         net (fo=4, routed)           0.578     0.847    blackjack_fsm/sw_bet_IBUF[11]
    SLICE_X3Y64          FDRE                                         r  blackjack_fsm/current_bet_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.872     2.037    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X3Y64          FDRE                                         r  blackjack_fsm/current_bet_reg[11]/C

Slack:                    inf
  Source:                 sw_bet[3]
                            (input port)
  Destination:            blackjack_fsm/current_bet_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.848ns  (logic 0.245ns (28.896%)  route 0.603ns (71.104%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  sw_bet[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_bet_IBUF[3]_inst/O
                         net (fo=4, routed)           0.603     0.848    blackjack_fsm/sw_bet_IBUF[3]
    SLICE_X4Y62          FDRE                                         r  blackjack_fsm/current_bet_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.870     2.035    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X4Y62          FDRE                                         r  blackjack_fsm/current_bet_reg[3]/C

Slack:                    inf
  Source:                 sw_bet[15]
                            (input port)
  Destination:            blackjack_fsm/current_bet_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.885ns  (logic 0.292ns (32.944%)  route 0.593ns (67.056%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  sw_bet[15] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  sw_bet_IBUF[15]_inst/O
                         net (fo=4, routed)           0.593     0.885    blackjack_fsm/sw_bet_IBUF[15]
    SLICE_X3Y65          FDRE                                         r  blackjack_fsm/current_bet_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.871     2.036    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X3Y65          FDRE                                         r  blackjack_fsm/current_bet_reg[15]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            blackjack_fsm/money_out_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.897ns  (logic 0.248ns (27.622%)  route 0.649ns (72.378%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  sys_rst_IBUF_inst/O
                         net (fo=89, routed)          0.649     0.897    blackjack_fsm/sys_rst_IBUF
    SLICE_X3Y66          FDCE                                         f  blackjack_fsm/money_out_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.870     2.035    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X3Y66          FDCE                                         r  blackjack_fsm/money_out_reg[11]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            blackjack_fsm/money_out_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.897ns  (logic 0.248ns (27.622%)  route 0.649ns (72.378%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  sys_rst_IBUF_inst/O
                         net (fo=89, routed)          0.649     0.897    blackjack_fsm/sys_rst_IBUF
    SLICE_X3Y66          FDCE                                         f  blackjack_fsm/money_out_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.870     2.035    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X3Y66          FDCE                                         r  blackjack_fsm/money_out_reg[12]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            blackjack_fsm/money_out_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.897ns  (logic 0.248ns (27.622%)  route 0.649ns (72.378%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  sys_rst_IBUF_inst/O
                         net (fo=89, routed)          0.649     0.897    blackjack_fsm/sys_rst_IBUF
    SLICE_X2Y66          FDCE                                         f  blackjack_fsm/money_out_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.870     2.035    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X2Y66          FDCE                                         r  blackjack_fsm/money_out_reg[13]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            blackjack_fsm/money_out_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.897ns  (logic 0.248ns (27.622%)  route 0.649ns (72.378%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  sys_rst_IBUF_inst/O
                         net (fo=89, routed)          0.649     0.897    blackjack_fsm/sys_rst_IBUF
    SLICE_X2Y66          FDCE                                         f  blackjack_fsm/money_out_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.870     2.035    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X2Y66          FDCE                                         r  blackjack_fsm/money_out_reg[14]/C





