// Seed: 3799723135
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_10;
endmodule
module module_1 #(
    parameter id_2 = 32'd69
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  output reg id_6;
  input wire id_5;
  input wire id_4;
  output logic [7:0] id_3;
  input wire _id_2;
  inout wire id_1;
  wire id_9;
  assign id_3[1] = {-1, id_8};
  localparam id_10 = 1;
  module_0 modCall_1 (
      id_1,
      id_10,
      id_10,
      id_9,
      id_9,
      id_4,
      id_8,
      id_10,
      id_1
  );
  always @(posedge -1'd0 + id_7 && id_7 && -1 - 1 or posedge -1 > -1) id_6 <= -1'b0;
  wire id_11;
  assign id_8 = id_5;
  assign id_3[(id_2<1?1'b0 : 1)] = id_1 - 1;
endmodule
