0.7
2020.2
Nov 18 2020
09:47:47
C:/AB/Coding/verilog/project/RISC_V_PROCESSOR/riscvpro/riscvpro.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/AB/Coding/verilog/project/RISC_V_PROCESSOR/riscvpro/riscvpro.srcs/sim_1/new/msrv32_alu_tb.v,1755117034,verilog,,,,msrv32_alu_tb,,,,,,,,
C:/AB/Coding/verilog/project/RISC_V_PROCESSOR/riscvpro/riscvpro.srcs/sim_1/new/msrv32_integer_file_tb.v,1755281775,verilog,,,,msrv32_integer_file_tb,,,,,,,,
C:/AB/Coding/verilog/project/RISC_V_PROCESSOR/riscvpro/riscvpro.srcs/sources_1/new/msrv32_alu.v,1755197303,verilog,,C:/AB/Coding/verilog/project/RISC_V_PROCESSOR/riscvpro/riscvpro.srcs/sim_1/new/msrv32_alu_tb.v,,msrv32_alu,,,,,,,,
C:/AB/Coding/verilog/project/RISC_V_PROCESSOR/riscvpro/riscvpro.srcs/sources_1/new/msrv32_integer_file.v,1755279347,verilog,,C:/AB/Coding/verilog/project/RISC_V_PROCESSOR/riscvpro/riscvpro.srcs/sim_1/new/msrv32_integer_file_tb.v,,msrv32_integer_file,,,,,,,,
