Analysis & Elaboration report for sc_computer
Tue Nov 19 16:56:52 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Analysis & Elaboration Settings
  6. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Failed - Tue Nov 19 16:56:52 2019           ;
; Quartus Prime Version         ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                 ; sc_computer                                 ;
; Top-level Entity Name         ; sc_computer                                 ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                             ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |sc_computer|sc_computer_main:inst|sc_instmem:imem|rom_1port:irom ; rom_1port.v     ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; sc_computer        ; sc_computer        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Nov 19 16:56:35 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sc_computer -c sc_computer --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file sc_computer.bdf
    Info (12023): Found entity 1: sc_computer
Info (12021): Found 1 design units, including 1 entities, in source file sc_instmem.v
    Info (12023): Found entity 1: sc_instmem File: C:/Users/kmyko/Desktop/digital design/lab/sc_computer/sc_instmem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sc_datamem.v
    Info (12023): Found entity 1: sc_datamem File: C:/Users/kmyko/Desktop/digital design/lab/sc_computer/sc_datamem.v Line: 108
Info (12021): Found 1 design units, including 1 entities, in source file sc_cu.v
    Info (12023): Found entity 1: sc_cu File: C:/Users/kmyko/Desktop/digital design/lab/sc_computer/sc_cu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sc_cpu.v
    Info (12023): Found entity 1: sc_cpu File: C:/Users/kmyko/Desktop/digital design/lab/sc_computer/sc_cpu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sc_computer.v
    Info (12023): Found entity 1: sc_computer_main File: C:/Users/kmyko/Desktop/digital design/lab/sc_computer/sc_computer.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file regfile.v
    Info (12023): Found entity 1: regfile File: C:/Users/kmyko/Desktop/digital design/lab/sc_computer/regfile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux4x32.v
    Info (12023): Found entity 1: mux4x32 File: C:/Users/kmyko/Desktop/digital design/lab/sc_computer/mux4x32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2x5.v
    Info (12023): Found entity 1: mux2x5 File: C:/Users/kmyko/Desktop/digital design/lab/sc_computer/mux2x5.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2x32.v
    Info (12023): Found entity 1: mux2x32 File: C:/Users/kmyko/Desktop/digital design/lab/sc_computer/mux2x32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dffe32.v
    Info (12023): Found entity 1: dffe32 File: C:/Users/kmyko/Desktop/digital design/lab/sc_computer/dffe32.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file dff32.v
    Info (12023): Found entity 1: dff32 File: C:/Users/kmyko/Desktop/digital design/lab/sc_computer/dff32.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: C:/Users/kmyko/Desktop/digital design/lab/sc_computer/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram_1port.v
    Info (12023): Found entity 1: ram_1port File: C:/Users/kmyko/Desktop/digital design/lab/sc_computer/ram_1port.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rom_1port.v
    Info (12023): Found entity 1: rom_1port File: C:/Users/kmyko/Desktop/digital design/lab/sc_computer/rom_1port.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file clock_2t.v
    Info (12023): Found entity 1: clock_2T File: C:/Users/kmyko/Desktop/digital design/lab/sc_computer/clock_2T.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file clock_adjust.v
    Info (12023): Found entity 1: clock_adjust File: C:/Users/kmyko/Desktop/digital design/lab/sc_computer/clock_adjust.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sevenseg.v
    Info (12023): Found entity 1: sevenseg File: C:/Users/kmyko/Desktop/digital design/lab/sc_computer/sevenseg.v Line: 2
Info (12127): Elaborating entity "sc_computer" for the top level hierarchy
Info (12128): Elaborating entity "sc_computer_main" for hierarchy "sc_computer_main:inst"
Info (12128): Elaborating entity "sc_cpu" for hierarchy "sc_computer_main:inst|sc_cpu:cpu" File: C:/Users/kmyko/Desktop/digital design/lab/sc_computer/sc_computer.v Line: 19
Info (12128): Elaborating entity "dff32" for hierarchy "sc_computer_main:inst|sc_cpu:cpu|dff32:ip" File: C:/Users/kmyko/Desktop/digital design/lab/sc_computer/sc_cpu.v Line: 18
Info (12128): Elaborating entity "sc_cu" for hierarchy "sc_computer_main:inst|sc_cpu:cpu|sc_cu:cu" File: C:/Users/kmyko/Desktop/digital design/lab/sc_computer/sc_cpu.v Line: 29
Info (12128): Elaborating entity "mux2x32" for hierarchy "sc_computer_main:inst|sc_cpu:cpu|mux2x32:alu_b" File: C:/Users/kmyko/Desktop/digital design/lab/sc_computer/sc_cpu.v Line: 32
Info (12128): Elaborating entity "mux2x5" for hierarchy "sc_computer_main:inst|sc_cpu:cpu|mux2x5:reg_wn" File: C:/Users/kmyko/Desktop/digital design/lab/sc_computer/sc_cpu.v Line: 36
Info (12128): Elaborating entity "mux4x32" for hierarchy "sc_computer_main:inst|sc_cpu:cpu|mux4x32:nextpc" File: C:/Users/kmyko/Desktop/digital design/lab/sc_computer/sc_cpu.v Line: 38
Info (12128): Elaborating entity "regfile" for hierarchy "sc_computer_main:inst|sc_cpu:cpu|regfile:rf" File: C:/Users/kmyko/Desktop/digital design/lab/sc_computer/sc_cpu.v Line: 39
Info (12128): Elaborating entity "alu" for hierarchy "sc_computer_main:inst|sc_cpu:cpu|alu:al_unit" File: C:/Users/kmyko/Desktop/digital design/lab/sc_computer/sc_cpu.v Line: 40
Info (12128): Elaborating entity "sc_instmem" for hierarchy "sc_computer_main:inst|sc_instmem:imem" File: C:/Users/kmyko/Desktop/digital design/lab/sc_computer/sc_computer.v Line: 20
Info (12128): Elaborating entity "rom_1port" for hierarchy "sc_computer_main:inst|sc_instmem:imem|rom_1port:irom" File: C:/Users/kmyko/Desktop/digital design/lab/sc_computer/sc_instmem.v Line: 9
Info (12128): Elaborating entity "altsyncram" for hierarchy "sc_computer_main:inst|sc_instmem:imem|rom_1port:irom|altsyncram:altsyncram_component" File: C:/Users/kmyko/Desktop/digital design/lab/sc_computer/rom_1port.v Line: 81
Info (12130): Elaborated megafunction instantiation "sc_computer_main:inst|sc_instmem:imem|rom_1port:irom|altsyncram:altsyncram_component" File: C:/Users/kmyko/Desktop/digital design/lab/sc_computer/rom_1port.v Line: 81
Info (12133): Instantiated megafunction "sc_computer_main:inst|sc_instmem:imem|rom_1port:irom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/kmyko/Desktop/digital design/lab/sc_computer/rom_1port.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "test.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f0g1.tdf
    Info (12023): Found entity 1: altsyncram_f0g1 File: C:/Users/kmyko/Desktop/digital design/lab/sc_computer/db/altsyncram_f0g1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_f0g1" for hierarchy "sc_computer_main:inst|sc_instmem:imem|rom_1port:irom|altsyncram:altsyncram_component|altsyncram_f0g1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "sc_datamem" for hierarchy "sc_computer_main:inst|sc_datamem:dmem" File: C:/Users/kmyko/Desktop/digital design/lab/sc_computer/sc_computer.v Line: 22
Warning (10036): Verilog HDL or VHDL warning at sc_datamem.v(132): object "msbs" assigned a value but never read File: C:/Users/kmyko/Desktop/digital design/lab/sc_computer/sc_datamem.v Line: 132
Warning (10036): Verilog HDL or VHDL warning at sc_datamem.v(132): object "lsbs" assigned a value but never read File: C:/Users/kmyko/Desktop/digital design/lab/sc_computer/sc_datamem.v Line: 132
Error (10663): Verilog HDL Port Connection error at sc_datamem.v(129): output or inout port "ledsegments" must be connected to a structural net expression File: C:/Users/kmyko/Desktop/digital design/lab/sc_computer/sc_datamem.v Line: 129
Error (12152): Can't elaborate user hierarchy "sc_computer_main:inst|sc_datamem:dmem" File: C:/Users/kmyko/Desktop/digital design/lab/sc_computer/sc_computer.v Line: 22
Error: Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 3 warnings
    Error: Peak virtual memory: 4800 megabytes
    Error: Processing ended: Tue Nov 19 16:56:52 2019
    Error: Elapsed time: 00:00:17
    Error: Total CPU time (on all processors): 00:00:38


