# A Verilog HDL parser/analyzer based on pyparsing
The project intends to be a free Verilog HDL parser for the 
automation of ordinary verification work.
