// Seed: 371664220
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_7 = 1'h0;
  assign id_2 = (id_2);
  wire id_9;
endmodule
module module_1 (
    output supply0 id_0,
    input wire id_1,
    input wand id_2,
    input tri0 id_3,
    output wor id_4,
    output tri0 id_5,
    output uwire id_6,
    output tri0 id_7,
    output uwire id_8,
    output supply0 id_9,
    input supply1 id_10,
    input uwire id_11,
    output wand id_12,
    output wor id_13,
    input tri0 id_14,
    input wand id_15,
    output wire id_16,
    input uwire id_17,
    input tri1 id_18,
    input wand id_19,
    input tri id_20,
    input tri0 id_21
);
  wire id_23;
  wire id_24;
  wire id_25;
  module_0(
      id_24, id_24, id_25, id_25, id_23, id_25, id_24, id_23
  );
endmodule
