Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Dec 17 21:44:19 2019
| Host         : laptopJBO running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_control_sets -verbose -file design_ps_pl_wrapper_control_sets_placed.rpt
| Design       : design_ps_pl_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   343 |
|    Minimum number of control sets                        |   343 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1095 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   343 |
| >= 0 to < 4        |    30 |
| >= 4 to < 6        |    76 |
| >= 6 to < 8        |    25 |
| >= 8 to < 10       |    53 |
| >= 10 to < 12      |    11 |
| >= 12 to < 14      |    40 |
| >= 14 to < 16      |     4 |
| >= 16              |   104 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             498 |          185 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             708 |          306 |
| Yes          | No                    | No                     |            2082 |          588 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1521 |          489 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                         Clock Signal                        |                                                                                                  Enable Signal                                                                                                 |                                                                                           Set/Reset Signal                                                                                           | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push                                                     |                                                                                                                                                                                                      |                1 |              2 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                 |                                                                                                                                                                                                      |                1 |              2 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                3 |              3 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                               |                3 |              3 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                2 |              3 |
|  sys_clk_IBUF_BUFG                                          | design_ps_pl_i/PL_BRAM_read/U0/U0/                                                                                                                                                                             |                                                                                                                                                                                                      |                1 |              3 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                         |                                                                                                                                                                                                      |                1 |              3 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                               |                3 |              3 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                2 |              3 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                3 |              3 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                3 |              3 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[14].srl_nx1/shift_qual                                                                        |                                                                                                                                                                                                      |                1 |              3 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                 |                                                                                                                                                                                                      |                2 |              3 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.r_last_offset_0                                                                                                 |                                                                                                                                                                                                      |                1 |              3 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                3 |              3 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read[3]_i_1__2_n_0                                         | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                                                                 |                2 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/E[0]                                                           | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                                                                 |                2 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_thread_loop[2].r_unshelve_reg[2][0]                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/fifoaddr[3]_i_1__7_n_0                                                   | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/E[0]                                                                   | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                   | design_ps_pl_i/PS_BRAM/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                     |                2 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__8_n_0                                        | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/E[0]                                                          |                                                                                                                                                                                                      |                2 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/r_push_r                                                                             |                                                                                                                                                                                                      |                1 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[3]_i_1__0_n_0                                            | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                                                                 |                1 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/fifoaddr[3]_i_1__10_n_0                                                  | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                          |                                                                                                                                                                                                      |                2 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/active_cnt                                                          | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_2                                              |                1 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__2_n_0                                        | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__4_n_0                                                   | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                    | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                1 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/gen_pipelined.state_reg[0][0]                                          | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                2 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[3]_i_1__1_n_0                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                                                                 |                2 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr                                                                                                       | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                1 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                        | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg                                                |                1 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]_0                                      | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d                                                |                2 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]_0                                      |                                                                                                                                                                                                      |                3 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                        | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_1                                              |                2 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                        | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg                                                |                1 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]                                        | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_0                                              |                1 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/free_ready                                                   | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                1 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_pipelined.mesg_reg                                       |                                                                                                                                                                                                      |                2 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_cnt                                                          | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_2                                              |                1 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1__14_n_0           | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/FSM_sequential_state_reg[1]_0[0]                                    |                                                                                                                                                                                                      |                1 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                               |                                                                                                                                                                                                      |                1 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.mesg_reg                                       |                                                                                                                                                                                                      |                3 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/free_ready                                                   | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                1 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]                                        | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_0                                              |                1 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__5_n_0                                        | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                            | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                        | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_1                                              |                1 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                             |                                                                                                                                                                                                      |                2 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__12_n_0                                                          | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__11_n_0                                                                     | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]_0                                      |                                                                                                                                                                                                      |                2 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]_0                                      | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d                                                |                1 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/E[0]                                                          |                                                                                                                                                                                                      |                1 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1_n_0                                           | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                   | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/xadc_wiz_0/U0/AXI_XADC_CORE_I/D[6]                                                                                                                                                      | design_ps_pl_i/PS_BRAM/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                               |                1 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/FSM_sequential_state_reg[1]_0[0]                                    |                                                                                                                                                                                                      |                2 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                               |                                                                                                                                                                                                      |                1 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/E[0]                                                          |                                                                                                                                                                                                      |                2 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                4 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                               | design_ps_pl_i/PS_BRAM/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                              |                1 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/p_1_in                                                                     |                4 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                           |                1 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                    | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                           |                1 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                2 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d                                                |                1 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d                                                |                3 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/areset_reg                                                   |                1 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                3 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                             |                2 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                3 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/ar_pipe/p_0_in                                                                     |                2 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                3 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                2 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                              |                1 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              4 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/fifoaddr                                                               | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              5 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                  | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              5 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/b_pipe/m_payload_i[4]_i_1_n_0                                                                |                                                                                                                                                                                                      |                2 |              5 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                               | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              5 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[s_ready_i]_0[0]                                                                                                          | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                2 |              5 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                               | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                2 |              5 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/fifoaddr                                                               | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                5 |              5 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                               | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                2 |              5 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/fifoaddr                                                               | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                4 |              5 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                2 |              6 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                           |                3 |              6 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              6 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr  | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              6 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr  | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              6 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push144_out                                                                         |                                                                                                                                                                                                      |                2 |              6 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                        | design_ps_pl_i/PS_BRAM/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                       |                1 |              6 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              6 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                2 |              6 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                         | design_ps_pl_i/PS_BRAM/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                        |                2 |              6 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                2 |              6 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                2 |              6 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                 |                                                                                                                                                                                                      |                2 |              6 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                3 |              6 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr  | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                2 |              6 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                        |                                                                                                                                                                                                      |                2 |              6 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              6 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0          |                                                                                                                                                                                                      |                2 |              6 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual   |                                                                                                                                                                                                      |                2 |              6 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr  | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                2 |              6 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                      |                2 |              7 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                4 |              7 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              7 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                4 |              7 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                5 |              7 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                 |                                                                                                                                                                                                      |                1 |              8 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_thread_loop[2].r_packing_boundary_reg[2][0]                          | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              8 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                               |                                                                                                                                                                                                      |                2 |              8 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_thread_loop[3].r_unshelve_reg[3][0]                                  | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                4 |              8 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                        |                                                                                                                                                                                                      |                3 |              8 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                               |                                                                                                                                                                                                      |                2 |              8 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                        | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                4 |              8 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                               |                2 |              8 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr             | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                3 |              8 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                        |                                                                                                                                                                                                      |                4 |              8 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                        |                                                                                                                                                                                                      |                2 |              8 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].r_packing_boundary_reg[0][0]                          | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              8 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                        | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                3 |              8 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                   |                                                                                                                                                                                                      |                4 |              8 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                       | design_ps_pl_i/PS_BRAM/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                     |                3 |              8 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[s_ready_i][0]                                                |                                                                                                                                                                                                      |                4 |              8 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                 |                                                                                                                                                                                                      |                1 |              8 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                        |                                                                                                                                                                                                      |                4 |              8 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              8 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                                      |                3 |              8 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                           |                                                                                                                                                                                                      |                3 |              8 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr             | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                3 |              8 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                               |                                                                                                                                                                                                      |                2 |              8 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                  |                                                                                                                                                                                                      |                1 |              8 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                        |                                                                                                                                                                                                      |                2 |              8 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                           |                                                                                                                                                                                                      |                4 |              8 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                                      |                3 |              8 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                  |                                                                                                                                                                                                      |                2 |              8 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                               |                2 |              8 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_thread_loop[1].r_packing_boundary_reg[1][0]                          | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              8 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                               |                                                                                                                                                                                                      |                2 |              8 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                             | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              9 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][2]                                                                    |                                                                                                                                                                                                      |                3 |              9 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][1]                                                                    |                                                                                                                                                                                                      |                3 |              9 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][0]                                                                    |                                                                                                                                                                                                      |                3 |              9 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                                                                 |                5 |              9 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                           | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                          |                2 |              9 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              9 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                       | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                4 |              9 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/cmd_len_qq                                                    | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              9 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                    | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              9 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                5 |              9 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                             | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                4 |              9 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                             | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              9 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                   |                                                                                                                                                                                                      |                2 |              9 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_len_qq                                                    | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                5 |              9 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1_n_0                                 |                                                                                                                                                                                                      |                2 |              9 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/count                                                           | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/SR[0]                                                        |                4 |              9 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                5 |              9 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                         | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/SR[0]                                                |                2 |              9 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                5 |              9 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/cmd_len_qq                                                    | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              9 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                             | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              9 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                4 |             10 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                          | design_ps_pl_i/PS_BRAM/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                              |                5 |             10 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/E[0]                                                                       | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                4 |             10 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_thread_loop[0].r_cmd_active_reg[0][0]                                  | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                4 |             10 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_thread_loop[1].r_cmd_active_reg[1][0]                                  | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                4 |             10 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_thread_loop[2].r_cmd_active_reg[2][0]                                  | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                5 |             10 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/first_beat                                                      |                                                                                                                                                                                                      |                5 |             11 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                5 |             11 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                             |                                                                                                                                                                                                      |                4 |             11 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                      |                                                                                                                                                                                                      |                4 |             11 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/b_push                                                          |                                                                                                                                                                                                      |                2 |             11 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                5 |             12 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                5 |             12 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                4 |             12 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                   | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                               |                4 |             12 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                  | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                4 |             12 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                   | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                4 |             12 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                   | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                4 |             12 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                5 |             12 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                  | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                4 |             12 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                               |                5 |             12 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                  | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                3 |             12 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                   | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                               |                4 |             12 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                               |                5 |             12 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                  | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                4 |             12 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                  | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                7 |             12 |
|  sys_clk_IBUF_BUFG                                          |                                                                                                                                                                                                                | design_ps_pl_i/PID_0/U0/output_int[11]                                                                                                                                                               |                2 |             12 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                  | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                4 |             12 |
|  sys_clk_IBUF_BUFG                                          | design_ps_pl_i/PL_BRAM_read/U0/set_current_sig[31]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                      |                4 |             12 |
|  sys_clk_IBUF_BUFG                                          | design_ps_pl_i/PL_BRAM_read/U0/now_current_sig[31]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                      |                5 |             12 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                  | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                4 |             12 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                3 |             12 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                   | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                2 |             12 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                  | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                5 |             12 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                          |                                                                                                                                                                                                      |                4 |             13 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[3]                                       |                                                                                                                                                                                                      |                4 |             13 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/active_id                                                           |                                                                                                                                                                                                      |                4 |             13 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_pipelined.mesg_reg                                                   |                                                                                                                                                                                                      |                4 |             13 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[2]                                       |                                                                                                                                                                                                      |                3 |             13 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                          |                                                                                                                                                                                                      |                4 |             13 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                   |                                                                                                                                                                                                      |                4 |             13 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_pipelined.mesg_reg                                                   |                                                                                                                                                                                                      |                4 |             13 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                          |                                                                                                                                                                                                      |                4 |             13 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                          |                                                                                                                                                                                                      |                4 |             13 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_pipelined.mesg_reg                                                   |                                                                                                                                                                                                      |                6 |             13 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[2]                                       |                                                                                                                                                                                                      |                4 |             13 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[1]                                       |                                                                                                                                                                                                      |                4 |             13 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                       | design_ps_pl_i/PS_BRAM/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                     |                3 |             13 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[1]                                       |                                                                                                                                                                                                      |                5 |             13 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_id                                                           |                                                                                                                                                                                                      |                4 |             13 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[3]                                       |                                                                                                                                                                                                      |                4 |             13 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                          |                                                                                                                                                                                                      |                4 |             14 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                           |                                                                                                                                                                                                      |                5 |             14 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                        |                                                                                                                                                                                                      |                3 |             15 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                                      |                4 |             15 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                      |                2 |             16 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/xadc_wiz_0/U0/AXI_XADC_CORE_I/do_reg[15]_i_1_n_0                                                                                                                              |                4 |             16 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                      |                2 |             16 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                      |                2 |             16 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                         | design_ps_pl_i/PS_BRAM/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                               |                6 |             17 |
|  sys_clk_IBUF_BUFG                                          |                                                                                                                                                                                                                |                                                                                                                                                                                                      |                7 |             18 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |               10 |             19 |
|  sys_clk_IBUF_BUFG                                          |                                                                                                                                                                                                                | design_ps_pl_i/PID_0/U0/i[31]_i_1_n_0                                                                                                                                                                |               10 |             19 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                           |                                                                                                                                                                                                      |                4 |             19 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                                      |                5 |             19 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/m_payload_i[35]_i_1_n_0                                                              |                                                                                                                                                                                                      |                7 |             20 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                          | design_ps_pl_i/PS_BRAM/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                        |                5 |             20 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                            |                                                                                                                                                                                                      |                3 |             20 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i                                                                                                                           |                                                                                                                                                                                                      |                4 |             20 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i                                                                                                                           |                                                                                                                                                                                                      |                6 |             22 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                            |                                                                                                                                                                                                      |                6 |             22 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/sel                                                                   |                                                                                                                                                                                                      |                4 |             23 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/ar_pipe/m_payload_i[229]_i_1_n_0                                                             |                                                                                                                                                                                                      |                3 |             23 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                  | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                9 |             24 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                               |                8 |             24 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                               |                8 |             24 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                8 |             24 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                               |               10 |             24 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                  | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                9 |             24 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                6 |             24 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                               |                7 |             24 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                        | design_ps_pl_i/PS_BRAM/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                          |               10 |             25 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                        |                7 |             26 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                7 |             26 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                             |                                                                                                                                                                                                      |                4 |             27 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i[37]_i_1_n_0                                                               |                                                                                                                                                                                                      |                5 |             27 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                |                                                                                                                                                                                                      |                6 |             28 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___2_n_0                                                                                 |                                                                                                                                                                                                      |                8 |             28 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                |                                                                                                                                                                                                      |                7 |             28 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___2_n_0                                                                                 |                                                                                                                                                                                                      |               10 |             28 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                9 |             29 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                8 |             29 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                8 |             31 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                     |               18 |             31 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                               |                                                                                                                                                                                                      |                5 |             32 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                                      |                4 |             32 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                | design_ps_pl_i/PS_BRAM/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0 |                6 |             32 |
|  sys_clk_IBUF_BUFG                                          |                                                                                                                                                                                                                | design_ps_pl_i/PL_BRAM_read/U0/counter[31]_i_1_n_0                                                                                                                                                   |                9 |             32 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                              | design_ps_pl_i/PS_BRAM/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                     |                6 |             32 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                            |                                                                                                                                                                                                      |                9 |             33 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                           |                                                                                                                                                                                                      |                6 |             33 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                    | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                8 |             35 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_shelf[3][40]_i_1_n_0                                                              |                                                                                                                                                                                                      |               14 |             36 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/m_valid_i                                                     |                                                                                                                                                                                                      |               10 |             36 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_srls[40].srl_nx1/push                                              |                                                                                                                                                                                                      |               10 |             36 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[40].srl_nx1/push                                              |                                                                                                                                                                                                      |               10 |             36 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/m_valid_i                                                     |                                                                                                                                                                                                      |               10 |             36 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/m_valid_i                                                     |                                                                                                                                                                                                      |               10 |             36 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/gen_srls[40].srl_nx1/push                                              |                                                                                                                                                                                                      |               10 |             36 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                |                                                                                                                                                                                                      |               13 |             36 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/m_valid_i                                                     |                                                                                                                                                                                                      |               10 |             36 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/gen_srls[40].srl_nx1/push                                              |                                                                                                                                                                                                      |               10 |             36 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_shelf[1][40]_i_1_n_0                                                              |                                                                                                                                                                                                      |                9 |             36 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_shelf[2][40]_i_1_n_0                                                              |                                                                                                                                                                                                      |               12 |             36 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                           |                                                                                                                                                                                                      |                7 |             37 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                            |                                                                                                                                                                                                      |                7 |             37 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                           |                                                                                                                                                                                                      |                7 |             37 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                    |                                                                                                                                                                                                      |                8 |             37 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                     |                                                                                                                                                                                                      |                7 |             37 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                    |                                                                                                                                                                                                      |                9 |             37 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                  |                                                                                                                                                                                                      |                9 |             37 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/E[0]                                                                |                                                                                                                                                                                                      |               13 |             37 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                          |                                                                                                                                                                                                      |                7 |             37 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/i___4_n_0                                                           |                                                                                                                                                                                                      |                9 |             37 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/E[0]                                                                |                                                                                                                                                                                                      |               12 |             37 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/m_vector_i                                                          |                                                                                                                                                                                                      |                9 |             37 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/i___4_n_0                                                           |                                                                                                                                                                                                      |                7 |             37 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_payld_reg                                                                                            |                                                                                                                                                                                                      |               32 |             37 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i                                                          |                                                                                                                                                                                                      |                9 |             37 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                |                                                                                                                                                                                                      |               11 |             38 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                              |                                                                                                                                                                                                      |               12 |             39 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                                      |                5 |             40 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                                      |                5 |             40 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                    | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                8 |             41 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |               10 |             42 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |               10 |             43 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                9 |             47 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                           |                                                                                                                                                                                                      |               12 |             47 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                     | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                8 |             47 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                          |                                                                                                                                                                                                      |               15 |             47 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |               10 |             47 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                                      |                6 |             48 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                                      |                6 |             48 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                                      |                6 |             48 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                         |                                                                                                                                                                                                      |               11 |             52 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                       |                                                                                                                                                                                                      |               13 |             52 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                         |                                                                                                                                                                                                      |               11 |             52 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                       |                                                                                                                                                                                                      |                9 |             52 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |               27 |             54 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                      |                7 |             56 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                      |                7 |             56 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                      |                7 |             56 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                      |                7 |             56 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                      |                7 |             56 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                      |                7 |             56 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |               44 |             81 |
|  sys_clk_IBUF_BUFG                                          |                                                                                                                                                                                                                | design_ps_pl_i/PID_0/U0/clear                                                                                                                                                                        |               26 |            100 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_ps_pl_i/PS_BRAM/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                               |               25 |            115 |
|  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                |                                                                                                                                                                                                      |              180 |            484 |
+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


