

================================================================
== Vitis HLS Report for 'hid_cal'
================================================================
* Date:           Fri Jun  3 08:30:02 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        yan
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.181 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%L_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %L"   --->   Operation 2 'read' 'L_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%flame96_read = read i96 @_ssdm_op_Read.ap_auto.i96, i96 %flame96"   --->   Operation 3 'read' 'flame96_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_3)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %flame96_read, i32 73"   --->   Operation 4 'bitselect' 'tmp_9' <Predicate = (icmp_ln65_5 & or_ln65 & or_ln65_3)> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %flame96_read, i32 11"   --->   Operation 5 'bitselect' 'tmp_10' <Predicate = (or_ln65_3)> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %flame96_read, i32 55"   --->   Operation 6 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %flame96_read, i32 39"   --->   Operation 7 'bitselect' 'tmp_12' <Predicate = (or_ln65_3)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %flame96_read, i32 81"   --->   Operation 8 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_3)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %flame96_read, i32 42"   --->   Operation 9 'bitselect' 'tmp_14' <Predicate = (icmp_ln65_5 & or_ln65 & or_ln65_3)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_3)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %flame96_read, i32 27"   --->   Operation 10 'bitselect' 'tmp_15' <Predicate = (icmp_ln65_5 & or_ln65 & or_ln65_3)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %flame96_read, i32 38"   --->   Operation 11 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_3)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %flame96_read, i32 72"   --->   Operation 12 'bitselect' 'tmp_17' <Predicate = (icmp_ln65_5 & or_ln65 & or_ln65_3)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %flame96_read, i32 20"   --->   Operation 13 'bitselect' 'tmp_18' <Predicate = (icmp_ln65_5 & or_ln65 & or_ln65_3)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %flame96_read, i32 47"   --->   Operation 14 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_3)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i96.i32.i32, i96 %flame96_read, i32 81, i32 80"   --->   Operation 15 'partselect' 'tmp' <Predicate = (icmp_ln65_5 & or_ln65 & or_ln65_3)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_3)   --->   "%p_Result_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i1.i1.i1.i1.i2.i1.i1.i1.i1.i1.i1.i1, i19 0, i1 %tmp_9, i1 %tmp_10, i1 %tmp_11, i1 %tmp_12, i2 %tmp, i1 %tmp_14, i1 %tmp_15, i1 %tmp_16, i1 %tmp_17, i1 %tmp_18, i1 %tmp_19, i1 %tmp_18"   --->   Operation 16 'bitconcatenate' 'p_Result_s' <Predicate = (icmp_ln65_5 & or_ln65 & or_ln65_3)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %flame96_read, i32 66"   --->   Operation 17 'bitselect' 'tmp_20' <Predicate = (or_ln65_3)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_3)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %flame96_read, i32 28"   --->   Operation 18 'bitselect' 'tmp_21' <Predicate = (!icmp_ln65_5 & or_ln65 & or_ln65_3)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %flame96_read, i32 40"   --->   Operation 19 'bitselect' 'tmp_22' <Predicate = (or_ln65_3)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_3)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %flame96_read, i32 70"   --->   Operation 20 'bitselect' 'tmp_23' <Predicate = (!icmp_ln65_5 & or_ln65 & or_ln65_3)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %flame96_read, i32 26"   --->   Operation 21 'bitselect' 'tmp_24' <Predicate = (or_ln65_3)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_3)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %flame96_read, i32 71"   --->   Operation 22 'bitselect' 'tmp_25' <Predicate = (!icmp_ln65_5 & or_ln65 & or_ln65_3)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %flame96_read, i32 14"   --->   Operation 23 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_3)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %flame96_read, i32 25"   --->   Operation 24 'bitselect' 'tmp_27' <Predicate = (!icmp_ln65_5 & or_ln65 & or_ln65_3)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_3)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %flame96_read, i32 46"   --->   Operation 25 'bitselect' 'tmp_28' <Predicate = (!icmp_ln65_5 & or_ln65 & or_ln65_3)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_3)   --->   "%tmp_7 = partselect i2 @_ssdm_op_PartSelect.i2.i96.i32.i32, i96 %flame96_read, i32 93, i32 92"   --->   Operation 26 'partselect' 'tmp_7' <Predicate = (!icmp_ln65_5 & or_ln65 & or_ln65_3)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_3)   --->   "%p_Result_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i1.i1.i1.i1.i2.i1.i1.i1.i1.i1.i1.i1, i19 0, i1 %tmp_20, i1 %tmp_21, i1 %tmp_22, i1 %tmp_13, i2 %tmp_7, i1 %tmp_23, i1 %tmp_24, i1 %tmp_25, i1 %tmp_26, i1 %tmp_19, i1 %tmp_27, i1 %tmp_28"   --->   Operation 27 'bitconcatenate' 'p_Result_1' <Predicate = (!icmp_ln65_5 & or_ln65 & or_ln65_3)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %flame96_read, i32 84"   --->   Operation 28 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_1)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %flame96_read, i32 24"   --->   Operation 29 'bitselect' 'tmp_30' <Predicate = (icmp_ln65_3 & !or_ln65 & or_ln65_3)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %flame96_read, i32 53"   --->   Operation 30 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %flame96_read, i32 10"   --->   Operation 31 'bitselect' 'tmp_32' <Predicate = (icmp_ln65_3 & !or_ln65 & or_ln65_3)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %flame96_read, i32 43"   --->   Operation 32 'bitselect' 'tmp_33' <Predicate = (!or_ln65 & or_ln65_3)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_1)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %flame96_read, i32 34"   --->   Operation 33 'bitselect' 'tmp_34' <Predicate = (icmp_ln65_3 & !or_ln65 & or_ln65_3)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_1)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %flame96_read, i32 89"   --->   Operation 34 'bitselect' 'tmp_35' <Predicate = (icmp_ln65_3 & !or_ln65 & or_ln65_3)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_1)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %flame96_read, i32 95"   --->   Operation 35 'bitselect' 'tmp_36' <Predicate = (icmp_ln65_3 & !or_ln65 & or_ln65_3)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_1)   --->   "%p_Result_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i19 0, i1 %tmp_29, i1 %tmp_30, i1 %tmp_31, i1 %tmp_32, i1 %tmp_13, i1 %tmp_32, i1 %tmp_33, i1 %tmp_12, i1 %tmp_34, i1 %tmp_35, i1 %tmp_24, i1 %tmp_29, i1 %tmp_36"   --->   Operation 36 'bitconcatenate' 'p_Result_2' <Predicate = (icmp_ln65_3 & !or_ln65 & or_ln65_3)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %flame96_read, i32 69"   --->   Operation 37 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_1)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %flame96_read, i32 60"   --->   Operation 38 'bitselect' 'tmp_38' <Predicate = (!icmp_ln65_3 & !or_ln65 & or_ln65_3)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_1)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %flame96_read, i32 32"   --->   Operation 39 'bitselect' 'tmp_39' <Predicate = (!icmp_ln65_3 & !or_ln65 & or_ln65_3)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_1)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %flame96_read, i32 16"   --->   Operation 40 'bitselect' 'tmp_40' <Predicate = (!icmp_ln65_3 & !or_ln65 & or_ln65_3)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_1)   --->   "%trunc_ln849 = trunc i96 %flame96_read"   --->   Operation 41 'trunc' 'trunc_ln849' <Predicate = (!icmp_ln65_3 & !or_ln65 & or_ln65_3)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %flame96_read, i32 74"   --->   Operation 42 'bitselect' 'tmp_41' <Predicate = (!icmp_ln65_3 & !or_ln65 & or_ln65_3)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_1)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %flame96_read, i32 22"   --->   Operation 43 'bitselect' 'tmp_42' <Predicate = (!icmp_ln65_3 & !or_ln65 & or_ln65_3)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_1)   --->   "%p_Result_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i19 0, i1 %tmp_37, i1 %tmp_38, i1 %tmp_33, i1 %tmp_39, i1 %tmp_22, i1 %tmp_40, i1 %tmp_10, i1 %tmp_20, i1 %trunc_ln849, i1 %tmp_16, i1 %tmp_41, i1 %tmp_41, i1 %tmp_42"   --->   Operation 44 'bitconcatenate' 'p_Result_3' <Predicate = (!icmp_ln65_3 & !or_ln65 & or_ln65_3)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %flame96_read, i32 77"   --->   Operation 45 'bitselect' 'tmp_43' <Predicate = (or_ln65_2 & !or_ln65_3)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_4)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %flame96_read, i32 8"   --->   Operation 46 'bitselect' 'tmp_44' <Predicate = (icmp_ln65_1 & or_ln65_2 & !or_ln65_3)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_4)   --->   "%tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %flame96_read, i32 63"   --->   Operation 47 'bitselect' 'tmp_45' <Predicate = (icmp_ln65_1 & or_ln65_2 & !or_ln65_3)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %flame96_read, i32 75"   --->   Operation 48 'bitselect' 'tmp_46' <Predicate = (icmp_ln65_1 & or_ln65_2 & !or_ln65_3)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_4)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %flame96_read, i32 2"   --->   Operation 49 'bitselect' 'tmp_47' <Predicate = (icmp_ln65_1 & or_ln65_2 & !or_ln65_3)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_4)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %flame96_read, i32 21"   --->   Operation 50 'bitselect' 'tmp_48' <Predicate = (icmp_ln65_1 & or_ln65_2 & !or_ln65_3)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_4)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %flame96_read, i32 54"   --->   Operation 51 'bitselect' 'tmp_49' <Predicate = (icmp_ln65_1 & or_ln65_2 & !or_ln65_3)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_4)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %flame96_read, i32 9"   --->   Operation 52 'bitselect' 'tmp_50' <Predicate = (icmp_ln65_1 & or_ln65_2 & !or_ln65_3)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_4)   --->   "%p_Result_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i19 0, i1 %tmp_43, i1 %tmp_44, i1 %tmp_45, i1 %tmp_46, i1 %tmp_47, i1 %tmp_48, i1 %tmp_19, i1 %tmp_13, i1 %tmp_49, i1 %tmp_50, i1 %tmp_31, i1 %tmp_37, i1 %tmp_46"   --->   Operation 53 'bitconcatenate' 'p_Result_4' <Predicate = (icmp_ln65_1 & or_ln65_2 & !or_ln65_3)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_4)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %flame96_read, i32 57"   --->   Operation 54 'bitselect' 'tmp_51' <Predicate = (!icmp_ln65_1 & or_ln65_2 & !or_ln65_3)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_4)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %flame96_read, i32 48"   --->   Operation 55 'bitselect' 'tmp_52' <Predicate = (!icmp_ln65_1 & or_ln65_2 & !or_ln65_3)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_4)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %flame96_read, i32 6"   --->   Operation 56 'bitselect' 'tmp_53' <Predicate = (!icmp_ln65_1 & or_ln65_2 & !or_ln65_3)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_4)   --->   "%tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %flame96_read, i32 23"   --->   Operation 57 'bitselect' 'tmp_54' <Predicate = (!icmp_ln65_1 & or_ln65_2 & !or_ln65_3)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_4)   --->   "%tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %flame96_read, i32 5"   --->   Operation 58 'bitselect' 'tmp_55' <Predicate = (!icmp_ln65_1 & or_ln65_2 & !or_ln65_3)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_4)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %flame96_read, i32 86"   --->   Operation 59 'bitselect' 'tmp_56' <Predicate = (!icmp_ln65_1 & or_ln65_2 & !or_ln65_3)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_4)   --->   "%tmp_8 = partselect i2 @_ssdm_op_PartSelect.i2.i96.i32.i32, i96 %flame96_read, i32 66, i32 65"   --->   Operation 60 'partselect' 'tmp_8' <Predicate = (!icmp_ln65_1 & or_ln65_2 & !or_ln65_3)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_4)   --->   "%p_Result_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i2, i19 0, i1 %tmp_51, i1 %tmp_29, i1 %tmp_52, i1 %tmp_26, i1 %tmp_53, i1 %tmp_16, i1 %tmp_54, i1 %tmp_11, i1 %tmp_55, i1 %tmp_43, i1 %tmp_56, i2 %tmp_8"   --->   Operation 61 'bitconcatenate' 'p_Result_5' <Predicate = (!icmp_ln65_1 & or_ln65_2 & !or_ln65_3)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.49ns)   --->   "%icmp_ln65 = icmp_eq  i3 %L_read, i3 5" [../src/table_serch.cpp:65]   --->   Operation 62 'icmp' 'icmp_ln65' <Predicate = (!or_ln65_3)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.49ns)   --->   "%icmp_ln65_1 = icmp_eq  i3 %L_read, i3 4" [../src/table_serch.cpp:65]   --->   Operation 63 'icmp' 'icmp_ln65_1' <Predicate = (!or_ln65_3)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.49ns)   --->   "%icmp_ln65_2 = icmp_eq  i3 %L_read, i3 3" [../src/table_serch.cpp:65]   --->   Operation 64 'icmp' 'icmp_ln65_2' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.49ns)   --->   "%icmp_ln65_3 = icmp_eq  i3 %L_read, i3 2" [../src/table_serch.cpp:65]   --->   Operation 65 'icmp' 'icmp_ln65_3' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.49ns)   --->   "%icmp_ln65_4 = icmp_eq  i3 %L_read, i3 1" [../src/table_serch.cpp:65]   --->   Operation 66 'icmp' 'icmp_ln65_4' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.49ns)   --->   "%icmp_ln65_5 = icmp_eq  i3 %L_read, i3 0" [../src/table_serch.cpp:65]   --->   Operation 67 'icmp' 'icmp_ln65_5' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_3)   --->   "%select_ln65 = select i1 %icmp_ln65_5, i32 %p_Result_s, i32 %p_Result_1" [../src/table_serch.cpp:65]   --->   Operation 68 'select' 'select_ln65' <Predicate = (or_ln65 & or_ln65_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.12ns)   --->   "%or_ln65 = or i1 %icmp_ln65_5, i1 %icmp_ln65_4" [../src/table_serch.cpp:65]   --->   Operation 69 'or' 'or_ln65' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln65_1 = select i1 %icmp_ln65_3, i32 %p_Result_2, i32 %p_Result_3" [../src/table_serch.cpp:65]   --->   Operation 70 'select' 'select_ln65_1' <Predicate = (!or_ln65 & or_ln65_3)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_5)   --->   "%or_ln65_1 = or i1 %icmp_ln65_3, i1 %icmp_ln65_2" [../src/table_serch.cpp:65]   --->   Operation 71 'or' 'or_ln65_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_4)   --->   "%select_ln65_2 = select i1 %icmp_ln65_1, i32 %p_Result_4, i32 %p_Result_5" [../src/table_serch.cpp:65]   --->   Operation 72 'select' 'select_ln65_2' <Predicate = (or_ln65_2 & !or_ln65_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_4)   --->   "%or_ln65_2 = or i1 %icmp_ln65_1, i1 %icmp_ln65" [../src/table_serch.cpp:65]   --->   Operation 73 'or' 'or_ln65_2' <Predicate = (!or_ln65_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln65_3 = select i1 %or_ln65, i32 %select_ln65, i32 %select_ln65_1" [../src/table_serch.cpp:65]   --->   Operation 74 'select' 'select_ln65_3' <Predicate = (or_ln65_3)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_5)   --->   "%or_ln65_3 = or i1 %or_ln65, i1 %or_ln65_1" [../src/table_serch.cpp:65]   --->   Operation 75 'or' 'or_ln65_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln65_4 = select i1 %or_ln65_2, i32 %select_ln65_2, i32 0" [../src/table_serch.cpp:65]   --->   Operation 76 'select' 'select_ln65_4' <Predicate = (!or_ln65_3)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln65_5 = select i1 %or_ln65_3, i32 %select_ln65_3, i32 %select_ln65_4" [../src/table_serch.cpp:65]   --->   Operation 77 'select' 'select_ln65_5' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln162 = ret i32 %select_ln65_5" [../src/table_serch.cpp:162]   --->   Operation 78 'ret' 'ret_ln162' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.18ns
The critical path consists of the following:
	wire read on port 'L' [3]  (0 ns)
	'icmp' operation ('icmp_ln65_3', ../src/table_serch.cpp:65) [66]  (0.5 ns)
	'select' operation ('select_ln65_1', ../src/table_serch.cpp:65) [71]  (0.227 ns)
	'select' operation ('select_ln65_3', ../src/table_serch.cpp:65) [75]  (0.227 ns)
	'select' operation ('this.V', ../src/table_serch.cpp:65) [78]  (0.227 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
