
001FreeRTOSTasks.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006094  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000018c  08006224  08006224  00016224  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080063b0  080063b0  00020080  2**0
                  CONTENTS
  4 .ARM          00000008  080063b0  080063b0  000163b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080063b8  080063b8  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080063b8  080063b8  000163b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080063bc  080063bc  000163bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  080063c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00014430  20000080  08006440  00020080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200144b0  08006440  000244b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001668c  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002df7  00000000  00000000  0003673c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001128  00000000  00000000  00039538  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000fc0  00000000  00000000  0003a660  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000236b6  00000000  00000000  0003b620  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013521  00000000  00000000  0005ecd6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d6578  00000000  00000000  000721f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0014876f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b0c  00000000  00000000  001487c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000080 	.word	0x20000080
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800620c 	.word	0x0800620c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000084 	.word	0x20000084
 80001cc:	0800620c 	.word	0x0800620c

080001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001d0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001d2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001d6:	f8df 0088 	ldr.w	r0, [pc, #136]	; 8000260 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001da:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001de:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 80001e2:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 80001e4:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 80001e6:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 80001e8:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 80001ea:	d332      	bcc.n	8000252 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 80001ec:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 80001ee:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 80001f0:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 80001f2:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 80001f4:	d314      	bcc.n	8000220 <_CheckCase2>

080001f6 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 80001f6:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 80001f8:	19d0      	adds	r0, r2, r7
 80001fa:	bf00      	nop

080001fc <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 80001fc:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000200:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000204:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000206:	d005      	beq.n	8000214 <_CSDone>
        LDRB     R3,[R1], #+1
 8000208:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800020c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000210:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000212:	d1f3      	bne.n	80001fc <_LoopCopyStraight>

08000214 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000214:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000218:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800021a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800021c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800021e:	4770      	bx	lr

08000220 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000220:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000222:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000224:	d319      	bcc.n	800025a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000226:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000228:	1b12      	subs	r2, r2, r4

0800022a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800022a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800022e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000232:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000234:	d1f9      	bne.n	800022a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000236:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000238:	d005      	beq.n	8000246 <_No2ChunkNeeded>

0800023a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800023a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800023e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000242:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000244:	d1f9      	bne.n	800023a <_LoopCopyAfterWrapAround>

08000246 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000246:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800024a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800024c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800024e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000250:	4770      	bx	lr

08000252 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000252:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000254:	3801      	subs	r0, #1
        CMP      R0,R2
 8000256:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000258:	d2cd      	bcs.n	80001f6 <_Case4>

0800025a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800025a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800025e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000260:	200143f8 	.word	0x200143f8
	...

08000270 <memchr>:
 8000270:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000274:	2a10      	cmp	r2, #16
 8000276:	db2b      	blt.n	80002d0 <memchr+0x60>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	d008      	beq.n	8000290 <memchr+0x20>
 800027e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000282:	3a01      	subs	r2, #1
 8000284:	428b      	cmp	r3, r1
 8000286:	d02d      	beq.n	80002e4 <memchr+0x74>
 8000288:	f010 0f07 	tst.w	r0, #7
 800028c:	b342      	cbz	r2, 80002e0 <memchr+0x70>
 800028e:	d1f6      	bne.n	800027e <memchr+0xe>
 8000290:	b4f0      	push	{r4, r5, r6, r7}
 8000292:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000296:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800029a:	f022 0407 	bic.w	r4, r2, #7
 800029e:	f07f 0700 	mvns.w	r7, #0
 80002a2:	2300      	movs	r3, #0
 80002a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002a8:	3c08      	subs	r4, #8
 80002aa:	ea85 0501 	eor.w	r5, r5, r1
 80002ae:	ea86 0601 	eor.w	r6, r6, r1
 80002b2:	fa85 f547 	uadd8	r5, r5, r7
 80002b6:	faa3 f587 	sel	r5, r3, r7
 80002ba:	fa86 f647 	uadd8	r6, r6, r7
 80002be:	faa5 f687 	sel	r6, r5, r7
 80002c2:	b98e      	cbnz	r6, 80002e8 <memchr+0x78>
 80002c4:	d1ee      	bne.n	80002a4 <memchr+0x34>
 80002c6:	bcf0      	pop	{r4, r5, r6, r7}
 80002c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002cc:	f002 0207 	and.w	r2, r2, #7
 80002d0:	b132      	cbz	r2, 80002e0 <memchr+0x70>
 80002d2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002d6:	3a01      	subs	r2, #1
 80002d8:	ea83 0301 	eor.w	r3, r3, r1
 80002dc:	b113      	cbz	r3, 80002e4 <memchr+0x74>
 80002de:	d1f8      	bne.n	80002d2 <memchr+0x62>
 80002e0:	2000      	movs	r0, #0
 80002e2:	4770      	bx	lr
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr
 80002e8:	2d00      	cmp	r5, #0
 80002ea:	bf06      	itte	eq
 80002ec:	4635      	moveq	r5, r6
 80002ee:	3803      	subeq	r0, #3
 80002f0:	3807      	subne	r0, #7
 80002f2:	f015 0f01 	tst.w	r5, #1
 80002f6:	d107      	bne.n	8000308 <memchr+0x98>
 80002f8:	3001      	adds	r0, #1
 80002fa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002fe:	bf02      	ittt	eq
 8000300:	3001      	addeq	r0, #1
 8000302:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000306:	3001      	addeq	r0, #1
 8000308:	bcf0      	pop	{r4, r5, r6, r7}
 800030a:	3801      	subs	r0, #1
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000320:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000324:	f000 b96e 	b.w	8000604 <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9d08      	ldr	r5, [sp, #32]
 8000346:	4604      	mov	r4, r0
 8000348:	468c      	mov	ip, r1
 800034a:	2b00      	cmp	r3, #0
 800034c:	f040 8083 	bne.w	8000456 <__udivmoddi4+0x116>
 8000350:	428a      	cmp	r2, r1
 8000352:	4617      	mov	r7, r2
 8000354:	d947      	bls.n	80003e6 <__udivmoddi4+0xa6>
 8000356:	fab2 f282 	clz	r2, r2
 800035a:	b142      	cbz	r2, 800036e <__udivmoddi4+0x2e>
 800035c:	f1c2 0020 	rsb	r0, r2, #32
 8000360:	fa24 f000 	lsr.w	r0, r4, r0
 8000364:	4091      	lsls	r1, r2
 8000366:	4097      	lsls	r7, r2
 8000368:	ea40 0c01 	orr.w	ip, r0, r1
 800036c:	4094      	lsls	r4, r2
 800036e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000372:	0c23      	lsrs	r3, r4, #16
 8000374:	fbbc f6f8 	udiv	r6, ip, r8
 8000378:	fa1f fe87 	uxth.w	lr, r7
 800037c:	fb08 c116 	mls	r1, r8, r6, ip
 8000380:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000384:	fb06 f10e 	mul.w	r1, r6, lr
 8000388:	4299      	cmp	r1, r3
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x60>
 800038c:	18fb      	adds	r3, r7, r3
 800038e:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000392:	f080 8119 	bcs.w	80005c8 <__udivmoddi4+0x288>
 8000396:	4299      	cmp	r1, r3
 8000398:	f240 8116 	bls.w	80005c8 <__udivmoddi4+0x288>
 800039c:	3e02      	subs	r6, #2
 800039e:	443b      	add	r3, r7
 80003a0:	1a5b      	subs	r3, r3, r1
 80003a2:	b2a4      	uxth	r4, r4
 80003a4:	fbb3 f0f8 	udiv	r0, r3, r8
 80003a8:	fb08 3310 	mls	r3, r8, r0, r3
 80003ac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80003b0:	fb00 fe0e 	mul.w	lr, r0, lr
 80003b4:	45a6      	cmp	lr, r4
 80003b6:	d909      	bls.n	80003cc <__udivmoddi4+0x8c>
 80003b8:	193c      	adds	r4, r7, r4
 80003ba:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003be:	f080 8105 	bcs.w	80005cc <__udivmoddi4+0x28c>
 80003c2:	45a6      	cmp	lr, r4
 80003c4:	f240 8102 	bls.w	80005cc <__udivmoddi4+0x28c>
 80003c8:	3802      	subs	r0, #2
 80003ca:	443c      	add	r4, r7
 80003cc:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003d0:	eba4 040e 	sub.w	r4, r4, lr
 80003d4:	2600      	movs	r6, #0
 80003d6:	b11d      	cbz	r5, 80003e0 <__udivmoddi4+0xa0>
 80003d8:	40d4      	lsrs	r4, r2
 80003da:	2300      	movs	r3, #0
 80003dc:	e9c5 4300 	strd	r4, r3, [r5]
 80003e0:	4631      	mov	r1, r6
 80003e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e6:	b902      	cbnz	r2, 80003ea <__udivmoddi4+0xaa>
 80003e8:	deff      	udf	#255	; 0xff
 80003ea:	fab2 f282 	clz	r2, r2
 80003ee:	2a00      	cmp	r2, #0
 80003f0:	d150      	bne.n	8000494 <__udivmoddi4+0x154>
 80003f2:	1bcb      	subs	r3, r1, r7
 80003f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f8:	fa1f f887 	uxth.w	r8, r7
 80003fc:	2601      	movs	r6, #1
 80003fe:	fbb3 fcfe 	udiv	ip, r3, lr
 8000402:	0c21      	lsrs	r1, r4, #16
 8000404:	fb0e 331c 	mls	r3, lr, ip, r3
 8000408:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800040c:	fb08 f30c 	mul.w	r3, r8, ip
 8000410:	428b      	cmp	r3, r1
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0xe4>
 8000414:	1879      	adds	r1, r7, r1
 8000416:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0xe2>
 800041c:	428b      	cmp	r3, r1
 800041e:	f200 80e9 	bhi.w	80005f4 <__udivmoddi4+0x2b4>
 8000422:	4684      	mov	ip, r0
 8000424:	1ac9      	subs	r1, r1, r3
 8000426:	b2a3      	uxth	r3, r4
 8000428:	fbb1 f0fe 	udiv	r0, r1, lr
 800042c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000430:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000434:	fb08 f800 	mul.w	r8, r8, r0
 8000438:	45a0      	cmp	r8, r4
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x10c>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x10a>
 8000444:	45a0      	cmp	r8, r4
 8000446:	f200 80d9 	bhi.w	80005fc <__udivmoddi4+0x2bc>
 800044a:	4618      	mov	r0, r3
 800044c:	eba4 0408 	sub.w	r4, r4, r8
 8000450:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000454:	e7bf      	b.n	80003d6 <__udivmoddi4+0x96>
 8000456:	428b      	cmp	r3, r1
 8000458:	d909      	bls.n	800046e <__udivmoddi4+0x12e>
 800045a:	2d00      	cmp	r5, #0
 800045c:	f000 80b1 	beq.w	80005c2 <__udivmoddi4+0x282>
 8000460:	2600      	movs	r6, #0
 8000462:	e9c5 0100 	strd	r0, r1, [r5]
 8000466:	4630      	mov	r0, r6
 8000468:	4631      	mov	r1, r6
 800046a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800046e:	fab3 f683 	clz	r6, r3
 8000472:	2e00      	cmp	r6, #0
 8000474:	d14a      	bne.n	800050c <__udivmoddi4+0x1cc>
 8000476:	428b      	cmp	r3, r1
 8000478:	d302      	bcc.n	8000480 <__udivmoddi4+0x140>
 800047a:	4282      	cmp	r2, r0
 800047c:	f200 80b8 	bhi.w	80005f0 <__udivmoddi4+0x2b0>
 8000480:	1a84      	subs	r4, r0, r2
 8000482:	eb61 0103 	sbc.w	r1, r1, r3
 8000486:	2001      	movs	r0, #1
 8000488:	468c      	mov	ip, r1
 800048a:	2d00      	cmp	r5, #0
 800048c:	d0a8      	beq.n	80003e0 <__udivmoddi4+0xa0>
 800048e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000492:	e7a5      	b.n	80003e0 <__udivmoddi4+0xa0>
 8000494:	f1c2 0320 	rsb	r3, r2, #32
 8000498:	fa20 f603 	lsr.w	r6, r0, r3
 800049c:	4097      	lsls	r7, r2
 800049e:	fa01 f002 	lsl.w	r0, r1, r2
 80004a2:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a6:	40d9      	lsrs	r1, r3
 80004a8:	4330      	orrs	r0, r6
 80004aa:	0c03      	lsrs	r3, r0, #16
 80004ac:	fbb1 f6fe 	udiv	r6, r1, lr
 80004b0:	fa1f f887 	uxth.w	r8, r7
 80004b4:	fb0e 1116 	mls	r1, lr, r6, r1
 80004b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004bc:	fb06 f108 	mul.w	r1, r6, r8
 80004c0:	4299      	cmp	r1, r3
 80004c2:	fa04 f402 	lsl.w	r4, r4, r2
 80004c6:	d909      	bls.n	80004dc <__udivmoddi4+0x19c>
 80004c8:	18fb      	adds	r3, r7, r3
 80004ca:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 80004ce:	f080 808d 	bcs.w	80005ec <__udivmoddi4+0x2ac>
 80004d2:	4299      	cmp	r1, r3
 80004d4:	f240 808a 	bls.w	80005ec <__udivmoddi4+0x2ac>
 80004d8:	3e02      	subs	r6, #2
 80004da:	443b      	add	r3, r7
 80004dc:	1a5b      	subs	r3, r3, r1
 80004de:	b281      	uxth	r1, r0
 80004e0:	fbb3 f0fe 	udiv	r0, r3, lr
 80004e4:	fb0e 3310 	mls	r3, lr, r0, r3
 80004e8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ec:	fb00 f308 	mul.w	r3, r0, r8
 80004f0:	428b      	cmp	r3, r1
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x1c4>
 80004f4:	1879      	adds	r1, r7, r1
 80004f6:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80004fa:	d273      	bcs.n	80005e4 <__udivmoddi4+0x2a4>
 80004fc:	428b      	cmp	r3, r1
 80004fe:	d971      	bls.n	80005e4 <__udivmoddi4+0x2a4>
 8000500:	3802      	subs	r0, #2
 8000502:	4439      	add	r1, r7
 8000504:	1acb      	subs	r3, r1, r3
 8000506:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800050a:	e778      	b.n	80003fe <__udivmoddi4+0xbe>
 800050c:	f1c6 0c20 	rsb	ip, r6, #32
 8000510:	fa03 f406 	lsl.w	r4, r3, r6
 8000514:	fa22 f30c 	lsr.w	r3, r2, ip
 8000518:	431c      	orrs	r4, r3
 800051a:	fa20 f70c 	lsr.w	r7, r0, ip
 800051e:	fa01 f306 	lsl.w	r3, r1, r6
 8000522:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000526:	fa21 f10c 	lsr.w	r1, r1, ip
 800052a:	431f      	orrs	r7, r3
 800052c:	0c3b      	lsrs	r3, r7, #16
 800052e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000532:	fa1f f884 	uxth.w	r8, r4
 8000536:	fb0e 1119 	mls	r1, lr, r9, r1
 800053a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800053e:	fb09 fa08 	mul.w	sl, r9, r8
 8000542:	458a      	cmp	sl, r1
 8000544:	fa02 f206 	lsl.w	r2, r2, r6
 8000548:	fa00 f306 	lsl.w	r3, r0, r6
 800054c:	d908      	bls.n	8000560 <__udivmoddi4+0x220>
 800054e:	1861      	adds	r1, r4, r1
 8000550:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000554:	d248      	bcs.n	80005e8 <__udivmoddi4+0x2a8>
 8000556:	458a      	cmp	sl, r1
 8000558:	d946      	bls.n	80005e8 <__udivmoddi4+0x2a8>
 800055a:	f1a9 0902 	sub.w	r9, r9, #2
 800055e:	4421      	add	r1, r4
 8000560:	eba1 010a 	sub.w	r1, r1, sl
 8000564:	b2bf      	uxth	r7, r7
 8000566:	fbb1 f0fe 	udiv	r0, r1, lr
 800056a:	fb0e 1110 	mls	r1, lr, r0, r1
 800056e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000572:	fb00 f808 	mul.w	r8, r0, r8
 8000576:	45b8      	cmp	r8, r7
 8000578:	d907      	bls.n	800058a <__udivmoddi4+0x24a>
 800057a:	19e7      	adds	r7, r4, r7
 800057c:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000580:	d22e      	bcs.n	80005e0 <__udivmoddi4+0x2a0>
 8000582:	45b8      	cmp	r8, r7
 8000584:	d92c      	bls.n	80005e0 <__udivmoddi4+0x2a0>
 8000586:	3802      	subs	r0, #2
 8000588:	4427      	add	r7, r4
 800058a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800058e:	eba7 0708 	sub.w	r7, r7, r8
 8000592:	fba0 8902 	umull	r8, r9, r0, r2
 8000596:	454f      	cmp	r7, r9
 8000598:	46c6      	mov	lr, r8
 800059a:	4649      	mov	r1, r9
 800059c:	d31a      	bcc.n	80005d4 <__udivmoddi4+0x294>
 800059e:	d017      	beq.n	80005d0 <__udivmoddi4+0x290>
 80005a0:	b15d      	cbz	r5, 80005ba <__udivmoddi4+0x27a>
 80005a2:	ebb3 020e 	subs.w	r2, r3, lr
 80005a6:	eb67 0701 	sbc.w	r7, r7, r1
 80005aa:	fa07 fc0c 	lsl.w	ip, r7, ip
 80005ae:	40f2      	lsrs	r2, r6
 80005b0:	ea4c 0202 	orr.w	r2, ip, r2
 80005b4:	40f7      	lsrs	r7, r6
 80005b6:	e9c5 2700 	strd	r2, r7, [r5]
 80005ba:	2600      	movs	r6, #0
 80005bc:	4631      	mov	r1, r6
 80005be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005c2:	462e      	mov	r6, r5
 80005c4:	4628      	mov	r0, r5
 80005c6:	e70b      	b.n	80003e0 <__udivmoddi4+0xa0>
 80005c8:	4606      	mov	r6, r0
 80005ca:	e6e9      	b.n	80003a0 <__udivmoddi4+0x60>
 80005cc:	4618      	mov	r0, r3
 80005ce:	e6fd      	b.n	80003cc <__udivmoddi4+0x8c>
 80005d0:	4543      	cmp	r3, r8
 80005d2:	d2e5      	bcs.n	80005a0 <__udivmoddi4+0x260>
 80005d4:	ebb8 0e02 	subs.w	lr, r8, r2
 80005d8:	eb69 0104 	sbc.w	r1, r9, r4
 80005dc:	3801      	subs	r0, #1
 80005de:	e7df      	b.n	80005a0 <__udivmoddi4+0x260>
 80005e0:	4608      	mov	r0, r1
 80005e2:	e7d2      	b.n	800058a <__udivmoddi4+0x24a>
 80005e4:	4660      	mov	r0, ip
 80005e6:	e78d      	b.n	8000504 <__udivmoddi4+0x1c4>
 80005e8:	4681      	mov	r9, r0
 80005ea:	e7b9      	b.n	8000560 <__udivmoddi4+0x220>
 80005ec:	4666      	mov	r6, ip
 80005ee:	e775      	b.n	80004dc <__udivmoddi4+0x19c>
 80005f0:	4630      	mov	r0, r6
 80005f2:	e74a      	b.n	800048a <__udivmoddi4+0x14a>
 80005f4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f8:	4439      	add	r1, r7
 80005fa:	e713      	b.n	8000424 <__udivmoddi4+0xe4>
 80005fc:	3802      	subs	r0, #2
 80005fe:	443c      	add	r4, r7
 8000600:	e724      	b.n	800044c <__udivmoddi4+0x10c>
 8000602:	bf00      	nop

08000604 <__aeabi_idiv0>:
 8000604:	4770      	bx	lr
 8000606:	bf00      	nop

08000608 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b088      	sub	sp, #32
 800060c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800060e:	f000 fb51 	bl	8000cb4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000612:	f000 f853 	bl	80006bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000616:	f000 f8bb 	bl	8000790 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  // Enable the CYCCNT counter (for SEGGER)
  DWT_CTRL |= (1 << 0);
 800061a:	4b20      	ldr	r3, [pc, #128]	; (800069c <main+0x94>)
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	4a1f      	ldr	r2, [pc, #124]	; (800069c <main+0x94>)
 8000620:	f043 0301 	orr.w	r3, r3, #1
 8000624:	6013      	str	r3, [r2, #0]

  // Config. uart based SEGGER communication
  SEGGER_UART_init(250000);
 8000626:	481e      	ldr	r0, [pc, #120]	; (80006a0 <main+0x98>)
 8000628:	f003 f8a2 	bl	8003770 <SEGGER_UART_init>

  // Starting the recording (for SEGGER)
  SEGGER_SYSVIEW_Conf();
 800062c:	f002 fed2 	bl	80033d4 <SEGGER_SYSVIEW_Conf>

  // Config. Task 1
  status = xTaskCreate(&task1_handler, "Task-1", 200, "Hello Word from Task-1", 2, &task1_handle);
 8000630:	f107 0308 	add.w	r3, r7, #8
 8000634:	9301      	str	r3, [sp, #4]
 8000636:	2302      	movs	r3, #2
 8000638:	9300      	str	r3, [sp, #0]
 800063a:	4b1a      	ldr	r3, [pc, #104]	; (80006a4 <main+0x9c>)
 800063c:	22c8      	movs	r2, #200	; 0xc8
 800063e:	491a      	ldr	r1, [pc, #104]	; (80006a8 <main+0xa0>)
 8000640:	481a      	ldr	r0, [pc, #104]	; (80006ac <main+0xa4>)
 8000642:	f001 fdcc 	bl	80021de <xTaskCreate>
 8000646:	6178      	str	r0, [r7, #20]
  configASSERT(status == pdPASS);  // Traps the code if the above function returns an unexpected status
 8000648:	697b      	ldr	r3, [r7, #20]
 800064a:	2b01      	cmp	r3, #1
 800064c:	d00a      	beq.n	8000664 <main+0x5c>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 800064e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000652:	f383 8811 	msr	BASEPRI, r3
 8000656:	f3bf 8f6f 	isb	sy
 800065a:	f3bf 8f4f 	dsb	sy
 800065e:	613b      	str	r3, [r7, #16]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8000660:	bf00      	nop
 8000662:	e7fe      	b.n	8000662 <main+0x5a>

  // Config. Task 2
  status = xTaskCreate(&task2_handler, "Task-2", 200, "Hello Word from Task-2", 2, &task2_handle);
 8000664:	1d3b      	adds	r3, r7, #4
 8000666:	9301      	str	r3, [sp, #4]
 8000668:	2302      	movs	r3, #2
 800066a:	9300      	str	r3, [sp, #0]
 800066c:	4b10      	ldr	r3, [pc, #64]	; (80006b0 <main+0xa8>)
 800066e:	22c8      	movs	r2, #200	; 0xc8
 8000670:	4910      	ldr	r1, [pc, #64]	; (80006b4 <main+0xac>)
 8000672:	4811      	ldr	r0, [pc, #68]	; (80006b8 <main+0xb0>)
 8000674:	f001 fdb3 	bl	80021de <xTaskCreate>
 8000678:	6178      	str	r0, [r7, #20]
  configASSERT(status == pdPASS);  // Traps the code if the above function returns an unexpected status
 800067a:	697b      	ldr	r3, [r7, #20]
 800067c:	2b01      	cmp	r3, #1
 800067e:	d00a      	beq.n	8000696 <main+0x8e>
        __asm volatile
 8000680:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000684:	f383 8811 	msr	BASEPRI, r3
 8000688:	f3bf 8f6f 	isb	sy
 800068c:	f3bf 8f4f 	dsb	sy
 8000690:	60fb      	str	r3, [r7, #12]
    }
 8000692:	bf00      	nop
 8000694:	e7fe      	b.n	8000694 <main+0x8c>

  // Start the freeRTOS scheduler
  vTaskStartScheduler();
 8000696:	f001 fef7 	bl	8002488 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800069a:	e7fe      	b.n	800069a <main+0x92>
 800069c:	e0001000 	.word	0xe0001000
 80006a0:	0003d090 	.word	0x0003d090
 80006a4:	08006224 	.word	0x08006224
 80006a8:	0800623c 	.word	0x0800623c
 80006ac:	08000a51 	.word	0x08000a51
 80006b0:	08006244 	.word	0x08006244
 80006b4:	0800625c 	.word	0x0800625c
 80006b8:	08000a8d 	.word	0x08000a8d

080006bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b094      	sub	sp, #80	; 0x50
 80006c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006c2:	f107 0320 	add.w	r3, r7, #32
 80006c6:	2230      	movs	r2, #48	; 0x30
 80006c8:	2100      	movs	r1, #0
 80006ca:	4618      	mov	r0, r3
 80006cc:	f005 f954 	bl	8005978 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006d0:	f107 030c 	add.w	r3, r7, #12
 80006d4:	2200      	movs	r2, #0
 80006d6:	601a      	str	r2, [r3, #0]
 80006d8:	605a      	str	r2, [r3, #4]
 80006da:	609a      	str	r2, [r3, #8]
 80006dc:	60da      	str	r2, [r3, #12]
 80006de:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006e0:	2300      	movs	r3, #0
 80006e2:	60bb      	str	r3, [r7, #8]
 80006e4:	4b28      	ldr	r3, [pc, #160]	; (8000788 <SystemClock_Config+0xcc>)
 80006e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006e8:	4a27      	ldr	r2, [pc, #156]	; (8000788 <SystemClock_Config+0xcc>)
 80006ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006ee:	6413      	str	r3, [r2, #64]	; 0x40
 80006f0:	4b25      	ldr	r3, [pc, #148]	; (8000788 <SystemClock_Config+0xcc>)
 80006f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006f8:	60bb      	str	r3, [r7, #8]
 80006fa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006fc:	2300      	movs	r3, #0
 80006fe:	607b      	str	r3, [r7, #4]
 8000700:	4b22      	ldr	r3, [pc, #136]	; (800078c <SystemClock_Config+0xd0>)
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	4a21      	ldr	r2, [pc, #132]	; (800078c <SystemClock_Config+0xd0>)
 8000706:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800070a:	6013      	str	r3, [r2, #0]
 800070c:	4b1f      	ldr	r3, [pc, #124]	; (800078c <SystemClock_Config+0xd0>)
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000714:	607b      	str	r3, [r7, #4]
 8000716:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000718:	2302      	movs	r3, #2
 800071a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800071c:	2301      	movs	r3, #1
 800071e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000720:	2310      	movs	r3, #16
 8000722:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000724:	2302      	movs	r3, #2
 8000726:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000728:	2300      	movs	r3, #0
 800072a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800072c:	2308      	movs	r3, #8
 800072e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000730:	23a8      	movs	r3, #168	; 0xa8
 8000732:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000734:	2302      	movs	r3, #2
 8000736:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000738:	2307      	movs	r3, #7
 800073a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800073c:	f107 0320 	add.w	r3, r7, #32
 8000740:	4618      	mov	r0, r3
 8000742:	f000 fd91 	bl	8001268 <HAL_RCC_OscConfig>
 8000746:	4603      	mov	r3, r0
 8000748:	2b00      	cmp	r3, #0
 800074a:	d001      	beq.n	8000750 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800074c:	f000 f9ce 	bl	8000aec <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000750:	230f      	movs	r3, #15
 8000752:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000754:	2302      	movs	r3, #2
 8000756:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000758:	2300      	movs	r3, #0
 800075a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800075c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000760:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000762:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000766:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000768:	f107 030c 	add.w	r3, r7, #12
 800076c:	2105      	movs	r1, #5
 800076e:	4618      	mov	r0, r3
 8000770:	f000 fff2 	bl	8001758 <HAL_RCC_ClockConfig>
 8000774:	4603      	mov	r3, r0
 8000776:	2b00      	cmp	r3, #0
 8000778:	d001      	beq.n	800077e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800077a:	f000 f9b7 	bl	8000aec <Error_Handler>
  }
}
 800077e:	bf00      	nop
 8000780:	3750      	adds	r7, #80	; 0x50
 8000782:	46bd      	mov	sp, r7
 8000784:	bd80      	pop	{r7, pc}
 8000786:	bf00      	nop
 8000788:	40023800 	.word	0x40023800
 800078c:	40007000 	.word	0x40007000

08000790 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b08c      	sub	sp, #48	; 0x30
 8000794:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000796:	f107 031c 	add.w	r3, r7, #28
 800079a:	2200      	movs	r2, #0
 800079c:	601a      	str	r2, [r3, #0]
 800079e:	605a      	str	r2, [r3, #4]
 80007a0:	609a      	str	r2, [r3, #8]
 80007a2:	60da      	str	r2, [r3, #12]
 80007a4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80007a6:	2300      	movs	r3, #0
 80007a8:	61bb      	str	r3, [r7, #24]
 80007aa:	4ba1      	ldr	r3, [pc, #644]	; (8000a30 <MX_GPIO_Init+0x2a0>)
 80007ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ae:	4aa0      	ldr	r2, [pc, #640]	; (8000a30 <MX_GPIO_Init+0x2a0>)
 80007b0:	f043 0310 	orr.w	r3, r3, #16
 80007b4:	6313      	str	r3, [r2, #48]	; 0x30
 80007b6:	4b9e      	ldr	r3, [pc, #632]	; (8000a30 <MX_GPIO_Init+0x2a0>)
 80007b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ba:	f003 0310 	and.w	r3, r3, #16
 80007be:	61bb      	str	r3, [r7, #24]
 80007c0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007c2:	2300      	movs	r3, #0
 80007c4:	617b      	str	r3, [r7, #20]
 80007c6:	4b9a      	ldr	r3, [pc, #616]	; (8000a30 <MX_GPIO_Init+0x2a0>)
 80007c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ca:	4a99      	ldr	r2, [pc, #612]	; (8000a30 <MX_GPIO_Init+0x2a0>)
 80007cc:	f043 0304 	orr.w	r3, r3, #4
 80007d0:	6313      	str	r3, [r2, #48]	; 0x30
 80007d2:	4b97      	ldr	r3, [pc, #604]	; (8000a30 <MX_GPIO_Init+0x2a0>)
 80007d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d6:	f003 0304 	and.w	r3, r3, #4
 80007da:	617b      	str	r3, [r7, #20]
 80007dc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007de:	2300      	movs	r3, #0
 80007e0:	613b      	str	r3, [r7, #16]
 80007e2:	4b93      	ldr	r3, [pc, #588]	; (8000a30 <MX_GPIO_Init+0x2a0>)
 80007e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007e6:	4a92      	ldr	r2, [pc, #584]	; (8000a30 <MX_GPIO_Init+0x2a0>)
 80007e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80007ec:	6313      	str	r3, [r2, #48]	; 0x30
 80007ee:	4b90      	ldr	r3, [pc, #576]	; (8000a30 <MX_GPIO_Init+0x2a0>)
 80007f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80007f6:	613b      	str	r3, [r7, #16]
 80007f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007fa:	2300      	movs	r3, #0
 80007fc:	60fb      	str	r3, [r7, #12]
 80007fe:	4b8c      	ldr	r3, [pc, #560]	; (8000a30 <MX_GPIO_Init+0x2a0>)
 8000800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000802:	4a8b      	ldr	r2, [pc, #556]	; (8000a30 <MX_GPIO_Init+0x2a0>)
 8000804:	f043 0301 	orr.w	r3, r3, #1
 8000808:	6313      	str	r3, [r2, #48]	; 0x30
 800080a:	4b89      	ldr	r3, [pc, #548]	; (8000a30 <MX_GPIO_Init+0x2a0>)
 800080c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800080e:	f003 0301 	and.w	r3, r3, #1
 8000812:	60fb      	str	r3, [r7, #12]
 8000814:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000816:	2300      	movs	r3, #0
 8000818:	60bb      	str	r3, [r7, #8]
 800081a:	4b85      	ldr	r3, [pc, #532]	; (8000a30 <MX_GPIO_Init+0x2a0>)
 800081c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800081e:	4a84      	ldr	r2, [pc, #528]	; (8000a30 <MX_GPIO_Init+0x2a0>)
 8000820:	f043 0302 	orr.w	r3, r3, #2
 8000824:	6313      	str	r3, [r2, #48]	; 0x30
 8000826:	4b82      	ldr	r3, [pc, #520]	; (8000a30 <MX_GPIO_Init+0x2a0>)
 8000828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800082a:	f003 0302 	and.w	r3, r3, #2
 800082e:	60bb      	str	r3, [r7, #8]
 8000830:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000832:	2300      	movs	r3, #0
 8000834:	607b      	str	r3, [r7, #4]
 8000836:	4b7e      	ldr	r3, [pc, #504]	; (8000a30 <MX_GPIO_Init+0x2a0>)
 8000838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800083a:	4a7d      	ldr	r2, [pc, #500]	; (8000a30 <MX_GPIO_Init+0x2a0>)
 800083c:	f043 0308 	orr.w	r3, r3, #8
 8000840:	6313      	str	r3, [r2, #48]	; 0x30
 8000842:	4b7b      	ldr	r3, [pc, #492]	; (8000a30 <MX_GPIO_Init+0x2a0>)
 8000844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000846:	f003 0308 	and.w	r3, r3, #8
 800084a:	607b      	str	r3, [r7, #4]
 800084c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800084e:	2200      	movs	r2, #0
 8000850:	2108      	movs	r1, #8
 8000852:	4878      	ldr	r0, [pc, #480]	; (8000a34 <MX_GPIO_Init+0x2a4>)
 8000854:	f000 fcee 	bl	8001234 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000858:	2201      	movs	r2, #1
 800085a:	2101      	movs	r1, #1
 800085c:	4876      	ldr	r0, [pc, #472]	; (8000a38 <MX_GPIO_Init+0x2a8>)
 800085e:	f000 fce9 	bl	8001234 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000862:	2200      	movs	r2, #0
 8000864:	f24f 0110 	movw	r1, #61456	; 0xf010
 8000868:	4874      	ldr	r0, [pc, #464]	; (8000a3c <MX_GPIO_Init+0x2ac>)
 800086a:	f000 fce3 	bl	8001234 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800086e:	2308      	movs	r3, #8
 8000870:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000872:	2301      	movs	r3, #1
 8000874:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000876:	2300      	movs	r3, #0
 8000878:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800087a:	2300      	movs	r3, #0
 800087c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 800087e:	f107 031c 	add.w	r3, r7, #28
 8000882:	4619      	mov	r1, r3
 8000884:	486b      	ldr	r0, [pc, #428]	; (8000a34 <MX_GPIO_Init+0x2a4>)
 8000886:	f000 fb39 	bl	8000efc <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800088a:	2301      	movs	r3, #1
 800088c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800088e:	2301      	movs	r3, #1
 8000890:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000892:	2300      	movs	r3, #0
 8000894:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000896:	2300      	movs	r3, #0
 8000898:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800089a:	f107 031c 	add.w	r3, r7, #28
 800089e:	4619      	mov	r1, r3
 80008a0:	4865      	ldr	r0, [pc, #404]	; (8000a38 <MX_GPIO_Init+0x2a8>)
 80008a2:	f000 fb2b 	bl	8000efc <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80008a6:	2308      	movs	r3, #8
 80008a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008aa:	2302      	movs	r3, #2
 80008ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ae:	2300      	movs	r3, #0
 80008b0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008b2:	2300      	movs	r3, #0
 80008b4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80008b6:	2305      	movs	r3, #5
 80008b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80008ba:	f107 031c 	add.w	r3, r7, #28
 80008be:	4619      	mov	r1, r3
 80008c0:	485d      	ldr	r0, [pc, #372]	; (8000a38 <MX_GPIO_Init+0x2a8>)
 80008c2:	f000 fb1b 	bl	8000efc <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008c6:	2301      	movs	r3, #1
 80008c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80008ca:	4b5d      	ldr	r3, [pc, #372]	; (8000a40 <MX_GPIO_Init+0x2b0>)
 80008cc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ce:	2300      	movs	r3, #0
 80008d0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008d2:	f107 031c 	add.w	r3, r7, #28
 80008d6:	4619      	mov	r1, r3
 80008d8:	485a      	ldr	r0, [pc, #360]	; (8000a44 <MX_GPIO_Init+0x2b4>)
 80008da:	f000 fb0f 	bl	8000efc <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80008de:	2310      	movs	r3, #16
 80008e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008e2:	2302      	movs	r3, #2
 80008e4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e6:	2300      	movs	r3, #0
 80008e8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ea:	2300      	movs	r3, #0
 80008ec:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80008ee:	2306      	movs	r3, #6
 80008f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80008f2:	f107 031c 	add.w	r3, r7, #28
 80008f6:	4619      	mov	r1, r3
 80008f8:	4852      	ldr	r0, [pc, #328]	; (8000a44 <MX_GPIO_Init+0x2b4>)
 80008fa:	f000 faff 	bl	8000efc <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80008fe:	23e0      	movs	r3, #224	; 0xe0
 8000900:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000902:	2302      	movs	r3, #2
 8000904:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000906:	2300      	movs	r3, #0
 8000908:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800090a:	2300      	movs	r3, #0
 800090c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800090e:	2305      	movs	r3, #5
 8000910:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000912:	f107 031c 	add.w	r3, r7, #28
 8000916:	4619      	mov	r1, r3
 8000918:	484a      	ldr	r0, [pc, #296]	; (8000a44 <MX_GPIO_Init+0x2b4>)
 800091a:	f000 faef 	bl	8000efc <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 800091e:	2304      	movs	r3, #4
 8000920:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000922:	2300      	movs	r3, #0
 8000924:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000926:	2300      	movs	r3, #0
 8000928:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 800092a:	f107 031c 	add.w	r3, r7, #28
 800092e:	4619      	mov	r1, r3
 8000930:	4845      	ldr	r0, [pc, #276]	; (8000a48 <MX_GPIO_Init+0x2b8>)
 8000932:	f000 fae3 	bl	8000efc <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000936:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800093a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800093c:	2302      	movs	r3, #2
 800093e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000940:	2300      	movs	r3, #0
 8000942:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000944:	2300      	movs	r3, #0
 8000946:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000948:	2305      	movs	r3, #5
 800094a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 800094c:	f107 031c 	add.w	r3, r7, #28
 8000950:	4619      	mov	r1, r3
 8000952:	483d      	ldr	r0, [pc, #244]	; (8000a48 <MX_GPIO_Init+0x2b8>)
 8000954:	f000 fad2 	bl	8000efc <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000958:	f24f 0310 	movw	r3, #61456	; 0xf010
 800095c:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800095e:	2301      	movs	r3, #1
 8000960:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000962:	2300      	movs	r3, #0
 8000964:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000966:	2300      	movs	r3, #0
 8000968:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800096a:	f107 031c 	add.w	r3, r7, #28
 800096e:	4619      	mov	r1, r3
 8000970:	4832      	ldr	r0, [pc, #200]	; (8000a3c <MX_GPIO_Init+0x2ac>)
 8000972:	f000 fac3 	bl	8000efc <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000976:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 800097a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800097c:	2302      	movs	r3, #2
 800097e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000980:	2300      	movs	r3, #0
 8000982:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000984:	2300      	movs	r3, #0
 8000986:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000988:	2306      	movs	r3, #6
 800098a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800098c:	f107 031c 	add.w	r3, r7, #28
 8000990:	4619      	mov	r1, r3
 8000992:	4829      	ldr	r0, [pc, #164]	; (8000a38 <MX_GPIO_Init+0x2a8>)
 8000994:	f000 fab2 	bl	8000efc <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8000998:	f44f 7300 	mov.w	r3, #512	; 0x200
 800099c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800099e:	2300      	movs	r3, #0
 80009a0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a2:	2300      	movs	r3, #0
 80009a4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 80009a6:	f107 031c 	add.w	r3, r7, #28
 80009aa:	4619      	mov	r1, r3
 80009ac:	4825      	ldr	r0, [pc, #148]	; (8000a44 <MX_GPIO_Init+0x2b4>)
 80009ae:	f000 faa5 	bl	8000efc <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 80009b2:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80009b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009b8:	2302      	movs	r3, #2
 80009ba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009bc:	2300      	movs	r3, #0
 80009be:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009c0:	2300      	movs	r3, #0
 80009c2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80009c4:	230a      	movs	r3, #10
 80009c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009c8:	f107 031c 	add.w	r3, r7, #28
 80009cc:	4619      	mov	r1, r3
 80009ce:	481d      	ldr	r0, [pc, #116]	; (8000a44 <MX_GPIO_Init+0x2b4>)
 80009d0:	f000 fa94 	bl	8000efc <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80009d4:	2320      	movs	r3, #32
 80009d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009d8:	2300      	movs	r3, #0
 80009da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009dc:	2300      	movs	r3, #0
 80009de:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80009e0:	f107 031c 	add.w	r3, r7, #28
 80009e4:	4619      	mov	r1, r3
 80009e6:	4815      	ldr	r0, [pc, #84]	; (8000a3c <MX_GPIO_Init+0x2ac>)
 80009e8:	f000 fa88 	bl	8000efc <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 80009ec:	f44f 7310 	mov.w	r3, #576	; 0x240
 80009f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80009f2:	2312      	movs	r3, #18
 80009f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80009f6:	2301      	movs	r3, #1
 80009f8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009fa:	2300      	movs	r3, #0
 80009fc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80009fe:	2304      	movs	r3, #4
 8000a00:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a02:	f107 031c 	add.w	r3, r7, #28
 8000a06:	4619      	mov	r1, r3
 8000a08:	480f      	ldr	r0, [pc, #60]	; (8000a48 <MX_GPIO_Init+0x2b8>)
 8000a0a:	f000 fa77 	bl	8000efc <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000a0e:	2302      	movs	r3, #2
 8000a10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a12:	4b0e      	ldr	r3, [pc, #56]	; (8000a4c <MX_GPIO_Init+0x2bc>)
 8000a14:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a16:	2300      	movs	r3, #0
 8000a18:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000a1a:	f107 031c 	add.w	r3, r7, #28
 8000a1e:	4619      	mov	r1, r3
 8000a20:	4804      	ldr	r0, [pc, #16]	; (8000a34 <MX_GPIO_Init+0x2a4>)
 8000a22:	f000 fa6b 	bl	8000efc <HAL_GPIO_Init>

}
 8000a26:	bf00      	nop
 8000a28:	3730      	adds	r7, #48	; 0x30
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}
 8000a2e:	bf00      	nop
 8000a30:	40023800 	.word	0x40023800
 8000a34:	40021000 	.word	0x40021000
 8000a38:	40020800 	.word	0x40020800
 8000a3c:	40020c00 	.word	0x40020c00
 8000a40:	10110000 	.word	0x10110000
 8000a44:	40020000 	.word	0x40020000
 8000a48:	40020400 	.word	0x40020400
 8000a4c:	10120000 	.word	0x10120000

08000a50 <task1_handler>:

/* USER CODE BEGIN 4 */

static void task1_handler(void* parameters){
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b09c      	sub	sp, #112	; 0x70
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
	char msg[100];
	for(;;){
		snprintf(msg, 100, "%s\n", (char *)parameters);
 8000a58:	f107 000c 	add.w	r0, r7, #12
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	4a09      	ldr	r2, [pc, #36]	; (8000a84 <task1_handler+0x34>)
 8000a60:	2164      	movs	r1, #100	; 0x64
 8000a62:	f004 ff91 	bl	8005988 <sniprintf>
		SEGGER_SYSVIEW_PrintfTarget(msg);
 8000a66:	f107 030c 	add.w	r3, r7, #12
 8000a6a:	4618      	mov	r0, r3
 8000a6c:	f004 fea6 	bl	80057bc <SEGGER_SYSVIEW_PrintfTarget>
		taskYIELD();  // Cooperative scheduling - this makes the task to give-up the processor
 8000a70:	4b05      	ldr	r3, [pc, #20]	; (8000a88 <task1_handler+0x38>)
 8000a72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000a76:	601a      	str	r2, [r3, #0]
 8000a78:	f3bf 8f4f 	dsb	sy
 8000a7c:	f3bf 8f6f 	isb	sy
		snprintf(msg, 100, "%s\n", (char *)parameters);
 8000a80:	e7ea      	b.n	8000a58 <task1_handler+0x8>
 8000a82:	bf00      	nop
 8000a84:	08006264 	.word	0x08006264
 8000a88:	e000ed04 	.word	0xe000ed04

08000a8c <task2_handler>:
	}

}

static void task2_handler(void* parameters){
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b09c      	sub	sp, #112	; 0x70
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
	char msg[100];
	for(;;){
		snprintf(msg, 100, "%s\n", (char *)parameters);
 8000a94:	f107 000c 	add.w	r0, r7, #12
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	4a09      	ldr	r2, [pc, #36]	; (8000ac0 <task2_handler+0x34>)
 8000a9c:	2164      	movs	r1, #100	; 0x64
 8000a9e:	f004 ff73 	bl	8005988 <sniprintf>
		SEGGER_SYSVIEW_PrintfTarget(msg);
 8000aa2:	f107 030c 	add.w	r3, r7, #12
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	f004 fe88 	bl	80057bc <SEGGER_SYSVIEW_PrintfTarget>
		taskYIELD();  // Cooperative scheduling - this makes the task to give-up the processor
 8000aac:	4b05      	ldr	r3, [pc, #20]	; (8000ac4 <task2_handler+0x38>)
 8000aae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000ab2:	601a      	str	r2, [r3, #0]
 8000ab4:	f3bf 8f4f 	dsb	sy
 8000ab8:	f3bf 8f6f 	isb	sy
		snprintf(msg, 100, "%s\n", (char *)parameters);
 8000abc:	e7ea      	b.n	8000a94 <task2_handler+0x8>
 8000abe:	bf00      	nop
 8000ac0:	08006264 	.word	0x08006264
 8000ac4:	e000ed04 	.word	0xe000ed04

08000ac8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b082      	sub	sp, #8
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	4a04      	ldr	r2, [pc, #16]	; (8000ae8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000ad6:	4293      	cmp	r3, r2
 8000ad8:	d101      	bne.n	8000ade <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000ada:	f000 f90d 	bl	8000cf8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000ade:	bf00      	nop
 8000ae0:	3708      	adds	r7, #8
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	bd80      	pop	{r7, pc}
 8000ae6:	bf00      	nop
 8000ae8:	40001000 	.word	0x40001000

08000aec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000aec:	b480      	push	{r7}
 8000aee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000af0:	b672      	cpsid	i
}
 8000af2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000af4:	e7fe      	b.n	8000af4 <Error_Handler+0x8>
	...

08000af8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b082      	sub	sp, #8
 8000afc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000afe:	2300      	movs	r3, #0
 8000b00:	607b      	str	r3, [r7, #4]
 8000b02:	4b10      	ldr	r3, [pc, #64]	; (8000b44 <HAL_MspInit+0x4c>)
 8000b04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b06:	4a0f      	ldr	r2, [pc, #60]	; (8000b44 <HAL_MspInit+0x4c>)
 8000b08:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b0c:	6453      	str	r3, [r2, #68]	; 0x44
 8000b0e:	4b0d      	ldr	r3, [pc, #52]	; (8000b44 <HAL_MspInit+0x4c>)
 8000b10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b12:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b16:	607b      	str	r3, [r7, #4]
 8000b18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	603b      	str	r3, [r7, #0]
 8000b1e:	4b09      	ldr	r3, [pc, #36]	; (8000b44 <HAL_MspInit+0x4c>)
 8000b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b22:	4a08      	ldr	r2, [pc, #32]	; (8000b44 <HAL_MspInit+0x4c>)
 8000b24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b28:	6413      	str	r3, [r2, #64]	; 0x40
 8000b2a:	4b06      	ldr	r3, [pc, #24]	; (8000b44 <HAL_MspInit+0x4c>)
 8000b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b32:	603b      	str	r3, [r7, #0]
 8000b34:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  vInitPrioGroupValue();
 8000b36:	f002 f897 	bl	8002c68 <vInitPrioGroupValue>

  /* USER CODE END MspInit 1 */
}
 8000b3a:	bf00      	nop
 8000b3c:	3708      	adds	r7, #8
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bd80      	pop	{r7, pc}
 8000b42:	bf00      	nop
 8000b44:	40023800 	.word	0x40023800

08000b48 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b08c      	sub	sp, #48	; 0x30
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000b50:	2300      	movs	r3, #0
 8000b52:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000b54:	2300      	movs	r3, #0
 8000b56:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8000b58:	2200      	movs	r2, #0
 8000b5a:	6879      	ldr	r1, [r7, #4]
 8000b5c:	2036      	movs	r0, #54	; 0x36
 8000b5e:	f000 f9a3 	bl	8000ea8 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000b62:	2036      	movs	r0, #54	; 0x36
 8000b64:	f000 f9bc 	bl	8000ee0 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000b68:	2300      	movs	r3, #0
 8000b6a:	60fb      	str	r3, [r7, #12]
 8000b6c:	4b1f      	ldr	r3, [pc, #124]	; (8000bec <HAL_InitTick+0xa4>)
 8000b6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b70:	4a1e      	ldr	r2, [pc, #120]	; (8000bec <HAL_InitTick+0xa4>)
 8000b72:	f043 0310 	orr.w	r3, r3, #16
 8000b76:	6413      	str	r3, [r2, #64]	; 0x40
 8000b78:	4b1c      	ldr	r3, [pc, #112]	; (8000bec <HAL_InitTick+0xa4>)
 8000b7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b7c:	f003 0310 	and.w	r3, r3, #16
 8000b80:	60fb      	str	r3, [r7, #12]
 8000b82:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000b84:	f107 0210 	add.w	r2, r7, #16
 8000b88:	f107 0314 	add.w	r3, r7, #20
 8000b8c:	4611      	mov	r1, r2
 8000b8e:	4618      	mov	r0, r3
 8000b90:	f000 ffca 	bl	8001b28 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8000b94:	f000 ffb4 	bl	8001b00 <HAL_RCC_GetPCLK1Freq>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	005b      	lsls	r3, r3, #1
 8000b9c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000b9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ba0:	4a13      	ldr	r2, [pc, #76]	; (8000bf0 <HAL_InitTick+0xa8>)
 8000ba2:	fba2 2303 	umull	r2, r3, r2, r3
 8000ba6:	0c9b      	lsrs	r3, r3, #18
 8000ba8:	3b01      	subs	r3, #1
 8000baa:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000bac:	4b11      	ldr	r3, [pc, #68]	; (8000bf4 <HAL_InitTick+0xac>)
 8000bae:	4a12      	ldr	r2, [pc, #72]	; (8000bf8 <HAL_InitTick+0xb0>)
 8000bb0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000bb2:	4b10      	ldr	r3, [pc, #64]	; (8000bf4 <HAL_InitTick+0xac>)
 8000bb4:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000bb8:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000bba:	4a0e      	ldr	r2, [pc, #56]	; (8000bf4 <HAL_InitTick+0xac>)
 8000bbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000bbe:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000bc0:	4b0c      	ldr	r3, [pc, #48]	; (8000bf4 <HAL_InitTick+0xac>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bc6:	4b0b      	ldr	r3, [pc, #44]	; (8000bf4 <HAL_InitTick+0xac>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8000bcc:	4809      	ldr	r0, [pc, #36]	; (8000bf4 <HAL_InitTick+0xac>)
 8000bce:	f000 ffdd 	bl	8001b8c <HAL_TIM_Base_Init>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d104      	bne.n	8000be2 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8000bd8:	4806      	ldr	r0, [pc, #24]	; (8000bf4 <HAL_InitTick+0xac>)
 8000bda:	f001 f831 	bl	8001c40 <HAL_TIM_Base_Start_IT>
 8000bde:	4603      	mov	r3, r0
 8000be0:	e000      	b.n	8000be4 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8000be2:	2301      	movs	r3, #1
}
 8000be4:	4618      	mov	r0, r3
 8000be6:	3730      	adds	r7, #48	; 0x30
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bd80      	pop	{r7, pc}
 8000bec:	40023800 	.word	0x40023800
 8000bf0:	431bde83 	.word	0x431bde83
 8000bf4:	200143ac 	.word	0x200143ac
 8000bf8:	40001000 	.word	0x40001000

08000bfc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c00:	e7fe      	b.n	8000c00 <NMI_Handler+0x4>

08000c02 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c02:	b480      	push	{r7}
 8000c04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c06:	e7fe      	b.n	8000c06 <HardFault_Handler+0x4>

08000c08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c0c:	e7fe      	b.n	8000c0c <MemManage_Handler+0x4>

08000c0e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c0e:	b480      	push	{r7}
 8000c10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c12:	e7fe      	b.n	8000c12 <BusFault_Handler+0x4>

08000c14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c14:	b480      	push	{r7}
 8000c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c18:	e7fe      	b.n	8000c18 <UsageFault_Handler+0x4>

08000c1a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c1a:	b480      	push	{r7}
 8000c1c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c1e:	bf00      	nop
 8000c20:	46bd      	mov	sp, r7
 8000c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c26:	4770      	bx	lr

08000c28 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000c2c:	4802      	ldr	r0, [pc, #8]	; (8000c38 <TIM6_DAC_IRQHandler+0x10>)
 8000c2e:	f001 f877 	bl	8001d20 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000c32:	bf00      	nop
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	200143ac 	.word	0x200143ac

08000c3c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c40:	4b06      	ldr	r3, [pc, #24]	; (8000c5c <SystemInit+0x20>)
 8000c42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c46:	4a05      	ldr	r2, [pc, #20]	; (8000c5c <SystemInit+0x20>)
 8000c48:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c4c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c50:	bf00      	nop
 8000c52:	46bd      	mov	sp, r7
 8000c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c58:	4770      	bx	lr
 8000c5a:	bf00      	nop
 8000c5c:	e000ed00 	.word	0xe000ed00

08000c60 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000c60:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c98 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c64:	480d      	ldr	r0, [pc, #52]	; (8000c9c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000c66:	490e      	ldr	r1, [pc, #56]	; (8000ca0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000c68:	4a0e      	ldr	r2, [pc, #56]	; (8000ca4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000c6a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c6c:	e002      	b.n	8000c74 <LoopCopyDataInit>

08000c6e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c6e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c70:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c72:	3304      	adds	r3, #4

08000c74 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c74:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c76:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c78:	d3f9      	bcc.n	8000c6e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c7a:	4a0b      	ldr	r2, [pc, #44]	; (8000ca8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000c7c:	4c0b      	ldr	r4, [pc, #44]	; (8000cac <LoopFillZerobss+0x26>)
  movs r3, #0
 8000c7e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c80:	e001      	b.n	8000c86 <LoopFillZerobss>

08000c82 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c82:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c84:	3204      	adds	r2, #4

08000c86 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c86:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c88:	d3fb      	bcc.n	8000c82 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000c8a:	f7ff ffd7 	bl	8000c3c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c8e:	f004 fe33 	bl	80058f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c92:	f7ff fcb9 	bl	8000608 <main>
  bx  lr    
 8000c96:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000c98:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c9c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ca0:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8000ca4:	080063c0 	.word	0x080063c0
  ldr r2, =_sbss
 8000ca8:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8000cac:	200144b0 	.word	0x200144b0

08000cb0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000cb0:	e7fe      	b.n	8000cb0 <ADC_IRQHandler>
	...

08000cb4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000cb8:	4b0e      	ldr	r3, [pc, #56]	; (8000cf4 <HAL_Init+0x40>)
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	4a0d      	ldr	r2, [pc, #52]	; (8000cf4 <HAL_Init+0x40>)
 8000cbe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000cc2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000cc4:	4b0b      	ldr	r3, [pc, #44]	; (8000cf4 <HAL_Init+0x40>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	4a0a      	ldr	r2, [pc, #40]	; (8000cf4 <HAL_Init+0x40>)
 8000cca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000cce:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cd0:	4b08      	ldr	r3, [pc, #32]	; (8000cf4 <HAL_Init+0x40>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	4a07      	ldr	r2, [pc, #28]	; (8000cf4 <HAL_Init+0x40>)
 8000cd6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cda:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cdc:	2003      	movs	r0, #3
 8000cde:	f000 f8d8 	bl	8000e92 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ce2:	2000      	movs	r0, #0
 8000ce4:	f7ff ff30 	bl	8000b48 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ce8:	f7ff ff06 	bl	8000af8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000cec:	2300      	movs	r3, #0
}
 8000cee:	4618      	mov	r0, r3
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	bf00      	nop
 8000cf4:	40023c00 	.word	0x40023c00

08000cf8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000cfc:	4b06      	ldr	r3, [pc, #24]	; (8000d18 <HAL_IncTick+0x20>)
 8000cfe:	781b      	ldrb	r3, [r3, #0]
 8000d00:	461a      	mov	r2, r3
 8000d02:	4b06      	ldr	r3, [pc, #24]	; (8000d1c <HAL_IncTick+0x24>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	4413      	add	r3, r2
 8000d08:	4a04      	ldr	r2, [pc, #16]	; (8000d1c <HAL_IncTick+0x24>)
 8000d0a:	6013      	str	r3, [r2, #0]
}
 8000d0c:	bf00      	nop
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d14:	4770      	bx	lr
 8000d16:	bf00      	nop
 8000d18:	20000008 	.word	0x20000008
 8000d1c:	200143f4 	.word	0x200143f4

08000d20 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d20:	b480      	push	{r7}
 8000d22:	af00      	add	r7, sp, #0
  return uwTick;
 8000d24:	4b03      	ldr	r3, [pc, #12]	; (8000d34 <HAL_GetTick+0x14>)
 8000d26:	681b      	ldr	r3, [r3, #0]
}
 8000d28:	4618      	mov	r0, r3
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d30:	4770      	bx	lr
 8000d32:	bf00      	nop
 8000d34:	200143f4 	.word	0x200143f4

08000d38 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	b085      	sub	sp, #20
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	f003 0307 	and.w	r3, r3, #7
 8000d46:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d48:	4b0c      	ldr	r3, [pc, #48]	; (8000d7c <__NVIC_SetPriorityGrouping+0x44>)
 8000d4a:	68db      	ldr	r3, [r3, #12]
 8000d4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d4e:	68ba      	ldr	r2, [r7, #8]
 8000d50:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d54:	4013      	ands	r3, r2
 8000d56:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d58:	68fb      	ldr	r3, [r7, #12]
 8000d5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d5c:	68bb      	ldr	r3, [r7, #8]
 8000d5e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d60:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d64:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d6a:	4a04      	ldr	r2, [pc, #16]	; (8000d7c <__NVIC_SetPriorityGrouping+0x44>)
 8000d6c:	68bb      	ldr	r3, [r7, #8]
 8000d6e:	60d3      	str	r3, [r2, #12]
}
 8000d70:	bf00      	nop
 8000d72:	3714      	adds	r7, #20
 8000d74:	46bd      	mov	sp, r7
 8000d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7a:	4770      	bx	lr
 8000d7c:	e000ed00 	.word	0xe000ed00

08000d80 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d80:	b480      	push	{r7}
 8000d82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d84:	4b04      	ldr	r3, [pc, #16]	; (8000d98 <__NVIC_GetPriorityGrouping+0x18>)
 8000d86:	68db      	ldr	r3, [r3, #12]
 8000d88:	0a1b      	lsrs	r3, r3, #8
 8000d8a:	f003 0307 	and.w	r3, r3, #7
}
 8000d8e:	4618      	mov	r0, r3
 8000d90:	46bd      	mov	sp, r7
 8000d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d96:	4770      	bx	lr
 8000d98:	e000ed00 	.word	0xe000ed00

08000d9c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	b083      	sub	sp, #12
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	4603      	mov	r3, r0
 8000da4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000da6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	db0b      	blt.n	8000dc6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000dae:	79fb      	ldrb	r3, [r7, #7]
 8000db0:	f003 021f 	and.w	r2, r3, #31
 8000db4:	4907      	ldr	r1, [pc, #28]	; (8000dd4 <__NVIC_EnableIRQ+0x38>)
 8000db6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dba:	095b      	lsrs	r3, r3, #5
 8000dbc:	2001      	movs	r0, #1
 8000dbe:	fa00 f202 	lsl.w	r2, r0, r2
 8000dc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000dc6:	bf00      	nop
 8000dc8:	370c      	adds	r7, #12
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd0:	4770      	bx	lr
 8000dd2:	bf00      	nop
 8000dd4:	e000e100 	.word	0xe000e100

08000dd8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	b083      	sub	sp, #12
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	4603      	mov	r3, r0
 8000de0:	6039      	str	r1, [r7, #0]
 8000de2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000de4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	db0a      	blt.n	8000e02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dec:	683b      	ldr	r3, [r7, #0]
 8000dee:	b2da      	uxtb	r2, r3
 8000df0:	490c      	ldr	r1, [pc, #48]	; (8000e24 <__NVIC_SetPriority+0x4c>)
 8000df2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000df6:	0112      	lsls	r2, r2, #4
 8000df8:	b2d2      	uxtb	r2, r2
 8000dfa:	440b      	add	r3, r1
 8000dfc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e00:	e00a      	b.n	8000e18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e02:	683b      	ldr	r3, [r7, #0]
 8000e04:	b2da      	uxtb	r2, r3
 8000e06:	4908      	ldr	r1, [pc, #32]	; (8000e28 <__NVIC_SetPriority+0x50>)
 8000e08:	79fb      	ldrb	r3, [r7, #7]
 8000e0a:	f003 030f 	and.w	r3, r3, #15
 8000e0e:	3b04      	subs	r3, #4
 8000e10:	0112      	lsls	r2, r2, #4
 8000e12:	b2d2      	uxtb	r2, r2
 8000e14:	440b      	add	r3, r1
 8000e16:	761a      	strb	r2, [r3, #24]
}
 8000e18:	bf00      	nop
 8000e1a:	370c      	adds	r7, #12
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e22:	4770      	bx	lr
 8000e24:	e000e100 	.word	0xe000e100
 8000e28:	e000ed00 	.word	0xe000ed00

08000e2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	b089      	sub	sp, #36	; 0x24
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	60f8      	str	r0, [r7, #12]
 8000e34:	60b9      	str	r1, [r7, #8]
 8000e36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	f003 0307 	and.w	r3, r3, #7
 8000e3e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e40:	69fb      	ldr	r3, [r7, #28]
 8000e42:	f1c3 0307 	rsb	r3, r3, #7
 8000e46:	2b04      	cmp	r3, #4
 8000e48:	bf28      	it	cs
 8000e4a:	2304      	movcs	r3, #4
 8000e4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e4e:	69fb      	ldr	r3, [r7, #28]
 8000e50:	3304      	adds	r3, #4
 8000e52:	2b06      	cmp	r3, #6
 8000e54:	d902      	bls.n	8000e5c <NVIC_EncodePriority+0x30>
 8000e56:	69fb      	ldr	r3, [r7, #28]
 8000e58:	3b03      	subs	r3, #3
 8000e5a:	e000      	b.n	8000e5e <NVIC_EncodePriority+0x32>
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e60:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000e64:	69bb      	ldr	r3, [r7, #24]
 8000e66:	fa02 f303 	lsl.w	r3, r2, r3
 8000e6a:	43da      	mvns	r2, r3
 8000e6c:	68bb      	ldr	r3, [r7, #8]
 8000e6e:	401a      	ands	r2, r3
 8000e70:	697b      	ldr	r3, [r7, #20]
 8000e72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e74:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000e78:	697b      	ldr	r3, [r7, #20]
 8000e7a:	fa01 f303 	lsl.w	r3, r1, r3
 8000e7e:	43d9      	mvns	r1, r3
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e84:	4313      	orrs	r3, r2
         );
}
 8000e86:	4618      	mov	r0, r3
 8000e88:	3724      	adds	r7, #36	; 0x24
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e90:	4770      	bx	lr

08000e92 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e92:	b580      	push	{r7, lr}
 8000e94:	b082      	sub	sp, #8
 8000e96:	af00      	add	r7, sp, #0
 8000e98:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e9a:	6878      	ldr	r0, [r7, #4]
 8000e9c:	f7ff ff4c 	bl	8000d38 <__NVIC_SetPriorityGrouping>
}
 8000ea0:	bf00      	nop
 8000ea2:	3708      	adds	r7, #8
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bd80      	pop	{r7, pc}

08000ea8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b086      	sub	sp, #24
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	4603      	mov	r3, r0
 8000eb0:	60b9      	str	r1, [r7, #8]
 8000eb2:	607a      	str	r2, [r7, #4]
 8000eb4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000eba:	f7ff ff61 	bl	8000d80 <__NVIC_GetPriorityGrouping>
 8000ebe:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ec0:	687a      	ldr	r2, [r7, #4]
 8000ec2:	68b9      	ldr	r1, [r7, #8]
 8000ec4:	6978      	ldr	r0, [r7, #20]
 8000ec6:	f7ff ffb1 	bl	8000e2c <NVIC_EncodePriority>
 8000eca:	4602      	mov	r2, r0
 8000ecc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ed0:	4611      	mov	r1, r2
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	f7ff ff80 	bl	8000dd8 <__NVIC_SetPriority>
}
 8000ed8:	bf00      	nop
 8000eda:	3718      	adds	r7, #24
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bd80      	pop	{r7, pc}

08000ee0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b082      	sub	sp, #8
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000eea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eee:	4618      	mov	r0, r3
 8000ef0:	f7ff ff54 	bl	8000d9c <__NVIC_EnableIRQ>
}
 8000ef4:	bf00      	nop
 8000ef6:	3708      	adds	r7, #8
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bd80      	pop	{r7, pc}

08000efc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000efc:	b480      	push	{r7}
 8000efe:	b089      	sub	sp, #36	; 0x24
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
 8000f04:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f06:	2300      	movs	r3, #0
 8000f08:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f12:	2300      	movs	r3, #0
 8000f14:	61fb      	str	r3, [r7, #28]
 8000f16:	e16b      	b.n	80011f0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f18:	2201      	movs	r2, #1
 8000f1a:	69fb      	ldr	r3, [r7, #28]
 8000f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f20:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f22:	683b      	ldr	r3, [r7, #0]
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	697a      	ldr	r2, [r7, #20]
 8000f28:	4013      	ands	r3, r2
 8000f2a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f2c:	693a      	ldr	r2, [r7, #16]
 8000f2e:	697b      	ldr	r3, [r7, #20]
 8000f30:	429a      	cmp	r2, r3
 8000f32:	f040 815a 	bne.w	80011ea <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f36:	683b      	ldr	r3, [r7, #0]
 8000f38:	685b      	ldr	r3, [r3, #4]
 8000f3a:	f003 0303 	and.w	r3, r3, #3
 8000f3e:	2b01      	cmp	r3, #1
 8000f40:	d005      	beq.n	8000f4e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f42:	683b      	ldr	r3, [r7, #0]
 8000f44:	685b      	ldr	r3, [r3, #4]
 8000f46:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f4a:	2b02      	cmp	r3, #2
 8000f4c:	d130      	bne.n	8000fb0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	689b      	ldr	r3, [r3, #8]
 8000f52:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f54:	69fb      	ldr	r3, [r7, #28]
 8000f56:	005b      	lsls	r3, r3, #1
 8000f58:	2203      	movs	r2, #3
 8000f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f5e:	43db      	mvns	r3, r3
 8000f60:	69ba      	ldr	r2, [r7, #24]
 8000f62:	4013      	ands	r3, r2
 8000f64:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	68da      	ldr	r2, [r3, #12]
 8000f6a:	69fb      	ldr	r3, [r7, #28]
 8000f6c:	005b      	lsls	r3, r3, #1
 8000f6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f72:	69ba      	ldr	r2, [r7, #24]
 8000f74:	4313      	orrs	r3, r2
 8000f76:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	69ba      	ldr	r2, [r7, #24]
 8000f7c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	685b      	ldr	r3, [r3, #4]
 8000f82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f84:	2201      	movs	r2, #1
 8000f86:	69fb      	ldr	r3, [r7, #28]
 8000f88:	fa02 f303 	lsl.w	r3, r2, r3
 8000f8c:	43db      	mvns	r3, r3
 8000f8e:	69ba      	ldr	r2, [r7, #24]
 8000f90:	4013      	ands	r3, r2
 8000f92:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000f94:	683b      	ldr	r3, [r7, #0]
 8000f96:	685b      	ldr	r3, [r3, #4]
 8000f98:	091b      	lsrs	r3, r3, #4
 8000f9a:	f003 0201 	and.w	r2, r3, #1
 8000f9e:	69fb      	ldr	r3, [r7, #28]
 8000fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa4:	69ba      	ldr	r2, [r7, #24]
 8000fa6:	4313      	orrs	r3, r2
 8000fa8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	69ba      	ldr	r2, [r7, #24]
 8000fae:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000fb0:	683b      	ldr	r3, [r7, #0]
 8000fb2:	685b      	ldr	r3, [r3, #4]
 8000fb4:	f003 0303 	and.w	r3, r3, #3
 8000fb8:	2b03      	cmp	r3, #3
 8000fba:	d017      	beq.n	8000fec <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	68db      	ldr	r3, [r3, #12]
 8000fc0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000fc2:	69fb      	ldr	r3, [r7, #28]
 8000fc4:	005b      	lsls	r3, r3, #1
 8000fc6:	2203      	movs	r2, #3
 8000fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fcc:	43db      	mvns	r3, r3
 8000fce:	69ba      	ldr	r2, [r7, #24]
 8000fd0:	4013      	ands	r3, r2
 8000fd2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000fd4:	683b      	ldr	r3, [r7, #0]
 8000fd6:	689a      	ldr	r2, [r3, #8]
 8000fd8:	69fb      	ldr	r3, [r7, #28]
 8000fda:	005b      	lsls	r3, r3, #1
 8000fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe0:	69ba      	ldr	r2, [r7, #24]
 8000fe2:	4313      	orrs	r3, r2
 8000fe4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	69ba      	ldr	r2, [r7, #24]
 8000fea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	685b      	ldr	r3, [r3, #4]
 8000ff0:	f003 0303 	and.w	r3, r3, #3
 8000ff4:	2b02      	cmp	r3, #2
 8000ff6:	d123      	bne.n	8001040 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000ff8:	69fb      	ldr	r3, [r7, #28]
 8000ffa:	08da      	lsrs	r2, r3, #3
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	3208      	adds	r2, #8
 8001000:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001004:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001006:	69fb      	ldr	r3, [r7, #28]
 8001008:	f003 0307 	and.w	r3, r3, #7
 800100c:	009b      	lsls	r3, r3, #2
 800100e:	220f      	movs	r2, #15
 8001010:	fa02 f303 	lsl.w	r3, r2, r3
 8001014:	43db      	mvns	r3, r3
 8001016:	69ba      	ldr	r2, [r7, #24]
 8001018:	4013      	ands	r3, r2
 800101a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	691a      	ldr	r2, [r3, #16]
 8001020:	69fb      	ldr	r3, [r7, #28]
 8001022:	f003 0307 	and.w	r3, r3, #7
 8001026:	009b      	lsls	r3, r3, #2
 8001028:	fa02 f303 	lsl.w	r3, r2, r3
 800102c:	69ba      	ldr	r2, [r7, #24]
 800102e:	4313      	orrs	r3, r2
 8001030:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001032:	69fb      	ldr	r3, [r7, #28]
 8001034:	08da      	lsrs	r2, r3, #3
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	3208      	adds	r2, #8
 800103a:	69b9      	ldr	r1, [r7, #24]
 800103c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001046:	69fb      	ldr	r3, [r7, #28]
 8001048:	005b      	lsls	r3, r3, #1
 800104a:	2203      	movs	r2, #3
 800104c:	fa02 f303 	lsl.w	r3, r2, r3
 8001050:	43db      	mvns	r3, r3
 8001052:	69ba      	ldr	r2, [r7, #24]
 8001054:	4013      	ands	r3, r2
 8001056:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001058:	683b      	ldr	r3, [r7, #0]
 800105a:	685b      	ldr	r3, [r3, #4]
 800105c:	f003 0203 	and.w	r2, r3, #3
 8001060:	69fb      	ldr	r3, [r7, #28]
 8001062:	005b      	lsls	r3, r3, #1
 8001064:	fa02 f303 	lsl.w	r3, r2, r3
 8001068:	69ba      	ldr	r2, [r7, #24]
 800106a:	4313      	orrs	r3, r2
 800106c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	69ba      	ldr	r2, [r7, #24]
 8001072:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	685b      	ldr	r3, [r3, #4]
 8001078:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800107c:	2b00      	cmp	r3, #0
 800107e:	f000 80b4 	beq.w	80011ea <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001082:	2300      	movs	r3, #0
 8001084:	60fb      	str	r3, [r7, #12]
 8001086:	4b60      	ldr	r3, [pc, #384]	; (8001208 <HAL_GPIO_Init+0x30c>)
 8001088:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800108a:	4a5f      	ldr	r2, [pc, #380]	; (8001208 <HAL_GPIO_Init+0x30c>)
 800108c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001090:	6453      	str	r3, [r2, #68]	; 0x44
 8001092:	4b5d      	ldr	r3, [pc, #372]	; (8001208 <HAL_GPIO_Init+0x30c>)
 8001094:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001096:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800109a:	60fb      	str	r3, [r7, #12]
 800109c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800109e:	4a5b      	ldr	r2, [pc, #364]	; (800120c <HAL_GPIO_Init+0x310>)
 80010a0:	69fb      	ldr	r3, [r7, #28]
 80010a2:	089b      	lsrs	r3, r3, #2
 80010a4:	3302      	adds	r3, #2
 80010a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80010ac:	69fb      	ldr	r3, [r7, #28]
 80010ae:	f003 0303 	and.w	r3, r3, #3
 80010b2:	009b      	lsls	r3, r3, #2
 80010b4:	220f      	movs	r2, #15
 80010b6:	fa02 f303 	lsl.w	r3, r2, r3
 80010ba:	43db      	mvns	r3, r3
 80010bc:	69ba      	ldr	r2, [r7, #24]
 80010be:	4013      	ands	r3, r2
 80010c0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	4a52      	ldr	r2, [pc, #328]	; (8001210 <HAL_GPIO_Init+0x314>)
 80010c6:	4293      	cmp	r3, r2
 80010c8:	d02b      	beq.n	8001122 <HAL_GPIO_Init+0x226>
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	4a51      	ldr	r2, [pc, #324]	; (8001214 <HAL_GPIO_Init+0x318>)
 80010ce:	4293      	cmp	r3, r2
 80010d0:	d025      	beq.n	800111e <HAL_GPIO_Init+0x222>
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	4a50      	ldr	r2, [pc, #320]	; (8001218 <HAL_GPIO_Init+0x31c>)
 80010d6:	4293      	cmp	r3, r2
 80010d8:	d01f      	beq.n	800111a <HAL_GPIO_Init+0x21e>
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	4a4f      	ldr	r2, [pc, #316]	; (800121c <HAL_GPIO_Init+0x320>)
 80010de:	4293      	cmp	r3, r2
 80010e0:	d019      	beq.n	8001116 <HAL_GPIO_Init+0x21a>
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	4a4e      	ldr	r2, [pc, #312]	; (8001220 <HAL_GPIO_Init+0x324>)
 80010e6:	4293      	cmp	r3, r2
 80010e8:	d013      	beq.n	8001112 <HAL_GPIO_Init+0x216>
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	4a4d      	ldr	r2, [pc, #308]	; (8001224 <HAL_GPIO_Init+0x328>)
 80010ee:	4293      	cmp	r3, r2
 80010f0:	d00d      	beq.n	800110e <HAL_GPIO_Init+0x212>
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	4a4c      	ldr	r2, [pc, #304]	; (8001228 <HAL_GPIO_Init+0x32c>)
 80010f6:	4293      	cmp	r3, r2
 80010f8:	d007      	beq.n	800110a <HAL_GPIO_Init+0x20e>
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	4a4b      	ldr	r2, [pc, #300]	; (800122c <HAL_GPIO_Init+0x330>)
 80010fe:	4293      	cmp	r3, r2
 8001100:	d101      	bne.n	8001106 <HAL_GPIO_Init+0x20a>
 8001102:	2307      	movs	r3, #7
 8001104:	e00e      	b.n	8001124 <HAL_GPIO_Init+0x228>
 8001106:	2308      	movs	r3, #8
 8001108:	e00c      	b.n	8001124 <HAL_GPIO_Init+0x228>
 800110a:	2306      	movs	r3, #6
 800110c:	e00a      	b.n	8001124 <HAL_GPIO_Init+0x228>
 800110e:	2305      	movs	r3, #5
 8001110:	e008      	b.n	8001124 <HAL_GPIO_Init+0x228>
 8001112:	2304      	movs	r3, #4
 8001114:	e006      	b.n	8001124 <HAL_GPIO_Init+0x228>
 8001116:	2303      	movs	r3, #3
 8001118:	e004      	b.n	8001124 <HAL_GPIO_Init+0x228>
 800111a:	2302      	movs	r3, #2
 800111c:	e002      	b.n	8001124 <HAL_GPIO_Init+0x228>
 800111e:	2301      	movs	r3, #1
 8001120:	e000      	b.n	8001124 <HAL_GPIO_Init+0x228>
 8001122:	2300      	movs	r3, #0
 8001124:	69fa      	ldr	r2, [r7, #28]
 8001126:	f002 0203 	and.w	r2, r2, #3
 800112a:	0092      	lsls	r2, r2, #2
 800112c:	4093      	lsls	r3, r2
 800112e:	69ba      	ldr	r2, [r7, #24]
 8001130:	4313      	orrs	r3, r2
 8001132:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001134:	4935      	ldr	r1, [pc, #212]	; (800120c <HAL_GPIO_Init+0x310>)
 8001136:	69fb      	ldr	r3, [r7, #28]
 8001138:	089b      	lsrs	r3, r3, #2
 800113a:	3302      	adds	r3, #2
 800113c:	69ba      	ldr	r2, [r7, #24]
 800113e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001142:	4b3b      	ldr	r3, [pc, #236]	; (8001230 <HAL_GPIO_Init+0x334>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001148:	693b      	ldr	r3, [r7, #16]
 800114a:	43db      	mvns	r3, r3
 800114c:	69ba      	ldr	r2, [r7, #24]
 800114e:	4013      	ands	r3, r2
 8001150:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	685b      	ldr	r3, [r3, #4]
 8001156:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800115a:	2b00      	cmp	r3, #0
 800115c:	d003      	beq.n	8001166 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800115e:	69ba      	ldr	r2, [r7, #24]
 8001160:	693b      	ldr	r3, [r7, #16]
 8001162:	4313      	orrs	r3, r2
 8001164:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001166:	4a32      	ldr	r2, [pc, #200]	; (8001230 <HAL_GPIO_Init+0x334>)
 8001168:	69bb      	ldr	r3, [r7, #24]
 800116a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800116c:	4b30      	ldr	r3, [pc, #192]	; (8001230 <HAL_GPIO_Init+0x334>)
 800116e:	685b      	ldr	r3, [r3, #4]
 8001170:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001172:	693b      	ldr	r3, [r7, #16]
 8001174:	43db      	mvns	r3, r3
 8001176:	69ba      	ldr	r2, [r7, #24]
 8001178:	4013      	ands	r3, r2
 800117a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800117c:	683b      	ldr	r3, [r7, #0]
 800117e:	685b      	ldr	r3, [r3, #4]
 8001180:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001184:	2b00      	cmp	r3, #0
 8001186:	d003      	beq.n	8001190 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001188:	69ba      	ldr	r2, [r7, #24]
 800118a:	693b      	ldr	r3, [r7, #16]
 800118c:	4313      	orrs	r3, r2
 800118e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001190:	4a27      	ldr	r2, [pc, #156]	; (8001230 <HAL_GPIO_Init+0x334>)
 8001192:	69bb      	ldr	r3, [r7, #24]
 8001194:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001196:	4b26      	ldr	r3, [pc, #152]	; (8001230 <HAL_GPIO_Init+0x334>)
 8001198:	689b      	ldr	r3, [r3, #8]
 800119a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800119c:	693b      	ldr	r3, [r7, #16]
 800119e:	43db      	mvns	r3, r3
 80011a0:	69ba      	ldr	r2, [r7, #24]
 80011a2:	4013      	ands	r3, r2
 80011a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	685b      	ldr	r3, [r3, #4]
 80011aa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d003      	beq.n	80011ba <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80011b2:	69ba      	ldr	r2, [r7, #24]
 80011b4:	693b      	ldr	r3, [r7, #16]
 80011b6:	4313      	orrs	r3, r2
 80011b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80011ba:	4a1d      	ldr	r2, [pc, #116]	; (8001230 <HAL_GPIO_Init+0x334>)
 80011bc:	69bb      	ldr	r3, [r7, #24]
 80011be:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80011c0:	4b1b      	ldr	r3, [pc, #108]	; (8001230 <HAL_GPIO_Init+0x334>)
 80011c2:	68db      	ldr	r3, [r3, #12]
 80011c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011c6:	693b      	ldr	r3, [r7, #16]
 80011c8:	43db      	mvns	r3, r3
 80011ca:	69ba      	ldr	r2, [r7, #24]
 80011cc:	4013      	ands	r3, r2
 80011ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	685b      	ldr	r3, [r3, #4]
 80011d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d003      	beq.n	80011e4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80011dc:	69ba      	ldr	r2, [r7, #24]
 80011de:	693b      	ldr	r3, [r7, #16]
 80011e0:	4313      	orrs	r3, r2
 80011e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80011e4:	4a12      	ldr	r2, [pc, #72]	; (8001230 <HAL_GPIO_Init+0x334>)
 80011e6:	69bb      	ldr	r3, [r7, #24]
 80011e8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011ea:	69fb      	ldr	r3, [r7, #28]
 80011ec:	3301      	adds	r3, #1
 80011ee:	61fb      	str	r3, [r7, #28]
 80011f0:	69fb      	ldr	r3, [r7, #28]
 80011f2:	2b0f      	cmp	r3, #15
 80011f4:	f67f ae90 	bls.w	8000f18 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80011f8:	bf00      	nop
 80011fa:	bf00      	nop
 80011fc:	3724      	adds	r7, #36	; 0x24
 80011fe:	46bd      	mov	sp, r7
 8001200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001204:	4770      	bx	lr
 8001206:	bf00      	nop
 8001208:	40023800 	.word	0x40023800
 800120c:	40013800 	.word	0x40013800
 8001210:	40020000 	.word	0x40020000
 8001214:	40020400 	.word	0x40020400
 8001218:	40020800 	.word	0x40020800
 800121c:	40020c00 	.word	0x40020c00
 8001220:	40021000 	.word	0x40021000
 8001224:	40021400 	.word	0x40021400
 8001228:	40021800 	.word	0x40021800
 800122c:	40021c00 	.word	0x40021c00
 8001230:	40013c00 	.word	0x40013c00

08001234 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001234:	b480      	push	{r7}
 8001236:	b083      	sub	sp, #12
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
 800123c:	460b      	mov	r3, r1
 800123e:	807b      	strh	r3, [r7, #2]
 8001240:	4613      	mov	r3, r2
 8001242:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001244:	787b      	ldrb	r3, [r7, #1]
 8001246:	2b00      	cmp	r3, #0
 8001248:	d003      	beq.n	8001252 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800124a:	887a      	ldrh	r2, [r7, #2]
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001250:	e003      	b.n	800125a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001252:	887b      	ldrh	r3, [r7, #2]
 8001254:	041a      	lsls	r2, r3, #16
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	619a      	str	r2, [r3, #24]
}
 800125a:	bf00      	nop
 800125c:	370c      	adds	r7, #12
 800125e:	46bd      	mov	sp, r7
 8001260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001264:	4770      	bx	lr
	...

08001268 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b086      	sub	sp, #24
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d101      	bne.n	800127a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001276:	2301      	movs	r3, #1
 8001278:	e264      	b.n	8001744 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	f003 0301 	and.w	r3, r3, #1
 8001282:	2b00      	cmp	r3, #0
 8001284:	d075      	beq.n	8001372 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001286:	4ba3      	ldr	r3, [pc, #652]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 8001288:	689b      	ldr	r3, [r3, #8]
 800128a:	f003 030c 	and.w	r3, r3, #12
 800128e:	2b04      	cmp	r3, #4
 8001290:	d00c      	beq.n	80012ac <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001292:	4ba0      	ldr	r3, [pc, #640]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 8001294:	689b      	ldr	r3, [r3, #8]
 8001296:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800129a:	2b08      	cmp	r3, #8
 800129c:	d112      	bne.n	80012c4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800129e:	4b9d      	ldr	r3, [pc, #628]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 80012a0:	685b      	ldr	r3, [r3, #4]
 80012a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012a6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80012aa:	d10b      	bne.n	80012c4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012ac:	4b99      	ldr	r3, [pc, #612]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d05b      	beq.n	8001370 <HAL_RCC_OscConfig+0x108>
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d157      	bne.n	8001370 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80012c0:	2301      	movs	r3, #1
 80012c2:	e23f      	b.n	8001744 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012cc:	d106      	bne.n	80012dc <HAL_RCC_OscConfig+0x74>
 80012ce:	4b91      	ldr	r3, [pc, #580]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	4a90      	ldr	r2, [pc, #576]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 80012d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012d8:	6013      	str	r3, [r2, #0]
 80012da:	e01d      	b.n	8001318 <HAL_RCC_OscConfig+0xb0>
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	685b      	ldr	r3, [r3, #4]
 80012e0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80012e4:	d10c      	bne.n	8001300 <HAL_RCC_OscConfig+0x98>
 80012e6:	4b8b      	ldr	r3, [pc, #556]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	4a8a      	ldr	r2, [pc, #552]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 80012ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80012f0:	6013      	str	r3, [r2, #0]
 80012f2:	4b88      	ldr	r3, [pc, #544]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	4a87      	ldr	r2, [pc, #540]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 80012f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012fc:	6013      	str	r3, [r2, #0]
 80012fe:	e00b      	b.n	8001318 <HAL_RCC_OscConfig+0xb0>
 8001300:	4b84      	ldr	r3, [pc, #528]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	4a83      	ldr	r2, [pc, #524]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 8001306:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800130a:	6013      	str	r3, [r2, #0]
 800130c:	4b81      	ldr	r3, [pc, #516]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	4a80      	ldr	r2, [pc, #512]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 8001312:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001316:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	685b      	ldr	r3, [r3, #4]
 800131c:	2b00      	cmp	r3, #0
 800131e:	d013      	beq.n	8001348 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001320:	f7ff fcfe 	bl	8000d20 <HAL_GetTick>
 8001324:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001326:	e008      	b.n	800133a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001328:	f7ff fcfa 	bl	8000d20 <HAL_GetTick>
 800132c:	4602      	mov	r2, r0
 800132e:	693b      	ldr	r3, [r7, #16]
 8001330:	1ad3      	subs	r3, r2, r3
 8001332:	2b64      	cmp	r3, #100	; 0x64
 8001334:	d901      	bls.n	800133a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001336:	2303      	movs	r3, #3
 8001338:	e204      	b.n	8001744 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800133a:	4b76      	ldr	r3, [pc, #472]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001342:	2b00      	cmp	r3, #0
 8001344:	d0f0      	beq.n	8001328 <HAL_RCC_OscConfig+0xc0>
 8001346:	e014      	b.n	8001372 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001348:	f7ff fcea 	bl	8000d20 <HAL_GetTick>
 800134c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800134e:	e008      	b.n	8001362 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001350:	f7ff fce6 	bl	8000d20 <HAL_GetTick>
 8001354:	4602      	mov	r2, r0
 8001356:	693b      	ldr	r3, [r7, #16]
 8001358:	1ad3      	subs	r3, r2, r3
 800135a:	2b64      	cmp	r3, #100	; 0x64
 800135c:	d901      	bls.n	8001362 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800135e:	2303      	movs	r3, #3
 8001360:	e1f0      	b.n	8001744 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001362:	4b6c      	ldr	r3, [pc, #432]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800136a:	2b00      	cmp	r3, #0
 800136c:	d1f0      	bne.n	8001350 <HAL_RCC_OscConfig+0xe8>
 800136e:	e000      	b.n	8001372 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001370:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f003 0302 	and.w	r3, r3, #2
 800137a:	2b00      	cmp	r3, #0
 800137c:	d063      	beq.n	8001446 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800137e:	4b65      	ldr	r3, [pc, #404]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 8001380:	689b      	ldr	r3, [r3, #8]
 8001382:	f003 030c 	and.w	r3, r3, #12
 8001386:	2b00      	cmp	r3, #0
 8001388:	d00b      	beq.n	80013a2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800138a:	4b62      	ldr	r3, [pc, #392]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 800138c:	689b      	ldr	r3, [r3, #8]
 800138e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001392:	2b08      	cmp	r3, #8
 8001394:	d11c      	bne.n	80013d0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001396:	4b5f      	ldr	r3, [pc, #380]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 8001398:	685b      	ldr	r3, [r3, #4]
 800139a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d116      	bne.n	80013d0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013a2:	4b5c      	ldr	r3, [pc, #368]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	f003 0302 	and.w	r3, r3, #2
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d005      	beq.n	80013ba <HAL_RCC_OscConfig+0x152>
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	68db      	ldr	r3, [r3, #12]
 80013b2:	2b01      	cmp	r3, #1
 80013b4:	d001      	beq.n	80013ba <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80013b6:	2301      	movs	r3, #1
 80013b8:	e1c4      	b.n	8001744 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013ba:	4b56      	ldr	r3, [pc, #344]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	691b      	ldr	r3, [r3, #16]
 80013c6:	00db      	lsls	r3, r3, #3
 80013c8:	4952      	ldr	r1, [pc, #328]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 80013ca:	4313      	orrs	r3, r2
 80013cc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013ce:	e03a      	b.n	8001446 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	68db      	ldr	r3, [r3, #12]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d020      	beq.n	800141a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80013d8:	4b4f      	ldr	r3, [pc, #316]	; (8001518 <HAL_RCC_OscConfig+0x2b0>)
 80013da:	2201      	movs	r2, #1
 80013dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013de:	f7ff fc9f 	bl	8000d20 <HAL_GetTick>
 80013e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013e4:	e008      	b.n	80013f8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80013e6:	f7ff fc9b 	bl	8000d20 <HAL_GetTick>
 80013ea:	4602      	mov	r2, r0
 80013ec:	693b      	ldr	r3, [r7, #16]
 80013ee:	1ad3      	subs	r3, r2, r3
 80013f0:	2b02      	cmp	r3, #2
 80013f2:	d901      	bls.n	80013f8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80013f4:	2303      	movs	r3, #3
 80013f6:	e1a5      	b.n	8001744 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013f8:	4b46      	ldr	r3, [pc, #280]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	f003 0302 	and.w	r3, r3, #2
 8001400:	2b00      	cmp	r3, #0
 8001402:	d0f0      	beq.n	80013e6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001404:	4b43      	ldr	r3, [pc, #268]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	691b      	ldr	r3, [r3, #16]
 8001410:	00db      	lsls	r3, r3, #3
 8001412:	4940      	ldr	r1, [pc, #256]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 8001414:	4313      	orrs	r3, r2
 8001416:	600b      	str	r3, [r1, #0]
 8001418:	e015      	b.n	8001446 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800141a:	4b3f      	ldr	r3, [pc, #252]	; (8001518 <HAL_RCC_OscConfig+0x2b0>)
 800141c:	2200      	movs	r2, #0
 800141e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001420:	f7ff fc7e 	bl	8000d20 <HAL_GetTick>
 8001424:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001426:	e008      	b.n	800143a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001428:	f7ff fc7a 	bl	8000d20 <HAL_GetTick>
 800142c:	4602      	mov	r2, r0
 800142e:	693b      	ldr	r3, [r7, #16]
 8001430:	1ad3      	subs	r3, r2, r3
 8001432:	2b02      	cmp	r3, #2
 8001434:	d901      	bls.n	800143a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001436:	2303      	movs	r3, #3
 8001438:	e184      	b.n	8001744 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800143a:	4b36      	ldr	r3, [pc, #216]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f003 0302 	and.w	r3, r3, #2
 8001442:	2b00      	cmp	r3, #0
 8001444:	d1f0      	bne.n	8001428 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f003 0308 	and.w	r3, r3, #8
 800144e:	2b00      	cmp	r3, #0
 8001450:	d030      	beq.n	80014b4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	695b      	ldr	r3, [r3, #20]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d016      	beq.n	8001488 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800145a:	4b30      	ldr	r3, [pc, #192]	; (800151c <HAL_RCC_OscConfig+0x2b4>)
 800145c:	2201      	movs	r2, #1
 800145e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001460:	f7ff fc5e 	bl	8000d20 <HAL_GetTick>
 8001464:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001466:	e008      	b.n	800147a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001468:	f7ff fc5a 	bl	8000d20 <HAL_GetTick>
 800146c:	4602      	mov	r2, r0
 800146e:	693b      	ldr	r3, [r7, #16]
 8001470:	1ad3      	subs	r3, r2, r3
 8001472:	2b02      	cmp	r3, #2
 8001474:	d901      	bls.n	800147a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001476:	2303      	movs	r3, #3
 8001478:	e164      	b.n	8001744 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800147a:	4b26      	ldr	r3, [pc, #152]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 800147c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800147e:	f003 0302 	and.w	r3, r3, #2
 8001482:	2b00      	cmp	r3, #0
 8001484:	d0f0      	beq.n	8001468 <HAL_RCC_OscConfig+0x200>
 8001486:	e015      	b.n	80014b4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001488:	4b24      	ldr	r3, [pc, #144]	; (800151c <HAL_RCC_OscConfig+0x2b4>)
 800148a:	2200      	movs	r2, #0
 800148c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800148e:	f7ff fc47 	bl	8000d20 <HAL_GetTick>
 8001492:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001494:	e008      	b.n	80014a8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001496:	f7ff fc43 	bl	8000d20 <HAL_GetTick>
 800149a:	4602      	mov	r2, r0
 800149c:	693b      	ldr	r3, [r7, #16]
 800149e:	1ad3      	subs	r3, r2, r3
 80014a0:	2b02      	cmp	r3, #2
 80014a2:	d901      	bls.n	80014a8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80014a4:	2303      	movs	r3, #3
 80014a6:	e14d      	b.n	8001744 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014a8:	4b1a      	ldr	r3, [pc, #104]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 80014aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80014ac:	f003 0302 	and.w	r3, r3, #2
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d1f0      	bne.n	8001496 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	f003 0304 	and.w	r3, r3, #4
 80014bc:	2b00      	cmp	r3, #0
 80014be:	f000 80a0 	beq.w	8001602 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80014c2:	2300      	movs	r3, #0
 80014c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80014c6:	4b13      	ldr	r3, [pc, #76]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 80014c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d10f      	bne.n	80014f2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014d2:	2300      	movs	r3, #0
 80014d4:	60bb      	str	r3, [r7, #8]
 80014d6:	4b0f      	ldr	r3, [pc, #60]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 80014d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014da:	4a0e      	ldr	r2, [pc, #56]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 80014dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014e0:	6413      	str	r3, [r2, #64]	; 0x40
 80014e2:	4b0c      	ldr	r3, [pc, #48]	; (8001514 <HAL_RCC_OscConfig+0x2ac>)
 80014e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014ea:	60bb      	str	r3, [r7, #8]
 80014ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80014ee:	2301      	movs	r3, #1
 80014f0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014f2:	4b0b      	ldr	r3, [pc, #44]	; (8001520 <HAL_RCC_OscConfig+0x2b8>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d121      	bne.n	8001542 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80014fe:	4b08      	ldr	r3, [pc, #32]	; (8001520 <HAL_RCC_OscConfig+0x2b8>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	4a07      	ldr	r2, [pc, #28]	; (8001520 <HAL_RCC_OscConfig+0x2b8>)
 8001504:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001508:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800150a:	f7ff fc09 	bl	8000d20 <HAL_GetTick>
 800150e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001510:	e011      	b.n	8001536 <HAL_RCC_OscConfig+0x2ce>
 8001512:	bf00      	nop
 8001514:	40023800 	.word	0x40023800
 8001518:	42470000 	.word	0x42470000
 800151c:	42470e80 	.word	0x42470e80
 8001520:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001524:	f7ff fbfc 	bl	8000d20 <HAL_GetTick>
 8001528:	4602      	mov	r2, r0
 800152a:	693b      	ldr	r3, [r7, #16]
 800152c:	1ad3      	subs	r3, r2, r3
 800152e:	2b02      	cmp	r3, #2
 8001530:	d901      	bls.n	8001536 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001532:	2303      	movs	r3, #3
 8001534:	e106      	b.n	8001744 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001536:	4b85      	ldr	r3, [pc, #532]	; (800174c <HAL_RCC_OscConfig+0x4e4>)
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800153e:	2b00      	cmp	r3, #0
 8001540:	d0f0      	beq.n	8001524 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	689b      	ldr	r3, [r3, #8]
 8001546:	2b01      	cmp	r3, #1
 8001548:	d106      	bne.n	8001558 <HAL_RCC_OscConfig+0x2f0>
 800154a:	4b81      	ldr	r3, [pc, #516]	; (8001750 <HAL_RCC_OscConfig+0x4e8>)
 800154c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800154e:	4a80      	ldr	r2, [pc, #512]	; (8001750 <HAL_RCC_OscConfig+0x4e8>)
 8001550:	f043 0301 	orr.w	r3, r3, #1
 8001554:	6713      	str	r3, [r2, #112]	; 0x70
 8001556:	e01c      	b.n	8001592 <HAL_RCC_OscConfig+0x32a>
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	689b      	ldr	r3, [r3, #8]
 800155c:	2b05      	cmp	r3, #5
 800155e:	d10c      	bne.n	800157a <HAL_RCC_OscConfig+0x312>
 8001560:	4b7b      	ldr	r3, [pc, #492]	; (8001750 <HAL_RCC_OscConfig+0x4e8>)
 8001562:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001564:	4a7a      	ldr	r2, [pc, #488]	; (8001750 <HAL_RCC_OscConfig+0x4e8>)
 8001566:	f043 0304 	orr.w	r3, r3, #4
 800156a:	6713      	str	r3, [r2, #112]	; 0x70
 800156c:	4b78      	ldr	r3, [pc, #480]	; (8001750 <HAL_RCC_OscConfig+0x4e8>)
 800156e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001570:	4a77      	ldr	r2, [pc, #476]	; (8001750 <HAL_RCC_OscConfig+0x4e8>)
 8001572:	f043 0301 	orr.w	r3, r3, #1
 8001576:	6713      	str	r3, [r2, #112]	; 0x70
 8001578:	e00b      	b.n	8001592 <HAL_RCC_OscConfig+0x32a>
 800157a:	4b75      	ldr	r3, [pc, #468]	; (8001750 <HAL_RCC_OscConfig+0x4e8>)
 800157c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800157e:	4a74      	ldr	r2, [pc, #464]	; (8001750 <HAL_RCC_OscConfig+0x4e8>)
 8001580:	f023 0301 	bic.w	r3, r3, #1
 8001584:	6713      	str	r3, [r2, #112]	; 0x70
 8001586:	4b72      	ldr	r3, [pc, #456]	; (8001750 <HAL_RCC_OscConfig+0x4e8>)
 8001588:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800158a:	4a71      	ldr	r2, [pc, #452]	; (8001750 <HAL_RCC_OscConfig+0x4e8>)
 800158c:	f023 0304 	bic.w	r3, r3, #4
 8001590:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	689b      	ldr	r3, [r3, #8]
 8001596:	2b00      	cmp	r3, #0
 8001598:	d015      	beq.n	80015c6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800159a:	f7ff fbc1 	bl	8000d20 <HAL_GetTick>
 800159e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015a0:	e00a      	b.n	80015b8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015a2:	f7ff fbbd 	bl	8000d20 <HAL_GetTick>
 80015a6:	4602      	mov	r2, r0
 80015a8:	693b      	ldr	r3, [r7, #16]
 80015aa:	1ad3      	subs	r3, r2, r3
 80015ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80015b0:	4293      	cmp	r3, r2
 80015b2:	d901      	bls.n	80015b8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80015b4:	2303      	movs	r3, #3
 80015b6:	e0c5      	b.n	8001744 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015b8:	4b65      	ldr	r3, [pc, #404]	; (8001750 <HAL_RCC_OscConfig+0x4e8>)
 80015ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015bc:	f003 0302 	and.w	r3, r3, #2
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d0ee      	beq.n	80015a2 <HAL_RCC_OscConfig+0x33a>
 80015c4:	e014      	b.n	80015f0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015c6:	f7ff fbab 	bl	8000d20 <HAL_GetTick>
 80015ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015cc:	e00a      	b.n	80015e4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015ce:	f7ff fba7 	bl	8000d20 <HAL_GetTick>
 80015d2:	4602      	mov	r2, r0
 80015d4:	693b      	ldr	r3, [r7, #16]
 80015d6:	1ad3      	subs	r3, r2, r3
 80015d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80015dc:	4293      	cmp	r3, r2
 80015de:	d901      	bls.n	80015e4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80015e0:	2303      	movs	r3, #3
 80015e2:	e0af      	b.n	8001744 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015e4:	4b5a      	ldr	r3, [pc, #360]	; (8001750 <HAL_RCC_OscConfig+0x4e8>)
 80015e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015e8:	f003 0302 	and.w	r3, r3, #2
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d1ee      	bne.n	80015ce <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80015f0:	7dfb      	ldrb	r3, [r7, #23]
 80015f2:	2b01      	cmp	r3, #1
 80015f4:	d105      	bne.n	8001602 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80015f6:	4b56      	ldr	r3, [pc, #344]	; (8001750 <HAL_RCC_OscConfig+0x4e8>)
 80015f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015fa:	4a55      	ldr	r2, [pc, #340]	; (8001750 <HAL_RCC_OscConfig+0x4e8>)
 80015fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001600:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	699b      	ldr	r3, [r3, #24]
 8001606:	2b00      	cmp	r3, #0
 8001608:	f000 809b 	beq.w	8001742 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800160c:	4b50      	ldr	r3, [pc, #320]	; (8001750 <HAL_RCC_OscConfig+0x4e8>)
 800160e:	689b      	ldr	r3, [r3, #8]
 8001610:	f003 030c 	and.w	r3, r3, #12
 8001614:	2b08      	cmp	r3, #8
 8001616:	d05c      	beq.n	80016d2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	699b      	ldr	r3, [r3, #24]
 800161c:	2b02      	cmp	r3, #2
 800161e:	d141      	bne.n	80016a4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001620:	4b4c      	ldr	r3, [pc, #304]	; (8001754 <HAL_RCC_OscConfig+0x4ec>)
 8001622:	2200      	movs	r2, #0
 8001624:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001626:	f7ff fb7b 	bl	8000d20 <HAL_GetTick>
 800162a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800162c:	e008      	b.n	8001640 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800162e:	f7ff fb77 	bl	8000d20 <HAL_GetTick>
 8001632:	4602      	mov	r2, r0
 8001634:	693b      	ldr	r3, [r7, #16]
 8001636:	1ad3      	subs	r3, r2, r3
 8001638:	2b02      	cmp	r3, #2
 800163a:	d901      	bls.n	8001640 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800163c:	2303      	movs	r3, #3
 800163e:	e081      	b.n	8001744 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001640:	4b43      	ldr	r3, [pc, #268]	; (8001750 <HAL_RCC_OscConfig+0x4e8>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001648:	2b00      	cmp	r3, #0
 800164a:	d1f0      	bne.n	800162e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	69da      	ldr	r2, [r3, #28]
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	6a1b      	ldr	r3, [r3, #32]
 8001654:	431a      	orrs	r2, r3
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800165a:	019b      	lsls	r3, r3, #6
 800165c:	431a      	orrs	r2, r3
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001662:	085b      	lsrs	r3, r3, #1
 8001664:	3b01      	subs	r3, #1
 8001666:	041b      	lsls	r3, r3, #16
 8001668:	431a      	orrs	r2, r3
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800166e:	061b      	lsls	r3, r3, #24
 8001670:	4937      	ldr	r1, [pc, #220]	; (8001750 <HAL_RCC_OscConfig+0x4e8>)
 8001672:	4313      	orrs	r3, r2
 8001674:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001676:	4b37      	ldr	r3, [pc, #220]	; (8001754 <HAL_RCC_OscConfig+0x4ec>)
 8001678:	2201      	movs	r2, #1
 800167a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800167c:	f7ff fb50 	bl	8000d20 <HAL_GetTick>
 8001680:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001682:	e008      	b.n	8001696 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001684:	f7ff fb4c 	bl	8000d20 <HAL_GetTick>
 8001688:	4602      	mov	r2, r0
 800168a:	693b      	ldr	r3, [r7, #16]
 800168c:	1ad3      	subs	r3, r2, r3
 800168e:	2b02      	cmp	r3, #2
 8001690:	d901      	bls.n	8001696 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001692:	2303      	movs	r3, #3
 8001694:	e056      	b.n	8001744 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001696:	4b2e      	ldr	r3, [pc, #184]	; (8001750 <HAL_RCC_OscConfig+0x4e8>)
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d0f0      	beq.n	8001684 <HAL_RCC_OscConfig+0x41c>
 80016a2:	e04e      	b.n	8001742 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016a4:	4b2b      	ldr	r3, [pc, #172]	; (8001754 <HAL_RCC_OscConfig+0x4ec>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016aa:	f7ff fb39 	bl	8000d20 <HAL_GetTick>
 80016ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016b0:	e008      	b.n	80016c4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016b2:	f7ff fb35 	bl	8000d20 <HAL_GetTick>
 80016b6:	4602      	mov	r2, r0
 80016b8:	693b      	ldr	r3, [r7, #16]
 80016ba:	1ad3      	subs	r3, r2, r3
 80016bc:	2b02      	cmp	r3, #2
 80016be:	d901      	bls.n	80016c4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80016c0:	2303      	movs	r3, #3
 80016c2:	e03f      	b.n	8001744 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016c4:	4b22      	ldr	r3, [pc, #136]	; (8001750 <HAL_RCC_OscConfig+0x4e8>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d1f0      	bne.n	80016b2 <HAL_RCC_OscConfig+0x44a>
 80016d0:	e037      	b.n	8001742 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	699b      	ldr	r3, [r3, #24]
 80016d6:	2b01      	cmp	r3, #1
 80016d8:	d101      	bne.n	80016de <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80016da:	2301      	movs	r3, #1
 80016dc:	e032      	b.n	8001744 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80016de:	4b1c      	ldr	r3, [pc, #112]	; (8001750 <HAL_RCC_OscConfig+0x4e8>)
 80016e0:	685b      	ldr	r3, [r3, #4]
 80016e2:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	699b      	ldr	r3, [r3, #24]
 80016e8:	2b01      	cmp	r3, #1
 80016ea:	d028      	beq.n	800173e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80016f6:	429a      	cmp	r2, r3
 80016f8:	d121      	bne.n	800173e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001704:	429a      	cmp	r2, r3
 8001706:	d11a      	bne.n	800173e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001708:	68fa      	ldr	r2, [r7, #12]
 800170a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800170e:	4013      	ands	r3, r2
 8001710:	687a      	ldr	r2, [r7, #4]
 8001712:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001714:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001716:	4293      	cmp	r3, r2
 8001718:	d111      	bne.n	800173e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001724:	085b      	lsrs	r3, r3, #1
 8001726:	3b01      	subs	r3, #1
 8001728:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800172a:	429a      	cmp	r2, r3
 800172c:	d107      	bne.n	800173e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001738:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800173a:	429a      	cmp	r2, r3
 800173c:	d001      	beq.n	8001742 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800173e:	2301      	movs	r3, #1
 8001740:	e000      	b.n	8001744 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8001742:	2300      	movs	r3, #0
}
 8001744:	4618      	mov	r0, r3
 8001746:	3718      	adds	r7, #24
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}
 800174c:	40007000 	.word	0x40007000
 8001750:	40023800 	.word	0x40023800
 8001754:	42470060 	.word	0x42470060

08001758 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b084      	sub	sp, #16
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
 8001760:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	2b00      	cmp	r3, #0
 8001766:	d101      	bne.n	800176c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001768:	2301      	movs	r3, #1
 800176a:	e0cc      	b.n	8001906 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800176c:	4b68      	ldr	r3, [pc, #416]	; (8001910 <HAL_RCC_ClockConfig+0x1b8>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	f003 0307 	and.w	r3, r3, #7
 8001774:	683a      	ldr	r2, [r7, #0]
 8001776:	429a      	cmp	r2, r3
 8001778:	d90c      	bls.n	8001794 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800177a:	4b65      	ldr	r3, [pc, #404]	; (8001910 <HAL_RCC_ClockConfig+0x1b8>)
 800177c:	683a      	ldr	r2, [r7, #0]
 800177e:	b2d2      	uxtb	r2, r2
 8001780:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001782:	4b63      	ldr	r3, [pc, #396]	; (8001910 <HAL_RCC_ClockConfig+0x1b8>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f003 0307 	and.w	r3, r3, #7
 800178a:	683a      	ldr	r2, [r7, #0]
 800178c:	429a      	cmp	r2, r3
 800178e:	d001      	beq.n	8001794 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001790:	2301      	movs	r3, #1
 8001792:	e0b8      	b.n	8001906 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f003 0302 	and.w	r3, r3, #2
 800179c:	2b00      	cmp	r3, #0
 800179e:	d020      	beq.n	80017e2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	f003 0304 	and.w	r3, r3, #4
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d005      	beq.n	80017b8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80017ac:	4b59      	ldr	r3, [pc, #356]	; (8001914 <HAL_RCC_ClockConfig+0x1bc>)
 80017ae:	689b      	ldr	r3, [r3, #8]
 80017b0:	4a58      	ldr	r2, [pc, #352]	; (8001914 <HAL_RCC_ClockConfig+0x1bc>)
 80017b2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80017b6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	f003 0308 	and.w	r3, r3, #8
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d005      	beq.n	80017d0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80017c4:	4b53      	ldr	r3, [pc, #332]	; (8001914 <HAL_RCC_ClockConfig+0x1bc>)
 80017c6:	689b      	ldr	r3, [r3, #8]
 80017c8:	4a52      	ldr	r2, [pc, #328]	; (8001914 <HAL_RCC_ClockConfig+0x1bc>)
 80017ca:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80017ce:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017d0:	4b50      	ldr	r3, [pc, #320]	; (8001914 <HAL_RCC_ClockConfig+0x1bc>)
 80017d2:	689b      	ldr	r3, [r3, #8]
 80017d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	689b      	ldr	r3, [r3, #8]
 80017dc:	494d      	ldr	r1, [pc, #308]	; (8001914 <HAL_RCC_ClockConfig+0x1bc>)
 80017de:	4313      	orrs	r3, r2
 80017e0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f003 0301 	and.w	r3, r3, #1
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d044      	beq.n	8001878 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	685b      	ldr	r3, [r3, #4]
 80017f2:	2b01      	cmp	r3, #1
 80017f4:	d107      	bne.n	8001806 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017f6:	4b47      	ldr	r3, [pc, #284]	; (8001914 <HAL_RCC_ClockConfig+0x1bc>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d119      	bne.n	8001836 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001802:	2301      	movs	r3, #1
 8001804:	e07f      	b.n	8001906 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	685b      	ldr	r3, [r3, #4]
 800180a:	2b02      	cmp	r3, #2
 800180c:	d003      	beq.n	8001816 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001812:	2b03      	cmp	r3, #3
 8001814:	d107      	bne.n	8001826 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001816:	4b3f      	ldr	r3, [pc, #252]	; (8001914 <HAL_RCC_ClockConfig+0x1bc>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800181e:	2b00      	cmp	r3, #0
 8001820:	d109      	bne.n	8001836 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001822:	2301      	movs	r3, #1
 8001824:	e06f      	b.n	8001906 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001826:	4b3b      	ldr	r3, [pc, #236]	; (8001914 <HAL_RCC_ClockConfig+0x1bc>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f003 0302 	and.w	r3, r3, #2
 800182e:	2b00      	cmp	r3, #0
 8001830:	d101      	bne.n	8001836 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001832:	2301      	movs	r3, #1
 8001834:	e067      	b.n	8001906 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001836:	4b37      	ldr	r3, [pc, #220]	; (8001914 <HAL_RCC_ClockConfig+0x1bc>)
 8001838:	689b      	ldr	r3, [r3, #8]
 800183a:	f023 0203 	bic.w	r2, r3, #3
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	4934      	ldr	r1, [pc, #208]	; (8001914 <HAL_RCC_ClockConfig+0x1bc>)
 8001844:	4313      	orrs	r3, r2
 8001846:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001848:	f7ff fa6a 	bl	8000d20 <HAL_GetTick>
 800184c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800184e:	e00a      	b.n	8001866 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001850:	f7ff fa66 	bl	8000d20 <HAL_GetTick>
 8001854:	4602      	mov	r2, r0
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	1ad3      	subs	r3, r2, r3
 800185a:	f241 3288 	movw	r2, #5000	; 0x1388
 800185e:	4293      	cmp	r3, r2
 8001860:	d901      	bls.n	8001866 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001862:	2303      	movs	r3, #3
 8001864:	e04f      	b.n	8001906 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001866:	4b2b      	ldr	r3, [pc, #172]	; (8001914 <HAL_RCC_ClockConfig+0x1bc>)
 8001868:	689b      	ldr	r3, [r3, #8]
 800186a:	f003 020c 	and.w	r2, r3, #12
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	685b      	ldr	r3, [r3, #4]
 8001872:	009b      	lsls	r3, r3, #2
 8001874:	429a      	cmp	r2, r3
 8001876:	d1eb      	bne.n	8001850 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001878:	4b25      	ldr	r3, [pc, #148]	; (8001910 <HAL_RCC_ClockConfig+0x1b8>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	f003 0307 	and.w	r3, r3, #7
 8001880:	683a      	ldr	r2, [r7, #0]
 8001882:	429a      	cmp	r2, r3
 8001884:	d20c      	bcs.n	80018a0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001886:	4b22      	ldr	r3, [pc, #136]	; (8001910 <HAL_RCC_ClockConfig+0x1b8>)
 8001888:	683a      	ldr	r2, [r7, #0]
 800188a:	b2d2      	uxtb	r2, r2
 800188c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800188e:	4b20      	ldr	r3, [pc, #128]	; (8001910 <HAL_RCC_ClockConfig+0x1b8>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	f003 0307 	and.w	r3, r3, #7
 8001896:	683a      	ldr	r2, [r7, #0]
 8001898:	429a      	cmp	r2, r3
 800189a:	d001      	beq.n	80018a0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800189c:	2301      	movs	r3, #1
 800189e:	e032      	b.n	8001906 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f003 0304 	and.w	r3, r3, #4
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d008      	beq.n	80018be <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80018ac:	4b19      	ldr	r3, [pc, #100]	; (8001914 <HAL_RCC_ClockConfig+0x1bc>)
 80018ae:	689b      	ldr	r3, [r3, #8]
 80018b0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	68db      	ldr	r3, [r3, #12]
 80018b8:	4916      	ldr	r1, [pc, #88]	; (8001914 <HAL_RCC_ClockConfig+0x1bc>)
 80018ba:	4313      	orrs	r3, r2
 80018bc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f003 0308 	and.w	r3, r3, #8
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d009      	beq.n	80018de <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80018ca:	4b12      	ldr	r3, [pc, #72]	; (8001914 <HAL_RCC_ClockConfig+0x1bc>)
 80018cc:	689b      	ldr	r3, [r3, #8]
 80018ce:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	691b      	ldr	r3, [r3, #16]
 80018d6:	00db      	lsls	r3, r3, #3
 80018d8:	490e      	ldr	r1, [pc, #56]	; (8001914 <HAL_RCC_ClockConfig+0x1bc>)
 80018da:	4313      	orrs	r3, r2
 80018dc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80018de:	f000 f821 	bl	8001924 <HAL_RCC_GetSysClockFreq>
 80018e2:	4602      	mov	r2, r0
 80018e4:	4b0b      	ldr	r3, [pc, #44]	; (8001914 <HAL_RCC_ClockConfig+0x1bc>)
 80018e6:	689b      	ldr	r3, [r3, #8]
 80018e8:	091b      	lsrs	r3, r3, #4
 80018ea:	f003 030f 	and.w	r3, r3, #15
 80018ee:	490a      	ldr	r1, [pc, #40]	; (8001918 <HAL_RCC_ClockConfig+0x1c0>)
 80018f0:	5ccb      	ldrb	r3, [r1, r3]
 80018f2:	fa22 f303 	lsr.w	r3, r2, r3
 80018f6:	4a09      	ldr	r2, [pc, #36]	; (800191c <HAL_RCC_ClockConfig+0x1c4>)
 80018f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80018fa:	4b09      	ldr	r3, [pc, #36]	; (8001920 <HAL_RCC_ClockConfig+0x1c8>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	4618      	mov	r0, r3
 8001900:	f7ff f922 	bl	8000b48 <HAL_InitTick>

  return HAL_OK;
 8001904:	2300      	movs	r3, #0
}
 8001906:	4618      	mov	r0, r3
 8001908:	3710      	adds	r7, #16
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}
 800190e:	bf00      	nop
 8001910:	40023c00 	.word	0x40023c00
 8001914:	40023800 	.word	0x40023800
 8001918:	0800633c 	.word	0x0800633c
 800191c:	20000000 	.word	0x20000000
 8001920:	20000004 	.word	0x20000004

08001924 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001924:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001928:	b084      	sub	sp, #16
 800192a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800192c:	2300      	movs	r3, #0
 800192e:	607b      	str	r3, [r7, #4]
 8001930:	2300      	movs	r3, #0
 8001932:	60fb      	str	r3, [r7, #12]
 8001934:	2300      	movs	r3, #0
 8001936:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001938:	2300      	movs	r3, #0
 800193a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800193c:	4b67      	ldr	r3, [pc, #412]	; (8001adc <HAL_RCC_GetSysClockFreq+0x1b8>)
 800193e:	689b      	ldr	r3, [r3, #8]
 8001940:	f003 030c 	and.w	r3, r3, #12
 8001944:	2b08      	cmp	r3, #8
 8001946:	d00d      	beq.n	8001964 <HAL_RCC_GetSysClockFreq+0x40>
 8001948:	2b08      	cmp	r3, #8
 800194a:	f200 80bd 	bhi.w	8001ac8 <HAL_RCC_GetSysClockFreq+0x1a4>
 800194e:	2b00      	cmp	r3, #0
 8001950:	d002      	beq.n	8001958 <HAL_RCC_GetSysClockFreq+0x34>
 8001952:	2b04      	cmp	r3, #4
 8001954:	d003      	beq.n	800195e <HAL_RCC_GetSysClockFreq+0x3a>
 8001956:	e0b7      	b.n	8001ac8 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001958:	4b61      	ldr	r3, [pc, #388]	; (8001ae0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800195a:	60bb      	str	r3, [r7, #8]
       break;
 800195c:	e0b7      	b.n	8001ace <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800195e:	4b61      	ldr	r3, [pc, #388]	; (8001ae4 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8001960:	60bb      	str	r3, [r7, #8]
      break;
 8001962:	e0b4      	b.n	8001ace <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001964:	4b5d      	ldr	r3, [pc, #372]	; (8001adc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001966:	685b      	ldr	r3, [r3, #4]
 8001968:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800196c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800196e:	4b5b      	ldr	r3, [pc, #364]	; (8001adc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001970:	685b      	ldr	r3, [r3, #4]
 8001972:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001976:	2b00      	cmp	r3, #0
 8001978:	d04d      	beq.n	8001a16 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800197a:	4b58      	ldr	r3, [pc, #352]	; (8001adc <HAL_RCC_GetSysClockFreq+0x1b8>)
 800197c:	685b      	ldr	r3, [r3, #4]
 800197e:	099b      	lsrs	r3, r3, #6
 8001980:	461a      	mov	r2, r3
 8001982:	f04f 0300 	mov.w	r3, #0
 8001986:	f240 10ff 	movw	r0, #511	; 0x1ff
 800198a:	f04f 0100 	mov.w	r1, #0
 800198e:	ea02 0800 	and.w	r8, r2, r0
 8001992:	ea03 0901 	and.w	r9, r3, r1
 8001996:	4640      	mov	r0, r8
 8001998:	4649      	mov	r1, r9
 800199a:	f04f 0200 	mov.w	r2, #0
 800199e:	f04f 0300 	mov.w	r3, #0
 80019a2:	014b      	lsls	r3, r1, #5
 80019a4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80019a8:	0142      	lsls	r2, r0, #5
 80019aa:	4610      	mov	r0, r2
 80019ac:	4619      	mov	r1, r3
 80019ae:	ebb0 0008 	subs.w	r0, r0, r8
 80019b2:	eb61 0109 	sbc.w	r1, r1, r9
 80019b6:	f04f 0200 	mov.w	r2, #0
 80019ba:	f04f 0300 	mov.w	r3, #0
 80019be:	018b      	lsls	r3, r1, #6
 80019c0:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80019c4:	0182      	lsls	r2, r0, #6
 80019c6:	1a12      	subs	r2, r2, r0
 80019c8:	eb63 0301 	sbc.w	r3, r3, r1
 80019cc:	f04f 0000 	mov.w	r0, #0
 80019d0:	f04f 0100 	mov.w	r1, #0
 80019d4:	00d9      	lsls	r1, r3, #3
 80019d6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80019da:	00d0      	lsls	r0, r2, #3
 80019dc:	4602      	mov	r2, r0
 80019de:	460b      	mov	r3, r1
 80019e0:	eb12 0208 	adds.w	r2, r2, r8
 80019e4:	eb43 0309 	adc.w	r3, r3, r9
 80019e8:	f04f 0000 	mov.w	r0, #0
 80019ec:	f04f 0100 	mov.w	r1, #0
 80019f0:	0259      	lsls	r1, r3, #9
 80019f2:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80019f6:	0250      	lsls	r0, r2, #9
 80019f8:	4602      	mov	r2, r0
 80019fa:	460b      	mov	r3, r1
 80019fc:	4610      	mov	r0, r2
 80019fe:	4619      	mov	r1, r3
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	461a      	mov	r2, r3
 8001a04:	f04f 0300 	mov.w	r3, #0
 8001a08:	f7fe fc82 	bl	8000310 <__aeabi_uldivmod>
 8001a0c:	4602      	mov	r2, r0
 8001a0e:	460b      	mov	r3, r1
 8001a10:	4613      	mov	r3, r2
 8001a12:	60fb      	str	r3, [r7, #12]
 8001a14:	e04a      	b.n	8001aac <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a16:	4b31      	ldr	r3, [pc, #196]	; (8001adc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001a18:	685b      	ldr	r3, [r3, #4]
 8001a1a:	099b      	lsrs	r3, r3, #6
 8001a1c:	461a      	mov	r2, r3
 8001a1e:	f04f 0300 	mov.w	r3, #0
 8001a22:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001a26:	f04f 0100 	mov.w	r1, #0
 8001a2a:	ea02 0400 	and.w	r4, r2, r0
 8001a2e:	ea03 0501 	and.w	r5, r3, r1
 8001a32:	4620      	mov	r0, r4
 8001a34:	4629      	mov	r1, r5
 8001a36:	f04f 0200 	mov.w	r2, #0
 8001a3a:	f04f 0300 	mov.w	r3, #0
 8001a3e:	014b      	lsls	r3, r1, #5
 8001a40:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001a44:	0142      	lsls	r2, r0, #5
 8001a46:	4610      	mov	r0, r2
 8001a48:	4619      	mov	r1, r3
 8001a4a:	1b00      	subs	r0, r0, r4
 8001a4c:	eb61 0105 	sbc.w	r1, r1, r5
 8001a50:	f04f 0200 	mov.w	r2, #0
 8001a54:	f04f 0300 	mov.w	r3, #0
 8001a58:	018b      	lsls	r3, r1, #6
 8001a5a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001a5e:	0182      	lsls	r2, r0, #6
 8001a60:	1a12      	subs	r2, r2, r0
 8001a62:	eb63 0301 	sbc.w	r3, r3, r1
 8001a66:	f04f 0000 	mov.w	r0, #0
 8001a6a:	f04f 0100 	mov.w	r1, #0
 8001a6e:	00d9      	lsls	r1, r3, #3
 8001a70:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001a74:	00d0      	lsls	r0, r2, #3
 8001a76:	4602      	mov	r2, r0
 8001a78:	460b      	mov	r3, r1
 8001a7a:	1912      	adds	r2, r2, r4
 8001a7c:	eb45 0303 	adc.w	r3, r5, r3
 8001a80:	f04f 0000 	mov.w	r0, #0
 8001a84:	f04f 0100 	mov.w	r1, #0
 8001a88:	0299      	lsls	r1, r3, #10
 8001a8a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001a8e:	0290      	lsls	r0, r2, #10
 8001a90:	4602      	mov	r2, r0
 8001a92:	460b      	mov	r3, r1
 8001a94:	4610      	mov	r0, r2
 8001a96:	4619      	mov	r1, r3
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	461a      	mov	r2, r3
 8001a9c:	f04f 0300 	mov.w	r3, #0
 8001aa0:	f7fe fc36 	bl	8000310 <__aeabi_uldivmod>
 8001aa4:	4602      	mov	r2, r0
 8001aa6:	460b      	mov	r3, r1
 8001aa8:	4613      	mov	r3, r2
 8001aaa:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001aac:	4b0b      	ldr	r3, [pc, #44]	; (8001adc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001aae:	685b      	ldr	r3, [r3, #4]
 8001ab0:	0c1b      	lsrs	r3, r3, #16
 8001ab2:	f003 0303 	and.w	r3, r3, #3
 8001ab6:	3301      	adds	r3, #1
 8001ab8:	005b      	lsls	r3, r3, #1
 8001aba:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001abc:	68fa      	ldr	r2, [r7, #12]
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ac4:	60bb      	str	r3, [r7, #8]
      break;
 8001ac6:	e002      	b.n	8001ace <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001ac8:	4b05      	ldr	r3, [pc, #20]	; (8001ae0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8001aca:	60bb      	str	r3, [r7, #8]
      break;
 8001acc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001ace:	68bb      	ldr	r3, [r7, #8]
}
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	3710      	adds	r7, #16
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001ada:	bf00      	nop
 8001adc:	40023800 	.word	0x40023800
 8001ae0:	00f42400 	.word	0x00f42400
 8001ae4:	007a1200 	.word	0x007a1200

08001ae8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001aec:	4b03      	ldr	r3, [pc, #12]	; (8001afc <HAL_RCC_GetHCLKFreq+0x14>)
 8001aee:	681b      	ldr	r3, [r3, #0]
}
 8001af0:	4618      	mov	r0, r3
 8001af2:	46bd      	mov	sp, r7
 8001af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af8:	4770      	bx	lr
 8001afa:	bf00      	nop
 8001afc:	20000000 	.word	0x20000000

08001b00 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001b04:	f7ff fff0 	bl	8001ae8 <HAL_RCC_GetHCLKFreq>
 8001b08:	4602      	mov	r2, r0
 8001b0a:	4b05      	ldr	r3, [pc, #20]	; (8001b20 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001b0c:	689b      	ldr	r3, [r3, #8]
 8001b0e:	0a9b      	lsrs	r3, r3, #10
 8001b10:	f003 0307 	and.w	r3, r3, #7
 8001b14:	4903      	ldr	r1, [pc, #12]	; (8001b24 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b16:	5ccb      	ldrb	r3, [r1, r3]
 8001b18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	bd80      	pop	{r7, pc}
 8001b20:	40023800 	.word	0x40023800
 8001b24:	0800634c 	.word	0x0800634c

08001b28 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	b083      	sub	sp, #12
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
 8001b30:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	220f      	movs	r2, #15
 8001b36:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001b38:	4b12      	ldr	r3, [pc, #72]	; (8001b84 <HAL_RCC_GetClockConfig+0x5c>)
 8001b3a:	689b      	ldr	r3, [r3, #8]
 8001b3c:	f003 0203 	and.w	r2, r3, #3
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001b44:	4b0f      	ldr	r3, [pc, #60]	; (8001b84 <HAL_RCC_GetClockConfig+0x5c>)
 8001b46:	689b      	ldr	r3, [r3, #8]
 8001b48:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001b50:	4b0c      	ldr	r3, [pc, #48]	; (8001b84 <HAL_RCC_GetClockConfig+0x5c>)
 8001b52:	689b      	ldr	r3, [r3, #8]
 8001b54:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001b5c:	4b09      	ldr	r3, [pc, #36]	; (8001b84 <HAL_RCC_GetClockConfig+0x5c>)
 8001b5e:	689b      	ldr	r3, [r3, #8]
 8001b60:	08db      	lsrs	r3, r3, #3
 8001b62:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001b6a:	4b07      	ldr	r3, [pc, #28]	; (8001b88 <HAL_RCC_GetClockConfig+0x60>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f003 0207 	and.w	r2, r3, #7
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	601a      	str	r2, [r3, #0]
}
 8001b76:	bf00      	nop
 8001b78:	370c      	adds	r7, #12
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b80:	4770      	bx	lr
 8001b82:	bf00      	nop
 8001b84:	40023800 	.word	0x40023800
 8001b88:	40023c00 	.word	0x40023c00

08001b8c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b082      	sub	sp, #8
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d101      	bne.n	8001b9e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	e041      	b.n	8001c22 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001ba4:	b2db      	uxtb	r3, r3
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d106      	bne.n	8001bb8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	2200      	movs	r2, #0
 8001bae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001bb2:	6878      	ldr	r0, [r7, #4]
 8001bb4:	f000 f839 	bl	8001c2a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	2202      	movs	r2, #2
 8001bbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681a      	ldr	r2, [r3, #0]
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	3304      	adds	r3, #4
 8001bc8:	4619      	mov	r1, r3
 8001bca:	4610      	mov	r0, r2
 8001bcc:	f000 f9d8 	bl	8001f80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	2201      	movs	r2, #1
 8001bd4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2201      	movs	r2, #1
 8001bdc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	2201      	movs	r2, #1
 8001be4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2201      	movs	r2, #1
 8001bec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	2201      	movs	r2, #1
 8001bf4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2201      	movs	r2, #1
 8001bfc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	2201      	movs	r2, #1
 8001c04:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2201      	movs	r2, #1
 8001c0c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2201      	movs	r2, #1
 8001c14:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2201      	movs	r2, #1
 8001c1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001c20:	2300      	movs	r3, #0
}
 8001c22:	4618      	mov	r0, r3
 8001c24:	3708      	adds	r7, #8
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}

08001c2a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001c2a:	b480      	push	{r7}
 8001c2c:	b083      	sub	sp, #12
 8001c2e:	af00      	add	r7, sp, #0
 8001c30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001c32:	bf00      	nop
 8001c34:	370c      	adds	r7, #12
 8001c36:	46bd      	mov	sp, r7
 8001c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3c:	4770      	bx	lr
	...

08001c40 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b085      	sub	sp, #20
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c4e:	b2db      	uxtb	r3, r3
 8001c50:	2b01      	cmp	r3, #1
 8001c52:	d001      	beq.n	8001c58 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001c54:	2301      	movs	r3, #1
 8001c56:	e04e      	b.n	8001cf6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	2202      	movs	r2, #2
 8001c5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	68da      	ldr	r2, [r3, #12]
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f042 0201 	orr.w	r2, r2, #1
 8001c6e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	4a23      	ldr	r2, [pc, #140]	; (8001d04 <HAL_TIM_Base_Start_IT+0xc4>)
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d022      	beq.n	8001cc0 <HAL_TIM_Base_Start_IT+0x80>
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c82:	d01d      	beq.n	8001cc0 <HAL_TIM_Base_Start_IT+0x80>
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	4a1f      	ldr	r2, [pc, #124]	; (8001d08 <HAL_TIM_Base_Start_IT+0xc8>)
 8001c8a:	4293      	cmp	r3, r2
 8001c8c:	d018      	beq.n	8001cc0 <HAL_TIM_Base_Start_IT+0x80>
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	4a1e      	ldr	r2, [pc, #120]	; (8001d0c <HAL_TIM_Base_Start_IT+0xcc>)
 8001c94:	4293      	cmp	r3, r2
 8001c96:	d013      	beq.n	8001cc0 <HAL_TIM_Base_Start_IT+0x80>
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	4a1c      	ldr	r2, [pc, #112]	; (8001d10 <HAL_TIM_Base_Start_IT+0xd0>)
 8001c9e:	4293      	cmp	r3, r2
 8001ca0:	d00e      	beq.n	8001cc0 <HAL_TIM_Base_Start_IT+0x80>
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	4a1b      	ldr	r2, [pc, #108]	; (8001d14 <HAL_TIM_Base_Start_IT+0xd4>)
 8001ca8:	4293      	cmp	r3, r2
 8001caa:	d009      	beq.n	8001cc0 <HAL_TIM_Base_Start_IT+0x80>
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	4a19      	ldr	r2, [pc, #100]	; (8001d18 <HAL_TIM_Base_Start_IT+0xd8>)
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d004      	beq.n	8001cc0 <HAL_TIM_Base_Start_IT+0x80>
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	4a18      	ldr	r2, [pc, #96]	; (8001d1c <HAL_TIM_Base_Start_IT+0xdc>)
 8001cbc:	4293      	cmp	r3, r2
 8001cbe:	d111      	bne.n	8001ce4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	689b      	ldr	r3, [r3, #8]
 8001cc6:	f003 0307 	and.w	r3, r3, #7
 8001cca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	2b06      	cmp	r3, #6
 8001cd0:	d010      	beq.n	8001cf4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	681a      	ldr	r2, [r3, #0]
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f042 0201 	orr.w	r2, r2, #1
 8001ce0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ce2:	e007      	b.n	8001cf4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	681a      	ldr	r2, [r3, #0]
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f042 0201 	orr.w	r2, r2, #1
 8001cf2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001cf4:	2300      	movs	r3, #0
}
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	3714      	adds	r7, #20
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d00:	4770      	bx	lr
 8001d02:	bf00      	nop
 8001d04:	40010000 	.word	0x40010000
 8001d08:	40000400 	.word	0x40000400
 8001d0c:	40000800 	.word	0x40000800
 8001d10:	40000c00 	.word	0x40000c00
 8001d14:	40010400 	.word	0x40010400
 8001d18:	40014000 	.word	0x40014000
 8001d1c:	40001800 	.word	0x40001800

08001d20 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b082      	sub	sp, #8
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	691b      	ldr	r3, [r3, #16]
 8001d2e:	f003 0302 	and.w	r3, r3, #2
 8001d32:	2b02      	cmp	r3, #2
 8001d34:	d122      	bne.n	8001d7c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	68db      	ldr	r3, [r3, #12]
 8001d3c:	f003 0302 	and.w	r3, r3, #2
 8001d40:	2b02      	cmp	r3, #2
 8001d42:	d11b      	bne.n	8001d7c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	f06f 0202 	mvn.w	r2, #2
 8001d4c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	2201      	movs	r2, #1
 8001d52:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	699b      	ldr	r3, [r3, #24]
 8001d5a:	f003 0303 	and.w	r3, r3, #3
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d003      	beq.n	8001d6a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001d62:	6878      	ldr	r0, [r7, #4]
 8001d64:	f000 f8ee 	bl	8001f44 <HAL_TIM_IC_CaptureCallback>
 8001d68:	e005      	b.n	8001d76 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d6a:	6878      	ldr	r0, [r7, #4]
 8001d6c:	f000 f8e0 	bl	8001f30 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d70:	6878      	ldr	r0, [r7, #4]
 8001d72:	f000 f8f1 	bl	8001f58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	2200      	movs	r2, #0
 8001d7a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	691b      	ldr	r3, [r3, #16]
 8001d82:	f003 0304 	and.w	r3, r3, #4
 8001d86:	2b04      	cmp	r3, #4
 8001d88:	d122      	bne.n	8001dd0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	68db      	ldr	r3, [r3, #12]
 8001d90:	f003 0304 	and.w	r3, r3, #4
 8001d94:	2b04      	cmp	r3, #4
 8001d96:	d11b      	bne.n	8001dd0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f06f 0204 	mvn.w	r2, #4
 8001da0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2202      	movs	r2, #2
 8001da6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	699b      	ldr	r3, [r3, #24]
 8001dae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d003      	beq.n	8001dbe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001db6:	6878      	ldr	r0, [r7, #4]
 8001db8:	f000 f8c4 	bl	8001f44 <HAL_TIM_IC_CaptureCallback>
 8001dbc:	e005      	b.n	8001dca <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001dbe:	6878      	ldr	r0, [r7, #4]
 8001dc0:	f000 f8b6 	bl	8001f30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001dc4:	6878      	ldr	r0, [r7, #4]
 8001dc6:	f000 f8c7 	bl	8001f58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	2200      	movs	r2, #0
 8001dce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	691b      	ldr	r3, [r3, #16]
 8001dd6:	f003 0308 	and.w	r3, r3, #8
 8001dda:	2b08      	cmp	r3, #8
 8001ddc:	d122      	bne.n	8001e24 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	68db      	ldr	r3, [r3, #12]
 8001de4:	f003 0308 	and.w	r3, r3, #8
 8001de8:	2b08      	cmp	r3, #8
 8001dea:	d11b      	bne.n	8001e24 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f06f 0208 	mvn.w	r2, #8
 8001df4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	2204      	movs	r2, #4
 8001dfa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	69db      	ldr	r3, [r3, #28]
 8001e02:	f003 0303 	and.w	r3, r3, #3
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d003      	beq.n	8001e12 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e0a:	6878      	ldr	r0, [r7, #4]
 8001e0c:	f000 f89a 	bl	8001f44 <HAL_TIM_IC_CaptureCallback>
 8001e10:	e005      	b.n	8001e1e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e12:	6878      	ldr	r0, [r7, #4]
 8001e14:	f000 f88c 	bl	8001f30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e18:	6878      	ldr	r0, [r7, #4]
 8001e1a:	f000 f89d 	bl	8001f58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	2200      	movs	r2, #0
 8001e22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	691b      	ldr	r3, [r3, #16]
 8001e2a:	f003 0310 	and.w	r3, r3, #16
 8001e2e:	2b10      	cmp	r3, #16
 8001e30:	d122      	bne.n	8001e78 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	68db      	ldr	r3, [r3, #12]
 8001e38:	f003 0310 	and.w	r3, r3, #16
 8001e3c:	2b10      	cmp	r3, #16
 8001e3e:	d11b      	bne.n	8001e78 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f06f 0210 	mvn.w	r2, #16
 8001e48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	2208      	movs	r2, #8
 8001e4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	69db      	ldr	r3, [r3, #28]
 8001e56:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d003      	beq.n	8001e66 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e5e:	6878      	ldr	r0, [r7, #4]
 8001e60:	f000 f870 	bl	8001f44 <HAL_TIM_IC_CaptureCallback>
 8001e64:	e005      	b.n	8001e72 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e66:	6878      	ldr	r0, [r7, #4]
 8001e68:	f000 f862 	bl	8001f30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e6c:	6878      	ldr	r0, [r7, #4]
 8001e6e:	f000 f873 	bl	8001f58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	2200      	movs	r2, #0
 8001e76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	691b      	ldr	r3, [r3, #16]
 8001e7e:	f003 0301 	and.w	r3, r3, #1
 8001e82:	2b01      	cmp	r3, #1
 8001e84:	d10e      	bne.n	8001ea4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	68db      	ldr	r3, [r3, #12]
 8001e8c:	f003 0301 	and.w	r3, r3, #1
 8001e90:	2b01      	cmp	r3, #1
 8001e92:	d107      	bne.n	8001ea4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f06f 0201 	mvn.w	r2, #1
 8001e9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001e9e:	6878      	ldr	r0, [r7, #4]
 8001ea0:	f7fe fe12 	bl	8000ac8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	691b      	ldr	r3, [r3, #16]
 8001eaa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001eae:	2b80      	cmp	r3, #128	; 0x80
 8001eb0:	d10e      	bne.n	8001ed0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	68db      	ldr	r3, [r3, #12]
 8001eb8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ebc:	2b80      	cmp	r3, #128	; 0x80
 8001ebe:	d107      	bne.n	8001ed0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001ec8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001eca:	6878      	ldr	r0, [r7, #4]
 8001ecc:	f000 f902 	bl	80020d4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	691b      	ldr	r3, [r3, #16]
 8001ed6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001eda:	2b40      	cmp	r3, #64	; 0x40
 8001edc:	d10e      	bne.n	8001efc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	68db      	ldr	r3, [r3, #12]
 8001ee4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ee8:	2b40      	cmp	r3, #64	; 0x40
 8001eea:	d107      	bne.n	8001efc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001ef4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001ef6:	6878      	ldr	r0, [r7, #4]
 8001ef8:	f000 f838 	bl	8001f6c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	691b      	ldr	r3, [r3, #16]
 8001f02:	f003 0320 	and.w	r3, r3, #32
 8001f06:	2b20      	cmp	r3, #32
 8001f08:	d10e      	bne.n	8001f28 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	68db      	ldr	r3, [r3, #12]
 8001f10:	f003 0320 	and.w	r3, r3, #32
 8001f14:	2b20      	cmp	r3, #32
 8001f16:	d107      	bne.n	8001f28 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f06f 0220 	mvn.w	r2, #32
 8001f20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001f22:	6878      	ldr	r0, [r7, #4]
 8001f24:	f000 f8cc 	bl	80020c0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001f28:	bf00      	nop
 8001f2a:	3708      	adds	r7, #8
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}

08001f30 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001f30:	b480      	push	{r7}
 8001f32:	b083      	sub	sp, #12
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001f38:	bf00      	nop
 8001f3a:	370c      	adds	r7, #12
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f42:	4770      	bx	lr

08001f44 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001f44:	b480      	push	{r7}
 8001f46:	b083      	sub	sp, #12
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001f4c:	bf00      	nop
 8001f4e:	370c      	adds	r7, #12
 8001f50:	46bd      	mov	sp, r7
 8001f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f56:	4770      	bx	lr

08001f58 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	b083      	sub	sp, #12
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001f60:	bf00      	nop
 8001f62:	370c      	adds	r7, #12
 8001f64:	46bd      	mov	sp, r7
 8001f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6a:	4770      	bx	lr

08001f6c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	b083      	sub	sp, #12
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001f74:	bf00      	nop
 8001f76:	370c      	adds	r7, #12
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7e:	4770      	bx	lr

08001f80 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001f80:	b480      	push	{r7}
 8001f82:	b085      	sub	sp, #20
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
 8001f88:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	4a40      	ldr	r2, [pc, #256]	; (8002094 <TIM_Base_SetConfig+0x114>)
 8001f94:	4293      	cmp	r3, r2
 8001f96:	d013      	beq.n	8001fc0 <TIM_Base_SetConfig+0x40>
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f9e:	d00f      	beq.n	8001fc0 <TIM_Base_SetConfig+0x40>
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	4a3d      	ldr	r2, [pc, #244]	; (8002098 <TIM_Base_SetConfig+0x118>)
 8001fa4:	4293      	cmp	r3, r2
 8001fa6:	d00b      	beq.n	8001fc0 <TIM_Base_SetConfig+0x40>
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	4a3c      	ldr	r2, [pc, #240]	; (800209c <TIM_Base_SetConfig+0x11c>)
 8001fac:	4293      	cmp	r3, r2
 8001fae:	d007      	beq.n	8001fc0 <TIM_Base_SetConfig+0x40>
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	4a3b      	ldr	r2, [pc, #236]	; (80020a0 <TIM_Base_SetConfig+0x120>)
 8001fb4:	4293      	cmp	r3, r2
 8001fb6:	d003      	beq.n	8001fc0 <TIM_Base_SetConfig+0x40>
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	4a3a      	ldr	r2, [pc, #232]	; (80020a4 <TIM_Base_SetConfig+0x124>)
 8001fbc:	4293      	cmp	r3, r2
 8001fbe:	d108      	bne.n	8001fd2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001fc6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	68fa      	ldr	r2, [r7, #12]
 8001fce:	4313      	orrs	r3, r2
 8001fd0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	4a2f      	ldr	r2, [pc, #188]	; (8002094 <TIM_Base_SetConfig+0x114>)
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d02b      	beq.n	8002032 <TIM_Base_SetConfig+0xb2>
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fe0:	d027      	beq.n	8002032 <TIM_Base_SetConfig+0xb2>
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	4a2c      	ldr	r2, [pc, #176]	; (8002098 <TIM_Base_SetConfig+0x118>)
 8001fe6:	4293      	cmp	r3, r2
 8001fe8:	d023      	beq.n	8002032 <TIM_Base_SetConfig+0xb2>
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	4a2b      	ldr	r2, [pc, #172]	; (800209c <TIM_Base_SetConfig+0x11c>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d01f      	beq.n	8002032 <TIM_Base_SetConfig+0xb2>
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	4a2a      	ldr	r2, [pc, #168]	; (80020a0 <TIM_Base_SetConfig+0x120>)
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d01b      	beq.n	8002032 <TIM_Base_SetConfig+0xb2>
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	4a29      	ldr	r2, [pc, #164]	; (80020a4 <TIM_Base_SetConfig+0x124>)
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d017      	beq.n	8002032 <TIM_Base_SetConfig+0xb2>
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	4a28      	ldr	r2, [pc, #160]	; (80020a8 <TIM_Base_SetConfig+0x128>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d013      	beq.n	8002032 <TIM_Base_SetConfig+0xb2>
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	4a27      	ldr	r2, [pc, #156]	; (80020ac <TIM_Base_SetConfig+0x12c>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d00f      	beq.n	8002032 <TIM_Base_SetConfig+0xb2>
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	4a26      	ldr	r2, [pc, #152]	; (80020b0 <TIM_Base_SetConfig+0x130>)
 8002016:	4293      	cmp	r3, r2
 8002018:	d00b      	beq.n	8002032 <TIM_Base_SetConfig+0xb2>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	4a25      	ldr	r2, [pc, #148]	; (80020b4 <TIM_Base_SetConfig+0x134>)
 800201e:	4293      	cmp	r3, r2
 8002020:	d007      	beq.n	8002032 <TIM_Base_SetConfig+0xb2>
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	4a24      	ldr	r2, [pc, #144]	; (80020b8 <TIM_Base_SetConfig+0x138>)
 8002026:	4293      	cmp	r3, r2
 8002028:	d003      	beq.n	8002032 <TIM_Base_SetConfig+0xb2>
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	4a23      	ldr	r2, [pc, #140]	; (80020bc <TIM_Base_SetConfig+0x13c>)
 800202e:	4293      	cmp	r3, r2
 8002030:	d108      	bne.n	8002044 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002038:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	68db      	ldr	r3, [r3, #12]
 800203e:	68fa      	ldr	r2, [r7, #12]
 8002040:	4313      	orrs	r3, r2
 8002042:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	695b      	ldr	r3, [r3, #20]
 800204e:	4313      	orrs	r3, r2
 8002050:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	68fa      	ldr	r2, [r7, #12]
 8002056:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	689a      	ldr	r2, [r3, #8]
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	681a      	ldr	r2, [r3, #0]
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	4a0a      	ldr	r2, [pc, #40]	; (8002094 <TIM_Base_SetConfig+0x114>)
 800206c:	4293      	cmp	r3, r2
 800206e:	d003      	beq.n	8002078 <TIM_Base_SetConfig+0xf8>
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	4a0c      	ldr	r2, [pc, #48]	; (80020a4 <TIM_Base_SetConfig+0x124>)
 8002074:	4293      	cmp	r3, r2
 8002076:	d103      	bne.n	8002080 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	691a      	ldr	r2, [r3, #16]
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2201      	movs	r2, #1
 8002084:	615a      	str	r2, [r3, #20]
}
 8002086:	bf00      	nop
 8002088:	3714      	adds	r7, #20
 800208a:	46bd      	mov	sp, r7
 800208c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002090:	4770      	bx	lr
 8002092:	bf00      	nop
 8002094:	40010000 	.word	0x40010000
 8002098:	40000400 	.word	0x40000400
 800209c:	40000800 	.word	0x40000800
 80020a0:	40000c00 	.word	0x40000c00
 80020a4:	40010400 	.word	0x40010400
 80020a8:	40014000 	.word	0x40014000
 80020ac:	40014400 	.word	0x40014400
 80020b0:	40014800 	.word	0x40014800
 80020b4:	40001800 	.word	0x40001800
 80020b8:	40001c00 	.word	0x40001c00
 80020bc:	40002000 	.word	0x40002000

080020c0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80020c0:	b480      	push	{r7}
 80020c2:	b083      	sub	sp, #12
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80020c8:	bf00      	nop
 80020ca:	370c      	adds	r7, #12
 80020cc:	46bd      	mov	sp, r7
 80020ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d2:	4770      	bx	lr

080020d4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80020d4:	b480      	push	{r7}
 80020d6:	b083      	sub	sp, #12
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80020dc:	bf00      	nop
 80020de:	370c      	adds	r7, #12
 80020e0:	46bd      	mov	sp, r7
 80020e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e6:	4770      	bx	lr

080020e8 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80020e8:	b480      	push	{r7}
 80020ea:	b083      	sub	sp, #12
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	f103 0208 	add.w	r2, r3, #8
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002100:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	f103 0208 	add.w	r2, r3, #8
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	f103 0208 	add.w	r2, r3, #8
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	2200      	movs	r2, #0
 800211a:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800211c:	bf00      	nop
 800211e:	370c      	adds	r7, #12
 8002120:	46bd      	mov	sp, r7
 8002122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002126:	4770      	bx	lr

08002128 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002128:	b480      	push	{r7}
 800212a:	b083      	sub	sp, #12
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2200      	movs	r2, #0
 8002134:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002136:	bf00      	nop
 8002138:	370c      	adds	r7, #12
 800213a:	46bd      	mov	sp, r7
 800213c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002140:	4770      	bx	lr

08002142 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8002142:	b480      	push	{r7}
 8002144:	b085      	sub	sp, #20
 8002146:	af00      	add	r7, sp, #0
 8002148:	6078      	str	r0, [r7, #4]
 800214a:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	68fa      	ldr	r2, [r7, #12]
 8002156:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	689a      	ldr	r2, [r3, #8]
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	689b      	ldr	r3, [r3, #8]
 8002164:	683a      	ldr	r2, [r7, #0]
 8002166:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	683a      	ldr	r2, [r7, #0]
 800216c:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	687a      	ldr	r2, [r7, #4]
 8002172:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	1c5a      	adds	r2, r3, #1
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	601a      	str	r2, [r3, #0]
}
 800217e:	bf00      	nop
 8002180:	3714      	adds	r7, #20
 8002182:	46bd      	mov	sp, r7
 8002184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002188:	4770      	bx	lr

0800218a <uxListRemove>:
    ( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800218a:	b480      	push	{r7}
 800218c:	b085      	sub	sp, #20
 800218e:	af00      	add	r7, sp, #0
 8002190:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	691b      	ldr	r3, [r3, #16]
 8002196:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	687a      	ldr	r2, [r7, #4]
 800219e:	6892      	ldr	r2, [r2, #8]
 80021a0:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	689b      	ldr	r3, [r3, #8]
 80021a6:	687a      	ldr	r2, [r7, #4]
 80021a8:	6852      	ldr	r2, [r2, #4]
 80021aa:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	687a      	ldr	r2, [r7, #4]
 80021b2:	429a      	cmp	r2, r3
 80021b4:	d103      	bne.n	80021be <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	689a      	ldr	r2, [r3, #8]
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	2200      	movs	r2, #0
 80021c2:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	1e5a      	subs	r2, r3, #1
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	681b      	ldr	r3, [r3, #0]
}
 80021d2:	4618      	mov	r0, r3
 80021d4:	3714      	adds	r7, #20
 80021d6:	46bd      	mov	sp, r7
 80021d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021dc:	4770      	bx	lr

080021de <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 80021de:	b580      	push	{r7, lr}
 80021e0:	b08c      	sub	sp, #48	; 0x30
 80021e2:	af04      	add	r7, sp, #16
 80021e4:	60f8      	str	r0, [r7, #12]
 80021e6:	60b9      	str	r1, [r7, #8]
 80021e8:	603b      	str	r3, [r7, #0]
 80021ea:	4613      	mov	r3, r2
 80021ec:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80021ee:	88fb      	ldrh	r3, [r7, #6]
 80021f0:	009b      	lsls	r3, r3, #2
 80021f2:	4618      	mov	r0, r3
 80021f4:	f000 fee2 	bl	8002fbc <pvPortMalloc>
 80021f8:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 80021fa:	697b      	ldr	r3, [r7, #20]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d00e      	beq.n	800221e <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002200:	2058      	movs	r0, #88	; 0x58
 8002202:	f000 fedb 	bl	8002fbc <pvPortMalloc>
 8002206:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 8002208:	69fb      	ldr	r3, [r7, #28]
 800220a:	2b00      	cmp	r3, #0
 800220c:	d003      	beq.n	8002216 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 800220e:	69fb      	ldr	r3, [r7, #28]
 8002210:	697a      	ldr	r2, [r7, #20]
 8002212:	631a      	str	r2, [r3, #48]	; 0x30
 8002214:	e005      	b.n	8002222 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 8002216:	6978      	ldr	r0, [r7, #20]
 8002218:	f000 ffb0 	bl	800317c <vPortFree>
 800221c:	e001      	b.n	8002222 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 800221e:	2300      	movs	r3, #0
 8002220:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8002222:	69fb      	ldr	r3, [r7, #28]
 8002224:	2b00      	cmp	r3, #0
 8002226:	d013      	beq.n	8002250 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002228:	88fa      	ldrh	r2, [r7, #6]
 800222a:	2300      	movs	r3, #0
 800222c:	9303      	str	r3, [sp, #12]
 800222e:	69fb      	ldr	r3, [r7, #28]
 8002230:	9302      	str	r3, [sp, #8]
 8002232:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002234:	9301      	str	r3, [sp, #4]
 8002236:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002238:	9300      	str	r3, [sp, #0]
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	68b9      	ldr	r1, [r7, #8]
 800223e:	68f8      	ldr	r0, [r7, #12]
 8002240:	f000 f80e 	bl	8002260 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8002244:	69f8      	ldr	r0, [r7, #28]
 8002246:	f000 f8a1 	bl	800238c <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 800224a:	2301      	movs	r3, #1
 800224c:	61bb      	str	r3, [r7, #24]
 800224e:	e002      	b.n	8002256 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002250:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002254:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8002256:	69bb      	ldr	r3, [r7, #24]
    }
 8002258:	4618      	mov	r0, r3
 800225a:	3720      	adds	r7, #32
 800225c:	46bd      	mov	sp, r7
 800225e:	bd80      	pop	{r7, pc}

08002260 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b088      	sub	sp, #32
 8002264:	af00      	add	r7, sp, #0
 8002266:	60f8      	str	r0, [r7, #12]
 8002268:	60b9      	str	r1, [r7, #8]
 800226a:	607a      	str	r2, [r7, #4]
 800226c:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800226e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002270:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	009b      	lsls	r3, r3, #2
 8002276:	461a      	mov	r2, r3
 8002278:	21a5      	movs	r1, #165	; 0xa5
 800227a:	f003 fb7d 	bl	8005978 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800227e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002280:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002288:	3b01      	subs	r3, #1
 800228a:	009b      	lsls	r3, r3, #2
 800228c:	4413      	add	r3, r2
 800228e:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002290:	69bb      	ldr	r3, [r7, #24]
 8002292:	f023 0307 	bic.w	r3, r3, #7
 8002296:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002298:	69bb      	ldr	r3, [r7, #24]
 800229a:	f003 0307 	and.w	r3, r3, #7
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d00a      	beq.n	80022b8 <prvInitialiseNewTask+0x58>
        __asm volatile
 80022a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022a6:	f383 8811 	msr	BASEPRI, r3
 80022aa:	f3bf 8f6f 	isb	sy
 80022ae:	f3bf 8f4f 	dsb	sy
 80022b2:	617b      	str	r3, [r7, #20]
    }
 80022b4:	bf00      	nop
 80022b6:	e7fe      	b.n	80022b6 <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80022b8:	68bb      	ldr	r3, [r7, #8]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d01f      	beq.n	80022fe <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80022be:	2300      	movs	r3, #0
 80022c0:	61fb      	str	r3, [r7, #28]
 80022c2:	e012      	b.n	80022ea <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80022c4:	68ba      	ldr	r2, [r7, #8]
 80022c6:	69fb      	ldr	r3, [r7, #28]
 80022c8:	4413      	add	r3, r2
 80022ca:	7819      	ldrb	r1, [r3, #0]
 80022cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80022ce:	69fb      	ldr	r3, [r7, #28]
 80022d0:	4413      	add	r3, r2
 80022d2:	3334      	adds	r3, #52	; 0x34
 80022d4:	460a      	mov	r2, r1
 80022d6:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 80022d8:	68ba      	ldr	r2, [r7, #8]
 80022da:	69fb      	ldr	r3, [r7, #28]
 80022dc:	4413      	add	r3, r2
 80022de:	781b      	ldrb	r3, [r3, #0]
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d006      	beq.n	80022f2 <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80022e4:	69fb      	ldr	r3, [r7, #28]
 80022e6:	3301      	adds	r3, #1
 80022e8:	61fb      	str	r3, [r7, #28]
 80022ea:	69fb      	ldr	r3, [r7, #28]
 80022ec:	2b09      	cmp	r3, #9
 80022ee:	d9e9      	bls.n	80022c4 <prvInitialiseNewTask+0x64>
 80022f0:	e000      	b.n	80022f4 <prvInitialiseNewTask+0x94>
            {
                break;
 80022f2:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80022f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022f6:	2200      	movs	r2, #0
 80022f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80022fc:	e003      	b.n	8002306 <prvInitialiseNewTask+0xa6>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80022fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002300:	2200      	movs	r2, #0
 8002302:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002306:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002308:	2b04      	cmp	r3, #4
 800230a:	d901      	bls.n	8002310 <prvInitialiseNewTask+0xb0>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800230c:	2304      	movs	r3, #4
 800230e:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8002310:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002312:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002314:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8002316:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002318:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800231a:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 800231c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800231e:	2200      	movs	r2, #0
 8002320:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002322:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002324:	3304      	adds	r3, #4
 8002326:	4618      	mov	r0, r3
 8002328:	f7ff fefe 	bl	8002128 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800232c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800232e:	3318      	adds	r3, #24
 8002330:	4618      	mov	r0, r3
 8002332:	f7ff fef9 	bl	8002128 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002336:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002338:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800233a:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800233c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800233e:	f1c3 0205 	rsb	r2, r3, #5
 8002342:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002344:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002346:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002348:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800234a:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 800234c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800234e:	3350      	adds	r3, #80	; 0x50
 8002350:	2204      	movs	r2, #4
 8002352:	2100      	movs	r1, #0
 8002354:	4618      	mov	r0, r3
 8002356:	f003 fb0f 	bl	8005978 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 800235a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800235c:	3354      	adds	r3, #84	; 0x54
 800235e:	2201      	movs	r2, #1
 8002360:	2100      	movs	r1, #0
 8002362:	4618      	mov	r0, r3
 8002364:	f003 fb08 	bl	8005978 <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002368:	683a      	ldr	r2, [r7, #0]
 800236a:	68f9      	ldr	r1, [r7, #12]
 800236c:	69b8      	ldr	r0, [r7, #24]
 800236e:	f000 fb49 	bl	8002a04 <pxPortInitialiseStack>
 8002372:	4602      	mov	r2, r0
 8002374:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002376:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8002378:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800237a:	2b00      	cmp	r3, #0
 800237c:	d002      	beq.n	8002384 <prvInitialiseNewTask+0x124>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800237e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002380:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002382:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002384:	bf00      	nop
 8002386:	3720      	adds	r7, #32
 8002388:	46bd      	mov	sp, r7
 800238a:	bd80      	pop	{r7, pc}

0800238c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 800238c:	b5b0      	push	{r4, r5, r7, lr}
 800238e:	b084      	sub	sp, #16
 8002390:	af02      	add	r7, sp, #8
 8002392:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8002394:	f000 fce6 	bl	8002d64 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8002398:	4b35      	ldr	r3, [pc, #212]	; (8002470 <prvAddNewTaskToReadyList+0xe4>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	3301      	adds	r3, #1
 800239e:	4a34      	ldr	r2, [pc, #208]	; (8002470 <prvAddNewTaskToReadyList+0xe4>)
 80023a0:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 80023a2:	4b34      	ldr	r3, [pc, #208]	; (8002474 <prvAddNewTaskToReadyList+0xe8>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d109      	bne.n	80023be <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 80023aa:	4a32      	ldr	r2, [pc, #200]	; (8002474 <prvAddNewTaskToReadyList+0xe8>)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80023b0:	4b2f      	ldr	r3, [pc, #188]	; (8002470 <prvAddNewTaskToReadyList+0xe4>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	2b01      	cmp	r3, #1
 80023b6:	d110      	bne.n	80023da <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 80023b8:	f000 fa8a 	bl	80028d0 <prvInitialiseTaskLists>
 80023bc:	e00d      	b.n	80023da <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 80023be:	4b2e      	ldr	r3, [pc, #184]	; (8002478 <prvAddNewTaskToReadyList+0xec>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d109      	bne.n	80023da <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80023c6:	4b2b      	ldr	r3, [pc, #172]	; (8002474 <prvAddNewTaskToReadyList+0xe8>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023d0:	429a      	cmp	r2, r3
 80023d2:	d802      	bhi.n	80023da <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 80023d4:	4a27      	ldr	r2, [pc, #156]	; (8002474 <prvAddNewTaskToReadyList+0xe8>)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 80023da:	4b28      	ldr	r3, [pc, #160]	; (800247c <prvAddNewTaskToReadyList+0xf0>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	3301      	adds	r3, #1
 80023e0:	4a26      	ldr	r2, [pc, #152]	; (800247c <prvAddNewTaskToReadyList+0xf0>)
 80023e2:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 80023e4:	4b25      	ldr	r3, [pc, #148]	; (800247c <prvAddNewTaskToReadyList+0xf0>)
 80023e6:	681a      	ldr	r2, [r3, #0]
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d016      	beq.n	8002420 <prvAddNewTaskToReadyList+0x94>
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	4618      	mov	r0, r3
 80023f6:	f003 f83f 	bl	8005478 <SEGGER_SYSVIEW_OnTaskCreate>
 80023fa:	6878      	ldr	r0, [r7, #4]
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800240a:	461d      	mov	r5, r3
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	461c      	mov	r4, r3
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002416:	1ae3      	subs	r3, r4, r3
 8002418:	9300      	str	r3, [sp, #0]
 800241a:	462b      	mov	r3, r5
 800241c:	f001 f874 	bl	8003508 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	4618      	mov	r0, r3
 8002424:	f003 f8ac 	bl	8005580 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800242c:	2201      	movs	r2, #1
 800242e:	409a      	lsls	r2, r3
 8002430:	4b13      	ldr	r3, [pc, #76]	; (8002480 <prvAddNewTaskToReadyList+0xf4>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4313      	orrs	r3, r2
 8002436:	4a12      	ldr	r2, [pc, #72]	; (8002480 <prvAddNewTaskToReadyList+0xf4>)
 8002438:	6013      	str	r3, [r2, #0]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800243e:	4613      	mov	r3, r2
 8002440:	009b      	lsls	r3, r3, #2
 8002442:	4413      	add	r3, r2
 8002444:	009b      	lsls	r3, r3, #2
 8002446:	4a0f      	ldr	r2, [pc, #60]	; (8002484 <prvAddNewTaskToReadyList+0xf8>)
 8002448:	441a      	add	r2, r3
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	3304      	adds	r3, #4
 800244e:	4619      	mov	r1, r3
 8002450:	4610      	mov	r0, r2
 8002452:	f7ff fe76 	bl	8002142 <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8002456:	f000 fcb5 	bl	8002dc4 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 800245a:	4b07      	ldr	r3, [pc, #28]	; (8002478 <prvAddNewTaskToReadyList+0xec>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	2b00      	cmp	r3, #0
 8002460:	d001      	beq.n	8002466 <prvAddNewTaskToReadyList+0xda>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002462:	4b04      	ldr	r3, [pc, #16]	; (8002474 <prvAddNewTaskToReadyList+0xe8>)
 8002464:	681b      	ldr	r3, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002466:	bf00      	nop
 8002468:	3708      	adds	r7, #8
 800246a:	46bd      	mov	sp, r7
 800246c:	bdb0      	pop	{r4, r5, r7, pc}
 800246e:	bf00      	nop
 8002470:	20000174 	.word	0x20000174
 8002474:	2000009c 	.word	0x2000009c
 8002478:	20000180 	.word	0x20000180
 800247c:	20000190 	.word	0x20000190
 8002480:	2000017c 	.word	0x2000017c
 8002484:	200000a0 	.word	0x200000a0

08002488 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b086      	sub	sp, #24
 800248c:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 800248e:	4b24      	ldr	r3, [pc, #144]	; (8002520 <vTaskStartScheduler+0x98>)
 8002490:	9301      	str	r3, [sp, #4]
 8002492:	2300      	movs	r3, #0
 8002494:	9300      	str	r3, [sp, #0]
 8002496:	2300      	movs	r3, #0
 8002498:	2282      	movs	r2, #130	; 0x82
 800249a:	4922      	ldr	r1, [pc, #136]	; (8002524 <vTaskStartScheduler+0x9c>)
 800249c:	4822      	ldr	r0, [pc, #136]	; (8002528 <vTaskStartScheduler+0xa0>)
 800249e:	f7ff fe9e 	bl	80021de <xTaskCreate>
 80024a2:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	2b01      	cmp	r3, #1
 80024a8:	d124      	bne.n	80024f4 <vTaskStartScheduler+0x6c>
        __asm volatile
 80024aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024ae:	f383 8811 	msr	BASEPRI, r3
 80024b2:	f3bf 8f6f 	isb	sy
 80024b6:	f3bf 8f4f 	dsb	sy
 80024ba:	60bb      	str	r3, [r7, #8]
    }
 80024bc:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 80024be:	4b1b      	ldr	r3, [pc, #108]	; (800252c <vTaskStartScheduler+0xa4>)
 80024c0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80024c4:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 80024c6:	4b1a      	ldr	r3, [pc, #104]	; (8002530 <vTaskStartScheduler+0xa8>)
 80024c8:	2201      	movs	r2, #1
 80024ca:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80024cc:	4b19      	ldr	r3, [pc, #100]	; (8002534 <vTaskStartScheduler+0xac>)
 80024ce:	2200      	movs	r2, #0
 80024d0:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 80024d2:	4b19      	ldr	r3, [pc, #100]	; (8002538 <vTaskStartScheduler+0xb0>)
 80024d4:	681a      	ldr	r2, [r3, #0]
 80024d6:	4b12      	ldr	r3, [pc, #72]	; (8002520 <vTaskStartScheduler+0x98>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	429a      	cmp	r2, r3
 80024dc:	d102      	bne.n	80024e4 <vTaskStartScheduler+0x5c>
 80024de:	f002 ffaf 	bl	8005440 <SEGGER_SYSVIEW_OnIdle>
 80024e2:	e004      	b.n	80024ee <vTaskStartScheduler+0x66>
 80024e4:	4b14      	ldr	r3, [pc, #80]	; (8002538 <vTaskStartScheduler+0xb0>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4618      	mov	r0, r3
 80024ea:	f003 f807 	bl	80054fc <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 80024ee:	f000 fb19 	bl	8002b24 <xPortStartScheduler>
 80024f2:	e00e      	b.n	8002512 <vTaskStartScheduler+0x8a>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80024fa:	d10a      	bne.n	8002512 <vTaskStartScheduler+0x8a>
        __asm volatile
 80024fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002500:	f383 8811 	msr	BASEPRI, r3
 8002504:	f3bf 8f6f 	isb	sy
 8002508:	f3bf 8f4f 	dsb	sy
 800250c:	607b      	str	r3, [r7, #4]
    }
 800250e:	bf00      	nop
 8002510:	e7fe      	b.n	8002510 <vTaskStartScheduler+0x88>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8002512:	4b0a      	ldr	r3, [pc, #40]	; (800253c <vTaskStartScheduler+0xb4>)
 8002514:	681b      	ldr	r3, [r3, #0]
}
 8002516:	bf00      	nop
 8002518:	3710      	adds	r7, #16
 800251a:	46bd      	mov	sp, r7
 800251c:	bd80      	pop	{r7, pc}
 800251e:	bf00      	nop
 8002520:	20000198 	.word	0x20000198
 8002524:	08006268 	.word	0x08006268
 8002528:	080028ad 	.word	0x080028ad
 800252c:	20000194 	.word	0x20000194
 8002530:	20000180 	.word	0x20000180
 8002534:	20000178 	.word	0x20000178
 8002538:	2000009c 	.word	0x2000009c
 800253c:	2000000c 	.word	0x2000000c

08002540 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002540:	b480      	push	{r7}
 8002542:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8002544:	4b04      	ldr	r3, [pc, #16]	; (8002558 <vTaskSuspendAll+0x18>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	3301      	adds	r3, #1
 800254a:	4a03      	ldr	r2, [pc, #12]	; (8002558 <vTaskSuspendAll+0x18>)
 800254c:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 800254e:	bf00      	nop
 8002550:	46bd      	mov	sp, r7
 8002552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002556:	4770      	bx	lr
 8002558:	2000019c 	.word	0x2000019c

0800255c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b084      	sub	sp, #16
 8002560:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8002562:	2300      	movs	r3, #0
 8002564:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 8002566:	2300      	movs	r3, #0
 8002568:	607b      	str	r3, [r7, #4]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 800256a:	4b3d      	ldr	r3, [pc, #244]	; (8002660 <xTaskResumeAll+0x104>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	2b00      	cmp	r3, #0
 8002570:	d10a      	bne.n	8002588 <xTaskResumeAll+0x2c>
        __asm volatile
 8002572:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002576:	f383 8811 	msr	BASEPRI, r3
 800257a:	f3bf 8f6f 	isb	sy
 800257e:	f3bf 8f4f 	dsb	sy
 8002582:	603b      	str	r3, [r7, #0]
    }
 8002584:	bf00      	nop
 8002586:	e7fe      	b.n	8002586 <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8002588:	f000 fbec 	bl	8002d64 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 800258c:	4b34      	ldr	r3, [pc, #208]	; (8002660 <xTaskResumeAll+0x104>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	3b01      	subs	r3, #1
 8002592:	4a33      	ldr	r2, [pc, #204]	; (8002660 <xTaskResumeAll+0x104>)
 8002594:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002596:	4b32      	ldr	r3, [pc, #200]	; (8002660 <xTaskResumeAll+0x104>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d159      	bne.n	8002652 <xTaskResumeAll+0xf6>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800259e:	4b31      	ldr	r3, [pc, #196]	; (8002664 <xTaskResumeAll+0x108>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d055      	beq.n	8002652 <xTaskResumeAll+0xf6>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80025a6:	e032      	b.n	800260e <xTaskResumeAll+0xb2>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80025a8:	4b2f      	ldr	r3, [pc, #188]	; (8002668 <xTaskResumeAll+0x10c>)
 80025aa:	68db      	ldr	r3, [r3, #12]
 80025ac:	68db      	ldr	r3, [r3, #12]
 80025ae:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	3318      	adds	r3, #24
 80025b4:	4618      	mov	r0, r3
 80025b6:	f7ff fde8 	bl	800218a <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	3304      	adds	r3, #4
 80025be:	4618      	mov	r0, r3
 80025c0:	f7ff fde3 	bl	800218a <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	4618      	mov	r0, r3
 80025c8:	f002 ffda 	bl	8005580 <SEGGER_SYSVIEW_OnTaskStartReady>
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025d0:	2201      	movs	r2, #1
 80025d2:	409a      	lsls	r2, r3
 80025d4:	4b25      	ldr	r3, [pc, #148]	; (800266c <xTaskResumeAll+0x110>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4313      	orrs	r3, r2
 80025da:	4a24      	ldr	r2, [pc, #144]	; (800266c <xTaskResumeAll+0x110>)
 80025dc:	6013      	str	r3, [r2, #0]
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025e2:	4613      	mov	r3, r2
 80025e4:	009b      	lsls	r3, r3, #2
 80025e6:	4413      	add	r3, r2
 80025e8:	009b      	lsls	r3, r3, #2
 80025ea:	4a21      	ldr	r2, [pc, #132]	; (8002670 <xTaskResumeAll+0x114>)
 80025ec:	441a      	add	r2, r3
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	3304      	adds	r3, #4
 80025f2:	4619      	mov	r1, r3
 80025f4:	4610      	mov	r0, r2
 80025f6:	f7ff fda4 	bl	8002142 <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025fe:	4b1d      	ldr	r3, [pc, #116]	; (8002674 <xTaskResumeAll+0x118>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002604:	429a      	cmp	r2, r3
 8002606:	d302      	bcc.n	800260e <xTaskResumeAll+0xb2>
                    {
                        xYieldPending = pdTRUE;
 8002608:	4b1b      	ldr	r3, [pc, #108]	; (8002678 <xTaskResumeAll+0x11c>)
 800260a:	2201      	movs	r2, #1
 800260c:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800260e:	4b16      	ldr	r3, [pc, #88]	; (8002668 <xTaskResumeAll+0x10c>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d1c8      	bne.n	80025a8 <xTaskResumeAll+0x4c>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	2b00      	cmp	r3, #0
 800261a:	d001      	beq.n	8002620 <xTaskResumeAll+0xc4>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 800261c:	f000 f9d6 	bl	80029cc <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8002620:	4b16      	ldr	r3, [pc, #88]	; (800267c <xTaskResumeAll+0x120>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	60bb      	str	r3, [r7, #8]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8002626:	68bb      	ldr	r3, [r7, #8]
 8002628:	2b00      	cmp	r3, #0
 800262a:	d010      	beq.n	800264e <xTaskResumeAll+0xf2>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 800262c:	f000 f83a 	bl	80026a4 <xTaskIncrementTick>
 8002630:	4603      	mov	r3, r0
 8002632:	2b00      	cmp	r3, #0
 8002634:	d002      	beq.n	800263c <xTaskResumeAll+0xe0>
                            {
                                xYieldPending = pdTRUE;
 8002636:	4b10      	ldr	r3, [pc, #64]	; (8002678 <xTaskResumeAll+0x11c>)
 8002638:	2201      	movs	r2, #1
 800263a:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 800263c:	68bb      	ldr	r3, [r7, #8]
 800263e:	3b01      	subs	r3, #1
 8002640:	60bb      	str	r3, [r7, #8]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8002642:	68bb      	ldr	r3, [r7, #8]
 8002644:	2b00      	cmp	r3, #0
 8002646:	d1f1      	bne.n	800262c <xTaskResumeAll+0xd0>

                        xPendedTicks = 0;
 8002648:	4b0c      	ldr	r3, [pc, #48]	; (800267c <xTaskResumeAll+0x120>)
 800264a:	2200      	movs	r2, #0
 800264c:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 800264e:	4b0a      	ldr	r3, [pc, #40]	; (8002678 <xTaskResumeAll+0x11c>)
 8002650:	681b      	ldr	r3, [r3, #0]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8002652:	f000 fbb7 	bl	8002dc4 <vPortExitCritical>

    return xAlreadyYielded;
 8002656:	687b      	ldr	r3, [r7, #4]
}
 8002658:	4618      	mov	r0, r3
 800265a:	3710      	adds	r7, #16
 800265c:	46bd      	mov	sp, r7
 800265e:	bd80      	pop	{r7, pc}
 8002660:	2000019c 	.word	0x2000019c
 8002664:	20000174 	.word	0x20000174
 8002668:	20000134 	.word	0x20000134
 800266c:	2000017c 	.word	0x2000017c
 8002670:	200000a0 	.word	0x200000a0
 8002674:	2000009c 	.word	0x2000009c
 8002678:	20000188 	.word	0x20000188
 800267c:	20000184 	.word	0x20000184

08002680 <xTaskGetTickCountFromISR>:
    return xTicks;
}
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b082      	sub	sp, #8
 8002684:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002686:	f000 fc59 	bl	8002f3c <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800268a:	2300      	movs	r3, #0
 800268c:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 800268e:	4b04      	ldr	r3, [pc, #16]	; (80026a0 <xTaskGetTickCountFromISR+0x20>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8002694:	683b      	ldr	r3, [r7, #0]
}
 8002696:	4618      	mov	r0, r3
 8002698:	3708      	adds	r7, #8
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}
 800269e:	bf00      	nop
 80026a0:	20000178 	.word	0x20000178

080026a4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b086      	sub	sp, #24
 80026a8:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 80026aa:	2300      	movs	r3, #0
 80026ac:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80026ae:	4b41      	ldr	r3, [pc, #260]	; (80027b4 <xTaskIncrementTick+0x110>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d173      	bne.n	800279e <xTaskIncrementTick+0xfa>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80026b6:	4b40      	ldr	r3, [pc, #256]	; (80027b8 <xTaskIncrementTick+0x114>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	3301      	adds	r3, #1
 80026bc:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 80026be:	4a3e      	ldr	r2, [pc, #248]	; (80027b8 <xTaskIncrementTick+0x114>)
 80026c0:	693b      	ldr	r3, [r7, #16]
 80026c2:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80026c4:	693b      	ldr	r3, [r7, #16]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d120      	bne.n	800270c <xTaskIncrementTick+0x68>
        {
            taskSWITCH_DELAYED_LISTS();
 80026ca:	4b3c      	ldr	r3, [pc, #240]	; (80027bc <xTaskIncrementTick+0x118>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d00a      	beq.n	80026ea <xTaskIncrementTick+0x46>
        __asm volatile
 80026d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026d8:	f383 8811 	msr	BASEPRI, r3
 80026dc:	f3bf 8f6f 	isb	sy
 80026e0:	f3bf 8f4f 	dsb	sy
 80026e4:	603b      	str	r3, [r7, #0]
    }
 80026e6:	bf00      	nop
 80026e8:	e7fe      	b.n	80026e8 <xTaskIncrementTick+0x44>
 80026ea:	4b34      	ldr	r3, [pc, #208]	; (80027bc <xTaskIncrementTick+0x118>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	60fb      	str	r3, [r7, #12]
 80026f0:	4b33      	ldr	r3, [pc, #204]	; (80027c0 <xTaskIncrementTick+0x11c>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a31      	ldr	r2, [pc, #196]	; (80027bc <xTaskIncrementTick+0x118>)
 80026f6:	6013      	str	r3, [r2, #0]
 80026f8:	4a31      	ldr	r2, [pc, #196]	; (80027c0 <xTaskIncrementTick+0x11c>)
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	6013      	str	r3, [r2, #0]
 80026fe:	4b31      	ldr	r3, [pc, #196]	; (80027c4 <xTaskIncrementTick+0x120>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	3301      	adds	r3, #1
 8002704:	4a2f      	ldr	r2, [pc, #188]	; (80027c4 <xTaskIncrementTick+0x120>)
 8002706:	6013      	str	r3, [r2, #0]
 8002708:	f000 f960 	bl	80029cc <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 800270c:	4b2e      	ldr	r3, [pc, #184]	; (80027c8 <xTaskIncrementTick+0x124>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	693a      	ldr	r2, [r7, #16]
 8002712:	429a      	cmp	r2, r3
 8002714:	d348      	bcc.n	80027a8 <xTaskIncrementTick+0x104>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002716:	4b29      	ldr	r3, [pc, #164]	; (80027bc <xTaskIncrementTick+0x118>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d104      	bne.n	800272a <xTaskIncrementTick+0x86>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002720:	4b29      	ldr	r3, [pc, #164]	; (80027c8 <xTaskIncrementTick+0x124>)
 8002722:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002726:	601a      	str	r2, [r3, #0]
                    break;
 8002728:	e03e      	b.n	80027a8 <xTaskIncrementTick+0x104>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800272a:	4b24      	ldr	r3, [pc, #144]	; (80027bc <xTaskIncrementTick+0x118>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	68db      	ldr	r3, [r3, #12]
 8002730:	68db      	ldr	r3, [r3, #12]
 8002732:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002734:	68bb      	ldr	r3, [r7, #8]
 8002736:	685b      	ldr	r3, [r3, #4]
 8002738:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 800273a:	693a      	ldr	r2, [r7, #16]
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	429a      	cmp	r2, r3
 8002740:	d203      	bcs.n	800274a <xTaskIncrementTick+0xa6>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8002742:	4a21      	ldr	r2, [pc, #132]	; (80027c8 <xTaskIncrementTick+0x124>)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8002748:	e02e      	b.n	80027a8 <xTaskIncrementTick+0x104>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800274a:	68bb      	ldr	r3, [r7, #8]
 800274c:	3304      	adds	r3, #4
 800274e:	4618      	mov	r0, r3
 8002750:	f7ff fd1b 	bl	800218a <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002754:	68bb      	ldr	r3, [r7, #8]
 8002756:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002758:	2b00      	cmp	r3, #0
 800275a:	d004      	beq.n	8002766 <xTaskIncrementTick+0xc2>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800275c:	68bb      	ldr	r3, [r7, #8]
 800275e:	3318      	adds	r3, #24
 8002760:	4618      	mov	r0, r3
 8002762:	f7ff fd12 	bl	800218a <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8002766:	68bb      	ldr	r3, [r7, #8]
 8002768:	4618      	mov	r0, r3
 800276a:	f002 ff09 	bl	8005580 <SEGGER_SYSVIEW_OnTaskStartReady>
 800276e:	68bb      	ldr	r3, [r7, #8]
 8002770:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002772:	2201      	movs	r2, #1
 8002774:	409a      	lsls	r2, r3
 8002776:	4b15      	ldr	r3, [pc, #84]	; (80027cc <xTaskIncrementTick+0x128>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4313      	orrs	r3, r2
 800277c:	4a13      	ldr	r2, [pc, #76]	; (80027cc <xTaskIncrementTick+0x128>)
 800277e:	6013      	str	r3, [r2, #0]
 8002780:	68bb      	ldr	r3, [r7, #8]
 8002782:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002784:	4613      	mov	r3, r2
 8002786:	009b      	lsls	r3, r3, #2
 8002788:	4413      	add	r3, r2
 800278a:	009b      	lsls	r3, r3, #2
 800278c:	4a10      	ldr	r2, [pc, #64]	; (80027d0 <xTaskIncrementTick+0x12c>)
 800278e:	441a      	add	r2, r3
 8002790:	68bb      	ldr	r3, [r7, #8]
 8002792:	3304      	adds	r3, #4
 8002794:	4619      	mov	r1, r3
 8002796:	4610      	mov	r0, r2
 8002798:	f7ff fcd3 	bl	8002142 <vListInsertEnd>
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800279c:	e7bb      	b.n	8002716 <xTaskIncrementTick+0x72>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 800279e:	4b0d      	ldr	r3, [pc, #52]	; (80027d4 <xTaskIncrementTick+0x130>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	3301      	adds	r3, #1
 80027a4:	4a0b      	ldr	r2, [pc, #44]	; (80027d4 <xTaskIncrementTick+0x130>)
 80027a6:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 80027a8:	697b      	ldr	r3, [r7, #20]
}
 80027aa:	4618      	mov	r0, r3
 80027ac:	3718      	adds	r7, #24
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bd80      	pop	{r7, pc}
 80027b2:	bf00      	nop
 80027b4:	2000019c 	.word	0x2000019c
 80027b8:	20000178 	.word	0x20000178
 80027bc:	2000012c 	.word	0x2000012c
 80027c0:	20000130 	.word	0x20000130
 80027c4:	2000018c 	.word	0x2000018c
 80027c8:	20000194 	.word	0x20000194
 80027cc:	2000017c 	.word	0x2000017c
 80027d0:	200000a0 	.word	0x200000a0
 80027d4:	20000184 	.word	0x20000184

080027d8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b086      	sub	sp, #24
 80027dc:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80027de:	4b2d      	ldr	r3, [pc, #180]	; (8002894 <vTaskSwitchContext+0xbc>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d003      	beq.n	80027ee <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 80027e6:	4b2c      	ldr	r3, [pc, #176]	; (8002898 <vTaskSwitchContext+0xc0>)
 80027e8:	2201      	movs	r2, #1
 80027ea:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 80027ec:	e04d      	b.n	800288a <vTaskSwitchContext+0xb2>
        xYieldPending = pdFALSE;
 80027ee:	4b2a      	ldr	r3, [pc, #168]	; (8002898 <vTaskSwitchContext+0xc0>)
 80027f0:	2200      	movs	r2, #0
 80027f2:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80027f4:	4b29      	ldr	r3, [pc, #164]	; (800289c <vTaskSwitchContext+0xc4>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	fab3 f383 	clz	r3, r3
 8002800:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8002802:	7afb      	ldrb	r3, [r7, #11]
 8002804:	f1c3 031f 	rsb	r3, r3, #31
 8002808:	617b      	str	r3, [r7, #20]
 800280a:	4925      	ldr	r1, [pc, #148]	; (80028a0 <vTaskSwitchContext+0xc8>)
 800280c:	697a      	ldr	r2, [r7, #20]
 800280e:	4613      	mov	r3, r2
 8002810:	009b      	lsls	r3, r3, #2
 8002812:	4413      	add	r3, r2
 8002814:	009b      	lsls	r3, r3, #2
 8002816:	440b      	add	r3, r1
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d10a      	bne.n	8002834 <vTaskSwitchContext+0x5c>
        __asm volatile
 800281e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002822:	f383 8811 	msr	BASEPRI, r3
 8002826:	f3bf 8f6f 	isb	sy
 800282a:	f3bf 8f4f 	dsb	sy
 800282e:	607b      	str	r3, [r7, #4]
    }
 8002830:	bf00      	nop
 8002832:	e7fe      	b.n	8002832 <vTaskSwitchContext+0x5a>
 8002834:	697a      	ldr	r2, [r7, #20]
 8002836:	4613      	mov	r3, r2
 8002838:	009b      	lsls	r3, r3, #2
 800283a:	4413      	add	r3, r2
 800283c:	009b      	lsls	r3, r3, #2
 800283e:	4a18      	ldr	r2, [pc, #96]	; (80028a0 <vTaskSwitchContext+0xc8>)
 8002840:	4413      	add	r3, r2
 8002842:	613b      	str	r3, [r7, #16]
 8002844:	693b      	ldr	r3, [r7, #16]
 8002846:	685b      	ldr	r3, [r3, #4]
 8002848:	685a      	ldr	r2, [r3, #4]
 800284a:	693b      	ldr	r3, [r7, #16]
 800284c:	605a      	str	r2, [r3, #4]
 800284e:	693b      	ldr	r3, [r7, #16]
 8002850:	685a      	ldr	r2, [r3, #4]
 8002852:	693b      	ldr	r3, [r7, #16]
 8002854:	3308      	adds	r3, #8
 8002856:	429a      	cmp	r2, r3
 8002858:	d104      	bne.n	8002864 <vTaskSwitchContext+0x8c>
 800285a:	693b      	ldr	r3, [r7, #16]
 800285c:	685b      	ldr	r3, [r3, #4]
 800285e:	685a      	ldr	r2, [r3, #4]
 8002860:	693b      	ldr	r3, [r7, #16]
 8002862:	605a      	str	r2, [r3, #4]
 8002864:	693b      	ldr	r3, [r7, #16]
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	68db      	ldr	r3, [r3, #12]
 800286a:	4a0e      	ldr	r2, [pc, #56]	; (80028a4 <vTaskSwitchContext+0xcc>)
 800286c:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 800286e:	4b0d      	ldr	r3, [pc, #52]	; (80028a4 <vTaskSwitchContext+0xcc>)
 8002870:	681a      	ldr	r2, [r3, #0]
 8002872:	4b0d      	ldr	r3, [pc, #52]	; (80028a8 <vTaskSwitchContext+0xd0>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	429a      	cmp	r2, r3
 8002878:	d102      	bne.n	8002880 <vTaskSwitchContext+0xa8>
 800287a:	f002 fde1 	bl	8005440 <SEGGER_SYSVIEW_OnIdle>
}
 800287e:	e004      	b.n	800288a <vTaskSwitchContext+0xb2>
        traceTASK_SWITCHED_IN();
 8002880:	4b08      	ldr	r3, [pc, #32]	; (80028a4 <vTaskSwitchContext+0xcc>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4618      	mov	r0, r3
 8002886:	f002 fe39 	bl	80054fc <SEGGER_SYSVIEW_OnTaskStartExec>
}
 800288a:	bf00      	nop
 800288c:	3718      	adds	r7, #24
 800288e:	46bd      	mov	sp, r7
 8002890:	bd80      	pop	{r7, pc}
 8002892:	bf00      	nop
 8002894:	2000019c 	.word	0x2000019c
 8002898:	20000188 	.word	0x20000188
 800289c:	2000017c 	.word	0x2000017c
 80028a0:	200000a0 	.word	0x200000a0
 80028a4:	2000009c 	.word	0x2000009c
 80028a8:	20000198 	.word	0x20000198

080028ac <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b082      	sub	sp, #8
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 80028b4:	f000 f84c 	bl	8002950 <prvCheckTasksWaitingTermination>
            {
                /* If we are not using preemption we keep forcing a task switch to
                 * see if any other task has become available.  If we are using
                 * preemption we don't need to do this as any task becoming available
                 * will automatically get the processor anyway. */
                taskYIELD();
 80028b8:	4b04      	ldr	r3, [pc, #16]	; (80028cc <prvIdleTask+0x20>)
 80028ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80028be:	601a      	str	r2, [r3, #0]
 80028c0:	f3bf 8f4f 	dsb	sy
 80028c4:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 80028c8:	e7f4      	b.n	80028b4 <prvIdleTask+0x8>
 80028ca:	bf00      	nop
 80028cc:	e000ed04 	.word	0xe000ed04

080028d0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b082      	sub	sp, #8
 80028d4:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80028d6:	2300      	movs	r3, #0
 80028d8:	607b      	str	r3, [r7, #4]
 80028da:	e00c      	b.n	80028f6 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80028dc:	687a      	ldr	r2, [r7, #4]
 80028de:	4613      	mov	r3, r2
 80028e0:	009b      	lsls	r3, r3, #2
 80028e2:	4413      	add	r3, r2
 80028e4:	009b      	lsls	r3, r3, #2
 80028e6:	4a12      	ldr	r2, [pc, #72]	; (8002930 <prvInitialiseTaskLists+0x60>)
 80028e8:	4413      	add	r3, r2
 80028ea:	4618      	mov	r0, r3
 80028ec:	f7ff fbfc 	bl	80020e8 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	3301      	adds	r3, #1
 80028f4:	607b      	str	r3, [r7, #4]
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2b04      	cmp	r3, #4
 80028fa:	d9ef      	bls.n	80028dc <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 80028fc:	480d      	ldr	r0, [pc, #52]	; (8002934 <prvInitialiseTaskLists+0x64>)
 80028fe:	f7ff fbf3 	bl	80020e8 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8002902:	480d      	ldr	r0, [pc, #52]	; (8002938 <prvInitialiseTaskLists+0x68>)
 8002904:	f7ff fbf0 	bl	80020e8 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8002908:	480c      	ldr	r0, [pc, #48]	; (800293c <prvInitialiseTaskLists+0x6c>)
 800290a:	f7ff fbed 	bl	80020e8 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 800290e:	480c      	ldr	r0, [pc, #48]	; (8002940 <prvInitialiseTaskLists+0x70>)
 8002910:	f7ff fbea 	bl	80020e8 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8002914:	480b      	ldr	r0, [pc, #44]	; (8002944 <prvInitialiseTaskLists+0x74>)
 8002916:	f7ff fbe7 	bl	80020e8 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 800291a:	4b0b      	ldr	r3, [pc, #44]	; (8002948 <prvInitialiseTaskLists+0x78>)
 800291c:	4a05      	ldr	r2, [pc, #20]	; (8002934 <prvInitialiseTaskLists+0x64>)
 800291e:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002920:	4b0a      	ldr	r3, [pc, #40]	; (800294c <prvInitialiseTaskLists+0x7c>)
 8002922:	4a05      	ldr	r2, [pc, #20]	; (8002938 <prvInitialiseTaskLists+0x68>)
 8002924:	601a      	str	r2, [r3, #0]
}
 8002926:	bf00      	nop
 8002928:	3708      	adds	r7, #8
 800292a:	46bd      	mov	sp, r7
 800292c:	bd80      	pop	{r7, pc}
 800292e:	bf00      	nop
 8002930:	200000a0 	.word	0x200000a0
 8002934:	20000104 	.word	0x20000104
 8002938:	20000118 	.word	0x20000118
 800293c:	20000134 	.word	0x20000134
 8002940:	20000148 	.word	0x20000148
 8002944:	20000160 	.word	0x20000160
 8002948:	2000012c 	.word	0x2000012c
 800294c:	20000130 	.word	0x20000130

08002950 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b082      	sub	sp, #8
 8002954:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002956:	e019      	b.n	800298c <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8002958:	f000 fa04 	bl	8002d64 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800295c:	4b10      	ldr	r3, [pc, #64]	; (80029a0 <prvCheckTasksWaitingTermination+0x50>)
 800295e:	68db      	ldr	r3, [r3, #12]
 8002960:	68db      	ldr	r3, [r3, #12]
 8002962:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	3304      	adds	r3, #4
 8002968:	4618      	mov	r0, r3
 800296a:	f7ff fc0e 	bl	800218a <uxListRemove>
                    --uxCurrentNumberOfTasks;
 800296e:	4b0d      	ldr	r3, [pc, #52]	; (80029a4 <prvCheckTasksWaitingTermination+0x54>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	3b01      	subs	r3, #1
 8002974:	4a0b      	ldr	r2, [pc, #44]	; (80029a4 <prvCheckTasksWaitingTermination+0x54>)
 8002976:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8002978:	4b0b      	ldr	r3, [pc, #44]	; (80029a8 <prvCheckTasksWaitingTermination+0x58>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	3b01      	subs	r3, #1
 800297e:	4a0a      	ldr	r2, [pc, #40]	; (80029a8 <prvCheckTasksWaitingTermination+0x58>)
 8002980:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8002982:	f000 fa1f 	bl	8002dc4 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8002986:	6878      	ldr	r0, [r7, #4]
 8002988:	f000 f810 	bl	80029ac <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800298c:	4b06      	ldr	r3, [pc, #24]	; (80029a8 <prvCheckTasksWaitingTermination+0x58>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d1e1      	bne.n	8002958 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8002994:	bf00      	nop
 8002996:	bf00      	nop
 8002998:	3708      	adds	r7, #8
 800299a:	46bd      	mov	sp, r7
 800299c:	bd80      	pop	{r7, pc}
 800299e:	bf00      	nop
 80029a0:	20000148 	.word	0x20000148
 80029a4:	20000174 	.word	0x20000174
 80029a8:	2000015c 	.word	0x2000015c

080029ac <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b082      	sub	sp, #8
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029b8:	4618      	mov	r0, r3
 80029ba:	f000 fbdf 	bl	800317c <vPortFree>
                vPortFree( pxTCB );
 80029be:	6878      	ldr	r0, [r7, #4]
 80029c0:	f000 fbdc 	bl	800317c <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 80029c4:	bf00      	nop
 80029c6:	3708      	adds	r7, #8
 80029c8:	46bd      	mov	sp, r7
 80029ca:	bd80      	pop	{r7, pc}

080029cc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80029cc:	b480      	push	{r7}
 80029ce:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80029d0:	4b0a      	ldr	r3, [pc, #40]	; (80029fc <prvResetNextTaskUnblockTime+0x30>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d104      	bne.n	80029e4 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 80029da:	4b09      	ldr	r3, [pc, #36]	; (8002a00 <prvResetNextTaskUnblockTime+0x34>)
 80029dc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80029e0:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 80029e2:	e005      	b.n	80029f0 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 80029e4:	4b05      	ldr	r3, [pc, #20]	; (80029fc <prvResetNextTaskUnblockTime+0x30>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	68db      	ldr	r3, [r3, #12]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a04      	ldr	r2, [pc, #16]	; (8002a00 <prvResetNextTaskUnblockTime+0x34>)
 80029ee:	6013      	str	r3, [r2, #0]
}
 80029f0:	bf00      	nop
 80029f2:	46bd      	mov	sp, r7
 80029f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f8:	4770      	bx	lr
 80029fa:	bf00      	nop
 80029fc:	2000012c 	.word	0x2000012c
 8002a00:	20000194 	.word	0x20000194

08002a04 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8002a04:	b480      	push	{r7}
 8002a06:	b085      	sub	sp, #20
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	60f8      	str	r0, [r7, #12]
 8002a0c:	60b9      	str	r1, [r7, #8]
 8002a0e:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	3b04      	subs	r3, #4
 8002a14:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002a1c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	3b04      	subs	r3, #4
 8002a22:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8002a24:	68bb      	ldr	r3, [r7, #8]
 8002a26:	f023 0201 	bic.w	r2, r3, #1
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	3b04      	subs	r3, #4
 8002a32:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8002a34:	4a0c      	ldr	r2, [pc, #48]	; (8002a68 <pxPortInitialiseStack+0x64>)
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	3b14      	subs	r3, #20
 8002a3e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8002a40:	687a      	ldr	r2, [r7, #4]
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	3b04      	subs	r3, #4
 8002a4a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	f06f 0202 	mvn.w	r2, #2
 8002a52:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	3b20      	subs	r3, #32
 8002a58:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
}
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	3714      	adds	r7, #20
 8002a60:	46bd      	mov	sp, r7
 8002a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a66:	4770      	bx	lr
 8002a68:	08002a6d 	.word	0x08002a6d

08002a6c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b085      	sub	sp, #20
 8002a70:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8002a72:	2300      	movs	r3, #0
 8002a74:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8002a76:	4b12      	ldr	r3, [pc, #72]	; (8002ac0 <prvTaskExitError+0x54>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002a7e:	d00a      	beq.n	8002a96 <prvTaskExitError+0x2a>
        __asm volatile
 8002a80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a84:	f383 8811 	msr	BASEPRI, r3
 8002a88:	f3bf 8f6f 	isb	sy
 8002a8c:	f3bf 8f4f 	dsb	sy
 8002a90:	60fb      	str	r3, [r7, #12]
    }
 8002a92:	bf00      	nop
 8002a94:	e7fe      	b.n	8002a94 <prvTaskExitError+0x28>
        __asm volatile
 8002a96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a9a:	f383 8811 	msr	BASEPRI, r3
 8002a9e:	f3bf 8f6f 	isb	sy
 8002aa2:	f3bf 8f4f 	dsb	sy
 8002aa6:	60bb      	str	r3, [r7, #8]
    }
 8002aa8:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8002aaa:	bf00      	nop
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d0fc      	beq.n	8002aac <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8002ab2:	bf00      	nop
 8002ab4:	bf00      	nop
 8002ab6:	3714      	adds	r7, #20
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002abe:	4770      	bx	lr
 8002ac0:	20000010 	.word	0x20000010
	...

08002ad0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8002ad0:	4b07      	ldr	r3, [pc, #28]	; (8002af0 <pxCurrentTCBConst2>)
 8002ad2:	6819      	ldr	r1, [r3, #0]
 8002ad4:	6808      	ldr	r0, [r1, #0]
 8002ad6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002ada:	f380 8809 	msr	PSP, r0
 8002ade:	f3bf 8f6f 	isb	sy
 8002ae2:	f04f 0000 	mov.w	r0, #0
 8002ae6:	f380 8811 	msr	BASEPRI, r0
 8002aea:	4770      	bx	lr
 8002aec:	f3af 8000 	nop.w

08002af0 <pxCurrentTCBConst2>:
 8002af0:	2000009c 	.word	0x2000009c
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8002af4:	bf00      	nop
 8002af6:	bf00      	nop

08002af8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8002af8:	4808      	ldr	r0, [pc, #32]	; (8002b1c <prvPortStartFirstTask+0x24>)
 8002afa:	6800      	ldr	r0, [r0, #0]
 8002afc:	6800      	ldr	r0, [r0, #0]
 8002afe:	f380 8808 	msr	MSP, r0
 8002b02:	f04f 0000 	mov.w	r0, #0
 8002b06:	f380 8814 	msr	CONTROL, r0
 8002b0a:	b662      	cpsie	i
 8002b0c:	b661      	cpsie	f
 8002b0e:	f3bf 8f4f 	dsb	sy
 8002b12:	f3bf 8f6f 	isb	sy
 8002b16:	df00      	svc	0
 8002b18:	bf00      	nop
 8002b1a:	0000      	.short	0x0000
 8002b1c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8002b20:	bf00      	nop
 8002b22:	bf00      	nop

08002b24 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b086      	sub	sp, #24
 8002b28:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8002b2a:	4b46      	ldr	r3, [pc, #280]	; (8002c44 <xPortStartScheduler+0x120>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	4a46      	ldr	r2, [pc, #280]	; (8002c48 <xPortStartScheduler+0x124>)
 8002b30:	4293      	cmp	r3, r2
 8002b32:	d10a      	bne.n	8002b4a <xPortStartScheduler+0x26>
        __asm volatile
 8002b34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b38:	f383 8811 	msr	BASEPRI, r3
 8002b3c:	f3bf 8f6f 	isb	sy
 8002b40:	f3bf 8f4f 	dsb	sy
 8002b44:	613b      	str	r3, [r7, #16]
    }
 8002b46:	bf00      	nop
 8002b48:	e7fe      	b.n	8002b48 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8002b4a:	4b3e      	ldr	r3, [pc, #248]	; (8002c44 <xPortStartScheduler+0x120>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	4a3f      	ldr	r2, [pc, #252]	; (8002c4c <xPortStartScheduler+0x128>)
 8002b50:	4293      	cmp	r3, r2
 8002b52:	d10a      	bne.n	8002b6a <xPortStartScheduler+0x46>
        __asm volatile
 8002b54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b58:	f383 8811 	msr	BASEPRI, r3
 8002b5c:	f3bf 8f6f 	isb	sy
 8002b60:	f3bf 8f4f 	dsb	sy
 8002b64:	60fb      	str	r3, [r7, #12]
    }
 8002b66:	bf00      	nop
 8002b68:	e7fe      	b.n	8002b68 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8002b6a:	4b39      	ldr	r3, [pc, #228]	; (8002c50 <xPortStartScheduler+0x12c>)
 8002b6c:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8002b6e:	697b      	ldr	r3, [r7, #20]
 8002b70:	781b      	ldrb	r3, [r3, #0]
 8002b72:	b2db      	uxtb	r3, r3
 8002b74:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8002b76:	697b      	ldr	r3, [r7, #20]
 8002b78:	22ff      	movs	r2, #255	; 0xff
 8002b7a:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002b7c:	697b      	ldr	r3, [r7, #20]
 8002b7e:	781b      	ldrb	r3, [r3, #0]
 8002b80:	b2db      	uxtb	r3, r3
 8002b82:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002b84:	78fb      	ldrb	r3, [r7, #3]
 8002b86:	b2db      	uxtb	r3, r3
 8002b88:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002b8c:	b2da      	uxtb	r2, r3
 8002b8e:	4b31      	ldr	r3, [pc, #196]	; (8002c54 <xPortStartScheduler+0x130>)
 8002b90:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8002b92:	4b31      	ldr	r3, [pc, #196]	; (8002c58 <xPortStartScheduler+0x134>)
 8002b94:	2207      	movs	r2, #7
 8002b96:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002b98:	e009      	b.n	8002bae <xPortStartScheduler+0x8a>
            {
                ulMaxPRIGROUPValue--;
 8002b9a:	4b2f      	ldr	r3, [pc, #188]	; (8002c58 <xPortStartScheduler+0x134>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	3b01      	subs	r3, #1
 8002ba0:	4a2d      	ldr	r2, [pc, #180]	; (8002c58 <xPortStartScheduler+0x134>)
 8002ba2:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002ba4:	78fb      	ldrb	r3, [r7, #3]
 8002ba6:	b2db      	uxtb	r3, r3
 8002ba8:	005b      	lsls	r3, r3, #1
 8002baa:	b2db      	uxtb	r3, r3
 8002bac:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002bae:	78fb      	ldrb	r3, [r7, #3]
 8002bb0:	b2db      	uxtb	r3, r3
 8002bb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002bb6:	2b80      	cmp	r3, #128	; 0x80
 8002bb8:	d0ef      	beq.n	8002b9a <xPortStartScheduler+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8002bba:	4b27      	ldr	r3, [pc, #156]	; (8002c58 <xPortStartScheduler+0x134>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f1c3 0307 	rsb	r3, r3, #7
 8002bc2:	2b04      	cmp	r3, #4
 8002bc4:	d00a      	beq.n	8002bdc <xPortStartScheduler+0xb8>
        __asm volatile
 8002bc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bca:	f383 8811 	msr	BASEPRI, r3
 8002bce:	f3bf 8f6f 	isb	sy
 8002bd2:	f3bf 8f4f 	dsb	sy
 8002bd6:	60bb      	str	r3, [r7, #8]
    }
 8002bd8:	bf00      	nop
 8002bda:	e7fe      	b.n	8002bda <xPortStartScheduler+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8002bdc:	4b1e      	ldr	r3, [pc, #120]	; (8002c58 <xPortStartScheduler+0x134>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	021b      	lsls	r3, r3, #8
 8002be2:	4a1d      	ldr	r2, [pc, #116]	; (8002c58 <xPortStartScheduler+0x134>)
 8002be4:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8002be6:	4b1c      	ldr	r3, [pc, #112]	; (8002c58 <xPortStartScheduler+0x134>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002bee:	4a1a      	ldr	r2, [pc, #104]	; (8002c58 <xPortStartScheduler+0x134>)
 8002bf0:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	b2da      	uxtb	r2, r3
 8002bf6:	697b      	ldr	r3, [r7, #20]
 8002bf8:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8002bfa:	4b18      	ldr	r3, [pc, #96]	; (8002c5c <xPortStartScheduler+0x138>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	4a17      	ldr	r2, [pc, #92]	; (8002c5c <xPortStartScheduler+0x138>)
 8002c00:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002c04:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8002c06:	4b15      	ldr	r3, [pc, #84]	; (8002c5c <xPortStartScheduler+0x138>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	4a14      	ldr	r2, [pc, #80]	; (8002c5c <xPortStartScheduler+0x138>)
 8002c0c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8002c10:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8002c12:	f000 f963 	bl	8002edc <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8002c16:	4b12      	ldr	r3, [pc, #72]	; (8002c60 <xPortStartScheduler+0x13c>)
 8002c18:	2200      	movs	r2, #0
 8002c1a:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8002c1c:	f000 f982 	bl	8002f24 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8002c20:	4b10      	ldr	r3, [pc, #64]	; (8002c64 <xPortStartScheduler+0x140>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4a0f      	ldr	r2, [pc, #60]	; (8002c64 <xPortStartScheduler+0x140>)
 8002c26:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8002c2a:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8002c2c:	f7ff ff64 	bl	8002af8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8002c30:	f7ff fdd2 	bl	80027d8 <vTaskSwitchContext>
    prvTaskExitError();
 8002c34:	f7ff ff1a 	bl	8002a6c <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8002c38:	2300      	movs	r3, #0
}
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	3718      	adds	r7, #24
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bd80      	pop	{r7, pc}
 8002c42:	bf00      	nop
 8002c44:	e000ed00 	.word	0xe000ed00
 8002c48:	410fc271 	.word	0x410fc271
 8002c4c:	410fc270 	.word	0x410fc270
 8002c50:	e000e400 	.word	0xe000e400
 8002c54:	200001a0 	.word	0x200001a0
 8002c58:	200001a4 	.word	0x200001a4
 8002c5c:	e000ed20 	.word	0xe000ed20
 8002c60:	20000010 	.word	0x20000010
 8002c64:	e000ef34 	.word	0xe000ef34

08002c68 <vInitPrioGroupValue>:
/*-----------------------------------------------------------*/


void vInitPrioGroupValue(void)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	b087      	sub	sp, #28
 8002c6c:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8002c6e:	4b37      	ldr	r3, [pc, #220]	; (8002d4c <vInitPrioGroupValue+0xe4>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4a37      	ldr	r2, [pc, #220]	; (8002d50 <vInitPrioGroupValue+0xe8>)
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d10a      	bne.n	8002c8e <vInitPrioGroupValue+0x26>
        __asm volatile
 8002c78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c7c:	f383 8811 	msr	BASEPRI, r3
 8002c80:	f3bf 8f6f 	isb	sy
 8002c84:	f3bf 8f4f 	dsb	sy
 8002c88:	613b      	str	r3, [r7, #16]
    }
 8002c8a:	bf00      	nop
 8002c8c:	e7fe      	b.n	8002c8c <vInitPrioGroupValue+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8002c8e:	4b2f      	ldr	r3, [pc, #188]	; (8002d4c <vInitPrioGroupValue+0xe4>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	4a30      	ldr	r2, [pc, #192]	; (8002d54 <vInitPrioGroupValue+0xec>)
 8002c94:	4293      	cmp	r3, r2
 8002c96:	d10a      	bne.n	8002cae <vInitPrioGroupValue+0x46>
        __asm volatile
 8002c98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c9c:	f383 8811 	msr	BASEPRI, r3
 8002ca0:	f3bf 8f6f 	isb	sy
 8002ca4:	f3bf 8f4f 	dsb	sy
 8002ca8:	60fb      	str	r3, [r7, #12]
    }
 8002caa:	bf00      	nop
 8002cac:	e7fe      	b.n	8002cac <vInitPrioGroupValue+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8002cae:	4b2a      	ldr	r3, [pc, #168]	; (8002d58 <vInitPrioGroupValue+0xf0>)
 8002cb0:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8002cb2:	697b      	ldr	r3, [r7, #20]
 8002cb4:	781b      	ldrb	r3, [r3, #0]
 8002cb6:	b2db      	uxtb	r3, r3
 8002cb8:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8002cba:	697b      	ldr	r3, [r7, #20]
 8002cbc:	22ff      	movs	r2, #255	; 0xff
 8002cbe:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002cc0:	697b      	ldr	r3, [r7, #20]
 8002cc2:	781b      	ldrb	r3, [r3, #0]
 8002cc4:	b2db      	uxtb	r3, r3
 8002cc6:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002cc8:	78fb      	ldrb	r3, [r7, #3]
 8002cca:	b2db      	uxtb	r3, r3
 8002ccc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002cd0:	b2da      	uxtb	r2, r3
 8002cd2:	4b22      	ldr	r3, [pc, #136]	; (8002d5c <vInitPrioGroupValue+0xf4>)
 8002cd4:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8002cd6:	4b22      	ldr	r3, [pc, #136]	; (8002d60 <vInitPrioGroupValue+0xf8>)
 8002cd8:	2207      	movs	r2, #7
 8002cda:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002cdc:	e009      	b.n	8002cf2 <vInitPrioGroupValue+0x8a>
            {
                ulMaxPRIGROUPValue--;
 8002cde:	4b20      	ldr	r3, [pc, #128]	; (8002d60 <vInitPrioGroupValue+0xf8>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	3b01      	subs	r3, #1
 8002ce4:	4a1e      	ldr	r2, [pc, #120]	; (8002d60 <vInitPrioGroupValue+0xf8>)
 8002ce6:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002ce8:	78fb      	ldrb	r3, [r7, #3]
 8002cea:	b2db      	uxtb	r3, r3
 8002cec:	005b      	lsls	r3, r3, #1
 8002cee:	b2db      	uxtb	r3, r3
 8002cf0:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002cf2:	78fb      	ldrb	r3, [r7, #3]
 8002cf4:	b2db      	uxtb	r3, r3
 8002cf6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cfa:	2b80      	cmp	r3, #128	; 0x80
 8002cfc:	d0ef      	beq.n	8002cde <vInitPrioGroupValue+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8002cfe:	4b18      	ldr	r3, [pc, #96]	; (8002d60 <vInitPrioGroupValue+0xf8>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f1c3 0307 	rsb	r3, r3, #7
 8002d06:	2b04      	cmp	r3, #4
 8002d08:	d00a      	beq.n	8002d20 <vInitPrioGroupValue+0xb8>
        __asm volatile
 8002d0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d0e:	f383 8811 	msr	BASEPRI, r3
 8002d12:	f3bf 8f6f 	isb	sy
 8002d16:	f3bf 8f4f 	dsb	sy
 8002d1a:	60bb      	str	r3, [r7, #8]
    }
 8002d1c:	bf00      	nop
 8002d1e:	e7fe      	b.n	8002d1e <vInitPrioGroupValue+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8002d20:	4b0f      	ldr	r3, [pc, #60]	; (8002d60 <vInitPrioGroupValue+0xf8>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	021b      	lsls	r3, r3, #8
 8002d26:	4a0e      	ldr	r2, [pc, #56]	; (8002d60 <vInitPrioGroupValue+0xf8>)
 8002d28:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8002d2a:	4b0d      	ldr	r3, [pc, #52]	; (8002d60 <vInitPrioGroupValue+0xf8>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002d32:	4a0b      	ldr	r2, [pc, #44]	; (8002d60 <vInitPrioGroupValue+0xf8>)
 8002d34:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	b2da      	uxtb	r2, r3
 8002d3a:	697b      	ldr	r3, [r7, #20]
 8002d3c:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */
}
 8002d3e:	bf00      	nop
 8002d40:	371c      	adds	r7, #28
 8002d42:	46bd      	mov	sp, r7
 8002d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d48:	4770      	bx	lr
 8002d4a:	bf00      	nop
 8002d4c:	e000ed00 	.word	0xe000ed00
 8002d50:	410fc271 	.word	0x410fc271
 8002d54:	410fc270 	.word	0x410fc270
 8002d58:	e000e400 	.word	0xe000e400
 8002d5c:	200001a0 	.word	0x200001a0
 8002d60:	200001a4 	.word	0x200001a4

08002d64 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8002d64:	b480      	push	{r7}
 8002d66:	b083      	sub	sp, #12
 8002d68:	af00      	add	r7, sp, #0
        __asm volatile
 8002d6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d6e:	f383 8811 	msr	BASEPRI, r3
 8002d72:	f3bf 8f6f 	isb	sy
 8002d76:	f3bf 8f4f 	dsb	sy
 8002d7a:	607b      	str	r3, [r7, #4]
    }
 8002d7c:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8002d7e:	4b0f      	ldr	r3, [pc, #60]	; (8002dbc <vPortEnterCritical+0x58>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	3301      	adds	r3, #1
 8002d84:	4a0d      	ldr	r2, [pc, #52]	; (8002dbc <vPortEnterCritical+0x58>)
 8002d86:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8002d88:	4b0c      	ldr	r3, [pc, #48]	; (8002dbc <vPortEnterCritical+0x58>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	2b01      	cmp	r3, #1
 8002d8e:	d10f      	bne.n	8002db0 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8002d90:	4b0b      	ldr	r3, [pc, #44]	; (8002dc0 <vPortEnterCritical+0x5c>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	b2db      	uxtb	r3, r3
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d00a      	beq.n	8002db0 <vPortEnterCritical+0x4c>
        __asm volatile
 8002d9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d9e:	f383 8811 	msr	BASEPRI, r3
 8002da2:	f3bf 8f6f 	isb	sy
 8002da6:	f3bf 8f4f 	dsb	sy
 8002daa:	603b      	str	r3, [r7, #0]
    }
 8002dac:	bf00      	nop
 8002dae:	e7fe      	b.n	8002dae <vPortEnterCritical+0x4a>
    }
}
 8002db0:	bf00      	nop
 8002db2:	370c      	adds	r7, #12
 8002db4:	46bd      	mov	sp, r7
 8002db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dba:	4770      	bx	lr
 8002dbc:	20000010 	.word	0x20000010
 8002dc0:	e000ed04 	.word	0xe000ed04

08002dc4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	b083      	sub	sp, #12
 8002dc8:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8002dca:	4b12      	ldr	r3, [pc, #72]	; (8002e14 <vPortExitCritical+0x50>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d10a      	bne.n	8002de8 <vPortExitCritical+0x24>
        __asm volatile
 8002dd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002dd6:	f383 8811 	msr	BASEPRI, r3
 8002dda:	f3bf 8f6f 	isb	sy
 8002dde:	f3bf 8f4f 	dsb	sy
 8002de2:	607b      	str	r3, [r7, #4]
    }
 8002de4:	bf00      	nop
 8002de6:	e7fe      	b.n	8002de6 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8002de8:	4b0a      	ldr	r3, [pc, #40]	; (8002e14 <vPortExitCritical+0x50>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	3b01      	subs	r3, #1
 8002dee:	4a09      	ldr	r2, [pc, #36]	; (8002e14 <vPortExitCritical+0x50>)
 8002df0:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8002df2:	4b08      	ldr	r3, [pc, #32]	; (8002e14 <vPortExitCritical+0x50>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d105      	bne.n	8002e06 <vPortExitCritical+0x42>
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8002e04:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8002e06:	bf00      	nop
 8002e08:	370c      	adds	r7, #12
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e10:	4770      	bx	lr
 8002e12:	bf00      	nop
 8002e14:	20000010 	.word	0x20000010
	...

08002e20 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8002e20:	f3ef 8009 	mrs	r0, PSP
 8002e24:	f3bf 8f6f 	isb	sy
 8002e28:	4b15      	ldr	r3, [pc, #84]	; (8002e80 <pxCurrentTCBConst>)
 8002e2a:	681a      	ldr	r2, [r3, #0]
 8002e2c:	f01e 0f10 	tst.w	lr, #16
 8002e30:	bf08      	it	eq
 8002e32:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8002e36:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e3a:	6010      	str	r0, [r2, #0]
 8002e3c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8002e40:	f04f 0050 	mov.w	r0, #80	; 0x50
 8002e44:	f380 8811 	msr	BASEPRI, r0
 8002e48:	f3bf 8f4f 	dsb	sy
 8002e4c:	f3bf 8f6f 	isb	sy
 8002e50:	f7ff fcc2 	bl	80027d8 <vTaskSwitchContext>
 8002e54:	f04f 0000 	mov.w	r0, #0
 8002e58:	f380 8811 	msr	BASEPRI, r0
 8002e5c:	bc09      	pop	{r0, r3}
 8002e5e:	6819      	ldr	r1, [r3, #0]
 8002e60:	6808      	ldr	r0, [r1, #0]
 8002e62:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e66:	f01e 0f10 	tst.w	lr, #16
 8002e6a:	bf08      	it	eq
 8002e6c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8002e70:	f380 8809 	msr	PSP, r0
 8002e74:	f3bf 8f6f 	isb	sy
 8002e78:	4770      	bx	lr
 8002e7a:	bf00      	nop
 8002e7c:	f3af 8000 	nop.w

08002e80 <pxCurrentTCBConst>:
 8002e80:	2000009c 	.word	0x2000009c
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8002e84:	bf00      	nop
 8002e86:	bf00      	nop

08002e88 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b082      	sub	sp, #8
 8002e8c:	af00      	add	r7, sp, #0
        __asm volatile
 8002e8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e92:	f383 8811 	msr	BASEPRI, r3
 8002e96:	f3bf 8f6f 	isb	sy
 8002e9a:	f3bf 8f4f 	dsb	sy
 8002e9e:	607b      	str	r3, [r7, #4]
    }
 8002ea0:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 8002ea2:	f002 fa53 	bl	800534c <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8002ea6:	f7ff fbfd 	bl	80026a4 <xTaskIncrementTick>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d006      	beq.n	8002ebe <SysTick_Handler+0x36>
        {
			traceISR_EXIT_TO_SCHEDULER();
 8002eb0:	f002 faaa 	bl	8005408 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8002eb4:	4b08      	ldr	r3, [pc, #32]	; (8002ed8 <SysTick_Handler+0x50>)
 8002eb6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002eba:	601a      	str	r2, [r3, #0]
 8002ebc:	e001      	b.n	8002ec2 <SysTick_Handler+0x3a>
        }
		else
		{
			traceISR_EXIT();
 8002ebe:	f002 fa87 	bl	80053d0 <SEGGER_SYSVIEW_RecordExitISR>
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	603b      	str	r3, [r7, #0]
        __asm volatile
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	f383 8811 	msr	BASEPRI, r3
    }
 8002ecc:	bf00      	nop
		}
    }
    portENABLE_INTERRUPTS();
}
 8002ece:	bf00      	nop
 8002ed0:	3708      	adds	r7, #8
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bd80      	pop	{r7, pc}
 8002ed6:	bf00      	nop
 8002ed8:	e000ed04 	.word	0xe000ed04

08002edc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8002edc:	b480      	push	{r7}
 8002ede:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8002ee0:	4b0b      	ldr	r3, [pc, #44]	; (8002f10 <vPortSetupTimerInterrupt+0x34>)
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8002ee6:	4b0b      	ldr	r3, [pc, #44]	; (8002f14 <vPortSetupTimerInterrupt+0x38>)
 8002ee8:	2200      	movs	r2, #0
 8002eea:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8002eec:	4b0a      	ldr	r3, [pc, #40]	; (8002f18 <vPortSetupTimerInterrupt+0x3c>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4a0a      	ldr	r2, [pc, #40]	; (8002f1c <vPortSetupTimerInterrupt+0x40>)
 8002ef2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ef6:	099b      	lsrs	r3, r3, #6
 8002ef8:	4a09      	ldr	r2, [pc, #36]	; (8002f20 <vPortSetupTimerInterrupt+0x44>)
 8002efa:	3b01      	subs	r3, #1
 8002efc:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8002efe:	4b04      	ldr	r3, [pc, #16]	; (8002f10 <vPortSetupTimerInterrupt+0x34>)
 8002f00:	2207      	movs	r2, #7
 8002f02:	601a      	str	r2, [r3, #0]
}
 8002f04:	bf00      	nop
 8002f06:	46bd      	mov	sp, r7
 8002f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0c:	4770      	bx	lr
 8002f0e:	bf00      	nop
 8002f10:	e000e010 	.word	0xe000e010
 8002f14:	e000e018 	.word	0xe000e018
 8002f18:	20000000 	.word	0x20000000
 8002f1c:	10624dd3 	.word	0x10624dd3
 8002f20:	e000e014 	.word	0xe000e014

08002f24 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8002f24:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8002f34 <vPortEnableVFP+0x10>
 8002f28:	6801      	ldr	r1, [r0, #0]
 8002f2a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8002f2e:	6001      	str	r1, [r0, #0]
 8002f30:	4770      	bx	lr
 8002f32:	0000      	.short	0x0000
 8002f34:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8002f38:	bf00      	nop
 8002f3a:	bf00      	nop

08002f3c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 8002f3c:	b480      	push	{r7}
 8002f3e:	b085      	sub	sp, #20
 8002f40:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8002f42:	f3ef 8305 	mrs	r3, IPSR
 8002f46:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	2b0f      	cmp	r3, #15
 8002f4c:	d914      	bls.n	8002f78 <vPortValidateInterruptPriority+0x3c>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8002f4e:	4a17      	ldr	r2, [pc, #92]	; (8002fac <vPortValidateInterruptPriority+0x70>)
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	4413      	add	r3, r2
 8002f54:	781b      	ldrb	r3, [r3, #0]
 8002f56:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8002f58:	4b15      	ldr	r3, [pc, #84]	; (8002fb0 <vPortValidateInterruptPriority+0x74>)
 8002f5a:	781b      	ldrb	r3, [r3, #0]
 8002f5c:	7afa      	ldrb	r2, [r7, #11]
 8002f5e:	429a      	cmp	r2, r3
 8002f60:	d20a      	bcs.n	8002f78 <vPortValidateInterruptPriority+0x3c>
        __asm volatile
 8002f62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f66:	f383 8811 	msr	BASEPRI, r3
 8002f6a:	f3bf 8f6f 	isb	sy
 8002f6e:	f3bf 8f4f 	dsb	sy
 8002f72:	607b      	str	r3, [r7, #4]
    }
 8002f74:	bf00      	nop
 8002f76:	e7fe      	b.n	8002f76 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8002f78:	4b0e      	ldr	r3, [pc, #56]	; (8002fb4 <vPortValidateInterruptPriority+0x78>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002f80:	4b0d      	ldr	r3, [pc, #52]	; (8002fb8 <vPortValidateInterruptPriority+0x7c>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	429a      	cmp	r2, r3
 8002f86:	d90a      	bls.n	8002f9e <vPortValidateInterruptPriority+0x62>
        __asm volatile
 8002f88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f8c:	f383 8811 	msr	BASEPRI, r3
 8002f90:	f3bf 8f6f 	isb	sy
 8002f94:	f3bf 8f4f 	dsb	sy
 8002f98:	603b      	str	r3, [r7, #0]
    }
 8002f9a:	bf00      	nop
 8002f9c:	e7fe      	b.n	8002f9c <vPortValidateInterruptPriority+0x60>
    }
 8002f9e:	bf00      	nop
 8002fa0:	3714      	adds	r7, #20
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa8:	4770      	bx	lr
 8002faa:	bf00      	nop
 8002fac:	e000e3f0 	.word	0xe000e3f0
 8002fb0:	200001a0 	.word	0x200001a0
 8002fb4:	e000ed0c 	.word	0xe000ed0c
 8002fb8:	200001a4 	.word	0x200001a4

08002fbc <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b08a      	sub	sp, #40	; 0x28
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 8002fc8:	f7ff faba 	bl	8002540 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8002fcc:	4b65      	ldr	r3, [pc, #404]	; (8003164 <pvPortMalloc+0x1a8>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d101      	bne.n	8002fd8 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8002fd4:	f000 f934 	bl	8003240 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8002fd8:	4b63      	ldr	r3, [pc, #396]	; (8003168 <pvPortMalloc+0x1ac>)
 8002fda:	681a      	ldr	r2, [r3, #0]
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	4013      	ands	r3, r2
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	f040 80a7 	bne.w	8003134 <pvPortMalloc+0x178>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d02d      	beq.n	8003048 <pvPortMalloc+0x8c>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 8002fec:	2208      	movs	r2, #8
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 8002ff2:	687a      	ldr	r2, [r7, #4]
 8002ff4:	429a      	cmp	r2, r3
 8002ff6:	d227      	bcs.n	8003048 <pvPortMalloc+0x8c>
            {
                xWantedSize += xHeapStructSize;
 8002ff8:	2208      	movs	r2, #8
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	4413      	add	r3, r2
 8002ffe:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	f003 0307 	and.w	r3, r3, #7
 8003006:	2b00      	cmp	r3, #0
 8003008:	d021      	beq.n	800304e <pvPortMalloc+0x92>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	f023 0307 	bic.w	r3, r3, #7
 8003010:	3308      	adds	r3, #8
 8003012:	687a      	ldr	r2, [r7, #4]
 8003014:	429a      	cmp	r2, r3
 8003016:	d214      	bcs.n	8003042 <pvPortMalloc+0x86>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	f023 0307 	bic.w	r3, r3, #7
 800301e:	3308      	adds	r3, #8
 8003020:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	f003 0307 	and.w	r3, r3, #7
 8003028:	2b00      	cmp	r3, #0
 800302a:	d010      	beq.n	800304e <pvPortMalloc+0x92>
        __asm volatile
 800302c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003030:	f383 8811 	msr	BASEPRI, r3
 8003034:	f3bf 8f6f 	isb	sy
 8003038:	f3bf 8f4f 	dsb	sy
 800303c:	617b      	str	r3, [r7, #20]
    }
 800303e:	bf00      	nop
 8003040:	e7fe      	b.n	8003040 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8003042:	2300      	movs	r3, #0
 8003044:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003046:	e002      	b.n	800304e <pvPortMalloc+0x92>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 8003048:	2300      	movs	r3, #0
 800304a:	607b      	str	r3, [r7, #4]
 800304c:	e000      	b.n	8003050 <pvPortMalloc+0x94>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800304e:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d06e      	beq.n	8003134 <pvPortMalloc+0x178>
 8003056:	4b45      	ldr	r3, [pc, #276]	; (800316c <pvPortMalloc+0x1b0>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	687a      	ldr	r2, [r7, #4]
 800305c:	429a      	cmp	r2, r3
 800305e:	d869      	bhi.n	8003134 <pvPortMalloc+0x178>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8003060:	4b43      	ldr	r3, [pc, #268]	; (8003170 <pvPortMalloc+0x1b4>)
 8003062:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8003064:	4b42      	ldr	r3, [pc, #264]	; (8003170 <pvPortMalloc+0x1b4>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800306a:	e004      	b.n	8003076 <pvPortMalloc+0xba>
                {
                    pxPreviousBlock = pxBlock;
 800306c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800306e:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8003070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	687a      	ldr	r2, [r7, #4]
 800307c:	429a      	cmp	r2, r3
 800307e:	d903      	bls.n	8003088 <pvPortMalloc+0xcc>
 8003080:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d1f1      	bne.n	800306c <pvPortMalloc+0xb0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8003088:	4b36      	ldr	r3, [pc, #216]	; (8003164 <pvPortMalloc+0x1a8>)
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800308e:	429a      	cmp	r2, r3
 8003090:	d050      	beq.n	8003134 <pvPortMalloc+0x178>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003092:	6a3b      	ldr	r3, [r7, #32]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	2208      	movs	r2, #8
 8003098:	4413      	add	r3, r2
 800309a:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800309c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800309e:	681a      	ldr	r2, [r3, #0]
 80030a0:	6a3b      	ldr	r3, [r7, #32]
 80030a2:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80030a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030a6:	685a      	ldr	r2, [r3, #4]
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	1ad2      	subs	r2, r2, r3
 80030ac:	2308      	movs	r3, #8
 80030ae:	005b      	lsls	r3, r3, #1
 80030b0:	429a      	cmp	r2, r3
 80030b2:	d91f      	bls.n	80030f4 <pvPortMalloc+0x138>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80030b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	4413      	add	r3, r2
 80030ba:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80030bc:	69bb      	ldr	r3, [r7, #24]
 80030be:	f003 0307 	and.w	r3, r3, #7
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d00a      	beq.n	80030dc <pvPortMalloc+0x120>
        __asm volatile
 80030c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030ca:	f383 8811 	msr	BASEPRI, r3
 80030ce:	f3bf 8f6f 	isb	sy
 80030d2:	f3bf 8f4f 	dsb	sy
 80030d6:	613b      	str	r3, [r7, #16]
    }
 80030d8:	bf00      	nop
 80030da:	e7fe      	b.n	80030da <pvPortMalloc+0x11e>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80030dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030de:	685a      	ldr	r2, [r3, #4]
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	1ad2      	subs	r2, r2, r3
 80030e4:	69bb      	ldr	r3, [r7, #24]
 80030e6:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 80030e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030ea:	687a      	ldr	r2, [r7, #4]
 80030ec:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 80030ee:	69b8      	ldr	r0, [r7, #24]
 80030f0:	f000 f908 	bl	8003304 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 80030f4:	4b1d      	ldr	r3, [pc, #116]	; (800316c <pvPortMalloc+0x1b0>)
 80030f6:	681a      	ldr	r2, [r3, #0]
 80030f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030fa:	685b      	ldr	r3, [r3, #4]
 80030fc:	1ad3      	subs	r3, r2, r3
 80030fe:	4a1b      	ldr	r2, [pc, #108]	; (800316c <pvPortMalloc+0x1b0>)
 8003100:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003102:	4b1a      	ldr	r3, [pc, #104]	; (800316c <pvPortMalloc+0x1b0>)
 8003104:	681a      	ldr	r2, [r3, #0]
 8003106:	4b1b      	ldr	r3, [pc, #108]	; (8003174 <pvPortMalloc+0x1b8>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	429a      	cmp	r2, r3
 800310c:	d203      	bcs.n	8003116 <pvPortMalloc+0x15a>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800310e:	4b17      	ldr	r3, [pc, #92]	; (800316c <pvPortMalloc+0x1b0>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	4a18      	ldr	r2, [pc, #96]	; (8003174 <pvPortMalloc+0x1b8>)
 8003114:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 8003116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003118:	685a      	ldr	r2, [r3, #4]
 800311a:	4b13      	ldr	r3, [pc, #76]	; (8003168 <pvPortMalloc+0x1ac>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	431a      	orrs	r2, r3
 8003120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003122:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8003124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003126:	2200      	movs	r2, #0
 8003128:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800312a:	4b13      	ldr	r3, [pc, #76]	; (8003178 <pvPortMalloc+0x1bc>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	3301      	adds	r3, #1
 8003130:	4a11      	ldr	r2, [pc, #68]	; (8003178 <pvPortMalloc+0x1bc>)
 8003132:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8003134:	f7ff fa12 	bl	800255c <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003138:	69fb      	ldr	r3, [r7, #28]
 800313a:	f003 0307 	and.w	r3, r3, #7
 800313e:	2b00      	cmp	r3, #0
 8003140:	d00a      	beq.n	8003158 <pvPortMalloc+0x19c>
        __asm volatile
 8003142:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003146:	f383 8811 	msr	BASEPRI, r3
 800314a:	f3bf 8f6f 	isb	sy
 800314e:	f3bf 8f4f 	dsb	sy
 8003152:	60fb      	str	r3, [r7, #12]
    }
 8003154:	bf00      	nop
 8003156:	e7fe      	b.n	8003156 <pvPortMalloc+0x19a>
    return pvReturn;
 8003158:	69fb      	ldr	r3, [r7, #28]
}
 800315a:	4618      	mov	r0, r3
 800315c:	3728      	adds	r7, #40	; 0x28
 800315e:	46bd      	mov	sp, r7
 8003160:	bd80      	pop	{r7, pc}
 8003162:	bf00      	nop
 8003164:	20012db0 	.word	0x20012db0
 8003168:	20012dc4 	.word	0x20012dc4
 800316c:	20012db4 	.word	0x20012db4
 8003170:	20012da8 	.word	0x20012da8
 8003174:	20012db8 	.word	0x20012db8
 8003178:	20012dbc 	.word	0x20012dbc

0800317c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b086      	sub	sp, #24
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2b00      	cmp	r3, #0
 800318c:	d04d      	beq.n	800322a <vPortFree+0xae>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 800318e:	2308      	movs	r3, #8
 8003190:	425b      	negs	r3, r3
 8003192:	697a      	ldr	r2, [r7, #20]
 8003194:	4413      	add	r3, r2
 8003196:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8003198:	697b      	ldr	r3, [r7, #20]
 800319a:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800319c:	693b      	ldr	r3, [r7, #16]
 800319e:	685a      	ldr	r2, [r3, #4]
 80031a0:	4b24      	ldr	r3, [pc, #144]	; (8003234 <vPortFree+0xb8>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4013      	ands	r3, r2
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d10a      	bne.n	80031c0 <vPortFree+0x44>
        __asm volatile
 80031aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031ae:	f383 8811 	msr	BASEPRI, r3
 80031b2:	f3bf 8f6f 	isb	sy
 80031b6:	f3bf 8f4f 	dsb	sy
 80031ba:	60fb      	str	r3, [r7, #12]
    }
 80031bc:	bf00      	nop
 80031be:	e7fe      	b.n	80031be <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 80031c0:	693b      	ldr	r3, [r7, #16]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d00a      	beq.n	80031de <vPortFree+0x62>
        __asm volatile
 80031c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031cc:	f383 8811 	msr	BASEPRI, r3
 80031d0:	f3bf 8f6f 	isb	sy
 80031d4:	f3bf 8f4f 	dsb	sy
 80031d8:	60bb      	str	r3, [r7, #8]
    }
 80031da:	bf00      	nop
 80031dc:	e7fe      	b.n	80031dc <vPortFree+0x60>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80031de:	693b      	ldr	r3, [r7, #16]
 80031e0:	685a      	ldr	r2, [r3, #4]
 80031e2:	4b14      	ldr	r3, [pc, #80]	; (8003234 <vPortFree+0xb8>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4013      	ands	r3, r2
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d01e      	beq.n	800322a <vPortFree+0xae>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 80031ec:	693b      	ldr	r3, [r7, #16]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d11a      	bne.n	800322a <vPortFree+0xae>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80031f4:	693b      	ldr	r3, [r7, #16]
 80031f6:	685a      	ldr	r2, [r3, #4]
 80031f8:	4b0e      	ldr	r3, [pc, #56]	; (8003234 <vPortFree+0xb8>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	43db      	mvns	r3, r3
 80031fe:	401a      	ands	r2, r3
 8003200:	693b      	ldr	r3, [r7, #16]
 8003202:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8003204:	f7ff f99c 	bl	8002540 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8003208:	693b      	ldr	r3, [r7, #16]
 800320a:	685a      	ldr	r2, [r3, #4]
 800320c:	4b0a      	ldr	r3, [pc, #40]	; (8003238 <vPortFree+0xbc>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4413      	add	r3, r2
 8003212:	4a09      	ldr	r2, [pc, #36]	; (8003238 <vPortFree+0xbc>)
 8003214:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003216:	6938      	ldr	r0, [r7, #16]
 8003218:	f000 f874 	bl	8003304 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 800321c:	4b07      	ldr	r3, [pc, #28]	; (800323c <vPortFree+0xc0>)
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	3301      	adds	r3, #1
 8003222:	4a06      	ldr	r2, [pc, #24]	; (800323c <vPortFree+0xc0>)
 8003224:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8003226:	f7ff f999 	bl	800255c <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 800322a:	bf00      	nop
 800322c:	3718      	adds	r7, #24
 800322e:	46bd      	mov	sp, r7
 8003230:	bd80      	pop	{r7, pc}
 8003232:	bf00      	nop
 8003234:	20012dc4 	.word	0x20012dc4
 8003238:	20012db4 	.word	0x20012db4
 800323c:	20012dc0 	.word	0x20012dc0

08003240 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8003240:	b480      	push	{r7}
 8003242:	b085      	sub	sp, #20
 8003244:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8003246:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 800324a:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 800324c:	4b27      	ldr	r3, [pc, #156]	; (80032ec <prvHeapInit+0xac>)
 800324e:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	f003 0307 	and.w	r3, r3, #7
 8003256:	2b00      	cmp	r3, #0
 8003258:	d00c      	beq.n	8003274 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	3307      	adds	r3, #7
 800325e:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	f023 0307 	bic.w	r3, r3, #7
 8003266:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003268:	68ba      	ldr	r2, [r7, #8]
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	1ad3      	subs	r3, r2, r3
 800326e:	4a1f      	ldr	r2, [pc, #124]	; (80032ec <prvHeapInit+0xac>)
 8003270:	4413      	add	r3, r2
 8003272:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003278:	4a1d      	ldr	r2, [pc, #116]	; (80032f0 <prvHeapInit+0xb0>)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800327e:	4b1c      	ldr	r3, [pc, #112]	; (80032f0 <prvHeapInit+0xb0>)
 8003280:	2200      	movs	r2, #0
 8003282:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	68ba      	ldr	r2, [r7, #8]
 8003288:	4413      	add	r3, r2
 800328a:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 800328c:	2208      	movs	r2, #8
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	1a9b      	subs	r3, r3, r2
 8003292:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	f023 0307 	bic.w	r3, r3, #7
 800329a:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	4a15      	ldr	r2, [pc, #84]	; (80032f4 <prvHeapInit+0xb4>)
 80032a0:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 80032a2:	4b14      	ldr	r3, [pc, #80]	; (80032f4 <prvHeapInit+0xb4>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	2200      	movs	r2, #0
 80032a8:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 80032aa:	4b12      	ldr	r3, [pc, #72]	; (80032f4 <prvHeapInit+0xb4>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	2200      	movs	r2, #0
 80032b0:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	68fa      	ldr	r2, [r7, #12]
 80032ba:	1ad2      	subs	r2, r2, r3
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80032c0:	4b0c      	ldr	r3, [pc, #48]	; (80032f4 <prvHeapInit+0xb4>)
 80032c2:	681a      	ldr	r2, [r3, #0]
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	4a0a      	ldr	r2, [pc, #40]	; (80032f8 <prvHeapInit+0xb8>)
 80032ce:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	685b      	ldr	r3, [r3, #4]
 80032d4:	4a09      	ldr	r2, [pc, #36]	; (80032fc <prvHeapInit+0xbc>)
 80032d6:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80032d8:	4b09      	ldr	r3, [pc, #36]	; (8003300 <prvHeapInit+0xc0>)
 80032da:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80032de:	601a      	str	r2, [r3, #0]
}
 80032e0:	bf00      	nop
 80032e2:	3714      	adds	r7, #20
 80032e4:	46bd      	mov	sp, r7
 80032e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ea:	4770      	bx	lr
 80032ec:	200001a8 	.word	0x200001a8
 80032f0:	20012da8 	.word	0x20012da8
 80032f4:	20012db0 	.word	0x20012db0
 80032f8:	20012db8 	.word	0x20012db8
 80032fc:	20012db4 	.word	0x20012db4
 8003300:	20012dc4 	.word	0x20012dc4

08003304 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8003304:	b480      	push	{r7}
 8003306:	b085      	sub	sp, #20
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800330c:	4b28      	ldr	r3, [pc, #160]	; (80033b0 <prvInsertBlockIntoFreeList+0xac>)
 800330e:	60fb      	str	r3, [r7, #12]
 8003310:	e002      	b.n	8003318 <prvInsertBlockIntoFreeList+0x14>
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	60fb      	str	r3, [r7, #12]
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	687a      	ldr	r2, [r7, #4]
 800331e:	429a      	cmp	r2, r3
 8003320:	d8f7      	bhi.n	8003312 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	685b      	ldr	r3, [r3, #4]
 800332a:	68ba      	ldr	r2, [r7, #8]
 800332c:	4413      	add	r3, r2
 800332e:	687a      	ldr	r2, [r7, #4]
 8003330:	429a      	cmp	r2, r3
 8003332:	d108      	bne.n	8003346 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	685a      	ldr	r2, [r3, #4]
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	685b      	ldr	r3, [r3, #4]
 800333c:	441a      	add	r2, r3
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	68ba      	ldr	r2, [r7, #8]
 8003350:	441a      	add	r2, r3
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	429a      	cmp	r2, r3
 8003358:	d118      	bne.n	800338c <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681a      	ldr	r2, [r3, #0]
 800335e:	4b15      	ldr	r3, [pc, #84]	; (80033b4 <prvInsertBlockIntoFreeList+0xb0>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	429a      	cmp	r2, r3
 8003364:	d00d      	beq.n	8003382 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	685a      	ldr	r2, [r3, #4]
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	685b      	ldr	r3, [r3, #4]
 8003370:	441a      	add	r2, r3
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	681a      	ldr	r2, [r3, #0]
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	601a      	str	r2, [r3, #0]
 8003380:	e008      	b.n	8003394 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8003382:	4b0c      	ldr	r3, [pc, #48]	; (80033b4 <prvInsertBlockIntoFreeList+0xb0>)
 8003384:	681a      	ldr	r2, [r3, #0]
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	601a      	str	r2, [r3, #0]
 800338a:	e003      	b.n	8003394 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681a      	ldr	r2, [r3, #0]
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8003394:	68fa      	ldr	r2, [r7, #12]
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	429a      	cmp	r2, r3
 800339a:	d002      	beq.n	80033a2 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	687a      	ldr	r2, [r7, #4]
 80033a0:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80033a2:	bf00      	nop
 80033a4:	3714      	adds	r7, #20
 80033a6:	46bd      	mov	sp, r7
 80033a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ac:	4770      	bx	lr
 80033ae:	bf00      	nop
 80033b0:	20012da8 	.word	0x20012da8
 80033b4:	20012db0 	.word	0x20012db0

080033b8 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 80033b8:	b580      	push	{r7, lr}
 80033ba:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 80033bc:	4803      	ldr	r0, [pc, #12]	; (80033cc <_cbSendSystemDesc+0x14>)
 80033be:	f001 ff6f 	bl	80052a0 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 80033c2:	4803      	ldr	r0, [pc, #12]	; (80033d0 <_cbSendSystemDesc+0x18>)
 80033c4:	f001 ff6c 	bl	80052a0 <SEGGER_SYSVIEW_SendSysDesc>
}
 80033c8:	bf00      	nop
 80033ca:	bd80      	pop	{r7, pc}
 80033cc:	08006270 	.word	0x08006270
 80033d0:	080062b4 	.word	0x080062b4

080033d4 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 80033d4:	b580      	push	{r7, lr}
 80033d6:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 80033d8:	4b06      	ldr	r3, [pc, #24]	; (80033f4 <SEGGER_SYSVIEW_Conf+0x20>)
 80033da:	6818      	ldr	r0, [r3, #0]
 80033dc:	4b05      	ldr	r3, [pc, #20]	; (80033f4 <SEGGER_SYSVIEW_Conf+0x20>)
 80033de:	6819      	ldr	r1, [r3, #0]
 80033e0:	4b05      	ldr	r3, [pc, #20]	; (80033f8 <SEGGER_SYSVIEW_Conf+0x24>)
 80033e2:	4a06      	ldr	r2, [pc, #24]	; (80033fc <SEGGER_SYSVIEW_Conf+0x28>)
 80033e4:	f001 fbe0 	bl	8004ba8 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 80033e8:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80033ec:	f001 fc20 	bl	8004c30 <SEGGER_SYSVIEW_SetRAMBase>
}
 80033f0:	bf00      	nop
 80033f2:	bd80      	pop	{r7, pc}
 80033f4:	20000000 	.word	0x20000000
 80033f8:	080033b9 	.word	0x080033b9
 80033fc:	08006354 	.word	0x08006354

08003400 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 8003400:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003402:	b085      	sub	sp, #20
 8003404:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8003406:	2300      	movs	r3, #0
 8003408:	607b      	str	r3, [r7, #4]
 800340a:	e033      	b.n	8003474 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 800340c:	491e      	ldr	r1, [pc, #120]	; (8003488 <_cbSendTaskList+0x88>)
 800340e:	687a      	ldr	r2, [r7, #4]
 8003410:	4613      	mov	r3, r2
 8003412:	009b      	lsls	r3, r3, #2
 8003414:	4413      	add	r3, r2
 8003416:	009b      	lsls	r3, r3, #2
 8003418:	440b      	add	r3, r1
 800341a:	6818      	ldr	r0, [r3, #0]
 800341c:	491a      	ldr	r1, [pc, #104]	; (8003488 <_cbSendTaskList+0x88>)
 800341e:	687a      	ldr	r2, [r7, #4]
 8003420:	4613      	mov	r3, r2
 8003422:	009b      	lsls	r3, r3, #2
 8003424:	4413      	add	r3, r2
 8003426:	009b      	lsls	r3, r3, #2
 8003428:	440b      	add	r3, r1
 800342a:	3304      	adds	r3, #4
 800342c:	6819      	ldr	r1, [r3, #0]
 800342e:	4c16      	ldr	r4, [pc, #88]	; (8003488 <_cbSendTaskList+0x88>)
 8003430:	687a      	ldr	r2, [r7, #4]
 8003432:	4613      	mov	r3, r2
 8003434:	009b      	lsls	r3, r3, #2
 8003436:	4413      	add	r3, r2
 8003438:	009b      	lsls	r3, r3, #2
 800343a:	4423      	add	r3, r4
 800343c:	3308      	adds	r3, #8
 800343e:	681c      	ldr	r4, [r3, #0]
 8003440:	4d11      	ldr	r5, [pc, #68]	; (8003488 <_cbSendTaskList+0x88>)
 8003442:	687a      	ldr	r2, [r7, #4]
 8003444:	4613      	mov	r3, r2
 8003446:	009b      	lsls	r3, r3, #2
 8003448:	4413      	add	r3, r2
 800344a:	009b      	lsls	r3, r3, #2
 800344c:	442b      	add	r3, r5
 800344e:	330c      	adds	r3, #12
 8003450:	681d      	ldr	r5, [r3, #0]
 8003452:	4e0d      	ldr	r6, [pc, #52]	; (8003488 <_cbSendTaskList+0x88>)
 8003454:	687a      	ldr	r2, [r7, #4]
 8003456:	4613      	mov	r3, r2
 8003458:	009b      	lsls	r3, r3, #2
 800345a:	4413      	add	r3, r2
 800345c:	009b      	lsls	r3, r3, #2
 800345e:	4433      	add	r3, r6
 8003460:	3310      	adds	r3, #16
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	9300      	str	r3, [sp, #0]
 8003466:	462b      	mov	r3, r5
 8003468:	4622      	mov	r2, r4
 800346a:	f000 f8b5 	bl	80035d8 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	3301      	adds	r3, #1
 8003472:	607b      	str	r3, [r7, #4]
 8003474:	4b05      	ldr	r3, [pc, #20]	; (800348c <_cbSendTaskList+0x8c>)
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	687a      	ldr	r2, [r7, #4]
 800347a:	429a      	cmp	r2, r3
 800347c:	d3c6      	bcc.n	800340c <_cbSendTaskList+0xc>
  }
}
 800347e:	bf00      	nop
 8003480:	bf00      	nop
 8003482:	370c      	adds	r7, #12
 8003484:	46bd      	mov	sp, r7
 8003486:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003488:	20012dc8 	.word	0x20012dc8
 800348c:	20012e68 	.word	0x20012e68

08003490 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8003490:	b5b0      	push	{r4, r5, r7, lr}
 8003492:	b082      	sub	sp, #8
 8003494:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8003496:	f7ff f8f3 	bl	8002680 <xTaskGetTickCountFromISR>
 800349a:	4603      	mov	r3, r0
 800349c:	461a      	mov	r2, r3
 800349e:	f04f 0300 	mov.w	r3, #0
 80034a2:	e9c7 2300 	strd	r2, r3, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 80034a6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80034aa:	4602      	mov	r2, r0
 80034ac:	460b      	mov	r3, r1
 80034ae:	f04f 0400 	mov.w	r4, #0
 80034b2:	f04f 0500 	mov.w	r5, #0
 80034b6:	015d      	lsls	r5, r3, #5
 80034b8:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 80034bc:	0154      	lsls	r4, r2, #5
 80034be:	4622      	mov	r2, r4
 80034c0:	462b      	mov	r3, r5
 80034c2:	1a12      	subs	r2, r2, r0
 80034c4:	eb63 0301 	sbc.w	r3, r3, r1
 80034c8:	f04f 0400 	mov.w	r4, #0
 80034cc:	f04f 0500 	mov.w	r5, #0
 80034d0:	009d      	lsls	r5, r3, #2
 80034d2:	ea45 7592 	orr.w	r5, r5, r2, lsr #30
 80034d6:	0094      	lsls	r4, r2, #2
 80034d8:	4622      	mov	r2, r4
 80034da:	462b      	mov	r3, r5
 80034dc:	1812      	adds	r2, r2, r0
 80034de:	eb41 0303 	adc.w	r3, r1, r3
 80034e2:	f04f 0000 	mov.w	r0, #0
 80034e6:	f04f 0100 	mov.w	r1, #0
 80034ea:	00d9      	lsls	r1, r3, #3
 80034ec:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80034f0:	00d0      	lsls	r0, r2, #3
 80034f2:	4602      	mov	r2, r0
 80034f4:	460b      	mov	r3, r1
 80034f6:	e9c7 2300 	strd	r2, r3, [r7]
  return Time;
 80034fa:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 80034fe:	4610      	mov	r0, r2
 8003500:	4619      	mov	r1, r3
 8003502:	3708      	adds	r7, #8
 8003504:	46bd      	mov	sp, r7
 8003506:	bdb0      	pop	{r4, r5, r7, pc}

08003508 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8003508:	b580      	push	{r7, lr}
 800350a:	b086      	sub	sp, #24
 800350c:	af02      	add	r7, sp, #8
 800350e:	60f8      	str	r0, [r7, #12]
 8003510:	60b9      	str	r1, [r7, #8]
 8003512:	607a      	str	r2, [r7, #4]
 8003514:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 8003516:	2205      	movs	r2, #5
 8003518:	492b      	ldr	r1, [pc, #172]	; (80035c8 <SYSVIEW_AddTask+0xc0>)
 800351a:	68b8      	ldr	r0, [r7, #8]
 800351c:	f002 fa10 	bl	8005940 <memcmp>
 8003520:	4603      	mov	r3, r0
 8003522:	2b00      	cmp	r3, #0
 8003524:	d04b      	beq.n	80035be <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8003526:	4b29      	ldr	r3, [pc, #164]	; (80035cc <SYSVIEW_AddTask+0xc4>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	2b07      	cmp	r3, #7
 800352c:	d903      	bls.n	8003536 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 800352e:	4828      	ldr	r0, [pc, #160]	; (80035d0 <SYSVIEW_AddTask+0xc8>)
 8003530:	f002 f958 	bl	80057e4 <SEGGER_SYSVIEW_Warn>
    return;
 8003534:	e044      	b.n	80035c0 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8003536:	4b25      	ldr	r3, [pc, #148]	; (80035cc <SYSVIEW_AddTask+0xc4>)
 8003538:	681a      	ldr	r2, [r3, #0]
 800353a:	4926      	ldr	r1, [pc, #152]	; (80035d4 <SYSVIEW_AddTask+0xcc>)
 800353c:	4613      	mov	r3, r2
 800353e:	009b      	lsls	r3, r3, #2
 8003540:	4413      	add	r3, r2
 8003542:	009b      	lsls	r3, r3, #2
 8003544:	440b      	add	r3, r1
 8003546:	68fa      	ldr	r2, [r7, #12]
 8003548:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 800354a:	4b20      	ldr	r3, [pc, #128]	; (80035cc <SYSVIEW_AddTask+0xc4>)
 800354c:	681a      	ldr	r2, [r3, #0]
 800354e:	4921      	ldr	r1, [pc, #132]	; (80035d4 <SYSVIEW_AddTask+0xcc>)
 8003550:	4613      	mov	r3, r2
 8003552:	009b      	lsls	r3, r3, #2
 8003554:	4413      	add	r3, r2
 8003556:	009b      	lsls	r3, r3, #2
 8003558:	440b      	add	r3, r1
 800355a:	3304      	adds	r3, #4
 800355c:	68ba      	ldr	r2, [r7, #8]
 800355e:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8003560:	4b1a      	ldr	r3, [pc, #104]	; (80035cc <SYSVIEW_AddTask+0xc4>)
 8003562:	681a      	ldr	r2, [r3, #0]
 8003564:	491b      	ldr	r1, [pc, #108]	; (80035d4 <SYSVIEW_AddTask+0xcc>)
 8003566:	4613      	mov	r3, r2
 8003568:	009b      	lsls	r3, r3, #2
 800356a:	4413      	add	r3, r2
 800356c:	009b      	lsls	r3, r3, #2
 800356e:	440b      	add	r3, r1
 8003570:	3308      	adds	r3, #8
 8003572:	687a      	ldr	r2, [r7, #4]
 8003574:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8003576:	4b15      	ldr	r3, [pc, #84]	; (80035cc <SYSVIEW_AddTask+0xc4>)
 8003578:	681a      	ldr	r2, [r3, #0]
 800357a:	4916      	ldr	r1, [pc, #88]	; (80035d4 <SYSVIEW_AddTask+0xcc>)
 800357c:	4613      	mov	r3, r2
 800357e:	009b      	lsls	r3, r3, #2
 8003580:	4413      	add	r3, r2
 8003582:	009b      	lsls	r3, r3, #2
 8003584:	440b      	add	r3, r1
 8003586:	330c      	adds	r3, #12
 8003588:	683a      	ldr	r2, [r7, #0]
 800358a:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 800358c:	4b0f      	ldr	r3, [pc, #60]	; (80035cc <SYSVIEW_AddTask+0xc4>)
 800358e:	681a      	ldr	r2, [r3, #0]
 8003590:	4910      	ldr	r1, [pc, #64]	; (80035d4 <SYSVIEW_AddTask+0xcc>)
 8003592:	4613      	mov	r3, r2
 8003594:	009b      	lsls	r3, r3, #2
 8003596:	4413      	add	r3, r2
 8003598:	009b      	lsls	r3, r3, #2
 800359a:	440b      	add	r3, r1
 800359c:	3310      	adds	r3, #16
 800359e:	69ba      	ldr	r2, [r7, #24]
 80035a0:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 80035a2:	4b0a      	ldr	r3, [pc, #40]	; (80035cc <SYSVIEW_AddTask+0xc4>)
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	3301      	adds	r3, #1
 80035a8:	4a08      	ldr	r2, [pc, #32]	; (80035cc <SYSVIEW_AddTask+0xc4>)
 80035aa:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 80035ac:	69bb      	ldr	r3, [r7, #24]
 80035ae:	9300      	str	r3, [sp, #0]
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	687a      	ldr	r2, [r7, #4]
 80035b4:	68b9      	ldr	r1, [r7, #8]
 80035b6:	68f8      	ldr	r0, [r7, #12]
 80035b8:	f000 f80e 	bl	80035d8 <SYSVIEW_SendTaskInfo>
 80035bc:	e000      	b.n	80035c0 <SYSVIEW_AddTask+0xb8>
    return;
 80035be:	bf00      	nop

}
 80035c0:	3710      	adds	r7, #16
 80035c2:	46bd      	mov	sp, r7
 80035c4:	bd80      	pop	{r7, pc}
 80035c6:	bf00      	nop
 80035c8:	080062c4 	.word	0x080062c4
 80035cc:	20012e68 	.word	0x20012e68
 80035d0:	080062cc 	.word	0x080062cc
 80035d4:	20012dc8 	.word	0x20012dc8

080035d8 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 80035d8:	b580      	push	{r7, lr}
 80035da:	b08a      	sub	sp, #40	; 0x28
 80035dc:	af00      	add	r7, sp, #0
 80035de:	60f8      	str	r0, [r7, #12]
 80035e0:	60b9      	str	r1, [r7, #8]
 80035e2:	607a      	str	r2, [r7, #4]
 80035e4:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 80035e6:	f107 0314 	add.w	r3, r7, #20
 80035ea:	2214      	movs	r2, #20
 80035ec:	2100      	movs	r1, #0
 80035ee:	4618      	mov	r0, r3
 80035f0:	f002 f9c2 	bl	8005978 <memset>
  TaskInfo.TaskID     = TaskID;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 80035f8:	68bb      	ldr	r3, [r7, #8]
 80035fa:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 8003604:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003606:	627b      	str	r3, [r7, #36]	; 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8003608:	f107 0314 	add.w	r3, r7, #20
 800360c:	4618      	mov	r0, r3
 800360e:	f001 fd4f 	bl	80050b0 <SEGGER_SYSVIEW_SendTaskInfo>
}
 8003612:	bf00      	nop
 8003614:	3728      	adds	r7, #40	; 0x28
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}
	...

0800361c <__NVIC_EnableIRQ>:
{
 800361c:	b480      	push	{r7}
 800361e:	b083      	sub	sp, #12
 8003620:	af00      	add	r7, sp, #0
 8003622:	4603      	mov	r3, r0
 8003624:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003626:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800362a:	2b00      	cmp	r3, #0
 800362c:	db0b      	blt.n	8003646 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800362e:	79fb      	ldrb	r3, [r7, #7]
 8003630:	f003 021f 	and.w	r2, r3, #31
 8003634:	4907      	ldr	r1, [pc, #28]	; (8003654 <__NVIC_EnableIRQ+0x38>)
 8003636:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800363a:	095b      	lsrs	r3, r3, #5
 800363c:	2001      	movs	r0, #1
 800363e:	fa00 f202 	lsl.w	r2, r0, r2
 8003642:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003646:	bf00      	nop
 8003648:	370c      	adds	r7, #12
 800364a:	46bd      	mov	sp, r7
 800364c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003650:	4770      	bx	lr
 8003652:	bf00      	nop
 8003654:	e000e100 	.word	0xe000e100

08003658 <__NVIC_SetPriority>:
{
 8003658:	b480      	push	{r7}
 800365a:	b083      	sub	sp, #12
 800365c:	af00      	add	r7, sp, #0
 800365e:	4603      	mov	r3, r0
 8003660:	6039      	str	r1, [r7, #0]
 8003662:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003664:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003668:	2b00      	cmp	r3, #0
 800366a:	db0a      	blt.n	8003682 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	b2da      	uxtb	r2, r3
 8003670:	490c      	ldr	r1, [pc, #48]	; (80036a4 <__NVIC_SetPriority+0x4c>)
 8003672:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003676:	0112      	lsls	r2, r2, #4
 8003678:	b2d2      	uxtb	r2, r2
 800367a:	440b      	add	r3, r1
 800367c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003680:	e00a      	b.n	8003698 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	b2da      	uxtb	r2, r3
 8003686:	4908      	ldr	r1, [pc, #32]	; (80036a8 <__NVIC_SetPriority+0x50>)
 8003688:	79fb      	ldrb	r3, [r7, #7]
 800368a:	f003 030f 	and.w	r3, r3, #15
 800368e:	3b04      	subs	r3, #4
 8003690:	0112      	lsls	r2, r2, #4
 8003692:	b2d2      	uxtb	r2, r2
 8003694:	440b      	add	r3, r1
 8003696:	761a      	strb	r2, [r3, #24]
}
 8003698:	bf00      	nop
 800369a:	370c      	adds	r7, #12
 800369c:	46bd      	mov	sp, r7
 800369e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a2:	4770      	bx	lr
 80036a4:	e000e100 	.word	0xe000e100
 80036a8:	e000ed00 	.word	0xe000ed00

080036ac <_StartSysView>:
  U8         NumBytesHelloRcvd;
  U8         NumBytesHelloSent;
  int        ChannelID;
} _SVInfo = {0,0,1};

static void _StartSysView(void) {
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b082      	sub	sp, #8
 80036b0:	af00      	add	r7, sp, #0
  int r;

  r = SEGGER_SYSVIEW_IsStarted();
 80036b2:	f002 f8f3 	bl	800589c <SEGGER_SYSVIEW_IsStarted>
 80036b6:	6078      	str	r0, [r7, #4]
  if (r == 0) {
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d101      	bne.n	80036c2 <_StartSysView+0x16>
    SEGGER_SYSVIEW_Start();
 80036be:	f001 fb7b 	bl	8004db8 <SEGGER_SYSVIEW_Start>
  }
}
 80036c2:	bf00      	nop
 80036c4:	3708      	adds	r7, #8
 80036c6:	46bd      	mov	sp, r7
 80036c8:	bd80      	pop	{r7, pc}
	...

080036cc <_cbOnUARTRx>:

static void _cbOnUARTRx(U8 Data) {
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b082      	sub	sp, #8
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	4603      	mov	r3, r0
 80036d4:	71fb      	strb	r3, [r7, #7]
  if (_SVInfo.NumBytesHelloRcvd < _SERVER_HELLO_SIZE) {  // Not all bytes of <Hello> message received by SysView yet?
 80036d6:	4b0c      	ldr	r3, [pc, #48]	; (8003708 <_cbOnUARTRx+0x3c>)
 80036d8:	781b      	ldrb	r3, [r3, #0]
 80036da:	2b03      	cmp	r3, #3
 80036dc:	d806      	bhi.n	80036ec <_cbOnUARTRx+0x20>
    _SVInfo.NumBytesHelloRcvd++;
 80036de:	4b0a      	ldr	r3, [pc, #40]	; (8003708 <_cbOnUARTRx+0x3c>)
 80036e0:	781b      	ldrb	r3, [r3, #0]
 80036e2:	3301      	adds	r3, #1
 80036e4:	b2da      	uxtb	r2, r3
 80036e6:	4b08      	ldr	r3, [pc, #32]	; (8003708 <_cbOnUARTRx+0x3c>)
 80036e8:	701a      	strb	r2, [r3, #0]
    goto Done;
 80036ea:	e009      	b.n	8003700 <_cbOnUARTRx+0x34>
  }
  _StartSysView();
 80036ec:	f7ff ffde 	bl	80036ac <_StartSysView>
  SEGGER_RTT_WriteDownBuffer(_SVInfo.ChannelID, &Data, 1);  // Write data into corresponding RTT buffer for application to read and handle accordingly
 80036f0:	4b05      	ldr	r3, [pc, #20]	; (8003708 <_cbOnUARTRx+0x3c>)
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	4618      	mov	r0, r3
 80036f6:	1dfb      	adds	r3, r7, #7
 80036f8:	2201      	movs	r2, #1
 80036fa:	4619      	mov	r1, r3
 80036fc:	f000 fb9a 	bl	8003e34 <SEGGER_RTT_WriteDownBuffer>
Done:
  return;
 8003700:	bf00      	nop
}
 8003702:	3708      	adds	r7, #8
 8003704:	46bd      	mov	sp, r7
 8003706:	bd80      	pop	{r7, pc}
 8003708:	20000014 	.word	0x20000014

0800370c <_cbOnUARTTx>:

static int _cbOnUARTTx(U8* pChar) {
 800370c:	b580      	push	{r7, lr}
 800370e:	b084      	sub	sp, #16
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
  int r;

  if (_SVInfo.NumBytesHelloSent < _TARGET_HELLO_SIZE) {  // Not all bytes of <Hello> message sent to SysView yet?
 8003714:	4b14      	ldr	r3, [pc, #80]	; (8003768 <_cbOnUARTTx+0x5c>)
 8003716:	785b      	ldrb	r3, [r3, #1]
 8003718:	2b03      	cmp	r3, #3
 800371a:	d80f      	bhi.n	800373c <_cbOnUARTTx+0x30>
    *pChar = _abHelloMsg[_SVInfo.NumBytesHelloSent];
 800371c:	4b12      	ldr	r3, [pc, #72]	; (8003768 <_cbOnUARTTx+0x5c>)
 800371e:	785b      	ldrb	r3, [r3, #1]
 8003720:	461a      	mov	r2, r3
 8003722:	4b12      	ldr	r3, [pc, #72]	; (800376c <_cbOnUARTTx+0x60>)
 8003724:	5c9a      	ldrb	r2, [r3, r2]
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	701a      	strb	r2, [r3, #0]
    _SVInfo.NumBytesHelloSent++;
 800372a:	4b0f      	ldr	r3, [pc, #60]	; (8003768 <_cbOnUARTTx+0x5c>)
 800372c:	785b      	ldrb	r3, [r3, #1]
 800372e:	3301      	adds	r3, #1
 8003730:	b2da      	uxtb	r2, r3
 8003732:	4b0d      	ldr	r3, [pc, #52]	; (8003768 <_cbOnUARTTx+0x5c>)
 8003734:	705a      	strb	r2, [r3, #1]
    r = 1;
 8003736:	2301      	movs	r3, #1
 8003738:	60fb      	str	r3, [r7, #12]
    goto Done;
 800373a:	e00f      	b.n	800375c <_cbOnUARTTx+0x50>
  }
  r = SEGGER_RTT_ReadUpBufferNoLock(_SVInfo.ChannelID, pChar, 1);
 800373c:	4b0a      	ldr	r3, [pc, #40]	; (8003768 <_cbOnUARTTx+0x5c>)
 800373e:	685b      	ldr	r3, [r3, #4]
 8003740:	2201      	movs	r2, #1
 8003742:	6879      	ldr	r1, [r7, #4]
 8003744:	4618      	mov	r0, r3
 8003746:	f000 fa19 	bl	8003b7c <SEGGER_RTT_ReadUpBufferNoLock>
 800374a:	4603      	mov	r3, r0
 800374c:	60fb      	str	r3, [r7, #12]
  if (r < 0) {  // Failed to read from up buffer?
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	2b00      	cmp	r3, #0
 8003752:	da02      	bge.n	800375a <_cbOnUARTTx+0x4e>
    r = 0;
 8003754:	2300      	movs	r3, #0
 8003756:	60fb      	str	r3, [r7, #12]
 8003758:	e000      	b.n	800375c <_cbOnUARTTx+0x50>
  }
Done:
 800375a:	bf00      	nop
  return r;
 800375c:	68fb      	ldr	r3, [r7, #12]
}
 800375e:	4618      	mov	r0, r3
 8003760:	3710      	adds	r7, #16
 8003762:	46bd      	mov	sp, r7
 8003764:	bd80      	pop	{r7, pc}
 8003766:	bf00      	nop
 8003768:	20000014 	.word	0x20000014
 800376c:	0800635c 	.word	0x0800635c

08003770 <SEGGER_UART_init>:

void SEGGER_UART_init(U32 baud)
{
 8003770:	b580      	push	{r7, lr}
 8003772:	b082      	sub	sp, #8
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
	HIF_UART_Init(baud, _cbOnUARTTx, _cbOnUARTRx);
 8003778:	4a04      	ldr	r2, [pc, #16]	; (800378c <SEGGER_UART_init+0x1c>)
 800377a:	4905      	ldr	r1, [pc, #20]	; (8003790 <SEGGER_UART_init+0x20>)
 800377c:	6878      	ldr	r0, [r7, #4]
 800377e:	f000 f863 	bl	8003848 <HIF_UART_Init>
}
 8003782:	bf00      	nop
 8003784:	3708      	adds	r7, #8
 8003786:	46bd      	mov	sp, r7
 8003788:	bd80      	pop	{r7, pc}
 800378a:	bf00      	nop
 800378c:	080036cd 	.word	0x080036cd
 8003790:	0800370d 	.word	0x0800370d

08003794 <USART2_IRQHandler>:
*  Notes
*    (1) This is a high-prio interrupt so it may NOT use embOS functions
*        However, this also means that embOS will never disable this interrupt
*/
void USART2_IRQHandler(void);
void USART2_IRQHandler(void) {
 8003794:	b580      	push	{r7, lr}
 8003796:	b084      	sub	sp, #16
 8003798:	af00      	add	r7, sp, #0
  int UsartStatus;
  uint8_t v;
  int r;

  UsartStatus = USART_SR;                              // Examine status register
 800379a:	4b1e      	ldr	r3, [pc, #120]	; (8003814 <USART2_IRQHandler+0x80>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	60fb      	str	r3, [r7, #12]
  if (UsartStatus & (1 << USART_RXNE)) {               // Data received?
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	f003 0320 	and.w	r3, r3, #32
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d011      	beq.n	80037ce <USART2_IRQHandler+0x3a>
    v = USART_DR;                                      // Read data
 80037aa:	4b1b      	ldr	r3, [pc, #108]	; (8003818 <USART2_IRQHandler+0x84>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	b2db      	uxtb	r3, r3
 80037b0:	71fb      	strb	r3, [r7, #7]
    if ((UsartStatus & USART_RX_ERROR_FLAGS) == 0) {   // Only process data if no error occurred
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	f003 030b 	and.w	r3, r3, #11
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d108      	bne.n	80037ce <USART2_IRQHandler+0x3a>
      (void)v;                                         // Avoid warning in BTL
      if (_cbOnRx) {
 80037bc:	4b17      	ldr	r3, [pc, #92]	; (800381c <USART2_IRQHandler+0x88>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d004      	beq.n	80037ce <USART2_IRQHandler+0x3a>
        _cbOnRx(v);
 80037c4:	4b15      	ldr	r3, [pc, #84]	; (800381c <USART2_IRQHandler+0x88>)
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	79fa      	ldrb	r2, [r7, #7]
 80037ca:	4610      	mov	r0, r2
 80037cc:	4798      	blx	r3
      }
    }
  }
  if (UsartStatus & (1 << USART_TXE)) {                // Tx (data register) empty? => Send next character Note: Shift register may still hold a character that has not been sent yet.
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d01a      	beq.n	800380e <USART2_IRQHandler+0x7a>
    //
    // Under special circumstances, (old) BTL of Flasher does not wait until a complete string has been sent via UART,
    // so there might be an TxE interrupt pending *before* the FW had a chance to set the callbacks accordingly which would result in a NULL-pointer call...
    // Therefore, we need to check if the function pointer is valid.
    //
    if (_cbOnTx == NULL) {  // No callback set? => Nothing to do...
 80037d8:	4b11      	ldr	r3, [pc, #68]	; (8003820 <USART2_IRQHandler+0x8c>)
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d015      	beq.n	800380c <USART2_IRQHandler+0x78>
      return;
    }
    r = _cbOnTx(&v);
 80037e0:	4b0f      	ldr	r3, [pc, #60]	; (8003820 <USART2_IRQHandler+0x8c>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	1dfa      	adds	r2, r7, #7
 80037e6:	4610      	mov	r0, r2
 80037e8:	4798      	blx	r3
 80037ea:	60b8      	str	r0, [r7, #8]
    if (r == 0) {                          // No more characters to send ?
 80037ec:	68bb      	ldr	r3, [r7, #8]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d106      	bne.n	8003800 <USART2_IRQHandler+0x6c>
      USART_CR1 &= ~(1UL << USART_TXEIE);  // Disable further tx interrupts
 80037f2:	4b0c      	ldr	r3, [pc, #48]	; (8003824 <USART2_IRQHandler+0x90>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4a0b      	ldr	r2, [pc, #44]	; (8003824 <USART2_IRQHandler+0x90>)
 80037f8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80037fc:	6013      	str	r3, [r2, #0]
 80037fe:	e006      	b.n	800380e <USART2_IRQHandler+0x7a>
    } else {
      USART_SR;      // Makes sure that "transmission complete" flag in USART_SR is reset to 0 as soon as we write USART_DR. If USART_SR is not read before, writing USART_DR does not clear "transmission complete". See STM32F4 USART documentation for more detailed description.
 8003800:	4b04      	ldr	r3, [pc, #16]	; (8003814 <USART2_IRQHandler+0x80>)
 8003802:	681b      	ldr	r3, [r3, #0]
      USART_DR = v;  // Start transmission by writing to data register
 8003804:	79fa      	ldrb	r2, [r7, #7]
 8003806:	4b04      	ldr	r3, [pc, #16]	; (8003818 <USART2_IRQHandler+0x84>)
 8003808:	601a      	str	r2, [r3, #0]
 800380a:	e000      	b.n	800380e <USART2_IRQHandler+0x7a>
      return;
 800380c:	bf00      	nop
    }
  }
}
 800380e:	3710      	adds	r7, #16
 8003810:	46bd      	mov	sp, r7
 8003812:	bd80      	pop	{r7, pc}
 8003814:	40004400 	.word	0x40004400
 8003818:	40004404 	.word	0x40004404
 800381c:	20012e6c 	.word	0x20012e6c
 8003820:	20012e70 	.word	0x20012e70
 8003824:	4000440c 	.word	0x4000440c

08003828 <HIF_UART_EnableTXEInterrupt>:

/*********************************************************************
*
*       HIF_UART_EnableTXEInterrupt()
*/
void HIF_UART_EnableTXEInterrupt(void) {
 8003828:	b480      	push	{r7}
 800382a:	af00      	add	r7, sp, #0
  USART_CR1 |= (1 << USART_TXEIE);  // enable Tx empty interrupt => Triggered as soon as data register content has been copied to shift register
 800382c:	4b05      	ldr	r3, [pc, #20]	; (8003844 <HIF_UART_EnableTXEInterrupt+0x1c>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	4a04      	ldr	r2, [pc, #16]	; (8003844 <HIF_UART_EnableTXEInterrupt+0x1c>)
 8003832:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003836:	6013      	str	r3, [r2, #0]
}
 8003838:	bf00      	nop
 800383a:	46bd      	mov	sp, r7
 800383c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003840:	4770      	bx	lr
 8003842:	bf00      	nop
 8003844:	4000440c 	.word	0x4000440c

08003848 <HIF_UART_Init>:

/*********************************************************************
*
*       HIF_UART_Init()
*/
void HIF_UART_Init(uint32_t Baudrate, UART_ON_TX_FUNC_P cbOnTx, UART_ON_RX_FUNC_P cbOnRx) {
 8003848:	b580      	push	{r7, lr}
 800384a:	b086      	sub	sp, #24
 800384c:	af00      	add	r7, sp, #0
 800384e:	60f8      	str	r0, [r7, #12]
 8003850:	60b9      	str	r1, [r7, #8]
 8003852:	607a      	str	r2, [r7, #4]
  uint32_t v;
  uint32_t Div;
  //
  // Configure USART RX/TX pins for alternate function AF7
  //
  RCC_APB1ENR |= (1 <<  17);        // Enable USART2 clock
 8003854:	4b2e      	ldr	r3, [pc, #184]	; (8003910 <HIF_UART_Init+0xc8>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	4a2d      	ldr	r2, [pc, #180]	; (8003910 <HIF_UART_Init+0xc8>)
 800385a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800385e:	6013      	str	r3, [r2, #0]
  RCC_AHB1ENR |= (1 <<  0);        // Enable IO port A clock
 8003860:	4b2c      	ldr	r3, [pc, #176]	; (8003914 <HIF_UART_Init+0xcc>)
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	4a2b      	ldr	r2, [pc, #172]	; (8003914 <HIF_UART_Init+0xcc>)
 8003866:	f043 0301 	orr.w	r3, r3, #1
 800386a:	6013      	str	r3, [r2, #0]
  v  = GPIO_AFRL;
 800386c:	4b2a      	ldr	r3, [pc, #168]	; (8003918 <HIF_UART_Init+0xd0>)
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	613b      	str	r3, [r7, #16]
  v &= ~((15UL << ((GPIO_UART_TX_BIT) << 2)) | (15UL << ((GPIO_UART_RX_BIT) << 2)));
 8003872:	693b      	ldr	r3, [r7, #16]
 8003874:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003878:	613b      	str	r3, [r7, #16]
  v |=   ((7UL << ((GPIO_UART_TX_BIT) << 2)) | (7UL << ((GPIO_UART_RX_BIT) << 2)));
 800387a:	693b      	ldr	r3, [r7, #16]
 800387c:	f443 43ee 	orr.w	r3, r3, #30464	; 0x7700
 8003880:	613b      	str	r3, [r7, #16]
  GPIO_AFRL = v;
 8003882:	4a25      	ldr	r2, [pc, #148]	; (8003918 <HIF_UART_Init+0xd0>)
 8003884:	693b      	ldr	r3, [r7, #16]
 8003886:	6013      	str	r3, [r2, #0]
  //
  // Configure USART RX/TX pins for alternate function usage
  //
  v  = GPIO_MODER;
 8003888:	4b24      	ldr	r3, [pc, #144]	; (800391c <HIF_UART_Init+0xd4>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	613b      	str	r3, [r7, #16]
  v &= ~((3UL << (GPIO_UART_TX_BIT << 1)) | (3UL << (GPIO_UART_RX_BIT << 1)));
 800388e:	693b      	ldr	r3, [r7, #16]
 8003890:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003894:	613b      	str	r3, [r7, #16]
  v |=  ((2UL << (GPIO_UART_TX_BIT << 1)) | (2UL << (GPIO_UART_RX_BIT << 1)));         // PA10: alternate function
 8003896:	693b      	ldr	r3, [r7, #16]
 8003898:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 800389c:	613b      	str	r3, [r7, #16]
  GPIO_MODER = v;
 800389e:	4a1f      	ldr	r2, [pc, #124]	; (800391c <HIF_UART_Init+0xd4>)
 80038a0:	693b      	ldr	r3, [r7, #16]
 80038a2:	6013      	str	r3, [r2, #0]
  //
  // Initialize USART
  //
  USART_CR1 = 0
 80038a4:	4b1e      	ldr	r3, [pc, #120]	; (8003920 <HIF_UART_Init+0xd8>)
 80038a6:	f24a 022c 	movw	r2, #41004	; 0xa02c
 80038aa:	601a      	str	r2, [r3, #0]
            | (0 << 10)                         // PCE    = 0; No parity control
            | (1 <<  5)                         // RXNEIE = 1; RXNE interrupt enabled
            | (1 <<  3)                         // TE     = 1; Transmitter enabled
            | (1 <<  2)                         // RE     = 1; Receiver enabled
            ;
  USART_CR2 = 0
 80038ac:	4b1d      	ldr	r3, [pc, #116]	; (8003924 <HIF_UART_Init+0xdc>)
 80038ae:	2200      	movs	r2, #0
 80038b0:	601a      	str	r2, [r3, #0]
            | (0 << 12)                         // STOP = 00b; 1 stop bit
            ;
  USART_CR3 = 0
 80038b2:	4b1d      	ldr	r3, [pc, #116]	; (8003928 <HIF_UART_Init+0xe0>)
 80038b4:	2280      	movs	r2, #128	; 0x80
 80038b6:	601a      	str	r2, [r3, #0]
            | (1 <<  7)                         // DMAT   = 1; DMA for transmitter enabled
            ;
  //
  // Set baudrate
  //
  Div = Baudrate * 8;                       // We use 8x oversampling.
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	00db      	lsls	r3, r3, #3
 80038bc:	617b      	str	r3, [r7, #20]
  Div = ((2 * (UART_BASECLK)) / Div) + 1;   // Calculate divider for baudrate and round it correctly. This is necessary to get a tolerance as small as possible.
 80038be:	4a1b      	ldr	r2, [pc, #108]	; (800392c <HIF_UART_Init+0xe4>)
 80038c0:	697b      	ldr	r3, [r7, #20]
 80038c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80038c6:	3301      	adds	r3, #1
 80038c8:	617b      	str	r3, [r7, #20]
  Div = Div / 2;
 80038ca:	697b      	ldr	r3, [r7, #20]
 80038cc:	085b      	lsrs	r3, r3, #1
 80038ce:	617b      	str	r3, [r7, #20]
  if (Div > 0xFFF) {
 80038d0:	697b      	ldr	r3, [r7, #20]
 80038d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80038d6:	d302      	bcc.n	80038de <HIF_UART_Init+0x96>
    Div = 0xFFF;        // Limit to 12 bit (mantissa in BRR)
 80038d8:	f640 73ff 	movw	r3, #4095	; 0xfff
 80038dc:	617b      	str	r3, [r7, #20]
  }
  if (Div >= 1) {
 80038de:	697b      	ldr	r3, [r7, #20]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d004      	beq.n	80038ee <HIF_UART_Init+0xa6>
    USART_BRR = 0xFFF0 & (Div << 4);    // Use only mantissa of fractional divider
 80038e4:	697b      	ldr	r3, [r7, #20]
 80038e6:	011b      	lsls	r3, r3, #4
 80038e8:	4a11      	ldr	r2, [pc, #68]	; (8003930 <HIF_UART_Init+0xe8>)
 80038ea:	b29b      	uxth	r3, r3
 80038ec:	6013      	str	r3, [r2, #0]
  }
  //
  // Setup callbacks which are called by ISR handler and enable interrupt in NVIC
  //
  _cbOnRx = cbOnRx;
 80038ee:	4a11      	ldr	r2, [pc, #68]	; (8003934 <HIF_UART_Init+0xec>)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6013      	str	r3, [r2, #0]
  _cbOnTx = cbOnTx;
 80038f4:	4a10      	ldr	r2, [pc, #64]	; (8003938 <HIF_UART_Init+0xf0>)
 80038f6:	68bb      	ldr	r3, [r7, #8]
 80038f8:	6013      	str	r3, [r2, #0]
  NVIC_SetPriority(USART_IRQn, 6);  // Highest prio, so it is not disabled by embOS
 80038fa:	2106      	movs	r1, #6
 80038fc:	2026      	movs	r0, #38	; 0x26
 80038fe:	f7ff feab 	bl	8003658 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART_IRQn);
 8003902:	2026      	movs	r0, #38	; 0x26
 8003904:	f7ff fe8a 	bl	800361c <__NVIC_EnableIRQ>
}
 8003908:	bf00      	nop
 800390a:	3718      	adds	r7, #24
 800390c:	46bd      	mov	sp, r7
 800390e:	bd80      	pop	{r7, pc}
 8003910:	40023840 	.word	0x40023840
 8003914:	40023830 	.word	0x40023830
 8003918:	40020020 	.word	0x40020020
 800391c:	40020000 	.word	0x40020000
 8003920:	4000440c 	.word	0x4000440c
 8003924:	40004410 	.word	0x40004410
 8003928:	40004414 	.word	0x40004414
 800392c:	0501bd00 	.word	0x0501bd00
 8003930:	40004408 	.word	0x40004408
 8003934:	20012e6c 	.word	0x20012e6c
 8003938:	20012e70 	.word	0x20012e70

0800393c <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 800393c:	b480      	push	{r7}
 800393e:	b083      	sub	sp, #12
 8003940:	af00      	add	r7, sp, #0
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8003942:	4b24      	ldr	r3, [pc, #144]	; (80039d4 <_DoInit+0x98>)
 8003944:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	2203      	movs	r2, #3
 800394a:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2203      	movs	r2, #3
 8003950:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	4a20      	ldr	r2, [pc, #128]	; (80039d8 <_DoInit+0x9c>)
 8003956:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	4a20      	ldr	r2, [pc, #128]	; (80039dc <_DoInit+0xa0>)
 800395c:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003964:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2200      	movs	r2, #0
 800396a:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2200      	movs	r2, #0
 8003970:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	2200      	movs	r2, #0
 8003976:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	4a17      	ldr	r2, [pc, #92]	; (80039d8 <_DoInit+0x9c>)
 800397c:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	4a17      	ldr	r2, [pc, #92]	; (80039e0 <_DoInit+0xa4>)
 8003982:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2210      	movs	r2, #16
 8003988:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2200      	movs	r2, #0
 800398e:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2200      	movs	r2, #0
 8003994:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2200      	movs	r2, #0
 800399a:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	3307      	adds	r3, #7
 80039a0:	4a10      	ldr	r2, [pc, #64]	; (80039e4 <_DoInit+0xa8>)
 80039a2:	6810      	ldr	r0, [r2, #0]
 80039a4:	6018      	str	r0, [r3, #0]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 80039a6:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	4a0e      	ldr	r2, [pc, #56]	; (80039e8 <_DoInit+0xac>)
 80039ae:	6810      	ldr	r0, [r2, #0]
 80039b0:	6018      	str	r0, [r3, #0]
 80039b2:	8891      	ldrh	r1, [r2, #4]
 80039b4:	7992      	ldrb	r2, [r2, #6]
 80039b6:	8099      	strh	r1, [r3, #4]
 80039b8:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 80039ba:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2220      	movs	r2, #32
 80039c2:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 80039c4:	f3bf 8f5f 	dmb	sy
}
 80039c8:	bf00      	nop
 80039ca:	370c      	adds	r7, #12
 80039cc:	46bd      	mov	sp, r7
 80039ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d2:	4770      	bx	lr
 80039d4:	200143f8 	.word	0x200143f8
 80039d8:	0800631c 	.word	0x0800631c
 80039dc:	20012e74 	.word	0x20012e74
 80039e0:	20013274 	.word	0x20013274
 80039e4:	08006328 	.word	0x08006328
 80039e8:	0800632c 	.word	0x0800632c

080039ec <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b08a      	sub	sp, #40	; 0x28
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	60f8      	str	r0, [r7, #12]
 80039f4:	60b9      	str	r1, [r7, #8]
 80039f6:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 80039f8:	2300      	movs	r3, #0
 80039fa:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	68db      	ldr	r3, [r3, #12]
 8003a00:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	691b      	ldr	r3, [r3, #16]
 8003a06:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 8003a08:	69ba      	ldr	r2, [r7, #24]
 8003a0a:	69fb      	ldr	r3, [r7, #28]
 8003a0c:	429a      	cmp	r2, r3
 8003a0e:	d905      	bls.n	8003a1c <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 8003a10:	69ba      	ldr	r2, [r7, #24]
 8003a12:	69fb      	ldr	r3, [r7, #28]
 8003a14:	1ad3      	subs	r3, r2, r3
 8003a16:	3b01      	subs	r3, #1
 8003a18:	627b      	str	r3, [r7, #36]	; 0x24
 8003a1a:	e007      	b.n	8003a2c <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	689a      	ldr	r2, [r3, #8]
 8003a20:	69b9      	ldr	r1, [r7, #24]
 8003a22:	69fb      	ldr	r3, [r7, #28]
 8003a24:	1acb      	subs	r3, r1, r3
 8003a26:	4413      	add	r3, r2
 8003a28:	3b01      	subs	r3, #1
 8003a2a:	627b      	str	r3, [r7, #36]	; 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	689a      	ldr	r2, [r3, #8]
 8003a30:	69fb      	ldr	r3, [r7, #28]
 8003a32:	1ad3      	subs	r3, r2, r3
 8003a34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a36:	4293      	cmp	r3, r2
 8003a38:	bf28      	it	cs
 8003a3a:	4613      	movcs	r3, r2
 8003a3c:	627b      	str	r3, [r7, #36]	; 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 8003a3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	4293      	cmp	r3, r2
 8003a44:	bf28      	it	cs
 8003a46:	4613      	movcs	r3, r2
 8003a48:	627b      	str	r3, [r7, #36]	; 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	685a      	ldr	r2, [r3, #4]
 8003a4e:	69fb      	ldr	r3, [r7, #28]
 8003a50:	4413      	add	r3, r2
 8003a52:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 8003a54:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a56:	68b9      	ldr	r1, [r7, #8]
 8003a58:	6978      	ldr	r0, [r7, #20]
 8003a5a:	f001 ff7f 	bl	800595c <memcpy>
    NumBytesWritten += NumBytesToWrite;
 8003a5e:	6a3a      	ldr	r2, [r7, #32]
 8003a60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a62:	4413      	add	r3, r2
 8003a64:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 8003a66:	68ba      	ldr	r2, [r7, #8]
 8003a68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a6a:	4413      	add	r3, r2
 8003a6c:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 8003a6e:	687a      	ldr	r2, [r7, #4]
 8003a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a72:	1ad3      	subs	r3, r2, r3
 8003a74:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 8003a76:	69fa      	ldr	r2, [r7, #28]
 8003a78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a7a:	4413      	add	r3, r2
 8003a7c:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	689b      	ldr	r3, [r3, #8]
 8003a82:	69fa      	ldr	r2, [r7, #28]
 8003a84:	429a      	cmp	r2, r3
 8003a86:	d101      	bne.n	8003a8c <_WriteBlocking+0xa0>
      WrOff = 0u;
 8003a88:	2300      	movs	r3, #0
 8003a8a:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8003a8c:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	69fa      	ldr	r2, [r7, #28]
 8003a94:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d1b2      	bne.n	8003a02 <_WriteBlocking+0x16>
  return NumBytesWritten;
 8003a9c:	6a3b      	ldr	r3, [r7, #32]
}
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	3728      	adds	r7, #40	; 0x28
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	bd80      	pop	{r7, pc}

08003aa6 <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 8003aa6:	b580      	push	{r7, lr}
 8003aa8:	b088      	sub	sp, #32
 8003aaa:	af00      	add	r7, sp, #0
 8003aac:	60f8      	str	r0, [r7, #12]
 8003aae:	60b9      	str	r1, [r7, #8]
 8003ab0:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	68db      	ldr	r3, [r3, #12]
 8003ab6:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	689a      	ldr	r2, [r3, #8]
 8003abc:	69fb      	ldr	r3, [r7, #28]
 8003abe:	1ad3      	subs	r3, r2, r3
 8003ac0:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 8003ac2:	69ba      	ldr	r2, [r7, #24]
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	429a      	cmp	r2, r3
 8003ac8:	d911      	bls.n	8003aee <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	685a      	ldr	r2, [r3, #4]
 8003ace:	69fb      	ldr	r3, [r7, #28]
 8003ad0:	4413      	add	r3, r2
 8003ad2:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 8003ad4:	687a      	ldr	r2, [r7, #4]
 8003ad6:	68b9      	ldr	r1, [r7, #8]
 8003ad8:	6938      	ldr	r0, [r7, #16]
 8003ada:	f001 ff3f 	bl	800595c <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8003ade:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 8003ae2:	69fa      	ldr	r2, [r7, #28]
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	441a      	add	r2, r3
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 8003aec:	e01f      	b.n	8003b2e <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 8003aee:	69bb      	ldr	r3, [r7, #24]
 8003af0:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	685a      	ldr	r2, [r3, #4]
 8003af6:	69fb      	ldr	r3, [r7, #28]
 8003af8:	4413      	add	r3, r2
 8003afa:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 8003afc:	697a      	ldr	r2, [r7, #20]
 8003afe:	68b9      	ldr	r1, [r7, #8]
 8003b00:	6938      	ldr	r0, [r7, #16]
 8003b02:	f001 ff2b 	bl	800595c <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 8003b06:	687a      	ldr	r2, [r7, #4]
 8003b08:	69bb      	ldr	r3, [r7, #24]
 8003b0a:	1ad3      	subs	r3, r2, r3
 8003b0c:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	685b      	ldr	r3, [r3, #4]
 8003b12:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 8003b14:	68ba      	ldr	r2, [r7, #8]
 8003b16:	69bb      	ldr	r3, [r7, #24]
 8003b18:	4413      	add	r3, r2
 8003b1a:	697a      	ldr	r2, [r7, #20]
 8003b1c:	4619      	mov	r1, r3
 8003b1e:	6938      	ldr	r0, [r7, #16]
 8003b20:	f001 ff1c 	bl	800595c <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8003b24:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	697a      	ldr	r2, [r7, #20]
 8003b2c:	60da      	str	r2, [r3, #12]
}
 8003b2e:	bf00      	nop
 8003b30:	3720      	adds	r7, #32
 8003b32:	46bd      	mov	sp, r7
 8003b34:	bd80      	pop	{r7, pc}

08003b36 <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 8003b36:	b480      	push	{r7}
 8003b38:	b087      	sub	sp, #28
 8003b3a:	af00      	add	r7, sp, #0
 8003b3c:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	691b      	ldr	r3, [r3, #16]
 8003b42:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	68db      	ldr	r3, [r3, #12]
 8003b48:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 8003b4a:	693a      	ldr	r2, [r7, #16]
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	429a      	cmp	r2, r3
 8003b50:	d808      	bhi.n	8003b64 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	689a      	ldr	r2, [r3, #8]
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	1ad2      	subs	r2, r2, r3
 8003b5a:	693b      	ldr	r3, [r7, #16]
 8003b5c:	4413      	add	r3, r2
 8003b5e:	3b01      	subs	r3, #1
 8003b60:	617b      	str	r3, [r7, #20]
 8003b62:	e004      	b.n	8003b6e <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 8003b64:	693a      	ldr	r2, [r7, #16]
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	1ad3      	subs	r3, r2, r3
 8003b6a:	3b01      	subs	r3, #1
 8003b6c:	617b      	str	r3, [r7, #20]
  }
  return r;
 8003b6e:	697b      	ldr	r3, [r7, #20]
}
 8003b70:	4618      	mov	r0, r3
 8003b72:	371c      	adds	r7, #28
 8003b74:	46bd      	mov	sp, r7
 8003b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7a:	4770      	bx	lr

08003b7c <SEGGER_RTT_ReadUpBufferNoLock>:
*    Number of bytes that have been read.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_ReadUpBufferNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b08c      	sub	sp, #48	; 0x30
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	60f8      	str	r0, [r7, #12]
 8003b84:	60b9      	str	r1, [r7, #8]
 8003b86:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_UP*   pRing;
  volatile char*          pSrc;

  INIT();
 8003b88:	4b3e      	ldr	r3, [pc, #248]	; (8003c84 <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 8003b8a:	623b      	str	r3, [r7, #32]
 8003b8c:	6a3b      	ldr	r3, [r7, #32]
 8003b8e:	781b      	ldrb	r3, [r3, #0]
 8003b90:	b2db      	uxtb	r3, r3
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d101      	bne.n	8003b9a <SEGGER_RTT_ReadUpBufferNoLock+0x1e>
 8003b96:	f7ff fed1 	bl	800393c <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	1c5a      	adds	r2, r3, #1
 8003b9e:	4613      	mov	r3, r2
 8003ba0:	005b      	lsls	r3, r3, #1
 8003ba2:	4413      	add	r3, r2
 8003ba4:	00db      	lsls	r3, r3, #3
 8003ba6:	4a37      	ldr	r2, [pc, #220]	; (8003c84 <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 8003ba8:	4413      	add	r3, r2
 8003baa:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8003bac:	68bb      	ldr	r3, [r7, #8]
 8003bae:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 8003bb0:	69fb      	ldr	r3, [r7, #28]
 8003bb2:	691b      	ldr	r3, [r3, #16]
 8003bb4:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 8003bb6:	69fb      	ldr	r3, [r7, #28]
 8003bb8:	68db      	ldr	r3, [r3, #12]
 8003bba:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8003bc0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003bc2:	69bb      	ldr	r3, [r7, #24]
 8003bc4:	429a      	cmp	r2, r3
 8003bc6:	d92b      	bls.n	8003c20 <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8003bc8:	69fb      	ldr	r3, [r7, #28]
 8003bca:	689a      	ldr	r2, [r3, #8]
 8003bcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bce:	1ad3      	subs	r3, r2, r3
 8003bd0:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8003bd2:	697a      	ldr	r2, [r7, #20]
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	bf28      	it	cs
 8003bda:	4613      	movcs	r3, r2
 8003bdc:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8003bde:	69fb      	ldr	r3, [r7, #28]
 8003be0:	685a      	ldr	r2, [r3, #4]
 8003be2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003be4:	4413      	add	r3, r2
 8003be6:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8003be8:	697a      	ldr	r2, [r7, #20]
 8003bea:	6939      	ldr	r1, [r7, #16]
 8003bec:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003bee:	f001 feb5 	bl	800595c <memcpy>
    NumBytesRead += NumBytesRem;
 8003bf2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003bf4:	697b      	ldr	r3, [r7, #20]
 8003bf6:	4413      	add	r3, r2
 8003bf8:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8003bfa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bfc:	697b      	ldr	r3, [r7, #20]
 8003bfe:	4413      	add	r3, r2
 8003c00:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8003c02:	687a      	ldr	r2, [r7, #4]
 8003c04:	697b      	ldr	r3, [r7, #20]
 8003c06:	1ad3      	subs	r3, r2, r3
 8003c08:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8003c0a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003c0c:	697b      	ldr	r3, [r7, #20]
 8003c0e:	4413      	add	r3, r2
 8003c10:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8003c12:	69fb      	ldr	r3, [r7, #28]
 8003c14:	689b      	ldr	r3, [r3, #8]
 8003c16:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003c18:	429a      	cmp	r2, r3
 8003c1a:	d101      	bne.n	8003c20 <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
      RdOff = 0u;
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8003c20:	69ba      	ldr	r2, [r7, #24]
 8003c22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c24:	1ad3      	subs	r3, r2, r3
 8003c26:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8003c28:	697a      	ldr	r2, [r7, #20]
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	4293      	cmp	r3, r2
 8003c2e:	bf28      	it	cs
 8003c30:	4613      	movcs	r3, r2
 8003c32:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8003c34:	697b      	ldr	r3, [r7, #20]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d019      	beq.n	8003c6e <SEGGER_RTT_ReadUpBufferNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8003c3a:	69fb      	ldr	r3, [r7, #28]
 8003c3c:	685a      	ldr	r2, [r3, #4]
 8003c3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c40:	4413      	add	r3, r2
 8003c42:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8003c44:	697a      	ldr	r2, [r7, #20]
 8003c46:	6939      	ldr	r1, [r7, #16]
 8003c48:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003c4a:	f001 fe87 	bl	800595c <memcpy>
    NumBytesRead += NumBytesRem;
 8003c4e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003c50:	697b      	ldr	r3, [r7, #20]
 8003c52:	4413      	add	r3, r2
 8003c54:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8003c56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c58:	697b      	ldr	r3, [r7, #20]
 8003c5a:	4413      	add	r3, r2
 8003c5c:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8003c5e:	687a      	ldr	r2, [r7, #4]
 8003c60:	697b      	ldr	r3, [r7, #20]
 8003c62:	1ad3      	subs	r3, r2, r3
 8003c64:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8003c66:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003c68:	697b      	ldr	r3, [r7, #20]
 8003c6a:	4413      	add	r3, r2
 8003c6c:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  //
  // Update read offset of buffer
  //
  if (NumBytesRead) {
 8003c6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d002      	beq.n	8003c7a <SEGGER_RTT_ReadUpBufferNoLock+0xfe>
    pRing->RdOff = RdOff;
 8003c74:	69fb      	ldr	r3, [r7, #28]
 8003c76:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003c78:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8003c7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	3730      	adds	r7, #48	; 0x30
 8003c80:	46bd      	mov	sp, r7
 8003c82:	bd80      	pop	{r7, pc}
 8003c84:	200143f8 	.word	0x200143f8

08003c88 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b08c      	sub	sp, #48	; 0x30
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	60f8      	str	r0, [r7, #12]
 8003c90:	60b9      	str	r1, [r7, #8]
 8003c92:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8003c94:	4b3e      	ldr	r3, [pc, #248]	; (8003d90 <SEGGER_RTT_ReadNoLock+0x108>)
 8003c96:	623b      	str	r3, [r7, #32]
 8003c98:	6a3b      	ldr	r3, [r7, #32]
 8003c9a:	781b      	ldrb	r3, [r3, #0]
 8003c9c:	b2db      	uxtb	r3, r3
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d101      	bne.n	8003ca6 <SEGGER_RTT_ReadNoLock+0x1e>
 8003ca2:	f7ff fe4b 	bl	800393c <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8003ca6:	68fa      	ldr	r2, [r7, #12]
 8003ca8:	4613      	mov	r3, r2
 8003caa:	005b      	lsls	r3, r3, #1
 8003cac:	4413      	add	r3, r2
 8003cae:	00db      	lsls	r3, r3, #3
 8003cb0:	3360      	adds	r3, #96	; 0x60
 8003cb2:	4a37      	ldr	r2, [pc, #220]	; (8003d90 <SEGGER_RTT_ReadNoLock+0x108>)
 8003cb4:	4413      	add	r3, r2
 8003cb6:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8003cb8:	68bb      	ldr	r3, [r7, #8]
 8003cba:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 8003cbc:	69fb      	ldr	r3, [r7, #28]
 8003cbe:	691b      	ldr	r3, [r3, #16]
 8003cc0:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 8003cc2:	69fb      	ldr	r3, [r7, #28]
 8003cc4:	68db      	ldr	r3, [r3, #12]
 8003cc6:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8003cc8:	2300      	movs	r3, #0
 8003cca:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8003ccc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003cce:	69bb      	ldr	r3, [r7, #24]
 8003cd0:	429a      	cmp	r2, r3
 8003cd2:	d92b      	bls.n	8003d2c <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8003cd4:	69fb      	ldr	r3, [r7, #28]
 8003cd6:	689a      	ldr	r2, [r3, #8]
 8003cd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cda:	1ad3      	subs	r3, r2, r3
 8003cdc:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8003cde:	697a      	ldr	r2, [r7, #20]
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	bf28      	it	cs
 8003ce6:	4613      	movcs	r3, r2
 8003ce8:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8003cea:	69fb      	ldr	r3, [r7, #28]
 8003cec:	685a      	ldr	r2, [r3, #4]
 8003cee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cf0:	4413      	add	r3, r2
 8003cf2:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8003cf4:	697a      	ldr	r2, [r7, #20]
 8003cf6:	6939      	ldr	r1, [r7, #16]
 8003cf8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003cfa:	f001 fe2f 	bl	800595c <memcpy>
    NumBytesRead += NumBytesRem;
 8003cfe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003d00:	697b      	ldr	r3, [r7, #20]
 8003d02:	4413      	add	r3, r2
 8003d04:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8003d06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d08:	697b      	ldr	r3, [r7, #20]
 8003d0a:	4413      	add	r3, r2
 8003d0c:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8003d0e:	687a      	ldr	r2, [r7, #4]
 8003d10:	697b      	ldr	r3, [r7, #20]
 8003d12:	1ad3      	subs	r3, r2, r3
 8003d14:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8003d16:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003d18:	697b      	ldr	r3, [r7, #20]
 8003d1a:	4413      	add	r3, r2
 8003d1c:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8003d1e:	69fb      	ldr	r3, [r7, #28]
 8003d20:	689b      	ldr	r3, [r3, #8]
 8003d22:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003d24:	429a      	cmp	r2, r3
 8003d26:	d101      	bne.n	8003d2c <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 8003d28:	2300      	movs	r3, #0
 8003d2a:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8003d2c:	69ba      	ldr	r2, [r7, #24]
 8003d2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d30:	1ad3      	subs	r3, r2, r3
 8003d32:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8003d34:	697a      	ldr	r2, [r7, #20]
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	4293      	cmp	r3, r2
 8003d3a:	bf28      	it	cs
 8003d3c:	4613      	movcs	r3, r2
 8003d3e:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8003d40:	697b      	ldr	r3, [r7, #20]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d019      	beq.n	8003d7a <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8003d46:	69fb      	ldr	r3, [r7, #28]
 8003d48:	685a      	ldr	r2, [r3, #4]
 8003d4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d4c:	4413      	add	r3, r2
 8003d4e:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8003d50:	697a      	ldr	r2, [r7, #20]
 8003d52:	6939      	ldr	r1, [r7, #16]
 8003d54:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003d56:	f001 fe01 	bl	800595c <memcpy>
    NumBytesRead += NumBytesRem;
 8003d5a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003d5c:	697b      	ldr	r3, [r7, #20]
 8003d5e:	4413      	add	r3, r2
 8003d60:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8003d62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d64:	697b      	ldr	r3, [r7, #20]
 8003d66:	4413      	add	r3, r2
 8003d68:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8003d6a:	687a      	ldr	r2, [r7, #4]
 8003d6c:	697b      	ldr	r3, [r7, #20]
 8003d6e:	1ad3      	subs	r3, r2, r3
 8003d70:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8003d72:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003d74:	697b      	ldr	r3, [r7, #20]
 8003d76:	4413      	add	r3, r2
 8003d78:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  if (NumBytesRead) {
 8003d7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d002      	beq.n	8003d86 <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8003d80:	69fb      	ldr	r3, [r7, #28]
 8003d82:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003d84:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8003d86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8003d88:	4618      	mov	r0, r3
 8003d8a:	3730      	adds	r7, #48	; 0x30
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	bd80      	pop	{r7, pc}
 8003d90:	200143f8 	.word	0x200143f8

08003d94 <SEGGER_RTT_WriteDownBufferNoLock>:
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_WriteDownBufferNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b088      	sub	sp, #32
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	60f8      	str	r0, [r7, #12]
 8003d9c:	60b9      	str	r1, [r7, #8]
 8003d9e:	607a      	str	r2, [r7, #4]
  SEGGER_RTT_BUFFER_UP*   pRing;
  //
  // Get "to-target" ring buffer.
  // It is save to cast that to a "to-host" buffer. Up and Down buffer differ in volatility of offsets that might be modified by J-Link.
  //
  pData = (const char *)pBuffer;
 8003da0:	68bb      	ldr	r3, [r7, #8]
 8003da2:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8003da4:	68fa      	ldr	r2, [r7, #12]
 8003da6:	4613      	mov	r3, r2
 8003da8:	005b      	lsls	r3, r3, #1
 8003daa:	4413      	add	r3, r2
 8003dac:	00db      	lsls	r3, r3, #3
 8003dae:	3360      	adds	r3, #96	; 0x60
 8003db0:	4a1f      	ldr	r2, [pc, #124]	; (8003e30 <SEGGER_RTT_WriteDownBufferNoLock+0x9c>)
 8003db2:	4413      	add	r3, r2
 8003db4:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 8003db6:	697b      	ldr	r3, [r7, #20]
 8003db8:	695b      	ldr	r3, [r3, #20]
 8003dba:	2b02      	cmp	r3, #2
 8003dbc:	d029      	beq.n	8003e12 <SEGGER_RTT_WriteDownBufferNoLock+0x7e>
 8003dbe:	2b02      	cmp	r3, #2
 8003dc0:	d82e      	bhi.n	8003e20 <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d002      	beq.n	8003dcc <SEGGER_RTT_WriteDownBufferNoLock+0x38>
 8003dc6:	2b01      	cmp	r3, #1
 8003dc8:	d013      	beq.n	8003df2 <SEGGER_RTT_WriteDownBufferNoLock+0x5e>
 8003dca:	e029      	b.n	8003e20 <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8003dcc:	6978      	ldr	r0, [r7, #20]
 8003dce:	f7ff feb2 	bl	8003b36 <_GetAvailWriteSpace>
 8003dd2:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 8003dd4:	693a      	ldr	r2, [r7, #16]
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	429a      	cmp	r2, r3
 8003dda:	d202      	bcs.n	8003de2 <SEGGER_RTT_WriteDownBufferNoLock+0x4e>
      Status = 0u;
 8003ddc:	2300      	movs	r3, #0
 8003dde:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 8003de0:	e021      	b.n	8003e26 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
      Status = NumBytes;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 8003de6:	687a      	ldr	r2, [r7, #4]
 8003de8:	69b9      	ldr	r1, [r7, #24]
 8003dea:	6978      	ldr	r0, [r7, #20]
 8003dec:	f7ff fe5b 	bl	8003aa6 <_WriteNoCheck>
    break;
 8003df0:	e019      	b.n	8003e26 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8003df2:	6978      	ldr	r0, [r7, #20]
 8003df4:	f7ff fe9f 	bl	8003b36 <_GetAvailWriteSpace>
 8003df8:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 8003dfa:	687a      	ldr	r2, [r7, #4]
 8003dfc:	693b      	ldr	r3, [r7, #16]
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	bf28      	it	cs
 8003e02:	4613      	movcs	r3, r2
 8003e04:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 8003e06:	69fa      	ldr	r2, [r7, #28]
 8003e08:	69b9      	ldr	r1, [r7, #24]
 8003e0a:	6978      	ldr	r0, [r7, #20]
 8003e0c:	f7ff fe4b 	bl	8003aa6 <_WriteNoCheck>
    break;
 8003e10:	e009      	b.n	8003e26 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 8003e12:	687a      	ldr	r2, [r7, #4]
 8003e14:	69b9      	ldr	r1, [r7, #24]
 8003e16:	6978      	ldr	r0, [r7, #20]
 8003e18:	f7ff fde8 	bl	80039ec <_WriteBlocking>
 8003e1c:	61f8      	str	r0, [r7, #28]
    break;
 8003e1e:	e002      	b.n	8003e26 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  default:
    Status = 0u;
 8003e20:	2300      	movs	r3, #0
 8003e22:	61fb      	str	r3, [r7, #28]
    break;
 8003e24:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 8003e26:	69fb      	ldr	r3, [r7, #28]
}
 8003e28:	4618      	mov	r0, r3
 8003e2a:	3720      	adds	r7, #32
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	bd80      	pop	{r7, pc}
 8003e30:	200143f8 	.word	0x200143f8

08003e34 <SEGGER_RTT_WriteDownBuffer>:
*    This function locks against all other RTT operations. I.e. during
*    the write operation, writing from the application is also locked.
*    If only one consumer writes to the down buffer, 
*    call SEGGER_RTT_WriteDownBufferNoLock() instead.
*/
unsigned SEGGER_RTT_WriteDownBuffer(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b088      	sub	sp, #32
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	60f8      	str	r0, [r7, #12]
 8003e3c:	60b9      	str	r1, [r7, #8]
 8003e3e:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 8003e40:	4b0e      	ldr	r3, [pc, #56]	; (8003e7c <SEGGER_RTT_WriteDownBuffer+0x48>)
 8003e42:	61fb      	str	r3, [r7, #28]
 8003e44:	69fb      	ldr	r3, [r7, #28]
 8003e46:	781b      	ldrb	r3, [r3, #0]
 8003e48:	b2db      	uxtb	r3, r3
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d101      	bne.n	8003e52 <SEGGER_RTT_WriteDownBuffer+0x1e>
 8003e4e:	f7ff fd75 	bl	800393c <_DoInit>
  SEGGER_RTT_LOCK();
 8003e52:	f3ef 8311 	mrs	r3, BASEPRI
 8003e56:	f04f 0120 	mov.w	r1, #32
 8003e5a:	f381 8811 	msr	BASEPRI, r1
 8003e5e:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteDownBufferNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 8003e60:	687a      	ldr	r2, [r7, #4]
 8003e62:	68b9      	ldr	r1, [r7, #8]
 8003e64:	68f8      	ldr	r0, [r7, #12]
 8003e66:	f7ff ff95 	bl	8003d94 <SEGGER_RTT_WriteDownBufferNoLock>
 8003e6a:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 8003e6c:	69bb      	ldr	r3, [r7, #24]
 8003e6e:	f383 8811 	msr	BASEPRI, r3
  return Status;
 8003e72:	697b      	ldr	r3, [r7, #20]
}
 8003e74:	4618      	mov	r0, r3
 8003e76:	3720      	adds	r7, #32
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	bd80      	pop	{r7, pc}
 8003e7c:	200143f8 	.word	0x200143f8

08003e80 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b088      	sub	sp, #32
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	60f8      	str	r0, [r7, #12]
 8003e88:	60b9      	str	r1, [r7, #8]
 8003e8a:	607a      	str	r2, [r7, #4]
 8003e8c:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8003e8e:	4b3d      	ldr	r3, [pc, #244]	; (8003f84 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8003e90:	61bb      	str	r3, [r7, #24]
 8003e92:	69bb      	ldr	r3, [r7, #24]
 8003e94:	781b      	ldrb	r3, [r3, #0]
 8003e96:	b2db      	uxtb	r3, r3
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d101      	bne.n	8003ea0 <SEGGER_RTT_AllocUpBuffer+0x20>
 8003e9c:	f7ff fd4e 	bl	800393c <_DoInit>
  SEGGER_RTT_LOCK();
 8003ea0:	f3ef 8311 	mrs	r3, BASEPRI
 8003ea4:	f04f 0120 	mov.w	r1, #32
 8003ea8:	f381 8811 	msr	BASEPRI, r1
 8003eac:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8003eae:	4b35      	ldr	r3, [pc, #212]	; (8003f84 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8003eb0:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 8003eb6:	6939      	ldr	r1, [r7, #16]
 8003eb8:	69fb      	ldr	r3, [r7, #28]
 8003eba:	1c5a      	adds	r2, r3, #1
 8003ebc:	4613      	mov	r3, r2
 8003ebe:	005b      	lsls	r3, r3, #1
 8003ec0:	4413      	add	r3, r2
 8003ec2:	00db      	lsls	r3, r3, #3
 8003ec4:	440b      	add	r3, r1
 8003ec6:	3304      	adds	r3, #4
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d008      	beq.n	8003ee0 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 8003ece:	69fb      	ldr	r3, [r7, #28]
 8003ed0:	3301      	adds	r3, #1
 8003ed2:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 8003ed4:	693b      	ldr	r3, [r7, #16]
 8003ed6:	691b      	ldr	r3, [r3, #16]
 8003ed8:	69fa      	ldr	r2, [r7, #28]
 8003eda:	429a      	cmp	r2, r3
 8003edc:	dbeb      	blt.n	8003eb6 <SEGGER_RTT_AllocUpBuffer+0x36>
 8003ede:	e000      	b.n	8003ee2 <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 8003ee0:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 8003ee2:	693b      	ldr	r3, [r7, #16]
 8003ee4:	691b      	ldr	r3, [r3, #16]
 8003ee6:	69fa      	ldr	r2, [r7, #28]
 8003ee8:	429a      	cmp	r2, r3
 8003eea:	da3f      	bge.n	8003f6c <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 8003eec:	6939      	ldr	r1, [r7, #16]
 8003eee:	69fb      	ldr	r3, [r7, #28]
 8003ef0:	1c5a      	adds	r2, r3, #1
 8003ef2:	4613      	mov	r3, r2
 8003ef4:	005b      	lsls	r3, r3, #1
 8003ef6:	4413      	add	r3, r2
 8003ef8:	00db      	lsls	r3, r3, #3
 8003efa:	440b      	add	r3, r1
 8003efc:	68fa      	ldr	r2, [r7, #12]
 8003efe:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8003f00:	6939      	ldr	r1, [r7, #16]
 8003f02:	69fb      	ldr	r3, [r7, #28]
 8003f04:	1c5a      	adds	r2, r3, #1
 8003f06:	4613      	mov	r3, r2
 8003f08:	005b      	lsls	r3, r3, #1
 8003f0a:	4413      	add	r3, r2
 8003f0c:	00db      	lsls	r3, r3, #3
 8003f0e:	440b      	add	r3, r1
 8003f10:	3304      	adds	r3, #4
 8003f12:	68ba      	ldr	r2, [r7, #8]
 8003f14:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 8003f16:	6939      	ldr	r1, [r7, #16]
 8003f18:	69fa      	ldr	r2, [r7, #28]
 8003f1a:	4613      	mov	r3, r2
 8003f1c:	005b      	lsls	r3, r3, #1
 8003f1e:	4413      	add	r3, r2
 8003f20:	00db      	lsls	r3, r3, #3
 8003f22:	440b      	add	r3, r1
 8003f24:	3320      	adds	r3, #32
 8003f26:	687a      	ldr	r2, [r7, #4]
 8003f28:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 8003f2a:	6939      	ldr	r1, [r7, #16]
 8003f2c:	69fa      	ldr	r2, [r7, #28]
 8003f2e:	4613      	mov	r3, r2
 8003f30:	005b      	lsls	r3, r3, #1
 8003f32:	4413      	add	r3, r2
 8003f34:	00db      	lsls	r3, r3, #3
 8003f36:	440b      	add	r3, r1
 8003f38:	3328      	adds	r3, #40	; 0x28
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 8003f3e:	6939      	ldr	r1, [r7, #16]
 8003f40:	69fa      	ldr	r2, [r7, #28]
 8003f42:	4613      	mov	r3, r2
 8003f44:	005b      	lsls	r3, r3, #1
 8003f46:	4413      	add	r3, r2
 8003f48:	00db      	lsls	r3, r3, #3
 8003f4a:	440b      	add	r3, r1
 8003f4c:	3324      	adds	r3, #36	; 0x24
 8003f4e:	2200      	movs	r2, #0
 8003f50:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 8003f52:	6939      	ldr	r1, [r7, #16]
 8003f54:	69fa      	ldr	r2, [r7, #28]
 8003f56:	4613      	mov	r3, r2
 8003f58:	005b      	lsls	r3, r3, #1
 8003f5a:	4413      	add	r3, r2
 8003f5c:	00db      	lsls	r3, r3, #3
 8003f5e:	440b      	add	r3, r1
 8003f60:	332c      	adds	r3, #44	; 0x2c
 8003f62:	683a      	ldr	r2, [r7, #0]
 8003f64:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8003f66:	f3bf 8f5f 	dmb	sy
 8003f6a:	e002      	b.n	8003f72 <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 8003f6c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003f70:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 8003f72:	697b      	ldr	r3, [r7, #20]
 8003f74:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 8003f78:	69fb      	ldr	r3, [r7, #28]
}
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	3720      	adds	r7, #32
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	bd80      	pop	{r7, pc}
 8003f82:	bf00      	nop
 8003f84:	200143f8 	.word	0x200143f8

08003f88 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b08a      	sub	sp, #40	; 0x28
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	60f8      	str	r0, [r7, #12]
 8003f90:	60b9      	str	r1, [r7, #8]
 8003f92:	607a      	str	r2, [r7, #4]
 8003f94:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_DOWN* pDown;

  INIT();
 8003f96:	4b21      	ldr	r3, [pc, #132]	; (800401c <SEGGER_RTT_ConfigDownBuffer+0x94>)
 8003f98:	623b      	str	r3, [r7, #32]
 8003f9a:	6a3b      	ldr	r3, [r7, #32]
 8003f9c:	781b      	ldrb	r3, [r3, #0]
 8003f9e:	b2db      	uxtb	r3, r3
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d101      	bne.n	8003fa8 <SEGGER_RTT_ConfigDownBuffer+0x20>
 8003fa4:	f7ff fcca 	bl	800393c <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8003fa8:	4b1c      	ldr	r3, [pc, #112]	; (800401c <SEGGER_RTT_ConfigDownBuffer+0x94>)
 8003faa:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_DOWN_BUFFERS) {
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	2b02      	cmp	r3, #2
 8003fb0:	d82c      	bhi.n	800400c <SEGGER_RTT_ConfigDownBuffer+0x84>
    SEGGER_RTT_LOCK();
 8003fb2:	f3ef 8311 	mrs	r3, BASEPRI
 8003fb6:	f04f 0120 	mov.w	r1, #32
 8003fba:	f381 8811 	msr	BASEPRI, r1
 8003fbe:	61bb      	str	r3, [r7, #24]
    pDown = &pRTTCB->aDown[BufferIndex];
 8003fc0:	68fa      	ldr	r2, [r7, #12]
 8003fc2:	4613      	mov	r3, r2
 8003fc4:	005b      	lsls	r3, r3, #1
 8003fc6:	4413      	add	r3, r2
 8003fc8:	00db      	lsls	r3, r3, #3
 8003fca:	3360      	adds	r3, #96	; 0x60
 8003fcc:	69fa      	ldr	r2, [r7, #28]
 8003fce:	4413      	add	r3, r2
 8003fd0:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d00e      	beq.n	8003ff6 <SEGGER_RTT_ConfigDownBuffer+0x6e>
      pDown->sName        = sName;
 8003fd8:	697b      	ldr	r3, [r7, #20]
 8003fda:	68ba      	ldr	r2, [r7, #8]
 8003fdc:	601a      	str	r2, [r3, #0]
      pDown->pBuffer      = (char*)pBuffer;
 8003fde:	697b      	ldr	r3, [r7, #20]
 8003fe0:	687a      	ldr	r2, [r7, #4]
 8003fe2:	605a      	str	r2, [r3, #4]
      pDown->SizeOfBuffer = BufferSize;
 8003fe4:	697b      	ldr	r3, [r7, #20]
 8003fe6:	683a      	ldr	r2, [r7, #0]
 8003fe8:	609a      	str	r2, [r3, #8]
      pDown->RdOff        = 0u;
 8003fea:	697b      	ldr	r3, [r7, #20]
 8003fec:	2200      	movs	r2, #0
 8003fee:	611a      	str	r2, [r3, #16]
      pDown->WrOff        = 0u;
 8003ff0:	697b      	ldr	r3, [r7, #20]
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	60da      	str	r2, [r3, #12]
    }
    pDown->Flags          = Flags;
 8003ff6:	697b      	ldr	r3, [r7, #20]
 8003ff8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003ffa:	615a      	str	r2, [r3, #20]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8003ffc:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 8004000:	69bb      	ldr	r3, [r7, #24]
 8004002:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 8004006:	2300      	movs	r3, #0
 8004008:	627b      	str	r3, [r7, #36]	; 0x24
 800400a:	e002      	b.n	8004012 <SEGGER_RTT_ConfigDownBuffer+0x8a>
  } else {
    r = -1;
 800400c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004010:	627b      	str	r3, [r7, #36]	; 0x24
  }
  return r;
 8004012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004014:	4618      	mov	r0, r3
 8004016:	3728      	adds	r7, #40	; 0x28
 8004018:	46bd      	mov	sp, r7
 800401a:	bd80      	pop	{r7, pc}
 800401c:	200143f8 	.word	0x200143f8

08004020 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8004020:	b480      	push	{r7}
 8004022:	b087      	sub	sp, #28
 8004024:	af00      	add	r7, sp, #0
 8004026:	60f8      	str	r0, [r7, #12]
 8004028:	60b9      	str	r1, [r7, #8]
 800402a:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 800402c:	2300      	movs	r3, #0
 800402e:	613b      	str	r3, [r7, #16]
  if (pText != NULL) {
 8004030:	68bb      	ldr	r3, [r7, #8]
 8004032:	2b00      	cmp	r3, #0
 8004034:	d00f      	beq.n	8004056 <_EncodeStr+0x36>
    while(*(pText + Len) != 0) {
 8004036:	e002      	b.n	800403e <_EncodeStr+0x1e>
      Len++;
 8004038:	693b      	ldr	r3, [r7, #16]
 800403a:	3301      	adds	r3, #1
 800403c:	613b      	str	r3, [r7, #16]
    while(*(pText + Len) != 0) {
 800403e:	68ba      	ldr	r2, [r7, #8]
 8004040:	693b      	ldr	r3, [r7, #16]
 8004042:	4413      	add	r3, r2
 8004044:	781b      	ldrb	r3, [r3, #0]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d1f6      	bne.n	8004038 <_EncodeStr+0x18>
    }
    if (Len > Limit) {
 800404a:	693a      	ldr	r2, [r7, #16]
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	429a      	cmp	r2, r3
 8004050:	d901      	bls.n	8004056 <_EncodeStr+0x36>
      Len = Limit;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	613b      	str	r3, [r7, #16]
    }
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 8004056:	693b      	ldr	r3, [r7, #16]
 8004058:	2bfe      	cmp	r3, #254	; 0xfe
 800405a:	d806      	bhi.n	800406a <_EncodeStr+0x4a>
    *pPayload++ = Len; 
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	1c5a      	adds	r2, r3, #1
 8004060:	60fa      	str	r2, [r7, #12]
 8004062:	693a      	ldr	r2, [r7, #16]
 8004064:	b2d2      	uxtb	r2, r2
 8004066:	701a      	strb	r2, [r3, #0]
 8004068:	e011      	b.n	800408e <_EncodeStr+0x6e>
  } else {
    *pPayload++ = 255;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	1c5a      	adds	r2, r3, #1
 800406e:	60fa      	str	r2, [r7, #12]
 8004070:	22ff      	movs	r2, #255	; 0xff
 8004072:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	1c5a      	adds	r2, r3, #1
 8004078:	60fa      	str	r2, [r7, #12]
 800407a:	693a      	ldr	r2, [r7, #16]
 800407c:	b2d2      	uxtb	r2, r2
 800407e:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 8004080:	693b      	ldr	r3, [r7, #16]
 8004082:	0a19      	lsrs	r1, r3, #8
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	1c5a      	adds	r2, r3, #1
 8004088:	60fa      	str	r2, [r7, #12]
 800408a:	b2ca      	uxtb	r2, r1
 800408c:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 800408e:	2300      	movs	r3, #0
 8004090:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8004092:	e00a      	b.n	80040aa <_EncodeStr+0x8a>
    *pPayload++ = *pText++;
 8004094:	68ba      	ldr	r2, [r7, #8]
 8004096:	1c53      	adds	r3, r2, #1
 8004098:	60bb      	str	r3, [r7, #8]
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	1c59      	adds	r1, r3, #1
 800409e:	60f9      	str	r1, [r7, #12]
 80040a0:	7812      	ldrb	r2, [r2, #0]
 80040a2:	701a      	strb	r2, [r3, #0]
    n++;
 80040a4:	697b      	ldr	r3, [r7, #20]
 80040a6:	3301      	adds	r3, #1
 80040a8:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 80040aa:	697a      	ldr	r2, [r7, #20]
 80040ac:	693b      	ldr	r3, [r7, #16]
 80040ae:	429a      	cmp	r2, r3
 80040b0:	d3f0      	bcc.n	8004094 <_EncodeStr+0x74>
  }
  return pPayload;
 80040b2:	68fb      	ldr	r3, [r7, #12]
}
 80040b4:	4618      	mov	r0, r3
 80040b6:	371c      	adds	r7, #28
 80040b8:	46bd      	mov	sp, r7
 80040ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040be:	4770      	bx	lr

080040c0 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 80040c0:	b480      	push	{r7}
 80040c2:	b083      	sub	sp, #12
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	3304      	adds	r3, #4
}
 80040cc:	4618      	mov	r0, r3
 80040ce:	370c      	adds	r7, #12
 80040d0:	46bd      	mov	sp, r7
 80040d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d6:	4770      	bx	lr

080040d8 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 80040d8:	b580      	push	{r7, lr}
 80040da:	b082      	sub	sp, #8
 80040dc:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 80040de:	4b36      	ldr	r3, [pc, #216]	; (80041b8 <_HandleIncomingPacket+0xe0>)
 80040e0:	7e1b      	ldrb	r3, [r3, #24]
 80040e2:	4618      	mov	r0, r3
 80040e4:	1cfb      	adds	r3, r7, #3
 80040e6:	2201      	movs	r2, #1
 80040e8:	4619      	mov	r1, r3
 80040ea:	f7ff fdcd 	bl	8003c88 <SEGGER_RTT_ReadNoLock>
 80040ee:	4603      	mov	r3, r0
 80040f0:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	dd54      	ble.n	80041a2 <_HandleIncomingPacket+0xca>
    switch (Cmd) {
 80040f8:	78fb      	ldrb	r3, [r7, #3]
 80040fa:	2b80      	cmp	r3, #128	; 0x80
 80040fc:	d032      	beq.n	8004164 <_HandleIncomingPacket+0x8c>
 80040fe:	2b80      	cmp	r3, #128	; 0x80
 8004100:	dc42      	bgt.n	8004188 <_HandleIncomingPacket+0xb0>
 8004102:	2b07      	cmp	r3, #7
 8004104:	dc16      	bgt.n	8004134 <_HandleIncomingPacket+0x5c>
 8004106:	2b00      	cmp	r3, #0
 8004108:	dd3e      	ble.n	8004188 <_HandleIncomingPacket+0xb0>
 800410a:	3b01      	subs	r3, #1
 800410c:	2b06      	cmp	r3, #6
 800410e:	d83b      	bhi.n	8004188 <_HandleIncomingPacket+0xb0>
 8004110:	a201      	add	r2, pc, #4	; (adr r2, 8004118 <_HandleIncomingPacket+0x40>)
 8004112:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004116:	bf00      	nop
 8004118:	0800413b 	.word	0x0800413b
 800411c:	08004141 	.word	0x08004141
 8004120:	08004147 	.word	0x08004147
 8004124:	0800414d 	.word	0x0800414d
 8004128:	08004153 	.word	0x08004153
 800412c:	08004159 	.word	0x08004159
 8004130:	0800415f 	.word	0x0800415f
 8004134:	2b7f      	cmp	r3, #127	; 0x7f
 8004136:	d036      	beq.n	80041a6 <_HandleIncomingPacket+0xce>
 8004138:	e026      	b.n	8004188 <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 800413a:	f000 fe3d 	bl	8004db8 <SEGGER_SYSVIEW_Start>
      break;
 800413e:	e037      	b.n	80041b0 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8004140:	f000 fef6 	bl	8004f30 <SEGGER_SYSVIEW_Stop>
      break;
 8004144:	e034      	b.n	80041b0 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 8004146:	f001 f8cf 	bl	80052e8 <SEGGER_SYSVIEW_RecordSystime>
      break;
 800414a:	e031      	b.n	80041b0 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 800414c:	f001 f894 	bl	8005278 <SEGGER_SYSVIEW_SendTaskList>
      break;
 8004150:	e02e      	b.n	80041b0 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 8004152:	f000 ff13 	bl	8004f7c <SEGGER_SYSVIEW_GetSysDesc>
      break;
 8004156:	e02b      	b.n	80041b0 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 8004158:	f001 faf2 	bl	8005740 <SEGGER_SYSVIEW_SendNumModules>
      break;
 800415c:	e028      	b.n	80041b0 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 800415e:	f001 fad1 	bl	8005704 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8004162:	e025      	b.n	80041b0 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8004164:	4b14      	ldr	r3, [pc, #80]	; (80041b8 <_HandleIncomingPacket+0xe0>)
 8004166:	7e1b      	ldrb	r3, [r3, #24]
 8004168:	4618      	mov	r0, r3
 800416a:	1cfb      	adds	r3, r7, #3
 800416c:	2201      	movs	r2, #1
 800416e:	4619      	mov	r1, r3
 8004170:	f7ff fd8a 	bl	8003c88 <SEGGER_RTT_ReadNoLock>
 8004174:	4603      	mov	r3, r0
 8004176:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2b00      	cmp	r3, #0
 800417c:	dd15      	ble.n	80041aa <_HandleIncomingPacket+0xd2>
        SEGGER_SYSVIEW_SendModule(Cmd);
 800417e:	78fb      	ldrb	r3, [r7, #3]
 8004180:	4618      	mov	r0, r3
 8004182:	f001 fa3f 	bl	8005604 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 8004186:	e010      	b.n	80041aa <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 8004188:	78fb      	ldrb	r3, [r7, #3]
 800418a:	b25b      	sxtb	r3, r3
 800418c:	2b00      	cmp	r3, #0
 800418e:	da0e      	bge.n	80041ae <_HandleIncomingPacket+0xd6>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8004190:	4b09      	ldr	r3, [pc, #36]	; (80041b8 <_HandleIncomingPacket+0xe0>)
 8004192:	7e1b      	ldrb	r3, [r3, #24]
 8004194:	4618      	mov	r0, r3
 8004196:	1cfb      	adds	r3, r7, #3
 8004198:	2201      	movs	r2, #1
 800419a:	4619      	mov	r1, r3
 800419c:	f7ff fd74 	bl	8003c88 <SEGGER_RTT_ReadNoLock>
      }
      break;
 80041a0:	e005      	b.n	80041ae <_HandleIncomingPacket+0xd6>
    }
  }
 80041a2:	bf00      	nop
 80041a4:	e004      	b.n	80041b0 <_HandleIncomingPacket+0xd8>
      break;
 80041a6:	bf00      	nop
 80041a8:	e002      	b.n	80041b0 <_HandleIncomingPacket+0xd8>
      break;
 80041aa:	bf00      	nop
 80041ac:	e000      	b.n	80041b0 <_HandleIncomingPacket+0xd8>
      break;
 80041ae:	bf00      	nop
}
 80041b0:	bf00      	nop
 80041b2:	3708      	adds	r7, #8
 80041b4:	46bd      	mov	sp, r7
 80041b6:	bd80      	pop	{r7, pc}
 80041b8:	2001428c 	.word	0x2001428c

080041bc <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 80041bc:	b580      	push	{r7, lr}
 80041be:	b08c      	sub	sp, #48	; 0x30
 80041c0:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 80041c2:	2301      	movs	r3, #1
 80041c4:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 80041c6:	1d3b      	adds	r3, r7, #4
 80041c8:	3301      	adds	r3, #1
 80041ca:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 80041cc:	69fb      	ldr	r3, [r7, #28]
 80041ce:	62fb      	str	r3, [r7, #44]	; 0x2c
 80041d0:	4b32      	ldr	r3, [pc, #200]	; (800429c <_TrySendOverflowPacket+0xe0>)
 80041d2:	695b      	ldr	r3, [r3, #20]
 80041d4:	62bb      	str	r3, [r7, #40]	; 0x28
 80041d6:	e00b      	b.n	80041f0 <_TrySendOverflowPacket+0x34>
 80041d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041da:	b2da      	uxtb	r2, r3
 80041dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041de:	1c59      	adds	r1, r3, #1
 80041e0:	62f9      	str	r1, [r7, #44]	; 0x2c
 80041e2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80041e6:	b2d2      	uxtb	r2, r2
 80041e8:	701a      	strb	r2, [r3, #0]
 80041ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041ec:	09db      	lsrs	r3, r3, #7
 80041ee:	62bb      	str	r3, [r7, #40]	; 0x28
 80041f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041f2:	2b7f      	cmp	r3, #127	; 0x7f
 80041f4:	d8f0      	bhi.n	80041d8 <_TrySendOverflowPacket+0x1c>
 80041f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041f8:	1c5a      	adds	r2, r3, #1
 80041fa:	62fa      	str	r2, [r7, #44]	; 0x2c
 80041fc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80041fe:	b2d2      	uxtb	r2, r2
 8004200:	701a      	strb	r2, [r3, #0]
 8004202:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004204:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8004206:	4b26      	ldr	r3, [pc, #152]	; (80042a0 <_TrySendOverflowPacket+0xe4>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 800420c:	4b23      	ldr	r3, [pc, #140]	; (800429c <_TrySendOverflowPacket+0xe0>)
 800420e:	68db      	ldr	r3, [r3, #12]
 8004210:	69ba      	ldr	r2, [r7, #24]
 8004212:	1ad3      	subs	r3, r2, r3
 8004214:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 8004216:	69fb      	ldr	r3, [r7, #28]
 8004218:	627b      	str	r3, [r7, #36]	; 0x24
 800421a:	697b      	ldr	r3, [r7, #20]
 800421c:	623b      	str	r3, [r7, #32]
 800421e:	e00b      	b.n	8004238 <_TrySendOverflowPacket+0x7c>
 8004220:	6a3b      	ldr	r3, [r7, #32]
 8004222:	b2da      	uxtb	r2, r3
 8004224:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004226:	1c59      	adds	r1, r3, #1
 8004228:	6279      	str	r1, [r7, #36]	; 0x24
 800422a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800422e:	b2d2      	uxtb	r2, r2
 8004230:	701a      	strb	r2, [r3, #0]
 8004232:	6a3b      	ldr	r3, [r7, #32]
 8004234:	09db      	lsrs	r3, r3, #7
 8004236:	623b      	str	r3, [r7, #32]
 8004238:	6a3b      	ldr	r3, [r7, #32]
 800423a:	2b7f      	cmp	r3, #127	; 0x7f
 800423c:	d8f0      	bhi.n	8004220 <_TrySendOverflowPacket+0x64>
 800423e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004240:	1c5a      	adds	r2, r3, #1
 8004242:	627a      	str	r2, [r7, #36]	; 0x24
 8004244:	6a3a      	ldr	r2, [r7, #32]
 8004246:	b2d2      	uxtb	r2, r2
 8004248:	701a      	strb	r2, [r3, #0]
 800424a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800424c:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 800424e:	4b13      	ldr	r3, [pc, #76]	; (800429c <_TrySendOverflowPacket+0xe0>)
 8004250:	785b      	ldrb	r3, [r3, #1]
 8004252:	4618      	mov	r0, r3
 8004254:	1d3b      	adds	r3, r7, #4
 8004256:	69fa      	ldr	r2, [r7, #28]
 8004258:	1ad3      	subs	r3, r2, r3
 800425a:	461a      	mov	r2, r3
 800425c:	1d3b      	adds	r3, r7, #4
 800425e:	4619      	mov	r1, r3
 8004260:	f7fb ffb6 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8004264:	4603      	mov	r3, r0
 8004266:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
 8004268:	f7ff fade 	bl	8003828 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 800426c:	693b      	ldr	r3, [r7, #16]
 800426e:	2b00      	cmp	r3, #0
 8004270:	d009      	beq.n	8004286 <_TrySendOverflowPacket+0xca>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8004272:	4a0a      	ldr	r2, [pc, #40]	; (800429c <_TrySendOverflowPacket+0xe0>)
 8004274:	69bb      	ldr	r3, [r7, #24]
 8004276:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8004278:	4b08      	ldr	r3, [pc, #32]	; (800429c <_TrySendOverflowPacket+0xe0>)
 800427a:	781b      	ldrb	r3, [r3, #0]
 800427c:	3b01      	subs	r3, #1
 800427e:	b2da      	uxtb	r2, r3
 8004280:	4b06      	ldr	r3, [pc, #24]	; (800429c <_TrySendOverflowPacket+0xe0>)
 8004282:	701a      	strb	r2, [r3, #0]
 8004284:	e004      	b.n	8004290 <_TrySendOverflowPacket+0xd4>
  } else {
    _SYSVIEW_Globals.DropCount++;
 8004286:	4b05      	ldr	r3, [pc, #20]	; (800429c <_TrySendOverflowPacket+0xe0>)
 8004288:	695b      	ldr	r3, [r3, #20]
 800428a:	3301      	adds	r3, #1
 800428c:	4a03      	ldr	r2, [pc, #12]	; (800429c <_TrySendOverflowPacket+0xe0>)
 800428e:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8004290:	693b      	ldr	r3, [r7, #16]
}
 8004292:	4618      	mov	r0, r3
 8004294:	3730      	adds	r7, #48	; 0x30
 8004296:	46bd      	mov	sp, r7
 8004298:	bd80      	pop	{r7, pc}
 800429a:	bf00      	nop
 800429c:	2001428c 	.word	0x2001428c
 80042a0:	e0001004 	.word	0xe0001004

080042a4 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 80042a4:	b580      	push	{r7, lr}
 80042a6:	b08a      	sub	sp, #40	; 0x28
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	60f8      	str	r0, [r7, #12]
 80042ac:	60b9      	str	r1, [r7, #8]
 80042ae:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 80042b0:	4b6d      	ldr	r3, [pc, #436]	; (8004468 <_SendPacket+0x1c4>)
 80042b2:	781b      	ldrb	r3, [r3, #0]
 80042b4:	2b01      	cmp	r3, #1
 80042b6:	d010      	beq.n	80042da <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 80042b8:	4b6b      	ldr	r3, [pc, #428]	; (8004468 <_SendPacket+0x1c4>)
 80042ba:	781b      	ldrb	r3, [r3, #0]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	f000 80a5 	beq.w	800440c <_SendPacket+0x168>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 80042c2:	4b69      	ldr	r3, [pc, #420]	; (8004468 <_SendPacket+0x1c4>)
 80042c4:	781b      	ldrb	r3, [r3, #0]
 80042c6:	2b02      	cmp	r3, #2
 80042c8:	d109      	bne.n	80042de <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 80042ca:	f7ff ff77 	bl	80041bc <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 80042ce:	4b66      	ldr	r3, [pc, #408]	; (8004468 <_SendPacket+0x1c4>)
 80042d0:	781b      	ldrb	r3, [r3, #0]
 80042d2:	2b01      	cmp	r3, #1
 80042d4:	f040 809c 	bne.w	8004410 <_SendPacket+0x16c>
      goto SendDone;
    }
  }
Send:
 80042d8:	e001      	b.n	80042de <_SendPacket+0x3a>
    goto Send;
 80042da:	bf00      	nop
 80042dc:	e000      	b.n	80042e0 <_SendPacket+0x3c>
Send:
 80042de:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2b1f      	cmp	r3, #31
 80042e4:	d809      	bhi.n	80042fa <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 80042e6:	4b60      	ldr	r3, [pc, #384]	; (8004468 <_SendPacket+0x1c4>)
 80042e8:	69da      	ldr	r2, [r3, #28]
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	fa22 f303 	lsr.w	r3, r2, r3
 80042f0:	f003 0301 	and.w	r3, r3, #1
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	f040 808d 	bne.w	8004414 <_SendPacket+0x170>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2b17      	cmp	r3, #23
 80042fe:	d807      	bhi.n	8004310 <_SendPacket+0x6c>
    *--pStartPacket = EventId;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	3b01      	subs	r3, #1
 8004304:	60fb      	str	r3, [r7, #12]
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	b2da      	uxtb	r2, r3
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	701a      	strb	r2, [r3, #0]
 800430e:	e03d      	b.n	800438c <_SendPacket+0xe8>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 8004310:	68ba      	ldr	r2, [r7, #8]
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	1ad3      	subs	r3, r2, r3
 8004316:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 8004318:	69fb      	ldr	r3, [r7, #28]
 800431a:	2b7f      	cmp	r3, #127	; 0x7f
 800431c:	d912      	bls.n	8004344 <_SendPacket+0xa0>
      *--pStartPacket = (NumBytes >> 7);
 800431e:	69fb      	ldr	r3, [r7, #28]
 8004320:	09da      	lsrs	r2, r3, #7
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	3b01      	subs	r3, #1
 8004326:	60fb      	str	r3, [r7, #12]
 8004328:	b2d2      	uxtb	r2, r2
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 800432e:	69fb      	ldr	r3, [r7, #28]
 8004330:	b2db      	uxtb	r3, r3
 8004332:	68fa      	ldr	r2, [r7, #12]
 8004334:	3a01      	subs	r2, #1
 8004336:	60fa      	str	r2, [r7, #12]
 8004338:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800433c:	b2da      	uxtb	r2, r3
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	701a      	strb	r2, [r3, #0]
 8004342:	e006      	b.n	8004352 <_SendPacket+0xae>
    } else {
      *--pStartPacket = NumBytes;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	3b01      	subs	r3, #1
 8004348:	60fb      	str	r3, [r7, #12]
 800434a:	69fb      	ldr	r3, [r7, #28]
 800434c:	b2da      	uxtb	r2, r3
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2b7f      	cmp	r3, #127	; 0x7f
 8004356:	d912      	bls.n	800437e <_SendPacket+0xda>
      *--pStartPacket = (EventId >> 7);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	09da      	lsrs	r2, r3, #7
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	3b01      	subs	r3, #1
 8004360:	60fb      	str	r3, [r7, #12]
 8004362:	b2d2      	uxtb	r2, r2
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	b2db      	uxtb	r3, r3
 800436c:	68fa      	ldr	r2, [r7, #12]
 800436e:	3a01      	subs	r2, #1
 8004370:	60fa      	str	r2, [r7, #12]
 8004372:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004376:	b2da      	uxtb	r2, r3
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	701a      	strb	r2, [r3, #0]
 800437c:	e006      	b.n	800438c <_SendPacket+0xe8>
    } else {
      *--pStartPacket = EventId;
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	3b01      	subs	r3, #1
 8004382:	60fb      	str	r3, [r7, #12]
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	b2da      	uxtb	r2, r3
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800438c:	4b37      	ldr	r3, [pc, #220]	; (800446c <_SendPacket+0x1c8>)
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8004392:	4b35      	ldr	r3, [pc, #212]	; (8004468 <_SendPacket+0x1c4>)
 8004394:	68db      	ldr	r3, [r3, #12]
 8004396:	69ba      	ldr	r2, [r7, #24]
 8004398:	1ad3      	subs	r3, r2, r3
 800439a:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 800439c:	68bb      	ldr	r3, [r7, #8]
 800439e:	627b      	str	r3, [r7, #36]	; 0x24
 80043a0:	697b      	ldr	r3, [r7, #20]
 80043a2:	623b      	str	r3, [r7, #32]
 80043a4:	e00b      	b.n	80043be <_SendPacket+0x11a>
 80043a6:	6a3b      	ldr	r3, [r7, #32]
 80043a8:	b2da      	uxtb	r2, r3
 80043aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043ac:	1c59      	adds	r1, r3, #1
 80043ae:	6279      	str	r1, [r7, #36]	; 0x24
 80043b0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80043b4:	b2d2      	uxtb	r2, r2
 80043b6:	701a      	strb	r2, [r3, #0]
 80043b8:	6a3b      	ldr	r3, [r7, #32]
 80043ba:	09db      	lsrs	r3, r3, #7
 80043bc:	623b      	str	r3, [r7, #32]
 80043be:	6a3b      	ldr	r3, [r7, #32]
 80043c0:	2b7f      	cmp	r3, #127	; 0x7f
 80043c2:	d8f0      	bhi.n	80043a6 <_SendPacket+0x102>
 80043c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043c6:	1c5a      	adds	r2, r3, #1
 80043c8:	627a      	str	r2, [r7, #36]	; 0x24
 80043ca:	6a3a      	ldr	r2, [r7, #32]
 80043cc:	b2d2      	uxtb	r2, r2
 80043ce:	701a      	strb	r2, [r3, #0]
 80043d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043d2:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 80043d4:	4b24      	ldr	r3, [pc, #144]	; (8004468 <_SendPacket+0x1c4>)
 80043d6:	785b      	ldrb	r3, [r3, #1]
 80043d8:	4618      	mov	r0, r3
 80043da:	68ba      	ldr	r2, [r7, #8]
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	1ad3      	subs	r3, r2, r3
 80043e0:	461a      	mov	r2, r3
 80043e2:	68f9      	ldr	r1, [r7, #12]
 80043e4:	f7fb fef4 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 80043e8:	4603      	mov	r3, r0
 80043ea:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
 80043ec:	f7ff fa1c 	bl	8003828 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 80043f0:	693b      	ldr	r3, [r7, #16]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d003      	beq.n	80043fe <_SendPacket+0x15a>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 80043f6:	4a1c      	ldr	r2, [pc, #112]	; (8004468 <_SendPacket+0x1c4>)
 80043f8:	69bb      	ldr	r3, [r7, #24]
 80043fa:	60d3      	str	r3, [r2, #12]
 80043fc:	e00b      	b.n	8004416 <_SendPacket+0x172>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 80043fe:	4b1a      	ldr	r3, [pc, #104]	; (8004468 <_SendPacket+0x1c4>)
 8004400:	781b      	ldrb	r3, [r3, #0]
 8004402:	3301      	adds	r3, #1
 8004404:	b2da      	uxtb	r2, r3
 8004406:	4b18      	ldr	r3, [pc, #96]	; (8004468 <_SendPacket+0x1c4>)
 8004408:	701a      	strb	r2, [r3, #0]
 800440a:	e004      	b.n	8004416 <_SendPacket+0x172>
    goto SendDone;
 800440c:	bf00      	nop
 800440e:	e002      	b.n	8004416 <_SendPacket+0x172>
      goto SendDone;
 8004410:	bf00      	nop
 8004412:	e000      	b.n	8004416 <_SendPacket+0x172>
      goto SendDone;
 8004414:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8004416:	4b14      	ldr	r3, [pc, #80]	; (8004468 <_SendPacket+0x1c4>)
 8004418:	7e1b      	ldrb	r3, [r3, #24]
 800441a:	4619      	mov	r1, r3
 800441c:	4a14      	ldr	r2, [pc, #80]	; (8004470 <_SendPacket+0x1cc>)
 800441e:	460b      	mov	r3, r1
 8004420:	005b      	lsls	r3, r3, #1
 8004422:	440b      	add	r3, r1
 8004424:	00db      	lsls	r3, r3, #3
 8004426:	4413      	add	r3, r2
 8004428:	336c      	adds	r3, #108	; 0x6c
 800442a:	681a      	ldr	r2, [r3, #0]
 800442c:	4b0e      	ldr	r3, [pc, #56]	; (8004468 <_SendPacket+0x1c4>)
 800442e:	7e1b      	ldrb	r3, [r3, #24]
 8004430:	4618      	mov	r0, r3
 8004432:	490f      	ldr	r1, [pc, #60]	; (8004470 <_SendPacket+0x1cc>)
 8004434:	4603      	mov	r3, r0
 8004436:	005b      	lsls	r3, r3, #1
 8004438:	4403      	add	r3, r0
 800443a:	00db      	lsls	r3, r3, #3
 800443c:	440b      	add	r3, r1
 800443e:	3370      	adds	r3, #112	; 0x70
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	429a      	cmp	r2, r3
 8004444:	d00b      	beq.n	800445e <_SendPacket+0x1ba>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8004446:	4b08      	ldr	r3, [pc, #32]	; (8004468 <_SendPacket+0x1c4>)
 8004448:	789b      	ldrb	r3, [r3, #2]
 800444a:	2b00      	cmp	r3, #0
 800444c:	d107      	bne.n	800445e <_SendPacket+0x1ba>
      _SYSVIEW_Globals.RecursionCnt = 1;
 800444e:	4b06      	ldr	r3, [pc, #24]	; (8004468 <_SendPacket+0x1c4>)
 8004450:	2201      	movs	r2, #1
 8004452:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8004454:	f7ff fe40 	bl	80040d8 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8004458:	4b03      	ldr	r3, [pc, #12]	; (8004468 <_SendPacket+0x1c4>)
 800445a:	2200      	movs	r2, #0
 800445c:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 800445e:	bf00      	nop
 8004460:	3728      	adds	r7, #40	; 0x28
 8004462:	46bd      	mov	sp, r7
 8004464:	bd80      	pop	{r7, pc}
 8004466:	bf00      	nop
 8004468:	2001428c 	.word	0x2001428c
 800446c:	e0001004 	.word	0xe0001004
 8004470:	200143f8 	.word	0x200143f8

08004474 <_StoreChar>:
*
*  Parameters
*    p            Pointer to the buffer description.
*    c            Character to be printed.
*/
static void _StoreChar(SEGGER_SYSVIEW_PRINTF_DESC * p, char c) {
 8004474:	b580      	push	{r7, lr}
 8004476:	b08a      	sub	sp, #40	; 0x28
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
 800447c:	460b      	mov	r3, r1
 800447e:	70fb      	strb	r3, [r7, #3]
  unsigned int  Cnt;
  U8*           pPayload;
  U32           Options;

  Cnt = p->Cnt;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	691b      	ldr	r3, [r3, #16]
 8004484:	617b      	str	r3, [r7, #20]
  if ((Cnt + 1u) <= SEGGER_SYSVIEW_MAX_STRING_LEN) {
 8004486:	697b      	ldr	r3, [r7, #20]
 8004488:	3301      	adds	r3, #1
 800448a:	2b80      	cmp	r3, #128	; 0x80
 800448c:	d80a      	bhi.n	80044a4 <_StoreChar+0x30>
    *(p->pPayload++) = c;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	685b      	ldr	r3, [r3, #4]
 8004492:	1c59      	adds	r1, r3, #1
 8004494:	687a      	ldr	r2, [r7, #4]
 8004496:	6051      	str	r1, [r2, #4]
 8004498:	78fa      	ldrb	r2, [r7, #3]
 800449a:	701a      	strb	r2, [r3, #0]
    p->Cnt = Cnt + 1u;
 800449c:	697b      	ldr	r3, [r7, #20]
 800449e:	1c5a      	adds	r2, r3, #1
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	611a      	str	r2, [r3, #16]
  }
  //
  // Write part of string, when the buffer is full
  //
  if (p->Cnt == SEGGER_SYSVIEW_MAX_STRING_LEN) {
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	691b      	ldr	r3, [r3, #16]
 80044a8:	2b80      	cmp	r3, #128	; 0x80
 80044aa:	d15a      	bne.n	8004562 <_StoreChar+0xee>
    *(p->pPayloadStart) = p->Cnt;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	691a      	ldr	r2, [r3, #16]
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	689b      	ldr	r3, [r3, #8]
 80044b4:	b2d2      	uxtb	r2, r2
 80044b6:	701a      	strb	r2, [r3, #0]
    pPayload = p->pPayload;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	685b      	ldr	r3, [r3, #4]
 80044bc:	613b      	str	r3, [r7, #16]
    Options = p->Options;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	68db      	ldr	r3, [r3, #12]
 80044c2:	60fb      	str	r3, [r7, #12]
    ENCODE_U32(pPayload, Options);
 80044c4:	693b      	ldr	r3, [r7, #16]
 80044c6:	627b      	str	r3, [r7, #36]	; 0x24
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	623b      	str	r3, [r7, #32]
 80044cc:	e00b      	b.n	80044e6 <_StoreChar+0x72>
 80044ce:	6a3b      	ldr	r3, [r7, #32]
 80044d0:	b2da      	uxtb	r2, r3
 80044d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044d4:	1c59      	adds	r1, r3, #1
 80044d6:	6279      	str	r1, [r7, #36]	; 0x24
 80044d8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80044dc:	b2d2      	uxtb	r2, r2
 80044de:	701a      	strb	r2, [r3, #0]
 80044e0:	6a3b      	ldr	r3, [r7, #32]
 80044e2:	09db      	lsrs	r3, r3, #7
 80044e4:	623b      	str	r3, [r7, #32]
 80044e6:	6a3b      	ldr	r3, [r7, #32]
 80044e8:	2b7f      	cmp	r3, #127	; 0x7f
 80044ea:	d8f0      	bhi.n	80044ce <_StoreChar+0x5a>
 80044ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044ee:	1c5a      	adds	r2, r3, #1
 80044f0:	627a      	str	r2, [r7, #36]	; 0x24
 80044f2:	6a3a      	ldr	r2, [r7, #32]
 80044f4:	b2d2      	uxtb	r2, r2
 80044f6:	701a      	strb	r2, [r3, #0]
 80044f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044fa:	613b      	str	r3, [r7, #16]
    ENCODE_U32(pPayload, 0);
 80044fc:	693b      	ldr	r3, [r7, #16]
 80044fe:	61fb      	str	r3, [r7, #28]
 8004500:	2300      	movs	r3, #0
 8004502:	61bb      	str	r3, [r7, #24]
 8004504:	e00b      	b.n	800451e <_StoreChar+0xaa>
 8004506:	69bb      	ldr	r3, [r7, #24]
 8004508:	b2da      	uxtb	r2, r3
 800450a:	69fb      	ldr	r3, [r7, #28]
 800450c:	1c59      	adds	r1, r3, #1
 800450e:	61f9      	str	r1, [r7, #28]
 8004510:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004514:	b2d2      	uxtb	r2, r2
 8004516:	701a      	strb	r2, [r3, #0]
 8004518:	69bb      	ldr	r3, [r7, #24]
 800451a:	09db      	lsrs	r3, r3, #7
 800451c:	61bb      	str	r3, [r7, #24]
 800451e:	69bb      	ldr	r3, [r7, #24]
 8004520:	2b7f      	cmp	r3, #127	; 0x7f
 8004522:	d8f0      	bhi.n	8004506 <_StoreChar+0x92>
 8004524:	69fb      	ldr	r3, [r7, #28]
 8004526:	1c5a      	adds	r2, r3, #1
 8004528:	61fa      	str	r2, [r7, #28]
 800452a:	69ba      	ldr	r2, [r7, #24]
 800452c:	b2d2      	uxtb	r2, r2
 800452e:	701a      	strb	r2, [r3, #0]
 8004530:	69fb      	ldr	r3, [r7, #28]
 8004532:	613b      	str	r3, [r7, #16]
    _SendPacket(p->pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	689b      	ldr	r3, [r3, #8]
 8004538:	221a      	movs	r2, #26
 800453a:	6939      	ldr	r1, [r7, #16]
 800453c:	4618      	mov	r0, r3
 800453e:	f7ff feb1 	bl	80042a4 <_SendPacket>
    p->pPayloadStart = _PreparePacket(p->pBuffer);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	4618      	mov	r0, r3
 8004548:	f7ff fdba 	bl	80040c0 <_PreparePacket>
 800454c:	4602      	mov	r2, r0
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	609a      	str	r2, [r3, #8]
    p->pPayload = p->pPayloadStart + 1u;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	689b      	ldr	r3, [r3, #8]
 8004556:	1c5a      	adds	r2, r3, #1
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	605a      	str	r2, [r3, #4]
    p->Cnt = 0u;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2200      	movs	r2, #0
 8004560:	611a      	str	r2, [r3, #16]
  }
}
 8004562:	bf00      	nop
 8004564:	3728      	adds	r7, #40	; 0x28
 8004566:	46bd      	mov	sp, r7
 8004568:	bd80      	pop	{r7, pc}
	...

0800456c <_PrintUnsigned>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintUnsigned(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, unsigned int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 800456c:	b580      	push	{r7, lr}
 800456e:	b08a      	sub	sp, #40	; 0x28
 8004570:	af00      	add	r7, sp, #0
 8004572:	60f8      	str	r0, [r7, #12]
 8004574:	60b9      	str	r1, [r7, #8]
 8004576:	607a      	str	r2, [r7, #4]
 8004578:	603b      	str	r3, [r7, #0]
  unsigned int      Digit;
  unsigned int      Number;
  unsigned int      Width;
  char              c;

  Number = v;
 800457a:	68bb      	ldr	r3, [r7, #8]
 800457c:	623b      	str	r3, [r7, #32]
  Digit = 1u;
 800457e:	2301      	movs	r3, #1
 8004580:	627b      	str	r3, [r7, #36]	; 0x24
  //
  // Get actual field width
  //
  Width = 1u;
 8004582:	2301      	movs	r3, #1
 8004584:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 8004586:	e007      	b.n	8004598 <_PrintUnsigned+0x2c>
    Number = (Number / Base);
 8004588:	6a3a      	ldr	r2, [r7, #32]
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004590:	623b      	str	r3, [r7, #32]
    Width++;
 8004592:	69fb      	ldr	r3, [r7, #28]
 8004594:	3301      	adds	r3, #1
 8004596:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 8004598:	6a3a      	ldr	r2, [r7, #32]
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	429a      	cmp	r2, r3
 800459e:	d2f3      	bcs.n	8004588 <_PrintUnsigned+0x1c>
  }
  if (NumDigits > Width) {
 80045a0:	683a      	ldr	r2, [r7, #0]
 80045a2:	69fb      	ldr	r3, [r7, #28]
 80045a4:	429a      	cmp	r2, r3
 80045a6:	d901      	bls.n	80045ac <_PrintUnsigned+0x40>
    Width = NumDigits;
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	61fb      	str	r3, [r7, #28]
  }
  //
  // Print leading chars if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
 80045ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045ae:	f003 0301 	and.w	r3, r3, #1
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d11f      	bne.n	80045f6 <_PrintUnsigned+0x8a>
    if (FieldWidth != 0u) {
 80045b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d01c      	beq.n	80045f6 <_PrintUnsigned+0x8a>
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
 80045bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045be:	f003 0302 	and.w	r3, r3, #2
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d005      	beq.n	80045d2 <_PrintUnsigned+0x66>
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d102      	bne.n	80045d2 <_PrintUnsigned+0x66>
        c = '0';
 80045cc:	2330      	movs	r3, #48	; 0x30
 80045ce:	76fb      	strb	r3, [r7, #27]
 80045d0:	e001      	b.n	80045d6 <_PrintUnsigned+0x6a>
      } else {
        c = ' ';
 80045d2:	2320      	movs	r3, #32
 80045d4:	76fb      	strb	r3, [r7, #27]
      }
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80045d6:	e007      	b.n	80045e8 <_PrintUnsigned+0x7c>
        FieldWidth--;
 80045d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045da:	3b01      	subs	r3, #1
 80045dc:	633b      	str	r3, [r7, #48]	; 0x30
        _StoreChar(pBufferDesc, c);
 80045de:	7efb      	ldrb	r3, [r7, #27]
 80045e0:	4619      	mov	r1, r3
 80045e2:	68f8      	ldr	r0, [r7, #12]
 80045e4:	f7ff ff46 	bl	8004474 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80045e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d003      	beq.n	80045f6 <_PrintUnsigned+0x8a>
 80045ee:	69fa      	ldr	r2, [r7, #28]
 80045f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045f2:	429a      	cmp	r2, r3
 80045f4:	d3f0      	bcc.n	80045d8 <_PrintUnsigned+0x6c>
  // Compute Digit.
  // Loop until Digit has the value of the highest digit required.
  // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
  //
  while (1) {
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	2b01      	cmp	r3, #1
 80045fa:	d903      	bls.n	8004604 <_PrintUnsigned+0x98>
      NumDigits--;
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	3b01      	subs	r3, #1
 8004600:	603b      	str	r3, [r7, #0]
 8004602:	e009      	b.n	8004618 <_PrintUnsigned+0xac>
    } else {
      Div = v / Digit;
 8004604:	68ba      	ldr	r2, [r7, #8]
 8004606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004608:	fbb2 f3f3 	udiv	r3, r2, r3
 800460c:	617b      	str	r3, [r7, #20]
      if (Div < Base) {        // Is our divider big enough to extract the highest digit from value? => Done
 800460e:	697a      	ldr	r2, [r7, #20]
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	429a      	cmp	r2, r3
 8004614:	d200      	bcs.n	8004618 <_PrintUnsigned+0xac>
        break;
 8004616:	e005      	b.n	8004624 <_PrintUnsigned+0xb8>
      }
    }
    Digit *= Base;
 8004618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800461a:	687a      	ldr	r2, [r7, #4]
 800461c:	fb02 f303 	mul.w	r3, r2, r3
 8004620:	627b      	str	r3, [r7, #36]	; 0x24
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 8004622:	e7e8      	b.n	80045f6 <_PrintUnsigned+0x8a>
  }
  //
  // Output digits
  //
  do {
    Div = v / Digit;
 8004624:	68ba      	ldr	r2, [r7, #8]
 8004626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004628:	fbb2 f3f3 	udiv	r3, r2, r3
 800462c:	617b      	str	r3, [r7, #20]
    v -= Div * Digit;
 800462e:	697b      	ldr	r3, [r7, #20]
 8004630:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004632:	fb02 f303 	mul.w	r3, r2, r3
 8004636:	68ba      	ldr	r2, [r7, #8]
 8004638:	1ad3      	subs	r3, r2, r3
 800463a:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, _aV2C[Div]);
 800463c:	4a15      	ldr	r2, [pc, #84]	; (8004694 <_PrintUnsigned+0x128>)
 800463e:	697b      	ldr	r3, [r7, #20]
 8004640:	4413      	add	r3, r2
 8004642:	781b      	ldrb	r3, [r3, #0]
 8004644:	4619      	mov	r1, r3
 8004646:	68f8      	ldr	r0, [r7, #12]
 8004648:	f7ff ff14 	bl	8004474 <_StoreChar>
    Digit /= Base;
 800464c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	fbb2 f3f3 	udiv	r3, r2, r3
 8004654:	627b      	str	r3, [r7, #36]	; 0x24
  } while (Digit);
 8004656:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004658:	2b00      	cmp	r3, #0
 800465a:	d1e3      	bne.n	8004624 <_PrintUnsigned+0xb8>
  //
  // Print trailing spaces if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
 800465c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800465e:	f003 0301 	and.w	r3, r3, #1
 8004662:	2b00      	cmp	r3, #0
 8004664:	d011      	beq.n	800468a <_PrintUnsigned+0x11e>
    if (FieldWidth != 0u) {
 8004666:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004668:	2b00      	cmp	r3, #0
 800466a:	d00e      	beq.n	800468a <_PrintUnsigned+0x11e>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800466c:	e006      	b.n	800467c <_PrintUnsigned+0x110>
        FieldWidth--;
 800466e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004670:	3b01      	subs	r3, #1
 8004672:	633b      	str	r3, [r7, #48]	; 0x30
        _StoreChar(pBufferDesc, ' ');
 8004674:	2120      	movs	r1, #32
 8004676:	68f8      	ldr	r0, [r7, #12]
 8004678:	f7ff fefc 	bl	8004474 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800467c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800467e:	2b00      	cmp	r3, #0
 8004680:	d003      	beq.n	800468a <_PrintUnsigned+0x11e>
 8004682:	69fa      	ldr	r2, [r7, #28]
 8004684:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004686:	429a      	cmp	r2, r3
 8004688:	d3f1      	bcc.n	800466e <_PrintUnsigned+0x102>
      }
    }
  }
}
 800468a:	bf00      	nop
 800468c:	3728      	adds	r7, #40	; 0x28
 800468e:	46bd      	mov	sp, r7
 8004690:	bd80      	pop	{r7, pc}
 8004692:	bf00      	nop
 8004694:	0800636c 	.word	0x0800636c

08004698 <_PrintInt>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintInt(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 8004698:	b580      	push	{r7, lr}
 800469a:	b088      	sub	sp, #32
 800469c:	af02      	add	r7, sp, #8
 800469e:	60f8      	str	r0, [r7, #12]
 80046a0:	60b9      	str	r1, [r7, #8]
 80046a2:	607a      	str	r2, [r7, #4]
 80046a4:	603b      	str	r3, [r7, #0]
  unsigned int  Width;
  int           Number;

  Number = (v < 0) ? -v : v;
 80046a6:	68bb      	ldr	r3, [r7, #8]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	bfb8      	it	lt
 80046ac:	425b      	neglt	r3, r3
 80046ae:	613b      	str	r3, [r7, #16]

  //
  // Get actual field width
  //
  Width = 1u;
 80046b0:	2301      	movs	r3, #1
 80046b2:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 80046b4:	e007      	b.n	80046c6 <_PrintInt+0x2e>
    Number = (Number / (int)Base);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	693a      	ldr	r2, [r7, #16]
 80046ba:	fb92 f3f3 	sdiv	r3, r2, r3
 80046be:	613b      	str	r3, [r7, #16]
    Width++;
 80046c0:	697b      	ldr	r3, [r7, #20]
 80046c2:	3301      	adds	r3, #1
 80046c4:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	693a      	ldr	r2, [r7, #16]
 80046ca:	429a      	cmp	r2, r3
 80046cc:	daf3      	bge.n	80046b6 <_PrintInt+0x1e>
  }
  if (NumDigits > Width) {
 80046ce:	683a      	ldr	r2, [r7, #0]
 80046d0:	697b      	ldr	r3, [r7, #20]
 80046d2:	429a      	cmp	r2, r3
 80046d4:	d901      	bls.n	80046da <_PrintInt+0x42>
    Width = NumDigits;
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	617b      	str	r3, [r7, #20]
  }
  if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN))) {
 80046da:	6a3b      	ldr	r3, [r7, #32]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d00a      	beq.n	80046f6 <_PrintInt+0x5e>
 80046e0:	68bb      	ldr	r3, [r7, #8]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	db04      	blt.n	80046f0 <_PrintInt+0x58>
 80046e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046e8:	f003 0304 	and.w	r3, r3, #4
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d002      	beq.n	80046f6 <_PrintInt+0x5e>
    FieldWidth--;
 80046f0:	6a3b      	ldr	r3, [r7, #32]
 80046f2:	3b01      	subs	r3, #1
 80046f4:	623b      	str	r3, [r7, #32]
  }

  //
  // Print leading spaces if necessary
  //
  if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u)) {
 80046f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046f8:	f003 0302 	and.w	r3, r3, #2
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d002      	beq.n	8004706 <_PrintInt+0x6e>
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	2b00      	cmp	r3, #0
 8004704:	d016      	beq.n	8004734 <_PrintInt+0x9c>
 8004706:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004708:	f003 0301 	and.w	r3, r3, #1
 800470c:	2b00      	cmp	r3, #0
 800470e:	d111      	bne.n	8004734 <_PrintInt+0x9c>
    if (FieldWidth != 0u) {
 8004710:	6a3b      	ldr	r3, [r7, #32]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d00e      	beq.n	8004734 <_PrintInt+0x9c>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8004716:	e006      	b.n	8004726 <_PrintInt+0x8e>
        FieldWidth--;
 8004718:	6a3b      	ldr	r3, [r7, #32]
 800471a:	3b01      	subs	r3, #1
 800471c:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, ' ');
 800471e:	2120      	movs	r1, #32
 8004720:	68f8      	ldr	r0, [r7, #12]
 8004722:	f7ff fea7 	bl	8004474 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8004726:	6a3b      	ldr	r3, [r7, #32]
 8004728:	2b00      	cmp	r3, #0
 800472a:	d003      	beq.n	8004734 <_PrintInt+0x9c>
 800472c:	697a      	ldr	r2, [r7, #20]
 800472e:	6a3b      	ldr	r3, [r7, #32]
 8004730:	429a      	cmp	r2, r3
 8004732:	d3f1      	bcc.n	8004718 <_PrintInt+0x80>
    }
  }
  //
  // Print sign if necessary
  //
  if (v < 0) {
 8004734:	68bb      	ldr	r3, [r7, #8]
 8004736:	2b00      	cmp	r3, #0
 8004738:	da07      	bge.n	800474a <_PrintInt+0xb2>
    v = -v;
 800473a:	68bb      	ldr	r3, [r7, #8]
 800473c:	425b      	negs	r3, r3
 800473e:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, '-');
 8004740:	212d      	movs	r1, #45	; 0x2d
 8004742:	68f8      	ldr	r0, [r7, #12]
 8004744:	f7ff fe96 	bl	8004474 <_StoreChar>
 8004748:	e008      	b.n	800475c <_PrintInt+0xc4>
  } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 800474a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800474c:	f003 0304 	and.w	r3, r3, #4
 8004750:	2b00      	cmp	r3, #0
 8004752:	d003      	beq.n	800475c <_PrintInt+0xc4>
    _StoreChar(pBufferDesc, '+');
 8004754:	212b      	movs	r1, #43	; 0x2b
 8004756:	68f8      	ldr	r0, [r7, #12]
 8004758:	f7ff fe8c 	bl	8004474 <_StoreChar>

  }
  //
  // Print leading zeros if necessary
  //
  if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) && (NumDigits == 0u)) {
 800475c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800475e:	f003 0302 	and.w	r3, r3, #2
 8004762:	2b00      	cmp	r3, #0
 8004764:	d019      	beq.n	800479a <_PrintInt+0x102>
 8004766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004768:	f003 0301 	and.w	r3, r3, #1
 800476c:	2b00      	cmp	r3, #0
 800476e:	d114      	bne.n	800479a <_PrintInt+0x102>
 8004770:	683b      	ldr	r3, [r7, #0]
 8004772:	2b00      	cmp	r3, #0
 8004774:	d111      	bne.n	800479a <_PrintInt+0x102>
    if (FieldWidth != 0u) {
 8004776:	6a3b      	ldr	r3, [r7, #32]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d00e      	beq.n	800479a <_PrintInt+0x102>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800477c:	e006      	b.n	800478c <_PrintInt+0xf4>
        FieldWidth--;
 800477e:	6a3b      	ldr	r3, [r7, #32]
 8004780:	3b01      	subs	r3, #1
 8004782:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, '0');
 8004784:	2130      	movs	r1, #48	; 0x30
 8004786:	68f8      	ldr	r0, [r7, #12]
 8004788:	f7ff fe74 	bl	8004474 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800478c:	6a3b      	ldr	r3, [r7, #32]
 800478e:	2b00      	cmp	r3, #0
 8004790:	d003      	beq.n	800479a <_PrintInt+0x102>
 8004792:	697a      	ldr	r2, [r7, #20]
 8004794:	6a3b      	ldr	r3, [r7, #32]
 8004796:	429a      	cmp	r2, r3
 8004798:	d3f1      	bcc.n	800477e <_PrintInt+0xe6>
    }
  }
  //
  // Print number without sign
  //
  _PrintUnsigned(pBufferDesc, (unsigned int)v, Base, NumDigits, FieldWidth, FormatFlags);
 800479a:	68b9      	ldr	r1, [r7, #8]
 800479c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800479e:	9301      	str	r3, [sp, #4]
 80047a0:	6a3b      	ldr	r3, [r7, #32]
 80047a2:	9300      	str	r3, [sp, #0]
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	687a      	ldr	r2, [r7, #4]
 80047a8:	68f8      	ldr	r0, [r7, #12]
 80047aa:	f7ff fedf 	bl	800456c <_PrintUnsigned>
}
 80047ae:	bf00      	nop
 80047b0:	3718      	adds	r7, #24
 80047b2:	46bd      	mov	sp, r7
 80047b4:	bd80      	pop	{r7, pc}
	...

080047b8 <_VPrintTarget>:
*  Parameters
*    sFormat      Pointer to format string.
*    Options      Options to be sent to the host.
*    pParamList   Pointer to the list of arguments for the format string.
*/
static void _VPrintTarget(const char* sFormat, U32 Options, va_list* pParamList) {
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b098      	sub	sp, #96	; 0x60
 80047bc:	af02      	add	r7, sp, #8
 80047be:	60f8      	str	r0, [r7, #12]
 80047c0:	60b9      	str	r1, [r7, #8]
 80047c2:	607a      	str	r2, [r7, #4]
  U8*           pPayloadStart;
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
  SEGGER_SYSVIEW_LOCK();
#else
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 80047c4:	f3ef 8311 	mrs	r3, BASEPRI
 80047c8:	f04f 0120 	mov.w	r1, #32
 80047cc:	f381 8811 	msr	BASEPRI, r1
 80047d0:	633b      	str	r3, [r7, #48]	; 0x30
 80047d2:	48b7      	ldr	r0, [pc, #732]	; (8004ab0 <_VPrintTarget+0x2f8>)
 80047d4:	f7ff fc74 	bl	80040c0 <_PreparePacket>
 80047d8:	62f8      	str	r0, [r7, #44]	; 0x2c
#endif

#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  BufferDesc.pBuffer        = aPacket;
#else
  BufferDesc.pBuffer        = _aPacket;
 80047da:	4bb5      	ldr	r3, [pc, #724]	; (8004ab0 <_VPrintTarget+0x2f8>)
 80047dc:	617b      	str	r3, [r7, #20]
#endif
  BufferDesc.Cnt            = 0u;
 80047de:	2300      	movs	r3, #0
 80047e0:	627b      	str	r3, [r7, #36]	; 0x24
  BufferDesc.pPayloadStart  = pPayloadStart;
 80047e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047e4:	61fb      	str	r3, [r7, #28]
  BufferDesc.pPayload       = BufferDesc.pPayloadStart + 1u;
 80047e6:	69fb      	ldr	r3, [r7, #28]
 80047e8:	3301      	adds	r3, #1
 80047ea:	61bb      	str	r3, [r7, #24]
  BufferDesc.Options        =  Options;
 80047ec:	68bb      	ldr	r3, [r7, #8]
 80047ee:	623b      	str	r3, [r7, #32]

  do {
    c = *sFormat;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	781b      	ldrb	r3, [r3, #0]
 80047f4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    sFormat++;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	3301      	adds	r3, #1
 80047fc:	60fb      	str	r3, [r7, #12]
    if (c == 0u) {
 80047fe:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004802:	2b00      	cmp	r3, #0
 8004804:	f000 8183 	beq.w	8004b0e <_VPrintTarget+0x356>
      break;
    }
    if (c == '%') {
 8004808:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800480c:	2b25      	cmp	r3, #37	; 0x25
 800480e:	f040 8170 	bne.w	8004af2 <_VPrintTarget+0x33a>
      //
      // Filter out flags
      //
      FormatFlags = 0u;
 8004812:	2300      	movs	r3, #0
 8004814:	64bb      	str	r3, [r7, #72]	; 0x48
      v = 1;
 8004816:	2301      	movs	r3, #1
 8004818:	653b      	str	r3, [r7, #80]	; 0x50
      do {
        c = *sFormat;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	781b      	ldrb	r3, [r3, #0]
 800481e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
        switch (c) {
 8004822:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004826:	3b23      	subs	r3, #35	; 0x23
 8004828:	2b0d      	cmp	r3, #13
 800482a:	d83f      	bhi.n	80048ac <_VPrintTarget+0xf4>
 800482c:	a201      	add	r2, pc, #4	; (adr r2, 8004834 <_VPrintTarget+0x7c>)
 800482e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004832:	bf00      	nop
 8004834:	0800489d 	.word	0x0800489d
 8004838:	080048ad 	.word	0x080048ad
 800483c:	080048ad 	.word	0x080048ad
 8004840:	080048ad 	.word	0x080048ad
 8004844:	080048ad 	.word	0x080048ad
 8004848:	080048ad 	.word	0x080048ad
 800484c:	080048ad 	.word	0x080048ad
 8004850:	080048ad 	.word	0x080048ad
 8004854:	0800488d 	.word	0x0800488d
 8004858:	080048ad 	.word	0x080048ad
 800485c:	0800486d 	.word	0x0800486d
 8004860:	080048ad 	.word	0x080048ad
 8004864:	080048ad 	.word	0x080048ad
 8004868:	0800487d 	.word	0x0800487d
        case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 800486c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800486e:	f043 0301 	orr.w	r3, r3, #1
 8004872:	64bb      	str	r3, [r7, #72]	; 0x48
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	3301      	adds	r3, #1
 8004878:	60fb      	str	r3, [r7, #12]
 800487a:	e01a      	b.n	80048b2 <_VPrintTarget+0xfa>
        case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 800487c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800487e:	f043 0302 	orr.w	r3, r3, #2
 8004882:	64bb      	str	r3, [r7, #72]	; 0x48
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	3301      	adds	r3, #1
 8004888:	60fb      	str	r3, [r7, #12]
 800488a:	e012      	b.n	80048b2 <_VPrintTarget+0xfa>
        case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 800488c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800488e:	f043 0304 	orr.w	r3, r3, #4
 8004892:	64bb      	str	r3, [r7, #72]	; 0x48
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	3301      	adds	r3, #1
 8004898:	60fb      	str	r3, [r7, #12]
 800489a:	e00a      	b.n	80048b2 <_VPrintTarget+0xfa>
        case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 800489c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800489e:	f043 0308 	orr.w	r3, r3, #8
 80048a2:	64bb      	str	r3, [r7, #72]	; 0x48
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	3301      	adds	r3, #1
 80048a8:	60fb      	str	r3, [r7, #12]
 80048aa:	e002      	b.n	80048b2 <_VPrintTarget+0xfa>
        default:  v = 0; break;
 80048ac:	2300      	movs	r3, #0
 80048ae:	653b      	str	r3, [r7, #80]	; 0x50
 80048b0:	bf00      	nop
        }
      } while (v);
 80048b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d1b0      	bne.n	800481a <_VPrintTarget+0x62>
      //
      // filter out field with
      //
      FieldWidth = 0u;
 80048b8:	2300      	movs	r3, #0
 80048ba:	647b      	str	r3, [r7, #68]	; 0x44
      do {
        c = *sFormat;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	781b      	ldrb	r3, [r3, #0]
 80048c0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
        if ((c < '0') || (c > '9')) {
 80048c4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80048c8:	2b2f      	cmp	r3, #47	; 0x2f
 80048ca:	d912      	bls.n	80048f2 <_VPrintTarget+0x13a>
 80048cc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80048d0:	2b39      	cmp	r3, #57	; 0x39
 80048d2:	d80e      	bhi.n	80048f2 <_VPrintTarget+0x13a>
          break;
        }
        sFormat++;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	3301      	adds	r3, #1
 80048d8:	60fb      	str	r3, [r7, #12]
        FieldWidth = (FieldWidth * 10u) + ((unsigned int)c - '0');
 80048da:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80048dc:	4613      	mov	r3, r2
 80048de:	009b      	lsls	r3, r3, #2
 80048e0:	4413      	add	r3, r2
 80048e2:	005b      	lsls	r3, r3, #1
 80048e4:	461a      	mov	r2, r3
 80048e6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80048ea:	4413      	add	r3, r2
 80048ec:	3b30      	subs	r3, #48	; 0x30
 80048ee:	647b      	str	r3, [r7, #68]	; 0x44
        c = *sFormat;
 80048f0:	e7e4      	b.n	80048bc <_VPrintTarget+0x104>
      } while (1);

      //
      // Filter out precision (number of digits to display)
      //
      NumDigits = 0u;
 80048f2:	2300      	movs	r3, #0
 80048f4:	64fb      	str	r3, [r7, #76]	; 0x4c
      c = *sFormat;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	781b      	ldrb	r3, [r3, #0]
 80048fa:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
      if (c == '.') {
 80048fe:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004902:	2b2e      	cmp	r3, #46	; 0x2e
 8004904:	d11d      	bne.n	8004942 <_VPrintTarget+0x18a>
        sFormat++;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	3301      	adds	r3, #1
 800490a:	60fb      	str	r3, [r7, #12]
        do {
          c = *sFormat;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	781b      	ldrb	r3, [r3, #0]
 8004910:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
          if ((c < '0') || (c > '9')) {
 8004914:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004918:	2b2f      	cmp	r3, #47	; 0x2f
 800491a:	d912      	bls.n	8004942 <_VPrintTarget+0x18a>
 800491c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004920:	2b39      	cmp	r3, #57	; 0x39
 8004922:	d80e      	bhi.n	8004942 <_VPrintTarget+0x18a>
            break;
          }
          sFormat++;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	3301      	adds	r3, #1
 8004928:	60fb      	str	r3, [r7, #12]
          NumDigits = NumDigits * 10u + ((unsigned int)c - '0');
 800492a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800492c:	4613      	mov	r3, r2
 800492e:	009b      	lsls	r3, r3, #2
 8004930:	4413      	add	r3, r2
 8004932:	005b      	lsls	r3, r3, #1
 8004934:	461a      	mov	r2, r3
 8004936:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800493a:	4413      	add	r3, r2
 800493c:	3b30      	subs	r3, #48	; 0x30
 800493e:	64fb      	str	r3, [r7, #76]	; 0x4c
          c = *sFormat;
 8004940:	e7e4      	b.n	800490c <_VPrintTarget+0x154>
        } while (1);
      }
      //
      // Filter out length modifier
      //
      c = *sFormat;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	781b      	ldrb	r3, [r3, #0]
 8004946:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
      do {
        if ((c == 'l') || (c == 'h')) {
 800494a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800494e:	2b6c      	cmp	r3, #108	; 0x6c
 8004950:	d003      	beq.n	800495a <_VPrintTarget+0x1a2>
 8004952:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004956:	2b68      	cmp	r3, #104	; 0x68
 8004958:	d107      	bne.n	800496a <_VPrintTarget+0x1b2>
          c = *sFormat;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	781b      	ldrb	r3, [r3, #0]
 800495e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
          sFormat++;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	3301      	adds	r3, #1
 8004966:	60fb      	str	r3, [r7, #12]
        if ((c == 'l') || (c == 'h')) {
 8004968:	e7ef      	b.n	800494a <_VPrintTarget+0x192>
        }
      } while (1);
      //
      // Handle specifiers
      //
      switch (c) {
 800496a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800496e:	2b25      	cmp	r3, #37	; 0x25
 8004970:	f000 80b3 	beq.w	8004ada <_VPrintTarget+0x322>
 8004974:	2b25      	cmp	r3, #37	; 0x25
 8004976:	f2c0 80b7 	blt.w	8004ae8 <_VPrintTarget+0x330>
 800497a:	2b78      	cmp	r3, #120	; 0x78
 800497c:	f300 80b4 	bgt.w	8004ae8 <_VPrintTarget+0x330>
 8004980:	2b58      	cmp	r3, #88	; 0x58
 8004982:	f2c0 80b1 	blt.w	8004ae8 <_VPrintTarget+0x330>
 8004986:	3b58      	subs	r3, #88	; 0x58
 8004988:	2b20      	cmp	r3, #32
 800498a:	f200 80ad 	bhi.w	8004ae8 <_VPrintTarget+0x330>
 800498e:	a201      	add	r2, pc, #4	; (adr r2, 8004994 <_VPrintTarget+0x1dc>)
 8004990:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004994:	08004a8b 	.word	0x08004a8b
 8004998:	08004ae9 	.word	0x08004ae9
 800499c:	08004ae9 	.word	0x08004ae9
 80049a0:	08004ae9 	.word	0x08004ae9
 80049a4:	08004ae9 	.word	0x08004ae9
 80049a8:	08004ae9 	.word	0x08004ae9
 80049ac:	08004ae9 	.word	0x08004ae9
 80049b0:	08004ae9 	.word	0x08004ae9
 80049b4:	08004ae9 	.word	0x08004ae9
 80049b8:	08004ae9 	.word	0x08004ae9
 80049bc:	08004ae9 	.word	0x08004ae9
 80049c0:	08004a19 	.word	0x08004a19
 80049c4:	08004a3f 	.word	0x08004a3f
 80049c8:	08004ae9 	.word	0x08004ae9
 80049cc:	08004ae9 	.word	0x08004ae9
 80049d0:	08004ae9 	.word	0x08004ae9
 80049d4:	08004ae9 	.word	0x08004ae9
 80049d8:	08004ae9 	.word	0x08004ae9
 80049dc:	08004ae9 	.word	0x08004ae9
 80049e0:	08004ae9 	.word	0x08004ae9
 80049e4:	08004ae9 	.word	0x08004ae9
 80049e8:	08004ae9 	.word	0x08004ae9
 80049ec:	08004ae9 	.word	0x08004ae9
 80049f0:	08004ae9 	.word	0x08004ae9
 80049f4:	08004ab5 	.word	0x08004ab5
 80049f8:	08004ae9 	.word	0x08004ae9
 80049fc:	08004ae9 	.word	0x08004ae9
 8004a00:	08004ae9 	.word	0x08004ae9
 8004a04:	08004ae9 	.word	0x08004ae9
 8004a08:	08004a65 	.word	0x08004a65
 8004a0c:	08004ae9 	.word	0x08004ae9
 8004a10:	08004ae9 	.word	0x08004ae9
 8004a14:	08004a8b 	.word	0x08004a8b
      case 'c': {
        char c0;
        v = va_arg(*pParamList, int);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	1d19      	adds	r1, r3, #4
 8004a1e:	687a      	ldr	r2, [r7, #4]
 8004a20:	6011      	str	r1, [r2, #0]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	653b      	str	r3, [r7, #80]	; 0x50
        c0 = (char)v;
 8004a26:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004a28:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        _StoreChar(&BufferDesc, c0);
 8004a2c:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8004a30:	f107 0314 	add.w	r3, r7, #20
 8004a34:	4611      	mov	r1, r2
 8004a36:	4618      	mov	r0, r3
 8004a38:	f7ff fd1c 	bl	8004474 <_StoreChar>
        break;
 8004a3c:	e055      	b.n	8004aea <_VPrintTarget+0x332>
      }
      case 'd':
        v = va_arg(*pParamList, int);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	1d19      	adds	r1, r3, #4
 8004a44:	687a      	ldr	r2, [r7, #4]
 8004a46:	6011      	str	r1, [r2, #0]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
 8004a4c:	f107 0014 	add.w	r0, r7, #20
 8004a50:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004a52:	9301      	str	r3, [sp, #4]
 8004a54:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004a56:	9300      	str	r3, [sp, #0]
 8004a58:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004a5a:	220a      	movs	r2, #10
 8004a5c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004a5e:	f7ff fe1b 	bl	8004698 <_PrintInt>
        break;
 8004a62:	e042      	b.n	8004aea <_VPrintTarget+0x332>
      case 'u':
        v = va_arg(*pParamList, int);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	1d19      	adds	r1, r3, #4
 8004a6a:	687a      	ldr	r2, [r7, #4]
 8004a6c:	6011      	str	r1, [r2, #0]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 10u, NumDigits, FieldWidth, FormatFlags);
 8004a72:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004a74:	f107 0014 	add.w	r0, r7, #20
 8004a78:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004a7a:	9301      	str	r3, [sp, #4]
 8004a7c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004a7e:	9300      	str	r3, [sp, #0]
 8004a80:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004a82:	220a      	movs	r2, #10
 8004a84:	f7ff fd72 	bl	800456c <_PrintUnsigned>
        break;
 8004a88:	e02f      	b.n	8004aea <_VPrintTarget+0x332>
      case 'x':
      case 'X':
        v = va_arg(*pParamList, int);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	1d19      	adds	r1, r3, #4
 8004a90:	687a      	ldr	r2, [r7, #4]
 8004a92:	6011      	str	r1, [r2, #0]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, NumDigits, FieldWidth, FormatFlags);
 8004a98:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004a9a:	f107 0014 	add.w	r0, r7, #20
 8004a9e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004aa0:	9301      	str	r3, [sp, #4]
 8004aa2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004aa4:	9300      	str	r3, [sp, #0]
 8004aa6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004aa8:	2210      	movs	r2, #16
 8004aaa:	f7ff fd5f 	bl	800456c <_PrintUnsigned>
        break;
 8004aae:	e01c      	b.n	8004aea <_VPrintTarget+0x332>
 8004ab0:	200142bc 	.word	0x200142bc
      case 'p':
        v = va_arg(*pParamList, int);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	1d19      	adds	r1, r3, #4
 8004aba:	687a      	ldr	r2, [r7, #4]
 8004abc:	6011      	str	r1, [r2, #0]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, 8u, 8u, 0u);
 8004ac2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004ac4:	f107 0014 	add.w	r0, r7, #20
 8004ac8:	2300      	movs	r3, #0
 8004aca:	9301      	str	r3, [sp, #4]
 8004acc:	2308      	movs	r3, #8
 8004ace:	9300      	str	r3, [sp, #0]
 8004ad0:	2308      	movs	r3, #8
 8004ad2:	2210      	movs	r2, #16
 8004ad4:	f7ff fd4a 	bl	800456c <_PrintUnsigned>
        break;
 8004ad8:	e007      	b.n	8004aea <_VPrintTarget+0x332>
      case '%':
        _StoreChar(&BufferDesc, '%');
 8004ada:	f107 0314 	add.w	r3, r7, #20
 8004ade:	2125      	movs	r1, #37	; 0x25
 8004ae0:	4618      	mov	r0, r3
 8004ae2:	f7ff fcc7 	bl	8004474 <_StoreChar>
        break;
 8004ae6:	e000      	b.n	8004aea <_VPrintTarget+0x332>
      default:
        break;
 8004ae8:	bf00      	nop
      }
      sFormat++;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	3301      	adds	r3, #1
 8004aee:	60fb      	str	r3, [r7, #12]
 8004af0:	e007      	b.n	8004b02 <_VPrintTarget+0x34a>
    } else {
      _StoreChar(&BufferDesc, c);
 8004af2:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8004af6:	f107 0314 	add.w	r3, r7, #20
 8004afa:	4611      	mov	r1, r2
 8004afc:	4618      	mov	r0, r3
 8004afe:	f7ff fcb9 	bl	8004474 <_StoreChar>
    }
  } while (*sFormat);
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	781b      	ldrb	r3, [r3, #0]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	f47f ae72 	bne.w	80047f0 <_VPrintTarget+0x38>
 8004b0c:	e000      	b.n	8004b10 <_VPrintTarget+0x358>
      break;
 8004b0e:	bf00      	nop

  //
  // Write remaining data, if any
  //
  if (BufferDesc.Cnt != 0u) {
 8004b10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d041      	beq.n	8004b9a <_VPrintTarget+0x3e2>
    *(BufferDesc.pPayloadStart) = BufferDesc.Cnt;
 8004b16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b18:	69fb      	ldr	r3, [r7, #28]
 8004b1a:	b2d2      	uxtb	r2, r2
 8004b1c:	701a      	strb	r2, [r3, #0]
    ENCODE_U32(BufferDesc.pPayload, BufferDesc.Options);
 8004b1e:	69bb      	ldr	r3, [r7, #24]
 8004b20:	643b      	str	r3, [r7, #64]	; 0x40
 8004b22:	6a3b      	ldr	r3, [r7, #32]
 8004b24:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004b26:	e00b      	b.n	8004b40 <_VPrintTarget+0x388>
 8004b28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b2a:	b2da      	uxtb	r2, r3
 8004b2c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004b2e:	1c59      	adds	r1, r3, #1
 8004b30:	6439      	str	r1, [r7, #64]	; 0x40
 8004b32:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004b36:	b2d2      	uxtb	r2, r2
 8004b38:	701a      	strb	r2, [r3, #0]
 8004b3a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b3c:	09db      	lsrs	r3, r3, #7
 8004b3e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004b40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b42:	2b7f      	cmp	r3, #127	; 0x7f
 8004b44:	d8f0      	bhi.n	8004b28 <_VPrintTarget+0x370>
 8004b46:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004b48:	1c5a      	adds	r2, r3, #1
 8004b4a:	643a      	str	r2, [r7, #64]	; 0x40
 8004b4c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004b4e:	b2d2      	uxtb	r2, r2
 8004b50:	701a      	strb	r2, [r3, #0]
 8004b52:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004b54:	61bb      	str	r3, [r7, #24]
    ENCODE_U32(BufferDesc.pPayload, 0);
 8004b56:	69bb      	ldr	r3, [r7, #24]
 8004b58:	63bb      	str	r3, [r7, #56]	; 0x38
 8004b5a:	2300      	movs	r3, #0
 8004b5c:	637b      	str	r3, [r7, #52]	; 0x34
 8004b5e:	e00b      	b.n	8004b78 <_VPrintTarget+0x3c0>
 8004b60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b62:	b2da      	uxtb	r2, r3
 8004b64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b66:	1c59      	adds	r1, r3, #1
 8004b68:	63b9      	str	r1, [r7, #56]	; 0x38
 8004b6a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004b6e:	b2d2      	uxtb	r2, r2
 8004b70:	701a      	strb	r2, [r3, #0]
 8004b72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b74:	09db      	lsrs	r3, r3, #7
 8004b76:	637b      	str	r3, [r7, #52]	; 0x34
 8004b78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b7a:	2b7f      	cmp	r3, #127	; 0x7f
 8004b7c:	d8f0      	bhi.n	8004b60 <_VPrintTarget+0x3a8>
 8004b7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b80:	1c5a      	adds	r2, r3, #1
 8004b82:	63ba      	str	r2, [r7, #56]	; 0x38
 8004b84:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004b86:	b2d2      	uxtb	r2, r2
 8004b88:	701a      	strb	r2, [r3, #0]
 8004b8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b8c:	61bb      	str	r3, [r7, #24]
    _SendPacket(BufferDesc.pPayloadStart, BufferDesc.pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8004b8e:	69fb      	ldr	r3, [r7, #28]
 8004b90:	69b9      	ldr	r1, [r7, #24]
 8004b92:	221a      	movs	r2, #26
 8004b94:	4618      	mov	r0, r3
 8004b96:	f7ff fb85 	bl	80042a4 <_SendPacket>
  }
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  SEGGER_SYSVIEW_UNLOCK();
  RECORD_END();
#else
  RECORD_END();
 8004b9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b9c:	f383 8811 	msr	BASEPRI, r3
#endif
}
 8004ba0:	bf00      	nop
 8004ba2:	3758      	adds	r7, #88	; 0x58
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	bd80      	pop	{r7, pc}

08004ba8 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software 
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b086      	sub	sp, #24
 8004bac:	af02      	add	r7, sp, #8
 8004bae:	60f8      	str	r0, [r7, #12]
 8004bb0:	60b9      	str	r1, [r7, #8]
 8004bb2:	607a      	str	r2, [r7, #4]
 8004bb4:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004bbc:	4917      	ldr	r1, [pc, #92]	; (8004c1c <SEGGER_SYSVIEW_Init+0x74>)
 8004bbe:	4818      	ldr	r0, [pc, #96]	; (8004c20 <SEGGER_SYSVIEW_Init+0x78>)
 8004bc0:	f7ff f95e 	bl	8003e80 <SEGGER_RTT_AllocUpBuffer>
 8004bc4:	4603      	mov	r3, r0
 8004bc6:	b2da      	uxtb	r2, r3
 8004bc8:	4b16      	ldr	r3, [pc, #88]	; (8004c24 <SEGGER_SYSVIEW_Init+0x7c>)
 8004bca:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 8004bcc:	4b15      	ldr	r3, [pc, #84]	; (8004c24 <SEGGER_SYSVIEW_Init+0x7c>)
 8004bce:	785a      	ldrb	r2, [r3, #1]
 8004bd0:	4b14      	ldr	r3, [pc, #80]	; (8004c24 <SEGGER_SYSVIEW_Init+0x7c>)
 8004bd2:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8004bd4:	4b13      	ldr	r3, [pc, #76]	; (8004c24 <SEGGER_SYSVIEW_Init+0x7c>)
 8004bd6:	7e1b      	ldrb	r3, [r3, #24]
 8004bd8:	4618      	mov	r0, r3
 8004bda:	2300      	movs	r3, #0
 8004bdc:	9300      	str	r3, [sp, #0]
 8004bde:	2308      	movs	r3, #8
 8004be0:	4a11      	ldr	r2, [pc, #68]	; (8004c28 <SEGGER_SYSVIEW_Init+0x80>)
 8004be2:	490f      	ldr	r1, [pc, #60]	; (8004c20 <SEGGER_SYSVIEW_Init+0x78>)
 8004be4:	f7ff f9d0 	bl	8003f88 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 8004be8:	4b0e      	ldr	r3, [pc, #56]	; (8004c24 <SEGGER_SYSVIEW_Init+0x7c>)
 8004bea:	2200      	movs	r2, #0
 8004bec:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8004bee:	4b0f      	ldr	r3, [pc, #60]	; (8004c2c <SEGGER_SYSVIEW_Init+0x84>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	4a0c      	ldr	r2, [pc, #48]	; (8004c24 <SEGGER_SYSVIEW_Init+0x7c>)
 8004bf4:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 8004bf6:	4a0b      	ldr	r2, [pc, #44]	; (8004c24 <SEGGER_SYSVIEW_Init+0x7c>)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 8004bfc:	4a09      	ldr	r2, [pc, #36]	; (8004c24 <SEGGER_SYSVIEW_Init+0x7c>)
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 8004c02:	4a08      	ldr	r2, [pc, #32]	; (8004c24 <SEGGER_SYSVIEW_Init+0x7c>)
 8004c04:	68bb      	ldr	r3, [r7, #8]
 8004c06:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 8004c08:	4a06      	ldr	r2, [pc, #24]	; (8004c24 <SEGGER_SYSVIEW_Init+0x7c>)
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	6253      	str	r3, [r2, #36]	; 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 8004c0e:	4b05      	ldr	r3, [pc, #20]	; (8004c24 <SEGGER_SYSVIEW_Init+0x7c>)
 8004c10:	2200      	movs	r2, #0
 8004c12:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 8004c14:	bf00      	nop
 8004c16:	3710      	adds	r7, #16
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	bd80      	pop	{r7, pc}
 8004c1c:	20013284 	.word	0x20013284
 8004c20:	08006334 	.word	0x08006334
 8004c24:	2001428c 	.word	0x2001428c
 8004c28:	20014284 	.word	0x20014284
 8004c2c:	e0001004 	.word	0xe0001004

08004c30 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 8004c30:	b480      	push	{r7}
 8004c32:	b083      	sub	sp, #12
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 8004c38:	4a04      	ldr	r2, [pc, #16]	; (8004c4c <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6113      	str	r3, [r2, #16]
}
 8004c3e:	bf00      	nop
 8004c40:	370c      	adds	r7, #12
 8004c42:	46bd      	mov	sp, r7
 8004c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c48:	4770      	bx	lr
 8004c4a:	bf00      	nop
 8004c4c:	2001428c 	.word	0x2001428c

08004c50 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8004c50:	b580      	push	{r7, lr}
 8004c52:	b084      	sub	sp, #16
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8004c58:	f3ef 8311 	mrs	r3, BASEPRI
 8004c5c:	f04f 0120 	mov.w	r1, #32
 8004c60:	f381 8811 	msr	BASEPRI, r1
 8004c64:	60fb      	str	r3, [r7, #12]
 8004c66:	4808      	ldr	r0, [pc, #32]	; (8004c88 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 8004c68:	f7ff fa2a 	bl	80040c0 <_PreparePacket>
 8004c6c:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 8004c6e:	687a      	ldr	r2, [r7, #4]
 8004c70:	68b9      	ldr	r1, [r7, #8]
 8004c72:	68b8      	ldr	r0, [r7, #8]
 8004c74:	f7ff fb16 	bl	80042a4 <_SendPacket>
  RECORD_END();
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	f383 8811 	msr	BASEPRI, r3
}
 8004c7e:	bf00      	nop
 8004c80:	3710      	adds	r7, #16
 8004c82:	46bd      	mov	sp, r7
 8004c84:	bd80      	pop	{r7, pc}
 8004c86:	bf00      	nop
 8004c88:	200142bc 	.word	0x200142bc

08004c8c <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	b088      	sub	sp, #32
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	6078      	str	r0, [r7, #4]
 8004c94:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8004c96:	f3ef 8311 	mrs	r3, BASEPRI
 8004c9a:	f04f 0120 	mov.w	r1, #32
 8004c9e:	f381 8811 	msr	BASEPRI, r1
 8004ca2:	617b      	str	r3, [r7, #20]
 8004ca4:	4816      	ldr	r0, [pc, #88]	; (8004d00 <SEGGER_SYSVIEW_RecordU32+0x74>)
 8004ca6:	f7ff fa0b 	bl	80040c0 <_PreparePacket>
 8004caa:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8004cac:	693b      	ldr	r3, [r7, #16]
 8004cae:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	61fb      	str	r3, [r7, #28]
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	61bb      	str	r3, [r7, #24]
 8004cb8:	e00b      	b.n	8004cd2 <SEGGER_SYSVIEW_RecordU32+0x46>
 8004cba:	69bb      	ldr	r3, [r7, #24]
 8004cbc:	b2da      	uxtb	r2, r3
 8004cbe:	69fb      	ldr	r3, [r7, #28]
 8004cc0:	1c59      	adds	r1, r3, #1
 8004cc2:	61f9      	str	r1, [r7, #28]
 8004cc4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004cc8:	b2d2      	uxtb	r2, r2
 8004cca:	701a      	strb	r2, [r3, #0]
 8004ccc:	69bb      	ldr	r3, [r7, #24]
 8004cce:	09db      	lsrs	r3, r3, #7
 8004cd0:	61bb      	str	r3, [r7, #24]
 8004cd2:	69bb      	ldr	r3, [r7, #24]
 8004cd4:	2b7f      	cmp	r3, #127	; 0x7f
 8004cd6:	d8f0      	bhi.n	8004cba <SEGGER_SYSVIEW_RecordU32+0x2e>
 8004cd8:	69fb      	ldr	r3, [r7, #28]
 8004cda:	1c5a      	adds	r2, r3, #1
 8004cdc:	61fa      	str	r2, [r7, #28]
 8004cde:	69ba      	ldr	r2, [r7, #24]
 8004ce0:	b2d2      	uxtb	r2, r2
 8004ce2:	701a      	strb	r2, [r3, #0]
 8004ce4:	69fb      	ldr	r3, [r7, #28]
 8004ce6:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8004ce8:	687a      	ldr	r2, [r7, #4]
 8004cea:	68f9      	ldr	r1, [r7, #12]
 8004cec:	6938      	ldr	r0, [r7, #16]
 8004cee:	f7ff fad9 	bl	80042a4 <_SendPacket>
  RECORD_END();
 8004cf2:	697b      	ldr	r3, [r7, #20]
 8004cf4:	f383 8811 	msr	BASEPRI, r3
}
 8004cf8:	bf00      	nop
 8004cfa:	3720      	adds	r7, #32
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	bd80      	pop	{r7, pc}
 8004d00:	200142bc 	.word	0x200142bc

08004d04 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 8004d04:	b580      	push	{r7, lr}
 8004d06:	b08c      	sub	sp, #48	; 0x30
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	60f8      	str	r0, [r7, #12]
 8004d0c:	60b9      	str	r1, [r7, #8]
 8004d0e:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8004d10:	f3ef 8311 	mrs	r3, BASEPRI
 8004d14:	f04f 0120 	mov.w	r1, #32
 8004d18:	f381 8811 	msr	BASEPRI, r1
 8004d1c:	61fb      	str	r3, [r7, #28]
 8004d1e:	4825      	ldr	r0, [pc, #148]	; (8004db4 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 8004d20:	f7ff f9ce 	bl	80040c0 <_PreparePacket>
 8004d24:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8004d26:	69bb      	ldr	r3, [r7, #24]
 8004d28:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8004d2a:	697b      	ldr	r3, [r7, #20]
 8004d2c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004d2e:	68bb      	ldr	r3, [r7, #8]
 8004d30:	62bb      	str	r3, [r7, #40]	; 0x28
 8004d32:	e00b      	b.n	8004d4c <SEGGER_SYSVIEW_RecordU32x2+0x48>
 8004d34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d36:	b2da      	uxtb	r2, r3
 8004d38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d3a:	1c59      	adds	r1, r3, #1
 8004d3c:	62f9      	str	r1, [r7, #44]	; 0x2c
 8004d3e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004d42:	b2d2      	uxtb	r2, r2
 8004d44:	701a      	strb	r2, [r3, #0]
 8004d46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d48:	09db      	lsrs	r3, r3, #7
 8004d4a:	62bb      	str	r3, [r7, #40]	; 0x28
 8004d4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d4e:	2b7f      	cmp	r3, #127	; 0x7f
 8004d50:	d8f0      	bhi.n	8004d34 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 8004d52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d54:	1c5a      	adds	r2, r3, #1
 8004d56:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004d58:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004d5a:	b2d2      	uxtb	r2, r2
 8004d5c:	701a      	strb	r2, [r3, #0]
 8004d5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d60:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8004d62:	697b      	ldr	r3, [r7, #20]
 8004d64:	627b      	str	r3, [r7, #36]	; 0x24
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	623b      	str	r3, [r7, #32]
 8004d6a:	e00b      	b.n	8004d84 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8004d6c:	6a3b      	ldr	r3, [r7, #32]
 8004d6e:	b2da      	uxtb	r2, r3
 8004d70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d72:	1c59      	adds	r1, r3, #1
 8004d74:	6279      	str	r1, [r7, #36]	; 0x24
 8004d76:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004d7a:	b2d2      	uxtb	r2, r2
 8004d7c:	701a      	strb	r2, [r3, #0]
 8004d7e:	6a3b      	ldr	r3, [r7, #32]
 8004d80:	09db      	lsrs	r3, r3, #7
 8004d82:	623b      	str	r3, [r7, #32]
 8004d84:	6a3b      	ldr	r3, [r7, #32]
 8004d86:	2b7f      	cmp	r3, #127	; 0x7f
 8004d88:	d8f0      	bhi.n	8004d6c <SEGGER_SYSVIEW_RecordU32x2+0x68>
 8004d8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d8c:	1c5a      	adds	r2, r3, #1
 8004d8e:	627a      	str	r2, [r7, #36]	; 0x24
 8004d90:	6a3a      	ldr	r2, [r7, #32]
 8004d92:	b2d2      	uxtb	r2, r2
 8004d94:	701a      	strb	r2, [r3, #0]
 8004d96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d98:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8004d9a:	68fa      	ldr	r2, [r7, #12]
 8004d9c:	6979      	ldr	r1, [r7, #20]
 8004d9e:	69b8      	ldr	r0, [r7, #24]
 8004da0:	f7ff fa80 	bl	80042a4 <_SendPacket>
  RECORD_END();
 8004da4:	69fb      	ldr	r3, [r7, #28]
 8004da6:	f383 8811 	msr	BASEPRI, r3
}
 8004daa:	bf00      	nop
 8004dac:	3730      	adds	r7, #48	; 0x30
 8004dae:	46bd      	mov	sp, r7
 8004db0:	bd80      	pop	{r7, pc}
 8004db2:	bf00      	nop
 8004db4:	200142bc 	.word	0x200142bc

08004db8 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 8004db8:	b580      	push	{r7, lr}
 8004dba:	b08c      	sub	sp, #48	; 0x30
 8004dbc:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 8004dbe:	4b59      	ldr	r3, [pc, #356]	; (8004f24 <SEGGER_SYSVIEW_Start+0x16c>)
 8004dc0:	2201      	movs	r2, #1
 8004dc2:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 8004dc4:	f3ef 8311 	mrs	r3, BASEPRI
 8004dc8:	f04f 0120 	mov.w	r1, #32
 8004dcc:	f381 8811 	msr	BASEPRI, r1
 8004dd0:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 8004dd2:	4b54      	ldr	r3, [pc, #336]	; (8004f24 <SEGGER_SYSVIEW_Start+0x16c>)
 8004dd4:	785b      	ldrb	r3, [r3, #1]
 8004dd6:	220a      	movs	r2, #10
 8004dd8:	4953      	ldr	r1, [pc, #332]	; (8004f28 <SEGGER_SYSVIEW_Start+0x170>)
 8004dda:	4618      	mov	r0, r3
 8004ddc:	f7fb f9f8 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
 8004de6:	f7fe fd1f 	bl	8003828 <HIF_UART_EnableTXEInterrupt>
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 8004dea:	200a      	movs	r0, #10
 8004dec:	f7ff ff30 	bl	8004c50 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8004df0:	f3ef 8311 	mrs	r3, BASEPRI
 8004df4:	f04f 0120 	mov.w	r1, #32
 8004df8:	f381 8811 	msr	BASEPRI, r1
 8004dfc:	60bb      	str	r3, [r7, #8]
 8004dfe:	484b      	ldr	r0, [pc, #300]	; (8004f2c <SEGGER_SYSVIEW_Start+0x174>)
 8004e00:	f7ff f95e 	bl	80040c0 <_PreparePacket>
 8004e04:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004e0e:	4b45      	ldr	r3, [pc, #276]	; (8004f24 <SEGGER_SYSVIEW_Start+0x16c>)
 8004e10:	685b      	ldr	r3, [r3, #4]
 8004e12:	62bb      	str	r3, [r7, #40]	; 0x28
 8004e14:	e00b      	b.n	8004e2e <SEGGER_SYSVIEW_Start+0x76>
 8004e16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e18:	b2da      	uxtb	r2, r3
 8004e1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e1c:	1c59      	adds	r1, r3, #1
 8004e1e:	62f9      	str	r1, [r7, #44]	; 0x2c
 8004e20:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004e24:	b2d2      	uxtb	r2, r2
 8004e26:	701a      	strb	r2, [r3, #0]
 8004e28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e2a:	09db      	lsrs	r3, r3, #7
 8004e2c:	62bb      	str	r3, [r7, #40]	; 0x28
 8004e2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e30:	2b7f      	cmp	r3, #127	; 0x7f
 8004e32:	d8f0      	bhi.n	8004e16 <SEGGER_SYSVIEW_Start+0x5e>
 8004e34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e36:	1c5a      	adds	r2, r3, #1
 8004e38:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004e3a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004e3c:	b2d2      	uxtb	r2, r2
 8004e3e:	701a      	strb	r2, [r3, #0]
 8004e40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e42:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	627b      	str	r3, [r7, #36]	; 0x24
 8004e48:	4b36      	ldr	r3, [pc, #216]	; (8004f24 <SEGGER_SYSVIEW_Start+0x16c>)
 8004e4a:	689b      	ldr	r3, [r3, #8]
 8004e4c:	623b      	str	r3, [r7, #32]
 8004e4e:	e00b      	b.n	8004e68 <SEGGER_SYSVIEW_Start+0xb0>
 8004e50:	6a3b      	ldr	r3, [r7, #32]
 8004e52:	b2da      	uxtb	r2, r3
 8004e54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e56:	1c59      	adds	r1, r3, #1
 8004e58:	6279      	str	r1, [r7, #36]	; 0x24
 8004e5a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004e5e:	b2d2      	uxtb	r2, r2
 8004e60:	701a      	strb	r2, [r3, #0]
 8004e62:	6a3b      	ldr	r3, [r7, #32]
 8004e64:	09db      	lsrs	r3, r3, #7
 8004e66:	623b      	str	r3, [r7, #32]
 8004e68:	6a3b      	ldr	r3, [r7, #32]
 8004e6a:	2b7f      	cmp	r3, #127	; 0x7f
 8004e6c:	d8f0      	bhi.n	8004e50 <SEGGER_SYSVIEW_Start+0x98>
 8004e6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e70:	1c5a      	adds	r2, r3, #1
 8004e72:	627a      	str	r2, [r7, #36]	; 0x24
 8004e74:	6a3a      	ldr	r2, [r7, #32]
 8004e76:	b2d2      	uxtb	r2, r2
 8004e78:	701a      	strb	r2, [r3, #0]
 8004e7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e7c:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	61fb      	str	r3, [r7, #28]
 8004e82:	4b28      	ldr	r3, [pc, #160]	; (8004f24 <SEGGER_SYSVIEW_Start+0x16c>)
 8004e84:	691b      	ldr	r3, [r3, #16]
 8004e86:	61bb      	str	r3, [r7, #24]
 8004e88:	e00b      	b.n	8004ea2 <SEGGER_SYSVIEW_Start+0xea>
 8004e8a:	69bb      	ldr	r3, [r7, #24]
 8004e8c:	b2da      	uxtb	r2, r3
 8004e8e:	69fb      	ldr	r3, [r7, #28]
 8004e90:	1c59      	adds	r1, r3, #1
 8004e92:	61f9      	str	r1, [r7, #28]
 8004e94:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004e98:	b2d2      	uxtb	r2, r2
 8004e9a:	701a      	strb	r2, [r3, #0]
 8004e9c:	69bb      	ldr	r3, [r7, #24]
 8004e9e:	09db      	lsrs	r3, r3, #7
 8004ea0:	61bb      	str	r3, [r7, #24]
 8004ea2:	69bb      	ldr	r3, [r7, #24]
 8004ea4:	2b7f      	cmp	r3, #127	; 0x7f
 8004ea6:	d8f0      	bhi.n	8004e8a <SEGGER_SYSVIEW_Start+0xd2>
 8004ea8:	69fb      	ldr	r3, [r7, #28]
 8004eaa:	1c5a      	adds	r2, r3, #1
 8004eac:	61fa      	str	r2, [r7, #28]
 8004eae:	69ba      	ldr	r2, [r7, #24]
 8004eb0:	b2d2      	uxtb	r2, r2
 8004eb2:	701a      	strb	r2, [r3, #0]
 8004eb4:	69fb      	ldr	r3, [r7, #28]
 8004eb6:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	617b      	str	r3, [r7, #20]
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	613b      	str	r3, [r7, #16]
 8004ec0:	e00b      	b.n	8004eda <SEGGER_SYSVIEW_Start+0x122>
 8004ec2:	693b      	ldr	r3, [r7, #16]
 8004ec4:	b2da      	uxtb	r2, r3
 8004ec6:	697b      	ldr	r3, [r7, #20]
 8004ec8:	1c59      	adds	r1, r3, #1
 8004eca:	6179      	str	r1, [r7, #20]
 8004ecc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004ed0:	b2d2      	uxtb	r2, r2
 8004ed2:	701a      	strb	r2, [r3, #0]
 8004ed4:	693b      	ldr	r3, [r7, #16]
 8004ed6:	09db      	lsrs	r3, r3, #7
 8004ed8:	613b      	str	r3, [r7, #16]
 8004eda:	693b      	ldr	r3, [r7, #16]
 8004edc:	2b7f      	cmp	r3, #127	; 0x7f
 8004ede:	d8f0      	bhi.n	8004ec2 <SEGGER_SYSVIEW_Start+0x10a>
 8004ee0:	697b      	ldr	r3, [r7, #20]
 8004ee2:	1c5a      	adds	r2, r3, #1
 8004ee4:	617a      	str	r2, [r7, #20]
 8004ee6:	693a      	ldr	r2, [r7, #16]
 8004ee8:	b2d2      	uxtb	r2, r2
 8004eea:	701a      	strb	r2, [r3, #0]
 8004eec:	697b      	ldr	r3, [r7, #20]
 8004eee:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8004ef0:	2218      	movs	r2, #24
 8004ef2:	6839      	ldr	r1, [r7, #0]
 8004ef4:	6878      	ldr	r0, [r7, #4]
 8004ef6:	f7ff f9d5 	bl	80042a4 <_SendPacket>
      RECORD_END();
 8004efa:	68bb      	ldr	r3, [r7, #8]
 8004efc:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8004f00:	4b08      	ldr	r3, [pc, #32]	; (8004f24 <SEGGER_SYSVIEW_Start+0x16c>)
 8004f02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d002      	beq.n	8004f0e <SEGGER_SYSVIEW_Start+0x156>
      _SYSVIEW_Globals.pfSendSysDesc();
 8004f08:	4b06      	ldr	r3, [pc, #24]	; (8004f24 <SEGGER_SYSVIEW_Start+0x16c>)
 8004f0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f0c:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 8004f0e:	f000 f9eb 	bl	80052e8 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 8004f12:	f000 f9b1 	bl	8005278 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 8004f16:	f000 fc13 	bl	8005740 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 8004f1a:	bf00      	nop
 8004f1c:	3730      	adds	r7, #48	; 0x30
 8004f1e:	46bd      	mov	sp, r7
 8004f20:	bd80      	pop	{r7, pc}
 8004f22:	bf00      	nop
 8004f24:	2001428c 	.word	0x2001428c
 8004f28:	08006360 	.word	0x08006360
 8004f2c:	200142bc 	.word	0x200142bc

08004f30 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b082      	sub	sp, #8
 8004f34:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8004f36:	f3ef 8311 	mrs	r3, BASEPRI
 8004f3a:	f04f 0120 	mov.w	r1, #32
 8004f3e:	f381 8811 	msr	BASEPRI, r1
 8004f42:	607b      	str	r3, [r7, #4]
 8004f44:	480b      	ldr	r0, [pc, #44]	; (8004f74 <SEGGER_SYSVIEW_Stop+0x44>)
 8004f46:	f7ff f8bb 	bl	80040c0 <_PreparePacket>
 8004f4a:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 8004f4c:	4b0a      	ldr	r3, [pc, #40]	; (8004f78 <SEGGER_SYSVIEW_Stop+0x48>)
 8004f4e:	781b      	ldrb	r3, [r3, #0]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d007      	beq.n	8004f64 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 8004f54:	220b      	movs	r2, #11
 8004f56:	6839      	ldr	r1, [r7, #0]
 8004f58:	6838      	ldr	r0, [r7, #0]
 8004f5a:	f7ff f9a3 	bl	80042a4 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 8004f5e:	4b06      	ldr	r3, [pc, #24]	; (8004f78 <SEGGER_SYSVIEW_Stop+0x48>)
 8004f60:	2200      	movs	r2, #0
 8004f62:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	f383 8811 	msr	BASEPRI, r3
}
 8004f6a:	bf00      	nop
 8004f6c:	3708      	adds	r7, #8
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	bd80      	pop	{r7, pc}
 8004f72:	bf00      	nop
 8004f74:	200142bc 	.word	0x200142bc
 8004f78:	2001428c 	.word	0x2001428c

08004f7c <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	b08c      	sub	sp, #48	; 0x30
 8004f80:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8004f82:	f3ef 8311 	mrs	r3, BASEPRI
 8004f86:	f04f 0120 	mov.w	r1, #32
 8004f8a:	f381 8811 	msr	BASEPRI, r1
 8004f8e:	60fb      	str	r3, [r7, #12]
 8004f90:	4845      	ldr	r0, [pc, #276]	; (80050a8 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 8004f92:	f7ff f895 	bl	80040c0 <_PreparePacket>
 8004f96:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8004f98:	68bb      	ldr	r3, [r7, #8]
 8004f9a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004fa0:	4b42      	ldr	r3, [pc, #264]	; (80050ac <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8004fa2:	685b      	ldr	r3, [r3, #4]
 8004fa4:	62bb      	str	r3, [r7, #40]	; 0x28
 8004fa6:	e00b      	b.n	8004fc0 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 8004fa8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004faa:	b2da      	uxtb	r2, r3
 8004fac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fae:	1c59      	adds	r1, r3, #1
 8004fb0:	62f9      	str	r1, [r7, #44]	; 0x2c
 8004fb2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004fb6:	b2d2      	uxtb	r2, r2
 8004fb8:	701a      	strb	r2, [r3, #0]
 8004fba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fbc:	09db      	lsrs	r3, r3, #7
 8004fbe:	62bb      	str	r3, [r7, #40]	; 0x28
 8004fc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fc2:	2b7f      	cmp	r3, #127	; 0x7f
 8004fc4:	d8f0      	bhi.n	8004fa8 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 8004fc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fc8:	1c5a      	adds	r2, r3, #1
 8004fca:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004fcc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004fce:	b2d2      	uxtb	r2, r2
 8004fd0:	701a      	strb	r2, [r3, #0]
 8004fd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fd4:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	627b      	str	r3, [r7, #36]	; 0x24
 8004fda:	4b34      	ldr	r3, [pc, #208]	; (80050ac <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8004fdc:	689b      	ldr	r3, [r3, #8]
 8004fde:	623b      	str	r3, [r7, #32]
 8004fe0:	e00b      	b.n	8004ffa <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 8004fe2:	6a3b      	ldr	r3, [r7, #32]
 8004fe4:	b2da      	uxtb	r2, r3
 8004fe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fe8:	1c59      	adds	r1, r3, #1
 8004fea:	6279      	str	r1, [r7, #36]	; 0x24
 8004fec:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004ff0:	b2d2      	uxtb	r2, r2
 8004ff2:	701a      	strb	r2, [r3, #0]
 8004ff4:	6a3b      	ldr	r3, [r7, #32]
 8004ff6:	09db      	lsrs	r3, r3, #7
 8004ff8:	623b      	str	r3, [r7, #32]
 8004ffa:	6a3b      	ldr	r3, [r7, #32]
 8004ffc:	2b7f      	cmp	r3, #127	; 0x7f
 8004ffe:	d8f0      	bhi.n	8004fe2 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 8005000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005002:	1c5a      	adds	r2, r3, #1
 8005004:	627a      	str	r2, [r7, #36]	; 0x24
 8005006:	6a3a      	ldr	r2, [r7, #32]
 8005008:	b2d2      	uxtb	r2, r2
 800500a:	701a      	strb	r2, [r3, #0]
 800500c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800500e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	61fb      	str	r3, [r7, #28]
 8005014:	4b25      	ldr	r3, [pc, #148]	; (80050ac <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005016:	691b      	ldr	r3, [r3, #16]
 8005018:	61bb      	str	r3, [r7, #24]
 800501a:	e00b      	b.n	8005034 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 800501c:	69bb      	ldr	r3, [r7, #24]
 800501e:	b2da      	uxtb	r2, r3
 8005020:	69fb      	ldr	r3, [r7, #28]
 8005022:	1c59      	adds	r1, r3, #1
 8005024:	61f9      	str	r1, [r7, #28]
 8005026:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800502a:	b2d2      	uxtb	r2, r2
 800502c:	701a      	strb	r2, [r3, #0]
 800502e:	69bb      	ldr	r3, [r7, #24]
 8005030:	09db      	lsrs	r3, r3, #7
 8005032:	61bb      	str	r3, [r7, #24]
 8005034:	69bb      	ldr	r3, [r7, #24]
 8005036:	2b7f      	cmp	r3, #127	; 0x7f
 8005038:	d8f0      	bhi.n	800501c <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 800503a:	69fb      	ldr	r3, [r7, #28]
 800503c:	1c5a      	adds	r2, r3, #1
 800503e:	61fa      	str	r2, [r7, #28]
 8005040:	69ba      	ldr	r2, [r7, #24]
 8005042:	b2d2      	uxtb	r2, r2
 8005044:	701a      	strb	r2, [r3, #0]
 8005046:	69fb      	ldr	r3, [r7, #28]
 8005048:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	617b      	str	r3, [r7, #20]
 800504e:	2300      	movs	r3, #0
 8005050:	613b      	str	r3, [r7, #16]
 8005052:	e00b      	b.n	800506c <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 8005054:	693b      	ldr	r3, [r7, #16]
 8005056:	b2da      	uxtb	r2, r3
 8005058:	697b      	ldr	r3, [r7, #20]
 800505a:	1c59      	adds	r1, r3, #1
 800505c:	6179      	str	r1, [r7, #20]
 800505e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005062:	b2d2      	uxtb	r2, r2
 8005064:	701a      	strb	r2, [r3, #0]
 8005066:	693b      	ldr	r3, [r7, #16]
 8005068:	09db      	lsrs	r3, r3, #7
 800506a:	613b      	str	r3, [r7, #16]
 800506c:	693b      	ldr	r3, [r7, #16]
 800506e:	2b7f      	cmp	r3, #127	; 0x7f
 8005070:	d8f0      	bhi.n	8005054 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 8005072:	697b      	ldr	r3, [r7, #20]
 8005074:	1c5a      	adds	r2, r3, #1
 8005076:	617a      	str	r2, [r7, #20]
 8005078:	693a      	ldr	r2, [r7, #16]
 800507a:	b2d2      	uxtb	r2, r2
 800507c:	701a      	strb	r2, [r3, #0]
 800507e:	697b      	ldr	r3, [r7, #20]
 8005080:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8005082:	2218      	movs	r2, #24
 8005084:	6879      	ldr	r1, [r7, #4]
 8005086:	68b8      	ldr	r0, [r7, #8]
 8005088:	f7ff f90c 	bl	80042a4 <_SendPacket>
  RECORD_END();
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 8005092:	4b06      	ldr	r3, [pc, #24]	; (80050ac <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005094:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005096:	2b00      	cmp	r3, #0
 8005098:	d002      	beq.n	80050a0 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 800509a:	4b04      	ldr	r3, [pc, #16]	; (80050ac <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800509c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800509e:	4798      	blx	r3
  }
}
 80050a0:	bf00      	nop
 80050a2:	3730      	adds	r7, #48	; 0x30
 80050a4:	46bd      	mov	sp, r7
 80050a6:	bd80      	pop	{r7, pc}
 80050a8:	200142bc 	.word	0x200142bc
 80050ac:	2001428c 	.word	0x2001428c

080050b0 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 80050b0:	b580      	push	{r7, lr}
 80050b2:	b092      	sub	sp, #72	; 0x48
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 80050b8:	f3ef 8311 	mrs	r3, BASEPRI
 80050bc:	f04f 0120 	mov.w	r1, #32
 80050c0:	f381 8811 	msr	BASEPRI, r1
 80050c4:	617b      	str	r3, [r7, #20]
 80050c6:	486a      	ldr	r0, [pc, #424]	; (8005270 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 80050c8:	f7fe fffa 	bl	80040c0 <_PreparePacket>
 80050cc:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80050ce:	693b      	ldr	r3, [r7, #16]
 80050d0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	647b      	str	r3, [r7, #68]	; 0x44
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681a      	ldr	r2, [r3, #0]
 80050da:	4b66      	ldr	r3, [pc, #408]	; (8005274 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 80050dc:	691b      	ldr	r3, [r3, #16]
 80050de:	1ad3      	subs	r3, r2, r3
 80050e0:	643b      	str	r3, [r7, #64]	; 0x40
 80050e2:	e00b      	b.n	80050fc <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 80050e4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80050e6:	b2da      	uxtb	r2, r3
 80050e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80050ea:	1c59      	adds	r1, r3, #1
 80050ec:	6479      	str	r1, [r7, #68]	; 0x44
 80050ee:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80050f2:	b2d2      	uxtb	r2, r2
 80050f4:	701a      	strb	r2, [r3, #0]
 80050f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80050f8:	09db      	lsrs	r3, r3, #7
 80050fa:	643b      	str	r3, [r7, #64]	; 0x40
 80050fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80050fe:	2b7f      	cmp	r3, #127	; 0x7f
 8005100:	d8f0      	bhi.n	80050e4 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 8005102:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005104:	1c5a      	adds	r2, r3, #1
 8005106:	647a      	str	r2, [r7, #68]	; 0x44
 8005108:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800510a:	b2d2      	uxtb	r2, r2
 800510c:	701a      	strb	r2, [r3, #0]
 800510e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005110:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	689b      	ldr	r3, [r3, #8]
 800511a:	63bb      	str	r3, [r7, #56]	; 0x38
 800511c:	e00b      	b.n	8005136 <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 800511e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005120:	b2da      	uxtb	r2, r3
 8005122:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005124:	1c59      	adds	r1, r3, #1
 8005126:	63f9      	str	r1, [r7, #60]	; 0x3c
 8005128:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800512c:	b2d2      	uxtb	r2, r2
 800512e:	701a      	strb	r2, [r3, #0]
 8005130:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005132:	09db      	lsrs	r3, r3, #7
 8005134:	63bb      	str	r3, [r7, #56]	; 0x38
 8005136:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005138:	2b7f      	cmp	r3, #127	; 0x7f
 800513a:	d8f0      	bhi.n	800511e <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 800513c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800513e:	1c5a      	adds	r2, r3, #1
 8005140:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005142:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005144:	b2d2      	uxtb	r2, r2
 8005146:	701a      	strb	r2, [r3, #0]
 8005148:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800514a:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	685b      	ldr	r3, [r3, #4]
 8005150:	2220      	movs	r2, #32
 8005152:	4619      	mov	r1, r3
 8005154:	68f8      	ldr	r0, [r7, #12]
 8005156:	f7fe ff63 	bl	8004020 <_EncodeStr>
 800515a:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 800515c:	2209      	movs	r2, #9
 800515e:	68f9      	ldr	r1, [r7, #12]
 8005160:	6938      	ldr	r0, [r7, #16]
 8005162:	f7ff f89f 	bl	80042a4 <_SendPacket>
  //
  pPayload = pPayloadStart;
 8005166:	693b      	ldr	r3, [r7, #16]
 8005168:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	637b      	str	r3, [r7, #52]	; 0x34
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681a      	ldr	r2, [r3, #0]
 8005172:	4b40      	ldr	r3, [pc, #256]	; (8005274 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8005174:	691b      	ldr	r3, [r3, #16]
 8005176:	1ad3      	subs	r3, r2, r3
 8005178:	633b      	str	r3, [r7, #48]	; 0x30
 800517a:	e00b      	b.n	8005194 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 800517c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800517e:	b2da      	uxtb	r2, r3
 8005180:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005182:	1c59      	adds	r1, r3, #1
 8005184:	6379      	str	r1, [r7, #52]	; 0x34
 8005186:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800518a:	b2d2      	uxtb	r2, r2
 800518c:	701a      	strb	r2, [r3, #0]
 800518e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005190:	09db      	lsrs	r3, r3, #7
 8005192:	633b      	str	r3, [r7, #48]	; 0x30
 8005194:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005196:	2b7f      	cmp	r3, #127	; 0x7f
 8005198:	d8f0      	bhi.n	800517c <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 800519a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800519c:	1c5a      	adds	r2, r3, #1
 800519e:	637a      	str	r2, [r7, #52]	; 0x34
 80051a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80051a2:	b2d2      	uxtb	r2, r2
 80051a4:	701a      	strb	r2, [r3, #0]
 80051a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80051a8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	62fb      	str	r3, [r7, #44]	; 0x2c
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	68db      	ldr	r3, [r3, #12]
 80051b2:	62bb      	str	r3, [r7, #40]	; 0x28
 80051b4:	e00b      	b.n	80051ce <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 80051b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051b8:	b2da      	uxtb	r2, r3
 80051ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051bc:	1c59      	adds	r1, r3, #1
 80051be:	62f9      	str	r1, [r7, #44]	; 0x2c
 80051c0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80051c4:	b2d2      	uxtb	r2, r2
 80051c6:	701a      	strb	r2, [r3, #0]
 80051c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051ca:	09db      	lsrs	r3, r3, #7
 80051cc:	62bb      	str	r3, [r7, #40]	; 0x28
 80051ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051d0:	2b7f      	cmp	r3, #127	; 0x7f
 80051d2:	d8f0      	bhi.n	80051b6 <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 80051d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051d6:	1c5a      	adds	r2, r3, #1
 80051d8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80051da:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80051dc:	b2d2      	uxtb	r2, r2
 80051de:	701a      	strb	r2, [r3, #0]
 80051e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051e2:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	627b      	str	r3, [r7, #36]	; 0x24
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	691b      	ldr	r3, [r3, #16]
 80051ec:	623b      	str	r3, [r7, #32]
 80051ee:	e00b      	b.n	8005208 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 80051f0:	6a3b      	ldr	r3, [r7, #32]
 80051f2:	b2da      	uxtb	r2, r3
 80051f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051f6:	1c59      	adds	r1, r3, #1
 80051f8:	6279      	str	r1, [r7, #36]	; 0x24
 80051fa:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80051fe:	b2d2      	uxtb	r2, r2
 8005200:	701a      	strb	r2, [r3, #0]
 8005202:	6a3b      	ldr	r3, [r7, #32]
 8005204:	09db      	lsrs	r3, r3, #7
 8005206:	623b      	str	r3, [r7, #32]
 8005208:	6a3b      	ldr	r3, [r7, #32]
 800520a:	2b7f      	cmp	r3, #127	; 0x7f
 800520c:	d8f0      	bhi.n	80051f0 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 800520e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005210:	1c5a      	adds	r2, r3, #1
 8005212:	627a      	str	r2, [r7, #36]	; 0x24
 8005214:	6a3a      	ldr	r2, [r7, #32]
 8005216:	b2d2      	uxtb	r2, r2
 8005218:	701a      	strb	r2, [r3, #0]
 800521a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800521c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	61fb      	str	r3, [r7, #28]
 8005222:	2300      	movs	r3, #0
 8005224:	61bb      	str	r3, [r7, #24]
 8005226:	e00b      	b.n	8005240 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 8005228:	69bb      	ldr	r3, [r7, #24]
 800522a:	b2da      	uxtb	r2, r3
 800522c:	69fb      	ldr	r3, [r7, #28]
 800522e:	1c59      	adds	r1, r3, #1
 8005230:	61f9      	str	r1, [r7, #28]
 8005232:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005236:	b2d2      	uxtb	r2, r2
 8005238:	701a      	strb	r2, [r3, #0]
 800523a:	69bb      	ldr	r3, [r7, #24]
 800523c:	09db      	lsrs	r3, r3, #7
 800523e:	61bb      	str	r3, [r7, #24]
 8005240:	69bb      	ldr	r3, [r7, #24]
 8005242:	2b7f      	cmp	r3, #127	; 0x7f
 8005244:	d8f0      	bhi.n	8005228 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 8005246:	69fb      	ldr	r3, [r7, #28]
 8005248:	1c5a      	adds	r2, r3, #1
 800524a:	61fa      	str	r2, [r7, #28]
 800524c:	69ba      	ldr	r2, [r7, #24]
 800524e:	b2d2      	uxtb	r2, r2
 8005250:	701a      	strb	r2, [r3, #0]
 8005252:	69fb      	ldr	r3, [r7, #28]
 8005254:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 8005256:	2215      	movs	r2, #21
 8005258:	68f9      	ldr	r1, [r7, #12]
 800525a:	6938      	ldr	r0, [r7, #16]
 800525c:	f7ff f822 	bl	80042a4 <_SendPacket>
  RECORD_END();
 8005260:	697b      	ldr	r3, [r7, #20]
 8005262:	f383 8811 	msr	BASEPRI, r3
}
 8005266:	bf00      	nop
 8005268:	3748      	adds	r7, #72	; 0x48
 800526a:	46bd      	mov	sp, r7
 800526c:	bd80      	pop	{r7, pc}
 800526e:	bf00      	nop
 8005270:	200142bc 	.word	0x200142bc
 8005274:	2001428c 	.word	0x2001428c

08005278 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 8005278:	b580      	push	{r7, lr}
 800527a:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 800527c:	4b07      	ldr	r3, [pc, #28]	; (800529c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800527e:	6a1b      	ldr	r3, [r3, #32]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d008      	beq.n	8005296 <SEGGER_SYSVIEW_SendTaskList+0x1e>
 8005284:	4b05      	ldr	r3, [pc, #20]	; (800529c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8005286:	6a1b      	ldr	r3, [r3, #32]
 8005288:	685b      	ldr	r3, [r3, #4]
 800528a:	2b00      	cmp	r3, #0
 800528c:	d003      	beq.n	8005296 <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 800528e:	4b03      	ldr	r3, [pc, #12]	; (800529c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8005290:	6a1b      	ldr	r3, [r3, #32]
 8005292:	685b      	ldr	r3, [r3, #4]
 8005294:	4798      	blx	r3
  }
}
 8005296:	bf00      	nop
 8005298:	bd80      	pop	{r7, pc}
 800529a:	bf00      	nop
 800529c:	2001428c 	.word	0x2001428c

080052a0 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 80052a0:	b580      	push	{r7, lr}
 80052a2:	b086      	sub	sp, #24
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80052a8:	f3ef 8311 	mrs	r3, BASEPRI
 80052ac:	f04f 0120 	mov.w	r1, #32
 80052b0:	f381 8811 	msr	BASEPRI, r1
 80052b4:	617b      	str	r3, [r7, #20]
 80052b6:	480b      	ldr	r0, [pc, #44]	; (80052e4 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 80052b8:	f7fe ff02 	bl	80040c0 <_PreparePacket>
 80052bc:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80052be:	2280      	movs	r2, #128	; 0x80
 80052c0:	6879      	ldr	r1, [r7, #4]
 80052c2:	6938      	ldr	r0, [r7, #16]
 80052c4:	f7fe feac 	bl	8004020 <_EncodeStr>
 80052c8:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 80052ca:	220e      	movs	r2, #14
 80052cc:	68f9      	ldr	r1, [r7, #12]
 80052ce:	6938      	ldr	r0, [r7, #16]
 80052d0:	f7fe ffe8 	bl	80042a4 <_SendPacket>
  RECORD_END();
 80052d4:	697b      	ldr	r3, [r7, #20]
 80052d6:	f383 8811 	msr	BASEPRI, r3
}
 80052da:	bf00      	nop
 80052dc:	3718      	adds	r7, #24
 80052de:	46bd      	mov	sp, r7
 80052e0:	bd80      	pop	{r7, pc}
 80052e2:	bf00      	nop
 80052e4:	200142bc 	.word	0x200142bc

080052e8 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 80052e8:	b590      	push	{r4, r7, lr}
 80052ea:	b083      	sub	sp, #12
 80052ec:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 80052ee:	4b15      	ldr	r3, [pc, #84]	; (8005344 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80052f0:	6a1b      	ldr	r3, [r3, #32]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d01a      	beq.n	800532c <SEGGER_SYSVIEW_RecordSystime+0x44>
 80052f6:	4b13      	ldr	r3, [pc, #76]	; (8005344 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80052f8:	6a1b      	ldr	r3, [r3, #32]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d015      	beq.n	800532c <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8005300:	4b10      	ldr	r3, [pc, #64]	; (8005344 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8005302:	6a1b      	ldr	r3, [r3, #32]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	4798      	blx	r3
 8005308:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800530c:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 800530e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005312:	f04f 0200 	mov.w	r2, #0
 8005316:	f04f 0300 	mov.w	r3, #0
 800531a:	000a      	movs	r2, r1
 800531c:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800531e:	4613      	mov	r3, r2
 8005320:	461a      	mov	r2, r3
 8005322:	4621      	mov	r1, r4
 8005324:	200d      	movs	r0, #13
 8005326:	f7ff fced 	bl	8004d04 <SEGGER_SYSVIEW_RecordU32x2>
 800532a:	e006      	b.n	800533a <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 800532c:	4b06      	ldr	r3, [pc, #24]	; (8005348 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	4619      	mov	r1, r3
 8005332:	200c      	movs	r0, #12
 8005334:	f7ff fcaa 	bl	8004c8c <SEGGER_SYSVIEW_RecordU32>
  }
}
 8005338:	bf00      	nop
 800533a:	bf00      	nop
 800533c:	370c      	adds	r7, #12
 800533e:	46bd      	mov	sp, r7
 8005340:	bd90      	pop	{r4, r7, pc}
 8005342:	bf00      	nop
 8005344:	2001428c 	.word	0x2001428c
 8005348:	e0001004 	.word	0xe0001004

0800534c <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 800534c:	b580      	push	{r7, lr}
 800534e:	b086      	sub	sp, #24
 8005350:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8005352:	f3ef 8311 	mrs	r3, BASEPRI
 8005356:	f04f 0120 	mov.w	r1, #32
 800535a:	f381 8811 	msr	BASEPRI, r1
 800535e:	60fb      	str	r3, [r7, #12]
 8005360:	4819      	ldr	r0, [pc, #100]	; (80053c8 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 8005362:	f7fe fead 	bl	80040c0 <_PreparePacket>
 8005366:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8005368:	68bb      	ldr	r3, [r7, #8]
 800536a:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 800536c:	4b17      	ldr	r3, [pc, #92]	; (80053cc <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005374:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	617b      	str	r3, [r7, #20]
 800537a:	683b      	ldr	r3, [r7, #0]
 800537c:	613b      	str	r3, [r7, #16]
 800537e:	e00b      	b.n	8005398 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 8005380:	693b      	ldr	r3, [r7, #16]
 8005382:	b2da      	uxtb	r2, r3
 8005384:	697b      	ldr	r3, [r7, #20]
 8005386:	1c59      	adds	r1, r3, #1
 8005388:	6179      	str	r1, [r7, #20]
 800538a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800538e:	b2d2      	uxtb	r2, r2
 8005390:	701a      	strb	r2, [r3, #0]
 8005392:	693b      	ldr	r3, [r7, #16]
 8005394:	09db      	lsrs	r3, r3, #7
 8005396:	613b      	str	r3, [r7, #16]
 8005398:	693b      	ldr	r3, [r7, #16]
 800539a:	2b7f      	cmp	r3, #127	; 0x7f
 800539c:	d8f0      	bhi.n	8005380 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 800539e:	697b      	ldr	r3, [r7, #20]
 80053a0:	1c5a      	adds	r2, r3, #1
 80053a2:	617a      	str	r2, [r7, #20]
 80053a4:	693a      	ldr	r2, [r7, #16]
 80053a6:	b2d2      	uxtb	r2, r2
 80053a8:	701a      	strb	r2, [r3, #0]
 80053aa:	697b      	ldr	r3, [r7, #20]
 80053ac:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 80053ae:	2202      	movs	r2, #2
 80053b0:	6879      	ldr	r1, [r7, #4]
 80053b2:	68b8      	ldr	r0, [r7, #8]
 80053b4:	f7fe ff76 	bl	80042a4 <_SendPacket>
  RECORD_END();
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	f383 8811 	msr	BASEPRI, r3
}
 80053be:	bf00      	nop
 80053c0:	3718      	adds	r7, #24
 80053c2:	46bd      	mov	sp, r7
 80053c4:	bd80      	pop	{r7, pc}
 80053c6:	bf00      	nop
 80053c8:	200142bc 	.word	0x200142bc
 80053cc:	e000ed04 	.word	0xe000ed04

080053d0 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 80053d0:	b580      	push	{r7, lr}
 80053d2:	b082      	sub	sp, #8
 80053d4:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80053d6:	f3ef 8311 	mrs	r3, BASEPRI
 80053da:	f04f 0120 	mov.w	r1, #32
 80053de:	f381 8811 	msr	BASEPRI, r1
 80053e2:	607b      	str	r3, [r7, #4]
 80053e4:	4807      	ldr	r0, [pc, #28]	; (8005404 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 80053e6:	f7fe fe6b 	bl	80040c0 <_PreparePacket>
 80053ea:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 80053ec:	2203      	movs	r2, #3
 80053ee:	6839      	ldr	r1, [r7, #0]
 80053f0:	6838      	ldr	r0, [r7, #0]
 80053f2:	f7fe ff57 	bl	80042a4 <_SendPacket>
  RECORD_END();
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	f383 8811 	msr	BASEPRI, r3
}
 80053fc:	bf00      	nop
 80053fe:	3708      	adds	r7, #8
 8005400:	46bd      	mov	sp, r7
 8005402:	bd80      	pop	{r7, pc}
 8005404:	200142bc 	.word	0x200142bc

08005408 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 8005408:	b580      	push	{r7, lr}
 800540a:	b082      	sub	sp, #8
 800540c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800540e:	f3ef 8311 	mrs	r3, BASEPRI
 8005412:	f04f 0120 	mov.w	r1, #32
 8005416:	f381 8811 	msr	BASEPRI, r1
 800541a:	607b      	str	r3, [r7, #4]
 800541c:	4807      	ldr	r0, [pc, #28]	; (800543c <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 800541e:	f7fe fe4f 	bl	80040c0 <_PreparePacket>
 8005422:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 8005424:	2212      	movs	r2, #18
 8005426:	6839      	ldr	r1, [r7, #0]
 8005428:	6838      	ldr	r0, [r7, #0]
 800542a:	f7fe ff3b 	bl	80042a4 <_SendPacket>
  RECORD_END();
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	f383 8811 	msr	BASEPRI, r3
}
 8005434:	bf00      	nop
 8005436:	3708      	adds	r7, #8
 8005438:	46bd      	mov	sp, r7
 800543a:	bd80      	pop	{r7, pc}
 800543c:	200142bc 	.word	0x200142bc

08005440 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 8005440:	b580      	push	{r7, lr}
 8005442:	b082      	sub	sp, #8
 8005444:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8005446:	f3ef 8311 	mrs	r3, BASEPRI
 800544a:	f04f 0120 	mov.w	r1, #32
 800544e:	f381 8811 	msr	BASEPRI, r1
 8005452:	607b      	str	r3, [r7, #4]
 8005454:	4807      	ldr	r0, [pc, #28]	; (8005474 <SEGGER_SYSVIEW_OnIdle+0x34>)
 8005456:	f7fe fe33 	bl	80040c0 <_PreparePacket>
 800545a:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 800545c:	2211      	movs	r2, #17
 800545e:	6839      	ldr	r1, [r7, #0]
 8005460:	6838      	ldr	r0, [r7, #0]
 8005462:	f7fe ff1f 	bl	80042a4 <_SendPacket>
  RECORD_END();
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	f383 8811 	msr	BASEPRI, r3
}
 800546c:	bf00      	nop
 800546e:	3708      	adds	r7, #8
 8005470:	46bd      	mov	sp, r7
 8005472:	bd80      	pop	{r7, pc}
 8005474:	200142bc 	.word	0x200142bc

08005478 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 8005478:	b580      	push	{r7, lr}
 800547a:	b088      	sub	sp, #32
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8005480:	f3ef 8311 	mrs	r3, BASEPRI
 8005484:	f04f 0120 	mov.w	r1, #32
 8005488:	f381 8811 	msr	BASEPRI, r1
 800548c:	617b      	str	r3, [r7, #20]
 800548e:	4819      	ldr	r0, [pc, #100]	; (80054f4 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 8005490:	f7fe fe16 	bl	80040c0 <_PreparePacket>
 8005494:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005496:	693b      	ldr	r3, [r7, #16]
 8005498:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800549a:	4b17      	ldr	r3, [pc, #92]	; (80054f8 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 800549c:	691b      	ldr	r3, [r3, #16]
 800549e:	687a      	ldr	r2, [r7, #4]
 80054a0:	1ad3      	subs	r3, r2, r3
 80054a2:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	61fb      	str	r3, [r7, #28]
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	61bb      	str	r3, [r7, #24]
 80054ac:	e00b      	b.n	80054c6 <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 80054ae:	69bb      	ldr	r3, [r7, #24]
 80054b0:	b2da      	uxtb	r2, r3
 80054b2:	69fb      	ldr	r3, [r7, #28]
 80054b4:	1c59      	adds	r1, r3, #1
 80054b6:	61f9      	str	r1, [r7, #28]
 80054b8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80054bc:	b2d2      	uxtb	r2, r2
 80054be:	701a      	strb	r2, [r3, #0]
 80054c0:	69bb      	ldr	r3, [r7, #24]
 80054c2:	09db      	lsrs	r3, r3, #7
 80054c4:	61bb      	str	r3, [r7, #24]
 80054c6:	69bb      	ldr	r3, [r7, #24]
 80054c8:	2b7f      	cmp	r3, #127	; 0x7f
 80054ca:	d8f0      	bhi.n	80054ae <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 80054cc:	69fb      	ldr	r3, [r7, #28]
 80054ce:	1c5a      	adds	r2, r3, #1
 80054d0:	61fa      	str	r2, [r7, #28]
 80054d2:	69ba      	ldr	r2, [r7, #24]
 80054d4:	b2d2      	uxtb	r2, r2
 80054d6:	701a      	strb	r2, [r3, #0]
 80054d8:	69fb      	ldr	r3, [r7, #28]
 80054da:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 80054dc:	2208      	movs	r2, #8
 80054de:	68f9      	ldr	r1, [r7, #12]
 80054e0:	6938      	ldr	r0, [r7, #16]
 80054e2:	f7fe fedf 	bl	80042a4 <_SendPacket>
  RECORD_END();
 80054e6:	697b      	ldr	r3, [r7, #20]
 80054e8:	f383 8811 	msr	BASEPRI, r3
}
 80054ec:	bf00      	nop
 80054ee:	3720      	adds	r7, #32
 80054f0:	46bd      	mov	sp, r7
 80054f2:	bd80      	pop	{r7, pc}
 80054f4:	200142bc 	.word	0x200142bc
 80054f8:	2001428c 	.word	0x2001428c

080054fc <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b088      	sub	sp, #32
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8005504:	f3ef 8311 	mrs	r3, BASEPRI
 8005508:	f04f 0120 	mov.w	r1, #32
 800550c:	f381 8811 	msr	BASEPRI, r1
 8005510:	617b      	str	r3, [r7, #20]
 8005512:	4819      	ldr	r0, [pc, #100]	; (8005578 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 8005514:	f7fe fdd4 	bl	80040c0 <_PreparePacket>
 8005518:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800551a:	693b      	ldr	r3, [r7, #16]
 800551c:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800551e:	4b17      	ldr	r3, [pc, #92]	; (800557c <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 8005520:	691b      	ldr	r3, [r3, #16]
 8005522:	687a      	ldr	r2, [r7, #4]
 8005524:	1ad3      	subs	r3, r2, r3
 8005526:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	61fb      	str	r3, [r7, #28]
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	61bb      	str	r3, [r7, #24]
 8005530:	e00b      	b.n	800554a <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 8005532:	69bb      	ldr	r3, [r7, #24]
 8005534:	b2da      	uxtb	r2, r3
 8005536:	69fb      	ldr	r3, [r7, #28]
 8005538:	1c59      	adds	r1, r3, #1
 800553a:	61f9      	str	r1, [r7, #28]
 800553c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005540:	b2d2      	uxtb	r2, r2
 8005542:	701a      	strb	r2, [r3, #0]
 8005544:	69bb      	ldr	r3, [r7, #24]
 8005546:	09db      	lsrs	r3, r3, #7
 8005548:	61bb      	str	r3, [r7, #24]
 800554a:	69bb      	ldr	r3, [r7, #24]
 800554c:	2b7f      	cmp	r3, #127	; 0x7f
 800554e:	d8f0      	bhi.n	8005532 <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 8005550:	69fb      	ldr	r3, [r7, #28]
 8005552:	1c5a      	adds	r2, r3, #1
 8005554:	61fa      	str	r2, [r7, #28]
 8005556:	69ba      	ldr	r2, [r7, #24]
 8005558:	b2d2      	uxtb	r2, r2
 800555a:	701a      	strb	r2, [r3, #0]
 800555c:	69fb      	ldr	r3, [r7, #28]
 800555e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8005560:	2204      	movs	r2, #4
 8005562:	68f9      	ldr	r1, [r7, #12]
 8005564:	6938      	ldr	r0, [r7, #16]
 8005566:	f7fe fe9d 	bl	80042a4 <_SendPacket>
  RECORD_END();
 800556a:	697b      	ldr	r3, [r7, #20]
 800556c:	f383 8811 	msr	BASEPRI, r3
}
 8005570:	bf00      	nop
 8005572:	3720      	adds	r7, #32
 8005574:	46bd      	mov	sp, r7
 8005576:	bd80      	pop	{r7, pc}
 8005578:	200142bc 	.word	0x200142bc
 800557c:	2001428c 	.word	0x2001428c

08005580 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 8005580:	b580      	push	{r7, lr}
 8005582:	b088      	sub	sp, #32
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8005588:	f3ef 8311 	mrs	r3, BASEPRI
 800558c:	f04f 0120 	mov.w	r1, #32
 8005590:	f381 8811 	msr	BASEPRI, r1
 8005594:	617b      	str	r3, [r7, #20]
 8005596:	4819      	ldr	r0, [pc, #100]	; (80055fc <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 8005598:	f7fe fd92 	bl	80040c0 <_PreparePacket>
 800559c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800559e:	693b      	ldr	r3, [r7, #16]
 80055a0:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80055a2:	4b17      	ldr	r3, [pc, #92]	; (8005600 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 80055a4:	691b      	ldr	r3, [r3, #16]
 80055a6:	687a      	ldr	r2, [r7, #4]
 80055a8:	1ad3      	subs	r3, r2, r3
 80055aa:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	61fb      	str	r3, [r7, #28]
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	61bb      	str	r3, [r7, #24]
 80055b4:	e00b      	b.n	80055ce <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 80055b6:	69bb      	ldr	r3, [r7, #24]
 80055b8:	b2da      	uxtb	r2, r3
 80055ba:	69fb      	ldr	r3, [r7, #28]
 80055bc:	1c59      	adds	r1, r3, #1
 80055be:	61f9      	str	r1, [r7, #28]
 80055c0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80055c4:	b2d2      	uxtb	r2, r2
 80055c6:	701a      	strb	r2, [r3, #0]
 80055c8:	69bb      	ldr	r3, [r7, #24]
 80055ca:	09db      	lsrs	r3, r3, #7
 80055cc:	61bb      	str	r3, [r7, #24]
 80055ce:	69bb      	ldr	r3, [r7, #24]
 80055d0:	2b7f      	cmp	r3, #127	; 0x7f
 80055d2:	d8f0      	bhi.n	80055b6 <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 80055d4:	69fb      	ldr	r3, [r7, #28]
 80055d6:	1c5a      	adds	r2, r3, #1
 80055d8:	61fa      	str	r2, [r7, #28]
 80055da:	69ba      	ldr	r2, [r7, #24]
 80055dc:	b2d2      	uxtb	r2, r2
 80055de:	701a      	strb	r2, [r3, #0]
 80055e0:	69fb      	ldr	r3, [r7, #28]
 80055e2:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 80055e4:	2206      	movs	r2, #6
 80055e6:	68f9      	ldr	r1, [r7, #12]
 80055e8:	6938      	ldr	r0, [r7, #16]
 80055ea:	f7fe fe5b 	bl	80042a4 <_SendPacket>
  RECORD_END();
 80055ee:	697b      	ldr	r3, [r7, #20]
 80055f0:	f383 8811 	msr	BASEPRI, r3
}
 80055f4:	bf00      	nop
 80055f6:	3720      	adds	r7, #32
 80055f8:	46bd      	mov	sp, r7
 80055fa:	bd80      	pop	{r7, pc}
 80055fc:	200142bc 	.word	0x200142bc
 8005600:	2001428c 	.word	0x2001428c

08005604 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 8005604:	b580      	push	{r7, lr}
 8005606:	b08c      	sub	sp, #48	; 0x30
 8005608:	af00      	add	r7, sp, #0
 800560a:	4603      	mov	r3, r0
 800560c:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 800560e:	4b3b      	ldr	r3, [pc, #236]	; (80056fc <SEGGER_SYSVIEW_SendModule+0xf8>)
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	2b00      	cmp	r3, #0
 8005614:	d06d      	beq.n	80056f2 <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 8005616:	4b39      	ldr	r3, [pc, #228]	; (80056fc <SEGGER_SYSVIEW_SendModule+0xf8>)
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 800561c:	2300      	movs	r3, #0
 800561e:	62bb      	str	r3, [r7, #40]	; 0x28
 8005620:	e008      	b.n	8005634 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 8005622:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005624:	691b      	ldr	r3, [r3, #16]
 8005626:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 8005628:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800562a:	2b00      	cmp	r3, #0
 800562c:	d007      	beq.n	800563e <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 800562e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005630:	3301      	adds	r3, #1
 8005632:	62bb      	str	r3, [r7, #40]	; 0x28
 8005634:	79fb      	ldrb	r3, [r7, #7]
 8005636:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005638:	429a      	cmp	r2, r3
 800563a:	d3f2      	bcc.n	8005622 <SEGGER_SYSVIEW_SendModule+0x1e>
 800563c:	e000      	b.n	8005640 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 800563e:	bf00      	nop
      }
    }
    if (pModule != 0) {
 8005640:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005642:	2b00      	cmp	r3, #0
 8005644:	d055      	beq.n	80056f2 <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005646:	f3ef 8311 	mrs	r3, BASEPRI
 800564a:	f04f 0120 	mov.w	r1, #32
 800564e:	f381 8811 	msr	BASEPRI, r1
 8005652:	617b      	str	r3, [r7, #20]
 8005654:	482a      	ldr	r0, [pc, #168]	; (8005700 <SEGGER_SYSVIEW_SendModule+0xfc>)
 8005656:	f7fe fd33 	bl	80040c0 <_PreparePacket>
 800565a:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 800565c:	693b      	ldr	r3, [r7, #16]
 800565e:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	627b      	str	r3, [r7, #36]	; 0x24
 8005664:	79fb      	ldrb	r3, [r7, #7]
 8005666:	623b      	str	r3, [r7, #32]
 8005668:	e00b      	b.n	8005682 <SEGGER_SYSVIEW_SendModule+0x7e>
 800566a:	6a3b      	ldr	r3, [r7, #32]
 800566c:	b2da      	uxtb	r2, r3
 800566e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005670:	1c59      	adds	r1, r3, #1
 8005672:	6279      	str	r1, [r7, #36]	; 0x24
 8005674:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005678:	b2d2      	uxtb	r2, r2
 800567a:	701a      	strb	r2, [r3, #0]
 800567c:	6a3b      	ldr	r3, [r7, #32]
 800567e:	09db      	lsrs	r3, r3, #7
 8005680:	623b      	str	r3, [r7, #32]
 8005682:	6a3b      	ldr	r3, [r7, #32]
 8005684:	2b7f      	cmp	r3, #127	; 0x7f
 8005686:	d8f0      	bhi.n	800566a <SEGGER_SYSVIEW_SendModule+0x66>
 8005688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800568a:	1c5a      	adds	r2, r3, #1
 800568c:	627a      	str	r2, [r7, #36]	; 0x24
 800568e:	6a3a      	ldr	r2, [r7, #32]
 8005690:	b2d2      	uxtb	r2, r2
 8005692:	701a      	strb	r2, [r3, #0]
 8005694:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005696:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	61fb      	str	r3, [r7, #28]
 800569c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800569e:	689b      	ldr	r3, [r3, #8]
 80056a0:	61bb      	str	r3, [r7, #24]
 80056a2:	e00b      	b.n	80056bc <SEGGER_SYSVIEW_SendModule+0xb8>
 80056a4:	69bb      	ldr	r3, [r7, #24]
 80056a6:	b2da      	uxtb	r2, r3
 80056a8:	69fb      	ldr	r3, [r7, #28]
 80056aa:	1c59      	adds	r1, r3, #1
 80056ac:	61f9      	str	r1, [r7, #28]
 80056ae:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80056b2:	b2d2      	uxtb	r2, r2
 80056b4:	701a      	strb	r2, [r3, #0]
 80056b6:	69bb      	ldr	r3, [r7, #24]
 80056b8:	09db      	lsrs	r3, r3, #7
 80056ba:	61bb      	str	r3, [r7, #24]
 80056bc:	69bb      	ldr	r3, [r7, #24]
 80056be:	2b7f      	cmp	r3, #127	; 0x7f
 80056c0:	d8f0      	bhi.n	80056a4 <SEGGER_SYSVIEW_SendModule+0xa0>
 80056c2:	69fb      	ldr	r3, [r7, #28]
 80056c4:	1c5a      	adds	r2, r3, #1
 80056c6:	61fa      	str	r2, [r7, #28]
 80056c8:	69ba      	ldr	r2, [r7, #24]
 80056ca:	b2d2      	uxtb	r2, r2
 80056cc:	701a      	strb	r2, [r3, #0]
 80056ce:	69fb      	ldr	r3, [r7, #28]
 80056d0:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80056d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	2280      	movs	r2, #128	; 0x80
 80056d8:	4619      	mov	r1, r3
 80056da:	68f8      	ldr	r0, [r7, #12]
 80056dc:	f7fe fca0 	bl	8004020 <_EncodeStr>
 80056e0:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 80056e2:	2216      	movs	r2, #22
 80056e4:	68f9      	ldr	r1, [r7, #12]
 80056e6:	6938      	ldr	r0, [r7, #16]
 80056e8:	f7fe fddc 	bl	80042a4 <_SendPacket>
      RECORD_END();
 80056ec:	697b      	ldr	r3, [r7, #20]
 80056ee:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 80056f2:	bf00      	nop
 80056f4:	3730      	adds	r7, #48	; 0x30
 80056f6:	46bd      	mov	sp, r7
 80056f8:	bd80      	pop	{r7, pc}
 80056fa:	bf00      	nop
 80056fc:	200142b4 	.word	0x200142b4
 8005700:	200142bc 	.word	0x200142bc

08005704 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 8005704:	b580      	push	{r7, lr}
 8005706:	b082      	sub	sp, #8
 8005708:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 800570a:	4b0c      	ldr	r3, [pc, #48]	; (800573c <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	2b00      	cmp	r3, #0
 8005710:	d00f      	beq.n	8005732 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 8005712:	4b0a      	ldr	r3, [pc, #40]	; (800573c <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	68db      	ldr	r3, [r3, #12]
 800571c:	2b00      	cmp	r3, #0
 800571e:	d002      	beq.n	8005726 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	68db      	ldr	r3, [r3, #12]
 8005724:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	691b      	ldr	r3, [r3, #16]
 800572a:	607b      	str	r3, [r7, #4]
    } while (pModule);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d1f2      	bne.n	8005718 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 8005732:	bf00      	nop
 8005734:	3708      	adds	r7, #8
 8005736:	46bd      	mov	sp, r7
 8005738:	bd80      	pop	{r7, pc}
 800573a:	bf00      	nop
 800573c:	200142b4 	.word	0x200142b4

08005740 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8005740:	b580      	push	{r7, lr}
 8005742:	b086      	sub	sp, #24
 8005744:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 8005746:	f3ef 8311 	mrs	r3, BASEPRI
 800574a:	f04f 0120 	mov.w	r1, #32
 800574e:	f381 8811 	msr	BASEPRI, r1
 8005752:	60fb      	str	r3, [r7, #12]
 8005754:	4817      	ldr	r0, [pc, #92]	; (80057b4 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 8005756:	f7fe fcb3 	bl	80040c0 <_PreparePacket>
 800575a:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 800575c:	68bb      	ldr	r3, [r7, #8]
 800575e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	617b      	str	r3, [r7, #20]
 8005764:	4b14      	ldr	r3, [pc, #80]	; (80057b8 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 8005766:	781b      	ldrb	r3, [r3, #0]
 8005768:	613b      	str	r3, [r7, #16]
 800576a:	e00b      	b.n	8005784 <SEGGER_SYSVIEW_SendNumModules+0x44>
 800576c:	693b      	ldr	r3, [r7, #16]
 800576e:	b2da      	uxtb	r2, r3
 8005770:	697b      	ldr	r3, [r7, #20]
 8005772:	1c59      	adds	r1, r3, #1
 8005774:	6179      	str	r1, [r7, #20]
 8005776:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800577a:	b2d2      	uxtb	r2, r2
 800577c:	701a      	strb	r2, [r3, #0]
 800577e:	693b      	ldr	r3, [r7, #16]
 8005780:	09db      	lsrs	r3, r3, #7
 8005782:	613b      	str	r3, [r7, #16]
 8005784:	693b      	ldr	r3, [r7, #16]
 8005786:	2b7f      	cmp	r3, #127	; 0x7f
 8005788:	d8f0      	bhi.n	800576c <SEGGER_SYSVIEW_SendNumModules+0x2c>
 800578a:	697b      	ldr	r3, [r7, #20]
 800578c:	1c5a      	adds	r2, r3, #1
 800578e:	617a      	str	r2, [r7, #20]
 8005790:	693a      	ldr	r2, [r7, #16]
 8005792:	b2d2      	uxtb	r2, r2
 8005794:	701a      	strb	r2, [r3, #0]
 8005796:	697b      	ldr	r3, [r7, #20]
 8005798:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 800579a:	221b      	movs	r2, #27
 800579c:	6879      	ldr	r1, [r7, #4]
 800579e:	68b8      	ldr	r0, [r7, #8]
 80057a0:	f7fe fd80 	bl	80042a4 <_SendPacket>
  RECORD_END();
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	f383 8811 	msr	BASEPRI, r3
}
 80057aa:	bf00      	nop
 80057ac:	3718      	adds	r7, #24
 80057ae:	46bd      	mov	sp, r7
 80057b0:	bd80      	pop	{r7, pc}
 80057b2:	bf00      	nop
 80057b4:	200142bc 	.word	0x200142bc
 80057b8:	200142b8 	.word	0x200142b8

080057bc <SEGGER_SYSVIEW_PrintfTarget>:
*    the host.
*
*  Parameters
*    s        - String to be formatted.
*/
void SEGGER_SYSVIEW_PrintfTarget(const char* s, ...) {
 80057bc:	b40f      	push	{r0, r1, r2, r3}
 80057be:	b580      	push	{r7, lr}
 80057c0:	b082      	sub	sp, #8
 80057c2:	af00      	add	r7, sp, #0
  va_list ParamList;

  va_start(ParamList, s);
 80057c4:	f107 0314 	add.w	r3, r7, #20
 80057c8:	607b      	str	r3, [r7, #4]
  _VPrintTarget(s, SEGGER_SYSVIEW_LOG, &ParamList);
 80057ca:	1d3b      	adds	r3, r7, #4
 80057cc:	461a      	mov	r2, r3
 80057ce:	2100      	movs	r1, #0
 80057d0:	6938      	ldr	r0, [r7, #16]
 80057d2:	f7fe fff1 	bl	80047b8 <_VPrintTarget>
  va_end(ParamList);
}
 80057d6:	bf00      	nop
 80057d8:	3708      	adds	r7, #8
 80057da:	46bd      	mov	sp, r7
 80057dc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80057e0:	b004      	add	sp, #16
 80057e2:	4770      	bx	lr

080057e4 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 80057e4:	b580      	push	{r7, lr}
 80057e6:	b08a      	sub	sp, #40	; 0x28
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80057ec:	f3ef 8311 	mrs	r3, BASEPRI
 80057f0:	f04f 0120 	mov.w	r1, #32
 80057f4:	f381 8811 	msr	BASEPRI, r1
 80057f8:	617b      	str	r3, [r7, #20]
 80057fa:	4827      	ldr	r0, [pc, #156]	; (8005898 <SEGGER_SYSVIEW_Warn+0xb4>)
 80057fc:	f7fe fc60 	bl	80040c0 <_PreparePacket>
 8005800:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005802:	2280      	movs	r2, #128	; 0x80
 8005804:	6879      	ldr	r1, [r7, #4]
 8005806:	6938      	ldr	r0, [r7, #16]
 8005808:	f7fe fc0a 	bl	8004020 <_EncodeStr>
 800580c:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	627b      	str	r3, [r7, #36]	; 0x24
 8005812:	2301      	movs	r3, #1
 8005814:	623b      	str	r3, [r7, #32]
 8005816:	e00b      	b.n	8005830 <SEGGER_SYSVIEW_Warn+0x4c>
 8005818:	6a3b      	ldr	r3, [r7, #32]
 800581a:	b2da      	uxtb	r2, r3
 800581c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800581e:	1c59      	adds	r1, r3, #1
 8005820:	6279      	str	r1, [r7, #36]	; 0x24
 8005822:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005826:	b2d2      	uxtb	r2, r2
 8005828:	701a      	strb	r2, [r3, #0]
 800582a:	6a3b      	ldr	r3, [r7, #32]
 800582c:	09db      	lsrs	r3, r3, #7
 800582e:	623b      	str	r3, [r7, #32]
 8005830:	6a3b      	ldr	r3, [r7, #32]
 8005832:	2b7f      	cmp	r3, #127	; 0x7f
 8005834:	d8f0      	bhi.n	8005818 <SEGGER_SYSVIEW_Warn+0x34>
 8005836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005838:	1c5a      	adds	r2, r3, #1
 800583a:	627a      	str	r2, [r7, #36]	; 0x24
 800583c:	6a3a      	ldr	r2, [r7, #32]
 800583e:	b2d2      	uxtb	r2, r2
 8005840:	701a      	strb	r2, [r3, #0]
 8005842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005844:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	61fb      	str	r3, [r7, #28]
 800584a:	2300      	movs	r3, #0
 800584c:	61bb      	str	r3, [r7, #24]
 800584e:	e00b      	b.n	8005868 <SEGGER_SYSVIEW_Warn+0x84>
 8005850:	69bb      	ldr	r3, [r7, #24]
 8005852:	b2da      	uxtb	r2, r3
 8005854:	69fb      	ldr	r3, [r7, #28]
 8005856:	1c59      	adds	r1, r3, #1
 8005858:	61f9      	str	r1, [r7, #28]
 800585a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800585e:	b2d2      	uxtb	r2, r2
 8005860:	701a      	strb	r2, [r3, #0]
 8005862:	69bb      	ldr	r3, [r7, #24]
 8005864:	09db      	lsrs	r3, r3, #7
 8005866:	61bb      	str	r3, [r7, #24]
 8005868:	69bb      	ldr	r3, [r7, #24]
 800586a:	2b7f      	cmp	r3, #127	; 0x7f
 800586c:	d8f0      	bhi.n	8005850 <SEGGER_SYSVIEW_Warn+0x6c>
 800586e:	69fb      	ldr	r3, [r7, #28]
 8005870:	1c5a      	adds	r2, r3, #1
 8005872:	61fa      	str	r2, [r7, #28]
 8005874:	69ba      	ldr	r2, [r7, #24]
 8005876:	b2d2      	uxtb	r2, r2
 8005878:	701a      	strb	r2, [r3, #0]
 800587a:	69fb      	ldr	r3, [r7, #28]
 800587c:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800587e:	221a      	movs	r2, #26
 8005880:	68f9      	ldr	r1, [r7, #12]
 8005882:	6938      	ldr	r0, [r7, #16]
 8005884:	f7fe fd0e 	bl	80042a4 <_SendPacket>
  RECORD_END();
 8005888:	697b      	ldr	r3, [r7, #20]
 800588a:	f383 8811 	msr	BASEPRI, r3
}
 800588e:	bf00      	nop
 8005890:	3728      	adds	r7, #40	; 0x28
 8005892:	46bd      	mov	sp, r7
 8005894:	bd80      	pop	{r7, pc}
 8005896:	bf00      	nop
 8005898:	200142bc 	.word	0x200142bc

0800589c <SEGGER_SYSVIEW_IsStarted>:
*
*  Return value
*      0: Recording not started.
*    > 0: Recording started.
*/
int SEGGER_SYSVIEW_IsStarted(void) {
 800589c:	b580      	push	{r7, lr}
 800589e:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
  //
  // Check if host is sending data which needs to be processed.
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 80058a0:	4b13      	ldr	r3, [pc, #76]	; (80058f0 <SEGGER_SYSVIEW_IsStarted+0x54>)
 80058a2:	7e1b      	ldrb	r3, [r3, #24]
 80058a4:	4619      	mov	r1, r3
 80058a6:	4a13      	ldr	r2, [pc, #76]	; (80058f4 <SEGGER_SYSVIEW_IsStarted+0x58>)
 80058a8:	460b      	mov	r3, r1
 80058aa:	005b      	lsls	r3, r3, #1
 80058ac:	440b      	add	r3, r1
 80058ae:	00db      	lsls	r3, r3, #3
 80058b0:	4413      	add	r3, r2
 80058b2:	336c      	adds	r3, #108	; 0x6c
 80058b4:	681a      	ldr	r2, [r3, #0]
 80058b6:	4b0e      	ldr	r3, [pc, #56]	; (80058f0 <SEGGER_SYSVIEW_IsStarted+0x54>)
 80058b8:	7e1b      	ldrb	r3, [r3, #24]
 80058ba:	4618      	mov	r0, r3
 80058bc:	490d      	ldr	r1, [pc, #52]	; (80058f4 <SEGGER_SYSVIEW_IsStarted+0x58>)
 80058be:	4603      	mov	r3, r0
 80058c0:	005b      	lsls	r3, r3, #1
 80058c2:	4403      	add	r3, r0
 80058c4:	00db      	lsls	r3, r3, #3
 80058c6:	440b      	add	r3, r1
 80058c8:	3370      	adds	r3, #112	; 0x70
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	429a      	cmp	r2, r3
 80058ce:	d00b      	beq.n	80058e8 <SEGGER_SYSVIEW_IsStarted+0x4c>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 80058d0:	4b07      	ldr	r3, [pc, #28]	; (80058f0 <SEGGER_SYSVIEW_IsStarted+0x54>)
 80058d2:	789b      	ldrb	r3, [r3, #2]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d107      	bne.n	80058e8 <SEGGER_SYSVIEW_IsStarted+0x4c>
      _SYSVIEW_Globals.RecursionCnt = 1;
 80058d8:	4b05      	ldr	r3, [pc, #20]	; (80058f0 <SEGGER_SYSVIEW_IsStarted+0x54>)
 80058da:	2201      	movs	r2, #1
 80058dc:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 80058de:	f7fe fbfb 	bl	80040d8 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 80058e2:	4b03      	ldr	r3, [pc, #12]	; (80058f0 <SEGGER_SYSVIEW_IsStarted+0x54>)
 80058e4:	2200      	movs	r2, #0
 80058e6:	709a      	strb	r2, [r3, #2]
    }
  }
#endif
  return _SYSVIEW_Globals.EnableState;
 80058e8:	4b01      	ldr	r3, [pc, #4]	; (80058f0 <SEGGER_SYSVIEW_IsStarted+0x54>)
 80058ea:	781b      	ldrb	r3, [r3, #0]
}
 80058ec:	4618      	mov	r0, r3
 80058ee:	bd80      	pop	{r7, pc}
 80058f0:	2001428c 	.word	0x2001428c
 80058f4:	200143f8 	.word	0x200143f8

080058f8 <__libc_init_array>:
 80058f8:	b570      	push	{r4, r5, r6, lr}
 80058fa:	4d0d      	ldr	r5, [pc, #52]	; (8005930 <__libc_init_array+0x38>)
 80058fc:	4c0d      	ldr	r4, [pc, #52]	; (8005934 <__libc_init_array+0x3c>)
 80058fe:	1b64      	subs	r4, r4, r5
 8005900:	10a4      	asrs	r4, r4, #2
 8005902:	2600      	movs	r6, #0
 8005904:	42a6      	cmp	r6, r4
 8005906:	d109      	bne.n	800591c <__libc_init_array+0x24>
 8005908:	4d0b      	ldr	r5, [pc, #44]	; (8005938 <__libc_init_array+0x40>)
 800590a:	4c0c      	ldr	r4, [pc, #48]	; (800593c <__libc_init_array+0x44>)
 800590c:	f000 fc7e 	bl	800620c <_init>
 8005910:	1b64      	subs	r4, r4, r5
 8005912:	10a4      	asrs	r4, r4, #2
 8005914:	2600      	movs	r6, #0
 8005916:	42a6      	cmp	r6, r4
 8005918:	d105      	bne.n	8005926 <__libc_init_array+0x2e>
 800591a:	bd70      	pop	{r4, r5, r6, pc}
 800591c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005920:	4798      	blx	r3
 8005922:	3601      	adds	r6, #1
 8005924:	e7ee      	b.n	8005904 <__libc_init_array+0xc>
 8005926:	f855 3b04 	ldr.w	r3, [r5], #4
 800592a:	4798      	blx	r3
 800592c:	3601      	adds	r6, #1
 800592e:	e7f2      	b.n	8005916 <__libc_init_array+0x1e>
 8005930:	080063b8 	.word	0x080063b8
 8005934:	080063b8 	.word	0x080063b8
 8005938:	080063b8 	.word	0x080063b8
 800593c:	080063bc 	.word	0x080063bc

08005940 <memcmp>:
 8005940:	b530      	push	{r4, r5, lr}
 8005942:	3901      	subs	r1, #1
 8005944:	2400      	movs	r4, #0
 8005946:	42a2      	cmp	r2, r4
 8005948:	d101      	bne.n	800594e <memcmp+0xe>
 800594a:	2000      	movs	r0, #0
 800594c:	e005      	b.n	800595a <memcmp+0x1a>
 800594e:	5d03      	ldrb	r3, [r0, r4]
 8005950:	3401      	adds	r4, #1
 8005952:	5d0d      	ldrb	r5, [r1, r4]
 8005954:	42ab      	cmp	r3, r5
 8005956:	d0f6      	beq.n	8005946 <memcmp+0x6>
 8005958:	1b58      	subs	r0, r3, r5
 800595a:	bd30      	pop	{r4, r5, pc}

0800595c <memcpy>:
 800595c:	440a      	add	r2, r1
 800595e:	4291      	cmp	r1, r2
 8005960:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8005964:	d100      	bne.n	8005968 <memcpy+0xc>
 8005966:	4770      	bx	lr
 8005968:	b510      	push	{r4, lr}
 800596a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800596e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005972:	4291      	cmp	r1, r2
 8005974:	d1f9      	bne.n	800596a <memcpy+0xe>
 8005976:	bd10      	pop	{r4, pc}

08005978 <memset>:
 8005978:	4402      	add	r2, r0
 800597a:	4603      	mov	r3, r0
 800597c:	4293      	cmp	r3, r2
 800597e:	d100      	bne.n	8005982 <memset+0xa>
 8005980:	4770      	bx	lr
 8005982:	f803 1b01 	strb.w	r1, [r3], #1
 8005986:	e7f9      	b.n	800597c <memset+0x4>

08005988 <sniprintf>:
 8005988:	b40c      	push	{r2, r3}
 800598a:	b530      	push	{r4, r5, lr}
 800598c:	4b17      	ldr	r3, [pc, #92]	; (80059ec <sniprintf+0x64>)
 800598e:	1e0c      	subs	r4, r1, #0
 8005990:	681d      	ldr	r5, [r3, #0]
 8005992:	b09d      	sub	sp, #116	; 0x74
 8005994:	da08      	bge.n	80059a8 <sniprintf+0x20>
 8005996:	238b      	movs	r3, #139	; 0x8b
 8005998:	602b      	str	r3, [r5, #0]
 800599a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800599e:	b01d      	add	sp, #116	; 0x74
 80059a0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80059a4:	b002      	add	sp, #8
 80059a6:	4770      	bx	lr
 80059a8:	f44f 7302 	mov.w	r3, #520	; 0x208
 80059ac:	f8ad 3014 	strh.w	r3, [sp, #20]
 80059b0:	bf14      	ite	ne
 80059b2:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 80059b6:	4623      	moveq	r3, r4
 80059b8:	9304      	str	r3, [sp, #16]
 80059ba:	9307      	str	r3, [sp, #28]
 80059bc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80059c0:	9002      	str	r0, [sp, #8]
 80059c2:	9006      	str	r0, [sp, #24]
 80059c4:	f8ad 3016 	strh.w	r3, [sp, #22]
 80059c8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80059ca:	ab21      	add	r3, sp, #132	; 0x84
 80059cc:	a902      	add	r1, sp, #8
 80059ce:	4628      	mov	r0, r5
 80059d0:	9301      	str	r3, [sp, #4]
 80059d2:	f000 f869 	bl	8005aa8 <_svfiprintf_r>
 80059d6:	1c43      	adds	r3, r0, #1
 80059d8:	bfbc      	itt	lt
 80059da:	238b      	movlt	r3, #139	; 0x8b
 80059dc:	602b      	strlt	r3, [r5, #0]
 80059de:	2c00      	cmp	r4, #0
 80059e0:	d0dd      	beq.n	800599e <sniprintf+0x16>
 80059e2:	9b02      	ldr	r3, [sp, #8]
 80059e4:	2200      	movs	r2, #0
 80059e6:	701a      	strb	r2, [r3, #0]
 80059e8:	e7d9      	b.n	800599e <sniprintf+0x16>
 80059ea:	bf00      	nop
 80059ec:	2000001c 	.word	0x2000001c

080059f0 <__ssputs_r>:
 80059f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80059f4:	688e      	ldr	r6, [r1, #8]
 80059f6:	429e      	cmp	r6, r3
 80059f8:	4682      	mov	sl, r0
 80059fa:	460c      	mov	r4, r1
 80059fc:	4690      	mov	r8, r2
 80059fe:	461f      	mov	r7, r3
 8005a00:	d838      	bhi.n	8005a74 <__ssputs_r+0x84>
 8005a02:	898a      	ldrh	r2, [r1, #12]
 8005a04:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005a08:	d032      	beq.n	8005a70 <__ssputs_r+0x80>
 8005a0a:	6825      	ldr	r5, [r4, #0]
 8005a0c:	6909      	ldr	r1, [r1, #16]
 8005a0e:	eba5 0901 	sub.w	r9, r5, r1
 8005a12:	6965      	ldr	r5, [r4, #20]
 8005a14:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005a18:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005a1c:	3301      	adds	r3, #1
 8005a1e:	444b      	add	r3, r9
 8005a20:	106d      	asrs	r5, r5, #1
 8005a22:	429d      	cmp	r5, r3
 8005a24:	bf38      	it	cc
 8005a26:	461d      	movcc	r5, r3
 8005a28:	0553      	lsls	r3, r2, #21
 8005a2a:	d531      	bpl.n	8005a90 <__ssputs_r+0xa0>
 8005a2c:	4629      	mov	r1, r5
 8005a2e:	f000 fb39 	bl	80060a4 <_malloc_r>
 8005a32:	4606      	mov	r6, r0
 8005a34:	b950      	cbnz	r0, 8005a4c <__ssputs_r+0x5c>
 8005a36:	230c      	movs	r3, #12
 8005a38:	f8ca 3000 	str.w	r3, [sl]
 8005a3c:	89a3      	ldrh	r3, [r4, #12]
 8005a3e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005a42:	81a3      	strh	r3, [r4, #12]
 8005a44:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005a48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a4c:	6921      	ldr	r1, [r4, #16]
 8005a4e:	464a      	mov	r2, r9
 8005a50:	f7ff ff84 	bl	800595c <memcpy>
 8005a54:	89a3      	ldrh	r3, [r4, #12]
 8005a56:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005a5a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005a5e:	81a3      	strh	r3, [r4, #12]
 8005a60:	6126      	str	r6, [r4, #16]
 8005a62:	6165      	str	r5, [r4, #20]
 8005a64:	444e      	add	r6, r9
 8005a66:	eba5 0509 	sub.w	r5, r5, r9
 8005a6a:	6026      	str	r6, [r4, #0]
 8005a6c:	60a5      	str	r5, [r4, #8]
 8005a6e:	463e      	mov	r6, r7
 8005a70:	42be      	cmp	r6, r7
 8005a72:	d900      	bls.n	8005a76 <__ssputs_r+0x86>
 8005a74:	463e      	mov	r6, r7
 8005a76:	4632      	mov	r2, r6
 8005a78:	6820      	ldr	r0, [r4, #0]
 8005a7a:	4641      	mov	r1, r8
 8005a7c:	f000 faa8 	bl	8005fd0 <memmove>
 8005a80:	68a3      	ldr	r3, [r4, #8]
 8005a82:	6822      	ldr	r2, [r4, #0]
 8005a84:	1b9b      	subs	r3, r3, r6
 8005a86:	4432      	add	r2, r6
 8005a88:	60a3      	str	r3, [r4, #8]
 8005a8a:	6022      	str	r2, [r4, #0]
 8005a8c:	2000      	movs	r0, #0
 8005a8e:	e7db      	b.n	8005a48 <__ssputs_r+0x58>
 8005a90:	462a      	mov	r2, r5
 8005a92:	f000 fb61 	bl	8006158 <_realloc_r>
 8005a96:	4606      	mov	r6, r0
 8005a98:	2800      	cmp	r0, #0
 8005a9a:	d1e1      	bne.n	8005a60 <__ssputs_r+0x70>
 8005a9c:	6921      	ldr	r1, [r4, #16]
 8005a9e:	4650      	mov	r0, sl
 8005aa0:	f000 fab0 	bl	8006004 <_free_r>
 8005aa4:	e7c7      	b.n	8005a36 <__ssputs_r+0x46>
	...

08005aa8 <_svfiprintf_r>:
 8005aa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005aac:	4698      	mov	r8, r3
 8005aae:	898b      	ldrh	r3, [r1, #12]
 8005ab0:	061b      	lsls	r3, r3, #24
 8005ab2:	b09d      	sub	sp, #116	; 0x74
 8005ab4:	4607      	mov	r7, r0
 8005ab6:	460d      	mov	r5, r1
 8005ab8:	4614      	mov	r4, r2
 8005aba:	d50e      	bpl.n	8005ada <_svfiprintf_r+0x32>
 8005abc:	690b      	ldr	r3, [r1, #16]
 8005abe:	b963      	cbnz	r3, 8005ada <_svfiprintf_r+0x32>
 8005ac0:	2140      	movs	r1, #64	; 0x40
 8005ac2:	f000 faef 	bl	80060a4 <_malloc_r>
 8005ac6:	6028      	str	r0, [r5, #0]
 8005ac8:	6128      	str	r0, [r5, #16]
 8005aca:	b920      	cbnz	r0, 8005ad6 <_svfiprintf_r+0x2e>
 8005acc:	230c      	movs	r3, #12
 8005ace:	603b      	str	r3, [r7, #0]
 8005ad0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005ad4:	e0d1      	b.n	8005c7a <_svfiprintf_r+0x1d2>
 8005ad6:	2340      	movs	r3, #64	; 0x40
 8005ad8:	616b      	str	r3, [r5, #20]
 8005ada:	2300      	movs	r3, #0
 8005adc:	9309      	str	r3, [sp, #36]	; 0x24
 8005ade:	2320      	movs	r3, #32
 8005ae0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005ae4:	f8cd 800c 	str.w	r8, [sp, #12]
 8005ae8:	2330      	movs	r3, #48	; 0x30
 8005aea:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8005c94 <_svfiprintf_r+0x1ec>
 8005aee:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005af2:	f04f 0901 	mov.w	r9, #1
 8005af6:	4623      	mov	r3, r4
 8005af8:	469a      	mov	sl, r3
 8005afa:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005afe:	b10a      	cbz	r2, 8005b04 <_svfiprintf_r+0x5c>
 8005b00:	2a25      	cmp	r2, #37	; 0x25
 8005b02:	d1f9      	bne.n	8005af8 <_svfiprintf_r+0x50>
 8005b04:	ebba 0b04 	subs.w	fp, sl, r4
 8005b08:	d00b      	beq.n	8005b22 <_svfiprintf_r+0x7a>
 8005b0a:	465b      	mov	r3, fp
 8005b0c:	4622      	mov	r2, r4
 8005b0e:	4629      	mov	r1, r5
 8005b10:	4638      	mov	r0, r7
 8005b12:	f7ff ff6d 	bl	80059f0 <__ssputs_r>
 8005b16:	3001      	adds	r0, #1
 8005b18:	f000 80aa 	beq.w	8005c70 <_svfiprintf_r+0x1c8>
 8005b1c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005b1e:	445a      	add	r2, fp
 8005b20:	9209      	str	r2, [sp, #36]	; 0x24
 8005b22:	f89a 3000 	ldrb.w	r3, [sl]
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	f000 80a2 	beq.w	8005c70 <_svfiprintf_r+0x1c8>
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005b32:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005b36:	f10a 0a01 	add.w	sl, sl, #1
 8005b3a:	9304      	str	r3, [sp, #16]
 8005b3c:	9307      	str	r3, [sp, #28]
 8005b3e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005b42:	931a      	str	r3, [sp, #104]	; 0x68
 8005b44:	4654      	mov	r4, sl
 8005b46:	2205      	movs	r2, #5
 8005b48:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b4c:	4851      	ldr	r0, [pc, #324]	; (8005c94 <_svfiprintf_r+0x1ec>)
 8005b4e:	f7fa fb8f 	bl	8000270 <memchr>
 8005b52:	9a04      	ldr	r2, [sp, #16]
 8005b54:	b9d8      	cbnz	r0, 8005b8e <_svfiprintf_r+0xe6>
 8005b56:	06d0      	lsls	r0, r2, #27
 8005b58:	bf44      	itt	mi
 8005b5a:	2320      	movmi	r3, #32
 8005b5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005b60:	0711      	lsls	r1, r2, #28
 8005b62:	bf44      	itt	mi
 8005b64:	232b      	movmi	r3, #43	; 0x2b
 8005b66:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005b6a:	f89a 3000 	ldrb.w	r3, [sl]
 8005b6e:	2b2a      	cmp	r3, #42	; 0x2a
 8005b70:	d015      	beq.n	8005b9e <_svfiprintf_r+0xf6>
 8005b72:	9a07      	ldr	r2, [sp, #28]
 8005b74:	4654      	mov	r4, sl
 8005b76:	2000      	movs	r0, #0
 8005b78:	f04f 0c0a 	mov.w	ip, #10
 8005b7c:	4621      	mov	r1, r4
 8005b7e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005b82:	3b30      	subs	r3, #48	; 0x30
 8005b84:	2b09      	cmp	r3, #9
 8005b86:	d94e      	bls.n	8005c26 <_svfiprintf_r+0x17e>
 8005b88:	b1b0      	cbz	r0, 8005bb8 <_svfiprintf_r+0x110>
 8005b8a:	9207      	str	r2, [sp, #28]
 8005b8c:	e014      	b.n	8005bb8 <_svfiprintf_r+0x110>
 8005b8e:	eba0 0308 	sub.w	r3, r0, r8
 8005b92:	fa09 f303 	lsl.w	r3, r9, r3
 8005b96:	4313      	orrs	r3, r2
 8005b98:	9304      	str	r3, [sp, #16]
 8005b9a:	46a2      	mov	sl, r4
 8005b9c:	e7d2      	b.n	8005b44 <_svfiprintf_r+0x9c>
 8005b9e:	9b03      	ldr	r3, [sp, #12]
 8005ba0:	1d19      	adds	r1, r3, #4
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	9103      	str	r1, [sp, #12]
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	bfbb      	ittet	lt
 8005baa:	425b      	neglt	r3, r3
 8005bac:	f042 0202 	orrlt.w	r2, r2, #2
 8005bb0:	9307      	strge	r3, [sp, #28]
 8005bb2:	9307      	strlt	r3, [sp, #28]
 8005bb4:	bfb8      	it	lt
 8005bb6:	9204      	strlt	r2, [sp, #16]
 8005bb8:	7823      	ldrb	r3, [r4, #0]
 8005bba:	2b2e      	cmp	r3, #46	; 0x2e
 8005bbc:	d10c      	bne.n	8005bd8 <_svfiprintf_r+0x130>
 8005bbe:	7863      	ldrb	r3, [r4, #1]
 8005bc0:	2b2a      	cmp	r3, #42	; 0x2a
 8005bc2:	d135      	bne.n	8005c30 <_svfiprintf_r+0x188>
 8005bc4:	9b03      	ldr	r3, [sp, #12]
 8005bc6:	1d1a      	adds	r2, r3, #4
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	9203      	str	r2, [sp, #12]
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	bfb8      	it	lt
 8005bd0:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8005bd4:	3402      	adds	r4, #2
 8005bd6:	9305      	str	r3, [sp, #20]
 8005bd8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005ca4 <_svfiprintf_r+0x1fc>
 8005bdc:	7821      	ldrb	r1, [r4, #0]
 8005bde:	2203      	movs	r2, #3
 8005be0:	4650      	mov	r0, sl
 8005be2:	f7fa fb45 	bl	8000270 <memchr>
 8005be6:	b140      	cbz	r0, 8005bfa <_svfiprintf_r+0x152>
 8005be8:	2340      	movs	r3, #64	; 0x40
 8005bea:	eba0 000a 	sub.w	r0, r0, sl
 8005bee:	fa03 f000 	lsl.w	r0, r3, r0
 8005bf2:	9b04      	ldr	r3, [sp, #16]
 8005bf4:	4303      	orrs	r3, r0
 8005bf6:	3401      	adds	r4, #1
 8005bf8:	9304      	str	r3, [sp, #16]
 8005bfa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005bfe:	4826      	ldr	r0, [pc, #152]	; (8005c98 <_svfiprintf_r+0x1f0>)
 8005c00:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005c04:	2206      	movs	r2, #6
 8005c06:	f7fa fb33 	bl	8000270 <memchr>
 8005c0a:	2800      	cmp	r0, #0
 8005c0c:	d038      	beq.n	8005c80 <_svfiprintf_r+0x1d8>
 8005c0e:	4b23      	ldr	r3, [pc, #140]	; (8005c9c <_svfiprintf_r+0x1f4>)
 8005c10:	bb1b      	cbnz	r3, 8005c5a <_svfiprintf_r+0x1b2>
 8005c12:	9b03      	ldr	r3, [sp, #12]
 8005c14:	3307      	adds	r3, #7
 8005c16:	f023 0307 	bic.w	r3, r3, #7
 8005c1a:	3308      	adds	r3, #8
 8005c1c:	9303      	str	r3, [sp, #12]
 8005c1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c20:	4433      	add	r3, r6
 8005c22:	9309      	str	r3, [sp, #36]	; 0x24
 8005c24:	e767      	b.n	8005af6 <_svfiprintf_r+0x4e>
 8005c26:	fb0c 3202 	mla	r2, ip, r2, r3
 8005c2a:	460c      	mov	r4, r1
 8005c2c:	2001      	movs	r0, #1
 8005c2e:	e7a5      	b.n	8005b7c <_svfiprintf_r+0xd4>
 8005c30:	2300      	movs	r3, #0
 8005c32:	3401      	adds	r4, #1
 8005c34:	9305      	str	r3, [sp, #20]
 8005c36:	4619      	mov	r1, r3
 8005c38:	f04f 0c0a 	mov.w	ip, #10
 8005c3c:	4620      	mov	r0, r4
 8005c3e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005c42:	3a30      	subs	r2, #48	; 0x30
 8005c44:	2a09      	cmp	r2, #9
 8005c46:	d903      	bls.n	8005c50 <_svfiprintf_r+0x1a8>
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d0c5      	beq.n	8005bd8 <_svfiprintf_r+0x130>
 8005c4c:	9105      	str	r1, [sp, #20]
 8005c4e:	e7c3      	b.n	8005bd8 <_svfiprintf_r+0x130>
 8005c50:	fb0c 2101 	mla	r1, ip, r1, r2
 8005c54:	4604      	mov	r4, r0
 8005c56:	2301      	movs	r3, #1
 8005c58:	e7f0      	b.n	8005c3c <_svfiprintf_r+0x194>
 8005c5a:	ab03      	add	r3, sp, #12
 8005c5c:	9300      	str	r3, [sp, #0]
 8005c5e:	462a      	mov	r2, r5
 8005c60:	4b0f      	ldr	r3, [pc, #60]	; (8005ca0 <_svfiprintf_r+0x1f8>)
 8005c62:	a904      	add	r1, sp, #16
 8005c64:	4638      	mov	r0, r7
 8005c66:	f3af 8000 	nop.w
 8005c6a:	1c42      	adds	r2, r0, #1
 8005c6c:	4606      	mov	r6, r0
 8005c6e:	d1d6      	bne.n	8005c1e <_svfiprintf_r+0x176>
 8005c70:	89ab      	ldrh	r3, [r5, #12]
 8005c72:	065b      	lsls	r3, r3, #25
 8005c74:	f53f af2c 	bmi.w	8005ad0 <_svfiprintf_r+0x28>
 8005c78:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005c7a:	b01d      	add	sp, #116	; 0x74
 8005c7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c80:	ab03      	add	r3, sp, #12
 8005c82:	9300      	str	r3, [sp, #0]
 8005c84:	462a      	mov	r2, r5
 8005c86:	4b06      	ldr	r3, [pc, #24]	; (8005ca0 <_svfiprintf_r+0x1f8>)
 8005c88:	a904      	add	r1, sp, #16
 8005c8a:	4638      	mov	r0, r7
 8005c8c:	f000 f87a 	bl	8005d84 <_printf_i>
 8005c90:	e7eb      	b.n	8005c6a <_svfiprintf_r+0x1c2>
 8005c92:	bf00      	nop
 8005c94:	0800637c 	.word	0x0800637c
 8005c98:	08006386 	.word	0x08006386
 8005c9c:	00000000 	.word	0x00000000
 8005ca0:	080059f1 	.word	0x080059f1
 8005ca4:	08006382 	.word	0x08006382

08005ca8 <_printf_common>:
 8005ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005cac:	4616      	mov	r6, r2
 8005cae:	4699      	mov	r9, r3
 8005cb0:	688a      	ldr	r2, [r1, #8]
 8005cb2:	690b      	ldr	r3, [r1, #16]
 8005cb4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005cb8:	4293      	cmp	r3, r2
 8005cba:	bfb8      	it	lt
 8005cbc:	4613      	movlt	r3, r2
 8005cbe:	6033      	str	r3, [r6, #0]
 8005cc0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005cc4:	4607      	mov	r7, r0
 8005cc6:	460c      	mov	r4, r1
 8005cc8:	b10a      	cbz	r2, 8005cce <_printf_common+0x26>
 8005cca:	3301      	adds	r3, #1
 8005ccc:	6033      	str	r3, [r6, #0]
 8005cce:	6823      	ldr	r3, [r4, #0]
 8005cd0:	0699      	lsls	r1, r3, #26
 8005cd2:	bf42      	ittt	mi
 8005cd4:	6833      	ldrmi	r3, [r6, #0]
 8005cd6:	3302      	addmi	r3, #2
 8005cd8:	6033      	strmi	r3, [r6, #0]
 8005cda:	6825      	ldr	r5, [r4, #0]
 8005cdc:	f015 0506 	ands.w	r5, r5, #6
 8005ce0:	d106      	bne.n	8005cf0 <_printf_common+0x48>
 8005ce2:	f104 0a19 	add.w	sl, r4, #25
 8005ce6:	68e3      	ldr	r3, [r4, #12]
 8005ce8:	6832      	ldr	r2, [r6, #0]
 8005cea:	1a9b      	subs	r3, r3, r2
 8005cec:	42ab      	cmp	r3, r5
 8005cee:	dc26      	bgt.n	8005d3e <_printf_common+0x96>
 8005cf0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005cf4:	1e13      	subs	r3, r2, #0
 8005cf6:	6822      	ldr	r2, [r4, #0]
 8005cf8:	bf18      	it	ne
 8005cfa:	2301      	movne	r3, #1
 8005cfc:	0692      	lsls	r2, r2, #26
 8005cfe:	d42b      	bmi.n	8005d58 <_printf_common+0xb0>
 8005d00:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005d04:	4649      	mov	r1, r9
 8005d06:	4638      	mov	r0, r7
 8005d08:	47c0      	blx	r8
 8005d0a:	3001      	adds	r0, #1
 8005d0c:	d01e      	beq.n	8005d4c <_printf_common+0xa4>
 8005d0e:	6823      	ldr	r3, [r4, #0]
 8005d10:	68e5      	ldr	r5, [r4, #12]
 8005d12:	6832      	ldr	r2, [r6, #0]
 8005d14:	f003 0306 	and.w	r3, r3, #6
 8005d18:	2b04      	cmp	r3, #4
 8005d1a:	bf08      	it	eq
 8005d1c:	1aad      	subeq	r5, r5, r2
 8005d1e:	68a3      	ldr	r3, [r4, #8]
 8005d20:	6922      	ldr	r2, [r4, #16]
 8005d22:	bf0c      	ite	eq
 8005d24:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005d28:	2500      	movne	r5, #0
 8005d2a:	4293      	cmp	r3, r2
 8005d2c:	bfc4      	itt	gt
 8005d2e:	1a9b      	subgt	r3, r3, r2
 8005d30:	18ed      	addgt	r5, r5, r3
 8005d32:	2600      	movs	r6, #0
 8005d34:	341a      	adds	r4, #26
 8005d36:	42b5      	cmp	r5, r6
 8005d38:	d11a      	bne.n	8005d70 <_printf_common+0xc8>
 8005d3a:	2000      	movs	r0, #0
 8005d3c:	e008      	b.n	8005d50 <_printf_common+0xa8>
 8005d3e:	2301      	movs	r3, #1
 8005d40:	4652      	mov	r2, sl
 8005d42:	4649      	mov	r1, r9
 8005d44:	4638      	mov	r0, r7
 8005d46:	47c0      	blx	r8
 8005d48:	3001      	adds	r0, #1
 8005d4a:	d103      	bne.n	8005d54 <_printf_common+0xac>
 8005d4c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005d50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d54:	3501      	adds	r5, #1
 8005d56:	e7c6      	b.n	8005ce6 <_printf_common+0x3e>
 8005d58:	18e1      	adds	r1, r4, r3
 8005d5a:	1c5a      	adds	r2, r3, #1
 8005d5c:	2030      	movs	r0, #48	; 0x30
 8005d5e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005d62:	4422      	add	r2, r4
 8005d64:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005d68:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005d6c:	3302      	adds	r3, #2
 8005d6e:	e7c7      	b.n	8005d00 <_printf_common+0x58>
 8005d70:	2301      	movs	r3, #1
 8005d72:	4622      	mov	r2, r4
 8005d74:	4649      	mov	r1, r9
 8005d76:	4638      	mov	r0, r7
 8005d78:	47c0      	blx	r8
 8005d7a:	3001      	adds	r0, #1
 8005d7c:	d0e6      	beq.n	8005d4c <_printf_common+0xa4>
 8005d7e:	3601      	adds	r6, #1
 8005d80:	e7d9      	b.n	8005d36 <_printf_common+0x8e>
	...

08005d84 <_printf_i>:
 8005d84:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005d88:	460c      	mov	r4, r1
 8005d8a:	4691      	mov	r9, r2
 8005d8c:	7e27      	ldrb	r7, [r4, #24]
 8005d8e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005d90:	2f78      	cmp	r7, #120	; 0x78
 8005d92:	4680      	mov	r8, r0
 8005d94:	469a      	mov	sl, r3
 8005d96:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005d9a:	d807      	bhi.n	8005dac <_printf_i+0x28>
 8005d9c:	2f62      	cmp	r7, #98	; 0x62
 8005d9e:	d80a      	bhi.n	8005db6 <_printf_i+0x32>
 8005da0:	2f00      	cmp	r7, #0
 8005da2:	f000 80d8 	beq.w	8005f56 <_printf_i+0x1d2>
 8005da6:	2f58      	cmp	r7, #88	; 0x58
 8005da8:	f000 80a3 	beq.w	8005ef2 <_printf_i+0x16e>
 8005dac:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005db0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005db4:	e03a      	b.n	8005e2c <_printf_i+0xa8>
 8005db6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005dba:	2b15      	cmp	r3, #21
 8005dbc:	d8f6      	bhi.n	8005dac <_printf_i+0x28>
 8005dbe:	a001      	add	r0, pc, #4	; (adr r0, 8005dc4 <_printf_i+0x40>)
 8005dc0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005dc4:	08005e1d 	.word	0x08005e1d
 8005dc8:	08005e31 	.word	0x08005e31
 8005dcc:	08005dad 	.word	0x08005dad
 8005dd0:	08005dad 	.word	0x08005dad
 8005dd4:	08005dad 	.word	0x08005dad
 8005dd8:	08005dad 	.word	0x08005dad
 8005ddc:	08005e31 	.word	0x08005e31
 8005de0:	08005dad 	.word	0x08005dad
 8005de4:	08005dad 	.word	0x08005dad
 8005de8:	08005dad 	.word	0x08005dad
 8005dec:	08005dad 	.word	0x08005dad
 8005df0:	08005f3d 	.word	0x08005f3d
 8005df4:	08005e61 	.word	0x08005e61
 8005df8:	08005f1f 	.word	0x08005f1f
 8005dfc:	08005dad 	.word	0x08005dad
 8005e00:	08005dad 	.word	0x08005dad
 8005e04:	08005f5f 	.word	0x08005f5f
 8005e08:	08005dad 	.word	0x08005dad
 8005e0c:	08005e61 	.word	0x08005e61
 8005e10:	08005dad 	.word	0x08005dad
 8005e14:	08005dad 	.word	0x08005dad
 8005e18:	08005f27 	.word	0x08005f27
 8005e1c:	680b      	ldr	r3, [r1, #0]
 8005e1e:	1d1a      	adds	r2, r3, #4
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	600a      	str	r2, [r1, #0]
 8005e24:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005e28:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005e2c:	2301      	movs	r3, #1
 8005e2e:	e0a3      	b.n	8005f78 <_printf_i+0x1f4>
 8005e30:	6825      	ldr	r5, [r4, #0]
 8005e32:	6808      	ldr	r0, [r1, #0]
 8005e34:	062e      	lsls	r6, r5, #24
 8005e36:	f100 0304 	add.w	r3, r0, #4
 8005e3a:	d50a      	bpl.n	8005e52 <_printf_i+0xce>
 8005e3c:	6805      	ldr	r5, [r0, #0]
 8005e3e:	600b      	str	r3, [r1, #0]
 8005e40:	2d00      	cmp	r5, #0
 8005e42:	da03      	bge.n	8005e4c <_printf_i+0xc8>
 8005e44:	232d      	movs	r3, #45	; 0x2d
 8005e46:	426d      	negs	r5, r5
 8005e48:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005e4c:	485e      	ldr	r0, [pc, #376]	; (8005fc8 <_printf_i+0x244>)
 8005e4e:	230a      	movs	r3, #10
 8005e50:	e019      	b.n	8005e86 <_printf_i+0x102>
 8005e52:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005e56:	6805      	ldr	r5, [r0, #0]
 8005e58:	600b      	str	r3, [r1, #0]
 8005e5a:	bf18      	it	ne
 8005e5c:	b22d      	sxthne	r5, r5
 8005e5e:	e7ef      	b.n	8005e40 <_printf_i+0xbc>
 8005e60:	680b      	ldr	r3, [r1, #0]
 8005e62:	6825      	ldr	r5, [r4, #0]
 8005e64:	1d18      	adds	r0, r3, #4
 8005e66:	6008      	str	r0, [r1, #0]
 8005e68:	0628      	lsls	r0, r5, #24
 8005e6a:	d501      	bpl.n	8005e70 <_printf_i+0xec>
 8005e6c:	681d      	ldr	r5, [r3, #0]
 8005e6e:	e002      	b.n	8005e76 <_printf_i+0xf2>
 8005e70:	0669      	lsls	r1, r5, #25
 8005e72:	d5fb      	bpl.n	8005e6c <_printf_i+0xe8>
 8005e74:	881d      	ldrh	r5, [r3, #0]
 8005e76:	4854      	ldr	r0, [pc, #336]	; (8005fc8 <_printf_i+0x244>)
 8005e78:	2f6f      	cmp	r7, #111	; 0x6f
 8005e7a:	bf0c      	ite	eq
 8005e7c:	2308      	moveq	r3, #8
 8005e7e:	230a      	movne	r3, #10
 8005e80:	2100      	movs	r1, #0
 8005e82:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005e86:	6866      	ldr	r6, [r4, #4]
 8005e88:	60a6      	str	r6, [r4, #8]
 8005e8a:	2e00      	cmp	r6, #0
 8005e8c:	bfa2      	ittt	ge
 8005e8e:	6821      	ldrge	r1, [r4, #0]
 8005e90:	f021 0104 	bicge.w	r1, r1, #4
 8005e94:	6021      	strge	r1, [r4, #0]
 8005e96:	b90d      	cbnz	r5, 8005e9c <_printf_i+0x118>
 8005e98:	2e00      	cmp	r6, #0
 8005e9a:	d04d      	beq.n	8005f38 <_printf_i+0x1b4>
 8005e9c:	4616      	mov	r6, r2
 8005e9e:	fbb5 f1f3 	udiv	r1, r5, r3
 8005ea2:	fb03 5711 	mls	r7, r3, r1, r5
 8005ea6:	5dc7      	ldrb	r7, [r0, r7]
 8005ea8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005eac:	462f      	mov	r7, r5
 8005eae:	42bb      	cmp	r3, r7
 8005eb0:	460d      	mov	r5, r1
 8005eb2:	d9f4      	bls.n	8005e9e <_printf_i+0x11a>
 8005eb4:	2b08      	cmp	r3, #8
 8005eb6:	d10b      	bne.n	8005ed0 <_printf_i+0x14c>
 8005eb8:	6823      	ldr	r3, [r4, #0]
 8005eba:	07df      	lsls	r7, r3, #31
 8005ebc:	d508      	bpl.n	8005ed0 <_printf_i+0x14c>
 8005ebe:	6923      	ldr	r3, [r4, #16]
 8005ec0:	6861      	ldr	r1, [r4, #4]
 8005ec2:	4299      	cmp	r1, r3
 8005ec4:	bfde      	ittt	le
 8005ec6:	2330      	movle	r3, #48	; 0x30
 8005ec8:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005ecc:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8005ed0:	1b92      	subs	r2, r2, r6
 8005ed2:	6122      	str	r2, [r4, #16]
 8005ed4:	f8cd a000 	str.w	sl, [sp]
 8005ed8:	464b      	mov	r3, r9
 8005eda:	aa03      	add	r2, sp, #12
 8005edc:	4621      	mov	r1, r4
 8005ede:	4640      	mov	r0, r8
 8005ee0:	f7ff fee2 	bl	8005ca8 <_printf_common>
 8005ee4:	3001      	adds	r0, #1
 8005ee6:	d14c      	bne.n	8005f82 <_printf_i+0x1fe>
 8005ee8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005eec:	b004      	add	sp, #16
 8005eee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ef2:	4835      	ldr	r0, [pc, #212]	; (8005fc8 <_printf_i+0x244>)
 8005ef4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005ef8:	6823      	ldr	r3, [r4, #0]
 8005efa:	680e      	ldr	r6, [r1, #0]
 8005efc:	061f      	lsls	r7, r3, #24
 8005efe:	f856 5b04 	ldr.w	r5, [r6], #4
 8005f02:	600e      	str	r6, [r1, #0]
 8005f04:	d514      	bpl.n	8005f30 <_printf_i+0x1ac>
 8005f06:	07d9      	lsls	r1, r3, #31
 8005f08:	bf44      	itt	mi
 8005f0a:	f043 0320 	orrmi.w	r3, r3, #32
 8005f0e:	6023      	strmi	r3, [r4, #0]
 8005f10:	b91d      	cbnz	r5, 8005f1a <_printf_i+0x196>
 8005f12:	6823      	ldr	r3, [r4, #0]
 8005f14:	f023 0320 	bic.w	r3, r3, #32
 8005f18:	6023      	str	r3, [r4, #0]
 8005f1a:	2310      	movs	r3, #16
 8005f1c:	e7b0      	b.n	8005e80 <_printf_i+0xfc>
 8005f1e:	6823      	ldr	r3, [r4, #0]
 8005f20:	f043 0320 	orr.w	r3, r3, #32
 8005f24:	6023      	str	r3, [r4, #0]
 8005f26:	2378      	movs	r3, #120	; 0x78
 8005f28:	4828      	ldr	r0, [pc, #160]	; (8005fcc <_printf_i+0x248>)
 8005f2a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005f2e:	e7e3      	b.n	8005ef8 <_printf_i+0x174>
 8005f30:	065e      	lsls	r6, r3, #25
 8005f32:	bf48      	it	mi
 8005f34:	b2ad      	uxthmi	r5, r5
 8005f36:	e7e6      	b.n	8005f06 <_printf_i+0x182>
 8005f38:	4616      	mov	r6, r2
 8005f3a:	e7bb      	b.n	8005eb4 <_printf_i+0x130>
 8005f3c:	680b      	ldr	r3, [r1, #0]
 8005f3e:	6826      	ldr	r6, [r4, #0]
 8005f40:	6960      	ldr	r0, [r4, #20]
 8005f42:	1d1d      	adds	r5, r3, #4
 8005f44:	600d      	str	r5, [r1, #0]
 8005f46:	0635      	lsls	r5, r6, #24
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	d501      	bpl.n	8005f50 <_printf_i+0x1cc>
 8005f4c:	6018      	str	r0, [r3, #0]
 8005f4e:	e002      	b.n	8005f56 <_printf_i+0x1d2>
 8005f50:	0671      	lsls	r1, r6, #25
 8005f52:	d5fb      	bpl.n	8005f4c <_printf_i+0x1c8>
 8005f54:	8018      	strh	r0, [r3, #0]
 8005f56:	2300      	movs	r3, #0
 8005f58:	6123      	str	r3, [r4, #16]
 8005f5a:	4616      	mov	r6, r2
 8005f5c:	e7ba      	b.n	8005ed4 <_printf_i+0x150>
 8005f5e:	680b      	ldr	r3, [r1, #0]
 8005f60:	1d1a      	adds	r2, r3, #4
 8005f62:	600a      	str	r2, [r1, #0]
 8005f64:	681e      	ldr	r6, [r3, #0]
 8005f66:	6862      	ldr	r2, [r4, #4]
 8005f68:	2100      	movs	r1, #0
 8005f6a:	4630      	mov	r0, r6
 8005f6c:	f7fa f980 	bl	8000270 <memchr>
 8005f70:	b108      	cbz	r0, 8005f76 <_printf_i+0x1f2>
 8005f72:	1b80      	subs	r0, r0, r6
 8005f74:	6060      	str	r0, [r4, #4]
 8005f76:	6863      	ldr	r3, [r4, #4]
 8005f78:	6123      	str	r3, [r4, #16]
 8005f7a:	2300      	movs	r3, #0
 8005f7c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005f80:	e7a8      	b.n	8005ed4 <_printf_i+0x150>
 8005f82:	6923      	ldr	r3, [r4, #16]
 8005f84:	4632      	mov	r2, r6
 8005f86:	4649      	mov	r1, r9
 8005f88:	4640      	mov	r0, r8
 8005f8a:	47d0      	blx	sl
 8005f8c:	3001      	adds	r0, #1
 8005f8e:	d0ab      	beq.n	8005ee8 <_printf_i+0x164>
 8005f90:	6823      	ldr	r3, [r4, #0]
 8005f92:	079b      	lsls	r3, r3, #30
 8005f94:	d413      	bmi.n	8005fbe <_printf_i+0x23a>
 8005f96:	68e0      	ldr	r0, [r4, #12]
 8005f98:	9b03      	ldr	r3, [sp, #12]
 8005f9a:	4298      	cmp	r0, r3
 8005f9c:	bfb8      	it	lt
 8005f9e:	4618      	movlt	r0, r3
 8005fa0:	e7a4      	b.n	8005eec <_printf_i+0x168>
 8005fa2:	2301      	movs	r3, #1
 8005fa4:	4632      	mov	r2, r6
 8005fa6:	4649      	mov	r1, r9
 8005fa8:	4640      	mov	r0, r8
 8005faa:	47d0      	blx	sl
 8005fac:	3001      	adds	r0, #1
 8005fae:	d09b      	beq.n	8005ee8 <_printf_i+0x164>
 8005fb0:	3501      	adds	r5, #1
 8005fb2:	68e3      	ldr	r3, [r4, #12]
 8005fb4:	9903      	ldr	r1, [sp, #12]
 8005fb6:	1a5b      	subs	r3, r3, r1
 8005fb8:	42ab      	cmp	r3, r5
 8005fba:	dcf2      	bgt.n	8005fa2 <_printf_i+0x21e>
 8005fbc:	e7eb      	b.n	8005f96 <_printf_i+0x212>
 8005fbe:	2500      	movs	r5, #0
 8005fc0:	f104 0619 	add.w	r6, r4, #25
 8005fc4:	e7f5      	b.n	8005fb2 <_printf_i+0x22e>
 8005fc6:	bf00      	nop
 8005fc8:	0800638d 	.word	0x0800638d
 8005fcc:	0800639e 	.word	0x0800639e

08005fd0 <memmove>:
 8005fd0:	4288      	cmp	r0, r1
 8005fd2:	b510      	push	{r4, lr}
 8005fd4:	eb01 0402 	add.w	r4, r1, r2
 8005fd8:	d902      	bls.n	8005fe0 <memmove+0x10>
 8005fda:	4284      	cmp	r4, r0
 8005fdc:	4623      	mov	r3, r4
 8005fde:	d807      	bhi.n	8005ff0 <memmove+0x20>
 8005fe0:	1e43      	subs	r3, r0, #1
 8005fe2:	42a1      	cmp	r1, r4
 8005fe4:	d008      	beq.n	8005ff8 <memmove+0x28>
 8005fe6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005fea:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005fee:	e7f8      	b.n	8005fe2 <memmove+0x12>
 8005ff0:	4402      	add	r2, r0
 8005ff2:	4601      	mov	r1, r0
 8005ff4:	428a      	cmp	r2, r1
 8005ff6:	d100      	bne.n	8005ffa <memmove+0x2a>
 8005ff8:	bd10      	pop	{r4, pc}
 8005ffa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005ffe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006002:	e7f7      	b.n	8005ff4 <memmove+0x24>

08006004 <_free_r>:
 8006004:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006006:	2900      	cmp	r1, #0
 8006008:	d048      	beq.n	800609c <_free_r+0x98>
 800600a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800600e:	9001      	str	r0, [sp, #4]
 8006010:	2b00      	cmp	r3, #0
 8006012:	f1a1 0404 	sub.w	r4, r1, #4
 8006016:	bfb8      	it	lt
 8006018:	18e4      	addlt	r4, r4, r3
 800601a:	f000 f8d3 	bl	80061c4 <__malloc_lock>
 800601e:	4a20      	ldr	r2, [pc, #128]	; (80060a0 <_free_r+0x9c>)
 8006020:	9801      	ldr	r0, [sp, #4]
 8006022:	6813      	ldr	r3, [r2, #0]
 8006024:	4615      	mov	r5, r2
 8006026:	b933      	cbnz	r3, 8006036 <_free_r+0x32>
 8006028:	6063      	str	r3, [r4, #4]
 800602a:	6014      	str	r4, [r2, #0]
 800602c:	b003      	add	sp, #12
 800602e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006032:	f000 b8cd 	b.w	80061d0 <__malloc_unlock>
 8006036:	42a3      	cmp	r3, r4
 8006038:	d90b      	bls.n	8006052 <_free_r+0x4e>
 800603a:	6821      	ldr	r1, [r4, #0]
 800603c:	1862      	adds	r2, r4, r1
 800603e:	4293      	cmp	r3, r2
 8006040:	bf04      	itt	eq
 8006042:	681a      	ldreq	r2, [r3, #0]
 8006044:	685b      	ldreq	r3, [r3, #4]
 8006046:	6063      	str	r3, [r4, #4]
 8006048:	bf04      	itt	eq
 800604a:	1852      	addeq	r2, r2, r1
 800604c:	6022      	streq	r2, [r4, #0]
 800604e:	602c      	str	r4, [r5, #0]
 8006050:	e7ec      	b.n	800602c <_free_r+0x28>
 8006052:	461a      	mov	r2, r3
 8006054:	685b      	ldr	r3, [r3, #4]
 8006056:	b10b      	cbz	r3, 800605c <_free_r+0x58>
 8006058:	42a3      	cmp	r3, r4
 800605a:	d9fa      	bls.n	8006052 <_free_r+0x4e>
 800605c:	6811      	ldr	r1, [r2, #0]
 800605e:	1855      	adds	r5, r2, r1
 8006060:	42a5      	cmp	r5, r4
 8006062:	d10b      	bne.n	800607c <_free_r+0x78>
 8006064:	6824      	ldr	r4, [r4, #0]
 8006066:	4421      	add	r1, r4
 8006068:	1854      	adds	r4, r2, r1
 800606a:	42a3      	cmp	r3, r4
 800606c:	6011      	str	r1, [r2, #0]
 800606e:	d1dd      	bne.n	800602c <_free_r+0x28>
 8006070:	681c      	ldr	r4, [r3, #0]
 8006072:	685b      	ldr	r3, [r3, #4]
 8006074:	6053      	str	r3, [r2, #4]
 8006076:	4421      	add	r1, r4
 8006078:	6011      	str	r1, [r2, #0]
 800607a:	e7d7      	b.n	800602c <_free_r+0x28>
 800607c:	d902      	bls.n	8006084 <_free_r+0x80>
 800607e:	230c      	movs	r3, #12
 8006080:	6003      	str	r3, [r0, #0]
 8006082:	e7d3      	b.n	800602c <_free_r+0x28>
 8006084:	6825      	ldr	r5, [r4, #0]
 8006086:	1961      	adds	r1, r4, r5
 8006088:	428b      	cmp	r3, r1
 800608a:	bf04      	itt	eq
 800608c:	6819      	ldreq	r1, [r3, #0]
 800608e:	685b      	ldreq	r3, [r3, #4]
 8006090:	6063      	str	r3, [r4, #4]
 8006092:	bf04      	itt	eq
 8006094:	1949      	addeq	r1, r1, r5
 8006096:	6021      	streq	r1, [r4, #0]
 8006098:	6054      	str	r4, [r2, #4]
 800609a:	e7c7      	b.n	800602c <_free_r+0x28>
 800609c:	b003      	add	sp, #12
 800609e:	bd30      	pop	{r4, r5, pc}
 80060a0:	200143a0 	.word	0x200143a0

080060a4 <_malloc_r>:
 80060a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060a6:	1ccd      	adds	r5, r1, #3
 80060a8:	f025 0503 	bic.w	r5, r5, #3
 80060ac:	3508      	adds	r5, #8
 80060ae:	2d0c      	cmp	r5, #12
 80060b0:	bf38      	it	cc
 80060b2:	250c      	movcc	r5, #12
 80060b4:	2d00      	cmp	r5, #0
 80060b6:	4606      	mov	r6, r0
 80060b8:	db01      	blt.n	80060be <_malloc_r+0x1a>
 80060ba:	42a9      	cmp	r1, r5
 80060bc:	d903      	bls.n	80060c6 <_malloc_r+0x22>
 80060be:	230c      	movs	r3, #12
 80060c0:	6033      	str	r3, [r6, #0]
 80060c2:	2000      	movs	r0, #0
 80060c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80060c6:	f000 f87d 	bl	80061c4 <__malloc_lock>
 80060ca:	4921      	ldr	r1, [pc, #132]	; (8006150 <_malloc_r+0xac>)
 80060cc:	680a      	ldr	r2, [r1, #0]
 80060ce:	4614      	mov	r4, r2
 80060d0:	b99c      	cbnz	r4, 80060fa <_malloc_r+0x56>
 80060d2:	4f20      	ldr	r7, [pc, #128]	; (8006154 <_malloc_r+0xb0>)
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	b923      	cbnz	r3, 80060e2 <_malloc_r+0x3e>
 80060d8:	4621      	mov	r1, r4
 80060da:	4630      	mov	r0, r6
 80060dc:	f000 f862 	bl	80061a4 <_sbrk_r>
 80060e0:	6038      	str	r0, [r7, #0]
 80060e2:	4629      	mov	r1, r5
 80060e4:	4630      	mov	r0, r6
 80060e6:	f000 f85d 	bl	80061a4 <_sbrk_r>
 80060ea:	1c43      	adds	r3, r0, #1
 80060ec:	d123      	bne.n	8006136 <_malloc_r+0x92>
 80060ee:	230c      	movs	r3, #12
 80060f0:	6033      	str	r3, [r6, #0]
 80060f2:	4630      	mov	r0, r6
 80060f4:	f000 f86c 	bl	80061d0 <__malloc_unlock>
 80060f8:	e7e3      	b.n	80060c2 <_malloc_r+0x1e>
 80060fa:	6823      	ldr	r3, [r4, #0]
 80060fc:	1b5b      	subs	r3, r3, r5
 80060fe:	d417      	bmi.n	8006130 <_malloc_r+0x8c>
 8006100:	2b0b      	cmp	r3, #11
 8006102:	d903      	bls.n	800610c <_malloc_r+0x68>
 8006104:	6023      	str	r3, [r4, #0]
 8006106:	441c      	add	r4, r3
 8006108:	6025      	str	r5, [r4, #0]
 800610a:	e004      	b.n	8006116 <_malloc_r+0x72>
 800610c:	6863      	ldr	r3, [r4, #4]
 800610e:	42a2      	cmp	r2, r4
 8006110:	bf0c      	ite	eq
 8006112:	600b      	streq	r3, [r1, #0]
 8006114:	6053      	strne	r3, [r2, #4]
 8006116:	4630      	mov	r0, r6
 8006118:	f000 f85a 	bl	80061d0 <__malloc_unlock>
 800611c:	f104 000b 	add.w	r0, r4, #11
 8006120:	1d23      	adds	r3, r4, #4
 8006122:	f020 0007 	bic.w	r0, r0, #7
 8006126:	1ac2      	subs	r2, r0, r3
 8006128:	d0cc      	beq.n	80060c4 <_malloc_r+0x20>
 800612a:	1a1b      	subs	r3, r3, r0
 800612c:	50a3      	str	r3, [r4, r2]
 800612e:	e7c9      	b.n	80060c4 <_malloc_r+0x20>
 8006130:	4622      	mov	r2, r4
 8006132:	6864      	ldr	r4, [r4, #4]
 8006134:	e7cc      	b.n	80060d0 <_malloc_r+0x2c>
 8006136:	1cc4      	adds	r4, r0, #3
 8006138:	f024 0403 	bic.w	r4, r4, #3
 800613c:	42a0      	cmp	r0, r4
 800613e:	d0e3      	beq.n	8006108 <_malloc_r+0x64>
 8006140:	1a21      	subs	r1, r4, r0
 8006142:	4630      	mov	r0, r6
 8006144:	f000 f82e 	bl	80061a4 <_sbrk_r>
 8006148:	3001      	adds	r0, #1
 800614a:	d1dd      	bne.n	8006108 <_malloc_r+0x64>
 800614c:	e7cf      	b.n	80060ee <_malloc_r+0x4a>
 800614e:	bf00      	nop
 8006150:	200143a0 	.word	0x200143a0
 8006154:	200143a4 	.word	0x200143a4

08006158 <_realloc_r>:
 8006158:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800615a:	4607      	mov	r7, r0
 800615c:	4614      	mov	r4, r2
 800615e:	460e      	mov	r6, r1
 8006160:	b921      	cbnz	r1, 800616c <_realloc_r+0x14>
 8006162:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006166:	4611      	mov	r1, r2
 8006168:	f7ff bf9c 	b.w	80060a4 <_malloc_r>
 800616c:	b922      	cbnz	r2, 8006178 <_realloc_r+0x20>
 800616e:	f7ff ff49 	bl	8006004 <_free_r>
 8006172:	4625      	mov	r5, r4
 8006174:	4628      	mov	r0, r5
 8006176:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006178:	f000 f830 	bl	80061dc <_malloc_usable_size_r>
 800617c:	42a0      	cmp	r0, r4
 800617e:	d20f      	bcs.n	80061a0 <_realloc_r+0x48>
 8006180:	4621      	mov	r1, r4
 8006182:	4638      	mov	r0, r7
 8006184:	f7ff ff8e 	bl	80060a4 <_malloc_r>
 8006188:	4605      	mov	r5, r0
 800618a:	2800      	cmp	r0, #0
 800618c:	d0f2      	beq.n	8006174 <_realloc_r+0x1c>
 800618e:	4631      	mov	r1, r6
 8006190:	4622      	mov	r2, r4
 8006192:	f7ff fbe3 	bl	800595c <memcpy>
 8006196:	4631      	mov	r1, r6
 8006198:	4638      	mov	r0, r7
 800619a:	f7ff ff33 	bl	8006004 <_free_r>
 800619e:	e7e9      	b.n	8006174 <_realloc_r+0x1c>
 80061a0:	4635      	mov	r5, r6
 80061a2:	e7e7      	b.n	8006174 <_realloc_r+0x1c>

080061a4 <_sbrk_r>:
 80061a4:	b538      	push	{r3, r4, r5, lr}
 80061a6:	4d06      	ldr	r5, [pc, #24]	; (80061c0 <_sbrk_r+0x1c>)
 80061a8:	2300      	movs	r3, #0
 80061aa:	4604      	mov	r4, r0
 80061ac:	4608      	mov	r0, r1
 80061ae:	602b      	str	r3, [r5, #0]
 80061b0:	f000 f81e 	bl	80061f0 <_sbrk>
 80061b4:	1c43      	adds	r3, r0, #1
 80061b6:	d102      	bne.n	80061be <_sbrk_r+0x1a>
 80061b8:	682b      	ldr	r3, [r5, #0]
 80061ba:	b103      	cbz	r3, 80061be <_sbrk_r+0x1a>
 80061bc:	6023      	str	r3, [r4, #0]
 80061be:	bd38      	pop	{r3, r4, r5, pc}
 80061c0:	200144a0 	.word	0x200144a0

080061c4 <__malloc_lock>:
 80061c4:	4801      	ldr	r0, [pc, #4]	; (80061cc <__malloc_lock+0x8>)
 80061c6:	f000 b811 	b.w	80061ec <__retarget_lock_acquire_recursive>
 80061ca:	bf00      	nop
 80061cc:	200144a8 	.word	0x200144a8

080061d0 <__malloc_unlock>:
 80061d0:	4801      	ldr	r0, [pc, #4]	; (80061d8 <__malloc_unlock+0x8>)
 80061d2:	f000 b80c 	b.w	80061ee <__retarget_lock_release_recursive>
 80061d6:	bf00      	nop
 80061d8:	200144a8 	.word	0x200144a8

080061dc <_malloc_usable_size_r>:
 80061dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80061e0:	1f18      	subs	r0, r3, #4
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	bfbc      	itt	lt
 80061e6:	580b      	ldrlt	r3, [r1, r0]
 80061e8:	18c0      	addlt	r0, r0, r3
 80061ea:	4770      	bx	lr

080061ec <__retarget_lock_acquire_recursive>:
 80061ec:	4770      	bx	lr

080061ee <__retarget_lock_release_recursive>:
 80061ee:	4770      	bx	lr

080061f0 <_sbrk>:
 80061f0:	4b04      	ldr	r3, [pc, #16]	; (8006204 <_sbrk+0x14>)
 80061f2:	6819      	ldr	r1, [r3, #0]
 80061f4:	4602      	mov	r2, r0
 80061f6:	b909      	cbnz	r1, 80061fc <_sbrk+0xc>
 80061f8:	4903      	ldr	r1, [pc, #12]	; (8006208 <_sbrk+0x18>)
 80061fa:	6019      	str	r1, [r3, #0]
 80061fc:	6818      	ldr	r0, [r3, #0]
 80061fe:	4402      	add	r2, r0
 8006200:	601a      	str	r2, [r3, #0]
 8006202:	4770      	bx	lr
 8006204:	200143a8 	.word	0x200143a8
 8006208:	200144b0 	.word	0x200144b0

0800620c <_init>:
 800620c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800620e:	bf00      	nop
 8006210:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006212:	bc08      	pop	{r3}
 8006214:	469e      	mov	lr, r3
 8006216:	4770      	bx	lr

08006218 <_fini>:
 8006218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800621a:	bf00      	nop
 800621c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800621e:	bc08      	pop	{r3}
 8006220:	469e      	mov	lr, r3
 8006222:	4770      	bx	lr
