<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-l2t-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-l2t-defs.h</h1><a href="cvmx-l2t-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2015  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-l2t-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon l2t.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_L2T_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_L2T_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2T_ERR CVMX_L2T_ERR_FUNC()</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2T_ERR_FUNC(<span class="keywordtype">void</span>)
<a name="l00058"></a>00058 {
<a name="l00059"></a>00059     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a6ce566b7e81b310c811756f6cf7c0dcf">OCTEON_CN5XXX</a>)))
<a name="l00060"></a>00060         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2T_ERR not supported on this chip\n&quot;</span>);
<a name="l00061"></a>00061     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080000008ull);
<a name="l00062"></a>00062 }
<a name="l00063"></a>00063 <span class="preprocessor">#else</span>
<a name="l00064"></a><a class="code" href="cvmx-l2t-defs_8h.html#a341283bb9a101f61fd6c0fdc164b8af9">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2T_ERR (CVMX_ADD_IO_SEG(0x0001180080000008ull))</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00067"></a>00067 <span class="comment">/**</span>
<a name="l00068"></a>00068 <span class="comment"> * cvmx_l2t_err</span>
<a name="l00069"></a>00069 <span class="comment"> *</span>
<a name="l00070"></a>00070 <span class="comment"> * L2T_ERR = L2 Tag Errors</span>
<a name="l00071"></a>00071 <span class="comment"> *</span>
<a name="l00072"></a>00072 <span class="comment"> * Description: L2 Tag ECC SEC/DED Errors and Interrupt Enable</span>
<a name="l00073"></a>00073 <span class="comment"> */</span>
<a name="l00074"></a><a class="code" href="unioncvmx__l2t__err.html">00074</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2t__err.html" title="cvmx_l2t_err">cvmx_l2t_err</a> {
<a name="l00075"></a><a class="code" href="unioncvmx__l2t__err.html#a88d9219254839cb55b6be6e0d455020e">00075</a>     uint64_t <a class="code" href="unioncvmx__l2t__err.html#a88d9219254839cb55b6be6e0d455020e">u64</a>;
<a name="l00076"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__s.html">00076</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__s.html">cvmx_l2t_err_s</a> {
<a name="l00077"></a>00077 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__s.html#aa863a497e6e411778ef7d9a8f761710f">reserved_29_63</a>               : 35;
<a name="l00079"></a>00079     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__s.html#ae26978d27c9c98c1efb1ff66005e4c30">fadru</a>                        : 1;  <span class="comment">/**&lt; Failing L2 Tag Upper Address Bit (Index[10])</span>
<a name="l00080"></a>00080 <span class="comment">                                                         When L2T_ERR[SEC_ERR] or L2T_ERR[DED_ERR] are set,</span>
<a name="l00081"></a>00081 <span class="comment">                                                         the FADRU contains the upper(MSB bit) cacheline index</span>
<a name="l00082"></a>00082 <span class="comment">                                                         into the L2 Tag Store. */</span>
<a name="l00083"></a>00083     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__s.html#a6580fc312004b257052810d55c3aa422">lck_intena2</a>                  : 1;  <span class="comment">/**&lt; L2 Tag Lock Error2 Interrupt Enable bit */</span>
<a name="l00084"></a>00084     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__s.html#a4deb6de670209cd84eba6bbbc9e0e5d3">lckerr2</a>                      : 1;  <span class="comment">/**&lt; HW detected a case where a Rd/Wr Miss from PP#n</span>
<a name="l00085"></a>00085 <span class="comment">                                                         could not find an available/unlocked set (for</span>
<a name="l00086"></a>00086 <span class="comment">                                                         replacement).</span>
<a name="l00087"></a>00087 <span class="comment">                                                         Most likely, this is a result of SW mixing SET</span>
<a name="l00088"></a>00088 <span class="comment">                                                         PARTITIONING with ADDRESS LOCKING. If SW allows</span>
<a name="l00089"></a>00089 <span class="comment">                                                         another PP to LOCKDOWN all SETs available to PP#n,</span>
<a name="l00090"></a>00090 <span class="comment">                                                         then a Rd/Wr Miss from PP#n will be unable</span>
<a name="l00091"></a>00091 <span class="comment">                                                         to determine a &apos;valid&apos; replacement set (since LOCKED</span>
<a name="l00092"></a>00092 <span class="comment">                                                         addresses should NEVER be replaced).</span>
<a name="l00093"></a>00093 <span class="comment">                                                         If such an event occurs, the HW will select the smallest</span>
<a name="l00094"></a>00094 <span class="comment">                                                         available SET(specified by UMSK&apos;x)&apos; as the replacement</span>
<a name="l00095"></a>00095 <span class="comment">                                                         set, and the address is unlocked. */</span>
<a name="l00096"></a>00096     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__s.html#a669cf942dfb1a5d16121421cf304b769">lck_intena</a>                   : 1;  <span class="comment">/**&lt; L2 Tag Lock Error Interrupt Enable bit */</span>
<a name="l00097"></a>00097     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__s.html#a991fb9af817a07e6737d930c98e940e2">lckerr</a>                       : 1;  <span class="comment">/**&lt; SW attempted to LOCK DOWN the last available set of</span>
<a name="l00098"></a>00098 <span class="comment">                                                         the INDEX (which is ignored by HW - but reported to SW).</span>
<a name="l00099"></a>00099 <span class="comment">                                                         The LDD(L1 load-miss) for the LOCK operation is completed</span>
<a name="l00100"></a>00100 <span class="comment">                                                         successfully, however the address is NOT locked.</span>
<a name="l00101"></a>00101 <span class="comment">                                                         NOTE: &apos;Available&apos; sets takes the L2C_SPAR*[UMSK*]</span>
<a name="l00102"></a>00102 <span class="comment">                                                         into account. For example, if diagnostic PPx has</span>
<a name="l00103"></a>00103 <span class="comment">                                                         UMSKx defined to only use SETs [1:0], and SET1 had</span>
<a name="l00104"></a>00104 <span class="comment">                                                         been previously LOCKED, then an attempt to LOCK the</span>
<a name="l00105"></a>00105 <span class="comment">                                                         last available SET0 would result in a LCKERR. (This</span>
<a name="l00106"></a>00106 <span class="comment">                                                         is to ensure that at least 1 SET at each INDEX is</span>
<a name="l00107"></a>00107 <span class="comment">                                                         not LOCKED for general use by other PPs). */</span>
<a name="l00108"></a>00108     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__s.html#a98a23a3107d09f73c9bd1d70e75bc7b8">fset</a>                         : 3;  <span class="comment">/**&lt; Failing L2 Tag Hit Set# (1-of-8)</span>
<a name="l00109"></a>00109 <span class="comment">                                                         When L2T_ERR[SEC_ERR] or L2T_ERR[DED_ERR] are set and</span>
<a name="l00110"></a>00110 <span class="comment">                                                         (FSYN != 0), the FSET specifies the failing hit-set.</span>
<a name="l00111"></a>00111 <span class="comment">                                                         NOTE: During a force-hit (L2T/L2D/L2T=1), the hit-set</span>
<a name="l00112"></a>00112 <span class="comment">                                                         is specified by the L2C_DBG[SET]. */</span>
<a name="l00113"></a>00113     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__s.html#a624561ae97012b333d61d17672e71526">fadr</a>                         : 10; <span class="comment">/**&lt; Failing L2 Tag Address (10-bit Index)</span>
<a name="l00114"></a>00114 <span class="comment">                                                         When L2T_ERR[SEC_ERR] or L2T_ERR[DED_ERR] are set,</span>
<a name="l00115"></a>00115 <span class="comment">                                                         the FADR contains the lower 10bit cacheline index</span>
<a name="l00116"></a>00116 <span class="comment">                                                         into the L2 Tag Store. */</span>
<a name="l00117"></a>00117     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__s.html#a09ae203c03fa5419f3bab1a5b52d870e">fsyn</a>                         : 6;  <span class="comment">/**&lt; When L2T_ERR[SEC_ERR] or L2T_ERR[DED_ERR] are set,</span>
<a name="l00118"></a>00118 <span class="comment">                                                         the contents of this register contain the 6-bit</span>
<a name="l00119"></a>00119 <span class="comment">                                                         syndrome for the hit set only.</span>
<a name="l00120"></a>00120 <span class="comment">                                                         If (FSYN = 0), the SBE or DBE reported was for one of</span>
<a name="l00121"></a>00121 <span class="comment">                                                         the &quot;non-hit&quot; sets at the failing index(FADR).</span>
<a name="l00122"></a>00122 <span class="comment">                                                         NOTE: During a force-hit (L2T/L2D/L2T=1), the hit set</span>
<a name="l00123"></a>00123 <span class="comment">                                                         is specified by the L2C_DBG[SET].</span>
<a name="l00124"></a>00124 <span class="comment">                                                         If (FSYN != 0), the SBE or DBE reported was for the</span>
<a name="l00125"></a>00125 <span class="comment">                                                         hit set at the failing index(FADR) and failing</span>
<a name="l00126"></a>00126 <span class="comment">                                                         set(FSET).</span>
<a name="l00127"></a>00127 <span class="comment">                                                         SW NOTE: To determine which &quot;non-hit&quot; set was in error,</span>
<a name="l00128"></a>00128 <span class="comment">                                                         SW can use the L2C_DBG[L2T] debug feature to explicitly</span>
<a name="l00129"></a>00129 <span class="comment">                                                         read the other sets at the failing index(FADR). When</span>
<a name="l00130"></a>00130 <span class="comment">                                                         (FSYN !=0), then the FSET contains the failing hit-set.</span>
<a name="l00131"></a>00131 <span class="comment">                                                         NOTE: A DED Error will always overwrite a SEC Error</span>
<a name="l00132"></a>00132 <span class="comment">                                                         SYNDROME and FADR). */</span>
<a name="l00133"></a>00133     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__s.html#a3d0d688b33f092fea4619660dda45a87">ded_err</a>                      : 1;  <span class="comment">/**&lt; L2T Double Bit Error detected (DED)</span>
<a name="l00134"></a>00134 <span class="comment">                                                         During every L2 Tag Probe, all 8 sets Tag&apos;s (at a</span>
<a name="l00135"></a>00135 <span class="comment">                                                         given index) are checked for double bit errors(DBEs).</span>
<a name="l00136"></a>00136 <span class="comment">                                                         This bit is set if ANY of the 8 sets contains a DBE.</span>
<a name="l00137"></a>00137 <span class="comment">                                                         DBEs also generated an interrupt(if enabled). */</span>
<a name="l00138"></a>00138     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__s.html#ab5966a8bcfce18ec2b5100c4558051af">sec_err</a>                      : 1;  <span class="comment">/**&lt; L2T Single Bit Error corrected (SEC)</span>
<a name="l00139"></a>00139 <span class="comment">                                                         During every L2 Tag Probe, all 8 sets Tag&apos;s (at a</span>
<a name="l00140"></a>00140 <span class="comment">                                                         given index) are checked for single bit errors(SBEs).</span>
<a name="l00141"></a>00141 <span class="comment">                                                         This bit is set if ANY of the 8 sets contains an SBE.</span>
<a name="l00142"></a>00142 <span class="comment">                                                         SBEs are auto corrected in HW and generate an</span>
<a name="l00143"></a>00143 <span class="comment">                                                         interrupt(if enabled). */</span>
<a name="l00144"></a>00144     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__s.html#abf24e260bb84b0c754edb8d4241d9b51">ded_intena</a>                   : 1;  <span class="comment">/**&lt; L2 Tag ECC Double Error Detect(DED) Interrupt</span>
<a name="l00145"></a>00145 <span class="comment">                                                         Enable bit. When set, allows interrupts to be</span>
<a name="l00146"></a>00146 <span class="comment">                                                         reported on double bit (uncorrectable) errors from</span>
<a name="l00147"></a>00147 <span class="comment">                                                         the L2 Tag Arrays. */</span>
<a name="l00148"></a>00148     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__s.html#a035571b75dccb98ce572c03db46f3cf4">sec_intena</a>                   : 1;  <span class="comment">/**&lt; L2 Tag ECC Single Error Correct(SEC) Interrupt</span>
<a name="l00149"></a>00149 <span class="comment">                                                         Enable bit. When set, allows interrupts to be</span>
<a name="l00150"></a>00150 <span class="comment">                                                         reported on single bit (correctable) errors from</span>
<a name="l00151"></a>00151 <span class="comment">                                                         the L2 Tag Arrays. */</span>
<a name="l00152"></a>00152     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__s.html#af0fd9ae4a1a5d2de04f1e9036e5570cb">ecc_ena</a>                      : 1;  <span class="comment">/**&lt; L2 Tag ECC Enable</span>
<a name="l00153"></a>00153 <span class="comment">                                                         When set, enables 6-bit SEC/DED codeword for 19-bit</span>
<a name="l00154"></a>00154 <span class="comment">                                                         L2 Tag Arrays [V,D,L,TAG[33:18]] */</span>
<a name="l00155"></a>00155 <span class="preprocessor">#else</span>
<a name="l00156"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__s.html#af0fd9ae4a1a5d2de04f1e9036e5570cb">00156</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__s.html#af0fd9ae4a1a5d2de04f1e9036e5570cb">ecc_ena</a>                      : 1;
<a name="l00157"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__s.html#a035571b75dccb98ce572c03db46f3cf4">00157</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__s.html#a035571b75dccb98ce572c03db46f3cf4">sec_intena</a>                   : 1;
<a name="l00158"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__s.html#abf24e260bb84b0c754edb8d4241d9b51">00158</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__s.html#abf24e260bb84b0c754edb8d4241d9b51">ded_intena</a>                   : 1;
<a name="l00159"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__s.html#ab5966a8bcfce18ec2b5100c4558051af">00159</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__s.html#ab5966a8bcfce18ec2b5100c4558051af">sec_err</a>                      : 1;
<a name="l00160"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__s.html#a3d0d688b33f092fea4619660dda45a87">00160</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__s.html#a3d0d688b33f092fea4619660dda45a87">ded_err</a>                      : 1;
<a name="l00161"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__s.html#a09ae203c03fa5419f3bab1a5b52d870e">00161</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__s.html#a09ae203c03fa5419f3bab1a5b52d870e">fsyn</a>                         : 6;
<a name="l00162"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__s.html#a624561ae97012b333d61d17672e71526">00162</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__s.html#a624561ae97012b333d61d17672e71526">fadr</a>                         : 10;
<a name="l00163"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__s.html#a98a23a3107d09f73c9bd1d70e75bc7b8">00163</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__s.html#a98a23a3107d09f73c9bd1d70e75bc7b8">fset</a>                         : 3;
<a name="l00164"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__s.html#a991fb9af817a07e6737d930c98e940e2">00164</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__s.html#a991fb9af817a07e6737d930c98e940e2">lckerr</a>                       : 1;
<a name="l00165"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__s.html#a669cf942dfb1a5d16121421cf304b769">00165</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__s.html#a669cf942dfb1a5d16121421cf304b769">lck_intena</a>                   : 1;
<a name="l00166"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__s.html#a4deb6de670209cd84eba6bbbc9e0e5d3">00166</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__s.html#a4deb6de670209cd84eba6bbbc9e0e5d3">lckerr2</a>                      : 1;
<a name="l00167"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__s.html#a6580fc312004b257052810d55c3aa422">00167</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__s.html#a6580fc312004b257052810d55c3aa422">lck_intena2</a>                  : 1;
<a name="l00168"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__s.html#ae26978d27c9c98c1efb1ff66005e4c30">00168</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__s.html#ae26978d27c9c98c1efb1ff66005e4c30">fadru</a>                        : 1;
<a name="l00169"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__s.html#aa863a497e6e411778ef7d9a8f761710f">00169</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__s.html#aa863a497e6e411778ef7d9a8f761710f">reserved_29_63</a>               : 35;
<a name="l00170"></a>00170 <span class="preprocessor">#endif</span>
<a name="l00171"></a>00171 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2t__err.html#a691d3cb0d11da5393bd06a1d68e52f20">s</a>;
<a name="l00172"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn30xx.html">00172</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn30xx.html">cvmx_l2t_err_cn30xx</a> {
<a name="l00173"></a>00173 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00174"></a>00174 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn30xx.html#acc52bb8d46963d5df44d45cd747650c0">reserved_28_63</a>               : 36;
<a name="l00175"></a>00175     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn30xx.html#a970c8fafcf0447be503cb528cc89bca1">lck_intena2</a>                  : 1;  <span class="comment">/**&lt; L2 Tag Lock Error2 Interrupt Enable bit */</span>
<a name="l00176"></a>00176     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn30xx.html#a3c6857b581a9f38666952cf54c349b2c">lckerr2</a>                      : 1;  <span class="comment">/**&lt; HW detected a case where a Rd/Wr Miss from PP#n</span>
<a name="l00177"></a>00177 <span class="comment">                                                         could not find an available/unlocked set (for</span>
<a name="l00178"></a>00178 <span class="comment">                                                         replacement).</span>
<a name="l00179"></a>00179 <span class="comment">                                                         Most likely, this is a result of SW mixing SET</span>
<a name="l00180"></a>00180 <span class="comment">                                                         PARTITIONING with ADDRESS LOCKING. If SW allows</span>
<a name="l00181"></a>00181 <span class="comment">                                                         another PP to LOCKDOWN all SETs available to PP#n,</span>
<a name="l00182"></a>00182 <span class="comment">                                                         then a Rd/Wr Miss from PP#n will be unable</span>
<a name="l00183"></a>00183 <span class="comment">                                                         to determine a &apos;valid&apos; replacement set (since LOCKED</span>
<a name="l00184"></a>00184 <span class="comment">                                                         addresses should NEVER be replaced).</span>
<a name="l00185"></a>00185 <span class="comment">                                                         If such an event occurs, the HW will select the smallest</span>
<a name="l00186"></a>00186 <span class="comment">                                                         available SET(specified by UMSK&apos;x)&apos; as the replacement</span>
<a name="l00187"></a>00187 <span class="comment">                                                         set, and the address is unlocked. */</span>
<a name="l00188"></a>00188     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn30xx.html#ae2ad852681d628174b0d4bac2295860c">lck_intena</a>                   : 1;  <span class="comment">/**&lt; L2 Tag Lock Error Interrupt Enable bit */</span>
<a name="l00189"></a>00189     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn30xx.html#aa991694c5916b1433e9b217b0c61430b">lckerr</a>                       : 1;  <span class="comment">/**&lt; SW attempted to LOCK DOWN the last available set of</span>
<a name="l00190"></a>00190 <span class="comment">                                                         the INDEX (which is ignored by HW - but reported to SW).</span>
<a name="l00191"></a>00191 <span class="comment">                                                         The LDD(L1 load-miss) for the LOCK operation is</span>
<a name="l00192"></a>00192 <span class="comment">                                                         completed successfully, however the address is NOT</span>
<a name="l00193"></a>00193 <span class="comment">                                                         locked.</span>
<a name="l00194"></a>00194 <span class="comment">                                                         NOTE: &apos;Available&apos; sets takes the L2C_SPAR*[UMSK*]</span>
<a name="l00195"></a>00195 <span class="comment">                                                         into account. For example, if diagnostic PPx has</span>
<a name="l00196"></a>00196 <span class="comment">                                                         UMSKx defined to only use SETs [1:0], and SET1 had</span>
<a name="l00197"></a>00197 <span class="comment">                                                         been previously LOCKED, then an attempt to LOCK the</span>
<a name="l00198"></a>00198 <span class="comment">                                                         last available SET0 would result in a LCKERR. (This</span>
<a name="l00199"></a>00199 <span class="comment">                                                         is to ensure that at least 1 SET at each INDEX is</span>
<a name="l00200"></a>00200 <span class="comment">                                                         not LOCKED for general use by other PPs). */</span>
<a name="l00201"></a>00201     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn30xx.html#adbac5192db28eb226cc50d2aaf659c28">reserved_23_23</a>               : 1;
<a name="l00202"></a>00202     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn30xx.html#af2da65bb4cd3d557547c7881b076f994">fset</a>                         : 2;  <span class="comment">/**&lt; Failing L2 Tag Hit Set# (1-of-4)</span>
<a name="l00203"></a>00203 <span class="comment">                                                         When L2T_ERR[SEC_ERR] or L2T_ERR[DED_ERR] are set and</span>
<a name="l00204"></a>00204 <span class="comment">                                                         (FSYN != 0), the FSET specifies the failing hit-set.</span>
<a name="l00205"></a>00205 <span class="comment">                                                         NOTE: During a force-hit (L2T/L2D/L2T=1), the hit-set</span>
<a name="l00206"></a>00206 <span class="comment">                                                         is specified by the L2C_DBG[SET]. */</span>
<a name="l00207"></a>00207     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn30xx.html#aadec5c1edd6b5be9fbbed8d3051f98df">reserved_19_20</a>               : 2;
<a name="l00208"></a>00208     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn30xx.html#a1b4e0f326434b8ad3a40939f122aa72e">fadr</a>                         : 8;  <span class="comment">/**&lt; Failing L2 Tag Store Index (8-bit)</span>
<a name="l00209"></a>00209 <span class="comment">                                                         When L2T_ERR[SEC_ERR] or L2T_ERR[DED_ERR] are set,</span>
<a name="l00210"></a>00210 <span class="comment">                                                         the FADR contains the 8bit cacheline index into the</span>
<a name="l00211"></a>00211 <span class="comment">                                                         L2 Tag Store. */</span>
<a name="l00212"></a>00212     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn30xx.html#a846c847165d8be7cf997af951bebe248">fsyn</a>                         : 6;  <span class="comment">/**&lt; When L2T_ERR[SEC_ERR] or L2T_ERR[DED_ERR] are set,</span>
<a name="l00213"></a>00213 <span class="comment">                                                         the contents of this register contain the 6-bit</span>
<a name="l00214"></a>00214 <span class="comment">                                                         syndrome for the hit set only.</span>
<a name="l00215"></a>00215 <span class="comment">                                                         If (FSYN = 0), the SBE or DBE reported was for one of</span>
<a name="l00216"></a>00216 <span class="comment">                                                         the &quot;non-hit&quot; sets at the failing index(FADR).</span>
<a name="l00217"></a>00217 <span class="comment">                                                         NOTE: During a force-hit (L2T/L2D/L2T=1), the hit set</span>
<a name="l00218"></a>00218 <span class="comment">                                                         is specified by the L2C_DBG[SET].</span>
<a name="l00219"></a>00219 <span class="comment">                                                         If (FSYN != 0), the SBE or DBE reported was for the</span>
<a name="l00220"></a>00220 <span class="comment">                                                         hit set at the failing index(FADR) and failing</span>
<a name="l00221"></a>00221 <span class="comment">                                                         set(FSET).</span>
<a name="l00222"></a>00222 <span class="comment">                                                         SW NOTE: To determine which &quot;non-hit&quot; set was in error,</span>
<a name="l00223"></a>00223 <span class="comment">                                                         SW can use the L2C_DBG[L2T] debug feature to explicitly</span>
<a name="l00224"></a>00224 <span class="comment">                                                         read the other sets at the failing index(FADR). When</span>
<a name="l00225"></a>00225 <span class="comment">                                                         (FSYN !=0), then the FSET contains the failing hit-set.</span>
<a name="l00226"></a>00226 <span class="comment">                                                         NOTE: A DED Error will always overwrite a SEC Error</span>
<a name="l00227"></a>00227 <span class="comment">                                                         SYNDROME and FADR). */</span>
<a name="l00228"></a>00228     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn30xx.html#afc64ef2757ac7be4126f27b0548970b6">ded_err</a>                      : 1;  <span class="comment">/**&lt; L2T Double Bit Error detected (DED)</span>
<a name="l00229"></a>00229 <span class="comment">                                                         During every L2 Tag Probe, all 8 sets Tag&apos;s (at a</span>
<a name="l00230"></a>00230 <span class="comment">                                                         given index) are checked for double bit errors(DBEs).</span>
<a name="l00231"></a>00231 <span class="comment">                                                         This bit is set if ANY of the 8 sets contains a DBE.</span>
<a name="l00232"></a>00232 <span class="comment">                                                         DBEs also generated an interrupt(if enabled). */</span>
<a name="l00233"></a>00233     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn30xx.html#a5d0a0b70814a76339054b17032fefdc4">sec_err</a>                      : 1;  <span class="comment">/**&lt; L2T Single Bit Error corrected (SEC)</span>
<a name="l00234"></a>00234 <span class="comment">                                                         During every L2 Tag Probe, all 8 sets Tag&apos;s (at a</span>
<a name="l00235"></a>00235 <span class="comment">                                                         given index) are checked for single bit errors(SBEs).</span>
<a name="l00236"></a>00236 <span class="comment">                                                         This bit is set if ANY of the 8 sets contains an SBE.</span>
<a name="l00237"></a>00237 <span class="comment">                                                         SBEs are auto corrected in HW and generate an</span>
<a name="l00238"></a>00238 <span class="comment">                                                         interrupt(if enabled). */</span>
<a name="l00239"></a>00239     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn30xx.html#a61a66f53eac07a4e569ca15bc27627cc">ded_intena</a>                   : 1;  <span class="comment">/**&lt; L2 Tag ECC Double Error Detect(DED) Interrupt</span>
<a name="l00240"></a>00240 <span class="comment">                                                         Enable bit. When set, allows interrupts to be</span>
<a name="l00241"></a>00241 <span class="comment">                                                         reported on double bit (uncorrectable) errors from</span>
<a name="l00242"></a>00242 <span class="comment">                                                         the L2 Tag Arrays. */</span>
<a name="l00243"></a>00243     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn30xx.html#ae2be971cf527d8b4f3cf8de627059c27">sec_intena</a>                   : 1;  <span class="comment">/**&lt; L2 Tag ECC Single Error Correct(SEC) Interrupt</span>
<a name="l00244"></a>00244 <span class="comment">                                                         Enable bit. When set, allows interrupts to be</span>
<a name="l00245"></a>00245 <span class="comment">                                                         reported on single bit (correctable) errors from</span>
<a name="l00246"></a>00246 <span class="comment">                                                         the L2 Tag Arrays. */</span>
<a name="l00247"></a>00247     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn30xx.html#ae62e4e8a53d3e8f6c47f844011db222b">ecc_ena</a>                      : 1;  <span class="comment">/**&lt; L2 Tag ECC Enable</span>
<a name="l00248"></a>00248 <span class="comment">                                                         When set, enables 6-bit SEC/DED codeword for 22-bit</span>
<a name="l00249"></a>00249 <span class="comment">                                                         L2 Tag Arrays [V,D,L,TAG[33:15]] */</span>
<a name="l00250"></a>00250 <span class="preprocessor">#else</span>
<a name="l00251"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn30xx.html#ae62e4e8a53d3e8f6c47f844011db222b">00251</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn30xx.html#ae62e4e8a53d3e8f6c47f844011db222b">ecc_ena</a>                      : 1;
<a name="l00252"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn30xx.html#ae2be971cf527d8b4f3cf8de627059c27">00252</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn30xx.html#ae2be971cf527d8b4f3cf8de627059c27">sec_intena</a>                   : 1;
<a name="l00253"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn30xx.html#a61a66f53eac07a4e569ca15bc27627cc">00253</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn30xx.html#a61a66f53eac07a4e569ca15bc27627cc">ded_intena</a>                   : 1;
<a name="l00254"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn30xx.html#a5d0a0b70814a76339054b17032fefdc4">00254</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn30xx.html#a5d0a0b70814a76339054b17032fefdc4">sec_err</a>                      : 1;
<a name="l00255"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn30xx.html#afc64ef2757ac7be4126f27b0548970b6">00255</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn30xx.html#afc64ef2757ac7be4126f27b0548970b6">ded_err</a>                      : 1;
<a name="l00256"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn30xx.html#a846c847165d8be7cf997af951bebe248">00256</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn30xx.html#a846c847165d8be7cf997af951bebe248">fsyn</a>                         : 6;
<a name="l00257"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn30xx.html#a1b4e0f326434b8ad3a40939f122aa72e">00257</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn30xx.html#a1b4e0f326434b8ad3a40939f122aa72e">fadr</a>                         : 8;
<a name="l00258"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn30xx.html#aadec5c1edd6b5be9fbbed8d3051f98df">00258</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn30xx.html#aadec5c1edd6b5be9fbbed8d3051f98df">reserved_19_20</a>               : 2;
<a name="l00259"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn30xx.html#af2da65bb4cd3d557547c7881b076f994">00259</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn30xx.html#af2da65bb4cd3d557547c7881b076f994">fset</a>                         : 2;
<a name="l00260"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn30xx.html#adbac5192db28eb226cc50d2aaf659c28">00260</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn30xx.html#adbac5192db28eb226cc50d2aaf659c28">reserved_23_23</a>               : 1;
<a name="l00261"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn30xx.html#aa991694c5916b1433e9b217b0c61430b">00261</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn30xx.html#aa991694c5916b1433e9b217b0c61430b">lckerr</a>                       : 1;
<a name="l00262"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn30xx.html#ae2ad852681d628174b0d4bac2295860c">00262</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn30xx.html#ae2ad852681d628174b0d4bac2295860c">lck_intena</a>                   : 1;
<a name="l00263"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn30xx.html#a3c6857b581a9f38666952cf54c349b2c">00263</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn30xx.html#a3c6857b581a9f38666952cf54c349b2c">lckerr2</a>                      : 1;
<a name="l00264"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn30xx.html#a970c8fafcf0447be503cb528cc89bca1">00264</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn30xx.html#a970c8fafcf0447be503cb528cc89bca1">lck_intena2</a>                  : 1;
<a name="l00265"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn30xx.html#acc52bb8d46963d5df44d45cd747650c0">00265</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn30xx.html#acc52bb8d46963d5df44d45cd747650c0">reserved_28_63</a>               : 36;
<a name="l00266"></a>00266 <span class="preprocessor">#endif</span>
<a name="l00267"></a>00267 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2t__err.html#a4df55b6078b32ec5bf7eb9663385d701">cn30xx</a>;
<a name="l00268"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn31xx.html">00268</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn31xx.html">cvmx_l2t_err_cn31xx</a> {
<a name="l00269"></a>00269 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00270"></a>00270 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn31xx.html#a4713f178458728f604db2e2e9d6adcf6">reserved_28_63</a>               : 36;
<a name="l00271"></a>00271     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn31xx.html#a9182c1017b1ce42a08338ee71cc1afdc">lck_intena2</a>                  : 1;  <span class="comment">/**&lt; L2 Tag Lock Error2 Interrupt Enable bit */</span>
<a name="l00272"></a>00272     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn31xx.html#abc0cd077b90d34e7d8ac466ee219c91e">lckerr2</a>                      : 1;  <span class="comment">/**&lt; HW detected a case where a Rd/Wr Miss from PP#n</span>
<a name="l00273"></a>00273 <span class="comment">                                                         could not find an available/unlocked set (for</span>
<a name="l00274"></a>00274 <span class="comment">                                                         replacement).</span>
<a name="l00275"></a>00275 <span class="comment">                                                         Most likely, this is a result of SW mixing SET</span>
<a name="l00276"></a>00276 <span class="comment">                                                         PARTITIONING with ADDRESS LOCKING. If SW allows</span>
<a name="l00277"></a>00277 <span class="comment">                                                         another PP to LOCKDOWN all SETs available to PP#n,</span>
<a name="l00278"></a>00278 <span class="comment">                                                         then a Rd/Wr Miss from PP#n will be unable</span>
<a name="l00279"></a>00279 <span class="comment">                                                         to determine a &apos;valid&apos; replacement set (since LOCKED</span>
<a name="l00280"></a>00280 <span class="comment">                                                         addresses should NEVER be replaced).</span>
<a name="l00281"></a>00281 <span class="comment">                                                         If such an event occurs, the HW will select the smallest</span>
<a name="l00282"></a>00282 <span class="comment">                                                         available SET(specified by UMSK&apos;x)&apos; as the replacement</span>
<a name="l00283"></a>00283 <span class="comment">                                                         set, and the address is unlocked. */</span>
<a name="l00284"></a>00284     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn31xx.html#a0d778a314d05486299e7da734dac6771">lck_intena</a>                   : 1;  <span class="comment">/**&lt; L2 Tag Lock Error Interrupt Enable bit */</span>
<a name="l00285"></a>00285     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn31xx.html#a1385a47bda213173ddf7b646e02a79bc">lckerr</a>                       : 1;  <span class="comment">/**&lt; SW attempted to LOCK DOWN the last available set of</span>
<a name="l00286"></a>00286 <span class="comment">                                                         the INDEX (which is ignored by HW - but reported to SW).</span>
<a name="l00287"></a>00287 <span class="comment">                                                         The LDD(L1 load-miss) for the LOCK operation is completed</span>
<a name="l00288"></a>00288 <span class="comment">                                                         successfully, however the address is NOT locked.</span>
<a name="l00289"></a>00289 <span class="comment">                                                         NOTE: &apos;Available&apos; sets takes the L2C_SPAR*[UMSK*]</span>
<a name="l00290"></a>00290 <span class="comment">                                                         into account. For example, if diagnostic PPx has</span>
<a name="l00291"></a>00291 <span class="comment">                                                         UMSKx defined to only use SETs [1:0], and SET1 had</span>
<a name="l00292"></a>00292 <span class="comment">                                                         been previously LOCKED, then an attempt to LOCK the</span>
<a name="l00293"></a>00293 <span class="comment">                                                         last available SET0 would result in a LCKERR. (This</span>
<a name="l00294"></a>00294 <span class="comment">                                                         is to ensure that at least 1 SET at each INDEX is</span>
<a name="l00295"></a>00295 <span class="comment">                                                         not LOCKED for general use by other PPs). */</span>
<a name="l00296"></a>00296     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn31xx.html#ac792e31d7acc0618790db83cf2393b0a">reserved_23_23</a>               : 1;
<a name="l00297"></a>00297     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn31xx.html#a5a52f2a18dede182e5f5d9fc80f2ac54">fset</a>                         : 2;  <span class="comment">/**&lt; Failing L2 Tag Hit Set# (1-of-4)</span>
<a name="l00298"></a>00298 <span class="comment">                                                         When L2T_ERR[SEC_ERR] or L2T_ERR[DED_ERR] are set and</span>
<a name="l00299"></a>00299 <span class="comment">                                                         (FSYN != 0), the FSET specifies the failing hit-set.</span>
<a name="l00300"></a>00300 <span class="comment">                                                         NOTE: During a force-hit (L2T/L2D/L2T=1), the hit-set</span>
<a name="l00301"></a>00301 <span class="comment">                                                         is specified by the L2C_DBG[SET]. */</span>
<a name="l00302"></a>00302     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn31xx.html#abcc258dfc638e4e7b5dc4fd306bc7a51">reserved_20_20</a>               : 1;
<a name="l00303"></a>00303     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn31xx.html#af6802479b49a0c5780c91e4be4047bbb">fadr</a>                         : 9;  <span class="comment">/**&lt; Failing L2 Tag Address (9-bit Index)</span>
<a name="l00304"></a>00304 <span class="comment">                                                         When L2T_ERR[SEC_ERR] or L2T_ERR[DED_ERR] are set,</span>
<a name="l00305"></a>00305 <span class="comment">                                                         the FADR contains the 9-bit cacheline index into the</span>
<a name="l00306"></a>00306 <span class="comment">                                                         L2 Tag Store. */</span>
<a name="l00307"></a>00307     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn31xx.html#af5cedc0bf7d2ef92fb6a0d920fb3d86c">fsyn</a>                         : 6;  <span class="comment">/**&lt; When L2T_ERR[SEC_ERR] or L2T_ERR[DED_ERR] are set,</span>
<a name="l00308"></a>00308 <span class="comment">                                                         the contents of this register contain the 6-bit</span>
<a name="l00309"></a>00309 <span class="comment">                                                         syndrome for the hit set only.</span>
<a name="l00310"></a>00310 <span class="comment">                                                         If (FSYN = 0), the SBE or DBE reported was for one of</span>
<a name="l00311"></a>00311 <span class="comment">                                                         the &quot;non-hit&quot; sets at the failing index(FADR).</span>
<a name="l00312"></a>00312 <span class="comment">                                                         NOTE: During a force-hit (L2T/L2D/L2T=1), the hit set</span>
<a name="l00313"></a>00313 <span class="comment">                                                         is specified by the L2C_DBG[SET].</span>
<a name="l00314"></a>00314 <span class="comment">                                                         If (FSYN != 0), the SBE or DBE reported was for the</span>
<a name="l00315"></a>00315 <span class="comment">                                                         hit set at the failing index(FADR) and failing</span>
<a name="l00316"></a>00316 <span class="comment">                                                         set(FSET).</span>
<a name="l00317"></a>00317 <span class="comment">                                                         SW NOTE: To determine which &quot;non-hit&quot; set was in error,</span>
<a name="l00318"></a>00318 <span class="comment">                                                         SW can use the L2C_DBG[L2T] debug feature to explicitly</span>
<a name="l00319"></a>00319 <span class="comment">                                                         read the other sets at the failing index(FADR). When</span>
<a name="l00320"></a>00320 <span class="comment">                                                         (FSYN !=0), then the FSET contains the failing hit-set.</span>
<a name="l00321"></a>00321 <span class="comment">                                                         NOTE: A DED Error will always overwrite a SEC Error</span>
<a name="l00322"></a>00322 <span class="comment">                                                         SYNDROME and FADR). */</span>
<a name="l00323"></a>00323     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn31xx.html#af5c607d24898a20afb134633ef4d503a">ded_err</a>                      : 1;  <span class="comment">/**&lt; L2T Double Bit Error detected (DED)</span>
<a name="l00324"></a>00324 <span class="comment">                                                         During every L2 Tag Probe, all 8 sets Tag&apos;s (at a</span>
<a name="l00325"></a>00325 <span class="comment">                                                         given index) are checked for double bit errors(DBEs).</span>
<a name="l00326"></a>00326 <span class="comment">                                                         This bit is set if ANY of the 8 sets contains a DBE.</span>
<a name="l00327"></a>00327 <span class="comment">                                                         DBEs also generated an interrupt(if enabled). */</span>
<a name="l00328"></a>00328     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn31xx.html#ad1eb4e6d272caa7f5b96653ebfebdc94">sec_err</a>                      : 1;  <span class="comment">/**&lt; L2T Single Bit Error corrected (SEC)</span>
<a name="l00329"></a>00329 <span class="comment">                                                         During every L2 Tag Probe, all 8 sets Tag&apos;s (at a</span>
<a name="l00330"></a>00330 <span class="comment">                                                         given index) are checked for single bit errors(SBEs).</span>
<a name="l00331"></a>00331 <span class="comment">                                                         This bit is set if ANY of the 8 sets contains an SBE.</span>
<a name="l00332"></a>00332 <span class="comment">                                                         SBEs are auto corrected in HW and generate an</span>
<a name="l00333"></a>00333 <span class="comment">                                                         interrupt(if enabled). */</span>
<a name="l00334"></a>00334     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn31xx.html#a391203bf30662f7e49de1e4953faab17">ded_intena</a>                   : 1;  <span class="comment">/**&lt; L2 Tag ECC Double Error Detect(DED) Interrupt</span>
<a name="l00335"></a>00335 <span class="comment">                                                         Enable bit. When set, allows interrupts to be</span>
<a name="l00336"></a>00336 <span class="comment">                                                         reported on double bit (uncorrectable) errors from</span>
<a name="l00337"></a>00337 <span class="comment">                                                         the L2 Tag Arrays. */</span>
<a name="l00338"></a>00338     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn31xx.html#ab32772d11ab61124ae9c9a74e283551f">sec_intena</a>                   : 1;  <span class="comment">/**&lt; L2 Tag ECC Single Error Correct(SEC) Interrupt</span>
<a name="l00339"></a>00339 <span class="comment">                                                         Enable bit. When set, allows interrupts to be</span>
<a name="l00340"></a>00340 <span class="comment">                                                         reported on single bit (correctable) errors from</span>
<a name="l00341"></a>00341 <span class="comment">                                                         the L2 Tag Arrays. */</span>
<a name="l00342"></a>00342     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn31xx.html#acdbf544f3da43ac535b185c98c09e99d">ecc_ena</a>                      : 1;  <span class="comment">/**&lt; L2 Tag ECC Enable</span>
<a name="l00343"></a>00343 <span class="comment">                                                         When set, enables 6-bit SEC/DED codeword for 21-bit</span>
<a name="l00344"></a>00344 <span class="comment">                                                         L2 Tag Arrays [V,D,L,TAG[33:16]] */</span>
<a name="l00345"></a>00345 <span class="preprocessor">#else</span>
<a name="l00346"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn31xx.html#acdbf544f3da43ac535b185c98c09e99d">00346</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn31xx.html#acdbf544f3da43ac535b185c98c09e99d">ecc_ena</a>                      : 1;
<a name="l00347"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn31xx.html#ab32772d11ab61124ae9c9a74e283551f">00347</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn31xx.html#ab32772d11ab61124ae9c9a74e283551f">sec_intena</a>                   : 1;
<a name="l00348"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn31xx.html#a391203bf30662f7e49de1e4953faab17">00348</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn31xx.html#a391203bf30662f7e49de1e4953faab17">ded_intena</a>                   : 1;
<a name="l00349"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn31xx.html#ad1eb4e6d272caa7f5b96653ebfebdc94">00349</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn31xx.html#ad1eb4e6d272caa7f5b96653ebfebdc94">sec_err</a>                      : 1;
<a name="l00350"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn31xx.html#af5c607d24898a20afb134633ef4d503a">00350</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn31xx.html#af5c607d24898a20afb134633ef4d503a">ded_err</a>                      : 1;
<a name="l00351"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn31xx.html#af5cedc0bf7d2ef92fb6a0d920fb3d86c">00351</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn31xx.html#af5cedc0bf7d2ef92fb6a0d920fb3d86c">fsyn</a>                         : 6;
<a name="l00352"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn31xx.html#af6802479b49a0c5780c91e4be4047bbb">00352</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn31xx.html#af6802479b49a0c5780c91e4be4047bbb">fadr</a>                         : 9;
<a name="l00353"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn31xx.html#abcc258dfc638e4e7b5dc4fd306bc7a51">00353</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn31xx.html#abcc258dfc638e4e7b5dc4fd306bc7a51">reserved_20_20</a>               : 1;
<a name="l00354"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn31xx.html#a5a52f2a18dede182e5f5d9fc80f2ac54">00354</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn31xx.html#a5a52f2a18dede182e5f5d9fc80f2ac54">fset</a>                         : 2;
<a name="l00355"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn31xx.html#ac792e31d7acc0618790db83cf2393b0a">00355</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn31xx.html#ac792e31d7acc0618790db83cf2393b0a">reserved_23_23</a>               : 1;
<a name="l00356"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn31xx.html#a1385a47bda213173ddf7b646e02a79bc">00356</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn31xx.html#a1385a47bda213173ddf7b646e02a79bc">lckerr</a>                       : 1;
<a name="l00357"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn31xx.html#a0d778a314d05486299e7da734dac6771">00357</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn31xx.html#a0d778a314d05486299e7da734dac6771">lck_intena</a>                   : 1;
<a name="l00358"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn31xx.html#abc0cd077b90d34e7d8ac466ee219c91e">00358</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn31xx.html#abc0cd077b90d34e7d8ac466ee219c91e">lckerr2</a>                      : 1;
<a name="l00359"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn31xx.html#a9182c1017b1ce42a08338ee71cc1afdc">00359</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn31xx.html#a9182c1017b1ce42a08338ee71cc1afdc">lck_intena2</a>                  : 1;
<a name="l00360"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn31xx.html#a4713f178458728f604db2e2e9d6adcf6">00360</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn31xx.html#a4713f178458728f604db2e2e9d6adcf6">reserved_28_63</a>               : 36;
<a name="l00361"></a>00361 <span class="preprocessor">#endif</span>
<a name="l00362"></a>00362 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2t__err.html#a8705a327b9a424c1f78b7d43b087d36f">cn31xx</a>;
<a name="l00363"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn38xx.html">00363</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn38xx.html">cvmx_l2t_err_cn38xx</a> {
<a name="l00364"></a>00364 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00365"></a>00365 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn38xx.html#a1c87518dc355d3ab22cbe0bfbc18bf0f">reserved_28_63</a>               : 36;
<a name="l00366"></a>00366     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn38xx.html#a9b7d730770acf86680efb1df6dab70b4">lck_intena2</a>                  : 1;  <span class="comment">/**&lt; L2 Tag Lock Error2 Interrupt Enable bit */</span>
<a name="l00367"></a>00367     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn38xx.html#a4e3d1f81f5fe93cb68896ddaebac8853">lckerr2</a>                      : 1;  <span class="comment">/**&lt; HW detected a case where a Rd/Wr Miss from PP#n</span>
<a name="l00368"></a>00368 <span class="comment">                                                         could not find an available/unlocked set (for</span>
<a name="l00369"></a>00369 <span class="comment">                                                         replacement).</span>
<a name="l00370"></a>00370 <span class="comment">                                                         Most likely, this is a result of SW mixing SET</span>
<a name="l00371"></a>00371 <span class="comment">                                                         PARTITIONING with ADDRESS LOCKING. If SW allows</span>
<a name="l00372"></a>00372 <span class="comment">                                                         another PP to LOCKDOWN all SETs available to PP#n,</span>
<a name="l00373"></a>00373 <span class="comment">                                                         then a Rd/Wr Miss from PP#n will be unable</span>
<a name="l00374"></a>00374 <span class="comment">                                                         to determine a &apos;valid&apos; replacement set (since LOCKED</span>
<a name="l00375"></a>00375 <span class="comment">                                                         addresses should NEVER be replaced).</span>
<a name="l00376"></a>00376 <span class="comment">                                                         If such an event occurs, the HW will select the smallest</span>
<a name="l00377"></a>00377 <span class="comment">                                                         available SET(specified by UMSK&apos;x)&apos; as the replacement</span>
<a name="l00378"></a>00378 <span class="comment">                                                         set, and the address is unlocked. */</span>
<a name="l00379"></a>00379     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn38xx.html#a231982b4d4d440315ef295380a7fb152">lck_intena</a>                   : 1;  <span class="comment">/**&lt; L2 Tag Lock Error Interrupt Enable bit */</span>
<a name="l00380"></a>00380     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn38xx.html#a9281517b3e1cfdf71743d2dfd2343e28">lckerr</a>                       : 1;  <span class="comment">/**&lt; SW attempted to LOCK DOWN the last available set of</span>
<a name="l00381"></a>00381 <span class="comment">                                                         the INDEX (which is ignored by HW - but reported to SW).</span>
<a name="l00382"></a>00382 <span class="comment">                                                         The LDD(L1 load-miss) for the LOCK operation is completed</span>
<a name="l00383"></a>00383 <span class="comment">                                                         successfully, however the address is NOT locked.</span>
<a name="l00384"></a>00384 <span class="comment">                                                         NOTE: &apos;Available&apos; sets takes the L2C_SPAR*[UMSK*]</span>
<a name="l00385"></a>00385 <span class="comment">                                                         into account. For example, if diagnostic PPx has</span>
<a name="l00386"></a>00386 <span class="comment">                                                         UMSKx defined to only use SETs [1:0], and SET1 had</span>
<a name="l00387"></a>00387 <span class="comment">                                                         been previously LOCKED, then an attempt to LOCK the</span>
<a name="l00388"></a>00388 <span class="comment">                                                         last available SET0 would result in a LCKERR. (This</span>
<a name="l00389"></a>00389 <span class="comment">                                                         is to ensure that at least 1 SET at each INDEX is</span>
<a name="l00390"></a>00390 <span class="comment">                                                         not LOCKED for general use by other PPs). */</span>
<a name="l00391"></a>00391     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn38xx.html#a08f7bacda1cf425df7ddf57afb265e02">fset</a>                         : 3;  <span class="comment">/**&lt; Failing L2 Tag Hit Set# (1-of-8)</span>
<a name="l00392"></a>00392 <span class="comment">                                                         When L2T_ERR[SEC_ERR] or L2T_ERR[DED_ERR] are set and</span>
<a name="l00393"></a>00393 <span class="comment">                                                         (FSYN != 0), the FSET specifies the failing hit-set.</span>
<a name="l00394"></a>00394 <span class="comment">                                                         NOTE: During a force-hit (L2T/L2D/L2T=1), the hit-set</span>
<a name="l00395"></a>00395 <span class="comment">                                                         is specified by the L2C_DBG[SET]. */</span>
<a name="l00396"></a>00396     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn38xx.html#a9c467fdc71f4c43b85156197c3f55ad6">fadr</a>                         : 10; <span class="comment">/**&lt; Failing L2 Tag Address (10-bit Index)</span>
<a name="l00397"></a>00397 <span class="comment">                                                         When L2T_ERR[SEC_ERR] or L2T_ERR[DED_ERR] are set,</span>
<a name="l00398"></a>00398 <span class="comment">                                                         the FADR contains the 10bit cacheline index into the</span>
<a name="l00399"></a>00399 <span class="comment">                                                         L2 Tag Store. */</span>
<a name="l00400"></a>00400     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn38xx.html#aca0eaa7b5cd9c94ad3f28373bd7a0aee">fsyn</a>                         : 6;  <span class="comment">/**&lt; When L2T_ERR[SEC_ERR] or L2T_ERR[DED_ERR] are set,</span>
<a name="l00401"></a>00401 <span class="comment">                                                         the contents of this register contain the 6-bit</span>
<a name="l00402"></a>00402 <span class="comment">                                                         syndrome for the hit set only.</span>
<a name="l00403"></a>00403 <span class="comment">                                                         If (FSYN = 0), the SBE or DBE reported was for one of</span>
<a name="l00404"></a>00404 <span class="comment">                                                         the &quot;non-hit&quot; sets at the failing index(FADR).</span>
<a name="l00405"></a>00405 <span class="comment">                                                         NOTE: During a force-hit (L2T/L2D/L2T=1), the hit set</span>
<a name="l00406"></a>00406 <span class="comment">                                                         is specified by the L2C_DBG[SET].</span>
<a name="l00407"></a>00407 <span class="comment">                                                         If (FSYN != 0), the SBE or DBE reported was for the</span>
<a name="l00408"></a>00408 <span class="comment">                                                         hit set at the failing index(FADR) and failing</span>
<a name="l00409"></a>00409 <span class="comment">                                                         set(FSET).</span>
<a name="l00410"></a>00410 <span class="comment">                                                         SW NOTE: To determine which &quot;non-hit&quot; set was in error,</span>
<a name="l00411"></a>00411 <span class="comment">                                                         SW can use the L2C_DBG[L2T] debug feature to explicitly</span>
<a name="l00412"></a>00412 <span class="comment">                                                         read the other sets at the failing index(FADR). When</span>
<a name="l00413"></a>00413 <span class="comment">                                                         (FSYN !=0), then the FSET contains the failing hit-set.</span>
<a name="l00414"></a>00414 <span class="comment">                                                         NOTE: A DED Error will always overwrite a SEC Error</span>
<a name="l00415"></a>00415 <span class="comment">                                                         SYNDROME and FADR). */</span>
<a name="l00416"></a>00416     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn38xx.html#a061bcf9bea78e915255b615d85e09282">ded_err</a>                      : 1;  <span class="comment">/**&lt; L2T Double Bit Error detected (DED)</span>
<a name="l00417"></a>00417 <span class="comment">                                                         During every L2 Tag Probe, all 8 sets Tag&apos;s (at a</span>
<a name="l00418"></a>00418 <span class="comment">                                                         given index) are checked for double bit errors(DBEs).</span>
<a name="l00419"></a>00419 <span class="comment">                                                         This bit is set if ANY of the 8 sets contains a DBE.</span>
<a name="l00420"></a>00420 <span class="comment">                                                         DBEs also generated an interrupt(if enabled). */</span>
<a name="l00421"></a>00421     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn38xx.html#a2fb842355c0249e6850fd753d6d628aa">sec_err</a>                      : 1;  <span class="comment">/**&lt; L2T Single Bit Error corrected (SEC)</span>
<a name="l00422"></a>00422 <span class="comment">                                                         During every L2 Tag Probe, all 8 sets Tag&apos;s (at a</span>
<a name="l00423"></a>00423 <span class="comment">                                                         given index) are checked for single bit errors(SBEs).</span>
<a name="l00424"></a>00424 <span class="comment">                                                         This bit is set if ANY of the 8 sets contains an SBE.</span>
<a name="l00425"></a>00425 <span class="comment">                                                         SBEs are auto corrected in HW and generate an</span>
<a name="l00426"></a>00426 <span class="comment">                                                         interrupt(if enabled). */</span>
<a name="l00427"></a>00427     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn38xx.html#acb040b886400455421872955d88ee19d">ded_intena</a>                   : 1;  <span class="comment">/**&lt; L2 Tag ECC Double Error Detect(DED) Interrupt</span>
<a name="l00428"></a>00428 <span class="comment">                                                         Enable bit. When set, allows interrupts to be</span>
<a name="l00429"></a>00429 <span class="comment">                                                         reported on double bit (uncorrectable) errors from</span>
<a name="l00430"></a>00430 <span class="comment">                                                         the L2 Tag Arrays. */</span>
<a name="l00431"></a>00431     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn38xx.html#a84ea05b4f587894d77686f9830293e89">sec_intena</a>                   : 1;  <span class="comment">/**&lt; L2 Tag ECC Single Error Correct(SEC) Interrupt</span>
<a name="l00432"></a>00432 <span class="comment">                                                         Enable bit. When set, allows interrupts to be</span>
<a name="l00433"></a>00433 <span class="comment">                                                         reported on single bit (correctable) errors from</span>
<a name="l00434"></a>00434 <span class="comment">                                                         the L2 Tag Arrays. */</span>
<a name="l00435"></a>00435     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn38xx.html#a20baf59f84724de8566c50f7d8394fae">ecc_ena</a>                      : 1;  <span class="comment">/**&lt; L2 Tag ECC Enable</span>
<a name="l00436"></a>00436 <span class="comment">                                                         When set, enables 6-bit SEC/DED codeword for 20-bit</span>
<a name="l00437"></a>00437 <span class="comment">                                                         L2 Tag Arrays [V,D,L,TAG[33:17]] */</span>
<a name="l00438"></a>00438 <span class="preprocessor">#else</span>
<a name="l00439"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn38xx.html#a20baf59f84724de8566c50f7d8394fae">00439</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn38xx.html#a20baf59f84724de8566c50f7d8394fae">ecc_ena</a>                      : 1;
<a name="l00440"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn38xx.html#a84ea05b4f587894d77686f9830293e89">00440</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn38xx.html#a84ea05b4f587894d77686f9830293e89">sec_intena</a>                   : 1;
<a name="l00441"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn38xx.html#acb040b886400455421872955d88ee19d">00441</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn38xx.html#acb040b886400455421872955d88ee19d">ded_intena</a>                   : 1;
<a name="l00442"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn38xx.html#a2fb842355c0249e6850fd753d6d628aa">00442</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn38xx.html#a2fb842355c0249e6850fd753d6d628aa">sec_err</a>                      : 1;
<a name="l00443"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn38xx.html#a061bcf9bea78e915255b615d85e09282">00443</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn38xx.html#a061bcf9bea78e915255b615d85e09282">ded_err</a>                      : 1;
<a name="l00444"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn38xx.html#aca0eaa7b5cd9c94ad3f28373bd7a0aee">00444</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn38xx.html#aca0eaa7b5cd9c94ad3f28373bd7a0aee">fsyn</a>                         : 6;
<a name="l00445"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn38xx.html#a9c467fdc71f4c43b85156197c3f55ad6">00445</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn38xx.html#a9c467fdc71f4c43b85156197c3f55ad6">fadr</a>                         : 10;
<a name="l00446"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn38xx.html#a08f7bacda1cf425df7ddf57afb265e02">00446</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn38xx.html#a08f7bacda1cf425df7ddf57afb265e02">fset</a>                         : 3;
<a name="l00447"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn38xx.html#a9281517b3e1cfdf71743d2dfd2343e28">00447</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn38xx.html#a9281517b3e1cfdf71743d2dfd2343e28">lckerr</a>                       : 1;
<a name="l00448"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn38xx.html#a231982b4d4d440315ef295380a7fb152">00448</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn38xx.html#a231982b4d4d440315ef295380a7fb152">lck_intena</a>                   : 1;
<a name="l00449"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn38xx.html#a4e3d1f81f5fe93cb68896ddaebac8853">00449</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn38xx.html#a4e3d1f81f5fe93cb68896ddaebac8853">lckerr2</a>                      : 1;
<a name="l00450"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn38xx.html#a9b7d730770acf86680efb1df6dab70b4">00450</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn38xx.html#a9b7d730770acf86680efb1df6dab70b4">lck_intena2</a>                  : 1;
<a name="l00451"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn38xx.html#a1c87518dc355d3ab22cbe0bfbc18bf0f">00451</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn38xx.html#a1c87518dc355d3ab22cbe0bfbc18bf0f">reserved_28_63</a>               : 36;
<a name="l00452"></a>00452 <span class="preprocessor">#endif</span>
<a name="l00453"></a>00453 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2t__err.html#a46ee1bf0daec09d12ad8158f51691f8f">cn38xx</a>;
<a name="l00454"></a><a class="code" href="unioncvmx__l2t__err.html#ad404999bacdd535195573deb53bd16d9">00454</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn38xx.html">cvmx_l2t_err_cn38xx</a>            <a class="code" href="unioncvmx__l2t__err.html#ad404999bacdd535195573deb53bd16d9">cn38xxp2</a>;
<a name="l00455"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn50xx.html">00455</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn50xx.html">cvmx_l2t_err_cn50xx</a> {
<a name="l00456"></a>00456 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00457"></a>00457 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn50xx.html#a15fa0482d73ad1ad9e78164db09e1232">reserved_28_63</a>               : 36;
<a name="l00458"></a>00458     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn50xx.html#aa4cc356b02db1df902e461875f4d726b">lck_intena2</a>                  : 1;  <span class="comment">/**&lt; L2 Tag Lock Error2 Interrupt Enable bit */</span>
<a name="l00459"></a>00459     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn50xx.html#aee6a5b941eaf88bada97c6b0d7e1d910">lckerr2</a>                      : 1;  <span class="comment">/**&lt; HW detected a case where a Rd/Wr Miss from PP#n</span>
<a name="l00460"></a>00460 <span class="comment">                                                         could not find an available/unlocked set (for</span>
<a name="l00461"></a>00461 <span class="comment">                                                         replacement).</span>
<a name="l00462"></a>00462 <span class="comment">                                                         Most likely, this is a result of SW mixing SET</span>
<a name="l00463"></a>00463 <span class="comment">                                                         PARTITIONING with ADDRESS LOCKING. If SW allows</span>
<a name="l00464"></a>00464 <span class="comment">                                                         another PP to LOCKDOWN all SETs available to PP#n,</span>
<a name="l00465"></a>00465 <span class="comment">                                                         then a Rd/Wr Miss from PP#n will be unable</span>
<a name="l00466"></a>00466 <span class="comment">                                                         to determine a &apos;valid&apos; replacement set (since LOCKED</span>
<a name="l00467"></a>00467 <span class="comment">                                                         addresses should NEVER be replaced).</span>
<a name="l00468"></a>00468 <span class="comment">                                                         If such an event occurs, the HW will select the smallest</span>
<a name="l00469"></a>00469 <span class="comment">                                                         available SET(specified by UMSK&apos;x)&apos; as the replacement</span>
<a name="l00470"></a>00470 <span class="comment">                                                         set, and the address is unlocked. */</span>
<a name="l00471"></a>00471     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn50xx.html#ae8006963fa95dfaa59652164f6a6e636">lck_intena</a>                   : 1;  <span class="comment">/**&lt; L2 Tag Lock Error Interrupt Enable bit */</span>
<a name="l00472"></a>00472     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn50xx.html#a6aea4a633aa40373371c4ea5db2bec38">lckerr</a>                       : 1;  <span class="comment">/**&lt; SW attempted to LOCK DOWN the last available set of</span>
<a name="l00473"></a>00473 <span class="comment">                                                         the INDEX (which is ignored by HW - but reported to SW).</span>
<a name="l00474"></a>00474 <span class="comment">                                                         The LDD(L1 load-miss) for the LOCK operation is completed</span>
<a name="l00475"></a>00475 <span class="comment">                                                         successfully, however the address is NOT locked.</span>
<a name="l00476"></a>00476 <span class="comment">                                                         NOTE: &apos;Available&apos; sets takes the L2C_SPAR*[UMSK*]</span>
<a name="l00477"></a>00477 <span class="comment">                                                         into account. For example, if diagnostic PPx has</span>
<a name="l00478"></a>00478 <span class="comment">                                                         UMSKx defined to only use SETs [1:0], and SET1 had</span>
<a name="l00479"></a>00479 <span class="comment">                                                         been previously LOCKED, then an attempt to LOCK the</span>
<a name="l00480"></a>00480 <span class="comment">                                                         last available SET0 would result in a LCKERR. (This</span>
<a name="l00481"></a>00481 <span class="comment">                                                         is to ensure that at least 1 SET at each INDEX is</span>
<a name="l00482"></a>00482 <span class="comment">                                                         not LOCKED for general use by other PPs). */</span>
<a name="l00483"></a>00483     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn50xx.html#a93d2617ca6cd43871de6beda4a28d406">fset</a>                         : 3;  <span class="comment">/**&lt; Failing L2 Tag Hit Set# (1-of-8)</span>
<a name="l00484"></a>00484 <span class="comment">                                                         When L2T_ERR[SEC_ERR] or L2T_ERR[DED_ERR] are set and</span>
<a name="l00485"></a>00485 <span class="comment">                                                         (FSYN != 0), the FSET specifies the failing hit-set.</span>
<a name="l00486"></a>00486 <span class="comment">                                                         NOTE: During a force-hit (L2T/L2D/L2T=1), the hit-set</span>
<a name="l00487"></a>00487 <span class="comment">                                                         is specified by the L2C_DBG[SET]. */</span>
<a name="l00488"></a>00488     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn50xx.html#a3e92f20ee1fdc0b2491d3dce4a98fa4d">reserved_18_20</a>               : 3;
<a name="l00489"></a>00489     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn50xx.html#a9dc37addc948e4d90ad5b83678fd80f2">fadr</a>                         : 7;  <span class="comment">/**&lt; Failing L2 Tag Address (7-bit Index)</span>
<a name="l00490"></a>00490 <span class="comment">                                                         When L2T_ERR[SEC_ERR] or L2T_ERR[DED_ERR] are set,</span>
<a name="l00491"></a>00491 <span class="comment">                                                         the FADR contains the lower 7bit cacheline index</span>
<a name="l00492"></a>00492 <span class="comment">                                                         into the L2 Tag Store. */</span>
<a name="l00493"></a>00493     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn50xx.html#a0d5553f2dc0b372cbac30d865a000d04">fsyn</a>                         : 6;  <span class="comment">/**&lt; When L2T_ERR[SEC_ERR] or L2T_ERR[DED_ERR] are set,</span>
<a name="l00494"></a>00494 <span class="comment">                                                         the contents of this register contain the 6-bit</span>
<a name="l00495"></a>00495 <span class="comment">                                                         syndrome for the hit set only.</span>
<a name="l00496"></a>00496 <span class="comment">                                                         If (FSYN = 0), the SBE or DBE reported was for one of</span>
<a name="l00497"></a>00497 <span class="comment">                                                         the &quot;non-hit&quot; sets at the failing index(FADR).</span>
<a name="l00498"></a>00498 <span class="comment">                                                         NOTE: During a force-hit (L2T/L2D/L2T=1), the hit set</span>
<a name="l00499"></a>00499 <span class="comment">                                                         is specified by the L2C_DBG[SET].</span>
<a name="l00500"></a>00500 <span class="comment">                                                         If (FSYN != 0), the SBE or DBE reported was for the</span>
<a name="l00501"></a>00501 <span class="comment">                                                         hit set at the failing index(FADR) and failing</span>
<a name="l00502"></a>00502 <span class="comment">                                                         set(FSET).</span>
<a name="l00503"></a>00503 <span class="comment">                                                         SW NOTE: To determine which &quot;non-hit&quot; set was in error,</span>
<a name="l00504"></a>00504 <span class="comment">                                                         SW can use the L2C_DBG[L2T] debug feature to explicitly</span>
<a name="l00505"></a>00505 <span class="comment">                                                         read the other sets at the failing index(FADR). When</span>
<a name="l00506"></a>00506 <span class="comment">                                                         (FSYN !=0), then the FSET contains the failing hit-set.</span>
<a name="l00507"></a>00507 <span class="comment">                                                         NOTE: A DED Error will always overwrite a SEC Error</span>
<a name="l00508"></a>00508 <span class="comment">                                                         SYNDROME and FADR). */</span>
<a name="l00509"></a>00509     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn50xx.html#a057a8c74faf1494ca954d51f63a40edb">ded_err</a>                      : 1;  <span class="comment">/**&lt; L2T Double Bit Error detected (DED)</span>
<a name="l00510"></a>00510 <span class="comment">                                                         During every L2 Tag Probe, all 8 sets Tag&apos;s (at a</span>
<a name="l00511"></a>00511 <span class="comment">                                                         given index) are checked for double bit errors(DBEs).</span>
<a name="l00512"></a>00512 <span class="comment">                                                         This bit is set if ANY of the 8 sets contains a DBE.</span>
<a name="l00513"></a>00513 <span class="comment">                                                         DBEs also generated an interrupt(if enabled). */</span>
<a name="l00514"></a>00514     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn50xx.html#a821039384d75b763c4c46bda94b9a275">sec_err</a>                      : 1;  <span class="comment">/**&lt; L2T Single Bit Error corrected (SEC)</span>
<a name="l00515"></a>00515 <span class="comment">                                                         During every L2 Tag Probe, all 8 sets Tag&apos;s (at a</span>
<a name="l00516"></a>00516 <span class="comment">                                                         given index) are checked for single bit errors(SBEs).</span>
<a name="l00517"></a>00517 <span class="comment">                                                         This bit is set if ANY of the 8 sets contains an SBE.</span>
<a name="l00518"></a>00518 <span class="comment">                                                         SBEs are auto corrected in HW and generate an</span>
<a name="l00519"></a>00519 <span class="comment">                                                         interrupt(if enabled). */</span>
<a name="l00520"></a>00520     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn50xx.html#a3af04da357d6a7d3ad94c3d83bbfbb4d">ded_intena</a>                   : 1;  <span class="comment">/**&lt; L2 Tag ECC Double Error Detect(DED) Interrupt</span>
<a name="l00521"></a>00521 <span class="comment">                                                         Enable bit. When set, allows interrupts to be</span>
<a name="l00522"></a>00522 <span class="comment">                                                         reported on double bit (uncorrectable) errors from</span>
<a name="l00523"></a>00523 <span class="comment">                                                         the L2 Tag Arrays. */</span>
<a name="l00524"></a>00524     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn50xx.html#a9d9c2ce7304243e9f1dfda32eaf97840">sec_intena</a>                   : 1;  <span class="comment">/**&lt; L2 Tag ECC Single Error Correct(SEC) Interrupt</span>
<a name="l00525"></a>00525 <span class="comment">                                                         Enable bit. When set, allows interrupts to be</span>
<a name="l00526"></a>00526 <span class="comment">                                                         reported on single bit (correctable) errors from</span>
<a name="l00527"></a>00527 <span class="comment">                                                         the L2 Tag Arrays. */</span>
<a name="l00528"></a>00528     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn50xx.html#a9528d62a40282040dbccd8e5c24c4e14">ecc_ena</a>                      : 1;  <span class="comment">/**&lt; L2 Tag ECC Enable</span>
<a name="l00529"></a>00529 <span class="comment">                                                         When set, enables 6-bit SEC/DED codeword for 23-bit</span>
<a name="l00530"></a>00530 <span class="comment">                                                         L2 Tag Arrays [V,D,L,TAG[33:14]] */</span>
<a name="l00531"></a>00531 <span class="preprocessor">#else</span>
<a name="l00532"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn50xx.html#a9528d62a40282040dbccd8e5c24c4e14">00532</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn50xx.html#a9528d62a40282040dbccd8e5c24c4e14">ecc_ena</a>                      : 1;
<a name="l00533"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn50xx.html#a9d9c2ce7304243e9f1dfda32eaf97840">00533</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn50xx.html#a9d9c2ce7304243e9f1dfda32eaf97840">sec_intena</a>                   : 1;
<a name="l00534"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn50xx.html#a3af04da357d6a7d3ad94c3d83bbfbb4d">00534</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn50xx.html#a3af04da357d6a7d3ad94c3d83bbfbb4d">ded_intena</a>                   : 1;
<a name="l00535"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn50xx.html#a821039384d75b763c4c46bda94b9a275">00535</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn50xx.html#a821039384d75b763c4c46bda94b9a275">sec_err</a>                      : 1;
<a name="l00536"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn50xx.html#a057a8c74faf1494ca954d51f63a40edb">00536</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn50xx.html#a057a8c74faf1494ca954d51f63a40edb">ded_err</a>                      : 1;
<a name="l00537"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn50xx.html#a0d5553f2dc0b372cbac30d865a000d04">00537</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn50xx.html#a0d5553f2dc0b372cbac30d865a000d04">fsyn</a>                         : 6;
<a name="l00538"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn50xx.html#a9dc37addc948e4d90ad5b83678fd80f2">00538</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn50xx.html#a9dc37addc948e4d90ad5b83678fd80f2">fadr</a>                         : 7;
<a name="l00539"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn50xx.html#a3e92f20ee1fdc0b2491d3dce4a98fa4d">00539</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn50xx.html#a3e92f20ee1fdc0b2491d3dce4a98fa4d">reserved_18_20</a>               : 3;
<a name="l00540"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn50xx.html#a93d2617ca6cd43871de6beda4a28d406">00540</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn50xx.html#a93d2617ca6cd43871de6beda4a28d406">fset</a>                         : 3;
<a name="l00541"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn50xx.html#a6aea4a633aa40373371c4ea5db2bec38">00541</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn50xx.html#a6aea4a633aa40373371c4ea5db2bec38">lckerr</a>                       : 1;
<a name="l00542"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn50xx.html#ae8006963fa95dfaa59652164f6a6e636">00542</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn50xx.html#ae8006963fa95dfaa59652164f6a6e636">lck_intena</a>                   : 1;
<a name="l00543"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn50xx.html#aee6a5b941eaf88bada97c6b0d7e1d910">00543</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn50xx.html#aee6a5b941eaf88bada97c6b0d7e1d910">lckerr2</a>                      : 1;
<a name="l00544"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn50xx.html#aa4cc356b02db1df902e461875f4d726b">00544</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn50xx.html#aa4cc356b02db1df902e461875f4d726b">lck_intena2</a>                  : 1;
<a name="l00545"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn50xx.html#a15fa0482d73ad1ad9e78164db09e1232">00545</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn50xx.html#a15fa0482d73ad1ad9e78164db09e1232">reserved_28_63</a>               : 36;
<a name="l00546"></a>00546 <span class="preprocessor">#endif</span>
<a name="l00547"></a>00547 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2t__err.html#aa069e453bb55cdef4342bbcfcdd2e577">cn50xx</a>;
<a name="l00548"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn52xx.html">00548</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn52xx.html">cvmx_l2t_err_cn52xx</a> {
<a name="l00549"></a>00549 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00550"></a>00550 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn52xx.html#a94e25f1ab9424cf74185b9c068a893d7">reserved_28_63</a>               : 36;
<a name="l00551"></a>00551     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn52xx.html#a540c82b20cd3cc3609ee35800b56f9e4">lck_intena2</a>                  : 1;  <span class="comment">/**&lt; L2 Tag Lock Error2 Interrupt Enable bit */</span>
<a name="l00552"></a>00552     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn52xx.html#a4f623812ed9a55f5000daf81d0e60055">lckerr2</a>                      : 1;  <span class="comment">/**&lt; HW detected a case where a Rd/Wr Miss from PP#n</span>
<a name="l00553"></a>00553 <span class="comment">                                                         could not find an available/unlocked set (for</span>
<a name="l00554"></a>00554 <span class="comment">                                                         replacement).</span>
<a name="l00555"></a>00555 <span class="comment">                                                         Most likely, this is a result of SW mixing SET</span>
<a name="l00556"></a>00556 <span class="comment">                                                         PARTITIONING with ADDRESS LOCKING. If SW allows</span>
<a name="l00557"></a>00557 <span class="comment">                                                         another PP to LOCKDOWN all SETs available to PP#n,</span>
<a name="l00558"></a>00558 <span class="comment">                                                         then a Rd/Wr Miss from PP#n will be unable</span>
<a name="l00559"></a>00559 <span class="comment">                                                         to determine a &apos;valid&apos; replacement set (since LOCKED</span>
<a name="l00560"></a>00560 <span class="comment">                                                         addresses should NEVER be replaced).</span>
<a name="l00561"></a>00561 <span class="comment">                                                         If such an event occurs, the HW will select the smallest</span>
<a name="l00562"></a>00562 <span class="comment">                                                         available SET(specified by UMSK&apos;x)&apos; as the replacement</span>
<a name="l00563"></a>00563 <span class="comment">                                                         set, and the address is unlocked. */</span>
<a name="l00564"></a>00564     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn52xx.html#a4d72a444358223b175ee928566d6fda6">lck_intena</a>                   : 1;  <span class="comment">/**&lt; L2 Tag Lock Error Interrupt Enable bit */</span>
<a name="l00565"></a>00565     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn52xx.html#a8750492b23da2f313c5220aacfa2fe2f">lckerr</a>                       : 1;  <span class="comment">/**&lt; SW attempted to LOCK DOWN the last available set of</span>
<a name="l00566"></a>00566 <span class="comment">                                                         the INDEX (which is ignored by HW - but reported to SW).</span>
<a name="l00567"></a>00567 <span class="comment">                                                         The LDD(L1 load-miss) for the LOCK operation is completed</span>
<a name="l00568"></a>00568 <span class="comment">                                                         successfully, however the address is NOT locked.</span>
<a name="l00569"></a>00569 <span class="comment">                                                         NOTE: &apos;Available&apos; sets takes the L2C_SPAR*[UMSK*]</span>
<a name="l00570"></a>00570 <span class="comment">                                                         into account. For example, if diagnostic PPx has</span>
<a name="l00571"></a>00571 <span class="comment">                                                         UMSKx defined to only use SETs [1:0], and SET1 had</span>
<a name="l00572"></a>00572 <span class="comment">                                                         been previously LOCKED, then an attempt to LOCK the</span>
<a name="l00573"></a>00573 <span class="comment">                                                         last available SET0 would result in a LCKERR. (This</span>
<a name="l00574"></a>00574 <span class="comment">                                                         is to ensure that at least 1 SET at each INDEX is</span>
<a name="l00575"></a>00575 <span class="comment">                                                         not LOCKED for general use by other PPs). */</span>
<a name="l00576"></a>00576     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn52xx.html#a166446c664c902d275e215b45f5e54c1">fset</a>                         : 3;  <span class="comment">/**&lt; Failing L2 Tag Hit Set# (1-of-8)</span>
<a name="l00577"></a>00577 <span class="comment">                                                         When L2T_ERR[SEC_ERR] or L2T_ERR[DED_ERR] are set and</span>
<a name="l00578"></a>00578 <span class="comment">                                                         (FSYN != 0), the FSET specifies the failing hit-set.</span>
<a name="l00579"></a>00579 <span class="comment">                                                         NOTE: During a force-hit (L2T/L2D/L2T=1), the hit-set</span>
<a name="l00580"></a>00580 <span class="comment">                                                         is specified by the L2C_DBG[SET]. */</span>
<a name="l00581"></a>00581     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn52xx.html#ac0e1a2090c892e18bc5da34a03f13db9">reserved_20_20</a>               : 1;
<a name="l00582"></a>00582     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn52xx.html#a86b82c7482133a99c5f7384e9b3d98c9">fadr</a>                         : 9;  <span class="comment">/**&lt; Failing L2 Tag Address (9-bit Index)</span>
<a name="l00583"></a>00583 <span class="comment">                                                         When L2T_ERR[SEC_ERR] or L2T_ERR[DED_ERR] are set,</span>
<a name="l00584"></a>00584 <span class="comment">                                                         the FADR contains the lower 9bit cacheline index</span>
<a name="l00585"></a>00585 <span class="comment">                                                         into the L2 Tag Store. */</span>
<a name="l00586"></a>00586     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn52xx.html#aaad526fe739bc21b79ae8083c925c271">fsyn</a>                         : 6;  <span class="comment">/**&lt; When L2T_ERR[SEC_ERR] or L2T_ERR[DED_ERR] are set,</span>
<a name="l00587"></a>00587 <span class="comment">                                                         the contents of this register contain the 6-bit</span>
<a name="l00588"></a>00588 <span class="comment">                                                         syndrome for the hit set only.</span>
<a name="l00589"></a>00589 <span class="comment">                                                         If (FSYN = 0), the SBE or DBE reported was for one of</span>
<a name="l00590"></a>00590 <span class="comment">                                                         the &quot;non-hit&quot; sets at the failing index(FADR).</span>
<a name="l00591"></a>00591 <span class="comment">                                                         NOTE: During a force-hit (L2T/L2D/L2T=1), the hit set</span>
<a name="l00592"></a>00592 <span class="comment">                                                         is specified by the L2C_DBG[SET].</span>
<a name="l00593"></a>00593 <span class="comment">                                                         If (FSYN != 0), the SBE or DBE reported was for the</span>
<a name="l00594"></a>00594 <span class="comment">                                                         hit set at the failing index(FADR) and failing</span>
<a name="l00595"></a>00595 <span class="comment">                                                         set(FSET).</span>
<a name="l00596"></a>00596 <span class="comment">                                                         SW NOTE: To determine which &quot;non-hit&quot; set was in error,</span>
<a name="l00597"></a>00597 <span class="comment">                                                         SW can use the L2C_DBG[L2T] debug feature to explicitly</span>
<a name="l00598"></a>00598 <span class="comment">                                                         read the other sets at the failing index(FADR). When</span>
<a name="l00599"></a>00599 <span class="comment">                                                         (FSYN !=0), then the FSET contains the failing hit-set.</span>
<a name="l00600"></a>00600 <span class="comment">                                                         NOTE: A DED Error will always overwrite a SEC Error</span>
<a name="l00601"></a>00601 <span class="comment">                                                         SYNDROME and FADR). */</span>
<a name="l00602"></a>00602     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn52xx.html#a534f485a79280a4af95bd5b011a1c7c9">ded_err</a>                      : 1;  <span class="comment">/**&lt; L2T Double Bit Error detected (DED)</span>
<a name="l00603"></a>00603 <span class="comment">                                                         During every L2 Tag Probe, all 8 sets Tag&apos;s (at a</span>
<a name="l00604"></a>00604 <span class="comment">                                                         given index) are checked for double bit errors(DBEs).</span>
<a name="l00605"></a>00605 <span class="comment">                                                         This bit is set if ANY of the 8 sets contains a DBE.</span>
<a name="l00606"></a>00606 <span class="comment">                                                         DBEs also generated an interrupt(if enabled). */</span>
<a name="l00607"></a>00607     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn52xx.html#a7cdade66e677fbc41bb659c1be69201a">sec_err</a>                      : 1;  <span class="comment">/**&lt; L2T Single Bit Error corrected (SEC)</span>
<a name="l00608"></a>00608 <span class="comment">                                                         During every L2 Tag Probe, all 8 sets Tag&apos;s (at a</span>
<a name="l00609"></a>00609 <span class="comment">                                                         given index) are checked for single bit errors(SBEs).</span>
<a name="l00610"></a>00610 <span class="comment">                                                         This bit is set if ANY of the 8 sets contains an SBE.</span>
<a name="l00611"></a>00611 <span class="comment">                                                         SBEs are auto corrected in HW and generate an</span>
<a name="l00612"></a>00612 <span class="comment">                                                         interrupt(if enabled). */</span>
<a name="l00613"></a>00613     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn52xx.html#ac80363aeb5099820e78638f11133706a">ded_intena</a>                   : 1;  <span class="comment">/**&lt; L2 Tag ECC Double Error Detect(DED) Interrupt</span>
<a name="l00614"></a>00614 <span class="comment">                                                         Enable bit. When set, allows interrupts to be</span>
<a name="l00615"></a>00615 <span class="comment">                                                         reported on double bit (uncorrectable) errors from</span>
<a name="l00616"></a>00616 <span class="comment">                                                         the L2 Tag Arrays. */</span>
<a name="l00617"></a>00617     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn52xx.html#a8b5110489dbe1b8903feaf81465feca6">sec_intena</a>                   : 1;  <span class="comment">/**&lt; L2 Tag ECC Single Error Correct(SEC) Interrupt</span>
<a name="l00618"></a>00618 <span class="comment">                                                         Enable bit. When set, allows interrupts to be</span>
<a name="l00619"></a>00619 <span class="comment">                                                         reported on single bit (correctable) errors from</span>
<a name="l00620"></a>00620 <span class="comment">                                                         the L2 Tag Arrays. */</span>
<a name="l00621"></a>00621     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn52xx.html#a13fb52c50b25b98c4927f082da9c174e">ecc_ena</a>                      : 1;  <span class="comment">/**&lt; L2 Tag ECC Enable</span>
<a name="l00622"></a>00622 <span class="comment">                                                         When set, enables 6-bit SEC/DED codeword for 21-bit</span>
<a name="l00623"></a>00623 <span class="comment">                                                         L2 Tag Arrays [V,D,L,TAG[33:16]] */</span>
<a name="l00624"></a>00624 <span class="preprocessor">#else</span>
<a name="l00625"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn52xx.html#a13fb52c50b25b98c4927f082da9c174e">00625</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn52xx.html#a13fb52c50b25b98c4927f082da9c174e">ecc_ena</a>                      : 1;
<a name="l00626"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn52xx.html#a8b5110489dbe1b8903feaf81465feca6">00626</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn52xx.html#a8b5110489dbe1b8903feaf81465feca6">sec_intena</a>                   : 1;
<a name="l00627"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn52xx.html#ac80363aeb5099820e78638f11133706a">00627</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn52xx.html#ac80363aeb5099820e78638f11133706a">ded_intena</a>                   : 1;
<a name="l00628"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn52xx.html#a7cdade66e677fbc41bb659c1be69201a">00628</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn52xx.html#a7cdade66e677fbc41bb659c1be69201a">sec_err</a>                      : 1;
<a name="l00629"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn52xx.html#a534f485a79280a4af95bd5b011a1c7c9">00629</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn52xx.html#a534f485a79280a4af95bd5b011a1c7c9">ded_err</a>                      : 1;
<a name="l00630"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn52xx.html#aaad526fe739bc21b79ae8083c925c271">00630</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn52xx.html#aaad526fe739bc21b79ae8083c925c271">fsyn</a>                         : 6;
<a name="l00631"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn52xx.html#a86b82c7482133a99c5f7384e9b3d98c9">00631</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn52xx.html#a86b82c7482133a99c5f7384e9b3d98c9">fadr</a>                         : 9;
<a name="l00632"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn52xx.html#ac0e1a2090c892e18bc5da34a03f13db9">00632</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn52xx.html#ac0e1a2090c892e18bc5da34a03f13db9">reserved_20_20</a>               : 1;
<a name="l00633"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn52xx.html#a166446c664c902d275e215b45f5e54c1">00633</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn52xx.html#a166446c664c902d275e215b45f5e54c1">fset</a>                         : 3;
<a name="l00634"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn52xx.html#a8750492b23da2f313c5220aacfa2fe2f">00634</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn52xx.html#a8750492b23da2f313c5220aacfa2fe2f">lckerr</a>                       : 1;
<a name="l00635"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn52xx.html#a4d72a444358223b175ee928566d6fda6">00635</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn52xx.html#a4d72a444358223b175ee928566d6fda6">lck_intena</a>                   : 1;
<a name="l00636"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn52xx.html#a4f623812ed9a55f5000daf81d0e60055">00636</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn52xx.html#a4f623812ed9a55f5000daf81d0e60055">lckerr2</a>                      : 1;
<a name="l00637"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn52xx.html#a540c82b20cd3cc3609ee35800b56f9e4">00637</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn52xx.html#a540c82b20cd3cc3609ee35800b56f9e4">lck_intena2</a>                  : 1;
<a name="l00638"></a><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn52xx.html#a94e25f1ab9424cf74185b9c068a893d7">00638</a>     uint64_t <a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn52xx.html#a94e25f1ab9424cf74185b9c068a893d7">reserved_28_63</a>               : 36;
<a name="l00639"></a>00639 <span class="preprocessor">#endif</span>
<a name="l00640"></a>00640 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2t__err.html#a5562fc95450ed37a1e491df1eb44f820">cn52xx</a>;
<a name="l00641"></a><a class="code" href="unioncvmx__l2t__err.html#a7e577d0fe6b1078075af93193fd32853">00641</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__cn52xx.html">cvmx_l2t_err_cn52xx</a>            <a class="code" href="unioncvmx__l2t__err.html#a7e577d0fe6b1078075af93193fd32853">cn52xxp1</a>;
<a name="l00642"></a><a class="code" href="unioncvmx__l2t__err.html#ad269e414b67e4141557327f449f456a7">00642</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__s.html">cvmx_l2t_err_s</a>                 <a class="code" href="unioncvmx__l2t__err.html#ad269e414b67e4141557327f449f456a7">cn56xx</a>;
<a name="l00643"></a><a class="code" href="unioncvmx__l2t__err.html#a2027867cbf4a69fae2ee1067bd940b39">00643</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__s.html">cvmx_l2t_err_s</a>                 <a class="code" href="unioncvmx__l2t__err.html#a2027867cbf4a69fae2ee1067bd940b39">cn56xxp1</a>;
<a name="l00644"></a><a class="code" href="unioncvmx__l2t__err.html#a6fb87d7c5164bd6befed764196fb8850">00644</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__s.html">cvmx_l2t_err_s</a>                 <a class="code" href="unioncvmx__l2t__err.html#a6fb87d7c5164bd6befed764196fb8850">cn58xx</a>;
<a name="l00645"></a><a class="code" href="unioncvmx__l2t__err.html#acda01d95aea1c43e2906ffb311faa8f6">00645</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2t__err_1_1cvmx__l2t__err__s.html">cvmx_l2t_err_s</a>                 <a class="code" href="unioncvmx__l2t__err.html#acda01d95aea1c43e2906ffb311faa8f6">cn58xxp1</a>;
<a name="l00646"></a>00646 };
<a name="l00647"></a><a class="code" href="cvmx-l2t-defs_8h.html#a7a15d87e54b31d1d450a5affdb7d542a">00647</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2t__err.html" title="cvmx_l2t_err">cvmx_l2t_err</a> <a class="code" href="unioncvmx__l2t__err.html" title="cvmx_l2t_err">cvmx_l2t_err_t</a>;
<a name="l00648"></a>00648 
<a name="l00649"></a>00649 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
