#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sun May 25 08:26:33 2025
# Process ID: 15492
# Current directory: C:/Users/This PC/vivado_projects/nanoprocessor_4bit
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7160 C:\Users\This PC\vivado_projects\nanoprocessor_4bit\Lab9.xpr
# Log file: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/vivado.log
# Journal file: C:/Users/This PC/vivado_projects/nanoprocessor_4bit\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/This PC/vivado_projects/IP_Blocks'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 901.895 ; gain = 162.805
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_4bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_4bit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/Processor_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor_4bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Processor_4bit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor_4bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d2f71dcbced44a3e9031e8314e5ea86e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_4bit_tb_behav xil_defaultlib.Processor_4bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clock [slow_clock_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.REG [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1_4bit [mux_8_to_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.AddSub_4bit [addsub_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_to_1_4bit [mux_2_to_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1_12bit [mux_8_to_1_12bit_default]
Compiling architecture behavioral of entity xil_defaultlib.REG_12bit [reg_12bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_RAM [program_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.IO_System [io_system_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor_4bit [processor_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.processor_4bit_tb
Built simulation snapshot Processor_4bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_4bit_tb_behav -key {Behavioral:sim_1:Functional:Processor_4bit_tb} -tclbatch {Processor_4bit_tb.tcl} -view {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
WARNING: Simulation object /Processor_4bit_tb/Data was not found in the design.
source Processor_4bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_4bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 954.285 ; gain = 7.770
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/synth_1

launch_runs synth_1 -jobs 6
[Sun May 25 08:35:16 2025] Launched synth_1...
Run output will be captured here: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sun May 25 08:37:03 2025] Launched impl_1...
Run output will be captured here: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1794.934 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1794.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1874.871 ; gain = 904.781
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1897.059 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/synth_1

launch_runs synth_1 -jobs 6
[Sun May 25 08:42:06 2025] Launched synth_1...
Run output will be captured here: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sun May 25 08:48:54 2025] Launched impl_1...
Run output will be captured here: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 53 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1897.059 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1897.059 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1901.461 ; gain = 4.402
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1906.957 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun May 25 08:52:05 2025] Launched impl_1...
Run output will be captured here: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun May 25 08:54:06 2025] Launched synth_1...
Run output will be captured here: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/synth_1/runme.log
[Sun May 25 08:54:06 2025] Launched impl_1...
Run output will be captured here: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/impl_1/runme.log
create_project Nanoprocessor_Reprogrammable {C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable} -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
set_property board_part digilentinc.com:basys3:part0:1.2 [current_project]
import_files -norecurse {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/imports/new/Program_counter.vhd} {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/MUX_8_to_1_4bit.vhd} {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/MUX_8_to_1_12bit.vhd} {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/Processor_4bit.vhd} {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/Program_RAM.vhd} {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/imports/new/IO_System.vhd} {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/REG_12bit.vhd} {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/Slow_Clock.vhd} {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/Register_Bank.vhd} {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/Decoder_3_to_8.vhd} {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/MUX_2_to_1_4bit.vhd} {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/REG.vhd} {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/Decoder_2_to_4.vhd} {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/Instruction_Decoder.vhd} {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/imports/new/AddSub_4bit.vhd}}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/Slow_Clock.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/Processor_4bit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Processor_4bit_tb.vhd:]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
import_files -norecurse {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/Downloads/Decoder_2_to_4_tb.vhdl} {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/Downloads/Instruction_Decoder_tb.vhdl} {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/Downloads/MUX_2_to_1_3bit_tb.vhdl} {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/Downloads/REG_tb.vhdl} {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd} {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/Downloads/MUX_8_to_1_4bit_tb.vhdl} {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Processor_4bit_tb.vhd} {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/Downloads/AddSub_4bit_tb.vhdl} {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/Downloads/Register_Bank_tb.vhdl} {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/Downloads/Decoder_3_to_8_tb.vhdl} {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/Downloads/MUX_2_to_1_4bit_tb.vhdl}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.srcs/sources_1/imports/sim_1/imports/Downloads/AddSub_4bit_tb.vhdl}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.srcs/sources_1/imports/sim_1/imports/Downloads/Decoder_2_to_4_tb.vhdl}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.srcs/sources_1/imports/sim_1/imports/Downloads/Decoder_3_to_8_tb.vhdl}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.srcs/sources_1/imports/sim_1/imports/Downloads/Instruction_Decoder_tb.vhdl}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.srcs/sources_1/imports/sim_1/imports/Downloads/MUX_2_to_1_3bit_tb.vhdl}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.srcs/sources_1/imports/sim_1/imports/Downloads/MUX_2_to_1_4bit_tb.vhdl}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.srcs/sources_1/imports/sim_1/imports/Downloads/MUX_8_to_1_4bit_tb.vhdl}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.srcs/sources_1/imports/sim_1/new/Processor_4bit_tb.vhd}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.srcs/sources_1/imports/sim_1/new/Program_RAM_tb.vhd}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.srcs/sources_1/imports/sim_1/imports/Downloads/REG_tb.vhdl}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.srcs/sources_1/imports/sim_1/imports/Downloads/Register_Bank_tb.vhdl}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.srcs/sources_1/imports/sim_1/imports/Downloads/AddSub_4bit_tb.vhdl} {C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.srcs/sources_1/imports/sim_1/imports/Downloads/Decoder_2_to_4_tb.vhdl} {C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.srcs/sources_1/imports/sim_1/imports/Downloads/Decoder_3_to_8_tb.vhdl} {C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.srcs/sources_1/imports/sim_1/imports/Downloads/Instruction_Decoder_tb.vhdl} {C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.srcs/sources_1/imports/sim_1/imports/Downloads/MUX_2_to_1_3bit_tb.vhdl} {C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.srcs/sources_1/imports/sim_1/imports/Downloads/MUX_2_to_1_4bit_tb.vhdl} {C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.srcs/sources_1/imports/sim_1/imports/Downloads/MUX_8_to_1_4bit_tb.vhdl} {C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.srcs/sources_1/imports/sim_1/new/Processor_4bit_tb.vhd} {C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.srcs/sources_1/imports/sim_1/new/Program_RAM_tb.vhd} {C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.srcs/sources_1/imports/sim_1/imports/Downloads/REG_tb.vhdl} {C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.srcs/sources_1/imports/sim_1/imports/Downloads/Register_Bank_tb.vhdl}}
file delete -force {C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.srcs/sources_1/imports/sim_1/imports/Downloads/AddSub_4bit_tb.vhdl} {C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.srcs/sources_1/imports/sim_1/imports/Downloads/Decoder_2_to_4_tb.vhdl} {C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.srcs/sources_1/imports/sim_1/imports/Downloads/Decoder_3_to_8_tb.vhdl} {C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.srcs/sources_1/imports/sim_1/imports/Downloads/Instruction_Decoder_tb.vhdl} {C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.srcs/sources_1/imports/sim_1/imports/Downloads/MUX_2_to_1_3bit_tb.vhdl} {C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.srcs/sources_1/imports/sim_1/imports/Downloads/MUX_2_to_1_4bit_tb.vhdl} {C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.srcs/sources_1/imports/sim_1/imports/Downloads/MUX_8_to_1_4bit_tb.vhdl} {C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.srcs/sources_1/imports/sim_1/new/Processor_4bit_tb.vhd} {C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.srcs/sources_1/imports/sim_1/new/Program_RAM_tb.vhd} {C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.srcs/sources_1/imports/sim_1/imports/Downloads/REG_tb.vhdl} {C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.srcs/sources_1/imports/sim_1/imports/Downloads/Register_Bank_tb.vhdl}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/Downloads/Decoder_2_to_4_tb.vhdl} {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/Downloads/Instruction_Decoder_tb.vhdl} {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/Downloads/MUX_2_to_1_3bit_tb.vhdl} {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/Downloads/REG_tb.vhdl} {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd} {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/Downloads/MUX_8_to_1_4bit_tb.vhdl} {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Processor_4bit_tb.vhd} {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/Downloads/AddSub_4bit_tb.vhdl} {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/Downloads/Register_Bank_tb.vhdl} {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/Downloads/Decoder_3_to_8_tb.vhdl} {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/Downloads/MUX_2_to_1_4bit_tb.vhdl}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property top Processor_4bit_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
add_files -fileset constrs_1 -norecurse {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc}}
import_files -fileset constrs_1 {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc}}
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_4bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_4bit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.srcs/sources_1/imports/sources_1/imports/new/AddSub_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AddSub_4bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.srcs/sources_1/imports/sources_1/new/Decoder_2_to_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_2_to_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.srcs/sources_1/imports/sources_1/new/Decoder_3_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.srcs/sources_1/imports/sources_1/imports/new/IO_System.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IO_System
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.srcs/sources_1/imports/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.srcs/sources_1/imports/sources_1/new/MUX_2_to_1_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2_to_1_4bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.srcs/sources_1/imports/sources_1/new/MUX_8_to_1_12bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_8_to_1_12bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.srcs/sources_1/imports/sources_1/new/MUX_8_to_1_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_8_to_1_4bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.srcs/sources_1/imports/sources_1/new/Processor_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor_4bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.srcs/sources_1/imports/sources_1/new/Program_RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_RAM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.srcs/sources_1/imports/sources_1/imports/new/Program_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.srcs/sources_1/imports/sources_1/new/REG.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REG
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.srcs/sources_1/imports/sources_1/new/REG_12bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REG_12bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.srcs/sources_1/imports/sources_1/new/Register_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_Bank
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.srcs/sources_1/imports/sources_1/new/Slow_Clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clock
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.srcs/sim_1/imports/sim_1/new/Processor_4bit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor_4bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto a2ed90ed9859425db688ee5c50c72c0f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_4bit_tb_behav xil_defaultlib.Processor_4bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clock [slow_clock_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.REG [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1_4bit [mux_8_to_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.AddSub_4bit [addsub_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_to_1_4bit [mux_2_to_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1_12bit [mux_8_to_1_12bit_default]
Compiling architecture behavioral of entity xil_defaultlib.REG_12bit [reg_12bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_RAM [program_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.IO_System [io_system_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor_4bit [processor_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.processor_4bit_tb
Built simulation snapshot Processor_4bit_tb_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/This -notrace
invalid command name "[4904:337C][2025-05-11T18:48:30]i001:"
    while executing
"[4904:337C][2025-05-11T18:48:30]i001: Burn v3.14.1.8722, Windows v10.0 (Build 22631: Service Pack 0), path: C:\WINDOWS\Temp\{9E0BA92B-FF76-4814-A4D1-9..."
    (file "C:/Users/This" line 1)
INFO: [Common 17-206] Exiting Webtalk at Sun May 25 09:08:28 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_4bit_tb_behav -key {Behavioral:sim_1:Functional:Processor_4bit_tb} -tclbatch {Processor_4bit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Processor_4bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_4bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1978.957 ; gain = 1.574
launch_runs synth_1 -jobs 6
[Sun May 25 09:09:00 2025] Launched synth_1...
Run output will be captured here: C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sun May 25 09:10:09 2025] Launched impl_1...
Run output will be captured here: C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 53 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 2147.863 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 2147.863 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2196.246 ; gain = 0.109
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun May 25 09:13:37 2025] Launched impl_1...
Run output will be captured here: C:/Users/This PC/vivado_projects/Nanoprocessor_Reprogrammable/Nanoprocessor_Reprogrammable.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 25 09:16:55 2025...
