
DMX_Merger.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005a08  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  08005b9c  08005b9c  00015b9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08005c54  08005c54  00015c54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08005c5c  08005c5c  00015c5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08005c60  08005c60  00015c60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001d4  20000000  08005c64  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00002500  200001d4  08005e38  000201d4  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200026d4  08005e38  000226d4  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002c542  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00005a87  00000000  00000000  0004c746  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001680  00000000  00000000  000521d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000ccc3  00000000  00000000  00053850  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000078ec  00000000  00000000  00060513  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  00067dff  2**0
                  CONTENTS, READONLY
 16 .debug_loc    00010459  00000000  00000000  00067e7b  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 00001c38  00000000  00000000  000782d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_frame  00003fd0  00000000  00000000  00079f10  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	200001d4 	.word	0x200001d4
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08005b84 	.word	0x08005b84

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	200001d8 	.word	0x200001d8
 80001d0:	08005b84 	.word	0x08005b84

080001d4 <strlen>:
 80001d4:	4603      	mov	r3, r0
 80001d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001da:	2a00      	cmp	r2, #0
 80001dc:	d1fb      	bne.n	80001d6 <strlen+0x2>
 80001de:	1a18      	subs	r0, r3, r0
 80001e0:	3801      	subs	r0, #1
 80001e2:	4770      	bx	lr

080001e4 <__aeabi_uldivmod>:
 80001e4:	b953      	cbnz	r3, 80001fc <__aeabi_uldivmod+0x18>
 80001e6:	b94a      	cbnz	r2, 80001fc <__aeabi_uldivmod+0x18>
 80001e8:	2900      	cmp	r1, #0
 80001ea:	bf08      	it	eq
 80001ec:	2800      	cmpeq	r0, #0
 80001ee:	bf1c      	itt	ne
 80001f0:	f04f 31ff 	movne.w	r1, #4294967295
 80001f4:	f04f 30ff 	movne.w	r0, #4294967295
 80001f8:	f000 b97a 	b.w	80004f0 <__aeabi_idiv0>
 80001fc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000200:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000204:	f000 f806 	bl	8000214 <__udivmoddi4>
 8000208:	f8dd e004 	ldr.w	lr, [sp, #4]
 800020c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000210:	b004      	add	sp, #16
 8000212:	4770      	bx	lr

08000214 <__udivmoddi4>:
 8000214:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000218:	468c      	mov	ip, r1
 800021a:	460d      	mov	r5, r1
 800021c:	4604      	mov	r4, r0
 800021e:	9e08      	ldr	r6, [sp, #32]
 8000220:	2b00      	cmp	r3, #0
 8000222:	d151      	bne.n	80002c8 <__udivmoddi4+0xb4>
 8000224:	428a      	cmp	r2, r1
 8000226:	4617      	mov	r7, r2
 8000228:	d96d      	bls.n	8000306 <__udivmoddi4+0xf2>
 800022a:	fab2 fe82 	clz	lr, r2
 800022e:	f1be 0f00 	cmp.w	lr, #0
 8000232:	d00b      	beq.n	800024c <__udivmoddi4+0x38>
 8000234:	f1ce 0c20 	rsb	ip, lr, #32
 8000238:	fa01 f50e 	lsl.w	r5, r1, lr
 800023c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000240:	fa02 f70e 	lsl.w	r7, r2, lr
 8000244:	ea4c 0c05 	orr.w	ip, ip, r5
 8000248:	fa00 f40e 	lsl.w	r4, r0, lr
 800024c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000250:	0c25      	lsrs	r5, r4, #16
 8000252:	fbbc f8fa 	udiv	r8, ip, sl
 8000256:	fa1f f987 	uxth.w	r9, r7
 800025a:	fb0a cc18 	mls	ip, sl, r8, ip
 800025e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000262:	fb08 f309 	mul.w	r3, r8, r9
 8000266:	42ab      	cmp	r3, r5
 8000268:	d90a      	bls.n	8000280 <__udivmoddi4+0x6c>
 800026a:	19ed      	adds	r5, r5, r7
 800026c:	f108 32ff 	add.w	r2, r8, #4294967295
 8000270:	f080 8123 	bcs.w	80004ba <__udivmoddi4+0x2a6>
 8000274:	42ab      	cmp	r3, r5
 8000276:	f240 8120 	bls.w	80004ba <__udivmoddi4+0x2a6>
 800027a:	f1a8 0802 	sub.w	r8, r8, #2
 800027e:	443d      	add	r5, r7
 8000280:	1aed      	subs	r5, r5, r3
 8000282:	b2a4      	uxth	r4, r4
 8000284:	fbb5 f0fa 	udiv	r0, r5, sl
 8000288:	fb0a 5510 	mls	r5, sl, r0, r5
 800028c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000290:	fb00 f909 	mul.w	r9, r0, r9
 8000294:	45a1      	cmp	r9, r4
 8000296:	d909      	bls.n	80002ac <__udivmoddi4+0x98>
 8000298:	19e4      	adds	r4, r4, r7
 800029a:	f100 33ff 	add.w	r3, r0, #4294967295
 800029e:	f080 810a 	bcs.w	80004b6 <__udivmoddi4+0x2a2>
 80002a2:	45a1      	cmp	r9, r4
 80002a4:	f240 8107 	bls.w	80004b6 <__udivmoddi4+0x2a2>
 80002a8:	3802      	subs	r0, #2
 80002aa:	443c      	add	r4, r7
 80002ac:	eba4 0409 	sub.w	r4, r4, r9
 80002b0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80002b4:	2100      	movs	r1, #0
 80002b6:	2e00      	cmp	r6, #0
 80002b8:	d061      	beq.n	800037e <__udivmoddi4+0x16a>
 80002ba:	fa24 f40e 	lsr.w	r4, r4, lr
 80002be:	2300      	movs	r3, #0
 80002c0:	6034      	str	r4, [r6, #0]
 80002c2:	6073      	str	r3, [r6, #4]
 80002c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d907      	bls.n	80002dc <__udivmoddi4+0xc8>
 80002cc:	2e00      	cmp	r6, #0
 80002ce:	d054      	beq.n	800037a <__udivmoddi4+0x166>
 80002d0:	2100      	movs	r1, #0
 80002d2:	e886 0021 	stmia.w	r6, {r0, r5}
 80002d6:	4608      	mov	r0, r1
 80002d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002dc:	fab3 f183 	clz	r1, r3
 80002e0:	2900      	cmp	r1, #0
 80002e2:	f040 808e 	bne.w	8000402 <__udivmoddi4+0x1ee>
 80002e6:	42ab      	cmp	r3, r5
 80002e8:	d302      	bcc.n	80002f0 <__udivmoddi4+0xdc>
 80002ea:	4282      	cmp	r2, r0
 80002ec:	f200 80fa 	bhi.w	80004e4 <__udivmoddi4+0x2d0>
 80002f0:	1a84      	subs	r4, r0, r2
 80002f2:	eb65 0503 	sbc.w	r5, r5, r3
 80002f6:	2001      	movs	r0, #1
 80002f8:	46ac      	mov	ip, r5
 80002fa:	2e00      	cmp	r6, #0
 80002fc:	d03f      	beq.n	800037e <__udivmoddi4+0x16a>
 80002fe:	e886 1010 	stmia.w	r6, {r4, ip}
 8000302:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000306:	b912      	cbnz	r2, 800030e <__udivmoddi4+0xfa>
 8000308:	2701      	movs	r7, #1
 800030a:	fbb7 f7f2 	udiv	r7, r7, r2
 800030e:	fab7 fe87 	clz	lr, r7
 8000312:	f1be 0f00 	cmp.w	lr, #0
 8000316:	d134      	bne.n	8000382 <__udivmoddi4+0x16e>
 8000318:	1beb      	subs	r3, r5, r7
 800031a:	0c3a      	lsrs	r2, r7, #16
 800031c:	fa1f fc87 	uxth.w	ip, r7
 8000320:	2101      	movs	r1, #1
 8000322:	fbb3 f8f2 	udiv	r8, r3, r2
 8000326:	0c25      	lsrs	r5, r4, #16
 8000328:	fb02 3318 	mls	r3, r2, r8, r3
 800032c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000330:	fb0c f308 	mul.w	r3, ip, r8
 8000334:	42ab      	cmp	r3, r5
 8000336:	d907      	bls.n	8000348 <__udivmoddi4+0x134>
 8000338:	19ed      	adds	r5, r5, r7
 800033a:	f108 30ff 	add.w	r0, r8, #4294967295
 800033e:	d202      	bcs.n	8000346 <__udivmoddi4+0x132>
 8000340:	42ab      	cmp	r3, r5
 8000342:	f200 80d1 	bhi.w	80004e8 <__udivmoddi4+0x2d4>
 8000346:	4680      	mov	r8, r0
 8000348:	1aed      	subs	r5, r5, r3
 800034a:	b2a3      	uxth	r3, r4
 800034c:	fbb5 f0f2 	udiv	r0, r5, r2
 8000350:	fb02 5510 	mls	r5, r2, r0, r5
 8000354:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000358:	fb0c fc00 	mul.w	ip, ip, r0
 800035c:	45a4      	cmp	ip, r4
 800035e:	d907      	bls.n	8000370 <__udivmoddi4+0x15c>
 8000360:	19e4      	adds	r4, r4, r7
 8000362:	f100 33ff 	add.w	r3, r0, #4294967295
 8000366:	d202      	bcs.n	800036e <__udivmoddi4+0x15a>
 8000368:	45a4      	cmp	ip, r4
 800036a:	f200 80b8 	bhi.w	80004de <__udivmoddi4+0x2ca>
 800036e:	4618      	mov	r0, r3
 8000370:	eba4 040c 	sub.w	r4, r4, ip
 8000374:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000378:	e79d      	b.n	80002b6 <__udivmoddi4+0xa2>
 800037a:	4631      	mov	r1, r6
 800037c:	4630      	mov	r0, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	f1ce 0420 	rsb	r4, lr, #32
 8000386:	fa05 f30e 	lsl.w	r3, r5, lr
 800038a:	fa07 f70e 	lsl.w	r7, r7, lr
 800038e:	fa20 f804 	lsr.w	r8, r0, r4
 8000392:	0c3a      	lsrs	r2, r7, #16
 8000394:	fa25 f404 	lsr.w	r4, r5, r4
 8000398:	ea48 0803 	orr.w	r8, r8, r3
 800039c:	fbb4 f1f2 	udiv	r1, r4, r2
 80003a0:	ea4f 4518 	mov.w	r5, r8, lsr #16
 80003a4:	fb02 4411 	mls	r4, r2, r1, r4
 80003a8:	fa1f fc87 	uxth.w	ip, r7
 80003ac:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 80003b0:	fb01 f30c 	mul.w	r3, r1, ip
 80003b4:	42ab      	cmp	r3, r5
 80003b6:	fa00 f40e 	lsl.w	r4, r0, lr
 80003ba:	d909      	bls.n	80003d0 <__udivmoddi4+0x1bc>
 80003bc:	19ed      	adds	r5, r5, r7
 80003be:	f101 30ff 	add.w	r0, r1, #4294967295
 80003c2:	f080 808a 	bcs.w	80004da <__udivmoddi4+0x2c6>
 80003c6:	42ab      	cmp	r3, r5
 80003c8:	f240 8087 	bls.w	80004da <__udivmoddi4+0x2c6>
 80003cc:	3902      	subs	r1, #2
 80003ce:	443d      	add	r5, r7
 80003d0:	1aeb      	subs	r3, r5, r3
 80003d2:	fa1f f588 	uxth.w	r5, r8
 80003d6:	fbb3 f0f2 	udiv	r0, r3, r2
 80003da:	fb02 3310 	mls	r3, r2, r0, r3
 80003de:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003e2:	fb00 f30c 	mul.w	r3, r0, ip
 80003e6:	42ab      	cmp	r3, r5
 80003e8:	d907      	bls.n	80003fa <__udivmoddi4+0x1e6>
 80003ea:	19ed      	adds	r5, r5, r7
 80003ec:	f100 38ff 	add.w	r8, r0, #4294967295
 80003f0:	d26f      	bcs.n	80004d2 <__udivmoddi4+0x2be>
 80003f2:	42ab      	cmp	r3, r5
 80003f4:	d96d      	bls.n	80004d2 <__udivmoddi4+0x2be>
 80003f6:	3802      	subs	r0, #2
 80003f8:	443d      	add	r5, r7
 80003fa:	1aeb      	subs	r3, r5, r3
 80003fc:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000400:	e78f      	b.n	8000322 <__udivmoddi4+0x10e>
 8000402:	f1c1 0720 	rsb	r7, r1, #32
 8000406:	fa22 f807 	lsr.w	r8, r2, r7
 800040a:	408b      	lsls	r3, r1
 800040c:	fa05 f401 	lsl.w	r4, r5, r1
 8000410:	ea48 0303 	orr.w	r3, r8, r3
 8000414:	fa20 fe07 	lsr.w	lr, r0, r7
 8000418:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 800041c:	40fd      	lsrs	r5, r7
 800041e:	ea4e 0e04 	orr.w	lr, lr, r4
 8000422:	fbb5 f9fc 	udiv	r9, r5, ip
 8000426:	ea4f 441e 	mov.w	r4, lr, lsr #16
 800042a:	fb0c 5519 	mls	r5, ip, r9, r5
 800042e:	fa1f f883 	uxth.w	r8, r3
 8000432:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000436:	fb09 f408 	mul.w	r4, r9, r8
 800043a:	42ac      	cmp	r4, r5
 800043c:	fa02 f201 	lsl.w	r2, r2, r1
 8000440:	fa00 fa01 	lsl.w	sl, r0, r1
 8000444:	d908      	bls.n	8000458 <__udivmoddi4+0x244>
 8000446:	18ed      	adds	r5, r5, r3
 8000448:	f109 30ff 	add.w	r0, r9, #4294967295
 800044c:	d243      	bcs.n	80004d6 <__udivmoddi4+0x2c2>
 800044e:	42ac      	cmp	r4, r5
 8000450:	d941      	bls.n	80004d6 <__udivmoddi4+0x2c2>
 8000452:	f1a9 0902 	sub.w	r9, r9, #2
 8000456:	441d      	add	r5, r3
 8000458:	1b2d      	subs	r5, r5, r4
 800045a:	fa1f fe8e 	uxth.w	lr, lr
 800045e:	fbb5 f0fc 	udiv	r0, r5, ip
 8000462:	fb0c 5510 	mls	r5, ip, r0, r5
 8000466:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 800046a:	fb00 f808 	mul.w	r8, r0, r8
 800046e:	45a0      	cmp	r8, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x26e>
 8000472:	18e4      	adds	r4, r4, r3
 8000474:	f100 35ff 	add.w	r5, r0, #4294967295
 8000478:	d229      	bcs.n	80004ce <__udivmoddi4+0x2ba>
 800047a:	45a0      	cmp	r8, r4
 800047c:	d927      	bls.n	80004ce <__udivmoddi4+0x2ba>
 800047e:	3802      	subs	r0, #2
 8000480:	441c      	add	r4, r3
 8000482:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000486:	eba4 0408 	sub.w	r4, r4, r8
 800048a:	fba0 8902 	umull	r8, r9, r0, r2
 800048e:	454c      	cmp	r4, r9
 8000490:	46c6      	mov	lr, r8
 8000492:	464d      	mov	r5, r9
 8000494:	d315      	bcc.n	80004c2 <__udivmoddi4+0x2ae>
 8000496:	d012      	beq.n	80004be <__udivmoddi4+0x2aa>
 8000498:	b156      	cbz	r6, 80004b0 <__udivmoddi4+0x29c>
 800049a:	ebba 030e 	subs.w	r3, sl, lr
 800049e:	eb64 0405 	sbc.w	r4, r4, r5
 80004a2:	fa04 f707 	lsl.w	r7, r4, r7
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431f      	orrs	r7, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	6037      	str	r7, [r6, #0]
 80004ae:	6074      	str	r4, [r6, #4]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b6:	4618      	mov	r0, r3
 80004b8:	e6f8      	b.n	80002ac <__udivmoddi4+0x98>
 80004ba:	4690      	mov	r8, r2
 80004bc:	e6e0      	b.n	8000280 <__udivmoddi4+0x6c>
 80004be:	45c2      	cmp	sl, r8
 80004c0:	d2ea      	bcs.n	8000498 <__udivmoddi4+0x284>
 80004c2:	ebb8 0e02 	subs.w	lr, r8, r2
 80004c6:	eb69 0503 	sbc.w	r5, r9, r3
 80004ca:	3801      	subs	r0, #1
 80004cc:	e7e4      	b.n	8000498 <__udivmoddi4+0x284>
 80004ce:	4628      	mov	r0, r5
 80004d0:	e7d7      	b.n	8000482 <__udivmoddi4+0x26e>
 80004d2:	4640      	mov	r0, r8
 80004d4:	e791      	b.n	80003fa <__udivmoddi4+0x1e6>
 80004d6:	4681      	mov	r9, r0
 80004d8:	e7be      	b.n	8000458 <__udivmoddi4+0x244>
 80004da:	4601      	mov	r1, r0
 80004dc:	e778      	b.n	80003d0 <__udivmoddi4+0x1bc>
 80004de:	3802      	subs	r0, #2
 80004e0:	443c      	add	r4, r7
 80004e2:	e745      	b.n	8000370 <__udivmoddi4+0x15c>
 80004e4:	4608      	mov	r0, r1
 80004e6:	e708      	b.n	80002fa <__udivmoddi4+0xe6>
 80004e8:	f1a8 0802 	sub.w	r8, r8, #2
 80004ec:	443d      	add	r5, r7
 80004ee:	e72b      	b.n	8000348 <__udivmoddi4+0x134>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <app_dmx_sendStart>:
*******************************************************************************/
app_dmx_State dmxState;
/******************************************************************************
* Function Definitions
*******************************************************************************/
void app_dmx_sendStart(){
 80004f4:	b508      	push	{r3, lr}
	gpioConfigureToFloating(O_USART2_BREAK_GPIO_Port, O_USART2_BREAK_Pin);
 80004f6:	4806      	ldr	r0, [pc, #24]	; (8000510 <app_dmx_sendStart+0x1c>)
 80004f8:	2108      	movs	r1, #8
 80004fa:	f004 fb23 	bl	8004b44 <gpioConfigureToFloating>
	dmxState = app_dmx_STATE_SEND_START;
 80004fe:	4b05      	ldr	r3, [pc, #20]	; (8000514 <app_dmx_sendStart+0x20>)
	HAL_TIM_Base_Start_IT(&htim6);
 8000500:	4805      	ldr	r0, [pc, #20]	; (8000518 <app_dmx_sendStart+0x24>)
	dmxState = app_dmx_STATE_SEND_START;
 8000502:	2201      	movs	r2, #1
 8000504:	701a      	strb	r2, [r3, #0]
}
 8000506:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_TIM_Base_Start_IT(&htim6);
 800050a:	f002 ba71 	b.w	80029f0 <HAL_TIM_Base_Start_IT>
 800050e:	bf00      	nop
 8000510:	48000800 	.word	0x48000800
 8000514:	20000a18 	.word	0x20000a18
 8000518:	20000b5c 	.word	0x20000b5c

0800051c <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 800051c:	b510      	push	{r4, lr}
	if(dmxState == app_dmx_STATE_SEND_START){
 800051e:	4c0b      	ldr	r4, [pc, #44]	; (800054c <HAL_TIM_PeriodElapsedCallback+0x30>)
 8000520:	7823      	ldrb	r3, [r4, #0]
 8000522:	2b01      	cmp	r3, #1
 8000524:	d106      	bne.n	8000534 <HAL_TIM_PeriodElapsedCallback+0x18>
		gpioConfigureToPushPull(O_USART2_BREAK_GPIO_Port, O_USART2_BREAK_Pin);
 8000526:	2108      	movs	r1, #8
 8000528:	4809      	ldr	r0, [pc, #36]	; (8000550 <HAL_TIM_PeriodElapsedCallback+0x34>)
 800052a:	f004 fb1b 	bl	8004b64 <gpioConfigureToPushPull>
		//TODO: Set timer to mark time
		dmxState = app_dmx_STATE_SEND_MARK;
 800052e:	2302      	movs	r3, #2
 8000530:	7023      	strb	r3, [r4, #0]
 8000532:	bd10      	pop	{r4, pc}
	}else if(dmxState == app_dmx_STATE_SEND_MARK){
 8000534:	2b02      	cmp	r3, #2
 8000536:	d108      	bne.n	800054a <HAL_TIM_PeriodElapsedCallback+0x2e>
		gpioConfigureToFloating(O_USART2_BREAK_GPIO_Port, O_USART2_BREAK_Pin);
 8000538:	4805      	ldr	r0, [pc, #20]	; (8000550 <HAL_TIM_PeriodElapsedCallback+0x34>)
 800053a:	2108      	movs	r1, #8
 800053c:	f004 fb02 	bl	8004b44 <gpioConfigureToFloating>
		HAL_TIM_Base_Stop_IT(&htim6);
 8000540:	4804      	ldr	r0, [pc, #16]	; (8000554 <HAL_TIM_PeriodElapsedCallback+0x38>)
	}
}
 8000542:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		HAL_TIM_Base_Stop_IT(&htim6);
 8000546:	f002 ba6b 	b.w	8002a20 <HAL_TIM_Base_Stop_IT>
 800054a:	bd10      	pop	{r4, pc}
 800054c:	20000a18 	.word	0x20000a18
 8000550:	48000800 	.word	0x48000800
 8000554:	20000b5c 	.word	0x20000b5c

08000558 <uart_enableReceiveInt>:
	buf->out = 0;
	buf->size = size;
	buf->data = data;
}
void uart_enableReceiveInt(USART_TypeDef *uartHandler){
	uartHandler->CR1 |= USART_CR1_RXNEIE;
 8000558:	6803      	ldr	r3, [r0, #0]
 800055a:	f043 0320 	orr.w	r3, r3, #32
 800055e:	6003      	str	r3, [r0, #0]
 8000560:	4770      	bx	lr

08000562 <uart_writeStringToBuffer>:
	   //TODO error handling
   }
   if(bufferState != ringbuffer_NO_BUF) uartHandler->CR1 |= USART_CR1_TXEIE;
   return bufferState;
}
uint8_t uart_writeStringToBuffer(const char *string, stRingBuf *buf, USART_TypeDef *uartHandler){
 8000562:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000566:	4606      	mov	r6, r0
 8000568:	460d      	mov	r5, r1
 800056a:	4617      	mov	r7, r2
	uint16_t size = strlen(string);
 800056c:	f7ff fe32 	bl	80001d4 <strlen>
	uint8_t bufferState = ringbuffer_OK;
	uint16_t oldIn = buf->in;
 8000570:	f8b5 9000 	ldrh.w	r9, [r5]
	uint16_t size = strlen(string);
 8000574:	fa1f f880 	uxth.w	r8, r0
	for(uint16_t i = 0; i < size; ++i){
 8000578:	4634      	mov	r4, r6
	uint8_t bufferState = ringbuffer_OK;
 800057a:	2001      	movs	r0, #1
	for(uint16_t i = 0; i < size; ++i){
 800057c:	1ba3      	subs	r3, r4, r6
 800057e:	b29b      	uxth	r3, r3
 8000580:	4598      	cmp	r8, r3
 8000582:	d801      	bhi.n	8000588 <uart_writeStringToBuffer+0x26>
			break;
		}
		if(bufferState != ringbuffer_NO_BUF) uartHandler->CR1 |= USART_CR1_TXEIE;
	}
	return bufferState;
}
 8000584:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		bufferState = RINGBUFFER_cIn(string[i], buf);
 8000588:	4629      	mov	r1, r5
 800058a:	f814 0b01 	ldrb.w	r0, [r4], #1
 800058e:	f003 fd35 	bl	8003ffc <RINGBUFFER_cIn>
		if(bufferState == ringbuffer_FULL) {
 8000592:	2803      	cmp	r0, #3
 8000594:	d103      	bne.n	800059e <uart_writeStringToBuffer+0x3c>
			buf->in = oldIn;                //load old in position
 8000596:	f8a5 9000 	strh.w	r9, [r5]
			break;
 800059a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		if(bufferState != ringbuffer_NO_BUF) uartHandler->CR1 |= USART_CR1_TXEIE;
 800059e:	2800      	cmp	r0, #0
 80005a0:	d0ec      	beq.n	800057c <uart_writeStringToBuffer+0x1a>
 80005a2:	683b      	ldr	r3, [r7, #0]
 80005a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80005a8:	603b      	str	r3, [r7, #0]
 80005aa:	e7e7      	b.n	800057c <uart_writeStringToBuffer+0x1a>

080005ac <uart_irqHandler>:


void uart_irqHandler(USART_TypeDef *uartHandler, stRingBuf *rxBuf, stRingBuf *txBuf){
 80005ac:	b537      	push	{r0, r1, r2, r4, r5, lr}
		volatile uint16_t ISR;
		char bufferState;

		ISR = uartHandler->ISR;
 80005ae:	69c3      	ldr	r3, [r0, #28]
 80005b0:	b29b      	uxth	r3, r3
 80005b2:	f8ad 3006 	strh.w	r3, [sp, #6]
		if(ISR & USART_ISR_RXNE){ //Bit 5 = Read Data Register Not Empty in SR
 80005b6:	f8bd 3006 	ldrh.w	r3, [sp, #6]
void uart_irqHandler(USART_TypeDef *uartHandler, stRingBuf *rxBuf, stRingBuf *txBuf){
 80005ba:	4604      	mov	r4, r0
		if(ISR & USART_ISR_RXNE){ //Bit 5 = Read Data Register Not Empty in SR
 80005bc:	0698      	lsls	r0, r3, #26
void uart_irqHandler(USART_TypeDef *uartHandler, stRingBuf *rxBuf, stRingBuf *txBuf){
 80005be:	4615      	mov	r5, r2
		if(ISR & USART_ISR_RXNE){ //Bit 5 = Read Data Register Not Empty in SR
 80005c0:	d503      	bpl.n	80005ca <uart_irqHandler+0x1e>
			bufferState = RINGBUFFER_cIn(uartHandler->RDR, rxBuf);
 80005c2:	8ca0      	ldrh	r0, [r4, #36]	; 0x24
 80005c4:	b2c0      	uxtb	r0, r0
 80005c6:	f003 fd19 	bl	8003ffc <RINGBUFFER_cIn>
			if(bufferState != ringbuffer_OK){
				//TODO Error handling
			}
		}
		if(ISR & USART_ISR_TXE){
 80005ca:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80005ce:	061a      	lsls	r2, r3, #24
 80005d0:	d50e      	bpl.n	80005f0 <uart_irqHandler+0x44>
			uartHandler->ISR &= ~USART_ISR_TXE;
 80005d2:	69e3      	ldr	r3, [r4, #28]
 80005d4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80005d8:	61e3      	str	r3, [r4, #28]
			char data;
			bufferState = RINGBUFFER_cOut(&data, txBuf);
 80005da:	4629      	mov	r1, r5
 80005dc:	f10d 0005 	add.w	r0, sp, #5
 80005e0:	f003 fd28 	bl	8004034 <RINGBUFFER_cOut>
			if(bufferState == ringbuffer_EMPTY){
 80005e4:	2802      	cmp	r0, #2
 80005e6:	d10d      	bne.n	8000604 <uart_irqHandler+0x58>
				uartHandler->CR1 &= ~USART_CR1_TXEIE;
 80005e8:	6823      	ldr	r3, [r4, #0]
 80005ea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80005ee:	6023      	str	r3, [r4, #0]

			}else{
				uartHandler->TDR = data;
			}
		}
		if(ISR & USART_ISR_ORE){
 80005f0:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80005f4:	071b      	lsls	r3, r3, #28
			uartHandler->ICR |= USART_ICR_ORECF;
 80005f6:	bf42      	ittt	mi
 80005f8:	6a23      	ldrmi	r3, [r4, #32]
 80005fa:	f043 0308 	orrmi.w	r3, r3, #8
 80005fe:	6223      	strmi	r3, [r4, #32]
		}
	}
 8000600:	b003      	add	sp, #12
 8000602:	bd30      	pop	{r4, r5, pc}
			}else if (bufferState == ringbuffer_NO_BUF){
 8000604:	2800      	cmp	r0, #0
 8000606:	d0f3      	beq.n	80005f0 <uart_irqHandler+0x44>
				uartHandler->TDR = data;
 8000608:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800060c:	8523      	strh	r3, [r4, #40]	; 0x28
 800060e:	e7ef      	b.n	80005f0 <uart_irqHandler+0x44>

08000610 <eepromCallback>:
		timer500ms = 0;
	}

}
/* Callback's ---------------------------------------------------------------------*/
uint8_t eepromCallback(eeprom_cfg_Config *config){
 8000610:	b530      	push	{r4, r5, lr}
	uint8_t state = 1;
	if(config->callbackType == EEPROM_CFG_CALL_TX_START){
 8000612:	7a83      	ldrb	r3, [r0, #10]
uint8_t eepromCallback(eeprom_cfg_Config *config){
 8000614:	b085      	sub	sp, #20
 8000616:	4604      	mov	r4, r0
	if(config->callbackType == EEPROM_CFG_CALL_TX_START){
 8000618:	2b00      	cmp	r3, #0
 800061a:	d131      	bne.n	8000680 <eepromCallback+0x70>
		if(HAL_I2C_Mem_Write(&hi2c2, config->devAddr, config->memAddr, I2C_MEMADD_SIZE_16BIT, config->txBuffer, config->dataSize, 100) != HAL_OK) state = 0;
 800061c:	2364      	movs	r3, #100	; 0x64
 800061e:	8b02      	ldrh	r2, [r0, #24]
 8000620:	7801      	ldrb	r1, [r0, #0]
 8000622:	9302      	str	r3, [sp, #8]
 8000624:	8a83      	ldrh	r3, [r0, #20]
 8000626:	9301      	str	r3, [sp, #4]
 8000628:	69c3      	ldr	r3, [r0, #28]
 800062a:	9300      	str	r3, [sp, #0]
 800062c:	4815      	ldr	r0, [pc, #84]	; (8000684 <eepromCallback+0x74>)
 800062e:	2302      	movs	r3, #2
 8000630:	f000 fc4c 	bl	8000ecc <HAL_I2C_Mem_Write>
	uint8_t state = 1;
 8000634:	fab0 f580 	clz	r5, r0
 8000638:	096d      	lsrs	r5, r5, #5
	}
	if(config->callbackType == EEPROM_CFG_CALL_RX_START){
 800063a:	7aa3      	ldrb	r3, [r4, #10]
 800063c:	2b01      	cmp	r3, #1
 800063e:	d10e      	bne.n	800065e <eepromCallback+0x4e>
		if(HAL_I2C_Mem_Read(&hi2c2, config->devAddr, config->memAddr, I2C_MEMADD_SIZE_16BIT, config->rxBuffer, config->dataSize, 10) != HAL_OK) state = 0;
 8000640:	230a      	movs	r3, #10
 8000642:	9302      	str	r3, [sp, #8]
 8000644:	8aa3      	ldrh	r3, [r4, #20]
 8000646:	9301      	str	r3, [sp, #4]
 8000648:	6a23      	ldr	r3, [r4, #32]
 800064a:	9300      	str	r3, [sp, #0]
 800064c:	8b22      	ldrh	r2, [r4, #24]
 800064e:	7821      	ldrb	r1, [r4, #0]
 8000650:	480c      	ldr	r0, [pc, #48]	; (8000684 <eepromCallback+0x74>)
 8000652:	2302      	movs	r3, #2
 8000654:	f000 fcf2 	bl	800103c <HAL_I2C_Mem_Read>
 8000658:	2800      	cmp	r0, #0
 800065a:	bf18      	it	ne
 800065c:	2500      	movne	r5, #0
	}
	if(config->callbackType == EEPROM_CFG_CALL_CHECK_TX_STATE){
 800065e:	7aa3      	ldrb	r3, [r4, #10]
 8000660:	2b04      	cmp	r3, #4
 8000662:	d10a      	bne.n	800067a <eepromCallback+0x6a>
		if(HAL_I2C_Master_Transmit(&hi2c2, config->devAddr, config->rxBuffer, config->dataSize, 1) != HAL_OK) state = 0;
 8000664:	2201      	movs	r2, #1
 8000666:	9200      	str	r2, [sp, #0]
 8000668:	8aa3      	ldrh	r3, [r4, #20]
 800066a:	7821      	ldrb	r1, [r4, #0]
 800066c:	6a22      	ldr	r2, [r4, #32]
 800066e:	4805      	ldr	r0, [pc, #20]	; (8000684 <eepromCallback+0x74>)
 8000670:	f000 fb98 	bl	8000da4 <HAL_I2C_Master_Transmit>
 8000674:	2800      	cmp	r0, #0
 8000676:	bf18      	it	ne
 8000678:	2500      	movne	r5, #0
	}
	return state;
}
 800067a:	4628      	mov	r0, r5
 800067c:	b005      	add	sp, #20
 800067e:	bd30      	pop	{r4, r5, pc}
	uint8_t state = 1;
 8000680:	2501      	movs	r5, #1
 8000682:	e7da      	b.n	800063a <eepromCallback+0x2a>
 8000684:	20000a20 	.word	0x20000a20

08000688 <app_main>:
void app_main(){
 8000688:	b508      	push	{r3, lr}
	uart_enableReceiveInt(huart1.Instance);
 800068a:	4b16      	ldr	r3, [pc, #88]	; (80006e4 <app_main+0x5c>)
 800068c:	6818      	ldr	r0, [r3, #0]
 800068e:	f7ff ff63 	bl	8000558 <uart_enableReceiveInt>
	uart_enableReceiveInt(huart2.Instance);
 8000692:	4b15      	ldr	r3, [pc, #84]	; (80006e8 <app_main+0x60>)
 8000694:	6818      	ldr	r0, [r3, #0]
 8000696:	f7ff ff5f 	bl	8000558 <uart_enableReceiveInt>
	uart_enableReceiveInt(huart4.Instance);
 800069a:	4b14      	ldr	r3, [pc, #80]	; (80006ec <app_main+0x64>)
 800069c:	6818      	ldr	r0, [r3, #0]
 800069e:	f7ff ff5b 	bl	8000558 <uart_enableReceiveInt>
	eeprom_registerCallback(&eepromDev1, eepromCallback);
 80006a2:	4913      	ldr	r1, [pc, #76]	; (80006f0 <app_main+0x68>)
 80006a4:	4813      	ldr	r0, [pc, #76]	; (80006f4 <app_main+0x6c>)
 80006a6:	f003 fca1 	bl	8003fec <eeprom_registerCallback>
	eeprom_init(&eepromDev1);
 80006aa:	4812      	ldr	r0, [pc, #72]	; (80006f4 <app_main+0x6c>)
 80006ac:	f003 fca0 	bl	8003ff0 <eeprom_init>
	HAL_GPIO_WritePin(O_USART1_DIR_GPIO_Port, O_USART1_DIR_Pin, GPIO_PIN_RESET);
 80006b0:	2200      	movs	r2, #0
 80006b2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80006b6:	4810      	ldr	r0, [pc, #64]	; (80006f8 <app_main+0x70>)
 80006b8:	f000 f9de 	bl	8000a78 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(O_USART2_DIR_GPIO_Port, O_USART2_DIR_Pin, GPIO_PIN_SET);
 80006bc:	2201      	movs	r2, #1
 80006be:	2104      	movs	r1, #4
 80006c0:	480d      	ldr	r0, [pc, #52]	; (80006f8 <app_main+0x70>)
 80006c2:	f000 f9d9 	bl	8000a78 <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(I_SW2_GPIO_Port, I_SW2_Pin) == GPIO_PIN_RESET){
 80006c6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80006ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006ce:	f000 f9cd 	bl	8000a6c <HAL_GPIO_ReadPin>
 80006d2:	2800      	cmp	r0, #0
 80006d4:	d1f7      	bne.n	80006c6 <app_main+0x3e>
			app_dmx_sendStart();
 80006d6:	f7ff ff0d 	bl	80004f4 <app_dmx_sendStart>
			HAL_Delay(100);
 80006da:	2064      	movs	r0, #100	; 0x64
 80006dc:	f000 f88e 	bl	80007fc <HAL_Delay>
 80006e0:	e7f1      	b.n	80006c6 <app_main+0x3e>
 80006e2:	bf00      	nop
 80006e4:	20000c5c 	.word	0x20000c5c
 80006e8:	20000d4c 	.word	0x20000d4c
 80006ec:	20000cd4 	.word	0x20000cd4
 80006f0:	08000611 	.word	0x08000611
 80006f4:	20000000 	.word	0x20000000
 80006f8:	48000800 	.word	0x48000800

080006fc <app_1ms>:
	if(++timer100ms >= 100){
 80006fc:	4a0d      	ldr	r2, [pc, #52]	; (8000734 <app_1ms+0x38>)
void app_1ms(){
 80006fe:	b508      	push	{r3, lr}
	if(++timer100ms >= 100){
 8000700:	8813      	ldrh	r3, [r2, #0]
 8000702:	3301      	adds	r3, #1
 8000704:	b29b      	uxth	r3, r3
 8000706:	2b63      	cmp	r3, #99	; 0x63
 8000708:	d80a      	bhi.n	8000720 <app_1ms+0x24>
 800070a:	8013      	strh	r3, [r2, #0]
	if(++timer500ms >= 500){
 800070c:	4a0a      	ldr	r2, [pc, #40]	; (8000738 <app_1ms+0x3c>)
 800070e:	8813      	ldrh	r3, [r2, #0]
 8000710:	3301      	adds	r3, #1
 8000712:	b29b      	uxth	r3, r3
 8000714:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
		timer500ms = 0;
 8000718:	bf28      	it	cs
 800071a:	2300      	movcs	r3, #0
 800071c:	8013      	strh	r3, [r2, #0]
 800071e:	bd08      	pop	{r3, pc}
		timer100ms = 0;
 8000720:	2300      	movs	r3, #0
 8000722:	8013      	strh	r3, [r2, #0]
		uart_writeStringToBuffer("AT+NAMEERIC12  ", &uart4TxBuf, huart4.Instance);
 8000724:	4b05      	ldr	r3, [pc, #20]	; (800073c <app_1ms+0x40>)
 8000726:	4906      	ldr	r1, [pc, #24]	; (8000740 <app_1ms+0x44>)
 8000728:	681a      	ldr	r2, [r3, #0]
 800072a:	4806      	ldr	r0, [pc, #24]	; (8000744 <app_1ms+0x48>)
 800072c:	f7ff ff19 	bl	8000562 <uart_writeStringToBuffer>
 8000730:	e7ec      	b.n	800070c <app_1ms+0x10>
 8000732:	bf00      	nop
 8000734:	200001f0 	.word	0x200001f0
 8000738:	200001f2 	.word	0x200001f2
 800073c:	20000cd4 	.word	0x20000cd4
 8000740:	20000060 	.word	0x20000060
 8000744:	08005b9c 	.word	0x08005b9c

08000748 <USART1_IRQHandler>:
/* IRQs ---------------------------------------------------------------------*/
void USART1_IRQHandler(void){
	uart_irqHandler(huart1.Instance, &uart1RxBuf, &uart1TxBuf);
 8000748:	4b02      	ldr	r3, [pc, #8]	; (8000754 <USART1_IRQHandler+0xc>)
 800074a:	4a03      	ldr	r2, [pc, #12]	; (8000758 <USART1_IRQHandler+0x10>)
 800074c:	4903      	ldr	r1, [pc, #12]	; (800075c <USART1_IRQHandler+0x14>)
 800074e:	6818      	ldr	r0, [r3, #0]
 8000750:	f7ff bf2c 	b.w	80005ac <uart_irqHandler>
 8000754:	20000c5c 	.word	0x20000c5c
 8000758:	20000030 	.word	0x20000030
 800075c:	20000024 	.word	0x20000024

08000760 <USART2_IRQHandler>:
}

void USART2_IRQHandler(void){
	uart_irqHandler(huart2.Instance, &uart2RxBuf, &uart2TxBuf);
 8000760:	4b02      	ldr	r3, [pc, #8]	; (800076c <USART2_IRQHandler+0xc>)
 8000762:	4a03      	ldr	r2, [pc, #12]	; (8000770 <USART2_IRQHandler+0x10>)
 8000764:	4903      	ldr	r1, [pc, #12]	; (8000774 <USART2_IRQHandler+0x14>)
 8000766:	6818      	ldr	r0, [r3, #0]
 8000768:	f7ff bf20 	b.w	80005ac <uart_irqHandler>
 800076c:	20000d4c 	.word	0x20000d4c
 8000770:	20000048 	.word	0x20000048
 8000774:	2000003c 	.word	0x2000003c

08000778 <UART4_IRQHandler>:
}

void UART4_IRQHandler(void){
	uart_irqHandler(huart4.Instance, &uart4RxBuf, &uart4TxBuf);
 8000778:	4b02      	ldr	r3, [pc, #8]	; (8000784 <UART4_IRQHandler+0xc>)
 800077a:	4a03      	ldr	r2, [pc, #12]	; (8000788 <UART4_IRQHandler+0x10>)
 800077c:	4903      	ldr	r1, [pc, #12]	; (800078c <UART4_IRQHandler+0x14>)
 800077e:	6818      	ldr	r0, [r3, #0]
 8000780:	f7ff bf14 	b.w	80005ac <uart_irqHandler>
 8000784:	20000cd4 	.word	0x20000cd4
 8000788:	20000060 	.word	0x20000060
 800078c:	20000054 	.word	0x20000054

08000790 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000790:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8000792:	4b0a      	ldr	r3, [pc, #40]	; (80007bc <HAL_InitTick+0x2c>)
{
 8000794:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8000796:	6818      	ldr	r0, [r3, #0]
 8000798:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800079c:	fbb0 f0f3 	udiv	r0, r0, r3
 80007a0:	f000 f88c 	bl	80008bc <HAL_SYSTICK_Config>
 80007a4:	4604      	mov	r4, r0
 80007a6:	b938      	cbnz	r0, 80007b8 <HAL_InitTick+0x28>
    status = HAL_ERROR;
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 80007a8:	4602      	mov	r2, r0
 80007aa:	4629      	mov	r1, r5
 80007ac:	f04f 30ff 	mov.w	r0, #4294967295
 80007b0:	f000 f844 	bl	800083c <HAL_NVIC_SetPriority>
 80007b4:	4620      	mov	r0, r4
 80007b6:	bd38      	pop	{r3, r4, r5, pc}
    status = HAL_ERROR;
 80007b8:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 80007ba:	bd38      	pop	{r3, r4, r5, pc}
 80007bc:	2000017c 	.word	0x2000017c

080007c0 <HAL_Init>:
{
 80007c0:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007c2:	2003      	movs	r0, #3
 80007c4:	f000 f828 	bl	8000818 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80007c8:	2000      	movs	r0, #0
 80007ca:	f7ff ffe1 	bl	8000790 <HAL_InitTick>
 80007ce:	4604      	mov	r4, r0
 80007d0:	b918      	cbnz	r0, 80007da <HAL_Init+0x1a>
    HAL_MspInit();
 80007d2:	f004 fb39 	bl	8004e48 <HAL_MspInit>
}
 80007d6:	4620      	mov	r0, r4
 80007d8:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 80007da:	2401      	movs	r4, #1
 80007dc:	e7fb      	b.n	80007d6 <HAL_Init+0x16>
	...

080007e0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 80007e0:	4a02      	ldr	r2, [pc, #8]	; (80007ec <HAL_IncTick+0xc>)
 80007e2:	6813      	ldr	r3, [r2, #0]
 80007e4:	3301      	adds	r3, #1
 80007e6:	6013      	str	r3, [r2, #0]
 80007e8:	4770      	bx	lr
 80007ea:	bf00      	nop
 80007ec:	20000a1c 	.word	0x20000a1c

080007f0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80007f0:	4b01      	ldr	r3, [pc, #4]	; (80007f8 <HAL_GetTick+0x8>)
 80007f2:	6818      	ldr	r0, [r3, #0]
}
 80007f4:	4770      	bx	lr
 80007f6:	bf00      	nop
 80007f8:	20000a1c 	.word	0x20000a1c

080007fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80007fc:	b538      	push	{r3, r4, r5, lr}
 80007fe:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000800:	f7ff fff6 	bl	80007f0 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000804:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8000806:	4605      	mov	r5, r0
  {
    wait++;
 8000808:	bf18      	it	ne
 800080a:	3401      	addne	r4, #1
  }

  while((HAL_GetTick() - tickstart) < wait)
 800080c:	f7ff fff0 	bl	80007f0 <HAL_GetTick>
 8000810:	1b40      	subs	r0, r0, r5
 8000812:	4284      	cmp	r4, r0
 8000814:	d8fa      	bhi.n	800080c <HAL_Delay+0x10>
  {
  }
}
 8000816:	bd38      	pop	{r3, r4, r5, pc}

08000818 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000818:	4a07      	ldr	r2, [pc, #28]	; (8000838 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800081a:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800081c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000820:	041b      	lsls	r3, r3, #16
 8000822:	0c1b      	lsrs	r3, r3, #16
 8000824:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000828:	0200      	lsls	r0, r0, #8
 800082a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800082e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000832:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000834:	60d3      	str	r3, [r2, #12]
 8000836:	4770      	bx	lr
 8000838:	e000ed00 	.word	0xe000ed00

0800083c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800083c:	4b17      	ldr	r3, [pc, #92]	; (800089c <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800083e:	b530      	push	{r4, r5, lr}
 8000840:	68dc      	ldr	r4, [r3, #12]
 8000842:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000846:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800084a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800084c:	2b04      	cmp	r3, #4
 800084e:	bf28      	it	cs
 8000850:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000852:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000854:	f04f 0501 	mov.w	r5, #1
 8000858:	fa05 f303 	lsl.w	r3, r5, r3
 800085c:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000860:	bf8c      	ite	hi
 8000862:	3c03      	subhi	r4, #3
 8000864:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000866:	4019      	ands	r1, r3
 8000868:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800086a:	fa05 f404 	lsl.w	r4, r5, r4
 800086e:	3c01      	subs	r4, #1
 8000870:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000872:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000874:	ea42 0201 	orr.w	r2, r2, r1
 8000878:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800087c:	bfaf      	iteee	ge
 800087e:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000882:	f000 000f 	andlt.w	r0, r0, #15
 8000886:	4b06      	ldrlt	r3, [pc, #24]	; (80008a0 <HAL_NVIC_SetPriority+0x64>)
 8000888:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800088a:	bfa5      	ittet	ge
 800088c:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8000890:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000892:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000894:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000898:	bd30      	pop	{r4, r5, pc}
 800089a:	bf00      	nop
 800089c:	e000ed00 	.word	0xe000ed00
 80008a0:	e000ed14 	.word	0xe000ed14

080008a4 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80008a4:	0942      	lsrs	r2, r0, #5
 80008a6:	2301      	movs	r3, #1
 80008a8:	f000 001f 	and.w	r0, r0, #31
 80008ac:	fa03 f000 	lsl.w	r0, r3, r0
 80008b0:	4b01      	ldr	r3, [pc, #4]	; (80008b8 <HAL_NVIC_EnableIRQ+0x14>)
 80008b2:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80008b6:	4770      	bx	lr
 80008b8:	e000e100 	.word	0xe000e100

080008bc <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008bc:	3801      	subs	r0, #1
 80008be:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80008c2:	d20a      	bcs.n	80008da <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008c4:	4b06      	ldr	r3, [pc, #24]	; (80008e0 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008c6:	4a07      	ldr	r2, [pc, #28]	; (80008e4 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008c8:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008ca:	21f0      	movs	r1, #240	; 0xf0
 80008cc:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008d0:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008d2:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008d4:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008d6:	601a      	str	r2, [r3, #0]
 80008d8:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80008da:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80008dc:	4770      	bx	lr
 80008de:	bf00      	nop
 80008e0:	e000e010 	.word	0xe000e010
 80008e4:	e000ed00 	.word	0xe000ed00

080008e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80008e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80008ec:	f8d1 8000 	ldr.w	r8, [r1]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008f0:	f8df 9174 	ldr.w	r9, [pc, #372]	; 8000a68 <HAL_GPIO_Init+0x180>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80008f4:	4a5a      	ldr	r2, [pc, #360]	; (8000a60 <HAL_GPIO_Init+0x178>)
  uint32_t position = 0x00u;
 80008f6:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80008f8:	fa38 f403 	lsrs.w	r4, r8, r3
 80008fc:	d102      	bne.n	8000904 <HAL_GPIO_Init+0x1c>
      }
    }

    position++;
  }
}
 80008fe:	b003      	add	sp, #12
 8000900:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000904:	2401      	movs	r4, #1
 8000906:	fa04 fa03 	lsl.w	sl, r4, r3
    if (iocurrent != 0x00u)
 800090a:	ea18 050a 	ands.w	r5, r8, sl
 800090e:	f000 809c 	beq.w	8000a4a <HAL_GPIO_Init+0x162>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000912:	684c      	ldr	r4, [r1, #4]
 8000914:	f024 0b10 	bic.w	fp, r4, #16
 8000918:	f1bb 0f02 	cmp.w	fp, #2
 800091c:	d114      	bne.n	8000948 <HAL_GPIO_Init+0x60>
        temp = GPIOx->AFR[position >> 3u];
 800091e:	ea4f 0ed3 	mov.w	lr, r3, lsr #3
 8000922:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000926:	f003 0c07 	and.w	ip, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 800092a:	f8de 6020 	ldr.w	r6, [lr, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800092e:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8000932:	270f      	movs	r7, #15
 8000934:	fa07 f70c 	lsl.w	r7, r7, ip
 8000938:	ea26 0707 	bic.w	r7, r6, r7
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800093c:	690e      	ldr	r6, [r1, #16]
 800093e:	fa06 f60c 	lsl.w	r6, r6, ip
 8000942:	433e      	orrs	r6, r7
        GPIOx->AFR[position >> 3u] = temp;
 8000944:	f8ce 6020 	str.w	r6, [lr, #32]
 8000948:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800094c:	2703      	movs	r7, #3
      temp = GPIOx->MODER;
 800094e:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000950:	fa07 f70c 	lsl.w	r7, r7, ip
 8000954:	43ff      	mvns	r7, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000956:	f004 0e03 	and.w	lr, r4, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800095a:	403e      	ands	r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800095c:	fa0e fe0c 	lsl.w	lr, lr, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000960:	f10b 3bff 	add.w	fp, fp, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000964:	ea4e 0606 	orr.w	r6, lr, r6
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000968:	f1bb 0f01 	cmp.w	fp, #1
      GPIOx->MODER = temp;
 800096c:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800096e:	d811      	bhi.n	8000994 <HAL_GPIO_Init+0xac>
        temp = GPIOx->OSPEEDR;
 8000970:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000972:	ea06 0b07 	and.w	fp, r6, r7
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000976:	68ce      	ldr	r6, [r1, #12]
 8000978:	fa06 fe0c 	lsl.w	lr, r6, ip
 800097c:	ea4e 060b 	orr.w	r6, lr, fp
        GPIOx->OSPEEDR = temp;
 8000980:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8000982:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000984:	ea26 0a0a 	bic.w	sl, r6, sl
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000988:	f3c4 1600 	ubfx	r6, r4, #4, #1
 800098c:	409e      	lsls	r6, r3
 800098e:	ea46 060a 	orr.w	r6, r6, sl
        GPIOx->OTYPER = temp;
 8000992:	6046      	str	r6, [r0, #4]
      temp = GPIOx->PUPDR;
 8000994:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000996:	4037      	ands	r7, r6
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000998:	688e      	ldr	r6, [r1, #8]
 800099a:	fa06 f60c 	lsl.w	r6, r6, ip
 800099e:	4337      	orrs	r7, r6
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80009a0:	00e6      	lsls	r6, r4, #3
      GPIOx->PUPDR = temp;
 80009a2:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80009a4:	d551      	bpl.n	8000a4a <HAL_GPIO_Init+0x162>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009a6:	f8d9 6060 	ldr.w	r6, [r9, #96]	; 0x60
 80009aa:	f046 0601 	orr.w	r6, r6, #1
 80009ae:	f8c9 6060 	str.w	r6, [r9, #96]	; 0x60
 80009b2:	f8d9 6060 	ldr.w	r6, [r9, #96]	; 0x60
 80009b6:	f023 0703 	bic.w	r7, r3, #3
 80009ba:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 80009be:	f006 0601 	and.w	r6, r6, #1
 80009c2:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 80009c6:	9601      	str	r6, [sp, #4]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80009c8:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009cc:	9e01      	ldr	r6, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2u];
 80009ce:	68be      	ldr	r6, [r7, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80009d0:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80009d4:	f04f 0e0f 	mov.w	lr, #15
 80009d8:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80009dc:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80009e0:	ea26 0e0e 	bic.w	lr, r6, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80009e4:	d033      	beq.n	8000a4e <HAL_GPIO_Init+0x166>
 80009e6:	4e1f      	ldr	r6, [pc, #124]	; (8000a64 <HAL_GPIO_Init+0x17c>)
 80009e8:	42b0      	cmp	r0, r6
 80009ea:	d032      	beq.n	8000a52 <HAL_GPIO_Init+0x16a>
 80009ec:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80009f0:	42b0      	cmp	r0, r6
 80009f2:	d030      	beq.n	8000a56 <HAL_GPIO_Init+0x16e>
 80009f4:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80009f8:	42b0      	cmp	r0, r6
 80009fa:	d02e      	beq.n	8000a5a <HAL_GPIO_Init+0x172>
 80009fc:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000a00:	42b0      	cmp	r0, r6
 8000a02:	bf14      	ite	ne
 8000a04:	2607      	movne	r6, #7
 8000a06:	2604      	moveq	r6, #4
 8000a08:	fa06 f60c 	lsl.w	r6, r6, ip
 8000a0c:	ea46 060e 	orr.w	r6, r6, lr
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000a10:	60be      	str	r6, [r7, #8]
        temp = EXTI->IMR1;
 8000a12:	6816      	ldr	r6, [r2, #0]
        temp &= ~(iocurrent);
 8000a14:	43ef      	mvns	r7, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000a16:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~(iocurrent);
 8000a1a:	bf0c      	ite	eq
 8000a1c:	403e      	andeq	r6, r7
          temp |= iocurrent;
 8000a1e:	432e      	orrne	r6, r5
        EXTI->IMR1 = temp;
 8000a20:	6016      	str	r6, [r2, #0]
        temp = EXTI->EMR1;
 8000a22:	6856      	ldr	r6, [r2, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000a24:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~(iocurrent);
 8000a28:	bf0c      	ite	eq
 8000a2a:	403e      	andeq	r6, r7
          temp |= iocurrent;
 8000a2c:	432e      	orrne	r6, r5
        EXTI->EMR1 = temp;
 8000a2e:	6056      	str	r6, [r2, #4]
        temp = EXTI->RTSR1;
 8000a30:	6896      	ldr	r6, [r2, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000a32:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~(iocurrent);
 8000a36:	bf0c      	ite	eq
 8000a38:	403e      	andeq	r6, r7
          temp |= iocurrent;
 8000a3a:	432e      	orrne	r6, r5
        EXTI->RTSR1 = temp;
 8000a3c:	6096      	str	r6, [r2, #8]
        temp = EXTI->FTSR1;
 8000a3e:	68d6      	ldr	r6, [r2, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000a40:	02a4      	lsls	r4, r4, #10
        temp &= ~(iocurrent);
 8000a42:	bf54      	ite	pl
 8000a44:	403e      	andpl	r6, r7
          temp |= iocurrent;
 8000a46:	432e      	orrmi	r6, r5
        EXTI->FTSR1 = temp;
 8000a48:	60d6      	str	r6, [r2, #12]
    position++;
 8000a4a:	3301      	adds	r3, #1
 8000a4c:	e754      	b.n	80008f8 <HAL_GPIO_Init+0x10>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000a4e:	2600      	movs	r6, #0
 8000a50:	e7da      	b.n	8000a08 <HAL_GPIO_Init+0x120>
 8000a52:	2601      	movs	r6, #1
 8000a54:	e7d8      	b.n	8000a08 <HAL_GPIO_Init+0x120>
 8000a56:	2602      	movs	r6, #2
 8000a58:	e7d6      	b.n	8000a08 <HAL_GPIO_Init+0x120>
 8000a5a:	2603      	movs	r6, #3
 8000a5c:	e7d4      	b.n	8000a08 <HAL_GPIO_Init+0x120>
 8000a5e:	bf00      	nop
 8000a60:	40010400 	.word	0x40010400
 8000a64:	48000400 	.word	0x48000400
 8000a68:	40021000 	.word	0x40021000

08000a6c <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8000a6c:	6903      	ldr	r3, [r0, #16]
 8000a6e:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8000a70:	bf14      	ite	ne
 8000a72:	2001      	movne	r0, #1
 8000a74:	2000      	moveq	r0, #0
 8000a76:	4770      	bx	lr

08000a78 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000a78:	b10a      	cbz	r2, 8000a7e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000a7a:	6181      	str	r1, [r0, #24]
 8000a7c:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000a7e:	6281      	str	r1, [r0, #40]	; 0x28
 8000a80:	4770      	bx	lr

08000a82 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8000a82:	6803      	ldr	r3, [r0, #0]
 8000a84:	699a      	ldr	r2, [r3, #24]
 8000a86:	0791      	lsls	r1, r2, #30
  {
    hi2c->Instance->TXDR = 0x00U;
 8000a88:	bf44      	itt	mi
 8000a8a:	2200      	movmi	r2, #0
 8000a8c:	629a      	strmi	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8000a8e:	699a      	ldr	r2, [r3, #24]
 8000a90:	07d2      	lsls	r2, r2, #31
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8000a92:	bf5e      	ittt	pl
 8000a94:	699a      	ldrpl	r2, [r3, #24]
 8000a96:	f042 0201 	orrpl.w	r2, r2, #1
 8000a9a:	619a      	strpl	r2, [r3, #24]
 8000a9c:	4770      	bx	lr

08000a9e <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8000a9e:	b530      	push	{r4, r5, lr}
 8000aa0:	9c03      	ldr	r4, [sp, #12]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8000aa2:	6805      	ldr	r5, [r0, #0]
 8000aa4:	4323      	orrs	r3, r4
 8000aa6:	0d64      	lsrs	r4, r4, #21
 8000aa8:	f404 6480 	and.w	r4, r4, #1024	; 0x400
 8000aac:	f044 747f 	orr.w	r4, r4, #66846720	; 0x3fc0000
 8000ab0:	f444 3458 	orr.w	r4, r4, #221184	; 0x36000
 8000ab4:	6868      	ldr	r0, [r5, #4]
 8000ab6:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8000aba:	f444 747f 	orr.w	r4, r4, #1020	; 0x3fc
 8000abe:	4319      	orrs	r1, r3
 8000ac0:	f044 0403 	orr.w	r4, r4, #3
 8000ac4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8000ac8:	ea20 0404 	bic.w	r4, r0, r4
 8000acc:	4321      	orrs	r1, r4
 8000ace:	6069      	str	r1, [r5, #4]
 8000ad0:	bd30      	pop	{r4, r5, pc}

08000ad2 <I2C_WaitOnFlagUntilTimeout>:
{
 8000ad2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000ad6:	9f06      	ldr	r7, [sp, #24]
 8000ad8:	4604      	mov	r4, r0
 8000ada:	4688      	mov	r8, r1
 8000adc:	4616      	mov	r6, r2
 8000ade:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8000ae0:	6822      	ldr	r2, [r4, #0]
 8000ae2:	6993      	ldr	r3, [r2, #24]
 8000ae4:	ea38 0303 	bics.w	r3, r8, r3
 8000ae8:	bf0c      	ite	eq
 8000aea:	2301      	moveq	r3, #1
 8000aec:	2300      	movne	r3, #0
 8000aee:	42b3      	cmp	r3, r6
 8000af0:	d002      	beq.n	8000af8 <I2C_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 8000af2:	2000      	movs	r0, #0
}
 8000af4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 8000af8:	1c6b      	adds	r3, r5, #1
 8000afa:	d0f2      	beq.n	8000ae2 <I2C_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000afc:	f7ff fe78 	bl	80007f0 <HAL_GetTick>
 8000b00:	1bc0      	subs	r0, r0, r7
 8000b02:	4285      	cmp	r5, r0
 8000b04:	d301      	bcc.n	8000b0a <I2C_WaitOnFlagUntilTimeout+0x38>
 8000b06:	2d00      	cmp	r5, #0
 8000b08:	d1ea      	bne.n	8000ae0 <I2C_WaitOnFlagUntilTimeout+0xe>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8000b0a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000b0c:	f043 0320 	orr.w	r3, r3, #32
 8000b10:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8000b12:	2320      	movs	r3, #32
 8000b14:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8000b1e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8000b22:	2001      	movs	r0, #1
 8000b24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08000b28 <I2C_IsAcknowledgeFailed>:
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8000b28:	6803      	ldr	r3, [r0, #0]
{
 8000b2a:	b570      	push	{r4, r5, r6, lr}
 8000b2c:	4604      	mov	r4, r0
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8000b2e:	6998      	ldr	r0, [r3, #24]
 8000b30:	f010 0010 	ands.w	r0, r0, #16
{
 8000b34:	460d      	mov	r5, r1
 8000b36:	4616      	mov	r6, r2
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8000b38:	d116      	bne.n	8000b68 <I2C_IsAcknowledgeFailed+0x40>
 8000b3a:	bd70      	pop	{r4, r5, r6, pc}
      if (Timeout != HAL_MAX_DELAY)
 8000b3c:	1c69      	adds	r1, r5, #1
 8000b3e:	d014      	beq.n	8000b6a <I2C_IsAcknowledgeFailed+0x42>
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000b40:	f7ff fe56 	bl	80007f0 <HAL_GetTick>
 8000b44:	1b80      	subs	r0, r0, r6
 8000b46:	4285      	cmp	r5, r0
 8000b48:	d300      	bcc.n	8000b4c <I2C_IsAcknowledgeFailed+0x24>
 8000b4a:	b96d      	cbnz	r5, 8000b68 <I2C_IsAcknowledgeFailed+0x40>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8000b4c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000b4e:	f043 0320 	orr.w	r3, r3, #32
 8000b52:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8000b54:	2320      	movs	r3, #32
 8000b56:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8000b60:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_ERROR;
 8000b64:	2001      	movs	r0, #1
}
 8000b66:	bd70      	pop	{r4, r5, r6, pc}
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8000b68:	6823      	ldr	r3, [r4, #0]
 8000b6a:	6999      	ldr	r1, [r3, #24]
 8000b6c:	068a      	lsls	r2, r1, #26
 8000b6e:	d5e5      	bpl.n	8000b3c <I2C_IsAcknowledgeFailed+0x14>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000b70:	2210      	movs	r2, #16
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000b72:	2520      	movs	r5, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000b74:	61da      	str	r2, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 8000b76:	4620      	mov	r0, r4
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000b78:	61dd      	str	r5, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 8000b7a:	f7ff ff82 	bl	8000a82 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8000b7e:	6822      	ldr	r2, [r4, #0]
 8000b80:	6853      	ldr	r3, [r2, #4]
 8000b82:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8000b86:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 8000b8a:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8000b8e:	f023 0301 	bic.w	r3, r3, #1
 8000b92:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8000b94:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000b96:	f043 0304 	orr.w	r3, r3, #4
 8000b9a:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8000b9c:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
 8000ba0:	e7db      	b.n	8000b5a <I2C_IsAcknowledgeFailed+0x32>

08000ba2 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8000ba2:	b570      	push	{r4, r5, r6, lr}
 8000ba4:	4604      	mov	r4, r0
 8000ba6:	460d      	mov	r5, r1
 8000ba8:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8000baa:	6823      	ldr	r3, [r4, #0]
 8000bac:	699b      	ldr	r3, [r3, #24]
 8000bae:	079b      	lsls	r3, r3, #30
 8000bb0:	d501      	bpl.n	8000bb6 <I2C_WaitOnTXISFlagUntilTimeout+0x14>
  return HAL_OK;
 8000bb2:	2000      	movs	r0, #0
 8000bb4:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8000bb6:	4632      	mov	r2, r6
 8000bb8:	4629      	mov	r1, r5
 8000bba:	4620      	mov	r0, r4
 8000bbc:	f7ff ffb4 	bl	8000b28 <I2C_IsAcknowledgeFailed>
 8000bc0:	b9a0      	cbnz	r0, 8000bec <I2C_WaitOnTXISFlagUntilTimeout+0x4a>
    if (Timeout != HAL_MAX_DELAY)
 8000bc2:	1c6a      	adds	r2, r5, #1
 8000bc4:	d0f1      	beq.n	8000baa <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000bc6:	f7ff fe13 	bl	80007f0 <HAL_GetTick>
 8000bca:	1b80      	subs	r0, r0, r6
 8000bcc:	4285      	cmp	r5, r0
 8000bce:	d301      	bcc.n	8000bd4 <I2C_WaitOnTXISFlagUntilTimeout+0x32>
 8000bd0:	2d00      	cmp	r5, #0
 8000bd2:	d1ea      	bne.n	8000baa <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8000bd4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000bd6:	f043 0320 	orr.w	r3, r3, #32
 8000bda:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8000bdc:	2320      	movs	r3, #32
 8000bde:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8000be2:	2300      	movs	r3, #0
 8000be4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8000be8:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 8000bec:	2001      	movs	r0, #1
}
 8000bee:	bd70      	pop	{r4, r5, r6, pc}

08000bf0 <I2C_RequestMemoryWrite>:
{
 8000bf0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000bf2:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8000bf4:	461f      	mov	r7, r3
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8000bf6:	4b16      	ldr	r3, [pc, #88]	; (8000c50 <I2C_RequestMemoryWrite+0x60>)
 8000bf8:	9300      	str	r3, [sp, #0]
{
 8000bfa:	4605      	mov	r5, r0
 8000bfc:	4614      	mov	r4, r2
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8000bfe:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000c02:	b2fa      	uxtb	r2, r7
 8000c04:	f7ff ff4b 	bl	8000a9e <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8000c08:	4632      	mov	r2, r6
 8000c0a:	9908      	ldr	r1, [sp, #32]
 8000c0c:	4628      	mov	r0, r5
 8000c0e:	f7ff ffc8 	bl	8000ba2 <I2C_WaitOnTXISFlagUntilTimeout>
 8000c12:	b110      	cbz	r0, 8000c1a <I2C_RequestMemoryWrite+0x2a>
    return HAL_ERROR;
 8000c14:	2001      	movs	r0, #1
}
 8000c16:	b003      	add	sp, #12
 8000c18:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8000c1a:	2f01      	cmp	r7, #1
 8000c1c:	682b      	ldr	r3, [r5, #0]
 8000c1e:	d10c      	bne.n	8000c3a <I2C_RequestMemoryWrite+0x4a>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8000c20:	b2e4      	uxtb	r4, r4
 8000c22:	629c      	str	r4, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8000c24:	9b08      	ldr	r3, [sp, #32]
 8000c26:	9600      	str	r6, [sp, #0]
 8000c28:	2200      	movs	r2, #0
 8000c2a:	2180      	movs	r1, #128	; 0x80
 8000c2c:	4628      	mov	r0, r5
 8000c2e:	f7ff ff50 	bl	8000ad2 <I2C_WaitOnFlagUntilTimeout>
    return HAL_ERROR;
 8000c32:	3000      	adds	r0, #0
 8000c34:	bf18      	it	ne
 8000c36:	2001      	movne	r0, #1
 8000c38:	e7ed      	b.n	8000c16 <I2C_RequestMemoryWrite+0x26>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8000c3a:	0a22      	lsrs	r2, r4, #8
 8000c3c:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8000c3e:	9908      	ldr	r1, [sp, #32]
 8000c40:	4632      	mov	r2, r6
 8000c42:	4628      	mov	r0, r5
 8000c44:	f7ff ffad 	bl	8000ba2 <I2C_WaitOnTXISFlagUntilTimeout>
 8000c48:	2800      	cmp	r0, #0
 8000c4a:	d1e3      	bne.n	8000c14 <I2C_RequestMemoryWrite+0x24>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8000c4c:	682b      	ldr	r3, [r5, #0]
 8000c4e:	e7e7      	b.n	8000c20 <I2C_RequestMemoryWrite+0x30>
 8000c50:	80002000 	.word	0x80002000

08000c54 <I2C_RequestMemoryRead>:
{
 8000c54:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000c56:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8000c58:	461f      	mov	r7, r3
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8000c5a:	4b16      	ldr	r3, [pc, #88]	; (8000cb4 <I2C_RequestMemoryRead+0x60>)
 8000c5c:	9300      	str	r3, [sp, #0]
{
 8000c5e:	4605      	mov	r5, r0
 8000c60:	4614      	mov	r4, r2
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8000c62:	2300      	movs	r3, #0
 8000c64:	b2fa      	uxtb	r2, r7
 8000c66:	f7ff ff1a 	bl	8000a9e <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8000c6a:	4632      	mov	r2, r6
 8000c6c:	9908      	ldr	r1, [sp, #32]
 8000c6e:	4628      	mov	r0, r5
 8000c70:	f7ff ff97 	bl	8000ba2 <I2C_WaitOnTXISFlagUntilTimeout>
 8000c74:	b110      	cbz	r0, 8000c7c <I2C_RequestMemoryRead+0x28>
    return HAL_ERROR;
 8000c76:	2001      	movs	r0, #1
}
 8000c78:	b003      	add	sp, #12
 8000c7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8000c7c:	2f01      	cmp	r7, #1
 8000c7e:	682b      	ldr	r3, [r5, #0]
 8000c80:	d10c      	bne.n	8000c9c <I2C_RequestMemoryRead+0x48>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8000c82:	b2e4      	uxtb	r4, r4
 8000c84:	629c      	str	r4, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8000c86:	9b08      	ldr	r3, [sp, #32]
 8000c88:	9600      	str	r6, [sp, #0]
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	2140      	movs	r1, #64	; 0x40
 8000c8e:	4628      	mov	r0, r5
 8000c90:	f7ff ff1f 	bl	8000ad2 <I2C_WaitOnFlagUntilTimeout>
    return HAL_ERROR;
 8000c94:	3000      	adds	r0, #0
 8000c96:	bf18      	it	ne
 8000c98:	2001      	movne	r0, #1
 8000c9a:	e7ed      	b.n	8000c78 <I2C_RequestMemoryRead+0x24>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8000c9c:	0a22      	lsrs	r2, r4, #8
 8000c9e:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8000ca0:	9908      	ldr	r1, [sp, #32]
 8000ca2:	4632      	mov	r2, r6
 8000ca4:	4628      	mov	r0, r5
 8000ca6:	f7ff ff7c 	bl	8000ba2 <I2C_WaitOnTXISFlagUntilTimeout>
 8000caa:	2800      	cmp	r0, #0
 8000cac:	d1e3      	bne.n	8000c76 <I2C_RequestMemoryRead+0x22>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8000cae:	682b      	ldr	r3, [r5, #0]
 8000cb0:	e7e7      	b.n	8000c82 <I2C_RequestMemoryRead+0x2e>
 8000cb2:	bf00      	nop
 8000cb4:	80002000 	.word	0x80002000

08000cb8 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8000cb8:	b570      	push	{r4, r5, r6, lr}
 8000cba:	4604      	mov	r4, r0
 8000cbc:	460d      	mov	r5, r1
 8000cbe:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8000cc0:	6823      	ldr	r3, [r4, #0]
 8000cc2:	699b      	ldr	r3, [r3, #24]
 8000cc4:	069b      	lsls	r3, r3, #26
 8000cc6:	d501      	bpl.n	8000ccc <I2C_WaitOnSTOPFlagUntilTimeout+0x14>
  return HAL_OK;
 8000cc8:	2000      	movs	r0, #0
 8000cca:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8000ccc:	4632      	mov	r2, r6
 8000cce:	4629      	mov	r1, r5
 8000cd0:	4620      	mov	r0, r4
 8000cd2:	f7ff ff29 	bl	8000b28 <I2C_IsAcknowledgeFailed>
 8000cd6:	b990      	cbnz	r0, 8000cfe <I2C_WaitOnSTOPFlagUntilTimeout+0x46>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000cd8:	f7ff fd8a 	bl	80007f0 <HAL_GetTick>
 8000cdc:	1b80      	subs	r0, r0, r6
 8000cde:	4285      	cmp	r5, r0
 8000ce0:	d301      	bcc.n	8000ce6 <I2C_WaitOnSTOPFlagUntilTimeout+0x2e>
 8000ce2:	2d00      	cmp	r5, #0
 8000ce4:	d1ec      	bne.n	8000cc0 <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8000ce6:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000ce8:	f043 0320 	orr.w	r3, r3, #32
 8000cec:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8000cee:	2320      	movs	r3, #32
 8000cf0:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8000cfa:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 8000cfe:	2001      	movs	r0, #1
}
 8000d00:	bd70      	pop	{r4, r5, r6, pc}

08000d02 <HAL_I2C_Init>:
{
 8000d02:	b510      	push	{r4, lr}
  if (hi2c == NULL)
 8000d04:	4604      	mov	r4, r0
 8000d06:	2800      	cmp	r0, #0
 8000d08:	d04a      	beq.n	8000da0 <HAL_I2C_Init+0x9e>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000d0a:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8000d0e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000d12:	b91b      	cbnz	r3, 8000d1c <HAL_I2C_Init+0x1a>
    hi2c->Lock = HAL_UNLOCKED;
 8000d14:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 8000d18:	f003 ff6a 	bl	8004bf0 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8000d1c:	2324      	movs	r3, #36	; 0x24
 8000d1e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 8000d22:	6823      	ldr	r3, [r4, #0]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000d24:	68e1      	ldr	r1, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 8000d26:	681a      	ldr	r2, [r3, #0]
 8000d28:	f022 0201 	bic.w	r2, r2, #1
 8000d2c:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000d2e:	6862      	ldr	r2, [r4, #4]
 8000d30:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000d34:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000d36:	689a      	ldr	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000d38:	2901      	cmp	r1, #1
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000d3a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000d3e:	609a      	str	r2, [r3, #8]
 8000d40:	68a2      	ldr	r2, [r4, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000d42:	d124      	bne.n	8000d8e <HAL_I2C_Init+0x8c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000d44:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000d48:	609a      	str	r2, [r3, #8]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000d4a:	685a      	ldr	r2, [r3, #4]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8000d4c:	6961      	ldr	r1, [r4, #20]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000d4e:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8000d52:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000d56:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000d58:	68da      	ldr	r2, [r3, #12]
 8000d5a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000d5e:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8000d60:	6922      	ldr	r2, [r4, #16]
 8000d62:	430a      	orrs	r2, r1
 8000d64:	69a1      	ldr	r1, [r4, #24]
 8000d66:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8000d6a:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000d6c:	6a21      	ldr	r1, [r4, #32]
 8000d6e:	69e2      	ldr	r2, [r4, #28]
 8000d70:	430a      	orrs	r2, r1
 8000d72:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8000d74:	681a      	ldr	r2, [r3, #0]
 8000d76:	f042 0201 	orr.w	r2, r2, #1
 8000d7a:	601a      	str	r2, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000d7c:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8000d7e:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000d80:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8000d82:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8000d86:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000d88:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
  return HAL_OK;
 8000d8c:	bd10      	pop	{r4, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000d8e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000d92:	2902      	cmp	r1, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000d94:	609a      	str	r2, [r3, #8]
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8000d96:	bf04      	itt	eq
 8000d98:	f44f 6200 	moveq.w	r2, #2048	; 0x800
 8000d9c:	605a      	streq	r2, [r3, #4]
 8000d9e:	e7d4      	b.n	8000d4a <HAL_I2C_Init+0x48>
    return HAL_ERROR;
 8000da0:	2001      	movs	r0, #1
}
 8000da2:	bd10      	pop	{r4, pc}

08000da4 <HAL_I2C_Master_Transmit>:
{
 8000da4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8000da8:	4698      	mov	r8, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000daa:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8000dae:	2b20      	cmp	r3, #32
{
 8000db0:	4604      	mov	r4, r0
 8000db2:	460e      	mov	r6, r1
 8000db4:	4691      	mov	r9, r2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000db6:	f040 8084 	bne.w	8000ec2 <HAL_I2C_Master_Transmit+0x11e>
    __HAL_LOCK(hi2c);
 8000dba:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8000dbe:	2b01      	cmp	r3, #1
 8000dc0:	d07f      	beq.n	8000ec2 <HAL_I2C_Master_Transmit+0x11e>
 8000dc2:	2701      	movs	r7, #1
 8000dc4:	f880 7040 	strb.w	r7, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8000dc8:	f7ff fd12 	bl	80007f0 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8000dcc:	2319      	movs	r3, #25
    tickstart = HAL_GetTick();
 8000dce:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8000dd0:	9000      	str	r0, [sp, #0]
 8000dd2:	463a      	mov	r2, r7
 8000dd4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000dd8:	4620      	mov	r0, r4
 8000dda:	f7ff fe7a 	bl	8000ad2 <I2C_WaitOnFlagUntilTimeout>
 8000dde:	b118      	cbz	r0, 8000de8 <HAL_I2C_Master_Transmit+0x44>
      return HAL_ERROR;
 8000de0:	2001      	movs	r0, #1
}
 8000de2:	b003      	add	sp, #12
 8000de4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8000de8:	2321      	movs	r3, #33	; 0x21
 8000dea:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8000dee:	2310      	movs	r3, #16
 8000df0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000df4:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 8000df6:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000dfa:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr  = pData;
 8000dfc:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000e00:	b29b      	uxth	r3, r3
 8000e02:	2bff      	cmp	r3, #255	; 0xff
    hi2c->XferISR   = NULL;
 8000e04:	6360      	str	r0, [r4, #52]	; 0x34
 8000e06:	4b30      	ldr	r3, [pc, #192]	; (8000ec8 <HAL_I2C_Master_Transmit+0x124>)
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000e08:	d926      	bls.n	8000e58 <HAL_I2C_Master_Transmit+0xb4>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8000e0a:	22ff      	movs	r2, #255	; 0xff
 8000e0c:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8000e0e:	9300      	str	r3, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8000e10:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000e14:	4631      	mov	r1, r6
 8000e16:	4620      	mov	r0, r4
 8000e18:	f7ff fe41 	bl	8000a9e <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8000e1c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000e1e:	990a      	ldr	r1, [sp, #40]	; 0x28
    while (hi2c->XferCount > 0U)
 8000e20:	b29b      	uxth	r3, r3
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000e22:	462a      	mov	r2, r5
 8000e24:	4620      	mov	r0, r4
    while (hi2c->XferCount > 0U)
 8000e26:	b9fb      	cbnz	r3, 8000e68 <HAL_I2C_Master_Transmit+0xc4>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000e28:	f7ff ff46 	bl	8000cb8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8000e2c:	2800      	cmp	r0, #0
 8000e2e:	d1d7      	bne.n	8000de0 <HAL_I2C_Master_Transmit+0x3c>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000e30:	6823      	ldr	r3, [r4, #0]
 8000e32:	2120      	movs	r1, #32
 8000e34:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8000e36:	685a      	ldr	r2, [r3, #4]
 8000e38:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 8000e3c:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 8000e40:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8000e44:	f022 0201 	bic.w	r2, r2, #1
 8000e48:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8000e4a:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8000e4e:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8000e52:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8000e56:	e7c4      	b.n	8000de2 <HAL_I2C_Master_Transmit+0x3e>
      hi2c->XferSize = hi2c->XferCount;
 8000e58:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8000e5a:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 8000e5c:	b292      	uxth	r2, r2
 8000e5e:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000e60:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000e64:	b2d2      	uxtb	r2, r2
 8000e66:	e7d5      	b.n	8000e14 <HAL_I2C_Master_Transmit+0x70>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000e68:	f7ff fe9b 	bl	8000ba2 <I2C_WaitOnTXISFlagUntilTimeout>
 8000e6c:	2800      	cmp	r0, #0
 8000e6e:	d1b7      	bne.n	8000de0 <HAL_I2C_Master_Transmit+0x3c>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8000e70:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000e72:	6822      	ldr	r2, [r4, #0]
 8000e74:	f813 1b01 	ldrb.w	r1, [r3], #1
 8000e78:	6291      	str	r1, [r2, #40]	; 0x28
      hi2c->pBuffPtr++;
 8000e7a:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8000e7c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8000e7e:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8000e80:	3b01      	subs	r3, #1
 8000e82:	b29b      	uxth	r3, r3
 8000e84:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8000e86:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8000e88:	3a01      	subs	r2, #1
 8000e8a:	b292      	uxth	r2, r2
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8000e8c:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8000e8e:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d0c3      	beq.n	8000e1c <HAL_I2C_Master_Transmit+0x78>
 8000e94:	2a00      	cmp	r2, #0
 8000e96:	d1c1      	bne.n	8000e1c <HAL_I2C_Master_Transmit+0x78>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8000e98:	9500      	str	r5, [sp, #0]
 8000e9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8000e9c:	2180      	movs	r1, #128	; 0x80
 8000e9e:	4620      	mov	r0, r4
 8000ea0:	f7ff fe17 	bl	8000ad2 <I2C_WaitOnFlagUntilTimeout>
 8000ea4:	2800      	cmp	r0, #0
 8000ea6:	d19b      	bne.n	8000de0 <HAL_I2C_Master_Transmit+0x3c>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000ea8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8000eaa:	b29b      	uxth	r3, r3
 8000eac:	2bff      	cmp	r3, #255	; 0xff
 8000eae:	d903      	bls.n	8000eb8 <HAL_I2C_Master_Transmit+0x114>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8000eb0:	22ff      	movs	r2, #255	; 0xff
 8000eb2:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8000eb4:	9000      	str	r0, [sp, #0]
 8000eb6:	e7ab      	b.n	8000e10 <HAL_I2C_Master_Transmit+0x6c>
          hi2c->XferSize = hi2c->XferCount;
 8000eb8:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000eba:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 8000ebc:	b292      	uxth	r2, r2
 8000ebe:	8522      	strh	r2, [r4, #40]	; 0x28
 8000ec0:	e7ce      	b.n	8000e60 <HAL_I2C_Master_Transmit+0xbc>
    return HAL_BUSY;
 8000ec2:	2002      	movs	r0, #2
 8000ec4:	e78d      	b.n	8000de2 <HAL_I2C_Master_Transmit+0x3e>
 8000ec6:	bf00      	nop
 8000ec8:	80002000 	.word	0x80002000

08000ecc <HAL_I2C_Mem_Write>:
{
 8000ecc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000ed0:	469b      	mov	fp, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000ed2:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 8000ed6:	b085      	sub	sp, #20
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000ed8:	2b20      	cmp	r3, #32
{
 8000eda:	4604      	mov	r4, r0
 8000edc:	460f      	mov	r7, r1
 8000ede:	9203      	str	r2, [sp, #12]
 8000ee0:	f8bd a03c 	ldrh.w	sl, [sp, #60]	; 0x3c
 8000ee4:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000ee8:	f040 80a5 	bne.w	8001036 <HAL_I2C_Mem_Write+0x16a>
    if ((pData == NULL) || (Size == 0U))
 8000eec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8000eee:	b113      	cbz	r3, 8000ef6 <HAL_I2C_Mem_Write+0x2a>
 8000ef0:	f1ba 0f00 	cmp.w	sl, #0
 8000ef4:	d106      	bne.n	8000f04 <HAL_I2C_Mem_Write+0x38>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8000ef6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000efa:	6463      	str	r3, [r4, #68]	; 0x44
      return HAL_ERROR;
 8000efc:	2001      	movs	r0, #1
}
 8000efe:	b005      	add	sp, #20
 8000f00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 8000f04:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8000f08:	2b01      	cmp	r3, #1
 8000f0a:	f000 8094 	beq.w	8001036 <HAL_I2C_Mem_Write+0x16a>
 8000f0e:	2501      	movs	r5, #1
 8000f10:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8000f14:	f7ff fc6c 	bl	80007f0 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8000f18:	2319      	movs	r3, #25
 8000f1a:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 8000f1c:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8000f1e:	462a      	mov	r2, r5
 8000f20:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f24:	4620      	mov	r0, r4
 8000f26:	f7ff fdd4 	bl	8000ad2 <I2C_WaitOnFlagUntilTimeout>
 8000f2a:	4681      	mov	r9, r0
 8000f2c:	2800      	cmp	r0, #0
 8000f2e:	d1e5      	bne.n	8000efc <HAL_I2C_Mem_Write+0x30>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8000f30:	2321      	movs	r3, #33	; 0x21
 8000f32:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8000f36:	2340      	movs	r3, #64	; 0x40
 8000f38:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->pBuffPtr  = pData;
 8000f3c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000f3e:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8000f40:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferISR   = NULL;
 8000f42:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 8000f44:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8000f48:	9601      	str	r6, [sp, #4]
 8000f4a:	f8cd 8000 	str.w	r8, [sp]
 8000f4e:	465b      	mov	r3, fp
 8000f50:	9a03      	ldr	r2, [sp, #12]
 8000f52:	4639      	mov	r1, r7
 8000f54:	4620      	mov	r0, r4
 8000f56:	f7ff fe4b 	bl	8000bf0 <I2C_RequestMemoryWrite>
 8000f5a:	b110      	cbz	r0, 8000f62 <HAL_I2C_Mem_Write+0x96>
      __HAL_UNLOCK(hi2c);
 8000f5c:	f884 9040 	strb.w	r9, [r4, #64]	; 0x40
 8000f60:	e7cc      	b.n	8000efc <HAL_I2C_Mem_Write+0x30>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000f62:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8000f64:	b29b      	uxth	r3, r3
 8000f66:	2bff      	cmp	r3, #255	; 0xff
 8000f68:	d955      	bls.n	8001016 <HAL_I2C_Mem_Write+0x14a>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8000f6a:	22ff      	movs	r2, #255	; 0xff
 8000f6c:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8000f6e:	9000      	str	r0, [sp, #0]
 8000f70:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000f74:	4639      	mov	r1, r7
 8000f76:	4620      	mov	r0, r4
 8000f78:	f7ff fd91 	bl	8000a9e <I2C_TransferConfig>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000f7c:	4632      	mov	r2, r6
 8000f7e:	4641      	mov	r1, r8
 8000f80:	4620      	mov	r0, r4
 8000f82:	f7ff fe0e 	bl	8000ba2 <I2C_WaitOnTXISFlagUntilTimeout>
 8000f86:	2800      	cmp	r0, #0
 8000f88:	d1b8      	bne.n	8000efc <HAL_I2C_Mem_Write+0x30>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8000f8a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000f8c:	6822      	ldr	r2, [r4, #0]
 8000f8e:	f813 1b01 	ldrb.w	r1, [r3], #1
 8000f92:	6291      	str	r1, [r2, #40]	; 0x28
      hi2c->pBuffPtr++;
 8000f94:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8000f96:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8000f98:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8000f9a:	3b01      	subs	r3, #1
 8000f9c:	b29b      	uxth	r3, r3
 8000f9e:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8000fa0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	b292      	uxth	r2, r2
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8000fa6:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8000fa8:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8000faa:	b1ab      	cbz	r3, 8000fd8 <HAL_I2C_Mem_Write+0x10c>
 8000fac:	b9a2      	cbnz	r2, 8000fd8 <HAL_I2C_Mem_Write+0x10c>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8000fae:	9600      	str	r6, [sp, #0]
 8000fb0:	4643      	mov	r3, r8
 8000fb2:	2180      	movs	r1, #128	; 0x80
 8000fb4:	4620      	mov	r0, r4
 8000fb6:	f7ff fd8c 	bl	8000ad2 <I2C_WaitOnFlagUntilTimeout>
 8000fba:	2800      	cmp	r0, #0
 8000fbc:	d19e      	bne.n	8000efc <HAL_I2C_Mem_Write+0x30>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000fbe:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8000fc0:	b29b      	uxth	r3, r3
 8000fc2:	2bff      	cmp	r3, #255	; 0xff
 8000fc4:	d92f      	bls.n	8001026 <HAL_I2C_Mem_Write+0x15a>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8000fc6:	22ff      	movs	r2, #255	; 0xff
 8000fc8:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8000fca:	9000      	str	r0, [sp, #0]
 8000fcc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000fd0:	4639      	mov	r1, r7
 8000fd2:	4620      	mov	r0, r4
 8000fd4:	f7ff fd63 	bl	8000a9e <I2C_TransferConfig>
    while (hi2c->XferCount > 0U);
 8000fd8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8000fda:	b29b      	uxth	r3, r3
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d1cd      	bne.n	8000f7c <HAL_I2C_Mem_Write+0xb0>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000fe0:	4632      	mov	r2, r6
 8000fe2:	4641      	mov	r1, r8
 8000fe4:	4620      	mov	r0, r4
 8000fe6:	f7ff fe67 	bl	8000cb8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8000fea:	2800      	cmp	r0, #0
 8000fec:	d186      	bne.n	8000efc <HAL_I2C_Mem_Write+0x30>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000fee:	6823      	ldr	r3, [r4, #0]
 8000ff0:	2120      	movs	r1, #32
 8000ff2:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8000ff4:	685a      	ldr	r2, [r3, #4]
 8000ff6:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 8000ffa:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 8000ffe:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8001002:	f022 0201 	bic.w	r2, r2, #1
 8001006:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8001008:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800100c:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001010:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8001014:	e773      	b.n	8000efe <HAL_I2C_Mem_Write+0x32>
      hi2c->XferSize = hi2c->XferCount;
 8001016:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001018:	9000      	str	r0, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 800101a:	b292      	uxth	r2, r2
 800101c:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800101e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001022:	b2d2      	uxtb	r2, r2
 8001024:	e7a6      	b.n	8000f74 <HAL_I2C_Mem_Write+0xa8>
          hi2c->XferSize = hi2c->XferCount;
 8001026:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001028:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 800102a:	b292      	uxth	r2, r2
 800102c:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800102e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001032:	b2d2      	uxtb	r2, r2
 8001034:	e7cc      	b.n	8000fd0 <HAL_I2C_Mem_Write+0x104>
    return HAL_BUSY;
 8001036:	2002      	movs	r0, #2
 8001038:	e761      	b.n	8000efe <HAL_I2C_Mem_Write+0x32>
	...

0800103c <HAL_I2C_Mem_Read>:
{
 800103c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001040:	469b      	mov	fp, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001042:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 8001046:	b085      	sub	sp, #20
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001048:	2b20      	cmp	r3, #32
{
 800104a:	4604      	mov	r4, r0
 800104c:	460f      	mov	r7, r1
 800104e:	9203      	str	r2, [sp, #12]
 8001050:	f8bd a03c 	ldrh.w	sl, [sp, #60]	; 0x3c
 8001054:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001058:	f040 80a9 	bne.w	80011ae <HAL_I2C_Mem_Read+0x172>
    if ((pData == NULL) || (Size == 0U))
 800105c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800105e:	b113      	cbz	r3, 8001066 <HAL_I2C_Mem_Read+0x2a>
 8001060:	f1ba 0f00 	cmp.w	sl, #0
 8001064:	d106      	bne.n	8001074 <HAL_I2C_Mem_Read+0x38>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001066:	f44f 7300 	mov.w	r3, #512	; 0x200
 800106a:	6463      	str	r3, [r4, #68]	; 0x44
      return HAL_ERROR;
 800106c:	2001      	movs	r0, #1
}
 800106e:	b005      	add	sp, #20
 8001070:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 8001074:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001078:	2b01      	cmp	r3, #1
 800107a:	f000 8098 	beq.w	80011ae <HAL_I2C_Mem_Read+0x172>
 800107e:	2501      	movs	r5, #1
 8001080:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8001084:	f7ff fbb4 	bl	80007f0 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001088:	2319      	movs	r3, #25
 800108a:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 800108c:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800108e:	462a      	mov	r2, r5
 8001090:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001094:	4620      	mov	r0, r4
 8001096:	f7ff fd1c 	bl	8000ad2 <I2C_WaitOnFlagUntilTimeout>
 800109a:	4681      	mov	r9, r0
 800109c:	2800      	cmp	r0, #0
 800109e:	d1e5      	bne.n	800106c <HAL_I2C_Mem_Read+0x30>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80010a0:	2322      	movs	r3, #34	; 0x22
 80010a2:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80010a6:	2340      	movs	r3, #64	; 0x40
 80010a8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->pBuffPtr  = pData;
 80010ac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80010ae:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 80010b0:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferISR   = NULL;
 80010b2:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 80010b4:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80010b8:	9601      	str	r6, [sp, #4]
 80010ba:	f8cd 8000 	str.w	r8, [sp]
 80010be:	465b      	mov	r3, fp
 80010c0:	9a03      	ldr	r2, [sp, #12]
 80010c2:	4639      	mov	r1, r7
 80010c4:	4620      	mov	r0, r4
 80010c6:	f7ff fdc5 	bl	8000c54 <I2C_RequestMemoryRead>
 80010ca:	b110      	cbz	r0, 80010d2 <HAL_I2C_Mem_Read+0x96>
      __HAL_UNLOCK(hi2c);
 80010cc:	f884 9040 	strb.w	r9, [r4, #64]	; 0x40
 80010d0:	e7cc      	b.n	800106c <HAL_I2C_Mem_Read+0x30>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80010d2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80010d4:	b29b      	uxth	r3, r3
 80010d6:	2bff      	cmp	r3, #255	; 0xff
 80010d8:	4b36      	ldr	r3, [pc, #216]	; (80011b4 <HAL_I2C_Mem_Read+0x178>)
 80010da:	d958      	bls.n	800118e <HAL_I2C_Mem_Read+0x152>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80010dc:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80010de:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80010e0:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80010e2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80010e6:	4639      	mov	r1, r7
 80010e8:	4620      	mov	r0, r4
 80010ea:	f7ff fcd8 	bl	8000a9e <I2C_TransferConfig>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80010ee:	9600      	str	r6, [sp, #0]
 80010f0:	4643      	mov	r3, r8
 80010f2:	2200      	movs	r2, #0
 80010f4:	2104      	movs	r1, #4
 80010f6:	4620      	mov	r0, r4
 80010f8:	f7ff fceb 	bl	8000ad2 <I2C_WaitOnFlagUntilTimeout>
 80010fc:	2800      	cmp	r0, #0
 80010fe:	d1b5      	bne.n	800106c <HAL_I2C_Mem_Read+0x30>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001100:	6822      	ldr	r2, [r4, #0]
 8001102:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001104:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001106:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8001108:	6a63      	ldr	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 800110a:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->pBuffPtr++;
 800110c:	3301      	adds	r3, #1
 800110e:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8001110:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001112:	3b01      	subs	r3, #1
 8001114:	b29b      	uxth	r3, r3
 8001116:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001118:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800111a:	3a01      	subs	r2, #1
 800111c:	b292      	uxth	r2, r2
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800111e:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8001120:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001122:	b1ab      	cbz	r3, 8001150 <HAL_I2C_Mem_Read+0x114>
 8001124:	b9a2      	cbnz	r2, 8001150 <HAL_I2C_Mem_Read+0x114>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001126:	9600      	str	r6, [sp, #0]
 8001128:	4643      	mov	r3, r8
 800112a:	2180      	movs	r1, #128	; 0x80
 800112c:	4620      	mov	r0, r4
 800112e:	f7ff fcd0 	bl	8000ad2 <I2C_WaitOnFlagUntilTimeout>
 8001132:	2800      	cmp	r0, #0
 8001134:	d19a      	bne.n	800106c <HAL_I2C_Mem_Read+0x30>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001136:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001138:	b29b      	uxth	r3, r3
 800113a:	2bff      	cmp	r3, #255	; 0xff
 800113c:	d92f      	bls.n	800119e <HAL_I2C_Mem_Read+0x162>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800113e:	22ff      	movs	r2, #255	; 0xff
 8001140:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001142:	9000      	str	r0, [sp, #0]
 8001144:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001148:	4639      	mov	r1, r7
 800114a:	4620      	mov	r0, r4
 800114c:	f7ff fca7 	bl	8000a9e <I2C_TransferConfig>
    while (hi2c->XferCount > 0U);
 8001150:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001152:	b29b      	uxth	r3, r3
 8001154:	2b00      	cmp	r3, #0
 8001156:	d1ca      	bne.n	80010ee <HAL_I2C_Mem_Read+0xb2>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001158:	4632      	mov	r2, r6
 800115a:	4641      	mov	r1, r8
 800115c:	4620      	mov	r0, r4
 800115e:	f7ff fdab 	bl	8000cb8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001162:	2800      	cmp	r0, #0
 8001164:	d182      	bne.n	800106c <HAL_I2C_Mem_Read+0x30>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001166:	6823      	ldr	r3, [r4, #0]
 8001168:	2120      	movs	r1, #32
 800116a:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 800116c:	685a      	ldr	r2, [r3, #4]
 800116e:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 8001172:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 8001176:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 800117a:	f022 0201 	bic.w	r2, r2, #1
 800117e:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8001180:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8001184:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001188:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 800118c:	e76f      	b.n	800106e <HAL_I2C_Mem_Read+0x32>
      hi2c->XferSize = hi2c->XferCount;
 800118e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8001190:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 8001192:	b292      	uxth	r2, r2
 8001194:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8001196:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800119a:	b2d2      	uxtb	r2, r2
 800119c:	e7a3      	b.n	80010e6 <HAL_I2C_Mem_Read+0xaa>
          hi2c->XferSize = hi2c->XferCount;
 800119e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80011a0:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 80011a2:	b292      	uxth	r2, r2
 80011a4:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80011a6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80011aa:	b2d2      	uxtb	r2, r2
 80011ac:	e7cc      	b.n	8001148 <HAL_I2C_Mem_Read+0x10c>
    return HAL_BUSY;
 80011ae:	2002      	movs	r0, #2
 80011b0:	e75d      	b.n	800106e <HAL_I2C_Mem_Read+0x32>
 80011b2:	bf00      	nop
 80011b4:	80002400 	.word	0x80002400

080011b8 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80011b8:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 80011bc:	b2d2      	uxtb	r2, r2
 80011be:	2a20      	cmp	r2, #32
{
 80011c0:	b510      	push	{r4, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 80011c2:	d11d      	bne.n	8001200 <HAL_I2CEx_ConfigAnalogFilter+0x48>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80011c4:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80011c8:	2b01      	cmp	r3, #1
 80011ca:	d019      	beq.n	8001200 <HAL_I2CEx_ConfigAnalogFilter+0x48>

    hi2c->State = HAL_I2C_STATE_BUSY;
 80011cc:	2324      	movs	r3, #36	; 0x24
 80011ce:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80011d2:	6803      	ldr	r3, [r0, #0]
 80011d4:	681c      	ldr	r4, [r3, #0]
 80011d6:	f024 0401 	bic.w	r4, r4, #1
 80011da:	601c      	str	r4, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80011dc:	681c      	ldr	r4, [r3, #0]
 80011de:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 80011e2:	601c      	str	r4, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80011e4:	681c      	ldr	r4, [r3, #0]
 80011e6:	4321      	orrs	r1, r4
 80011e8:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80011ea:	6819      	ldr	r1, [r3, #0]
 80011ec:	f041 0101 	orr.w	r1, r1, #1
 80011f0:	6019      	str	r1, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80011f2:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 80011f4:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80011f8:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 80011fc:	4618      	mov	r0, r3
 80011fe:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 8001200:	2002      	movs	r0, #2
  }
}
 8001202:	bd10      	pop	{r4, pc}

08001204 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001204:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001206:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
 800120a:	b2e4      	uxtb	r4, r4
 800120c:	2c20      	cmp	r4, #32
 800120e:	d11c      	bne.n	800124a <HAL_I2CEx_ConfigDigitalFilter+0x46>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001210:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001214:	2b01      	cmp	r3, #1
 8001216:	d018      	beq.n	800124a <HAL_I2CEx_ConfigDigitalFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001218:	2324      	movs	r3, #36	; 0x24
 800121a:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800121e:	6803      	ldr	r3, [r0, #0]
 8001220:	681a      	ldr	r2, [r3, #0]
 8001222:	f022 0201 	bic.w	r2, r2, #1
 8001226:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001228:	681a      	ldr	r2, [r3, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800122a:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800122e:	ea42 2101 	orr.w	r1, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001232:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001234:	681a      	ldr	r2, [r3, #0]
 8001236:	f042 0201 	orr.w	r2, r2, #1
 800123a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800123c:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 800123e:	f880 4041 	strb.w	r4, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8001242:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8001246:	4618      	mov	r0, r3
 8001248:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 800124a:	2002      	movs	r0, #2
  }
}
 800124c:	bd10      	pop	{r4, pc}
	...

08001250 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim: LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 8001250:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmpcfgr = 0;

  /* Check the LPTIM handle allocation */
  if(hlptim == NULL)
 8001252:	4604      	mov	r4, r0
 8001254:	2800      	cmp	r0, #0
 8001256:	d047      	beq.n	80012e8 <HAL_LPTIM_Init+0x98>

#if defined(LPTIM_RCR_REP)
  assert_param(IS_LPTIM_REPETITION(hlptim->Init.RepetitionCounter));
#endif

  if(hlptim->State == HAL_LPTIM_STATE_RESET)
 8001258:	f890 3036 	ldrb.w	r3, [r0, #54]	; 0x36
 800125c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001260:	b91b      	cbnz	r3, 800126a <HAL_LPTIM_Init+0x1a>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 8001262:	f880 2035 	strb.w	r2, [r0, #53]	; 0x35

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 8001266:	f003 fd31 	bl	8004ccc <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 800126a:	2302      	movs	r3, #2

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 800126c:	6820      	ldr	r0, [r4, #0]

  if ((hlptim->Init.Clock.Source) ==  LPTIM_CLOCKSOURCE_ULPTIM)
 800126e:	6865      	ldr	r5, [r4, #4]
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8001270:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
  tmpcfgr = hlptim->Instance->CFGR;
 8001274:	68c2      	ldr	r2, [r0, #12]
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
  }
  if ((hlptim->Init.Trigger.Source) !=  LPTIM_TRIGSOURCE_SOFTWARE)
 8001276:	6961      	ldr	r1, [r4, #20]
  {
    tmpcfgr &= (uint32_t)(~ (LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8001278:	4e1c      	ldr	r6, [pc, #112]	; (80012ec <HAL_LPTIM_Init+0x9c>)
  if ((hlptim->Init.Clock.Source) ==  LPTIM_CLOCKSOURCE_ULPTIM)
 800127a:	2d01      	cmp	r5, #1
  if ((hlptim->Init.Trigger.Source) !=  LPTIM_TRIGSOURCE_SOFTWARE)
 800127c:	f64f 73ff 	movw	r3, #65535	; 0xffff
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8001280:	bf08      	it	eq
 8001282:	f022 021e 	biceq.w	r2, r2, #30
  if ((hlptim->Init.Trigger.Source) !=  LPTIM_TRIGSOURCE_SOFTWARE)
 8001286:	4299      	cmp	r1, r3
    tmpcfgr &= (uint32_t)(~ (LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8001288:	bf1c      	itt	ne
 800128a:	f422 4260 	bicne.w	r2, r2, #57344	; 0xe000
 800128e:	f022 02c0 	bicne.w	r2, r2, #192	; 0xc0
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8001292:	4016      	ands	r6, r2
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE ));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8001294:	68a2      	ldr	r2, [r4, #8]
 8001296:	ea45 0302 	orr.w	r3, r5, r2
              hlptim->Init.Clock.Prescaler |
 800129a:	6a22      	ldr	r2, [r4, #32]
 800129c:	4313      	orrs	r3, r2
              hlptim->Init.OutputPolarity  |
 800129e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80012a0:	4313      	orrs	r3, r2
              hlptim->Init.UpdateMode      |
 80012a2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
              hlptim->Init.CounterSource);

  if ((hlptim->Init.Clock.Source) ==  LPTIM_CLOCKSOURCE_ULPTIM)
 80012a4:	2d01      	cmp	r5, #1
              hlptim->Init.UpdateMode      |
 80012a6:	ea43 0302 	orr.w	r3, r3, r2
  {
    tmpcfgr |=  (hlptim->Init.UltraLowPowerClock.Polarity |
 80012aa:	bf04      	itt	eq
 80012ac:	6925      	ldreq	r5, [r4, #16]
 80012ae:	68e2      	ldreq	r2, [r4, #12]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80012b0:	ea43 0306 	orr.w	r3, r3, r6
    tmpcfgr |=  (hlptim->Init.UltraLowPowerClock.Polarity |
 80012b4:	bf04      	itt	eq
 80012b6:	432a      	orreq	r2, r5
 80012b8:	4313      	orreq	r3, r2
                hlptim->Init.UltraLowPowerClock.SampleTime);
  }

  if ((hlptim->Init.Trigger.Source) !=  LPTIM_TRIGSOURCE_SOFTWARE)
 80012ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80012be:	4291      	cmp	r1, r2
 80012c0:	d004      	beq.n	80012cc <HAL_LPTIM_Init+0x7c>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 80012c2:	69a2      	ldr	r2, [r4, #24]
 80012c4:	4311      	orrs	r1, r2
                hlptim->Init.Trigger.ActiveEdge |
 80012c6:	69e2      	ldr	r2, [r4, #28]
 80012c8:	4311      	orrs	r1, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 80012ca:	430b      	orrs	r3, r1
                hlptim->Init.Trigger.SampleTime);
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 80012cc:	60c3      	str	r3, [r0, #12]

  /* Configure LPTIM input sources */
  if(hlptim->Instance == LPTIM1)
 80012ce:	4b08      	ldr	r3, [pc, #32]	; (80012f0 <HAL_LPTIM_Init+0xa0>)
 80012d0:	4298      	cmp	r0, r3
    /* Check LPTIM1 Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance,hlptim->Init.Input1Source));
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance,hlptim->Init.Input2Source));

    /* Configure LPTIM1 Input1 and Input2 sources */
    hlptim->Instance->OR = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 80012d2:	bf08      	it	eq
 80012d4:	6b22      	ldreq	r2, [r4, #48]	; 0x30
 80012d6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80012d8:	bf08      	it	eq
 80012da:	4313      	orreq	r3, r2
  {
    /* Check LPTIM2 Input1 source */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance,hlptim->Init.Input1Source));

    /* Configure LPTIM2 Input1 source */
    hlptim->Instance->OR = hlptim->Init.Input1Source;
 80012dc:	6203      	str	r3, [r0, #32]
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 80012de:	2301      	movs	r3, #1
 80012e0:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36

  /* Return function status */
  return HAL_OK;
 80012e4:	2000      	movs	r0, #0
 80012e6:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80012e8:	2001      	movs	r0, #1
}
 80012ea:	bd70      	pop	{r4, r5, r6, pc}
 80012ec:	ff19f1fe 	.word	0xff19f1fe
 80012f0:	40007c00 	.word	0x40007c00

080012f4 <HAL_LPTIM_CompareMatchCallback>:
 80012f4:	4770      	bx	lr

080012f6 <HAL_LPTIM_AutoReloadMatchCallback>:
 80012f6:	4770      	bx	lr

080012f8 <HAL_LPTIM_TriggerCallback>:
 80012f8:	4770      	bx	lr

080012fa <HAL_LPTIM_CompareWriteCallback>:
 80012fa:	4770      	bx	lr

080012fc <HAL_LPTIM_AutoReloadWriteCallback>:
 80012fc:	4770      	bx	lr

080012fe <HAL_LPTIM_DirectionUpCallback>:
 80012fe:	4770      	bx	lr

08001300 <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim : LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 8001300:	4770      	bx	lr

08001302 <HAL_LPTIM_IRQHandler>:
  if(__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 8001302:	6803      	ldr	r3, [r0, #0]
 8001304:	681a      	ldr	r2, [r3, #0]
 8001306:	07d1      	lsls	r1, r2, #31
{
 8001308:	b510      	push	{r4, lr}
 800130a:	4604      	mov	r4, r0
  if(__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 800130c:	d506      	bpl.n	800131c <HAL_LPTIM_IRQHandler+0x1a>
    if(__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPM) != RESET)
 800130e:	689a      	ldr	r2, [r3, #8]
 8001310:	07d2      	lsls	r2, r2, #31
 8001312:	d503      	bpl.n	800131c <HAL_LPTIM_IRQHandler+0x1a>
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPM);
 8001314:	2201      	movs	r2, #1
 8001316:	605a      	str	r2, [r3, #4]
      HAL_LPTIM_CompareMatchCallback(hlptim);
 8001318:	f7ff ffec 	bl	80012f4 <HAL_LPTIM_CompareMatchCallback>
  if(__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 800131c:	6823      	ldr	r3, [r4, #0]
 800131e:	681a      	ldr	r2, [r3, #0]
 8001320:	0790      	lsls	r0, r2, #30
 8001322:	d507      	bpl.n	8001334 <HAL_LPTIM_IRQHandler+0x32>
    if(__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 8001324:	689a      	ldr	r2, [r3, #8]
 8001326:	0791      	lsls	r1, r2, #30
 8001328:	d504      	bpl.n	8001334 <HAL_LPTIM_IRQHandler+0x32>
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 800132a:	2202      	movs	r2, #2
 800132c:	605a      	str	r2, [r3, #4]
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 800132e:	4620      	mov	r0, r4
 8001330:	f7ff ffe1 	bl	80012f6 <HAL_LPTIM_AutoReloadMatchCallback>
  if(__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 8001334:	6823      	ldr	r3, [r4, #0]
 8001336:	681a      	ldr	r2, [r3, #0]
 8001338:	0752      	lsls	r2, r2, #29
 800133a:	d507      	bpl.n	800134c <HAL_LPTIM_IRQHandler+0x4a>
    if(__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 800133c:	689a      	ldr	r2, [r3, #8]
 800133e:	0750      	lsls	r0, r2, #29
 8001340:	d504      	bpl.n	800134c <HAL_LPTIM_IRQHandler+0x4a>
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 8001342:	2204      	movs	r2, #4
 8001344:	605a      	str	r2, [r3, #4]
      HAL_LPTIM_TriggerCallback(hlptim);
 8001346:	4620      	mov	r0, r4
 8001348:	f7ff ffd6 	bl	80012f8 <HAL_LPTIM_TriggerCallback>
  if(__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPOK) != RESET)
 800134c:	6823      	ldr	r3, [r4, #0]
 800134e:	681a      	ldr	r2, [r3, #0]
 8001350:	0711      	lsls	r1, r2, #28
 8001352:	d507      	bpl.n	8001364 <HAL_LPTIM_IRQHandler+0x62>
    if(__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPOK) != RESET)
 8001354:	689a      	ldr	r2, [r3, #8]
 8001356:	0712      	lsls	r2, r2, #28
 8001358:	d504      	bpl.n	8001364 <HAL_LPTIM_IRQHandler+0x62>
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 800135a:	2208      	movs	r2, #8
 800135c:	605a      	str	r2, [r3, #4]
      HAL_LPTIM_CompareWriteCallback(hlptim);
 800135e:	4620      	mov	r0, r4
 8001360:	f7ff ffcb 	bl	80012fa <HAL_LPTIM_CompareWriteCallback>
  if(__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 8001364:	6823      	ldr	r3, [r4, #0]
 8001366:	681a      	ldr	r2, [r3, #0]
 8001368:	06d0      	lsls	r0, r2, #27
 800136a:	d507      	bpl.n	800137c <HAL_LPTIM_IRQHandler+0x7a>
    if(__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 800136c:	689a      	ldr	r2, [r3, #8]
 800136e:	06d1      	lsls	r1, r2, #27
 8001370:	d504      	bpl.n	800137c <HAL_LPTIM_IRQHandler+0x7a>
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8001372:	2210      	movs	r2, #16
 8001374:	605a      	str	r2, [r3, #4]
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 8001376:	4620      	mov	r0, r4
 8001378:	f7ff ffc0 	bl	80012fc <HAL_LPTIM_AutoReloadWriteCallback>
  if(__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 800137c:	6823      	ldr	r3, [r4, #0]
 800137e:	681a      	ldr	r2, [r3, #0]
 8001380:	0692      	lsls	r2, r2, #26
 8001382:	d507      	bpl.n	8001394 <HAL_LPTIM_IRQHandler+0x92>
    if(__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 8001384:	689a      	ldr	r2, [r3, #8]
 8001386:	0690      	lsls	r0, r2, #26
 8001388:	d504      	bpl.n	8001394 <HAL_LPTIM_IRQHandler+0x92>
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 800138a:	2220      	movs	r2, #32
 800138c:	605a      	str	r2, [r3, #4]
      HAL_LPTIM_DirectionUpCallback(hlptim);
 800138e:	4620      	mov	r0, r4
 8001390:	f7ff ffb5 	bl	80012fe <HAL_LPTIM_DirectionUpCallback>
  if(__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 8001394:	6823      	ldr	r3, [r4, #0]
 8001396:	681a      	ldr	r2, [r3, #0]
 8001398:	0651      	lsls	r1, r2, #25
 800139a:	d507      	bpl.n	80013ac <HAL_LPTIM_IRQHandler+0xaa>
    if(__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 800139c:	689a      	ldr	r2, [r3, #8]
 800139e:	0652      	lsls	r2, r2, #25
 80013a0:	d504      	bpl.n	80013ac <HAL_LPTIM_IRQHandler+0xaa>
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 80013a2:	2240      	movs	r2, #64	; 0x40
 80013a4:	605a      	str	r2, [r3, #4]
      HAL_LPTIM_DirectionDownCallback(hlptim);
 80013a6:	4620      	mov	r0, r4
 80013a8:	f7ff ffaa 	bl	8001300 <HAL_LPTIM_DirectionDownCallback>
 80013ac:	bd10      	pop	{r4, pc}

080013ae <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80013ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80013b2:	4604      	mov	r4, r0
{
 80013b4:	b086      	sub	sp, #24
  if (hpcd == NULL)
 80013b6:	2800      	cmp	r0, #0
 80013b8:	d06b      	beq.n	8001492 <HAL_PCD_Init+0xe4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80013ba:	f890 3429 	ldrb.w	r3, [r0, #1065]	; 0x429
 80013be:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80013c2:	b91b      	cbnz	r3, 80013cc <HAL_PCD_Init+0x1e>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80013c4:	f880 2428 	strb.w	r2, [r0, #1064]	; 0x428

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80013c8:	f004 f9b6 	bl	8005738 <HAL_PCD_MspInit>
  }

  hpcd->State = HAL_PCD_STATE_BUSY;

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80013cc:	4625      	mov	r5, r4
  hpcd->State = HAL_PCD_STATE_BUSY;
 80013ce:	2303      	movs	r3, #3
  __HAL_PCD_DISABLE(hpcd);
 80013d0:	f855 0b10 	ldr.w	r0, [r5], #16
  hpcd->State = HAL_PCD_STATE_BUSY;
 80013d4:	f884 3429 	strb.w	r3, [r4, #1065]	; 0x429
  __HAL_PCD_DISABLE(hpcd);
 80013d8:	f002 f9ed 	bl	80037b6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  (void)USB_CoreInit(hpcd->Instance, hpcd->Init);
 80013dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013de:	466e      	mov	r6, sp
 80013e0:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80013e2:	682b      	ldr	r3, [r5, #0]
 80013e4:	6033      	str	r3, [r6, #0]
 80013e6:	f104 0804 	add.w	r8, r4, #4
 80013ea:	e898 000e 	ldmia.w	r8, {r1, r2, r3}
 80013ee:	6820      	ldr	r0, [r4, #0]
 80013f0:	f002 f9cf 	bl	8003792 <USB_CoreInit>

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80013f4:	2100      	movs	r1, #0
 80013f6:	6820      	ldr	r0, [r4, #0]
 80013f8:	f002 f9e7 	bl	80037ca <USB_SetCurrentMode>
 80013fc:	2100      	movs	r1, #0
 80013fe:	4622      	mov	r2, r4
 8001400:	4623      	mov	r3, r4
 8001402:	f104 0510 	add.w	r5, r4, #16

  /* Init endpoints structures */
  for (i = 0U; i < 15U; i++)
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001406:	2601      	movs	r6, #1
    hpcd->IN_ep[i].num = i;
    hpcd->IN_ep[i].tx_fifo_num = i;
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001408:	4608      	mov	r0, r1
    hpcd->IN_ep[i].num = i;
 800140a:	f883 1028 	strb.w	r1, [r3, #40]	; 0x28
    hpcd->IN_ep[i].tx_fifo_num = i;
 800140e:	86d9      	strh	r1, [r3, #54]	; 0x36
 8001410:	3101      	adds	r1, #1
  for (i = 0U; i < 15U; i++)
 8001412:	290f      	cmp	r1, #15
    hpcd->IN_ep[i].is_in = 1U;
 8001414:	f883 6029 	strb.w	r6, [r3, #41]	; 0x29
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001418:	f883 002b 	strb.w	r0, [r3, #43]	; 0x2b
    hpcd->IN_ep[i].maxpacket = 0U;
 800141c:	6398      	str	r0, [r3, #56]	; 0x38
    hpcd->IN_ep[i].xfer_buff = 0U;
 800141e:	63d8      	str	r0, [r3, #60]	; 0x3c
    hpcd->IN_ep[i].xfer_len = 0U;
 8001420:	6418      	str	r0, [r3, #64]	; 0x40
 8001422:	f103 0320 	add.w	r3, r3, #32
  for (i = 0U; i < 15U; i++)
 8001426:	d1f0      	bne.n	800140a <HAL_PCD_Init+0x5c>
 8001428:	2300      	movs	r3, #0
  }

  for (i = 0U; i < 15U; i++)
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800142a:	461f      	mov	r7, r3
    hpcd->OUT_ep[i].num = i;
 800142c:	f882 3228 	strb.w	r3, [r2, #552]	; 0x228
 8001430:	3301      	adds	r3, #1
  for (i = 0U; i < 15U; i++)
 8001432:	2b0f      	cmp	r3, #15
    hpcd->OUT_ep[i].is_in = 0U;
 8001434:	f882 7229 	strb.w	r7, [r2, #553]	; 0x229
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001438:	f882 722b 	strb.w	r7, [r2, #555]	; 0x22b
    hpcd->OUT_ep[i].maxpacket = 0U;
 800143c:	f8c2 7238 	str.w	r7, [r2, #568]	; 0x238
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001440:	f8c2 723c 	str.w	r7, [r2, #572]	; 0x23c
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001444:	f8c2 7240 	str.w	r7, [r2, #576]	; 0x240
 8001448:	f102 0220 	add.w	r2, r2, #32
  for (i = 0U; i < 15U; i++)
 800144c:	d1ee      	bne.n	800142c <HAL_PCD_Init+0x7e>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800144e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001450:	466e      	mov	r6, sp
 8001452:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8001454:	682b      	ldr	r3, [r5, #0]
 8001456:	6033      	str	r3, [r6, #0]
 8001458:	e898 000e 	ldmia.w	r8, {r1, r2, r3}
 800145c:	6820      	ldr	r0, [r4, #0]
 800145e:	f002 f9b6 	bl	80037ce <USB_DevInit>

  hpcd->USB_Address = 0U;
  hpcd->State = HAL_PCD_STATE_READY;
 8001462:	2301      	movs	r3, #1
  hpcd->USB_Address = 0U;
 8001464:	f884 7024 	strb.w	r7, [r4, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8001468:	f884 3429 	strb.w	r3, [r4, #1065]	; 0x429

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800146c:	69e3      	ldr	r3, [r4, #28]
 800146e:	2b01      	cmp	r3, #1
 8001470:	d102      	bne.n	8001478 <HAL_PCD_Init+0xca>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001472:	4620      	mov	r0, r4
 8001474:	f000 fbb0 	bl	8001bd8 <HAL_PCDEx_ActivateLPM>
  }

  /* Activate Battery charging */
  if (hpcd->Init.battery_charging_enable == 1U)
 8001478:	6a23      	ldr	r3, [r4, #32]
 800147a:	2b01      	cmp	r3, #1
 800147c:	d102      	bne.n	8001484 <HAL_PCD_Init+0xd6>
  {
    (void)HAL_PCDEx_ActivateBCD(hpcd);
 800147e:	4620      	mov	r0, r4
 8001480:	f000 fb96 	bl	8001bb0 <HAL_PCDEx_ActivateBCD>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8001484:	6820      	ldr	r0, [r4, #0]
 8001486:	f002 fc8e 	bl	8003da6 <USB_DevDisconnect>

  return HAL_OK;
 800148a:	2000      	movs	r0, #0
}
 800148c:	b006      	add	sp, #24
 800148e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_ERROR;
 8001492:	2001      	movs	r0, #1
 8001494:	e7fa      	b.n	800148c <HAL_PCD_Init+0xde>

08001496 <HAL_PCD_Start>:
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
  __HAL_LOCK(hpcd);
 8001496:	f890 3428 	ldrb.w	r3, [r0, #1064]	; 0x428
 800149a:	2b01      	cmp	r3, #1
{
 800149c:	b510      	push	{r4, lr}
 800149e:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 80014a0:	d00c      	beq.n	80014bc <HAL_PCD_Start+0x26>
 80014a2:	2301      	movs	r3, #1
 80014a4:	f880 3428 	strb.w	r3, [r0, #1064]	; 0x428
  (void)USB_DevConnect(hpcd->Instance);
 80014a8:	6800      	ldr	r0, [r0, #0]
 80014aa:	f002 fc71 	bl	8003d90 <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 80014ae:	6820      	ldr	r0, [r4, #0]
 80014b0:	f002 f976 	bl	80037a0 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 80014b4:	2000      	movs	r0, #0
 80014b6:	f884 0428 	strb.w	r0, [r4, #1064]	; 0x428
  return HAL_OK;
 80014ba:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 80014bc:	2002      	movs	r0, #2
}
 80014be:	bd10      	pop	{r4, pc}

080014c0 <HAL_PCD_SetAddress>:
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
  __HAL_LOCK(hpcd);
 80014c0:	f890 2428 	ldrb.w	r2, [r0, #1064]	; 0x428
 80014c4:	2a01      	cmp	r2, #1
{
 80014c6:	b510      	push	{r4, lr}
 80014c8:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 80014ca:	d00b      	beq.n	80014e4 <HAL_PCD_SetAddress+0x24>
 80014cc:	2201      	movs	r2, #1
 80014ce:	f880 2428 	strb.w	r2, [r0, #1064]	; 0x428
  hpcd->USB_Address = address;
 80014d2:	f884 1024 	strb.w	r1, [r4, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80014d6:	6800      	ldr	r0, [r0, #0]
 80014d8:	f002 fc54 	bl	8003d84 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80014dc:	2000      	movs	r0, #0
 80014de:	f884 0428 	strb.w	r0, [r4, #1064]	; 0x428
 80014e2:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 80014e4:	2002      	movs	r0, #2
  return HAL_OK;
}
 80014e6:	bd10      	pop	{r4, pc}

080014e8 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 80014e8:	b570      	push	{r4, r5, r6, lr}
 80014ea:	4604      	mov	r4, r0
 80014ec:	f001 000f 	and.w	r0, r1, #15
  HAL_StatusTypeDef  ret = HAL_OK;
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80014f0:	f011 0f80 	tst.w	r1, #128	; 0x80
 80014f4:	b2c5      	uxtb	r5, r0
 80014f6:	f04f 0120 	mov.w	r1, #32
  {
    ep = &hpcd->IN_ep[ep_addr & 0xFU];
 80014fa:	fb01 4105 	mla	r1, r1, r5, r4
    ep->is_in = 1U;
 80014fe:	bf15      	itete	ne
 8001500:	eb04 1545 	addne.w	r5, r4, r5, lsl #5
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0xFU];
    ep->is_in = 0U;
 8001504:	eb04 1545 	addeq.w	r5, r4, r5, lsl #5
    ep = &hpcd->IN_ep[ep_addr & 0xFU];
 8001508:	3128      	addne	r1, #40	; 0x28
    ep = &hpcd->OUT_ep[ep_addr & 0xFU];
 800150a:	f501 710a 	addeq.w	r1, r1, #552	; 0x228
    ep->is_in = 1U;
 800150e:	bf15      	itete	ne
 8001510:	2601      	movne	r6, #1
    ep->is_in = 0U;
 8001512:	2600      	moveq	r6, #0
    ep->is_in = 1U;
 8001514:	f885 6029 	strbne.w	r6, [r5, #41]	; 0x29
    ep->is_in = 0U;
 8001518:	f885 6229 	strbeq.w	r6, [r5, #553]	; 0x229
  }

  ep->num = ep_addr & 0xFU;
  ep->maxpacket = ep_mps;
 800151c:	610a      	str	r2, [r1, #16]
  ep->type = ep_type;

  if (ep->is_in != 0U)
 800151e:	784a      	ldrb	r2, [r1, #1]
  ep->type = ep_type;
 8001520:	70cb      	strb	r3, [r1, #3]
  ep->num = ep_addr & 0xFU;
 8001522:	b2c0      	uxtb	r0, r0
 8001524:	7008      	strb	r0, [r1, #0]
  if (ep->is_in != 0U)
 8001526:	b102      	cbz	r2, 800152a <HAL_PCD_EP_Open+0x42>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8001528:	81c8      	strh	r0, [r1, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800152a:	2b02      	cmp	r3, #2
  {
    ep->data_pid_start = 0U;
 800152c:	bf04      	itt	eq
 800152e:	2300      	moveq	r3, #0
 8001530:	710b      	strbeq	r3, [r1, #4]
  }

  __HAL_LOCK(hpcd);
 8001532:	f894 3428 	ldrb.w	r3, [r4, #1064]	; 0x428
 8001536:	2b01      	cmp	r3, #1
 8001538:	d009      	beq.n	800154e <HAL_PCD_EP_Open+0x66>
 800153a:	2301      	movs	r3, #1
 800153c:	f884 3428 	strb.w	r3, [r4, #1064]	; 0x428
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001540:	6820      	ldr	r0, [r4, #0]
 8001542:	f002 f961 	bl	8003808 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001546:	2000      	movs	r0, #0
 8001548:	f884 0428 	strb.w	r0, [r4, #1064]	; 0x428

  return ret;
 800154c:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hpcd);
 800154e:	2002      	movs	r0, #2
}
 8001550:	bd70      	pop	{r4, r5, r6, pc}

08001552 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001552:	f001 030f 	and.w	r3, r1, #15
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001556:	f011 0f80 	tst.w	r1, #128	; 0x80
 800155a:	b2da      	uxtb	r2, r3
 800155c:	f04f 0120 	mov.w	r1, #32
  {
    ep = &hpcd->IN_ep[ep_addr & 0xFU];
 8001560:	fb01 0102 	mla	r1, r1, r2, r0
{
 8001564:	b510      	push	{r4, lr}
 8001566:	4604      	mov	r4, r0
    ep->is_in = 1U;
 8001568:	bf19      	ittee	ne
 800156a:	eb00 1242 	addne.w	r2, r0, r2, lsl #5
    ep = &hpcd->IN_ep[ep_addr & 0xFU];
 800156e:	3128      	addne	r1, #40	; 0x28
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0xFU];
 8001570:	f501 710a 	addeq.w	r1, r1, #552	; 0x228
    ep->is_in = 0U;
 8001574:	eb04 1242 	addeq.w	r2, r4, r2, lsl #5
    ep->is_in = 1U;
 8001578:	bf15      	itete	ne
 800157a:	2001      	movne	r0, #1
    ep->is_in = 0U;
 800157c:	2000      	moveq	r0, #0
    ep->is_in = 1U;
 800157e:	f882 0029 	strbne.w	r0, [r2, #41]	; 0x29
    ep->is_in = 0U;
 8001582:	f882 0229 	strbeq.w	r0, [r2, #553]	; 0x229
  }
  ep->num   = ep_addr & 0xFU;
 8001586:	700b      	strb	r3, [r1, #0]

  __HAL_LOCK(hpcd);
 8001588:	f894 3428 	ldrb.w	r3, [r4, #1064]	; 0x428
 800158c:	2b01      	cmp	r3, #1
 800158e:	d009      	beq.n	80015a4 <HAL_PCD_EP_Close+0x52>
 8001590:	2301      	movs	r3, #1
 8001592:	f884 3428 	strb.w	r3, [r4, #1064]	; 0x428
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001596:	6820      	ldr	r0, [r4, #0]
 8001598:	f002 faac 	bl	8003af4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800159c:	2000      	movs	r0, #0
 800159e:	f884 0428 	strb.w	r0, [r4, #1064]	; 0x428
  return HAL_OK;
 80015a2:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 80015a4:	2002      	movs	r0, #2
}
 80015a6:	bd10      	pop	{r4, pc}

080015a8 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80015a8:	b570      	push	{r4, r5, r6, lr}
 80015aa:	f001 010f 	and.w	r1, r1, #15
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & 0xFU];

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80015ae:	eb00 1641 	add.w	r6, r0, r1, lsl #5
 80015b2:	014c      	lsls	r4, r1, #5
  ep->xfer_len = len;
  ep->xfer_count = 0U;
 80015b4:	2500      	movs	r5, #0
  ep->is_in = 0U;
  ep->num = ep_addr & 0xFU;
 80015b6:	f886 1228 	strb.w	r1, [r6, #552]	; 0x228
  ep = &hpcd->OUT_ep[ep_addr & 0xFU];
 80015ba:	f504 710a 	add.w	r1, r4, #552	; 0x228
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80015be:	4401      	add	r1, r0
  ep->xfer_buff = pBuf;
 80015c0:	f8c6 223c 	str.w	r2, [r6, #572]	; 0x23c
  ep->xfer_len = len;
 80015c4:	f8c6 3240 	str.w	r3, [r6, #576]	; 0x240
  ep->xfer_count = 0U;
 80015c8:	f8c6 5244 	str.w	r5, [r6, #580]	; 0x244
  ep->is_in = 0U;
 80015cc:	f886 5229 	strb.w	r5, [r6, #553]	; 0x229
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80015d0:	6800      	ldr	r0, [r0, #0]
 80015d2:	f002 fc09 	bl	8003de8 <USB_EPStartXfer>
  }

  return HAL_OK;
}
 80015d6:	4628      	mov	r0, r5
 80015d8:	bd70      	pop	{r4, r5, r6, pc}

080015da <HAL_PCD_EP_GetRxCount>:
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint16_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
  return (uint16_t)hpcd->OUT_ep[ep_addr & 0xFU].xfer_count;
 80015da:	f001 010f 	and.w	r1, r1, #15
 80015de:	eb00 1141 	add.w	r1, r0, r1, lsl #5
}
 80015e2:	f8b1 0244 	ldrh.w	r0, [r1, #580]	; 0x244
 80015e6:	4770      	bx	lr

080015e8 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80015e8:	b570      	push	{r4, r5, r6, lr}
 80015ea:	f001 010f 	and.w	r1, r1, #15
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & 0xFU];

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80015ee:	eb00 1541 	add.w	r5, r0, r1, lsl #5
 80015f2:	014c      	lsls	r4, r1, #5
  ep->xfer_len = len;
 80015f4:	642b      	str	r3, [r5, #64]	; 0x40
  ep->xfer_count = 0U;
 80015f6:	2600      	movs	r6, #0
  ep->is_in = 1U;
 80015f8:	2301      	movs	r3, #1
  ep->num = ep_addr & 0xFU;
 80015fa:	f885 1028 	strb.w	r1, [r5, #40]	; 0x28
  ep = &hpcd->IN_ep[ep_addr & 0xFU];
 80015fe:	f104 0128 	add.w	r1, r4, #40	; 0x28
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001602:	4401      	add	r1, r0
  ep->xfer_buff = pBuf;
 8001604:	63ea      	str	r2, [r5, #60]	; 0x3c
  ep->xfer_count = 0U;
 8001606:	646e      	str	r6, [r5, #68]	; 0x44
  ep->is_in = 1U;
 8001608:	f885 3029 	strb.w	r3, [r5, #41]	; 0x29
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 800160c:	6800      	ldr	r0, [r0, #0]
 800160e:	f002 fbeb 	bl	8003de8 <USB_EPStartXfer>
  }

  return HAL_OK;
}
 8001612:	4630      	mov	r0, r6
 8001614:	bd70      	pop	{r4, r5, r6, pc}
	...

08001618 <HAL_PCD_IRQHandler>:
{
 8001618:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800161c:	4604      	mov	r4, r0
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 800161e:	6800      	ldr	r0, [r0, #0]
 8001620:	f002 fbc9 	bl	8003db6 <USB_ReadInterrupts>
 8001624:	0400      	lsls	r0, r0, #16
 8001626:	f100 8230 	bmi.w	8001a8a <HAL_PCD_IRQHandler+0x472>
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 800162a:	6820      	ldr	r0, [r4, #0]
 800162c:	f002 fbc3 	bl	8003db6 <USB_ReadInterrupts>
 8001630:	0541      	lsls	r1, r0, #21
 8001632:	d50f      	bpl.n	8001654 <HAL_PCD_IRQHandler+0x3c>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001634:	6822      	ldr	r2, [r4, #0]
 8001636:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 800163a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800163e:	041b      	lsls	r3, r3, #16
 8001640:	0c1b      	lsrs	r3, r3, #16
    HAL_PCD_ResetCallback(hpcd);
 8001642:	4620      	mov	r0, r4
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001644:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    HAL_PCD_ResetCallback(hpcd);
 8001648:	f004 f8bd 	bl	80057c6 <HAL_PCD_ResetCallback>
    (void)HAL_PCD_SetAddress(hpcd, 0U);
 800164c:	2100      	movs	r1, #0
 800164e:	4620      	mov	r0, r4
 8001650:	f7ff ff36 	bl	80014c0 <HAL_PCD_SetAddress>
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 8001654:	6820      	ldr	r0, [r4, #0]
 8001656:	f002 fbae 	bl	8003db6 <USB_ReadInterrupts>
 800165a:	0443      	lsls	r3, r0, #17
 800165c:	d508      	bpl.n	8001670 <HAL_PCD_IRQHandler+0x58>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800165e:	6822      	ldr	r2, [r4, #0]
 8001660:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8001664:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001668:	041b      	lsls	r3, r3, #16
 800166a:	0c1b      	lsrs	r3, r3, #16
 800166c:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 8001670:	6820      	ldr	r0, [r4, #0]
 8001672:	f002 fba0 	bl	8003db6 <USB_ReadInterrupts>
 8001676:	0487      	lsls	r7, r0, #18
 8001678:	d508      	bpl.n	800168c <HAL_PCD_IRQHandler+0x74>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800167a:	6822      	ldr	r2, [r4, #0]
 800167c:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8001680:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001684:	041b      	lsls	r3, r3, #16
 8001686:	0c1b      	lsrs	r3, r3, #16
 8001688:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 800168c:	6820      	ldr	r0, [r4, #0]
 800168e:	f002 fb92 	bl	8003db6 <USB_ReadInterrupts>
 8001692:	04c6      	lsls	r6, r0, #19
 8001694:	d526      	bpl.n	80016e4 <HAL_PCD_IRQHandler+0xcc>
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8001696:	6822      	ldr	r2, [r4, #0]
 8001698:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 800169c:	f023 0304 	bic.w	r3, r3, #4
 80016a0:	041b      	lsls	r3, r3, #16
 80016a2:	0c1b      	lsrs	r3, r3, #16
 80016a4:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80016a8:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 80016ac:	f023 0308 	bic.w	r3, r3, #8
 80016b0:	041b      	lsls	r3, r3, #16
 80016b2:	0c1b      	lsrs	r3, r3, #16
 80016b4:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    if (hpcd->LPM_State == LPM_L1)
 80016b8:	f894 3460 	ldrb.w	r3, [r4, #1120]	; 0x460
 80016bc:	2b01      	cmp	r3, #1
 80016be:	d105      	bne.n	80016cc <HAL_PCD_IRQHandler+0xb4>
      hpcd->LPM_State = LPM_L0;
 80016c0:	2100      	movs	r1, #0
 80016c2:	f884 1460 	strb.w	r1, [r4, #1120]	; 0x460
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80016c6:	4620      	mov	r0, r4
 80016c8:	f004 f97c 	bl	80059c4 <HAL_PCDEx_LPM_Callback>
    HAL_PCD_ResumeCallback(hpcd);
 80016cc:	4620      	mov	r0, r4
 80016ce:	f004 f897 	bl	8005800 <HAL_PCD_ResumeCallback>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80016d2:	6822      	ldr	r2, [r4, #0]
 80016d4:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 80016d8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80016dc:	041b      	lsls	r3, r3, #16
 80016de:	0c1b      	lsrs	r3, r3, #16
 80016e0:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 80016e4:	6820      	ldr	r0, [r4, #0]
 80016e6:	f002 fb66 	bl	8003db6 <USB_ReadInterrupts>
 80016ea:	0505      	lsls	r5, r0, #20
 80016ec:	d51d      	bpl.n	800172a <HAL_PCD_IRQHandler+0x112>
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 80016ee:	6820      	ldr	r0, [r4, #0]
 80016f0:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 80016f4:	b29b      	uxth	r3, r3
 80016f6:	f043 0308 	orr.w	r3, r3, #8
 80016fa:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 80016fe:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
 8001702:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001706:	041b      	lsls	r3, r3, #16
 8001708:	0c1b      	lsrs	r3, r3, #16
 800170a:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
    hpcd->Instance->CNTR |= USB_CNTR_LPMODE;
 800170e:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 8001712:	b29b      	uxth	r3, r3
 8001714:	f043 0304 	orr.w	r3, r3, #4
 8001718:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
    if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP) == 0U)
 800171c:	f002 fb4b 	bl	8003db6 <USB_ReadInterrupts>
 8001720:	04c0      	lsls	r0, r0, #19
 8001722:	d402      	bmi.n	800172a <HAL_PCD_IRQHandler+0x112>
      HAL_PCD_SuspendCallback(hpcd);
 8001724:	4620      	mov	r0, r4
 8001726:	f004 f85b 	bl	80057e0 <HAL_PCD_SuspendCallback>
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_L1REQ))
 800172a:	6820      	ldr	r0, [r4, #0]
 800172c:	f002 fb43 	bl	8003db6 <USB_ReadInterrupts>
 8001730:	0601      	lsls	r1, r0, #24
 8001732:	d529      	bpl.n	8001788 <HAL_PCD_IRQHandler+0x170>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8001734:	6823      	ldr	r3, [r4, #0]
 8001736:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 800173a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800173e:	0412      	lsls	r2, r2, #16
 8001740:	0c12      	lsrs	r2, r2, #16
 8001742:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    if (hpcd->LPM_State == LPM_L0)
 8001746:	f894 2460 	ldrb.w	r2, [r4, #1120]	; 0x460
 800174a:	2a00      	cmp	r2, #0
 800174c:	f040 81a2 	bne.w	8001a94 <HAL_PCD_IRQHandler+0x47c>
      hpcd->Instance->CNTR |= USB_CNTR_LPMODE;
 8001750:	f8b3 2040 	ldrh.w	r2, [r3, #64]	; 0x40
 8001754:	b292      	uxth	r2, r2
 8001756:	f042 0204 	orr.w	r2, r2, #4
 800175a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
      hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 800175e:	f8b3 2040 	ldrh.w	r2, [r3, #64]	; 0x40
 8001762:	b292      	uxth	r2, r2
 8001764:	f042 0208 	orr.w	r2, r2, #8
 8001768:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 800176c:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8001770:	f3c3 038d 	ubfx	r3, r3, #2, #14
      hpcd->LPM_State = LPM_L1;
 8001774:	2101      	movs	r1, #1
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8001776:	f003 033c 	and.w	r3, r3, #60	; 0x3c
      hpcd->LPM_State = LPM_L1;
 800177a:	f884 1460 	strb.w	r1, [r4, #1120]	; 0x460
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 800177e:	f8c4 3464 	str.w	r3, [r4, #1124]	; 0x464
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8001782:	4620      	mov	r0, r4
 8001784:	f004 f91e 	bl	80059c4 <HAL_PCDEx_LPM_Callback>
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 8001788:	6820      	ldr	r0, [r4, #0]
 800178a:	f002 fb14 	bl	8003db6 <USB_ReadInterrupts>
 800178e:	0582      	lsls	r2, r0, #22
 8001790:	d50b      	bpl.n	80017aa <HAL_PCD_IRQHandler+0x192>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8001792:	6822      	ldr	r2, [r4, #0]
 8001794:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8001798:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800179c:	041b      	lsls	r3, r3, #16
 800179e:	0c1b      	lsrs	r3, r3, #16
 80017a0:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    HAL_PCD_SOFCallback(hpcd);
 80017a4:	4620      	mov	r0, r4
 80017a6:	f004 f80a 	bl	80057be <HAL_PCD_SOFCallback>
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 80017aa:	6820      	ldr	r0, [r4, #0]
 80017ac:	f002 fb03 	bl	8003db6 <USB_ReadInterrupts>
 80017b0:	05c3      	lsls	r3, r0, #23
 80017b2:	d508      	bpl.n	80017c6 <HAL_PCD_IRQHandler+0x1ae>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80017b4:	6822      	ldr	r2, [r4, #0]
 80017b6:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 80017ba:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80017be:	041b      	lsls	r3, r3, #16
 80017c0:	0c1b      	lsrs	r3, r3, #16
 80017c2:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
 80017c6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
  {
    wIstr = hpcd->Instance->ISTR;
 80017ca:	f8b0 1044 	ldrh.w	r1, [r0, #68]	; 0x44
 80017ce:	b289      	uxth	r1, r1
    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);

    if (epindex == 0U)
 80017d0:	f011 070f 	ands.w	r7, r1, #15
 80017d4:	f040 80a5 	bne.w	8001922 <HAL_PCD_IRQHandler+0x30a>
      {
        /* DIR = 0 */

        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80017d8:	8803      	ldrh	r3, [r0, #0]
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80017da:	f011 0110 	ands.w	r1, r1, #16
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80017de:	b29b      	uxth	r3, r3
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80017e0:	d129      	bne.n	8001836 <HAL_PCD_IRQHandler+0x21e>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80017e2:	ea03 030a 	and.w	r3, r3, sl
 80017e6:	8003      	strh	r3, [r0, #0]
        ep = &hpcd->IN_ep[0];

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80017e8:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 80017ec:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
 80017f0:	f200 4002 	addw	r0, r0, #1026	; 0x402
 80017f4:	fa10 f083 	uxtah	r0, r0, r3
 80017f8:	f830 3032 	ldrh.w	r3, [r0, r2, lsl #3]
        ep->xfer_buff += ep->xfer_count;
 80017fc:	6be2      	ldr	r2, [r4, #60]	; 0x3c
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80017fe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001802:	6463      	str	r3, [r4, #68]	; 0x44
        ep->xfer_buff += ep->xfer_count;
 8001804:	4413      	add	r3, r2
 8001806:	63e3      	str	r3, [r4, #60]	; 0x3c

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8001808:	4620      	mov	r0, r4
 800180a:	f003 ffd1 	bl	80057b0 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800180e:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8001812:	b153      	cbz	r3, 800182a <HAL_PCD_IRQHandler+0x212>
 8001814:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001816:	b942      	cbnz	r2, 800182a <HAL_PCD_IRQHandler+0x212>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8001818:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 800181c:	6821      	ldr	r1, [r4, #0]
 800181e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001822:	f8a1 304c 	strh.w	r3, [r1, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8001826:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800182a:	6820      	ldr	r0, [r4, #0]
 800182c:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
 8001830:	041a      	lsls	r2, r3, #16
 8001832:	d4ca      	bmi.n	80017ca <HAL_PCD_IRQHandler+0x1b2>
 8001834:	e6f9      	b.n	800162a <HAL_PCD_IRQHandler+0x12>
        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8001836:	051a      	lsls	r2, r3, #20
 8001838:	d51e      	bpl.n	8001878 <HAL_PCD_IRQHandler+0x260>
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800183a:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 800183e:	f894 2228 	ldrb.w	r2, [r4, #552]	; 0x228
 8001842:	f200 4106 	addw	r1, r0, #1030	; 0x406
 8001846:	fa11 f383 	uxtah	r3, r1, r3
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup, ep->pmaadress, (uint16_t)ep->xfer_count);
 800184a:	f504 6186 	add.w	r1, r4, #1072	; 0x430
 800184e:	f833 3032 	ldrh.w	r3, [r3, r2, lsl #3]
 8001852:	f8b4 222e 	ldrh.w	r2, [r4, #558]	; 0x22e
 8001856:	f3c3 0309 	ubfx	r3, r3, #0, #10
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800185a:	f8c4 3244 	str.w	r3, [r4, #580]	; 0x244
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup, ep->pmaadress, (uint16_t)ep->xfer_count);
 800185e:	f002 fbab 	bl	8003fb8 <USB_ReadPMA>
          /* SETUP bit kept frozen while CTR_RX = 1*/
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001862:	6822      	ldr	r2, [r4, #0]
 8001864:	8813      	ldrh	r3, [r2, #0]
 8001866:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800186a:	051b      	lsls	r3, r3, #20
 800186c:	0d1b      	lsrs	r3, r3, #20
 800186e:	8013      	strh	r3, [r2, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8001870:	4620      	mov	r0, r4
 8001872:	f003 ff8f 	bl	8005794 <HAL_PCD_SetupStageCallback>
 8001876:	e7d8      	b.n	800182a <HAL_PCD_IRQHandler+0x212>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }

        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8001878:	041f      	lsls	r7, r3, #16
 800187a:	d5d6      	bpl.n	800182a <HAL_PCD_IRQHandler+0x212>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800187c:	8803      	ldrh	r3, [r0, #0]
 800187e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001882:	051b      	lsls	r3, r3, #20
 8001884:	0d1b      	lsrs	r3, r3, #20
 8001886:	8003      	strh	r3, [r0, #0]
          /* Get Control Data OUT Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001888:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 800188c:	f894 2228 	ldrb.w	r2, [r4, #552]	; 0x228
 8001890:	f200 4106 	addw	r1, r0, #1030	; 0x406
 8001894:	fa11 f383 	uxtah	r3, r1, r3
 8001898:	f833 3032 	ldrh.w	r3, [r3, r2, lsl #3]
 800189c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80018a0:	f8c4 3244 	str.w	r3, [r4, #580]	; 0x244

          if (ep->xfer_count != 0U)
 80018a4:	b163      	cbz	r3, 80018c0 <HAL_PCD_IRQHandler+0x2a8>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, (uint16_t)ep->xfer_count);
 80018a6:	f8b4 222e 	ldrh.w	r2, [r4, #558]	; 0x22e
 80018aa:	f8d4 123c 	ldr.w	r1, [r4, #572]	; 0x23c
 80018ae:	f002 fb83 	bl	8003fb8 <USB_ReadPMA>
            ep->xfer_buff += ep->xfer_count;
 80018b2:	f8d4 323c 	ldr.w	r3, [r4, #572]	; 0x23c
 80018b6:	f8d4 2244 	ldr.w	r2, [r4, #580]	; 0x244
 80018ba:	4413      	add	r3, r2
 80018bc:	f8c4 323c 	str.w	r3, [r4, #572]	; 0x23c

          /* Process Control Data OUT Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, 0U);
#else
          HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80018c0:	2100      	movs	r1, #0
 80018c2:	4620      	mov	r0, r4
 80018c4:	f003 ff6c 	bl	80057a0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80018c8:	6822      	ldr	r2, [r4, #0]
 80018ca:	f8d4 3238 	ldr.w	r3, [r4, #568]	; 0x238
 80018ce:	f8b2 1050 	ldrh.w	r1, [r2, #80]	; 0x50
 80018d2:	f202 4506 	addw	r5, r2, #1030	; 0x406
 80018d6:	b289      	uxth	r1, r1
 80018d8:	b953      	cbnz	r3, 80018f0 <HAL_PCD_IRQHandler+0x2d8>
 80018da:	5a6b      	ldrh	r3, [r5, r1]
 80018dc:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80018e0:	049b      	lsls	r3, r3, #18
 80018e2:	0c9b      	lsrs	r3, r3, #18
 80018e4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80018e8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80018ec:	526b      	strh	r3, [r5, r1]
 80018ee:	e007      	b.n	8001900 <HAL_PCD_IRQHandler+0x2e8>
 80018f0:	2b3d      	cmp	r3, #61	; 0x3d
 80018f2:	d811      	bhi.n	8001918 <HAL_PCD_IRQHandler+0x300>
 80018f4:	0858      	lsrs	r0, r3, #1
 80018f6:	07de      	lsls	r6, r3, #31
 80018f8:	bf48      	it	mi
 80018fa:	3001      	addmi	r0, #1
 80018fc:	0280      	lsls	r0, r0, #10
 80018fe:	5268      	strh	r0, [r5, r1]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8001900:	8813      	ldrh	r3, [r2, #0]
 8001902:	b29b      	uxth	r3, r3
 8001904:	ea03 030b 	and.w	r3, r3, fp
 8001908:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 800190c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001910:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001914:	8013      	strh	r3, [r2, #0]
 8001916:	e788      	b.n	800182a <HAL_PCD_IRQHandler+0x212>
          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8001918:	4860      	ldr	r0, [pc, #384]	; (8001a9c <HAL_PCD_IRQHandler+0x484>)
 800191a:	095b      	lsrs	r3, r3, #5
 800191c:	ea40 2383 	orr.w	r3, r0, r3, lsl #10
 8001920:	e7e4      	b.n	80018ec <HAL_PCD_IRQHandler+0x2d4>
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8001922:	b23e      	sxth	r6, r7
 8001924:	f830 9026 	ldrh.w	r9, [r0, r6, lsl #2]
 8001928:	fa1f f989 	uxth.w	r9, r9
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800192c:	f419 4f00 	tst.w	r9, #32768	; 0x8000
 8001930:	d03e      	beq.n	80019b0 <HAL_PCD_IRQHandler+0x398>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8001932:	f830 3026 	ldrh.w	r3, [r0, r6, lsl #2]
 8001936:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800193a:	051b      	lsls	r3, r3, #20
 800193c:	0d1b      	lsrs	r3, r3, #20
        ep = &hpcd->OUT_ep[epindex];

        /* OUT double Buffering*/
        if (ep->doublebuffer == 0U)
 800193e:	ea4f 1847 	mov.w	r8, r7, lsl #5
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8001942:	f820 3026 	strh.w	r3, [r0, r6, lsl #2]
        if (ep->doublebuffer == 0U)
 8001946:	eb04 0108 	add.w	r1, r4, r8
 800194a:	f891 3234 	ldrb.w	r3, [r1, #564]	; 0x234
 800194e:	2b00      	cmp	r3, #0
 8001950:	d157      	bne.n	8001a02 <HAL_PCD_IRQHandler+0x3ea>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001952:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8001956:	f891 2228 	ldrb.w	r2, [r1, #552]	; 0x228
 800195a:	f200 4506 	addw	r5, r0, #1030	; 0x406
 800195e:	fa15 f383 	uxtah	r3, r5, r3
 8001962:	f833 5032 	ldrh.w	r5, [r3, r2, lsl #3]
 8001966:	f3c5 0509 	ubfx	r5, r5, #0, #10
          if (count != 0U)
 800196a:	b135      	cbz	r5, 800197a <HAL_PCD_IRQHandler+0x362>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800196c:	f8b1 222e 	ldrh.w	r2, [r1, #558]	; 0x22e
 8001970:	f8d1 123c 	ldr.w	r1, [r1, #572]	; 0x23c
 8001974:	462b      	mov	r3, r5
 8001976:	f002 fb1f 	bl	8003fb8 <USB_ReadPMA>
 800197a:	eb04 1346 	add.w	r3, r4, r6, lsl #5
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_OUT);
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count += count;
        ep->xfer_buff += count;
 800197e:	eb04 0108 	add.w	r1, r4, r8
        ep->xfer_count += count;
 8001982:	f8d3 2244 	ldr.w	r2, [r3, #580]	; 0x244
 8001986:	442a      	add	r2, r5
 8001988:	f8c3 2244 	str.w	r2, [r3, #580]	; 0x244
        ep->xfer_buff += count;
 800198c:	f8d1 223c 	ldr.w	r2, [r1, #572]	; 0x23c
 8001990:	442a      	add	r2, r5
 8001992:	f8c1 223c 	str.w	r2, [r1, #572]	; 0x23c

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8001996:	f8d3 3240 	ldr.w	r3, [r3, #576]	; 0x240
 800199a:	b11b      	cbz	r3, 80019a4 <HAL_PCD_IRQHandler+0x38c>
 800199c:	f8d1 0238 	ldr.w	r0, [r1, #568]	; 0x238
 80019a0:	4285      	cmp	r5, r0
 80019a2:	d269      	bcs.n	8001a78 <HAL_PCD_IRQHandler+0x460>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80019a4:	44a0      	add	r8, r4
 80019a6:	4620      	mov	r0, r4
 80019a8:	f898 1228 	ldrb.w	r1, [r8, #552]	; 0x228
 80019ac:	f003 fef8 	bl	80057a0 <HAL_PCD_DataOutStageCallback>
          (void)HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
        }

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80019b0:	f019 0f80 	tst.w	r9, #128	; 0x80
 80019b4:	f43f af39 	beq.w	800182a <HAL_PCD_IRQHandler+0x212>
      {
        ep = &hpcd->IN_ep[epindex];

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80019b8:	6823      	ldr	r3, [r4, #0]
 80019ba:	f833 2026 	ldrh.w	r2, [r3, r6, lsl #2]
 80019be:	b292      	uxth	r2, r2
 80019c0:	ea02 020a 	and.w	r2, r2, sl
 80019c4:	f823 2026 	strh.w	r2, [r3, r6, lsl #2]

        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80019c8:	eb04 1747 	add.w	r7, r4, r7, lsl #5
 80019cc:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 80019d0:	f897 1028 	ldrb.w	r1, [r7, #40]	; 0x28
 80019d4:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80019d8:	fa13 f382 	uxtah	r3, r3, r2
 80019dc:	eb04 1646 	add.w	r6, r4, r6, lsl #5
 80019e0:	f833 2031 	ldrh.w	r2, [r3, r1, lsl #3]
 80019e4:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80019e8:	6472      	str	r2, [r6, #68]	; 0x44
        ep->xfer_buff += ep->xfer_count;
 80019ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80019ec:	f897 1028 	ldrb.w	r1, [r7, #40]	; 0x28
 80019f0:	441a      	add	r2, r3
 80019f2:	63fa      	str	r2, [r7, #60]	; 0x3c

        /* Zero Length Packet? */
        if (ep->xfer_len == 0U)
 80019f4:	6c33      	ldr	r3, [r6, #64]	; 0x40
        {
          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80019f6:	4620      	mov	r0, r4
        if (ep->xfer_len == 0U)
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d143      	bne.n	8001a84 <HAL_PCD_IRQHandler+0x46c>
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80019fc:	f003 fed8 	bl	80057b0 <HAL_PCD_DataInStageCallback>
 8001a00:	e713      	b.n	800182a <HAL_PCD_IRQHandler+0x212>
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8001a02:	f891 2228 	ldrb.w	r2, [r1, #552]	; 0x228
 8001a06:	b213      	sxth	r3, r2
 8001a08:	f830 3023 	ldrh.w	r3, [r0, r3, lsl #2]
 8001a0c:	f413 4f80 	tst.w	r3, #16384	; 0x4000
            count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001a10:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8001a14:	d022      	beq.n	8001a5c <HAL_PCD_IRQHandler+0x444>
            count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001a16:	f200 4502 	addw	r5, r0, #1026	; 0x402
 8001a1a:	fa15 f383 	uxtah	r3, r5, r3
 8001a1e:	f833 5032 	ldrh.w	r5, [r3, r2, lsl #3]
 8001a22:	f3c5 0509 	ubfx	r5, r5, #0, #10
            if (count != 0U)
 8001a26:	b135      	cbz	r5, 8001a36 <HAL_PCD_IRQHandler+0x41e>
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8001a28:	f8b1 2230 	ldrh.w	r2, [r1, #560]	; 0x230
 8001a2c:	462b      	mov	r3, r5
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8001a2e:	f8d1 123c 	ldr.w	r1, [r1, #572]	; 0x23c
 8001a32:	f002 fac1 	bl	8003fb8 <USB_ReadPMA>
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_OUT);
 8001a36:	eb04 0308 	add.w	r3, r4, r8
 8001a3a:	6822      	ldr	r2, [r4, #0]
 8001a3c:	f893 1228 	ldrb.w	r1, [r3, #552]	; 0x228
 8001a40:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8001a44:	b29b      	uxth	r3, r3
 8001a46:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001a4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001a4e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001a52:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001a56:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
 8001a5a:	e78e      	b.n	800197a <HAL_PCD_IRQHandler+0x362>
            count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8001a5c:	f200 4506 	addw	r5, r0, #1030	; 0x406
 8001a60:	fa15 f383 	uxtah	r3, r5, r3
 8001a64:	f833 5032 	ldrh.w	r5, [r3, r2, lsl #3]
 8001a68:	f3c5 0509 	ubfx	r5, r5, #0, #10
            if (count != 0U)
 8001a6c:	2d00      	cmp	r5, #0
 8001a6e:	d0e2      	beq.n	8001a36 <HAL_PCD_IRQHandler+0x41e>
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8001a70:	462b      	mov	r3, r5
 8001a72:	f8b1 2232 	ldrh.w	r2, [r1, #562]	; 0x232
 8001a76:	e7da      	b.n	8001a2e <HAL_PCD_IRQHandler+0x416>
          (void)HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8001a78:	f891 1228 	ldrb.w	r1, [r1, #552]	; 0x228
 8001a7c:	4620      	mov	r0, r4
 8001a7e:	f7ff fd93 	bl	80015a8 <HAL_PCD_EP_Receive>
 8001a82:	e795      	b.n	80019b0 <HAL_PCD_IRQHandler+0x398>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8001a84:	f7ff fdb0 	bl	80015e8 <HAL_PCD_EP_Transmit>
 8001a88:	e6cf      	b.n	800182a <HAL_PCD_IRQHandler+0x212>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8001a8a:	f8df a014 	ldr.w	sl, [pc, #20]	; 8001aa0 <HAL_PCD_IRQHandler+0x488>
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8001a8e:	f8df b014 	ldr.w	fp, [pc, #20]	; 8001aa4 <HAL_PCD_IRQHandler+0x48c>
 8001a92:	e6ca      	b.n	800182a <HAL_PCD_IRQHandler+0x212>
      HAL_PCD_SuspendCallback(hpcd);
 8001a94:	4620      	mov	r0, r4
 8001a96:	f003 fea3 	bl	80057e0 <HAL_PCD_SuspendCallback>
 8001a9a:	e675      	b.n	8001788 <HAL_PCD_IRQHandler+0x170>
 8001a9c:	ffff8000 	.word	0xffff8000
 8001aa0:	ffff8f0f 	.word	0xffff8f0f
 8001aa4:	ffffbf8f 	.word	0xffffbf8f

08001aa8 <HAL_PCD_EP_SetStall>:
{
 8001aa8:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & 0xFU) > hpcd->Init.dev_endpoints)
 8001aaa:	6843      	ldr	r3, [r0, #4]
 8001aac:	f001 050f 	and.w	r5, r1, #15
 8001ab0:	429d      	cmp	r5, r3
{
 8001ab2:	4604      	mov	r4, r0
  if (((uint32_t)ep_addr & 0xFU) > hpcd->Init.dev_endpoints)
 8001ab4:	d82d      	bhi.n	8001b12 <HAL_PCD_EP_SetStall+0x6a>
  if ((0x80U & ep_addr) == 0x80U)
 8001ab6:	f011 0f80 	tst.w	r1, #128	; 0x80
 8001aba:	f04f 0320 	mov.w	r3, #32
 8001abe:	d01e      	beq.n	8001afe <HAL_PCD_EP_SetStall+0x56>
    ep->is_in = 1U;
 8001ac0:	eb00 1245 	add.w	r2, r0, r5, lsl #5
    ep = &hpcd->IN_ep[ep_addr & 0xFU];
 8001ac4:	fb03 0305 	mla	r3, r3, r5, r0
    ep->is_in = 1U;
 8001ac8:	2101      	movs	r1, #1
    ep = &hpcd->IN_ep[ep_addr & 0xFU];
 8001aca:	3328      	adds	r3, #40	; 0x28
    ep->is_in = 1U;
 8001acc:	f882 1029 	strb.w	r1, [r2, #41]	; 0x29
  ep->is_stall = 1U;
 8001ad0:	2201      	movs	r2, #1
 8001ad2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & 0xFU;
 8001ad4:	701d      	strb	r5, [r3, #0]
  __HAL_LOCK(hpcd);
 8001ad6:	f894 1428 	ldrb.w	r1, [r4, #1064]	; 0x428
 8001ada:	4291      	cmp	r1, r2
 8001adc:	d01b      	beq.n	8001b16 <HAL_PCD_EP_SetStall+0x6e>
 8001ade:	f884 2428 	strb.w	r2, [r4, #1064]	; 0x428
  (void)USB_EPSetStall(hpcd->Instance, ep);
 8001ae2:	4619      	mov	r1, r3
 8001ae4:	6820      	ldr	r0, [r4, #0]
 8001ae6:	f002 f8e5 	bl	8003cb4 <USB_EPSetStall>
  if ((ep_addr & 0xFU) == 0U)
 8001aea:	b925      	cbnz	r5, 8001af6 <HAL_PCD_EP_SetStall+0x4e>
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8001aec:	f504 6186 	add.w	r1, r4, #1072	; 0x430
 8001af0:	6820      	ldr	r0, [r4, #0]
 8001af2:	f002 f964 	bl	8003dbe <USB_EP0_OutStart>
  __HAL_UNLOCK(hpcd);
 8001af6:	2000      	movs	r0, #0
 8001af8:	f884 0428 	strb.w	r0, [r4, #1064]	; 0x428
  return HAL_OK;
 8001afc:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->OUT_ep[ep_addr];
 8001afe:	fb03 0301 	mla	r3, r3, r1, r0
    ep->is_in = 0U;
 8001b02:	eb00 1141 	add.w	r1, r0, r1, lsl #5
 8001b06:	2200      	movs	r2, #0
    ep = &hpcd->OUT_ep[ep_addr];
 8001b08:	f503 730a 	add.w	r3, r3, #552	; 0x228
    ep->is_in = 0U;
 8001b0c:	f881 2229 	strb.w	r2, [r1, #553]	; 0x229
 8001b10:	e7de      	b.n	8001ad0 <HAL_PCD_EP_SetStall+0x28>
    return HAL_ERROR;
 8001b12:	2001      	movs	r0, #1
 8001b14:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hpcd);
 8001b16:	2002      	movs	r0, #2
}
 8001b18:	bd38      	pop	{r3, r4, r5, pc}

08001b1a <HAL_PCD_EP_ClrStall>:
{
 8001b1a:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8001b1c:	6843      	ldr	r3, [r0, #4]
 8001b1e:	f001 020f 	and.w	r2, r1, #15
 8001b22:	429a      	cmp	r2, r3
{
 8001b24:	4604      	mov	r4, r0
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8001b26:	d827      	bhi.n	8001b78 <HAL_PCD_EP_ClrStall+0x5e>
  if ((0x80U & ep_addr) == 0x80U)
 8001b28:	f011 0f80 	tst.w	r1, #128	; 0x80
 8001b2c:	f04f 0120 	mov.w	r1, #32
    ep = &hpcd->IN_ep[ep_addr & 0xFU];
 8001b30:	fb01 0102 	mla	r1, r1, r2, r0
 8001b34:	ea4f 1342 	mov.w	r3, r2, lsl #5
    ep->is_in = 1U;
 8001b38:	bf19      	ittee	ne
 8001b3a:	181b      	addne	r3, r3, r0
    ep = &hpcd->IN_ep[ep_addr & 0xFU];
 8001b3c:	3128      	addne	r1, #40	; 0x28
    ep = &hpcd->OUT_ep[ep_addr & 0xFU];
 8001b3e:	f501 710a 	addeq.w	r1, r1, #552	; 0x228
    ep->is_in = 0U;
 8001b42:	191b      	addeq	r3, r3, r4
    ep->is_in = 1U;
 8001b44:	bf14      	ite	ne
 8001b46:	2001      	movne	r0, #1
    ep->is_in = 0U;
 8001b48:	2000      	moveq	r0, #0
  ep->is_stall = 0U;
 8001b4a:	f04f 0500 	mov.w	r5, #0
    ep->is_in = 1U;
 8001b4e:	bf14      	ite	ne
 8001b50:	f883 0029 	strbne.w	r0, [r3, #41]	; 0x29
    ep->is_in = 0U;
 8001b54:	f883 0229 	strbeq.w	r0, [r3, #553]	; 0x229
  ep->is_stall = 0U;
 8001b58:	708d      	strb	r5, [r1, #2]
  ep->num = ep_addr & 0xFU;
 8001b5a:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 8001b5c:	f894 3428 	ldrb.w	r3, [r4, #1064]	; 0x428
 8001b60:	2b01      	cmp	r3, #1
 8001b62:	d00b      	beq.n	8001b7c <HAL_PCD_EP_ClrStall+0x62>
 8001b64:	2301      	movs	r3, #1
 8001b66:	f884 3428 	strb.w	r3, [r4, #1064]	; 0x428
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8001b6a:	6820      	ldr	r0, [r4, #0]
 8001b6c:	f002 f8c3 	bl	8003cf6 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8001b70:	f884 5428 	strb.w	r5, [r4, #1064]	; 0x428
  return HAL_OK;
 8001b74:	4628      	mov	r0, r5
 8001b76:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8001b78:	2001      	movs	r0, #1
 8001b7a:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hpcd);
 8001b7c:	2002      	movs	r0, #2
}
 8001b7e:	bd38      	pop	{r3, r4, r5, pc}

08001b80 <HAL_PCDEx_PMAConfig>:
                                       uint32_t pmaadress)
{
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8001b80:	f011 0f80 	tst.w	r1, #128	; 0x80
  {
    ep = &hpcd->IN_ep[ep_addr & 0xFU];
 8001b84:	bf1b      	ittet	ne
 8001b86:	f001 010f 	andne.w	r1, r1, #15
 8001b8a:	eb00 1041 	addne.w	r0, r0, r1, lsl #5
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001b8e:	eb00 1041 	addeq.w	r0, r0, r1, lsl #5
    ep = &hpcd->IN_ep[ep_addr & 0xFU];
 8001b92:	3028      	addne	r0, #40	; 0x28
    ep = &hpcd->OUT_ep[ep_addr];
 8001b94:	bf08      	it	eq
 8001b96:	f500 700a 	addeq.w	r0, r0, #552	; 0x228
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8001b9a:	b91a      	cbnz	r2, 8001ba4 <HAL_PCDEx_PMAConfig+0x24>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8001b9c:	7302      	strb	r2, [r0, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8001b9e:	80c3      	strh	r3, [r0, #6]
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
  }

  return HAL_OK;
}
 8001ba0:	2000      	movs	r0, #0
 8001ba2:	4770      	bx	lr
    ep->doublebuffer = 1U;
 8001ba4:	2201      	movs	r2, #1
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8001ba6:	8103      	strh	r3, [r0, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8001ba8:	0c1b      	lsrs	r3, r3, #16
    ep->doublebuffer = 1U;
 8001baa:	7302      	strb	r2, [r0, #12]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8001bac:	8143      	strh	r3, [r0, #10]
 8001bae:	e7f7      	b.n	8001ba0 <HAL_PCDEx_PMAConfig+0x20>

08001bb0 <HAL_PCDEx_ActivateBCD>:
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateBCD(PCD_HandleTypeDef *hpcd)
{
  USB_TypeDef *USBx = hpcd->Instance;
 8001bb0:	6802      	ldr	r2, [r0, #0]
  hpcd->battery_charging_active = 1U;
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	f8c0 346c 	str.w	r3, [r0, #1132]	; 0x46c

  USBx->BCDR |= (USB_BCDR_BCDEN);
 8001bb8:	f8b2 3058 	ldrh.w	r3, [r2, #88]	; 0x58
 8001bbc:	b29b      	uxth	r3, r3
 8001bbe:	f043 0301 	orr.w	r3, r3, #1
 8001bc2:	f8a2 3058 	strh.w	r3, [r2, #88]	; 0x58
  /* Enable DCD : Data Contact Detect */
  USBx->BCDR |= (USB_BCDR_DCDEN);
 8001bc6:	f8b2 3058 	ldrh.w	r3, [r2, #88]	; 0x58
 8001bca:	b29b      	uxth	r3, r3
 8001bcc:	f043 0302 	orr.w	r3, r3, #2
 8001bd0:	f8a2 3058 	strh.w	r3, [r2, #88]	; 0x58

  return HAL_OK;
}
 8001bd4:	2000      	movs	r0, #0
 8001bd6:	4770      	bx	lr

08001bd8 <HAL_PCDEx_ActivateLPM>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{

  USB_TypeDef *USBx = hpcd->Instance;
 8001bd8:	6802      	ldr	r2, [r0, #0]
{
 8001bda:	4603      	mov	r3, r0
  hpcd->lpm_active = 1U;
 8001bdc:	2101      	movs	r1, #1
 8001bde:	f8c0 1468 	str.w	r1, [r0, #1128]	; 0x468
  hpcd->LPM_State = LPM_L0;
 8001be2:	2000      	movs	r0, #0
 8001be4:	f883 0460 	strb.w	r0, [r3, #1120]	; 0x460

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8001be8:	f8b2 3054 	ldrh.w	r3, [r2, #84]	; 0x54
 8001bec:	b29b      	uxth	r3, r3
 8001bee:	430b      	orrs	r3, r1
 8001bf0:	f8a2 3054 	strh.w	r3, [r2, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8001bf4:	f8b2 3054 	ldrh.w	r3, [r2, #84]	; 0x54
 8001bf8:	b29b      	uxth	r3, r3
 8001bfa:	f043 0302 	orr.w	r3, r3, #2
 8001bfe:	f8a2 3054 	strh.w	r3, [r2, #84]	; 0x54

  return HAL_OK;
}
 8001c02:	4770      	bx	lr

08001c04 <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001c04:	4b02      	ldr	r3, [pc, #8]	; (8001c10 <HAL_PWREx_GetVoltageRange+0xc>)
 8001c06:	6818      	ldr	r0, [r3, #0]
#endif
}
 8001c08:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 8001c0c:	4770      	bx	lr
 8001c0e:	bf00      	nop
 8001c10:	40007000 	.word	0x40007000

08001c14 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001c14:	4b17      	ldr	r3, [pc, #92]	; (8001c74 <HAL_PWREx_ControlVoltageScaling+0x60>)
#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001c16:	681a      	ldr	r2, [r3, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001c18:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001c1c:	f402 62c0 	and.w	r2, r2, #1536	; 0x600
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001c20:	d11c      	bne.n	8001c5c <HAL_PWREx_ControlVoltageScaling+0x48>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001c22:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8001c26:	d015      	beq.n	8001c54 <HAL_PWREx_ControlVoltageScaling+0x40>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c28:	681a      	ldr	r2, [r3, #0]
 8001c2a:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 8001c2e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001c32:	601a      	str	r2, [r3, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001c34:	4a10      	ldr	r2, [pc, #64]	; (8001c78 <HAL_PWREx_ControlVoltageScaling+0x64>)
 8001c36:	6811      	ldr	r1, [r2, #0]
 8001c38:	2232      	movs	r2, #50	; 0x32
 8001c3a:	434a      	muls	r2, r1
 8001c3c:	490f      	ldr	r1, [pc, #60]	; (8001c7c <HAL_PWREx_ControlVoltageScaling+0x68>)
 8001c3e:	fbb2 f2f1 	udiv	r2, r2, r1
 8001c42:	4619      	mov	r1, r3
 8001c44:	3201      	adds	r2, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001c46:	6958      	ldr	r0, [r3, #20]
 8001c48:	0540      	lsls	r0, r0, #21
 8001c4a:	d500      	bpl.n	8001c4e <HAL_PWREx_ControlVoltageScaling+0x3a>
 8001c4c:	b922      	cbnz	r2, 8001c58 <HAL_PWREx_ControlVoltageScaling+0x44>
      {
        wait_loop_index--;
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001c4e:	694b      	ldr	r3, [r1, #20]
 8001c50:	055b      	lsls	r3, r3, #21
 8001c52:	d40d      	bmi.n	8001c70 <HAL_PWREx_ControlVoltageScaling+0x5c>
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001c54:	2000      	movs	r0, #0
 8001c56:	4770      	bx	lr
        wait_loop_index--;
 8001c58:	3a01      	subs	r2, #1
 8001c5a:	e7f4      	b.n	8001c46 <HAL_PWREx_ControlVoltageScaling+0x32>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001c5c:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001c60:	bf1f      	itttt	ne
 8001c62:	681a      	ldrne	r2, [r3, #0]
 8001c64:	f422 62c0 	bicne.w	r2, r2, #1536	; 0x600
 8001c68:	f442 6280 	orrne.w	r2, r2, #1024	; 0x400
 8001c6c:	601a      	strne	r2, [r3, #0]
 8001c6e:	e7f1      	b.n	8001c54 <HAL_PWREx_ControlVoltageScaling+0x40>
        return HAL_TIMEOUT;
 8001c70:	2003      	movs	r0, #3
}
 8001c72:	4770      	bx	lr
 8001c74:	40007000 	.word	0x40007000
 8001c78:	2000017c 	.word	0x2000017c
 8001c7c:	000f4240 	.word	0x000f4240

08001c80 <HAL_PWREx_EnableVddUSB>:
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8001c80:	4a02      	ldr	r2, [pc, #8]	; (8001c8c <HAL_PWREx_EnableVddUSB+0xc>)
 8001c82:	6853      	ldr	r3, [r2, #4]
 8001c84:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001c88:	6053      	str	r3, [r2, #4]
 8001c8a:	4770      	bx	lr
 8001c8c:	40007000 	.word	0x40007000

08001c90 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001c90:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001c92:	4d1e      	ldr	r5, [pc, #120]	; (8001d0c <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 8001c94:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001c96:	00da      	lsls	r2, r3, #3
{
 8001c98:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001c9a:	d518      	bpl.n	8001cce <RCC_SetFlashLatencyFromMSIRange+0x3e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001c9c:	f7ff ffb2 	bl	8001c04 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001ca0:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8001ca4:	d123      	bne.n	8001cee <RCC_SetFlashLatencyFromMSIRange+0x5e>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001ca6:	2c80      	cmp	r4, #128	; 0x80
 8001ca8:	d929      	bls.n	8001cfe <RCC_SetFlashLatencyFromMSIRange+0x6e>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001caa:	2ca0      	cmp	r4, #160	; 0xa0
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001cac:	bf8c      	ite	hi
 8001cae:	2002      	movhi	r0, #2
 8001cb0:	2001      	movls	r0, #1
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001cb2:	4a17      	ldr	r2, [pc, #92]	; (8001d10 <RCC_SetFlashLatencyFromMSIRange+0x80>)
 8001cb4:	6813      	ldr	r3, [r2, #0]
 8001cb6:	f023 0307 	bic.w	r3, r3, #7
 8001cba:	4303      	orrs	r3, r0
 8001cbc:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001cbe:	6813      	ldr	r3, [r2, #0]
 8001cc0:	f003 0307 	and.w	r3, r3, #7
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 8001cc4:	1a18      	subs	r0, r3, r0
 8001cc6:	bf18      	it	ne
 8001cc8:	2001      	movne	r0, #1
 8001cca:	b003      	add	sp, #12
 8001ccc:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 8001cce:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001cd0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cd4:	65ab      	str	r3, [r5, #88]	; 0x58
 8001cd6:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001cd8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cdc:	9301      	str	r3, [sp, #4]
 8001cde:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8001ce0:	f7ff ff90 	bl	8001c04 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8001ce4:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001ce6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001cea:	65ab      	str	r3, [r5, #88]	; 0x58
 8001cec:	e7d8      	b.n	8001ca0 <RCC_SetFlashLatencyFromMSIRange+0x10>
    if(msirange > RCC_MSIRANGE_8)
 8001cee:	2c80      	cmp	r4, #128	; 0x80
 8001cf0:	d807      	bhi.n	8001d02 <RCC_SetFlashLatencyFromMSIRange+0x72>
      if(msirange == RCC_MSIRANGE_8)
 8001cf2:	d008      	beq.n	8001d06 <RCC_SetFlashLatencyFromMSIRange+0x76>
      else if(msirange == RCC_MSIRANGE_7)
 8001cf4:	f1a4 0370 	sub.w	r3, r4, #112	; 0x70
 8001cf8:	4258      	negs	r0, r3
 8001cfa:	4158      	adcs	r0, r3
 8001cfc:	e7d9      	b.n	8001cb2 <RCC_SetFlashLatencyFromMSIRange+0x22>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001cfe:	2000      	movs	r0, #0
 8001d00:	e7d7      	b.n	8001cb2 <RCC_SetFlashLatencyFromMSIRange+0x22>
      latency = FLASH_LATENCY_3; /* 3WS */
 8001d02:	2003      	movs	r0, #3
 8001d04:	e7d5      	b.n	8001cb2 <RCC_SetFlashLatencyFromMSIRange+0x22>
        latency = FLASH_LATENCY_2; /* 2WS */
 8001d06:	2002      	movs	r0, #2
 8001d08:	e7d3      	b.n	8001cb2 <RCC_SetFlashLatencyFromMSIRange+0x22>
 8001d0a:	bf00      	nop
 8001d0c:	40021000 	.word	0x40021000
 8001d10:	40022000 	.word	0x40022000

08001d14 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d14:	4b25      	ldr	r3, [pc, #148]	; (8001dac <HAL_RCC_GetSysClockFreq+0x98>)
 8001d16:	689a      	ldr	r2, [r3, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001d18:	68d9      	ldr	r1, [r3, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001d1a:	f012 020c 	ands.w	r2, r2, #12
 8001d1e:	d005      	beq.n	8001d2c <HAL_RCC_GetSysClockFreq+0x18>
 8001d20:	2a0c      	cmp	r2, #12
 8001d22:	d115      	bne.n	8001d50 <HAL_RCC_GetSysClockFreq+0x3c>
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001d24:	f001 0103 	and.w	r1, r1, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001d28:	2901      	cmp	r1, #1
 8001d2a:	d118      	bne.n	8001d5e <HAL_RCC_GetSysClockFreq+0x4a>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001d2c:	6819      	ldr	r1, [r3, #0]
    msirange = MSIRangeTable[msirange];
 8001d2e:	4820      	ldr	r0, [pc, #128]	; (8001db0 <HAL_RCC_GetSysClockFreq+0x9c>)
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001d30:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001d32:	bf55      	itete	pl
 8001d34:	f8d3 1094 	ldrpl.w	r1, [r3, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001d38:	6819      	ldrmi	r1, [r3, #0]
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001d3a:	f3c1 2103 	ubfxpl	r1, r1, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001d3e:	f3c1 1103 	ubfxmi	r1, r1, #4, #4
    msirange = MSIRangeTable[msirange];
 8001d42:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001d46:	b382      	cbz	r2, 8001daa <HAL_RCC_GetSysClockFreq+0x96>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001d48:	2a0c      	cmp	r2, #12
 8001d4a:	d009      	beq.n	8001d60 <HAL_RCC_GetSysClockFreq+0x4c>
 8001d4c:	2000      	movs	r0, #0
  return sysclockfreq;
 8001d4e:	4770      	bx	lr
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001d50:	2a04      	cmp	r2, #4
 8001d52:	d029      	beq.n	8001da8 <HAL_RCC_GetSysClockFreq+0x94>
 8001d54:	2a08      	cmp	r2, #8
 8001d56:	4817      	ldr	r0, [pc, #92]	; (8001db4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001d58:	bf18      	it	ne
 8001d5a:	2000      	movne	r0, #0
 8001d5c:	4770      	bx	lr
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001d5e:	2000      	movs	r0, #0
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001d60:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001d62:	68da      	ldr	r2, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001d64:	f001 0103 	and.w	r1, r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001d68:	f3c2 1202 	ubfx	r2, r2, #4, #3
    switch (pllsource)
 8001d6c:	2902      	cmp	r1, #2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001d6e:	f102 0201 	add.w	r2, r2, #1
    switch (pllsource)
 8001d72:	d005      	beq.n	8001d80 <HAL_RCC_GetSysClockFreq+0x6c>
 8001d74:	2903      	cmp	r1, #3
 8001d76:	d012      	beq.n	8001d9e <HAL_RCC_GetSysClockFreq+0x8a>
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001d78:	68d9      	ldr	r1, [r3, #12]
 8001d7a:	f3c1 2106 	ubfx	r1, r1, #8, #7
 8001d7e:	e003      	b.n	8001d88 <HAL_RCC_GetSysClockFreq+0x74>
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001d80:	68d9      	ldr	r1, [r3, #12]
 8001d82:	480d      	ldr	r0, [pc, #52]	; (8001db8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001d84:	f3c1 2106 	ubfx	r1, r1, #8, #7
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001d88:	68db      	ldr	r3, [r3, #12]
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001d8a:	fbb0 f0f2 	udiv	r0, r0, r2
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001d8e:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8001d92:	3301      	adds	r3, #1
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001d94:	4348      	muls	r0, r1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001d96:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 8001d98:	fbb0 f0f3 	udiv	r0, r0, r3
 8001d9c:	4770      	bx	lr
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001d9e:	68d9      	ldr	r1, [r3, #12]
 8001da0:	4804      	ldr	r0, [pc, #16]	; (8001db4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001da2:	f3c1 2106 	ubfx	r1, r1, #8, #7
 8001da6:	e7ef      	b.n	8001d88 <HAL_RCC_GetSysClockFreq+0x74>
    sysclockfreq = HSI_VALUE;
 8001da8:	4803      	ldr	r0, [pc, #12]	; (8001db8 <HAL_RCC_GetSysClockFreq+0xa4>)
}
 8001daa:	4770      	bx	lr
 8001dac:	40021000 	.word	0x40021000
 8001db0:	08005bd8 	.word	0x08005bd8
 8001db4:	007a1200 	.word	0x007a1200
 8001db8:	00f42400 	.word	0x00f42400

08001dbc <HAL_RCC_OscConfig>:
{
 8001dbc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(RCC_OscInitStruct == NULL)
 8001dc0:	4605      	mov	r5, r0
 8001dc2:	b908      	cbnz	r0, 8001dc8 <HAL_RCC_OscConfig+0xc>
      return HAL_ERROR;
 8001dc4:	2001      	movs	r0, #1
 8001dc6:	e046      	b.n	8001e56 <HAL_RCC_OscConfig+0x9a>
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001dc8:	4ca8      	ldr	r4, [pc, #672]	; (800206c <HAL_RCC_OscConfig+0x2b0>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001dca:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001dcc:	68a6      	ldr	r6, [r4, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001dce:	68e7      	ldr	r7, [r4, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001dd0:	06db      	lsls	r3, r3, #27
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001dd2:	f006 060c 	and.w	r6, r6, #12
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001dd6:	f007 0703 	and.w	r7, r7, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001dda:	d572      	bpl.n	8001ec2 <HAL_RCC_OscConfig+0x106>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001ddc:	b11e      	cbz	r6, 8001de6 <HAL_RCC_OscConfig+0x2a>
 8001dde:	2e0c      	cmp	r6, #12
 8001de0:	d151      	bne.n	8001e86 <HAL_RCC_OscConfig+0xca>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001de2:	2f01      	cmp	r7, #1
 8001de4:	d14f      	bne.n	8001e86 <HAL_RCC_OscConfig+0xca>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001de6:	6823      	ldr	r3, [r4, #0]
 8001de8:	0798      	lsls	r0, r3, #30
 8001dea:	d502      	bpl.n	8001df2 <HAL_RCC_OscConfig+0x36>
 8001dec:	69ab      	ldr	r3, [r5, #24]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d0e8      	beq.n	8001dc4 <HAL_RCC_OscConfig+0x8>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001df2:	6823      	ldr	r3, [r4, #0]
 8001df4:	6a28      	ldr	r0, [r5, #32]
 8001df6:	0719      	lsls	r1, r3, #28
 8001df8:	bf56      	itet	pl
 8001dfa:	f8d4 3094 	ldrpl.w	r3, [r4, #148]	; 0x94
 8001dfe:	6823      	ldrmi	r3, [r4, #0]
 8001e00:	091b      	lsrpl	r3, r3, #4
 8001e02:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001e06:	4283      	cmp	r3, r0
 8001e08:	d228      	bcs.n	8001e5c <HAL_RCC_OscConfig+0xa0>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001e0a:	f7ff ff41 	bl	8001c90 <RCC_SetFlashLatencyFromMSIRange>
 8001e0e:	2800      	cmp	r0, #0
 8001e10:	d1d8      	bne.n	8001dc4 <HAL_RCC_OscConfig+0x8>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001e12:	6823      	ldr	r3, [r4, #0]
 8001e14:	f043 0308 	orr.w	r3, r3, #8
 8001e18:	6023      	str	r3, [r4, #0]
 8001e1a:	6823      	ldr	r3, [r4, #0]
 8001e1c:	6a2a      	ldr	r2, [r5, #32]
 8001e1e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001e22:	4313      	orrs	r3, r2
 8001e24:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001e26:	6863      	ldr	r3, [r4, #4]
 8001e28:	69ea      	ldr	r2, [r5, #28]
 8001e2a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001e2e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001e32:	6063      	str	r3, [r4, #4]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001e34:	f7ff ff6e 	bl	8001d14 <HAL_RCC_GetSysClockFreq>
 8001e38:	68a3      	ldr	r3, [r4, #8]
 8001e3a:	4a8d      	ldr	r2, [pc, #564]	; (8002070 <HAL_RCC_OscConfig+0x2b4>)
 8001e3c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001e40:	5cd3      	ldrb	r3, [r2, r3]
 8001e42:	f003 031f 	and.w	r3, r3, #31
 8001e46:	40d8      	lsrs	r0, r3
 8001e48:	4b8a      	ldr	r3, [pc, #552]	; (8002074 <HAL_RCC_OscConfig+0x2b8>)
 8001e4a:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8001e4c:	2000      	movs	r0, #0
 8001e4e:	f7fe fc9f 	bl	8000790 <HAL_InitTick>
        if(status != HAL_OK)
 8001e52:	2800      	cmp	r0, #0
 8001e54:	d035      	beq.n	8001ec2 <HAL_RCC_OscConfig+0x106>
}
 8001e56:	b003      	add	sp, #12
 8001e58:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001e5c:	6823      	ldr	r3, [r4, #0]
 8001e5e:	f043 0308 	orr.w	r3, r3, #8
 8001e62:	6023      	str	r3, [r4, #0]
 8001e64:	6823      	ldr	r3, [r4, #0]
 8001e66:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001e6a:	4303      	orrs	r3, r0
 8001e6c:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001e6e:	6863      	ldr	r3, [r4, #4]
 8001e70:	69ea      	ldr	r2, [r5, #28]
 8001e72:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001e76:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001e7a:	6063      	str	r3, [r4, #4]
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001e7c:	f7ff ff08 	bl	8001c90 <RCC_SetFlashLatencyFromMSIRange>
 8001e80:	2800      	cmp	r0, #0
 8001e82:	d0d7      	beq.n	8001e34 <HAL_RCC_OscConfig+0x78>
 8001e84:	e79e      	b.n	8001dc4 <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001e86:	69ab      	ldr	r3, [r5, #24]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d03a      	beq.n	8001f02 <HAL_RCC_OscConfig+0x146>
        __HAL_RCC_MSI_ENABLE();
 8001e8c:	6823      	ldr	r3, [r4, #0]
 8001e8e:	f043 0301 	orr.w	r3, r3, #1
 8001e92:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001e94:	f7fe fcac 	bl	80007f0 <HAL_GetTick>
 8001e98:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001e9a:	6823      	ldr	r3, [r4, #0]
 8001e9c:	079a      	lsls	r2, r3, #30
 8001e9e:	d528      	bpl.n	8001ef2 <HAL_RCC_OscConfig+0x136>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001ea0:	6823      	ldr	r3, [r4, #0]
 8001ea2:	f043 0308 	orr.w	r3, r3, #8
 8001ea6:	6023      	str	r3, [r4, #0]
 8001ea8:	6823      	ldr	r3, [r4, #0]
 8001eaa:	6a2a      	ldr	r2, [r5, #32]
 8001eac:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001eb0:	4313      	orrs	r3, r2
 8001eb2:	6023      	str	r3, [r4, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001eb4:	6863      	ldr	r3, [r4, #4]
 8001eb6:	69ea      	ldr	r2, [r5, #28]
 8001eb8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001ebc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001ec0:	6063      	str	r3, [r4, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ec2:	682b      	ldr	r3, [r5, #0]
 8001ec4:	07d8      	lsls	r0, r3, #31
 8001ec6:	d42d      	bmi.n	8001f24 <HAL_RCC_OscConfig+0x168>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ec8:	682b      	ldr	r3, [r5, #0]
 8001eca:	0799      	lsls	r1, r3, #30
 8001ecc:	d46b      	bmi.n	8001fa6 <HAL_RCC_OscConfig+0x1ea>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ece:	682b      	ldr	r3, [r5, #0]
 8001ed0:	0718      	lsls	r0, r3, #28
 8001ed2:	f100 80a0 	bmi.w	8002016 <HAL_RCC_OscConfig+0x25a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ed6:	682b      	ldr	r3, [r5, #0]
 8001ed8:	0759      	lsls	r1, r3, #29
 8001eda:	f100 80cd 	bmi.w	8002078 <HAL_RCC_OscConfig+0x2bc>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001ede:	682b      	ldr	r3, [r5, #0]
 8001ee0:	0699      	lsls	r1, r3, #26
 8001ee2:	f100 8136 	bmi.w	8002152 <HAL_RCC_OscConfig+0x396>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001ee6:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	f040 815c 	bne.w	80021a6 <HAL_RCC_OscConfig+0x3ea>
  return HAL_OK;
 8001eee:	2000      	movs	r0, #0
 8001ef0:	e7b1      	b.n	8001e56 <HAL_RCC_OscConfig+0x9a>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001ef2:	f7fe fc7d 	bl	80007f0 <HAL_GetTick>
 8001ef6:	eba0 0008 	sub.w	r0, r0, r8
 8001efa:	2802      	cmp	r0, #2
 8001efc:	d9cd      	bls.n	8001e9a <HAL_RCC_OscConfig+0xde>
            return HAL_TIMEOUT;
 8001efe:	2003      	movs	r0, #3
 8001f00:	e7a9      	b.n	8001e56 <HAL_RCC_OscConfig+0x9a>
        __HAL_RCC_MSI_DISABLE();
 8001f02:	6823      	ldr	r3, [r4, #0]
 8001f04:	f023 0301 	bic.w	r3, r3, #1
 8001f08:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001f0a:	f7fe fc71 	bl	80007f0 <HAL_GetTick>
 8001f0e:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001f10:	6823      	ldr	r3, [r4, #0]
 8001f12:	079b      	lsls	r3, r3, #30
 8001f14:	d5d5      	bpl.n	8001ec2 <HAL_RCC_OscConfig+0x106>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001f16:	f7fe fc6b 	bl	80007f0 <HAL_GetTick>
 8001f1a:	eba0 0008 	sub.w	r0, r0, r8
 8001f1e:	2802      	cmp	r0, #2
 8001f20:	d9f6      	bls.n	8001f10 <HAL_RCC_OscConfig+0x154>
 8001f22:	e7ec      	b.n	8001efe <HAL_RCC_OscConfig+0x142>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001f24:	2e08      	cmp	r6, #8
 8001f26:	d003      	beq.n	8001f30 <HAL_RCC_OscConfig+0x174>
 8001f28:	2e0c      	cmp	r6, #12
 8001f2a:	d108      	bne.n	8001f3e <HAL_RCC_OscConfig+0x182>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSE)))
 8001f2c:	2f03      	cmp	r7, #3
 8001f2e:	d106      	bne.n	8001f3e <HAL_RCC_OscConfig+0x182>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f30:	6823      	ldr	r3, [r4, #0]
 8001f32:	039a      	lsls	r2, r3, #14
 8001f34:	d5c8      	bpl.n	8001ec8 <HAL_RCC_OscConfig+0x10c>
 8001f36:	686b      	ldr	r3, [r5, #4]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d1c5      	bne.n	8001ec8 <HAL_RCC_OscConfig+0x10c>
 8001f3c:	e742      	b.n	8001dc4 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f3e:	686b      	ldr	r3, [r5, #4]
 8001f40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f44:	d110      	bne.n	8001f68 <HAL_RCC_OscConfig+0x1ac>
 8001f46:	6823      	ldr	r3, [r4, #0]
 8001f48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f4c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001f4e:	f7fe fc4f 	bl	80007f0 <HAL_GetTick>
 8001f52:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001f54:	6823      	ldr	r3, [r4, #0]
 8001f56:	039b      	lsls	r3, r3, #14
 8001f58:	d4b6      	bmi.n	8001ec8 <HAL_RCC_OscConfig+0x10c>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f5a:	f7fe fc49 	bl	80007f0 <HAL_GetTick>
 8001f5e:	eba0 0008 	sub.w	r0, r0, r8
 8001f62:	2864      	cmp	r0, #100	; 0x64
 8001f64:	d9f6      	bls.n	8001f54 <HAL_RCC_OscConfig+0x198>
 8001f66:	e7ca      	b.n	8001efe <HAL_RCC_OscConfig+0x142>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f68:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001f6c:	d104      	bne.n	8001f78 <HAL_RCC_OscConfig+0x1bc>
 8001f6e:	6823      	ldr	r3, [r4, #0]
 8001f70:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f74:	6023      	str	r3, [r4, #0]
 8001f76:	e7e6      	b.n	8001f46 <HAL_RCC_OscConfig+0x18a>
 8001f78:	6822      	ldr	r2, [r4, #0]
 8001f7a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001f7e:	6022      	str	r2, [r4, #0]
 8001f80:	6822      	ldr	r2, [r4, #0]
 8001f82:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001f86:	6022      	str	r2, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d1e0      	bne.n	8001f4e <HAL_RCC_OscConfig+0x192>
        tickstart = HAL_GetTick();
 8001f8c:	f7fe fc30 	bl	80007f0 <HAL_GetTick>
 8001f90:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001f92:	6823      	ldr	r3, [r4, #0]
 8001f94:	0398      	lsls	r0, r3, #14
 8001f96:	d597      	bpl.n	8001ec8 <HAL_RCC_OscConfig+0x10c>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f98:	f7fe fc2a 	bl	80007f0 <HAL_GetTick>
 8001f9c:	eba0 0008 	sub.w	r0, r0, r8
 8001fa0:	2864      	cmp	r0, #100	; 0x64
 8001fa2:	d9f6      	bls.n	8001f92 <HAL_RCC_OscConfig+0x1d6>
 8001fa4:	e7ab      	b.n	8001efe <HAL_RCC_OscConfig+0x142>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001fa6:	2e04      	cmp	r6, #4
 8001fa8:	d003      	beq.n	8001fb2 <HAL_RCC_OscConfig+0x1f6>
 8001faa:	2e0c      	cmp	r6, #12
 8001fac:	d110      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x214>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSI)))
 8001fae:	2f02      	cmp	r7, #2
 8001fb0:	d10e      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x214>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001fb2:	6823      	ldr	r3, [r4, #0]
 8001fb4:	0559      	lsls	r1, r3, #21
 8001fb6:	d503      	bpl.n	8001fc0 <HAL_RCC_OscConfig+0x204>
 8001fb8:	68eb      	ldr	r3, [r5, #12]
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	f43f af02 	beq.w	8001dc4 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fc0:	6863      	ldr	r3, [r4, #4]
 8001fc2:	692a      	ldr	r2, [r5, #16]
 8001fc4:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8001fc8:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001fcc:	6063      	str	r3, [r4, #4]
 8001fce:	e77e      	b.n	8001ece <HAL_RCC_OscConfig+0x112>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001fd0:	68eb      	ldr	r3, [r5, #12]
 8001fd2:	b17b      	cbz	r3, 8001ff4 <HAL_RCC_OscConfig+0x238>
        __HAL_RCC_HSI_ENABLE();
 8001fd4:	6823      	ldr	r3, [r4, #0]
 8001fd6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fda:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001fdc:	f7fe fc08 	bl	80007f0 <HAL_GetTick>
 8001fe0:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001fe2:	6823      	ldr	r3, [r4, #0]
 8001fe4:	055a      	lsls	r2, r3, #21
 8001fe6:	d4eb      	bmi.n	8001fc0 <HAL_RCC_OscConfig+0x204>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fe8:	f7fe fc02 	bl	80007f0 <HAL_GetTick>
 8001fec:	1bc0      	subs	r0, r0, r7
 8001fee:	2802      	cmp	r0, #2
 8001ff0:	d9f7      	bls.n	8001fe2 <HAL_RCC_OscConfig+0x226>
 8001ff2:	e784      	b.n	8001efe <HAL_RCC_OscConfig+0x142>
        __HAL_RCC_HSI_DISABLE();
 8001ff4:	6823      	ldr	r3, [r4, #0]
 8001ff6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001ffa:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001ffc:	f7fe fbf8 	bl	80007f0 <HAL_GetTick>
 8002000:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002002:	6823      	ldr	r3, [r4, #0]
 8002004:	055b      	lsls	r3, r3, #21
 8002006:	f57f af62 	bpl.w	8001ece <HAL_RCC_OscConfig+0x112>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800200a:	f7fe fbf1 	bl	80007f0 <HAL_GetTick>
 800200e:	1bc0      	subs	r0, r0, r7
 8002010:	2802      	cmp	r0, #2
 8002012:	d9f6      	bls.n	8002002 <HAL_RCC_OscConfig+0x246>
 8002014:	e773      	b.n	8001efe <HAL_RCC_OscConfig+0x142>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002016:	696b      	ldr	r3, [r5, #20]
 8002018:	b19b      	cbz	r3, 8002042 <HAL_RCC_OscConfig+0x286>
      __HAL_RCC_LSI_ENABLE();
 800201a:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 800201e:	f043 0301 	orr.w	r3, r3, #1
 8002022:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8002026:	f7fe fbe3 	bl	80007f0 <HAL_GetTick>
 800202a:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800202c:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8002030:	079a      	lsls	r2, r3, #30
 8002032:	f53f af50 	bmi.w	8001ed6 <HAL_RCC_OscConfig+0x11a>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002036:	f7fe fbdb 	bl	80007f0 <HAL_GetTick>
 800203a:	1bc0      	subs	r0, r0, r7
 800203c:	2802      	cmp	r0, #2
 800203e:	d9f5      	bls.n	800202c <HAL_RCC_OscConfig+0x270>
 8002040:	e75d      	b.n	8001efe <HAL_RCC_OscConfig+0x142>
      __HAL_RCC_LSI_DISABLE();
 8002042:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8002046:	f023 0301 	bic.w	r3, r3, #1
 800204a:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 800204e:	f7fe fbcf 	bl	80007f0 <HAL_GetTick>
 8002052:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002054:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8002058:	079b      	lsls	r3, r3, #30
 800205a:	f57f af3c 	bpl.w	8001ed6 <HAL_RCC_OscConfig+0x11a>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800205e:	f7fe fbc7 	bl	80007f0 <HAL_GetTick>
 8002062:	1bc0      	subs	r0, r0, r7
 8002064:	2802      	cmp	r0, #2
 8002066:	d9f5      	bls.n	8002054 <HAL_RCC_OscConfig+0x298>
 8002068:	e749      	b.n	8001efe <HAL_RCC_OscConfig+0x142>
 800206a:	bf00      	nop
 800206c:	40021000 	.word	0x40021000
 8002070:	08005bbd 	.word	0x08005bbd
 8002074:	2000017c 	.word	0x2000017c
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002078:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800207a:	00d8      	lsls	r0, r3, #3
 800207c:	d429      	bmi.n	80020d2 <HAL_RCC_OscConfig+0x316>
      __HAL_RCC_PWR_CLK_ENABLE();
 800207e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002080:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002084:	65a3      	str	r3, [r4, #88]	; 0x58
 8002086:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002088:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800208c:	9301      	str	r3, [sp, #4]
 800208e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002090:	f04f 0801 	mov.w	r8, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002094:	4f71      	ldr	r7, [pc, #452]	; (800225c <HAL_RCC_OscConfig+0x4a0>)
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	05d9      	lsls	r1, r3, #23
 800209a:	d51d      	bpl.n	80020d8 <HAL_RCC_OscConfig+0x31c>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800209c:	68ab      	ldr	r3, [r5, #8]
 800209e:	2b01      	cmp	r3, #1
 80020a0:	d12b      	bne.n	80020fa <HAL_RCC_OscConfig+0x33e>
 80020a2:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80020a6:	f043 0301 	orr.w	r3, r3, #1
 80020aa:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
      tickstart = HAL_GetTick();
 80020ae:	f7fe fb9f 	bl	80007f0 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020b2:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80020b6:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80020b8:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80020bc:	079b      	lsls	r3, r3, #30
 80020be:	d542      	bpl.n	8002146 <HAL_RCC_OscConfig+0x38a>
    if(pwrclkchanged == SET)
 80020c0:	f1b8 0f00 	cmp.w	r8, #0
 80020c4:	f43f af0b 	beq.w	8001ede <HAL_RCC_OscConfig+0x122>
      __HAL_RCC_PWR_CLK_DISABLE();
 80020c8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80020ca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80020ce:	65a3      	str	r3, [r4, #88]	; 0x58
 80020d0:	e705      	b.n	8001ede <HAL_RCC_OscConfig+0x122>
    FlagStatus       pwrclkchanged = RESET;
 80020d2:	f04f 0800 	mov.w	r8, #0
 80020d6:	e7dd      	b.n	8002094 <HAL_RCC_OscConfig+0x2d8>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020de:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 80020e0:	f7fe fb86 	bl	80007f0 <HAL_GetTick>
 80020e4:	4681      	mov	r9, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	05da      	lsls	r2, r3, #23
 80020ea:	d4d7      	bmi.n	800209c <HAL_RCC_OscConfig+0x2e0>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020ec:	f7fe fb80 	bl	80007f0 <HAL_GetTick>
 80020f0:	eba0 0009 	sub.w	r0, r0, r9
 80020f4:	2802      	cmp	r0, #2
 80020f6:	d9f6      	bls.n	80020e6 <HAL_RCC_OscConfig+0x32a>
 80020f8:	e701      	b.n	8001efe <HAL_RCC_OscConfig+0x142>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020fa:	2b05      	cmp	r3, #5
 80020fc:	d106      	bne.n	800210c <HAL_RCC_OscConfig+0x350>
 80020fe:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8002102:	f043 0304 	orr.w	r3, r3, #4
 8002106:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 800210a:	e7ca      	b.n	80020a2 <HAL_RCC_OscConfig+0x2e6>
 800210c:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8002110:	f022 0201 	bic.w	r2, r2, #1
 8002114:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
 8002118:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 800211c:	f022 0204 	bic.w	r2, r2, #4
 8002120:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002124:	2b00      	cmp	r3, #0
 8002126:	d1c2      	bne.n	80020ae <HAL_RCC_OscConfig+0x2f2>
      tickstart = HAL_GetTick();
 8002128:	f7fe fb62 	bl	80007f0 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800212c:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8002130:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002132:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8002136:	0798      	lsls	r0, r3, #30
 8002138:	d5c2      	bpl.n	80020c0 <HAL_RCC_OscConfig+0x304>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800213a:	f7fe fb59 	bl	80007f0 <HAL_GetTick>
 800213e:	1bc0      	subs	r0, r0, r7
 8002140:	4548      	cmp	r0, r9
 8002142:	d9f6      	bls.n	8002132 <HAL_RCC_OscConfig+0x376>
 8002144:	e6db      	b.n	8001efe <HAL_RCC_OscConfig+0x142>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002146:	f7fe fb53 	bl	80007f0 <HAL_GetTick>
 800214a:	1bc0      	subs	r0, r0, r7
 800214c:	4548      	cmp	r0, r9
 800214e:	d9b3      	bls.n	80020b8 <HAL_RCC_OscConfig+0x2fc>
 8002150:	e6d5      	b.n	8001efe <HAL_RCC_OscConfig+0x142>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002152:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8002154:	b19b      	cbz	r3, 800217e <HAL_RCC_OscConfig+0x3c2>
      __HAL_RCC_HSI48_ENABLE();
 8002156:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 800215a:	f043 0301 	orr.w	r3, r3, #1
 800215e:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
      tickstart = HAL_GetTick();
 8002162:	f7fe fb45 	bl	80007f0 <HAL_GetTick>
 8002166:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002168:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 800216c:	079a      	lsls	r2, r3, #30
 800216e:	f53f aeba 	bmi.w	8001ee6 <HAL_RCC_OscConfig+0x12a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002172:	f7fe fb3d 	bl	80007f0 <HAL_GetTick>
 8002176:	1bc0      	subs	r0, r0, r7
 8002178:	2802      	cmp	r0, #2
 800217a:	d9f5      	bls.n	8002168 <HAL_RCC_OscConfig+0x3ac>
 800217c:	e6bf      	b.n	8001efe <HAL_RCC_OscConfig+0x142>
      __HAL_RCC_HSI48_DISABLE();
 800217e:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 8002182:	f023 0301 	bic.w	r3, r3, #1
 8002186:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
      tickstart = HAL_GetTick();
 800218a:	f7fe fb31 	bl	80007f0 <HAL_GetTick>
 800218e:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002190:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 8002194:	079b      	lsls	r3, r3, #30
 8002196:	f57f aea6 	bpl.w	8001ee6 <HAL_RCC_OscConfig+0x12a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800219a:	f7fe fb29 	bl	80007f0 <HAL_GetTick>
 800219e:	1bc0      	subs	r0, r0, r7
 80021a0:	2802      	cmp	r0, #2
 80021a2:	d9f5      	bls.n	8002190 <HAL_RCC_OscConfig+0x3d4>
 80021a4:	e6ab      	b.n	8001efe <HAL_RCC_OscConfig+0x142>
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 80021a6:	2e0c      	cmp	r6, #12
 80021a8:	f43f ae0c 	beq.w	8001dc4 <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80021ac:	2b02      	cmp	r3, #2
        __HAL_RCC_PLL_DISABLE();
 80021ae:	6823      	ldr	r3, [r4, #0]
 80021b0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80021b4:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80021b6:	d136      	bne.n	8002226 <HAL_RCC_OscConfig+0x46a>
        tickstart = HAL_GetTick();
 80021b8:	f7fe fb1a 	bl	80007f0 <HAL_GetTick>
 80021bc:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80021be:	6823      	ldr	r3, [r4, #0]
 80021c0:	0198      	lsls	r0, r3, #6
 80021c2:	d42a      	bmi.n	800221a <HAL_RCC_OscConfig+0x45e>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80021c4:	6bab      	ldr	r3, [r5, #56]	; 0x38
 80021c6:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 80021c8:	06db      	lsls	r3, r3, #27
 80021ca:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80021ce:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 80021d0:	4313      	orrs	r3, r2
 80021d2:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 80021d4:	3a01      	subs	r2, #1
 80021d6:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 80021da:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 80021dc:	0852      	lsrs	r2, r2, #1
 80021de:	3a01      	subs	r2, #1
 80021e0:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 80021e4:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 80021e6:	0852      	lsrs	r2, r2, #1
 80021e8:	3a01      	subs	r2, #1
 80021ea:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 80021ee:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 80021f0:	6823      	ldr	r3, [r4, #0]
 80021f2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80021f6:	6023      	str	r3, [r4, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80021f8:	68e3      	ldr	r3, [r4, #12]
 80021fa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80021fe:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8002200:	f7fe faf6 	bl	80007f0 <HAL_GetTick>
 8002204:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002206:	6823      	ldr	r3, [r4, #0]
 8002208:	0199      	lsls	r1, r3, #6
 800220a:	f53f ae70 	bmi.w	8001eee <HAL_RCC_OscConfig+0x132>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800220e:	f7fe faef 	bl	80007f0 <HAL_GetTick>
 8002212:	1b40      	subs	r0, r0, r5
 8002214:	2802      	cmp	r0, #2
 8002216:	d9f6      	bls.n	8002206 <HAL_RCC_OscConfig+0x44a>
 8002218:	e671      	b.n	8001efe <HAL_RCC_OscConfig+0x142>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800221a:	f7fe fae9 	bl	80007f0 <HAL_GetTick>
 800221e:	1b80      	subs	r0, r0, r6
 8002220:	2802      	cmp	r0, #2
 8002222:	d9cc      	bls.n	80021be <HAL_RCC_OscConfig+0x402>
 8002224:	e66b      	b.n	8001efe <HAL_RCC_OscConfig+0x142>
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002226:	6823      	ldr	r3, [r4, #0]
 8002228:	011a      	lsls	r2, r3, #4
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800222a:	bf5e      	ittt	pl
 800222c:	68e3      	ldrpl	r3, [r4, #12]
 800222e:	f023 0303 	bicpl.w	r3, r3, #3
 8002232:	60e3      	strpl	r3, [r4, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8002234:	68e3      	ldr	r3, [r4, #12]
 8002236:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800223a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800223e:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8002240:	f7fe fad6 	bl	80007f0 <HAL_GetTick>
 8002244:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002246:	6823      	ldr	r3, [r4, #0]
 8002248:	019b      	lsls	r3, r3, #6
 800224a:	f57f ae50 	bpl.w	8001eee <HAL_RCC_OscConfig+0x132>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800224e:	f7fe facf 	bl	80007f0 <HAL_GetTick>
 8002252:	1b40      	subs	r0, r0, r5
 8002254:	2802      	cmp	r0, #2
 8002256:	d9f6      	bls.n	8002246 <HAL_RCC_OscConfig+0x48a>
 8002258:	e651      	b.n	8001efe <HAL_RCC_OscConfig+0x142>
 800225a:	bf00      	nop
 800225c:	40007000 	.word	0x40007000

08002260 <HAL_RCC_ClockConfig>:
{
 8002260:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002264:	460e      	mov	r6, r1
  if(RCC_ClkInitStruct == NULL)
 8002266:	4604      	mov	r4, r0
 8002268:	b910      	cbnz	r0, 8002270 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 800226a:	2001      	movs	r0, #1
 800226c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002270:	4a40      	ldr	r2, [pc, #256]	; (8002374 <HAL_RCC_ClockConfig+0x114>)
 8002272:	6813      	ldr	r3, [r2, #0]
 8002274:	f003 0307 	and.w	r3, r3, #7
 8002278:	428b      	cmp	r3, r1
 800227a:	d329      	bcc.n	80022d0 <HAL_RCC_ClockConfig+0x70>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800227c:	6823      	ldr	r3, [r4, #0]
 800227e:	07d9      	lsls	r1, r3, #31
 8002280:	d431      	bmi.n	80022e6 <HAL_RCC_ClockConfig+0x86>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002282:	6821      	ldr	r1, [r4, #0]
 8002284:	078a      	lsls	r2, r1, #30
 8002286:	d45b      	bmi.n	8002340 <HAL_RCC_ClockConfig+0xe0>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002288:	4a3a      	ldr	r2, [pc, #232]	; (8002374 <HAL_RCC_ClockConfig+0x114>)
 800228a:	6813      	ldr	r3, [r2, #0]
 800228c:	f003 0307 	and.w	r3, r3, #7
 8002290:	429e      	cmp	r6, r3
 8002292:	d35d      	bcc.n	8002350 <HAL_RCC_ClockConfig+0xf0>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002294:	f011 0f04 	tst.w	r1, #4
 8002298:	4d37      	ldr	r5, [pc, #220]	; (8002378 <HAL_RCC_ClockConfig+0x118>)
 800229a:	d164      	bne.n	8002366 <HAL_RCC_ClockConfig+0x106>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800229c:	070b      	lsls	r3, r1, #28
 800229e:	d506      	bpl.n	80022ae <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80022a0:	68ab      	ldr	r3, [r5, #8]
 80022a2:	6922      	ldr	r2, [r4, #16]
 80022a4:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80022a8:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80022ac:	60ab      	str	r3, [r5, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80022ae:	f7ff fd31 	bl	8001d14 <HAL_RCC_GetSysClockFreq>
 80022b2:	68ab      	ldr	r3, [r5, #8]
 80022b4:	4a31      	ldr	r2, [pc, #196]	; (800237c <HAL_RCC_ClockConfig+0x11c>)
 80022b6:	f3c3 1303 	ubfx	r3, r3, #4, #4
}
 80022ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80022be:	5cd3      	ldrb	r3, [r2, r3]
 80022c0:	f003 031f 	and.w	r3, r3, #31
 80022c4:	40d8      	lsrs	r0, r3
 80022c6:	4b2e      	ldr	r3, [pc, #184]	; (8002380 <HAL_RCC_ClockConfig+0x120>)
 80022c8:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick (TICK_INT_PRIORITY);
 80022ca:	2000      	movs	r0, #0
 80022cc:	f7fe ba60 	b.w	8000790 <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022d0:	6813      	ldr	r3, [r2, #0]
 80022d2:	f023 0307 	bic.w	r3, r3, #7
 80022d6:	430b      	orrs	r3, r1
 80022d8:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80022da:	6813      	ldr	r3, [r2, #0]
 80022dc:	f003 0307 	and.w	r3, r3, #7
 80022e0:	4299      	cmp	r1, r3
 80022e2:	d1c2      	bne.n	800226a <HAL_RCC_ClockConfig+0xa>
 80022e4:	e7ca      	b.n	800227c <HAL_RCC_ClockConfig+0x1c>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022e6:	6862      	ldr	r2, [r4, #4]
 80022e8:	4d23      	ldr	r5, [pc, #140]	; (8002378 <HAL_RCC_ClockConfig+0x118>)
 80022ea:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80022ec:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022ee:	d11b      	bne.n	8002328 <HAL_RCC_ClockConfig+0xc8>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80022f0:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80022f4:	d0b9      	beq.n	800226a <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80022f6:	68ab      	ldr	r3, [r5, #8]
 80022f8:	f023 0303 	bic.w	r3, r3, #3
 80022fc:	4313      	orrs	r3, r2
 80022fe:	60ab      	str	r3, [r5, #8]
    tickstart = HAL_GetTick();
 8002300:	f7fe fa76 	bl	80007f0 <HAL_GetTick>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002304:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8002308:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800230a:	68ab      	ldr	r3, [r5, #8]
 800230c:	6862      	ldr	r2, [r4, #4]
 800230e:	f003 030c 	and.w	r3, r3, #12
 8002312:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002316:	d0b4      	beq.n	8002282 <HAL_RCC_ClockConfig+0x22>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002318:	f7fe fa6a 	bl	80007f0 <HAL_GetTick>
 800231c:	1bc0      	subs	r0, r0, r7
 800231e:	4540      	cmp	r0, r8
 8002320:	d9f3      	bls.n	800230a <HAL_RCC_ClockConfig+0xaa>
        return HAL_TIMEOUT;
 8002322:	2003      	movs	r0, #3
}
 8002324:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002328:	2a02      	cmp	r2, #2
 800232a:	d102      	bne.n	8002332 <HAL_RCC_ClockConfig+0xd2>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800232c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002330:	e7e0      	b.n	80022f4 <HAL_RCC_ClockConfig+0x94>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002332:	b912      	cbnz	r2, 800233a <HAL_RCC_ClockConfig+0xda>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002334:	f013 0f02 	tst.w	r3, #2
 8002338:	e7dc      	b.n	80022f4 <HAL_RCC_ClockConfig+0x94>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800233a:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800233e:	e7d9      	b.n	80022f4 <HAL_RCC_ClockConfig+0x94>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002340:	4a0d      	ldr	r2, [pc, #52]	; (8002378 <HAL_RCC_ClockConfig+0x118>)
 8002342:	68a0      	ldr	r0, [r4, #8]
 8002344:	6893      	ldr	r3, [r2, #8]
 8002346:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800234a:	4303      	orrs	r3, r0
 800234c:	6093      	str	r3, [r2, #8]
 800234e:	e79b      	b.n	8002288 <HAL_RCC_ClockConfig+0x28>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002350:	6813      	ldr	r3, [r2, #0]
 8002352:	f023 0307 	bic.w	r3, r3, #7
 8002356:	4333      	orrs	r3, r6
 8002358:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800235a:	6813      	ldr	r3, [r2, #0]
 800235c:	f003 0307 	and.w	r3, r3, #7
 8002360:	429e      	cmp	r6, r3
 8002362:	d182      	bne.n	800226a <HAL_RCC_ClockConfig+0xa>
 8002364:	e796      	b.n	8002294 <HAL_RCC_ClockConfig+0x34>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002366:	68ab      	ldr	r3, [r5, #8]
 8002368:	68e2      	ldr	r2, [r4, #12]
 800236a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800236e:	4313      	orrs	r3, r2
 8002370:	60ab      	str	r3, [r5, #8]
 8002372:	e793      	b.n	800229c <HAL_RCC_ClockConfig+0x3c>
 8002374:	40022000 	.word	0x40022000
 8002378:	40021000 	.word	0x40021000
 800237c:	08005bbd 	.word	0x08005bbd
 8002380:	2000017c 	.word	0x2000017c

08002384 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002384:	4b05      	ldr	r3, [pc, #20]	; (800239c <HAL_RCC_GetPCLK1Freq+0x18>)
 8002386:	4a06      	ldr	r2, [pc, #24]	; (80023a0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002388:	689b      	ldr	r3, [r3, #8]
 800238a:	f3c3 2302 	ubfx	r3, r3, #8, #3
 800238e:	5cd3      	ldrb	r3, [r2, r3]
 8002390:	4a04      	ldr	r2, [pc, #16]	; (80023a4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002392:	6810      	ldr	r0, [r2, #0]
 8002394:	f003 031f 	and.w	r3, r3, #31
}
 8002398:	40d8      	lsrs	r0, r3
 800239a:	4770      	bx	lr
 800239c:	40021000 	.word	0x40021000
 80023a0:	08005bcd 	.word	0x08005bcd
 80023a4:	2000017c 	.word	0x2000017c

080023a8 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80023a8:	4b05      	ldr	r3, [pc, #20]	; (80023c0 <HAL_RCC_GetPCLK2Freq+0x18>)
 80023aa:	4a06      	ldr	r2, [pc, #24]	; (80023c4 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80023ac:	689b      	ldr	r3, [r3, #8]
 80023ae:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80023b2:	5cd3      	ldrb	r3, [r2, r3]
 80023b4:	4a04      	ldr	r2, [pc, #16]	; (80023c8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80023b6:	6810      	ldr	r0, [r2, #0]
 80023b8:	f003 031f 	and.w	r3, r3, #31
}
 80023bc:	40d8      	lsrs	r0, r3
 80023be:	4770      	bx	lr
 80023c0:	40021000 	.word	0x40021000
 80023c4:	08005bcd 	.word	0x08005bcd
 80023c8:	2000017c 	.word	0x2000017c

080023cc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80023cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80023ce:	4b44      	ldr	r3, [pc, #272]	; (80024e0 <RCCEx_PLLSAI1_Config+0x114>)
 80023d0:	68da      	ldr	r2, [r3, #12]
 80023d2:	f012 0f03 	tst.w	r2, #3
{
 80023d6:	4605      	mov	r5, r0
 80023d8:	460e      	mov	r6, r1
 80023da:	461c      	mov	r4, r3
 80023dc:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80023de:	d039      	beq.n	8002454 <RCCEx_PLLSAI1_Config+0x88>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80023e0:	68da      	ldr	r2, [r3, #12]
 80023e2:	f002 0203 	and.w	r2, r2, #3
 80023e6:	4282      	cmp	r2, r0
 80023e8:	d14b      	bne.n	8002482 <RCCEx_PLLSAI1_Config+0xb6>
       ||
 80023ea:	2a00      	cmp	r2, #0
 80023ec:	d049      	beq.n	8002482 <RCCEx_PLLSAI1_Config+0xb6>
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80023ee:	68db      	ldr	r3, [r3, #12]
       ||
 80023f0:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80023f2:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80023f6:	3301      	adds	r3, #1
       ||
 80023f8:	4293      	cmp	r3, r2
 80023fa:	d142      	bne.n	8002482 <RCCEx_PLLSAI1_Config+0xb6>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80023fc:	6823      	ldr	r3, [r4, #0]
 80023fe:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002402:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002404:	f7fe f9f4 	bl	80007f0 <HAL_GetTick>
 8002408:	4607      	mov	r7, r0

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800240a:	6823      	ldr	r3, [r4, #0]
 800240c:	011a      	lsls	r2, r3, #4
 800240e:	d441      	bmi.n	8002494 <RCCEx_PLLSAI1_Config+0xc8>
 8002410:	68af      	ldr	r7, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002412:	2e00      	cmp	r6, #0
 8002414:	d045      	beq.n	80024a2 <RCCEx_PLLSAI1_Config+0xd6>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002416:	2e01      	cmp	r6, #1
 8002418:	d14f      	bne.n	80024ba <RCCEx_PLLSAI1_Config+0xee>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800241a:	6922      	ldr	r2, [r4, #16]
 800241c:	6928      	ldr	r0, [r5, #16]
 800241e:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8002422:	0840      	lsrs	r0, r0, #1
 8002424:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 8002428:	3801      	subs	r0, #1
 800242a:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
 800242e:	ea42 5240 	orr.w	r2, r2, r0, lsl #21
 8002432:	6122      	str	r2, [r4, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002434:	6823      	ldr	r3, [r4, #0]
 8002436:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800243a:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800243c:	f7fe f9d8 	bl	80007f0 <HAL_GetTick>
 8002440:	4606      	mov	r6, r0

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002442:	6823      	ldr	r3, [r4, #0]
 8002444:	011b      	lsls	r3, r3, #4
 8002446:	d545      	bpl.n	80024d4 <RCCEx_PLLSAI1_Config+0x108>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002448:	6923      	ldr	r3, [r4, #16]
 800244a:	69aa      	ldr	r2, [r5, #24]
 800244c:	4313      	orrs	r3, r2
 800244e:	6123      	str	r3, [r4, #16]
 8002450:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 8002452:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch(PllSai1->PLLSAI1Source)
 8002454:	2802      	cmp	r0, #2
 8002456:	d010      	beq.n	800247a <RCCEx_PLLSAI1_Config+0xae>
 8002458:	2803      	cmp	r0, #3
 800245a:	d014      	beq.n	8002486 <RCCEx_PLLSAI1_Config+0xba>
 800245c:	2801      	cmp	r0, #1
 800245e:	d110      	bne.n	8002482 <RCCEx_PLLSAI1_Config+0xb6>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	079f      	lsls	r7, r3, #30
 8002464:	d5f5      	bpl.n	8002452 <RCCEx_PLLSAI1_Config+0x86>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002466:	68e3      	ldr	r3, [r4, #12]
 8002468:	686a      	ldr	r2, [r5, #4]
 800246a:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 800246e:	3a01      	subs	r2, #1
 8002470:	4318      	orrs	r0, r3
 8002472:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8002476:	60e0      	str	r0, [r4, #12]
 8002478:	e7c0      	b.n	80023fc <RCCEx_PLLSAI1_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f413 6f80 	tst.w	r3, #1024	; 0x400
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002480:	d1f1      	bne.n	8002466 <RCCEx_PLLSAI1_Config+0x9a>
 8002482:	2001      	movs	r0, #1
 8002484:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002486:	681a      	ldr	r2, [r3, #0]
 8002488:	0391      	lsls	r1, r2, #14
 800248a:	d4ec      	bmi.n	8002466 <RCCEx_PLLSAI1_Config+0x9a>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8002492:	e7f5      	b.n	8002480 <RCCEx_PLLSAI1_Config+0xb4>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002494:	f7fe f9ac 	bl	80007f0 <HAL_GetTick>
 8002498:	1bc0      	subs	r0, r0, r7
 800249a:	2802      	cmp	r0, #2
 800249c:	d9b5      	bls.n	800240a <RCCEx_PLLSAI1_Config+0x3e>
        status = HAL_TIMEOUT;
 800249e:	2003      	movs	r0, #3
 80024a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80024a2:	6922      	ldr	r2, [r4, #16]
 80024a4:	68e9      	ldr	r1, [r5, #12]
 80024a6:	f022 4278 	bic.w	r2, r2, #4160749568	; 0xf8000000
 80024aa:	06c9      	lsls	r1, r1, #27
 80024ac:	ea41 2307 	orr.w	r3, r1, r7, lsl #8
 80024b0:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 80024b4:	4313      	orrs	r3, r2
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80024b6:	6123      	str	r3, [r4, #16]
 80024b8:	e7bc      	b.n	8002434 <RCCEx_PLLSAI1_Config+0x68>
 80024ba:	6923      	ldr	r3, [r4, #16]
 80024bc:	6968      	ldr	r0, [r5, #20]
 80024be:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80024c2:	0840      	lsrs	r0, r0, #1
 80024c4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80024c8:	3801      	subs	r0, #1
 80024ca:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 80024ce:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 80024d2:	e7f0      	b.n	80024b6 <RCCEx_PLLSAI1_Config+0xea>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80024d4:	f7fe f98c 	bl	80007f0 <HAL_GetTick>
 80024d8:	1b80      	subs	r0, r0, r6
 80024da:	2802      	cmp	r0, #2
 80024dc:	d9b1      	bls.n	8002442 <RCCEx_PLLSAI1_Config+0x76>
 80024de:	e7de      	b.n	800249e <RCCEx_PLLSAI1_Config+0xd2>
 80024e0:	40021000 	.word	0x40021000

080024e4 <HAL_RCCEx_PeriphCLKConfig>:
{
 80024e4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80024e8:	6805      	ldr	r5, [r0, #0]
 80024ea:	f415 6500 	ands.w	r5, r5, #2048	; 0x800
{
 80024ee:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80024f0:	d00e      	beq.n	8002510 <HAL_RCCEx_PeriphCLKConfig+0x2c>
    switch(PeriphClkInit->Sai1ClockSelection)
 80024f2:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 80024f4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80024f8:	d053      	beq.n	80025a2 <HAL_RCCEx_PeriphCLKConfig+0xbe>
 80024fa:	f5b1 0f40 	cmp.w	r1, #12582912	; 0xc00000
 80024fe:	d055      	beq.n	80025ac <HAL_RCCEx_PeriphCLKConfig+0xc8>
 8002500:	2900      	cmp	r1, #0
 8002502:	d15e      	bne.n	80025c2 <HAL_RCCEx_PeriphCLKConfig+0xde>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002504:	3004      	adds	r0, #4
 8002506:	f7ff ff61 	bl	80023cc <RCCEx_PLLSAI1_Config>
    if(ret == HAL_OK)
 800250a:	4605      	mov	r5, r0
 800250c:	2800      	cmp	r0, #0
 800250e:	d04d      	beq.n	80025ac <HAL_RCCEx_PeriphCLKConfig+0xc8>
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002510:	6823      	ldr	r3, [r4, #0]
 8002512:	039e      	lsls	r6, r3, #14
 8002514:	d563      	bpl.n	80025de <HAL_RCCEx_PeriphCLKConfig+0xfa>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002516:	4eb8      	ldr	r6, [pc, #736]	; (80027f8 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8002518:	6db3      	ldr	r3, [r6, #88]	; 0x58
 800251a:	00d8      	lsls	r0, r3, #3
 800251c:	f140 8160 	bpl.w	80027e0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    FlagStatus       pwrclkchanged = RESET;
 8002520:	2700      	movs	r7, #0
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002522:	f8df 82d8 	ldr.w	r8, [pc, #728]	; 80027fc <HAL_RCCEx_PeriphCLKConfig+0x318>
 8002526:	f8d8 3000 	ldr.w	r3, [r8]
 800252a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800252e:	f8c8 3000 	str.w	r3, [r8]
    tickstart = HAL_GetTick();
 8002532:	f7fe f95d 	bl	80007f0 <HAL_GetTick>
 8002536:	4681      	mov	r9, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002538:	f8d8 3000 	ldr.w	r3, [r8]
 800253c:	05d9      	lsls	r1, r3, #23
 800253e:	d542      	bpl.n	80025c6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
    if(ret == HAL_OK)
 8002540:	2d00      	cmp	r5, #0
 8002542:	d147      	bne.n	80025d4 <HAL_RCCEx_PeriphCLKConfig+0xf0>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002544:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002548:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 800254c:	d014      	beq.n	8002578 <HAL_RCCEx_PeriphCLKConfig+0x94>
 800254e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002550:	4293      	cmp	r3, r2
 8002552:	d011      	beq.n	8002578 <HAL_RCCEx_PeriphCLKConfig+0x94>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002554:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 8002558:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 800255c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002560:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002564:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002568:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 800256c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002570:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90
        RCC->BDCR = tmpregister;
 8002574:	f8c6 3090 	str.w	r3, [r6, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002578:	07da      	lsls	r2, r3, #31
 800257a:	d509      	bpl.n	8002590 <HAL_RCCEx_PeriphCLKConfig+0xac>
        tickstart = HAL_GetTick();
 800257c:	f7fe f938 	bl	80007f0 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002580:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8002584:	4680      	mov	r8, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002586:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 800258a:	079b      	lsls	r3, r3, #30
 800258c:	f140 80ff 	bpl.w	800278e <HAL_RCCEx_PeriphCLKConfig+0x2aa>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002590:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 8002594:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002596:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800259a:	4313      	orrs	r3, r2
 800259c:	f8c6 3090 	str.w	r3, [r6, #144]	; 0x90
 80025a0:	e018      	b.n	80025d4 <HAL_RCCEx_PeriphCLKConfig+0xf0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 80025a2:	4a95      	ldr	r2, [pc, #596]	; (80027f8 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80025a4:	68d3      	ldr	r3, [r2, #12]
 80025a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025aa:	60d3      	str	r3, [r2, #12]
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80025ac:	4a92      	ldr	r2, [pc, #584]	; (80027f8 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80025ae:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80025b0:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80025b4:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80025b8:	430b      	orrs	r3, r1
 80025ba:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 80025be:	2500      	movs	r5, #0
 80025c0:	e7a6      	b.n	8002510 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      ret = HAL_ERROR;
 80025c2:	2501      	movs	r5, #1
 80025c4:	e7a4      	b.n	8002510 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025c6:	f7fe f913 	bl	80007f0 <HAL_GetTick>
 80025ca:	eba0 0009 	sub.w	r0, r0, r9
 80025ce:	2802      	cmp	r0, #2
 80025d0:	d9b2      	bls.n	8002538 <HAL_RCCEx_PeriphCLKConfig+0x54>
        ret = HAL_TIMEOUT;
 80025d2:	2503      	movs	r5, #3
    if(pwrclkchanged == SET)
 80025d4:	b11f      	cbz	r7, 80025de <HAL_RCCEx_PeriphCLKConfig+0xfa>
      __HAL_RCC_PWR_CLK_DISABLE();
 80025d6:	6db3      	ldr	r3, [r6, #88]	; 0x58
 80025d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80025dc:	65b3      	str	r3, [r6, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80025de:	6823      	ldr	r3, [r4, #0]
 80025e0:	07df      	lsls	r7, r3, #31
 80025e2:	d508      	bpl.n	80025f6 <HAL_RCCEx_PeriphCLKConfig+0x112>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80025e4:	4984      	ldr	r1, [pc, #528]	; (80027f8 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80025e6:	6a20      	ldr	r0, [r4, #32]
 80025e8:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80025ec:	f022 0203 	bic.w	r2, r2, #3
 80025f0:	4302      	orrs	r2, r0
 80025f2:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80025f6:	079e      	lsls	r6, r3, #30
 80025f8:	d508      	bpl.n	800260c <HAL_RCCEx_PeriphCLKConfig+0x128>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80025fa:	497f      	ldr	r1, [pc, #508]	; (80027f8 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80025fc:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80025fe:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002602:	f022 020c 	bic.w	r2, r2, #12
 8002606:	4302      	orrs	r2, r0
 8002608:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800260c:	0758      	lsls	r0, r3, #29
 800260e:	d508      	bpl.n	8002622 <HAL_RCCEx_PeriphCLKConfig+0x13e>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002610:	4979      	ldr	r1, [pc, #484]	; (80027f8 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8002612:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8002614:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002618:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 800261c:	4302      	orrs	r2, r0
 800261e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002622:	0719      	lsls	r1, r3, #28
 8002624:	d508      	bpl.n	8002638 <HAL_RCCEx_PeriphCLKConfig+0x154>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002626:	4974      	ldr	r1, [pc, #464]	; (80027f8 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8002628:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800262a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800262e:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8002632:	4302      	orrs	r2, r0
 8002634:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002638:	069a      	lsls	r2, r3, #26
 800263a:	d508      	bpl.n	800264e <HAL_RCCEx_PeriphCLKConfig+0x16a>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800263c:	496e      	ldr	r1, [pc, #440]	; (80027f8 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 800263e:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8002640:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002644:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002648:	4302      	orrs	r2, r0
 800264a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800264e:	059f      	lsls	r7, r3, #22
 8002650:	d508      	bpl.n	8002664 <HAL_RCCEx_PeriphCLKConfig+0x180>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002652:	4969      	ldr	r1, [pc, #420]	; (80027f8 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8002654:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8002656:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800265a:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 800265e:	4302      	orrs	r2, r0
 8002660:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002664:	055e      	lsls	r6, r3, #21
 8002666:	d508      	bpl.n	800267a <HAL_RCCEx_PeriphCLKConfig+0x196>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002668:	4963      	ldr	r1, [pc, #396]	; (80027f8 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 800266a:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800266c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002670:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8002674:	4302      	orrs	r2, r0
 8002676:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800267a:	0658      	lsls	r0, r3, #25
 800267c:	d508      	bpl.n	8002690 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800267e:	495e      	ldr	r1, [pc, #376]	; (80027f8 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8002680:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8002682:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002686:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800268a:	4302      	orrs	r2, r0
 800268c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002690:	0619      	lsls	r1, r3, #24
 8002692:	d508      	bpl.n	80026a6 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002694:	4958      	ldr	r1, [pc, #352]	; (80027f8 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8002696:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8002698:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800269c:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 80026a0:	4302      	orrs	r2, r0
 80026a2:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80026a6:	05da      	lsls	r2, r3, #23
 80026a8:	d508      	bpl.n	80026bc <HAL_RCCEx_PeriphCLKConfig+0x1d8>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80026aa:	4953      	ldr	r1, [pc, #332]	; (80027f8 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80026ac:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80026ae:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80026b2:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 80026b6:	4302      	orrs	r2, r0
 80026b8:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80026bc:	02df      	lsls	r7, r3, #11
 80026be:	d508      	bpl.n	80026d2 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80026c0:	494d      	ldr	r1, [pc, #308]	; (80027f8 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80026c2:	6c20      	ldr	r0, [r4, #64]	; 0x40
 80026c4:	f8d1 209c 	ldr.w	r2, [r1, #156]	; 0x9c
 80026c8:	f022 0203 	bic.w	r2, r2, #3
 80026cc:	4302      	orrs	r2, r0
 80026ce:	f8c1 209c 	str.w	r2, [r1, #156]	; 0x9c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80026d2:	049e      	lsls	r6, r3, #18
 80026d4:	d50f      	bpl.n	80026f6 <HAL_RCCEx_PeriphCLKConfig+0x212>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80026d6:	4a48      	ldr	r2, [pc, #288]	; (80027f8 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80026d8:	6d21      	ldr	r1, [r4, #80]	; 0x50
 80026da:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80026de:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80026e2:	430b      	orrs	r3, r1
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80026e4:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80026e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80026ec:	d157      	bne.n	800279e <HAL_RCCEx_PeriphCLKConfig+0x2ba>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80026ee:	68d3      	ldr	r3, [r2, #12]
 80026f0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80026f4:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80026f6:	6823      	ldr	r3, [r4, #0]
 80026f8:	0318      	lsls	r0, r3, #12
 80026fa:	d50f      	bpl.n	800271c <HAL_RCCEx_PeriphCLKConfig+0x238>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80026fc:	4a3e      	ldr	r2, [pc, #248]	; (80027f8 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80026fe:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8002700:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002704:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8002708:	430b      	orrs	r3, r1
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800270a:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800270e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002712:	d14f      	bne.n	80027b4 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002714:	68d3      	ldr	r3, [r2, #12]
 8002716:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800271a:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800271c:	6823      	ldr	r3, [r4, #0]
 800271e:	0359      	lsls	r1, r3, #13
 8002720:	d50f      	bpl.n	8002742 <HAL_RCCEx_PeriphCLKConfig+0x25e>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002722:	4a35      	ldr	r2, [pc, #212]	; (80027f8 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8002724:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8002726:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800272a:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 800272e:	430b      	orrs	r3, r1
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002730:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002734:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002738:	d147      	bne.n	80027ca <HAL_RCCEx_PeriphCLKConfig+0x2e6>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800273a:	68d3      	ldr	r3, [r2, #12]
 800273c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002740:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002742:	6823      	ldr	r3, [r4, #0]
 8002744:	045a      	lsls	r2, r3, #17
 8002746:	d512      	bpl.n	800276e <HAL_RCCEx_PeriphCLKConfig+0x28a>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002748:	492b      	ldr	r1, [pc, #172]	; (80027f8 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 800274a:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800274c:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8002750:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8002754:	4313      	orrs	r3, r2
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002756:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800275a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800275e:	d106      	bne.n	800276e <HAL_RCCEx_PeriphCLKConfig+0x28a>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002760:	2102      	movs	r1, #2
 8002762:	1d20      	adds	r0, r4, #4
 8002764:	f7ff fe32 	bl	80023cc <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8002768:	2800      	cmp	r0, #0
 800276a:	bf18      	it	ne
 800276c:	4605      	movne	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800276e:	6823      	ldr	r3, [r4, #0]
 8002770:	03db      	lsls	r3, r3, #15
 8002772:	d508      	bpl.n	8002786 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002774:	4a20      	ldr	r2, [pc, #128]	; (80027f8 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8002776:	6e21      	ldr	r1, [r4, #96]	; 0x60
 8002778:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800277c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002780:	430b      	orrs	r3, r1
 8002782:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 8002786:	4628      	mov	r0, r5
 8002788:	b003      	add	sp, #12
 800278a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800278e:	f7fe f82f 	bl	80007f0 <HAL_GetTick>
 8002792:	eba0 0008 	sub.w	r0, r0, r8
 8002796:	4548      	cmp	r0, r9
 8002798:	f67f aef5 	bls.w	8002586 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800279c:	e719      	b.n	80025d2 <HAL_RCCEx_PeriphCLKConfig+0xee>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800279e:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 80027a2:	d1a8      	bne.n	80026f6 <HAL_RCCEx_PeriphCLKConfig+0x212>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80027a4:	2101      	movs	r1, #1
 80027a6:	1d20      	adds	r0, r4, #4
 80027a8:	f7ff fe10 	bl	80023cc <RCCEx_PLLSAI1_Config>
        if(ret != HAL_OK)
 80027ac:	2800      	cmp	r0, #0
 80027ae:	bf18      	it	ne
 80027b0:	4605      	movne	r5, r0
 80027b2:	e7a0      	b.n	80026f6 <HAL_RCCEx_PeriphCLKConfig+0x212>
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80027b4:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 80027b8:	d1b0      	bne.n	800271c <HAL_RCCEx_PeriphCLKConfig+0x238>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80027ba:	2101      	movs	r1, #1
 80027bc:	1d20      	adds	r0, r4, #4
 80027be:	f7ff fe05 	bl	80023cc <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 80027c2:	2800      	cmp	r0, #0
 80027c4:	bf18      	it	ne
 80027c6:	4605      	movne	r5, r0
 80027c8:	e7a8      	b.n	800271c <HAL_RCCEx_PeriphCLKConfig+0x238>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80027ca:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 80027ce:	d1b8      	bne.n	8002742 <HAL_RCCEx_PeriphCLKConfig+0x25e>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80027d0:	2101      	movs	r1, #1
 80027d2:	1d20      	adds	r0, r4, #4
 80027d4:	f7ff fdfa 	bl	80023cc <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 80027d8:	2800      	cmp	r0, #0
 80027da:	bf18      	it	ne
 80027dc:	4605      	movne	r5, r0
 80027de:	e7b0      	b.n	8002742 <HAL_RCCEx_PeriphCLKConfig+0x25e>
      __HAL_RCC_PWR_CLK_ENABLE();
 80027e0:	6db3      	ldr	r3, [r6, #88]	; 0x58
 80027e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027e6:	65b3      	str	r3, [r6, #88]	; 0x58
 80027e8:	6db3      	ldr	r3, [r6, #88]	; 0x58
 80027ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027ee:	9301      	str	r3, [sp, #4]
 80027f0:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80027f2:	2701      	movs	r7, #1
 80027f4:	e695      	b.n	8002522 <HAL_RCCEx_PeriphCLKConfig+0x3e>
 80027f6:	bf00      	nop
 80027f8:	40021000 	.word	0x40021000
 80027fc:	40007000 	.word	0x40007000

08002800 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002800:	6a03      	ldr	r3, [r0, #32]
 8002802:	f023 0301 	bic.w	r3, r3, #1
 8002806:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002808:	6a03      	ldr	r3, [r0, #32]
{
 800280a:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800280c:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800280e:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002810:	680c      	ldr	r4, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002812:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002816:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 800281a:	4322      	orrs	r2, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800281c:	688c      	ldr	r4, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 800281e:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8002822:	4323      	orrs	r3, r4

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002824:	4c12      	ldr	r4, [pc, #72]	; (8002870 <TIM_OC1_SetConfig+0x70>)
 8002826:	42a0      	cmp	r0, r4
 8002828:	d006      	beq.n	8002838 <TIM_OC1_SetConfig+0x38>
 800282a:	4e12      	ldr	r6, [pc, #72]	; (8002874 <TIM_OC1_SetConfig+0x74>)
 800282c:	42b0      	cmp	r0, r6
 800282e:	d003      	beq.n	8002838 <TIM_OC1_SetConfig+0x38>
 8002830:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8002834:	42b0      	cmp	r0, r6
 8002836:	d114      	bne.n	8002862 <TIM_OC1_SetConfig+0x62>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002838:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 800283a:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 800283e:	4333      	orrs	r3, r6
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002840:	42a0      	cmp	r0, r4
    tmpccer &= ~TIM_CCER_CC1NE;
 8002842:	f023 0304 	bic.w	r3, r3, #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002846:	d006      	beq.n	8002856 <TIM_OC1_SetConfig+0x56>
 8002848:	4c0a      	ldr	r4, [pc, #40]	; (8002874 <TIM_OC1_SetConfig+0x74>)
 800284a:	42a0      	cmp	r0, r4
 800284c:	d003      	beq.n	8002856 <TIM_OC1_SetConfig+0x56>
 800284e:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002852:	42a0      	cmp	r0, r4
 8002854:	d105      	bne.n	8002862 <TIM_OC1_SetConfig+0x62>
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002856:	694c      	ldr	r4, [r1, #20]
 8002858:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800285a:	f425 7540 	bic.w	r5, r5, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 800285e:	4334      	orrs	r4, r6
 8002860:	4325      	orrs	r5, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002862:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002864:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002866:	684a      	ldr	r2, [r1, #4]
 8002868:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800286a:	6203      	str	r3, [r0, #32]
 800286c:	bd70      	pop	{r4, r5, r6, pc}
 800286e:	bf00      	nop
 8002870:	40012c00 	.word	0x40012c00
 8002874:	40014000 	.word	0x40014000

08002878 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002878:	6a03      	ldr	r3, [r0, #32]
 800287a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800287e:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002880:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002882:	6842      	ldr	r2, [r0, #4]
{
 8002884:	b570      	push	{r4, r5, r6, lr}

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002886:	69c4      	ldr	r4, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002888:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800288a:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
 800288e:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8002892:	432c      	orrs	r4, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002894:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8002896:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800289a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800289e:	4d0f      	ldr	r5, [pc, #60]	; (80028dc <TIM_OC3_SetConfig+0x64>)
 80028a0:	42a8      	cmp	r0, r5
 80028a2:	d10e      	bne.n	80028c2 <TIM_OC3_SetConfig+0x4a>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80028a4:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 80028a6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80028aa:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80028ae:	f423 6380 	bic.w	r3, r3, #1024	; 0x400

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80028b2:	694d      	ldr	r5, [r1, #20]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80028b4:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80028b6:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80028ba:	4335      	orrs	r5, r6
 80028bc:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
 80028c0:	e005      	b.n	80028ce <TIM_OC3_SetConfig+0x56>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80028c2:	4d07      	ldr	r5, [pc, #28]	; (80028e0 <TIM_OC3_SetConfig+0x68>)
 80028c4:	42a8      	cmp	r0, r5
 80028c6:	d0f4      	beq.n	80028b2 <TIM_OC3_SetConfig+0x3a>
 80028c8:	4d06      	ldr	r5, [pc, #24]	; (80028e4 <TIM_OC3_SetConfig+0x6c>)
 80028ca:	42a8      	cmp	r0, r5
 80028cc:	d0f1      	beq.n	80028b2 <TIM_OC3_SetConfig+0x3a>
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80028ce:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80028d0:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 80028d2:	61c4      	str	r4, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 80028d4:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80028d6:	6203      	str	r3, [r0, #32]
}
 80028d8:	bd70      	pop	{r4, r5, r6, pc}
 80028da:	bf00      	nop
 80028dc:	40012c00 	.word	0x40012c00
 80028e0:	40014000 	.word	0x40014000
 80028e4:	40014400 	.word	0x40014400

080028e8 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80028e8:	6a03      	ldr	r3, [r0, #32]
 80028ea:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80028ee:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80028f0:	6a02      	ldr	r2, [r0, #32]
{
 80028f2:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80028f4:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80028f6:	69c3      	ldr	r3, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80028f8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80028fa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80028fe:	f423 43e6 	bic.w	r3, r3, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002902:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002906:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8002908:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800290c:	ea42 3205 	orr.w	r2, r2, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002910:	4d0a      	ldr	r5, [pc, #40]	; (800293c <TIM_OC4_SetConfig+0x54>)
 8002912:	42a8      	cmp	r0, r5
 8002914:	d007      	beq.n	8002926 <TIM_OC4_SetConfig+0x3e>
 8002916:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 800291a:	42a8      	cmp	r0, r5
 800291c:	d003      	beq.n	8002926 <TIM_OC4_SetConfig+0x3e>
 800291e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002922:	42a8      	cmp	r0, r5
 8002924:	d104      	bne.n	8002930 <TIM_OC4_SetConfig+0x48>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002926:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002928:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800292c:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002930:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002932:	61c3      	str	r3, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002934:	684b      	ldr	r3, [r1, #4]
 8002936:	6403      	str	r3, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002938:	6202      	str	r2, [r0, #32]
 800293a:	bd30      	pop	{r4, r5, pc}
 800293c:	40012c00 	.word	0x40012c00

08002940 <TIM_OC5_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8002940:	6a03      	ldr	r3, [r0, #32]
 8002942:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002946:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002948:	6a02      	ldr	r2, [r0, #32]
{
 800294a:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800294c:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800294e:	6d43      	ldr	r3, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002950:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8002952:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002956:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpccmrx |= OC_Config->OCMode;
 800295a:	432b      	orrs	r3, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800295c:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC5P;
 800295e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8002962:	ea42 4205 	orr.w	r2, r2, r5, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002966:	4d0b      	ldr	r5, [pc, #44]	; (8002994 <TIM_OC5_SetConfig+0x54>)
 8002968:	42a8      	cmp	r0, r5
 800296a:	d007      	beq.n	800297c <TIM_OC5_SetConfig+0x3c>
 800296c:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8002970:	42a8      	cmp	r0, r5
 8002972:	d003      	beq.n	800297c <TIM_OC5_SetConfig+0x3c>
 8002974:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002978:	42a8      	cmp	r0, r5
 800297a:	d104      	bne.n	8002986 <TIM_OC5_SetConfig+0x46>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800297c:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 800297e:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8002982:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002986:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002988:	6543      	str	r3, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800298a:	684b      	ldr	r3, [r1, #4]
 800298c:	6583      	str	r3, [r0, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800298e:	6202      	str	r2, [r0, #32]
 8002990:	bd30      	pop	{r4, r5, pc}
 8002992:	bf00      	nop
 8002994:	40012c00 	.word	0x40012c00

08002998 <TIM_OC6_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8002998:	6a03      	ldr	r3, [r0, #32]
 800299a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800299e:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80029a0:	6a02      	ldr	r2, [r0, #32]
{
 80029a2:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80029a4:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80029a6:	6d43      	ldr	r3, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80029a8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80029aa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80029ae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80029b2:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80029b6:	688d      	ldr	r5, [r1, #8]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80029b8:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80029bc:	ea42 5205 	orr.w	r2, r2, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80029c0:	4d0a      	ldr	r5, [pc, #40]	; (80029ec <TIM_OC6_SetConfig+0x54>)
 80029c2:	42a8      	cmp	r0, r5
 80029c4:	d007      	beq.n	80029d6 <TIM_OC6_SetConfig+0x3e>
 80029c6:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 80029ca:	42a8      	cmp	r0, r5
 80029cc:	d003      	beq.n	80029d6 <TIM_OC6_SetConfig+0x3e>
 80029ce:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80029d2:	42a8      	cmp	r0, r5
 80029d4:	d104      	bne.n	80029e0 <TIM_OC6_SetConfig+0x48>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80029d6:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 80029d8:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80029dc:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80029e0:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80029e2:	6543      	str	r3, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80029e4:	684b      	ldr	r3, [r1, #4]
 80029e6:	65c3      	str	r3, [r0, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80029e8:	6202      	str	r2, [r0, #32]
 80029ea:	bd30      	pop	{r4, r5, pc}
 80029ec:	40012c00 	.word	0x40012c00

080029f0 <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80029f0:	6803      	ldr	r3, [r0, #0]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(htim))
 80029f2:	480a      	ldr	r0, [pc, #40]	; (8002a1c <HAL_TIM_Base_Start_IT+0x2c>)
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80029f4:	68da      	ldr	r2, [r3, #12]
 80029f6:	f042 0201 	orr.w	r2, r2, #1
 80029fa:	60da      	str	r2, [r3, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(htim))
 80029fc:	6899      	ldr	r1, [r3, #8]
 80029fe:	4001      	ands	r1, r0
 8002a00:	2906      	cmp	r1, #6
 8002a02:	d008      	beq.n	8002a16 <HAL_TIM_Base_Start_IT+0x26>
 8002a04:	689a      	ldr	r2, [r3, #8]
 8002a06:	4002      	ands	r2, r0
 8002a08:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
    __HAL_TIM_ENABLE(htim);
 8002a0c:	bf1e      	ittt	ne
 8002a0e:	681a      	ldrne	r2, [r3, #0]
 8002a10:	f042 0201 	orrne.w	r2, r2, #1
 8002a14:	601a      	strne	r2, [r3, #0]
}
 8002a16:	2000      	movs	r0, #0
 8002a18:	4770      	bx	lr
 8002a1a:	bf00      	nop
 8002a1c:	00010007 	.word	0x00010007

08002a20 <HAL_TIM_Base_Stop_IT>:
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8002a20:	6803      	ldr	r3, [r0, #0]
 8002a22:	68da      	ldr	r2, [r3, #12]
 8002a24:	f022 0201 	bic.w	r2, r2, #1
 8002a28:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE(htim);
 8002a2a:	6a19      	ldr	r1, [r3, #32]
 8002a2c:	f241 1211 	movw	r2, #4369	; 0x1111
 8002a30:	4211      	tst	r1, r2
 8002a32:	d108      	bne.n	8002a46 <HAL_TIM_Base_Stop_IT+0x26>
 8002a34:	6a19      	ldr	r1, [r3, #32]
 8002a36:	f240 4244 	movw	r2, #1092	; 0x444
 8002a3a:	4211      	tst	r1, r2
 8002a3c:	bf02      	ittt	eq
 8002a3e:	681a      	ldreq	r2, [r3, #0]
 8002a40:	f022 0201 	biceq.w	r2, r2, #1
 8002a44:	601a      	streq	r2, [r3, #0]
}
 8002a46:	2000      	movs	r0, #0
 8002a48:	4770      	bx	lr

08002a4a <HAL_TIM_OC_DelayElapsedCallback>:
 8002a4a:	4770      	bx	lr

08002a4c <HAL_TIM_IC_CaptureCallback>:
 8002a4c:	4770      	bx	lr

08002a4e <HAL_TIM_PWM_PulseFinishedCallback>:
 8002a4e:	4770      	bx	lr

08002a50 <HAL_TIM_TriggerCallback>:
 8002a50:	4770      	bx	lr

08002a52 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002a52:	6803      	ldr	r3, [r0, #0]
 8002a54:	691a      	ldr	r2, [r3, #16]
 8002a56:	0791      	lsls	r1, r2, #30
{
 8002a58:	b510      	push	{r4, lr}
 8002a5a:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002a5c:	d50f      	bpl.n	8002a7e <HAL_TIM_IRQHandler+0x2c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002a5e:	68da      	ldr	r2, [r3, #12]
 8002a60:	0792      	lsls	r2, r2, #30
 8002a62:	d50c      	bpl.n	8002a7e <HAL_TIM_IRQHandler+0x2c>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002a64:	f06f 0202 	mvn.w	r2, #2
 8002a68:	611a      	str	r2, [r3, #16]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002a6a:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002a6c:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002a6e:	0799      	lsls	r1, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002a70:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002a72:	f000 8085 	beq.w	8002b80 <HAL_TIM_IRQHandler+0x12e>
          HAL_TIM_IC_CaptureCallback(htim);
 8002a76:	f7ff ffe9 	bl	8002a4c <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002a7e:	6823      	ldr	r3, [r4, #0]
 8002a80:	691a      	ldr	r2, [r3, #16]
 8002a82:	0752      	lsls	r2, r2, #29
 8002a84:	d510      	bpl.n	8002aa8 <HAL_TIM_IRQHandler+0x56>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002a86:	68da      	ldr	r2, [r3, #12]
 8002a88:	0750      	lsls	r0, r2, #29
 8002a8a:	d50d      	bpl.n	8002aa8 <HAL_TIM_IRQHandler+0x56>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002a8c:	f06f 0204 	mvn.w	r2, #4
 8002a90:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002a92:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002a94:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002a96:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002a9a:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8002a9c:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002a9e:	d075      	beq.n	8002b8c <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_IC_CaptureCallback(htim);
 8002aa0:	f7ff ffd4 	bl	8002a4c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002aa8:	6823      	ldr	r3, [r4, #0]
 8002aaa:	691a      	ldr	r2, [r3, #16]
 8002aac:	0711      	lsls	r1, r2, #28
 8002aae:	d50f      	bpl.n	8002ad0 <HAL_TIM_IRQHandler+0x7e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002ab0:	68da      	ldr	r2, [r3, #12]
 8002ab2:	0712      	lsls	r2, r2, #28
 8002ab4:	d50c      	bpl.n	8002ad0 <HAL_TIM_IRQHandler+0x7e>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002ab6:	f06f 0208 	mvn.w	r2, #8
 8002aba:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002abc:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002abe:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002ac0:	079b      	lsls	r3, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002ac2:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8002ac4:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002ac6:	d067      	beq.n	8002b98 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 8002ac8:	f7ff ffc0 	bl	8002a4c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002acc:	2300      	movs	r3, #0
 8002ace:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002ad0:	6823      	ldr	r3, [r4, #0]
 8002ad2:	691a      	ldr	r2, [r3, #16]
 8002ad4:	06d0      	lsls	r0, r2, #27
 8002ad6:	d510      	bpl.n	8002afa <HAL_TIM_IRQHandler+0xa8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002ad8:	68da      	ldr	r2, [r3, #12]
 8002ada:	06d1      	lsls	r1, r2, #27
 8002adc:	d50d      	bpl.n	8002afa <HAL_TIM_IRQHandler+0xa8>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002ade:	f06f 0210 	mvn.w	r2, #16
 8002ae2:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002ae4:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002ae6:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002ae8:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002aec:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8002aee:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002af0:	d058      	beq.n	8002ba4 <HAL_TIM_IRQHandler+0x152>
        HAL_TIM_IC_CaptureCallback(htim);
 8002af2:	f7ff ffab 	bl	8002a4c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002af6:	2300      	movs	r3, #0
 8002af8:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002afa:	6823      	ldr	r3, [r4, #0]
 8002afc:	691a      	ldr	r2, [r3, #16]
 8002afe:	07d2      	lsls	r2, r2, #31
 8002b00:	d508      	bpl.n	8002b14 <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002b02:	68da      	ldr	r2, [r3, #12]
 8002b04:	07d0      	lsls	r0, r2, #31
 8002b06:	d505      	bpl.n	8002b14 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002b08:	f06f 0201 	mvn.w	r2, #1
 8002b0c:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002b0e:	4620      	mov	r0, r4
 8002b10:	f7fd fd04 	bl	800051c <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002b14:	6823      	ldr	r3, [r4, #0]
 8002b16:	691a      	ldr	r2, [r3, #16]
 8002b18:	0611      	lsls	r1, r2, #24
 8002b1a:	d508      	bpl.n	8002b2e <HAL_TIM_IRQHandler+0xdc>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002b1c:	68da      	ldr	r2, [r3, #12]
 8002b1e:	0612      	lsls	r2, r2, #24
 8002b20:	d505      	bpl.n	8002b2e <HAL_TIM_IRQHandler+0xdc>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002b22:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002b26:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002b28:	4620      	mov	r0, r4
 8002b2a:	f000 fbc6 	bl	80032ba <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002b2e:	6823      	ldr	r3, [r4, #0]
 8002b30:	691a      	ldr	r2, [r3, #16]
 8002b32:	05d0      	lsls	r0, r2, #23
 8002b34:	d508      	bpl.n	8002b48 <HAL_TIM_IRQHandler+0xf6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002b36:	68da      	ldr	r2, [r3, #12]
 8002b38:	0611      	lsls	r1, r2, #24
 8002b3a:	d505      	bpl.n	8002b48 <HAL_TIM_IRQHandler+0xf6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002b3c:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002b40:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8002b42:	4620      	mov	r0, r4
 8002b44:	f000 fbba 	bl	80032bc <HAL_TIMEx_Break2Callback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002b48:	6823      	ldr	r3, [r4, #0]
 8002b4a:	691a      	ldr	r2, [r3, #16]
 8002b4c:	0652      	lsls	r2, r2, #25
 8002b4e:	d508      	bpl.n	8002b62 <HAL_TIM_IRQHandler+0x110>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002b50:	68da      	ldr	r2, [r3, #12]
 8002b52:	0650      	lsls	r0, r2, #25
 8002b54:	d505      	bpl.n	8002b62 <HAL_TIM_IRQHandler+0x110>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002b56:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002b5a:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002b5c:	4620      	mov	r0, r4
 8002b5e:	f7ff ff77 	bl	8002a50 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002b62:	6823      	ldr	r3, [r4, #0]
 8002b64:	691a      	ldr	r2, [r3, #16]
 8002b66:	0691      	lsls	r1, r2, #26
 8002b68:	d522      	bpl.n	8002bb0 <HAL_TIM_IRQHandler+0x15e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002b6a:	68da      	ldr	r2, [r3, #12]
 8002b6c:	0692      	lsls	r2, r2, #26
 8002b6e:	d51f      	bpl.n	8002bb0 <HAL_TIM_IRQHandler+0x15e>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002b70:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8002b74:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002b76:	611a      	str	r2, [r3, #16]
}
 8002b78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 8002b7c:	f000 bb9c 	b.w	80032b8 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b80:	f7ff ff63 	bl	8002a4a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b84:	4620      	mov	r0, r4
 8002b86:	f7ff ff62 	bl	8002a4e <HAL_TIM_PWM_PulseFinishedCallback>
 8002b8a:	e776      	b.n	8002a7a <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b8c:	f7ff ff5d 	bl	8002a4a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b90:	4620      	mov	r0, r4
 8002b92:	f7ff ff5c 	bl	8002a4e <HAL_TIM_PWM_PulseFinishedCallback>
 8002b96:	e785      	b.n	8002aa4 <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b98:	f7ff ff57 	bl	8002a4a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b9c:	4620      	mov	r0, r4
 8002b9e:	f7ff ff56 	bl	8002a4e <HAL_TIM_PWM_PulseFinishedCallback>
 8002ba2:	e793      	b.n	8002acc <HAL_TIM_IRQHandler+0x7a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ba4:	f7ff ff51 	bl	8002a4a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ba8:	4620      	mov	r0, r4
 8002baa:	f7ff ff50 	bl	8002a4e <HAL_TIM_PWM_PulseFinishedCallback>
 8002bae:	e7a2      	b.n	8002af6 <HAL_TIM_IRQHandler+0xa4>
 8002bb0:	bd10      	pop	{r4, pc}
	...

08002bb4 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002bb4:	4a1d      	ldr	r2, [pc, #116]	; (8002c2c <TIM_Base_SetConfig+0x78>)
  tmpcr1 = TIMx->CR1;
 8002bb6:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002bb8:	4290      	cmp	r0, r2
{
 8002bba:	b510      	push	{r4, lr}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002bbc:	d005      	beq.n	8002bca <TIM_Base_SetConfig+0x16>
 8002bbe:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002bc2:	d002      	beq.n	8002bca <TIM_Base_SetConfig+0x16>
 8002bc4:	4c1a      	ldr	r4, [pc, #104]	; (8002c30 <TIM_Base_SetConfig+0x7c>)
 8002bc6:	42a0      	cmp	r0, r4
 8002bc8:	d10c      	bne.n	8002be4 <TIM_Base_SetConfig+0x30>
    tmpcr1 |= Structure->CounterMode;
 8002bca:	684c      	ldr	r4, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002bcc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002bd0:	4290      	cmp	r0, r2
    tmpcr1 |= Structure->CounterMode;
 8002bd2:	ea43 0304 	orr.w	r3, r3, r4
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002bd6:	d00c      	beq.n	8002bf2 <TIM_Base_SetConfig+0x3e>
 8002bd8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002bdc:	d009      	beq.n	8002bf2 <TIM_Base_SetConfig+0x3e>
 8002bde:	4a14      	ldr	r2, [pc, #80]	; (8002c30 <TIM_Base_SetConfig+0x7c>)
 8002be0:	4290      	cmp	r0, r2
 8002be2:	d006      	beq.n	8002bf2 <TIM_Base_SetConfig+0x3e>
 8002be4:	4a13      	ldr	r2, [pc, #76]	; (8002c34 <TIM_Base_SetConfig+0x80>)
 8002be6:	4290      	cmp	r0, r2
 8002be8:	d003      	beq.n	8002bf2 <TIM_Base_SetConfig+0x3e>
 8002bea:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002bee:	4290      	cmp	r0, r2
 8002bf0:	d103      	bne.n	8002bfa <TIM_Base_SetConfig+0x46>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002bf2:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002bf4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002bf8:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002bfa:	694a      	ldr	r2, [r1, #20]
 8002bfc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002c00:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8002c02:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002c04:	688b      	ldr	r3, [r1, #8]
 8002c06:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002c08:	680b      	ldr	r3, [r1, #0]
 8002c0a:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002c0c:	4b07      	ldr	r3, [pc, #28]	; (8002c2c <TIM_Base_SetConfig+0x78>)
 8002c0e:	4298      	cmp	r0, r3
 8002c10:	d007      	beq.n	8002c22 <TIM_Base_SetConfig+0x6e>
 8002c12:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 8002c16:	4298      	cmp	r0, r3
 8002c18:	d003      	beq.n	8002c22 <TIM_Base_SetConfig+0x6e>
 8002c1a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002c1e:	4298      	cmp	r0, r3
 8002c20:	d101      	bne.n	8002c26 <TIM_Base_SetConfig+0x72>
    TIMx->RCR = Structure->RepetitionCounter;
 8002c22:	690b      	ldr	r3, [r1, #16]
 8002c24:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8002c26:	2301      	movs	r3, #1
 8002c28:	6143      	str	r3, [r0, #20]
 8002c2a:	bd10      	pop	{r4, pc}
 8002c2c:	40012c00 	.word	0x40012c00
 8002c30:	40000400 	.word	0x40000400
 8002c34:	40014000 	.word	0x40014000

08002c38 <HAL_TIM_Base_Init>:
{
 8002c38:	b510      	push	{r4, lr}
  if (htim == NULL)
 8002c3a:	4604      	mov	r4, r0
 8002c3c:	b1a0      	cbz	r0, 8002c68 <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8002c3e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002c42:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002c46:	b91b      	cbnz	r3, 8002c50 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002c48:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002c4c:	f002 fae0 	bl	8005210 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8002c50:	2302      	movs	r3, #2
 8002c52:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002c56:	6820      	ldr	r0, [r4, #0]
 8002c58:	1d21      	adds	r1, r4, #4
 8002c5a:	f7ff ffab 	bl	8002bb4 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8002c64:	2000      	movs	r0, #0
 8002c66:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002c68:	2001      	movs	r0, #1
}
 8002c6a:	bd10      	pop	{r4, pc}

08002c6c <HAL_TIM_PWM_Init>:
{
 8002c6c:	b510      	push	{r4, lr}
  if (htim == NULL)
 8002c6e:	4604      	mov	r4, r0
 8002c70:	b1a0      	cbz	r0, 8002c9c <HAL_TIM_PWM_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8002c72:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002c76:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002c7a:	b91b      	cbnz	r3, 8002c84 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002c7c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8002c80:	f002 fa2e 	bl	80050e0 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8002c84:	2302      	movs	r3, #2
 8002c86:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002c8a:	6820      	ldr	r0, [r4, #0]
 8002c8c:	1d21      	adds	r1, r4, #4
 8002c8e:	f7ff ff91 	bl	8002bb4 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8002c92:	2301      	movs	r3, #1
 8002c94:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8002c98:	2000      	movs	r0, #0
 8002c9a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002c9c:	2001      	movs	r0, #1
}
 8002c9e:	bd10      	pop	{r4, pc}

08002ca0 <HAL_TIM_IC_Init>:
{
 8002ca0:	b510      	push	{r4, lr}
  if (htim == NULL)
 8002ca2:	4604      	mov	r4, r0
 8002ca4:	b1a0      	cbz	r0, 8002cd0 <HAL_TIM_IC_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8002ca6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002caa:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002cae:	b91b      	cbnz	r3, 8002cb8 <HAL_TIM_IC_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002cb0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_IC_MspInit(htim);
 8002cb4:	f002 fa4a 	bl	800514c <HAL_TIM_IC_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8002cb8:	2302      	movs	r3, #2
 8002cba:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002cbe:	6820      	ldr	r0, [r4, #0]
 8002cc0:	1d21      	adds	r1, r4, #4
 8002cc2:	f7ff ff77 	bl	8002bb4 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8002ccc:	2000      	movs	r0, #0
 8002cce:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002cd0:	2001      	movs	r0, #1
}
 8002cd2:	bd10      	pop	{r4, pc}

08002cd4 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002cd4:	6a03      	ldr	r3, [r0, #32]
 8002cd6:	f023 0310 	bic.w	r3, r3, #16
 8002cda:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8002cdc:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8002cde:	6842      	ldr	r2, [r0, #4]
{
 8002ce0:	b570      	push	{r4, r5, r6, lr}
  tmpccmrx = TIMx->CCMR1;
 8002ce2:	6984      	ldr	r4, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002ce4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002ce6:	f024 7480 	bic.w	r4, r4, #16777216	; 0x1000000
 8002cea:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002cee:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002cf2:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8002cf4:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002cf8:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002cfc:	4d0e      	ldr	r5, [pc, #56]	; (8002d38 <TIM_OC2_SetConfig+0x64>)
 8002cfe:	42a8      	cmp	r0, r5
 8002d00:	d10e      	bne.n	8002d20 <TIM_OC2_SetConfig+0x4c>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002d02:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8002d04:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002d08:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8002d0c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002d10:	694d      	ldr	r5, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002d12:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002d14:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002d18:	4335      	orrs	r5, r6
 8002d1a:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 8002d1e:	e005      	b.n	8002d2c <TIM_OC2_SetConfig+0x58>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002d20:	4d06      	ldr	r5, [pc, #24]	; (8002d3c <TIM_OC2_SetConfig+0x68>)
 8002d22:	42a8      	cmp	r0, r5
 8002d24:	d0f4      	beq.n	8002d10 <TIM_OC2_SetConfig+0x3c>
 8002d26:	4d06      	ldr	r5, [pc, #24]	; (8002d40 <TIM_OC2_SetConfig+0x6c>)
 8002d28:	42a8      	cmp	r0, r5
 8002d2a:	d0f1      	beq.n	8002d10 <TIM_OC2_SetConfig+0x3c>
  TIMx->CR2 = tmpcr2;
 8002d2c:	6042      	str	r2, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 8002d2e:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8002d30:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8002d32:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8002d34:	6203      	str	r3, [r0, #32]
}
 8002d36:	bd70      	pop	{r4, r5, r6, pc}
 8002d38:	40012c00 	.word	0x40012c00
 8002d3c:	40014000 	.word	0x40014000
 8002d40:	40014400 	.word	0x40014400

08002d44 <HAL_TIM_PWM_ConfigChannel>:
{
 8002d44:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8002d46:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002d4a:	2b01      	cmp	r3, #1
{
 8002d4c:	4604      	mov	r4, r0
 8002d4e:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8002d52:	d010      	beq.n	8002d76 <HAL_TIM_PWM_ConfigChannel+0x32>
 8002d54:	2301      	movs	r3, #1
  switch (Channel)
 8002d56:	2a08      	cmp	r2, #8
  __HAL_LOCK(htim);
 8002d58:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8002d5c:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  switch (Channel)
 8002d60:	d043      	beq.n	8002dea <HAL_TIM_PWM_ConfigChannel+0xa6>
 8002d62:	d809      	bhi.n	8002d78 <HAL_TIM_PWM_ConfigChannel+0x34>
 8002d64:	b1fa      	cbz	r2, 8002da6 <HAL_TIM_PWM_ConfigChannel+0x62>
 8002d66:	2a04      	cmp	r2, #4
 8002d68:	d02e      	beq.n	8002dc8 <HAL_TIM_PWM_ConfigChannel+0x84>
  htim->State = HAL_TIM_STATE_READY;
 8002d6a:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8002d6c:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002d6e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8002d72:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8002d76:	bd38      	pop	{r3, r4, r5, pc}
  switch (Channel)
 8002d78:	2a10      	cmp	r2, #16
 8002d7a:	d047      	beq.n	8002e0c <HAL_TIM_PWM_ConfigChannel+0xc8>
 8002d7c:	2a14      	cmp	r2, #20
 8002d7e:	d056      	beq.n	8002e2e <HAL_TIM_PWM_ConfigChannel+0xea>
 8002d80:	2a0c      	cmp	r2, #12
 8002d82:	d1f2      	bne.n	8002d6a <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002d84:	6820      	ldr	r0, [r4, #0]
 8002d86:	f7ff fdaf 	bl	80028e8 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002d8a:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002d8c:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002d8e:	69da      	ldr	r2, [r3, #28]
 8002d90:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002d94:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002d96:	69da      	ldr	r2, [r3, #28]
 8002d98:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d9c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002d9e:	69da      	ldr	r2, [r3, #28]
 8002da0:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002da4:	e030      	b.n	8002e08 <HAL_TIM_PWM_ConfigChannel+0xc4>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002da6:	6820      	ldr	r0, [r4, #0]
 8002da8:	f7ff fd2a 	bl	8002800 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002dac:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002dae:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002db0:	699a      	ldr	r2, [r3, #24]
 8002db2:	f042 0208 	orr.w	r2, r2, #8
 8002db6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002db8:	699a      	ldr	r2, [r3, #24]
 8002dba:	f022 0204 	bic.w	r2, r2, #4
 8002dbe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002dc0:	699a      	ldr	r2, [r3, #24]
 8002dc2:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002dc4:	619a      	str	r2, [r3, #24]
      break;
 8002dc6:	e7d0      	b.n	8002d6a <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002dc8:	6820      	ldr	r0, [r4, #0]
 8002dca:	f7ff ff83 	bl	8002cd4 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002dce:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002dd0:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002dd2:	699a      	ldr	r2, [r3, #24]
 8002dd4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002dd8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002dda:	699a      	ldr	r2, [r3, #24]
 8002ddc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002de0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002de2:	699a      	ldr	r2, [r3, #24]
 8002de4:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002de8:	e7ec      	b.n	8002dc4 <HAL_TIM_PWM_ConfigChannel+0x80>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002dea:	6820      	ldr	r0, [r4, #0]
 8002dec:	f7ff fd44 	bl	8002878 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002df0:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002df2:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002df4:	69da      	ldr	r2, [r3, #28]
 8002df6:	f042 0208 	orr.w	r2, r2, #8
 8002dfa:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002dfc:	69da      	ldr	r2, [r3, #28]
 8002dfe:	f022 0204 	bic.w	r2, r2, #4
 8002e02:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002e04:	69da      	ldr	r2, [r3, #28]
 8002e06:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002e08:	61da      	str	r2, [r3, #28]
      break;
 8002e0a:	e7ae      	b.n	8002d6a <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002e0c:	6820      	ldr	r0, [r4, #0]
 8002e0e:	f7ff fd97 	bl	8002940 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002e12:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002e14:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002e16:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002e18:	f042 0208 	orr.w	r2, r2, #8
 8002e1c:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002e1e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002e20:	f022 0204 	bic.w	r2, r2, #4
 8002e24:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002e26:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002e28:	430a      	orrs	r2, r1
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002e2a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8002e2c:	e79d      	b.n	8002d6a <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002e2e:	6820      	ldr	r0, [r4, #0]
 8002e30:	f7ff fdb2 	bl	8002998 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002e34:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002e36:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002e38:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002e3a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002e3e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002e40:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002e42:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e46:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002e48:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002e4a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002e4e:	e7ec      	b.n	8002e2a <HAL_TIM_PWM_ConfigChannel+0xe6>

08002e50 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8002e50:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002e52:	6a04      	ldr	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8002e54:	4e12      	ldr	r6, [pc, #72]	; (8002ea0 <TIM_TI1_SetConfig+0x50>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002e56:	f024 0401 	bic.w	r4, r4, #1
 8002e5a:	6204      	str	r4, [r0, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8002e5c:	42b0      	cmp	r0, r6
  tmpccmr1 = TIMx->CCMR1;
 8002e5e:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8002e60:	6a05      	ldr	r5, [r0, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8002e62:	d00a      	beq.n	8002e7a <TIM_TI1_SetConfig+0x2a>
 8002e64:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002e68:	d007      	beq.n	8002e7a <TIM_TI1_SetConfig+0x2a>
 8002e6a:	f5a6 3694 	sub.w	r6, r6, #75776	; 0x12800
 8002e6e:	42b0      	cmp	r0, r6
 8002e70:	d003      	beq.n	8002e7a <TIM_TI1_SetConfig+0x2a>
 8002e72:	f506 369e 	add.w	r6, r6, #80896	; 0x13c00
 8002e76:	42b0      	cmp	r0, r6
 8002e78:	d10f      	bne.n	8002e9a <TIM_TI1_SetConfig+0x4a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8002e7a:	f024 0403 	bic.w	r4, r4, #3
    tmpccmr1 |= TIM_ICSelection;
 8002e7e:	4322      	orrs	r2, r4
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8002e80:	011b      	lsls	r3, r3, #4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002e82:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8002e86:	b2db      	uxtb	r3, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002e88:	f025 050a 	bic.w	r5, r5, #10
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8002e8c:	f001 010a 	and.w	r1, r1, #10
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8002e90:	431a      	orrs	r2, r3
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8002e92:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002e94:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002e96:	6201      	str	r1, [r0, #32]
}
 8002e98:	bd70      	pop	{r4, r5, r6, pc}
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8002e9a:	f044 0201 	orr.w	r2, r4, #1
 8002e9e:	e7ef      	b.n	8002e80 <TIM_TI1_SetConfig+0x30>
 8002ea0:	40012c00 	.word	0x40012c00

08002ea4 <HAL_TIM_IC_ConfigChannel>:
{
 8002ea4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8002ea6:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002eaa:	2b01      	cmp	r3, #1
{
 8002eac:	4604      	mov	r4, r0
 8002eae:	460d      	mov	r5, r1
 8002eb0:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8002eb4:	d019      	beq.n	8002eea <HAL_TIM_IC_ConfigChannel+0x46>
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8002ebc:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  if (Channel == TIM_CHANNEL_1)
 8002ec0:	b9a2      	cbnz	r2, 8002eec <HAL_TIM_IC_ConfigChannel+0x48>
    TIM_TI1_SetConfig(htim->Instance,
 8002ec2:	68cb      	ldr	r3, [r1, #12]
 8002ec4:	6820      	ldr	r0, [r4, #0]
 8002ec6:	c906      	ldmia	r1, {r1, r2}
 8002ec8:	f7ff ffc2 	bl	8002e50 <TIM_TI1_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8002ecc:	6823      	ldr	r3, [r4, #0]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8002ece:	68a9      	ldr	r1, [r5, #8]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8002ed0:	699a      	ldr	r2, [r3, #24]
 8002ed2:	f022 020c 	bic.w	r2, r2, #12
 8002ed6:	619a      	str	r2, [r3, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8002ed8:	699a      	ldr	r2, [r3, #24]
 8002eda:	430a      	orrs	r2, r1
 8002edc:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8002ede:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8002ee0:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002ee2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8002ee6:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8002eea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if (Channel == TIM_CHANNEL_2)
 8002eec:	2a04      	cmp	r2, #4
 8002eee:	688e      	ldr	r6, [r1, #8]
 8002ef0:	6823      	ldr	r3, [r4, #0]
 8002ef2:	68e8      	ldr	r0, [r5, #12]
 8002ef4:	c982      	ldmia	r1, {r1, r7}
 8002ef6:	d11f      	bne.n	8002f38 <HAL_TIM_IC_ConfigChannel+0x94>
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002ef8:	6a1a      	ldr	r2, [r3, #32]
 8002efa:	f022 0210 	bic.w	r2, r2, #16
 8002efe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f00:	699a      	ldr	r2, [r3, #24]
  tmpccer = TIMx->CCER;
 8002f02:	6a1d      	ldr	r5, [r3, #32]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8002f04:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8002f08:	ea42 2207 	orr.w	r2, r2, r7, lsl #8

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8002f0c:	0300      	lsls	r0, r0, #12
 8002f0e:	b280      	uxth	r0, r0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002f10:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8002f14:	0109      	lsls	r1, r1, #4
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8002f16:	4302      	orrs	r2, r0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8002f18:	f001 01a0 	and.w	r1, r1, #160	; 0xa0
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002f1c:	f025 00a0 	bic.w	r0, r5, #160	; 0xa0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8002f20:	4301      	orrs	r1, r0

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002f22:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002f24:	6219      	str	r1, [r3, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8002f26:	699a      	ldr	r2, [r3, #24]
 8002f28:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002f2c:	619a      	str	r2, [r3, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8002f2e:	699a      	ldr	r2, [r3, #24]
 8002f30:	ea42 2606 	orr.w	r6, r2, r6, lsl #8
 8002f34:	619e      	str	r6, [r3, #24]
 8002f36:	e7d2      	b.n	8002ede <HAL_TIM_IC_ConfigChannel+0x3a>
  else if (Channel == TIM_CHANNEL_3)
 8002f38:	2a08      	cmp	r2, #8
{
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002f3a:	6a1a      	ldr	r2, [r3, #32]
  else if (Channel == TIM_CHANNEL_3)
 8002f3c:	d11c      	bne.n	8002f78 <HAL_TIM_IC_ConfigChannel+0xd4>
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002f3e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002f42:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8002f44:	69da      	ldr	r2, [r3, #28]
  tmpccer = TIMx->CCER;
 8002f46:	6a1d      	ldr	r5, [r3, #32]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8002f48:	f022 0203 	bic.w	r2, r2, #3
  tmpccmr2 |= TIM_ICSelection;
 8002f4c:	433a      	orrs	r2, r7

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8002f4e:	0100      	lsls	r0, r0, #4
 8002f50:	b2c0      	uxtb	r0, r0
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8002f52:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8002f56:	0209      	lsls	r1, r1, #8
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8002f58:	4302      	orrs	r2, r0
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8002f5a:	f401 6120 	and.w	r1, r1, #2560	; 0xa00
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8002f5e:	f425 6020 	bic.w	r0, r5, #2560	; 0xa00
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8002f62:	4301      	orrs	r1, r0

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8002f64:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8002f66:	6219      	str	r1, [r3, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8002f68:	69da      	ldr	r2, [r3, #28]
 8002f6a:	f022 020c 	bic.w	r2, r2, #12
 8002f6e:	61da      	str	r2, [r3, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8002f70:	69da      	ldr	r2, [r3, #28]
 8002f72:	4316      	orrs	r6, r2
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8002f74:	61de      	str	r6, [r3, #28]
 8002f76:	e7b2      	b.n	8002ede <HAL_TIM_IC_ConfigChannel+0x3a>
{
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002f78:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002f7c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8002f7e:	69da      	ldr	r2, [r3, #28]
  tmpccer = TIMx->CCER;
 8002f80:	6a1d      	ldr	r5, [r3, #32]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8002f82:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8002f86:	ea42 2207 	orr.w	r2, r2, r7, lsl #8

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8002f8a:	0300      	lsls	r0, r0, #12
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8002f8c:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8002f90:	b280      	uxth	r0, r0

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8002f92:	0309      	lsls	r1, r1, #12
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8002f94:	4310      	orrs	r0, r2
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8002f96:	f401 4120 	and.w	r1, r1, #40960	; 0xa000
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8002f9a:	f425 4220 	bic.w	r2, r5, #40960	; 0xa000
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8002f9e:	4311      	orrs	r1, r2

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8002fa0:	61d8      	str	r0, [r3, #28]
  TIMx->CCER = tmpccer ;
 8002fa2:	6219      	str	r1, [r3, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8002fa4:	69da      	ldr	r2, [r3, #28]
 8002fa6:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002faa:	61da      	str	r2, [r3, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8002fac:	69da      	ldr	r2, [r3, #28]
 8002fae:	ea42 2606 	orr.w	r6, r2, r6, lsl #8
 8002fb2:	e7df      	b.n	8002f74 <HAL_TIM_IC_ConfigChannel+0xd0>

08002fb4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002fb4:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002fb6:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002fb8:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002fba:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002fbe:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8002fc2:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002fc4:	6083      	str	r3, [r0, #8]
 8002fc6:	bd10      	pop	{r4, pc}

08002fc8 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8002fc8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002fcc:	2b01      	cmp	r3, #1
{
 8002fce:	b570      	push	{r4, r5, r6, lr}
 8002fd0:	4604      	mov	r4, r0
 8002fd2:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8002fd6:	d017      	beq.n	8003008 <HAL_TIM_ConfigClockSource+0x40>
  htim->State = HAL_TIM_STATE_BUSY;
 8002fd8:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8002fdc:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 8002fde:	2301      	movs	r3, #1
 8002fe0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8002fe4:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002fe6:	4b48      	ldr	r3, [pc, #288]	; (8003108 <HAL_TIM_ConfigClockSource+0x140>)
 8002fe8:	4013      	ands	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 8002fea:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8002fec:	680b      	ldr	r3, [r1, #0]
 8002fee:	2b40      	cmp	r3, #64	; 0x40
 8002ff0:	d072      	beq.n	80030d8 <HAL_TIM_ConfigClockSource+0x110>
 8002ff2:	d815      	bhi.n	8003020 <HAL_TIM_ConfigClockSource+0x58>
 8002ff4:	2b10      	cmp	r3, #16
 8002ff6:	d00c      	beq.n	8003012 <HAL_TIM_ConfigClockSource+0x4a>
 8002ff8:	d807      	bhi.n	800300a <HAL_TIM_ConfigClockSource+0x42>
 8002ffa:	b153      	cbz	r3, 8003012 <HAL_TIM_ConfigClockSource+0x4a>
  htim->State = HAL_TIM_STATE_READY;
 8002ffc:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8002ffe:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8003000:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8003004:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8003008:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 800300a:	2b20      	cmp	r3, #32
 800300c:	d001      	beq.n	8003012 <HAL_TIM_ConfigClockSource+0x4a>
 800300e:	2b30      	cmp	r3, #48	; 0x30
 8003010:	d1f4      	bne.n	8002ffc <HAL_TIM_ConfigClockSource+0x34>
  tmpsmcr = TIMx->SMCR;
 8003012:	6882      	ldr	r2, [r0, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003014:	f043 0307 	orr.w	r3, r3, #7
  tmpsmcr &= ~TIM_SMCR_TS;
 8003018:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800301c:	4313      	orrs	r3, r2
 800301e:	e033      	b.n	8003088 <HAL_TIM_ConfigClockSource+0xc0>
  switch (sClockSourceConfig->ClockSource)
 8003020:	2b70      	cmp	r3, #112	; 0x70
 8003022:	d033      	beq.n	800308c <HAL_TIM_ConfigClockSource+0xc4>
 8003024:	d81b      	bhi.n	800305e <HAL_TIM_ConfigClockSource+0x96>
 8003026:	2b50      	cmp	r3, #80	; 0x50
 8003028:	d03f      	beq.n	80030aa <HAL_TIM_ConfigClockSource+0xe2>
 800302a:	2b60      	cmp	r3, #96	; 0x60
 800302c:	d1e6      	bne.n	8002ffc <HAL_TIM_ConfigClockSource+0x34>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800302e:	684d      	ldr	r5, [r1, #4]
 8003030:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003032:	6a01      	ldr	r1, [r0, #32]
 8003034:	f021 0110 	bic.w	r1, r1, #16
 8003038:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800303a:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 800303c:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800303e:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003042:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8003046:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800304a:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 800304e:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8003050:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8003052:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003054:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003058:	f043 0367 	orr.w	r3, r3, #103	; 0x67
 800305c:	e014      	b.n	8003088 <HAL_TIM_ConfigClockSource+0xc0>
  switch (sClockSourceConfig->ClockSource)
 800305e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003062:	d00c      	beq.n	800307e <HAL_TIM_ConfigClockSource+0xb6>
 8003064:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003068:	d1c8      	bne.n	8002ffc <HAL_TIM_ConfigClockSource+0x34>
      TIM_ETR_SetConfig(htim->Instance,
 800306a:	68cb      	ldr	r3, [r1, #12]
 800306c:	684a      	ldr	r2, [r1, #4]
 800306e:	6889      	ldr	r1, [r1, #8]
 8003070:	f7ff ffa0 	bl	8002fb4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003074:	6822      	ldr	r2, [r4, #0]
 8003076:	6893      	ldr	r3, [r2, #8]
 8003078:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800307c:	e013      	b.n	80030a6 <HAL_TIM_ConfigClockSource+0xde>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 800307e:	6883      	ldr	r3, [r0, #8]
 8003080:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003084:	f023 0307 	bic.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 8003088:	6083      	str	r3, [r0, #8]
 800308a:	e7b7      	b.n	8002ffc <HAL_TIM_ConfigClockSource+0x34>
      TIM_ETR_SetConfig(htim->Instance,
 800308c:	68cb      	ldr	r3, [r1, #12]
 800308e:	684a      	ldr	r2, [r1, #4]
 8003090:	6889      	ldr	r1, [r1, #8]
 8003092:	f7ff ff8f 	bl	8002fb4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003096:	6822      	ldr	r2, [r4, #0]
 8003098:	6893      	ldr	r3, [r2, #8]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800309a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800309e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80030a2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80030a6:	6093      	str	r3, [r2, #8]
      break;
 80030a8:	e7a8      	b.n	8002ffc <HAL_TIM_ConfigClockSource+0x34>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80030aa:	684a      	ldr	r2, [r1, #4]
 80030ac:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 80030ae:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80030b0:	6a05      	ldr	r5, [r0, #32]
 80030b2:	f025 0501 	bic.w	r5, r5, #1
 80030b6:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80030b8:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80030ba:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80030be:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80030c2:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 80030c6:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 80030c8:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80030ca:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 80030cc:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80030ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80030d2:	f043 0357 	orr.w	r3, r3, #87	; 0x57
 80030d6:	e7d7      	b.n	8003088 <HAL_TIM_ConfigClockSource+0xc0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80030d8:	684a      	ldr	r2, [r1, #4]
 80030da:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 80030dc:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80030de:	6a05      	ldr	r5, [r0, #32]
 80030e0:	f025 0501 	bic.w	r5, r5, #1
 80030e4:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80030e6:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80030e8:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80030ec:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80030f0:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 80030f4:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 80030f6:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80030f8:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 80030fa:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80030fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003100:	f043 0347 	orr.w	r3, r3, #71	; 0x47
 8003104:	e7c0      	b.n	8003088 <HAL_TIM_ConfigClockSource+0xc0>
 8003106:	bf00      	nop
 8003108:	fffe0088 	.word	0xfffe0088

0800310c <TIM_CCxChannelCmd>:
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800310c:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800310e:	f001 011f 	and.w	r1, r1, #31
{
 8003112:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003114:	2401      	movs	r4, #1
 8003116:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8003118:	ea23 0304 	bic.w	r3, r3, r4
 800311c:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800311e:	6a03      	ldr	r3, [r0, #32]
 8003120:	408a      	lsls	r2, r1
 8003122:	431a      	orrs	r2, r3
 8003124:	6202      	str	r2, [r0, #32]
 8003126:	bd10      	pop	{r4, pc}

08003128 <HAL_TIM_PWM_Start>:
{
 8003128:	b510      	push	{r4, lr}
 800312a:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800312c:	2201      	movs	r2, #1
 800312e:	6800      	ldr	r0, [r0, #0]
 8003130:	f7ff ffec 	bl	800310c <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003134:	6823      	ldr	r3, [r4, #0]
 8003136:	4a10      	ldr	r2, [pc, #64]	; (8003178 <HAL_TIM_PWM_Start+0x50>)
 8003138:	4293      	cmp	r3, r2
 800313a:	d017      	beq.n	800316c <HAL_TIM_PWM_Start+0x44>
 800313c:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 8003140:	4293      	cmp	r3, r2
 8003142:	d013      	beq.n	800316c <HAL_TIM_PWM_Start+0x44>
 8003144:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003148:	4293      	cmp	r3, r2
 800314a:	d00f      	beq.n	800316c <HAL_TIM_PWM_Start+0x44>
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(htim))
 800314c:	6899      	ldr	r1, [r3, #8]
 800314e:	480b      	ldr	r0, [pc, #44]	; (800317c <HAL_TIM_PWM_Start+0x54>)
 8003150:	4001      	ands	r1, r0
 8003152:	2906      	cmp	r1, #6
 8003154:	d008      	beq.n	8003168 <HAL_TIM_PWM_Start+0x40>
 8003156:	689a      	ldr	r2, [r3, #8]
 8003158:	4002      	ands	r2, r0
 800315a:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800315e:	d003      	beq.n	8003168 <HAL_TIM_PWM_Start+0x40>
    __HAL_TIM_ENABLE(htim);
 8003160:	681a      	ldr	r2, [r3, #0]
 8003162:	f042 0201 	orr.w	r2, r2, #1
 8003166:	601a      	str	r2, [r3, #0]
}
 8003168:	2000      	movs	r0, #0
 800316a:	bd10      	pop	{r4, pc}
    __HAL_TIM_MOE_ENABLE(htim);
 800316c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800316e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003172:	645a      	str	r2, [r3, #68]	; 0x44
 8003174:	e7ea      	b.n	800314c <HAL_TIM_PWM_Start+0x24>
 8003176:	bf00      	nop
 8003178:	40012c00 	.word	0x40012c00
 800317c:	00010007 	.word	0x00010007

08003180 <HAL_TIM_PWM_Stop>:
{
 8003180:	b510      	push	{r4, lr}
 8003182:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003184:	2200      	movs	r2, #0
 8003186:	6800      	ldr	r0, [r0, #0]
 8003188:	f7ff ffc0 	bl	800310c <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800318c:	6823      	ldr	r3, [r4, #0]
 800318e:	4a16      	ldr	r2, [pc, #88]	; (80031e8 <HAL_TIM_PWM_Stop+0x68>)
 8003190:	4293      	cmp	r3, r2
 8003192:	d007      	beq.n	80031a4 <HAL_TIM_PWM_Stop+0x24>
 8003194:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 8003198:	4293      	cmp	r3, r2
 800319a:	d003      	beq.n	80031a4 <HAL_TIM_PWM_Stop+0x24>
 800319c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d10d      	bne.n	80031c0 <HAL_TIM_PWM_Stop+0x40>
    __HAL_TIM_MOE_DISABLE(htim);
 80031a4:	6a19      	ldr	r1, [r3, #32]
 80031a6:	f241 1211 	movw	r2, #4369	; 0x1111
 80031aa:	4211      	tst	r1, r2
 80031ac:	d108      	bne.n	80031c0 <HAL_TIM_PWM_Stop+0x40>
 80031ae:	6a19      	ldr	r1, [r3, #32]
 80031b0:	f240 4244 	movw	r2, #1092	; 0x444
 80031b4:	4211      	tst	r1, r2
 80031b6:	bf02      	ittt	eq
 80031b8:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 80031ba:	f422 4200 	biceq.w	r2, r2, #32768	; 0x8000
 80031be:	645a      	streq	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 80031c0:	6a19      	ldr	r1, [r3, #32]
 80031c2:	f241 1211 	movw	r2, #4369	; 0x1111
 80031c6:	4211      	tst	r1, r2
 80031c8:	d108      	bne.n	80031dc <HAL_TIM_PWM_Stop+0x5c>
 80031ca:	6a19      	ldr	r1, [r3, #32]
 80031cc:	f240 4244 	movw	r2, #1092	; 0x444
 80031d0:	4211      	tst	r1, r2
 80031d2:	d103      	bne.n	80031dc <HAL_TIM_PWM_Stop+0x5c>
 80031d4:	681a      	ldr	r2, [r3, #0]
 80031d6:	f022 0201 	bic.w	r2, r2, #1
 80031da:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 80031dc:	2301      	movs	r3, #1
 80031de:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 80031e2:	2000      	movs	r0, #0
 80031e4:	bd10      	pop	{r4, pc}
 80031e6:	bf00      	nop
 80031e8:	40012c00 	.word	0x40012c00

080031ec <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80031ec:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80031f0:	2b01      	cmp	r3, #1
{
 80031f2:	b530      	push	{r4, r5, lr}
 80031f4:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 80031f8:	d01b      	beq.n	8003232 <HAL_TIMEx_MasterConfigSynchronization+0x46>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80031fa:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80031fc:	4d0e      	ldr	r5, [pc, #56]	; (8003238 <HAL_TIMEx_MasterConfigSynchronization+0x4c>)
  htim->State = HAL_TIM_STATE_BUSY;
 80031fe:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 8003202:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8003204:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003206:	42aa      	cmp	r2, r5
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003208:	bf02      	ittt	eq
 800320a:	684d      	ldreq	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 800320c:	f423 0370 	biceq.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003210:	432b      	orreq	r3, r5
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003212:	680d      	ldr	r5, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003214:	6889      	ldr	r1, [r1, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8003216:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800321a:	432b      	orrs	r3, r5
  tmpsmcr &= ~TIM_SMCR_MSM;
 800321c:	f024 0480 	bic.w	r4, r4, #128	; 0x80

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003220:	6053      	str	r3, [r2, #4]
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003222:	4321      	orrs	r1, r4

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003224:	2301      	movs	r3, #1
  htim->Instance->SMCR = tmpsmcr;
 8003226:	6091      	str	r1, [r2, #8]
  htim->State = HAL_TIM_STATE_READY;
 8003228:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800322c:	2300      	movs	r3, #0
 800322e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8003232:	4618      	mov	r0, r3

  return HAL_OK;
}
 8003234:	bd30      	pop	{r4, r5, pc}
 8003236:	bf00      	nop
 8003238:	40012c00 	.word	0x40012c00

0800323c <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800323c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003240:	2b01      	cmp	r3, #1
{
 8003242:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 8003244:	d034      	beq.n	80032b0 <HAL_TIMEx_ConfigBreakDeadTime+0x74>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003246:	68cb      	ldr	r3, [r1, #12]
 8003248:	688a      	ldr	r2, [r1, #8]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800324a:	4c1a      	ldr	r4, [pc, #104]	; (80032b4 <HAL_TIMEx_ConfigBreakDeadTime+0x78>)
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800324c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003250:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003252:	684a      	ldr	r2, [r1, #4]
 8003254:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003258:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800325a:	680a      	ldr	r2, [r1, #0]
 800325c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003260:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003262:	690a      	ldr	r2, [r1, #16]
 8003264:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003268:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800326a:	694a      	ldr	r2, [r1, #20]
 800326c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003270:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003272:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 8003274:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003278:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800327a:	698a      	ldr	r2, [r1, #24]
 800327c:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8003280:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8003284:	6802      	ldr	r2, [r0, #0]
 8003286:	42a2      	cmp	r2, r4
 8003288:	d10c      	bne.n	80032a4 <HAL_TIMEx_ConfigBreakDeadTime+0x68>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800328a:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 800328c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8003290:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8003294:	69cc      	ldr	r4, [r1, #28]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8003296:	6a09      	ldr	r1, [r1, #32]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8003298:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800329c:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800329e:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80032a2:	430b      	orrs	r3, r1
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80032a4:	6453      	str	r3, [r2, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80032a6:	2300      	movs	r3, #0
 80032a8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 80032ac:	4618      	mov	r0, r3
 80032ae:	bd10      	pop	{r4, pc}
  __HAL_LOCK(htim);
 80032b0:	2002      	movs	r0, #2
}
 80032b2:	bd10      	pop	{r4, pc}
 80032b4:	40012c00 	.word	0x40012c00

080032b8 <HAL_TIMEx_CommutationCallback>:
 80032b8:	4770      	bx	lr

080032ba <HAL_TIMEx_BreakCallback>:
 80032ba:	4770      	bx	lr

080032bc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80032bc:	4770      	bx	lr
	...

080032c0 <UART_SetConfig>:
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 80032c0:	6802      	ldr	r2, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80032c2:	69c1      	ldr	r1, [r0, #28]
{
 80032c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032c6:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80032c8:	6883      	ldr	r3, [r0, #8]
 80032ca:	6900      	ldr	r0, [r0, #16]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80032cc:	6815      	ldr	r5, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80032ce:	4303      	orrs	r3, r0
 80032d0:	6960      	ldr	r0, [r4, #20]
 80032d2:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80032d4:	48af      	ldr	r0, [pc, #700]	; (8003594 <UART_SetConfig+0x2d4>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80032d6:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80032d8:	4028      	ands	r0, r5
 80032da:	4303      	orrs	r3, r0
 80032dc:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80032de:	6853      	ldr	r3, [r2, #4]
 80032e0:	68e0      	ldr	r0, [r4, #12]
 80032e2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80032e6:	4303      	orrs	r3, r0
 80032e8:	6053      	str	r3, [r2, #4]
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80032ea:	4bab      	ldr	r3, [pc, #684]	; (8003598 <UART_SetConfig+0x2d8>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80032ec:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80032ee:	429a      	cmp	r2, r3
  {
    tmpreg |= huart->Init.OneBitSampling;
 80032f0:	bf1c      	itt	ne
 80032f2:	6a23      	ldrne	r3, [r4, #32]
 80032f4:	4318      	orrne	r0, r3
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80032f6:	6893      	ldr	r3, [r2, #8]
 80032f8:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80032fc:	4303      	orrs	r3, r0
 80032fe:	6093      	str	r3, [r2, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003300:	4ba6      	ldr	r3, [pc, #664]	; (800359c <UART_SetConfig+0x2dc>)
 8003302:	429a      	cmp	r2, r3
 8003304:	d118      	bne.n	8003338 <UART_SetConfig+0x78>
 8003306:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 800330a:	4aa5      	ldr	r2, [pc, #660]	; (80035a0 <UART_SetConfig+0x2e0>)
 800330c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003310:	f003 0303 	and.w	r3, r3, #3
        }
      }  /*   if ( (tmpreg < (3 * huart->Init.BaudRate) ) || (tmpreg > (4096 * huart->Init.BaudRate) )) */
    } /* if (tmpreg != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003314:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8003318:	5cd3      	ldrb	r3, [r2, r3]
 800331a:	f040 8123 	bne.w	8003564 <UART_SetConfig+0x2a4>
  {
    switch (clocksource)
 800331e:	2b08      	cmp	r3, #8
 8003320:	d877      	bhi.n	8003412 <UART_SetConfig+0x152>
 8003322:	e8df f013 	tbh	[pc, r3, lsl #1]
 8003326:	0100      	.short	0x0100
 8003328:	00e200b3 	.word	0x00e200b3
 800332c:	011c0076 	.word	0x011c0076
 8003330:	00760076 	.word	0x00760076
 8003334:	00360076 	.word	0x00360076
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003338:	4b9a      	ldr	r3, [pc, #616]	; (80035a4 <UART_SetConfig+0x2e4>)
 800333a:	429a      	cmp	r2, r3
 800333c:	d107      	bne.n	800334e <UART_SetConfig+0x8e>
 800333e:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8003342:	4a99      	ldr	r2, [pc, #612]	; (80035a8 <UART_SetConfig+0x2e8>)
 8003344:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003348:	f003 030c 	and.w	r3, r3, #12
 800334c:	e7e2      	b.n	8003314 <UART_SetConfig+0x54>
 800334e:	4b97      	ldr	r3, [pc, #604]	; (80035ac <UART_SetConfig+0x2ec>)
 8003350:	429a      	cmp	r2, r3
 8003352:	d123      	bne.n	800339c <UART_SetConfig+0xdc>
 8003354:	f503 33e4 	add.w	r3, r3, #116736	; 0x1c800
 8003358:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800335c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003360:	2b10      	cmp	r3, #16
 8003362:	f000 80f9 	beq.w	8003558 <UART_SetConfig+0x298>
 8003366:	d80b      	bhi.n	8003380 <UART_SetConfig+0xc0>
 8003368:	2b00      	cmp	r3, #0
 800336a:	f000 80d9 	beq.w	8003520 <UART_SetConfig+0x260>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800336e:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
#endif
        break;
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8003372:	f04f 0201 	mov.w	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8003376:	f04f 0300 	mov.w	r3, #0
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800337a:	f000 80de 	beq.w	800353a <UART_SetConfig+0x27a>
 800337e:	e091      	b.n	80034a4 <UART_SetConfig+0x1e4>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003380:	2b20      	cmp	r3, #32
 8003382:	f000 80af 	beq.w	80034e4 <UART_SetConfig+0x224>
 8003386:	2b30      	cmp	r3, #48	; 0x30
 8003388:	d1f1      	bne.n	800336e <UART_SetConfig+0xae>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800338a:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800338e:	f040 80a1 	bne.w	80034d4 <UART_SetConfig+0x214>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003392:	6860      	ldr	r0, [r4, #4]
 8003394:	0843      	lsrs	r3, r0, #1
 8003396:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800339a:	e0ac      	b.n	80034f6 <UART_SetConfig+0x236>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800339c:	4b84      	ldr	r3, [pc, #528]	; (80035b0 <UART_SetConfig+0x2f0>)
 800339e:	429a      	cmp	r2, r3
 80033a0:	d11c      	bne.n	80033dc <UART_SetConfig+0x11c>
 80033a2:	f503 33e2 	add.w	r3, r3, #115712	; 0x1c400
 80033a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033aa:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80033ae:	2b40      	cmp	r3, #64	; 0x40
 80033b0:	f000 80af 	beq.w	8003512 <UART_SetConfig+0x252>
 80033b4:	d806      	bhi.n	80033c4 <UART_SetConfig+0x104>
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	f000 80a0 	beq.w	80034fc <UART_SetConfig+0x23c>
  if (UART_INSTANCE_LOWPOWER(huart))
 80033bc:	4b76      	ldr	r3, [pc, #472]	; (8003598 <UART_SetConfig+0x2d8>)
 80033be:	429a      	cmp	r2, r3
 80033c0:	d1d5      	bne.n	800336e <UART_SetConfig+0xae>
 80033c2:	e026      	b.n	8003412 <UART_SetConfig+0x152>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80033c4:	2b80      	cmp	r3, #128	; 0x80
 80033c6:	f000 808a 	beq.w	80034de <UART_SetConfig+0x21e>
 80033ca:	2bc0      	cmp	r3, #192	; 0xc0
 80033cc:	d1f6      	bne.n	80033bc <UART_SetConfig+0xfc>
  if (UART_INSTANCE_LOWPOWER(huart))
 80033ce:	4b72      	ldr	r3, [pc, #456]	; (8003598 <UART_SetConfig+0x2d8>)
 80033d0:	429a      	cmp	r2, r3
 80033d2:	d1da      	bne.n	800338a <UART_SetConfig+0xca>
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 80033d4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  if (UART_INSTANCE_LOWPOWER(huart))
 80033d8:	2308      	movs	r3, #8
 80033da:	e015      	b.n	8003408 <UART_SetConfig+0x148>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80033dc:	4b6e      	ldr	r3, [pc, #440]	; (8003598 <UART_SetConfig+0x2d8>)
 80033de:	429a      	cmp	r2, r3
 80033e0:	d1c5      	bne.n	800336e <UART_SetConfig+0xae>
 80033e2:	f503 33c8 	add.w	r3, r3, #102400	; 0x19000
 80033e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033ea:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80033ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80033f2:	f000 808e 	beq.w	8003512 <UART_SetConfig+0x252>
 80033f6:	d9de      	bls.n	80033b6 <UART_SetConfig+0xf6>
 80033f8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80033fc:	d06f      	beq.n	80034de <UART_SetConfig+0x21e>
 80033fe:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003402:	e7e3      	b.n	80033cc <UART_SetConfig+0x10c>
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8003404:	486b      	ldr	r0, [pc, #428]	; (80035b4 <UART_SetConfig+0x2f4>)
  if (UART_INSTANCE_LOWPOWER(huart))
 8003406:	2302      	movs	r3, #2
      if ((lpuart_ker_ck_pres < (3 * huart->Init.BaudRate)) ||
 8003408:	6862      	ldr	r2, [r4, #4]
 800340a:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 800340e:	4281      	cmp	r1, r0
 8003410:	d905      	bls.n	800341e <UART_SetConfig+0x15e>
        ret = HAL_ERROR;
 8003412:	2201      	movs	r2, #1
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003414:	2300      	movs	r3, #0
 8003416:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 8003418:	6663      	str	r3, [r4, #100]	; 0x64

  return ret;
}
 800341a:	4610      	mov	r0, r2
 800341c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((lpuart_ker_ck_pres < (3 * huart->Init.BaudRate)) ||
 800341e:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 8003422:	d8f6      	bhi.n	8003412 <UART_SetConfig+0x152>
        switch (clocksource)
 8003424:	2b08      	cmp	r3, #8
 8003426:	d82e      	bhi.n	8003486 <UART_SetConfig+0x1c6>
 8003428:	e8df f003 	tbb	[pc, r3]
 800342c:	2d1c2d05 	.word	0x2d1c2d05
 8003430:	2d2d2d24 	.word	0x2d2d2d24
 8003434:	27          	.byte	0x27
 8003435:	00          	.byte	0x00
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003436:	f7fe ffa5 	bl	8002384 <HAL_RCC_GetPCLK1Freq>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800343a:	6862      	ldr	r2, [r4, #4]
 800343c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003440:	0856      	lsrs	r6, r2, #1
 8003442:	2700      	movs	r7, #0
 8003444:	fbe1 6700 	umlal	r6, r7, r1, r0
 8003448:	2300      	movs	r3, #0
 800344a:	4630      	mov	r0, r6
 800344c:	4639      	mov	r1, r7
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 800344e:	f7fc fec9 	bl	80001e4 <__aeabi_uldivmod>
            break;
 8003452:	2200      	movs	r2, #0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003454:	4b58      	ldr	r3, [pc, #352]	; (80035b8 <UART_SetConfig+0x2f8>)
 8003456:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 800345a:	4299      	cmp	r1, r3
 800345c:	d8d9      	bhi.n	8003412 <UART_SetConfig+0x152>
          huart->Instance->BRR = usartdiv;
 800345e:	6823      	ldr	r3, [r4, #0]
 8003460:	60d8      	str	r0, [r3, #12]
 8003462:	e7d7      	b.n	8003414 <UART_SetConfig+0x154>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8003464:	4855      	ldr	r0, [pc, #340]	; (80035bc <UART_SetConfig+0x2fc>)
 8003466:	0855      	lsrs	r5, r2, #1
 8003468:	2300      	movs	r3, #0
 800346a:	2100      	movs	r1, #0
 800346c:	1940      	adds	r0, r0, r5
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 800346e:	f141 0100 	adc.w	r1, r1, #0
 8003472:	e7ec      	b.n	800344e <UART_SetConfig+0x18e>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003474:	f7fe fc4e 	bl	8001d14 <HAL_RCC_GetSysClockFreq>
 8003478:	e7df      	b.n	800343a <UART_SetConfig+0x17a>
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 800347a:	0850      	lsrs	r0, r2, #1
 800347c:	2100      	movs	r1, #0
 800347e:	2300      	movs	r3, #0
 8003480:	f510 0000 	adds.w	r0, r0, #8388608	; 0x800000
 8003484:	e7f3      	b.n	800346e <UART_SetConfig+0x1ae>
            ret = HAL_ERROR;
 8003486:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8003488:	2000      	movs	r0, #0
 800348a:	e7e3      	b.n	8003454 <UART_SetConfig+0x194>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800348c:	f7fe ff8c 	bl	80023a8 <HAL_RCC_GetPCLK2Freq>
 8003490:	e04b      	b.n	800352a <UART_SetConfig+0x26a>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003492:	f7fe ff77 	bl	8002384 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003496:	6862      	ldr	r2, [r4, #4]
 8003498:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 800349c:	fbb3 f3f2 	udiv	r3, r3, r2
 80034a0:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80034a2:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80034a4:	f1a3 0010 	sub.w	r0, r3, #16
 80034a8:	f64f 71ef 	movw	r1, #65519	; 0xffef
 80034ac:	4288      	cmp	r0, r1
 80034ae:	d8b0      	bhi.n	8003412 <UART_SetConfig+0x152>
      huart->Instance->BRR = usartdiv;
 80034b0:	6821      	ldr	r1, [r4, #0]
 80034b2:	60cb      	str	r3, [r1, #12]
 80034b4:	e7ae      	b.n	8003414 <UART_SetConfig+0x154>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80034b6:	f7fe ff77 	bl	80023a8 <HAL_RCC_GetPCLK2Freq>
 80034ba:	e7ec      	b.n	8003496 <UART_SetConfig+0x1d6>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80034bc:	6860      	ldr	r0, [r4, #4]
 80034be:	0843      	lsrs	r3, r0, #1
 80034c0:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 80034c4:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80034c8:	fbb3 f3f0 	udiv	r3, r3, r0
 80034cc:	e7e8      	b.n	80034a0 <UART_SetConfig+0x1e0>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80034ce:	f7fe fc21 	bl	8001d14 <HAL_RCC_GetSysClockFreq>
 80034d2:	e7e0      	b.n	8003496 <UART_SetConfig+0x1d6>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80034d4:	6860      	ldr	r0, [r4, #4]
 80034d6:	0843      	lsrs	r3, r0, #1
 80034d8:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80034dc:	e7f4      	b.n	80034c8 <UART_SetConfig+0x208>
  if (UART_INSTANCE_LOWPOWER(huart))
 80034de:	4b2e      	ldr	r3, [pc, #184]	; (8003598 <UART_SetConfig+0x2d8>)
 80034e0:	429a      	cmp	r2, r3
 80034e2:	d08f      	beq.n	8003404 <UART_SetConfig+0x144>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80034e4:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80034e8:	d1e8      	bne.n	80034bc <UART_SetConfig+0x1fc>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80034ea:	6860      	ldr	r0, [r4, #4]
 80034ec:	0843      	lsrs	r3, r0, #1
 80034ee:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 80034f2:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80034f6:	fbb3 f3f0 	udiv	r3, r3, r0
 80034fa:	e01c      	b.n	8003536 <UART_SetConfig+0x276>
  if (UART_INSTANCE_LOWPOWER(huart))
 80034fc:	4b26      	ldr	r3, [pc, #152]	; (8003598 <UART_SetConfig+0x2d8>)
 80034fe:	429a      	cmp	r2, r3
 8003500:	d10e      	bne.n	8003520 <UART_SetConfig+0x260>
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8003502:	f7fe ff3f 	bl	8002384 <HAL_RCC_GetPCLK1Freq>
        break;
 8003506:	2300      	movs	r3, #0
    if (lpuart_ker_ck_pres != 0U)
 8003508:	2800      	cmp	r0, #0
 800350a:	f47f af7d 	bne.w	8003408 <UART_SetConfig+0x148>
 800350e:	4602      	mov	r2, r0
 8003510:	e780      	b.n	8003414 <UART_SetConfig+0x154>
  if (UART_INSTANCE_LOWPOWER(huart))
 8003512:	4b21      	ldr	r3, [pc, #132]	; (8003598 <UART_SetConfig+0x2d8>)
 8003514:	429a      	cmp	r2, r3
 8003516:	d11f      	bne.n	8003558 <UART_SetConfig+0x298>
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8003518:	f7fe fbfc 	bl	8001d14 <HAL_RCC_GetSysClockFreq>
        break;
 800351c:	2304      	movs	r3, #4
 800351e:	e7f3      	b.n	8003508 <UART_SetConfig+0x248>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003520:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8003524:	d1b5      	bne.n	8003492 <UART_SetConfig+0x1d2>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003526:	f7fe ff2d 	bl	8002384 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800352a:	6861      	ldr	r1, [r4, #4]
 800352c:	084a      	lsrs	r2, r1, #1
 800352e:	eb02 0340 	add.w	r3, r2, r0, lsl #1
 8003532:	fbb3 f3f1 	udiv	r3, r3, r1
 8003536:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003538:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800353a:	f1a3 0010 	sub.w	r0, r3, #16
 800353e:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8003542:	4288      	cmp	r0, r1
 8003544:	f63f af65 	bhi.w	8003412 <UART_SetConfig+0x152>
      brrtemp = usartdiv & 0xFFF0U;
 8003548:	f023 010f 	bic.w	r1, r3, #15
      huart->Instance->BRR = brrtemp;
 800354c:	6820      	ldr	r0, [r4, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800354e:	f3c3 0342 	ubfx	r3, r3, #1, #3
      huart->Instance->BRR = brrtemp;
 8003552:	430b      	orrs	r3, r1
 8003554:	60c3      	str	r3, [r0, #12]
 8003556:	e75d      	b.n	8003414 <UART_SetConfig+0x154>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003558:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800355c:	d1b7      	bne.n	80034ce <UART_SetConfig+0x20e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800355e:	f7fe fbd9 	bl	8001d14 <HAL_RCC_GetSysClockFreq>
 8003562:	e7e2      	b.n	800352a <UART_SetConfig+0x26a>
    switch (clocksource)
 8003564:	2b08      	cmp	r3, #8
 8003566:	f63f af54 	bhi.w	8003412 <UART_SetConfig+0x152>
 800356a:	a201      	add	r2, pc, #4	; (adr r2, 8003570 <UART_SetConfig+0x2b0>)
 800356c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003570:	08003493 	.word	0x08003493
 8003574:	080034b7 	.word	0x080034b7
 8003578:	080034bd 	.word	0x080034bd
 800357c:	08003413 	.word	0x08003413
 8003580:	080034cf 	.word	0x080034cf
 8003584:	08003413 	.word	0x08003413
 8003588:	08003413 	.word	0x08003413
 800358c:	08003413 	.word	0x08003413
 8003590:	080034d5 	.word	0x080034d5
 8003594:	efff69f3 	.word	0xefff69f3
 8003598:	40008000 	.word	0x40008000
 800359c:	40013800 	.word	0x40013800
 80035a0:	08005bac 	.word	0x08005bac
 80035a4:	40004400 	.word	0x40004400
 80035a8:	08005bb0 	.word	0x08005bb0
 80035ac:	40004800 	.word	0x40004800
 80035b0:	40004c00 	.word	0x40004c00
 80035b4:	00f42400 	.word	0x00f42400
 80035b8:	000ffcff 	.word	0x000ffcff
 80035bc:	f4240000 	.word	0xf4240000

080035c0 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80035c0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80035c2:	07da      	lsls	r2, r3, #31
{
 80035c4:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80035c6:	d506      	bpl.n	80035d6 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80035c8:	6801      	ldr	r1, [r0, #0]
 80035ca:	6a84      	ldr	r4, [r0, #40]	; 0x28
 80035cc:	684a      	ldr	r2, [r1, #4]
 80035ce:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80035d2:	4322      	orrs	r2, r4
 80035d4:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80035d6:	079c      	lsls	r4, r3, #30
 80035d8:	d506      	bpl.n	80035e8 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80035da:	6801      	ldr	r1, [r0, #0]
 80035dc:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 80035de:	684a      	ldr	r2, [r1, #4]
 80035e0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80035e4:	4322      	orrs	r2, r4
 80035e6:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80035e8:	0759      	lsls	r1, r3, #29
 80035ea:	d506      	bpl.n	80035fa <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80035ec:	6801      	ldr	r1, [r0, #0]
 80035ee:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80035f0:	684a      	ldr	r2, [r1, #4]
 80035f2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80035f6:	4322      	orrs	r2, r4
 80035f8:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80035fa:	071a      	lsls	r2, r3, #28
 80035fc:	d506      	bpl.n	800360c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80035fe:	6801      	ldr	r1, [r0, #0]
 8003600:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8003602:	684a      	ldr	r2, [r1, #4]
 8003604:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003608:	4322      	orrs	r2, r4
 800360a:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800360c:	06dc      	lsls	r4, r3, #27
 800360e:	d506      	bpl.n	800361e <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003610:	6801      	ldr	r1, [r0, #0]
 8003612:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8003614:	688a      	ldr	r2, [r1, #8]
 8003616:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800361a:	4322      	orrs	r2, r4
 800361c:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800361e:	0699      	lsls	r1, r3, #26
 8003620:	d506      	bpl.n	8003630 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003622:	6801      	ldr	r1, [r0, #0]
 8003624:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8003626:	688a      	ldr	r2, [r1, #8]
 8003628:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800362c:	4322      	orrs	r2, r4
 800362e:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003630:	065a      	lsls	r2, r3, #25
 8003632:	d50f      	bpl.n	8003654 <UART_AdvFeatureConfig+0x94>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003634:	6801      	ldr	r1, [r0, #0]
 8003636:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8003638:	684a      	ldr	r2, [r1, #4]
 800363a:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800363e:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003640:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003644:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003646:	d105      	bne.n	8003654 <UART_AdvFeatureConfig+0x94>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003648:	684a      	ldr	r2, [r1, #4]
 800364a:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800364c:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8003650:	4322      	orrs	r2, r4
 8003652:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003654:	061b      	lsls	r3, r3, #24
 8003656:	d506      	bpl.n	8003666 <UART_AdvFeatureConfig+0xa6>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003658:	6802      	ldr	r2, [r0, #0]
 800365a:	6c81      	ldr	r1, [r0, #72]	; 0x48
 800365c:	6853      	ldr	r3, [r2, #4]
 800365e:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8003662:	430b      	orrs	r3, r1
 8003664:	6053      	str	r3, [r2, #4]
 8003666:	bd10      	pop	{r4, pc}

08003668 <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003668:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800366c:	9d06      	ldr	r5, [sp, #24]
 800366e:	4604      	mov	r4, r0
 8003670:	460f      	mov	r7, r1
 8003672:	4616      	mov	r6, r2
 8003674:	4698      	mov	r8, r3
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003676:	6821      	ldr	r1, [r4, #0]
 8003678:	69ca      	ldr	r2, [r1, #28]
 800367a:	ea37 0302 	bics.w	r3, r7, r2
 800367e:	bf0c      	ite	eq
 8003680:	2201      	moveq	r2, #1
 8003682:	2200      	movne	r2, #0
 8003684:	42b2      	cmp	r2, r6
 8003686:	d002      	beq.n	800368e <UART_WaitOnFlagUntilTimeout+0x26>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8003688:	2000      	movs	r0, #0
}
 800368a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 800368e:	1c6b      	adds	r3, r5, #1
 8003690:	d0f2      	beq.n	8003678 <UART_WaitOnFlagUntilTimeout+0x10>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003692:	b99d      	cbnz	r5, 80036bc <UART_WaitOnFlagUntilTimeout+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003694:	6823      	ldr	r3, [r4, #0]
 8003696:	681a      	ldr	r2, [r3, #0]
 8003698:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800369c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800369e:	689a      	ldr	r2, [r3, #8]
 80036a0:	f022 0201 	bic.w	r2, r2, #1
 80036a4:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 80036a6:	2320      	movs	r3, #32
 80036a8:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
        huart->RxState = HAL_UART_STATE_READY;
 80036ac:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
        __HAL_UNLOCK(huart);
 80036b0:	2300      	movs	r3, #0
 80036b2:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
 80036b6:	2003      	movs	r0, #3
 80036b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80036bc:	f7fd f898 	bl	80007f0 <HAL_GetTick>
 80036c0:	eba0 0008 	sub.w	r0, r0, r8
 80036c4:	4285      	cmp	r5, r0
 80036c6:	d2d6      	bcs.n	8003676 <UART_WaitOnFlagUntilTimeout+0xe>
 80036c8:	e7e4      	b.n	8003694 <UART_WaitOnFlagUntilTimeout+0x2c>

080036ca <UART_CheckIdleState>:
{
 80036ca:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80036cc:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036ce:	2600      	movs	r6, #0
 80036d0:	6746      	str	r6, [r0, #116]	; 0x74
  tickstart = HAL_GetTick();
 80036d2:	f7fd f88d 	bl	80007f0 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80036d6:	6823      	ldr	r3, [r4, #0]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 80036dc:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80036de:	d417      	bmi.n	8003710 <UART_CheckIdleState+0x46>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80036e0:	6823      	ldr	r3, [r4, #0]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	075b      	lsls	r3, r3, #29
 80036e6:	d50a      	bpl.n	80036fe <UART_CheckIdleState+0x34>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80036e8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80036ec:	9300      	str	r3, [sp, #0]
 80036ee:	2200      	movs	r2, #0
 80036f0:	462b      	mov	r3, r5
 80036f2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80036f6:	4620      	mov	r0, r4
 80036f8:	f7ff ffb6 	bl	8003668 <UART_WaitOnFlagUntilTimeout>
 80036fc:	b9a0      	cbnz	r0, 8003728 <UART_CheckIdleState+0x5e>
  huart->gState = HAL_UART_STATE_READY;
 80036fe:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8003700:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8003702:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  __HAL_UNLOCK(huart);
 8003706:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
  huart->RxState = HAL_UART_STATE_READY;
 800370a:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
  return HAL_OK;
 800370e:	e00c      	b.n	800372a <UART_CheckIdleState+0x60>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003710:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003714:	9300      	str	r3, [sp, #0]
 8003716:	4632      	mov	r2, r6
 8003718:	4603      	mov	r3, r0
 800371a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800371e:	4620      	mov	r0, r4
 8003720:	f7ff ffa2 	bl	8003668 <UART_WaitOnFlagUntilTimeout>
 8003724:	2800      	cmp	r0, #0
 8003726:	d0db      	beq.n	80036e0 <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 8003728:	2003      	movs	r0, #3
}
 800372a:	b002      	add	sp, #8
 800372c:	bd70      	pop	{r4, r5, r6, pc}

0800372e <HAL_UART_Init>:
{
 800372e:	b510      	push	{r4, lr}
  if (huart == NULL)
 8003730:	4604      	mov	r4, r0
 8003732:	b360      	cbz	r0, 800378e <HAL_UART_Init+0x60>
  if (huart->gState == HAL_UART_STATE_RESET)
 8003734:	f890 3071 	ldrb.w	r3, [r0, #113]	; 0x71
 8003738:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800373c:	b91b      	cbnz	r3, 8003746 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 800373e:	f880 2070 	strb.w	r2, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 8003742:	f001 ff1d 	bl	8005580 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8003746:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003748:	2324      	movs	r3, #36	; 0x24
 800374a:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  __HAL_UART_DISABLE(huart);
 800374e:	6813      	ldr	r3, [r2, #0]
 8003750:	f023 0301 	bic.w	r3, r3, #1
 8003754:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003756:	4620      	mov	r0, r4
 8003758:	f7ff fdb2 	bl	80032c0 <UART_SetConfig>
 800375c:	2801      	cmp	r0, #1
 800375e:	d016      	beq.n	800378e <HAL_UART_Init+0x60>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003760:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003762:	b113      	cbz	r3, 800376a <HAL_UART_Init+0x3c>
    UART_AdvFeatureConfig(huart);
 8003764:	4620      	mov	r0, r4
 8003766:	f7ff ff2b 	bl	80035c0 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800376a:	6823      	ldr	r3, [r4, #0]
 800376c:	685a      	ldr	r2, [r3, #4]
 800376e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003772:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003774:	689a      	ldr	r2, [r3, #8]
 8003776:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800377a:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800377c:	681a      	ldr	r2, [r3, #0]
 800377e:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8003782:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8003784:	601a      	str	r2, [r3, #0]
}
 8003786:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 800378a:	f7ff bf9e 	b.w	80036ca <UART_CheckIdleState>
}
 800378e:	2001      	movs	r0, #1
 8003790:	bd10      	pop	{r4, pc}

08003792 <USB_CoreInit>:
  * @param  cfg : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8003792:	b084      	sub	sp, #16
 8003794:	a801      	add	r0, sp, #4
 8003796:	e880 000e 	stmia.w	r0, {r1, r2, r3}
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
}
 800379a:	b004      	add	sp, #16
 800379c:	2000      	movs	r0, #0
 800379e:	4770      	bx	lr

080037a0 <USB_EnableGlobalInt>:
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR |= winterruptmask;
 80037a0:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 80037a4:	b29b      	uxth	r3, r3
 80037a6:	f443 433f 	orr.w	r3, r3, #48896	; 0xbf00
 80037aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80037ae:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40

  return HAL_OK;
}
 80037b2:	2000      	movs	r0, #0
 80037b4:	4770      	bx	lr

080037b6 <USB_DisableGlobalInt>:
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 80037b6:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 80037ba:	f423 537e 	bic.w	r3, r3, #16256	; 0x3f80
 80037be:	045b      	lsls	r3, r3, #17
 80037c0:	0c5b      	lsrs	r3, r3, #17
 80037c2:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40

  return HAL_OK;
}
 80037c6:	2000      	movs	r0, #0
 80037c8:	4770      	bx	lr

080037ca <USB_SetCurrentMode>:
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
}
 80037ca:	2000      	movs	r0, #0
 80037cc:	4770      	bx	lr

080037ce <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80037ce:	b084      	sub	sp, #16
 80037d0:	b510      	push	{r4, lr}
 80037d2:	ac03      	add	r4, sp, #12
 80037d4:	e884 000e 	stmia.w	r4, {r1, r2, r3}
  /* Init Device */
  /*CNTR_FRES = 1*/
  USBx->CNTR = USB_CNTR_FRES;

  /*CNTR_FRES = 0*/
  USBx->CNTR = 0;
 80037d8:	2200      	movs	r2, #0
  USBx->CNTR = USB_CNTR_FRES;
 80037da:	2301      	movs	r3, #1
 80037dc:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
  USBx->CNTR = 0;
 80037e0:	f8a0 2040 	strh.w	r2, [r0, #64]	; 0x40

  /*Clear pending interrupts*/
  USBx->ISTR = 0;
 80037e4:	f8a0 2044 	strh.w	r2, [r0, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80037e8:	f8a0 2050 	strh.w	r2, [r0, #80]	; 0x50
  USBx->CNTR |= winterruptmask;
 80037ec:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40

  /* Enable USB Device Interrupt mask */
  (void)USB_EnableGlobalInt(USBx);

  return HAL_OK;
}
 80037f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBx->CNTR |= winterruptmask;
 80037f4:	b29b      	uxth	r3, r3
 80037f6:	f443 433f 	orr.w	r3, r3, #48896	; 0xbf00
 80037fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80037fe:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
}
 8003802:	b004      	add	sp, #16
 8003804:	4610      	mov	r0, r2
 8003806:	4770      	bx	lr

08003808 <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8003808:	b5f0      	push	{r4, r5, r6, r7, lr}
  HAL_StatusTypeDef ret = HAL_OK;
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800380a:	780c      	ldrb	r4, [r1, #0]
 800380c:	f830 2024 	ldrh.w	r2, [r0, r4, lsl #2]
 8003810:	f422 42ec 	bic.w	r2, r2, #30208	; 0x7600
{
 8003814:	4603      	mov	r3, r0
  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8003816:	f022 0270 	bic.w	r2, r2, #112	; 0x70

  /* initialize Endpoint */
  switch (ep->type)
 800381a:	78c8      	ldrb	r0, [r1, #3]
  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800381c:	0412      	lsls	r2, r2, #16
 800381e:	0c12      	lsrs	r2, r2, #16
  switch (ep->type)
 8003820:	2803      	cmp	r0, #3
 8003822:	d850      	bhi.n	80038c6 <USB_ActivateEndpoint+0xbe>
 8003824:	e8df f000 	tbb	[pc, r0]
 8003828:	49044c02 	.word	0x49044c02
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800382c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
  HAL_StatusTypeDef ret = HAL_OK;
 8003830:	2000      	movs	r0, #0
    default:
      ret = HAL_ERROR;
      break;
  }

  PCD_SET_ENDPOINT(USBx, ep->num, wEpRegVal);
 8003832:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8003836:	780e      	ldrb	r6, [r1, #0]
 8003838:	4cab      	ldr	r4, [pc, #684]	; (8003ae8 <USB_ActivateEndpoint+0x2e0>)
 800383a:	b235      	sxth	r5, r6
 800383c:	f833 2025 	ldrh.w	r2, [r3, r5, lsl #2]
 8003840:	b292      	uxth	r2, r2
 8003842:	4022      	ands	r2, r4
 8003844:	4332      	orrs	r2, r6
 8003846:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800384a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800384e:	f823 2025 	strh.w	r2, [r3, r5, lsl #2]

  if (ep->doublebuffer == 0U)
 8003852:	7b0d      	ldrb	r5, [r1, #12]
 8003854:	780a      	ldrb	r2, [r1, #0]
 8003856:	2d00      	cmp	r5, #0
 8003858:	f040 8082 	bne.w	8003960 <USB_ActivateEndpoint+0x158>
  {
    if (ep->is_in != 0U)
 800385c:	784f      	ldrb	r7, [r1, #1]
 800385e:	88ce      	ldrh	r6, [r1, #6]
 8003860:	2508      	movs	r5, #8
 8003862:	b397      	cbz	r7, 80038ca <USB_ActivateEndpoint+0xc2>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8003864:	f8b3 7050 	ldrh.w	r7, [r3, #80]	; 0x50
 8003868:	fb15 3202 	smlabb	r2, r5, r2, r3
 800386c:	fa12 f287 	uxtah	r2, r2, r7
 8003870:	f026 0601 	bic.w	r6, r6, #1
 8003874:	f8a2 6400 	strh.w	r6, [r2, #1024]	; 0x400
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003878:	780d      	ldrb	r5, [r1, #0]
 800387a:	f833 2025 	ldrh.w	r2, [r3, r5, lsl #2]
 800387e:	0656      	lsls	r6, r2, #25
 8003880:	d509      	bpl.n	8003896 <USB_ActivateEndpoint+0x8e>
 8003882:	f833 2025 	ldrh.w	r2, [r3, r5, lsl #2]
 8003886:	b292      	uxth	r2, r2
 8003888:	4014      	ands	r4, r2
 800388a:	f444 4400 	orr.w	r4, r4, #32768	; 0x8000
 800388e:	f044 04c0 	orr.w	r4, r4, #192	; 0xc0
 8003892:	f823 4025 	strh.w	r4, [r3, r5, lsl #2]

      if (ep->type != EP_TYPE_ISOC)
 8003896:	78ca      	ldrb	r2, [r1, #3]
 8003898:	7809      	ldrb	r1, [r1, #0]
 800389a:	4c94      	ldr	r4, [pc, #592]	; (8003aec <USB_ActivateEndpoint+0x2e4>)
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800389c:	b209      	sxth	r1, r1
      if (ep->type != EP_TYPE_ISOC)
 800389e:	2a01      	cmp	r2, #1
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80038a0:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 80038a4:	b292      	uxth	r2, r2
 80038a6:	ea02 0204 	and.w	r2, r2, r4
      if (ep->type != EP_TYPE_ISOC)
 80038aa:	d001      	beq.n	80038b0 <USB_ActivateEndpoint+0xa8>
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80038ac:	f082 0220 	eor.w	r2, r2, #32
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80038b0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80038b4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80038b8:	e0c5      	b.n	8003a46 <USB_ActivateEndpoint+0x23e>
      wEpRegVal |= USB_EP_INTERRUPT;
 80038ba:	f442 62c0 	orr.w	r2, r2, #1536	; 0x600
 80038be:	e7b7      	b.n	8003830 <USB_ActivateEndpoint+0x28>
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80038c0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80038c4:	e7b4      	b.n	8003830 <USB_ActivateEndpoint+0x28>
      ret = HAL_ERROR;
 80038c6:	2001      	movs	r0, #1
 80038c8:	e7b3      	b.n	8003832 <USB_ActivateEndpoint+0x2a>
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80038ca:	f8b3 4050 	ldrh.w	r4, [r3, #80]	; 0x50
 80038ce:	fb15 3202 	smlabb	r2, r5, r2, r3
 80038d2:	fa12 f284 	uxtah	r2, r2, r4
 80038d6:	f026 0601 	bic.w	r6, r6, #1
 80038da:	f8a2 6404 	strh.w	r6, [r2, #1028]	; 0x404
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80038de:	780a      	ldrb	r2, [r1, #0]
 80038e0:	f8b3 6050 	ldrh.w	r6, [r3, #80]	; 0x50
 80038e4:	690c      	ldr	r4, [r1, #16]
 80038e6:	fb15 3202 	smlabb	r2, r5, r2, r3
 80038ea:	b2b6      	uxth	r6, r6
 80038ec:	f202 4206 	addw	r2, r2, #1030	; 0x406
 80038f0:	b954      	cbnz	r4, 8003908 <USB_ActivateEndpoint+0x100>
 80038f2:	5b94      	ldrh	r4, [r2, r6]
 80038f4:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
 80038f8:	04a4      	lsls	r4, r4, #18
 80038fa:	0ca4      	lsrs	r4, r4, #18
 80038fc:	ea6f 4444 	mvn.w	r4, r4, lsl #17
 8003900:	ea6f 4454 	mvn.w	r4, r4, lsr #17
 8003904:	5394      	strh	r4, [r2, r6]
 8003906:	e007      	b.n	8003918 <USB_ActivateEndpoint+0x110>
 8003908:	2c3d      	cmp	r4, #61	; 0x3d
 800390a:	d824      	bhi.n	8003956 <USB_ActivateEndpoint+0x14e>
 800390c:	0865      	lsrs	r5, r4, #1
 800390e:	07e4      	lsls	r4, r4, #31
 8003910:	bf48      	it	mi
 8003912:	3501      	addmi	r5, #1
 8003914:	02ad      	lsls	r5, r5, #10
 8003916:	5395      	strh	r5, [r2, r6]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003918:	780c      	ldrb	r4, [r1, #0]
 800391a:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800391e:	0452      	lsls	r2, r2, #17
 8003920:	d50d      	bpl.n	800393e <USB_ActivateEndpoint+0x136>
 8003922:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003926:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 800392a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800392e:	0412      	lsls	r2, r2, #16
 8003930:	0c12      	lsrs	r2, r2, #16
 8003932:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8003936:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800393a:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800393e:	7809      	ldrb	r1, [r1, #0]
 8003940:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8003944:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003948:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800394c:	0412      	lsls	r2, r2, #16
 800394e:	0c12      	lsrs	r2, r2, #16
 8003950:	f482 5240 	eor.w	r2, r2, #12288	; 0x3000
 8003954:	e7ac      	b.n	80038b0 <USB_ActivateEndpoint+0xa8>
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8003956:	4d66      	ldr	r5, [pc, #408]	; (8003af0 <USB_ActivateEndpoint+0x2e8>)
 8003958:	0964      	lsrs	r4, r4, #5
 800395a:	ea45 2484 	orr.w	r4, r5, r4, lsl #10
 800395e:	e7d1      	b.n	8003904 <USB_ActivateEndpoint+0xfc>
    PCD_SET_EP_DBUF(USBx, ep->num);
 8003960:	b212      	sxth	r2, r2
 8003962:	f833 5022 	ldrh.w	r5, [r3, r2, lsl #2]
 8003966:	b2ad      	uxth	r5, r5
 8003968:	4025      	ands	r5, r4
 800396a:	f445 4501 	orr.w	r5, r5, #33024	; 0x8100
 800396e:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8003972:	f823 5022 	strh.w	r5, [r3, r2, lsl #2]
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8003976:	780e      	ldrb	r6, [r1, #0]
 8003978:	f8b3 5050 	ldrh.w	r5, [r3, #80]	; 0x50
 800397c:	2208      	movs	r2, #8
 800397e:	fb12 3606 	smlabb	r6, r2, r6, r3
 8003982:	fa16 f585 	uxtah	r5, r6, r5
 8003986:	890e      	ldrh	r6, [r1, #8]
 8003988:	f026 0601 	bic.w	r6, r6, #1
 800398c:	f8a5 6400 	strh.w	r6, [r5, #1024]	; 0x400
 8003990:	780e      	ldrb	r6, [r1, #0]
 8003992:	f8b3 5050 	ldrh.w	r5, [r3, #80]	; 0x50
 8003996:	fb12 3206 	smlabb	r2, r2, r6, r3
 800399a:	fa12 f285 	uxtah	r2, r2, r5
 800399e:	894d      	ldrh	r5, [r1, #10]
 80039a0:	f025 0501 	bic.w	r5, r5, #1
 80039a4:	f8a2 5404 	strh.w	r5, [r2, #1028]	; 0x404
 80039a8:	780a      	ldrb	r2, [r1, #0]
    if (ep->is_in == 0U)
 80039aa:	784d      	ldrb	r5, [r1, #1]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80039ac:	b212      	sxth	r2, r2
    if (ep->is_in == 0U)
 80039ae:	2d00      	cmp	r5, #0
 80039b0:	d14c      	bne.n	8003a4c <USB_ActivateEndpoint+0x244>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80039b2:	f833 5022 	ldrh.w	r5, [r3, r2, lsl #2]
 80039b6:	046f      	lsls	r7, r5, #17
 80039b8:	d509      	bpl.n	80039ce <USB_ActivateEndpoint+0x1c6>
 80039ba:	f833 5022 	ldrh.w	r5, [r3, r2, lsl #2]
 80039be:	b2ad      	uxth	r5, r5
 80039c0:	402c      	ands	r4, r5
 80039c2:	f444 4440 	orr.w	r4, r4, #49152	; 0xc000
 80039c6:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 80039ca:	f823 4022 	strh.w	r4, [r3, r2, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80039ce:	780c      	ldrb	r4, [r1, #0]
 80039d0:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80039d4:	0656      	lsls	r6, r2, #25
 80039d6:	d50d      	bpl.n	80039f4 <USB_ActivateEndpoint+0x1ec>
 80039d8:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80039dc:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 80039e0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80039e4:	0412      	lsls	r2, r2, #16
 80039e6:	0c12      	lsrs	r2, r2, #16
 80039e8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80039ec:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 80039f0:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_TX_DTOG(USBx, ep->num);
 80039f4:	780c      	ldrb	r4, [r1, #0]
 80039f6:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80039fa:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 80039fe:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003a02:	0412      	lsls	r2, r2, #16
 8003a04:	0c12      	lsrs	r2, r2, #16
 8003a06:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003a0a:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8003a0e:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003a12:	780d      	ldrb	r5, [r1, #0]
 8003a14:	f833 2025 	ldrh.w	r2, [r3, r5, lsl #2]
 8003a18:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003a1c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003a20:	0412      	lsls	r2, r2, #16
 8003a22:	0c12      	lsrs	r2, r2, #16
 8003a24:	f248 0480 	movw	r4, #32896	; 0x8080
 8003a28:	f482 5240 	eor.w	r2, r2, #12288	; 0x3000
 8003a2c:	4322      	orrs	r2, r4
 8003a2e:	f823 2025 	strh.w	r2, [r3, r5, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003a32:	7809      	ldrb	r1, [r1, #0]
 8003a34:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8003a38:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8003a3c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a40:	0412      	lsls	r2, r2, #16
 8003a42:	0c12      	lsrs	r2, r2, #16
 8003a44:	4322      	orrs	r2, r4
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8003a46:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
    }
  }

  return ret;
}
 8003a4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003a4c:	f833 5022 	ldrh.w	r5, [r3, r2, lsl #2]
 8003a50:	046d      	lsls	r5, r5, #17
 8003a52:	d509      	bpl.n	8003a68 <USB_ActivateEndpoint+0x260>
 8003a54:	f833 5022 	ldrh.w	r5, [r3, r2, lsl #2]
 8003a58:	b2ad      	uxth	r5, r5
 8003a5a:	402c      	ands	r4, r5
 8003a5c:	f444 4440 	orr.w	r4, r4, #49152	; 0xc000
 8003a60:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 8003a64:	f823 4022 	strh.w	r4, [r3, r2, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003a68:	780c      	ldrb	r4, [r1, #0]
 8003a6a:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003a6e:	0652      	lsls	r2, r2, #25
 8003a70:	d50d      	bpl.n	8003a8e <USB_ActivateEndpoint+0x286>
 8003a72:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003a76:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8003a7a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003a7e:	0412      	lsls	r2, r2, #16
 8003a80:	0c12      	lsrs	r2, r2, #16
 8003a82:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003a86:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8003a8a:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_RX_DTOG(USBx, ep->num);
 8003a8e:	780c      	ldrb	r4, [r1, #0]
 8003a90:	4d16      	ldr	r5, [pc, #88]	; (8003aec <USB_ActivateEndpoint+0x2e4>)
 8003a92:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003a96:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8003a9a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003a9e:	0412      	lsls	r2, r2, #16
 8003aa0:	0c12      	lsrs	r2, r2, #16
 8003aa2:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8003aa6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003aaa:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
 8003aae:	780c      	ldrb	r4, [r1, #0]
      if (ep->type != EP_TYPE_ISOC)
 8003ab0:	78ca      	ldrb	r2, [r1, #3]
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8003ab2:	b224      	sxth	r4, r4
      if (ep->type != EP_TYPE_ISOC)
 8003ab4:	2a01      	cmp	r2, #1
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8003ab6:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003aba:	b292      	uxth	r2, r2
 8003abc:	ea02 0205 	and.w	r2, r2, r5
 8003ac0:	bf18      	it	ne
 8003ac2:	f082 0220 	eorne.w	r2, r2, #32
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003ac6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003aca:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003ace:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8003ad2:	7809      	ldrb	r1, [r1, #0]
 8003ad4:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8003ad8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003adc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003ae0:	0412      	lsls	r2, r2, #16
 8003ae2:	0c12      	lsrs	r2, r2, #16
 8003ae4:	e6e4      	b.n	80038b0 <USB_ActivateEndpoint+0xa8>
 8003ae6:	bf00      	nop
 8003ae8:	ffff8f8f 	.word	0xffff8f8f
 8003aec:	ffff8fbf 	.word	0xffff8fbf
 8003af0:	ffff8000 	.word	0xffff8000

08003af4 <USB_DeactivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8003af4:	b510      	push	{r4, lr}
 8003af6:	780b      	ldrb	r3, [r1, #0]
  if (ep->doublebuffer == 0U)
 8003af8:	7b0c      	ldrb	r4, [r1, #12]
 8003afa:	784a      	ldrb	r2, [r1, #1]
  {
    if (ep->is_in != 0U)
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003afc:	b21b      	sxth	r3, r3
  if (ep->doublebuffer == 0U)
 8003afe:	2c00      	cmp	r4, #0
 8003b00:	d13d      	bne.n	8003b7e <USB_DeactivateEndpoint+0x8a>
    if (ep->is_in != 0U)
 8003b02:	b312      	cbz	r2, 8003b4a <USB_DeactivateEndpoint+0x56>
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003b04:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8003b08:	0652      	lsls	r2, r2, #25
 8003b0a:	d50d      	bpl.n	8003b28 <USB_DeactivateEndpoint+0x34>
 8003b0c:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8003b10:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8003b14:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003b18:	0412      	lsls	r2, r2, #16
 8003b1a:	0c12      	lsrs	r2, r2, #16
 8003b1c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003b20:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8003b24:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003b28:	780a      	ldrb	r2, [r1, #0]
 8003b2a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003b2e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003b32:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8003b36:	041b      	lsls	r3, r3, #16
 8003b38:	0c1b      	lsrs	r3, r3, #16
 8003b3a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003b3e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003b42:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
    }
  }

  return HAL_OK;
}
 8003b46:	2000      	movs	r0, #0
 8003b48:	bd10      	pop	{r4, pc}
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003b4a:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8003b4e:	0454      	lsls	r4, r2, #17
 8003b50:	d50d      	bpl.n	8003b6e <USB_DeactivateEndpoint+0x7a>
 8003b52:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8003b56:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8003b5a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003b5e:	0412      	lsls	r2, r2, #16
 8003b60:	0c12      	lsrs	r2, r2, #16
 8003b62:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8003b66:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003b6a:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8003b6e:	780a      	ldrb	r2, [r1, #0]
 8003b70:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003b74:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003b78:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b7c:	e7db      	b.n	8003b36 <USB_DeactivateEndpoint+0x42>
    if (ep->is_in == 0U)
 8003b7e:	2a00      	cmp	r2, #0
 8003b80:	d14e      	bne.n	8003c20 <USB_DeactivateEndpoint+0x12c>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003b82:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8003b86:	0452      	lsls	r2, r2, #17
 8003b88:	d50d      	bpl.n	8003ba6 <USB_DeactivateEndpoint+0xb2>
 8003b8a:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8003b8e:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8003b92:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003b96:	0412      	lsls	r2, r2, #16
 8003b98:	0c12      	lsrs	r2, r2, #16
 8003b9a:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8003b9e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003ba2:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003ba6:	780a      	ldrb	r2, [r1, #0]
 8003ba8:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003bac:	065c      	lsls	r4, r3, #25
 8003bae:	d50d      	bpl.n	8003bcc <USB_DeactivateEndpoint+0xd8>
 8003bb0:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003bb4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003bb8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003bbc:	041b      	lsls	r3, r3, #16
 8003bbe:	0c1b      	lsrs	r3, r3, #16
 8003bc0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003bc4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003bc8:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_TX_DTOG(USBx, ep->num);
 8003bcc:	780a      	ldrb	r2, [r1, #0]
 8003bce:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003bd2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003bd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003bda:	041b      	lsls	r3, r3, #16
 8003bdc:	0c1b      	lsrs	r3, r3, #16
 8003bde:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003be2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003be6:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8003bea:	780c      	ldrb	r4, [r1, #0]
 8003bec:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 8003bf0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003bf4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003bf8:	041b      	lsls	r3, r3, #16
 8003bfa:	0c1b      	lsrs	r3, r3, #16
 8003bfc:	f248 0280 	movw	r2, #32896	; 0x8080
 8003c00:	4313      	orrs	r3, r2
 8003c02:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003c06:	7809      	ldrb	r1, [r1, #0]
 8003c08:	f830 3021 	ldrh.w	r3, [r0, r1, lsl #2]
 8003c0c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003c10:	f023 0340 	bic.w	r3, r3, #64	; 0x40
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8003c14:	041b      	lsls	r3, r3, #16
 8003c16:	0c1b      	lsrs	r3, r3, #16
 8003c18:	4313      	orrs	r3, r2
 8003c1a:	f820 3021 	strh.w	r3, [r0, r1, lsl #2]
 8003c1e:	e792      	b.n	8003b46 <USB_DeactivateEndpoint+0x52>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003c20:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8003c24:	0452      	lsls	r2, r2, #17
 8003c26:	d50d      	bpl.n	8003c44 <USB_DeactivateEndpoint+0x150>
 8003c28:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8003c2c:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8003c30:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003c34:	0412      	lsls	r2, r2, #16
 8003c36:	0c12      	lsrs	r2, r2, #16
 8003c38:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8003c3c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003c40:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003c44:	780a      	ldrb	r2, [r1, #0]
 8003c46:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003c4a:	065b      	lsls	r3, r3, #25
 8003c4c:	d50d      	bpl.n	8003c6a <USB_DeactivateEndpoint+0x176>
 8003c4e:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003c52:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003c56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c5a:	041b      	lsls	r3, r3, #16
 8003c5c:	0c1b      	lsrs	r3, r3, #16
 8003c5e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003c62:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003c66:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_RX_DTOG(USBx, ep->num);
 8003c6a:	780a      	ldrb	r2, [r1, #0]
 8003c6c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003c70:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003c74:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c78:	041b      	lsls	r3, r3, #16
 8003c7a:	0c1b      	lsrs	r3, r3, #16
 8003c7c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003c80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003c84:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003c88:	780c      	ldrb	r4, [r1, #0]
 8003c8a:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 8003c8e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003c92:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003c96:	041b      	lsls	r3, r3, #16
 8003c98:	0c1b      	lsrs	r3, r3, #16
 8003c9a:	f248 0280 	movw	r2, #32896	; 0x8080
 8003c9e:	4313      	orrs	r3, r2
 8003ca0:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8003ca4:	7809      	ldrb	r1, [r1, #0]
 8003ca6:	f830 3021 	ldrh.w	r3, [r0, r1, lsl #2]
 8003caa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003cae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003cb2:	e7af      	b.n	8003c14 <USB_DeactivateEndpoint+0x120>

08003cb4 <USB_EPSetStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8003cb4:	780a      	ldrb	r2, [r1, #0]
  if (ep->is_in != 0U)
 8003cb6:	784b      	ldrb	r3, [r1, #1]
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8003cb8:	b212      	sxth	r2, r2
  if (ep->is_in != 0U)
 8003cba:	b18b      	cbz	r3, 8003ce0 <USB_EPSetStall+0x2c>
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8003cbc:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003cc0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003cc4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003cc8:	041b      	lsls	r3, r3, #16
 8003cca:	0c1b      	lsrs	r3, r3, #16
 8003ccc:	f083 0310 	eor.w	r3, r3, #16
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8003cd0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003cd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003cd8:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
  }

  return HAL_OK;
}
 8003cdc:	2000      	movs	r0, #0
 8003cde:	4770      	bx	lr
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8003ce0:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003ce4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003ce8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003cec:	041b      	lsls	r3, r3, #16
 8003cee:	0c1b      	lsrs	r3, r3, #16
 8003cf0:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8003cf4:	e7ec      	b.n	8003cd0 <USB_EPSetStall+0x1c>

08003cf6 <USB_EPClearStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8003cf6:	780a      	ldrb	r2, [r1, #0]
  if (ep->is_in != 0U)
 8003cf8:	784b      	ldrb	r3, [r1, #1]
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003cfa:	b212      	sxth	r2, r2
  if (ep->is_in != 0U)
 8003cfc:	b323      	cbz	r3, 8003d48 <USB_EPClearStall+0x52>
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003cfe:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003d02:	065b      	lsls	r3, r3, #25
 8003d04:	d50d      	bpl.n	8003d22 <USB_EPClearStall+0x2c>
 8003d06:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003d0a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003d0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d12:	041b      	lsls	r3, r3, #16
 8003d14:	0c1b      	lsrs	r3, r3, #16
 8003d16:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003d1a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003d1e:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8003d22:	780a      	ldrb	r2, [r1, #0]
 8003d24:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003d28:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003d2c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003d30:	041b      	lsls	r3, r3, #16
 8003d32:	0c1b      	lsrs	r3, r3, #16
 8003d34:	f083 0330 	eor.w	r3, r3, #48	; 0x30
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003d38:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003d3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d40:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
  }
  return HAL_OK;
}
 8003d44:	2000      	movs	r0, #0
 8003d46:	4770      	bx	lr
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003d48:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003d4c:	045b      	lsls	r3, r3, #17
 8003d4e:	d50d      	bpl.n	8003d6c <USB_EPClearStall+0x76>
 8003d50:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003d54:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003d58:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d5c:	041b      	lsls	r3, r3, #16
 8003d5e:	0c1b      	lsrs	r3, r3, #16
 8003d60:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003d64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d68:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003d6c:	780a      	ldrb	r2, [r1, #0]
 8003d6e:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003d72:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003d76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d7a:	041b      	lsls	r3, r3, #16
 8003d7c:	0c1b      	lsrs	r3, r3, #16
 8003d7e:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8003d82:	e7d9      	b.n	8003d38 <USB_EPClearStall+0x42>

08003d84 <USB_SetDevAddress>:
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
  if (address == 0U)
 8003d84:	b911      	cbnz	r1, 8003d8c <USB_SetDevAddress+0x8>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 8003d86:	2380      	movs	r3, #128	; 0x80
 8003d88:	f8a0 304c 	strh.w	r3, [r0, #76]	; 0x4c
  }

  return HAL_OK;
}
 8003d8c:	2000      	movs	r0, #0
 8003d8e:	4770      	bx	lr

08003d90 <USB_DevConnect>:
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= USB_BCDR_DPPU;
 8003d90:	f8b0 3058 	ldrh.w	r3, [r0, #88]	; 0x58
 8003d94:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003d98:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003d9c:	b29b      	uxth	r3, r3
 8003d9e:	f8a0 3058 	strh.w	r3, [r0, #88]	; 0x58

  return HAL_OK;
}
 8003da2:	2000      	movs	r0, #0
 8003da4:	4770      	bx	lr

08003da6 <USB_DevDisconnect>:
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
  /* Disable DP Pull-Up bit to disconnect the Internal PU resistor on USB DP line */
  USBx->BCDR &= (uint16_t)(~(USB_BCDR_DPPU));
 8003da6:	f8b0 3058 	ldrh.w	r3, [r0, #88]	; 0x58
 8003daa:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8003dae:	f8a0 3058 	strh.w	r3, [r0, #88]	; 0x58

  return HAL_OK;
}
 8003db2:	2000      	movs	r0, #0
 8003db4:	4770      	bx	lr

08003db6 <USB_ReadInterrupts>:
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8003db6:	f8b0 0044 	ldrh.w	r0, [r0, #68]	; 0x44
  return tmpreg;
}
 8003dba:	b280      	uxth	r0, r0
 8003dbc:	4770      	bx	lr

08003dbe <USB_EP0_OutStart>:
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
}
 8003dbe:	2000      	movs	r0, #0
 8003dc0:	4770      	bx	lr

08003dc2 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8003dc2:	b510      	push	{r4, lr}
  uint32_t BaseAddr = (uint32_t)USBx;
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;

  pdwVal = (uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8003dc4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8003dc8:	3301      	adds	r3, #1
  pdwVal = (uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8003dca:	4410      	add	r0, r2
 8003dcc:	f023 0301 	bic.w	r3, r3, #1
 8003dd0:	4602      	mov	r2, r0
 8003dd2:	4403      	add	r3, r0
 8003dd4:	1a14      	subs	r4, r2, r0

  for (i = n; i != 0U; i--)
 8003dd6:	429a      	cmp	r2, r3
 8003dd8:	440c      	add	r4, r1
 8003dda:	d100      	bne.n	8003dde <USB_WritePMA+0x1c>
    {
      pdwVal++;
    }
    pBuf++;
  }
}
 8003ddc:	bd10      	pop	{r4, pc}
 8003dde:	8824      	ldrh	r4, [r4, #0]
    *pdwVal = (uint16_t)temp2;
 8003de0:	f822 4b02 	strh.w	r4, [r2], #2
 8003de4:	e7f6      	b.n	8003dd4 <USB_WritePMA+0x12>
	...

08003de8 <USB_EPStartXfer>:
{
 8003de8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003dea:	4604      	mov	r4, r0
  if (ep->is_in == 1U)
 8003dec:	7848      	ldrb	r0, [r1, #1]
  uint32_t len = ep->xfer_len;
 8003dee:	698a      	ldr	r2, [r1, #24]
 8003df0:	690b      	ldr	r3, [r1, #16]
 8003df2:	7b0f      	ldrb	r7, [r1, #12]
  if (ep->is_in == 1U)
 8003df4:	2801      	cmp	r0, #1
{
 8003df6:	460d      	mov	r5, r1
  if (ep->is_in == 1U)
 8003df8:	d16b      	bne.n	8003ed2 <USB_EPStartXfer+0xea>
    if (ep->xfer_len > ep->maxpacket)
 8003dfa:	429a      	cmp	r2, r3
      ep->xfer_len = 0U;
 8003dfc:	bf97      	itett	ls
 8003dfe:	2300      	movls	r3, #0
      ep->xfer_len -= len;
 8003e00:	1ad2      	subhi	r2, r2, r3
      ep->xfer_len = 0U;
 8003e02:	618b      	strls	r3, [r1, #24]
 8003e04:	4613      	movls	r3, r2
      ep->xfer_len -= len;
 8003e06:	bf88      	it	hi
 8003e08:	618a      	strhi	r2, [r1, #24]
 8003e0a:	b29e      	uxth	r6, r3
    if (ep->doublebuffer == 0U)
 8003e0c:	bb0f      	cbnz	r7, 8003e52 <USB_EPStartXfer+0x6a>
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8003e0e:	88ca      	ldrh	r2, [r1, #6]
 8003e10:	6949      	ldr	r1, [r1, #20]
 8003e12:	4633      	mov	r3, r6
 8003e14:	4620      	mov	r0, r4
 8003e16:	f7ff ffd4 	bl	8003dc2 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8003e1a:	f8b4 3050 	ldrh.w	r3, [r4, #80]	; 0x50
 8003e1e:	782a      	ldrb	r2, [r5, #0]
 8003e20:	f204 4102 	addw	r1, r4, #1026	; 0x402
 8003e24:	fa11 f383 	uxtah	r3, r1, r3
 8003e28:	f823 6032 	strh.w	r6, [r3, r2, lsl #3]
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8003e2c:	782a      	ldrb	r2, [r5, #0]
 8003e2e:	f834 3022 	ldrh.w	r3, [r4, r2, lsl #2]
 8003e32:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003e36:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003e3a:	041b      	lsls	r3, r3, #16
 8003e3c:	0c1b      	lsrs	r3, r3, #16
 8003e3e:	f083 0330 	eor.w	r3, r3, #48	; 0x30
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003e42:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003e46:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003e4a:	f824 3022 	strh.w	r3, [r4, r2, lsl #2]
}
 8003e4e:	2000      	movs	r0, #0
 8003e50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8003e52:	7809      	ldrb	r1, [r1, #0]
 8003e54:	b20a      	sxth	r2, r1
 8003e56:	f834 2022 	ldrh.w	r2, [r4, r2, lsl #2]
 8003e5a:	f012 0f40 	tst.w	r2, #64	; 0x40
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8003e5e:	f8b4 2050 	ldrh.w	r2, [r4, #80]	; 0x50
 8003e62:	bf15      	itete	ne
 8003e64:	f204 4006 	addwne	r0, r4, #1030	; 0x406
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8003e68:	f204 4002 	addweq	r0, r4, #1026	; 0x402
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8003e6c:	fa10 f282 	uxtahne	r2, r0, r2
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8003e70:	fa10 f282 	uxtaheq	r2, r0, r2
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8003e74:	bf15      	itete	ne
 8003e76:	f822 3031 	strhne.w	r3, [r2, r1, lsl #3]
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8003e7a:	f822 3031 	strheq.w	r3, [r2, r1, lsl #3]
        pmabuffer = ep->pmaaddr1;
 8003e7e:	896a      	ldrhne	r2, [r5, #10]
        pmabuffer = ep->pmaaddr0;
 8003e80:	892a      	ldrheq	r2, [r5, #8]
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8003e82:	6969      	ldr	r1, [r5, #20]
 8003e84:	4633      	mov	r3, r6
 8003e86:	4620      	mov	r0, r4
 8003e88:	f7ff ff9b 	bl	8003dc2 <USB_WritePMA>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 8003e8c:	786b      	ldrb	r3, [r5, #1]
 8003e8e:	782a      	ldrb	r2, [r5, #0]
 8003e90:	b97b      	cbnz	r3, 8003eb2 <USB_EPStartXfer+0xca>
 8003e92:	b212      	sxth	r2, r2
 8003e94:	f834 3022 	ldrh.w	r3, [r4, r2, lsl #2]
 8003e98:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003e9c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ea0:	041b      	lsls	r3, r3, #16
 8003ea2:	0c1b      	lsrs	r3, r3, #16
 8003ea4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003ea8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003eac:	f824 3022 	strh.w	r3, [r4, r2, lsl #2]
 8003eb0:	e7bc      	b.n	8003e2c <USB_EPStartXfer+0x44>
 8003eb2:	2b01      	cmp	r3, #1
 8003eb4:	d1ba      	bne.n	8003e2c <USB_EPStartXfer+0x44>
 8003eb6:	b212      	sxth	r2, r2
 8003eb8:	f834 3022 	ldrh.w	r3, [r4, r2, lsl #2]
 8003ebc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003ec0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ec4:	041b      	lsls	r3, r3, #16
 8003ec6:	0c1b      	lsrs	r3, r3, #16
 8003ec8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003ecc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ed0:	e7ec      	b.n	8003eac <USB_EPStartXfer+0xc4>
    if (ep->xfer_len > ep->maxpacket)
 8003ed2:	429a      	cmp	r2, r3
      ep->xfer_len = 0U;
 8003ed4:	bf95      	itete	ls
 8003ed6:	2300      	movls	r3, #0
      ep->xfer_len -= len;
 8003ed8:	1ad2      	subhi	r2, r2, r3
      ep->xfer_len = 0U;
 8003eda:	618b      	strls	r3, [r1, #24]
      ep->xfer_len -= len;
 8003edc:	618a      	strhi	r2, [r1, #24]
      ep->xfer_len = 0U;
 8003ede:	bf98      	it	ls
 8003ee0:	4613      	movls	r3, r2
 8003ee2:	7809      	ldrb	r1, [r1, #0]
    if (ep->doublebuffer == 0U)
 8003ee4:	b9a7      	cbnz	r7, 8003f10 <USB_EPStartXfer+0x128>
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8003ee6:	f8b4 2050 	ldrh.w	r2, [r4, #80]	; 0x50
 8003eea:	f204 4006 	addw	r0, r4, #1030	; 0x406
 8003eee:	fa10 f282 	uxtah	r2, r0, r2
 8003ef2:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d137      	bne.n	8003f6a <USB_EPStartXfer+0x182>
 8003efa:	8813      	ldrh	r3, [r2, #0]
 8003efc:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003f00:	049b      	lsls	r3, r3, #18
 8003f02:	0c9b      	lsrs	r3, r3, #18
 8003f04:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003f08:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003f0c:	8013      	strh	r3, [r2, #0]
 8003f0e:	e034      	b.n	8003f7a <USB_EPStartXfer+0x192>
 8003f10:	b990      	cbnz	r0, 8003f38 <USB_EPStartXfer+0x150>
 8003f12:	f8b4 2050 	ldrh.w	r2, [r4, #80]	; 0x50
 8003f16:	f204 4002 	addw	r0, r4, #1026	; 0x402
 8003f1a:	fa10 f282 	uxtah	r2, r0, r2
 8003f1e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8003f22:	b9ab      	cbnz	r3, 8003f50 <USB_EPStartXfer+0x168>
 8003f24:	8811      	ldrh	r1, [r2, #0]
 8003f26:	f421 6140 	bic.w	r1, r1, #3072	; 0xc00
 8003f2a:	0489      	lsls	r1, r1, #18
 8003f2c:	0c89      	lsrs	r1, r1, #18
 8003f2e:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 8003f32:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 8003f36:	8011      	strh	r1, [r2, #0]
 8003f38:	786a      	ldrb	r2, [r5, #1]
 8003f3a:	7828      	ldrb	r0, [r5, #0]
 8003f3c:	bb72      	cbnz	r2, 8003f9c <USB_EPStartXfer+0x1b4>
 8003f3e:	f8b4 2050 	ldrh.w	r2, [r4, #80]	; 0x50
 8003f42:	f204 4106 	addw	r1, r4, #1030	; 0x406
 8003f46:	fa11 f282 	uxtah	r2, r1, r2
 8003f4a:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8003f4e:	e7d2      	b.n	8003ef6 <USB_EPStartXfer+0x10e>
 8003f50:	2b3d      	cmp	r3, #61	; 0x3d
 8003f52:	d805      	bhi.n	8003f60 <USB_EPStartXfer+0x178>
 8003f54:	0859      	lsrs	r1, r3, #1
 8003f56:	07d8      	lsls	r0, r3, #31
 8003f58:	bf48      	it	mi
 8003f5a:	3101      	addmi	r1, #1
 8003f5c:	0289      	lsls	r1, r1, #10
 8003f5e:	e7ea      	b.n	8003f36 <USB_EPStartXfer+0x14e>
 8003f60:	4814      	ldr	r0, [pc, #80]	; (8003fb4 <USB_EPStartXfer+0x1cc>)
 8003f62:	0959      	lsrs	r1, r3, #5
 8003f64:	ea40 2181 	orr.w	r1, r0, r1, lsl #10
 8003f68:	e7e5      	b.n	8003f36 <USB_EPStartXfer+0x14e>
 8003f6a:	2b3d      	cmp	r3, #61	; 0x3d
 8003f6c:	d811      	bhi.n	8003f92 <USB_EPStartXfer+0x1aa>
 8003f6e:	0859      	lsrs	r1, r3, #1
 8003f70:	07db      	lsls	r3, r3, #31
 8003f72:	bf48      	it	mi
 8003f74:	3101      	addmi	r1, #1
 8003f76:	0289      	lsls	r1, r1, #10
 8003f78:	8011      	strh	r1, [r2, #0]
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003f7a:	782a      	ldrb	r2, [r5, #0]
 8003f7c:	f834 3022 	ldrh.w	r3, [r4, r2, lsl #2]
 8003f80:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003f84:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f88:	041b      	lsls	r3, r3, #16
 8003f8a:	0c1b      	lsrs	r3, r3, #16
 8003f8c:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8003f90:	e757      	b.n	8003e42 <USB_EPStartXfer+0x5a>
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8003f92:	0959      	lsrs	r1, r3, #5
 8003f94:	4b07      	ldr	r3, [pc, #28]	; (8003fb4 <USB_EPStartXfer+0x1cc>)
 8003f96:	ea43 2381 	orr.w	r3, r3, r1, lsl #10
 8003f9a:	e7b7      	b.n	8003f0c <USB_EPStartXfer+0x124>
 8003f9c:	2a01      	cmp	r2, #1
 8003f9e:	bf01      	itttt	eq
 8003fa0:	f8b4 1050 	ldrheq.w	r1, [r4, #80]	; 0x50
 8003fa4:	f204 4206 	addweq	r2, r4, #1030	; 0x406
 8003fa8:	fa12 f181 	uxtaheq	r1, r2, r1
 8003fac:	f821 3030 	strheq.w	r3, [r1, r0, lsl #3]
 8003fb0:	e7e3      	b.n	8003f7a <USB_EPStartXfer+0x192>
 8003fb2:	bf00      	nop
 8003fb4:	ffff8000 	.word	0xffff8000

08003fb8 <USB_ReadPMA>:
  uint32_t BaseAddr = (uint32_t)USBx;
  uint32_t i, temp;
  uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;

  pdwVal = (uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8003fb8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
{
 8003fbc:	b5f0      	push	{r4, r5, r6, r7, lr}
  pdwVal = (uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8003fbe:	4410      	add	r0, r2
  uint32_t n = (uint32_t)wNBytes >> 1;
 8003fc0:	085d      	lsrs	r5, r3, #1
 8003fc2:	460a      	mov	r2, r1
  pdwVal = (uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8003fc4:	4607      	mov	r7, r0

  for (i = n; i != 0U; i--)
 8003fc6:	462e      	mov	r6, r5
 8003fc8:	3202      	adds	r2, #2
 8003fca:	b936      	cbnz	r6, 8003fda <USB_ReadPMA+0x22>
    {
      pdwVal++;
    }
  }

  if ((wNBytes % 2U) != 0U)
 8003fcc:	07db      	lsls	r3, r3, #31
  {
    temp = *pdwVal;
    pdwVal++;
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8003fce:	bf44      	itt	mi
 8003fd0:	f830 3015 	ldrhmi.w	r3, [r0, r5, lsl #1]
 8003fd4:	f801 3015 	strbmi.w	r3, [r1, r5, lsl #1]
 8003fd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    temp = *pdwVal;
 8003fda:	f837 4b02 	ldrh.w	r4, [r7], #2
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8003fde:	f802 4c02 	strb.w	r4, [r2, #-2]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8003fe2:	0a24      	lsrs	r4, r4, #8
 8003fe4:	f802 4c01 	strb.w	r4, [r2, #-1]
  for (i = n; i != 0U; i--)
 8003fe8:	3e01      	subs	r6, #1
 8003fea:	e7ed      	b.n	8003fc8 <USB_ReadPMA+0x10>

08003fec <eeprom_registerCallback>:
static inline void callbackError(uint8_t type);
/******************************************************************************
* Function Definitions
*******************************************************************************/
void eeprom_registerCallback(eeprom_cfg_Config *config, eeprom_cfg_callback callback){
	config->callback = callback;
 8003fec:	60c1      	str	r1, [r0, #12]
 8003fee:	4770      	bx	lr

08003ff0 <eeprom_init>:
}
void eeprom_init(eeprom_cfg_Config *config){
	if(config->callback != NULL){
 8003ff0:	68c3      	ldr	r3, [r0, #12]
 8003ff2:	b113      	cbz	r3, 8003ffa <eeprom_init+0xa>
		config->maxAddress = config->memorySize >> 3; /*Convert Bit to Byte*/
 8003ff4:	6843      	ldr	r3, [r0, #4]
 8003ff6:	08db      	lsrs	r3, r3, #3
 8003ff8:	6103      	str	r3, [r0, #16]
 8003ffa:	4770      	bx	lr

08003ffc <RINGBUFFER_cIn>:
 *      Author: sawadee
 */
#include "ringbuffer.h"

uint8_t RINGBUFFER_cIn(char data, stRingBuf *pBuf){
	if(pBuf->data != NULL){
 8003ffc:	688b      	ldr	r3, [r1, #8]
uint8_t RINGBUFFER_cIn(char data, stRingBuf *pBuf){
 8003ffe:	b530      	push	{r4, r5, lr}
	if(pBuf->data != NULL){
 8004000:	b1a3      	cbz	r3, 800402c <RINGBUFFER_cIn+0x30>
		if ( ( pBuf->in + 1 == pBuf->out ) || ( pBuf->out == 0 && pBuf->in + 1 == pBuf->size ) ) return ringbuffer_FULL;
 8004002:	880a      	ldrh	r2, [r1, #0]
 8004004:	884d      	ldrh	r5, [r1, #2]
 8004006:	1c54      	adds	r4, r2, #1
 8004008:	42ac      	cmp	r4, r5
 800400a:	d011      	beq.n	8004030 <RINGBUFFER_cIn+0x34>
 800400c:	b915      	cbnz	r5, 8004014 <RINGBUFFER_cIn+0x18>
 800400e:	888d      	ldrh	r5, [r1, #4]
 8004010:	42ac      	cmp	r4, r5
 8004012:	d00d      	beq.n	8004030 <RINGBUFFER_cIn+0x34>
		pBuf->data[pBuf->in] = data;
 8004014:	5498      	strb	r0, [r3, r2]
		pBuf->in++;
 8004016:	880b      	ldrh	r3, [r1, #0]
		if (pBuf->in >= pBuf->size) pBuf->in = 0;
 8004018:	888a      	ldrh	r2, [r1, #4]
		pBuf->in++;
 800401a:	3301      	adds	r3, #1
 800401c:	b29b      	uxth	r3, r3
		if (pBuf->in >= pBuf->size) pBuf->in = 0;
 800401e:	429a      	cmp	r2, r3
		pBuf->in++;
 8004020:	800b      	strh	r3, [r1, #0]
		if (pBuf->in >= pBuf->size) pBuf->in = 0;
 8004022:	d801      	bhi.n	8004028 <RINGBUFFER_cIn+0x2c>
 8004024:	2300      	movs	r3, #0
 8004026:	800b      	strh	r3, [r1, #0]
		return ringbuffer_OK;
 8004028:	2001      	movs	r0, #1
	}else return ringbuffer_NO_BUF;
}
 800402a:	bd30      	pop	{r4, r5, pc}
	}else return ringbuffer_NO_BUF;
 800402c:	4618      	mov	r0, r3
 800402e:	bd30      	pop	{r4, r5, pc}
		if ( ( pBuf->in + 1 == pBuf->out ) || ( pBuf->out == 0 && pBuf->in + 1 == pBuf->size ) ) return ringbuffer_FULL;
 8004030:	2003      	movs	r0, #3
 8004032:	bd30      	pop	{r4, r5, pc}

08004034 <RINGBUFFER_cOut>:
uint8_t RINGBUFFER_cOut(char *pData, stRingBuf *pBuf){
	if(pBuf->data != NULL){
 8004034:	688b      	ldr	r3, [r1, #8]
uint8_t RINGBUFFER_cOut(char *pData, stRingBuf *pBuf){
 8004036:	b510      	push	{r4, lr}
	if(pBuf->data != NULL){
 8004038:	b183      	cbz	r3, 800405c <RINGBUFFER_cOut+0x28>
		if (pBuf->out == pBuf->in) return ringbuffer_EMPTY;
 800403a:	884a      	ldrh	r2, [r1, #2]
 800403c:	880c      	ldrh	r4, [r1, #0]
 800403e:	4294      	cmp	r4, r2
 8004040:	d00e      	beq.n	8004060 <RINGBUFFER_cOut+0x2c>
		*pData = pBuf->data[pBuf->out];
 8004042:	5c9b      	ldrb	r3, [r3, r2]
 8004044:	7003      	strb	r3, [r0, #0]
		pBuf->out++;
 8004046:	884b      	ldrh	r3, [r1, #2]
		if (pBuf->out >= pBuf->size)
 8004048:	888a      	ldrh	r2, [r1, #4]
		pBuf->out++;
 800404a:	3301      	adds	r3, #1
 800404c:	b29b      	uxth	r3, r3
		if (pBuf->out >= pBuf->size)
 800404e:	429a      	cmp	r2, r3
		pBuf->out++;
 8004050:	804b      	strh	r3, [r1, #2]
		if (pBuf->out >= pBuf->size)
 8004052:	d801      	bhi.n	8004058 <RINGBUFFER_cOut+0x24>
		  pBuf->out = 0;
 8004054:	2300      	movs	r3, #0
 8004056:	804b      	strh	r3, [r1, #2]
		return ringbuffer_OK;
 8004058:	2001      	movs	r0, #1
	}else return ringbuffer_NO_BUF;
}
 800405a:	bd10      	pop	{r4, pc}
	}else return ringbuffer_NO_BUF;
 800405c:	4618      	mov	r0, r3
 800405e:	bd10      	pop	{r4, pc}
		if (pBuf->out == pBuf->in) return ringbuffer_EMPTY;
 8004060:	2002      	movs	r0, #2
 8004062:	bd10      	pop	{r4, pc}

08004064 <USBD_CDC_EP0_RxReady>:
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;

  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8004064:	f8d0 3294 	ldr.w	r3, [r0, #660]	; 0x294
{
 8004068:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800406a:	f8d0 4290 	ldr.w	r4, [r0, #656]	; 0x290
  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800406e:	b15b      	cbz	r3, 8004088 <USBD_CDC_EP0_RxReady+0x24>
 8004070:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 8004074:	28ff      	cmp	r0, #255	; 0xff
 8004076:	d007      	beq.n	8004088 <USBD_CDC_EP0_RxReady+0x24>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8004078:	689b      	ldr	r3, [r3, #8]
 800407a:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 800407e:	4621      	mov	r1, r4
 8004080:	4798      	blx	r3
                                                      (uint8_t *)(void *)hcdc->data,
                                                      (uint16_t)hcdc->CmdLength);
      hcdc->CmdOpCode = 0xFFU;
 8004082:	23ff      	movs	r3, #255	; 0xff
 8004084:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200

  }
  return USBD_OK;
}
 8004088:	2000      	movs	r0, #0
 800408a:	bd10      	pop	{r4, pc}

0800408c <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgFSDesc);
 800408c:	2343      	movs	r3, #67	; 0x43
 800408e:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgFSDesc;
}
 8004090:	4800      	ldr	r0, [pc, #0]	; (8004094 <USBD_CDC_GetFSCfgDesc+0x8>)
 8004092:	4770      	bx	lr
 8004094:	200000a4 	.word	0x200000a4

08004098 <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgHSDesc);
 8004098:	2343      	movs	r3, #67	; 0x43
 800409a:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgHSDesc;
}
 800409c:	4800      	ldr	r0, [pc, #0]	; (80040a0 <USBD_CDC_GetHSCfgDesc+0x8>)
 800409e:	4770      	bx	lr
 80040a0:	200000e8 	.word	0x200000e8

080040a4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_OtherSpeedCfgDesc);
 80040a4:	2343      	movs	r3, #67	; 0x43
 80040a6:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
}
 80040a8:	4800      	ldr	r0, [pc, #0]	; (80040ac <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
 80040aa:	4770      	bx	lr
 80040ac:	20000138 	.word	0x20000138

080040b0 <USBD_CDC_GetDeviceQualifierDescriptor>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor (uint16_t *length)
{
  *length = sizeof (USBD_CDC_DeviceQualifierDesc);
 80040b0:	230a      	movs	r3, #10
 80040b2:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_DeviceQualifierDesc;
}
 80040b4:	4800      	ldr	r0, [pc, #0]	; (80040b8 <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 80040b6:	4770      	bx	lr
 80040b8:	2000012c 	.word	0x2000012c

080040bc <USBD_CDC_DataOut>:
{
 80040bc:	b538      	push	{r3, r4, r5, lr}
 80040be:	4605      	mov	r5, r0
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 80040c0:	f8d0 4290 	ldr.w	r4, [r0, #656]	; 0x290
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 80040c4:	f001 fc78 	bl	80059b8 <USBD_LL_GetRxDataSize>
  if(pdev->pClassData != NULL)
 80040c8:	f8d5 3290 	ldr.w	r3, [r5, #656]	; 0x290
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 80040cc:	f8c4 020c 	str.w	r0, [r4, #524]	; 0x20c
  if(pdev->pClassData != NULL)
 80040d0:	b14b      	cbz	r3, 80040e6 <USBD_CDC_DataOut+0x2a>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80040d2:	f8d5 3294 	ldr.w	r3, [r5, #660]	; 0x294
 80040d6:	f8d4 0204 	ldr.w	r0, [r4, #516]	; 0x204
 80040da:	68db      	ldr	r3, [r3, #12]
 80040dc:	f504 7103 	add.w	r1, r4, #524	; 0x20c
 80040e0:	4798      	blx	r3
    return USBD_OK;
 80040e2:	2000      	movs	r0, #0
 80040e4:	bd38      	pop	{r3, r4, r5, pc}
    return USBD_FAIL;
 80040e6:	2002      	movs	r0, #2
}
 80040e8:	bd38      	pop	{r3, r4, r5, pc}

080040ea <USBD_CDC_DataIn>:
{
 80040ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)pdev->pClassData;
 80040ec:	f8d0 6290 	ldr.w	r6, [r0, #656]	; 0x290
  if(pdev->pClassData != NULL)
 80040f0:	b1ce      	cbz	r6, 8004126 <USBD_CDC_DataIn+0x3c>
    if((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80040f2:	2314      	movs	r3, #20
 80040f4:	fb03 0301 	mla	r3, r3, r1, r0
 80040f8:	69da      	ldr	r2, [r3, #28]
 80040fa:	b182      	cbz	r2, 800411e <USBD_CDC_DataIn+0x34>
 80040fc:	f8d0 4298 	ldr.w	r4, [r0, #664]	; 0x298
 8004100:	eb04 1441 	add.w	r4, r4, r1, lsl #5
 8004104:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8004106:	fbb2 f4f5 	udiv	r4, r2, r5
 800410a:	fb05 2414 	mls	r4, r5, r4, r2
 800410e:	b934      	cbnz	r4, 800411e <USBD_CDC_DataIn+0x34>
      pdev->ep_in[epnum].total_length = 0U;
 8004110:	61dc      	str	r4, [r3, #28]
      USBD_LL_Transmit (pdev, epnum, NULL, 0U);
 8004112:	4622      	mov	r2, r4
 8004114:	4623      	mov	r3, r4
 8004116:	f001 fc33 	bl	8005980 <USBD_LL_Transmit>
    return USBD_OK;
 800411a:	4620      	mov	r0, r4
      USBD_LL_Transmit (pdev, epnum, NULL, 0U);
 800411c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hcdc->TxState = 0U;
 800411e:	2000      	movs	r0, #0
 8004120:	f8c6 0214 	str.w	r0, [r6, #532]	; 0x214
 8004124:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return USBD_FAIL;
 8004126:	2002      	movs	r0, #2
}
 8004128:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800412a <USBD_CDC_Setup>:
{
 800412a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800412e:	780a      	ldrb	r2, [r1, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8004130:	f8d0 7290 	ldr.w	r7, [r0, #656]	; 0x290
  uint8_t ifalt = 0U;
 8004134:	f04f 0800 	mov.w	r8, #0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8004138:	f012 0460 	ands.w	r4, r2, #96	; 0x60
{
 800413c:	4605      	mov	r5, r0
 800413e:	460e      	mov	r6, r1
  uint8_t ifalt = 0U;
 8004140:	f88d 8005 	strb.w	r8, [sp, #5]
  uint16_t status_info = 0U;
 8004144:	f8ad 8006 	strh.w	r8, [sp, #6]
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8004148:	d028      	beq.n	800419c <USBD_CDC_Setup+0x72>
 800414a:	2c20      	cmp	r4, #32
 800414c:	d147      	bne.n	80041de <USBD_CDC_Setup+0xb4>
    if (req->wLength)
 800414e:	88cc      	ldrh	r4, [r1, #6]
 8004150:	784b      	ldrb	r3, [r1, #1]
 8004152:	b1e4      	cbz	r4, 800418e <USBD_CDC_Setup+0x64>
      if (req->bmRequest & 0x80U)
 8004154:	0612      	lsls	r2, r2, #24
 8004156:	d511      	bpl.n	800417c <USBD_CDC_Setup+0x52>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8004158:	f8d0 2294 	ldr.w	r2, [r0, #660]	; 0x294
 800415c:	4639      	mov	r1, r7
 800415e:	f8d2 9008 	ldr.w	r9, [r2, #8]
 8004162:	4618      	mov	r0, r3
 8004164:	4622      	mov	r2, r4
 8004166:	47c8      	blx	r9
          USBD_CtlSendData (pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8004168:	88f2      	ldrh	r2, [r6, #6]
 800416a:	4639      	mov	r1, r7
 800416c:	4628      	mov	r0, r5
 800416e:	f000 fc27 	bl	80049c0 <USBD_CtlSendData>
  uint8_t ret = USBD_OK;
 8004172:	4644      	mov	r4, r8
}
 8004174:	4620      	mov	r0, r4
 8004176:	b003      	add	sp, #12
 8004178:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        hcdc->CmdOpCode = req->bRequest;
 800417c:	f887 3200 	strb.w	r3, [r7, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 8004180:	f887 4201 	strb.w	r4, [r7, #513]	; 0x201
        USBD_CtlPrepareRx (pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8004184:	4622      	mov	r2, r4
 8004186:	4639      	mov	r1, r7
 8004188:	f000 fc2f 	bl	80049ea <USBD_CtlPrepareRx>
 800418c:	e7f1      	b.n	8004172 <USBD_CDC_Setup+0x48>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800418e:	f8d0 2294 	ldr.w	r2, [r0, #660]	; 0x294
 8004192:	4618      	mov	r0, r3
 8004194:	6895      	ldr	r5, [r2, #8]
 8004196:	4622      	mov	r2, r4
 8004198:	47a8      	blx	r5
 800419a:	e7eb      	b.n	8004174 <USBD_CDC_Setup+0x4a>
    switch (req->bRequest)
 800419c:	784f      	ldrb	r7, [r1, #1]
 800419e:	2f0a      	cmp	r7, #10
 80041a0:	d00d      	beq.n	80041be <USBD_CDC_Setup+0x94>
 80041a2:	2f0b      	cmp	r7, #11
 80041a4:	d015      	beq.n	80041d2 <USBD_CDC_Setup+0xa8>
 80041a6:	b9d7      	cbnz	r7, 80041de <USBD_CDC_Setup+0xb4>
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80041a8:	f890 3274 	ldrb.w	r3, [r0, #628]	; 0x274
 80041ac:	2b03      	cmp	r3, #3
 80041ae:	d114      	bne.n	80041da <USBD_CDC_Setup+0xb0>
        USBD_CtlSendData (pdev, (uint8_t *)(void *)&status_info, 2U);
 80041b0:	2202      	movs	r2, #2
 80041b2:	f10d 0106 	add.w	r1, sp, #6
 80041b6:	f000 fc03 	bl	80049c0 <USBD_CtlSendData>
  uint8_t ret = USBD_OK;
 80041ba:	463c      	mov	r4, r7
 80041bc:	e7da      	b.n	8004174 <USBD_CDC_Setup+0x4a>
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80041be:	f890 3274 	ldrb.w	r3, [r0, #628]	; 0x274
 80041c2:	2b03      	cmp	r3, #3
 80041c4:	d109      	bne.n	80041da <USBD_CDC_Setup+0xb0>
        USBD_CtlSendData (pdev, &ifalt, 1U);
 80041c6:	2201      	movs	r2, #1
 80041c8:	f10d 0105 	add.w	r1, sp, #5
 80041cc:	f000 fbf8 	bl	80049c0 <USBD_CtlSendData>
 80041d0:	e7d0      	b.n	8004174 <USBD_CDC_Setup+0x4a>
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80041d2:	f890 3274 	ldrb.w	r3, [r0, #628]	; 0x274
 80041d6:	2b03      	cmp	r3, #3
 80041d8:	d0cc      	beq.n	8004174 <USBD_CDC_Setup+0x4a>
        USBD_CtlError (pdev, req);
 80041da:	4631      	mov	r1, r6
 80041dc:	4628      	mov	r0, r5
    USBD_CtlError (pdev, req);
 80041de:	f000 fbc8 	bl	8004972 <USBD_CtlError>
    ret = USBD_FAIL;
 80041e2:	2402      	movs	r4, #2
    break;
 80041e4:	e7c6      	b.n	8004174 <USBD_CDC_Setup+0x4a>

080041e6 <USBD_CDC_DeInit>:
{
 80041e6:	b538      	push	{r3, r4, r5, lr}
 80041e8:	4604      	mov	r4, r0
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80041ea:	2500      	movs	r5, #0
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 80041ec:	2181      	movs	r1, #129	; 0x81
 80041ee:	f001 fb7f 	bl	80058f0 <USBD_LL_CloseEP>
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80041f2:	2101      	movs	r1, #1
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80041f4:	62e5      	str	r5, [r4, #44]	; 0x2c
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80041f6:	4620      	mov	r0, r4
 80041f8:	f001 fb7a 	bl	80058f0 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80041fc:	f8c4 5158 	str.w	r5, [r4, #344]	; 0x158
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8004200:	2182      	movs	r1, #130	; 0x82
 8004202:	4620      	mov	r0, r4
 8004204:	f001 fb74 	bl	80058f0 <USBD_LL_CloseEP>
  if(pdev->pClassData != NULL)
 8004208:	f8d4 3290 	ldr.w	r3, [r4, #656]	; 0x290
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800420c:	6425      	str	r5, [r4, #64]	; 0x40
  if(pdev->pClassData != NULL)
 800420e:	b14b      	cbz	r3, 8004224 <USBD_CDC_DeInit+0x3e>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8004210:	f8d4 3294 	ldr.w	r3, [r4, #660]	; 0x294
 8004214:	685b      	ldr	r3, [r3, #4]
 8004216:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8004218:	f8d4 0290 	ldr.w	r0, [r4, #656]	; 0x290
 800421c:	f001 fbfa 	bl	8005a14 <USBD_static_free>
    pdev->pClassData = NULL;
 8004220:	f8c4 5290 	str.w	r5, [r4, #656]	; 0x290
}
 8004224:	2000      	movs	r0, #0
 8004226:	bd38      	pop	{r3, r4, r5, pc}

08004228 <USBD_CDC_Init>:
  if(pdev->dev_speed == USBD_SPEED_HIGH)
 8004228:	7c03      	ldrb	r3, [r0, #16]
{
 800422a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800422e:	4604      	mov	r4, r0
  if(pdev->dev_speed == USBD_SPEED_HIGH)
 8004230:	bbcb      	cbnz	r3, 80042a6 <USBD_CDC_Init+0x7e>
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8004232:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004236:	2202      	movs	r2, #2
 8004238:	2181      	movs	r1, #129	; 0x81
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800423a:	2501      	movs	r5, #1
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800423c:	f001 fb48 	bl	80058d0 <USBD_LL_OpenEP>
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8004240:	62e5      	str	r5, [r4, #44]	; 0x2c
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8004242:	f44f 7300 	mov.w	r3, #512	; 0x200
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8004246:	4629      	mov	r1, r5
 8004248:	2202      	movs	r2, #2
 800424a:	4620      	mov	r0, r4
 800424c:	f001 fb40 	bl	80058d0 <USBD_LL_OpenEP>
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8004250:	f8c4 5158 	str.w	r5, [r4, #344]	; 0x158
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8004254:	2308      	movs	r3, #8
 8004256:	2203      	movs	r2, #3
 8004258:	2182      	movs	r1, #130	; 0x82
 800425a:	4620      	mov	r0, r4
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800425c:	2501      	movs	r5, #1
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800425e:	f001 fb37 	bl	80058d0 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8004262:	6425      	str	r5, [r4, #64]	; 0x40
  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
 8004264:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8004268:	f001 fbd0 	bl	8005a0c <USBD_static_malloc>
 800426c:	4606      	mov	r6, r0
 800426e:	f8c4 0290 	str.w	r0, [r4, #656]	; 0x290
  if(pdev->pClassData == NULL)
 8004272:	b358      	cbz	r0, 80042cc <USBD_CDC_Init+0xa4>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8004274:	f8d4 3294 	ldr.w	r3, [r4, #660]	; 0x294
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	4798      	blx	r3
    if(pdev->dev_speed == USBD_SPEED_HIGH)
 800427c:	f894 8010 	ldrb.w	r8, [r4, #16]
    hcdc->TxState = 0U;
 8004280:	2700      	movs	r7, #0
 8004282:	f8c6 7214 	str.w	r7, [r6, #532]	; 0x214
    hcdc->RxState = 0U;
 8004286:	f8c6 7218 	str.w	r7, [r6, #536]	; 0x218
    if(pdev->dev_speed == USBD_SPEED_HIGH)
 800428a:	f1b8 0f00 	cmp.w	r8, #0
 800428e:	d113      	bne.n	80042b8 <USBD_CDC_Init+0x90>
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8004290:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004294:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
 8004298:	4629      	mov	r1, r5
 800429a:	4620      	mov	r0, r4
 800429c:	f001 fb7e 	bl	800599c <USBD_LL_PrepareReceive>
  uint8_t ret = 0U;
 80042a0:	4640      	mov	r0, r8
 80042a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80042a6:	2340      	movs	r3, #64	; 0x40
 80042a8:	2202      	movs	r2, #2
 80042aa:	2181      	movs	r1, #129	; 0x81
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80042ac:	2501      	movs	r5, #1
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80042ae:	f001 fb0f 	bl	80058d0 <USBD_LL_OpenEP>
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80042b2:	62e5      	str	r5, [r4, #44]	; 0x2c
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80042b4:	2340      	movs	r3, #64	; 0x40
 80042b6:	e7c6      	b.n	8004246 <USBD_CDC_Init+0x1e>
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80042b8:	2340      	movs	r3, #64	; 0x40
 80042ba:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
 80042be:	4629      	mov	r1, r5
 80042c0:	4620      	mov	r0, r4
 80042c2:	f001 fb6b 	bl	800599c <USBD_LL_PrepareReceive>
  uint8_t ret = 0U;
 80042c6:	4638      	mov	r0, r7
 80042c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    ret = 1U;
 80042cc:	4628      	mov	r0, r5
}
 80042ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080042d2 <USBD_CDC_RegisterInterface>:
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev,
                                      USBD_CDC_ItfTypeDef *fops)
{
  uint8_t  ret = USBD_FAIL;

  if(fops != NULL)
 80042d2:	b119      	cbz	r1, 80042dc <USBD_CDC_RegisterInterface+0xa>
  {
    pdev->pUserData= fops;
 80042d4:	f8c0 1294 	str.w	r1, [r0, #660]	; 0x294
    ret = USBD_OK;
 80042d8:	2000      	movs	r0, #0
 80042da:	4770      	bx	lr
  uint8_t  ret = USBD_FAIL;
 80042dc:	2002      	movs	r0, #2
  }

  return ret;
}
 80042de:	4770      	bx	lr

080042e0 <USBD_CDC_SetTxBuffer>:
  */
uint8_t  USBD_CDC_SetTxBuffer  (USBD_HandleTypeDef   *pdev,
                                uint8_t  *pbuff,
                                uint16_t length)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 80042e0:	f8d0 3290 	ldr.w	r3, [r0, #656]	; 0x290

  hcdc->TxBuffer = pbuff;
  hcdc->TxLength = length;

  return USBD_OK;
}
 80042e4:	2000      	movs	r0, #0
  hcdc->TxBuffer = pbuff;
 80042e6:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80042ea:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
 80042ee:	4770      	bx	lr

080042f0 <USBD_CDC_SetRxBuffer>:
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;

  hcdc->RxBuffer = pbuff;
 80042f0:	f8d0 3290 	ldr.w	r3, [r0, #656]	; 0x290

  return USBD_OK;
}
 80042f4:	2000      	movs	r0, #0
  hcdc->RxBuffer = pbuff;
 80042f6:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
}
 80042fa:	4770      	bx	lr

080042fc <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 80042fc:	f8d0 2290 	ldr.w	r2, [r0, #656]	; 0x290
{
 8004300:	b510      	push	{r4, lr}

  /* Suspend or Resume USB Out process */
  if(pdev->pClassData != NULL)
 8004302:	b162      	cbz	r2, 800431e <USBD_CDC_ReceivePacket+0x22>
  {
    if(pdev->dev_speed == USBD_SPEED_HIGH  )
 8004304:	7c04      	ldrb	r4, [r0, #16]
 8004306:	b944      	cbnz	r4, 800431a <USBD_CDC_ReceivePacket+0x1e>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8004308:	f44f 7300 	mov.w	r3, #512	; 0x200
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800430c:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 8004310:	2101      	movs	r1, #1
 8004312:	f001 fb43 	bl	800599c <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8004316:	2000      	movs	r0, #0
 8004318:	bd10      	pop	{r4, pc}
      USBD_LL_PrepareReceive(pdev,
 800431a:	2340      	movs	r3, #64	; 0x40
 800431c:	e7f6      	b.n	800430c <USBD_CDC_ReceivePacket+0x10>
  }
  else
  {
    return USBD_FAIL;
 800431e:	2002      	movs	r0, #2
  }
}
 8004320:	bd10      	pop	{r4, pc}

08004322 <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8004322:	b508      	push	{r3, lr}
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 8004324:	b180      	cbz	r0, 8004348 <USBD_Init+0x26>
#endif
    return USBD_FAIL;
  }

  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 8004326:	f8d0 328c 	ldr.w	r3, [r0, #652]	; 0x28c
 800432a:	b113      	cbz	r3, 8004332 <USBD_Init+0x10>
  {
    pdev->pClass = NULL;
 800432c:	2300      	movs	r3, #0
 800432e:	f8c0 328c 	str.w	r3, [r0, #652]	; 0x28c
  }

  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 8004332:	b109      	cbz	r1, 8004338 <USBD_Init+0x16>
  {
    pdev->pDesc = pdesc;
 8004334:	f8c0 1288 	str.w	r1, [r0, #648]	; 0x288
  }

  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 8004338:	2301      	movs	r3, #1
 800433a:	f880 3274 	strb.w	r3, [r0, #628]	; 0x274
  pdev->id = id;
 800433e:	7002      	strb	r2, [r0, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8004340:	f001 fa72 	bl	8005828 <USBD_LL_Init>

  return USBD_OK;
 8004344:	2000      	movs	r0, #0
 8004346:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 8004348:	2002      	movs	r0, #2
}
 800434a:	bd08      	pop	{r3, pc}

0800434c <USBD_RegisterClass>:
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
  USBD_StatusTypeDef   status = USBD_OK;
  if(pclass != 0)
 800434c:	b119      	cbz	r1, 8004356 <USBD_RegisterClass+0xa>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800434e:	f8c0 128c 	str.w	r1, [r0, #652]	; 0x28c
    status = USBD_OK;
 8004352:	2000      	movs	r0, #0
 8004354:	4770      	bx	lr
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8004356:	2002      	movs	r0, #2
  }

  return status;
}
 8004358:	4770      	bx	lr

0800435a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 800435a:	b508      	push	{r3, lr}

  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800435c:	f001 faaa 	bl	80058b4 <USBD_LL_Start>

  return USBD_OK;
}
 8004360:	2000      	movs	r0, #0
 8004362:	bd08      	pop	{r3, pc}

08004364 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8004364:	b508      	push	{r3, lr}
  USBD_StatusTypeDef   ret = USBD_FAIL;

  if(pdev->pClass != NULL)
 8004366:	f8d0 328c 	ldr.w	r3, [r0, #652]	; 0x28c
 800436a:	b90b      	cbnz	r3, 8004370 <USBD_SetClassConfig+0xc>
  USBD_StatusTypeDef   ret = USBD_FAIL;
 800436c:	2002      	movs	r0, #2
 800436e:	bd08      	pop	{r3, pc}
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0U)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	4798      	blx	r3
 8004374:	2800      	cmp	r0, #0
 8004376:	d1f9      	bne.n	800436c <USBD_SetClassConfig+0x8>
      ret = USBD_OK;
    }
  }

  return ret;
}
 8004378:	bd08      	pop	{r3, pc}

0800437a <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800437a:	b508      	push	{r3, lr}
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800437c:	f8d0 328c 	ldr.w	r3, [r0, #652]	; 0x28c
 8004380:	685b      	ldr	r3, [r3, #4]
 8004382:	4798      	blx	r3
  return USBD_OK;
}
 8004384:	2000      	movs	r0, #0
 8004386:	bd08      	pop	{r3, pc}

08004388 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8004388:	b538      	push	{r3, r4, r5, lr}
 800438a:	4604      	mov	r4, r0
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800438c:	f500 7520 	add.w	r5, r0, #640	; 0x280
 8004390:	4628      	mov	r0, r5
 8004392:	f000 fada 	bl	800494a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8004396:	2301      	movs	r3, #1

  pdev->ep0_data_len = pdev->request.wLength;

  switch (pdev->request.bmRequest & 0x1FU)
 8004398:	f894 1280 	ldrb.w	r1, [r4, #640]	; 0x280
  pdev->ep0_state = USBD_EP0_SETUP;
 800439c:	f8c4 326c 	str.w	r3, [r4, #620]	; 0x26c
  pdev->ep0_data_len = pdev->request.wLength;
 80043a0:	f8b4 3286 	ldrh.w	r3, [r4, #646]	; 0x286
 80043a4:	f8c4 3270 	str.w	r3, [r4, #624]	; 0x270
  switch (pdev->request.bmRequest & 0x1FU)
 80043a8:	f001 031f 	and.w	r3, r1, #31
 80043ac:	2b01      	cmp	r3, #1
 80043ae:	d00e      	beq.n	80043ce <USBD_LL_SetupStage+0x46>
 80043b0:	d307      	bcc.n	80043c2 <USBD_LL_SetupStage+0x3a>
 80043b2:	2b02      	cmp	r3, #2
 80043b4:	d010      	beq.n	80043d8 <USBD_LL_SetupStage+0x50>
  case USB_REQ_RECIPIENT_ENDPOINT:
    USBD_StdEPReq(pdev, &pdev->request);
    break;

  default:
    USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80043b6:	f001 0180 	and.w	r1, r1, #128	; 0x80
 80043ba:	4620      	mov	r0, r4
 80043bc:	f001 faa6 	bl	800590c <USBD_LL_StallEP>
    break;
 80043c0:	e003      	b.n	80043ca <USBD_LL_SetupStage+0x42>
    USBD_StdDevReq (pdev, &pdev->request);
 80043c2:	4629      	mov	r1, r5
 80043c4:	4620      	mov	r0, r4
 80043c6:	f000 f8f1 	bl	80045ac <USBD_StdDevReq>
  }

  return USBD_OK;
}
 80043ca:	2000      	movs	r0, #0
 80043cc:	bd38      	pop	{r3, r4, r5, pc}
    USBD_StdItfReq(pdev, &pdev->request);
 80043ce:	4629      	mov	r1, r5
 80043d0:	4620      	mov	r0, r4
 80043d2:	f000 fa0d 	bl	80047f0 <USBD_StdItfReq>
    break;
 80043d6:	e7f8      	b.n	80043ca <USBD_LL_SetupStage+0x42>
    USBD_StdEPReq(pdev, &pdev->request);
 80043d8:	4629      	mov	r1, r5
 80043da:	4620      	mov	r0, r4
 80043dc:	f000 fa2d 	bl	800483a <USBD_StdEPReq>
    break;
 80043e0:	e7f3      	b.n	80043ca <USBD_LL_SetupStage+0x42>

080043e2 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80043e2:	b570      	push	{r4, r5, r6, lr}
 80043e4:	4605      	mov	r5, r0
 80043e6:	4616      	mov	r6, r2
  USBD_EndpointTypeDef    *pep;

  if(epnum == 0U)
 80043e8:	bb39      	cbnz	r1, 800443a <USBD_LL_DataOutStage+0x58>
  {
    pep = &pdev->ep_out[0];

    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 80043ea:	f8d0 326c 	ldr.w	r3, [r0, #620]	; 0x26c
 80043ee:	2b03      	cmp	r3, #3
 80043f0:	d11e      	bne.n	8004430 <USBD_LL_DataOutStage+0x4e>
    {
      if(pep->rem_length > pep->maxpacket)
 80043f2:	f8d0 314c 	ldr.w	r3, [r0, #332]	; 0x14c
 80043f6:	f8d0 2150 	ldr.w	r2, [r0, #336]	; 0x150
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d90b      	bls.n	8004416 <USBD_LL_DataOutStage+0x34>
      {
        pep->rem_length -=  pep->maxpacket;
 80043fe:	1a9b      	subs	r3, r3, r2

        USBD_CtlContinueRx (pdev,
 8004400:	429a      	cmp	r2, r3
        pep->rem_length -=  pep->maxpacket;
 8004402:	f8c0 314c 	str.w	r3, [r0, #332]	; 0x14c
        USBD_CtlContinueRx (pdev,
 8004406:	bf8c      	ite	hi
 8004408:	b29a      	uxthhi	r2, r3
 800440a:	b292      	uxthls	r2, r2
 800440c:	4631      	mov	r1, r6
 800440e:	f000 fafb 	bl	8004a08 <USBD_CtlContinueRx>
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 8004412:	2000      	movs	r0, #0
    pdev->pClass->DataOut(pdev, epnum);
 8004414:	bd70      	pop	{r4, r5, r6, pc}
        if((pdev->pClass->EP0_RxReady != NULL)&&
 8004416:	f8d0 328c 	ldr.w	r3, [r0, #652]	; 0x28c
 800441a:	691b      	ldr	r3, [r3, #16]
 800441c:	b123      	cbz	r3, 8004428 <USBD_LL_DataOutStage+0x46>
 800441e:	f890 2274 	ldrb.w	r2, [r0, #628]	; 0x274
 8004422:	2a03      	cmp	r2, #3
 8004424:	d100      	bne.n	8004428 <USBD_LL_DataOutStage+0x46>
          pdev->pClass->EP0_RxReady(pdev);
 8004426:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 8004428:	4628      	mov	r0, r5
 800442a:	f000 faf5 	bl	8004a18 <USBD_CtlSendStatus>
 800442e:	e7f0      	b.n	8004412 <USBD_LL_DataOutStage+0x30>
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8004430:	2b05      	cmp	r3, #5
 8004432:	d1ee      	bne.n	8004412 <USBD_LL_DataOutStage+0x30>
        USBD_LL_StallEP(pdev, 0U);
 8004434:	f001 fa6a 	bl	800590c <USBD_LL_StallEP>
 8004438:	e7eb      	b.n	8004412 <USBD_LL_DataOutStage+0x30>
  else if((pdev->pClass->DataOut != NULL) &&
 800443a:	f8d0 328c 	ldr.w	r3, [r0, #652]	; 0x28c
 800443e:	699b      	ldr	r3, [r3, #24]
 8004440:	b12b      	cbz	r3, 800444e <USBD_LL_DataOutStage+0x6c>
 8004442:	f890 2274 	ldrb.w	r2, [r0, #628]	; 0x274
 8004446:	2a03      	cmp	r2, #3
 8004448:	d101      	bne.n	800444e <USBD_LL_DataOutStage+0x6c>
    pdev->pClass->DataOut(pdev, epnum);
 800444a:	4798      	blx	r3
 800444c:	e7e1      	b.n	8004412 <USBD_LL_DataOutStage+0x30>
    return USBD_FAIL;
 800444e:	2002      	movs	r0, #2
}
 8004450:	bd70      	pop	{r4, r5, r6, pc}

08004452 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev, uint8_t epnum,
                                       uint8_t *pdata)
{
 8004452:	b570      	push	{r4, r5, r6, lr}
 8004454:	4613      	mov	r3, r2
 8004456:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;

  if(epnum == 0U)
 8004458:	460e      	mov	r6, r1
 800445a:	2900      	cmp	r1, #0
 800445c:	d148      	bne.n	80044f0 <USBD_LL_DataInStage+0x9e>
  {
    pep = &pdev->ep_in[0];

    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 800445e:	f8d0 226c 	ldr.w	r2, [r0, #620]	; 0x26c
 8004462:	2a02      	cmp	r2, #2
 8004464:	d13d      	bne.n	80044e2 <USBD_LL_DataInStage+0x90>
    {
      if(pep->rem_length > pep->maxpacket)
 8004466:	6a05      	ldr	r5, [r0, #32]
 8004468:	6a42      	ldr	r2, [r0, #36]	; 0x24
 800446a:	4295      	cmp	r5, r2
 800446c:	d914      	bls.n	8004498 <USBD_LL_DataInStage+0x46>
      {
        pep->rem_length -= pep->maxpacket;
 800446e:	1aaa      	subs	r2, r5, r2
 8004470:	6202      	str	r2, [r0, #32]

        USBD_CtlContinueSendData (pdev, pdata, (uint16_t)pep->rem_length);
 8004472:	4619      	mov	r1, r3
 8004474:	b292      	uxth	r2, r2
 8004476:	f000 fab0 	bl	80049da <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 800447a:	4633      	mov	r3, r6
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
          pdev->ep0_data_len = 0U;

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 800447c:	461a      	mov	r2, r3
 800447e:	4619      	mov	r1, r3
 8004480:	4620      	mov	r0, r4
 8004482:	f001 fa8b 	bl	800599c <USBD_LL_PrepareReceive>
      {
        USBD_LL_StallEP(pdev, 0x80U);
      }
    }

    if (pdev->dev_test_mode == 1U)
 8004486:	f894 3278 	ldrb.w	r3, [r4, #632]	; 0x278
 800448a:	2b01      	cmp	r3, #1
 800448c:	f04f 0000 	mov.w	r0, #0
 8004490:	d13a      	bne.n	8004508 <USBD_LL_DataInStage+0xb6>
    {
      USBD_RunTestMode(pdev);
      pdev->dev_test_mode = 0U;
 8004492:	f884 0278 	strb.w	r0, [r4, #632]	; 0x278
 8004496:	bd70      	pop	{r4, r5, r6, pc}
        if((pep->total_length % pep->maxpacket == 0U) &&
 8004498:	69c3      	ldr	r3, [r0, #28]
 800449a:	fbb3 f5f2 	udiv	r5, r3, r2
 800449e:	fb02 3515 	mls	r5, r2, r5, r3
 80044a2:	b965      	cbnz	r5, 80044be <USBD_LL_DataInStage+0x6c>
 80044a4:	429a      	cmp	r2, r3
 80044a6:	d80a      	bhi.n	80044be <USBD_LL_DataInStage+0x6c>
           (pep->total_length >= pep->maxpacket) &&
 80044a8:	f8d0 2270 	ldr.w	r2, [r0, #624]	; 0x270
 80044ac:	4293      	cmp	r3, r2
 80044ae:	d206      	bcs.n	80044be <USBD_LL_DataInStage+0x6c>
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 80044b0:	462a      	mov	r2, r5
 80044b2:	f000 fa92 	bl	80049da <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80044b6:	f8c4 5270 	str.w	r5, [r4, #624]	; 0x270
          USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 80044ba:	462b      	mov	r3, r5
 80044bc:	e7de      	b.n	800447c <USBD_LL_DataInStage+0x2a>
          if((pdev->pClass->EP0_TxSent != NULL)&&
 80044be:	f8d4 328c 	ldr.w	r3, [r4, #652]	; 0x28c
 80044c2:	68db      	ldr	r3, [r3, #12]
 80044c4:	b12b      	cbz	r3, 80044d2 <USBD_LL_DataInStage+0x80>
 80044c6:	f894 2274 	ldrb.w	r2, [r4, #628]	; 0x274
 80044ca:	2a03      	cmp	r2, #3
 80044cc:	d101      	bne.n	80044d2 <USBD_LL_DataInStage+0x80>
            pdev->pClass->EP0_TxSent(pdev);
 80044ce:	4620      	mov	r0, r4
 80044d0:	4798      	blx	r3
          USBD_LL_StallEP(pdev, 0x80U);
 80044d2:	2180      	movs	r1, #128	; 0x80
 80044d4:	4620      	mov	r0, r4
 80044d6:	f001 fa19 	bl	800590c <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 80044da:	4620      	mov	r0, r4
 80044dc:	f000 faa7 	bl	8004a2e <USBD_CtlReceiveStatus>
 80044e0:	e7d1      	b.n	8004486 <USBD_LL_DataInStage+0x34>
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80044e2:	f032 0304 	bics.w	r3, r2, #4
 80044e6:	d1ce      	bne.n	8004486 <USBD_LL_DataInStage+0x34>
        USBD_LL_StallEP(pdev, 0x80U);
 80044e8:	2180      	movs	r1, #128	; 0x80
 80044ea:	f001 fa0f 	bl	800590c <USBD_LL_StallEP>
 80044ee:	e7ca      	b.n	8004486 <USBD_LL_DataInStage+0x34>
    }
  }
  else if((pdev->pClass->DataIn != NULL) &&
 80044f0:	f8d0 328c 	ldr.w	r3, [r0, #652]	; 0x28c
 80044f4:	695b      	ldr	r3, [r3, #20]
 80044f6:	b133      	cbz	r3, 8004506 <USBD_LL_DataInStage+0xb4>
 80044f8:	f890 2274 	ldrb.w	r2, [r0, #628]	; 0x274
 80044fc:	2a03      	cmp	r2, #3
 80044fe:	d102      	bne.n	8004506 <USBD_LL_DataInStage+0xb4>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataIn(pdev, epnum);
 8004500:	4798      	blx	r3
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 8004502:	2000      	movs	r0, #0
    pdev->pClass->DataIn(pdev, epnum);
 8004504:	bd70      	pop	{r4, r5, r6, pc}
    return USBD_FAIL;
 8004506:	2002      	movs	r0, #2
}
 8004508:	bd70      	pop	{r4, r5, r6, pc}

0800450a <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 800450a:	b570      	push	{r4, r5, r6, lr}
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800450c:	2200      	movs	r2, #0
{
 800450e:	4604      	mov	r4, r0
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8004510:	4611      	mov	r1, r2
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8004512:	2501      	movs	r5, #1

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8004514:	2640      	movs	r6, #64	; 0x40
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8004516:	2340      	movs	r3, #64	; 0x40
 8004518:	f001 f9da 	bl	80058d0 <USBD_LL_OpenEP>

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800451c:	4633      	mov	r3, r6
 800451e:	2180      	movs	r1, #128	; 0x80
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8004520:	f8c4 5144 	str.w	r5, [r4, #324]	; 0x144
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8004524:	f8c4 6150 	str.w	r6, [r4, #336]	; 0x150
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8004528:	2200      	movs	r2, #0
 800452a:	4620      	mov	r0, r4
 800452c:	f001 f9d0 	bl	80058d0 <USBD_LL_OpenEP>
  pdev->dev_state = USBD_STATE_DEFAULT;
  pdev->ep0_state = USBD_EP0_IDLE;
  pdev->dev_config= 0U;
  pdev->dev_remote_wakeup = 0U;

  if (pdev->pClassData)
 8004530:	f8d4 3290 	ldr.w	r3, [r4, #656]	; 0x290
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8004534:	61a5      	str	r5, [r4, #24]
  pdev->ep0_state = USBD_EP0_IDLE;
 8004536:	2100      	movs	r1, #0
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8004538:	6266      	str	r6, [r4, #36]	; 0x24
  pdev->dev_state = USBD_STATE_DEFAULT;
 800453a:	f884 5274 	strb.w	r5, [r4, #628]	; 0x274
  pdev->ep0_state = USBD_EP0_IDLE;
 800453e:	f8c4 126c 	str.w	r1, [r4, #620]	; 0x26c
  pdev->dev_config= 0U;
 8004542:	6061      	str	r1, [r4, #4]
  pdev->dev_remote_wakeup = 0U;
 8004544:	f8c4 127c 	str.w	r1, [r4, #636]	; 0x27c
  if (pdev->pClassData)
 8004548:	b123      	cbz	r3, 8004554 <USBD_LL_Reset+0x4a>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800454a:	f8d4 328c 	ldr.w	r3, [r4, #652]	; 0x28c
 800454e:	4620      	mov	r0, r4
 8004550:	685b      	ldr	r3, [r3, #4]
 8004552:	4798      	blx	r3
  }

  return USBD_OK;
}
 8004554:	2000      	movs	r0, #0
 8004556:	bd70      	pop	{r4, r5, r6, pc}

08004558 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 8004558:	7401      	strb	r1, [r0, #16]
  return USBD_OK;
}
 800455a:	2000      	movs	r0, #0
 800455c:	4770      	bx	lr

0800455e <USBD_LL_Suspend>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
  pdev->dev_old_state =  pdev->dev_state;
 800455e:	f890 3274 	ldrb.w	r3, [r0, #628]	; 0x274
 8004562:	f880 3275 	strb.w	r3, [r0, #629]	; 0x275
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8004566:	2304      	movs	r3, #4
 8004568:	f880 3274 	strb.w	r3, [r0, #628]	; 0x274
  return USBD_OK;
}
 800456c:	2000      	movs	r0, #0
 800456e:	4770      	bx	lr

08004570 <USBD_LL_Resume>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
  pdev->dev_state = pdev->dev_old_state;
 8004570:	f890 3275 	ldrb.w	r3, [r0, #629]	; 0x275
 8004574:	f880 3274 	strb.w	r3, [r0, #628]	; 0x274
  return USBD_OK;
}
 8004578:	2000      	movs	r0, #0
 800457a:	4770      	bx	lr

0800457c <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 800457c:	b508      	push	{r3, lr}
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 800457e:	f890 2274 	ldrb.w	r2, [r0, #628]	; 0x274
 8004582:	2a03      	cmp	r2, #3
 8004584:	d104      	bne.n	8004590 <USBD_LL_SOF+0x14>
  {
    if(pdev->pClass->SOF != NULL)
 8004586:	f8d0 328c 	ldr.w	r3, [r0, #652]	; 0x28c
 800458a:	69db      	ldr	r3, [r3, #28]
 800458c:	b103      	cbz	r3, 8004590 <USBD_LL_SOF+0x14>
    {
      pdev->pClass->SOF(pdev);
 800458e:	4798      	blx	r3
    }
  }
  return USBD_OK;
}
 8004590:	2000      	movs	r0, #0
 8004592:	bd08      	pop	{r3, pc}

08004594 <USBD_CtlError.constprop.1>:
* @param  pdev: device instance
* @param  req: usb request
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
 8004594:	b510      	push	{r4, lr}
                            USBD_SetupReqTypedef *req)
{
  USBD_LL_StallEP(pdev , 0x80U);
 8004596:	2180      	movs	r1, #128	; 0x80
void USBD_CtlError( USBD_HandleTypeDef *pdev ,
 8004598:	4604      	mov	r4, r0
  USBD_LL_StallEP(pdev , 0x80U);
 800459a:	f001 f9b7 	bl	800590c <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0U);
 800459e:	4620      	mov	r0, r4
 80045a0:	2100      	movs	r1, #0
}
 80045a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_StallEP(pdev , 0U);
 80045a6:	f001 b9b1 	b.w	800590c <USBD_LL_StallEP>
	...

080045ac <USBD_StdDevReq>:
{
 80045ac:	b537      	push	{r0, r1, r2, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80045ae:	780b      	ldrb	r3, [r1, #0]
 80045b0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80045b4:	2b20      	cmp	r3, #32
{
 80045b6:	4604      	mov	r4, r0
 80045b8:	460d      	mov	r5, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80045ba:	d014      	beq.n	80045e6 <USBD_StdDevReq+0x3a>
 80045bc:	2b40      	cmp	r3, #64	; 0x40
 80045be:	d012      	beq.n	80045e6 <USBD_StdDevReq+0x3a>
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	f040 8095 	bne.w	80046f0 <USBD_StdDevReq+0x144>
    switch (req->bRequest)
 80045c6:	784b      	ldrb	r3, [r1, #1]
 80045c8:	2b09      	cmp	r3, #9
 80045ca:	f200 8090 	bhi.w	80046ee <USBD_StdDevReq+0x142>
 80045ce:	e8df f013 	tbh	[pc, r3, lsl #1]
 80045d2:	00e7      	.short	0x00e7
 80045d4:	008e0101 	.word	0x008e0101
 80045d8:	008e00fa 	.word	0x008e00fa
 80045dc:	00130082 	.word	0x00130082
 80045e0:	00d2008e 	.word	0x00d2008e
 80045e4:	00a0      	.short	0x00a0
    pdev->pClass->Setup(pdev, req);
 80045e6:	f8d4 328c 	ldr.w	r3, [r4, #652]	; 0x28c
 80045ea:	4629      	mov	r1, r5
 80045ec:	689b      	ldr	r3, [r3, #8]
 80045ee:	4620      	mov	r0, r4
 80045f0:	4798      	blx	r3
}
 80045f2:	2000      	movs	r0, #0
 80045f4:	b003      	add	sp, #12
 80045f6:	bd30      	pop	{r4, r5, pc}
  switch (req->wValue >> 8)
 80045f8:	884b      	ldrh	r3, [r1, #2]
 80045fa:	0a1a      	lsrs	r2, r3, #8
 80045fc:	3a01      	subs	r2, #1
 80045fe:	2a0e      	cmp	r2, #14
 8004600:	d875      	bhi.n	80046ee <USBD_StdDevReq+0x142>
 8004602:	e8df f002 	tbb	[pc, r2]
 8004606:	2824      	.short	0x2824
 8004608:	55747435 	.word	0x55747435
 800460c:	7474745e 	.word	0x7474745e
 8004610:	74747474 	.word	0x74747474
 8004614:	08          	.byte	0x08
 8004615:	00          	.byte	0x00
    pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8004616:	f8d0 3288 	ldr.w	r3, [r0, #648]	; 0x288
 800461a:	69db      	ldr	r3, [r3, #28]
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800461c:	7c20      	ldrb	r0, [r4, #16]
 800461e:	f10d 0106 	add.w	r1, sp, #6
 8004622:	4798      	blx	r3
  if((len != 0U) && (req->wLength != 0U))
 8004624:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8004628:	b152      	cbz	r2, 8004640 <USBD_StdDevReq+0x94>
 800462a:	88eb      	ldrh	r3, [r5, #6]
 800462c:	b143      	cbz	r3, 8004640 <USBD_StdDevReq+0x94>
    len = MIN(len, req->wLength);
 800462e:	429a      	cmp	r2, r3
 8004630:	bf28      	it	cs
 8004632:	461a      	movcs	r2, r3
    USBD_CtlSendData (pdev, pbuf, len);
 8004634:	4601      	mov	r1, r0
 8004636:	4620      	mov	r0, r4
    len = MIN(len, req->wLength);
 8004638:	f8ad 2006 	strh.w	r2, [sp, #6]
    USBD_CtlSendData (pdev, pbuf, len);
 800463c:	f000 f9c0 	bl	80049c0 <USBD_CtlSendData>
  if(req->wLength == 0U)
 8004640:	88eb      	ldrh	r3, [r5, #6]
 8004642:	2b00      	cmp	r3, #0
 8004644:	d1d5      	bne.n	80045f2 <USBD_StdDevReq+0x46>
    USBD_CtlSendStatus(pdev);
 8004646:	4620      	mov	r0, r4
 8004648:	f000 f9e6 	bl	8004a18 <USBD_CtlSendStatus>
 800464c:	e7d1      	b.n	80045f2 <USBD_StdDevReq+0x46>
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800464e:	f8d0 3288 	ldr.w	r3, [r0, #648]	; 0x288
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	e7e2      	b.n	800461c <USBD_StdDevReq+0x70>
    if(pdev->dev_speed == USBD_SPEED_HIGH )
 8004656:	7c02      	ldrb	r2, [r0, #16]
 8004658:	f8d0 328c 	ldr.w	r3, [r0, #652]	; 0x28c
 800465c:	b932      	cbnz	r2, 800466c <USBD_StdDevReq+0xc0>
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 800465e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 8004660:	f10d 0006 	add.w	r0, sp, #6
 8004664:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8004666:	2302      	movs	r3, #2
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8004668:	7043      	strb	r3, [r0, #1]
 800466a:	e7db      	b.n	8004624 <USBD_StdDevReq+0x78>
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 800466c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800466e:	e7f7      	b.n	8004660 <USBD_StdDevReq+0xb4>
    switch ((uint8_t)(req->wValue))
 8004670:	b2db      	uxtb	r3, r3
 8004672:	2b05      	cmp	r3, #5
 8004674:	d83b      	bhi.n	80046ee <USBD_StdDevReq+0x142>
 8004676:	e8df f003 	tbb	[pc, r3]
 800467a:	0703      	.short	0x0703
 800467c:	17130f0b 	.word	0x17130f0b
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8004680:	f8d0 3288 	ldr.w	r3, [r0, #648]	; 0x288
 8004684:	685b      	ldr	r3, [r3, #4]
 8004686:	e7c9      	b.n	800461c <USBD_StdDevReq+0x70>
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8004688:	f8d0 3288 	ldr.w	r3, [r0, #648]	; 0x288
 800468c:	689b      	ldr	r3, [r3, #8]
 800468e:	e7c5      	b.n	800461c <USBD_StdDevReq+0x70>
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8004690:	f8d0 3288 	ldr.w	r3, [r0, #648]	; 0x288
 8004694:	68db      	ldr	r3, [r3, #12]
 8004696:	e7c1      	b.n	800461c <USBD_StdDevReq+0x70>
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8004698:	f8d0 3288 	ldr.w	r3, [r0, #648]	; 0x288
 800469c:	691b      	ldr	r3, [r3, #16]
 800469e:	e7bd      	b.n	800461c <USBD_StdDevReq+0x70>
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80046a0:	f8d0 3288 	ldr.w	r3, [r0, #648]	; 0x288
 80046a4:	695b      	ldr	r3, [r3, #20]
 80046a6:	e7b9      	b.n	800461c <USBD_StdDevReq+0x70>
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80046a8:	f8d0 3288 	ldr.w	r3, [r0, #648]	; 0x288
 80046ac:	699b      	ldr	r3, [r3, #24]
 80046ae:	e7b5      	b.n	800461c <USBD_StdDevReq+0x70>
    if(pdev->dev_speed == USBD_SPEED_HIGH)
 80046b0:	7c03      	ldrb	r3, [r0, #16]
 80046b2:	b9e3      	cbnz	r3, 80046ee <USBD_StdDevReq+0x142>
      pbuf = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80046b4:	f8d0 328c 	ldr.w	r3, [r0, #652]	; 0x28c
 80046b8:	f10d 0006 	add.w	r0, sp, #6
 80046bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046be:	4798      	blx	r3
 80046c0:	e7b0      	b.n	8004624 <USBD_StdDevReq+0x78>
    if(pdev->dev_speed == USBD_SPEED_HIGH  )
 80046c2:	7c03      	ldrb	r3, [r0, #16]
 80046c4:	b99b      	cbnz	r3, 80046ee <USBD_StdDevReq+0x142>
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80046c6:	f8d0 328c 	ldr.w	r3, [r0, #652]	; 0x28c
 80046ca:	f10d 0006 	add.w	r0, sp, #6
 80046ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046d0:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80046d2:	2307      	movs	r3, #7
 80046d4:	e7c8      	b.n	8004668 <USBD_StdDevReq+0xbc>
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80046d6:	888b      	ldrh	r3, [r1, #4]
 80046d8:	b94b      	cbnz	r3, 80046ee <USBD_StdDevReq+0x142>
 80046da:	88cb      	ldrh	r3, [r1, #6]
 80046dc:	b93b      	cbnz	r3, 80046ee <USBD_StdDevReq+0x142>
 80046de:	884d      	ldrh	r5, [r1, #2]
 80046e0:	2d7f      	cmp	r5, #127	; 0x7f
 80046e2:	d804      	bhi.n	80046ee <USBD_StdDevReq+0x142>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80046e4:	f890 3274 	ldrb.w	r3, [r0, #628]	; 0x274
 80046e8:	2b03      	cmp	r3, #3
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80046ea:	b2e9      	uxtb	r1, r5
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80046ec:	d103      	bne.n	80046f6 <USBD_StdDevReq+0x14a>
      USBD_CtlError(pdev, req);
 80046ee:	4620      	mov	r0, r4
    USBD_CtlError(pdev, req);
 80046f0:	f7ff ff50 	bl	8004594 <USBD_CtlError.constprop.1>
    break;
 80046f4:	e77d      	b.n	80045f2 <USBD_StdDevReq+0x46>
      pdev->dev_address = dev_addr;
 80046f6:	f880 1276 	strb.w	r1, [r0, #630]	; 0x276
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 80046fa:	f001 f933 	bl	8005964 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 80046fe:	4620      	mov	r0, r4
 8004700:	f000 f98a 	bl	8004a18 <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 8004704:	b11d      	cbz	r5, 800470e <USBD_StdDevReq+0x162>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8004706:	2302      	movs	r3, #2
        pdev->dev_state = USBD_STATE_DEFAULT;
 8004708:	f884 3274 	strb.w	r3, [r4, #628]	; 0x274
 800470c:	e771      	b.n	80045f2 <USBD_StdDevReq+0x46>
 800470e:	2301      	movs	r3, #1
 8004710:	e7fa      	b.n	8004708 <USBD_StdDevReq+0x15c>
  cfgidx = (uint8_t)(req->wValue);
 8004712:	7889      	ldrb	r1, [r1, #2]
 8004714:	4d35      	ldr	r5, [pc, #212]	; (80047ec <USBD_StdDevReq+0x240>)
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8004716:	2901      	cmp	r1, #1
  cfgidx = (uint8_t)(req->wValue);
 8004718:	7029      	strb	r1, [r5, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800471a:	d8e8      	bhi.n	80046ee <USBD_StdDevReq+0x142>
    switch (pdev->dev_state)
 800471c:	f890 3274 	ldrb.w	r3, [r0, #628]	; 0x274
 8004720:	2b02      	cmp	r3, #2
 8004722:	d008      	beq.n	8004736 <USBD_StdDevReq+0x18a>
 8004724:	2b03      	cmp	r3, #3
 8004726:	d014      	beq.n	8004752 <USBD_StdDevReq+0x1a6>
      USBD_CtlError(pdev, req);
 8004728:	f7ff ff34 	bl	8004594 <USBD_CtlError.constprop.1>
      USBD_ClrClassConfig(pdev, cfgidx);
 800472c:	7829      	ldrb	r1, [r5, #0]
 800472e:	4620      	mov	r0, r4
 8004730:	f7ff fe23 	bl	800437a <USBD_ClrClassConfig>
 8004734:	e75d      	b.n	80045f2 <USBD_StdDevReq+0x46>
      if (cfgidx)
 8004736:	2900      	cmp	r1, #0
 8004738:	d085      	beq.n	8004646 <USBD_StdDevReq+0x9a>
        pdev->dev_config = cfgidx;
 800473a:	2101      	movs	r1, #1
        pdev->dev_state = USBD_STATE_CONFIGURED;
 800473c:	2303      	movs	r3, #3
        pdev->dev_config = cfgidx;
 800473e:	6041      	str	r1, [r0, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8004740:	f880 3274 	strb.w	r3, [r0, #628]	; 0x274
        if(USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8004744:	4620      	mov	r0, r4
 8004746:	f7ff fe0d 	bl	8004364 <USBD_SetClassConfig>
 800474a:	2802      	cmp	r0, #2
 800474c:	f47f af7b 	bne.w	8004646 <USBD_StdDevReq+0x9a>
 8004750:	e7cd      	b.n	80046ee <USBD_StdDevReq+0x142>
      if (cfgidx == 0U)
 8004752:	b931      	cbnz	r1, 8004762 <USBD_StdDevReq+0x1b6>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8004754:	2302      	movs	r3, #2
 8004756:	f880 3274 	strb.w	r3, [r0, #628]	; 0x274
        pdev->dev_config = cfgidx;
 800475a:	6041      	str	r1, [r0, #4]
        USBD_ClrClassConfig(pdev, cfgidx);
 800475c:	f7ff fe0d 	bl	800437a <USBD_ClrClassConfig>
 8004760:	e771      	b.n	8004646 <USBD_StdDevReq+0x9a>
      else if (cfgidx != pdev->dev_config)
 8004762:	6841      	ldr	r1, [r0, #4]
 8004764:	2901      	cmp	r1, #1
 8004766:	f43f af6e 	beq.w	8004646 <USBD_StdDevReq+0x9a>
        USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800476a:	b2c9      	uxtb	r1, r1
 800476c:	f7ff fe05 	bl	800437a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8004770:	7829      	ldrb	r1, [r5, #0]
 8004772:	6061      	str	r1, [r4, #4]
 8004774:	e7e6      	b.n	8004744 <USBD_StdDevReq+0x198>
  if (req->wLength != 1U)
 8004776:	88ca      	ldrh	r2, [r1, #6]
 8004778:	2a01      	cmp	r2, #1
 800477a:	d1b8      	bne.n	80046ee <USBD_StdDevReq+0x142>
    switch (pdev->dev_state)
 800477c:	f890 3274 	ldrb.w	r3, [r0, #628]	; 0x274
 8004780:	2b00      	cmp	r3, #0
 8004782:	d0b4      	beq.n	80046ee <USBD_StdDevReq+0x142>
 8004784:	2b02      	cmp	r3, #2
 8004786:	d903      	bls.n	8004790 <USBD_StdDevReq+0x1e4>
 8004788:	2b03      	cmp	r3, #3
 800478a:	d1b0      	bne.n	80046ee <USBD_StdDevReq+0x142>
      USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800478c:	1d01      	adds	r1, r0, #4
 800478e:	e003      	b.n	8004798 <USBD_StdDevReq+0x1ec>
      pdev->dev_default_config = 0U;
 8004790:	4601      	mov	r1, r0
 8004792:	2300      	movs	r3, #0
 8004794:	f841 3f08 	str.w	r3, [r1, #8]!
    USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8004798:	4620      	mov	r0, r4
 800479a:	f000 f911 	bl	80049c0 <USBD_CtlSendData>
 800479e:	e728      	b.n	80045f2 <USBD_StdDevReq+0x46>
  switch (pdev->dev_state)
 80047a0:	f890 3274 	ldrb.w	r3, [r0, #628]	; 0x274
 80047a4:	3b01      	subs	r3, #1
 80047a6:	2b02      	cmp	r3, #2
 80047a8:	d8a1      	bhi.n	80046ee <USBD_StdDevReq+0x142>
    if(req->wLength != 0x2U)
 80047aa:	88cb      	ldrh	r3, [r1, #6]
 80047ac:	2b02      	cmp	r3, #2
 80047ae:	d19e      	bne.n	80046ee <USBD_StdDevReq+0x142>
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80047b0:	2301      	movs	r3, #1
 80047b2:	60c3      	str	r3, [r0, #12]
    if (pdev->dev_remote_wakeup)
 80047b4:	f8d0 327c 	ldr.w	r3, [r0, #636]	; 0x27c
 80047b8:	b10b      	cbz	r3, 80047be <USBD_StdDevReq+0x212>
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80047ba:	2303      	movs	r3, #3
 80047bc:	60c3      	str	r3, [r0, #12]
    USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 80047be:	2202      	movs	r2, #2
 80047c0:	f104 010c 	add.w	r1, r4, #12
 80047c4:	e7e8      	b.n	8004798 <USBD_StdDevReq+0x1ec>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80047c6:	884b      	ldrh	r3, [r1, #2]
 80047c8:	2b01      	cmp	r3, #1
 80047ca:	f47f af12 	bne.w	80045f2 <USBD_StdDevReq+0x46>
    pdev->dev_remote_wakeup = 1U;
 80047ce:	f8c4 327c 	str.w	r3, [r4, #636]	; 0x27c
 80047d2:	e738      	b.n	8004646 <USBD_StdDevReq+0x9a>
  switch (pdev->dev_state)
 80047d4:	f890 3274 	ldrb.w	r3, [r0, #628]	; 0x274
 80047d8:	3b01      	subs	r3, #1
 80047da:	2b02      	cmp	r3, #2
 80047dc:	d887      	bhi.n	80046ee <USBD_StdDevReq+0x142>
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80047de:	884b      	ldrh	r3, [r1, #2]
 80047e0:	2b01      	cmp	r3, #1
 80047e2:	f47f af06 	bne.w	80045f2 <USBD_StdDevReq+0x46>
      pdev->dev_remote_wakeup = 0U;
 80047e6:	2300      	movs	r3, #0
 80047e8:	e7f1      	b.n	80047ce <USBD_StdDevReq+0x222>
 80047ea:	bf00      	nop
 80047ec:	200007f4 	.word	0x200007f4

080047f0 <USBD_StdItfReq>:
{
 80047f0:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80047f2:	780b      	ldrb	r3, [r1, #0]
 80047f4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80047f8:	2b20      	cmp	r3, #32
{
 80047fa:	4604      	mov	r4, r0
 80047fc:	460d      	mov	r5, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80047fe:	d002      	beq.n	8004806 <USBD_StdItfReq+0x16>
 8004800:	2b40      	cmp	r3, #64	; 0x40
 8004802:	d000      	beq.n	8004806 <USBD_StdItfReq+0x16>
 8004804:	b9b3      	cbnz	r3, 8004834 <USBD_StdItfReq+0x44>
    switch (pdev->dev_state)
 8004806:	f894 3274 	ldrb.w	r3, [r4, #628]	; 0x274
 800480a:	3b01      	subs	r3, #1
 800480c:	2b02      	cmp	r3, #2
 800480e:	d810      	bhi.n	8004832 <USBD_StdItfReq+0x42>
      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8004810:	792b      	ldrb	r3, [r5, #4]
 8004812:	2b01      	cmp	r3, #1
 8004814:	d80d      	bhi.n	8004832 <USBD_StdItfReq+0x42>
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup (pdev, req);
 8004816:	f8d4 328c 	ldr.w	r3, [r4, #652]	; 0x28c
 800481a:	4629      	mov	r1, r5
 800481c:	689b      	ldr	r3, [r3, #8]
 800481e:	4620      	mov	r0, r4
 8004820:	4798      	blx	r3
        if ((req->wLength == 0U) && (ret == USBD_OK))
 8004822:	88eb      	ldrh	r3, [r5, #6]
 8004824:	b91b      	cbnz	r3, 800482e <USBD_StdItfReq+0x3e>
 8004826:	b910      	cbnz	r0, 800482e <USBD_StdItfReq+0x3e>
          USBD_CtlSendStatus(pdev);
 8004828:	4620      	mov	r0, r4
 800482a:	f000 f8f5 	bl	8004a18 <USBD_CtlSendStatus>
}
 800482e:	2000      	movs	r0, #0
 8004830:	bd38      	pop	{r3, r4, r5, pc}
      USBD_CtlError(pdev, req);
 8004832:	4620      	mov	r0, r4
    USBD_CtlError(pdev, req);
 8004834:	f7ff feae 	bl	8004594 <USBD_CtlError.constprop.1>
    break;
 8004838:	e7f9      	b.n	800482e <USBD_StdItfReq+0x3e>

0800483a <USBD_StdEPReq>:
{
 800483a:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800483c:	780a      	ldrb	r2, [r1, #0]
 800483e:	f002 0260 	and.w	r2, r2, #96	; 0x60
 8004842:	2a20      	cmp	r2, #32
{
 8004844:	4604      	mov	r4, r0
 8004846:	460b      	mov	r3, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8004848:	d013      	beq.n	8004872 <USBD_StdEPReq+0x38>
 800484a:	2a40      	cmp	r2, #64	; 0x40
 800484c:	d011      	beq.n	8004872 <USBD_StdEPReq+0x38>
 800484e:	b96a      	cbnz	r2, 800486c <USBD_StdEPReq+0x32>
    switch (req->bRequest)
 8004850:	785d      	ldrb	r5, [r3, #1]
  ep_addr  = LOBYTE(req->wIndex);
 8004852:	888a      	ldrh	r2, [r1, #4]
    switch (req->bRequest)
 8004854:	2d01      	cmp	r5, #1
  ep_addr  = LOBYTE(req->wIndex);
 8004856:	b2d1      	uxtb	r1, r2
    switch (req->bRequest)
 8004858:	d01f      	beq.n	800489a <USBD_StdEPReq+0x60>
 800485a:	d335      	bcc.n	80048c8 <USBD_StdEPReq+0x8e>
 800485c:	2d03      	cmp	r5, #3
 800485e:	d105      	bne.n	800486c <USBD_StdEPReq+0x32>
      switch (pdev->dev_state)
 8004860:	f890 2274 	ldrb.w	r2, [r0, #628]	; 0x274
 8004864:	2a02      	cmp	r2, #2
 8004866:	d026      	beq.n	80048b6 <USBD_StdEPReq+0x7c>
 8004868:	2a03      	cmp	r2, #3
 800486a:	d00a      	beq.n	8004882 <USBD_StdEPReq+0x48>
    USBD_CtlError(pdev, req);
 800486c:	f7ff fe92 	bl	8004594 <USBD_CtlError.constprop.1>
    break;
 8004870:	e005      	b.n	800487e <USBD_StdEPReq+0x44>
    pdev->pClass->Setup (pdev, req);
 8004872:	f8d4 228c 	ldr.w	r2, [r4, #652]	; 0x28c
 8004876:	4619      	mov	r1, r3
 8004878:	6892      	ldr	r2, [r2, #8]
 800487a:	4620      	mov	r0, r4
 800487c:	4790      	blx	r2
}
 800487e:	2000      	movs	r0, #0
 8004880:	bd38      	pop	{r3, r4, r5, pc}
        if (req->wValue == USB_FEATURE_EP_HALT)
 8004882:	885a      	ldrh	r2, [r3, #2]
 8004884:	b92a      	cbnz	r2, 8004892 <USBD_StdEPReq+0x58>
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8004886:	064a      	lsls	r2, r1, #25
 8004888:	d003      	beq.n	8004892 <USBD_StdEPReq+0x58>
 800488a:	88db      	ldrh	r3, [r3, #6]
 800488c:	b90b      	cbnz	r3, 8004892 <USBD_StdEPReq+0x58>
            USBD_LL_StallEP(pdev, ep_addr);
 800488e:	f001 f83d 	bl	800590c <USBD_LL_StallEP>
        USBD_CtlSendStatus(pdev);
 8004892:	4620      	mov	r0, r4
 8004894:	f000 f8c0 	bl	8004a18 <USBD_CtlSendStatus>
        break;
 8004898:	e7f1      	b.n	800487e <USBD_StdEPReq+0x44>
      switch (pdev->dev_state)
 800489a:	f890 2274 	ldrb.w	r2, [r0, #628]	; 0x274
 800489e:	2a02      	cmp	r2, #2
 80048a0:	d009      	beq.n	80048b6 <USBD_StdEPReq+0x7c>
 80048a2:	2a03      	cmp	r2, #3
 80048a4:	d1e2      	bne.n	800486c <USBD_StdEPReq+0x32>
        if (req->wValue == USB_FEATURE_EP_HALT)
 80048a6:	885b      	ldrh	r3, [r3, #2]
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d1e8      	bne.n	800487e <USBD_StdEPReq+0x44>
          if ((ep_addr & 0x7FU) != 0x00U)
 80048ac:	064d      	lsls	r5, r1, #25
 80048ae:	d0f0      	beq.n	8004892 <USBD_StdEPReq+0x58>
            USBD_LL_ClearStallEP(pdev, ep_addr);
 80048b0:	f001 f83a 	bl	8005928 <USBD_LL_ClearStallEP>
 80048b4:	e7ed      	b.n	8004892 <USBD_StdEPReq+0x58>
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80048b6:	064b      	lsls	r3, r1, #25
 80048b8:	d017      	beq.n	80048ea <USBD_StdEPReq+0xb0>
          USBD_LL_StallEP(pdev, ep_addr);
 80048ba:	f001 f827 	bl	800590c <USBD_LL_StallEP>
          USBD_LL_StallEP(pdev, 0x80U);
 80048be:	2180      	movs	r1, #128	; 0x80
 80048c0:	4620      	mov	r0, r4
 80048c2:	f001 f823 	bl	800590c <USBD_LL_StallEP>
 80048c6:	e7da      	b.n	800487e <USBD_StdEPReq+0x44>
      switch (pdev->dev_state)
 80048c8:	f890 3274 	ldrb.w	r3, [r0, #628]	; 0x274
 80048cc:	2b02      	cmp	r3, #2
 80048ce:	d00e      	beq.n	80048ee <USBD_StdEPReq+0xb4>
 80048d0:	2b03      	cmp	r3, #3
 80048d2:	d1cb      	bne.n	800486c <USBD_StdEPReq+0x32>
        if((ep_addr & 0x80U) == 0x80U)
 80048d4:	f012 0f80 	tst.w	r2, #128	; 0x80
 80048d8:	f04f 0314 	mov.w	r3, #20
 80048dc:	f001 020f 	and.w	r2, r1, #15
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80048e0:	fb03 0202 	mla	r2, r3, r2, r0
        if((ep_addr & 0x80U) == 0x80U)
 80048e4:	d012      	beq.n	800490c <USBD_StdEPReq+0xd2>
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80048e6:	6992      	ldr	r2, [r2, #24]
 80048e8:	b9da      	cbnz	r2, 8004922 <USBD_StdEPReq+0xe8>
          USBD_CtlError(pdev, req);
 80048ea:	4620      	mov	r0, r4
 80048ec:	e7be      	b.n	800486c <USBD_StdEPReq+0x32>
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80048ee:	0649      	lsls	r1, r1, #25
 80048f0:	d1fb      	bne.n	80048ea <USBD_StdEPReq+0xb0>
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 80048f2:	0613      	lsls	r3, r2, #24
 80048f4:	bf4c      	ite	mi
 80048f6:	f100 0114 	addmi.w	r1, r0, #20
 80048fa:	f500 71a0 	addpl.w	r1, r0, #320	; 0x140
          pep->status = 0x0000U;
 80048fe:	2300      	movs	r3, #0
 8004900:	600b      	str	r3, [r1, #0]
          USBD_CtlSendData (pdev, (uint8_t *)(void *)&pep->status, 2U);
 8004902:	2202      	movs	r2, #2
          USBD_CtlSendData (pdev, (uint8_t *)(void *)&pep->status, 2U);
 8004904:	4620      	mov	r0, r4
 8004906:	f000 f85b 	bl	80049c0 <USBD_CtlSendData>
          break;
 800490a:	e7b8      	b.n	800487e <USBD_StdEPReq+0x44>
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800490c:	f8d2 2144 	ldr.w	r2, [r2, #324]	; 0x144
 8004910:	2a00      	cmp	r2, #0
 8004912:	d0ea      	beq.n	80048ea <USBD_StdEPReq+0xb0>
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 8004914:	f001 057f 	and.w	r5, r1, #127	; 0x7f
 8004918:	fb03 0505 	mla	r5, r3, r5, r0
 800491c:	f505 75a0 	add.w	r5, r5, #320	; 0x140
 8004920:	e004      	b.n	800492c <USBD_StdEPReq+0xf2>
 8004922:	f001 057f 	and.w	r5, r1, #127	; 0x7f
 8004926:	fb05 3503 	mla	r5, r5, r3, r3
 800492a:	4405      	add	r5, r0
          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800492c:	f011 037f 	ands.w	r3, r1, #127	; 0x7f
 8004930:	d103      	bne.n	800493a <USBD_StdEPReq+0x100>
            pep->status = 0x0001U;
 8004932:	602b      	str	r3, [r5, #0]
          USBD_CtlSendData (pdev, (uint8_t *)(void *)&pep->status, 2U);
 8004934:	2202      	movs	r2, #2
 8004936:	4629      	mov	r1, r5
 8004938:	e7e4      	b.n	8004904 <USBD_StdEPReq+0xca>
          else if(USBD_LL_IsStallEP(pdev, ep_addr))
 800493a:	4620      	mov	r0, r4
 800493c:	f001 f802 	bl	8005944 <USBD_LL_IsStallEP>
 8004940:	b108      	cbz	r0, 8004946 <USBD_StdEPReq+0x10c>
            pep->status = 0x0001U;
 8004942:	2301      	movs	r3, #1
 8004944:	e7f5      	b.n	8004932 <USBD_StdEPReq+0xf8>
            pep->status = 0x0000U;
 8004946:	6028      	str	r0, [r5, #0]
 8004948:	e7f4      	b.n	8004934 <USBD_StdEPReq+0xfa>

0800494a <USBD_ParseSetupRequest>:
  req->bmRequest     = *(uint8_t *)  (pdata);
 800494a:	780b      	ldrb	r3, [r1, #0]
 800494c:	7003      	strb	r3, [r0, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 800494e:	784b      	ldrb	r3, [r1, #1]
 8004950:	7043      	strb	r3, [r0, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 8004952:	78ca      	ldrb	r2, [r1, #3]
 8004954:	788b      	ldrb	r3, [r1, #2]
 8004956:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 800495a:	8043      	strh	r3, [r0, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 800495c:	794a      	ldrb	r2, [r1, #5]
 800495e:	790b      	ldrb	r3, [r1, #4]
 8004960:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8004964:	8083      	strh	r3, [r0, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 8004966:	79ca      	ldrb	r2, [r1, #7]
 8004968:	798b      	ldrb	r3, [r1, #6]
 800496a:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 800496e:	80c3      	strh	r3, [r0, #6]
 8004970:	4770      	bx	lr

08004972 <USBD_CtlError>:
{
 8004972:	b510      	push	{r4, lr}
  USBD_LL_StallEP(pdev , 0x80U);
 8004974:	2180      	movs	r1, #128	; 0x80
{
 8004976:	4604      	mov	r4, r0
  USBD_LL_StallEP(pdev , 0x80U);
 8004978:	f000 ffc8 	bl	800590c <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0U);
 800497c:	4620      	mov	r0, r4
 800497e:	2100      	movs	r1, #0
}
 8004980:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_StallEP(pdev , 0U);
 8004984:	f000 bfc2 	b.w	800590c <USBD_LL_StallEP>

08004988 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8004988:	b530      	push	{r4, r5, lr}
  uint8_t idx = 0U;

  if (desc != NULL)
 800498a:	b188      	cbz	r0, 80049b0 <USBD_GetString+0x28>
 800498c:	4605      	mov	r5, r0
 800498e:	1a2b      	subs	r3, r5, r0
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
    uint8_t  len = 0U;

    while (*buf != '\0')
 8004990:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004994:	b2db      	uxtb	r3, r3
 8004996:	2c00      	cmp	r4, #0
 8004998:	d1f9      	bne.n	800498e <USBD_GetString+0x6>
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800499a:	3301      	adds	r3, #1
 800499c:	005b      	lsls	r3, r3, #1
 800499e:	8013      	strh	r3, [r2, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 80049a0:	700b      	strb	r3, [r1, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 80049a2:	2303      	movs	r3, #3
 80049a4:	704b      	strb	r3, [r1, #1]
 80049a6:	3801      	subs	r0, #1
 80049a8:	2302      	movs	r3, #2
    while (*desc != '\0')
 80049aa:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 80049ae:	b905      	cbnz	r5, 80049b2 <USBD_GetString+0x2a>
 80049b0:	bd30      	pop	{r4, r5, pc}
      unicode[idx++] = *desc++;
 80049b2:	1c5a      	adds	r2, r3, #1
 80049b4:	b2d2      	uxtb	r2, r2
 80049b6:	54cd      	strb	r5, [r1, r3]
      unicode[idx++] =  0U;
 80049b8:	3302      	adds	r3, #2
 80049ba:	b2db      	uxtb	r3, r3
 80049bc:	548c      	strb	r4, [r1, r2]
 80049be:	e7f4      	b.n	80049aa <USBD_GetString+0x22>

080049c0 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                     uint16_t len)
{
 80049c0:	b510      	push	{r4, lr}
 80049c2:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80049c4:	2202      	movs	r2, #2
 80049c6:	f8c0 226c 	str.w	r2, [r0, #620]	; 0x26c
  pdev->ep_in[0].total_length = len;
 80049ca:	61c3      	str	r3, [r0, #28]
  pdev->ep_in[0].rem_length   = len;

 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00U, pbuf, len);
 80049cc:	460a      	mov	r2, r1
  pdev->ep_in[0].rem_length   = len;
 80049ce:	6203      	str	r3, [r0, #32]
  USBD_LL_Transmit (pdev, 0x00U, pbuf, len);
 80049d0:	2100      	movs	r1, #0
 80049d2:	f000 ffd5 	bl	8005980 <USBD_LL_Transmit>

  return USBD_OK;
}
 80049d6:	2000      	movs	r0, #0
 80049d8:	bd10      	pop	{r4, pc}

080049da <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData (USBD_HandleTypeDef *pdev,
                                             uint8_t *pbuf, uint16_t len)
{
 80049da:	b508      	push	{r3, lr}
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00U, pbuf, len);
 80049dc:	4613      	mov	r3, r2
 80049de:	460a      	mov	r2, r1
 80049e0:	2100      	movs	r1, #0
 80049e2:	f000 ffcd 	bl	8005980 <USBD_LL_Transmit>

  return USBD_OK;
}
 80049e6:	2000      	movs	r0, #0
 80049e8:	bd08      	pop	{r3, pc}

080049ea <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                      uint16_t len)
{
 80049ea:	b510      	push	{r4, lr}
 80049ec:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80049ee:	2203      	movs	r2, #3
 80049f0:	f8c0 226c 	str.w	r2, [r0, #620]	; 0x26c
  pdev->ep_out[0].total_length = len;
 80049f4:	f8c0 3148 	str.w	r3, [r0, #328]	; 0x148
  pdev->ep_out[0].rem_length   = len;

  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev, 0U, pbuf, len);
 80049f8:	460a      	mov	r2, r1
  pdev->ep_out[0].rem_length   = len;
 80049fa:	f8c0 314c 	str.w	r3, [r0, #332]	; 0x14c
  USBD_LL_PrepareReceive (pdev, 0U, pbuf, len);
 80049fe:	2100      	movs	r1, #0
 8004a00:	f000 ffcc 	bl	800599c <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8004a04:	2000      	movs	r0, #0
 8004a06:	bd10      	pop	{r4, pc}

08004a08 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                       uint16_t len)
{
 8004a08:	b508      	push	{r3, lr}
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8004a0a:	4613      	mov	r3, r2
 8004a0c:	460a      	mov	r2, r1
 8004a0e:	2100      	movs	r1, #0
 8004a10:	f000 ffc4 	bl	800599c <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8004a14:	2000      	movs	r0, #0
 8004a16:	bd08      	pop	{r3, pc}

08004a18 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus (USBD_HandleTypeDef *pdev)
{
 8004a18:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8004a1a:	2304      	movs	r3, #4
 8004a1c:	f8c0 326c 	str.w	r3, [r0, #620]	; 0x26c

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8004a20:	2300      	movs	r3, #0
 8004a22:	461a      	mov	r2, r3
 8004a24:	4619      	mov	r1, r3
 8004a26:	f000 ffab 	bl	8005980 <USBD_LL_Transmit>

  return USBD_OK;
}
 8004a2a:	2000      	movs	r0, #0
 8004a2c:	bd08      	pop	{r3, pc}

08004a2e <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus (USBD_HandleTypeDef *pdev)
{
 8004a2e:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8004a30:	2305      	movs	r3, #5
 8004a32:	f8c0 326c 	str.w	r3, [r0, #620]	; 0x26c

 /* Start the transfer */
  USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 8004a36:	2300      	movs	r3, #0
 8004a38:	461a      	mov	r2, r3
 8004a3a:	4619      	mov	r1, r3
 8004a3c:	f000 ffae 	bl	800599c <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8004a40:	2000      	movs	r0, #0
 8004a42:	bd08      	pop	{r3, pc}

08004a44 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8004a44:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a46:	2214      	movs	r2, #20
{
 8004a48:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a4a:	eb0d 0002 	add.w	r0, sp, r2
 8004a4e:	2100      	movs	r1, #0
 8004a50:	f001 f890 	bl	8005b74 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004a54:	4b38      	ldr	r3, [pc, #224]	; (8004b38 <MX_GPIO_Init+0xf4>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, O_USART2_DIR_Pin|O_USART2_BREAK_Pin|O_USART1_DIR_Pin, GPIO_PIN_RESET);
 8004a56:	4e39      	ldr	r6, [pc, #228]	; (8004b3c <MX_GPIO_Init+0xf8>)
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004a58:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004a5a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004a5e:	64da      	str	r2, [r3, #76]	; 0x4c
 8004a60:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004a62:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8004a66:	9200      	str	r2, [sp, #0]
 8004a68:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004a6a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004a6c:	f042 0204 	orr.w	r2, r2, #4
 8004a70:	64da      	str	r2, [r3, #76]	; 0x4c
 8004a72:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004a74:	f002 0204 	and.w	r2, r2, #4
 8004a78:	9201      	str	r2, [sp, #4]
 8004a7a:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a7c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004a7e:	f042 0201 	orr.w	r2, r2, #1
 8004a82:	64da      	str	r2, [r3, #76]	; 0x4c
 8004a84:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004a86:	f002 0201 	and.w	r2, r2, #1
 8004a8a:	9202      	str	r2, [sp, #8]
 8004a8c:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a8e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004a90:	f042 0202 	orr.w	r2, r2, #2
 8004a94:	64da      	str	r2, [r3, #76]	; 0x4c
 8004a96:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004a98:	f002 0202 	and.w	r2, r2, #2
 8004a9c:	9203      	str	r2, [sp, #12]
 8004a9e:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004aa0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004aa2:	f042 0208 	orr.w	r2, r2, #8
 8004aa6:	64da      	str	r2, [r3, #76]	; 0x4c
 8004aa8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004aaa:	f003 0308 	and.w	r3, r3, #8
 8004aae:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOC, O_USART2_DIR_Pin|O_USART2_BREAK_Pin|O_USART1_DIR_Pin, GPIO_PIN_RESET);
 8004ab0:	4630      	mov	r0, r6
 8004ab2:	2200      	movs	r2, #0
 8004ab4:	f241 010c 	movw	r1, #4108	; 0x100c
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004ab8:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOC, O_USART2_DIR_Pin|O_USART2_BREAK_Pin|O_USART1_DIR_Pin, GPIO_PIN_RESET);
 8004aba:	f7fb ffdd 	bl	8000a78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(O_BT_PWR_GPIO_Port, O_BT_PWR_Pin, GPIO_PIN_RESET);
 8004abe:	2200      	movs	r2, #0
 8004ac0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004ac4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004ac8:	f7fb ffd6 	bl	8000a78 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = O_USART2_DIR_Pin|O_USART2_BREAK_Pin|O_USART1_DIR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004acc:	2400      	movs	r4, #0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004ace:	2501      	movs	r5, #1
  GPIO_InitStruct.Pin = O_USART2_DIR_Pin|O_USART2_BREAK_Pin|O_USART1_DIR_Pin;
 8004ad0:	f241 030c 	movw	r3, #4108	; 0x100c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004ad4:	a905      	add	r1, sp, #20
 8004ad6:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = O_USART2_DIR_Pin|O_USART2_BREAK_Pin|O_USART1_DIR_Pin;
 8004ad8:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004ada:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004adc:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ade:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004ae0:	f7fb ff02 	bl	80008e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin 
                           PAPin PAPin */
  GPIO_InitStruct.Pin = I_GPIO1_Pin|I_GPIO2_Pin|I_GPIO3_Pin|I_GPIO4_Pin 
 8004ae4:	f44f 63de 	mov.w	r3, #1776	; 0x6f0
                          |I_USB_VBUS_Pin|I_SW2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ae8:	a905      	add	r1, sp, #20
 8004aea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = I_GPIO1_Pin|I_GPIO2_Pin|I_GPIO3_Pin|I_GPIO4_Pin 
 8004aee:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004af0:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004af2:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004af4:	f7fb fef8 	bl	80008e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = O_BT_PWR_Pin;
 8004af8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(O_BT_PWR_GPIO_Port, &GPIO_InitStruct);
 8004afc:	a905      	add	r1, sp, #20
 8004afe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = O_BT_PWR_Pin;
 8004b02:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004b04:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b06:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b08:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(O_BT_PWR_GPIO_Port, &GPIO_InitStruct);
 8004b0a:	f7fb feed 	bl	80008e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = O_USART1_BREAK_Pin;
 8004b0e:	2304      	movs	r3, #4
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(O_USART1_BREAK_GPIO_Port, &GPIO_InitStruct);
 8004b10:	a905      	add	r1, sp, #20
 8004b12:	480b      	ldr	r0, [pc, #44]	; (8004b40 <MX_GPIO_Init+0xfc>)
  GPIO_InitStruct.Pin = O_USART1_BREAK_Pin;
 8004b14:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004b16:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b18:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(O_USART1_BREAK_GPIO_Port, &GPIO_InitStruct);
 8004b1a:	f7fb fee5 	bl	80008e8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = I_SW2_Pin;
 8004b1e:	f44f 6380 	mov.w	r3, #1024	; 0x400
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b22:	a905      	add	r1, sp, #20
 8004b24:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = I_SW2_Pin;
 8004b28:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004b2a:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004b2c:	9507      	str	r5, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b2e:	f7fb fedb 	bl	80008e8 <HAL_GPIO_Init>

}
 8004b32:	b00a      	add	sp, #40	; 0x28
 8004b34:	bd70      	pop	{r4, r5, r6, pc}
 8004b36:	bf00      	nop
 8004b38:	40021000 	.word	0x40021000
 8004b3c:	48000800 	.word	0x48000800
 8004b40:	48000c00 	.word	0x48000c00

08004b44 <gpioConfigureToFloating>:

/* USER CODE BEGIN 2 */
void gpioConfigureToFloating(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin){
 8004b44:	b530      	push	{r4, r5, lr}
 8004b46:	b087      	sub	sp, #28
 8004b48:	4604      	mov	r4, r0
 8004b4a:	460d      	mov	r5, r1
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b4c:	2214      	movs	r2, #20
 8004b4e:	2100      	movs	r1, #0
 8004b50:	a801      	add	r0, sp, #4
 8004b52:	f001 f80f 	bl	8005b74 <memset>
	GPIO_InitStruct.Pin = GPIO_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8004b56:	a901      	add	r1, sp, #4
 8004b58:	4620      	mov	r0, r4
	GPIO_InitStruct.Pin = GPIO_Pin;
 8004b5a:	9501      	str	r5, [sp, #4]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8004b5c:	f7fb fec4 	bl	80008e8 <HAL_GPIO_Init>
}
 8004b60:	b007      	add	sp, #28
 8004b62:	bd30      	pop	{r4, r5, pc}

08004b64 <gpioConfigureToPushPull>:
void gpioConfigureToPushPull(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin){
 8004b64:	b530      	push	{r4, r5, lr}
 8004b66:	b087      	sub	sp, #28
 8004b68:	4604      	mov	r4, r0
 8004b6a:	460d      	mov	r5, r1
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b6c:	2214      	movs	r2, #20
 8004b6e:	2100      	movs	r1, #0
 8004b70:	a801      	add	r0, sp, #4
 8004b72:	f000 ffff 	bl	8005b74 <memset>
	GPIO_InitStruct.Pin = GPIO_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004b76:	2301      	movs	r3, #1
 8004b78:	9302      	str	r3, [sp, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8004b7a:	a901      	add	r1, sp, #4
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b7c:	2303      	movs	r3, #3
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8004b7e:	4620      	mov	r0, r4
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b80:	9304      	str	r3, [sp, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8004b82:	9501      	str	r5, [sp, #4]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8004b84:	f7fb feb0 	bl	80008e8 <HAL_GPIO_Init>
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_RESET);
 8004b88:	2200      	movs	r2, #0
 8004b8a:	4629      	mov	r1, r5
 8004b8c:	4620      	mov	r0, r4
 8004b8e:	f7fb ff73 	bl	8000a78 <HAL_GPIO_WritePin>
}
 8004b92:	b007      	add	sp, #28
 8004b94:	bd30      	pop	{r4, r5, pc}
	...

08004b98 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8004b98:	b508      	push	{r3, lr}

  hi2c2.Instance = I2C2;
 8004b9a:	4812      	ldr	r0, [pc, #72]	; (8004be4 <MX_I2C2_Init+0x4c>)
  hi2c2.Init.Timing = 0x10909CEC;
 8004b9c:	4b12      	ldr	r3, [pc, #72]	; (8004be8 <MX_I2C2_Init+0x50>)
 8004b9e:	4913      	ldr	r1, [pc, #76]	; (8004bec <MX_I2C2_Init+0x54>)
  hi2c2.Init.OwnAddress1 = 0;
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004ba0:	2201      	movs	r2, #1
  hi2c2.Init.Timing = 0x10909CEC;
 8004ba2:	e880 000a 	stmia.w	r0, {r1, r3}
  hi2c2.Init.OwnAddress1 = 0;
 8004ba6:	2300      	movs	r3, #0
 8004ba8:	6083      	str	r3, [r0, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004baa:	60c2      	str	r2, [r0, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004bac:	6103      	str	r3, [r0, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8004bae:	6143      	str	r3, [r0, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004bb0:	6183      	str	r3, [r0, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004bb2:	61c3      	str	r3, [r0, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004bb4:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8004bb6:	f7fc f8a4 	bl	8000d02 <HAL_I2C_Init>
 8004bba:	b108      	cbz	r0, 8004bc0 <MX_I2C2_Init+0x28>
  {
    Error_Handler();
 8004bbc:	f000 f942 	bl	8004e44 <Error_Handler>
  }
  /**Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004bc0:	2100      	movs	r1, #0
 8004bc2:	4808      	ldr	r0, [pc, #32]	; (8004be4 <MX_I2C2_Init+0x4c>)
 8004bc4:	f7fc faf8 	bl	80011b8 <HAL_I2CEx_ConfigAnalogFilter>
 8004bc8:	b108      	cbz	r0, 8004bce <MX_I2C2_Init+0x36>
  {
    Error_Handler();
 8004bca:	f000 f93b 	bl	8004e44 <Error_Handler>
  }
  /**Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8004bce:	2100      	movs	r1, #0
 8004bd0:	4804      	ldr	r0, [pc, #16]	; (8004be4 <MX_I2C2_Init+0x4c>)
 8004bd2:	f7fc fb17 	bl	8001204 <HAL_I2CEx_ConfigDigitalFilter>
 8004bd6:	b118      	cbz	r0, 8004be0 <MX_I2C2_Init+0x48>
  {
    Error_Handler();
  }

}
 8004bd8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8004bdc:	f000 b932 	b.w	8004e44 <Error_Handler>
 8004be0:	bd08      	pop	{r3, pc}
 8004be2:	bf00      	nop
 8004be4:	20000a20 	.word	0x20000a20
 8004be8:	10909cec 	.word	0x10909cec
 8004bec:	40005800 	.word	0x40005800

08004bf0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8004bf0:	b510      	push	{r4, lr}
 8004bf2:	4604      	mov	r4, r0
 8004bf4:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004bf6:	2214      	movs	r2, #20
 8004bf8:	2100      	movs	r1, #0
 8004bfa:	a803      	add	r0, sp, #12
 8004bfc:	f000 ffba 	bl	8005b74 <memset>
  if(i2cHandle->Instance==I2C2)
 8004c00:	6822      	ldr	r2, [r4, #0]
 8004c02:	4b13      	ldr	r3, [pc, #76]	; (8004c50 <HAL_I2C_MspInit+0x60>)
 8004c04:	429a      	cmp	r2, r3
 8004c06:	d121      	bne.n	8004c4c <HAL_I2C_MspInit+0x5c>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c08:	4c12      	ldr	r4, [pc, #72]	; (8004c54 <HAL_I2C_MspInit+0x64>)
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c0a:	4813      	ldr	r0, [pc, #76]	; (8004c58 <HAL_I2C_MspInit+0x68>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c0c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8004c0e:	f043 0302 	orr.w	r3, r3, #2
 8004c12:	64e3      	str	r3, [r4, #76]	; 0x4c
 8004c14:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8004c16:	f003 0302 	and.w	r3, r3, #2
 8004c1a:	9301      	str	r3, [sp, #4]
 8004c1c:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8004c1e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8004c22:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004c24:	2312      	movs	r3, #18
 8004c26:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004c28:	2301      	movs	r3, #1
 8004c2a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c2c:	2303      	movs	r3, #3
 8004c2e:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c30:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8004c32:	2304      	movs	r3, #4
 8004c34:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c36:	f7fb fe57 	bl	80008e8 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8004c3a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004c3c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004c40:	65a3      	str	r3, [r4, #88]	; 0x58
 8004c42:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004c44:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c48:	9302      	str	r3, [sp, #8]
 8004c4a:	9b02      	ldr	r3, [sp, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8004c4c:	b008      	add	sp, #32
 8004c4e:	bd10      	pop	{r4, pc}
 8004c50:	40005800 	.word	0x40005800
 8004c54:	40021000 	.word	0x40021000
 8004c58:	48000400 	.word	0x48000400

08004c5c <MX_LPTIM1_Init>:

/* LPTIM1 init function */
void MX_LPTIM1_Init(void)
{

  hlptim1.Instance = LPTIM1;
 8004c5c:	480b      	ldr	r0, [pc, #44]	; (8004c8c <MX_LPTIM1_Init+0x30>)
{
 8004c5e:	b508      	push	{r3, lr}
  hlptim1.Instance = LPTIM1;
 8004c60:	4b0b      	ldr	r3, [pc, #44]	; (8004c90 <MX_LPTIM1_Init+0x34>)
 8004c62:	6003      	str	r3, [r0, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8004c64:	f64f 72ff 	movw	r2, #65535	; 0xffff
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 8004c68:	2300      	movs	r3, #0
 8004c6a:	6043      	str	r3, [r0, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 8004c6c:	6083      	str	r3, [r0, #8]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8004c6e:	6142      	str	r2, [r0, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 8004c70:	6203      	str	r3, [r0, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 8004c72:	6243      	str	r3, [r0, #36]	; 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 8004c74:	6283      	str	r3, [r0, #40]	; 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 8004c76:	62c3      	str	r3, [r0, #44]	; 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 8004c78:	6303      	str	r3, [r0, #48]	; 0x30
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 8004c7a:	f7fc fae9 	bl	8001250 <HAL_LPTIM_Init>
 8004c7e:	b118      	cbz	r0, 8004c88 <MX_LPTIM1_Init+0x2c>
  {
    Error_Handler();
  }

}
 8004c80:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8004c84:	f000 b8de 	b.w	8004e44 <Error_Handler>
 8004c88:	bd08      	pop	{r3, pc}
 8004c8a:	bf00      	nop
 8004c8c:	20000aa4 	.word	0x20000aa4
 8004c90:	40007c00 	.word	0x40007c00

08004c94 <MX_LPTIM2_Init>:
/* LPTIM2 init function */
void MX_LPTIM2_Init(void)
{

  hlptim2.Instance = LPTIM2;
 8004c94:	480b      	ldr	r0, [pc, #44]	; (8004cc4 <MX_LPTIM2_Init+0x30>)
{
 8004c96:	b508      	push	{r3, lr}
  hlptim2.Instance = LPTIM2;
 8004c98:	4b0b      	ldr	r3, [pc, #44]	; (8004cc8 <MX_LPTIM2_Init+0x34>)
 8004c9a:	6003      	str	r3, [r0, #0]
  hlptim2.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
  hlptim2.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
  hlptim2.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8004c9c:	f64f 72ff 	movw	r2, #65535	; 0xffff
  hlptim2.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	6043      	str	r3, [r0, #4]
  hlptim2.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 8004ca4:	6083      	str	r3, [r0, #8]
  hlptim2.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8004ca6:	6142      	str	r2, [r0, #20]
  hlptim2.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 8004ca8:	6203      	str	r3, [r0, #32]
  hlptim2.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 8004caa:	6243      	str	r3, [r0, #36]	; 0x24
  hlptim2.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 8004cac:	6283      	str	r3, [r0, #40]	; 0x28
  hlptim2.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 8004cae:	62c3      	str	r3, [r0, #44]	; 0x2c
  hlptim2.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 8004cb0:	6303      	str	r3, [r0, #48]	; 0x30
  if (HAL_LPTIM_Init(&hlptim2) != HAL_OK)
 8004cb2:	f7fc facd 	bl	8001250 <HAL_LPTIM_Init>
 8004cb6:	b118      	cbz	r0, 8004cc0 <MX_LPTIM2_Init+0x2c>
  {
    Error_Handler();
  }

}
 8004cb8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8004cbc:	f000 b8c2 	b.w	8004e44 <Error_Handler>
 8004cc0:	bd08      	pop	{r3, pc}
 8004cc2:	bf00      	nop
 8004cc4:	20000a6c 	.word	0x20000a6c
 8004cc8:	40009400 	.word	0x40009400

08004ccc <HAL_LPTIM_MspInit>:

void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* lptimHandle)
{
 8004ccc:	b507      	push	{r0, r1, r2, lr}

  if(lptimHandle->Instance==LPTIM1)
 8004cce:	6803      	ldr	r3, [r0, #0]
 8004cd0:	4a15      	ldr	r2, [pc, #84]	; (8004d28 <HAL_LPTIM_MspInit+0x5c>)
 8004cd2:	4293      	cmp	r3, r2
 8004cd4:	d114      	bne.n	8004d00 <HAL_LPTIM_MspInit+0x34>
  {
  /* USER CODE BEGIN LPTIM1_MspInit 0 */

  /* USER CODE END LPTIM1_MspInit 0 */
    /* LPTIM1 clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 8004cd6:	4b15      	ldr	r3, [pc, #84]	; (8004d2c <HAL_LPTIM_MspInit+0x60>)
 8004cd8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004cda:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004cde:	659a      	str	r2, [r3, #88]	; 0x58
 8004ce0:	6d9b      	ldr	r3, [r3, #88]	; 0x58

    /* LPTIM1 interrupt Init */
    HAL_NVIC_SetPriority(LPTIM1_IRQn, 0, 0);
 8004ce2:	2200      	movs	r2, #0
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 8004ce4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004ce8:	9300      	str	r3, [sp, #0]
    HAL_NVIC_SetPriority(LPTIM1_IRQn, 0, 0);
 8004cea:	2041      	movs	r0, #65	; 0x41
 8004cec:	4611      	mov	r1, r2
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 8004cee:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(LPTIM1_IRQn, 0, 0);
 8004cf0:	f7fb fda4 	bl	800083c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM1_IRQn);
 8004cf4:	2041      	movs	r0, #65	; 0x41
    /* LPTIM2 clock enable */
    __HAL_RCC_LPTIM2_CLK_ENABLE();

    /* LPTIM2 interrupt Init */
    HAL_NVIC_SetPriority(LPTIM2_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(LPTIM2_IRQn);
 8004cf6:	f7fb fdd5 	bl	80008a4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPTIM2_MspInit 1 */

  /* USER CODE END LPTIM2_MspInit 1 */
  }
}
 8004cfa:	b003      	add	sp, #12
 8004cfc:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(lptimHandle->Instance==LPTIM2)
 8004d00:	4a0b      	ldr	r2, [pc, #44]	; (8004d30 <HAL_LPTIM_MspInit+0x64>)
 8004d02:	4293      	cmp	r3, r2
 8004d04:	d1f9      	bne.n	8004cfa <HAL_LPTIM_MspInit+0x2e>
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 8004d06:	4b09      	ldr	r3, [pc, #36]	; (8004d2c <HAL_LPTIM_MspInit+0x60>)
 8004d08:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004d0a:	f042 0220 	orr.w	r2, r2, #32
 8004d0e:	65da      	str	r2, [r3, #92]	; 0x5c
 8004d10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
    HAL_NVIC_SetPriority(LPTIM2_IRQn, 0, 0);
 8004d12:	2200      	movs	r2, #0
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 8004d14:	f003 0320 	and.w	r3, r3, #32
 8004d18:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(LPTIM2_IRQn, 0, 0);
 8004d1a:	2042      	movs	r0, #66	; 0x42
 8004d1c:	4611      	mov	r1, r2
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 8004d1e:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(LPTIM2_IRQn, 0, 0);
 8004d20:	f7fb fd8c 	bl	800083c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM2_IRQn);
 8004d24:	2042      	movs	r0, #66	; 0x42
 8004d26:	e7e6      	b.n	8004cf6 <HAL_LPTIM_MspInit+0x2a>
 8004d28:	40007c00 	.word	0x40007c00
 8004d2c:	40021000 	.word	0x40021000
 8004d30:	40009400 	.word	0x40009400

08004d34 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004d34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d38:	b0b0      	sub	sp, #192	; 0xc0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004d3a:	2414      	movs	r4, #20
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004d3c:	2244      	movs	r2, #68	; 0x44
 8004d3e:	2100      	movs	r1, #0
 8004d40:	a805      	add	r0, sp, #20
 8004d42:	f000 ff17 	bl	8005b74 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004d46:	4622      	mov	r2, r4
 8004d48:	2100      	movs	r1, #0
 8004d4a:	4668      	mov	r0, sp
 8004d4c:	f000 ff12 	bl	8005b74 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004d50:	2268      	movs	r2, #104	; 0x68
 8004d52:	2100      	movs	r1, #0
 8004d54:	a816      	add	r0, sp, #88	; 0x58
 8004d56:	f000 ff0d 	bl	8005b74 <memset>

  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004d5a:	2502      	movs	r5, #2
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004d5c:	2601      	movs	r6, #1
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004d5e:	2703      	movs	r7, #3
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004d60:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.PLL.PLLM = 1;
  RCC_OscInitStruct.PLL.PLLN = 20;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8004d64:	f04f 0807 	mov.w	r8, #7
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004d68:	eb0d 0004 	add.w	r0, sp, r4
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004d6c:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.PLL.PLLN = 20;
 8004d6e:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004d70:	9605      	str	r6, [sp, #20]
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004d72:	2400      	movs	r4, #0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004d74:	950f      	str	r5, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004d76:	9710      	str	r7, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8004d78:	9611      	str	r6, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8004d7a:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8004d7e:	9514      	str	r5, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8004d80:	9515      	str	r5, [sp, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004d82:	f7fd f81b 	bl	8001dbc <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8004d86:	2104      	movs	r1, #4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004d88:	230f      	movs	r3, #15
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8004d8a:	4668      	mov	r0, sp
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004d8c:	e88d 0088 	stmia.w	sp, {r3, r7}
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004d90:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004d92:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004d94:	9404      	str	r4, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8004d96:	f7fd fa63 	bl	8002260 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 8004d9a:	f242 638b 	movw	r3, #9867	; 0x268b
 8004d9e:	9316      	str	r3, [sp, #88]	; 0x58
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
  PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
  PeriphClkInit.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_PCLK;
  PeriphClkInit.Lptim2ClockSelection = RCC_LPTIM2CLKSOURCE_PCLK;
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8004da0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004da4:	932a      	str	r3, [sp, #168]	; 0xa8
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSE;
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
  PeriphClkInit.PLLSAI1.PLLSAI1N = 12;
 8004da6:	230c      	movs	r3, #12
 8004da8:	9319      	str	r3, [sp, #100]	; 0x64
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004daa:	a816      	add	r0, sp, #88	; 0x58
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8004dac:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004db0:	931d      	str	r3, [sp, #116]	; 0x74
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8004db2:	941e      	str	r4, [sp, #120]	; 0x78
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8004db4:	941f      	str	r4, [sp, #124]	; 0x7c
  PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8004db6:	9421      	str	r4, [sp, #132]	; 0x84
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8004db8:	9424      	str	r4, [sp, #144]	; 0x90
  PeriphClkInit.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_PCLK;
 8004dba:	9427      	str	r4, [sp, #156]	; 0x9c
  PeriphClkInit.Lptim2ClockSelection = RCC_LPTIM2CLKSOURCE_PCLK;
 8004dbc:	9428      	str	r4, [sp, #160]	; 0xa0
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSE;
 8004dbe:	9717      	str	r7, [sp, #92]	; 0x5c
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8004dc0:	9618      	str	r6, [sp, #96]	; 0x60
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8004dc2:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8004dc6:	951b      	str	r5, [sp, #108]	; 0x6c
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8004dc8:	951c      	str	r5, [sp, #112]	; 0x70
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004dca:	f7fd fb8b 	bl	80024e4 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
  /**Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8004dce:	f44f 7000 	mov.w	r0, #512	; 0x200
 8004dd2:	f7fc ff1f 	bl	8001c14 <HAL_PWREx_ControlVoltageScaling>
  {
    Error_Handler();
  }
}
 8004dd6:	b030      	add	sp, #192	; 0xc0
 8004dd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08004ddc <main>:
{
 8004ddc:	b508      	push	{r3, lr}
  HAL_Init();
 8004dde:	f7fb fcef 	bl	80007c0 <HAL_Init>
  SystemClock_Config();
 8004de2:	f7ff ffa7 	bl	8004d34 <SystemClock_Config>
  MX_GPIO_Init();
 8004de6:	f7ff fe2d 	bl	8004a44 <MX_GPIO_Init>
  MX_I2C2_Init();
 8004dea:	f7ff fed5 	bl	8004b98 <MX_I2C2_Init>
  MX_LPTIM1_Init();
 8004dee:	f7ff ff35 	bl	8004c5c <MX_LPTIM1_Init>
  MX_LPTIM2_Init();
 8004df2:	f7ff ff4f 	bl	8004c94 <MX_LPTIM2_Init>
  MX_TIM1_Init();
 8004df6:	f000 fa99 	bl	800532c <MX_TIM1_Init>
  MX_TIM2_Init();
 8004dfa:	f000 f8b9 	bl	8004f70 <MX_TIM2_Init>
  MX_TIM3_Init();
 8004dfe:	f000 f8f5 	bl	8004fec <MX_TIM3_Init>
  MX_TIM6_Init();
 8004e02:	f000 f933 	bl	800506c <MX_TIM6_Init>
  MX_TIM15_Init();
 8004e06:	f000 faeb 	bl	80053e0 <MX_TIM15_Init>
  MX_TIM16_Init();
 8004e0a:	f000 f951 	bl	80050b0 <MX_TIM16_Init>
  MX_UART4_Init();
 8004e0e:	f000 fb59 	bl	80054c4 <MX_UART4_Init>
  MX_USART1_UART_Init();
 8004e12:	f000 fb75 	bl	8005500 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8004e16:	f000 fb93 	bl	8005540 <MX_USART2_UART_Init>
  MX_USB_DEVICE_Init();
 8004e1a:	f000 fc47 	bl	80056ac <MX_USB_DEVICE_Init>
  HAL_TIM_PWM_Stop(&htim15, TIM_CHANNEL_1);
 8004e1e:	2100      	movs	r1, #0
 8004e20:	4806      	ldr	r0, [pc, #24]	; (8004e3c <main+0x60>)
 8004e22:	f7fe f9ad 	bl	8003180 <HAL_TIM_PWM_Stop>
  TIM15->CCR4 = 255;
 8004e26:	4b06      	ldr	r3, [pc, #24]	; (8004e40 <main+0x64>)
  HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
 8004e28:	4804      	ldr	r0, [pc, #16]	; (8004e3c <main+0x60>)
  TIM15->CCR4 = 255;
 8004e2a:	22ff      	movs	r2, #255	; 0xff
 8004e2c:	641a      	str	r2, [r3, #64]	; 0x40
  HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
 8004e2e:	2100      	movs	r1, #0
 8004e30:	f7fe f97a 	bl	8003128 <HAL_TIM_PWM_Start>
  app_main();
 8004e34:	f7fb fc28 	bl	8000688 <app_main>
 8004e38:	e7fe      	b.n	8004e38 <main+0x5c>
 8004e3a:	bf00      	nop
 8004e3c:	20000adc 	.word	0x20000adc
 8004e40:	40014000 	.word	0x40014000

08004e44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004e44:	4770      	bx	lr
	...

08004e48 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e48:	4b0a      	ldr	r3, [pc, #40]	; (8004e74 <HAL_MspInit+0x2c>)
 8004e4a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004e4c:	f042 0201 	orr.w	r2, r2, #1
 8004e50:	661a      	str	r2, [r3, #96]	; 0x60
 8004e52:	6e1a      	ldr	r2, [r3, #96]	; 0x60
{
 8004e54:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e56:	f002 0201 	and.w	r2, r2, #1
 8004e5a:	9200      	str	r2, [sp, #0]
 8004e5c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004e5e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004e60:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004e64:	659a      	str	r2, [r3, #88]	; 0x58
 8004e66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e6c:	9301      	str	r3, [sp, #4]
 8004e6e:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004e70:	b002      	add	sp, #8
 8004e72:	4770      	bx	lr
 8004e74:	40021000 	.word	0x40021000

08004e78 <NMI_Handler>:
 8004e78:	4770      	bx	lr

08004e7a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004e7a:	e7fe      	b.n	8004e7a <HardFault_Handler>

08004e7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004e7c:	e7fe      	b.n	8004e7c <MemManage_Handler>

08004e7e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004e7e:	e7fe      	b.n	8004e7e <BusFault_Handler>

08004e80 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004e80:	e7fe      	b.n	8004e80 <UsageFault_Handler>

08004e82 <SVC_Handler>:
 8004e82:	4770      	bx	lr

08004e84 <DebugMon_Handler>:
 8004e84:	4770      	bx	lr

08004e86 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004e86:	4770      	bx	lr

08004e88 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004e88:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004e8a:	f7fb fca9 	bl	80007e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  app_1ms();
  /* USER CODE END SysTick_IRQn 1 */
}
 8004e8e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  app_1ms();
 8004e92:	f7fb bc33 	b.w	80006fc <app_1ms>
	...

08004e98 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8004e98:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004e9a:	4804      	ldr	r0, [pc, #16]	; (8004eac <TIM1_BRK_TIM15_IRQHandler+0x14>)
 8004e9c:	f7fd fdd9 	bl	8002a52 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim15);
 8004ea0:	4803      	ldr	r0, [pc, #12]	; (8004eb0 <TIM1_BRK_TIM15_IRQHandler+0x18>)
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8004ea2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_TIM_IRQHandler(&htim15);
 8004ea6:	f7fd bdd4 	b.w	8002a52 <HAL_TIM_IRQHandler>
 8004eaa:	bf00      	nop
 8004eac:	20000b9c 	.word	0x20000b9c
 8004eb0:	20000adc 	.word	0x20000adc

08004eb4 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8004eb4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004eb6:	4804      	ldr	r0, [pc, #16]	; (8004ec8 <TIM1_UP_TIM16_IRQHandler+0x14>)
 8004eb8:	f7fd fdcb 	bl	8002a52 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 8004ebc:	4803      	ldr	r0, [pc, #12]	; (8004ecc <TIM1_UP_TIM16_IRQHandler+0x18>)
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8004ebe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_TIM_IRQHandler(&htim16);
 8004ec2:	f7fd bdc6 	b.w	8002a52 <HAL_TIM_IRQHandler>
 8004ec6:	bf00      	nop
 8004ec8:	20000b9c 	.word	0x20000b9c
 8004ecc:	20000c1c 	.word	0x20000c1c

08004ed0 <TIM1_CC_IRQHandler>:
void TIM1_CC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004ed0:	4801      	ldr	r0, [pc, #4]	; (8004ed8 <TIM1_CC_IRQHandler+0x8>)
 8004ed2:	f7fd bdbe 	b.w	8002a52 <HAL_TIM_IRQHandler>
 8004ed6:	bf00      	nop
 8004ed8:	20000b9c 	.word	0x20000b9c

08004edc <TIM1_TRG_COM_IRQHandler>:
 8004edc:	f7ff bff8 	b.w	8004ed0 <TIM1_CC_IRQHandler>

08004ee0 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004ee0:	4801      	ldr	r0, [pc, #4]	; (8004ee8 <TIM2_IRQHandler+0x8>)
 8004ee2:	f7fd bdb6 	b.w	8002a52 <HAL_TIM_IRQHandler>
 8004ee6:	bf00      	nop
 8004ee8:	20000bdc 	.word	0x20000bdc

08004eec <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004eec:	4801      	ldr	r0, [pc, #4]	; (8004ef4 <TIM3_IRQHandler+0x8>)
 8004eee:	f7fd bdb0 	b.w	8002a52 <HAL_TIM_IRQHandler>
 8004ef2:	bf00      	nop
 8004ef4:	20000b1c 	.word	0x20000b1c

08004ef8 <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004ef8:	4801      	ldr	r0, [pc, #4]	; (8004f00 <TIM6_DAC_IRQHandler+0x8>)
 8004efa:	f7fd bdaa 	b.w	8002a52 <HAL_TIM_IRQHandler>
 8004efe:	bf00      	nop
 8004f00:	20000b5c 	.word	0x20000b5c

08004f04 <LPTIM1_IRQHandler>:
void LPTIM1_IRQHandler(void)
{
  /* USER CODE BEGIN LPTIM1_IRQn 0 */

  /* USER CODE END LPTIM1_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim1);
 8004f04:	4801      	ldr	r0, [pc, #4]	; (8004f0c <LPTIM1_IRQHandler+0x8>)
 8004f06:	f7fc b9fc 	b.w	8001302 <HAL_LPTIM_IRQHandler>
 8004f0a:	bf00      	nop
 8004f0c:	20000aa4 	.word	0x20000aa4

08004f10 <LPTIM2_IRQHandler>:
void LPTIM2_IRQHandler(void)
{
  /* USER CODE BEGIN LPTIM2_IRQn 0 */

  /* USER CODE END LPTIM2_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim2);
 8004f10:	4801      	ldr	r0, [pc, #4]	; (8004f18 <LPTIM2_IRQHandler+0x8>)
 8004f12:	f7fc b9f6 	b.w	8001302 <HAL_LPTIM_IRQHandler>
 8004f16:	bf00      	nop
 8004f18:	20000a6c 	.word	0x20000a6c

08004f1c <USB_IRQHandler>:
void USB_IRQHandler(void)
{
  /* USER CODE BEGIN USB_IRQn 0 */

  /* USER CODE END USB_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8004f1c:	4801      	ldr	r0, [pc, #4]	; (8004f24 <USB_IRQHandler+0x8>)
 8004f1e:	f7fc bb7b 	b.w	8001618 <HAL_PCD_IRQHandler>
 8004f22:	bf00      	nop
 8004f24:	20002060 	.word	0x20002060

08004f28 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004f28:	490f      	ldr	r1, [pc, #60]	; (8004f68 <SystemInit+0x40>)
 8004f2a:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8004f2e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004f32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8004f36:	4b0d      	ldr	r3, [pc, #52]	; (8004f6c <SystemInit+0x44>)
 8004f38:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8004f3a:	2000      	movs	r0, #0
  RCC->CR |= RCC_CR_MSION;
 8004f3c:	f042 0201 	orr.w	r2, r2, #1
 8004f40:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000U;
 8004f42:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8004f44:	681a      	ldr	r2, [r3, #0]
 8004f46:	f022 52a8 	bic.w	r2, r2, #352321536	; 0x15000000
 8004f4a:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 8004f4e:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8004f50:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004f54:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004f56:	681a      	ldr	r2, [r3, #0]
 8004f58:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004f5c:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8004f5e:	6198      	str	r0, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004f60:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004f64:	608b      	str	r3, [r1, #8]
 8004f66:	4770      	bx	lr
 8004f68:	e000ed00 	.word	0xe000ed00
 8004f6c:	40021000 	.word	0x40021000

08004f70 <MX_TIM2_Init>:
  HAL_TIM_MspPostInit(&htim1);

}
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8004f70:	b510      	push	{r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};
  TIM_IC_InitTypeDef sConfigIC = {0};
 8004f72:	2210      	movs	r2, #16
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004f74:	2400      	movs	r4, #0
{
 8004f76:	b088      	sub	sp, #32
  TIM_IC_InitTypeDef sConfigIC = {0};
 8004f78:	4621      	mov	r1, r4
 8004f7a:	eb0d 0002 	add.w	r0, sp, r2
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004f7e:	9401      	str	r4, [sp, #4]
 8004f80:	9402      	str	r4, [sp, #8]
 8004f82:	9403      	str	r4, [sp, #12]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8004f84:	f000 fdf6 	bl	8005b74 <memset>

  htim2.Instance = TIM2;
 8004f88:	4817      	ldr	r0, [pc, #92]	; (8004fe8 <MX_TIM2_Init+0x78>)
 8004f8a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  htim2.Init.Prescaler = 0;
 8004f8e:	e880 0018 	stmia.w	r0, {r3, r4}
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004f92:	6084      	str	r4, [r0, #8]
  htim2.Init.Period = 0;
 8004f94:	60c4      	str	r4, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004f96:	6104      	str	r4, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004f98:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8004f9a:	f7fd fe81 	bl	8002ca0 <HAL_TIM_IC_Init>
 8004f9e:	b108      	cbz	r0, 8004fa4 <MX_TIM2_Init+0x34>
  {
    Error_Handler();
 8004fa0:	f7ff ff50 	bl	8004e44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004fa4:	a901      	add	r1, sp, #4
 8004fa6:	4810      	ldr	r0, [pc, #64]	; (8004fe8 <MX_TIM2_Init+0x78>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004fa8:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004faa:	9403      	str	r4, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004fac:	f7fe f91e 	bl	80031ec <HAL_TIMEx_MasterConfigSynchronization>
 8004fb0:	b108      	cbz	r0, 8004fb6 <MX_TIM2_Init+0x46>
  {
    Error_Handler();
 8004fb2:	f7ff ff47 	bl	8004e44 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8004fb6:	2200      	movs	r2, #0
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8004fb8:	2301      	movs	r3, #1
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
  sConfigIC.ICFilter = 0;
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8004fba:	a904      	add	r1, sp, #16
 8004fbc:	480a      	ldr	r0, [pc, #40]	; (8004fe8 <MX_TIM2_Init+0x78>)
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8004fbe:	9204      	str	r2, [sp, #16]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8004fc0:	9305      	str	r3, [sp, #20]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8004fc2:	9206      	str	r2, [sp, #24]
  sConfigIC.ICFilter = 0;
 8004fc4:	9207      	str	r2, [sp, #28]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8004fc6:	f7fd ff6d 	bl	8002ea4 <HAL_TIM_IC_ConfigChannel>
 8004fca:	b108      	cbz	r0, 8004fd0 <MX_TIM2_Init+0x60>
  {
    Error_Handler();
 8004fcc:	f7ff ff3a 	bl	8004e44 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8004fd0:	2302      	movs	r3, #2
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8004fd2:	2204      	movs	r2, #4
 8004fd4:	a904      	add	r1, sp, #16
 8004fd6:	4804      	ldr	r0, [pc, #16]	; (8004fe8 <MX_TIM2_Init+0x78>)
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8004fd8:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8004fda:	f7fd ff63 	bl	8002ea4 <HAL_TIM_IC_ConfigChannel>
 8004fde:	b108      	cbz	r0, 8004fe4 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8004fe0:	f7ff ff30 	bl	8004e44 <Error_Handler>
  }

}
 8004fe4:	b008      	add	sp, #32
 8004fe6:	bd10      	pop	{r4, pc}
 8004fe8:	20000bdc 	.word	0x20000bdc

08004fec <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8004fec:	b510      	push	{r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};
  TIM_IC_InitTypeDef sConfigIC = {0};
 8004fee:	2210      	movs	r2, #16
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004ff0:	2400      	movs	r4, #0
{
 8004ff2:	b088      	sub	sp, #32
  TIM_IC_InitTypeDef sConfigIC = {0};
 8004ff4:	4621      	mov	r1, r4
 8004ff6:	eb0d 0002 	add.w	r0, sp, r2
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004ffa:	9401      	str	r4, [sp, #4]
 8004ffc:	9402      	str	r4, [sp, #8]
 8004ffe:	9403      	str	r4, [sp, #12]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8005000:	f000 fdb8 	bl	8005b74 <memset>

  htim3.Instance = TIM3;
 8005004:	4817      	ldr	r0, [pc, #92]	; (8005064 <MX_TIM3_Init+0x78>)
 8005006:	4b18      	ldr	r3, [pc, #96]	; (8005068 <MX_TIM3_Init+0x7c>)
  htim3.Init.Prescaler = 0;
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005008:	6084      	str	r4, [r0, #8]
  htim3.Init.Prescaler = 0;
 800500a:	e880 0018 	stmia.w	r0, {r3, r4}
  htim3.Init.Period = 0;
 800500e:	60c4      	str	r4, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005010:	6104      	str	r4, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005012:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8005014:	f7fd fe44 	bl	8002ca0 <HAL_TIM_IC_Init>
 8005018:	b108      	cbz	r0, 800501e <MX_TIM3_Init+0x32>
  {
    Error_Handler();
 800501a:	f7ff ff13 	bl	8004e44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800501e:	a901      	add	r1, sp, #4
 8005020:	4810      	ldr	r0, [pc, #64]	; (8005064 <MX_TIM3_Init+0x78>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005022:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005024:	9403      	str	r4, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005026:	f7fe f8e1 	bl	80031ec <HAL_TIMEx_MasterConfigSynchronization>
 800502a:	b108      	cbz	r0, 8005030 <MX_TIM3_Init+0x44>
  {
    Error_Handler();
 800502c:	f7ff ff0a 	bl	8004e44 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8005030:	2200      	movs	r2, #0
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8005032:	2301      	movs	r3, #1
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
  sConfigIC.ICFilter = 0;
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8005034:	a904      	add	r1, sp, #16
 8005036:	480b      	ldr	r0, [pc, #44]	; (8005064 <MX_TIM3_Init+0x78>)
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8005038:	9204      	str	r2, [sp, #16]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800503a:	9305      	str	r3, [sp, #20]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800503c:	9206      	str	r2, [sp, #24]
  sConfigIC.ICFilter = 0;
 800503e:	9207      	str	r2, [sp, #28]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8005040:	f7fd ff30 	bl	8002ea4 <HAL_TIM_IC_ConfigChannel>
 8005044:	b108      	cbz	r0, 800504a <MX_TIM3_Init+0x5e>
  {
    Error_Handler();
 8005046:	f7ff fefd 	bl	8004e44 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800504a:	2302      	movs	r3, #2
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800504c:	2204      	movs	r2, #4
 800504e:	a904      	add	r1, sp, #16
 8005050:	4804      	ldr	r0, [pc, #16]	; (8005064 <MX_TIM3_Init+0x78>)
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8005052:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8005054:	f7fd ff26 	bl	8002ea4 <HAL_TIM_IC_ConfigChannel>
 8005058:	b108      	cbz	r0, 800505e <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 800505a:	f7ff fef3 	bl	8004e44 <Error_Handler>
  }

}
 800505e:	b008      	add	sp, #32
 8005060:	bd10      	pop	{r4, pc}
 8005062:	bf00      	nop
 8005064:	20000b1c 	.word	0x20000b1c
 8005068:	40000400 	.word	0x40000400

0800506c <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 800506c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  htim6.Instance = TIM6;
 800506e:	480e      	ldr	r0, [pc, #56]	; (80050a8 <MX_TIM6_Init+0x3c>)
  htim6.Init.Prescaler = 80;
 8005070:	4a0e      	ldr	r2, [pc, #56]	; (80050ac <MX_TIM6_Init+0x40>)
 8005072:	2350      	movs	r3, #80	; 0x50
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005074:	2400      	movs	r4, #0
  htim6.Init.Prescaler = 80;
 8005076:	e880 000c 	stmia.w	r0, {r2, r3}
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim6.Init.Period = 92;
 800507a:	235c      	movs	r3, #92	; 0x5c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800507c:	9401      	str	r4, [sp, #4]
 800507e:	9402      	str	r4, [sp, #8]
 8005080:	9403      	str	r4, [sp, #12]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005082:	6084      	str	r4, [r0, #8]
  htim6.Init.Period = 92;
 8005084:	60c3      	str	r3, [r0, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005086:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8005088:	f7fd fdd6 	bl	8002c38 <HAL_TIM_Base_Init>
 800508c:	b108      	cbz	r0, 8005092 <MX_TIM6_Init+0x26>
  {
    Error_Handler();
 800508e:	f7ff fed9 	bl	8004e44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8005092:	a901      	add	r1, sp, #4
 8005094:	4804      	ldr	r0, [pc, #16]	; (80050a8 <MX_TIM6_Init+0x3c>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005096:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005098:	9403      	str	r4, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800509a:	f7fe f8a7 	bl	80031ec <HAL_TIMEx_MasterConfigSynchronization>
 800509e:	b108      	cbz	r0, 80050a4 <MX_TIM6_Init+0x38>
  {
    Error_Handler();
 80050a0:	f7ff fed0 	bl	8004e44 <Error_Handler>
  }

}
 80050a4:	b004      	add	sp, #16
 80050a6:	bd10      	pop	{r4, pc}
 80050a8:	20000b5c 	.word	0x20000b5c
 80050ac:	40001000 	.word	0x40001000

080050b0 <MX_TIM16_Init>:
}
/* TIM16 init function */
void MX_TIM16_Init(void)
{

  htim16.Instance = TIM16;
 80050b0:	4809      	ldr	r0, [pc, #36]	; (80050d8 <MX_TIM16_Init+0x28>)
{
 80050b2:	b508      	push	{r3, lr}
  htim16.Instance = TIM16;
 80050b4:	4b09      	ldr	r3, [pc, #36]	; (80050dc <MX_TIM16_Init+0x2c>)
 80050b6:	6003      	str	r3, [r0, #0]
  htim16.Init.Prescaler = 0;
 80050b8:	2300      	movs	r3, #0
 80050ba:	6043      	str	r3, [r0, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80050bc:	6083      	str	r3, [r0, #8]
  htim16.Init.Period = 0;
 80050be:	60c3      	str	r3, [r0, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80050c0:	6103      	str	r3, [r0, #16]
  htim16.Init.RepetitionCounter = 0;
 80050c2:	6143      	str	r3, [r0, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80050c4:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80050c6:	f7fd fdb7 	bl	8002c38 <HAL_TIM_Base_Init>
 80050ca:	b118      	cbz	r0, 80050d4 <MX_TIM16_Init+0x24>
  {
    Error_Handler();
  }

}
 80050cc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80050d0:	f7ff beb8 	b.w	8004e44 <Error_Handler>
 80050d4:	bd08      	pop	{r3, pc}
 80050d6:	bf00      	nop
 80050d8:	20000c1c 	.word	0x20000c1c
 80050dc:	40014400 	.word	0x40014400

080050e0 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80050e0:	b507      	push	{r0, r1, r2, lr}

  if(tim_pwmHandle->Instance==TIM1)
 80050e2:	4b19      	ldr	r3, [pc, #100]	; (8005148 <HAL_TIM_PWM_MspInit+0x68>)
 80050e4:	6802      	ldr	r2, [r0, #0]
 80050e6:	429a      	cmp	r2, r3
 80050e8:	d12a      	bne.n	8005140 <HAL_TIM_PWM_MspInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80050ea:	f503 4364 	add.w	r3, r3, #58368	; 0xe400

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 80050ee:	2018      	movs	r0, #24
    __HAL_RCC_TIM1_CLK_ENABLE();
 80050f0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80050f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80050f6:	661a      	str	r2, [r3, #96]	; 0x60
 80050f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 80050fa:	2200      	movs	r2, #0
    __HAL_RCC_TIM1_CLK_ENABLE();
 80050fc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8005100:	4611      	mov	r1, r2
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005102:	9301      	str	r3, [sp, #4]
 8005104:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8005106:	f7fb fb99 	bl	800083c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 800510a:	2018      	movs	r0, #24
 800510c:	f7fb fbca 	bl	80008a4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8005110:	2200      	movs	r2, #0
 8005112:	4611      	mov	r1, r2
 8005114:	2019      	movs	r0, #25
 8005116:	f7fb fb91 	bl	800083c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800511a:	2019      	movs	r0, #25
 800511c:	f7fb fbc2 	bl	80008a4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_IRQn, 0, 0);
 8005120:	2200      	movs	r2, #0
 8005122:	4611      	mov	r1, r2
 8005124:	201a      	movs	r0, #26
 8005126:	f7fb fb89 	bl	800083c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_IRQn);
 800512a:	201a      	movs	r0, #26
 800512c:	f7fb fbba 	bl	80008a4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8005130:	2200      	movs	r2, #0
 8005132:	201b      	movs	r0, #27
 8005134:	4611      	mov	r1, r2
 8005136:	f7fb fb81 	bl	800083c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 800513a:	201b      	movs	r0, #27
 800513c:	f7fb fbb2 	bl	80008a4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8005140:	b003      	add	sp, #12
 8005142:	f85d fb04 	ldr.w	pc, [sp], #4
 8005146:	bf00      	nop
 8005148:	40012c00 	.word	0x40012c00

0800514c <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 800514c:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800514e:	2214      	movs	r2, #20
{
 8005150:	b08a      	sub	sp, #40	; 0x28
 8005152:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005154:	2100      	movs	r1, #0
 8005156:	eb0d 0002 	add.w	r0, sp, r2
 800515a:	f000 fd0b 	bl	8005b74 <memset>
  if(tim_icHandle->Instance==TIM2)
 800515e:	6823      	ldr	r3, [r4, #0]
 8005160:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005164:	d128      	bne.n	80051b8 <HAL_TIM_IC_MspInit+0x6c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005166:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800516a:	a905      	add	r1, sp, #20
    __HAL_RCC_TIM2_CLK_ENABLE();
 800516c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800516e:	f042 0201 	orr.w	r2, r2, #1
 8005172:	659a      	str	r2, [r3, #88]	; 0x58
 8005174:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005176:	f002 0201 	and.w	r2, r2, #1
 800517a:	9201      	str	r2, [sp, #4]
 800517c:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800517e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005180:	f042 0201 	orr.w	r2, r2, #1
 8005184:	64da      	str	r2, [r3, #76]	; 0x4c
 8005186:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005188:	f003 0301 	and.w	r3, r3, #1
 800518c:	9302      	str	r3, [sp, #8]
 800518e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8005190:	2303      	movs	r3, #3
 8005192:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005194:	2302      	movs	r3, #2
 8005196:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005198:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800519c:	2301      	movs	r3, #1
 800519e:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80051a0:	f7fb fba2 	bl	80008e8 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80051a4:	2200      	movs	r2, #0
 80051a6:	201c      	movs	r0, #28
 80051a8:	4611      	mov	r1, r2
 80051aa:	f7fb fb47 	bl	800083c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80051ae:	201c      	movs	r0, #28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80051b0:	f7fb fb78 	bl	80008a4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80051b4:	b00a      	add	sp, #40	; 0x28
 80051b6:	bd10      	pop	{r4, pc}
  else if(tim_icHandle->Instance==TIM3)
 80051b8:	4a12      	ldr	r2, [pc, #72]	; (8005204 <HAL_TIM_IC_MspInit+0xb8>)
 80051ba:	4293      	cmp	r3, r2
 80051bc:	d1fa      	bne.n	80051b4 <HAL_TIM_IC_MspInit+0x68>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80051be:	4b12      	ldr	r3, [pc, #72]	; (8005208 <HAL_TIM_IC_MspInit+0xbc>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80051c0:	4812      	ldr	r0, [pc, #72]	; (800520c <HAL_TIM_IC_MspInit+0xc0>)
    __HAL_RCC_TIM3_CLK_ENABLE();
 80051c2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80051c4:	f042 0202 	orr.w	r2, r2, #2
 80051c8:	659a      	str	r2, [r3, #88]	; 0x58
 80051ca:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80051cc:	f002 0202 	and.w	r2, r2, #2
 80051d0:	9203      	str	r2, [sp, #12]
 80051d2:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80051d4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80051d6:	f042 0202 	orr.w	r2, r2, #2
 80051da:	64da      	str	r2, [r3, #76]	; 0x4c
 80051dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80051de:	f003 0302 	and.w	r3, r3, #2
 80051e2:	9304      	str	r3, [sp, #16]
 80051e4:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80051e6:	2330      	movs	r3, #48	; 0x30
 80051e8:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80051ea:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051ec:	2302      	movs	r3, #2
 80051ee:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80051f0:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80051f2:	f7fb fb79 	bl	80008e8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80051f6:	2200      	movs	r2, #0
 80051f8:	201d      	movs	r0, #29
 80051fa:	4611      	mov	r1, r2
 80051fc:	f7fb fb1e 	bl	800083c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8005200:	201d      	movs	r0, #29
 8005202:	e7d5      	b.n	80051b0 <HAL_TIM_IC_MspInit+0x64>
 8005204:	40000400 	.word	0x40000400
 8005208:	40021000 	.word	0x40021000
 800520c:	48000400 	.word	0x48000400

08005210 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005210:	b51f      	push	{r0, r1, r2, r3, r4, lr}

  if(tim_baseHandle->Instance==TIM6)
 8005212:	6803      	ldr	r3, [r0, #0]
 8005214:	4a1f      	ldr	r2, [pc, #124]	; (8005294 <HAL_TIM_Base_MspInit+0x84>)
 8005216:	4293      	cmp	r3, r2
 8005218:	d114      	bne.n	8005244 <HAL_TIM_Base_MspInit+0x34>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800521a:	4b1f      	ldr	r3, [pc, #124]	; (8005298 <HAL_TIM_Base_MspInit+0x88>)
 800521c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800521e:	f042 0210 	orr.w	r2, r2, #16
 8005222:	659a      	str	r2, [r3, #88]	; 0x58
 8005224:	6d9b      	ldr	r3, [r3, #88]	; 0x58

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8005226:	2200      	movs	r2, #0
    __HAL_RCC_TIM6_CLK_ENABLE();
 8005228:	f003 0310 	and.w	r3, r3, #16
 800522c:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800522e:	2036      	movs	r0, #54	; 0x36
 8005230:	4611      	mov	r1, r2
    __HAL_RCC_TIM6_CLK_ENABLE();
 8005232:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8005234:	f7fb fb02 	bl	800083c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005238:	2036      	movs	r0, #54	; 0x36
    /* TIM16 clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();

    /* TIM16 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800523a:	f7fb fb33 	bl	80008a4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 800523e:	b005      	add	sp, #20
 8005240:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(tim_baseHandle->Instance==TIM15)
 8005244:	4a15      	ldr	r2, [pc, #84]	; (800529c <HAL_TIM_Base_MspInit+0x8c>)
 8005246:	4293      	cmp	r3, r2
 8005248:	d110      	bne.n	800526c <HAL_TIM_Base_MspInit+0x5c>
    __HAL_RCC_TIM15_CLK_ENABLE();
 800524a:	4b13      	ldr	r3, [pc, #76]	; (8005298 <HAL_TIM_Base_MspInit+0x88>)
 800524c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800524e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8005252:	661a      	str	r2, [r3, #96]	; 0x60
 8005254:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8005256:	2200      	movs	r2, #0
    __HAL_RCC_TIM15_CLK_ENABLE();
 8005258:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800525c:	9302      	str	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 800525e:	2018      	movs	r0, #24
 8005260:	4611      	mov	r1, r2
    __HAL_RCC_TIM15_CLK_ENABLE();
 8005262:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8005264:	f7fb faea 	bl	800083c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8005268:	2018      	movs	r0, #24
 800526a:	e7e6      	b.n	800523a <HAL_TIM_Base_MspInit+0x2a>
  else if(tim_baseHandle->Instance==TIM16)
 800526c:	4a0c      	ldr	r2, [pc, #48]	; (80052a0 <HAL_TIM_Base_MspInit+0x90>)
 800526e:	4293      	cmp	r3, r2
 8005270:	d1e5      	bne.n	800523e <HAL_TIM_Base_MspInit+0x2e>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8005272:	4b09      	ldr	r3, [pc, #36]	; (8005298 <HAL_TIM_Base_MspInit+0x88>)
 8005274:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005276:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800527a:	661a      	str	r2, [r3, #96]	; 0x60
 800527c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 800527e:	2200      	movs	r2, #0
    __HAL_RCC_TIM16_CLK_ENABLE();
 8005280:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005284:	9303      	str	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8005286:	2019      	movs	r0, #25
 8005288:	4611      	mov	r1, r2
    __HAL_RCC_TIM16_CLK_ENABLE();
 800528a:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 800528c:	f7fb fad6 	bl	800083c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8005290:	2019      	movs	r0, #25
 8005292:	e7d2      	b.n	800523a <HAL_TIM_Base_MspInit+0x2a>
 8005294:	40001000 	.word	0x40001000
 8005298:	40021000 	.word	0x40021000
 800529c:	40014000 	.word	0x40014000
 80052a0:	40014400 	.word	0x40014400

080052a4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80052a4:	b510      	push	{r4, lr}
 80052a6:	4604      	mov	r4, r0
 80052a8:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80052aa:	2214      	movs	r2, #20
 80052ac:	2100      	movs	r1, #0
 80052ae:	a803      	add	r0, sp, #12
 80052b0:	f000 fc60 	bl	8005b74 <memset>
  if(timHandle->Instance==TIM1)
 80052b4:	6823      	ldr	r3, [r4, #0]
 80052b6:	4a19      	ldr	r2, [pc, #100]	; (800531c <HAL_TIM_MspPostInit+0x78>)
 80052b8:	4293      	cmp	r3, r2
 80052ba:	d117      	bne.n	80052ec <HAL_TIM_MspPostInit+0x48>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80052bc:	4b18      	ldr	r3, [pc, #96]	; (8005320 <HAL_TIM_MspPostInit+0x7c>)
 80052be:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80052c0:	f042 0201 	orr.w	r2, r2, #1
 80052c4:	64da      	str	r2, [r3, #76]	; 0x4c
 80052c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80052c8:	f003 0301 	and.w	r3, r3, #1
 80052cc:	9301      	str	r3, [sp, #4]
 80052ce:	9b01      	ldr	r3, [sp, #4]
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1 
    */
    GPIO_InitStruct.Pin = O_PWM_LED3_Pin;
 80052d0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80052d4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80052d6:	2302      	movs	r3, #2
 80052d8:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80052da:	2301      	movs	r3, #1
 80052dc:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(O_PWM_LED3_GPIO_Port, &GPIO_InitStruct);
 80052de:	a903      	add	r1, sp, #12
 80052e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = O_PWM_LED2_Pin|O_PWM_LED1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80052e4:	f7fb fb00 	bl	80008e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 80052e8:	b008      	add	sp, #32
 80052ea:	bd10      	pop	{r4, pc}
  else if(timHandle->Instance==TIM15)
 80052ec:	4a0d      	ldr	r2, [pc, #52]	; (8005324 <HAL_TIM_MspPostInit+0x80>)
 80052ee:	4293      	cmp	r3, r2
 80052f0:	d1fa      	bne.n	80052e8 <HAL_TIM_MspPostInit+0x44>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80052f2:	4b0b      	ldr	r3, [pc, #44]	; (8005320 <HAL_TIM_MspPostInit+0x7c>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80052f4:	480c      	ldr	r0, [pc, #48]	; (8005328 <HAL_TIM_MspPostInit+0x84>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80052f6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80052f8:	f042 0202 	orr.w	r2, r2, #2
 80052fc:	64da      	str	r2, [r3, #76]	; 0x4c
 80052fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005300:	f003 0302 	and.w	r3, r3, #2
 8005304:	9302      	str	r3, [sp, #8]
 8005306:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = O_PWM_LED2_Pin|O_PWM_LED1_Pin;
 8005308:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800530c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800530e:	2302      	movs	r3, #2
 8005310:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8005312:	230e      	movs	r3, #14
 8005314:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005316:	a903      	add	r1, sp, #12
 8005318:	e7e4      	b.n	80052e4 <HAL_TIM_MspPostInit+0x40>
 800531a:	bf00      	nop
 800531c:	40012c00 	.word	0x40012c00
 8005320:	40021000 	.word	0x40021000
 8005324:	40014000 	.word	0x40014000
 8005328:	48000400 	.word	0x48000400

0800532c <MX_TIM1_Init>:
{
 800532c:	b510      	push	{r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800532e:	2400      	movs	r4, #0
{
 8005330:	b096      	sub	sp, #88	; 0x58
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005332:	221c      	movs	r2, #28
 8005334:	4621      	mov	r1, r4
 8005336:	a804      	add	r0, sp, #16
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005338:	9401      	str	r4, [sp, #4]
 800533a:	9402      	str	r4, [sp, #8]
 800533c:	9403      	str	r4, [sp, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800533e:	f000 fc19 	bl	8005b74 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8005342:	222c      	movs	r2, #44	; 0x2c
 8005344:	4621      	mov	r1, r4
 8005346:	eb0d 0002 	add.w	r0, sp, r2
 800534a:	f000 fc13 	bl	8005b74 <memset>
  htim1.Instance = TIM1;
 800534e:	4822      	ldr	r0, [pc, #136]	; (80053d8 <MX_TIM1_Init+0xac>)
 8005350:	4b22      	ldr	r3, [pc, #136]	; (80053dc <MX_TIM1_Init+0xb0>)
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005352:	6084      	str	r4, [r0, #8]
  htim1.Init.Prescaler = 0;
 8005354:	e880 0018 	stmia.w	r0, {r3, r4}
  htim1.Init.Period = 0;
 8005358:	60c4      	str	r4, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800535a:	6104      	str	r4, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 800535c:	6144      	str	r4, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800535e:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8005360:	f7fd fc84 	bl	8002c6c <HAL_TIM_PWM_Init>
 8005364:	b108      	cbz	r0, 800536a <MX_TIM1_Init+0x3e>
    Error_Handler();
 8005366:	f7ff fd6d 	bl	8004e44 <Error_Handler>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800536a:	a901      	add	r1, sp, #4
 800536c:	481a      	ldr	r0, [pc, #104]	; (80053d8 <MX_TIM1_Init+0xac>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800536e:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8005370:	9402      	str	r4, [sp, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005372:	9403      	str	r4, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8005374:	f7fd ff3a 	bl	80031ec <HAL_TIMEx_MasterConfigSynchronization>
 8005378:	b108      	cbz	r0, 800537e <MX_TIM1_Init+0x52>
    Error_Handler();
 800537a:	f7ff fd63 	bl	8004e44 <Error_Handler>
  sConfigOC.Pulse = 0;
 800537e:	2400      	movs	r4, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005380:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005382:	4622      	mov	r2, r4
 8005384:	a904      	add	r1, sp, #16
 8005386:	4814      	ldr	r0, [pc, #80]	; (80053d8 <MX_TIM1_Init+0xac>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005388:	9304      	str	r3, [sp, #16]
  sConfigOC.Pulse = 0;
 800538a:	9405      	str	r4, [sp, #20]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800538c:	9406      	str	r4, [sp, #24]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800538e:	9407      	str	r4, [sp, #28]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005390:	9408      	str	r4, [sp, #32]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005392:	9409      	str	r4, [sp, #36]	; 0x24
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005394:	940a      	str	r4, [sp, #40]	; 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005396:	f7fd fcd5 	bl	8002d44 <HAL_TIM_PWM_ConfigChannel>
 800539a:	b108      	cbz	r0, 80053a0 <MX_TIM1_Init+0x74>
    Error_Handler();
 800539c:	f7ff fd52 	bl	8004e44 <Error_Handler>
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80053a0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80053a4:	9310      	str	r3, [sp, #64]	; 0x40
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80053a6:	a90b      	add	r1, sp, #44	; 0x2c
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80053a8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80053ac:	480a      	ldr	r0, [pc, #40]	; (80053d8 <MX_TIM1_Init+0xac>)
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80053ae:	940b      	str	r4, [sp, #44]	; 0x2c
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80053b0:	940c      	str	r4, [sp, #48]	; 0x30
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80053b2:	940d      	str	r4, [sp, #52]	; 0x34
  sBreakDeadTimeConfig.DeadTime = 0;
 80053b4:	940e      	str	r4, [sp, #56]	; 0x38
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80053b6:	940f      	str	r4, [sp, #60]	; 0x3c
  sBreakDeadTimeConfig.BreakFilter = 0;
 80053b8:	9411      	str	r4, [sp, #68]	; 0x44
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80053ba:	9412      	str	r4, [sp, #72]	; 0x48
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80053bc:	9313      	str	r3, [sp, #76]	; 0x4c
  sBreakDeadTimeConfig.Break2Filter = 0;
 80053be:	9414      	str	r4, [sp, #80]	; 0x50
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80053c0:	9415      	str	r4, [sp, #84]	; 0x54
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80053c2:	f7fd ff3b 	bl	800323c <HAL_TIMEx_ConfigBreakDeadTime>
 80053c6:	b108      	cbz	r0, 80053cc <MX_TIM1_Init+0xa0>
    Error_Handler();
 80053c8:	f7ff fd3c 	bl	8004e44 <Error_Handler>
  HAL_TIM_MspPostInit(&htim1);
 80053cc:	4802      	ldr	r0, [pc, #8]	; (80053d8 <MX_TIM1_Init+0xac>)
 80053ce:	f7ff ff69 	bl	80052a4 <HAL_TIM_MspPostInit>
}
 80053d2:	b016      	add	sp, #88	; 0x58
 80053d4:	bd10      	pop	{r4, pc}
 80053d6:	bf00      	nop
 80053d8:	20000b9c 	.word	0x20000b9c
 80053dc:	40012c00 	.word	0x40012c00

080053e0 <MX_TIM15_Init>:
{
 80053e0:	b510      	push	{r4, lr}
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80053e2:	2210      	movs	r2, #16
{
 80053e4:	b09a      	sub	sp, #104	; 0x68
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80053e6:	2400      	movs	r4, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80053e8:	2100      	movs	r1, #0
 80053ea:	eb0d 0002 	add.w	r0, sp, r2
 80053ee:	f000 fbc1 	bl	8005b74 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80053f2:	221c      	movs	r2, #28
 80053f4:	4621      	mov	r1, r4
 80053f6:	a808      	add	r0, sp, #32
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80053f8:	9401      	str	r4, [sp, #4]
 80053fa:	9402      	str	r4, [sp, #8]
 80053fc:	9403      	str	r4, [sp, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80053fe:	f000 fbb9 	bl	8005b74 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8005402:	222c      	movs	r2, #44	; 0x2c
 8005404:	4621      	mov	r1, r4
 8005406:	a80f      	add	r0, sp, #60	; 0x3c
 8005408:	f000 fbb4 	bl	8005b74 <memset>
  htim15.Instance = TIM15;
 800540c:	482b      	ldr	r0, [pc, #172]	; (80054bc <MX_TIM15_Init+0xdc>)
  htim15.Init.Prescaler = 80;
 800540e:	4a2c      	ldr	r2, [pc, #176]	; (80054c0 <MX_TIM15_Init+0xe0>)
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005410:	6084      	str	r4, [r0, #8]
  htim15.Init.Prescaler = 80;
 8005412:	2350      	movs	r3, #80	; 0x50
 8005414:	e880 000c 	stmia.w	r0, {r2, r3}
  htim15.Init.Period = 0;
 8005418:	60c4      	str	r4, [r0, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800541a:	6104      	str	r4, [r0, #16]
  htim15.Init.RepetitionCounter = 0;
 800541c:	6144      	str	r4, [r0, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800541e:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8005420:	f7fd fc0a 	bl	8002c38 <HAL_TIM_Base_Init>
 8005424:	b108      	cbz	r0, 800542a <MX_TIM15_Init+0x4a>
    Error_Handler();
 8005426:	f7ff fd0d 	bl	8004e44 <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800542a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 800542e:	a904      	add	r1, sp, #16
 8005430:	4822      	ldr	r0, [pc, #136]	; (80054bc <MX_TIM15_Init+0xdc>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005432:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8005434:	f7fd fdc8 	bl	8002fc8 <HAL_TIM_ConfigClockSource>
 8005438:	b108      	cbz	r0, 800543e <MX_TIM15_Init+0x5e>
    Error_Handler();
 800543a:	f7ff fd03 	bl	8004e44 <Error_Handler>
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 800543e:	481f      	ldr	r0, [pc, #124]	; (80054bc <MX_TIM15_Init+0xdc>)
 8005440:	f7fd fc14 	bl	8002c6c <HAL_TIM_PWM_Init>
 8005444:	b108      	cbz	r0, 800544a <MX_TIM15_Init+0x6a>
    Error_Handler();
 8005446:	f7ff fcfd 	bl	8004e44 <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800544a:	2400      	movs	r4, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 800544c:	a901      	add	r1, sp, #4
 800544e:	481b      	ldr	r0, [pc, #108]	; (80054bc <MX_TIM15_Init+0xdc>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005450:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005452:	9403      	str	r4, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8005454:	f7fd feca 	bl	80031ec <HAL_TIMEx_MasterConfigSynchronization>
 8005458:	b108      	cbz	r0, 800545e <MX_TIM15_Init+0x7e>
    Error_Handler();
 800545a:	f7ff fcf3 	bl	8004e44 <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800545e:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005460:	2200      	movs	r2, #0
 8005462:	a908      	add	r1, sp, #32
 8005464:	4815      	ldr	r0, [pc, #84]	; (80054bc <MX_TIM15_Init+0xdc>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005466:	9308      	str	r3, [sp, #32]
  sConfigOC.Pulse = 0;
 8005468:	9409      	str	r4, [sp, #36]	; 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800546a:	940a      	str	r4, [sp, #40]	; 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800546c:	940b      	str	r4, [sp, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800546e:	940c      	str	r4, [sp, #48]	; 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005470:	940d      	str	r4, [sp, #52]	; 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005472:	940e      	str	r4, [sp, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005474:	f7fd fc66 	bl	8002d44 <HAL_TIM_PWM_ConfigChannel>
 8005478:	b108      	cbz	r0, 800547e <MX_TIM15_Init+0x9e>
    Error_Handler();
 800547a:	f7ff fce3 	bl	8004e44 <Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800547e:	2204      	movs	r2, #4
 8005480:	a908      	add	r1, sp, #32
 8005482:	480e      	ldr	r0, [pc, #56]	; (80054bc <MX_TIM15_Init+0xdc>)
 8005484:	f7fd fc5e 	bl	8002d44 <HAL_TIM_PWM_ConfigChannel>
 8005488:	b108      	cbz	r0, 800548e <MX_TIM15_Init+0xae>
    Error_Handler();
 800548a:	f7ff fcdb 	bl	8004e44 <Error_Handler>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800548e:	2300      	movs	r3, #0
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8005490:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8005494:	a90f      	add	r1, sp, #60	; 0x3c
 8005496:	4809      	ldr	r0, [pc, #36]	; (80054bc <MX_TIM15_Init+0xdc>)
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8005498:	930f      	str	r3, [sp, #60]	; 0x3c
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800549a:	9310      	str	r3, [sp, #64]	; 0x40
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800549c:	9311      	str	r3, [sp, #68]	; 0x44
  sBreakDeadTimeConfig.DeadTime = 0;
 800549e:	9312      	str	r3, [sp, #72]	; 0x48
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80054a0:	9313      	str	r3, [sp, #76]	; 0x4c
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80054a2:	9214      	str	r2, [sp, #80]	; 0x50
  sBreakDeadTimeConfig.BreakFilter = 0;
 80054a4:	9315      	str	r3, [sp, #84]	; 0x54
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80054a6:	9319      	str	r3, [sp, #100]	; 0x64
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 80054a8:	f7fd fec8 	bl	800323c <HAL_TIMEx_ConfigBreakDeadTime>
 80054ac:	b108      	cbz	r0, 80054b2 <MX_TIM15_Init+0xd2>
    Error_Handler();
 80054ae:	f7ff fcc9 	bl	8004e44 <Error_Handler>
  HAL_TIM_MspPostInit(&htim15);
 80054b2:	4802      	ldr	r0, [pc, #8]	; (80054bc <MX_TIM15_Init+0xdc>)
 80054b4:	f7ff fef6 	bl	80052a4 <HAL_TIM_MspPostInit>
}
 80054b8:	b01a      	add	sp, #104	; 0x68
 80054ba:	bd10      	pop	{r4, pc}
 80054bc:	20000adc 	.word	0x20000adc
 80054c0:	40014000 	.word	0x40014000

080054c4 <MX_UART4_Init>:
UART_HandleTypeDef huart1;
UART_HandleTypeDef huart2;

/* UART4 init function */
void MX_UART4_Init(void)
{
 80054c4:	b508      	push	{r3, lr}

  huart4.Instance = UART4;
 80054c6:	480c      	ldr	r0, [pc, #48]	; (80054f8 <MX_UART4_Init+0x34>)
  huart4.Init.BaudRate = 115200;
 80054c8:	4b0c      	ldr	r3, [pc, #48]	; (80054fc <MX_UART4_Init+0x38>)
 80054ca:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 80054ce:	e880 4008 	stmia.w	r0, {r3, lr}
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
  huart4.Init.StopBits = UART_STOPBITS_1;
  huart4.Init.Parity = UART_PARITY_NONE;
  huart4.Init.Mode = UART_MODE_TX_RX;
 80054d2:	220c      	movs	r2, #12
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80054d4:	2300      	movs	r3, #0
 80054d6:	6083      	str	r3, [r0, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80054d8:	60c3      	str	r3, [r0, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80054da:	6103      	str	r3, [r0, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80054dc:	6142      	str	r2, [r0, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80054de:	6183      	str	r3, [r0, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80054e0:	61c3      	str	r3, [r0, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80054e2:	6203      	str	r3, [r0, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80054e4:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80054e6:	f7fe f922 	bl	800372e <HAL_UART_Init>
 80054ea:	b118      	cbz	r0, 80054f4 <MX_UART4_Init+0x30>
  {
    Error_Handler();
  }

}
 80054ec:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80054f0:	f7ff bca8 	b.w	8004e44 <Error_Handler>
 80054f4:	bd08      	pop	{r3, pc}
 80054f6:	bf00      	nop
 80054f8:	20000cd4 	.word	0x20000cd4
 80054fc:	40004c00 	.word	0x40004c00

08005500 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8005500:	b508      	push	{r3, lr}

  huart1.Instance = USART1;
 8005502:	480c      	ldr	r0, [pc, #48]	; (8005534 <MX_USART1_UART_Init+0x34>)
  huart1.Init.BaudRate = 250000;
 8005504:	4b0c      	ldr	r3, [pc, #48]	; (8005538 <MX_USART1_UART_Init+0x38>)
 8005506:	490d      	ldr	r1, [pc, #52]	; (800553c <MX_USART1_UART_Init+0x3c>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_2;
 8005508:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  huart1.Init.BaudRate = 250000;
 800550c:	e880 000a 	stmia.w	r0, {r1, r3}
  huart1.Init.StopBits = UART_STOPBITS_2;
 8005510:	60c2      	str	r2, [r0, #12]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005512:	2300      	movs	r3, #0
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005514:	220c      	movs	r2, #12
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005516:	6083      	str	r3, [r0, #8]
  huart1.Init.Parity = UART_PARITY_NONE;
 8005518:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800551a:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800551c:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800551e:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005520:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005522:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005524:	f7fe f903 	bl	800372e <HAL_UART_Init>
 8005528:	b118      	cbz	r0, 8005532 <MX_USART1_UART_Init+0x32>
  {
    Error_Handler();
  }

}
 800552a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 800552e:	f7ff bc89 	b.w	8004e44 <Error_Handler>
 8005532:	bd08      	pop	{r3, pc}
 8005534:	20000c5c 	.word	0x20000c5c
 8005538:	0003d090 	.word	0x0003d090
 800553c:	40013800 	.word	0x40013800

08005540 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8005540:	b508      	push	{r3, lr}

  huart2.Instance = USART2;
 8005542:	480c      	ldr	r0, [pc, #48]	; (8005574 <MX_USART2_UART_Init+0x34>)
  huart2.Init.BaudRate = 250000;
 8005544:	4b0c      	ldr	r3, [pc, #48]	; (8005578 <MX_USART2_UART_Init+0x38>)
 8005546:	490d      	ldr	r1, [pc, #52]	; (800557c <MX_USART2_UART_Init+0x3c>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_2;
 8005548:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  huart2.Init.BaudRate = 250000;
 800554c:	e880 000a 	stmia.w	r0, {r1, r3}
  huart2.Init.StopBits = UART_STOPBITS_2;
 8005550:	60c2      	str	r2, [r0, #12]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005552:	2300      	movs	r3, #0
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005554:	220c      	movs	r2, #12
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005556:	6083      	str	r3, [r0, #8]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005558:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800555a:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800555c:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800555e:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005560:	6203      	str	r3, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005562:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005564:	f7fe f8e3 	bl	800372e <HAL_UART_Init>
 8005568:	b118      	cbz	r0, 8005572 <MX_USART2_UART_Init+0x32>
  {
    Error_Handler();
  }

}
 800556a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 800556e:	f7ff bc69 	b.w	8004e44 <Error_Handler>
 8005572:	bd08      	pop	{r3, pc}
 8005574:	20000d4c 	.word	0x20000d4c
 8005578:	0003d090 	.word	0x0003d090
 800557c:	40004400 	.word	0x40004400

08005580 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005580:	b510      	push	{r4, lr}
 8005582:	4604      	mov	r4, r0
 8005584:	b08c      	sub	sp, #48	; 0x30

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005586:	2214      	movs	r2, #20
 8005588:	2100      	movs	r1, #0
 800558a:	a807      	add	r0, sp, #28
 800558c:	f000 faf2 	bl	8005b74 <memset>
  if(uartHandle->Instance==UART4)
 8005590:	6823      	ldr	r3, [r4, #0]
 8005592:	4a40      	ldr	r2, [pc, #256]	; (8005694 <HAL_UART_MspInit+0x114>)
 8005594:	4293      	cmp	r3, r2
 8005596:	d129      	bne.n	80055ec <HAL_UART_MspInit+0x6c>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8005598:	4b3f      	ldr	r3, [pc, #252]	; (8005698 <HAL_UART_MspInit+0x118>)
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800559a:	4840      	ldr	r0, [pc, #256]	; (800569c <HAL_UART_MspInit+0x11c>)
    __HAL_RCC_UART4_CLK_ENABLE();
 800559c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800559e:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 80055a2:	659a      	str	r2, [r3, #88]	; 0x58
 80055a4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80055a6:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 80055aa:	9201      	str	r2, [sp, #4]
 80055ac:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80055ae:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80055b0:	f042 0204 	orr.w	r2, r2, #4
 80055b4:	64da      	str	r2, [r3, #76]	; 0x4c
 80055b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80055b8:	f003 0304 	and.w	r3, r3, #4
 80055bc:	9302      	str	r3, [sp, #8]
 80055be:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80055c0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80055c4:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80055c6:	2302      	movs	r3, #2
 80055c8:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80055ca:	2303      	movs	r3, #3
 80055cc:	930a      	str	r3, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80055ce:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80055d0:	2308      	movs	r3, #8
 80055d2:	930b      	str	r3, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80055d4:	f7fb f988 	bl	80008e8 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 80055d8:	2200      	movs	r2, #0
 80055da:	2034      	movs	r0, #52	; 0x34
 80055dc:	4611      	mov	r1, r2
 80055de:	f7fb f92d 	bl	800083c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80055e2:	2034      	movs	r0, #52	; 0x34
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80055e4:	f7fb f95e 	bl	80008a4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80055e8:	b00c      	add	sp, #48	; 0x30
 80055ea:	bd10      	pop	{r4, pc}
  else if(uartHandle->Instance==USART1)
 80055ec:	4a2c      	ldr	r2, [pc, #176]	; (80056a0 <HAL_UART_MspInit+0x120>)
 80055ee:	4293      	cmp	r3, r2
 80055f0:	d125      	bne.n	800563e <HAL_UART_MspInit+0xbe>
    __HAL_RCC_USART1_CLK_ENABLE();
 80055f2:	4b29      	ldr	r3, [pc, #164]	; (8005698 <HAL_UART_MspInit+0x118>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80055f4:	482b      	ldr	r0, [pc, #172]	; (80056a4 <HAL_UART_MspInit+0x124>)
    __HAL_RCC_USART1_CLK_ENABLE();
 80055f6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80055f8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80055fc:	661a      	str	r2, [r3, #96]	; 0x60
 80055fe:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005600:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8005604:	9203      	str	r2, [sp, #12]
 8005606:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005608:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800560a:	f042 0202 	orr.w	r2, r2, #2
 800560e:	64da      	str	r2, [r3, #76]	; 0x4c
 8005610:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005612:	f003 0302 	and.w	r3, r3, #2
 8005616:	9304      	str	r3, [sp, #16]
 8005618:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800561a:	23c0      	movs	r3, #192	; 0xc0
 800561c:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800561e:	2302      	movs	r3, #2
 8005620:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005622:	2303      	movs	r3, #3
 8005624:	930a      	str	r3, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005626:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005628:	2307      	movs	r3, #7
 800562a:	930b      	str	r3, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800562c:	f7fb f95c 	bl	80008e8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8005630:	2200      	movs	r2, #0
 8005632:	2025      	movs	r0, #37	; 0x25
 8005634:	4611      	mov	r1, r2
 8005636:	f7fb f901 	bl	800083c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800563a:	2025      	movs	r0, #37	; 0x25
 800563c:	e7d2      	b.n	80055e4 <HAL_UART_MspInit+0x64>
  else if(uartHandle->Instance==USART2)
 800563e:	4a1a      	ldr	r2, [pc, #104]	; (80056a8 <HAL_UART_MspInit+0x128>)
 8005640:	4293      	cmp	r3, r2
 8005642:	d1d1      	bne.n	80055e8 <HAL_UART_MspInit+0x68>
    __HAL_RCC_USART2_CLK_ENABLE();
 8005644:	4b14      	ldr	r3, [pc, #80]	; (8005698 <HAL_UART_MspInit+0x118>)
 8005646:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005648:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800564c:	659a      	str	r2, [r3, #88]	; 0x58
 800564e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005650:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8005654:	9205      	str	r2, [sp, #20]
 8005656:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005658:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800565a:	f042 0201 	orr.w	r2, r2, #1
 800565e:	64da      	str	r2, [r3, #76]	; 0x4c
 8005660:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005662:	f003 0301 	and.w	r3, r3, #1
 8005666:	9306      	str	r3, [sp, #24]
 8005668:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800566a:	230c      	movs	r3, #12
 800566c:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800566e:	2302      	movs	r3, #2
 8005670:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005672:	2303      	movs	r3, #3
 8005674:	930a      	str	r3, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005676:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005678:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800567a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800567e:	930b      	str	r3, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005680:	f7fb f932 	bl	80008e8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8005684:	2200      	movs	r2, #0
 8005686:	2026      	movs	r0, #38	; 0x26
 8005688:	4611      	mov	r1, r2
 800568a:	f7fb f8d7 	bl	800083c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800568e:	2026      	movs	r0, #38	; 0x26
 8005690:	e7a8      	b.n	80055e4 <HAL_UART_MspInit+0x64>
 8005692:	bf00      	nop
 8005694:	40004c00 	.word	0x40004c00
 8005698:	40021000 	.word	0x40021000
 800569c:	48000800 	.word	0x48000800
 80056a0:	40013800 	.word	0x40013800
 80056a4:	48000400 	.word	0x48000400
 80056a8:	40004400 	.word	0x40004400

080056ac <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80056ac:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS);
 80056ae:	2200      	movs	r2, #0
 80056b0:	490a      	ldr	r1, [pc, #40]	; (80056dc <MX_USB_DEVICE_Init+0x30>)
 80056b2:	480b      	ldr	r0, [pc, #44]	; (80056e0 <MX_USB_DEVICE_Init+0x34>)
 80056b4:	f7fe fe35 	bl	8004322 <USBD_Init>
  USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC);
 80056b8:	490a      	ldr	r1, [pc, #40]	; (80056e4 <MX_USB_DEVICE_Init+0x38>)
 80056ba:	4809      	ldr	r0, [pc, #36]	; (80056e0 <MX_USB_DEVICE_Init+0x34>)
 80056bc:	f7fe fe46 	bl	800434c <USBD_RegisterClass>
  USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS);
 80056c0:	4909      	ldr	r1, [pc, #36]	; (80056e8 <MX_USB_DEVICE_Init+0x3c>)
 80056c2:	4807      	ldr	r0, [pc, #28]	; (80056e0 <MX_USB_DEVICE_Init+0x34>)
 80056c4:	f7fe fe05 	bl	80042d2 <USBD_CDC_RegisterInterface>
  /* Verify if the Battery Charging Detection mode (BCD) is used : */
  /* If yes, the USB device is started in the HAL_PCDEx_BCD_Callback */
  /* upon reception of PCD_BCD_DISCOVERY_COMPLETED message. */
  /* If no, the USB device is started now. */
  if (USBD_LL_BatteryCharging(&hUsbDeviceFS) != USBD_OK) {
 80056c8:	4805      	ldr	r0, [pc, #20]	; (80056e0 <MX_USB_DEVICE_Init+0x34>)
 80056ca:	f000 f9a4 	bl	8005a16 <USBD_LL_BatteryCharging>
 80056ce:	b120      	cbz	r0, 80056da <MX_USB_DEVICE_Init+0x2e>
  USBD_Start(&hUsbDeviceFS);
 80056d0:	4803      	ldr	r0, [pc, #12]	; (80056e0 <MX_USB_DEVICE_Init+0x34>)
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80056d2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  USBD_Start(&hUsbDeviceFS);
 80056d6:	f7fe be40 	b.w	800435a <USBD_Start>
 80056da:	bd08      	pop	{r3, pc}
 80056dc:	20000190 	.word	0x20000190
 80056e0:	20000dc4 	.word	0x20000dc4
 80056e4:	2000006c 	.word	0x2000006c
 80056e8:	20000180 	.word	0x20000180

080056ec <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
  /* USER CODE END 4 */
}
 80056ec:	2000      	movs	r0, #0
 80056ee:	4770      	bx	lr

080056f0 <CDC_Control_FS>:
    break;
  }

  return (USBD_OK);
  /* USER CODE END 5 */
}
 80056f0:	2000      	movs	r0, #0
 80056f2:	4770      	bx	lr

080056f4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80056f4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80056f6:	4c05      	ldr	r4, [pc, #20]	; (800570c <CDC_Receive_FS+0x18>)
 80056f8:	4601      	mov	r1, r0
 80056fa:	4620      	mov	r0, r4
 80056fc:	f7fe fdf8 	bl	80042f0 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8005700:	4620      	mov	r0, r4
 8005702:	f7fe fdfb 	bl	80042fc <USBD_CDC_ReceivePacket>
  return (USBD_OK);
  /* USER CODE END 6 */
}
 8005706:	2000      	movs	r0, #0
 8005708:	bd10      	pop	{r4, pc}
 800570a:	bf00      	nop
 800570c:	20000dc4 	.word	0x20000dc4

08005710 <CDC_Init_FS>:
{
 8005710:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8005712:	4c06      	ldr	r4, [pc, #24]	; (800572c <CDC_Init_FS+0x1c>)
 8005714:	4906      	ldr	r1, [pc, #24]	; (8005730 <CDC_Init_FS+0x20>)
 8005716:	2200      	movs	r2, #0
 8005718:	4620      	mov	r0, r4
 800571a:	f7fe fde1 	bl	80042e0 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800571e:	4905      	ldr	r1, [pc, #20]	; (8005734 <CDC_Init_FS+0x24>)
 8005720:	4620      	mov	r0, r4
 8005722:	f7fe fde5 	bl	80042f0 <USBD_CDC_SetRxBuffer>
}
 8005726:	2000      	movs	r0, #0
 8005728:	bd10      	pop	{r4, pc}
 800572a:	bf00      	nop
 800572c:	20000dc4 	.word	0x20000dc4
 8005730:	20001860 	.word	0x20001860
 8005734:	20001060 	.word	0x20001060

08005738 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8005738:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct;
  if(pcdHandle->Instance==USB)
 800573a:	6802      	ldr	r2, [r0, #0]
 800573c:	4b13      	ldr	r3, [pc, #76]	; (800578c <HAL_PCD_MspInit+0x54>)
 800573e:	429a      	cmp	r2, r3
{
 8005740:	b086      	sub	sp, #24
  if(pcdHandle->Instance==USB)
 8005742:	d121      	bne.n	8005788 <HAL_PCD_MspInit+0x50>
  
    /**USB GPIO Configuration    
    PA11     ------> USB_DM
    PA12     ------> USB_DP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8005744:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8005748:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800574a:	2302      	movs	r3, #2
 800574c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800574e:	2303      	movs	r3, #3
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005750:	2400      	movs	r4, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005752:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF10_USB_FS;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005754:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF10_USB_FS;
 8005756:	230a      	movs	r3, #10
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005758:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF10_USB_FS;
 800575c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800575e:	9403      	str	r4, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005760:	f7fb f8c2 	bl	80008e8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8005764:	4b0a      	ldr	r3, [pc, #40]	; (8005790 <HAL_PCD_MspInit+0x58>)
 8005766:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8005768:	f041 6180 	orr.w	r1, r1, #67108864	; 0x4000000
 800576c:	6599      	str	r1, [r3, #88]	; 0x58
 800576e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005770:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005774:	9300      	str	r3, [sp, #0]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_IRQn, 0, 0);
 8005776:	2043      	movs	r0, #67	; 0x43
 8005778:	4622      	mov	r2, r4
 800577a:	4621      	mov	r1, r4
    __HAL_RCC_USB_CLK_ENABLE();
 800577c:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(USB_IRQn, 0, 0);
 800577e:	f7fb f85d 	bl	800083c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_IRQn);
 8005782:	2043      	movs	r0, #67	; 0x43
 8005784:	f7fb f88e 	bl	80008a4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8005788:	b006      	add	sp, #24
 800578a:	bd10      	pop	{r4, pc}
 800578c:	40006800 	.word	0x40006800
 8005790:	40021000 	.word	0x40021000

08005794 <HAL_PCD_SetupStageCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8005794:	f500 6186 	add.w	r1, r0, #1072	; 0x430
 8005798:	f8d0 0470 	ldr.w	r0, [r0, #1136]	; 0x470
 800579c:	f7fe bdf4 	b.w	8004388 <USBD_LL_SetupStage>

080057a0 <HAL_PCD_DataOutStageCallback>:
  * @param  epnum: Endpoint number
  * @retval None
  */
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80057a0:	eb00 1341 	add.w	r3, r0, r1, lsl #5
 80057a4:	f8d0 0470 	ldr.w	r0, [r0, #1136]	; 0x470
 80057a8:	f8d3 223c 	ldr.w	r2, [r3, #572]	; 0x23c
 80057ac:	f7fe be19 	b.w	80043e2 <USBD_LL_DataOutStage>

080057b0 <HAL_PCD_DataInStageCallback>:
  * @param  epnum: Endpoint number
  * @retval None
  */
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80057b0:	eb00 1341 	add.w	r3, r0, r1, lsl #5
 80057b4:	f8d0 0470 	ldr.w	r0, [r0, #1136]	; 0x470
 80057b8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80057ba:	f7fe be4a 	b.w	8004452 <USBD_LL_DataInStage>

080057be <HAL_PCD_SOFCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80057be:	f8d0 0470 	ldr.w	r0, [r0, #1136]	; 0x470
 80057c2:	f7fe bedb 	b.w	800457c <USBD_LL_SOF>

080057c6 <HAL_PCD_ResetCallback>:
  * @brief  Reset callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{ 
 80057c6:	b510      	push	{r4, lr}
 80057c8:	4604      	mov	r4, r0
	
  default:
    speed = USBD_SPEED_FULL;
    break;    
  }
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80057ca:	2101      	movs	r1, #1
 80057cc:	f8d0 0470 	ldr.w	r0, [r0, #1136]	; 0x470
 80057d0:	f7fe fec2 	bl	8004558 <USBD_LL_SetSpeed>
  
  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80057d4:	f8d4 0470 	ldr.w	r0, [r4, #1136]	; 0x470
}
 80057d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80057dc:	f7fe be95 	b.w	800450a <USBD_LL_Reset>

080057e0 <HAL_PCD_SuspendCallback>:
  * When Low power mode is enabled the debug cannot be used (IAR, Keil doesn't support it)
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 80057e0:	b510      	push	{r4, lr}
 80057e2:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80057e4:	f8d0 0470 	ldr.w	r0, [r0, #1136]	; 0x470
 80057e8:	f7fe feb9 	bl	800455e <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80057ec:	69a3      	ldr	r3, [r4, #24]
 80057ee:	b123      	cbz	r3, 80057fa <HAL_PCD_SuspendCallback+0x1a>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80057f0:	4a02      	ldr	r2, [pc, #8]	; (80057fc <HAL_PCD_SuspendCallback+0x1c>)
 80057f2:	6913      	ldr	r3, [r2, #16]
 80057f4:	f043 0306 	orr.w	r3, r3, #6
 80057f8:	6113      	str	r3, [r2, #16]
 80057fa:	bd10      	pop	{r4, pc}
 80057fc:	e000ed00 	.word	0xe000ed00

08005800 <HAL_PCD_ResumeCallback>:
  */
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8005800:	6983      	ldr	r3, [r0, #24]
{
 8005802:	b510      	push	{r4, lr}
 8005804:	4604      	mov	r4, r0
  if (hpcd->Init.low_power_enable)
 8005806:	b133      	cbz	r3, 8005816 <HAL_PCD_ResumeCallback+0x16>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8005808:	4a06      	ldr	r2, [pc, #24]	; (8005824 <HAL_PCD_ResumeCallback+0x24>)
 800580a:	6913      	ldr	r3, [r2, #16]
 800580c:	f023 0306 	bic.w	r3, r3, #6
 8005810:	6113      	str	r3, [r2, #16]
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
  SystemClock_Config();
 8005812:	f7ff fa8f 	bl	8004d34 <SystemClock_Config>
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8005816:	f8d4 0470 	ldr.w	r0, [r4, #1136]	; 0x470
}
 800581a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800581e:	f7fe bea7 	b.w	8004570 <USBD_LL_Resume>
 8005822:	bf00      	nop
 8005824:	e000ed00 	.word	0xe000ed00

08005828 <USBD_LL_Init>:
{
 8005828:	b510      	push	{r4, lr}
 800582a:	4604      	mov	r4, r0
  HAL_PWREx_EnableVddUSB();
 800582c:	f7fc fa28 	bl	8001c80 <HAL_PWREx_EnableVddUSB>
  hpcd_USB_FS.pData = pdev;
 8005830:	481e      	ldr	r0, [pc, #120]	; (80058ac <USBD_LL_Init+0x84>)
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8005832:	4a1f      	ldr	r2, [pc, #124]	; (80058b0 <USBD_LL_Init+0x88>)
  hpcd_USB_FS.pData = pdev;
 8005834:	f8c0 4470 	str.w	r4, [r0, #1136]	; 0x470
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8005838:	2308      	movs	r3, #8
 800583a:	e880 000c 	stmia.w	r0, {r2, r3}
  pdev->pData = &hpcd_USB_FS;
 800583e:	f8c4 0298 	str.w	r0, [r4, #664]	; 0x298
  hpcd_USB_FS.Init.ep0_mps = DEP0CTL_MPS_64;
 8005842:	2300      	movs	r3, #0
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8005844:	2202      	movs	r2, #2
 8005846:	6082      	str	r2, [r0, #8]
  hpcd_USB_FS.Init.ep0_mps = DEP0CTL_MPS_64;
 8005848:	60c3      	str	r3, [r0, #12]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800584a:	6102      	str	r2, [r0, #16]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800584c:	6143      	str	r3, [r0, #20]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800584e:	6183      	str	r3, [r0, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8005850:	61c3      	str	r3, [r0, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8005852:	6203      	str	r3, [r0, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8005854:	f7fb fdab 	bl	80013ae <HAL_PCD_Init>
 8005858:	b108      	cbz	r0, 800585e <USBD_LL_Init+0x36>
    Error_Handler( );
 800585a:	f7ff faf3 	bl	8004e44 <Error_Handler>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800585e:	2200      	movs	r2, #0
 8005860:	4611      	mov	r1, r2
 8005862:	2318      	movs	r3, #24
 8005864:	f8d4 0298 	ldr.w	r0, [r4, #664]	; 0x298
 8005868:	f7fc f98a 	bl	8001b80 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800586c:	2358      	movs	r3, #88	; 0x58
 800586e:	2200      	movs	r2, #0
 8005870:	2180      	movs	r1, #128	; 0x80
 8005872:	f8d4 0298 	ldr.w	r0, [r4, #664]	; 0x298
 8005876:	f7fc f983 	bl	8001b80 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800587a:	23c0      	movs	r3, #192	; 0xc0
 800587c:	2200      	movs	r2, #0
 800587e:	2181      	movs	r1, #129	; 0x81
 8005880:	f8d4 0298 	ldr.w	r0, [r4, #664]	; 0x298
 8005884:	f7fc f97c 	bl	8001b80 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8005888:	f44f 7388 	mov.w	r3, #272	; 0x110
 800588c:	2200      	movs	r2, #0
 800588e:	2101      	movs	r1, #1
 8005890:	f8d4 0298 	ldr.w	r0, [r4, #664]	; 0x298
 8005894:	f7fc f974 	bl	8001b80 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8005898:	f44f 7380 	mov.w	r3, #256	; 0x100
 800589c:	2200      	movs	r2, #0
 800589e:	2182      	movs	r1, #130	; 0x82
 80058a0:	f8d4 0298 	ldr.w	r0, [r4, #664]	; 0x298
 80058a4:	f7fc f96c 	bl	8001b80 <HAL_PCDEx_PMAConfig>
}
 80058a8:	2000      	movs	r0, #0
 80058aa:	bd10      	pop	{r4, pc}
 80058ac:	20002060 	.word	0x20002060
 80058b0:	40006800 	.word	0x40006800

080058b4 <USBD_LL_Start>:
{
 80058b4:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 80058b6:	f8d0 0298 	ldr.w	r0, [r0, #664]	; 0x298
 80058ba:	f7fb fdec 	bl	8001496 <HAL_PCD_Start>
 80058be:	2803      	cmp	r0, #3
 80058c0:	bf9a      	itte	ls
 80058c2:	4b02      	ldrls	r3, [pc, #8]	; (80058cc <USBD_LL_Start+0x18>)
 80058c4:	5c18      	ldrbls	r0, [r3, r0]
 80058c6:	2002      	movhi	r0, #2
}
 80058c8:	bd08      	pop	{r3, pc}
 80058ca:	bf00      	nop
 80058cc:	08005c08 	.word	0x08005c08

080058d0 <USBD_LL_OpenEP>:
{
 80058d0:	b510      	push	{r4, lr}
 80058d2:	461c      	mov	r4, r3
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80058d4:	f8d0 0298 	ldr.w	r0, [r0, #664]	; 0x298
 80058d8:	4613      	mov	r3, r2
 80058da:	4622      	mov	r2, r4
 80058dc:	f7fb fe04 	bl	80014e8 <HAL_PCD_EP_Open>
 80058e0:	2803      	cmp	r0, #3
 80058e2:	bf9a      	itte	ls
 80058e4:	4b01      	ldrls	r3, [pc, #4]	; (80058ec <USBD_LL_OpenEP+0x1c>)
 80058e6:	5c18      	ldrbls	r0, [r3, r0]
 80058e8:	2002      	movhi	r0, #2
}
 80058ea:	bd10      	pop	{r4, pc}
 80058ec:	08005c08 	.word	0x08005c08

080058f0 <USBD_LL_CloseEP>:
{
 80058f0:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80058f2:	f8d0 0298 	ldr.w	r0, [r0, #664]	; 0x298
 80058f6:	f7fb fe2c 	bl	8001552 <HAL_PCD_EP_Close>
 80058fa:	2803      	cmp	r0, #3
 80058fc:	bf9a      	itte	ls
 80058fe:	4b02      	ldrls	r3, [pc, #8]	; (8005908 <USBD_LL_CloseEP+0x18>)
 8005900:	5c18      	ldrbls	r0, [r3, r0]
 8005902:	2002      	movhi	r0, #2
}
 8005904:	bd08      	pop	{r3, pc}
 8005906:	bf00      	nop
 8005908:	08005c08 	.word	0x08005c08

0800590c <USBD_LL_StallEP>:
{
 800590c:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800590e:	f8d0 0298 	ldr.w	r0, [r0, #664]	; 0x298
 8005912:	f7fc f8c9 	bl	8001aa8 <HAL_PCD_EP_SetStall>
 8005916:	2803      	cmp	r0, #3
 8005918:	bf9a      	itte	ls
 800591a:	4b02      	ldrls	r3, [pc, #8]	; (8005924 <USBD_LL_StallEP+0x18>)
 800591c:	5c18      	ldrbls	r0, [r3, r0]
 800591e:	2002      	movhi	r0, #2
}
 8005920:	bd08      	pop	{r3, pc}
 8005922:	bf00      	nop
 8005924:	08005c08 	.word	0x08005c08

08005928 <USBD_LL_ClearStallEP>:
{
 8005928:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 800592a:	f8d0 0298 	ldr.w	r0, [r0, #664]	; 0x298
 800592e:	f7fc f8f4 	bl	8001b1a <HAL_PCD_EP_ClrStall>
 8005932:	2803      	cmp	r0, #3
 8005934:	bf9a      	itte	ls
 8005936:	4b02      	ldrls	r3, [pc, #8]	; (8005940 <USBD_LL_ClearStallEP+0x18>)
 8005938:	5c18      	ldrbls	r0, [r3, r0]
 800593a:	2002      	movhi	r0, #2
}
 800593c:	bd08      	pop	{r3, pc}
 800593e:	bf00      	nop
 8005940:	08005c08 	.word	0x08005c08

08005944 <USBD_LL_IsStallEP>:
  if((ep_addr & 0x80) == 0x80)
 8005944:	060a      	lsls	r2, r1, #24
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8005946:	f8d0 3298 	ldr.w	r3, [r0, #664]	; 0x298
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 800594a:	bf45      	ittet	mi
 800594c:	f001 017f 	andmi.w	r1, r1, #127	; 0x7f
 8005950:	eb03 1341 	addmi.w	r3, r3, r1, lsl #5
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8005954:	eb03 1341 	addpl.w	r3, r3, r1, lsl #5
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8005958:	f893 002a 	ldrbmi.w	r0, [r3, #42]	; 0x2a
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 800595c:	bf58      	it	pl
 800595e:	f893 022a 	ldrbpl.w	r0, [r3, #554]	; 0x22a
}
 8005962:	4770      	bx	lr

08005964 <USBD_LL_SetUSBAddress>:
{
 8005964:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8005966:	f8d0 0298 	ldr.w	r0, [r0, #664]	; 0x298
 800596a:	f7fb fda9 	bl	80014c0 <HAL_PCD_SetAddress>
 800596e:	2803      	cmp	r0, #3
 8005970:	bf9a      	itte	ls
 8005972:	4b02      	ldrls	r3, [pc, #8]	; (800597c <USBD_LL_SetUSBAddress+0x18>)
 8005974:	5c18      	ldrbls	r0, [r3, r0]
 8005976:	2002      	movhi	r0, #2
}
 8005978:	bd08      	pop	{r3, pc}
 800597a:	bf00      	nop
 800597c:	08005c08 	.word	0x08005c08

08005980 <USBD_LL_Transmit>:
{
 8005980:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8005982:	f8d0 0298 	ldr.w	r0, [r0, #664]	; 0x298
 8005986:	f7fb fe2f 	bl	80015e8 <HAL_PCD_EP_Transmit>
 800598a:	2803      	cmp	r0, #3
 800598c:	bf9a      	itte	ls
 800598e:	4b02      	ldrls	r3, [pc, #8]	; (8005998 <USBD_LL_Transmit+0x18>)
 8005990:	5c18      	ldrbls	r0, [r3, r0]
 8005992:	2002      	movhi	r0, #2
}
 8005994:	bd08      	pop	{r3, pc}
 8005996:	bf00      	nop
 8005998:	08005c08 	.word	0x08005c08

0800599c <USBD_LL_PrepareReceive>:
{
 800599c:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800599e:	f8d0 0298 	ldr.w	r0, [r0, #664]	; 0x298
 80059a2:	f7fb fe01 	bl	80015a8 <HAL_PCD_EP_Receive>
 80059a6:	2803      	cmp	r0, #3
 80059a8:	bf9a      	itte	ls
 80059aa:	4b02      	ldrls	r3, [pc, #8]	; (80059b4 <USBD_LL_PrepareReceive+0x18>)
 80059ac:	5c18      	ldrbls	r0, [r3, r0]
 80059ae:	2002      	movhi	r0, #2
}
 80059b0:	bd08      	pop	{r3, pc}
 80059b2:	bf00      	nop
 80059b4:	08005c08 	.word	0x08005c08

080059b8 <USBD_LL_GetRxDataSize>:
{
 80059b8:	b508      	push	{r3, lr}
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80059ba:	f8d0 0298 	ldr.w	r0, [r0, #664]	; 0x298
 80059be:	f7fb fe0c 	bl	80015da <HAL_PCD_EP_GetRxCount>
}
 80059c2:	bd08      	pop	{r3, pc}

080059c4 <HAL_PCDEx_LPM_Callback>:
{
 80059c4:	b510      	push	{r4, lr}
 80059c6:	4604      	mov	r4, r0
  switch (msg)
 80059c8:	b111      	cbz	r1, 80059d0 <HAL_PCDEx_LPM_Callback+0xc>
 80059ca:	2901      	cmp	r1, #1
 80059cc:	d00f      	beq.n	80059ee <HAL_PCDEx_LPM_Callback+0x2a>
 80059ce:	bd10      	pop	{r4, pc}
    if (hpcd->Init.low_power_enable)
 80059d0:	6983      	ldr	r3, [r0, #24]
 80059d2:	b133      	cbz	r3, 80059e2 <HAL_PCDEx_LPM_Callback+0x1e>
      SystemClock_Config();
 80059d4:	f7ff f9ae 	bl	8004d34 <SystemClock_Config>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80059d8:	4a0b      	ldr	r2, [pc, #44]	; (8005a08 <HAL_PCDEx_LPM_Callback+0x44>)
 80059da:	6913      	ldr	r3, [r2, #16]
 80059dc:	f023 0306 	bic.w	r3, r3, #6
 80059e0:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 80059e2:	f8d4 0470 	ldr.w	r0, [r4, #1136]	; 0x470
}
 80059e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    USBD_LL_Resume(hpcd->pData);
 80059ea:	f7fe bdc1 	b.w	8004570 <USBD_LL_Resume>
    USBD_LL_Suspend(hpcd->pData);
 80059ee:	f8d0 0470 	ldr.w	r0, [r0, #1136]	; 0x470
 80059f2:	f7fe fdb4 	bl	800455e <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 80059f6:	69a3      	ldr	r3, [r4, #24]
 80059f8:	b123      	cbz	r3, 8005a04 <HAL_PCDEx_LPM_Callback+0x40>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80059fa:	4a03      	ldr	r2, [pc, #12]	; (8005a08 <HAL_PCDEx_LPM_Callback+0x44>)
 80059fc:	6913      	ldr	r3, [r2, #16]
 80059fe:	f043 0306 	orr.w	r3, r3, #6
 8005a02:	6113      	str	r3, [r2, #16]
 8005a04:	bd10      	pop	{r4, pc}
 8005a06:	bf00      	nop
 8005a08:	e000ed00 	.word	0xe000ed00

08005a0c <USBD_static_malloc>:
}
 8005a0c:	4800      	ldr	r0, [pc, #0]	; (8005a10 <USBD_static_malloc+0x4>)
 8005a0e:	4770      	bx	lr
 8005a10:	200007f8 	.word	0x200007f8

08005a14 <USBD_static_free>:
{
 8005a14:	4770      	bx	lr

08005a16 <USBD_LL_BatteryCharging>:
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_BatteryCharging(USBD_HandleTypeDef *pdev)
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*)pdev->pData;
  if (hpcd->Init.battery_charging_enable == ENABLE)
 8005a16:	f8d0 3298 	ldr.w	r3, [r0, #664]	; 0x298
 8005a1a:	6a1b      	ldr	r3, [r3, #32]
 8005a1c:	2b01      	cmp	r3, #1
  }
  else
  {
    return USBD_FAIL;
  }
}
 8005a1e:	bf14      	ite	ne
 8005a20:	2002      	movne	r0, #2
 8005a22:	2000      	moveq	r0, #0
 8005a24:	4770      	bx	lr
	...

08005a28 <USBD_FS_DeviceDescriptor>:
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  *length = sizeof(USBD_FS_DeviceDesc);
 8005a28:	2312      	movs	r3, #18
 8005a2a:	800b      	strh	r3, [r1, #0]
  return USBD_FS_DeviceDesc;
}
 8005a2c:	4800      	ldr	r0, [pc, #0]	; (8005a30 <USBD_FS_DeviceDescriptor+0x8>)
 8005a2e:	4770      	bx	lr
 8005a30:	200001bc 	.word	0x200001bc

08005a34 <USBD_FS_LangIDStrDescriptor>:
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  *length = sizeof(USBD_LangIDDesc);
 8005a34:	2304      	movs	r3, #4
 8005a36:	800b      	strh	r3, [r1, #0]
  return USBD_LangIDDesc;
}
 8005a38:	4800      	ldr	r0, [pc, #0]	; (8005a3c <USBD_FS_LangIDStrDescriptor+0x8>)
 8005a3a:	4770      	bx	lr
 8005a3c:	200001d0 	.word	0x200001d0

08005a40 <USBD_FS_USR_BOSDescriptor>:
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  *length = sizeof(USBD_FS_BOSDesc);
 8005a40:	230c      	movs	r3, #12
 8005a42:	800b      	strh	r3, [r1, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
}
 8005a44:	4800      	ldr	r0, [pc, #0]	; (8005a48 <USBD_FS_USR_BOSDescriptor+0x8>)
 8005a46:	4770      	bx	lr
 8005a48:	200001b0 	.word	0x200001b0

08005a4c <USBD_FS_ManufacturerStrDescriptor>:
{
 8005a4c:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8005a4e:	4c04      	ldr	r4, [pc, #16]	; (8005a60 <USBD_FS_ManufacturerStrDescriptor+0x14>)
 8005a50:	4804      	ldr	r0, [pc, #16]	; (8005a64 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 8005a52:	460a      	mov	r2, r1
 8005a54:	4621      	mov	r1, r4
 8005a56:	f7fe ff97 	bl	8004988 <USBD_GetString>
}
 8005a5a:	4620      	mov	r0, r4
 8005a5c:	bd10      	pop	{r4, pc}
 8005a5e:	bf00      	nop
 8005a60:	200024d4 	.word	0x200024d4
 8005a64:	08005c25 	.word	0x08005c25

08005a68 <USBD_FS_ProductStrDescriptor>:
{
 8005a68:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8005a6a:	4c04      	ldr	r4, [pc, #16]	; (8005a7c <USBD_FS_ProductStrDescriptor+0x14>)
 8005a6c:	4804      	ldr	r0, [pc, #16]	; (8005a80 <USBD_FS_ProductStrDescriptor+0x18>)
 8005a6e:	460a      	mov	r2, r1
 8005a70:	4621      	mov	r1, r4
 8005a72:	f7fe ff89 	bl	8004988 <USBD_GetString>
}
 8005a76:	4620      	mov	r0, r4
 8005a78:	bd10      	pop	{r4, pc}
 8005a7a:	bf00      	nop
 8005a7c:	200024d4 	.word	0x200024d4
 8005a80:	08005c36 	.word	0x08005c36

08005a84 <USBD_FS_SerialStrDescriptor>:
{
 8005a84:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_SERIALNUMBER_STRING_FS, USBD_StrDesc, length);
 8005a86:	4c04      	ldr	r4, [pc, #16]	; (8005a98 <USBD_FS_SerialStrDescriptor+0x14>)
 8005a88:	4804      	ldr	r0, [pc, #16]	; (8005a9c <USBD_FS_SerialStrDescriptor+0x18>)
 8005a8a:	460a      	mov	r2, r1
 8005a8c:	4621      	mov	r1, r4
 8005a8e:	f7fe ff7b 	bl	8004988 <USBD_GetString>
}
 8005a92:	4620      	mov	r0, r4
 8005a94:	bd10      	pop	{r4, pc}
 8005a96:	bf00      	nop
 8005a98:	200024d4 	.word	0x200024d4
 8005a9c:	08005c44 	.word	0x08005c44

08005aa0 <USBD_FS_ConfigStrDescriptor>:
{
 8005aa0:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8005aa2:	4c04      	ldr	r4, [pc, #16]	; (8005ab4 <USBD_FS_ConfigStrDescriptor+0x14>)
 8005aa4:	4804      	ldr	r0, [pc, #16]	; (8005ab8 <USBD_FS_ConfigStrDescriptor+0x18>)
 8005aa6:	460a      	mov	r2, r1
 8005aa8:	4621      	mov	r1, r4
 8005aaa:	f7fe ff6d 	bl	8004988 <USBD_GetString>
}
 8005aae:	4620      	mov	r0, r4
 8005ab0:	bd10      	pop	{r4, pc}
 8005ab2:	bf00      	nop
 8005ab4:	200024d4 	.word	0x200024d4
 8005ab8:	08005c0c 	.word	0x08005c0c

08005abc <USBD_FS_InterfaceStrDescriptor>:
{
 8005abc:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8005abe:	4c04      	ldr	r4, [pc, #16]	; (8005ad0 <USBD_FS_InterfaceStrDescriptor+0x14>)
 8005ac0:	4804      	ldr	r0, [pc, #16]	; (8005ad4 <USBD_FS_InterfaceStrDescriptor+0x18>)
 8005ac2:	460a      	mov	r2, r1
 8005ac4:	4621      	mov	r1, r4
 8005ac6:	f7fe ff5f 	bl	8004988 <USBD_GetString>
}
 8005aca:	4620      	mov	r0, r4
 8005acc:	bd10      	pop	{r4, pc}
 8005ace:	bf00      	nop
 8005ad0:	200024d4 	.word	0x200024d4
 8005ad4:	08005c17 	.word	0x08005c17

08005ad8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8005ad8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005b10 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8005adc:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8005ade:	e003      	b.n	8005ae8 <LoopCopyDataInit>

08005ae0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8005ae0:	4b0c      	ldr	r3, [pc, #48]	; (8005b14 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8005ae2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8005ae4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8005ae6:	3104      	adds	r1, #4

08005ae8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8005ae8:	480b      	ldr	r0, [pc, #44]	; (8005b18 <LoopForever+0xa>)
	ldr	r3, =_edata
 8005aea:	4b0c      	ldr	r3, [pc, #48]	; (8005b1c <LoopForever+0xe>)
	adds	r2, r0, r1
 8005aec:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8005aee:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8005af0:	d3f6      	bcc.n	8005ae0 <CopyDataInit>
	ldr	r2, =_sbss
 8005af2:	4a0b      	ldr	r2, [pc, #44]	; (8005b20 <LoopForever+0x12>)
	b	LoopFillZerobss
 8005af4:	e002      	b.n	8005afc <LoopFillZerobss>

08005af6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8005af6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8005af8:	f842 3b04 	str.w	r3, [r2], #4

08005afc <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8005afc:	4b09      	ldr	r3, [pc, #36]	; (8005b24 <LoopForever+0x16>)
	cmp	r2, r3
 8005afe:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8005b00:	d3f9      	bcc.n	8005af6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8005b02:	f7ff fa11 	bl	8004f28 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005b06:	f000 f811 	bl	8005b2c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005b0a:	f7ff f967 	bl	8004ddc <main>

08005b0e <LoopForever>:

LoopForever:
    b LoopForever
 8005b0e:	e7fe      	b.n	8005b0e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8005b10:	20028000 	.word	0x20028000
	ldr	r3, =_sidata
 8005b14:	08005c64 	.word	0x08005c64
	ldr	r0, =_sdata
 8005b18:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8005b1c:	200001d4 	.word	0x200001d4
	ldr	r2, =_sbss
 8005b20:	200001d4 	.word	0x200001d4
	ldr	r3, = _ebss
 8005b24:	200026d4 	.word	0x200026d4

08005b28 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005b28:	e7fe      	b.n	8005b28 <ADC1_IRQHandler>
	...

08005b2c <__libc_init_array>:
 8005b2c:	b570      	push	{r4, r5, r6, lr}
 8005b2e:	4e0d      	ldr	r6, [pc, #52]	; (8005b64 <__libc_init_array+0x38>)
 8005b30:	4c0d      	ldr	r4, [pc, #52]	; (8005b68 <__libc_init_array+0x3c>)
 8005b32:	1ba4      	subs	r4, r4, r6
 8005b34:	10a4      	asrs	r4, r4, #2
 8005b36:	2500      	movs	r5, #0
 8005b38:	42a5      	cmp	r5, r4
 8005b3a:	d109      	bne.n	8005b50 <__libc_init_array+0x24>
 8005b3c:	4e0b      	ldr	r6, [pc, #44]	; (8005b6c <__libc_init_array+0x40>)
 8005b3e:	4c0c      	ldr	r4, [pc, #48]	; (8005b70 <__libc_init_array+0x44>)
 8005b40:	f000 f820 	bl	8005b84 <_init>
 8005b44:	1ba4      	subs	r4, r4, r6
 8005b46:	10a4      	asrs	r4, r4, #2
 8005b48:	2500      	movs	r5, #0
 8005b4a:	42a5      	cmp	r5, r4
 8005b4c:	d105      	bne.n	8005b5a <__libc_init_array+0x2e>
 8005b4e:	bd70      	pop	{r4, r5, r6, pc}
 8005b50:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005b54:	4798      	blx	r3
 8005b56:	3501      	adds	r5, #1
 8005b58:	e7ee      	b.n	8005b38 <__libc_init_array+0xc>
 8005b5a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005b5e:	4798      	blx	r3
 8005b60:	3501      	adds	r5, #1
 8005b62:	e7f2      	b.n	8005b4a <__libc_init_array+0x1e>
 8005b64:	08005c5c 	.word	0x08005c5c
 8005b68:	08005c5c 	.word	0x08005c5c
 8005b6c:	08005c5c 	.word	0x08005c5c
 8005b70:	08005c60 	.word	0x08005c60

08005b74 <memset>:
 8005b74:	4402      	add	r2, r0
 8005b76:	4603      	mov	r3, r0
 8005b78:	4293      	cmp	r3, r2
 8005b7a:	d100      	bne.n	8005b7e <memset+0xa>
 8005b7c:	4770      	bx	lr
 8005b7e:	f803 1b01 	strb.w	r1, [r3], #1
 8005b82:	e7f9      	b.n	8005b78 <memset+0x4>

08005b84 <_init>:
 8005b84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b86:	bf00      	nop
 8005b88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b8a:	bc08      	pop	{r3}
 8005b8c:	469e      	mov	lr, r3
 8005b8e:	4770      	bx	lr

08005b90 <_fini>:
 8005b90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b92:	bf00      	nop
 8005b94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b96:	bc08      	pop	{r3}
 8005b98:	469e      	mov	lr, r3
 8005b9a:	4770      	bx	lr
