$date
	Fri Sep 19 17:45:45 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module demux14_tb $end
$var wire 4 ! i3 [3:0] $end
$var wire 4 " i2 [3:0] $end
$var wire 4 # i1 [3:0] $end
$var wire 4 $ i0 [3:0] $end
$var reg 4 % a [3:0] $end
$var reg 1 & s0 $end
$var reg 1 ' s1 $end
$scope module DUT $end
$var wire 4 ( a [3:0] $end
$var wire 1 & s0 $end
$var wire 1 ' s1 $end
$var reg 4 ) i0 [3:0] $end
$var reg 4 * i1 [3:0] $end
$var reg 4 + i2 [3:0] $end
$var reg 4 , i3 [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 ,
b0 +
b0 *
b111 )
b111 (
0'
0&
b111 %
b111 $
b0 #
b0 "
b0 !
$end
#10
b111 #
b111 *
b0 $
b0 )
1&
#20
b111 "
b111 +
b0 #
b0 *
0&
1'
#30
b111 !
b111 ,
b0 "
b0 +
1&
#40
