// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.2
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _axi_interfaces_HH_
#define _axi_interfaces_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "axi_interfaces_AXILiteS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 5,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct axi_interfaces : public sc_module {
    // Port declarations 68
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_lv<16> > d_o_0_TDATA;
    sc_out< sc_logic > d_o_0_TVALID;
    sc_in< sc_logic > d_o_0_TREADY;
    sc_out< sc_lv<16> > d_o_1_TDATA;
    sc_out< sc_logic > d_o_1_TVALID;
    sc_in< sc_logic > d_o_1_TREADY;
    sc_out< sc_lv<16> > d_o_2_TDATA;
    sc_out< sc_logic > d_o_2_TVALID;
    sc_in< sc_logic > d_o_2_TREADY;
    sc_out< sc_lv<16> > d_o_3_TDATA;
    sc_out< sc_logic > d_o_3_TVALID;
    sc_in< sc_logic > d_o_3_TREADY;
    sc_out< sc_lv<16> > d_o_4_TDATA;
    sc_out< sc_logic > d_o_4_TVALID;
    sc_in< sc_logic > d_o_4_TREADY;
    sc_out< sc_lv<16> > d_o_5_TDATA;
    sc_out< sc_logic > d_o_5_TVALID;
    sc_in< sc_logic > d_o_5_TREADY;
    sc_out< sc_lv<16> > d_o_6_TDATA;
    sc_out< sc_logic > d_o_6_TVALID;
    sc_in< sc_logic > d_o_6_TREADY;
    sc_out< sc_lv<16> > d_o_7_TDATA;
    sc_out< sc_logic > d_o_7_TVALID;
    sc_in< sc_logic > d_o_7_TREADY;
    sc_in< sc_lv<16> > d_i_0_TDATA;
    sc_in< sc_logic > d_i_0_TVALID;
    sc_out< sc_logic > d_i_0_TREADY;
    sc_in< sc_lv<16> > d_i_1_TDATA;
    sc_in< sc_logic > d_i_1_TVALID;
    sc_out< sc_logic > d_i_1_TREADY;
    sc_in< sc_lv<16> > d_i_2_TDATA;
    sc_in< sc_logic > d_i_2_TVALID;
    sc_out< sc_logic > d_i_2_TREADY;
    sc_in< sc_lv<16> > d_i_3_TDATA;
    sc_in< sc_logic > d_i_3_TVALID;
    sc_out< sc_logic > d_i_3_TREADY;
    sc_in< sc_lv<16> > d_i_4_TDATA;
    sc_in< sc_logic > d_i_4_TVALID;
    sc_out< sc_logic > d_i_4_TREADY;
    sc_in< sc_lv<16> > d_i_5_TDATA;
    sc_in< sc_logic > d_i_5_TVALID;
    sc_out< sc_logic > d_i_5_TREADY;
    sc_in< sc_lv<16> > d_i_6_TDATA;
    sc_in< sc_logic > d_i_6_TVALID;
    sc_out< sc_logic > d_i_6_TREADY;
    sc_in< sc_lv<16> > d_i_7_TDATA;
    sc_in< sc_logic > d_i_7_TVALID;
    sc_out< sc_logic > d_i_7_TREADY;
    sc_out< sc_logic > interrupt;


    // Module declarations
    axi_interfaces(sc_module_name name);
    SC_HAS_PROCESS(axi_interfaces);

    ~axi_interfaces();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    axi_interfaces_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* axi_interfaces_AXILiteS_s_axi_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<2> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_bdd_43;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<32> > acc_0;
    sc_signal< sc_lv<32> > acc_1;
    sc_signal< sc_lv<32> > acc_2;
    sc_signal< sc_lv<32> > acc_3;
    sc_signal< sc_lv<32> > acc_4;
    sc_signal< sc_lv<32> > acc_5;
    sc_signal< sc_lv<32> > acc_6;
    sc_signal< sc_lv<32> > acc_7;
    sc_signal< sc_logic > axi_interfaces_AXILiteS_s_axi_U_ap_dummy_ce;
    sc_signal< sc_lv<5> > tmp_11_fu_437_p1;
    sc_signal< sc_logic > ap_sig_cseq_ST_st2_fsm_1;
    sc_signal< bool > ap_sig_bdd_126;
    sc_signal< bool > ap_sig_bdd_145;
    sc_signal< sc_logic > ap_sig_ioackin_d_o_0_TREADY;
    sc_signal< sc_logic > ap_sig_ioackin_d_o_1_TREADY;
    sc_signal< sc_logic > ap_sig_ioackin_d_o_2_TREADY;
    sc_signal< sc_logic > ap_sig_ioackin_d_o_3_TREADY;
    sc_signal< sc_logic > ap_sig_ioackin_d_o_4_TREADY;
    sc_signal< sc_logic > ap_sig_ioackin_d_o_5_TREADY;
    sc_signal< sc_logic > ap_sig_ioackin_d_o_6_TREADY;
    sc_signal< sc_logic > ap_sig_ioackin_d_o_7_TREADY;
    sc_signal< sc_lv<1> > exitcond_fu_441_p2;
    sc_signal< sc_lv<5> > i1_reg_213;
    sc_signal< sc_lv<32> > tmp_3_fu_239_p2;
    sc_signal< sc_lv<32> > tmp_3_1_fu_264_p2;
    sc_signal< sc_lv<32> > tmp_3_2_fu_289_p2;
    sc_signal< sc_lv<32> > tmp_3_3_fu_314_p2;
    sc_signal< sc_lv<32> > tmp_3_4_fu_339_p2;
    sc_signal< sc_lv<32> > tmp_3_5_fu_364_p2;
    sc_signal< sc_lv<32> > tmp_3_6_fu_389_p2;
    sc_signal< sc_lv<32> > tmp_3_7_fu_414_p2;
    sc_signal< sc_logic > ap_reg_ioackin_d_o_0_TREADY;
    sc_signal< sc_logic > ap_reg_ioackin_d_o_1_TREADY;
    sc_signal< sc_logic > ap_reg_ioackin_d_o_2_TREADY;
    sc_signal< sc_logic > ap_reg_ioackin_d_o_3_TREADY;
    sc_signal< sc_logic > ap_reg_ioackin_d_o_4_TREADY;
    sc_signal< sc_logic > ap_reg_ioackin_d_o_5_TREADY;
    sc_signal< sc_logic > ap_reg_ioackin_d_o_6_TREADY;
    sc_signal< sc_logic > ap_reg_ioackin_d_o_7_TREADY;
    sc_signal< sc_lv<32> > tmp_2_fu_235_p1;
    sc_signal< sc_lv<32> > tmp_2_1_fu_260_p1;
    sc_signal< sc_lv<32> > tmp_2_2_fu_285_p1;
    sc_signal< sc_lv<32> > tmp_2_3_fu_310_p1;
    sc_signal< sc_lv<32> > tmp_2_4_fu_335_p1;
    sc_signal< sc_lv<32> > tmp_2_5_fu_360_p1;
    sc_signal< sc_lv<32> > tmp_2_6_fu_385_p1;
    sc_signal< sc_lv<32> > tmp_2_7_fu_410_p1;
    sc_signal< sc_lv<6> > i1_cast_fu_227_p1;
    sc_signal< sc_lv<6> > i_1_7_fu_431_p2;
    sc_signal< sc_lv<2> > ap_NS_fsm;
    sc_signal< bool > ap_sig_bdd_363;
    sc_signal< bool > ap_sig_bdd_365;
    sc_signal< bool > ap_sig_bdd_367;
    sc_signal< bool > ap_sig_bdd_369;
    sc_signal< bool > ap_sig_bdd_371;
    sc_signal< bool > ap_sig_bdd_373;
    sc_signal< bool > ap_sig_bdd_375;
    sc_signal< bool > ap_sig_bdd_377;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_ST_st1_fsm_0;
    static const sc_lv<2> ap_ST_st2_fsm_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<6> ap_const_lv6_8;
    static const sc_lv<6> ap_const_lv6_20;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_bdd_126();
    void thread_ap_sig_bdd_145();
    void thread_ap_sig_bdd_363();
    void thread_ap_sig_bdd_365();
    void thread_ap_sig_bdd_367();
    void thread_ap_sig_bdd_369();
    void thread_ap_sig_bdd_371();
    void thread_ap_sig_bdd_373();
    void thread_ap_sig_bdd_375();
    void thread_ap_sig_bdd_377();
    void thread_ap_sig_bdd_43();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st2_fsm_1();
    void thread_ap_sig_ioackin_d_o_0_TREADY();
    void thread_ap_sig_ioackin_d_o_1_TREADY();
    void thread_ap_sig_ioackin_d_o_2_TREADY();
    void thread_ap_sig_ioackin_d_o_3_TREADY();
    void thread_ap_sig_ioackin_d_o_4_TREADY();
    void thread_ap_sig_ioackin_d_o_5_TREADY();
    void thread_ap_sig_ioackin_d_o_6_TREADY();
    void thread_ap_sig_ioackin_d_o_7_TREADY();
    void thread_axi_interfaces_AXILiteS_s_axi_U_ap_dummy_ce();
    void thread_d_i_0_TREADY();
    void thread_d_i_1_TREADY();
    void thread_d_i_2_TREADY();
    void thread_d_i_3_TREADY();
    void thread_d_i_4_TREADY();
    void thread_d_i_5_TREADY();
    void thread_d_i_6_TREADY();
    void thread_d_i_7_TREADY();
    void thread_d_o_0_TDATA();
    void thread_d_o_0_TVALID();
    void thread_d_o_1_TDATA();
    void thread_d_o_1_TVALID();
    void thread_d_o_2_TDATA();
    void thread_d_o_2_TVALID();
    void thread_d_o_3_TDATA();
    void thread_d_o_3_TVALID();
    void thread_d_o_4_TDATA();
    void thread_d_o_4_TVALID();
    void thread_d_o_5_TDATA();
    void thread_d_o_5_TVALID();
    void thread_d_o_6_TDATA();
    void thread_d_o_6_TVALID();
    void thread_d_o_7_TDATA();
    void thread_d_o_7_TVALID();
    void thread_exitcond_fu_441_p2();
    void thread_i1_cast_fu_227_p1();
    void thread_i_1_7_fu_431_p2();
    void thread_tmp_11_fu_437_p1();
    void thread_tmp_2_1_fu_260_p1();
    void thread_tmp_2_2_fu_285_p1();
    void thread_tmp_2_3_fu_310_p1();
    void thread_tmp_2_4_fu_335_p1();
    void thread_tmp_2_5_fu_360_p1();
    void thread_tmp_2_6_fu_385_p1();
    void thread_tmp_2_7_fu_410_p1();
    void thread_tmp_2_fu_235_p1();
    void thread_tmp_3_1_fu_264_p2();
    void thread_tmp_3_2_fu_289_p2();
    void thread_tmp_3_3_fu_314_p2();
    void thread_tmp_3_4_fu_339_p2();
    void thread_tmp_3_5_fu_364_p2();
    void thread_tmp_3_6_fu_389_p2();
    void thread_tmp_3_7_fu_414_p2();
    void thread_tmp_3_fu_239_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
