<dec f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.h' l='322' type='void llvm::RISCVTargetLowering::validateCCReservedRegs(const SmallVectorImpl&lt;std::pair&lt;llvm::Register, llvm::SDValue&gt; &gt; &amp; Regs, llvm::MachineFunction &amp; MF) const'/>
<doc f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.h' l='320'>/// Generate error diagnostics if any register used by CC has been marked
  /// reserved.</doc>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='3821' u='c' c='_ZNK4llvm19RISCVTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<def f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='4046' ll='4057' type='void llvm::RISCVTargetLowering::validateCCReservedRegs(const SmallVectorImpl&lt;std::pair&lt;llvm::Register, llvm::SDValue&gt; &gt; &amp; Regs, llvm::MachineFunction &amp; MF) const'/>
