Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Aug 13 14:30:23 2024
| Host         : DESKTOP-5VNL0D5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_of_electric_fan_control_sets_placed.rpt
| Design       : top_module_of_electric_fan
| Device       : xc7a35t
-------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    60 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |            6 |
| No           | No                    | Yes                    |              68 |           24 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               4 |            2 |
| Yes          | No                    | Yes                    |              73 |           22 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |               Enable Signal              | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+------------------------------------------+------------------+------------------+----------------+
| ~clk_IBUF_BUFG |                                          |                  |                1 |              2 |
|  clk_IBUF_BUFG | fnd/rc/E[0]                              |                  |                2 |              4 |
|  clk_IBUF_BUFG | power_cntr_0/sec_clk/ed/E[0]             | reset_p_IBUF     |                2 |              4 |
|  clk_IBUF_BUFG | btn_power_cntr/ed_btn/ff_cur_reg_1[0]    | reset_p_IBUF     |                1 |              4 |
| ~clk_IBUF_BUFG | power_cntr_0/speed_next_state[3]_i_1_n_0 | reset_p_IBUF     |                1 |              4 |
|  clk_IBUF_BUFG | btn_power_cntr/ed_clk/E[0]               | reset_p_IBUF     |                4 |              9 |
| ~clk_IBUF_BUFG | power_cntr_0/usec_clk/ed/ff_old_reg_0[0] | reset_p_IBUF     |                3 |             10 |
| ~clk_IBUF_BUFG | power_cntr_0/msec_clk/ed/E[0]            | reset_p_IBUF     |                3 |             10 |
|  clk_IBUF_BUFG |                                          |                  |                5 |             17 |
| ~clk_IBUF_BUFG |                                          | reset_p_IBUF     |                7 |             18 |
|  clk_IBUF_BUFG | control_pwm/ed/temp_pwm_nedge            | reset_p_IBUF     |                8 |             32 |
|  clk_IBUF_BUFG |                                          | reset_p_IBUF     |               17 |             50 |
+----------------+------------------------------------------+------------------+------------------+----------------+


