[%General]
%3Csource%3E=C:/Users/alans/Documents/GitHub/eg2000/src/T80/T80.vhd
%3Cfilename%3E=C:/Users/alans/Documents/GitHub/eg2000/newrtl/t80.v
%3Cclass%3E=100
%3Cbasename%3E=T80
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=mode, iowait, flag_c, flag_n, flag_p, flag_x, flag_h, flag_y, flag_z, flag_s
%3CportOrder%3E=reset_n, clk_n, cen, wait_n, int_n, nmi_n, busrq_n, m1_n, iorq, noread, write, rfsh_n, halt_n, busak_n, a, dinst, di, do, mc, ts, intcycle_n, inte, stop, out0, reg, dirset, dir
%3Clabel0%3E\category=113
%3Clabel0%3E\port=0
%3Clabel0%3E\alias=<label0>
%3Clabel1%3E\category=113
%3Clabel1%3E\port=0
%3Clabel1%3E\alias=<label1>
%3Clabel2%3E\category=113
%3Clabel2%3E\port=0
%3Clabel2%3E\alias=<label2>
%3Clabel3%3E\category=113
%3Clabel3%3E\port=0
%3Clabel3%3E\alias=<label3>
%3Clabel4%3E\category=113
%3Clabel4%3E\port=0
%3Clabel4%3E\alias=<label4>
%3Clabel5%3E\category=113
%3Clabel5%3E\port=0
%3Clabel5%3E\alias=<label5>
%3Clabel6%3E\category=113
%3Clabel6%3E\port=0
%3Clabel6%3E\alias=<label6>
a\category=117
a\port=2
a\alias=A
a\type\Subtype\mark1=ieee::std_logic_vector
a\type\Subtype\mark2=ieee::std_logic_vector
a\type\Subtype\constraint\0\Range\dir=false
a\type\Subtype\constraint\0\Range\left\Constant\value=15
a\type\Subtype\constraint\0\Range\left\Constant\units=
a\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
a\type\Subtype\constraint\0\Range\right\Constant\value=0
a\type\Subtype\constraint\0\Range\right\Constant\units=
a\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
abus\category=117
abus\port=0
abus\alias=ABus
abus\type\Subtype\mark1=ieee::std_logic_vector
abus\type\Subtype\mark2=ieee::std_logic_vector
abus\type\Subtype\constraint\0\Range\dir=false
abus\type\Subtype\constraint\0\Range\left\Constant\value=15
abus\type\Subtype\constraint\0\Range\left\Constant\units=
abus\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
abus\type\Subtype\constraint\0\Range\right\Constant\value=0
abus\type\Subtype\constraint\0\Range\right\Constant\units=
abus\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
abus_last\category=117
abus_last\port=0
abus_last\alias=ABus_last
abus_last\type\Subtype\mark1=ieee::std_logic_vector
abus_last\type\Subtype\mark2=ieee::std_logic_vector
abus_last\type\Subtype\constraint\0\Range\dir=false
abus_last\type\Subtype\constraint\0\Range\left\Constant\value=15
abus_last\type\Subtype\constraint\0\Range\left\Constant\units=
abus_last\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
abus_last\type\Subtype\constraint\0\Range\right\Constant\value=0
abus_last\type\Subtype\constraint\0\Range\right\Constant\units=
abus_last\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
acc\category=117
acc\port=0
acc\alias=ACC
acc\type\Subtype\mark1=ieee::std_logic_vector
acc\type\Subtype\mark2=ieee::std_logic_vector
acc\type\Subtype\constraint\0\Range\dir=false
acc\type\Subtype\constraint\0\Range\left\Constant\value=7
acc\type\Subtype\constraint\0\Range\left\Constant\units=
acc\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
acc\type\Subtype\constraint\0\Range\right\Constant\value=0
acc\type\Subtype\constraint\0\Range\right\Constant\units=
acc\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
alternate\category=117
alternate\port=0
alternate\alias=Alternate
alternate\type\Subtype\mark1=ieee::std_logic
alternate\type\Subtype\mark2=ieee::std_logic
alu\category=105
alu\port=0
alu\alias=alu
alu_op\category=117
alu_op\port=0
alu_op\alias=ALU_Op
alu_op\type\Subtype\mark1=ieee::std_logic_vector
alu_op\type\Subtype\mark2=ieee::std_logic_vector
alu_op\type\Subtype\constraint\0\Range\dir=false
alu_op\type\Subtype\constraint\0\Range\left\Constant\value=3
alu_op\type\Subtype\constraint\0\Range\left\Constant\units=
alu_op\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
alu_op\type\Subtype\constraint\0\Range\right\Constant\value=0
alu_op\type\Subtype\constraint\0\Range\right\Constant\units=
alu_op\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
alu_op_r\category=117
alu_op_r\port=0
alu_op_r\alias=ALU_Op_r
alu_op_r\type\Subtype\mark1=ieee::std_logic_vector
alu_op_r\type\Subtype\mark2=ieee::std_logic_vector
alu_op_r\type\Subtype\constraint\0\Range\dir=false
alu_op_r\type\Subtype\constraint\0\Range\left\Constant\value=3
alu_op_r\type\Subtype\constraint\0\Range\left\Constant\units=
alu_op_r\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
alu_op_r\type\Subtype\constraint\0\Range\right\Constant\value=0
alu_op_r\type\Subtype\constraint\0\Range\right\Constant\units=
alu_op_r\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
alu_q\category=117
alu_q\port=0
alu_q\alias=ALU_Q
alu_q\type\Subtype\mark1=ieee::std_logic_vector
alu_q\type\Subtype\mark2=ieee::std_logic_vector
alu_q\type\Subtype\constraint\0\Range\dir=false
alu_q\type\Subtype\constraint\0\Range\left\Constant\value=7
alu_q\type\Subtype\constraint\0\Range\left\Constant\units=
alu_q\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
alu_q\type\Subtype\constraint\0\Range\right\Constant\value=0
alu_q\type\Subtype\constraint\0\Range\right\Constant\units=
alu_q\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ap\category=117
ap\port=0
ap\alias=Ap
ap\type\Subtype\mark1=ieee::std_logic_vector
ap\type\Subtype\mark2=ieee::std_logic_vector
ap\type\Subtype\constraint\0\Range\dir=false
ap\type\Subtype\constraint\0\Range\left\Constant\value=7
ap\type\Subtype\constraint\0\Range\left\Constant\units=
ap\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ap\type\Subtype\constraint\0\Range\right\Constant\value=0
ap\type\Subtype\constraint\0\Range\right\Constant\units=
ap\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
arith16\category=117
arith16\port=0
arith16\alias=Arith16
arith16\type\Subtype\mark1=ieee::std_logic
arith16\type\Subtype\mark2=ieee::std_logic
arith16_r\category=117
arith16_r\port=0
arith16_r\alias=Arith16_r
arith16_r\type\Subtype\mark1=ieee::std_logic
arith16_r\type\Subtype\mark2=ieee::std_logic
auto_wait\category=117
auto_wait\port=0
auto_wait\alias=Auto_Wait
auto_wait\type\Subtype\mark1=ieee::std_logic
auto_wait\type\Subtype\mark2=ieee::std_logic
auto_wait_t1\category=117
auto_wait_t1\port=0
auto_wait_t1\alias=Auto_Wait_t1
auto_wait_t1\type\Subtype\mark1=ieee::std_logic
auto_wait_t1\type\Subtype\mark2=ieee::std_logic
auto_wait_t2\category=117
auto_wait_t2\port=0
auto_wait_t2\alias=Auto_Wait_t2
auto_wait_t2\type\Subtype\mark1=ieee::std_logic
auto_wait_t2\type\Subtype\mark2=ieee::std_logic
btr_r\category=117
btr_r\port=0
btr_r\alias=BTR_r
btr_r\type\Subtype\mark1=ieee::std_logic
btr_r\type\Subtype\mark2=ieee::std_logic
busa\category=117
busa\port=0
busa\alias=BusA
busa\type\Subtype\mark1=ieee::std_logic_vector
busa\type\Subtype\mark2=ieee::std_logic_vector
busa\type\Subtype\constraint\0\Range\dir=false
busa\type\Subtype\constraint\0\Range\left\Constant\value=7
busa\type\Subtype\constraint\0\Range\left\Constant\units=
busa\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
busa\type\Subtype\constraint\0\Range\right\Constant\value=0
busa\type\Subtype\constraint\0\Range\right\Constant\units=
busa\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
busack\category=117
busack\port=0
busack\alias=BusAck
busack\type\Subtype\mark1=ieee::std_logic
busack\type\Subtype\mark2=ieee::std_logic
busack\init\Constant\value=0
busack\init\Constant\units=
busack\init\Constant\typeClass=0
busak_n\category=117
busak_n\port=2
busak_n\alias=BUSAK_n
busak_n\type\Subtype\mark1=ieee::std_logic
busak_n\type\Subtype\mark2=ieee::std_logic
busb\category=117
busb\port=0
busb\alias=BusB
busb\type\Subtype\mark1=ieee::std_logic_vector
busb\type\Subtype\mark2=ieee::std_logic_vector
busb\type\Subtype\constraint\0\Range\dir=false
busb\type\Subtype\constraint\0\Range\left\Constant\value=7
busb\type\Subtype\constraint\0\Range\left\Constant\units=
busb\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
busb\type\Subtype\constraint\0\Range\right\Constant\value=0
busb\type\Subtype\constraint\0\Range\right\Constant\units=
busb\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
busreq_s\category=117
busreq_s\port=0
busreq_s\alias=BusReq_s
busreq_s\type\Subtype\mark1=ieee::std_logic
busreq_s\type\Subtype\mark2=ieee::std_logic
busreq_s\init\Constant\value=0
busreq_s\init\Constant\units=
busreq_s\init\Constant\typeClass=0
busrq_n\category=117
busrq_n\port=1
busrq_n\alias=BUSRQ_n
busrq_n\type\Subtype\mark1=ieee::std_logic
busrq_n\type\Subtype\mark2=ieee::std_logic
call\category=117
call\port=0
call\alias=Call
call\type\Subtype\mark1=ieee::std_logic
call\type\Subtype\mark2=ieee::std_logic
cen\category=117
cen\port=1
cen\alias=CEN
cen\type\Subtype\mark1=ieee::std_logic
cen\type\Subtype\mark2=ieee::std_logic
clk_n\category=117
clk_n\port=1
clk_n\alias=CLK_n
clk_n\type\Subtype\mark1=ieee::std_logic
clk_n\type\Subtype\mark2=ieee::std_logic
clken\category=117
clken\port=0
clken\alias=ClkEn
clken\type\Subtype\mark1=ieee::std_logic
clken\type\Subtype\mark2=ieee::std_logic
di\category=117
di\port=1
di\alias=DI
di\type\Subtype\mark1=ieee::std_logic_vector
di\type\Subtype\mark2=ieee::std_logic_vector
di\type\Subtype\constraint\0\Range\dir=false
di\type\Subtype\constraint\0\Range\left\Constant\value=7
di\type\Subtype\constraint\0\Range\left\Constant\units=
di\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
di\type\Subtype\constraint\0\Range\right\Constant\value=0
di\type\Subtype\constraint\0\Range\right\Constant\units=
di\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
di_reg\category=117
di_reg\port=0
di_reg\alias=DI_Reg
di_reg\type\Subtype\mark1=ieee::std_logic_vector
di_reg\type\Subtype\mark2=ieee::std_logic_vector
di_reg\type\Subtype\constraint\0\Range\dir=false
di_reg\type\Subtype\constraint\0\Range\left\Constant\value=7
di_reg\type\Subtype\constraint\0\Range\left\Constant\units=
di_reg\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
di_reg\type\Subtype\constraint\0\Range\right\Constant\value=0
di_reg\type\Subtype\constraint\0\Range\right\Constant\units=
di_reg\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
dinst\category=117
dinst\port=1
dinst\alias=DInst
dinst\type\Subtype\mark1=ieee::std_logic_vector
dinst\type\Subtype\mark2=ieee::std_logic_vector
dinst\type\Subtype\constraint\0\Range\dir=false
dinst\type\Subtype\constraint\0\Range\left\Constant\value=7
dinst\type\Subtype\constraint\0\Range\left\Constant\units=
dinst\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
dinst\type\Subtype\constraint\0\Range\right\Constant\value=0
dinst\type\Subtype\constraint\0\Range\right\Constant\units=
dinst\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
dir\category=117
dir\port=1
dir\alias=DIR
dir\type\Subtype\mark1=ieee::std_logic_vector
dir\type\Subtype\mark2=ieee::std_logic_vector
dir\type\Subtype\constraint\0\Range\dir=false
dir\type\Subtype\constraint\0\Range\left\Constant\value=211
dir\type\Subtype\constraint\0\Range\left\Constant\units=
dir\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
dir\type\Subtype\constraint\0\Range\right\Constant\value=0
dir\type\Subtype\constraint\0\Range\right\Constant\units=
dir\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
dirset\category=117
dirset\port=1
dirset\alias=DIRSet
dirset\type\Subtype\mark1=ieee::std_logic
dirset\type\Subtype\mark2=ieee::std_logic
dirset\init\Constant\value=0
dirset\init\Constant\units=
dirset\init\Constant\typeClass=0
do\category=117
do\port=2
do\alias=DO
do\type\Subtype\mark1=ieee::std_logic_vector
do\type\Subtype\mark2=ieee::std_logic_vector
do\type\Subtype\constraint\0\Range\dir=false
do\type\Subtype\constraint\0\Range\left\Constant\value=7
do\type\Subtype\constraint\0\Range\left\Constant\units=
do\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
do\type\Subtype\constraint\0\Range\right\Constant\value=0
do\type\Subtype\constraint\0\Range\right\Constant\units=
do\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
dor\category=117
dor\port=0
dor\alias=DOR
dor\type\Subtype\mark1=ieee::std_logic_vector
dor\type\Subtype\mark2=ieee::std_logic_vector
dor\type\Subtype\constraint\0\Range\dir=false
dor\type\Subtype\constraint\0\Range\left\Constant\value=127
dor\type\Subtype\constraint\0\Range\left\Constant\units=
dor\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
dor\type\Subtype\constraint\0\Range\right\Constant\value=0
dor\type\Subtype\constraint\0\Range\right\Constant\units=
dor\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
exchangeaf\category=117
exchangeaf\port=0
exchangeaf\alias=ExchangeAF
exchangeaf\type\Subtype\mark1=ieee::std_logic
exchangeaf\type\Subtype\mark2=ieee::std_logic
exchangedh\category=117
exchangedh\port=0
exchangedh\alias=ExchangeDH
exchangedh\type\Subtype\mark1=ieee::std_logic
exchangedh\type\Subtype\mark2=ieee::std_logic
exchangerp\category=117
exchangerp\port=0
exchangerp\alias=ExchangeRp
exchangerp\type\Subtype\mark1=ieee::std_logic
exchangerp\type\Subtype\mark2=ieee::std_logic
exchangers\category=117
exchangers\port=0
exchangers\alias=ExchangeRS
exchangers\type\Subtype\mark1=ieee::std_logic
exchangers\type\Subtype\mark2=ieee::std_logic
f\category=117
f\port=0
f\alias=F
f\type\Subtype\mark1=ieee::std_logic_vector
f\type\Subtype\mark2=ieee::std_logic_vector
f\type\Subtype\constraint\0\Range\dir=false
f\type\Subtype\constraint\0\Range\left\Constant\value=7
f\type\Subtype\constraint\0\Range\left\Constant\units=
f\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
f\type\Subtype\constraint\0\Range\right\Constant\value=0
f\type\Subtype\constraint\0\Range\right\Constant\units=
f\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
f_out\category=117
f_out\port=0
f_out\alias=F_Out
f_out\type\Subtype\mark1=ieee::std_logic_vector
f_out\type\Subtype\mark2=ieee::std_logic_vector
f_out\type\Subtype\constraint\0\Range\dir=false
f_out\type\Subtype\constraint\0\Range\left\Constant\value=7
f_out\type\Subtype\constraint\0\Range\left\Constant\units=
f_out\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
f_out\type\Subtype\constraint\0\Range\right\Constant\value=0
f_out\type\Subtype\constraint\0\Range\right\Constant\units=
f_out\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
flag_c\category=111
flag_c\port=0
flag_c\alias=Flag_C
flag_c\type\Subtype\mark1=ieee::integer
flag_c\type\Subtype\mark2=ieee::integer
flag_c\init\Constant\value=0
flag_c\init\Constant\units=
flag_c\init\Constant\typeClass=304
flag_h\category=111
flag_h\port=0
flag_h\alias=Flag_H
flag_h\type\Subtype\mark1=ieee::integer
flag_h\type\Subtype\mark2=ieee::integer
flag_h\init\Constant\value=4
flag_h\init\Constant\units=
flag_h\init\Constant\typeClass=304
flag_n\category=111
flag_n\port=0
flag_n\alias=Flag_N
flag_n\type\Subtype\mark1=ieee::integer
flag_n\type\Subtype\mark2=ieee::integer
flag_n\init\Constant\value=1
flag_n\init\Constant\units=
flag_n\init\Constant\typeClass=304
flag_p\category=111
flag_p\port=0
flag_p\alias=Flag_P
flag_p\type\Subtype\mark1=ieee::integer
flag_p\type\Subtype\mark2=ieee::integer
flag_p\init\Constant\value=2
flag_p\init\Constant\units=
flag_p\init\Constant\typeClass=304
flag_s\category=111
flag_s\port=0
flag_s\alias=Flag_S
flag_s\type\Subtype\mark1=ieee::integer
flag_s\type\Subtype\mark2=ieee::integer
flag_s\init\Constant\value=7
flag_s\init\Constant\units=
flag_s\init\Constant\typeClass=304
flag_x\category=111
flag_x\port=0
flag_x\alias=Flag_X
flag_x\type\Subtype\mark1=ieee::integer
flag_x\type\Subtype\mark2=ieee::integer
flag_x\init\Constant\value=3
flag_x\init\Constant\units=
flag_x\init\Constant\typeClass=304
flag_y\category=111
flag_y\port=0
flag_y\alias=Flag_Y
flag_y\type\Subtype\mark1=ieee::integer
flag_y\type\Subtype\mark2=ieee::integer
flag_y\init\Constant\value=5
flag_y\init\Constant\units=
flag_y\init\Constant\typeClass=304
flag_z\category=111
flag_z\port=0
flag_z\alias=Flag_Z
flag_z\type\Subtype\mark1=ieee::integer
flag_z\type\Subtype\mark2=ieee::integer
flag_z\init\Constant\value=6
flag_z\init\Constant\units=
flag_z\init\Constant\typeClass=304
fp\category=117
fp\port=0
fp\alias=Fp
fp\type\Subtype\mark1=ieee::std_logic_vector
fp\type\Subtype\mark2=ieee::std_logic_vector
fp\type\Subtype\constraint\0\Range\dir=false
fp\type\Subtype\constraint\0\Range\left\Constant\value=7
fp\type\Subtype\constraint\0\Range\left\Constant\units=
fp\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
fp\type\Subtype\constraint\0\Range\right\Constant\value=0
fp\type\Subtype\constraint\0\Range\right\Constant\units=
fp\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
halt\category=117
halt\port=0
halt\alias=Halt
halt\type\Subtype\mark1=ieee::std_logic
halt\type\Subtype\mark2=ieee::std_logic
halt_ff\category=117
halt_ff\port=0
halt_ff\alias=Halt_FF
halt_ff\type\Subtype\mark1=ieee::std_logic
halt_ff\type\Subtype\mark2=ieee::std_logic
halt_n\category=117
halt_n\port=2
halt_n\alias=HALT_n
halt_n\type\Subtype\mark1=ieee::std_logic
halt_n\type\Subtype\mark2=ieee::std_logic
i\category=117
i\port=0
i\alias=I
i\type\Subtype\mark1=ieee::std_logic_vector
i\type\Subtype\mark2=ieee::std_logic_vector
i\type\Subtype\constraint\0\Range\dir=false
i\type\Subtype\constraint\0\Range\left\Constant\value=7
i\type\Subtype\constraint\0\Range\left\Constant\units=
i\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
i\type\Subtype\constraint\0\Range\right\Constant\value=0
i\type\Subtype\constraint\0\Range\right\Constant\units=
i\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
i_bc\category=117
i_bc\port=0
i_bc\alias=I_BC
i_bc\type\Subtype\mark1=ieee::std_logic
i_bc\type\Subtype\mark2=ieee::std_logic
i_bt\category=117
i_bt\port=0
i_bt\alias=I_BT
i_bt\type\Subtype\mark1=ieee::std_logic
i_bt\type\Subtype\mark2=ieee::std_logic
i_btr\category=117
i_btr\port=0
i_btr\alias=I_BTR
i_btr\type\Subtype\mark1=ieee::std_logic
i_btr\type\Subtype\mark2=ieee::std_logic
i_ccf\category=117
i_ccf\port=0
i_ccf\alias=I_CCF
i_ccf\type\Subtype\mark1=ieee::std_logic
i_ccf\type\Subtype\mark2=ieee::std_logic
i_cpl\category=117
i_cpl\port=0
i_cpl\alias=I_CPL
i_cpl\type\Subtype\mark1=ieee::std_logic
i_cpl\type\Subtype\mark2=ieee::std_logic
i_djnz\category=117
i_djnz\port=0
i_djnz\alias=I_DJNZ
i_djnz\type\Subtype\mark1=ieee::std_logic
i_djnz\type\Subtype\mark2=ieee::std_logic
i_inrc\category=117
i_inrc\port=0
i_inrc\alias=I_INRC
i_inrc\type\Subtype\mark1=ieee::std_logic
i_inrc\type\Subtype\mark2=ieee::std_logic
i_retn\category=117
i_retn\port=0
i_retn\alias=I_RETN
i_retn\type\Subtype\mark1=ieee::std_logic
i_retn\type\Subtype\mark2=ieee::std_logic
i_rld\category=117
i_rld\port=0
i_rld\alias=I_RLD
i_rld\type\Subtype\mark1=ieee::std_logic
i_rld\type\Subtype\mark2=ieee::std_logic
i_rrd\category=117
i_rrd\port=0
i_rrd\alias=I_RRD
i_rrd\type\Subtype\mark1=ieee::std_logic
i_rrd\type\Subtype\mark2=ieee::std_logic
i_rxdd\category=117
i_rxdd\port=0
i_rxdd\alias=I_RXDD
i_rxdd\type\Subtype\mark1=ieee::std_logic
i_rxdd\type\Subtype\mark2=ieee::std_logic
i_scf\category=117
i_scf\port=0
i_scf\alias=I_SCF
i_scf\type\Subtype\mark1=ieee::std_logic
i_scf\type\Subtype\mark2=ieee::std_logic
id16\category=117
id16\port=0
id16\alias=ID16
id16\type\Subtype\mark2=
id16\type\Subtype\constraint\0\Range\dir=false
id16\type\Subtype\constraint\0\Range\left\Constant\value=15
id16\type\Subtype\constraint\0\Range\left\Constant\units=
id16\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
id16\type\Subtype\constraint\0\Range\right\Constant\value=0
id16\type\Subtype\constraint\0\Range\right\Constant\units=
id16\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
imode\category=117
imode\port=0
imode\alias=IMode
imode\type\Subtype\mark1=ieee::std_logic_vector
imode\type\Subtype\mark2=ieee::std_logic_vector
imode\type\Subtype\constraint\0\Range\dir=false
imode\type\Subtype\constraint\0\Range\left\Constant\value=1
imode\type\Subtype\constraint\0\Range\left\Constant\units=
imode\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
imode\type\Subtype\constraint\0\Range\right\Constant\value=0
imode\type\Subtype\constraint\0\Range\right\Constant\units=
imode\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
inc_pc\category=117
inc_pc\port=0
inc_pc\alias=Inc_PC
inc_pc\type\Subtype\mark1=ieee::std_logic
inc_pc\type\Subtype\mark2=ieee::std_logic
inc_wz\category=117
inc_wz\port=0
inc_wz\alias=Inc_WZ
inc_wz\type\Subtype\mark1=ieee::std_logic
inc_wz\type\Subtype\mark2=ieee::std_logic
incdec_16\category=117
incdec_16\port=0
incdec_16\alias=IncDec_16
incdec_16\type\Subtype\mark1=ieee::std_logic_vector
incdec_16\type\Subtype\mark2=ieee::std_logic_vector
incdec_16\type\Subtype\constraint\0\Range\dir=false
incdec_16\type\Subtype\constraint\0\Range\left\Constant\value=3
incdec_16\type\Subtype\constraint\0\Range\left\Constant\units=
incdec_16\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
incdec_16\type\Subtype\constraint\0\Range\right\Constant\value=0
incdec_16\type\Subtype\constraint\0\Range\right\Constant\units=
incdec_16\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
incdecz\category=117
incdecz\port=0
incdecz\alias=IncDecZ
incdecz\type\Subtype\mark1=ieee::std_logic
incdecz\type\Subtype\mark2=ieee::std_logic
int_n\category=117
int_n\port=1
int_n\alias=INT_n
int_n\type\Subtype\mark1=ieee::std_logic
int_n\type\Subtype\mark2=ieee::std_logic
intcycle\category=117
intcycle\port=0
intcycle\alias=IntCycle
intcycle\type\Subtype\mark1=ieee::std_logic
intcycle\type\Subtype\mark2=ieee::std_logic
intcycle_n\category=117
intcycle_n\port=2
intcycle_n\alias=IntCycle_n
intcycle_n\type\Subtype\mark1=ieee::std_logic
intcycle_n\type\Subtype\mark2=ieee::std_logic
inte\category=117
inte\port=2
inte\alias=IntE
inte\type\Subtype\mark1=ieee::std_logic
inte\type\Subtype\mark2=ieee::std_logic
inte_ff1\category=117
inte_ff1\port=0
inte_ff1\alias=IntE_FF1
inte_ff1\type\Subtype\mark1=ieee::std_logic
inte_ff1\type\Subtype\mark2=ieee::std_logic
inte_ff2\category=117
inte_ff2\port=0
inte_ff2\alias=IntE_FF2
inte_ff2\type\Subtype\mark1=ieee::std_logic
inte_ff2\type\Subtype\mark2=ieee::std_logic
iorq\category=117
iorq\port=2
iorq\alias=IORQ
iorq\type\Subtype\mark1=ieee::std_logic
iorq\type\Subtype\mark2=ieee::std_logic
iorq_i\category=117
iorq_i\port=0
iorq_i\alias=IORQ_i
iorq_i\type\Subtype\mark1=ieee::std_logic
iorq_i\type\Subtype\mark2=ieee::std_logic
iowait\category=111
iowait\port=0
iowait\alias=IOWait
iowait\type\Subtype\mark1=ieee::integer
iowait\type\Subtype\mark2=ieee::integer
iowait\init\Constant\value=0
iowait\init\Constant\units=
iowait\init\Constant\typeClass=304
ir\category=117
ir\port=0
ir\alias=IR
ir\type\Subtype\mark1=ieee::std_logic_vector
ir\type\Subtype\mark2=ieee::std_logic_vector
ir\type\Subtype\constraint\0\Range\dir=false
ir\type\Subtype\constraint\0\Range\left\Constant\value=7
ir\type\Subtype\constraint\0\Range\left\Constant\units=
ir\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ir\type\Subtype\constraint\0\Range\right\Constant\value=0
ir\type\Subtype\constraint\0\Range\right\Constant\units=
ir\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
iset\category=117
iset\port=0
iset\alias=ISet
iset\type\Subtype\mark1=ieee::std_logic_vector
iset\type\Subtype\mark2=ieee::std_logic_vector
iset\type\Subtype\constraint\0\Range\dir=false
iset\type\Subtype\constraint\0\Range\left\Constant\value=1
iset\type\Subtype\constraint\0\Range\left\Constant\units=
iset\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
iset\type\Subtype\constraint\0\Range\right\Constant\value=0
iset\type\Subtype\constraint\0\Range\right\Constant\units=
iset\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
istatus\category=117
istatus\port=0
istatus\alias=IStatus
istatus\type\Subtype\mark1=ieee::std_logic_vector
istatus\type\Subtype\mark2=ieee::std_logic_vector
istatus\type\Subtype\constraint\0\Range\dir=false
istatus\type\Subtype\constraint\0\Range\left\Constant\value=1
istatus\type\Subtype\constraint\0\Range\left\Constant\units=
istatus\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
istatus\type\Subtype\constraint\0\Range\right\Constant\value=0
istatus\type\Subtype\constraint\0\Range\right\Constant\units=
istatus\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
jump\category=117
jump\port=0
jump\alias=Jump
jump\type\Subtype\mark1=ieee::std_logic
jump\type\Subtype\mark2=ieee::std_logic
jumpe\category=117
jumpe\port=0
jumpe\alias=JumpE
jumpe\type\Subtype\mark1=ieee::std_logic
jumpe\type\Subtype\mark2=ieee::std_logic
jumpxy\category=117
jumpxy\port=0
jumpxy\alias=JumpXY
jumpxy\type\Subtype\mark1=ieee::std_logic
jumpxy\type\Subtype\mark2=ieee::std_logic
ldsphl\category=117
ldsphl\port=0
ldsphl\alias=LDSPHL
ldsphl\type\Subtype\mark1=ieee::std_logic
ldsphl\type\Subtype\mark2=ieee::std_logic
ldw\category=117
ldw\port=0
ldw\alias=LDW
ldw\type\Subtype\mark1=ieee::std_logic
ldw\type\Subtype\mark2=ieee::std_logic
ldz\category=117
ldz\port=0
ldz\alias=LDZ
ldz\type\Subtype\mark1=ieee::std_logic
ldz\type\Subtype\mark2=ieee::std_logic
m1_n\category=117
m1_n\port=2
m1_n\alias=M1_n
m1_n\type\Subtype\mark1=ieee::std_logic
m1_n\type\Subtype\mark2=ieee::std_logic
mc\category=117
mc\port=2
mc\alias=MC
mc\type\Subtype\mark1=ieee::std_logic_vector
mc\type\Subtype\mark2=ieee::std_logic_vector
mc\type\Subtype\constraint\0\Range\dir=false
mc\type\Subtype\constraint\0\Range\left\Constant\value=2
mc\type\Subtype\constraint\0\Range\left\Constant\units=
mc\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
mc\type\Subtype\constraint\0\Range\right\Constant\value=0
mc\type\Subtype\constraint\0\Range\right\Constant\units=
mc\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
mcode\category=105
mcode\port=0
mcode\alias=mcode
mcycle\category=117
mcycle\port=0
mcycle\alias=MCycle
mcycle\type\Subtype\mark1=ieee::std_logic_vector
mcycle\type\Subtype\mark2=ieee::std_logic_vector
mcycle\type\Subtype\constraint\0\Range\dir=false
mcycle\type\Subtype\constraint\0\Range\left\Constant\value=2
mcycle\type\Subtype\constraint\0\Range\left\Constant\units=
mcycle\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
mcycle\type\Subtype\constraint\0\Range\right\Constant\value=0
mcycle\type\Subtype\constraint\0\Range\right\Constant\units=
mcycle\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
mcycles\category=117
mcycles\port=0
mcycles\alias=MCycles
mcycles\type\Subtype\mark1=ieee::std_logic_vector
mcycles\type\Subtype\mark2=ieee::std_logic_vector
mcycles\type\Subtype\constraint\0\Range\dir=false
mcycles\type\Subtype\constraint\0\Range\left\Constant\value=2
mcycles\type\Subtype\constraint\0\Range\left\Constant\units=
mcycles\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
mcycles\type\Subtype\constraint\0\Range\right\Constant\value=0
mcycles\type\Subtype\constraint\0\Range\right\Constant\units=
mcycles\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
mcycles_d\category=117
mcycles_d\port=0
mcycles_d\alias=MCycles_d
mcycles_d\type\Subtype\mark1=ieee::std_logic_vector
mcycles_d\type\Subtype\mark2=ieee::std_logic_vector
mcycles_d\type\Subtype\constraint\0\Range\dir=false
mcycles_d\type\Subtype\constraint\0\Range\left\Constant\value=2
mcycles_d\type\Subtype\constraint\0\Range\left\Constant\units=
mcycles_d\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
mcycles_d\type\Subtype\constraint\0\Range\right\Constant\value=0
mcycles_d\type\Subtype\constraint\0\Range\right\Constant\units=
mcycles_d\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
mode\category=111
mode\port=0
mode\alias=Mode
mode\type\Subtype\mark1=ieee::integer
mode\type\Subtype\mark2=ieee::integer
mode\init\Constant\value=0
mode\init\Constant\units=
mode\init\Constant\typeClass=304
nextis_xy_fetch\category=117
nextis_xy_fetch\port=0
nextis_xy_fetch\alias=NextIs_XY_Fetch
nextis_xy_fetch\type\Subtype\mark1=ieee::std_logic
nextis_xy_fetch\type\Subtype\mark2=ieee::std_logic
nmi_n\category=117
nmi_n\port=1
nmi_n\alias=NMI_n
nmi_n\type\Subtype\mark1=ieee::std_logic
nmi_n\type\Subtype\mark2=ieee::std_logic
nmi_s\category=117
nmi_s\port=0
nmi_s\alias=NMI_s
nmi_s\type\Subtype\mark1=ieee::std_logic
nmi_s\type\Subtype\mark2=ieee::std_logic
nmicycle\category=117
nmicycle\port=0
nmicycle\alias=NMICycle
nmicycle\type\Subtype\mark1=ieee::std_logic
nmicycle\type\Subtype\mark2=ieee::std_logic
no_btr\category=117
no_btr\port=0
no_btr\alias=No_BTR
no_btr\type\Subtype\mark1=ieee::std_logic
no_btr\type\Subtype\mark2=ieee::std_logic
noread\category=117
noread\port=2
noread\alias=NoRead
noread\type\Subtype\mark1=ieee::std_logic
noread\type\Subtype\mark2=ieee::std_logic
noread_int\category=117
noread_int\port=0
noread_int\alias=NoRead_int
noread_int\type\Subtype\mark1=ieee::std_logic
noread_int\type\Subtype\mark2=ieee::std_logic
out0\category=117
out0\port=1
out0\alias=out0
out0\type\Subtype\mark1=ieee::std_logic
out0\type\Subtype\mark2=ieee::std_logic
out0\init\Constant\value=0
out0\init\Constant\units=
out0\init\Constant\typeClass=0
pc\category=117
pc\port=0
pc\alias=PC
pc\type\Subtype\mark1=ieee::unsigned
pc\type\Subtype\mark2=ieee::unsigned
pc\type\Subtype\constraint\0\Range\dir=false
pc\type\Subtype\constraint\0\Range\left\Constant\value=15
pc\type\Subtype\constraint\0\Range\left\Constant\units=
pc\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
pc\type\Subtype\constraint\0\Range\right\Constant\value=0
pc\type\Subtype\constraint\0\Range\right\Constant\units=
pc\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
pre_xy_f_m\category=117
pre_xy_f_m\port=0
pre_xy_f_m\alias=Pre_XY_F_M
pre_xy_f_m\type\Subtype\mark1=ieee::std_logic_vector
pre_xy_f_m\type\Subtype\mark2=ieee::std_logic_vector
pre_xy_f_m\type\Subtype\constraint\0\Range\dir=false
pre_xy_f_m\type\Subtype\constraint\0\Range\left\Constant\value=2
pre_xy_f_m\type\Subtype\constraint\0\Range\left\Constant\units=
pre_xy_f_m\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
pre_xy_f_m\type\Subtype\constraint\0\Range\right\Constant\value=0
pre_xy_f_m\type\Subtype\constraint\0\Range\right\Constant\units=
pre_xy_f_m\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
prefix\category=117
prefix\port=0
prefix\alias=Prefix
prefix\type\Subtype\mark1=ieee::std_logic_vector
prefix\type\Subtype\mark2=ieee::std_logic_vector
prefix\type\Subtype\constraint\0\Range\dir=false
prefix\type\Subtype\constraint\0\Range\left\Constant\value=1
prefix\type\Subtype\constraint\0\Range\left\Constant\units=
prefix\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
prefix\type\Subtype\constraint\0\Range\right\Constant\value=0
prefix\type\Subtype\constraint\0\Range\right\Constant\units=
prefix\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
preservec\category=117
preservec\port=0
preservec\alias=PreserveC
preservec\type\Subtype\mark1=ieee::std_logic
preservec\type\Subtype\mark2=ieee::std_logic
preservec_r\category=117
preservec_r\port=0
preservec_r\alias=PreserveC_r
preservec_r\type\Subtype\mark1=ieee::std_logic
preservec_r\type\Subtype\mark2=ieee::std_logic
r\category=117
r\port=0
r\alias=R
r\type\Subtype\mark1=ieee::unsigned
r\type\Subtype\mark2=ieee::unsigned
r\type\Subtype\constraint\0\Range\dir=false
r\type\Subtype\constraint\0\Range\left\Constant\value=7
r\type\Subtype\constraint\0\Range\left\Constant\units=
r\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
r\type\Subtype\constraint\0\Range\right\Constant\value=0
r\type\Subtype\constraint\0\Range\right\Constant\units=
r\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
read_to_acc\category=117
read_to_acc\port=0
read_to_acc\alias=Read_To_Acc
read_to_acc\type\Subtype\mark1=ieee::std_logic
read_to_acc\type\Subtype\mark2=ieee::std_logic
read_to_reg\category=117
read_to_reg\port=0
read_to_reg\alias=Read_To_Reg
read_to_reg\type\Subtype\mark1=ieee::std_logic
read_to_reg\type\Subtype\mark2=ieee::std_logic
read_to_reg_r\category=117
read_to_reg_r\port=0
read_to_reg_r\alias=Read_To_Reg_r
read_to_reg_r\type\Subtype\mark1=ieee::std_logic_vector
read_to_reg_r\type\Subtype\mark2=ieee::std_logic_vector
read_to_reg_r\type\Subtype\constraint\0\Range\dir=false
read_to_reg_r\type\Subtype\constraint\0\Range\left\Constant\value=4
read_to_reg_r\type\Subtype\constraint\0\Range\left\Constant\units=
read_to_reg_r\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
read_to_reg_r\type\Subtype\constraint\0\Range\right\Constant\value=0
read_to_reg_r\type\Subtype\constraint\0\Range\right\Constant\units=
read_to_reg_r\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
reg\category=117
reg\port=2
reg\alias=REG
reg\type\Subtype\mark1=ieee::std_logic_vector
reg\type\Subtype\mark2=ieee::std_logic_vector
reg\type\Subtype\constraint\0\Range\dir=false
reg\type\Subtype\constraint\0\Range\left\Constant\value=211
reg\type\Subtype\constraint\0\Range\left\Constant\units=
reg\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
reg\type\Subtype\constraint\0\Range\right\Constant\value=0
reg\type\Subtype\constraint\0\Range\right\Constant\units=
reg\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
regaddra\category=117
regaddra\port=0
regaddra\alias=RegAddrA
regaddra\type\Subtype\mark1=ieee::std_logic_vector
regaddra\type\Subtype\mark2=ieee::std_logic_vector
regaddra\type\Subtype\constraint\0\Range\dir=false
regaddra\type\Subtype\constraint\0\Range\left\Constant\value=2
regaddra\type\Subtype\constraint\0\Range\left\Constant\units=
regaddra\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
regaddra\type\Subtype\constraint\0\Range\right\Constant\value=0
regaddra\type\Subtype\constraint\0\Range\right\Constant\units=
regaddra\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
regaddra_r\category=117
regaddra_r\port=0
regaddra_r\alias=RegAddrA_r
regaddra_r\type\Subtype\mark1=ieee::std_logic_vector
regaddra_r\type\Subtype\mark2=ieee::std_logic_vector
regaddra_r\type\Subtype\constraint\0\Range\dir=false
regaddra_r\type\Subtype\constraint\0\Range\left\Constant\value=2
regaddra_r\type\Subtype\constraint\0\Range\left\Constant\units=
regaddra_r\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
regaddra_r\type\Subtype\constraint\0\Range\right\Constant\value=0
regaddra_r\type\Subtype\constraint\0\Range\right\Constant\units=
regaddra_r\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
regaddrb\category=117
regaddrb\port=0
regaddrb\alias=RegAddrB
regaddrb\type\Subtype\mark1=ieee::std_logic_vector
regaddrb\type\Subtype\mark2=ieee::std_logic_vector
regaddrb\type\Subtype\constraint\0\Range\dir=false
regaddrb\type\Subtype\constraint\0\Range\left\Constant\value=2
regaddrb\type\Subtype\constraint\0\Range\left\Constant\units=
regaddrb\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
regaddrb\type\Subtype\constraint\0\Range\right\Constant\value=0
regaddrb\type\Subtype\constraint\0\Range\right\Constant\units=
regaddrb\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
regaddrb_r\category=117
regaddrb_r\port=0
regaddrb_r\alias=RegAddrB_r
regaddrb_r\type\Subtype\mark1=ieee::std_logic_vector
regaddrb_r\type\Subtype\mark2=ieee::std_logic_vector
regaddrb_r\type\Subtype\constraint\0\Range\dir=false
regaddrb_r\type\Subtype\constraint\0\Range\left\Constant\value=2
regaddrb_r\type\Subtype\constraint\0\Range\left\Constant\units=
regaddrb_r\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
regaddrb_r\type\Subtype\constraint\0\Range\right\Constant\value=0
regaddrb_r\type\Subtype\constraint\0\Range\right\Constant\units=
regaddrb_r\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
regaddrc\category=117
regaddrc\port=0
regaddrc\alias=RegAddrC
regaddrc\type\Subtype\mark1=ieee::std_logic_vector
regaddrc\type\Subtype\mark2=ieee::std_logic_vector
regaddrc\type\Subtype\constraint\0\Range\dir=false
regaddrc\type\Subtype\constraint\0\Range\left\Constant\value=2
regaddrc\type\Subtype\constraint\0\Range\left\Constant\units=
regaddrc\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
regaddrc\type\Subtype\constraint\0\Range\right\Constant\value=0
regaddrc\type\Subtype\constraint\0\Range\right\Constant\units=
regaddrc\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
regbusa\category=117
regbusa\port=0
regbusa\alias=RegBusA
regbusa\type\Subtype\mark1=ieee::std_logic_vector
regbusa\type\Subtype\mark2=ieee::std_logic_vector
regbusa\type\Subtype\constraint\0\Range\dir=false
regbusa\type\Subtype\constraint\0\Range\left\Constant\value=15
regbusa\type\Subtype\constraint\0\Range\left\Constant\units=
regbusa\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
regbusa\type\Subtype\constraint\0\Range\right\Constant\value=0
regbusa\type\Subtype\constraint\0\Range\right\Constant\units=
regbusa\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
regbusa_r\category=117
regbusa_r\port=0
regbusa_r\alias=RegBusA_r
regbusa_r\type\Subtype\mark1=ieee::std_logic_vector
regbusa_r\type\Subtype\mark2=ieee::std_logic_vector
regbusa_r\type\Subtype\constraint\0\Range\dir=false
regbusa_r\type\Subtype\constraint\0\Range\left\Constant\value=15
regbusa_r\type\Subtype\constraint\0\Range\left\Constant\units=
regbusa_r\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
regbusa_r\type\Subtype\constraint\0\Range\right\Constant\value=0
regbusa_r\type\Subtype\constraint\0\Range\right\Constant\units=
regbusa_r\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
regbusb\category=117
regbusb\port=0
regbusb\alias=RegBusB
regbusb\type\Subtype\mark1=ieee::std_logic_vector
regbusb\type\Subtype\mark2=ieee::std_logic_vector
regbusb\type\Subtype\constraint\0\Range\dir=false
regbusb\type\Subtype\constraint\0\Range\left\Constant\value=15
regbusb\type\Subtype\constraint\0\Range\left\Constant\units=
regbusb\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
regbusb\type\Subtype\constraint\0\Range\right\Constant\value=0
regbusb\type\Subtype\constraint\0\Range\right\Constant\units=
regbusb\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
regbusc\category=117
regbusc\port=0
regbusc\alias=RegBusC
regbusc\type\Subtype\mark1=ieee::std_logic_vector
regbusc\type\Subtype\mark2=ieee::std_logic_vector
regbusc\type\Subtype\constraint\0\Range\dir=false
regbusc\type\Subtype\constraint\0\Range\left\Constant\value=15
regbusc\type\Subtype\constraint\0\Range\left\Constant\units=
regbusc\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
regbusc\type\Subtype\constraint\0\Range\right\Constant\value=0
regbusc\type\Subtype\constraint\0\Range\right\Constant\units=
regbusc\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
regdih\category=117
regdih\port=0
regdih\alias=RegDIH
regdih\type\Subtype\mark1=ieee::std_logic_vector
regdih\type\Subtype\mark2=ieee::std_logic_vector
regdih\type\Subtype\constraint\0\Range\dir=false
regdih\type\Subtype\constraint\0\Range\left\Constant\value=7
regdih\type\Subtype\constraint\0\Range\left\Constant\units=
regdih\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
regdih\type\Subtype\constraint\0\Range\right\Constant\value=0
regdih\type\Subtype\constraint\0\Range\right\Constant\units=
regdih\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
regdil\category=117
regdil\port=0
regdil\alias=RegDIL
regdil\type\Subtype\mark1=ieee::std_logic_vector
regdil\type\Subtype\mark2=ieee::std_logic_vector
regdil\type\Subtype\constraint\0\Range\dir=false
regdil\type\Subtype\constraint\0\Range\left\Constant\value=7
regdil\type\Subtype\constraint\0\Range\left\Constant\units=
regdil\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
regdil\type\Subtype\constraint\0\Range\right\Constant\value=0
regdil\type\Subtype\constraint\0\Range\right\Constant\units=
regdil\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
regs\category=105
regs\port=0
regs\alias=Regs
regweh\category=117
regweh\port=0
regweh\alias=RegWEH
regweh\type\Subtype\mark1=ieee::std_logic
regweh\type\Subtype\mark2=ieee::std_logic
regwel\category=117
regwel\port=0
regwel\alias=RegWEL
regwel\type\Subtype\mark1=ieee::std_logic
regwel\type\Subtype\mark2=ieee::std_logic
reset_n\category=117
reset_n\port=1
reset_n\alias=RESET_n
reset_n\type\Subtype\mark1=ieee::std_logic
reset_n\type\Subtype\mark2=ieee::std_logic
rfsh_n\category=117
rfsh_n\port=2
rfsh_n\alias=RFSH_n
rfsh_n\type\Subtype\mark1=ieee::std_logic
rfsh_n\type\Subtype\mark2=ieee::std_logic
rstp\category=117
rstp\port=0
rstp\alias=RstP
rstp\type\Subtype\mark1=ieee::std_logic
rstp\type\Subtype\mark2=ieee::std_logic
rtl\category=101
rtl\port=0
rtl\alias=rtl
save_alu\category=117
save_alu\port=0
save_alu\alias=Save_ALU
save_alu\type\Subtype\mark1=ieee::std_logic
save_alu\type\Subtype\mark2=ieee::std_logic
save_alu_r\category=117
save_alu_r\port=0
save_alu_r\alias=Save_ALU_r
save_alu_r\type\Subtype\mark1=ieee::std_logic
save_alu_r\type\Subtype\mark2=ieee::std_logic
save_mux\category=117
save_mux\port=0
save_mux\alias=Save_Mux
save_mux\type\Subtype\mark1=ieee::std_logic_vector
save_mux\type\Subtype\mark2=ieee::std_logic_vector
save_mux\type\Subtype\constraint\0\Range\dir=false
save_mux\type\Subtype\constraint\0\Range\left\Constant\value=7
save_mux\type\Subtype\constraint\0\Range\left\Constant\units=
save_mux\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
save_mux\type\Subtype\constraint\0\Range\right\Constant\value=0
save_mux\type\Subtype\constraint\0\Range\right\Constant\units=
save_mux\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
set_addr_to\category=117
set_addr_to\port=0
set_addr_to\alias=Set_Addr_To
set_addr_to\type\Subtype\mark1=ieee::std_logic_vector
set_addr_to\type\Subtype\mark2=ieee::std_logic_vector
set_addr_to\type\Subtype\constraint\0\Range\dir=false
set_addr_to\type\Subtype\constraint\0\Range\left\Constant\value=2
set_addr_to\type\Subtype\constraint\0\Range\left\Constant\units=
set_addr_to\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
set_addr_to\type\Subtype\constraint\0\Range\right\Constant\value=0
set_addr_to\type\Subtype\constraint\0\Range\right\Constant\units=
set_addr_to\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
set_busa_to\category=117
set_busa_to\port=0
set_busa_to\alias=Set_BusA_To
set_busa_to\type\Subtype\mark1=ieee::std_logic_vector
set_busa_to\type\Subtype\mark2=ieee::std_logic_vector
set_busa_to\type\Subtype\constraint\0\Range\dir=false
set_busa_to\type\Subtype\constraint\0\Range\left\Constant\value=3
set_busa_to\type\Subtype\constraint\0\Range\left\Constant\units=
set_busa_to\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
set_busa_to\type\Subtype\constraint\0\Range\right\Constant\value=0
set_busa_to\type\Subtype\constraint\0\Range\right\Constant\units=
set_busa_to\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
set_busb_to\category=117
set_busb_to\port=0
set_busb_to\alias=Set_BusB_To
set_busb_to\type\Subtype\mark1=ieee::std_logic_vector
set_busb_to\type\Subtype\mark2=ieee::std_logic_vector
set_busb_to\type\Subtype\constraint\0\Range\dir=false
set_busb_to\type\Subtype\constraint\0\Range\left\Constant\value=3
set_busb_to\type\Subtype\constraint\0\Range\left\Constant\units=
set_busb_to\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
set_busb_to\type\Subtype\constraint\0\Range\right\Constant\value=0
set_busb_to\type\Subtype\constraint\0\Range\right\Constant\units=
set_busb_to\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
setdi\category=117
setdi\port=0
setdi\alias=SetDI
setdi\type\Subtype\mark1=ieee::std_logic
setdi\type\Subtype\mark2=ieee::std_logic
setei\category=117
setei\port=0
setei\alias=SetEI
setei\type\Subtype\mark1=ieee::std_logic
setei\type\Subtype\mark2=ieee::std_logic
setwz\category=117
setwz\port=0
setwz\alias=SetWZ
setwz\type\Subtype\mark1=ieee::std_logic_vector
setwz\type\Subtype\mark2=ieee::std_logic_vector
setwz\type\Subtype\constraint\0\Range\dir=false
setwz\type\Subtype\constraint\0\Range\left\Constant\value=1
setwz\type\Subtype\constraint\0\Range\left\Constant\units=
setwz\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
setwz\type\Subtype\constraint\0\Range\right\Constant\value=0
setwz\type\Subtype\constraint\0\Range\right\Constant\units=
setwz\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
sp\category=117
sp\port=0
sp\alias=SP
sp\type\Subtype\mark1=ieee::unsigned
sp\type\Subtype\mark2=ieee::unsigned
sp\type\Subtype\constraint\0\Range\dir=false
sp\type\Subtype\constraint\0\Range\left\Constant\value=15
sp\type\Subtype\constraint\0\Range\left\Constant\units=
sp\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
sp\type\Subtype\constraint\0\Range\right\Constant\value=0
sp\type\Subtype\constraint\0\Range\right\Constant\units=
sp\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
special_ld\category=117
special_ld\port=0
special_ld\alias=Special_LD
special_ld\type\Subtype\mark1=ieee::std_logic_vector
special_ld\type\Subtype\mark2=ieee::std_logic_vector
special_ld\type\Subtype\constraint\0\Range\dir=false
special_ld\type\Subtype\constraint\0\Range\left\Constant\value=2
special_ld\type\Subtype\constraint\0\Range\left\Constant\units=
special_ld\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
special_ld\type\Subtype\constraint\0\Range\right\Constant\value=0
special_ld\type\Subtype\constraint\0\Range\right\Constant\units=
special_ld\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
stop\category=117
stop\port=2
stop\alias=Stop
stop\type\Subtype\mark1=ieee::std_logic
stop\type\Subtype\mark2=ieee::std_logic
t80\category=100
t80\port=0
t80\alias=T80
t_res\category=117
t_res\port=0
t_res\alias=T_Res
t_res\type\Subtype\mark1=ieee::std_logic
t_res\type\Subtype\mark2=ieee::std_logic
ts\category=117
ts\port=2
ts\alias=TS
ts\type\Subtype\mark1=ieee::std_logic_vector
ts\type\Subtype\mark2=ieee::std_logic_vector
ts\type\Subtype\constraint\0\Range\dir=false
ts\type\Subtype\constraint\0\Range\left\Constant\value=2
ts\type\Subtype\constraint\0\Range\left\Constant\units=
ts\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ts\type\Subtype\constraint\0\Range\right\Constant\value=0
ts\type\Subtype\constraint\0\Range\right\Constant\units=
ts\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
tstate\category=117
tstate\port=0
tstate\alias=TState
tstate\type\Subtype\mark1=ieee::unsigned
tstate\type\Subtype\mark2=ieee::unsigned
tstate\type\Subtype\constraint\0\Range\dir=false
tstate\type\Subtype\constraint\0\Range\left\Constant\value=2
tstate\type\Subtype\constraint\0\Range\left\Constant\units=
tstate\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
tstate\type\Subtype\constraint\0\Range\right\Constant\value=0
tstate\type\Subtype\constraint\0\Range\right\Constant\units=
tstate\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
tstates\category=117
tstates\port=0
tstates\alias=TStates
tstates\type\Subtype\mark1=ieee::std_logic_vector
tstates\type\Subtype\mark2=ieee::std_logic_vector
tstates\type\Subtype\constraint\0\Range\dir=false
tstates\type\Subtype\constraint\0\Range\left\Constant\value=2
tstates\type\Subtype\constraint\0\Range\left\Constant\units=
tstates\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
tstates\type\Subtype\constraint\0\Range\right\Constant\value=0
tstates\type\Subtype\constraint\0\Range\right\Constant\units=
tstates\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
wait_n\category=117
wait_n\port=1
wait_n\alias=WAIT_n
wait_n\type\Subtype\mark1=ieee::std_logic
wait_n\type\Subtype\mark2=ieee::std_logic
write\category=117
write\port=2
write\alias=Write
write\type\Subtype\mark1=ieee::std_logic
write\type\Subtype\mark2=ieee::std_logic
write_int\category=117
write_int\port=0
write_int\alias=Write_int
write_int\type\Subtype\mark1=ieee::std_logic
write_int\type\Subtype\mark2=ieee::std_logic
wz\category=117
wz\port=0
wz\alias=WZ
wz\type\Subtype\mark1=ieee::std_logic_vector
wz\type\Subtype\mark2=ieee::std_logic_vector
wz\type\Subtype\constraint\0\Range\dir=false
wz\type\Subtype\constraint\0\Range\left\Constant\value=15
wz\type\Subtype\constraint\0\Range\left\Constant\units=
wz\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
wz\type\Subtype\constraint\0\Range\right\Constant\value=0
wz\type\Subtype\constraint\0\Range\right\Constant\units=
wz\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
xy_ind\category=117
xy_ind\port=0
xy_ind\alias=XY_Ind
xy_ind\type\Subtype\mark1=ieee::std_logic
xy_ind\type\Subtype\mark2=ieee::std_logic
xy_state\category=117
xy_state\port=0
xy_state\alias=XY_State
xy_state\type\Subtype\mark1=ieee::std_logic_vector
xy_state\type\Subtype\mark2=ieee::std_logic_vector
xy_state\type\Subtype\constraint\0\Range\dir=false
xy_state\type\Subtype\constraint\0\Range\left\Constant\value=1
xy_state\type\Subtype\constraint\0\Range\left\Constant\units=
xy_state\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
xy_state\type\Subtype\constraint\0\Range\right\Constant\value=0
xy_state\type\Subtype\constraint\0\Range\right\Constant\units=
xy_state\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
xybit_undoc\category=117
xybit_undoc\port=0
xybit_undoc\alias=XYbit_undoc
xybit_undoc\type\Subtype\mark1=ieee::std_logic
xybit_undoc\type\Subtype\mark2=ieee::std_logic
z16_r\category=117
z16_r\port=0
z16_r\alias=Z16_r
z16_r\type\Subtype\mark1=ieee::std_logic
z16_r\type\Subtype\mark2=ieee::std_logic
%3ChasCode%3E=true
