Info: Generated by version: 23.4 build 79
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/hps_m.ip --synthesis=VERILOG --output-directory=/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/hps_m --family="Agilex 5" --part=A5ED065BB32AE5SR0
Info: hps_m: "Transforming system: hps_m"
Info: hps_m: "Naming system components in system: hps_m"
Info: hps_m: "Processing generation queue"
Info: hps_m: "Generating: hps_m"
Info: hps_m: "Generating: hps_m_altera_jtag_avalon_master_191_3zppvky"
Info: hps_m: "Generating: altera_avalon_st_jtag_interface"
Info: hps_m: "Generating: hps_m_timing_adapter_1940_5ju4ddy"
Info: hps_m: "Generating: hps_m_altera_avalon_sc_fifo_1931_fzgstwy"
Info: hps_m: "Generating: altera_avalon_st_bytes_to_packets"
Info: hps_m: "Generating: altera_avalon_st_packets_to_bytes"
Info: hps_m: "Generating: altera_avalon_packets_to_master"
Info: hps_m: "Generating: hps_m_channel_adapter_1921_5wnzrci"
Info: hps_m: "Generating: hps_m_channel_adapter_1921_fkajlia"
Info: hps_m: "Generating: altera_reset_controller"
Info: hps_m: Done "hps_m" with 11 modules, 24 files
Info: Finished: Create HDL design files for synthesis
