Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/logical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
WARNING: [VRFC 10-937] initial value of parameter imem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv:7]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
WARNING: [VRFC 10-937] initial value of parameter dmem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv:7]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_test_sqr
WARNING: [VRFC 10-756] identifier ERROR_pc is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:125]
WARNING: [VRFC 10-756] identifier ERROR_mem_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:126]
WARNING: [VRFC 10-756] identifier ERROR_ReadData1 is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:127]
WARNING: [VRFC 10-756] identifier ERROR_reg_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:128]
WARNING: [VRFC 10-756] identifier ERROR_pcsel is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:129]
INFO: [VRFC 10-311] analyzing module selfcheck
INFO: [VRFC 10-311] analyzing module old_selfcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
