INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab4/SOC-Int/OExp02-IP2SOC.gen/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab4/SOC-Int/OExp02-IP2SOC.gen/sources_1/ip/RAM_B/sim/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab4/SOC-Int/OExp02-IP2SOC.srcs/sources_1/imports/IP/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab4/SOC-Int/OExp02-IP2SOC.srcs/sources_1/imports/IP/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab4/SOC-Int/OExp02-IP2SOC.srcs/sources_1/imports/IP/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab4/SOC-Int/OExp02-IP2SOC.srcs/sources_1/imports/IP/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab4/SOC-Int/OExp02-IP2SOC.srcs/sources_1/imports/IP/SCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab4/SOC-Int/OExp02-IP2SOC.srcs/sources_1/imports/IP/SCPU_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab4/SOC-Int/OExp02-IP2SOC.srcs/sources_1/imports/new/socTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module socTest
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab4/SOC-Int/OExp02-IP2SOC.srcs/sim_1/imports/new/soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_tb
