
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.53+39 (git sha1 388955031, g++ 10.5.0-4ubuntu2 -fPIC -O3)

-- Executing script file `../model/design.ys' --

1. Executing Verilog-2005 frontend: LruFormal.sv
Parsing formal SystemVerilog input from `LruFormal.sv' to AST representation.
LruFormal.sv:40: ERROR: syntax error, unexpected ')', expecting '('
