Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Apr 27 02:44:07 2024
| Host         : DESKTOP-M6C6LLC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_syncIndex_timing_summary_routed.rpt -pb vga_syncIndex_timing_summary_routed.pb -rpx vga_syncIndex_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_syncIndex
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  113         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (113)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (884)
5. checking no_input_delay (13)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (113)
--------------------------
 There are 86 register/latch pins with no clock driven by root clock pin: clk_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: pcount_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (884)
--------------------------------------------------
 There are 884 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.587        0.000                      0                    1        1.103        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
sys_clock_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock_pin        6.587        0.000                      0                    1        1.103        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock_pin
  To Clock:  sys_clock_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.587ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.587ns  (required time - arrival time)
  Source:                 clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock_pin rise@10.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 0.676ns (19.843%)  route 2.731ns (80.157%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clk_reg/Q
                         net (fo=1, routed)           0.725     6.267    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.363 f  clk_BUFG_inst/O
                         net (fo=140, routed)         2.006     8.369    clk_BUFG
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.493 r  clk_i_1/O
                         net (fo=1, routed)           0.000     8.493    clk_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.445    14.786    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_reg/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    15.080    clk_reg
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -8.493    
  -------------------------------------------------------------------
                         slack                                  6.587    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.103ns  (arrival time - required time)
  Source:                 clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock_pin rise@0.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        1.194ns  (logic 0.212ns (17.756%)  route 0.982ns (82.244%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.563     1.446    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  clk_reg/Q
                         net (fo=1, routed)           0.271     1.858    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.884 f  clk_BUFG_inst/O
                         net (fo=140, routed)         0.711     2.595    clk_BUFG
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     2.640 r  clk_i_1/O
                         net (fo=1, routed)           0.000     2.640    clk_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.832     1.959    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    clk_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  1.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           898 Endpoints
Min Delay           898 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.558ns  (logic 5.170ns (21.052%)  route 19.388ns (78.948%))
  Logic Levels:           20  (CARRY4=5 FDRE=1 LUT3=5 LUT4=3 LUT5=2 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE                         0.000     0.000 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=186, routed)         5.811     6.267    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y85          LUT4 (Prop_lut4_I3_O)        0.124     6.391 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[60]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.391    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[60]_INST_0_i_2_n_0
    SLICE_X8Y85          MUXF7 (Prop_muxf7_I1_O)      0.214     6.605 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[60]_INST_0/O
                         net (fo=14, routed)          3.024     9.629    out2[60]
    SLICE_X32Y26         LUT6 (Prop_lut6_I1_O)        0.297     9.926 r  red[3]_i_248/O
                         net (fo=4, routed)           1.196    11.122    red[3]_i_248_n_0
    SLICE_X31Y24         LUT3 (Prop_lut3_I0_O)        0.152    11.274 r  red[3]_i_641/O
                         net (fo=2, routed)           0.860    12.134    red[3]_i_641_n_0
    SLICE_X31Y24         LUT5 (Prop_lut5_I4_O)        0.332    12.466 r  red[3]_i_645/O
                         net (fo=1, routed)           0.000    12.466    red[3]_i_645_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.864 r  red_reg[3]_i_574/CO[3]
                         net (fo=1, routed)           0.009    12.873    red_reg[3]_i_574_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.207 r  red_reg[3]_i_662/O[1]
                         net (fo=2, routed)           1.093    14.300    red_reg[3]_i_662_n_6
    SLICE_X38Y23         LUT3 (Prop_lut3_I2_O)        0.329    14.629 r  red[3]_i_578/O
                         net (fo=2, routed)           0.808    15.438    red[3]_i_578_n_0
    SLICE_X37Y23         LUT3 (Prop_lut3_I1_O)        0.328    15.766 r  red[3]_i_582/O
                         net (fo=1, routed)           0.000    15.766    red[3]_i_582_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.164 r  red_reg[3]_i_483/CO[3]
                         net (fo=1, routed)           0.000    16.164    red_reg[3]_i_483_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.498 r  red_reg[3]_i_576/O[1]
                         net (fo=2, routed)           1.351    17.849    red_reg[3]_i_576_n_6
    SLICE_X44Y24         LUT3 (Prop_lut3_I2_O)        0.303    18.152 r  red[3]_i_474/O
                         net (fo=2, routed)           0.954    19.105    red[3]_i_474_n_0
    SLICE_X42Y24         LUT4 (Prop_lut4_I2_O)        0.124    19.229 r  red[3]_i_478/O
                         net (fo=1, routed)           0.000    19.229    red[3]_i_478_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    19.479 r  red_reg[3]_i_297/O[2]
                         net (fo=2, routed)           0.802    20.281    red_o2[14]
    SLICE_X41Y24         LUT4 (Prop_lut4_I2_O)        0.301    20.582 r  red[3]_i_145/O
                         net (fo=2, routed)           0.824    21.406    red[3]_i_145_n_0
    SLICE_X41Y23         LUT5 (Prop_lut5_I0_O)        0.124    21.530 r  red[3]_i_54/O
                         net (fo=3, routed)           0.682    22.212    red[3]_i_54_n_0
    SLICE_X41Y23         LUT3 (Prop_lut3_I1_O)        0.124    22.336 r  red[0]_i_12/O
                         net (fo=1, routed)           0.544    22.880    red[0]_i_12_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124    23.004 r  red[0]_i_4/O
                         net (fo=3, routed)           1.430    24.434    red[0]_i_4_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I3_O)        0.124    24.558 r  red[0]_i_1/O
                         net (fo=1, routed)           0.000    24.558    red[0]_i_1_n_0
    SLICE_X44Y30         FDRE                                         r  red_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.369ns  (logic 5.170ns (21.215%)  route 19.199ns (78.785%))
  Logic Levels:           20  (CARRY4=5 FDRE=1 LUT3=4 LUT4=3 LUT5=3 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE                         0.000     0.000 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=186, routed)         5.811     6.267    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y85          LUT4 (Prop_lut4_I3_O)        0.124     6.391 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[60]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.391    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[60]_INST_0_i_2_n_0
    SLICE_X8Y85          MUXF7 (Prop_muxf7_I1_O)      0.214     6.605 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[60]_INST_0/O
                         net (fo=14, routed)          3.024     9.629    out2[60]
    SLICE_X32Y26         LUT6 (Prop_lut6_I1_O)        0.297     9.926 r  red[3]_i_248/O
                         net (fo=4, routed)           1.196    11.122    red[3]_i_248_n_0
    SLICE_X31Y24         LUT3 (Prop_lut3_I0_O)        0.152    11.274 r  red[3]_i_641/O
                         net (fo=2, routed)           0.860    12.134    red[3]_i_641_n_0
    SLICE_X31Y24         LUT5 (Prop_lut5_I4_O)        0.332    12.466 r  red[3]_i_645/O
                         net (fo=1, routed)           0.000    12.466    red[3]_i_645_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.864 r  red_reg[3]_i_574/CO[3]
                         net (fo=1, routed)           0.009    12.873    red_reg[3]_i_574_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.207 r  red_reg[3]_i_662/O[1]
                         net (fo=2, routed)           1.093    14.300    red_reg[3]_i_662_n_6
    SLICE_X38Y23         LUT3 (Prop_lut3_I2_O)        0.329    14.629 r  red[3]_i_578/O
                         net (fo=2, routed)           0.808    15.438    red[3]_i_578_n_0
    SLICE_X37Y23         LUT3 (Prop_lut3_I1_O)        0.328    15.766 r  red[3]_i_582/O
                         net (fo=1, routed)           0.000    15.766    red[3]_i_582_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.164 r  red_reg[3]_i_483/CO[3]
                         net (fo=1, routed)           0.000    16.164    red_reg[3]_i_483_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.498 r  red_reg[3]_i_576/O[1]
                         net (fo=2, routed)           1.351    17.849    red_reg[3]_i_576_n_6
    SLICE_X44Y24         LUT3 (Prop_lut3_I2_O)        0.303    18.152 r  red[3]_i_474/O
                         net (fo=2, routed)           0.954    19.105    red[3]_i_474_n_0
    SLICE_X42Y24         LUT4 (Prop_lut4_I2_O)        0.124    19.229 r  red[3]_i_478/O
                         net (fo=1, routed)           0.000    19.229    red[3]_i_478_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    19.479 r  red_reg[3]_i_297/O[2]
                         net (fo=2, routed)           0.802    20.281    red_o2[14]
    SLICE_X41Y24         LUT4 (Prop_lut4_I2_O)        0.301    20.582 r  red[3]_i_145/O
                         net (fo=2, routed)           0.824    21.406    red[3]_i_145_n_0
    SLICE_X41Y23         LUT5 (Prop_lut5_I0_O)        0.124    21.530 r  red[3]_i_54/O
                         net (fo=3, routed)           0.767    22.297    red[3]_i_54_n_0
    SLICE_X41Y27         LUT5 (Prop_lut5_I3_O)        0.124    22.421 r  red[3]_i_15/O
                         net (fo=1, routed)           0.309    22.729    red[3]_i_15_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I5_O)        0.124    22.853 r  red[3]_i_4/O
                         net (fo=3, routed)           1.392    24.245    red[3]_i_4_n_0
    SLICE_X42Y30         LUT6 (Prop_lut6_I2_O)        0.124    24.369 r  blue[3]_i_1/O
                         net (fo=1, routed)           0.000    24.369    blue[3]_i_1_n_0
    SLICE_X42Y30         FDRE                                         r  blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.358ns  (logic 5.170ns (21.225%)  route 19.188ns (78.775%))
  Logic Levels:           20  (CARRY4=5 FDRE=1 LUT3=5 LUT4=3 LUT5=2 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE                         0.000     0.000 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=186, routed)         5.811     6.267    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y85          LUT4 (Prop_lut4_I3_O)        0.124     6.391 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[60]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.391    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[60]_INST_0_i_2_n_0
    SLICE_X8Y85          MUXF7 (Prop_muxf7_I1_O)      0.214     6.605 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[60]_INST_0/O
                         net (fo=14, routed)          3.024     9.629    out2[60]
    SLICE_X32Y26         LUT6 (Prop_lut6_I1_O)        0.297     9.926 r  red[3]_i_248/O
                         net (fo=4, routed)           1.196    11.122    red[3]_i_248_n_0
    SLICE_X31Y24         LUT3 (Prop_lut3_I0_O)        0.152    11.274 r  red[3]_i_641/O
                         net (fo=2, routed)           0.860    12.134    red[3]_i_641_n_0
    SLICE_X31Y24         LUT5 (Prop_lut5_I4_O)        0.332    12.466 r  red[3]_i_645/O
                         net (fo=1, routed)           0.000    12.466    red[3]_i_645_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.864 r  red_reg[3]_i_574/CO[3]
                         net (fo=1, routed)           0.009    12.873    red_reg[3]_i_574_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.207 r  red_reg[3]_i_662/O[1]
                         net (fo=2, routed)           1.093    14.300    red_reg[3]_i_662_n_6
    SLICE_X38Y23         LUT3 (Prop_lut3_I2_O)        0.329    14.629 r  red[3]_i_578/O
                         net (fo=2, routed)           0.808    15.438    red[3]_i_578_n_0
    SLICE_X37Y23         LUT3 (Prop_lut3_I1_O)        0.328    15.766 r  red[3]_i_582/O
                         net (fo=1, routed)           0.000    15.766    red[3]_i_582_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.164 r  red_reg[3]_i_483/CO[3]
                         net (fo=1, routed)           0.000    16.164    red_reg[3]_i_483_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.498 r  red_reg[3]_i_576/O[1]
                         net (fo=2, routed)           1.351    17.849    red_reg[3]_i_576_n_6
    SLICE_X44Y24         LUT3 (Prop_lut3_I2_O)        0.303    18.152 r  red[3]_i_474/O
                         net (fo=2, routed)           0.954    19.105    red[3]_i_474_n_0
    SLICE_X42Y24         LUT4 (Prop_lut4_I2_O)        0.124    19.229 r  red[3]_i_478/O
                         net (fo=1, routed)           0.000    19.229    red[3]_i_478_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    19.479 r  red_reg[3]_i_297/O[2]
                         net (fo=2, routed)           0.802    20.281    red_o2[14]
    SLICE_X41Y24         LUT4 (Prop_lut4_I2_O)        0.301    20.582 r  red[3]_i_145/O
                         net (fo=2, routed)           0.824    21.406    red[3]_i_145_n_0
    SLICE_X41Y23         LUT5 (Prop_lut5_I0_O)        0.124    21.530 r  red[3]_i_54/O
                         net (fo=3, routed)           0.682    22.212    red[3]_i_54_n_0
    SLICE_X41Y23         LUT3 (Prop_lut3_I1_O)        0.124    22.336 r  red[0]_i_12/O
                         net (fo=1, routed)           0.544    22.880    red[0]_i_12_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124    23.004 r  red[0]_i_4/O
                         net (fo=3, routed)           1.230    24.234    red[0]_i_4_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I3_O)        0.124    24.358 r  green[0]_i_1/O
                         net (fo=1, routed)           0.000    24.358    green[0]_i_1_n_0
    SLICE_X44Y30         FDRE                                         r  green_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.350ns  (logic 5.170ns (21.232%)  route 19.180ns (78.768%))
  Logic Levels:           20  (CARRY4=5 FDRE=1 LUT3=5 LUT4=3 LUT5=2 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE                         0.000     0.000 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=186, routed)         5.811     6.267    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y85          LUT4 (Prop_lut4_I3_O)        0.124     6.391 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[60]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.391    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[60]_INST_0_i_2_n_0
    SLICE_X8Y85          MUXF7 (Prop_muxf7_I1_O)      0.214     6.605 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[60]_INST_0/O
                         net (fo=14, routed)          3.024     9.629    out2[60]
    SLICE_X32Y26         LUT6 (Prop_lut6_I1_O)        0.297     9.926 r  red[3]_i_248/O
                         net (fo=4, routed)           1.196    11.122    red[3]_i_248_n_0
    SLICE_X31Y24         LUT3 (Prop_lut3_I0_O)        0.152    11.274 r  red[3]_i_641/O
                         net (fo=2, routed)           0.860    12.134    red[3]_i_641_n_0
    SLICE_X31Y24         LUT5 (Prop_lut5_I4_O)        0.332    12.466 r  red[3]_i_645/O
                         net (fo=1, routed)           0.000    12.466    red[3]_i_645_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.864 r  red_reg[3]_i_574/CO[3]
                         net (fo=1, routed)           0.009    12.873    red_reg[3]_i_574_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.207 r  red_reg[3]_i_662/O[1]
                         net (fo=2, routed)           1.093    14.300    red_reg[3]_i_662_n_6
    SLICE_X38Y23         LUT3 (Prop_lut3_I2_O)        0.329    14.629 r  red[3]_i_578/O
                         net (fo=2, routed)           0.808    15.438    red[3]_i_578_n_0
    SLICE_X37Y23         LUT3 (Prop_lut3_I1_O)        0.328    15.766 r  red[3]_i_582/O
                         net (fo=1, routed)           0.000    15.766    red[3]_i_582_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.164 r  red_reg[3]_i_483/CO[3]
                         net (fo=1, routed)           0.000    16.164    red_reg[3]_i_483_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.498 r  red_reg[3]_i_576/O[1]
                         net (fo=2, routed)           1.351    17.849    red_reg[3]_i_576_n_6
    SLICE_X44Y24         LUT3 (Prop_lut3_I2_O)        0.303    18.152 r  red[3]_i_474/O
                         net (fo=2, routed)           0.954    19.105    red[3]_i_474_n_0
    SLICE_X42Y24         LUT4 (Prop_lut4_I2_O)        0.124    19.229 r  red[3]_i_478/O
                         net (fo=1, routed)           0.000    19.229    red[3]_i_478_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    19.479 r  red_reg[3]_i_297/O[2]
                         net (fo=2, routed)           0.802    20.281    red_o2[14]
    SLICE_X41Y24         LUT4 (Prop_lut4_I2_O)        0.301    20.582 r  red[3]_i_145/O
                         net (fo=2, routed)           0.824    21.406    red[3]_i_145_n_0
    SLICE_X41Y23         LUT5 (Prop_lut5_I0_O)        0.124    21.530 r  red[3]_i_54/O
                         net (fo=3, routed)           0.682    22.212    red[3]_i_54_n_0
    SLICE_X41Y23         LUT3 (Prop_lut3_I1_O)        0.124    22.336 r  red[0]_i_12/O
                         net (fo=1, routed)           0.544    22.880    red[0]_i_12_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124    23.004 r  red[0]_i_4/O
                         net (fo=3, routed)           1.222    24.226    red[0]_i_4_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I3_O)        0.124    24.350 r  blue[0]_i_1/O
                         net (fo=1, routed)           0.000    24.350    blue[0]_i_1_n_0
    SLICE_X44Y30         FDRE                                         r  blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.282ns  (logic 5.201ns (21.419%)  route 19.081ns (78.581%))
  Logic Levels:           15  (CARRY4=4 FDRE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE                         0.000     0.000 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=96, routed)          6.188     6.644    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X48Y78         MUXF7 (Prop_muxf7_S_O)       0.296     6.940 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[74]_INST_0/O
                         net (fo=20, routed)          4.394    11.334    out2[74]
    SLICE_X31Y21         LUT3 (Prop_lut3_I2_O)        0.298    11.632 r  red[3]_i_599/O
                         net (fo=1, routed)           0.794    12.426    red[3]_i_599_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    13.068 r  red_reg[3]_i_531/O[3]
                         net (fo=2, routed)           1.248    14.316    red_reg[3]_i_531_n_4
    SLICE_X31Y22         LUT3 (Prop_lut3_I2_O)        0.332    14.648 r  red[3]_i_339/O
                         net (fo=2, routed)           0.605    15.253    red[3]_i_339_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I4_O)        0.332    15.585 r  red[3]_i_343/O
                         net (fo=1, routed)           0.000    15.585    red[3]_i_343_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.117 r  red_reg[3]_i_171/CO[3]
                         net (fo=1, routed)           0.000    16.117    red_reg[3]_i_171_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.451 r  red_reg[3]_i_518/O[1]
                         net (fo=1, routed)           0.969    17.420    PCOUT[13]
    SLICE_X38Y22         LUT2 (Prop_lut2_I1_O)        0.303    17.723 r  red[3]_i_329/O
                         net (fo=1, routed)           0.000    17.723    red[3]_i_329_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    18.366 r  red_reg[3]_i_166/O[3]
                         net (fo=2, routed)           0.832    19.198    red_reg[3]_i_166_n_4
    SLICE_X40Y22         LUT5 (Prop_lut5_I3_O)        0.307    19.505 r  red[3]_i_58/O
                         net (fo=2, routed)           1.012    20.517    red[3]_i_58_n_0
    SLICE_X44Y19         LUT4 (Prop_lut4_I3_O)        0.124    20.641 f  red[3]_i_68/O
                         net (fo=7, routed)           0.980    21.621    red[3]_i_68_n_0
    SLICE_X43Y18         LUT4 (Prop_lut4_I0_O)        0.152    21.773 r  red[3]_i_21/O
                         net (fo=1, routed)           0.803    22.576    red[3]_i_21_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I4_O)        0.326    22.902 f  red[3]_i_6/O
                         net (fo=3, routed)           1.257    24.158    red[3]_i_6_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124    24.282 r  green[3]_i_1/O
                         net (fo=1, routed)           0.000    24.282    green[3]_i_1_n_0
    SLICE_X42Y29         FDRE                                         r  green_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.278ns  (logic 5.170ns (21.295%)  route 19.108ns (78.705%))
  Logic Levels:           20  (CARRY4=5 FDRE=1 LUT3=4 LUT4=2 LUT5=2 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE                         0.000     0.000 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=186, routed)         5.811     6.267    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y85          LUT4 (Prop_lut4_I3_O)        0.124     6.391 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[60]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.391    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[60]_INST_0_i_2_n_0
    SLICE_X8Y85          MUXF7 (Prop_muxf7_I1_O)      0.214     6.605 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[60]_INST_0/O
                         net (fo=14, routed)          3.024     9.629    out2[60]
    SLICE_X32Y26         LUT6 (Prop_lut6_I1_O)        0.297     9.926 r  red[3]_i_248/O
                         net (fo=4, routed)           1.196    11.122    red[3]_i_248_n_0
    SLICE_X31Y24         LUT3 (Prop_lut3_I0_O)        0.152    11.274 r  red[3]_i_641/O
                         net (fo=2, routed)           0.860    12.134    red[3]_i_641_n_0
    SLICE_X31Y24         LUT5 (Prop_lut5_I4_O)        0.332    12.466 r  red[3]_i_645/O
                         net (fo=1, routed)           0.000    12.466    red[3]_i_645_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.864 r  red_reg[3]_i_574/CO[3]
                         net (fo=1, routed)           0.009    12.873    red_reg[3]_i_574_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.207 r  red_reg[3]_i_662/O[1]
                         net (fo=2, routed)           1.093    14.300    red_reg[3]_i_662_n_6
    SLICE_X38Y23         LUT3 (Prop_lut3_I2_O)        0.329    14.629 r  red[3]_i_578/O
                         net (fo=2, routed)           0.808    15.438    red[3]_i_578_n_0
    SLICE_X37Y23         LUT3 (Prop_lut3_I1_O)        0.328    15.766 r  red[3]_i_582/O
                         net (fo=1, routed)           0.000    15.766    red[3]_i_582_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.164 r  red_reg[3]_i_483/CO[3]
                         net (fo=1, routed)           0.000    16.164    red_reg[3]_i_483_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.498 r  red_reg[3]_i_576/O[1]
                         net (fo=2, routed)           1.351    17.849    red_reg[3]_i_576_n_6
    SLICE_X44Y24         LUT3 (Prop_lut3_I2_O)        0.303    18.152 r  red[3]_i_474/O
                         net (fo=2, routed)           0.954    19.105    red[3]_i_474_n_0
    SLICE_X42Y24         LUT4 (Prop_lut4_I2_O)        0.124    19.229 r  red[3]_i_478/O
                         net (fo=1, routed)           0.000    19.229    red[3]_i_478_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    19.479 f  red_reg[3]_i_297/O[2]
                         net (fo=2, routed)           0.803    20.282    red_o2[14]
    SLICE_X41Y24         LUT6 (Prop_lut6_I3_O)        0.301    20.583 f  red[3]_i_150/O
                         net (fo=1, routed)           0.806    21.389    red[3]_i_150_n_0
    SLICE_X41Y23         LUT5 (Prop_lut5_I4_O)        0.124    21.513 r  red[3]_i_55/O
                         net (fo=4, routed)           0.337    21.850    red[3]_i_55_n_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I3_O)        0.124    21.974 r  red[2]_i_8/O
                         net (fo=1, routed)           0.952    22.927    red[2]_i_8_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124    23.051 r  red[2]_i_3/O
                         net (fo=3, routed)           1.103    24.154    red[2]_i_3_n_0
    SLICE_X42Y30         LUT6 (Prop_lut6_I2_O)        0.124    24.278 r  red[2]_i_1/O
                         net (fo=1, routed)           0.000    24.278    red[2]_i_1_n_0
    SLICE_X42Y30         FDRE                                         r  red_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.237ns  (logic 5.201ns (21.459%)  route 19.036ns (78.541%))
  Logic Levels:           15  (CARRY4=4 FDRE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE                         0.000     0.000 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=96, routed)          6.188     6.644    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X48Y78         MUXF7 (Prop_muxf7_S_O)       0.296     6.940 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[74]_INST_0/O
                         net (fo=20, routed)          4.394    11.334    out2[74]
    SLICE_X31Y21         LUT3 (Prop_lut3_I2_O)        0.298    11.632 r  red[3]_i_599/O
                         net (fo=1, routed)           0.794    12.426    red[3]_i_599_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    13.068 r  red_reg[3]_i_531/O[3]
                         net (fo=2, routed)           1.248    14.316    red_reg[3]_i_531_n_4
    SLICE_X31Y22         LUT3 (Prop_lut3_I2_O)        0.332    14.648 r  red[3]_i_339/O
                         net (fo=2, routed)           0.605    15.253    red[3]_i_339_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I4_O)        0.332    15.585 r  red[3]_i_343/O
                         net (fo=1, routed)           0.000    15.585    red[3]_i_343_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.117 r  red_reg[3]_i_171/CO[3]
                         net (fo=1, routed)           0.000    16.117    red_reg[3]_i_171_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.451 r  red_reg[3]_i_518/O[1]
                         net (fo=1, routed)           0.969    17.420    PCOUT[13]
    SLICE_X38Y22         LUT2 (Prop_lut2_I1_O)        0.303    17.723 r  red[3]_i_329/O
                         net (fo=1, routed)           0.000    17.723    red[3]_i_329_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    18.366 r  red_reg[3]_i_166/O[3]
                         net (fo=2, routed)           0.832    19.198    red_reg[3]_i_166_n_4
    SLICE_X40Y22         LUT5 (Prop_lut5_I3_O)        0.307    19.505 r  red[3]_i_58/O
                         net (fo=2, routed)           1.012    20.517    red[3]_i_58_n_0
    SLICE_X44Y19         LUT4 (Prop_lut4_I3_O)        0.124    20.641 f  red[3]_i_68/O
                         net (fo=7, routed)           0.980    21.621    red[3]_i_68_n_0
    SLICE_X43Y18         LUT4 (Prop_lut4_I0_O)        0.152    21.773 r  red[3]_i_21/O
                         net (fo=1, routed)           0.803    22.576    red[3]_i_21_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I4_O)        0.326    22.902 f  red[3]_i_6/O
                         net (fo=3, routed)           1.212    24.113    red[3]_i_6_n_0
    SLICE_X42Y30         LUT6 (Prop_lut6_I4_O)        0.124    24.237 r  red[3]_i_1/O
                         net (fo=1, routed)           0.000    24.237    red[3]_i_1_n_0
    SLICE_X42Y30         FDRE                                         r  red_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.928ns  (logic 4.971ns (20.775%)  route 18.957ns (79.225%))
  Logic Levels:           15  (CARRY4=4 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE                         0.000     0.000 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=96, routed)          6.188     6.644    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X48Y78         MUXF7 (Prop_muxf7_S_O)       0.296     6.940 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[74]_INST_0/O
                         net (fo=20, routed)          4.394    11.334    out2[74]
    SLICE_X31Y21         LUT3 (Prop_lut3_I2_O)        0.298    11.632 r  red[3]_i_599/O
                         net (fo=1, routed)           0.794    12.426    red[3]_i_599_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    13.068 r  red_reg[3]_i_531/O[3]
                         net (fo=2, routed)           1.248    14.316    red_reg[3]_i_531_n_4
    SLICE_X31Y22         LUT3 (Prop_lut3_I2_O)        0.332    14.648 r  red[3]_i_339/O
                         net (fo=2, routed)           0.605    15.253    red[3]_i_339_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I4_O)        0.332    15.585 r  red[3]_i_343/O
                         net (fo=1, routed)           0.000    15.585    red[3]_i_343_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.117 r  red_reg[3]_i_171/CO[3]
                         net (fo=1, routed)           0.000    16.117    red_reg[3]_i_171_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.451 r  red_reg[3]_i_518/O[1]
                         net (fo=1, routed)           0.969    17.420    PCOUT[13]
    SLICE_X38Y22         LUT2 (Prop_lut2_I1_O)        0.303    17.723 r  red[3]_i_329/O
                         net (fo=1, routed)           0.000    17.723    red[3]_i_329_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    18.366 r  red_reg[3]_i_166/O[3]
                         net (fo=2, routed)           0.832    19.198    red_reg[3]_i_166_n_4
    SLICE_X40Y22         LUT5 (Prop_lut5_I3_O)        0.307    19.505 r  red[3]_i_58/O
                         net (fo=2, routed)           1.012    20.517    red[3]_i_58_n_0
    SLICE_X44Y19         LUT4 (Prop_lut4_I3_O)        0.124    20.641 f  red[3]_i_68/O
                         net (fo=7, routed)           0.995    21.636    red[3]_i_68_n_0
    SLICE_X42Y18         LUT6 (Prop_lut6_I3_O)        0.124    21.760 r  red[1]_i_9/O
                         net (fo=1, routed)           0.934    22.695    red[1]_i_9_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I3_O)        0.124    22.819 r  red[1]_i_2/O
                         net (fo=3, routed)           0.985    23.804    red[1]_i_2_n_0
    SLICE_X40Y28         LUT6 (Prop_lut6_I1_O)        0.124    23.928 r  blue[1]_i_1/O
                         net (fo=1, routed)           0.000    23.928    blue[1]_i_1_n_0
    SLICE_X40Y28         FDRE                                         r  blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.921ns  (logic 4.971ns (20.781%)  route 18.950ns (79.219%))
  Logic Levels:           15  (CARRY4=4 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE                         0.000     0.000 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=96, routed)          6.188     6.644    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X48Y78         MUXF7 (Prop_muxf7_S_O)       0.296     6.940 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[74]_INST_0/O
                         net (fo=20, routed)          4.394    11.334    out2[74]
    SLICE_X31Y21         LUT3 (Prop_lut3_I2_O)        0.298    11.632 r  red[3]_i_599/O
                         net (fo=1, routed)           0.794    12.426    red[3]_i_599_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    13.068 r  red_reg[3]_i_531/O[3]
                         net (fo=2, routed)           1.248    14.316    red_reg[3]_i_531_n_4
    SLICE_X31Y22         LUT3 (Prop_lut3_I2_O)        0.332    14.648 r  red[3]_i_339/O
                         net (fo=2, routed)           0.605    15.253    red[3]_i_339_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I4_O)        0.332    15.585 r  red[3]_i_343/O
                         net (fo=1, routed)           0.000    15.585    red[3]_i_343_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.117 r  red_reg[3]_i_171/CO[3]
                         net (fo=1, routed)           0.000    16.117    red_reg[3]_i_171_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.451 r  red_reg[3]_i_518/O[1]
                         net (fo=1, routed)           0.969    17.420    PCOUT[13]
    SLICE_X38Y22         LUT2 (Prop_lut2_I1_O)        0.303    17.723 r  red[3]_i_329/O
                         net (fo=1, routed)           0.000    17.723    red[3]_i_329_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    18.366 r  red_reg[3]_i_166/O[3]
                         net (fo=2, routed)           0.832    19.198    red_reg[3]_i_166_n_4
    SLICE_X40Y22         LUT5 (Prop_lut5_I3_O)        0.307    19.505 r  red[3]_i_58/O
                         net (fo=2, routed)           1.012    20.517    red[3]_i_58_n_0
    SLICE_X44Y19         LUT4 (Prop_lut4_I3_O)        0.124    20.641 f  red[3]_i_68/O
                         net (fo=7, routed)           0.995    21.636    red[3]_i_68_n_0
    SLICE_X42Y18         LUT6 (Prop_lut6_I3_O)        0.124    21.760 r  red[1]_i_9/O
                         net (fo=1, routed)           0.934    22.695    red[1]_i_9_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I3_O)        0.124    22.819 r  red[1]_i_2/O
                         net (fo=3, routed)           0.979    23.797    red[1]_i_2_n_0
    SLICE_X40Y28         LUT6 (Prop_lut6_I1_O)        0.124    23.921 r  red[1]_i_1/O
                         net (fo=1, routed)           0.000    23.921    red[1]_i_1_n_0
    SLICE_X40Y28         FDRE                                         r  red_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.917ns  (logic 4.971ns (20.785%)  route 18.946ns (79.215%))
  Logic Levels:           15  (CARRY4=4 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE                         0.000     0.000 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=96, routed)          6.188     6.644    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X48Y78         MUXF7 (Prop_muxf7_S_O)       0.296     6.940 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[74]_INST_0/O
                         net (fo=20, routed)          4.394    11.334    out2[74]
    SLICE_X31Y21         LUT3 (Prop_lut3_I2_O)        0.298    11.632 r  red[3]_i_599/O
                         net (fo=1, routed)           0.794    12.426    red[3]_i_599_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    13.068 r  red_reg[3]_i_531/O[3]
                         net (fo=2, routed)           1.248    14.316    red_reg[3]_i_531_n_4
    SLICE_X31Y22         LUT3 (Prop_lut3_I2_O)        0.332    14.648 r  red[3]_i_339/O
                         net (fo=2, routed)           0.605    15.253    red[3]_i_339_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I4_O)        0.332    15.585 r  red[3]_i_343/O
                         net (fo=1, routed)           0.000    15.585    red[3]_i_343_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.117 r  red_reg[3]_i_171/CO[3]
                         net (fo=1, routed)           0.000    16.117    red_reg[3]_i_171_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.451 r  red_reg[3]_i_518/O[1]
                         net (fo=1, routed)           0.969    17.420    PCOUT[13]
    SLICE_X38Y22         LUT2 (Prop_lut2_I1_O)        0.303    17.723 r  red[3]_i_329/O
                         net (fo=1, routed)           0.000    17.723    red[3]_i_329_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    18.366 r  red_reg[3]_i_166/O[3]
                         net (fo=2, routed)           0.832    19.198    red_reg[3]_i_166_n_4
    SLICE_X40Y22         LUT5 (Prop_lut5_I3_O)        0.307    19.505 r  red[3]_i_58/O
                         net (fo=2, routed)           1.012    20.517    red[3]_i_58_n_0
    SLICE_X44Y19         LUT4 (Prop_lut4_I3_O)        0.124    20.641 f  red[3]_i_68/O
                         net (fo=7, routed)           0.995    21.636    red[3]_i_68_n_0
    SLICE_X42Y18         LUT6 (Prop_lut6_I3_O)        0.124    21.760 r  red[1]_i_9/O
                         net (fo=1, routed)           0.934    22.695    red[1]_i_9_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I3_O)        0.124    22.819 r  red[1]_i_2/O
                         net (fo=3, routed)           0.974    23.793    red[1]_i_2_n_0
    SLICE_X40Y28         LUT6 (Prop_lut6_I1_O)        0.124    23.917 r  green[1]_i_1/O
                         net (fo=1, routed)           0.000    23.917    green[1]_i_1_n_0
    SLICE_X40Y28         FDRE                                         r  green_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.141ns (50.938%)  route 0.136ns (49.062%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE                         0.000     0.000 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=6, routed)           0.136     0.277    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X40Y44         FDRE                                         r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vc_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.242%)  route 0.170ns (47.758%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDRE                         0.000     0.000 r  vc_reg[2]/C
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vc_reg[2]/Q
                         net (fo=11, routed)          0.170     0.311    vc_reg[2]
    SLICE_X45Y39         LUT5 (Prop_lut5_I2_O)        0.045     0.356 r  vc[4]_i_1/O
                         net (fo=1, routed)           0.000     0.356    p_0_in__0[4]
    SLICE_X45Y39         FDRE                                         r  vc_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vc_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDRE                         0.000     0.000 r  vc_reg[6]/C
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vc_reg[6]/Q
                         net (fo=11, routed)          0.173     0.314    vc_reg[6]
    SLICE_X44Y39         LUT5 (Prop_lut5_I0_O)        0.045     0.359 r  vc[6]_i_1/O
                         net (fo=1, routed)           0.000     0.359    p_0_in__0[6]
    SLICE_X44Y39         FDRE                                         r  vc_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vc_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.891%)  route 0.179ns (49.109%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDRE                         0.000     0.000 r  vc_reg[0]/C
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vc_reg[0]/Q
                         net (fo=12, routed)          0.179     0.320    vc_reg[0]
    SLICE_X44Y39         LUT6 (Prop_lut6_I1_O)        0.045     0.365 r  vc[5]_i_1/O
                         net (fo=1, routed)           0.000     0.365    p_0_in__0[5]
    SLICE_X44Y39         FDRE                                         r  vc_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hc_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hc_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.183ns (48.860%)  route 0.192ns (51.140%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE                         0.000     0.000 r  hc_reg[1]/C
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  hc_reg[1]/Q
                         net (fo=8, routed)           0.192     0.333    hc_reg[1]
    SLICE_X49Y38         LUT3 (Prop_lut3_I2_O)        0.042     0.375 r  hc[2]_i_1/O
                         net (fo=1, routed)           0.000     0.375    p_0_in[2]
    SLICE_X49Y38         FDRE                                         r  hc_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vc_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.186ns (49.626%)  route 0.189ns (50.374%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDRE                         0.000     0.000 r  vc_reg[5]/C
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vc_reg[5]/Q
                         net (fo=12, routed)          0.189     0.330    vc_reg[5]
    SLICE_X44Y38         LUT6 (Prop_lut6_I2_O)        0.045     0.375 r  vc[7]_i_1/O
                         net (fo=1, routed)           0.000     0.375    p_0_in__0[7]
    SLICE_X44Y38         FDRE                                         r  vc_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hc_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hc_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE                         0.000     0.000 r  hc_reg[1]/C
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  hc_reg[1]/Q
                         net (fo=8, routed)           0.192     0.333    hc_reg[1]
    SLICE_X49Y38         LUT2 (Prop_lut2_I0_O)        0.045     0.378 r  hc[1]_i_1/O
                         net (fo=1, routed)           0.000     0.378    p_0_in[1]
    SLICE_X49Y38         FDRE                                         r  hc_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vc_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.184ns (48.444%)  route 0.196ns (51.556%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDRE                         0.000     0.000 r  vc_reg[0]/C
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vc_reg[0]/Q
                         net (fo=12, routed)          0.196     0.337    vc_reg[0]
    SLICE_X44Y39         LUT4 (Prop_lut4_I1_O)        0.043     0.380 r  vc[3]_i_1/O
                         net (fo=1, routed)           0.000     0.380    p_0_in__0[3]
    SLICE_X44Y39         FDRE                                         r  vc_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hc_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hc_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.186ns (48.899%)  route 0.194ns (51.101%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE                         0.000     0.000 r  hc_reg[1]/C
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  hc_reg[1]/Q
                         net (fo=8, routed)           0.194     0.335    hc_reg[1]
    SLICE_X48Y37         LUT4 (Prop_lut4_I1_O)        0.045     0.380 r  hc[3]_i_1/O
                         net (fo=1, routed)           0.000     0.380    p_0_in[3]
    SLICE_X48Y37         FDRE                                         r  hc_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hc_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hc_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.186ns (48.770%)  route 0.195ns (51.230%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE                         0.000     0.000 r  hc_reg[1]/C
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  hc_reg[1]/Q
                         net (fo=8, routed)           0.195     0.336    hc_reg[1]
    SLICE_X48Y37         LUT6 (Prop_lut6_I2_O)        0.045     0.381 r  hc[5]_i_1/O
                         net (fo=1, routed)           0.000     0.381    p_0_in[5]
    SLICE_X48Y37         FDRE                                         r  hc_reg[5]/D
  -------------------------------------------------------------------    -------------------





