
---------- Begin Simulation Statistics ----------
final_tick                               2541824014500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 201704                       # Simulator instruction rate (inst/s)
host_mem_usage                                 744064                       # Number of bytes of host memory used
host_op_rate                                   201703                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    20.80                       # Real time elapsed on the host
host_tick_rate                              567961403                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4195621                       # Number of instructions simulated
sim_ops                                       4195621                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011814                       # Number of seconds simulated
sim_ticks                                 11814169500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.662982                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  377157                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               844451                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2428                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             74504                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            802407                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53217                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          277550                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           224333                       # Number of indirect misses.
system.cpu.branchPred.lookups                  974047                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   63802                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26700                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4195621                       # Number of instructions committed
system.cpu.committedOps                       4195621                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.628422                       # CPI: cycles per instruction
system.cpu.discardedOps                        188540                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   606887                       # DTB accesses
system.cpu.dtb.data_acv                           132                       # DTB access violations
system.cpu.dtb.data_hits                      1451387                       # DTB hits
system.cpu.dtb.data_misses                       7712                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405403                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       848718                       # DTB read hits
system.cpu.dtb.read_misses                       6921                       # DTB read misses
system.cpu.dtb.write_accesses                  201484                       # DTB write accesses
system.cpu.dtb.write_acv                           89                       # DTB write access violations
system.cpu.dtb.write_hits                      602669                       # DTB write hits
system.cpu.dtb.write_misses                       791                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18034                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3372295                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1026149                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           658311                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16727191                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177670                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  953059                       # ITB accesses
system.cpu.itb.fetch_acv                          849                       # ITB acv
system.cpu.itb.fetch_hits                      946073                       # ITB hits
system.cpu.itb.fetch_misses                      6986                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.45%      9.45% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.86% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4212     69.33%     79.19% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.98% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.05% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.10% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.75%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6075                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14418                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2431     47.43%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2677     52.23%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5125                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2418     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2418     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4853                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10906110000     92.28%     92.28% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9276500      0.08%     92.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17137500      0.15%     92.51% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               885741000      7.49%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11818265000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994652                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903250                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946927                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743053                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7985855000     67.57%     67.57% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3832410000     32.43%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23614727                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85416      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541215     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839261     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592582     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104819      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4195621                       # Class of committed instruction
system.cpu.quiesceCycles                        13612                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6887536                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          440                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155567                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312738                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541824014500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541824014500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22904459                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22904459                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22904459                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22904459                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117458.764103                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117458.764103                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117458.764103                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117458.764103                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13141493                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13141493                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13141493                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13141493                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67392.271795                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67392.271795                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67392.271795                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67392.271795                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22554962                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22554962                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117473.760417                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117473.760417                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12941996                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12941996                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67406.229167                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67406.229167                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541824014500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.263199                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539413438000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.263199                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.203950                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.203950                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541824014500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128077                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34842                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86527                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34176                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               17                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29014                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29014                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87117                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40853                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260697                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260697                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208582                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208998                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470069                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11109120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11109120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6689856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6690289                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17810673                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               67                       # Total snoops (count)
system.membus.snoopTraffic                       4288                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157400                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002808                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052918                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156958     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     442      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157400                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820365537                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375806000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541824014500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          461865250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541824014500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541824014500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541824014500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541824014500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541824014500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541824014500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541824014500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541824014500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541824014500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541824014500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541824014500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541824014500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541824014500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541824014500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541824014500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541824014500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541824014500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541824014500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541824014500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541824014500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541824014500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541824014500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541824014500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541824014500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541824014500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541824014500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541824014500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541824014500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5571392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4471232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10042624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5571392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5571392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2229888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2229888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87053                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69863                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156916                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34842                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34842                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471585582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         378463505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             850049087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471585582                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471585582                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188746911                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188746911                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188746911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471585582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        378463505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1038795998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119001.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77179.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69349.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000130085750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7324                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7324                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406475                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111731                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156916                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121147                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156916                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121147                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10388                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2146                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5720                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2009726250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  732640000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4757126250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13715.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32465.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103852                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80191                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.39                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156916                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121147                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134047                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81448                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.606620                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.177493                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.473604                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34547     42.42%     42.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24198     29.71%     72.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9958     12.23%     84.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4660      5.72%     90.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2309      2.83%     92.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1405      1.73%     94.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          972      1.19%     95.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          592      0.73%     96.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2807      3.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81448                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7324                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.005052                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.381371                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.830020                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1305     17.82%     17.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5534     75.56%     93.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           292      3.99%     97.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            97      1.32%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            39      0.53%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            13      0.18%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           15      0.20%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            7      0.10%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           13      0.18%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            6      0.08%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7324                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7324                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.244265                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.228369                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.752438                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6538     89.27%     89.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               86      1.17%     90.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              474      6.47%     96.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              159      2.17%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               60      0.82%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7324                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9377792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  664832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7614272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10042624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7753408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       793.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       644.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    850.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    656.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11814164500                       # Total gap between requests
system.mem_ctrls.avgGap                      42487.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4939456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4438336                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7614272                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418095914.401769816875                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 375679052.175440669060                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 644503365.217504262924                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87053                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69863                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121147                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2516127750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2240998500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290236589000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28903.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32077.04                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2395738.97                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            314010060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166885125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           559419000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308757780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5163557040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        188382720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7633420605                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.124182                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    437356250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10982393250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            267600060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142210035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           486790920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          312281280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5100318390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        241636320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7483245885                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.412775                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    576083250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10843666250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541824014500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              995459                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11806969500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541824014500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1625590                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1625590                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1625590                       # number of overall hits
system.cpu.icache.overall_hits::total         1625590                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87118                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87118                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87118                       # number of overall misses
system.cpu.icache.overall_misses::total         87118                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5366305500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5366305500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5366305500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5366305500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1712708                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1712708                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1712708                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1712708                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050866                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050866                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050866                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050866                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61598.125531                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61598.125531                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61598.125531                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61598.125531                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86527                       # number of writebacks
system.cpu.icache.writebacks::total             86527                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87118                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87118                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87118                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87118                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5279188500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5279188500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5279188500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5279188500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050866                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050866                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050866                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050866                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60598.137010                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60598.137010                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60598.137010                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60598.137010                       # average overall mshr miss latency
system.cpu.icache.replacements                  86527                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1625590                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1625590                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87118                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87118                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5366305500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5366305500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1712708                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1712708                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050866                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050866                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61598.125531                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61598.125531                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87118                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87118                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5279188500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5279188500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050866                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050866                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60598.137010                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60598.137010                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541824014500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.802813                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1648768                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86605                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.037792                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.802813                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995709                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995709                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          386                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3512533                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3512533                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541824014500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1312232                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1312232                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1312232                       # number of overall hits
system.cpu.dcache.overall_hits::total         1312232                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105676                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105676                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105676                       # number of overall misses
system.cpu.dcache.overall_misses::total        105676                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6771515500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6771515500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6771515500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6771515500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1417908                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1417908                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1417908                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1417908                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074530                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074530                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074530                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074530                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64078.083008                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64078.083008                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64078.083008                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64078.083008                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34666                       # number of writebacks
system.cpu.dcache.writebacks::total             34666                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36695                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36695                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36695                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36695                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68981                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68981                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68981                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68981                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4387856000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4387856000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4387856000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4387856000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048650                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048650                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048650                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048650                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63609.631638                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63609.631638                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63609.631638                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63609.631638                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104362.318841                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104362.318841                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68839                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       781380                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          781380                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49174                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49174                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3285540500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3285540500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       830554                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       830554                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059206                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059206                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66814.586977                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66814.586977                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9222                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9222                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39952                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39952                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2661814000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2661814000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048103                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048103                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66625.300360                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66625.300360                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530852                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530852                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56502                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56502                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3485975000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3485975000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587354                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587354                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096198                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096198                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61696.488620                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61696.488620                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27473                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27473                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29029                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29029                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1726042000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1726042000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049423                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049423                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59459.230425                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59459.230425                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10282                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10282                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64286500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64286500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080486                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080486                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71429.444444                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71429.444444                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63386500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63386500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080486                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080486                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70429.444444                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70429.444444                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541824014500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.440131                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1373795                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68839                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.956638                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.440131                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978945                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978945                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          743                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2950275                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2950275                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2548396099500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 935881                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747136                       # Number of bytes of host memory used
host_op_rate                                   935864                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     6.64                       # Real time elapsed on the host
host_tick_rate                              650620577                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6211427                       # Number of instructions simulated
sim_ops                                       6211427                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004318                       # Number of seconds simulated
sim_ticks                                  4318251000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             33.984889                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   99225                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               291968                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                855                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             23951                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            268696                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              19568                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          131572                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           112004                       # Number of indirect misses.
system.cpu.branchPred.lookups                  335990                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   27064                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        10902                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1274486                       # Number of instructions committed
system.cpu.committedOps                       1274486                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.716427                       # CPI: cycles per instruction
system.cpu.discardedOps                         62127                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                    56997                       # DTB accesses
system.cpu.dtb.data_acv                            31                       # DTB access violations
system.cpu.dtb.data_hits                       414302                       # DTB hits
system.cpu.dtb.data_misses                       1540                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                    36552                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                       248488                       # DTB read hits
system.cpu.dtb.read_misses                       1284                       # DTB read misses
system.cpu.dtb.write_accesses                   20445                       # DTB write accesses
system.cpu.dtb.write_acv                           18                       # DTB write access violations
system.cpu.dtb.write_hits                      165814                       # DTB write hits
system.cpu.dtb.write_misses                       256                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                 679                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1022625                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            291625                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           180514                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6452415                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.148889                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  160593                       # ITB accesses
system.cpu.itb.fetch_acv                           89                       # ITB acv
system.cpu.itb.fetch_hits                      158867                       # ITB hits
system.cpu.itb.fetch_misses                      1726                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   161      4.30%      4.30% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.21%      4.51% # number of callpals executed
system.cpu.kern.callpal::swpipl                  2984     79.64%     84.15% # number of callpals executed
system.cpu.kern.callpal::rdps                     104      2.78%     86.92% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     86.95% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     86.98% # number of callpals executed
system.cpu.kern.callpal::rti                      231      6.16%     93.14% # number of callpals executed
system.cpu.kern.callpal::callsys                   45      1.20%     94.34% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.11%     94.45% # number of callpals executed
system.cpu.kern.callpal::rdunique                 207      5.52%     99.97% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.03%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3747                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5447                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       51                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1322     40.78%     40.78% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      23      0.71%     41.49% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       4      0.12%     41.61% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1893     58.39%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3242                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1321     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       23      0.86%     50.36% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        4      0.15%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1321     49.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  2669                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               2862319000     66.24%     66.24% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                39876000      0.92%     67.17% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 5853000      0.14%     67.30% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1412855000     32.70%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           4320903000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999244                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.697834                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.823257                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 205                      
system.cpu.kern.mode_good::user                   205                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               392                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 205                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.522959                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.686767                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         3804715500     88.05%     88.05% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            516187500     11.95%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      161                       # number of times the context was actually changed
system.cpu.numCycles                          8559992                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        51                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               21435      1.68%      1.68% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  802190     62.94%     64.62% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2330      0.18%     64.81% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.81% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   497      0.04%     64.85% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    11      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    2      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::MemRead                 250651     19.67%     84.51% # Class of committed instruction
system.cpu.op_class_0::MemWrite                165248     12.97%     97.48% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               791      0.06%     97.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              798      0.06%     97.60% # Class of committed instruction
system.cpu.op_class_0::IprAccess                30524      2.40%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1274486                       # Class of committed instruction
system.cpu.quiesceCycles                        76510                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2107577                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1191936                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 143                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        148                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          118                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        74792                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        149535                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   6572085000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6572085000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        18665                       # number of demand (read+write) misses
system.iocache.demand_misses::total             18665                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        18665                       # number of overall misses
system.iocache.overall_misses::total            18665                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2206795442                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2206795442                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2206795442                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2206795442                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        18665                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           18665                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        18665                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          18665                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118231.740798                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118231.740798                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118231.740798                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118231.740798                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           405                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    4                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs   101.250000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          18624                       # number of writebacks
system.iocache.writebacks::total                18624                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        18665                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        18665                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        18665                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        18665                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1272503568                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1272503568                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1272503568                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1272503568                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68175.921136                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68175.921136                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68175.921136                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68175.921136                       # average overall mshr miss latency
system.iocache.replacements                     18665                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           41                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               41                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4732483                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4732483                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115426.414634                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115426.414634                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2682483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2682483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65426.414634                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65426.414634                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2202062959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2202062959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118237.916613                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118237.916613                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1269821085                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1269821085                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68181.974066                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68181.974066                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6572085000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  18665                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                18665                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               167985                       # Number of tag accesses
system.iocache.tags.data_accesses              167985                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6572085000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 469                       # Transaction distribution
system.membus.trans_dist::ReadResp              50160                       # Transaction distribution
system.membus.trans_dist::WriteReq                420                       # Transaction distribution
system.membus.trans_dist::WriteResp               420                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27308                       # Transaction distribution
system.membus.trans_dist::WritebackClean        41360                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6072                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                6                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6426                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6426                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          41361                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8330                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         18624                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       124082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       124082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         1778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        44149                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        45927                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 207339                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      5294144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      5294144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         1479                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1497408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1498887                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7984967                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               43                       # Total snoops (count)
system.membus.snoopTraffic                       2752                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             75636                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001507                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038794                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   75522     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     114      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               75636                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1497500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           430798140                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization              10.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             221983                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           80877750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6572085000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          219747000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   6572085000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   6572085000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   6572085000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   6572085000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   6572085000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   6572085000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   6572085000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   6572085000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   6572085000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   6572085000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   6572085000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   6572085000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   6572085000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   6572085000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   6572085000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   6572085000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   6572085000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   6572085000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   6572085000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   6572085000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   6572085000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   6572085000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   6572085000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   6572085000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   6572085000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   6572085000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   6572085000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6572085000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        2647104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         941632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3588736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      2647104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2647104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1747712                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1747712                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           41361                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           14713                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               56074                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        27308                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              27308                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         613003737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         218058654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             831062391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    613003737                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        613003737                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      404726821                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            404726821                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      404726821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        613003737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        218058654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1235789212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     67790.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     38555.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     14663.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000092398250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4162                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4162                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              152954                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              64077                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       56074                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      68628                       # Number of write requests accepted
system.mem_ctrls.readBursts                     56074                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    68628                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2856                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   838                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3313                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.39                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    838874750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  266090000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1836712250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15762.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34512.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        48                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    37912                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   48046                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.87                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 56074                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                68628                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   48227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    180                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        35055                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    220.941036                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   146.122511                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   241.331007                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14177     40.44%     40.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10610     30.27%     70.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4427     12.63%     83.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1948      5.56%     88.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1054      3.01%     91.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          569      1.62%     93.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          349      1.00%     94.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          251      0.72%     95.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1670      4.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        35055                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4162                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      12.787122                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      7.750385                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.398988                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1179     28.33%     28.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              26      0.62%     28.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            100      2.40%     31.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           446     10.72%     42.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          1980     47.57%     89.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           268      6.44%     96.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            78      1.87%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            32      0.77%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            19      0.46%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            12      0.29%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             5      0.12%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             4      0.10%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             7      0.17%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             1      0.02%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             2      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-99             1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4162                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4162                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.288083                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.268637                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.850462                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3546     85.20%     85.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              264      6.34%     91.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              227      5.45%     97.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               87      2.09%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               16      0.38%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                8      0.19%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.14%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.10%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4162                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3405952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  182784                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4338624                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3588736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4392192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       788.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1004.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    831.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1017.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4318251000                       # Total gap between requests
system.mem_ctrls.avgGap                      34628.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      2467520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       938432                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4338624                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 571416529.516232371330                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 217317613.079925149679                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1004717882.309296011925                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        41361                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        14713                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        68628                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   1313705000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    523007250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 109810922750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31761.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35547.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1600089.22                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            143899560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             76465455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           215785080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          186056460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     341125200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1873294170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         82860480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2919486405                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        676.080757                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    199207000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    144300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3980376500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            106743000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             56720070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           164762640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          168230160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     341125200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1861154880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         93132960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2791868910                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        646.527705                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    226052000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    144300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3953661250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6572085000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  510                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 510                       # Transaction distribution
system.iobus.trans_dist::WriteReq               19044                       # Transaction distribution
system.iobus.trans_dist::WriteResp              19044                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1778                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   39108                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          488                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1479                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1193743                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               111500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            18706000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1358000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            97220442                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               2.3                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              794000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              527000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 102                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    285657.137142                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           51    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6531285000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     40800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6572085000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       459627                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           459627                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       459627                       # number of overall hits
system.cpu.icache.overall_hits::total          459627                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        41361                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          41361                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        41361                       # number of overall misses
system.cpu.icache.overall_misses::total         41361                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2697596000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2697596000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2697596000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2697596000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       500988                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       500988                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       500988                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       500988                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.082559                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.082559                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.082559                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.082559                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65220.763521                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65220.763521                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65220.763521                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65220.763521                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        41360                       # number of writebacks
system.cpu.icache.writebacks::total             41360                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        41361                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        41361                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        41361                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        41361                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2656235000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2656235000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2656235000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2656235000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.082559                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.082559                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.082559                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.082559                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64220.763521                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64220.763521                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64220.763521                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64220.763521                       # average overall mshr miss latency
system.cpu.icache.replacements                  41360                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       459627                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          459627                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        41361                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         41361                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2697596000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2697596000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       500988                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       500988                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.082559                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.082559                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65220.763521                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65220.763521                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        41361                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        41361                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2656235000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2656235000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.082559                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.082559                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64220.763521                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64220.763521                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6572085000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.997270                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              521331                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             41360                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.604715                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.997270                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          269                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1043337                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1043337                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6572085000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       379075                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           379075                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       379075                       # number of overall hits
system.cpu.dcache.overall_hits::total          379075                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        21677                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          21677                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        21677                       # number of overall misses
system.cpu.dcache.overall_misses::total         21677                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1436438000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1436438000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1436438000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1436438000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       400752                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       400752                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       400752                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       400752                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.054091                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.054091                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.054091                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.054091                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66265.534899                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66265.534899                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66265.534899                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66265.534899                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         8684                       # number of writebacks
system.cpu.dcache.writebacks::total              8684                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         7257                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7257                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         7257                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7257                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14420                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14420                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14420                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14420                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          889                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          889                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    969078000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    969078000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    969078000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    969078000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     91285000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     91285000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.035982                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.035982                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.035982                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.035982                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67203.744799                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67203.744799                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67203.744799                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67203.744799                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 102682.789651                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 102682.789651                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  14715                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       232044                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          232044                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9396                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9396                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    680635000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    680635000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       241440                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       241440                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038917                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038917                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72438.803746                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72438.803746                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1408                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1408                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         7988                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         7988                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    583762000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    583762000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     91285000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     91285000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.033085                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.033085                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73079.869805                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73079.869805                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 194637.526652                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 194637.526652                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       147031                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         147031                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        12281                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12281                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    755803000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    755803000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       159312                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       159312                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.077088                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.077088                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61542.463969                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61542.463969                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5849                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5849                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         6432                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         6432                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          420                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          420                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    385316000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    385316000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.040374                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040374                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59906.094527                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59906.094527                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         5013                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5013                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          301                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          301                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     23160000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     23160000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         5314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         5314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.056643                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.056643                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76943.521595                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76943.521595                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          301                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          301                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     22859000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     22859000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.056643                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.056643                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75943.521595                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75943.521595                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         5194                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5194                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         5194                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5194                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6572085000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              362807                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14715                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.655590                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          286                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          624                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           87                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            837235                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           837235                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2844493435000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 255329                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747136                       # Number of bytes of host memory used
host_op_rate                                   255329                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1766.79                       # Real time elapsed on the host
host_tick_rate                              167590636                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   451112287                       # Number of instructions simulated
sim_ops                                     451112287                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.296097                       # Number of seconds simulated
sim_ticks                                296097335500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             18.817524                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                26082849                       # Number of BTB hits
system.cpu.branchPred.BTBLookups            138609358                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2017                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1755415                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted         139612568                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           10096707                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        80803940                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         70707233                       # Number of indirect misses.
system.cpu.branchPred.lookups               150959181                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 5042298                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       227627                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   444900860                       # Number of instructions committed
system.cpu.committedOps                     444900860                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.330523                       # CPI: cycles per instruction
system.cpu.discardedOps                      19937033                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                155503770                       # DTB accesses
system.cpu.dtb.data_acv                             7                       # DTB access violations
system.cpu.dtb.data_hits                    158067657                       # DTB hits
system.cpu.dtb.data_misses                       2004                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                103110253                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                    104527456                       # DTB read hits
system.cpu.dtb.read_misses                        742                       # DTB read misses
system.cpu.dtb.write_accesses                52393517                       # DTB write accesses
system.cpu.dtb.write_acv                            7                       # DTB write access violations
system.cpu.dtb.write_hits                    53540201                       # DTB write hits
system.cpu.dtb.write_misses                      1262                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                1576                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          255746553                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         115608170                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         58641266                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        68920310                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.751584                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               131528214                       # ITB accesses
system.cpu.itb.fetch_acv                          113                       # ITB acv
system.cpu.itb.fetch_hits                   131527953                       # ITB hits
system.cpu.itb.fetch_misses                       261                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    22      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                 12941      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::rdps                     865      0.02%      0.28% # number of callpals executed
system.cpu.kern.callpal::rti                     1960      0.04%      0.32% # number of callpals executed
system.cpu.kern.callpal::callsys                 1006      0.02%      0.34% # number of callpals executed
system.cpu.kern.callpal::rdunique             4940438     99.66%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                4957233                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    4959285                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      162                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     5431     35.59%     35.59% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      54      0.35%     35.95% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     303      1.99%     37.93% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    9470     62.07%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                15258                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      5430     48.41%     48.41% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       54      0.48%     48.89% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      303      2.70%     51.59% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     5430     48.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 11217                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             288937060500     97.59%     97.59% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               103536000      0.03%     97.63% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               316251000      0.11%     97.74% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              6702631500      2.26%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         296059479000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999816                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.573390                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.735155                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1893                      
system.cpu.kern.mode_good::user                  1893                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1982                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1893                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.955096                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.977032                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        27961788500      9.44%      9.44% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         268097627500     90.56%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       22                       # number of times the context was actually changed
system.cpu.numCycles                        591950789                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       162                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            20420300      4.59%      4.59% # Class of committed instruction
system.cpu.op_class_0::IntAlu               247923276     55.73%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                  12422      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  1230      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     3      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     1      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::MemRead              117962732     26.51%     86.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              53540959     12.03%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               465      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              451      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::IprAccess              5039021      1.13%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                444900860                       # Class of committed instruction
system.cpu.quiesceCycles                       243882                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       523030479                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4395008                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 535                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        538                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          138                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       639750                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1279312                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 296097335500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 296097335500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        68821                       # number of demand (read+write) misses
system.iocache.demand_misses::total             68821                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        68821                       # number of overall misses
system.iocache.overall_misses::total            68821                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   8110098750                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   8110098750                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   8110098750                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   8110098750                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        68821                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           68821                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        68821                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          68821                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117843.372662                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117843.372662                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117843.372662                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117843.372662                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           551                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   11                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    50.090909                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          68672                       # number of writebacks
system.iocache.writebacks::total                68672                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        68821                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        68821                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        68821                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        68821                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   4665171220                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   4665171220                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   4665171220                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   4665171220                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67787.030412                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67787.030412                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67787.030412                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67787.030412                       # average overall mshr miss latency
system.iocache.replacements                     68821                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          149                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              149                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     18527946                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     18527946                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          149                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            149                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 124348.630872                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 124348.630872                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          149                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          149                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     11077946                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     11077946                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 74348.630872                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 74348.630872                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        68672                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        68672                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   8091570804                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   8091570804                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        68672                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        68672                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117829.257980                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117829.257980                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        68672                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        68672                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   4654093274                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   4654093274                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67772.793482                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67772.793482                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 296097335500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  68837                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                68837                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               619389                       # Number of tag accesses
system.iocache.tags.data_accesses              619389                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 296097335500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 559                       # Transaction distribution
system.membus.trans_dist::ReadResp             466838                       # Transaction distribution
system.membus.trans_dist::WriteReq               1240                       # Transaction distribution
system.membus.trans_dist::WriteResp              1240                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       309427                       # Transaction distribution
system.membus.trans_dist::WritebackClean       212493                       # Transaction distribution
system.membus.trans_dist::CleanEvict           117642                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               18                       # Transaction distribution
system.membus.trans_dist::ReadExReq            104611                       # Transaction distribution
system.membus.trans_dist::ReadExResp           104611                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         212493                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        253786                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         68672                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       137654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       137654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       637479                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       637479                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1074762                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1078360                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1853493                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4395776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4395776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     27199104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     27199104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5482                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     38336192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     38341674                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                69936554                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              137                       # Total snoops (count)
system.membus.snoopTraffic                       8768                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            641379                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000215                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.014667                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  641241     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     138      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              641379                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3618000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3438196024                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy             802696                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1929714500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.7                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 296097335500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1133306500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 296097335500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 296097335500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 296097335500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 296097335500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 296097335500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 296097335500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 296097335500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 296097335500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 296097335500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 296097335500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 296097335500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 296097335500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 296097335500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 296097335500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 296097335500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 296097335500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 296097335500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 296097335500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 296097335500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 296097335500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 296097335500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 296097335500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 296097335500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 296097335500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 296097335500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 296097335500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 296097335500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 296097335500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       13599552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       22927872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           36528192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     13599552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      13599552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19803328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19803328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          212493                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          358248                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide           12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              570753                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       309427                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             309427                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          45929329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          77433564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             123365487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     45929329                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         45929329                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       66881142                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             66881142                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       66881142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         45929329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         77433564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            190246629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    520799.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    200980.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    348454.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples        12.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000630330750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        31410                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        31410                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1589226                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             491296                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      570753                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     521920                       # Number of write requests accepted
system.mem_ctrls.readBursts                    570753                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   521920                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  21307                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1121                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             30981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             27468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             30873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             39787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             24056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             34376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             17849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             31887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             34949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             32957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            39794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            56819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            39201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            45555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            31104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             28812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             26266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             30927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             45570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             21314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             34383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             17586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             33467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             36336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             33417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            36143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            46498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            34698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            41063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            27984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            26331                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8508713250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2747230000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             18810825750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15485.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34235.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       170                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   325402                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  359720                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                570753                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               521920                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  498142                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   49642                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  27377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  28124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  28030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  28131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  28572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  28794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  29443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  30555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  31751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  31178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  31369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  31416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  31541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  31925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  32322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    582                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       385125                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    177.856104                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   120.108201                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   211.587952                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       195581     50.78%     50.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       112110     29.11%     79.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        34801      9.04%     88.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14232      3.70%     92.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7110      1.85%     94.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3755      0.98%     95.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2439      0.63%     96.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1820      0.47%     96.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13277      3.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       385125                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        31410                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.492486                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.536338                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            3984     12.68%     12.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              73      0.23%     12.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            281      0.89%     13.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15          3112      9.91%     23.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19         14698     46.79%     70.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23          4032     12.84%     83.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27          2133      6.79%     90.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31          1366      4.35%     94.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35           868      2.76%     97.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39           438      1.39%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43           197      0.63%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47           113      0.36%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51            61      0.19%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55            25      0.08%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             8      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63            11      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         31410                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        31410                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.580548                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.495876                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.735537                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         30858     98.24%     98.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           423      1.35%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            47      0.15%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            12      0.04%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            18      0.06%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             4      0.01%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             2      0.01%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             3      0.01%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             8      0.03%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             1      0.00%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             1      0.00%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             5      0.02%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             5      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             1      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             3      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             2      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             5      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-139            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::156-159            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::172-175            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         31410                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               35164544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1363648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                33330880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                36528192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33402880                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       118.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       112.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    123.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    112.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  296094520000                       # Total gap between requests
system.mem_ctrls.avgGap                     270981.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     12862720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     22301056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          768                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     33330880                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 43440850.213256984949                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 75316638.572048217058                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2593.741678570424                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 112567308.124256998301                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       212493                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       358248                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide           12                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       521920                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   6983592500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  11826063000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      1170250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 7001159565750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32865.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33010.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide     97520.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13414238.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1663919880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            884401980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2228886660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1474493400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     23373529920.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      92219210160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      36043094400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       157887536400                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        533.228494                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  92843861750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   9887280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 193366193750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1085829780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            577147395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1694157780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1244056500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     23373529920.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      57282939450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      65463111840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       150720772665                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        509.024414                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 169604352500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   9887280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 116605703000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 296097335500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  708                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 708                       # Transaction distribution
system.iobus.trans_dist::WriteReq               69912                       # Transaction distribution
system.iobus.trans_dist::WriteResp              69912                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          930                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2592                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3598                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       137642                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       137642                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  141240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3720                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1458                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5482                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4396200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4396200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4401682                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1048500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                66500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            68970000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2358000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           358658750                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             2503000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 324                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           162                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283719.746246                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          162    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             162                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    295967735500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    129600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 296097335500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    134324002                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        134324002                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    134324002                       # number of overall hits
system.cpu.icache.overall_hits::total       134324002                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       212492                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         212492                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       212492                       # number of overall misses
system.cpu.icache.overall_misses::total        212492                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  14100044000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  14100044000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  14100044000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  14100044000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    134536494                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    134536494                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    134536494                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    134536494                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001579                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001579                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001579                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001579                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66355.646330                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66355.646330                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66355.646330                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66355.646330                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       212493                       # number of writebacks
system.cpu.icache.writebacks::total            212493                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       212492                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       212492                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       212492                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       212492                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  13887551000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  13887551000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  13887551000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  13887551000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001579                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001579                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001579                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001579                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65355.641624                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65355.641624                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65355.641624                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65355.641624                       # average overall mshr miss latency
system.cpu.icache.replacements                 212493                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    134324002                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       134324002                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       212492                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        212492                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  14100044000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  14100044000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    134536494                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    134536494                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001579                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001579                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66355.646330                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66355.646330                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       212492                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       212492                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  13887551000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  13887551000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001579                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001579                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65355.641624                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65355.641624                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 296097335500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           134544749                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            213005                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            631.650661                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          126                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          357                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         269285481                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        269285481                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 296097335500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    142447342                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        142447342                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    142447342                       # number of overall hits
system.cpu.dcache.overall_hits::total       142447342                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       443581                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         443581                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       443581                       # number of overall misses
system.cpu.dcache.overall_misses::total        443581                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  28626567500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  28626567500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  28626567500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  28626567500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    142890923                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    142890923                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    142890923                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    142890923                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003104                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003104                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003104                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003104                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64535.152543                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64535.152543                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64535.152543                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64535.152543                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       240755                       # number of writebacks
system.cpu.dcache.writebacks::total            240755                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        87798                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        87798                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        87798                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        87798                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       355783                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       355783                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       355783                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       355783                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1799                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1799                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22897912000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22897912000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  22897912000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22897912000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     87590500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     87590500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002490                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002490                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002490                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002490                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64359.207719                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64359.207719                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64359.207719                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64359.207719                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 48688.438021                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 48688.438021                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 358248                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     99006057                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        99006057                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       251616                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        251616                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  17074667500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  17074667500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     99257673                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     99257673                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002535                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002535                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67860.022813                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67860.022813                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          462                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          462                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       251154                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       251154                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          559                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          559                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  16791655000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  16791655000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     87590500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     87590500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002530                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002530                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66858.003456                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66858.003456                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 156691.413238                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 156691.413238                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     43441285                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       43441285                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       191965                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       191965                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  11551900000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11551900000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     43633250                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     43633250                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004400                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004400                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60177.115620                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60177.115620                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        87336                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        87336                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       104629                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       104629                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1240                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1240                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6106257000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6106257000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002398                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002398                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58361.037571                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58361.037571                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      9898855                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      9898855                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         2488                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2488                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    199332000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    199332000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      9901343                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      9901343                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000251                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000251                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 80117.363344                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 80117.363344                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         2483                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         2483                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    196555000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    196555000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000251                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000251                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 79160.289972                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 79160.289972                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      9901322                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      9901322                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      9901322                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      9901322                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 296097335500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           162675992                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            359272                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            452.793404                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          212                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          308                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          484                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         325745424                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        325745424                       # Number of data accesses

---------- End Simulation Statistics   ----------
