// Seed: 4111404130
module module_0 ();
  wire id_2;
  assign module_2.id_7 = 0;
  wire id_3;
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1,
    input tri0 id_2
);
  assign id_4[1] = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply1 id_0,
    input wand id_1
    , id_9,
    input tri1 id_2,
    input tri1 id_3,
    output wor id_4,
    input supply1 id_5,
    input supply0 id_6,
    input tri0 id_7
);
  wire id_10, id_11;
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = id_1;
  module_0 modCall_1 ();
endmodule
