/*********************************************************************
 *                
 * Copyright (C) 2002-2008, 2010, Karlsruhe University
 *                
 * File path:     platform/generic/intctrl-apic.cc
 * Description:   Implementation of APIC+IOAPIC intctrl (with ACPI)
 *                
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 * 
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 *                
 * $Id: intctrl-apic.cc,v 1.15 2007/03/20 14:20:48 stoess Exp $
 *                
 ********************************************************************/

#include <linear_ptab.h>
#include INC_API(tcb.h)
#include INC_API(cpu.h)

#include INC_GLUE(config.h)

#include INC_PLAT(acpi.h)

#include INC_ARCH(ioport.h)
#include INC_ARCH(trapgate.h)
#include INC_GLUE(idt.h)
#include INC_GLUE(space.h)
#include INC_GLUE(intctrl.h)
#include INC_GLUE(hwirq.h)

intctrl_t intctrl;
EXC_INTERRUPT(spurious_interrupt)
{
    enter_kdebug("spurious interrupt - what now?");
}

HW_IRQ( 0); HW_IRQ( 1); HW_IRQ( 2); HW_IRQ( 3);
HW_IRQ( 4); HW_IRQ( 5); HW_IRQ( 6); HW_IRQ( 7);
HW_IRQ( 8); HW_IRQ( 9); HW_IRQ(10); HW_IRQ(11);
HW_IRQ(12); HW_IRQ(13); HW_IRQ(14); HW_IRQ(15);
HW_IRQ(16); HW_IRQ(17); HW_IRQ(18); HW_IRQ(19);
HW_IRQ(20); HW_IRQ(21); HW_IRQ(22); HW_IRQ(23);
HW_IRQ(24); HW_IRQ(25); HW_IRQ(26); HW_IRQ(27);
HW_IRQ(28); HW_IRQ(29); HW_IRQ(30); HW_IRQ(31); 
HW_IRQ(32); HW_IRQ(33); HW_IRQ(34); HW_IRQ(35);
HW_IRQ(36); HW_IRQ(37); HW_IRQ(38); HW_IRQ(39);
HW_IRQ(40); HW_IRQ(41); HW_IRQ(42); HW_IRQ(43);
HW_IRQ(44); HW_IRQ(45); HW_IRQ(46); HW_IRQ(47);
HW_IRQ(48); HW_IRQ(49); 

/* have this asm _after_ the entry points to get forward jumps */
HW_IRQ_COMMON();


EXC_INTERRUPT(spurious_interrupt_lapic)
{
    intctrl_t::local_apic.EOI();
    printf("LAPIC: spurious interrupt\n");
}

EXC_INTERRUPT(spurious_interrupt_ioapic)
{
    intctrl_t::local_apic.EOI();
    printf("IO-APIC: spurious interrupt\n");
}

EXC_INTERRUPT(lapic_error_interrupt)
{
    printf("APIC: error interrupt, error %x\n", 
	   intctrl_t::local_apic.read_error());
    enter_kdebug("APIC error");

}   


typedef void(*hwirqfunc_t)();
INLINE hwirqfunc_t get_interrupt_entry(word_t irq)
{
    return (hwirqfunc_t)((word_t)hwirq_0 + ((word_t)hwirq_1 - (word_t)hwirq_0) * irq);
}

u8_t intctrl_t::setup_idt_entry(word_t irq, u8_t prio)
{
    idt_lock.lock();
    u8_t vector = IDT_IOAPIC_BASE + irq;
    if (vector < IDT_IOAPIC_MAX) {
	//TRACEF("IRQ %d, vector=%d, prio=%d, entry=%p\n", 
	//     irq, vector, prio, get_interrupt_entry(irq));
	idt.add_gate(vector, idt_t::interrupt, get_interrupt_entry(irq));
    } else
    {
	TRACEF("IRQ %d, vector=%d, prio=%d, entry=%p\n", 
	       irq, vector, prio, get_interrupt_entry(irq));
	UNIMPLEMENTED();
	vector = 0;
    }
    idt_lock.unlock();
    return vector;
}

INLINE void intctrl_t::free_idt_entry(word_t irq, u8_t vector)
{
    /* nothing so far--free ITD entry later */
}



INLINE void intctrl_t::sync_redir_entry(ioapic_redir_table_t * entry, sync_redir_part_e part)
{
    ASSERT(entry && entry->is_valid());
    entry->ioapic->lock.lock();
    if (part == sync_all)
	entry->ioapic->i82093->set_redir_entry(entry->line, entry->entry);
    else if (part == sync_low)
	entry->ioapic->i82093->set_redir_entry_low(entry->line, entry->entry);
    else {
	/* part == sync_high */
	entry->ioapic->i82093->set_redir_entry_high(entry->line, entry->entry);
    }
    entry->ioapic->lock.unlock();
}

void intctrl_t::init_arch()
{
    /* first initialize object */
    for (word_t i = 0; i < NUM_REDIR_ENTRIES; i++)
	redir[i].init();

    max_intsource = 0;
    num_intsources = 0;
    num_ioapics = 0;

    /* mask all IRQs on PIC1 and PIC2 */
    out_u8(0x21, 0xff);
    out_u8(0xa1, 0xff);

    /* setup spurious interrupt vector */
    idt.add_gate(IDT_LAPIC_SPURIOUS_INT, idt_t::interrupt, spurious_interrupt_lapic);
    idt.add_gate(IDT_IOAPIC_SPURIOUS, idt_t::interrupt, spurious_interrupt_ioapic);

    /* now walk the ACPI structure */
    addr_t addr = acpi_remap((addr_t)ACPI20_PC99_RSDP_START);
    acpi_rsdp_t* rsdp = acpi_rsdp_t::locate(addr);
    TRACE_INIT("  Parsing ACPI tables\n", rsdp);

    TRACE_INIT("\tRSDP is at %p\n", rsdp);
    
    if (rsdp == NULL)
    {
	TRACE_INIT("\tAssuming local APIC defaults");
	get_kernel_space()->add_mapping(addr_t(APIC_MAPPINGS_START),
					addr_t(0xFEE00000),
					APIC_PGENTSZ, true, true, true, false);
	
	if (local_apic.version() >= 0x20)
	    panic("no local APIC found--system unusable");

	// reserve in KIP
	get_kip()->memory_info.insert(memdesc_t::reserved, 0, false,
	    addr_t(APIC_MAPPINGS_START), addr_t(APIC_MAPPINGS_START + X86_PAGE_SIZE));
	
	cpu_t::add_cpu(local_apic.id());
	return;
    }
    
    acpi_rsdt_t *rsdt = NULL, *rsdt_phys = rsdp->rsdt();
    acpi_xsdt_t *xsdt = NULL, *xsdt_phys = rsdp->xsdt();

    if ((rsdt_phys == NULL) && (xsdt_phys == NULL))
	return;

    TRACE_INIT("\tRSDT is at %p\n", rsdt_phys);
    TRACE_INIT("\tXSDT is at %p\n", xsdt_phys);

    acpi_fadt_t *fadt = NULL, *_fadt;
    acpi_madt_t *madt = NULL, *_madt; 
   
    if (xsdt_phys != NULL)
    {
	xsdt = (acpi_xsdt_t*)acpi_remap(xsdt_phys);	
	fadt = (acpi_fadt_t*) xsdt->find("FACP", (addr_t) xsdt_phys);
	madt = (acpi_madt_t*) xsdt->find("APIC", (addr_t) xsdt_phys);
    }
    if ((madt == NULL) && (rsdt_phys != NULL))
    {
	rsdt = (acpi_rsdt_t*)acpi_remap(rsdt_phys);
	rsdt->list(rsdt_phys);	
	fadt = (acpi_fadt_t*) rsdt->find("FACP", (addr_t) rsdt_phys);
	madt = (acpi_madt_t*) rsdt->find("APIC", (addr_t) rsdt_phys);
    }

    if (fadt)	
    {
	_fadt = (acpi_fadt_t*)acpi_remap(fadt);
	TRACE_INIT("\tFADT is at %p (remap %p), pmtimer IO port %x\n",
		   fadt, _fadt, _fadt->pmtimer_ioport());
	
	pmtimer_available = true;
	pmtimer_ioport = _fadt->pmtimer_ioport();
    }
    else 
	pmtimer_available = false;

    if (madt == NULL)
	return;

    _madt = (acpi_madt_t*)acpi_remap(madt);
    
    
    TRACE_INIT("\tMADT is at %p (remap %p), local APICs @ %p\n",
	       madt, _madt, _madt->local_apic_addr);
    
    TRACE_INIT("  Mapping local APICs at %p to %p\n",
	       _madt->local_apic_addr, APIC_MAPPINGS_START);
    get_kernel_space()->add_mapping(addr_t(APIC_MAPPINGS_START),
				    addr_t(_madt->local_apic_addr),
				    APIC_PGENTSZ, true, true, true, false);

    // reserve in KIP
    get_kip()->memory_info.insert(memdesc_t::reserved, 0, false,
	addr_t(APIC_MAPPINGS_START), addr_t(APIC_MAPPINGS_START + X86_PAGE_SIZE));


    x86_mmu_t::flush_tlb();

    /* local apic */
    {
	word_t total_cpus = 0;
	acpi_madt_lapic_t* p;
	for (word_t i = 0; ((p = _madt->lapic(i)) != NULL); i++)
	{
	    TRACE_INIT("\tlocal APIC: apic_id=%d use=%s proc_id=%d\n",
		       p->id, p->flags.enabled ? "ok" : "disabled",
		       p->apic_processor_id);
	    if (p->flags.enabled) {
		cpu_t::add_cpu(p->id);
		total_cpus++;
	    }
	}
	TRACE_INIT("  Found %d active CPUs, boot CPU is %x\n",
		   total_cpus, local_apic.id());

	if (total_cpus > cpu_t::count)
	    printf("  WARNING: system has %d CPUs, but kernel supports %d\n",
		   total_cpus, cpu_t::count);
#ifndef CONFIG_SMP
	/* make sure the boot CPU is the first */
	cpu_t::get(0)->set_id(local_apic.id());
#endif
    }

    TRACE_INIT("  Initializing IOAPICs\n");

    /* IO APIC */
    {
	acpi_madt_ioapic_t* p;

	for (word_t i = 0; ((p = _madt->ioapic(i)) != NULL); i++)
	{
	    TRACE_INIT("\tIOAPIC: id=%d irq_base=%d addr=%p\n",
		       p->id, p->irq_base, p->address);
	    if ((p->address & page_mask(APIC_PGENTSZ)) != 0)
	    {
		TRACE_INIT("\t  APIC %d IS MISALIGNED (%p). Ignoring!\n",
			   i, p->address);
		continue;
	    }
	    if ( init_io_apic(num_ioapics, p->id, p->irq_base, 
			      addr_offset(0, p->address)) )
		num_ioapics++;
	}
    }

    /* IRQ source overrides */
    {
	acpi_madt_irq_t* p;
	for (word_t i = 0; ((p = _madt->irq(i)) != NULL); i++)
	{
	    TRACE_INIT("  IRQ source override: "
		       "srcbus=%d, srcirq=%d, dest=%d, "
		       "%s, trigger=%s \n",
		       p->src_bus, p->src_irq, p->dest,
		       p->get_polarity() == 0 ? "conform pol." :
		       p->get_polarity() == 1 ? "active high" :
		       p->get_polarity() == 3 ? "active low" : "reserved",
		       p->get_trigger_mode() == 0 ? "conform" :
		       p->get_trigger_mode() == 1 ? "edge" :
		       p->get_trigger_mode() == 3 ? "level" : "reserved");

	    /* source overrides only exist for ISA (see ACPI spec), 
	     * hence conform means high active, edge triggered
	     * An override means that the original src irq is 
	     * connected to dest. For example the timer is usually connected
	     * to IRQ 0, but in APIC mode it is redirected to IRQ 2.
	     * We do not eliminate the redirections but have to
	     * care about polarity.
	     */
	    ioapic_redir_t * entry = &redir[p->dest].entry;
	    entry->x.polarity = 
		(p->get_polarity() == acpi_madt_irq_t::active_high) ? 0 : 1;
	    entry->x.trigger_mode = 
		(p->get_trigger_mode() == acpi_madt_irq_t::level) ? 1 : 0;
	}
	
    }

    /* Any other tables ? */
    {
	acpi_madt_hdr_t* p;
	for (u8_t t = 3; t <= 8; t++)
	    for (word_t i = 0; ((p = _madt->find(t, i)) != NULL); i++)
		TRACE_INIT("MADT: found unknown type=%d, len=%d\n", p->type, p->len);
    }
    
    TRACE_INIT("  %d IRQ input lines, max IRQ ID is %d\n",
	       num_intsources, max_intsource);

    for (word_t i = 0; i <= max_intsource; i++)
    {
	if (redir[i].is_valid())
	{
	    TRACE_INIT("\tIRQ %2d: APIC %d, line %2d, %s, %s active\n",
		       i, redir[i].ioapic->id, redir[i].line, 
		       redir[i].entry.x.trigger_mode ? "level" : "edge",
		       redir[i].entry.x.polarity ? "low" : "high");
	    // route all IO-APIC IRQs to a spurious IRQ handler
	    redir[i].entry.x.vector = IDT_IOAPIC_SPURIOUS;
	    sync_redir_entry(&redir[i], sync_all);
	}
    }
}


void intctrl_t::init_cpu()
{
    init_local_apic();
}


bool intctrl_t::init_io_apic(word_t idx, word_t id, word_t irq_base, addr_t paddr)
{
    if (idx >= CONFIG_MAX_IOAPICS)
	return false;

    get_kernel_space()->add_mapping(addr_t(IOAPIC_MAPPING(idx)),
				    paddr,
				    APIC_PGENTSZ,
				    true, // writable
				    true, // kernel
				    true, // global
				    false); // uncacheable

    // reserve in KIP
    get_kip()->memory_info.insert(memdesc_t::reserved, 0, false, 
	paddr, addr_offset(paddr, X86_PAGE_SIZE));

    ioapic_t * ioapic = &ioapics[idx];
    ioapic->init(id, addr_t(IOAPIC_MAPPING(idx)));

    word_t numirqs = ioapic->i82093->num_irqs();
    TRACE_INIT("\t        realid=%d maxint=%d, version=%d\n",
	       ioapic->i82093->id(), numirqs, ioapic->i82093->version().ver.version);

    /* VU: we initialize all IO-APIC interrupts. By default all 
     *     IRQs are steered to local apic 0. The kernel re-routes
     *     them later on via set_cpu(...)
     */
    for (word_t i = 0; i < numirqs; i++)
    {
	redir[irq_base + i].set(ioapic, i);
	ioapic_redir_t * entry = &redir[irq_base + i].entry;

	/* ISA IRQs are mapped 1:1 --> 0 to 15 */
	if (irq_base + i < 16)
	    entry->set_fixed_hwirq(IDT_IOAPIC_BASE + irq_base + i,
				   false,	// high active
				   false,	// edge triggered
				   true,	// masked
				   0);		// apic 0
	else
	    entry->set_fixed_hwirq(IDT_IOAPIC_BASE + irq_base + i,
				   true,	// low active
				   true,	// level triggered
				   true,	// masked
				   0);		// apic 0
    }

    /* update the interrupt sources */
    num_intsources += numirqs;
    if ((irq_base + numirqs - 1) > max_intsource)
	max_intsource = irq_base + numirqs - 1;
    return true;
}
void intctrl_t::init_local_apic()
{
    TRACE_INIT("\tlocal APIC id=%d, version=%d\n",
	       local_apic.id(), local_apic.version());

    if (!local_apic.enable(IDT_LAPIC_SPURIOUS_INT))
	WARNING ("failed initializing local APIC\n");

#if 0
    /* VU: now deal with broken BIOS or crazy ID assignements 
     * for efficiency reasons we try to change local APIC ids to be 
     * contiguous
     */
    if (local_apic.id() >= num_cpus)
    {
	static spinlock_t apicid_init;
	apicid_init.lock();

	/* try to find an unused local APIC id */
	for (word_t i = 0; i < num_cpus; i++)
	    if ((lapic_map & (1 << i)) == 0)
	    {
		lapic_map |= (1 << i);
		TRACE_INIT("Changing local APIC id to %d\n", i);
		local_apic.set_id(i);
		if (local_apic.id() != i)
		    panic("could not change local APIC id\n");
		break;
	    }

	apicid_init.unlock();
    }
#endif

    local_apic.set_task_prio(0);

    /* now disable all interrupts */
    local_apic.mask(local_apic_t<APIC_MAPPINGS_START>::lvt_timer);
    local_apic.mask(local_apic_t<APIC_MAPPINGS_START>::lvt_perfcount);
    local_apic.mask(local_apic_t<APIC_MAPPINGS_START>::lvt_lint0);
    local_apic.mask(local_apic_t<APIC_MAPPINGS_START>::lvt_lint1);
    local_apic.mask(local_apic_t<APIC_MAPPINGS_START>::lvt_error);

#if defined(CONFIG_CPU_X86_P4)
    local_apic.mask(local_apic_t<APIC_MAPPINGS_START>::lvt_thermal_monitor);
#endif

    TRACE_INIT("\tlocal APIC error trap gate %d \n", IDT_LAPIC_ERROR);
    idt.add_gate(IDT_LAPIC_ERROR, idt_t::interrupt, lapic_error_interrupt);
    local_apic.error_setup(IDT_LAPIC_ERROR);


}

void intctrl_t::mask(word_t irq)
{
    if (irq >= get_number_irqs())
	return;
    
    ASSERT(redir[irq].is_valid());
    redir[irq].entry.mask_irq();

    if (redir[irq].entry.is_level_triggered())
	sync_redir_entry(&redir[irq], sync_low);
}

bool intctrl_t::unmask(word_t irq)
{
    if (irq >= get_number_irqs())
	return false;
    
    ASSERT(redir[irq].is_valid());

    if (redir[irq].entry.is_edge_triggered())
    {
	if (redir[irq].pending)
	{
	    redir[irq].pending = false;
	    return true; // leave IRQ masked, since there was another pending
	}
	redir[irq].entry.unmask_irq();
    }
    else
    {
	redir[irq].entry.unmask_irq();
	sync_redir_entry(&redir[irq], sync_low);
    }
    return false;    
    
}

bool intctrl_t::is_masked(word_t irq)
{
    if (irq >= get_number_irqs())
	return false;
    return redir[irq].entry.is_masked_irq();
}

void intctrl_t::enable(word_t irq)
{
    if (irq >= get_number_irqs())
	return;
    /* IRQ is unassigned? */
    if (redir[irq].entry.x.vector == IDT_IOAPIC_SPURIOUS) {
	word_t vector = setup_idt_entry(irq, 0);
	if (!vector) {
	    printf("IRQ %d: association failed, no free vector\n", irq);
	    return;
	}
	redir[irq].entry.x.vector = vector;
    }
	
    redir[irq].pending = false;
    redir[irq].entry.unmask_irq();
    sync_redir_entry(&redir[irq], sync_low);
}

void intctrl_t::disable(word_t irq)
{
    if (irq >= get_number_irqs())
	return;
    word_t vector = redir[irq].entry.x.vector;
    redir[irq].entry.x.vector = IDT_IOAPIC_SPURIOUS;
    redir[irq].pending = false;
    redir[irq].entry.mask_irq();
    sync_redir_entry(&redir[irq], sync_low);
    free_idt_entry(irq, vector);
}

bool intctrl_t::is_enabled(word_t irq)
{
    return !is_masked(irq);
}

bool intctrl_t::is_pending(word_t irq)
{
    return redir[irq].pending;
}

void intctrl_t::set_cpu(word_t irq, word_t cpu)
{ 
    if (irq >= get_number_irqs())
	return;

    if (redir[irq].entry.get_phys_dest() != cpu_t::get(cpu)->get_id())
    {
	redir[irq].entry.set_phys_dest(cpu_t::get(cpu)->get_id());
	/* JS: for edge triggered IRQs, sw and hw redir entry may
	 * not be in sync. If we sync here, we may destroy the logic. 
	 * We therefore only sync the upper half */
	sync_redir_entry(&redir[irq], sync_high);
    }
}

/* handler invoked on interrupt */
void intctrl_t::handle_irq(word_t irq)
{
    bool deliver = true;

    // edge triggered IRQs are marked as pending if masked
    if ( redir[irq].entry.is_edge_triggered() &&
	 redir[irq].entry.x.mask )
    {
	redir[irq].pending = true;
	deliver = false;
    }

    mask(irq);
    local_apic.EOI();

    if (deliver)
	::handle_interrupt(irq);
    
}

word_t intctrl_t::get_number_irqs()
{
    return max_intsource + 1;
}

bool intctrl_t::is_irq_available(word_t irq)
{
    ASSERT(irq < get_number_irqs());
    if (irq == 9) return false;
    return redir[irq].is_valid();
}
