Compile Report
Microsemi Corporation - Microsemi Libero Software Release v2022.1 (Version 2022.1.0.10)
Date: Wed Jun  5 19:53:44 2024

Device Selection
+--------------------------------------------+-------------+
| Family                                     | PolarFire   |
| Device                                     | MPF300TS_ES |
| Package                                    | FCG1152     |
| Speed Grade                                | -1          |
| Core Voltage                               | 1.0V        |
| Part Range                                 | EXT         |
| Default I/O technology                     | LVCMOS 1.8V |
| FPGA Hardware Breakpoint Auto Instantation | Off         |
+--------------------------------------------+-------------+

Source Files
+---------+------------------------------------------------------------------+
| Topcell | Top                                                              |
| Format  | Verilog                                                          |
| Source  | C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top.vm |
+---------+------------------------------------------------------------------+

Options
+----------------------------------------------------+----+
| Limit the number of high fanout nets to display to | 10 |
+----------------------------------------------------+----+

Resource Usage
+---------------------------+-------+--------+------------+
| Type                      | Used  | Total  | Percentage |
+---------------------------+-------+--------+------------+
| 4LUT                      | 92695 | 299544 | 30.95      |
| DFF                       | 54205 | 299544 | 18.10      |
| I/O Register              | 0     | 1536   | 0.00       |
| User I/O                  | 124   | 512    | 24.22      |
| -- Single-ended I/O       | 112   | 512    | 21.88      |
| -- Differential I/O Pairs | 6     | 256    | 2.34       |
| uSRAM                     | 0     | 2772   | 0.00       |
| LSRAM                     | 597   | 952    | 62.71      |
| Math                      | 0     | 924    | 0.00       |
| H-Chip Global             | 16    | 48     | 33.33      |
| Local Global              | 12    | 1008   | 1.19       |
| PLL                       | 5     | 8      | 62.50      |
| DLL                       | 0     | 8      | 0.00       |
| CRN_INT                   | 4     | 24     | 16.67      |
| INIT                      | 1     | 1      | 100.00     |
| OSC_RC160MHZ              | 1     | 1      | 100.00     |
| Transceiver Lanes         | 6     | 16     | 37.50      |
| Transceiver PCIe          | 0     | 2      | 0.00       |
| TX_PLL                    | 2     | 11     | 18.18      |
| ICB_CLKDIV                | 2     | 24     | 8.33       |
| ICB_CLKINT                | 9     | 72     | 12.50      |
| ICB_INT                   | 2     | 12     | 16.67      |
+---------------------------+-------+--------+------------+

Detailed Logic Resource Usage
+-----------------------+-------+-------+
| Type                  | 4LUT  | DFF   |
+-----------------------+-------+-------+
| Fabric Logic          | 71203 | 32713 |
| uSRAM Interface Logic | 0     | 0     |
| LSRAM Interface Logic | 21492 | 21492 |
| Math Interface Logic  | 0     | 0     |
| Total Used            | 92695 | 54205 |
+-----------------------+-------+-------+

Detailed Carry Chains Resource Usage
+--------+------+
| Length | Used |
| 6      | 8    |
| 7      | 133  |
| 8      | 74   |
| 9      | 32   |
| 10     | 85   |
| 11     | 79   |
| 12     | 30   |
| 13     | 8    |
| 14     | 6    |
| 15     | 18   |
| 16     | 31   |
| 17     | 9    |
| 19     | 1    |
| 20     | 3    |
| 21     | 3    |
| 30     | 1    |
| 32     | 8    |
| 33     | 18   |
| 129    | 1    |
| Total  | 548  |
+--------+------+

Detailed 4LUT Groups Resource Usage
+--------+------+
| Length | Used |
| 2      | 1092 |
| 5      | 364  |
| 10     | 62   |
| 22     | 20   |
| 46     | 490  |
| Total  | 2028 |
+--------+------+

I/O Function
+-------------------------------+--------------+-------------+-----------------+
| Type                          | w/o register | w/ register | w/ DDR register |
+-------------------------------+--------------+-------------+-----------------+
| Input I/O                     | 19           | 0           | 0               |
| Output I/O                    | 49           | 0           | 0               |
| Bidirectional I/O             | 44           | 0           | 0               |
| Differential Input I/O Pairs  | 2            | 0           | 0               |
| Differential Output I/O Pairs | 4            | 0           | 0               |
+-------------------------------+--------------+-------------+-----------------+

Nets assigned to chip global resources
+--------+---------+-----------------------------------------------------------------------------------------------+
| Fanout | Type    | Name                                                                                          |
+--------+---------+-----------------------------------------------------------------------------------------------+
| 25590  | INT_NET | Net   : Clock_Reset_0_Logic_Clock                                                             |
|        |         | Driver: Clock_Reset_0/PF_CCC_C7_0/PF_CCC_C7_0/clkint_0/U0_RGB1                                |
|        |         | Source: NETLIST                                                                               |
| 7322   | INT_NET | Net   : Transceiver_Main_0/Chain_arst1                                                        |
|        |         | Driver: Transceiver_Main_0/Synchronizer_0_3/Chain_rep_RNIM56F[1]/U0_RGB1                      |
|        |         | Source: NETLIST                                                                               |
| 3788   | INT_NET | Net   : Clock_Reset_0_Main_CLOCK_0                                                            |
|        |         | Driver: Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1                                |
|        |         | Source: NETLIST                                                                               |
| 3492   | INT_NET | Net   : dff_arst                                                                              |
|        |         | Driver: Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1           |
|        |         | Source: NETLIST                                                                               |
| 1405   | INT_NET | Net   : INT_DataFifo_Reset_N_arst                                                             |
|        |         | Driver: Controler_0/Reset_Controler_0/INT_DataFifo_Reset_N_RNI3DRB/U0_RGB1                    |
|        |         | Source: NETLIST                                                                               |
| 1078   | INT_NET | Net   : Chain_arst1_0                                                                         |
|        |         | Driver: Clock_Reset_0/Clock_Switch_0/inst_Synchronizer_Reset_Out/Chain_rep_RNI9K7E[1]/U0_RGB1 |
|        |         | Source: NETLIST                                                                               |
| 1046   | INT_NET | Net   : Clock_Reset_0_UART_CLOCK_1                                                            |
|        |         | Driver: Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1                                |
|        |         | Source: NETLIST                                                                               |
| 878    | INT_NET | Net   : Chain_arst1                                                                           |
|        |         | Driver: Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_RGB1                             |
|        |         | Source: NETLIST                                                                               |
| 251    | INT_NET | Net   : NN_1                                                                                  |
|        |         | Driver: I_1/U0_RGB1                                                                           |
|        |         | Source: NETLIST                                                                               |
| 210    | INT_NET | Net   : Clock_Reset_0_XCVR_CTRL_Clock_40M                                                     |
|        |         | Driver: Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_RNIU5Q9/U0_RGB1                    |
|        |         | Source: NETLIST                                                                               |
| 12     | INT_NET | Net   : Clock_Reset_0/PF_CLK_DIV_C2_0_0/PF_CLK_DIV_C2_0/I_CD_NET                              |
|        |         | Driver: Clock_Reset_0/PF_CLK_DIV_C2_0_0/PF_CLK_DIV_C2_0/I_CD_1/U0_RGB1                        |
|        |         | Source: NETLIST                                                                               |
| 10     | INT_NET | Net   : Clock_Reset_0_Ref_Clock                                                               |
|        |         | Driver: Clock_Reset_0/PF_CCC_C8_0/PF_CCC_C8_0/clkint_0/U0_RGB1                                |
|        |         | Source: NETLIST                                                                               |
| 4      | INT_NET | Net   : Clock_Reset_0/PF_OSC_C0_0_RCOSC_160MHZ_GL                                             |
|        |         | Driver: Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1                           |
|        |         | Source: NETLIST                                                                               |
| 2      | INT_NET | Net   : Clock_Reset_0/PF_CCC_C9_0_OUT0_FABCLK_0                                               |
|        |         | Driver: Clock_Reset_0/PF_CCC_C9_0/PF_CCC_C9_0/clkint_0/U0_RGB1                                |
|        |         | Source: NETLIST                                                                               |
| 2      | INT_NET | Net   : GPIO_0_net_0                                                                          |
|        |         | Driver: I_2/U0_RGB1                                                                           |
|        |         | Source: NETLIST                                                                               |
| 1      | INT_NET | Net   : Clock_Reset_0_HMC_CLK                                                                 |
|        |         | Driver: Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0/U0_RGB1                                |
|        |         | Source: NETLIST                                                                               |
+--------+---------+-----------------------------------------------------------------------------------------------+

Nets assigned to row global resources
+--------+---------+----------------------------------------------------------------------------------------------------------------------------------------------+
| Fanout | Type    | Name                                                                                                                                         |
+--------+---------+----------------------------------------------------------------------------------------------------------------------------------------------+
| 408    | INT_NET | Net   : Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0_LANE0_TX_CLK_R_0        |
|        |         | Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_TX_rclkint |
|        |         | Source: NETLIST                                                                                                                              |
| 408    | INT_NET | Net   : Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0_LANE0_TX_CLK_R_0        |
|        |         | Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_TX_rclkint |
|        |         | Source: NETLIST                                                                                                                              |
| 408    | INT_NET | Net   : Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0_LANE0_TX_CLK_R_0        |
|        |         | Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_TX_rclkint |
|        |         | Source: NETLIST                                                                                                                              |
| 408    | INT_NET | Net   : Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0_LANE0_TX_CLK_R_0        |
|        |         | Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_TX_rclkint |
|        |         | Source: NETLIST                                                                                                                              |
| 408    | INT_NET | Net   : Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0_LANE0_TX_CLK_R_0        |
|        |         | Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_TX_rclkint |
|        |         | Source: NETLIST                                                                                                                              |
| 408    | INT_NET | Net   : Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0_LANE0_TX_CLK_R_0        |
|        |         | Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_TX_rclkint |
|        |         | Source: NETLIST                                                                                                                              |
| 96     | INT_NET | Net   : Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0_LANE0_RX_CLK_R          |
|        |         | Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_RX_rclkint |
|        |         | Source: NETLIST                                                                                                                              |
| 96     | INT_NET | Net   : Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0_LANE0_RX_CLK_R          |
|        |         | Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_RX_rclkint |
|        |         | Source: NETLIST                                                                                                                              |
| 96     | INT_NET | Net   : Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0_LANE0_RX_CLK_R          |
|        |         | Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_RX_rclkint |
|        |         | Source: NETLIST                                                                                                                              |
| 96     | INT_NET | Net   : Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0_LANE0_RX_CLK_R          |
|        |         | Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_RX_rclkint |
|        |         | Source: NETLIST                                                                                                                              |
| 96     | INT_NET | Net   : Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0_LANE0_RX_CLK_R          |
|        |         | Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_RX_rclkint |
|        |         | Source: NETLIST                                                                                                                              |
| 96     | INT_NET | Net   : Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0_LANE0_RX_CLK_R          |
|        |         | Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_RX_rclkint |
|        |         | Source: NETLIST                                                                                                                              |
+--------+---------+----------------------------------------------------------------------------------------------------------------------------------------------+

High fanout nets
+--------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
| Fanout | Type    | Name                                                                                                                                                      |
+--------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
| 1154   | INT_NET | Net   : AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/RD_INDEX_Z[5]                                                      |
|        |         | Driver: AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/RD_INDEX[5]                                                        |
| 1154   | INT_NET | Net   : AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.2.inst_AnalyzInCirc_FIFO/RD_INDEX_Z[5]                                                      |
|        |         | Driver: AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.2.inst_AnalyzInCirc_FIFO/RD_INDEX[5]                                                        |
| 1148   | INT_NET | Net   : AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/RD_INDEX_Z[5]                                                      |
|        |         | Driver: AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/RD_INDEX[5]                                                        |
| 1025   | INT_NET | Net   : Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_INDEX_0[6]                    |
|        |         | Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/read_index_control.RD_INDEX_0[6] |
| 1025   | INT_NET | Net   : Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_INDEX_1[6]                    |
|        |         | Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/read_index_control.RD_INDEX_1[6] |
| 1025   | INT_NET | Net   : Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_INDEX_2[6]                    |
|        |         | Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/read_index_control.RD_INDEX_2[6] |
| 1025   | INT_NET | Net   : Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_INDEX_3[6]                    |
|        |         | Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/read_index_control.RD_INDEX_3[6] |
| 1025   | INT_NET | Net   : Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_INDEX_6[6]                    |
|        |         | Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/read_index_control.RD_INDEX_6[6] |
| 1025   | INT_NET | Net   : Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_INDEX_7[6]                    |
|        |         | Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/read_index_control.RD_INDEX_7[6] |
| 1024   | INT_NET | Net   : Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_INDEX_4[6]                    |
|        |         | Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/read_index_control.RD_INDEX_4[6] |
+--------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

High fanout nets (through buffer trees)
+--------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
| Fanout | Type    | Name                                                                                                                                                      |
+--------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
| 1154   | INT_NET | Net   : AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/RD_INDEX_Z[5]                                                      |
|        |         | Driver: AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/RD_INDEX[5]                                                        |
| 1154   | INT_NET | Net   : AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.2.inst_AnalyzInCirc_FIFO/RD_INDEX_Z[5]                                                      |
|        |         | Driver: AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.2.inst_AnalyzInCirc_FIFO/RD_INDEX[5]                                                        |
| 1148   | INT_NET | Net   : AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/RD_INDEX_Z[5]                                                      |
|        |         | Driver: AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/RD_INDEX[5]                                                        |
| 1025   | INT_NET | Net   : Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_INDEX_0[6]                    |
|        |         | Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/read_index_control.RD_INDEX_0[6] |
| 1025   | INT_NET | Net   : Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_INDEX_1[6]                    |
|        |         | Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/read_index_control.RD_INDEX_1[6] |
| 1025   | INT_NET | Net   : Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_INDEX_2[6]                    |
|        |         | Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/read_index_control.RD_INDEX_2[6] |
| 1025   | INT_NET | Net   : Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_INDEX_3[6]                    |
|        |         | Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/read_index_control.RD_INDEX_3[6] |
| 1025   | INT_NET | Net   : Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_INDEX_6[6]                    |
|        |         | Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/read_index_control.RD_INDEX_6[6] |
| 1025   | INT_NET | Net   : Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_INDEX_7[6]                    |
|        |         | Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/read_index_control.RD_INDEX_7[6] |
| 1024   | INT_NET | Net   : Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_INDEX_4[6]                    |
|        |         | Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/read_index_control.RD_INDEX_4[6] |
+--------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

