<stg><name>Crypto_Pipeline_READ_DATA_LOOP</name>


<trans_list>

<trans id="140" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %DataIn, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DataIn, void @empty_24, i32 0, i32 0, void @empty_26, i32 1, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:3 %RAMSel_cast_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %RAMSel_cast

]]></Node>
<StgValue><ssdm name="RAMSel_cast_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i13 0, i13 %i_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc46

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc46:0 %i = load i13 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc46:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc46:2 %icmp_ln58 = icmp_eq  i13 %i, i13 4096

]]></Node>
<StgValue><ssdm name="icmp_ln58"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc46:3 %add_ln58 = add i13 %i, i13 1

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc46:4 %br_ln58 = br i1 %icmp_ln58, void %for.inc46.split, void %sw.epilog.loopexit13.exitStub

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46.split:4 %lshr_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %i, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="8">
<![CDATA[
for.inc46.split:5 %zext_ln58 = zext i8 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln58"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46.split:6 %DataRAM_addr = getelementptr i32 %DataRAM, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="DataRAM_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46.split:7 %DataRAM_1_addr = getelementptr i32 %DataRAM_1, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="DataRAM_1_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46.split:8 %DataRAM_2_addr = getelementptr i32 %DataRAM_2, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="DataRAM_2_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46.split:9 %DataRAM_3_addr = getelementptr i32 %DataRAM_3, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="DataRAM_3_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46.split:10 %DataRAM_4_addr = getelementptr i32 %DataRAM_4, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="DataRAM_4_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46.split:11 %DataRAM_5_addr = getelementptr i32 %DataRAM_5, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="DataRAM_5_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46.split:12 %DataRAM_6_addr = getelementptr i32 %DataRAM_6, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="DataRAM_6_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46.split:13 %DataRAM_7_addr = getelementptr i32 %DataRAM_7, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="DataRAM_7_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46.split:14 %DataRAM_8_addr = getelementptr i32 %DataRAM_8, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="DataRAM_8_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46.split:15 %DataRAM_9_addr = getelementptr i32 %DataRAM_9, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="DataRAM_9_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46.split:16 %DataRAM_10_addr = getelementptr i32 %DataRAM_10, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="DataRAM_10_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46.split:17 %DataRAM_11_addr = getelementptr i32 %DataRAM_11, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="DataRAM_11_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46.split:18 %DataRAM_12_addr = getelementptr i32 %DataRAM_12, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="DataRAM_12_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46.split:19 %DataRAM_13_addr = getelementptr i32 %DataRAM_13, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="DataRAM_13_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46.split:20 %DataRAM_14_addr = getelementptr i32 %DataRAM_14, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="DataRAM_14_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46.split:21 %DataRAM_15_addr = getelementptr i32 %DataRAM_15, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="DataRAM_15_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46.split:22 %DataRAM_16_addr = getelementptr i32 %DataRAM_16, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="DataRAM_16_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46.split:23 %DataRAM_17_addr = getelementptr i32 %DataRAM_17, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="DataRAM_17_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46.split:24 %DataRAM_18_addr = getelementptr i32 %DataRAM_18, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="DataRAM_18_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46.split:25 %DataRAM_19_addr = getelementptr i32 %DataRAM_19, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="DataRAM_19_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46.split:26 %DataRAM_20_addr = getelementptr i32 %DataRAM_20, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="DataRAM_20_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46.split:27 %DataRAM_21_addr = getelementptr i32 %DataRAM_21, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="DataRAM_21_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46.split:28 %DataRAM_22_addr = getelementptr i32 %DataRAM_22, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="DataRAM_22_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46.split:29 %DataRAM_23_addr = getelementptr i32 %DataRAM_23, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="DataRAM_23_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46.split:30 %DataRAM_24_addr = getelementptr i32 %DataRAM_24, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="DataRAM_24_addr"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46.split:31 %DataRAM_25_addr = getelementptr i32 %DataRAM_25, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="DataRAM_25_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46.split:32 %DataRAM_26_addr = getelementptr i32 %DataRAM_26, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="DataRAM_26_addr"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46.split:33 %DataRAM_27_addr = getelementptr i32 %DataRAM_27, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="DataRAM_27_addr"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46.split:34 %DataRAM_28_addr = getelementptr i32 %DataRAM_28, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="DataRAM_28_addr"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46.split:35 %DataRAM_29_addr = getelementptr i32 %DataRAM_29, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="DataRAM_29_addr"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46.split:36 %DataRAM_30_addr = getelementptr i32 %DataRAM_30, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="DataRAM_30_addr"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46.split:37 %DataRAM_31_addr = getelementptr i32 %DataRAM_31, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="DataRAM_31_addr"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:38 %DataRAM_load = load i8 %DataRAM_addr

]]></Node>
<StgValue><ssdm name="DataRAM_load"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:39 %DataRAM_1_load = load i8 %DataRAM_1_addr

]]></Node>
<StgValue><ssdm name="DataRAM_1_load"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:40 %DataRAM_2_load = load i8 %DataRAM_2_addr

]]></Node>
<StgValue><ssdm name="DataRAM_2_load"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:41 %DataRAM_3_load = load i8 %DataRAM_3_addr

]]></Node>
<StgValue><ssdm name="DataRAM_3_load"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:42 %DataRAM_4_load = load i8 %DataRAM_4_addr

]]></Node>
<StgValue><ssdm name="DataRAM_4_load"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:43 %DataRAM_5_load = load i8 %DataRAM_5_addr

]]></Node>
<StgValue><ssdm name="DataRAM_5_load"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:44 %DataRAM_6_load = load i8 %DataRAM_6_addr

]]></Node>
<StgValue><ssdm name="DataRAM_6_load"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:45 %DataRAM_7_load = load i8 %DataRAM_7_addr

]]></Node>
<StgValue><ssdm name="DataRAM_7_load"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:46 %DataRAM_8_load = load i8 %DataRAM_8_addr

]]></Node>
<StgValue><ssdm name="DataRAM_8_load"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:47 %DataRAM_9_load = load i8 %DataRAM_9_addr

]]></Node>
<StgValue><ssdm name="DataRAM_9_load"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:48 %DataRAM_10_load = load i8 %DataRAM_10_addr

]]></Node>
<StgValue><ssdm name="DataRAM_10_load"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:49 %DataRAM_11_load = load i8 %DataRAM_11_addr

]]></Node>
<StgValue><ssdm name="DataRAM_11_load"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:50 %DataRAM_12_load = load i8 %DataRAM_12_addr

]]></Node>
<StgValue><ssdm name="DataRAM_12_load"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:51 %DataRAM_13_load = load i8 %DataRAM_13_addr

]]></Node>
<StgValue><ssdm name="DataRAM_13_load"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:52 %DataRAM_14_load = load i8 %DataRAM_14_addr

]]></Node>
<StgValue><ssdm name="DataRAM_14_load"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:53 %DataRAM_15_load = load i8 %DataRAM_15_addr

]]></Node>
<StgValue><ssdm name="DataRAM_15_load"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:55 %DataRAM_16_load = load i8 %DataRAM_16_addr

]]></Node>
<StgValue><ssdm name="DataRAM_16_load"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:56 %DataRAM_17_load = load i8 %DataRAM_17_addr

]]></Node>
<StgValue><ssdm name="DataRAM_17_load"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:57 %DataRAM_18_load = load i8 %DataRAM_18_addr

]]></Node>
<StgValue><ssdm name="DataRAM_18_load"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:58 %DataRAM_19_load = load i8 %DataRAM_19_addr

]]></Node>
<StgValue><ssdm name="DataRAM_19_load"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:59 %DataRAM_20_load = load i8 %DataRAM_20_addr

]]></Node>
<StgValue><ssdm name="DataRAM_20_load"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:60 %DataRAM_21_load = load i8 %DataRAM_21_addr

]]></Node>
<StgValue><ssdm name="DataRAM_21_load"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:61 %DataRAM_22_load = load i8 %DataRAM_22_addr

]]></Node>
<StgValue><ssdm name="DataRAM_22_load"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:62 %DataRAM_23_load = load i8 %DataRAM_23_addr

]]></Node>
<StgValue><ssdm name="DataRAM_23_load"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:63 %DataRAM_24_load = load i8 %DataRAM_24_addr

]]></Node>
<StgValue><ssdm name="DataRAM_24_load"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:64 %DataRAM_25_load = load i8 %DataRAM_25_addr

]]></Node>
<StgValue><ssdm name="DataRAM_25_load"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:65 %DataRAM_26_load = load i8 %DataRAM_26_addr

]]></Node>
<StgValue><ssdm name="DataRAM_26_load"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:66 %DataRAM_27_load = load i8 %DataRAM_27_addr

]]></Node>
<StgValue><ssdm name="DataRAM_27_load"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:67 %DataRAM_28_load = load i8 %DataRAM_28_addr

]]></Node>
<StgValue><ssdm name="DataRAM_28_load"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:68 %DataRAM_29_load = load i8 %DataRAM_29_addr

]]></Node>
<StgValue><ssdm name="DataRAM_29_load"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:69 %DataRAM_30_load = load i8 %DataRAM_30_addr

]]></Node>
<StgValue><ssdm name="DataRAM_30_load"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:70 %DataRAM_31_load = load i8 %DataRAM_31_addr

]]></Node>
<StgValue><ssdm name="DataRAM_31_load"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc46.split:75 %store_ln58 = store i13 %add_ln58, i13 %i_1

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="85" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:38 %DataRAM_load = load i8 %DataRAM_addr

]]></Node>
<StgValue><ssdm name="DataRAM_load"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:39 %DataRAM_1_load = load i8 %DataRAM_1_addr

]]></Node>
<StgValue><ssdm name="DataRAM_1_load"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:40 %DataRAM_2_load = load i8 %DataRAM_2_addr

]]></Node>
<StgValue><ssdm name="DataRAM_2_load"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:41 %DataRAM_3_load = load i8 %DataRAM_3_addr

]]></Node>
<StgValue><ssdm name="DataRAM_3_load"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:42 %DataRAM_4_load = load i8 %DataRAM_4_addr

]]></Node>
<StgValue><ssdm name="DataRAM_4_load"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:43 %DataRAM_5_load = load i8 %DataRAM_5_addr

]]></Node>
<StgValue><ssdm name="DataRAM_5_load"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:44 %DataRAM_6_load = load i8 %DataRAM_6_addr

]]></Node>
<StgValue><ssdm name="DataRAM_6_load"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:45 %DataRAM_7_load = load i8 %DataRAM_7_addr

]]></Node>
<StgValue><ssdm name="DataRAM_7_load"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:46 %DataRAM_8_load = load i8 %DataRAM_8_addr

]]></Node>
<StgValue><ssdm name="DataRAM_8_load"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:47 %DataRAM_9_load = load i8 %DataRAM_9_addr

]]></Node>
<StgValue><ssdm name="DataRAM_9_load"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:48 %DataRAM_10_load = load i8 %DataRAM_10_addr

]]></Node>
<StgValue><ssdm name="DataRAM_10_load"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:49 %DataRAM_11_load = load i8 %DataRAM_11_addr

]]></Node>
<StgValue><ssdm name="DataRAM_11_load"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:50 %DataRAM_12_load = load i8 %DataRAM_12_addr

]]></Node>
<StgValue><ssdm name="DataRAM_12_load"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:51 %DataRAM_13_load = load i8 %DataRAM_13_addr

]]></Node>
<StgValue><ssdm name="DataRAM_13_load"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:52 %DataRAM_14_load = load i8 %DataRAM_14_addr

]]></Node>
<StgValue><ssdm name="DataRAM_14_load"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:53 %DataRAM_15_load = load i8 %DataRAM_15_addr

]]></Node>
<StgValue><ssdm name="DataRAM_15_load"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:55 %DataRAM_16_load = load i8 %DataRAM_16_addr

]]></Node>
<StgValue><ssdm name="DataRAM_16_load"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:56 %DataRAM_17_load = load i8 %DataRAM_17_addr

]]></Node>
<StgValue><ssdm name="DataRAM_17_load"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:57 %DataRAM_18_load = load i8 %DataRAM_18_addr

]]></Node>
<StgValue><ssdm name="DataRAM_18_load"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:58 %DataRAM_19_load = load i8 %DataRAM_19_addr

]]></Node>
<StgValue><ssdm name="DataRAM_19_load"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:59 %DataRAM_20_load = load i8 %DataRAM_20_addr

]]></Node>
<StgValue><ssdm name="DataRAM_20_load"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:60 %DataRAM_21_load = load i8 %DataRAM_21_addr

]]></Node>
<StgValue><ssdm name="DataRAM_21_load"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:61 %DataRAM_22_load = load i8 %DataRAM_22_addr

]]></Node>
<StgValue><ssdm name="DataRAM_22_load"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:62 %DataRAM_23_load = load i8 %DataRAM_23_addr

]]></Node>
<StgValue><ssdm name="DataRAM_23_load"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:63 %DataRAM_24_load = load i8 %DataRAM_24_addr

]]></Node>
<StgValue><ssdm name="DataRAM_24_load"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:64 %DataRAM_25_load = load i8 %DataRAM_25_addr

]]></Node>
<StgValue><ssdm name="DataRAM_25_load"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:65 %DataRAM_26_load = load i8 %DataRAM_26_addr

]]></Node>
<StgValue><ssdm name="DataRAM_26_load"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:66 %DataRAM_27_load = load i8 %DataRAM_27_addr

]]></Node>
<StgValue><ssdm name="DataRAM_27_load"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:67 %DataRAM_28_load = load i8 %DataRAM_28_addr

]]></Node>
<StgValue><ssdm name="DataRAM_28_load"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:68 %DataRAM_29_load = load i8 %DataRAM_29_addr

]]></Node>
<StgValue><ssdm name="DataRAM_29_load"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:69 %DataRAM_30_load = load i8 %DataRAM_30_addr

]]></Node>
<StgValue><ssdm name="DataRAM_30_load"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="8">
<![CDATA[
for.inc46.split:70 %DataRAM_31_load = load i8 %DataRAM_31_addr

]]></Node>
<StgValue><ssdm name="DataRAM_31_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="13">
<![CDATA[
for.inc46.split:1 %empty = trunc i13 %i

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
for.inc46.split:54 %tmp = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 %DataRAM_load, i32 %DataRAM_1_load, i32 %DataRAM_2_load, i32 %DataRAM_3_load, i32 %DataRAM_4_load, i32 %DataRAM_5_load, i32 %DataRAM_6_load, i32 %DataRAM_7_load, i32 %DataRAM_8_load, i32 %DataRAM_9_load, i32 %DataRAM_10_load, i32 %DataRAM_11_load, i32 %DataRAM_12_load, i32 %DataRAM_13_load, i32 %DataRAM_14_load, i32 %DataRAM_15_load, i4 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
for.inc46.split:71 %tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 %DataRAM_16_load, i32 %DataRAM_17_load, i32 %DataRAM_18_load, i32 %DataRAM_19_load, i32 %DataRAM_20_load, i32 %DataRAM_21_load, i32 %DataRAM_22_load, i32 %DataRAM_23_load, i32 %DataRAM_24_load, i32 %DataRAM_25_load, i32 %DataRAM_26_load, i32 %DataRAM_27_load, i32 %DataRAM_28_load, i32 %DataRAM_29_load, i32 %DataRAM_30_load, i32 %DataRAM_31_load, i4 %empty

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc46.split:72 %tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %tmp, i32 %tmp_1, i1 %RAMSel_cast_read

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0">
<![CDATA[
sw.epilog.loopexit13.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="13">
<![CDATA[
for.inc46.split:0 %i_1_cast69 = zext i13 %i

]]></Node>
<StgValue><ssdm name="i_1_cast69"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc46.split:2 %speclooptripcount_ln58 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln58"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc46.split:3 %specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln58"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46.split:73 %DataIn_addr = getelementptr i32 %DataIn, i64 0, i64 %i_1_cast69

]]></Node>
<StgValue><ssdm name="DataIn_addr"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc46.split:74 %store_ln61 = store i32 %tmp_2, i12 %DataIn_addr

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
for.inc46.split:76 %br_ln58 = br void %for.inc46

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="141" name="DataRAM" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="142" name="DataRAM_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="143" name="DataRAM_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="144" name="DataRAM_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="145" name="DataRAM_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="146" name="DataRAM_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="147" name="DataRAM_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="148" name="DataRAM_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="149" name="DataRAM_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="150" name="DataRAM_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="151" name="DataRAM_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="152" name="DataRAM_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="153" name="DataRAM_12" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="154" name="DataRAM_13" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="155" name="DataRAM_14" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="156" name="DataRAM_15" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="157" name="DataRAM_16" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_16"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="158" name="DataRAM_17" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_17"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="159" name="DataRAM_18" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_18"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="160" name="DataRAM_19" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_19"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="161" name="DataRAM_20" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_20"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="162" name="DataRAM_21" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_21"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="163" name="DataRAM_22" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_22"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="164" name="DataRAM_23" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_23"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="165" name="DataRAM_24" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_24"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="166" name="DataRAM_25" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_25"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="167" name="DataRAM_26" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_26"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="168" name="DataRAM_27" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_27"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="169" name="DataRAM_28" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_28"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="170" name="DataRAM_29" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_29"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="171" name="DataRAM_30" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_30"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="172" name="DataRAM_31" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_31"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="173" name="RAMSel_cast" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="RAMSel_cast"/></StgValue>
</port>
<port id="174" name="DataIn" dir="1" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="DataIn"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="176" from="StgValue_175" to="i_1" fromId="175" toId="7">
</dataflow>
<dataflow id="178" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="177" toId="8">
</dataflow>
<dataflow id="179" from="DataIn" to="specmemcore_ln0" fromId="174" toId="8">
</dataflow>
<dataflow id="181" from="StgValue_180" to="specmemcore_ln0" fromId="180" toId="8">
</dataflow>
<dataflow id="183" from="StgValue_182" to="specmemcore_ln0" fromId="182" toId="8">
</dataflow>
<dataflow id="185" from="StgValue_184" to="specmemcore_ln0" fromId="184" toId="8">
</dataflow>
<dataflow id="187" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="186" toId="9">
</dataflow>
<dataflow id="188" from="DataIn" to="specinterface_ln0" fromId="174" toId="9">
</dataflow>
<dataflow id="190" from="empty_24" to="specinterface_ln0" fromId="189" toId="9">
</dataflow>
<dataflow id="192" from="StgValue_191" to="specinterface_ln0" fromId="191" toId="9">
</dataflow>
<dataflow id="193" from="StgValue_191" to="specinterface_ln0" fromId="191" toId="9">
</dataflow>
<dataflow id="195" from="empty_26" to="specinterface_ln0" fromId="194" toId="9">
</dataflow>
<dataflow id="196" from="StgValue_175" to="specinterface_ln0" fromId="175" toId="9">
</dataflow>
<dataflow id="197" from="StgValue_191" to="specinterface_ln0" fromId="191" toId="9">
</dataflow>
<dataflow id="198" from="empty_26" to="specinterface_ln0" fromId="194" toId="9">
</dataflow>
<dataflow id="199" from="empty_26" to="specinterface_ln0" fromId="194" toId="9">
</dataflow>
<dataflow id="200" from="empty_26" to="specinterface_ln0" fromId="194" toId="9">
</dataflow>
<dataflow id="201" from="StgValue_191" to="specinterface_ln0" fromId="191" toId="9">
</dataflow>
<dataflow id="202" from="StgValue_191" to="specinterface_ln0" fromId="191" toId="9">
</dataflow>
<dataflow id="203" from="StgValue_191" to="specinterface_ln0" fromId="191" toId="9">
</dataflow>
<dataflow id="204" from="StgValue_191" to="specinterface_ln0" fromId="191" toId="9">
</dataflow>
<dataflow id="205" from="empty_26" to="specinterface_ln0" fromId="194" toId="9">
</dataflow>
<dataflow id="206" from="empty_26" to="specinterface_ln0" fromId="194" toId="9">
</dataflow>
<dataflow id="208" from="StgValue_207" to="specinterface_ln0" fromId="207" toId="9">
</dataflow>
<dataflow id="209" from="StgValue_191" to="specinterface_ln0" fromId="191" toId="9">
</dataflow>
<dataflow id="211" from="_ssdm_op_Read.ap_auto.i1" to="RAMSel_cast_read" fromId="210" toId="10">
</dataflow>
<dataflow id="212" from="RAMSel_cast" to="RAMSel_cast_read" fromId="173" toId="10">
</dataflow>
<dataflow id="214" from="StgValue_213" to="store_ln0" fromId="213" toId="11">
</dataflow>
<dataflow id="215" from="i_1" to="store_ln0" fromId="7" toId="11">
</dataflow>
<dataflow id="216" from="i_1" to="i" fromId="7" toId="13">
</dataflow>
<dataflow id="218" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="217" toId="14">
</dataflow>
<dataflow id="219" from="StgValue_207" to="specpipeline_ln0" fromId="207" toId="14">
</dataflow>
<dataflow id="220" from="StgValue_191" to="specpipeline_ln0" fromId="191" toId="14">
</dataflow>
<dataflow id="221" from="StgValue_175" to="specpipeline_ln0" fromId="175" toId="14">
</dataflow>
<dataflow id="222" from="StgValue_191" to="specpipeline_ln0" fromId="191" toId="14">
</dataflow>
<dataflow id="224" from="p_str" to="specpipeline_ln0" fromId="223" toId="14">
</dataflow>
<dataflow id="225" from="i" to="icmp_ln58" fromId="13" toId="15">
</dataflow>
<dataflow id="227" from="StgValue_226" to="icmp_ln58" fromId="226" toId="15">
</dataflow>
<dataflow id="228" from="i" to="add_ln58" fromId="13" toId="16">
</dataflow>
<dataflow id="230" from="StgValue_229" to="add_ln58" fromId="229" toId="16">
</dataflow>
<dataflow id="231" from="icmp_ln58" to="br_ln58" fromId="15" toId="17">
</dataflow>
<dataflow id="233" from="_ssdm_op_PartSelect.i8.i13.i32.i32" to="lshr_ln1" fromId="232" toId="18">
</dataflow>
<dataflow id="234" from="i" to="lshr_ln1" fromId="13" toId="18">
</dataflow>
<dataflow id="236" from="StgValue_235" to="lshr_ln1" fromId="235" toId="18">
</dataflow>
<dataflow id="238" from="StgValue_237" to="lshr_ln1" fromId="237" toId="18">
</dataflow>
<dataflow id="239" from="lshr_ln1" to="zext_ln58" fromId="18" toId="19">
</dataflow>
<dataflow id="240" from="DataRAM" to="DataRAM_addr" fromId="141" toId="20">
</dataflow>
<dataflow id="242" from="StgValue_241" to="DataRAM_addr" fromId="241" toId="20">
</dataflow>
<dataflow id="243" from="zext_ln58" to="DataRAM_addr" fromId="19" toId="20">
</dataflow>
<dataflow id="244" from="DataRAM_1" to="DataRAM_1_addr" fromId="142" toId="21">
</dataflow>
<dataflow id="245" from="StgValue_241" to="DataRAM_1_addr" fromId="241" toId="21">
</dataflow>
<dataflow id="246" from="zext_ln58" to="DataRAM_1_addr" fromId="19" toId="21">
</dataflow>
<dataflow id="247" from="DataRAM_2" to="DataRAM_2_addr" fromId="143" toId="22">
</dataflow>
<dataflow id="248" from="StgValue_241" to="DataRAM_2_addr" fromId="241" toId="22">
</dataflow>
<dataflow id="249" from="zext_ln58" to="DataRAM_2_addr" fromId="19" toId="22">
</dataflow>
<dataflow id="250" from="DataRAM_3" to="DataRAM_3_addr" fromId="144" toId="23">
</dataflow>
<dataflow id="251" from="StgValue_241" to="DataRAM_3_addr" fromId="241" toId="23">
</dataflow>
<dataflow id="252" from="zext_ln58" to="DataRAM_3_addr" fromId="19" toId="23">
</dataflow>
<dataflow id="253" from="DataRAM_4" to="DataRAM_4_addr" fromId="145" toId="24">
</dataflow>
<dataflow id="254" from="StgValue_241" to="DataRAM_4_addr" fromId="241" toId="24">
</dataflow>
<dataflow id="255" from="zext_ln58" to="DataRAM_4_addr" fromId="19" toId="24">
</dataflow>
<dataflow id="256" from="DataRAM_5" to="DataRAM_5_addr" fromId="146" toId="25">
</dataflow>
<dataflow id="257" from="StgValue_241" to="DataRAM_5_addr" fromId="241" toId="25">
</dataflow>
<dataflow id="258" from="zext_ln58" to="DataRAM_5_addr" fromId="19" toId="25">
</dataflow>
<dataflow id="259" from="DataRAM_6" to="DataRAM_6_addr" fromId="147" toId="26">
</dataflow>
<dataflow id="260" from="StgValue_241" to="DataRAM_6_addr" fromId="241" toId="26">
</dataflow>
<dataflow id="261" from="zext_ln58" to="DataRAM_6_addr" fromId="19" toId="26">
</dataflow>
<dataflow id="262" from="DataRAM_7" to="DataRAM_7_addr" fromId="148" toId="27">
</dataflow>
<dataflow id="263" from="StgValue_241" to="DataRAM_7_addr" fromId="241" toId="27">
</dataflow>
<dataflow id="264" from="zext_ln58" to="DataRAM_7_addr" fromId="19" toId="27">
</dataflow>
<dataflow id="265" from="DataRAM_8" to="DataRAM_8_addr" fromId="149" toId="28">
</dataflow>
<dataflow id="266" from="StgValue_241" to="DataRAM_8_addr" fromId="241" toId="28">
</dataflow>
<dataflow id="267" from="zext_ln58" to="DataRAM_8_addr" fromId="19" toId="28">
</dataflow>
<dataflow id="268" from="DataRAM_9" to="DataRAM_9_addr" fromId="150" toId="29">
</dataflow>
<dataflow id="269" from="StgValue_241" to="DataRAM_9_addr" fromId="241" toId="29">
</dataflow>
<dataflow id="270" from="zext_ln58" to="DataRAM_9_addr" fromId="19" toId="29">
</dataflow>
<dataflow id="271" from="DataRAM_10" to="DataRAM_10_addr" fromId="151" toId="30">
</dataflow>
<dataflow id="272" from="StgValue_241" to="DataRAM_10_addr" fromId="241" toId="30">
</dataflow>
<dataflow id="273" from="zext_ln58" to="DataRAM_10_addr" fromId="19" toId="30">
</dataflow>
<dataflow id="274" from="DataRAM_11" to="DataRAM_11_addr" fromId="152" toId="31">
</dataflow>
<dataflow id="275" from="StgValue_241" to="DataRAM_11_addr" fromId="241" toId="31">
</dataflow>
<dataflow id="276" from="zext_ln58" to="DataRAM_11_addr" fromId="19" toId="31">
</dataflow>
<dataflow id="277" from="DataRAM_12" to="DataRAM_12_addr" fromId="153" toId="32">
</dataflow>
<dataflow id="278" from="StgValue_241" to="DataRAM_12_addr" fromId="241" toId="32">
</dataflow>
<dataflow id="279" from="zext_ln58" to="DataRAM_12_addr" fromId="19" toId="32">
</dataflow>
<dataflow id="280" from="DataRAM_13" to="DataRAM_13_addr" fromId="154" toId="33">
</dataflow>
<dataflow id="281" from="StgValue_241" to="DataRAM_13_addr" fromId="241" toId="33">
</dataflow>
<dataflow id="282" from="zext_ln58" to="DataRAM_13_addr" fromId="19" toId="33">
</dataflow>
<dataflow id="283" from="DataRAM_14" to="DataRAM_14_addr" fromId="155" toId="34">
</dataflow>
<dataflow id="284" from="StgValue_241" to="DataRAM_14_addr" fromId="241" toId="34">
</dataflow>
<dataflow id="285" from="zext_ln58" to="DataRAM_14_addr" fromId="19" toId="34">
</dataflow>
<dataflow id="286" from="DataRAM_15" to="DataRAM_15_addr" fromId="156" toId="35">
</dataflow>
<dataflow id="287" from="StgValue_241" to="DataRAM_15_addr" fromId="241" toId="35">
</dataflow>
<dataflow id="288" from="zext_ln58" to="DataRAM_15_addr" fromId="19" toId="35">
</dataflow>
<dataflow id="289" from="DataRAM_16" to="DataRAM_16_addr" fromId="157" toId="36">
</dataflow>
<dataflow id="290" from="StgValue_241" to="DataRAM_16_addr" fromId="241" toId="36">
</dataflow>
<dataflow id="291" from="zext_ln58" to="DataRAM_16_addr" fromId="19" toId="36">
</dataflow>
<dataflow id="292" from="DataRAM_17" to="DataRAM_17_addr" fromId="158" toId="37">
</dataflow>
<dataflow id="293" from="StgValue_241" to="DataRAM_17_addr" fromId="241" toId="37">
</dataflow>
<dataflow id="294" from="zext_ln58" to="DataRAM_17_addr" fromId="19" toId="37">
</dataflow>
<dataflow id="295" from="DataRAM_18" to="DataRAM_18_addr" fromId="159" toId="38">
</dataflow>
<dataflow id="296" from="StgValue_241" to="DataRAM_18_addr" fromId="241" toId="38">
</dataflow>
<dataflow id="297" from="zext_ln58" to="DataRAM_18_addr" fromId="19" toId="38">
</dataflow>
<dataflow id="298" from="DataRAM_19" to="DataRAM_19_addr" fromId="160" toId="39">
</dataflow>
<dataflow id="299" from="StgValue_241" to="DataRAM_19_addr" fromId="241" toId="39">
</dataflow>
<dataflow id="300" from="zext_ln58" to="DataRAM_19_addr" fromId="19" toId="39">
</dataflow>
<dataflow id="301" from="DataRAM_20" to="DataRAM_20_addr" fromId="161" toId="40">
</dataflow>
<dataflow id="302" from="StgValue_241" to="DataRAM_20_addr" fromId="241" toId="40">
</dataflow>
<dataflow id="303" from="zext_ln58" to="DataRAM_20_addr" fromId="19" toId="40">
</dataflow>
<dataflow id="304" from="DataRAM_21" to="DataRAM_21_addr" fromId="162" toId="41">
</dataflow>
<dataflow id="305" from="StgValue_241" to="DataRAM_21_addr" fromId="241" toId="41">
</dataflow>
<dataflow id="306" from="zext_ln58" to="DataRAM_21_addr" fromId="19" toId="41">
</dataflow>
<dataflow id="307" from="DataRAM_22" to="DataRAM_22_addr" fromId="163" toId="42">
</dataflow>
<dataflow id="308" from="StgValue_241" to="DataRAM_22_addr" fromId="241" toId="42">
</dataflow>
<dataflow id="309" from="zext_ln58" to="DataRAM_22_addr" fromId="19" toId="42">
</dataflow>
<dataflow id="310" from="DataRAM_23" to="DataRAM_23_addr" fromId="164" toId="43">
</dataflow>
<dataflow id="311" from="StgValue_241" to="DataRAM_23_addr" fromId="241" toId="43">
</dataflow>
<dataflow id="312" from="zext_ln58" to="DataRAM_23_addr" fromId="19" toId="43">
</dataflow>
<dataflow id="313" from="DataRAM_24" to="DataRAM_24_addr" fromId="165" toId="44">
</dataflow>
<dataflow id="314" from="StgValue_241" to="DataRAM_24_addr" fromId="241" toId="44">
</dataflow>
<dataflow id="315" from="zext_ln58" to="DataRAM_24_addr" fromId="19" toId="44">
</dataflow>
<dataflow id="316" from="DataRAM_25" to="DataRAM_25_addr" fromId="166" toId="45">
</dataflow>
<dataflow id="317" from="StgValue_241" to="DataRAM_25_addr" fromId="241" toId="45">
</dataflow>
<dataflow id="318" from="zext_ln58" to="DataRAM_25_addr" fromId="19" toId="45">
</dataflow>
<dataflow id="319" from="DataRAM_26" to="DataRAM_26_addr" fromId="167" toId="46">
</dataflow>
<dataflow id="320" from="StgValue_241" to="DataRAM_26_addr" fromId="241" toId="46">
</dataflow>
<dataflow id="321" from="zext_ln58" to="DataRAM_26_addr" fromId="19" toId="46">
</dataflow>
<dataflow id="322" from="DataRAM_27" to="DataRAM_27_addr" fromId="168" toId="47">
</dataflow>
<dataflow id="323" from="StgValue_241" to="DataRAM_27_addr" fromId="241" toId="47">
</dataflow>
<dataflow id="324" from="zext_ln58" to="DataRAM_27_addr" fromId="19" toId="47">
</dataflow>
<dataflow id="325" from="DataRAM_28" to="DataRAM_28_addr" fromId="169" toId="48">
</dataflow>
<dataflow id="326" from="StgValue_241" to="DataRAM_28_addr" fromId="241" toId="48">
</dataflow>
<dataflow id="327" from="zext_ln58" to="DataRAM_28_addr" fromId="19" toId="48">
</dataflow>
<dataflow id="328" from="DataRAM_29" to="DataRAM_29_addr" fromId="170" toId="49">
</dataflow>
<dataflow id="329" from="StgValue_241" to="DataRAM_29_addr" fromId="241" toId="49">
</dataflow>
<dataflow id="330" from="zext_ln58" to="DataRAM_29_addr" fromId="19" toId="49">
</dataflow>
<dataflow id="331" from="DataRAM_30" to="DataRAM_30_addr" fromId="171" toId="50">
</dataflow>
<dataflow id="332" from="StgValue_241" to="DataRAM_30_addr" fromId="241" toId="50">
</dataflow>
<dataflow id="333" from="zext_ln58" to="DataRAM_30_addr" fromId="19" toId="50">
</dataflow>
<dataflow id="334" from="DataRAM_31" to="DataRAM_31_addr" fromId="172" toId="51">
</dataflow>
<dataflow id="335" from="StgValue_241" to="DataRAM_31_addr" fromId="241" toId="51">
</dataflow>
<dataflow id="336" from="zext_ln58" to="DataRAM_31_addr" fromId="19" toId="51">
</dataflow>
<dataflow id="337" from="DataRAM_addr" to="DataRAM_load" fromId="20" toId="52">
</dataflow>
<dataflow id="338" from="DataRAM_1_addr" to="DataRAM_1_load" fromId="21" toId="53">
</dataflow>
<dataflow id="339" from="DataRAM_2_addr" to="DataRAM_2_load" fromId="22" toId="54">
</dataflow>
<dataflow id="340" from="DataRAM_3_addr" to="DataRAM_3_load" fromId="23" toId="55">
</dataflow>
<dataflow id="341" from="DataRAM_4_addr" to="DataRAM_4_load" fromId="24" toId="56">
</dataflow>
<dataflow id="342" from="DataRAM_5_addr" to="DataRAM_5_load" fromId="25" toId="57">
</dataflow>
<dataflow id="343" from="DataRAM_6_addr" to="DataRAM_6_load" fromId="26" toId="58">
</dataflow>
<dataflow id="344" from="DataRAM_7_addr" to="DataRAM_7_load" fromId="27" toId="59">
</dataflow>
<dataflow id="345" from="DataRAM_8_addr" to="DataRAM_8_load" fromId="28" toId="60">
</dataflow>
<dataflow id="346" from="DataRAM_9_addr" to="DataRAM_9_load" fromId="29" toId="61">
</dataflow>
<dataflow id="347" from="DataRAM_10_addr" to="DataRAM_10_load" fromId="30" toId="62">
</dataflow>
<dataflow id="348" from="DataRAM_11_addr" to="DataRAM_11_load" fromId="31" toId="63">
</dataflow>
<dataflow id="349" from="DataRAM_12_addr" to="DataRAM_12_load" fromId="32" toId="64">
</dataflow>
<dataflow id="350" from="DataRAM_13_addr" to="DataRAM_13_load" fromId="33" toId="65">
</dataflow>
<dataflow id="351" from="DataRAM_14_addr" to="DataRAM_14_load" fromId="34" toId="66">
</dataflow>
<dataflow id="352" from="DataRAM_15_addr" to="DataRAM_15_load" fromId="35" toId="67">
</dataflow>
<dataflow id="353" from="DataRAM_16_addr" to="DataRAM_16_load" fromId="36" toId="68">
</dataflow>
<dataflow id="354" from="DataRAM_17_addr" to="DataRAM_17_load" fromId="37" toId="69">
</dataflow>
<dataflow id="355" from="DataRAM_18_addr" to="DataRAM_18_load" fromId="38" toId="70">
</dataflow>
<dataflow id="356" from="DataRAM_19_addr" to="DataRAM_19_load" fromId="39" toId="71">
</dataflow>
<dataflow id="357" from="DataRAM_20_addr" to="DataRAM_20_load" fromId="40" toId="72">
</dataflow>
<dataflow id="358" from="DataRAM_21_addr" to="DataRAM_21_load" fromId="41" toId="73">
</dataflow>
<dataflow id="359" from="DataRAM_22_addr" to="DataRAM_22_load" fromId="42" toId="74">
</dataflow>
<dataflow id="360" from="DataRAM_23_addr" to="DataRAM_23_load" fromId="43" toId="75">
</dataflow>
<dataflow id="361" from="DataRAM_24_addr" to="DataRAM_24_load" fromId="44" toId="76">
</dataflow>
<dataflow id="362" from="DataRAM_25_addr" to="DataRAM_25_load" fromId="45" toId="77">
</dataflow>
<dataflow id="363" from="DataRAM_26_addr" to="DataRAM_26_load" fromId="46" toId="78">
</dataflow>
<dataflow id="364" from="DataRAM_27_addr" to="DataRAM_27_load" fromId="47" toId="79">
</dataflow>
<dataflow id="365" from="DataRAM_28_addr" to="DataRAM_28_load" fromId="48" toId="80">
</dataflow>
<dataflow id="366" from="DataRAM_29_addr" to="DataRAM_29_load" fromId="49" toId="81">
</dataflow>
<dataflow id="367" from="DataRAM_30_addr" to="DataRAM_30_load" fromId="50" toId="82">
</dataflow>
<dataflow id="368" from="DataRAM_31_addr" to="DataRAM_31_load" fromId="51" toId="83">
</dataflow>
<dataflow id="369" from="add_ln58" to="store_ln58" fromId="16" toId="84">
</dataflow>
<dataflow id="370" from="i_1" to="store_ln58" fromId="7" toId="84">
</dataflow>
<dataflow id="371" from="DataRAM_addr" to="DataRAM_load" fromId="20" toId="85">
</dataflow>
<dataflow id="372" from="DataRAM_1_addr" to="DataRAM_1_load" fromId="21" toId="86">
</dataflow>
<dataflow id="373" from="DataRAM_2_addr" to="DataRAM_2_load" fromId="22" toId="87">
</dataflow>
<dataflow id="374" from="DataRAM_3_addr" to="DataRAM_3_load" fromId="23" toId="88">
</dataflow>
<dataflow id="375" from="DataRAM_4_addr" to="DataRAM_4_load" fromId="24" toId="89">
</dataflow>
<dataflow id="376" from="DataRAM_5_addr" to="DataRAM_5_load" fromId="25" toId="90">
</dataflow>
<dataflow id="377" from="DataRAM_6_addr" to="DataRAM_6_load" fromId="26" toId="91">
</dataflow>
<dataflow id="378" from="DataRAM_7_addr" to="DataRAM_7_load" fromId="27" toId="92">
</dataflow>
<dataflow id="379" from="DataRAM_8_addr" to="DataRAM_8_load" fromId="28" toId="93">
</dataflow>
<dataflow id="380" from="DataRAM_9_addr" to="DataRAM_9_load" fromId="29" toId="94">
</dataflow>
<dataflow id="381" from="DataRAM_10_addr" to="DataRAM_10_load" fromId="30" toId="95">
</dataflow>
<dataflow id="382" from="DataRAM_11_addr" to="DataRAM_11_load" fromId="31" toId="96">
</dataflow>
<dataflow id="383" from="DataRAM_12_addr" to="DataRAM_12_load" fromId="32" toId="97">
</dataflow>
<dataflow id="384" from="DataRAM_13_addr" to="DataRAM_13_load" fromId="33" toId="98">
</dataflow>
<dataflow id="385" from="DataRAM_14_addr" to="DataRAM_14_load" fromId="34" toId="99">
</dataflow>
<dataflow id="386" from="DataRAM_15_addr" to="DataRAM_15_load" fromId="35" toId="100">
</dataflow>
<dataflow id="387" from="DataRAM_16_addr" to="DataRAM_16_load" fromId="36" toId="101">
</dataflow>
<dataflow id="388" from="DataRAM_17_addr" to="DataRAM_17_load" fromId="37" toId="102">
</dataflow>
<dataflow id="389" from="DataRAM_18_addr" to="DataRAM_18_load" fromId="38" toId="103">
</dataflow>
<dataflow id="390" from="DataRAM_19_addr" to="DataRAM_19_load" fromId="39" toId="104">
</dataflow>
<dataflow id="391" from="DataRAM_20_addr" to="DataRAM_20_load" fromId="40" toId="105">
</dataflow>
<dataflow id="392" from="DataRAM_21_addr" to="DataRAM_21_load" fromId="41" toId="106">
</dataflow>
<dataflow id="393" from="DataRAM_22_addr" to="DataRAM_22_load" fromId="42" toId="107">
</dataflow>
<dataflow id="394" from="DataRAM_23_addr" to="DataRAM_23_load" fromId="43" toId="108">
</dataflow>
<dataflow id="395" from="DataRAM_24_addr" to="DataRAM_24_load" fromId="44" toId="109">
</dataflow>
<dataflow id="396" from="DataRAM_25_addr" to="DataRAM_25_load" fromId="45" toId="110">
</dataflow>
<dataflow id="397" from="DataRAM_26_addr" to="DataRAM_26_load" fromId="46" toId="111">
</dataflow>
<dataflow id="398" from="DataRAM_27_addr" to="DataRAM_27_load" fromId="47" toId="112">
</dataflow>
<dataflow id="399" from="DataRAM_28_addr" to="DataRAM_28_load" fromId="48" toId="113">
</dataflow>
<dataflow id="400" from="DataRAM_29_addr" to="DataRAM_29_load" fromId="49" toId="114">
</dataflow>
<dataflow id="401" from="DataRAM_30_addr" to="DataRAM_30_load" fromId="50" toId="115">
</dataflow>
<dataflow id="402" from="DataRAM_31_addr" to="DataRAM_31_load" fromId="51" toId="116">
</dataflow>
<dataflow id="403" from="i" to="empty" fromId="13" toId="117">
</dataflow>
<dataflow id="405" from="_ssdm_op_Mux.ap_auto.16i32.i4" to="tmp" fromId="404" toId="118">
</dataflow>
<dataflow id="406" from="DataRAM_load" to="tmp" fromId="85" toId="118">
</dataflow>
<dataflow id="407" from="DataRAM_1_load" to="tmp" fromId="86" toId="118">
</dataflow>
<dataflow id="408" from="DataRAM_2_load" to="tmp" fromId="87" toId="118">
</dataflow>
<dataflow id="409" from="DataRAM_3_load" to="tmp" fromId="88" toId="118">
</dataflow>
<dataflow id="410" from="DataRAM_4_load" to="tmp" fromId="89" toId="118">
</dataflow>
<dataflow id="411" from="DataRAM_5_load" to="tmp" fromId="90" toId="118">
</dataflow>
<dataflow id="412" from="DataRAM_6_load" to="tmp" fromId="91" toId="118">
</dataflow>
<dataflow id="413" from="DataRAM_7_load" to="tmp" fromId="92" toId="118">
</dataflow>
<dataflow id="414" from="DataRAM_8_load" to="tmp" fromId="93" toId="118">
</dataflow>
<dataflow id="415" from="DataRAM_9_load" to="tmp" fromId="94" toId="118">
</dataflow>
<dataflow id="416" from="DataRAM_10_load" to="tmp" fromId="95" toId="118">
</dataflow>
<dataflow id="417" from="DataRAM_11_load" to="tmp" fromId="96" toId="118">
</dataflow>
<dataflow id="418" from="DataRAM_12_load" to="tmp" fromId="97" toId="118">
</dataflow>
<dataflow id="419" from="DataRAM_13_load" to="tmp" fromId="98" toId="118">
</dataflow>
<dataflow id="420" from="DataRAM_14_load" to="tmp" fromId="99" toId="118">
</dataflow>
<dataflow id="421" from="DataRAM_15_load" to="tmp" fromId="100" toId="118">
</dataflow>
<dataflow id="422" from="empty" to="tmp" fromId="117" toId="118">
</dataflow>
<dataflow id="423" from="_ssdm_op_Mux.ap_auto.16i32.i4" to="tmp_1" fromId="404" toId="119">
</dataflow>
<dataflow id="424" from="DataRAM_16_load" to="tmp_1" fromId="101" toId="119">
</dataflow>
<dataflow id="425" from="DataRAM_17_load" to="tmp_1" fromId="102" toId="119">
</dataflow>
<dataflow id="426" from="DataRAM_18_load" to="tmp_1" fromId="103" toId="119">
</dataflow>
<dataflow id="427" from="DataRAM_19_load" to="tmp_1" fromId="104" toId="119">
</dataflow>
<dataflow id="428" from="DataRAM_20_load" to="tmp_1" fromId="105" toId="119">
</dataflow>
<dataflow id="429" from="DataRAM_21_load" to="tmp_1" fromId="106" toId="119">
</dataflow>
<dataflow id="430" from="DataRAM_22_load" to="tmp_1" fromId="107" toId="119">
</dataflow>
<dataflow id="431" from="DataRAM_23_load" to="tmp_1" fromId="108" toId="119">
</dataflow>
<dataflow id="432" from="DataRAM_24_load" to="tmp_1" fromId="109" toId="119">
</dataflow>
<dataflow id="433" from="DataRAM_25_load" to="tmp_1" fromId="110" toId="119">
</dataflow>
<dataflow id="434" from="DataRAM_26_load" to="tmp_1" fromId="111" toId="119">
</dataflow>
<dataflow id="435" from="DataRAM_27_load" to="tmp_1" fromId="112" toId="119">
</dataflow>
<dataflow id="436" from="DataRAM_28_load" to="tmp_1" fromId="113" toId="119">
</dataflow>
<dataflow id="437" from="DataRAM_29_load" to="tmp_1" fromId="114" toId="119">
</dataflow>
<dataflow id="438" from="DataRAM_30_load" to="tmp_1" fromId="115" toId="119">
</dataflow>
<dataflow id="439" from="DataRAM_31_load" to="tmp_1" fromId="116" toId="119">
</dataflow>
<dataflow id="440" from="empty" to="tmp_1" fromId="117" toId="119">
</dataflow>
<dataflow id="442" from="_ssdm_op_Mux.ap_auto.2i32.i1" to="tmp_2" fromId="441" toId="120">
</dataflow>
<dataflow id="443" from="tmp" to="tmp_2" fromId="118" toId="120">
</dataflow>
<dataflow id="444" from="tmp_1" to="tmp_2" fromId="119" toId="120">
</dataflow>
<dataflow id="445" from="RAMSel_cast_read" to="tmp_2" fromId="10" toId="120">
</dataflow>
<dataflow id="446" from="i" to="i_1_cast69" fromId="13" toId="121">
</dataflow>
<dataflow id="448" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln58" fromId="447" toId="122">
</dataflow>
<dataflow id="450" from="StgValue_449" to="speclooptripcount_ln58" fromId="449" toId="122">
</dataflow>
<dataflow id="451" from="StgValue_449" to="speclooptripcount_ln58" fromId="449" toId="122">
</dataflow>
<dataflow id="452" from="StgValue_449" to="speclooptripcount_ln58" fromId="449" toId="122">
</dataflow>
<dataflow id="454" from="_ssdm_op_SpecLoopName" to="specloopname_ln58" fromId="453" toId="123">
</dataflow>
<dataflow id="456" from="empty_15" to="specloopname_ln58" fromId="455" toId="123">
</dataflow>
<dataflow id="457" from="DataIn" to="DataIn_addr" fromId="174" toId="124">
</dataflow>
<dataflow id="458" from="StgValue_241" to="DataIn_addr" fromId="241" toId="124">
</dataflow>
<dataflow id="459" from="i_1_cast69" to="DataIn_addr" fromId="121" toId="124">
</dataflow>
<dataflow id="460" from="tmp_2" to="store_ln61" fromId="120" toId="125">
</dataflow>
<dataflow id="461" from="DataIn_addr" to="store_ln61" fromId="124" toId="125">
</dataflow>
<dataflow id="462" from="icmp_ln58" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="463" from="icmp_ln58" to="StgValue_4" fromId="15" toId="4">
</dataflow>
</dataflows>


</stg>
