#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Nov  6 12:52:29 2024
# Process ID: 412836
# Current directory: /home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.runs/impl_1
# Command line: vivado -log mcs_top_vanilla.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source mcs_top_vanilla.tcl -notrace
# Log file: /home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.runs/impl_1/mcs_top_vanilla.vdi
# Journal file: /home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.runs/impl_1/vivado.jou
# Running On        :bazaar
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.5 LTS
# Processor Detail  :AMD Ryzen 7 3800X 8-Core Processor
# CPU Frequency     :4191.127 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :50391 MB
# Swap memory       :2051 MB
# Total Virtual     :52442 MB
# Available Virtual :29561 MB
#-----------------------------------------------------------
source mcs_top_vanilla.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1458.555 ; gain = 57.836 ; free physical = 6932 ; free virtual = 27742
Command: link_design -top mcs_top_vanilla -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Device 21-9227] Part: xc7a100tcsg324-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1841.219 ; gain = 0.000 ; free physical = 6514 ; free virtual = 27318
INFO: [Netlist 29-17] Analyzing 441 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.gen/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_0/bd_fc5c_0_microblaze_I_0.xdc] for cell 'cpu_unit/inst/microblaze_I/U0'
Finished Parsing XDC File [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.gen/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_0/bd_fc5c_0_microblaze_I_0.xdc] for cell 'cpu_unit/inst/microblaze_I/U0'
Parsing XDC File [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.gen/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_1/bd_fc5c_0_rst_0_0_board.xdc] for cell 'cpu_unit/inst/rst_0/U0'
Finished Parsing XDC File [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.gen/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_1/bd_fc5c_0_rst_0_0_board.xdc] for cell 'cpu_unit/inst/rst_0/U0'
Parsing XDC File [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.gen/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_1/bd_fc5c_0_rst_0_0.xdc] for cell 'cpu_unit/inst/rst_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.gen/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_1/bd_fc5c_0_rst_0_0.xdc:50]
Finished Parsing XDC File [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.gen/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_1/bd_fc5c_0_rst_0_0.xdc] for cell 'cpu_unit/inst/rst_0/U0'
Parsing XDC File [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.gen/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_3/bd_fc5c_0_dlmb_0.xdc] for cell 'cpu_unit/inst/dlmb/U0'
Finished Parsing XDC File [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.gen/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_3/bd_fc5c_0_dlmb_0.xdc] for cell 'cpu_unit/inst/dlmb/U0'
Parsing XDC File [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.gen/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_9/bd_fc5c_0_iomodule_0_0_board.xdc] for cell 'cpu_unit/inst/iomodule_0/U0'
Finished Parsing XDC File [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.gen/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_9/bd_fc5c_0_iomodule_0_0_board.xdc] for cell 'cpu_unit/inst/iomodule_0/U0'
Parsing XDC File [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.gen/sources_1/ip/microblaze_mcs_0/microblaze_mcs_0_board.xdc] for cell 'cpu_unit/inst'
Finished Parsing XDC File [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.gen/sources_1/ip/microblaze_mcs_0/microblaze_mcs_0_board.xdc] for cell 'cpu_unit/inst'
Parsing XDC File [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc]
WARNING: [Vivado 12-584] No ports matched 'btn[4]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb_led1[0]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb_led1[1]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb_led1[2]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb_led2[0]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb_led2[1]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb_led2[2]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[0]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[1]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[2]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[3]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[4]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[5]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[6]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[7]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[4]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[5]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[6]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[7]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'audio_pdm'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'audio_on'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ps2c'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ps2d'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmp_i2c_scl'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmp_i2c_sda'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'acl_miso'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'acl_mosi'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'acl_sclk'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'acl_ss_n'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hsync'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:156]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:156]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vsync'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:157]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:157]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[8]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[9]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[10]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:160]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:160]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[11]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:161]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:161]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[4]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:162]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:162]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[5]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:163]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[6]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:164]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[7]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:165]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:165]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[0]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:166]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:166]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[1]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[2]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:168]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:168]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[3]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:169]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:169]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_reset'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:174]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:174]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_sclk'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:175]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_mosi'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:176]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:176]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_miso'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_ss_n'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_n[0]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:207]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:207]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_p[0]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:208]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:208]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_n[1]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:209]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:209]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_p[1]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:210]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:210]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_n[2]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:211]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:211]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_p[2]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:212]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:212]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_n[3]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:213]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:213]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_p[3]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:214]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:214]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_top[1]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:223]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:223]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_top[2]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:224]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:224]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_top[3]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:225]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:225]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_top[4]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:226]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:226]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_btm[7]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:227]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:227]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_btm[8]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:228]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:228]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_btm[9]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:229]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:229]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_btm[10]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:230]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:230]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb_top[1]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:237]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:237]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb_top[2]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:238]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:238]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb_top[3]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:239]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:239]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb_top[4]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:240]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:240]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb_btm[7]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:241]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:241]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb_btm[8]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:242]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:242]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb_btm[9]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:243]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:243]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb_btm[10]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:244]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:244]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_top[1]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:251]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:251]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_top[2]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:252]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:252]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_top[3]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:253]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:253]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_top[4]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:254]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:254]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_btm[7]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:255]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:255]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_btm[8]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:256]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:256]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_btm[9]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:257]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:257]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_btm[10]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:258]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:258]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd_top[1]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:266]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:266]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd_top[2]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:267]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:267]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd_top[3]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:268]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:268]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd_top[4]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:269]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:269]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd_btm[7]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:270]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:270]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd_btm[8]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:271]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:271]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd_btm[9]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:272]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:272]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd_btm[10]'. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:273]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc:273]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.srcs/constrs_1/imports/M6 to M7 - Vanilla System/Nexys4_DDR_chu.xdc]
Parsing XDC File [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.gen/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/bd_fc5c_0_mdm_0_0.xdc] for cell 'cpu_unit/inst/mdm_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.gen/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/bd_fc5c_0_mdm_0_0.xdc:4]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2611.449 ; gain = 529.766 ; free physical = 5927 ; free virtual = 26734
Finished Parsing XDC File [/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.gen/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/bd_fc5c_0_mdm_0_0.xdc] for cell 'cpu_unit/inst/mdm_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'mcs_top_vanilla'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.gen/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_0/data/mb_bootloop_le.elf 
INFO: [Project 1-1687] 1 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2627.457 ; gain = 0.000 ; free physical = 5925 ; free virtual = 26732
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 183 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 95 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances
  RAM64M => RAM64M (RAMD64E(x4)): 24 instances

11 Infos, 97 Warnings, 96 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2627.457 ; gain = 1141.184 ; free physical = 5925 ; free virtual = 26732
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2675.480 ; gain = 48.023 ; free physical = 5907 ; free virtual = 26714

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 22326383c

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2675.480 ; gain = 0.000 ; free physical = 5907 ; free virtual = 26714

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 22326383c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2968.176 ; gain = 0.000 ; free physical = 5590 ; free virtual = 26394

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 22326383c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2968.176 ; gain = 0.000 ; free physical = 5590 ; free virtual = 26394
Phase 1 Initialization | Checksum: 22326383c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2968.176 ; gain = 0.000 ; free physical = 5590 ; free virtual = 26394

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 22326383c

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2968.176 ; gain = 0.000 ; free physical = 5590 ; free virtual = 26394

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 22326383c

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2968.176 ; gain = 0.000 ; free physical = 5590 ; free virtual = 26394
Phase 2 Timer Update And Timing Data Collection | Checksum: 22326383c

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2968.176 ; gain = 0.000 ; free physical = 5590 ; free virtual = 26394

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 14 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1f3201184

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2968.176 ; gain = 0.000 ; free physical = 5591 ; free virtual = 26397
Retarget | Checksum: 1f3201184
INFO: [Opt 31-389] Phase Retarget created 87 cells and removed 109 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2773cff63

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2968.176 ; gain = 0.000 ; free physical = 5591 ; free virtual = 26397
Constant propagation | Checksum: 2773cff63
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 12 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 284bd1f18

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2968.176 ; gain = 0.000 ; free physical = 5590 ; free virtual = 26397
Sweep | Checksum: 284bd1f18
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 54 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 284bd1f18

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2968.176 ; gain = 0.000 ; free physical = 5590 ; free virtual = 26397
BUFG optimization | Checksum: 284bd1f18
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 284bd1f18

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2968.176 ; gain = 0.000 ; free physical = 5590 ; free virtual = 26397
Shift Register Optimization | Checksum: 284bd1f18
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 284bd1f18

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2968.176 ; gain = 0.000 ; free physical = 5590 ; free virtual = 26397
Post Processing Netlist | Checksum: 284bd1f18
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 30e057e5c

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2968.176 ; gain = 0.000 ; free physical = 5590 ; free virtual = 26397

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2968.176 ; gain = 0.000 ; free physical = 5590 ; free virtual = 26397
Phase 9.2 Verifying Netlist Connectivity | Checksum: 30e057e5c

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2968.176 ; gain = 0.000 ; free physical = 5590 ; free virtual = 26397
Phase 9 Finalization | Checksum: 30e057e5c

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2968.176 ; gain = 0.000 ; free physical = 5590 ; free virtual = 26397
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              87  |             109  |                                              1  |
|  Constant propagation         |               4  |              12  |                                              1  |
|  Sweep                        |               0  |              54  |                                              1  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 30e057e5c

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2968.176 ; gain = 0.000 ; free physical = 5590 ; free virtual = 26397

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 30e057e5c

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5472 ; free virtual = 26275
Ending Power Optimization Task | Checksum: 30e057e5c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3215.152 ; gain = 246.977 ; free physical = 5472 ; free virtual = 26275

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 30e057e5c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5472 ; free virtual = 26275

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5472 ; free virtual = 26275
Ending Netlist Obfuscation Task | Checksum: 30e057e5c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5472 ; free virtual = 26275
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 97 Warnings, 96 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3215.152 ; gain = 587.695 ; free physical = 5472 ; free virtual = 26275
INFO: [Vivado 12-24828] Executing command : report_drc -file mcs_top_vanilla_drc_opted.rpt -pb mcs_top_vanilla_drc_opted.pb -rpx mcs_top_vanilla_drc_opted.rpx
Command: report_drc -file mcs_top_vanilla_drc_opted.rpt -pb mcs_top_vanilla_drc_opted.pb -rpx mcs_top_vanilla_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.runs/impl_1/mcs_top_vanilla_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5449 ; free virtual = 26253
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5449 ; free virtual = 26253
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5449 ; free virtual = 26253
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5449 ; free virtual = 26253
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5449 ; free virtual = 26253
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5449 ; free virtual = 26253
Write Physdb Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5449 ; free virtual = 26253
INFO: [Common 17-1381] The checkpoint '/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.runs/impl_1/mcs_top_vanilla_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5408 ; free virtual = 26214
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 23c124e88

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5408 ; free virtual = 26214
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5408 ; free virtual = 26214

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1319428d6

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5377 ; free virtual = 26183

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17a754075

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5377 ; free virtual = 26182

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17a754075

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5377 ; free virtual = 26182
Phase 1 Placer Initialization | Checksum: 17a754075

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5377 ; free virtual = 26182

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b0df2308

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5474 ; free virtual = 26279

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 155392772

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5476 ; free virtual = 26280

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c98df042

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5476 ; free virtual = 26280

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 2cbdbc38a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5482 ; free virtual = 26289

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 134 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 61 nets or LUTs. Breaked 0 LUT, combined 61 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5478 ; free virtual = 26284

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             61  |                    61  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             61  |                    61  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2360cd898

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5478 ; free virtual = 26282
Phase 2.4 Global Placement Core | Checksum: 2035ffb97

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5478 ; free virtual = 26282
Phase 2 Global Placement | Checksum: 2035ffb97

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5478 ; free virtual = 26282

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 22ef30b8c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5477 ; free virtual = 26281

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19291ca1b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5477 ; free virtual = 26281

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f7c057bb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5477 ; free virtual = 26281

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1fb3b8600

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5477 ; free virtual = 26281

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1360fd4ac

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5483 ; free virtual = 26287

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2a3a0c492

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5482 ; free virtual = 26286

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 24b1a2ed9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5482 ; free virtual = 26286

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 27670f92f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5482 ; free virtual = 26286

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 28815a633

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5484 ; free virtual = 26288
Phase 3 Detail Placement | Checksum: 28815a633

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5484 ; free virtual = 26288

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 254c6f083

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.010 | TNS=-52.436 |
Phase 1 Physical Synthesis Initialization | Checksum: 1ae0a5339

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5480 ; free virtual = 26284
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2fde1b838

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5480 ; free virtual = 26284
Phase 4.1.1.1 BUFG Insertion | Checksum: 254c6f083

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5480 ; free virtual = 26284

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.802. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1f7615b34

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5460 ; free virtual = 26264

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5460 ; free virtual = 26264
Phase 4.1 Post Commit Optimization | Checksum: 1f7615b34

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5460 ; free virtual = 26264

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f7615b34

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5460 ; free virtual = 26264

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1f7615b34

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5460 ; free virtual = 26264
Phase 4.3 Placer Reporting | Checksum: 1f7615b34

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5460 ; free virtual = 26264

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5460 ; free virtual = 26264

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5460 ; free virtual = 26264
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 161b1ae73

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5460 ; free virtual = 26264
Ending Placer Task | Checksum: 13cfe27e0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5460 ; free virtual = 26264
82 Infos, 97 Warnings, 96 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5460 ; free virtual = 26264
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file mcs_top_vanilla_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5425 ; free virtual = 26230
INFO: [Vivado 12-24828] Executing command : report_utilization -file mcs_top_vanilla_utilization_placed.rpt -pb mcs_top_vanilla_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file mcs_top_vanilla_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5414 ; free virtual = 26218
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5414 ; free virtual = 26219
Wrote PlaceDB: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5412 ; free virtual = 26220
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5412 ; free virtual = 26220
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5412 ; free virtual = 26221
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5412 ; free virtual = 26221
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5410 ; free virtual = 26219
Write Physdb Complete: Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5410 ; free virtual = 26220
INFO: [Common 17-1381] The checkpoint '/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.runs/impl_1/mcs_top_vanilla_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5380 ; free virtual = 26186
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.21s |  WALL: 0.39s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5380 ; free virtual = 26186

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.803 | TNS=-35.559 |
Phase 1 Physical Synthesis Initialization | Checksum: 1f37037df

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5380 ; free virtual = 26186
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.803 | TNS=-35.559 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1f37037df

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5380 ; free virtual = 26186

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.803 | TNS=-35.559 |
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg_reg[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mmio_unit/blinkled_slot4/buffer_reg_3[4].  Re-placed instance mmio_unit/blinkled_slot4/buffer_reg_3_reg[4]
INFO: [Physopt 32-735] Processed net mmio_unit/blinkled_slot4/buffer_reg_3[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.802 | TNS=-34.474 |
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_three/counter_reg_reg[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net mmio_unit/blinkled_slot4/buffer_reg_2[2]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net mmio_unit/blinkled_slot4/buffer_reg_2[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.796 | TNS=-34.306 |
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/buffer_reg_2[2]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_three/counter_reg_reg[24]_i_1__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_three/counter_reg_reg[20]_i_1__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_three/counter_reg_reg[16]_i_1__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_three/counter_reg_reg[12]_i_1__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_three/counter_reg_reg[8]_i_1__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_three/counter_reg_reg[4]_i_1__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_three/counter_reg_reg[0]_i_1__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_three/counter_reg[0]_i_5__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_three/counter_reg1_carry__1_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net mmio_unit/blinkled_slot4/blinker_three/counter_reg1_carry__1_i_3__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.763 | TNS=-31.134 |
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/buffer_reg_3[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg_reg[24]_i_1__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg_reg[20]_i_1__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg_reg[16]_i_1__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg_reg[12]_i_1__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg_reg[8]_i_1__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg_reg[4]_i_1__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg_reg[0]_i_1__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg[0]_i_5__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg1_carry__1_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg1_carry__1_i_3__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.736 | TNS=-30.432 |
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg1_carry__1_i_2__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg2_carry__5_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg2_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg2_carry__4_i_1__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg3__155_carry__4_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg3__155_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg3__155_carry__3_i_5__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg3__155_carry__3_i_1__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg3__80_carry__3_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg3__80_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg3__80_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg3__80_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg3__80_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg_reg[28]_i_1__2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg_reg[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/buffer_reg_3[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg[0]_i_5__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg1_carry__1_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg1_carry__1_i_2__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg2_carry__5_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg2_carry__4_i_1__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg3__155_carry__4_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg3__155_carry__3_i_5__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg3__155_carry__3_i_1__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg3__80_carry__3_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg_reg[28]_i_1__2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.736 | TNS=-30.432 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5382 ; free virtual = 26188
Phase 3 Critical Path Optimization | Checksum: 1f37037df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5382 ; free virtual = 26188

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.736 | TNS=-30.432 |
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg_reg[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/buffer_reg_3[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg_reg[24]_i_1__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg_reg[20]_i_1__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg_reg[16]_i_1__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg_reg[12]_i_1__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg_reg[8]_i_1__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg_reg[4]_i_1__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg_reg[0]_i_1__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg[0]_i_5__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg1_carry__1_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg1_carry__1_i_2__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg2_carry__5_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg2_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg2_carry__4_i_1__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg3__155_carry__4_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg3__155_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg3__155_carry__3_i_5__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg3__155_carry__3_i_1__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg3__80_carry__3_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg3__80_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg3__80_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg3__80_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg3__80_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg_reg[28]_i_1__2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg_reg[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/buffer_reg_3[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg[0]_i_5__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg1_carry__1_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg1_carry__1_i_2__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg2_carry__5_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg2_carry__4_i_1__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg3__155_carry__4_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg3__155_carry__3_i_5__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg3__155_carry__3_i_1__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg3__80_carry__3_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mmio_unit/blinkled_slot4/blinker_four/counter_reg_reg[28]_i_1__2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.736 | TNS=-30.432 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5391 ; free virtual = 26197
Phase 4 Critical Path Optimization | Checksum: 1f37037df

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5391 ; free virtual = 26197
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5391 ; free virtual = 26197
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.736 | TNS=-30.432 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.067  |          5.128  |            1  |              0  |                     4  |           0  |           2  |  00:00:02  |
|  Total          |          0.067  |          5.128  |            1  |              0  |                     4  |           0  |           3  |  00:00:02  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5391 ; free virtual = 26197
Ending Physical Synthesis Task | Checksum: 31a4fc349

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5391 ; free virtual = 26197
INFO: [Common 17-83] Releasing license: Implementation
206 Infos, 97 Warnings, 96 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5391 ; free virtual = 26197
Wrote PlaceDB: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5391 ; free virtual = 26201
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5391 ; free virtual = 26201
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5391 ; free virtual = 26202
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5391 ; free virtual = 26202
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5391 ; free virtual = 26203
Write Physdb Complete: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5391 ; free virtual = 26203
INFO: [Common 17-1381] The checkpoint '/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.runs/impl_1/mcs_top_vanilla_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 8c49db98 ConstDB: 0 ShapeSum: e58f3280 RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 99154e53 | NumContArr: e734423f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 3059b85cc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5412 ; free virtual = 26219

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 3059b85cc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5412 ; free virtual = 26219

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 3059b85cc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5412 ; free virtual = 26219
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 21a6bd605

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5381 ; free virtual = 26188
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.672 | TNS=-21.763| WHS=-0.180 | THS=-68.155|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3000
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3000
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1cadc0527

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5374 ; free virtual = 26182

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1cadc0527

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 3215.152 ; gain = 0.000 ; free physical = 5374 ; free virtual = 26182

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 3026ff518

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 3240.359 ; gain = 25.207 ; free physical = 5362 ; free virtual = 26169
Phase 4 Initial Routing | Checksum: 3026ff518

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 3240.359 ; gain = 25.207 ; free physical = 5362 ; free virtual = 26169
INFO: [Route 35-580] Design has 35 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+==============================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                          |
+====================+===================+==============================================================+
| sys_clk_pin        | sys_clk_pin       | mmio_unit/blinkled_slot4/blinker_three/counter_reg_reg[31]/D |
| sys_clk_pin        | sys_clk_pin       | mmio_unit/blinkled_slot4/blinker_one/counter_reg_reg[29]/D   |
| sys_clk_pin        | sys_clk_pin       | mmio_unit/blinkled_slot4/blinker_three/counter_reg_reg[28]/D |
| sys_clk_pin        | sys_clk_pin       | mmio_unit/blinkled_slot4/blinker_three/counter_reg_reg[27]/D |
| sys_clk_pin        | sys_clk_pin       | mmio_unit/blinkled_slot4/blinker_one/counter_reg_reg[30]/D   |
+--------------------+-------------------+--------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 499
 Number of Nodes with overlaps = 117
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.066 | TNS=-57.802| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 19e4af086

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 3256.359 ; gain = 41.207 ; free physical = 5325 ; free virtual = 26133

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 252
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.916 | TNS=-49.682| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 280a73d9b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 3256.359 ; gain = 41.207 ; free physical = 5328 ; free virtual = 26136

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 248
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.942 | TNS=-50.194| WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 2c6610857

Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 3256.359 ; gain = 41.207 ; free physical = 5328 ; free virtual = 26136
Phase 5 Rip-up And Reroute | Checksum: 2c6610857

Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 3256.359 ; gain = 41.207 ; free physical = 5328 ; free virtual = 26136

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 30c1e5ec0

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 3256.359 ; gain = 41.207 ; free physical = 5329 ; free virtual = 26136
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.837 | TNS=-40.859| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 2ff97a713

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 3256.359 ; gain = 41.207 ; free physical = 5329 ; free virtual = 26136

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2ff97a713

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 3256.359 ; gain = 41.207 ; free physical = 5329 ; free virtual = 26136
Phase 6 Delay and Skew Optimization | Checksum: 2ff97a713

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 3256.359 ; gain = 41.207 ; free physical = 5329 ; free virtual = 26136

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.837 | TNS=-40.704| WHS=0.063  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 3015e4a65

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 3256.359 ; gain = 41.207 ; free physical = 5329 ; free virtual = 26136
Phase 7 Post Hold Fix | Checksum: 3015e4a65

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 3256.359 ; gain = 41.207 ; free physical = 5329 ; free virtual = 26136

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.667581 %
  Global Horizontal Routing Utilization  = 0.868429 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 45.9459%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 49.5495%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 52.9412%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 55.8824%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 3015e4a65

Time (s): cpu = 00:00:41 ; elapsed = 00:00:24 . Memory (MB): peak = 3256.359 ; gain = 41.207 ; free physical = 5329 ; free virtual = 26136

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 3015e4a65

Time (s): cpu = 00:00:41 ; elapsed = 00:00:24 . Memory (MB): peak = 3256.359 ; gain = 41.207 ; free physical = 5329 ; free virtual = 26136

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 28d9b9d96

Time (s): cpu = 00:00:41 ; elapsed = 00:00:24 . Memory (MB): peak = 3256.359 ; gain = 41.207 ; free physical = 5329 ; free virtual = 26136

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 28d9b9d96

Time (s): cpu = 00:00:41 ; elapsed = 00:00:24 . Memory (MB): peak = 3256.359 ; gain = 41.207 ; free physical = 5329 ; free virtual = 26136

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.837 | TNS=-40.704| WHS=0.063  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 28d9b9d96

Time (s): cpu = 00:00:41 ; elapsed = 00:00:24 . Memory (MB): peak = 3256.359 ; gain = 41.207 ; free physical = 5329 ; free virtual = 26136
Total Elapsed time in route_design: 24.42 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 20f3d991f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:24 . Memory (MB): peak = 3256.359 ; gain = 41.207 ; free physical = 5329 ; free virtual = 26136
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 20f3d991f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:24 . Memory (MB): peak = 3256.359 ; gain = 41.207 ; free physical = 5329 ; free virtual = 26136

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
226 Infos, 98 Warnings, 96 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 3256.359 ; gain = 41.207 ; free physical = 5329 ; free virtual = 26136
INFO: [Vivado 12-24828] Executing command : report_drc -file mcs_top_vanilla_drc_routed.rpt -pb mcs_top_vanilla_drc_routed.pb -rpx mcs_top_vanilla_drc_routed.rpx
Command: report_drc -file mcs_top_vanilla_drc_routed.rpt -pb mcs_top_vanilla_drc_routed.pb -rpx mcs_top_vanilla_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.runs/impl_1/mcs_top_vanilla_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file mcs_top_vanilla_methodology_drc_routed.rpt -pb mcs_top_vanilla_methodology_drc_routed.pb -rpx mcs_top_vanilla_methodology_drc_routed.rpx
Command: report_methodology -file mcs_top_vanilla_methodology_drc_routed.rpt -pb mcs_top_vanilla_methodology_drc_routed.pb -rpx mcs_top_vanilla_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.runs/impl_1/mcs_top_vanilla_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file mcs_top_vanilla_timing_summary_routed.rpt -pb mcs_top_vanilla_timing_summary_routed.pb -rpx mcs_top_vanilla_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file mcs_top_vanilla_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file mcs_top_vanilla_route_status.rpt -pb mcs_top_vanilla_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file mcs_top_vanilla_bus_skew_routed.rpt -pb mcs_top_vanilla_bus_skew_routed.pb -rpx mcs_top_vanilla_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file mcs_top_vanilla_power_routed.rpt -pb mcs_top_vanilla_power_summary_routed.pb -rpx mcs_top_vanilla_power_routed.rpx
Command: report_power -file mcs_top_vanilla_power_routed.rpt -pb mcs_top_vanilla_power_summary_routed.pb -rpx mcs_top_vanilla_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
246 Infos, 99 Warnings, 97 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file mcs_top_vanilla_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3344.402 ; gain = 0.000 ; free physical = 5252 ; free virtual = 26065
Wrote PlaceDB: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3344.402 ; gain = 0.000 ; free physical = 5245 ; free virtual = 26062
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3344.402 ; gain = 0.000 ; free physical = 5245 ; free virtual = 26062
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3344.402 ; gain = 0.000 ; free physical = 5243 ; free virtual = 26060
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3344.402 ; gain = 0.000 ; free physical = 5243 ; free virtual = 26061
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3344.402 ; gain = 0.000 ; free physical = 5244 ; free virtual = 26062
Write Physdb Complete: Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3344.402 ; gain = 0.000 ; free physical = 5244 ; free virtual = 26062
INFO: [Common 17-1381] The checkpoint '/home/noah/Projects/ECE-4310_Lab-7v11/ECE-4310_Lab-7v11.runs/impl_1/mcs_top_vanilla_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed Nov  6 12:53:50 2024...
