#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Nov 10 13:45:57 2022
# Process ID: 101533
# Current directory: /home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.runs/synth_1
# Command line: vivado -log transmetteur_UART.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source transmetteur_UART.tcl
# Log file: /home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.runs/synth_1/transmetteur_UART.vds
# Journal file: /home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.runs/synth_1/vivado.jou
# Running On: pop-os, OS: Linux, CPU Frequency: 4100.271 MHz, CPU Physical cores: 6, Host memory: 16561 MB
#-----------------------------------------------------------
source transmetteur_UART.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/utils_1/imports/synth_1/transmetteur_UART.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/utils_1/imports/synth_1/transmetteur_UART.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top transmetteur_UART -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-1810] synth_design options have changed between reference and incremental; A full resynthesis will be run
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 101588
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2619.766 ; gain = 0.000 ; free physical = 157 ; free virtual = 7132
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'transmetteur_UART' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/new/transmetteur_UART.vhd:45]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'rdc_Nbits' declared at '/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/imports/new/rdc_load_Nbits.vhd:34' bound to instance 'rdc_12' of component 'rdc_Nbits' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/new/transmetteur_UART.vhd:99]
INFO: [Synth 8-638] synthesizing module 'rdc_Nbits' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/imports/new/rdc_load_Nbits.vhd:45]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'bit_register' declared at '/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/imports/new/bit_register.vhd:33' bound to instance 'reg_0' of component 'bit_register' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/imports/new/rdc_load_Nbits.vhd:65]
INFO: [Synth 8-638] synthesizing module 'bit_register' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/imports/new/bit_register.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'bit_register' (0#1) [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/imports/new/bit_register.vhd:41]
INFO: [Synth 8-3491] module 'multiplexer' declared at '/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/imports/new/multiplexer.vhd:34' bound to instance 'mux_0' of component 'multiplexer' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/imports/new/rdc_load_Nbits.vhd:66]
INFO: [Synth 8-638] synthesizing module 'multiplexer' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/imports/new/multiplexer.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'multiplexer' (0#1) [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/imports/new/multiplexer.vhd:41]
INFO: [Synth 8-3491] module 'bit_register' declared at '/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/imports/new/bit_register.vhd:33' bound to instance 'reg_i' of component 'bit_register' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/imports/new/rdc_load_Nbits.vhd:69]
INFO: [Synth 8-3491] module 'multiplexer' declared at '/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/imports/new/multiplexer.vhd:34' bound to instance 'mux_i' of component 'multiplexer' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/imports/new/rdc_load_Nbits.vhd:70]
INFO: [Synth 8-3491] module 'bit_register' declared at '/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/imports/new/bit_register.vhd:33' bound to instance 'reg_i' of component 'bit_register' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/imports/new/rdc_load_Nbits.vhd:69]
INFO: [Synth 8-3491] module 'multiplexer' declared at '/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/imports/new/multiplexer.vhd:34' bound to instance 'mux_i' of component 'multiplexer' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/imports/new/rdc_load_Nbits.vhd:70]
INFO: [Synth 8-3491] module 'bit_register' declared at '/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/imports/new/bit_register.vhd:33' bound to instance 'reg_i' of component 'bit_register' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/imports/new/rdc_load_Nbits.vhd:69]
INFO: [Synth 8-3491] module 'multiplexer' declared at '/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/imports/new/multiplexer.vhd:34' bound to instance 'mux_i' of component 'multiplexer' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/imports/new/rdc_load_Nbits.vhd:70]
INFO: [Synth 8-3491] module 'bit_register' declared at '/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/imports/new/bit_register.vhd:33' bound to instance 'reg_i' of component 'bit_register' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/imports/new/rdc_load_Nbits.vhd:69]
INFO: [Synth 8-3491] module 'multiplexer' declared at '/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/imports/new/multiplexer.vhd:34' bound to instance 'mux_i' of component 'multiplexer' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/imports/new/rdc_load_Nbits.vhd:70]
INFO: [Synth 8-3491] module 'bit_register' declared at '/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/imports/new/bit_register.vhd:33' bound to instance 'reg_i' of component 'bit_register' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/imports/new/rdc_load_Nbits.vhd:69]
INFO: [Synth 8-3491] module 'multiplexer' declared at '/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/imports/new/multiplexer.vhd:34' bound to instance 'mux_i' of component 'multiplexer' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/imports/new/rdc_load_Nbits.vhd:70]
INFO: [Synth 8-3491] module 'bit_register' declared at '/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/imports/new/bit_register.vhd:33' bound to instance 'reg_i' of component 'bit_register' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/imports/new/rdc_load_Nbits.vhd:69]
INFO: [Synth 8-3491] module 'multiplexer' declared at '/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/imports/new/multiplexer.vhd:34' bound to instance 'mux_i' of component 'multiplexer' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/imports/new/rdc_load_Nbits.vhd:70]
INFO: [Synth 8-3491] module 'bit_register' declared at '/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/imports/new/bit_register.vhd:33' bound to instance 'reg_i' of component 'bit_register' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/imports/new/rdc_load_Nbits.vhd:69]
INFO: [Synth 8-3491] module 'multiplexer' declared at '/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/imports/new/multiplexer.vhd:34' bound to instance 'mux_i' of component 'multiplexer' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/imports/new/rdc_load_Nbits.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'rdc_Nbits' (0#1) [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/imports/new/rdc_load_Nbits.vhd:45]
	Parameter in_count bound to: 13020 - type: integer 
INFO: [Synth 8-3491] module 'pulse_generator' declared at '/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/new/pulse_generator.vhd:35' bound to instance 'pulse_gen' of component 'pulse_generator' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/new/transmetteur_UART.vhd:103]
INFO: [Synth 8-638] synthesizing module 'pulse_generator' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/new/pulse_generator.vhd:45]
	Parameter in_count bound to: 13020 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pulse_generator' (0#1) [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/new/pulse_generator.vhd:45]
INFO: [Synth 8-3491] module 'counter' declared at '/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/new/counter.vhd:34' bound to instance 'bit_counter' of component 'counter' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/new/transmetteur_UART.vhd:107]
INFO: [Synth 8-638] synthesizing module 'counter' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/new/counter.vhd:41]
INFO: [Synth 8-3491] module 'u7_adder' declared at '/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/new/u7_adder.vhd:34' bound to instance 'adder_1' of component 'u7_adder' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/new/counter.vhd:63]
INFO: [Synth 8-638] synthesizing module 'u7_adder' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/new/u7_adder.vhd:41]
INFO: [Synth 8-3491] module 'bit_adder' declared at '/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/new/adder.vhd:34' bound to instance 'bit_adder_0' of component 'bit_adder' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/new/u7_adder.vhd:52]
INFO: [Synth 8-638] synthesizing module 'bit_adder' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/new/adder.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'bit_adder' (0#1) [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/new/adder.vhd:41]
INFO: [Synth 8-3491] module 'bit_adder' declared at '/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/new/adder.vhd:34' bound to instance 'bit_adder_1' of component 'bit_adder' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/new/u7_adder.vhd:60]
INFO: [Synth 8-3491] module 'bit_adder' declared at '/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/new/adder.vhd:34' bound to instance 'bit_adder_2' of component 'bit_adder' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/new/u7_adder.vhd:68]
INFO: [Synth 8-3491] module 'bit_adder' declared at '/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/new/adder.vhd:34' bound to instance 'bit_adder_3' of component 'bit_adder' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/new/u7_adder.vhd:76]
INFO: [Synth 8-3491] module 'bit_adder' declared at '/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/new/adder.vhd:34' bound to instance 'bit_adder_4' of component 'bit_adder' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/new/u7_adder.vhd:84]
INFO: [Synth 8-3491] module 'bit_adder' declared at '/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/new/adder.vhd:34' bound to instance 'bit_adder_5' of component 'bit_adder' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/new/u7_adder.vhd:92]
INFO: [Synth 8-3491] module 'bit_adder' declared at '/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/new/adder.vhd:34' bound to instance 'bit_adder_6' of component 'bit_adder' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/new/u7_adder.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'u7_adder' (0#1) [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/new/u7_adder.vhd:41]
INFO: [Synth 8-3491] module 'u7_adder' declared at '/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/new/u7_adder.vhd:34' bound to instance 'adder_2' of component 'u7_adder' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/new/counter.vhd:64]
INFO: [Synth 8-3491] module 'bit_register' declared at '/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/imports/new/bit_register.vhd:33' bound to instance 'reg0' of component 'bit_register' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/new/counter.vhd:66]
INFO: [Synth 8-3491] module 'bit_register' declared at '/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/imports/new/bit_register.vhd:33' bound to instance 'reg1' of component 'bit_register' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/new/counter.vhd:67]
INFO: [Synth 8-3491] module 'bit_register' declared at '/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/imports/new/bit_register.vhd:33' bound to instance 'reg2' of component 'bit_register' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/new/counter.vhd:68]
INFO: [Synth 8-3491] module 'bit_register' declared at '/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/imports/new/bit_register.vhd:33' bound to instance 'reg3' of component 'bit_register' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/new/counter.vhd:69]
INFO: [Synth 8-3491] module 'bit_register' declared at '/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/imports/new/bit_register.vhd:33' bound to instance 'reg4' of component 'bit_register' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/new/counter.vhd:70]
INFO: [Synth 8-3491] module 'bit_register' declared at '/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/imports/new/bit_register.vhd:33' bound to instance 'reg5' of component 'bit_register' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/new/counter.vhd:71]
INFO: [Synth 8-3491] module 'bit_register' declared at '/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/imports/new/bit_register.vhd:33' bound to instance 'reg6' of component 'bit_register' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/new/counter.vhd:72]
INFO: [Synth 8-3491] module 'bit_register' declared at '/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/imports/new/bit_register.vhd:33' bound to instance 'reg7' of component 'bit_register' [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/new/counter.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'counter' (0#1) [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/new/counter.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'transmetteur_UART' (0#1) [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/sources_1/new/transmetteur_UART.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2619.766 ; gain = 0.000 ; free physical = 1219 ; free virtual = 8175
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2619.766 ; gain = 0.000 ; free physical = 1218 ; free virtual = 8173
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2619.766 ; gain = 0.000 ; free physical = 1218 ; free virtual = 8173
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2619.766 ; gain = 0.000 ; free physical = 1213 ; free virtual = 8169
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/constrs_1/new/num6_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'termine'. [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/constrs_1/new/num6_constraints.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/constrs_1/new/num6_constraints.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'termine'. [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/constrs_1/new/num6_constraints.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/constrs_1/new/num6_constraints.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/constrs_1/new/num6_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.srcs/constrs_1/new/num6_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/transmetteur_UART_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/transmetteur_UART_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2683.797 ; gain = 0.000 ; free physical = 1112 ; free virtual = 8071
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2683.797 ; gain = 0.000 ; free physical = 1112 ; free virtual = 8071
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2683.797 ; gain = 64.031 ; free physical = 1200 ; free virtual = 8162
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2683.797 ; gain = 64.031 ; free physical = 1200 ; free virtual = 8162
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2683.797 ; gain = 64.031 ; free physical = 1200 ; free virtual = 8162
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2683.797 ; gain = 64.031 ; free physical = 1200 ; free virtual = 8163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2683.797 ; gain = 64.031 ; free physical = 1200 ; free virtual = 8163
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'transmetteur_UART'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              idle_state |                              000 |                              000
              load_state |                              001 |                              001
         start_bit_state |                              010 |                              010
         data_bits_state |                              011 |                              011
           end_bit_state |                              100 |                              100
               end_state |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'transmetteur_UART'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2683.797 ; gain = 64.031 ; free physical = 1198 ; free virtual = 8160
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : synth_design options have changed between reference and incremental


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 8     
	   6 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2683.797 ; gain = 64.031 ; free physical = 1279 ; free virtual = 8244
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2683.797 ; gain = 64.031 ; free physical = 1115 ; free virtual = 8090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2683.797 ; gain = 64.031 ; free physical = 1108 ; free virtual = 8082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2683.797 ; gain = 64.031 ; free physical = 1108 ; free virtual = 8083
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2683.797 ; gain = 64.031 ; free physical = 1075 ; free virtual = 8061
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2683.797 ; gain = 64.031 ; free physical = 1075 ; free virtual = 8061
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2683.797 ; gain = 64.031 ; free physical = 1075 ; free virtual = 8061
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2683.797 ; gain = 64.031 ; free physical = 1075 ; free virtual = 8061
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2683.797 ; gain = 64.031 ; free physical = 1075 ; free virtual = 8061
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2683.797 ; gain = 64.031 ; free physical = 1075 ; free virtual = 8061
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT2   |     4|
|5     |LUT3   |    14|
|6     |LUT4   |    12|
|7     |LUT5   |    36|
|8     |LUT6   |     4|
|9     |FDCE   |    52|
|10    |IBUF   |    11|
|11    |OBUF   |     2|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2683.797 ; gain = 64.031 ; free physical = 1075 ; free virtual = 8061
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2683.797 ; gain = 0.000 ; free physical = 1129 ; free virtual = 8114
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2683.797 ; gain = 64.031 ; free physical = 1129 ; free virtual = 8114
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2683.797 ; gain = 0.000 ; free physical = 1113 ; free virtual = 8104
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2683.797 ; gain = 0.000 ; free physical = 1155 ; free virtual = 8149
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 80dd0bae
INFO: [Common 17-83] Releasing license: Synthesis
73 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 2683.797 ; gain = 64.031 ; free physical = 1366 ; free virtual = 8360
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/vini/Documents/FPGA/GIF4202_Lab3/numero5/numero5.runs/synth_1/transmetteur_UART.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file transmetteur_UART_utilization_synth.rpt -pb transmetteur_UART_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 10 13:46:32 2022...
