{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1746800969436 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fpga_project EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"fpga_project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1746800969449 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1746800969487 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1746800969487 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1746800969593 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1746800969599 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1746800969709 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1746800969709 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1746800969709 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1746800969709 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 1325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1746800969711 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 1327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1746800969711 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 1329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1746800969711 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 1331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1746800969711 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1746800969711 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1746800969713 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../../boards/omdazz/board_specific.sdc " "Reading SDC File: '../../../../boards/omdazz/board_specific.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1746800970075 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1746800970079 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1746800970087 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1746800970087 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1746800970087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1746800970087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          CLK " "  20.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1746800970087 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1746800970087 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1746800970128 ""}  } { { "board_specific_top.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/boards/omdazz/board_specific_top.sv" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 1317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1746800970128 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Automatically promoted node RESET~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1746800970129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab_top:i_lab_top\|game_top:i_game_top\|game_sprite_top:sprite_torpedo\|game_sprite_display:sprite_display\|rgb\[2\]~1 " "Destination node lab_top:i_lab_top\|game_top:i_game_top\|game_sprite_top:sprite_torpedo\|game_sprite_display:sprite_display\|rgb\[2\]~1" {  } { { "game_sprite_display.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/game_sprite_display.sv" 143 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1746800970129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab_top:i_lab_top\|game_top:i_game_top\|game_sprite_top:sprite_target\|game_sprite_display:sprite_display\|rgb\[2\]~1 " "Destination node lab_top:i_lab_top\|game_top:i_game_top\|game_sprite_top:sprite_target\|game_sprite_display:sprite_display\|rgb\[2\]~1" {  } { { "game_sprite_display.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/game_sprite_display.sv" 143 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1746800970129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab_top:i_lab_top\|game_top:i_game_top\|game_timer:timer\|counter\[24\]~27 " "Destination node lab_top:i_lab_top\|game_top:i_game_top\|game_timer:timer\|counter\[24\]~27" {  } { { "game_timer.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/game_timer.sv" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1746800970129 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1746800970129 ""}  } { { "board_specific_top.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/boards/omdazz/board_specific_top.sv" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 1318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1746800970129 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1746800970356 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1746800970357 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1746800970357 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1746800970359 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1746800970361 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1746800970363 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1746800970363 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1746800970363 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1746800970393 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1746800970394 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1746800970394 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PSEUDO_GPIO_USING_SDRAM_PINS\[11\] " "Node \"PSEUDO_GPIO_USING_SDRAM_PINS\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PSEUDO_GPIO_USING_SDRAM_PINS\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1746800970427 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PSEUDO_GPIO_USING_SDRAM_PINS\[12\] " "Node \"PSEUDO_GPIO_USING_SDRAM_PINS\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PSEUDO_GPIO_USING_SDRAM_PINS\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1746800970427 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PSEUDO_GPIO_USING_SDRAM_PINS\[13\] " "Node \"PSEUDO_GPIO_USING_SDRAM_PINS\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PSEUDO_GPIO_USING_SDRAM_PINS\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1746800970427 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1746800970427 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1746800970427 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1746800970433 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1746800970864 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1746800970952 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1746800970965 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1746800971177 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1746800971178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1746800971489 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1746800971915 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1746800971915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1746800971964 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1746800971964 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1746800971964 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1746800971968 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.14 " "Total time spent on timing analysis during the Fitter is 0.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1746800972093 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1746800972110 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1746800972270 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1746800972271 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1746800972482 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1746800972854 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1746800972979 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "29 Cyclone IV E " "29 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL 115 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at 115" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "board_specific_top.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/boards/omdazz/board_specific_top.sv" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1746800972986 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PSEUDO_GPIO_USING_SDRAM_PINS\[0\] 3.3-V LVTTL 64 " "Pin PSEUDO_GPIO_USING_SDRAM_PINS\[0\] uses I/O standard 3.3-V LVTTL at 64" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { PSEUDO_GPIO_USING_SDRAM_PINS[0] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PSEUDO_GPIO_USING_SDRAM_PINS\[0\]" } } } } { "board_specific_top.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/boards/omdazz/board_specific_top.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1746800972986 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PSEUDO_GPIO_USING_SDRAM_PINS\[1\] 3.3-V LVTTL 65 " "Pin PSEUDO_GPIO_USING_SDRAM_PINS\[1\] uses I/O standard 3.3-V LVTTL at 65" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { PSEUDO_GPIO_USING_SDRAM_PINS[1] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PSEUDO_GPIO_USING_SDRAM_PINS\[1\]" } } } } { "board_specific_top.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/boards/omdazz/board_specific_top.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1746800972986 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PSEUDO_GPIO_USING_SDRAM_PINS\[2\] 3.3-V LVTTL 66 " "Pin PSEUDO_GPIO_USING_SDRAM_PINS\[2\] uses I/O standard 3.3-V LVTTL at 66" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { PSEUDO_GPIO_USING_SDRAM_PINS[2] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PSEUDO_GPIO_USING_SDRAM_PINS\[2\]" } } } } { "board_specific_top.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/boards/omdazz/board_specific_top.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1746800972986 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PSEUDO_GPIO_USING_SDRAM_PINS\[3\] 3.3-V LVTTL 67 " "Pin PSEUDO_GPIO_USING_SDRAM_PINS\[3\] uses I/O standard 3.3-V LVTTL at 67" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { PSEUDO_GPIO_USING_SDRAM_PINS[3] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PSEUDO_GPIO_USING_SDRAM_PINS\[3\]" } } } } { "board_specific_top.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/boards/omdazz/board_specific_top.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1746800972986 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PSEUDO_GPIO_USING_SDRAM_PINS\[4\] 3.3-V LVTTL 68 " "Pin PSEUDO_GPIO_USING_SDRAM_PINS\[4\] uses I/O standard 3.3-V LVTTL at 68" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { PSEUDO_GPIO_USING_SDRAM_PINS[4] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PSEUDO_GPIO_USING_SDRAM_PINS\[4\]" } } } } { "board_specific_top.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/boards/omdazz/board_specific_top.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1746800972986 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PSEUDO_GPIO_USING_SDRAM_PINS\[5\] 3.3-V LVTTL 69 " "Pin PSEUDO_GPIO_USING_SDRAM_PINS\[5\] uses I/O standard 3.3-V LVTTL at 69" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { PSEUDO_GPIO_USING_SDRAM_PINS[5] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PSEUDO_GPIO_USING_SDRAM_PINS\[5\]" } } } } { "board_specific_top.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/boards/omdazz/board_specific_top.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1746800972986 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PSEUDO_GPIO_USING_SDRAM_PINS\[6\] 3.3-V LVTTL 70 " "Pin PSEUDO_GPIO_USING_SDRAM_PINS\[6\] uses I/O standard 3.3-V LVTTL at 70" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { PSEUDO_GPIO_USING_SDRAM_PINS[6] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PSEUDO_GPIO_USING_SDRAM_PINS\[6\]" } } } } { "board_specific_top.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/boards/omdazz/board_specific_top.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1746800972986 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PSEUDO_GPIO_USING_SDRAM_PINS\[7\] 3.3-V LVTTL 71 " "Pin PSEUDO_GPIO_USING_SDRAM_PINS\[7\] uses I/O standard 3.3-V LVTTL at 71" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { PSEUDO_GPIO_USING_SDRAM_PINS[7] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PSEUDO_GPIO_USING_SDRAM_PINS\[7\]" } } } } { "board_specific_top.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/boards/omdazz/board_specific_top.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1746800972986 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PSEUDO_GPIO_USING_SDRAM_PINS\[8\] 3.3-V LVTTL 72 " "Pin PSEUDO_GPIO_USING_SDRAM_PINS\[8\] uses I/O standard 3.3-V LVTTL at 72" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { PSEUDO_GPIO_USING_SDRAM_PINS[8] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PSEUDO_GPIO_USING_SDRAM_PINS\[8\]" } } } } { "board_specific_top.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/boards/omdazz/board_specific_top.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1746800972986 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PSEUDO_GPIO_USING_SDRAM_PINS\[9\] 3.3-V LVTTL 73 " "Pin PSEUDO_GPIO_USING_SDRAM_PINS\[9\] uses I/O standard 3.3-V LVTTL at 73" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { PSEUDO_GPIO_USING_SDRAM_PINS[9] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PSEUDO_GPIO_USING_SDRAM_PINS\[9\]" } } } } { "board_specific_top.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/boards/omdazz/board_specific_top.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1746800972986 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PSEUDO_GPIO_USING_SDRAM_PINS\[10\] 3.3-V LVTTL 74 " "Pin PSEUDO_GPIO_USING_SDRAM_PINS\[10\] uses I/O standard 3.3-V LVTTL at 74" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { PSEUDO_GPIO_USING_SDRAM_PINS[10] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PSEUDO_GPIO_USING_SDRAM_PINS\[10\]" } } } } { "board_specific_top.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/boards/omdazz/board_specific_top.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1746800972986 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_RS 3.3-V LVTTL 141 " "Pin LCD_RS uses I/O standard 3.3-V LVTTL at 141" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { LCD_RS } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } } { "board_specific_top.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/boards/omdazz/board_specific_top.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1746800972986 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_RW 3.3-V LVTTL 138 " "Pin LCD_RW uses I/O standard 3.3-V LVTTL at 138" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { LCD_RW } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } } { "board_specific_top.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/boards/omdazz/board_specific_top.sv" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1746800972986 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_E 3.3-V LVTTL 143 " "Pin LCD_E uses I/O standard 3.3-V LVTTL at 143" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { LCD_E } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_E" } } } } { "board_specific_top.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/boards/omdazz/board_specific_top.sv" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1746800972986 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_D\[0\] 3.3-V LVTTL 142 " "Pin LCD_D\[0\] uses I/O standard 3.3-V LVTTL at 142" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { LCD_D[0] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[0\]" } } } } { "board_specific_top.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/boards/omdazz/board_specific_top.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1746800972986 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_D\[1\] 3.3-V LVTTL 1 " "Pin LCD_D\[1\] uses I/O standard 3.3-V LVTTL at 1" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { LCD_D[1] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[1\]" } } } } { "board_specific_top.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/boards/omdazz/board_specific_top.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1746800972986 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_D\[2\] 3.3-V LVTTL 144 " "Pin LCD_D\[2\] uses I/O standard 3.3-V LVTTL at 144" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { LCD_D[2] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[2\]" } } } } { "board_specific_top.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/boards/omdazz/board_specific_top.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1746800972986 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_D\[3\] 3.3-V LVTTL 3 " "Pin LCD_D\[3\] uses I/O standard 3.3-V LVTTL at 3" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { LCD_D[3] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[3\]" } } } } { "board_specific_top.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/boards/omdazz/board_specific_top.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1746800972986 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_D\[4\] 3.3-V LVTTL 2 " "Pin LCD_D\[4\] uses I/O standard 3.3-V LVTTL at 2" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { LCD_D[4] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[4\]" } } } } { "board_specific_top.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/boards/omdazz/board_specific_top.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1746800972986 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_D\[5\] 3.3-V LVTTL 10 " "Pin LCD_D\[5\] uses I/O standard 3.3-V LVTTL at 10" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { LCD_D[5] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[5\]" } } } } { "board_specific_top.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/boards/omdazz/board_specific_top.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1746800972986 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_D\[6\] 3.3-V LVTTL 7 " "Pin LCD_D\[6\] uses I/O standard 3.3-V LVTTL at 7" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { LCD_D[6] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[6\]" } } } } { "board_specific_top.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/boards/omdazz/board_specific_top.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1746800972986 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_D\[7\] 3.3-V LVTTL 11 " "Pin LCD_D\[7\] uses I/O standard 3.3-V LVTTL at 11" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { LCD_D[7] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[7\]" } } } } { "board_specific_top.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/boards/omdazz/board_specific_top.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1746800972986 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK 3.3-V LVTTL 23 " "Pin CLK uses I/O standard 3.3-V LVTTL at 23" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { CLK } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "board_specific_top.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/boards/omdazz/board_specific_top.sv" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1746800972986 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RESET 3.3-V LVTTL 25 " "Pin RESET uses I/O standard 3.3-V LVTTL at 25" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { RESET } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESET" } } } } { "board_specific_top.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/boards/omdazz/board_specific_top.sv" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1746800972986 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY_SW\[0\] 3.3-V LVTTL 91 " "Pin KEY_SW\[0\] uses I/O standard 3.3-V LVTTL at 91" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { KEY_SW[0] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY_SW\[0\]" } } } } { "board_specific_top.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/boards/omdazz/board_specific_top.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1746800972986 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY_SW\[1\] 3.3-V LVTTL 90 " "Pin KEY_SW\[1\] uses I/O standard 3.3-V LVTTL at 90" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { KEY_SW[1] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY_SW\[1\]" } } } } { "board_specific_top.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/boards/omdazz/board_specific_top.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1746800972986 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY_SW\[2\] 3.3-V LVTTL 89 " "Pin KEY_SW\[2\] uses I/O standard 3.3-V LVTTL at 89" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { KEY_SW[2] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY_SW\[2\]" } } } } { "board_specific_top.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/boards/omdazz/board_specific_top.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1746800972986 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY_SW\[3\] 3.3-V LVTTL 88 " "Pin KEY_SW\[3\] uses I/O standard 3.3-V LVTTL at 88" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { KEY_SW[3] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY_SW\[3\]" } } } } { "board_specific_top.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/boards/omdazz/board_specific_top.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1746800972986 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1746800972986 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "22 " "Following 22 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PSEUDO_GPIO_USING_SDRAM_PINS\[0\] a permanently disabled " "Pin PSEUDO_GPIO_USING_SDRAM_PINS\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { PSEUDO_GPIO_USING_SDRAM_PINS[0] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PSEUDO_GPIO_USING_SDRAM_PINS\[0\]" } } } } { "board_specific_top.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/boards/omdazz/board_specific_top.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1746800972987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PSEUDO_GPIO_USING_SDRAM_PINS\[1\] a permanently disabled " "Pin PSEUDO_GPIO_USING_SDRAM_PINS\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { PSEUDO_GPIO_USING_SDRAM_PINS[1] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PSEUDO_GPIO_USING_SDRAM_PINS\[1\]" } } } } { "board_specific_top.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/boards/omdazz/board_specific_top.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1746800972987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PSEUDO_GPIO_USING_SDRAM_PINS\[2\] a permanently disabled " "Pin PSEUDO_GPIO_USING_SDRAM_PINS\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { PSEUDO_GPIO_USING_SDRAM_PINS[2] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PSEUDO_GPIO_USING_SDRAM_PINS\[2\]" } } } } { "board_specific_top.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/boards/omdazz/board_specific_top.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1746800972987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PSEUDO_GPIO_USING_SDRAM_PINS\[3\] a permanently disabled " "Pin PSEUDO_GPIO_USING_SDRAM_PINS\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { PSEUDO_GPIO_USING_SDRAM_PINS[3] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PSEUDO_GPIO_USING_SDRAM_PINS\[3\]" } } } } { "board_specific_top.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/boards/omdazz/board_specific_top.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1746800972987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PSEUDO_GPIO_USING_SDRAM_PINS\[4\] a permanently disabled " "Pin PSEUDO_GPIO_USING_SDRAM_PINS\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { PSEUDO_GPIO_USING_SDRAM_PINS[4] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PSEUDO_GPIO_USING_SDRAM_PINS\[4\]" } } } } { "board_specific_top.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/boards/omdazz/board_specific_top.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1746800972987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PSEUDO_GPIO_USING_SDRAM_PINS\[5\] a permanently disabled " "Pin PSEUDO_GPIO_USING_SDRAM_PINS\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { PSEUDO_GPIO_USING_SDRAM_PINS[5] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PSEUDO_GPIO_USING_SDRAM_PINS\[5\]" } } } } { "board_specific_top.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/boards/omdazz/board_specific_top.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1746800972987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PSEUDO_GPIO_USING_SDRAM_PINS\[6\] a permanently disabled " "Pin PSEUDO_GPIO_USING_SDRAM_PINS\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { PSEUDO_GPIO_USING_SDRAM_PINS[6] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PSEUDO_GPIO_USING_SDRAM_PINS\[6\]" } } } } { "board_specific_top.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/boards/omdazz/board_specific_top.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1746800972987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PSEUDO_GPIO_USING_SDRAM_PINS\[7\] a permanently disabled " "Pin PSEUDO_GPIO_USING_SDRAM_PINS\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { PSEUDO_GPIO_USING_SDRAM_PINS[7] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PSEUDO_GPIO_USING_SDRAM_PINS\[7\]" } } } } { "board_specific_top.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/boards/omdazz/board_specific_top.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1746800972987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PSEUDO_GPIO_USING_SDRAM_PINS\[8\] a permanently disabled " "Pin PSEUDO_GPIO_USING_SDRAM_PINS\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { PSEUDO_GPIO_USING_SDRAM_PINS[8] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PSEUDO_GPIO_USING_SDRAM_PINS\[8\]" } } } } { "board_specific_top.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/boards/omdazz/board_specific_top.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1746800972987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PSEUDO_GPIO_USING_SDRAM_PINS\[9\] a permanently disabled " "Pin PSEUDO_GPIO_USING_SDRAM_PINS\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { PSEUDO_GPIO_USING_SDRAM_PINS[9] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PSEUDO_GPIO_USING_SDRAM_PINS\[9\]" } } } } { "board_specific_top.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/boards/omdazz/board_specific_top.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1746800972987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PSEUDO_GPIO_USING_SDRAM_PINS\[10\] a permanently disabled " "Pin PSEUDO_GPIO_USING_SDRAM_PINS\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { PSEUDO_GPIO_USING_SDRAM_PINS[10] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PSEUDO_GPIO_USING_SDRAM_PINS\[10\]" } } } } { "board_specific_top.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/boards/omdazz/board_specific_top.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1746800972987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_RS a permanently enabled " "Pin LCD_RS has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { LCD_RS } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } } { "board_specific_top.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/boards/omdazz/board_specific_top.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1746800972987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_RW a permanently enabled " "Pin LCD_RW has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { LCD_RW } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } } { "board_specific_top.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/boards/omdazz/board_specific_top.sv" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1746800972987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_E a permanently enabled " "Pin LCD_E has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { LCD_E } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_E" } } } } { "board_specific_top.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/boards/omdazz/board_specific_top.sv" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1746800972987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[0\] a permanently enabled " "Pin LCD_D\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { LCD_D[0] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[0\]" } } } } { "board_specific_top.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/boards/omdazz/board_specific_top.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1746800972987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[1\] a permanently enabled " "Pin LCD_D\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { LCD_D[1] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[1\]" } } } } { "board_specific_top.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/boards/omdazz/board_specific_top.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1746800972987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[2\] a permanently disabled " "Pin LCD_D\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { LCD_D[2] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[2\]" } } } } { "board_specific_top.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/boards/omdazz/board_specific_top.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1746800972987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[3\] a permanently enabled " "Pin LCD_D\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { LCD_D[3] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[3\]" } } } } { "board_specific_top.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/boards/omdazz/board_specific_top.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1746800972987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[4\] a permanently enabled " "Pin LCD_D\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { LCD_D[4] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[4\]" } } } } { "board_specific_top.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/boards/omdazz/board_specific_top.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1746800972987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[5\] a permanently enabled " "Pin LCD_D\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { LCD_D[5] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[5\]" } } } } { "board_specific_top.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/boards/omdazz/board_specific_top.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1746800972987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[6\] a permanently enabled " "Pin LCD_D\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { LCD_D[6] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[6\]" } } } } { "board_specific_top.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/boards/omdazz/board_specific_top.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1746800972987 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[7\] a permanently disabled " "Pin LCD_D\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { LCD_D[7] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[7\]" } } } } { "board_specific_top.sv" "" { Text "C:/Users/danit/Desktop/RT/basics-graphics-music/boards/omdazz/board_specific_top.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1746800972987 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1746800972987 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/fpga_project.fit.smsg " "Generated suppressed messages file C:/Users/danit/Desktop/RT/basics-graphics-music/labs/2_graphics/2_4_game/run/fpga_project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1746800973058 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5503 " "Peak virtual memory: 5503 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746800973435 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May  9 17:29:33 2025 " "Processing ended: Fri May  9 17:29:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746800973435 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746800973435 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746800973435 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1746800973435 ""}
