DMA_SLAVE_BUSWIDTH_1_BYTE,VAR_0
EINVAL,VAR_1
OWL_DMA_INTCTL_BLOCK,VAR_2
OWL_DMA_INTCTL_SUPER_BLOCK,VAR_3
OWL_DMA_LLC_DAV_LOAD_NEXT,VAR_4
OWL_DMA_LLC_SAV_LOAD_NEXT,VAR_5
OWL_DMA_MODE_DAM_CONST,VAR_6
OWL_DMA_MODE_DAM_INC,VAR_7
OWL_DMA_MODE_DT_DCU,VAR_8
OWL_DMA_MODE_DT_DEV,VAR_9
OWL_DMA_MODE_NDDBW_8BIT,VAR_10
OWL_DMA_MODE_PW,FUNC_0
OWL_DMA_MODE_SAM_CONST,VAR_11
OWL_DMA_MODE_SAM_INC,VAR_12
OWL_DMA_MODE_ST_DCU,VAR_13
OWL_DMA_MODE_ST_DEV,VAR_14
OWL_DMA_MODE_TS,FUNC_1
llc_hw_ctrla,FUNC_2
llc_hw_ctrlb,FUNC_3
owl_dma_cfg_lli,FUNC_4
vchan,VAR_15
lli,VAR_16
src,VAR_17
dst,VAR_18
len,VAR_19
dir,VAR_20
sconfig,VAR_21
is_cyclic,VAR_22
hw,VAR_23
mode,VAR_24
