EINVAL,VAR_0
MLX5_FPGA_TRANSACTION_MAX_SIZE,VAR_1
MLX5_FPGA_TRANSACTION_SEND_ALIGN_BITS,VAR_2
MLX5_FPGA_TRANSACTION_SEND_PAGE_BITS,VAR_3
mlx5_fpga_ddr_base_get,FUNC_0
mlx5_fpga_warn,FUNC_1
trans_validate,FUNC_2
fdev,VAR_4
addr,VAR_5
size,VAR_6
