{"vcs1":{"timestamp_begin":1729347942.995964254, "rt":3.59, "ut":1.88, "st":0.47}}
{"vcselab":{"timestamp_begin":1729347946.662130352, "rt":1.12, "ut":0.37, "st":0.07}}
{"link":{"timestamp_begin":1729347947.858232001, "rt":0.51, "ut":0.28, "st":0.47}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729347942.401320870}
{"VCS_COMP_START_TIME": 1729347942.401320870}
{"VCS_COMP_END_TIME": 1729347949.946958823}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 367192}}
{"stitch_vcselab": {"peak_mem": 242272}}
