GowinSynthesis start
Running parser ...
Analyzing Verilog file 'E:\git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\src\top.sv'
Compiling module 'top'("E:\git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\src\top.sv":3)
Compiling module 'timer'("E:\git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\src\top.sv":93)
WARN  (EX3791) : Expression size 13 truncated to fit in target size 12("E:\git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\src\top.sv":107)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("E:\git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\src\top.sv":44)
NOTE  (EX0101) : Current top module is "top"
WARN  (EX0211) : The output port "anode[4]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\src\top.sv":17)
WARN  (EX0211) : The output port "anode[3]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\src\top.sv":17)
WARN  (EX0211) : The output port "anode[2]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\src\top.sv":17)
WARN  (EX0211) : The output port "anode[1]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\src\top.sv":17)
WARN  (EX0211) : The output port "anode[0]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\src\top.sv":17)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input sw1 is unused("E:\git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\src\top.sv":6)
WARN  (CV0016) : Input sw2 is unused("E:\git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\src\top.sv":7)
WARN  (CV0020) : Input tacSW[3:1] is unused("E:\git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\src\top.sv":8)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "E:\git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\impl\gwsynthesis\tangnano9k_brushless.vg" completed
[100%] Generate report file "E:\git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\impl\gwsynthesis\tangnano9k_brushless_syn.rpt.html" completed
GowinSynthesis finish
