// Seed: 201165624
module module_0 (
    output tri0 id_0,
    output wire id_1,
    input  wor  id_2,
    output wand id_3,
    input  wor  id_4,
    input  tri0 id_5
);
  wire id_7;
endmodule
module module_1 #(
    parameter id_6 = 32'd83
) (
    output tri1 id_0,
    output tri id_1,
    input supply1 id_2,
    input wire id_3,
    output tri0 id_4
);
  wire _id_6;
  wire [1 : id_6] id_7;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_2,
      id_1,
      id_2,
      id_3
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_2 (
    output uwire id_0,
    output tri0 id_1,
    input tri1 id_2,
    input supply0 id_3,
    output supply0 id_4,
    input supply1 id_5,
    input supply0 id_6
);
  module_0 modCall_1 (
      id_0,
      id_1,
      id_6,
      id_0,
      id_5,
      id_3
  );
  assign modCall_1.id_2 = 0;
  wire  id_8;
  logic \id_9 ;
  ;
  assign id_4 = id_6 - 1;
  parameter id_10 = -1;
endmodule
