# Loading project microprocessor_srom_pipe1
# Compile of microprocessor_srom_pipe1.vo was successful.
# Compile of microprocessor_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim work.microprocessor_tb -L cycloneive_ver -L altera_mf_ver -L altera_ver
# vsim work.microprocessor_tb -L cycloneive_ver -L altera_mf_ver -L altera_ver 
# Start time: 17:14:46 on Oct 17,2021
# Loading work.microprocessor_tb
# Loading work.CME341_latest_microprocessor
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'uut'.  Expected 24, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v Line: 16
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'pm_data'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'from_ID'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'register_enables'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'NOPC8'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'NOPCF'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'NOPD8'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'NOPDF'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'from_CU'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'zero_flag'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'x0'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'x1'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'y0'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'y1'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'r'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'm'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'i'.
# Loading altera_ver.PRIM_GDFF_LOW
# WARNING: No extended dataflow license exists
add wave -position insertpoint  \
sim:/microprocessor_tb/clk \
sim:/microprocessor_tb/from_PS \
sim:/microprocessor_tb/i_pins \
sim:/microprocessor_tb/ir \
sim:/microprocessor_tb/o_reg \
sim:/microprocessor_tb/pc \
sim:/microprocessor_tb/pm_address \
sim:/microprocessor_tb/reset
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(28)
#    Time: 1 ms  Iteration: 0  Instance: /microprocessor_tb
# Break in Module microprocessor_tb at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v line 28
# Compile of microprocessor_srom_pipe1.vo was successful.
# Compile of microprocessor_tb.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.microprocessor_tb
# Loading work.CME341_latest_microprocessor
# Loading work.hard_block
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'uut'.  Expected 24, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v Line: 16
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'pm_data'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'from_ID'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'register_enables'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'NOPC8'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'NOPCF'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'NOPD8'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'NOPDF'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'from_CU'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'zero_flag'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'x0'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'x1'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'y0'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'y1'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'r'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'm'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'i'.
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(28)
#    Time: 1 ms  Iteration: 0  Instance: /microprocessor_tb
# Break in Module microprocessor_tb at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v line 28
# Compile of microprocessor_srom_pipe1.vo was successful.
# Compile of microprocessor_tb.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.microprocessor_tb
# Loading work.CME341_latest_microprocessor
# Loading work.hard_block
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'uut'.  Expected 24, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v Line: 16
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'pm_data'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'from_ID'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'register_enables'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'NOPC8'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'NOPCF'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'NOPD8'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'NOPDF'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'from_CU'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'zero_flag'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'x0'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'x1'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'y0'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'y1'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'r'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'm'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'i'.
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(28)
#    Time: 1 ms  Iteration: 0  Instance: /microprocessor_tb
# Break in Module microprocessor_tb at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v line 28
# Compile of microprocessor_srom_pipe1.vo was successful.
# Compile of microprocessor_tb.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.microprocessor_tb
# Loading work.CME341_latest_microprocessor
# Loading work.hard_block
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'uut'.  Expected 24, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v Line: 16
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'pm_data'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'from_ID'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'register_enables'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'NOPC8'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'NOPCF'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'NOPD8'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'NOPDF'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'from_CU'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'zero_flag'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'x0'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'x1'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'y0'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'y1'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'r'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'm'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'i'.
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(28)
#    Time: 1 ms  Iteration: 0  Instance: /microprocessor_tb
# Break in Module microprocessor_tb at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v line 28
quit -sim
# End time: 17:53:55 on Oct 17,2021, Elapsed time: 0:39:09
# Errors: 0, Warnings: 18
# Compile of microprocessor_srom_pipe1.vo was successful.
# Compile of microprocessor_tb.v failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.microprocessor_tb
# vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.microprocessor_tb 
# Start time: 17:54:04 on Oct 17,2021
# Loading work.microprocessor_tb
# Loading work.CME341_latest_microprocessor
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'uut'.  Expected 24, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v Line: 16
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'pm_data'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'from_ID'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'register_enables'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'NOPC8'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'NOPCF'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'NOPD8'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'NOPDF'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'from_CU'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'zero_flag'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'x0'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'x1'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'y0'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'y1'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'r'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'm'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'i'.
# Loading altera_ver.PRIM_GDFF_LOW
# WARNING: No extended dataflow license exists
quit -sim
# End time: 17:54:25 on Oct 17,2021, Elapsed time: 0:00:21
# Errors: 0, Warnings: 19
# Compile of microprocessor_srom_pipe1.vo was successful.
# Compile of microprocessor_tb.v failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.microprocessor_tb
# vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.microprocessor_tb 
# Start time: 17:55:15 on Oct 17,2021
# Loading work.microprocessor_tb
# Loading work.CME341_latest_microprocessor
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'uut'.  Expected 29, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v Line: 16
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'pm_data'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'from_ID'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'register_enables'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'NOPC8'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'NOPCF'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'NOPD8'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'NOPDF'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'from_CU'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'zero_flag'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'x0'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'x1'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'y0'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'y1'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'r'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'm'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'i'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'pm_address_out'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'pm_data_out'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'data_pipe'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'pm_data_out_2'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(16): [TFMPC] - Missing connection for port 'flush_pipeline'.
# Loading altera_ver.PRIM_GDFF_LOW
# WARNING: No extended dataflow license exists
quit -sim
# End time: 17:55:54 on Oct 17,2021, Elapsed time: 0:00:39
# Errors: 0, Warnings: 24
# Compile of microprocessor_srom_pipe1.vo was successful.
# Compile of microprocessor_tb.v failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of microprocessor_srom_pipe1.vo was successful.
# Compile of microprocessor_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.microprocessor_tb
# vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.microprocessor_tb 
# Start time: 17:56:37 on Oct 17,2021
# Loading work.microprocessor_tb
# Loading work.CME341_latest_microprocessor
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'uut'.  Expected 29, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v Line: 18
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(18): [TFMPC] - Missing connection for port 'pm_data'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(18): [TFMPC] - Missing connection for port 'from_ID'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(18): [TFMPC] - Missing connection for port 'register_enables'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(18): [TFMPC] - Missing connection for port 'NOPC8'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(18): [TFMPC] - Missing connection for port 'NOPCF'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(18): [TFMPC] - Missing connection for port 'NOPD8'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(18): [TFMPC] - Missing connection for port 'NOPDF'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(18): [TFMPC] - Missing connection for port 'from_CU'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(18): [TFMPC] - Missing connection for port 'zero_flag'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(18): [TFMPC] - Missing connection for port 'x0'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(18): [TFMPC] - Missing connection for port 'x1'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(18): [TFMPC] - Missing connection for port 'y0'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(18): [TFMPC] - Missing connection for port 'y1'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(18): [TFMPC] - Missing connection for port 'r'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(18): [TFMPC] - Missing connection for port 'm'.
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(18): [TFMPC] - Missing connection for port 'i'.
# Loading altera_ver.PRIM_GDFF_LOW
# WARNING: No extended dataflow license exists
add wave -position insertpoint  \
sim:/microprocessor_tb/clk \
sim:/microprocessor_tb/reset \
sim:/microprocessor_tb/i_pins \
sim:/microprocessor_tb/o_reg \
sim:/microprocessor_tb/ir \
sim:/microprocessor_tb/pm_address \
sim:/microprocessor_tb/pc \
sim:/microprocessor_tb/from_PS \
sim:/microprocessor_tb/data_pipe \
sim:/microprocessor_tb/pm_address_out \
sim:/microprocessor_tb/pm_data_out \
sim:/microprocessor_tb/pm_data_out_2 \
sim:/microprocessor_tb/flush_pipeline
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v(35)
#    Time: 1 ms  Iteration: 0  Instance: /microprocessor_tb
# Break in Module microprocessor_tb at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/microprocessor_tb.v line 35
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab3/microprocessor_srom_pipe1/wave.do
# End time: 17:57:09 on Oct 17,2021, Elapsed time: 0:00:32
# Errors: 0, Warnings: 20
