<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Gbox: Gbox420_PicoW/ExternalLibraries/FreeRTOS-Kernel-main/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="Gbox420.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Gbox
   &#160;<span id="projectnumber">4.20</span>
   </div>
   <div id="projectbrief">Grow box automation and monitoring</div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('AT91SAM7S64__inc_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">AT91SAM7S64_inc.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="AT91SAM7S64__inc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ab1a6933069713931a81073382f672a67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ab1a6933069713931a81073382f672a67">SYSC_AIC_SMR</a>&#160;&#160;&#160;( 0 )        /* Source <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="separator:ab1a6933069713931a81073382f672a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1860ef20ba05ad0487e8c28639bcd81c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a1860ef20ba05ad0487e8c28639bcd81c">SYSC_AIC_SVR</a>&#160;&#160;&#160;( 128 )      /* Source Vector Register */</td></tr>
<tr class="separator:a1860ef20ba05ad0487e8c28639bcd81c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afce10dbfd67ebf0e4f1dd525767b0673"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#afce10dbfd67ebf0e4f1dd525767b0673">SYSC_AIC_IVR</a>&#160;&#160;&#160;( 256 )      /* IRQ Vector Register */</td></tr>
<tr class="separator:afce10dbfd67ebf0e4f1dd525767b0673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae208554f33858cb31725f1250274493b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae208554f33858cb31725f1250274493b">SYSC_AIC_FVR</a>&#160;&#160;&#160;( 260 )      /* FIQ Vector Register */</td></tr>
<tr class="separator:ae208554f33858cb31725f1250274493b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4195c67e49b08bce075520b616ff179c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a4195c67e49b08bce075520b616ff179c">SYSC_AIC_ISR</a>&#160;&#160;&#160;( 264 )      /* Interrupt Status Register */</td></tr>
<tr class="separator:a4195c67e49b08bce075520b616ff179c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00265bd4101c04dd69054fb9b031eb70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a00265bd4101c04dd69054fb9b031eb70">SYSC_AIC_IPR</a>&#160;&#160;&#160;( 268 )      /* Interrupt Pending Register */</td></tr>
<tr class="separator:a00265bd4101c04dd69054fb9b031eb70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1310951ae47c6ae2aa575f5cdf97bf5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a1310951ae47c6ae2aa575f5cdf97bf5c">SYSC_AIC_IMR</a>&#160;&#160;&#160;( 272 )      /* Interrupt Mask Register */</td></tr>
<tr class="separator:a1310951ae47c6ae2aa575f5cdf97bf5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9f46b4293f6c95abe7cbee146f65837"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa9f46b4293f6c95abe7cbee146f65837">SYSC_AIC_CISR</a>&#160;&#160;&#160;( 276 )      /* Core Interrupt Status Register */</td></tr>
<tr class="separator:aa9f46b4293f6c95abe7cbee146f65837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a842ba0c105b69f79b7b658666c5fdca3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a842ba0c105b69f79b7b658666c5fdca3">SYSC_AIC_IECR</a>&#160;&#160;&#160;( 288 )      /* Interrupt Enable Command Register */</td></tr>
<tr class="separator:a842ba0c105b69f79b7b658666c5fdca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1d718757189c59c0c6a0fcffd34b8de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa1d718757189c59c0c6a0fcffd34b8de">SYSC_AIC_IDCR</a>&#160;&#160;&#160;( 292 )      /* Interrupt Disable Command Register */</td></tr>
<tr class="separator:aa1d718757189c59c0c6a0fcffd34b8de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c23022e5770806e9d70c210cd5ae17c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a3c23022e5770806e9d70c210cd5ae17c">SYSC_AIC_ICCR</a>&#160;&#160;&#160;( 296 )      /* Interrupt Clear Command Register */</td></tr>
<tr class="separator:a3c23022e5770806e9d70c210cd5ae17c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accce0c7c983ada4409248bcba9100b5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#accce0c7c983ada4409248bcba9100b5a">SYSC_AIC_ISCR</a>&#160;&#160;&#160;( 300 )      /* Interrupt Set Command Register */</td></tr>
<tr class="separator:accce0c7c983ada4409248bcba9100b5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01f9e2e9c49ddb53e9ec219f0ecfaeab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a01f9e2e9c49ddb53e9ec219f0ecfaeab">SYSC_AIC_EOICR</a>&#160;&#160;&#160;( 304 )      /* End of Interrupt Command Register */</td></tr>
<tr class="separator:a01f9e2e9c49ddb53e9ec219f0ecfaeab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e1f39360d9afae3e9fa1fde64c3856f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a4e1f39360d9afae3e9fa1fde64c3856f">SYSC_AIC_SPU</a>&#160;&#160;&#160;( 308 )      /* Spurious Vector Register */</td></tr>
<tr class="separator:a4e1f39360d9afae3e9fa1fde64c3856f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78ac4a64a47ecf751dca20ba97a95039"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a78ac4a64a47ecf751dca20ba97a95039">SYSC_AIC_DCR</a>&#160;&#160;&#160;( 312 )      /* <a class="el" href="src_2Helpers_8h.html#abd3c39b29d5b6b4bf8fcf5ab816dfc23">Debug</a> Control Register (Protect) */</td></tr>
<tr class="separator:a78ac4a64a47ecf751dca20ba97a95039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fe3b35e3ae334e6dfe55fdd1ac17ed6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a0fe3b35e3ae334e6dfe55fdd1ac17ed6">SYSC_AIC_FFER</a>&#160;&#160;&#160;( 320 )      /* Fast Forcing Enable Register */</td></tr>
<tr class="separator:a0fe3b35e3ae334e6dfe55fdd1ac17ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9944bf9ff04f6cc33a470938d05a8215"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a9944bf9ff04f6cc33a470938d05a8215">SYSC_AIC_FFDR</a>&#160;&#160;&#160;( 324 )      /* Fast Forcing Disable Register */</td></tr>
<tr class="separator:a9944bf9ff04f6cc33a470938d05a8215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad408d0dcaa7b93e8502b9d1923a24789"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ad408d0dcaa7b93e8502b9d1923a24789">SYSC_AIC_FFSR</a>&#160;&#160;&#160;( 328 )      /* Fast Forcing Status Register */</td></tr>
<tr class="separator:ad408d0dcaa7b93e8502b9d1923a24789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a784a8b20256357925cbfaf3a84c86c65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a784a8b20256357925cbfaf3a84c86c65">SYSC_DBGU_CR</a>&#160;&#160;&#160;( 512 )      /* Control Register */</td></tr>
<tr class="separator:a784a8b20256357925cbfaf3a84c86c65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d4f30f54d80d11ac632cf6c9eedabf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a1d4f30f54d80d11ac632cf6c9eedabf2">SYSC_DBGU_MR</a>&#160;&#160;&#160;( 516 )      /* <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="separator:a1d4f30f54d80d11ac632cf6c9eedabf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a519d8f68876c4e4dcd524418119a265b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a519d8f68876c4e4dcd524418119a265b">SYSC_DBGU_IER</a>&#160;&#160;&#160;( 520 )      /* Interrupt Enable Register */</td></tr>
<tr class="separator:a519d8f68876c4e4dcd524418119a265b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afad47a94a11506770583276d8c3d1a1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#afad47a94a11506770583276d8c3d1a1b">SYSC_DBGU_IDR</a>&#160;&#160;&#160;( 524 )      /* Interrupt Disable Register */</td></tr>
<tr class="separator:afad47a94a11506770583276d8c3d1a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46768c40f8a7708bb91004531c71da81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a46768c40f8a7708bb91004531c71da81">SYSC_DBGU_IMR</a>&#160;&#160;&#160;( 528 )      /* Interrupt Mask Register */</td></tr>
<tr class="separator:a46768c40f8a7708bb91004531c71da81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf55cb1629cbbc9251ebde59c5d27650"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#acf55cb1629cbbc9251ebde59c5d27650">SYSC_DBGU_CSR</a>&#160;&#160;&#160;( 532 )      /* Channel Status Register */</td></tr>
<tr class="separator:acf55cb1629cbbc9251ebde59c5d27650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2999de1d4f947aec0d54099d8052fa99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a2999de1d4f947aec0d54099d8052fa99">SYSC_DBGU_RHR</a>&#160;&#160;&#160;( 536 )      /* Receiver Holding Register */</td></tr>
<tr class="separator:a2999de1d4f947aec0d54099d8052fa99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2992a60f8cec205efad739a74445904b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a2992a60f8cec205efad739a74445904b">SYSC_DBGU_THR</a>&#160;&#160;&#160;( 540 )      /* Transmitter Holding Register */</td></tr>
<tr class="separator:a2992a60f8cec205efad739a74445904b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a397c410b18947b4dc83d8f7e3ba7bfa0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a397c410b18947b4dc83d8f7e3ba7bfa0">SYSC_DBGU_BRGR</a>&#160;&#160;&#160;( 544 )      /* Baud Rate Generator Register */</td></tr>
<tr class="separator:a397c410b18947b4dc83d8f7e3ba7bfa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a8a95237e45f4cabb176c53e92e2177"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a3a8a95237e45f4cabb176c53e92e2177">SYSC_DBGU_C1R</a>&#160;&#160;&#160;( 576 )      /* Chip ID1 Register */</td></tr>
<tr class="separator:a3a8a95237e45f4cabb176c53e92e2177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7786b473fe4313dc029cd2b5bfd25d70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a7786b473fe4313dc029cd2b5bfd25d70">SYSC_DBGU_C2R</a>&#160;&#160;&#160;( 580 )      /* Chip ID2 Register */</td></tr>
<tr class="separator:a7786b473fe4313dc029cd2b5bfd25d70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa39bb8f095a82a5ee0eb50415bc5d85c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa39bb8f095a82a5ee0eb50415bc5d85c">SYSC_DBGU_FNTR</a>&#160;&#160;&#160;( 584 )      /* Force NTRST Register */</td></tr>
<tr class="separator:aa39bb8f095a82a5ee0eb50415bc5d85c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27040b9c3380fbc48b1438a45a05ecd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a27040b9c3380fbc48b1438a45a05ecd0">SYSC_DBGU_RPR</a>&#160;&#160;&#160;( 768 )      /* Receive Pointer Register */</td></tr>
<tr class="separator:a27040b9c3380fbc48b1438a45a05ecd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa703d44024025f672d8611c50b4257a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa703d44024025f672d8611c50b4257a8">SYSC_DBGU_RCR</a>&#160;&#160;&#160;( 772 )      /* Receive Counter Register */</td></tr>
<tr class="separator:aa703d44024025f672d8611c50b4257a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7925f4751e9818d4a10472355bfc376a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a7925f4751e9818d4a10472355bfc376a">SYSC_DBGU_TPR</a>&#160;&#160;&#160;( 776 )      /* Transmit Pointer Register */</td></tr>
<tr class="separator:a7925f4751e9818d4a10472355bfc376a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a597c9e98a4e941153bd87d91772ba57a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a597c9e98a4e941153bd87d91772ba57a">SYSC_DBGU_TCR</a>&#160;&#160;&#160;( 780 )      /* Transmit Counter Register */</td></tr>
<tr class="separator:a597c9e98a4e941153bd87d91772ba57a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a205a6b850a11c7b52ccd0d7424c37bca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a205a6b850a11c7b52ccd0d7424c37bca">SYSC_DBGU_RNPR</a>&#160;&#160;&#160;( 784 )      /* Receive Next Pointer Register */</td></tr>
<tr class="separator:a205a6b850a11c7b52ccd0d7424c37bca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a288a557e6c59ead7e4664ab8d9afcb6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a288a557e6c59ead7e4664ab8d9afcb6c">SYSC_DBGU_RNCR</a>&#160;&#160;&#160;( 788 )      /* Receive Next Counter Register */</td></tr>
<tr class="separator:a288a557e6c59ead7e4664ab8d9afcb6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ea9832a4089b30d3e0714d5652dd21f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a4ea9832a4089b30d3e0714d5652dd21f">SYSC_DBGU_TNPR</a>&#160;&#160;&#160;( 792 )      /* Transmit Next Pointer Register */</td></tr>
<tr class="separator:a4ea9832a4089b30d3e0714d5652dd21f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f0041727b18feaaef9071102f21ba83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a9f0041727b18feaaef9071102f21ba83">SYSC_DBGU_TNCR</a>&#160;&#160;&#160;( 796 )      /* Transmit Next Counter Register */</td></tr>
<tr class="separator:a9f0041727b18feaaef9071102f21ba83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac62cd22d1124db5d05aa4b9ded44a89a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac62cd22d1124db5d05aa4b9ded44a89a">SYSC_DBGU_PTCR</a>&#160;&#160;&#160;( 800 )      /* PDC Transfer Control Register */</td></tr>
<tr class="separator:ac62cd22d1124db5d05aa4b9ded44a89a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a1400e50d4b3fee29bda87cb512cfb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a9a1400e50d4b3fee29bda87cb512cfb1">SYSC_DBGU_PTSR</a>&#160;&#160;&#160;( 804 )      /* PDC Transfer Status Register */</td></tr>
<tr class="separator:a9a1400e50d4b3fee29bda87cb512cfb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae02004dfdc404dbb723e97e301179f99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae02004dfdc404dbb723e97e301179f99">SYSC_PIOA_PER</a>&#160;&#160;&#160;( 1024 )     /* PIO Enable Register */</td></tr>
<tr class="separator:ae02004dfdc404dbb723e97e301179f99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64cea423701fc11bc5c8f35a5a4c2c9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a64cea423701fc11bc5c8f35a5a4c2c9e">SYSC_PIOA_PDR</a>&#160;&#160;&#160;( 1028 )     /* PIO Disable Register */</td></tr>
<tr class="separator:a64cea423701fc11bc5c8f35a5a4c2c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d2bd0770d33f87c2fc18028c43b04ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a7d2bd0770d33f87c2fc18028c43b04ed">SYSC_PIOA_PSR</a>&#160;&#160;&#160;( 1032 )     /* PIO Status Register */</td></tr>
<tr class="separator:a7d2bd0770d33f87c2fc18028c43b04ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a905202c7054081b4914a599e64e6949e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a905202c7054081b4914a599e64e6949e">SYSC_PIOA_OER</a>&#160;&#160;&#160;( 1040 )     /* Output Enable Register */</td></tr>
<tr class="separator:a905202c7054081b4914a599e64e6949e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47356854b7cc944d92812f77f0b4eebb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a47356854b7cc944d92812f77f0b4eebb">SYSC_PIOA_ODR</a>&#160;&#160;&#160;( 1044 )     /* Output Disable Registerr */</td></tr>
<tr class="separator:a47356854b7cc944d92812f77f0b4eebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afca8c2c9490a131bdc4ea85f9c3d24d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#afca8c2c9490a131bdc4ea85f9c3d24d0">SYSC_PIOA_OSR</a>&#160;&#160;&#160;( 1048 )     /* Output Status Register */</td></tr>
<tr class="separator:afca8c2c9490a131bdc4ea85f9c3d24d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27bd0612113983f003312c973843bb03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a27bd0612113983f003312c973843bb03">SYSC_PIOA_IFER</a>&#160;&#160;&#160;( 1056 )     /* Input Filter Enable Register */</td></tr>
<tr class="separator:a27bd0612113983f003312c973843bb03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92eb2f8717b21949860987fd4911c0be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a92eb2f8717b21949860987fd4911c0be">SYSC_PIOA_IFDR</a>&#160;&#160;&#160;( 1060 )     /* Input Filter Disable Register */</td></tr>
<tr class="separator:a92eb2f8717b21949860987fd4911c0be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a057d6ea1174e25b9e63da291bf4af13f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a057d6ea1174e25b9e63da291bf4af13f">SYSC_PIOA_IFSR</a>&#160;&#160;&#160;( 1064 )     /* Input Filter Status Register */</td></tr>
<tr class="separator:a057d6ea1174e25b9e63da291bf4af13f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc93c383757e20c5efbfc433bd4ccc67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#afc93c383757e20c5efbfc433bd4ccc67">SYSC_PIOA_SODR</a>&#160;&#160;&#160;( 1072 )     /* Set Output Data Register */</td></tr>
<tr class="separator:afc93c383757e20c5efbfc433bd4ccc67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e7645f77a6da9f60b02b8b81c11e370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a6e7645f77a6da9f60b02b8b81c11e370">SYSC_PIOA_CODR</a>&#160;&#160;&#160;( 1076 )     /* Clear Output Data Register */</td></tr>
<tr class="separator:a6e7645f77a6da9f60b02b8b81c11e370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae484ed789873bc7913d32e74bada7974"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae484ed789873bc7913d32e74bada7974">SYSC_PIOA_ODSR</a>&#160;&#160;&#160;( 1080 )     /* Output Data Status Register */</td></tr>
<tr class="separator:ae484ed789873bc7913d32e74bada7974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6471a4b033375f24130d7019622c3d0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a6471a4b033375f24130d7019622c3d0b">SYSC_PIOA_PDSR</a>&#160;&#160;&#160;( 1084 )     /* Pin Data Status Register */</td></tr>
<tr class="separator:a6471a4b033375f24130d7019622c3d0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9e188a30b70ad8eeb529ab272fd6826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae9e188a30b70ad8eeb529ab272fd6826">SYSC_PIOA_IER</a>&#160;&#160;&#160;( 1088 )     /* Interrupt Enable Register */</td></tr>
<tr class="separator:ae9e188a30b70ad8eeb529ab272fd6826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cc62bac545038d8e2c6d04283767c17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a0cc62bac545038d8e2c6d04283767c17">SYSC_PIOA_IDR</a>&#160;&#160;&#160;( 1092 )     /* Interrupt Disable Register */</td></tr>
<tr class="separator:a0cc62bac545038d8e2c6d04283767c17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a031e4dd5c68262df21eaa2c56099fb1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a031e4dd5c68262df21eaa2c56099fb1d">SYSC_PIOA_IMR</a>&#160;&#160;&#160;( 1096 )     /* Interrupt Mask Register */</td></tr>
<tr class="separator:a031e4dd5c68262df21eaa2c56099fb1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6e4baec792f2262319e7a074dd0a7cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa6e4baec792f2262319e7a074dd0a7cb">SYSC_PIOA_ISR</a>&#160;&#160;&#160;( 1100 )     /* Interrupt Status Register */</td></tr>
<tr class="separator:aa6e4baec792f2262319e7a074dd0a7cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abde0e3e56bd0b0b58cbcef6b1c568b67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#abde0e3e56bd0b0b58cbcef6b1c568b67">SYSC_PIOA_MDER</a>&#160;&#160;&#160;( 1104 )     /* Multi-driver Enable Register */</td></tr>
<tr class="separator:abde0e3e56bd0b0b58cbcef6b1c568b67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34a6f13301f5687d8f3ab931d7a297f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a34a6f13301f5687d8f3ab931d7a297f4">SYSC_PIOA_MDDR</a>&#160;&#160;&#160;( 1108 )     /* Multi-driver Disable Register */</td></tr>
<tr class="separator:a34a6f13301f5687d8f3ab931d7a297f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f3b47ac46142c18b040d3209454a1de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a7f3b47ac46142c18b040d3209454a1de">SYSC_PIOA_MDSR</a>&#160;&#160;&#160;( 1112 )     /* Multi-driver Status Register */</td></tr>
<tr class="separator:a7f3b47ac46142c18b040d3209454a1de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72f794b1fe8baa67a50f51249f3a1c4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a72f794b1fe8baa67a50f51249f3a1c4b">SYSC_PIOA_PPUDR</a>&#160;&#160;&#160;( 1120 )     /* Pull-up Disable Register */</td></tr>
<tr class="separator:a72f794b1fe8baa67a50f51249f3a1c4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cf67a6d136b5ba5f1f55b48ade384d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a7cf67a6d136b5ba5f1f55b48ade384d3">SYSC_PIOA_PPUER</a>&#160;&#160;&#160;( 1124 )     /* Pull-up Enable Register */</td></tr>
<tr class="separator:a7cf67a6d136b5ba5f1f55b48ade384d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0a86770833fde580009b9586d7da667"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af0a86770833fde580009b9586d7da667">SYSC_PIOA_PPUSR</a>&#160;&#160;&#160;( 1128 )     /* Pad Pull-up Status Register */</td></tr>
<tr class="separator:af0a86770833fde580009b9586d7da667"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56eccfc253ab75e458d02e4447757b6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a56eccfc253ab75e458d02e4447757b6d">SYSC_PIOA_ASR</a>&#160;&#160;&#160;( 1136 )     /* Select <a class="el" href="Softune_2MB96340_2port_8c.html#ae2572b8ee3e438f22571e0214222bd1b">A</a> Register */</td></tr>
<tr class="separator:a56eccfc253ab75e458d02e4447757b6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8686dbf66d4e9347b12a52d647f361b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac8686dbf66d4e9347b12a52d647f361b">SYSC_PIOA_BSR</a>&#160;&#160;&#160;( 1140 )     /* Select B Register */</td></tr>
<tr class="separator:ac8686dbf66d4e9347b12a52d647f361b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ec406832ade8cf7c85e58a0996b1a9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a3ec406832ade8cf7c85e58a0996b1a9f">SYSC_PIOA_ABSR</a>&#160;&#160;&#160;( 1144 )     /* AB Select Status Register */</td></tr>
<tr class="separator:a3ec406832ade8cf7c85e58a0996b1a9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa70c09e7e758797d5f1a435c009101a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa70c09e7e758797d5f1a435c009101a8">SYSC_PIOA_OWER</a>&#160;&#160;&#160;( 1184 )     /* Output Write Enable Register */</td></tr>
<tr class="separator:aa70c09e7e758797d5f1a435c009101a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61cadb91a3713377765969909fbce48a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a61cadb91a3713377765969909fbce48a">SYSC_PIOA_OWDR</a>&#160;&#160;&#160;( 1188 )     /* Output Write Disable Register */</td></tr>
<tr class="separator:a61cadb91a3713377765969909fbce48a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab14877d9c74e1690ec7dbcf738ef3192"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ab14877d9c74e1690ec7dbcf738ef3192">SYSC_PIOA_OWSR</a>&#160;&#160;&#160;( 1192 )     /* Output Write Status Register */</td></tr>
<tr class="separator:ab14877d9c74e1690ec7dbcf738ef3192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b4d86ed23bfb80266f8b5b4c3decab7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a3b4d86ed23bfb80266f8b5b4c3decab7">SYSC_PMC_SCER</a>&#160;&#160;&#160;( 3072 )     /* System Clock Enable Register */</td></tr>
<tr class="separator:a3b4d86ed23bfb80266f8b5b4c3decab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae886010a43f1602635321ba251608826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae886010a43f1602635321ba251608826">SYSC_PMC_SCDR</a>&#160;&#160;&#160;( 3076 )     /* System Clock Disable Register */</td></tr>
<tr class="separator:ae886010a43f1602635321ba251608826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ba6e825c4a77caf5e06e985ad93278f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a8ba6e825c4a77caf5e06e985ad93278f">SYSC_PMC_SCSR</a>&#160;&#160;&#160;( 3080 )     /* System Clock Status Register */</td></tr>
<tr class="separator:a8ba6e825c4a77caf5e06e985ad93278f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43c325abdad9faddf36ec47b12af5805"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a43c325abdad9faddf36ec47b12af5805">SYSC_PMC_PCER</a>&#160;&#160;&#160;( 3088 )     /* Peripheral Clock Enable Register */</td></tr>
<tr class="separator:a43c325abdad9faddf36ec47b12af5805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfda4f1790a1addba8a7fa87c919153d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#abfda4f1790a1addba8a7fa87c919153d">SYSC_PMC_PCDR</a>&#160;&#160;&#160;( 3092 )     /* Peripheral Clock Disable Register */</td></tr>
<tr class="separator:abfda4f1790a1addba8a7fa87c919153d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0e9b8e52e742fa638fc77b9784b495a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa0e9b8e52e742fa638fc77b9784b495a">SYSC_PMC_PCSR</a>&#160;&#160;&#160;( 3096 )     /* Peripheral Clock Status Register */</td></tr>
<tr class="separator:aa0e9b8e52e742fa638fc77b9784b495a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a113b99a9252f4904bff9a3dd79e238e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a113b99a9252f4904bff9a3dd79e238e7">SYSC_PMC_MOR</a>&#160;&#160;&#160;( 3104 )     /* Main Oscillator Register */</td></tr>
<tr class="separator:a113b99a9252f4904bff9a3dd79e238e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4134b82e34939be1725de0324b51ab27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a4134b82e34939be1725de0324b51ab27">SYSC_PMC_MCFR</a>&#160;&#160;&#160;( 3108 )     /* Main Clock  Frequency Register */</td></tr>
<tr class="separator:a4134b82e34939be1725de0324b51ab27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad28dd740989a32d579faa56a1054811a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ad28dd740989a32d579faa56a1054811a">SYSC_PMC_PLLR</a>&#160;&#160;&#160;( 3116 )     /* PLL Register */</td></tr>
<tr class="separator:ad28dd740989a32d579faa56a1054811a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b76ec2788f0f343cf4c5f6ba1f3ad9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a3b76ec2788f0f343cf4c5f6ba1f3ad9c">SYSC_PMC_MCKR</a>&#160;&#160;&#160;( 3120 )     /* Master Clock Register */</td></tr>
<tr class="separator:a3b76ec2788f0f343cf4c5f6ba1f3ad9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43bbde284e7aa3163c3c92a561afedfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a43bbde284e7aa3163c3c92a561afedfd">SYSC_PMC_PCKR</a>&#160;&#160;&#160;( 3136 )     /* Programmable Clock Register */</td></tr>
<tr class="separator:a43bbde284e7aa3163c3c92a561afedfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6751eada806331c119157c4e962d5793"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a6751eada806331c119157c4e962d5793">SYSC_PMC_IER</a>&#160;&#160;&#160;( 3168 )     /* Interrupt Enable Register */</td></tr>
<tr class="separator:a6751eada806331c119157c4e962d5793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dcf34385a93e0b8ed6a2216c9d63dc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a8dcf34385a93e0b8ed6a2216c9d63dc1">SYSC_PMC_IDR</a>&#160;&#160;&#160;( 3172 )     /* Interrupt Disable Register */</td></tr>
<tr class="separator:a8dcf34385a93e0b8ed6a2216c9d63dc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3af81afdf2b290317d83bce46ca18fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ab3af81afdf2b290317d83bce46ca18fd">SYSC_PMC_SR</a>&#160;&#160;&#160;( 3176 )     /* Status Register */</td></tr>
<tr class="separator:ab3af81afdf2b290317d83bce46ca18fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95fe0c0e251901789873f16c62f38f39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a95fe0c0e251901789873f16c62f38f39">SYSC_PMC_IMR</a>&#160;&#160;&#160;( 3180 )     /* Interrupt Mask Register */</td></tr>
<tr class="separator:a95fe0c0e251901789873f16c62f38f39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15e9e8bd5d25bf5b92a3adaa43036cce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a15e9e8bd5d25bf5b92a3adaa43036cce">SYSC_RSTC_RCR</a>&#160;&#160;&#160;( 3328 )     /* Reset Control Register */</td></tr>
<tr class="separator:a15e9e8bd5d25bf5b92a3adaa43036cce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1d911472904008dd40d9fb603264b00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae1d911472904008dd40d9fb603264b00">SYSC_RSTC_RSR</a>&#160;&#160;&#160;( 3332 )     /* Reset Status Register */</td></tr>
<tr class="separator:ae1d911472904008dd40d9fb603264b00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f215283a4ccabb8e5e9c307e4107f2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a0f215283a4ccabb8e5e9c307e4107f2b">SYSC_RSTC_RMR</a>&#160;&#160;&#160;( 3336 )     /* Reset <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="separator:a0f215283a4ccabb8e5e9c307e4107f2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaff44ef2e24b5b88de1d168837542d52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aaff44ef2e24b5b88de1d168837542d52">SYSC_RTTC_RTMR</a>&#160;&#160;&#160;( 3360 )     /* Real-time <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="separator:aaff44ef2e24b5b88de1d168837542d52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9951f18c86ec45728718c7fb35e860df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a9951f18c86ec45728718c7fb35e860df">SYSC_RTTC_RTAR</a>&#160;&#160;&#160;( 3364 )     /* Real-time Alarm Register */</td></tr>
<tr class="separator:a9951f18c86ec45728718c7fb35e860df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5195f9eb24ce28cf4fdf901e44426cb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a5195f9eb24ce28cf4fdf901e44426cb9">SYSC_RTTC_RTVR</a>&#160;&#160;&#160;( 3368 )     /* Real-time Value Register */</td></tr>
<tr class="separator:a5195f9eb24ce28cf4fdf901e44426cb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa8114a74c4e13092d903d17c241710a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aaa8114a74c4e13092d903d17c241710a">SYSC_RTTC_RTSR</a>&#160;&#160;&#160;( 3372 )     /* Real-time Status Register */</td></tr>
<tr class="separator:aaa8114a74c4e13092d903d17c241710a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae83cc323f6519c3cf6a46bbce2638814"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae83cc323f6519c3cf6a46bbce2638814">SYSC_PITC_PIMR</a>&#160;&#160;&#160;( 3376 )     /* Period Interval <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="separator:ae83cc323f6519c3cf6a46bbce2638814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a811002820912343a265792316d6de5e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a811002820912343a265792316d6de5e2">SYSC_PITC_PISR</a>&#160;&#160;&#160;( 3380 )     /* Period Interval Status Register */</td></tr>
<tr class="separator:a811002820912343a265792316d6de5e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77e016a6664acc568293393a5f39cfec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a77e016a6664acc568293393a5f39cfec">SYSC_PITC_PIVR</a>&#160;&#160;&#160;( 3384 )     /* Period Interval Value Register */</td></tr>
<tr class="separator:a77e016a6664acc568293393a5f39cfec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fc7c45c95a0c68cd69d248d4c00e2a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a8fc7c45c95a0c68cd69d248d4c00e2a2">SYSC_PITC_PIIR</a>&#160;&#160;&#160;( 3388 )     /* Period Interval Image Register */</td></tr>
<tr class="separator:a8fc7c45c95a0c68cd69d248d4c00e2a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcf7eee5d601c1432fbe3c6d8d1c674b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#abcf7eee5d601c1432fbe3c6d8d1c674b">SYSC_WDTC_WDCR</a>&#160;&#160;&#160;( 3392 )     /* Watchdog Control Register */</td></tr>
<tr class="separator:abcf7eee5d601c1432fbe3c6d8d1c674b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b44827c2ce37f724e610d2f08145414"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a7b44827c2ce37f724e610d2f08145414">SYSC_WDTC_WDMR</a>&#160;&#160;&#160;( 3396 )     /* Watchdog <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="separator:a7b44827c2ce37f724e610d2f08145414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d4d79f8e6e632f1e5da3658bef78897"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a6d4d79f8e6e632f1e5da3658bef78897">SYSC_WDTC_WDSR</a>&#160;&#160;&#160;( 3400 )     /* Watchdog Status Register */</td></tr>
<tr class="separator:a6d4d79f8e6e632f1e5da3658bef78897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af22ba36acf5d01078f67cc68bfbf9758"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af22ba36acf5d01078f67cc68bfbf9758">SYSC_SYSC_VRPM</a>&#160;&#160;&#160;( 3424 )     /* Voltage Regulator Power <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="separator:af22ba36acf5d01078f67cc68bfbf9758"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a316d7f165ecafe586b49c63986f5666b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a316d7f165ecafe586b49c63986f5666b">AT91C_SYSC_PSTDBY</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 ) /* (SYSC) Voltage Regulator Power <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td></tr>
<tr class="separator:a316d7f165ecafe586b49c63986f5666b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a817329776be9296f5473e2471a7d334e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a817329776be9296f5473e2471a7d334e">AIC_SMR</a>&#160;&#160;&#160;( 0 )        /* Source <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="separator:a817329776be9296f5473e2471a7d334e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cc00b70bd091925a432793a61a63b67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a2cc00b70bd091925a432793a61a63b67">AIC_SVR</a>&#160;&#160;&#160;( 128 )      /* Source Vector Register */</td></tr>
<tr class="separator:a2cc00b70bd091925a432793a61a63b67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab650257f5a8740b4ec26fb65b22c0c17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ab650257f5a8740b4ec26fb65b22c0c17">AIC_IVR</a>&#160;&#160;&#160;( 256 )      /* IRQ Vector Register */</td></tr>
<tr class="separator:ab650257f5a8740b4ec26fb65b22c0c17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c1ca8f6ae7ca2a91893c1533f7d7347"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a6c1ca8f6ae7ca2a91893c1533f7d7347">AIC_FVR</a>&#160;&#160;&#160;( 260 )      /* FIQ Vector Register */</td></tr>
<tr class="separator:a6c1ca8f6ae7ca2a91893c1533f7d7347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39fe93f6dd0b6797d5c47329435a4999"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a39fe93f6dd0b6797d5c47329435a4999">AIC_ISR</a>&#160;&#160;&#160;( 264 )      /* Interrupt Status Register */</td></tr>
<tr class="separator:a39fe93f6dd0b6797d5c47329435a4999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d7df54774110459746b8e9b7abfed2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a6d7df54774110459746b8e9b7abfed2e">AIC_IPR</a>&#160;&#160;&#160;( 268 )      /* Interrupt Pending Register */</td></tr>
<tr class="separator:a6d7df54774110459746b8e9b7abfed2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac49687b0cec8fa2f5648a43dc59e88f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac49687b0cec8fa2f5648a43dc59e88f4">AIC_IMR</a>&#160;&#160;&#160;( 272 )      /* Interrupt Mask Register */</td></tr>
<tr class="separator:ac49687b0cec8fa2f5648a43dc59e88f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4554ba127bfbad0ea59e51efe70b0d30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a4554ba127bfbad0ea59e51efe70b0d30">AIC_CISR</a>&#160;&#160;&#160;( 276 )      /* Core Interrupt Status Register */</td></tr>
<tr class="separator:a4554ba127bfbad0ea59e51efe70b0d30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45352b181aa207c667ae1a30c878044f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a45352b181aa207c667ae1a30c878044f">AIC_IECR</a>&#160;&#160;&#160;( 288 )      /* Interrupt Enable Command Register */</td></tr>
<tr class="separator:a45352b181aa207c667ae1a30c878044f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a164b0cc4ded4b92ebe5c285948a832f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a164b0cc4ded4b92ebe5c285948a832f8">AIC_IDCR</a>&#160;&#160;&#160;( 292 )      /* Interrupt Disable Command Register */</td></tr>
<tr class="separator:a164b0cc4ded4b92ebe5c285948a832f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a379915bd20d308c1816315977452c4f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a379915bd20d308c1816315977452c4f1">AIC_ICCR</a>&#160;&#160;&#160;( 296 )      /* Interrupt Clear Command Register */</td></tr>
<tr class="separator:a379915bd20d308c1816315977452c4f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef7e5c9a1b130e21ac07c9d1694cff3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aef7e5c9a1b130e21ac07c9d1694cff3e">AIC_ISCR</a>&#160;&#160;&#160;( 300 )      /* Interrupt Set Command Register */</td></tr>
<tr class="separator:aef7e5c9a1b130e21ac07c9d1694cff3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2e41fc2a881cdeab65a204875cad3e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa2e41fc2a881cdeab65a204875cad3e7">AIC_EOICR</a>&#160;&#160;&#160;( 304 )      /* End of Interrupt Command Register */</td></tr>
<tr class="separator:aa2e41fc2a881cdeab65a204875cad3e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4b15505018f451345232495ca1520ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac4b15505018f451345232495ca1520ec">AIC_SPU</a>&#160;&#160;&#160;( 308 )      /* Spurious Vector Register */</td></tr>
<tr class="separator:ac4b15505018f451345232495ca1520ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30b900047cabdf6176fbd1dd07c3dc7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a30b900047cabdf6176fbd1dd07c3dc7f">AIC_DCR</a>&#160;&#160;&#160;( 312 )      /* <a class="el" href="src_2Helpers_8h.html#abd3c39b29d5b6b4bf8fcf5ab816dfc23">Debug</a> Control Register (Protect) */</td></tr>
<tr class="separator:a30b900047cabdf6176fbd1dd07c3dc7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8c42b852c8745eef4c1ceddd4bd27a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa8c42b852c8745eef4c1ceddd4bd27a5">AIC_FFER</a>&#160;&#160;&#160;( 320 )      /* Fast Forcing Enable Register */</td></tr>
<tr class="separator:aa8c42b852c8745eef4c1ceddd4bd27a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a733262f228672999eed8a7f556e518c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a733262f228672999eed8a7f556e518c0">AIC_FFDR</a>&#160;&#160;&#160;( 324 )      /* Fast Forcing Disable Register */</td></tr>
<tr class="separator:a733262f228672999eed8a7f556e518c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77d7d1e58543c17abbf38503849b58b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a77d7d1e58543c17abbf38503849b58b4">AIC_FFSR</a>&#160;&#160;&#160;( 328 )      /* Fast Forcing Status Register */</td></tr>
<tr class="separator:a77d7d1e58543c17abbf38503849b58b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab66ac4615b2eaa08a688de2cc5485c42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ab66ac4615b2eaa08a688de2cc5485c42">AT91C_AIC_PRIOR</a>&#160;&#160;&#160;( 0x7 &lt;&lt; 0 ) /* (AIC) Priority Level */</td></tr>
<tr class="separator:ab66ac4615b2eaa08a688de2cc5485c42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5bbc658808876a515e3c1978738f3d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae5bbc658808876a515e3c1978738f3d0">AT91C_AIC_PRIOR_LOWEST</a>&#160;&#160;&#160;( 0x0 )      /* (AIC) Lowest priority level */</td></tr>
<tr class="separator:ae5bbc658808876a515e3c1978738f3d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bc441a87b9c4574b1bb9e271eb6dd27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a4bc441a87b9c4574b1bb9e271eb6dd27">AT91C_AIC_PRIOR_HIGHEST</a>&#160;&#160;&#160;( 0x7 )      /* (AIC) Highest priority level */</td></tr>
<tr class="separator:a4bc441a87b9c4574b1bb9e271eb6dd27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae85e6441c17346d01b4b4e50d9a43408"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae85e6441c17346d01b4b4e50d9a43408">AT91C_AIC_SRCTYPE</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 5 ) /* (AIC) Interrupt Source Type */</td></tr>
<tr class="separator:ae85e6441c17346d01b4b4e50d9a43408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec6df35ab981e1107105444555ecfd1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aec6df35ab981e1107105444555ecfd1b">AT91C_AIC_SRCTYPE_INT_LEVEL_SENSITIVE</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 5 ) /* (AIC) Internal Sources Code Label Level Sensitive */</td></tr>
<tr class="separator:aec6df35ab981e1107105444555ecfd1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a969b0de913c2247525b98cd9d64aebaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a969b0de913c2247525b98cd9d64aebaf">AT91C_AIC_SRCTYPE_INT_EDGE_TRIGGERED</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 5 ) /* (AIC) Internal Sources Code Label Edge triggered */</td></tr>
<tr class="separator:a969b0de913c2247525b98cd9d64aebaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4b8488f6ae8166cb466f172189d021c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac4b8488f6ae8166cb466f172189d021c">AT91C_AIC_SRCTYPE_EXT_HIGH_LEVEL</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 5 ) /* (AIC) External Sources Code Label High-level Sensitive */</td></tr>
<tr class="separator:ac4b8488f6ae8166cb466f172189d021c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c0734dd769738bf00c052011dcc3eff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a7c0734dd769738bf00c052011dcc3eff">AT91C_AIC_SRCTYPE_EXT_POSITIVE_EDGE</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 5 ) /* (AIC) External Sources Code Label Positive Edge triggered */</td></tr>
<tr class="separator:a7c0734dd769738bf00c052011dcc3eff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3184357c284cf8d1fbede2bfaa0df4f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a3184357c284cf8d1fbede2bfaa0df4f0">AT91C_AIC_NFIQ</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 ) /* (AIC) NFIQ Status */</td></tr>
<tr class="separator:a3184357c284cf8d1fbede2bfaa0df4f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60e31990bc2bf5a9f3e7be3db8591dea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a60e31990bc2bf5a9f3e7be3db8591dea">AT91C_AIC_NIRQ</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 ) /* (AIC) NIRQ Status */</td></tr>
<tr class="separator:a60e31990bc2bf5a9f3e7be3db8591dea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11ecc7ad7cb4c2d9f6a241c446b754dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a11ecc7ad7cb4c2d9f6a241c446b754dc">AT91C_AIC_DCR_PROT</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 ) /* (AIC) Protection <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td></tr>
<tr class="separator:a11ecc7ad7cb4c2d9f6a241c446b754dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ddbefbb5b53cacf7041b9ec7297843d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a8ddbefbb5b53cacf7041b9ec7297843d">AT91C_AIC_DCR_GMSK</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 ) /* (AIC) General Mask */</td></tr>
<tr class="separator:a8ddbefbb5b53cacf7041b9ec7297843d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a636129fb1fe88fa7626fa5e839a4cd96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a636129fb1fe88fa7626fa5e839a4cd96">DBGU_CR</a>&#160;&#160;&#160;( 0 )         /* Control Register */</td></tr>
<tr class="separator:a636129fb1fe88fa7626fa5e839a4cd96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03e3ab059098a2b5966552be3dbc90a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a03e3ab059098a2b5966552be3dbc90a9">DBGU_MR</a>&#160;&#160;&#160;( 4 )         /* <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="separator:a03e3ab059098a2b5966552be3dbc90a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4db133002486d95fe3dc4bc9fe329b00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a4db133002486d95fe3dc4bc9fe329b00">DBGU_IER</a>&#160;&#160;&#160;( 8 )         /* Interrupt Enable Register */</td></tr>
<tr class="separator:a4db133002486d95fe3dc4bc9fe329b00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09c8287d3dca32acd1de9c0b879f63a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a09c8287d3dca32acd1de9c0b879f63a1">DBGU_IDR</a>&#160;&#160;&#160;( 12 )        /* Interrupt Disable Register */</td></tr>
<tr class="separator:a09c8287d3dca32acd1de9c0b879f63a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afae739a91976e5440524cf8cb8b8ff38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#afae739a91976e5440524cf8cb8b8ff38">DBGU_IMR</a>&#160;&#160;&#160;( 16 )        /* Interrupt Mask Register */</td></tr>
<tr class="separator:afae739a91976e5440524cf8cb8b8ff38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63d15c1009ac8ec1089b8682f00c9388"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a63d15c1009ac8ec1089b8682f00c9388">DBGU_CSR</a>&#160;&#160;&#160;( 20 )        /* Channel Status Register */</td></tr>
<tr class="separator:a63d15c1009ac8ec1089b8682f00c9388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5108aba8763474241e398c6f3a18e18d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a5108aba8763474241e398c6f3a18e18d">DBGU_RHR</a>&#160;&#160;&#160;( 24 )        /* Receiver Holding Register */</td></tr>
<tr class="separator:a5108aba8763474241e398c6f3a18e18d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9697ac8a6a2782ed74d793df6049914f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a9697ac8a6a2782ed74d793df6049914f">DBGU_THR</a>&#160;&#160;&#160;( 28 )        /* Transmitter Holding Register */</td></tr>
<tr class="separator:a9697ac8a6a2782ed74d793df6049914f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7294d16f4b419badc0e85065cbb35aee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a7294d16f4b419badc0e85065cbb35aee">DBGU_BRGR</a>&#160;&#160;&#160;( 32 )        /* Baud Rate Generator Register */</td></tr>
<tr class="separator:a7294d16f4b419badc0e85065cbb35aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bc68a5e61f01d5fb89a64a6b492c8ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a0bc68a5e61f01d5fb89a64a6b492c8ea">DBGU_C1R</a>&#160;&#160;&#160;( 64 )        /* Chip ID1 Register */</td></tr>
<tr class="separator:a0bc68a5e61f01d5fb89a64a6b492c8ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97b00ed5ecc0a5845f0b2bb2cb7b9bb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a97b00ed5ecc0a5845f0b2bb2cb7b9bb8">DBGU_C2R</a>&#160;&#160;&#160;( 68 )        /* Chip ID2 Register */</td></tr>
<tr class="separator:a97b00ed5ecc0a5845f0b2bb2cb7b9bb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1a2b93d7e85a462386c68c4aa5f355c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ad1a2b93d7e85a462386c68c4aa5f355c">DBGU_FNTR</a>&#160;&#160;&#160;( 72 )        /* Force NTRST Register */</td></tr>
<tr class="separator:ad1a2b93d7e85a462386c68c4aa5f355c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04444ac64596752eb8315f48ddcc54c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a04444ac64596752eb8315f48ddcc54c3">DBGU_RPR</a>&#160;&#160;&#160;( 256 )       /* Receive Pointer Register */</td></tr>
<tr class="separator:a04444ac64596752eb8315f48ddcc54c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9787d54ed9c35f81a54a6506a4d66707"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a9787d54ed9c35f81a54a6506a4d66707">DBGU_RCR</a>&#160;&#160;&#160;( 260 )       /* Receive Counter Register */</td></tr>
<tr class="separator:a9787d54ed9c35f81a54a6506a4d66707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4af8e089131596c3609fe6e8786f55f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ab4af8e089131596c3609fe6e8786f55f">DBGU_TPR</a>&#160;&#160;&#160;( 264 )       /* Transmit Pointer Register */</td></tr>
<tr class="separator:ab4af8e089131596c3609fe6e8786f55f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65ca0abbd25c197e0fe32e3e6c6b27a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a65ca0abbd25c197e0fe32e3e6c6b27a6">DBGU_TCR</a>&#160;&#160;&#160;( 268 )       /* Transmit Counter Register */</td></tr>
<tr class="separator:a65ca0abbd25c197e0fe32e3e6c6b27a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85dcb00220e4adeb7b6997106505410a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a85dcb00220e4adeb7b6997106505410a">DBGU_RNPR</a>&#160;&#160;&#160;( 272 )       /* Receive Next Pointer Register */</td></tr>
<tr class="separator:a85dcb00220e4adeb7b6997106505410a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aced0a21de3086aa9d9b0002bb071cd8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aced0a21de3086aa9d9b0002bb071cd8a">DBGU_RNCR</a>&#160;&#160;&#160;( 276 )       /* Receive Next Counter Register */</td></tr>
<tr class="separator:aced0a21de3086aa9d9b0002bb071cd8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ccf71445d758d9b64da81a070ff7f21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a0ccf71445d758d9b64da81a070ff7f21">DBGU_TNPR</a>&#160;&#160;&#160;( 280 )       /* Transmit Next Pointer Register */</td></tr>
<tr class="separator:a0ccf71445d758d9b64da81a070ff7f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbe5d6750998148b474737893ae1f80d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#abbe5d6750998148b474737893ae1f80d">DBGU_TNCR</a>&#160;&#160;&#160;( 284 )       /* Transmit Next Counter Register */</td></tr>
<tr class="separator:abbe5d6750998148b474737893ae1f80d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50ee7be1c294149e956c1e4b3fd24943"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a50ee7be1c294149e956c1e4b3fd24943">DBGU_PTCR</a>&#160;&#160;&#160;( 288 )       /* PDC Transfer Control Register */</td></tr>
<tr class="separator:a50ee7be1c294149e956c1e4b3fd24943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbdca4231abeb62d6211f0bf8dc2c150"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#afbdca4231abeb62d6211f0bf8dc2c150">DBGU_PTSR</a>&#160;&#160;&#160;( 292 )       /* PDC Transfer Status Register */</td></tr>
<tr class="separator:afbdca4231abeb62d6211f0bf8dc2c150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f930447864be8dfd2e2301aadbcf33a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a8f930447864be8dfd2e2301aadbcf33a">AT91C_US_RSTRX</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )  /* (DBGU) Reset Receiver */</td></tr>
<tr class="separator:a8f930447864be8dfd2e2301aadbcf33a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a317d8138a2551b50d0d8416441925d66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a317d8138a2551b50d0d8416441925d66">AT91C_US_RSTTX</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )  /* (DBGU) Reset Transmitter */</td></tr>
<tr class="separator:a317d8138a2551b50d0d8416441925d66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a8d3d3c9da3ec30865c86195dc52a5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a1a8d3d3c9da3ec30865c86195dc52a5b">AT91C_US_RXEN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )  /* (DBGU) Receiver Enable */</td></tr>
<tr class="separator:a1a8d3d3c9da3ec30865c86195dc52a5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46c4a2d61496daf9a1146afa4d766b63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a46c4a2d61496daf9a1146afa4d766b63">AT91C_US_RXDIS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )  /* (DBGU) Receiver Disable */</td></tr>
<tr class="separator:a46c4a2d61496daf9a1146afa4d766b63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8c8726dcdcc73a5b961bf3d1e7b9fe1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ab8c8726dcdcc73a5b961bf3d1e7b9fe1">AT91C_US_TXEN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )  /* (DBGU) Transmitter Enable */</td></tr>
<tr class="separator:ab8c8726dcdcc73a5b961bf3d1e7b9fe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ec68a2522316c5c2489efd6431b822b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a3ec68a2522316c5c2489efd6431b822b">AT91C_US_TXDIS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )  /* (DBGU) Transmitter Disable */</td></tr>
<tr class="separator:a3ec68a2522316c5c2489efd6431b822b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c4a7e3caf7bbcfd26975147d565ea6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a1c4a7e3caf7bbcfd26975147d565ea6d">AT91C_US_PAR</a>&#160;&#160;&#160;( 0x7 &lt;&lt; 9 )  /* (DBGU) Parity type */</td></tr>
<tr class="separator:a1c4a7e3caf7bbcfd26975147d565ea6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3f0e65596c98c22768b44e1d640071e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af3f0e65596c98c22768b44e1d640071e">AT91C_US_PAR_EVEN</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 9 )  /* (DBGU) Even Parity */</td></tr>
<tr class="separator:af3f0e65596c98c22768b44e1d640071e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4208c99f58575fc74238129af7f44e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa4208c99f58575fc74238129af7f44e5">AT91C_US_PAR_ODD</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )  /* (DBGU) Odd Parity */</td></tr>
<tr class="separator:aa4208c99f58575fc74238129af7f44e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18630918fdd31d05d09c40a75e5ef233"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a18630918fdd31d05d09c40a75e5ef233">AT91C_US_PAR_SPACE</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 9 )  /* (DBGU) Parity forced <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> 0 (Space) */</td></tr>
<tr class="separator:a18630918fdd31d05d09c40a75e5ef233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa062988aba8a352fad7dfd83af003d89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa062988aba8a352fad7dfd83af003d89">AT91C_US_PAR_MARK</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 9 )  /* (DBGU) Parity forced <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> 1 (Mark) */</td></tr>
<tr class="separator:aa062988aba8a352fad7dfd83af003d89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5487ae098e64da65b30e9e46eac4e9f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a5487ae098e64da65b30e9e46eac4e9f1">AT91C_US_PAR_NONE</a>&#160;&#160;&#160;( 0x4 &lt;&lt; 9 )  /* (DBGU) No Parity */</td></tr>
<tr class="separator:a5487ae098e64da65b30e9e46eac4e9f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cc9b4f4ced402d5a60422015497bc1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a8cc9b4f4ced402d5a60422015497bc1a">AT91C_US_PAR_MULTI_DROP</a>&#160;&#160;&#160;( 0x6 &lt;&lt; 9 )  /* (DBGU) Multi-drop mode */</td></tr>
<tr class="separator:a8cc9b4f4ced402d5a60422015497bc1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53c28c925fd757be79bb9f07be5cf951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a53c28c925fd757be79bb9f07be5cf951">AT91C_US_CHMODE</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 14 ) /* (DBGU) Channel <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td></tr>
<tr class="separator:a53c28c925fd757be79bb9f07be5cf951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bb3535a326183eea44b04c542e81b26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a9bb3535a326183eea44b04c542e81b26">AT91C_US_CHMODE_NORMAL</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 14 ) /* (DBGU) Normal Mode: The USART channel operates as an RX/TX USART. */</td></tr>
<tr class="separator:a9bb3535a326183eea44b04c542e81b26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3f9014539cdbee5b9b7a49e76228bcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa3f9014539cdbee5b9b7a49e76228bcd">AT91C_US_CHMODE_AUTO</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 14 ) /* (DBGU) Automatic Echo: Receiver Data Input is connected <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> TXD pin. */</td></tr>
<tr class="separator:aa3f9014539cdbee5b9b7a49e76228bcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf57968a551f0ae6b8a5a3c610dab8cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aaf57968a551f0ae6b8a5a3c610dab8cf">AT91C_US_CHMODE_LOCAL</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 14 ) /* (DBGU) Local Loopback: Transmitter Output Signal is connected <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> Receiver Input Signal. */</td></tr>
<tr class="separator:aaf57968a551f0ae6b8a5a3c610dab8cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42454b5036bef343924a88d4896e077c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a42454b5036bef343924a88d4896e077c">AT91C_US_CHMODE_REMOTE</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 14 ) /* (DBGU) Remote Loopback: RXD pin is internally connected <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> TXD pin. */</td></tr>
<tr class="separator:a42454b5036bef343924a88d4896e077c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ad704e305a3a759d6d6c83c3bb8e9b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a4ad704e305a3a759d6d6c83c3bb8e9b1">AT91C_US_RXRDY</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )  /* (DBGU) RXRDY Interrupt */</td></tr>
<tr class="separator:a4ad704e305a3a759d6d6c83c3bb8e9b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4db31f98adb8b55b5d3d775cd5a3f2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ad4db31f98adb8b55b5d3d775cd5a3f2a">AT91C_US_TXRDY</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )  /* (DBGU) TXRDY Interrupt */</td></tr>
<tr class="separator:ad4db31f98adb8b55b5d3d775cd5a3f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4cfc945f1d236225602678af7b8ac28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac4cfc945f1d236225602678af7b8ac28">AT91C_US_ENDRX</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )  /* (DBGU) End of Receive Transfer Interrupt */</td></tr>
<tr class="separator:ac4cfc945f1d236225602678af7b8ac28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeae8155664bea7c98d86610eddc4aafc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aeae8155664bea7c98d86610eddc4aafc">AT91C_US_ENDTX</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )  /* (DBGU) End of Transmit Interrupt */</td></tr>
<tr class="separator:aeae8155664bea7c98d86610eddc4aafc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea21ef19c312358353fbb5f992160e57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aea21ef19c312358353fbb5f992160e57">AT91C_US_OVRE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )  /* (DBGU) Overrun Interrupt */</td></tr>
<tr class="separator:aea21ef19c312358353fbb5f992160e57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45d31aa2c0bb45828974f29764d4341f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a45d31aa2c0bb45828974f29764d4341f">AT91C_US_FRAME</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )  /* (DBGU) Framing Error Interrupt */</td></tr>
<tr class="separator:a45d31aa2c0bb45828974f29764d4341f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b44e3508f60906033f7755c9a2eda84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a9b44e3508f60906033f7755c9a2eda84">AT91C_US_PARE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )  /* (DBGU) Parity Error Interrupt */</td></tr>
<tr class="separator:a9b44e3508f60906033f7755c9a2eda84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a962f85c7a326db03806303c2cf573c49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a962f85c7a326db03806303c2cf573c49">AT91C_US_TXEMPTY</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )  /* (DBGU) TXEMPTY Interrupt */</td></tr>
<tr class="separator:a962f85c7a326db03806303c2cf573c49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2113a040ce814c3a8b410e183944ab6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a2113a040ce814c3a8b410e183944ab6a">AT91C_US_TXBUFE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 11 ) /* (DBGU) TXBUFE Interrupt */</td></tr>
<tr class="separator:a2113a040ce814c3a8b410e183944ab6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c23b11a183452c100e58adf7d444b7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a9c23b11a183452c100e58adf7d444b7a">AT91C_US_RXBUFF</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 12 ) /* (DBGU) RXBUFF Interrupt */</td></tr>
<tr class="separator:a9c23b11a183452c100e58adf7d444b7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb863fc3b5ecd99a75f9037642091a31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aeb863fc3b5ecd99a75f9037642091a31">AT91C_US_COMM_TX</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 30 ) /* (DBGU) COMM_TX Interrupt */</td></tr>
<tr class="separator:aeb863fc3b5ecd99a75f9037642091a31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64a07ed22258d3551524e5e3758e64a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a64a07ed22258d3551524e5e3758e64a5">AT91C_US_COMM_RX</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 31 ) /* (DBGU) COMM_RX Interrupt */</td></tr>
<tr class="separator:a64a07ed22258d3551524e5e3758e64a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f54f0fcc648fc4e6ef14a7f1942fc6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a0f54f0fcc648fc4e6ef14a7f1942fc6f">AT91C_US_FORCE_NTRST</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )  /* (DBGU) Force NTRST in JTAG */</td></tr>
<tr class="separator:a0f54f0fcc648fc4e6ef14a7f1942fc6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b31ac1f3659c1f785cec238630147f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a7b31ac1f3659c1f785cec238630147f3">PDC_RPR</a>&#160;&#160;&#160;( 0 )        /* Receive Pointer Register */</td></tr>
<tr class="separator:a7b31ac1f3659c1f785cec238630147f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5fa6b0c9621431aab2aa136a94bf7cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac5fa6b0c9621431aab2aa136a94bf7cb">PDC_RCR</a>&#160;&#160;&#160;( 4 )        /* Receive Counter Register */</td></tr>
<tr class="separator:ac5fa6b0c9621431aab2aa136a94bf7cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28fec415cbad37e2befaa1b51849e20e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a28fec415cbad37e2befaa1b51849e20e">PDC_TPR</a>&#160;&#160;&#160;( 8 )        /* Transmit Pointer Register */</td></tr>
<tr class="separator:a28fec415cbad37e2befaa1b51849e20e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a144b98c793817e9d3a492a08781e174a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a144b98c793817e9d3a492a08781e174a">PDC_TCR</a>&#160;&#160;&#160;( 12 )       /* Transmit Counter Register */</td></tr>
<tr class="separator:a144b98c793817e9d3a492a08781e174a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa59bd562f96ad6b925f776b58d6999bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa59bd562f96ad6b925f776b58d6999bf">PDC_RNPR</a>&#160;&#160;&#160;( 16 )       /* Receive Next Pointer Register */</td></tr>
<tr class="separator:aa59bd562f96ad6b925f776b58d6999bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74bfffc609537ca3798a0caeed1e2190"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a74bfffc609537ca3798a0caeed1e2190">PDC_RNCR</a>&#160;&#160;&#160;( 20 )       /* Receive Next Counter Register */</td></tr>
<tr class="separator:a74bfffc609537ca3798a0caeed1e2190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a806d975a853e23c7a1f218e92c4b1866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a806d975a853e23c7a1f218e92c4b1866">PDC_TNPR</a>&#160;&#160;&#160;( 24 )       /* Transmit Next Pointer Register */</td></tr>
<tr class="separator:a806d975a853e23c7a1f218e92c4b1866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae344eff967ecdbdc375008d4760b9914"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae344eff967ecdbdc375008d4760b9914">PDC_TNCR</a>&#160;&#160;&#160;( 28 )       /* Transmit Next Counter Register */</td></tr>
<tr class="separator:ae344eff967ecdbdc375008d4760b9914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa155efed7249b18df530b0b4a3a7415a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa155efed7249b18df530b0b4a3a7415a">PDC_PTCR</a>&#160;&#160;&#160;( 32 )       /* PDC Transfer Control Register */</td></tr>
<tr class="separator:aa155efed7249b18df530b0b4a3a7415a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78f7329128dad941d291504486f81f6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a78f7329128dad941d291504486f81f6b">PDC_PTSR</a>&#160;&#160;&#160;( 36 )       /* PDC Transfer Status Register */</td></tr>
<tr class="separator:a78f7329128dad941d291504486f81f6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3982db7f0a152f97164fcb1d5e542d3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a3982db7f0a152f97164fcb1d5e542d3e">AT91C_PDC_RXTEN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 ) /* (PDC) Receiver Transfer Enable */</td></tr>
<tr class="separator:a3982db7f0a152f97164fcb1d5e542d3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af14c4afb41616b6f1e8191197bd18fc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af14c4afb41616b6f1e8191197bd18fc6">AT91C_PDC_RXTDIS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 ) /* (PDC) Receiver Transfer Disable */</td></tr>
<tr class="separator:af14c4afb41616b6f1e8191197bd18fc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2d3ab6a873b8cd209236fe95f051310"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ab2d3ab6a873b8cd209236fe95f051310">AT91C_PDC_TXTEN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 8 ) /* (PDC) Transmitter Transfer Enable */</td></tr>
<tr class="separator:ab2d3ab6a873b8cd209236fe95f051310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2f2dd1bf21078d144719621c4dbc153"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ab2f2dd1bf21078d144719621c4dbc153">AT91C_PDC_TXTDIS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 9 ) /* (PDC) Transmitter Transfer Disable */</td></tr>
<tr class="separator:ab2f2dd1bf21078d144719621c4dbc153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f1c3a5948df39dd5472e3f5aca32fea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a6f1c3a5948df39dd5472e3f5aca32fea">PIO_PER</a>&#160;&#160;&#160;( 0 )   /* PIO Enable Register */</td></tr>
<tr class="separator:a6f1c3a5948df39dd5472e3f5aca32fea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52661d47da252fca8ab4b4d74d81b2e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a52661d47da252fca8ab4b4d74d81b2e1">PIO_PDR</a>&#160;&#160;&#160;( 4 )   /* PIO Disable Register */</td></tr>
<tr class="separator:a52661d47da252fca8ab4b4d74d81b2e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad72e429751874c88afee54ed4094f4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aad72e429751874c88afee54ed4094f4c">PIO_PSR</a>&#160;&#160;&#160;( 8 )   /* PIO Status Register */</td></tr>
<tr class="separator:aad72e429751874c88afee54ed4094f4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a626bde48733b96df120da1492cc7f657"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a626bde48733b96df120da1492cc7f657">PIO_OER</a>&#160;&#160;&#160;( 16 )  /* Output Enable Register */</td></tr>
<tr class="separator:a626bde48733b96df120da1492cc7f657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc9c83f7a53520d6f0a4693ed1a71290"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#afc9c83f7a53520d6f0a4693ed1a71290">PIO_ODR</a>&#160;&#160;&#160;( 20 )  /* Output Disable Registerr */</td></tr>
<tr class="separator:afc9c83f7a53520d6f0a4693ed1a71290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8bdb0ba10c8c78d1285766910b7a450"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af8bdb0ba10c8c78d1285766910b7a450">PIO_OSR</a>&#160;&#160;&#160;( 24 )  /* Output Status Register */</td></tr>
<tr class="separator:af8bdb0ba10c8c78d1285766910b7a450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbf881c6dbdbfbefc7a8d47bba3831a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#adbf881c6dbdbfbefc7a8d47bba3831a7">PIO_IFER</a>&#160;&#160;&#160;( 32 )  /* Input Filter Enable Register */</td></tr>
<tr class="separator:adbf881c6dbdbfbefc7a8d47bba3831a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57d0f880bae7b079a744e81117e38fba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a57d0f880bae7b079a744e81117e38fba">PIO_IFDR</a>&#160;&#160;&#160;( 36 )  /* Input Filter Disable Register */</td></tr>
<tr class="separator:a57d0f880bae7b079a744e81117e38fba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaee86796b6c7377f45af8fa9214bbedd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aaee86796b6c7377f45af8fa9214bbedd">PIO_IFSR</a>&#160;&#160;&#160;( 40 )  /* Input Filter Status Register */</td></tr>
<tr class="separator:aaee86796b6c7377f45af8fa9214bbedd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adef961dcf226c9ec588d2c7fb39ce8f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#adef961dcf226c9ec588d2c7fb39ce8f6">PIO_SODR</a>&#160;&#160;&#160;( 48 )  /* Set Output Data Register */</td></tr>
<tr class="separator:adef961dcf226c9ec588d2c7fb39ce8f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08afe74b98d59d6e30a205282746e95e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a08afe74b98d59d6e30a205282746e95e">PIO_CODR</a>&#160;&#160;&#160;( 52 )  /* Clear Output Data Register */</td></tr>
<tr class="separator:a08afe74b98d59d6e30a205282746e95e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabe5107a622c09e8a890796c31f0eadb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aabe5107a622c09e8a890796c31f0eadb">PIO_ODSR</a>&#160;&#160;&#160;( 56 )  /* Output Data Status Register */</td></tr>
<tr class="separator:aabe5107a622c09e8a890796c31f0eadb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c967f26a206cd809e6fe94cd9db48f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a2c967f26a206cd809e6fe94cd9db48f9">PIO_PDSR</a>&#160;&#160;&#160;( 60 )  /* Pin Data Status Register */</td></tr>
<tr class="separator:a2c967f26a206cd809e6fe94cd9db48f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a014caab2c2b72dc9bd385986a1f1af93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a014caab2c2b72dc9bd385986a1f1af93">PIO_IER</a>&#160;&#160;&#160;( 64 )  /* Interrupt Enable Register */</td></tr>
<tr class="separator:a014caab2c2b72dc9bd385986a1f1af93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa8f05e79d7030dd3e8ec1d708206aca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aaa8f05e79d7030dd3e8ec1d708206aca">PIO_IDR</a>&#160;&#160;&#160;( 68 )  /* Interrupt Disable Register */</td></tr>
<tr class="separator:aaa8f05e79d7030dd3e8ec1d708206aca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87a64ea0663c5fee9916973346c7636c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a87a64ea0663c5fee9916973346c7636c">PIO_IMR</a>&#160;&#160;&#160;( 72 )  /* Interrupt Mask Register */</td></tr>
<tr class="separator:a87a64ea0663c5fee9916973346c7636c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28b6a2f5e80abe2d195bed6d76a6eb03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a28b6a2f5e80abe2d195bed6d76a6eb03">PIO_ISR</a>&#160;&#160;&#160;( 76 )  /* Interrupt Status Register */</td></tr>
<tr class="separator:a28b6a2f5e80abe2d195bed6d76a6eb03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad743360c2adc19dc0b86849ee697b3d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ad743360c2adc19dc0b86849ee697b3d8">PIO_MDER</a>&#160;&#160;&#160;( 80 )  /* Multi-driver Enable Register */</td></tr>
<tr class="separator:ad743360c2adc19dc0b86849ee697b3d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97ca65c7bdbff0bf5aa96b25f27352c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a97ca65c7bdbff0bf5aa96b25f27352c4">PIO_MDDR</a>&#160;&#160;&#160;( 84 )  /* Multi-driver Disable Register */</td></tr>
<tr class="separator:a97ca65c7bdbff0bf5aa96b25f27352c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9a280e128a8b451a04dad70d3d74cc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af9a280e128a8b451a04dad70d3d74cc7">PIO_MDSR</a>&#160;&#160;&#160;( 88 )  /* Multi-driver Status Register */</td></tr>
<tr class="separator:af9a280e128a8b451a04dad70d3d74cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff84c9e7b86121cf18fa95938d6b2021"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aff84c9e7b86121cf18fa95938d6b2021">PIO_PPUDR</a>&#160;&#160;&#160;( 96 )  /* Pull-up Disable Register */</td></tr>
<tr class="separator:aff84c9e7b86121cf18fa95938d6b2021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4ac599969dee1d68a7b6917601bf120"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ad4ac599969dee1d68a7b6917601bf120">PIO_PPUER</a>&#160;&#160;&#160;( 100 ) /* Pull-up Enable Register */</td></tr>
<tr class="separator:ad4ac599969dee1d68a7b6917601bf120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6883dfca9ed613d467b440fc8570f67e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a6883dfca9ed613d467b440fc8570f67e">PIO_PPUSR</a>&#160;&#160;&#160;( 104 ) /* Pad Pull-up Status Register */</td></tr>
<tr class="separator:a6883dfca9ed613d467b440fc8570f67e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8892afaa8c312cb0dc2358e801822b70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a8892afaa8c312cb0dc2358e801822b70">PIO_ASR</a>&#160;&#160;&#160;( 112 ) /* Select <a class="el" href="Softune_2MB96340_2port_8c.html#ae2572b8ee3e438f22571e0214222bd1b">A</a> Register */</td></tr>
<tr class="separator:a8892afaa8c312cb0dc2358e801822b70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c6bc543f491bba2e3d2e75b2a7d9cc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a4c6bc543f491bba2e3d2e75b2a7d9cc9">PIO_BSR</a>&#160;&#160;&#160;( 116 ) /* Select B Register */</td></tr>
<tr class="separator:a4c6bc543f491bba2e3d2e75b2a7d9cc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac53695dc2016de7e37e9b9bba37ea812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac53695dc2016de7e37e9b9bba37ea812">PIO_ABSR</a>&#160;&#160;&#160;( 120 ) /* AB Select Status Register */</td></tr>
<tr class="separator:ac53695dc2016de7e37e9b9bba37ea812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a263ada7a907422d8ab5221ef8709a85e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a263ada7a907422d8ab5221ef8709a85e">PIO_OWER</a>&#160;&#160;&#160;( 160 ) /* Output Write Enable Register */</td></tr>
<tr class="separator:a263ada7a907422d8ab5221ef8709a85e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e08fb0736743b6137863d98fcf23e80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a5e08fb0736743b6137863d98fcf23e80">PIO_OWDR</a>&#160;&#160;&#160;( 164 ) /* Output Write Disable Register */</td></tr>
<tr class="separator:a5e08fb0736743b6137863d98fcf23e80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08b4ec1d1eb01b2118748bb85c1d377e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a08b4ec1d1eb01b2118748bb85c1d377e">PIO_OWSR</a>&#160;&#160;&#160;( 168 ) /* Output Write Status Register */</td></tr>
<tr class="separator:a08b4ec1d1eb01b2118748bb85c1d377e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a108629f56688058183fff4032ed2a7dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a108629f56688058183fff4032ed2a7dd">CKGR_MOR</a>&#160;&#160;&#160;( 0 )           /* Main Oscillator Register */</td></tr>
<tr class="separator:a108629f56688058183fff4032ed2a7dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac41ecef7cbcca0567b1bdf0bcbd1e745"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac41ecef7cbcca0567b1bdf0bcbd1e745">CKGR_MCFR</a>&#160;&#160;&#160;( 4 )           /* Main Clock  Frequency Register */</td></tr>
<tr class="separator:ac41ecef7cbcca0567b1bdf0bcbd1e745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3306a289bc7223f867537a5dde62dbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac3306a289bc7223f867537a5dde62dbd">CKGR_PLLR</a>&#160;&#160;&#160;( 12 )          /* PLL Register */</td></tr>
<tr class="separator:ac3306a289bc7223f867537a5dde62dbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc58240679a941a11db833389e9cdb5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#abc58240679a941a11db833389e9cdb5f">AT91C_CKGR_MOSCEN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )    /* (CKGR) Main Oscillator Enable */</td></tr>
<tr class="separator:abc58240679a941a11db833389e9cdb5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af521ca4b677587a598023e5dc56719a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af521ca4b677587a598023e5dc56719a1">AT91C_CKGR_OSCBYPASS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )    /* (CKGR) Main Oscillator Bypass */</td></tr>
<tr class="separator:af521ca4b677587a598023e5dc56719a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf711498b5e24df6624a87d941bff78c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#abf711498b5e24df6624a87d941bff78c">AT91C_CKGR_OSCOUNT</a>&#160;&#160;&#160;( 0xFF &lt;&lt; 8 )   /* (CKGR) Main Oscillator Start-up Time */</td></tr>
<tr class="separator:abf711498b5e24df6624a87d941bff78c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a4edafd10ec19ac8012b0a7816a16af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a0a4edafd10ec19ac8012b0a7816a16af">AT91C_CKGR_MAINF</a>&#160;&#160;&#160;( 0xFFFF &lt;&lt; 0 ) /* (CKGR) Main Clock Frequency */</td></tr>
<tr class="separator:a0a4edafd10ec19ac8012b0a7816a16af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73b42bd9104e5db128eeeaa9e2aacce7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a73b42bd9104e5db128eeeaa9e2aacce7">AT91C_CKGR_MAINRDY</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 16 )   /* (CKGR) Main Clock Ready */</td></tr>
<tr class="separator:a73b42bd9104e5db128eeeaa9e2aacce7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd3b2c5b0412f935aeb39c0f78d8f91c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#afd3b2c5b0412f935aeb39c0f78d8f91c">AT91C_CKGR_DIV</a>&#160;&#160;&#160;( 0xFF &lt;&lt; 0 )   /* (CKGR) Divider Selected */</td></tr>
<tr class="separator:afd3b2c5b0412f935aeb39c0f78d8f91c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0ae713cfb4ad96b47cef49e71c5ff05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac0ae713cfb4ad96b47cef49e71c5ff05">AT91C_CKGR_DIV_0</a>&#160;&#160;&#160;( 0x0 )         /* (CKGR) Divider output is 0 */</td></tr>
<tr class="separator:ac0ae713cfb4ad96b47cef49e71c5ff05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ba9b034b178a5883462c0b68560a88c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a8ba9b034b178a5883462c0b68560a88c">AT91C_CKGR_DIV_BYPASS</a>&#160;&#160;&#160;( 0x1 )         /* (CKGR) Divider is bypassed */</td></tr>
<tr class="separator:a8ba9b034b178a5883462c0b68560a88c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68d6a08acab31c911b17fed60dc292dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a68d6a08acab31c911b17fed60dc292dd">AT91C_CKGR_PLLCOUNT</a>&#160;&#160;&#160;( 0x3F &lt;&lt; 8 )   /* (CKGR) PLL Counter */</td></tr>
<tr class="separator:a68d6a08acab31c911b17fed60dc292dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bc5e7864ae6d6caef840eabb5c52e78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a8bc5e7864ae6d6caef840eabb5c52e78">AT91C_CKGR_OUT</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 14 )   /* (CKGR) PLL Output Frequency Range */</td></tr>
<tr class="separator:a8bc5e7864ae6d6caef840eabb5c52e78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab50e86021e3b3e0aa815f578311f2c06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ab50e86021e3b3e0aa815f578311f2c06">AT91C_CKGR_OUT_0</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 14 )   /* (CKGR) Please refer <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> PLL datasheet */</td></tr>
<tr class="separator:ab50e86021e3b3e0aa815f578311f2c06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3a0dfa809b22314f0fb54c16713e863"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af3a0dfa809b22314f0fb54c16713e863">AT91C_CKGR_OUT_1</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 14 )   /* (CKGR) Please refer <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> PLL datasheet */</td></tr>
<tr class="separator:af3a0dfa809b22314f0fb54c16713e863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a410e38db81ba806bf2ff5e3de5f0d5d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a410e38db81ba806bf2ff5e3de5f0d5d2">AT91C_CKGR_OUT_2</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 14 )   /* (CKGR) Please refer <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> PLL datasheet */</td></tr>
<tr class="separator:a410e38db81ba806bf2ff5e3de5f0d5d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3e674d92ca57aa4825df959b3ce8163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae3e674d92ca57aa4825df959b3ce8163">AT91C_CKGR_OUT_3</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 14 )   /* (CKGR) Please refer <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> PLL datasheet */</td></tr>
<tr class="separator:ae3e674d92ca57aa4825df959b3ce8163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44b46e50ecc26bbccde8938378a86a9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a44b46e50ecc26bbccde8938378a86a9f">AT91C_CKGR_MUL</a>&#160;&#160;&#160;( 0x7FF &lt;&lt; 16 ) /* (CKGR) PLL Multiplier */</td></tr>
<tr class="separator:a44b46e50ecc26bbccde8938378a86a9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3b998ed6bb1e0da958109b31389aed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae3b998ed6bb1e0da958109b31389aed0">AT91C_CKGR_USBDIV</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 28 )   /* (CKGR) Divider for USB Clocks */</td></tr>
<tr class="separator:ae3b998ed6bb1e0da958109b31389aed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce88e4a133a495c8ac8c6c8083ac582"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a9ce88e4a133a495c8ac8c6c8083ac582">AT91C_CKGR_USBDIV_0</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 28 )   /* (CKGR) Divider output is PLL clock output */</td></tr>
<tr class="separator:a9ce88e4a133a495c8ac8c6c8083ac582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46951fbe3aba6bb30149956400061658"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a46951fbe3aba6bb30149956400061658">AT91C_CKGR_USBDIV_1</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 28 )   /* (CKGR) Divider output is PLL clock output divided by 2 */</td></tr>
<tr class="separator:a46951fbe3aba6bb30149956400061658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeee2e43a6c21910e5460bacacff9fc08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aeee2e43a6c21910e5460bacacff9fc08">AT91C_CKGR_USBDIV_2</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 28 )   /* (CKGR) Divider output is PLL clock output divided by 4 */</td></tr>
<tr class="separator:aeee2e43a6c21910e5460bacacff9fc08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacd36b77ddfa06bec89a6cd95c831e92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aacd36b77ddfa06bec89a6cd95c831e92">PMC_SCER</a>&#160;&#160;&#160;( 0 )         /* System Clock Enable Register */</td></tr>
<tr class="separator:aacd36b77ddfa06bec89a6cd95c831e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4807f134f3d0d90daa37f59220f6a83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa4807f134f3d0d90daa37f59220f6a83">PMC_SCDR</a>&#160;&#160;&#160;( 4 )         /* System Clock Disable Register */</td></tr>
<tr class="separator:aa4807f134f3d0d90daa37f59220f6a83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72b837f4a2dfe540e16e049c3a20155f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a72b837f4a2dfe540e16e049c3a20155f">PMC_SCSR</a>&#160;&#160;&#160;( 8 )         /* System Clock Status Register */</td></tr>
<tr class="separator:a72b837f4a2dfe540e16e049c3a20155f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17654b41c5f9f88c153bad07eaaf9afc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a17654b41c5f9f88c153bad07eaaf9afc">PMC_PCER</a>&#160;&#160;&#160;( 16 )        /* Peripheral Clock Enable Register */</td></tr>
<tr class="separator:a17654b41c5f9f88c153bad07eaaf9afc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68bfc3402ba2db05d42f9daceeb6c1c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a68bfc3402ba2db05d42f9daceeb6c1c1">PMC_PCDR</a>&#160;&#160;&#160;( 20 )        /* Peripheral Clock Disable Register */</td></tr>
<tr class="separator:a68bfc3402ba2db05d42f9daceeb6c1c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9434030020f0c439e6e27c3e1295fb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae9434030020f0c439e6e27c3e1295fb2">PMC_PCSR</a>&#160;&#160;&#160;( 24 )        /* Peripheral Clock Status Register */</td></tr>
<tr class="separator:ae9434030020f0c439e6e27c3e1295fb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33b63e57e286641dc963e5c6e267f52e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a33b63e57e286641dc963e5c6e267f52e">PMC_MOR</a>&#160;&#160;&#160;( 32 )        /* Main Oscillator Register */</td></tr>
<tr class="separator:a33b63e57e286641dc963e5c6e267f52e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30348d55427a5811fe1b61ea4d5f142c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a30348d55427a5811fe1b61ea4d5f142c">PMC_MCFR</a>&#160;&#160;&#160;( 36 )        /* Main Clock  Frequency Register */</td></tr>
<tr class="separator:a30348d55427a5811fe1b61ea4d5f142c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45d6947370fcecf22eebd9a8995d3ae2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a45d6947370fcecf22eebd9a8995d3ae2">PMC_PLLR</a>&#160;&#160;&#160;( 44 )        /* PLL Register */</td></tr>
<tr class="separator:a45d6947370fcecf22eebd9a8995d3ae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a314a6e99b335233bb6335868cf5ea446"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a314a6e99b335233bb6335868cf5ea446">PMC_MCKR</a>&#160;&#160;&#160;( 48 )        /* Master Clock Register */</td></tr>
<tr class="separator:a314a6e99b335233bb6335868cf5ea446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcbdb2898bcbc022d647f11e89fc8077"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#adcbdb2898bcbc022d647f11e89fc8077">PMC_PCKR</a>&#160;&#160;&#160;( 64 )        /* Programmable Clock Register */</td></tr>
<tr class="separator:adcbdb2898bcbc022d647f11e89fc8077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c2d24c6c42778ac54cffb0b264c641f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a4c2d24c6c42778ac54cffb0b264c641f">PMC_IER</a>&#160;&#160;&#160;( 96 )        /* Interrupt Enable Register */</td></tr>
<tr class="separator:a4c2d24c6c42778ac54cffb0b264c641f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae23a907cb7ef6560bf055246a7465722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae23a907cb7ef6560bf055246a7465722">PMC_IDR</a>&#160;&#160;&#160;( 100 )       /* Interrupt Disable Register */</td></tr>
<tr class="separator:ae23a907cb7ef6560bf055246a7465722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa809adcd1690770e60a2395914c18887"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa809adcd1690770e60a2395914c18887">PMC_SR</a>&#160;&#160;&#160;( 104 )       /* Status Register */</td></tr>
<tr class="separator:aa809adcd1690770e60a2395914c18887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59741d665166a51370dad4f6bc48431c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a59741d665166a51370dad4f6bc48431c">PMC_IMR</a>&#160;&#160;&#160;( 108 )       /* Interrupt Mask Register */</td></tr>
<tr class="separator:a59741d665166a51370dad4f6bc48431c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0b54b8eec4f185d31b506fa4ebb4659"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac0b54b8eec4f185d31b506fa4ebb4659">AT91C_PMC_PCK</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )  /* (PMC) Processor Clock */</td></tr>
<tr class="separator:ac0b54b8eec4f185d31b506fa4ebb4659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1503d9b3a20ac41fcd02106c6a05812e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a1503d9b3a20ac41fcd02106c6a05812e">AT91C_PMC_UDP</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )  /* (PMC) USB Device Port Clock */</td></tr>
<tr class="separator:a1503d9b3a20ac41fcd02106c6a05812e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4134e46a5c50b17e112c5641d0d46dff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a4134e46a5c50b17e112c5641d0d46dff">AT91C_PMC_PCK0</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )  /* (PMC) Programmable Clock Output */</td></tr>
<tr class="separator:a4134e46a5c50b17e112c5641d0d46dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4e39ed61c203c605be7ed47c73213fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa4e39ed61c203c605be7ed47c73213fe">AT91C_PMC_PCK1</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )  /* (PMC) Programmable Clock Output */</td></tr>
<tr class="separator:aa4e39ed61c203c605be7ed47c73213fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95ea2ca477d7add1e5e4d9ee9821dc45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a95ea2ca477d7add1e5e4d9ee9821dc45">AT91C_PMC_PCK2</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 10 ) /* (PMC) Programmable Clock Output */</td></tr>
<tr class="separator:a95ea2ca477d7add1e5e4d9ee9821dc45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82d9fe431c9b62e9a5f83c2dfa65c83a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a82d9fe431c9b62e9a5f83c2dfa65c83a">AT91C_PMC_PCK3</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 11 ) /* (PMC) Programmable Clock Output */</td></tr>
<tr class="separator:a82d9fe431c9b62e9a5f83c2dfa65c83a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa04778b864187f4ef69c232d5624c08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aaa04778b864187f4ef69c232d5624c08">AT91C_PMC_CSS</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 0 ) /* (PMC) Programmable Clock Selection */</td></tr>
<tr class="separator:aaa04778b864187f4ef69c232d5624c08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab296199ccb1353e23d03f34b8278e2e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ab296199ccb1353e23d03f34b8278e2e0">AT91C_PMC_CSS_SLOW_CLK</a>&#160;&#160;&#160;( 0x0 )      /* (PMC) Slow Clock is selected */</td></tr>
<tr class="separator:ab296199ccb1353e23d03f34b8278e2e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a813d97b4a832b927fb1c9ea734e0c49d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a813d97b4a832b927fb1c9ea734e0c49d">AT91C_PMC_CSS_MAIN_CLK</a>&#160;&#160;&#160;( 0x1 )      /* (PMC) Main Clock is selected */</td></tr>
<tr class="separator:a813d97b4a832b927fb1c9ea734e0c49d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a240341dbb684bff674083a308408fb96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a240341dbb684bff674083a308408fb96">AT91C_PMC_CSS_PLL_CLK</a>&#160;&#160;&#160;( 0x3 )      /* (PMC) Clock from PLL is selected */</td></tr>
<tr class="separator:a240341dbb684bff674083a308408fb96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5008f2f510effd06886208cf385e03d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a5008f2f510effd06886208cf385e03d5">AT91C_PMC_PRES</a>&#160;&#160;&#160;( 0x7 &lt;&lt; 2 ) /* (PMC) Programmable Clock Prescaler */</td></tr>
<tr class="separator:a5008f2f510effd06886208cf385e03d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af93c30b1c33911e107f7d80ec3bd447b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af93c30b1c33911e107f7d80ec3bd447b">AT91C_PMC_PRES_CLK</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 2 ) /* (PMC) Selected clock */</td></tr>
<tr class="separator:af93c30b1c33911e107f7d80ec3bd447b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a771237f361ba9230f118bbf90f008a5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a771237f361ba9230f118bbf90f008a5a">AT91C_PMC_PRES_CLK_2</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 ) /* (PMC) Selected clock divided by 2 */</td></tr>
<tr class="separator:a771237f361ba9230f118bbf90f008a5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e6a4ecd6663b6c0ee70c090d7e98894"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a6e6a4ecd6663b6c0ee70c090d7e98894">AT91C_PMC_PRES_CLK_4</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 2 ) /* (PMC) Selected clock divided by 4 */</td></tr>
<tr class="separator:a6e6a4ecd6663b6c0ee70c090d7e98894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac18fc13dafdb8d4594dbba875bed09a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac18fc13dafdb8d4594dbba875bed09a6">AT91C_PMC_PRES_CLK_8</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 2 ) /* (PMC) Selected clock divided by 8 */</td></tr>
<tr class="separator:ac18fc13dafdb8d4594dbba875bed09a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a600afc9944b0a01f4a750da8962c5316"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a600afc9944b0a01f4a750da8962c5316">AT91C_PMC_PRES_CLK_16</a>&#160;&#160;&#160;( 0x4 &lt;&lt; 2 ) /* (PMC) Selected clock divided by 16 */</td></tr>
<tr class="separator:a600afc9944b0a01f4a750da8962c5316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c6b34ef4131c2d5b242e3356a4fb4ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a3c6b34ef4131c2d5b242e3356a4fb4ee">AT91C_PMC_PRES_CLK_32</a>&#160;&#160;&#160;( 0x5 &lt;&lt; 2 ) /* (PMC) Selected clock divided by 32 */</td></tr>
<tr class="separator:a3c6b34ef4131c2d5b242e3356a4fb4ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16055efe37c00e395bf9b8e9d6d4c827"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a16055efe37c00e395bf9b8e9d6d4c827">AT91C_PMC_PRES_CLK_64</a>&#160;&#160;&#160;( 0x6 &lt;&lt; 2 ) /* (PMC) Selected clock divided by 64 */</td></tr>
<tr class="separator:a16055efe37c00e395bf9b8e9d6d4c827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab701153e8fa354983de157cfadedd7a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ab701153e8fa354983de157cfadedd7a2">AT91C_PMC_MOSCS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )  /* (PMC) MOSC Status/Enable/Disable/Mask */</td></tr>
<tr class="separator:ab701153e8fa354983de157cfadedd7a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a794cb8ea85aa95014e6b4a6a527b1988"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a794cb8ea85aa95014e6b4a6a527b1988">AT91C_PMC_LOCK</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )  /* (PMC) PLL Status/Enable/Disable/Mask */</td></tr>
<tr class="separator:a794cb8ea85aa95014e6b4a6a527b1988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a5bcb27abbe8c2fc3c2b9a4bad3bf69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a0a5bcb27abbe8c2fc3c2b9a4bad3bf69">AT91C_PMC_MCKRDY</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )  /* (PMC) MCK_RDY Status/Enable/Disable/Mask */</td></tr>
<tr class="separator:a0a5bcb27abbe8c2fc3c2b9a4bad3bf69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dfbbfdfce6a84247e6c785f2d76c8a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a0dfbbfdfce6a84247e6c785f2d76c8a8">AT91C_PMC_PCK0RDY</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )  /* (PMC) PCK0_RDY Status/Enable/Disable/Mask */</td></tr>
<tr class="separator:a0dfbbfdfce6a84247e6c785f2d76c8a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9eaab47529d85c7eea6e644e216ea944"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a9eaab47529d85c7eea6e644e216ea944">AT91C_PMC_PCK1RDY</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )  /* (PMC) PCK1_RDY Status/Enable/Disable/Mask */</td></tr>
<tr class="separator:a9eaab47529d85c7eea6e644e216ea944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa57ac639cfd8784dfbdd7e6bf446f60f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa57ac639cfd8784dfbdd7e6bf446f60f">AT91C_PMC_PCK2RDY</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 10 ) /* (PMC) PCK2_RDY Status/Enable/Disable/Mask */</td></tr>
<tr class="separator:aa57ac639cfd8784dfbdd7e6bf446f60f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a988a2dbbf4e21bf734c68a82396ec9b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a988a2dbbf4e21bf734c68a82396ec9b4">AT91C_PMC_PCK3RDY</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 11 ) /* (PMC) PCK3_RDY Status/Enable/Disable/Mask */</td></tr>
<tr class="separator:a988a2dbbf4e21bf734c68a82396ec9b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65eef9c52ae8e17ad24d08d201fc23b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a65eef9c52ae8e17ad24d08d201fc23b9">RSTC_RCR</a>&#160;&#160;&#160;( 0 )          /* Reset Control Register */</td></tr>
<tr class="separator:a65eef9c52ae8e17ad24d08d201fc23b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65c5b32727f286fc04eff758d2d0a08b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a65c5b32727f286fc04eff758d2d0a08b">RSTC_RSR</a>&#160;&#160;&#160;( 4 )          /* Reset Status Register */</td></tr>
<tr class="separator:a65c5b32727f286fc04eff758d2d0a08b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a713bcfabe6192dee6831a01fe985ac1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a713bcfabe6192dee6831a01fe985ac1e">RSTC_RMR</a>&#160;&#160;&#160;( 8 )          /* Reset <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="separator:a713bcfabe6192dee6831a01fe985ac1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae92a75e79ca9d32aa871808b5117f216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae92a75e79ca9d32aa871808b5117f216">AT91C_SYSC_PROCRST</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (RSTC) Processor Reset */</td></tr>
<tr class="separator:ae92a75e79ca9d32aa871808b5117f216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af460edba42d84faf4addded88e1f91d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af460edba42d84faf4addded88e1f91d5">AT91C_SYSC_ICERST</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )   /* (RSTC) ICE Interface Reset */</td></tr>
<tr class="separator:af460edba42d84faf4addded88e1f91d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6d30cdc730d7e99794e2b5880c1bd95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac6d30cdc730d7e99794e2b5880c1bd95">AT91C_SYSC_PERRST</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )   /* (RSTC) Peripheral Reset */</td></tr>
<tr class="separator:ac6d30cdc730d7e99794e2b5880c1bd95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c53dfe0e54a73f66095dd0e9e20b9a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a5c53dfe0e54a73f66095dd0e9e20b9a8">AT91C_SYSC_EXTRST</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )   /* (RSTC) External Reset */</td></tr>
<tr class="separator:a5c53dfe0e54a73f66095dd0e9e20b9a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cd43eec0066301f0bd81a824e238e16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a2cd43eec0066301f0bd81a824e238e16">AT91C_SYSC_KEY</a>&#160;&#160;&#160;( 0xFF &lt;&lt; 24 ) /* (RSTC) Password */</td></tr>
<tr class="separator:a2cd43eec0066301f0bd81a824e238e16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9de295cacb4fb1311c534eaa28ba932d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a9de295cacb4fb1311c534eaa28ba932d">AT91C_SYSC_URSTS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (RSTC) User Reset Status */</td></tr>
<tr class="separator:a9de295cacb4fb1311c534eaa28ba932d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cf84e4b5025323834815c6af69589d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a4cf84e4b5025323834815c6af69589d1">AT91C_SYSC_BODSTS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )   /* (RSTC) Brown-out Detection Status */</td></tr>
<tr class="separator:a4cf84e4b5025323834815c6af69589d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f1d502e7e6d510d571bc631270e5691"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a6f1d502e7e6d510d571bc631270e5691">AT91C_SYSC_RSTTYP</a>&#160;&#160;&#160;( 0x7 &lt;&lt; 8 )   /* (RSTC) Reset Type */</td></tr>
<tr class="separator:a6f1d502e7e6d510d571bc631270e5691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae24ba449f6f080ce8ba4572f9499e746"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae24ba449f6f080ce8ba4572f9499e746">AT91C_SYSC_RSTTYP_POWERUP</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 8 )   /* (RSTC) Power-up Reset. VDDCORE rising. */</td></tr>
<tr class="separator:ae24ba449f6f080ce8ba4572f9499e746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa172ededaa6a7045f6da5ac1854caafb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa172ededaa6a7045f6da5ac1854caafb">AT91C_SYSC_RSTTYP_WATCHDOG</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 8 )   /* (RSTC) Watchdog Reset. Watchdog overflow occurred. */</td></tr>
<tr class="separator:aa172ededaa6a7045f6da5ac1854caafb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae06cd38e83397ffc202f002878ed80fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae06cd38e83397ffc202f002878ed80fd">AT91C_SYSC_RSTTYP_SOFTWARE</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 8 )   /* (RSTC) Software Reset. Processor reset required by <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> software. */</td></tr>
<tr class="separator:ae06cd38e83397ffc202f002878ed80fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebb53266af6b7da9d27153b36bdf9667"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aebb53266af6b7da9d27153b36bdf9667">AT91C_SYSC_RSTTYP_USER</a>&#160;&#160;&#160;( 0x4 &lt;&lt; 8 )   /* (RSTC) User Reset. NRST pin detected low. */</td></tr>
<tr class="separator:aebb53266af6b7da9d27153b36bdf9667"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab95964a351706aeff0c44d1093c770ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ab95964a351706aeff0c44d1093c770ea">AT91C_SYSC_RSTTYP_BROWNOUT</a>&#160;&#160;&#160;( 0x5 &lt;&lt; 8 )   /* (RSTC) Brown-out Reset. */</td></tr>
<tr class="separator:ab95964a351706aeff0c44d1093c770ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a972e82dc3b1d1fb2601f30b9e834eb0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a972e82dc3b1d1fb2601f30b9e834eb0a">AT91C_SYSC_NRSTL</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 16 )  /* (RSTC) NRST pin level */</td></tr>
<tr class="separator:a972e82dc3b1d1fb2601f30b9e834eb0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1a28d44e5ef827fe017d6976e5a9d64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af1a28d44e5ef827fe017d6976e5a9d64">AT91C_SYSC_SRCMP</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 17 )  /* (RSTC) Software Reset Command in Progress. */</td></tr>
<tr class="separator:af1a28d44e5ef827fe017d6976e5a9d64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33b25235dbf64fb4f8e2409201cf2e46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a33b25235dbf64fb4f8e2409201cf2e46">AT91C_SYSC_URSTEN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (RSTC) User Reset Enable */</td></tr>
<tr class="separator:a33b25235dbf64fb4f8e2409201cf2e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78588dd34f41778f84ebb9ea30350d9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a78588dd34f41778f84ebb9ea30350d9e">AT91C_SYSC_URSTIEN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )   /* (RSTC) User Reset Interrupt Enable */</td></tr>
<tr class="separator:a78588dd34f41778f84ebb9ea30350d9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fbf84a242ad1f50263601b408cfd93e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a2fbf84a242ad1f50263601b408cfd93e">AT91C_SYSC_ERSTL</a>&#160;&#160;&#160;( 0xF &lt;&lt; 8 )   /* (RSTC) User Reset Enable */</td></tr>
<tr class="separator:a2fbf84a242ad1f50263601b408cfd93e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3f851314a3f066c2eb423455abfcdbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ab3f851314a3f066c2eb423455abfcdbf">AT91C_SYSC_BODIEN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 16 )  /* (RSTC) Brown-out Detection Interrupt Enable */</td></tr>
<tr class="separator:ab3f851314a3f066c2eb423455abfcdbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af77546b861a679c9b0d8fc3daf11aaf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af77546b861a679c9b0d8fc3daf11aaf1">RTTC_RTMR</a>&#160;&#160;&#160;( 0 )           /* Real-time <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="separator:af77546b861a679c9b0d8fc3daf11aaf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace1e332520140ed8c5074b316751663d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ace1e332520140ed8c5074b316751663d">RTTC_RTAR</a>&#160;&#160;&#160;( 4 )           /* Real-time Alarm Register */</td></tr>
<tr class="separator:ace1e332520140ed8c5074b316751663d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87bf08880c99cb1e0f829b880601c7f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a87bf08880c99cb1e0f829b880601c7f2">RTTC_RTVR</a>&#160;&#160;&#160;( 8 )           /* Real-time Value Register */</td></tr>
<tr class="separator:a87bf08880c99cb1e0f829b880601c7f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bcfeccf1ff30f0ef923de0ab78aa702"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a9bcfeccf1ff30f0ef923de0ab78aa702">RTTC_RTSR</a>&#160;&#160;&#160;( 12 )          /* Real-time Status Register */</td></tr>
<tr class="separator:a9bcfeccf1ff30f0ef923de0ab78aa702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a190e0cb59f973b8ef047c8493abb4974"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a190e0cb59f973b8ef047c8493abb4974">AT91C_SYSC_RTPRES</a>&#160;&#160;&#160;( 0xFFFF &lt;&lt; 0 ) /* (RTTC) Real-time Timer Prescaler Value */</td></tr>
<tr class="separator:a190e0cb59f973b8ef047c8493abb4974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a8f6c12b0740a44746bc7c617c743ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a0a8f6c12b0740a44746bc7c617c743ac">AT91C_SYSC_ALMIEN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 16 )   /* (RTTC) Alarm Interrupt Enable */</td></tr>
<tr class="separator:a0a8f6c12b0740a44746bc7c617c743ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac18fa639ee327be460bb48dd4d72ecc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac18fa639ee327be460bb48dd4d72ecc3">AT91C_SYSC_RTTINCIEN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 17 )   /* (RTTC) Real Time Timer Increment Interrupt Enable */</td></tr>
<tr class="separator:ac18fa639ee327be460bb48dd4d72ecc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f12eac5cffd80c6db7c1fc7cb46667e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a3f12eac5cffd80c6db7c1fc7cb46667e">AT91C_SYSC_RTTRST</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 18 )   /* (RTTC) Real Time Timer Restart */</td></tr>
<tr class="separator:a3f12eac5cffd80c6db7c1fc7cb46667e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dbbde91aaca7741798c993cc14a7a54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a4dbbde91aaca7741798c993cc14a7a54">AT91C_SYSC_ALMV</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 0 )    /* (RTTC) Alarm Value */</td></tr>
<tr class="separator:a4dbbde91aaca7741798c993cc14a7a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bae70824b49d1f717c34bf379d23012"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a4bae70824b49d1f717c34bf379d23012">AT91C_SYSC_CRTV</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 0 )    /* (RTTC) Current Real-time Value */</td></tr>
<tr class="separator:a4bae70824b49d1f717c34bf379d23012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a008c3696564bd6332badc508a094d8bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a008c3696564bd6332badc508a094d8bf">AT91C_SYSC_ALMS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )    /* (RTTC) Real-time Alarm Status */</td></tr>
<tr class="separator:a008c3696564bd6332badc508a094d8bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac23fbe9eefa9cc826f204774cb1fc020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac23fbe9eefa9cc826f204774cb1fc020">AT91C_SYSC_RTTINC</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )    /* (RTTC) Real-time Timer Increment */</td></tr>
<tr class="separator:ac23fbe9eefa9cc826f204774cb1fc020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb6a1f94faa15313ede77ffde49eff5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#abb6a1f94faa15313ede77ffde49eff5b">PITC_PIMR</a>&#160;&#160;&#160;( 0 )            /* Period Interval <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="separator:abb6a1f94faa15313ede77ffde49eff5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24f4a83eefa176061d5d110181ce30d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a24f4a83eefa176061d5d110181ce30d4">PITC_PISR</a>&#160;&#160;&#160;( 4 )            /* Period Interval Status Register */</td></tr>
<tr class="separator:a24f4a83eefa176061d5d110181ce30d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c8fd80acd190953633dcbbae6e55ed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a8c8fd80acd190953633dcbbae6e55ed0">PITC_PIVR</a>&#160;&#160;&#160;( 8 )            /* Period Interval Value Register */</td></tr>
<tr class="separator:a8c8fd80acd190953633dcbbae6e55ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae36e200dd4bdff4e73139eba50b040ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae36e200dd4bdff4e73139eba50b040ff">PITC_PIIR</a>&#160;&#160;&#160;( 12 )           /* Period Interval Image Register */</td></tr>
<tr class="separator:ae36e200dd4bdff4e73139eba50b040ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69e7887c78a2edbbd3743dcf3b346791"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a69e7887c78a2edbbd3743dcf3b346791">AT91C_SYSC_PIV</a>&#160;&#160;&#160;( 0xFFFFF &lt;&lt; 0 ) /* (PITC) Periodic Interval Value */</td></tr>
<tr class="separator:a69e7887c78a2edbbd3743dcf3b346791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab76084bf566c4b4a6be29426be54cba3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ab76084bf566c4b4a6be29426be54cba3">AT91C_SYSC_PITEN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 24 )    /* (PITC) Periodic Interval Timer Enabled */</td></tr>
<tr class="separator:ab76084bf566c4b4a6be29426be54cba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a283ed55960b4fc8378aa11940dc777"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a6a283ed55960b4fc8378aa11940dc777">AT91C_SYSC_PITIEN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 25 )    /* (PITC) Periodic Interval Timer Interrupt Enable */</td></tr>
<tr class="separator:a6a283ed55960b4fc8378aa11940dc777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04758f16cf039f5aa63792e615cad4c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a04758f16cf039f5aa63792e615cad4c7">AT91C_SYSC_PITS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )     /* (PITC) Periodic Interval Timer Status */</td></tr>
<tr class="separator:a04758f16cf039f5aa63792e615cad4c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb8f1699a476892a4464eb770d3a3334"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#afb8f1699a476892a4464eb770d3a3334">AT91C_SYSC_CPIV</a>&#160;&#160;&#160;( 0xFFFFF &lt;&lt; 0 ) /* (PITC) Current Periodic Interval Value */</td></tr>
<tr class="separator:afb8f1699a476892a4464eb770d3a3334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44bf79ac0363719a6b67962d4110e757"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a44bf79ac0363719a6b67962d4110e757">AT91C_SYSC_PICNT</a>&#160;&#160;&#160;( 0xFFF &lt;&lt; 20 )  /* (PITC) Periodic Interval Counter */</td></tr>
<tr class="separator:a44bf79ac0363719a6b67962d4110e757"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33bc6fc719a983f3cda4a15533225650"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a33bc6fc719a983f3cda4a15533225650">WDTC_WDCR</a>&#160;&#160;&#160;( 0 )           /* Watchdog Control Register */</td></tr>
<tr class="separator:a33bc6fc719a983f3cda4a15533225650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a362479937f85f96a72d3bbbe9aab096c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a362479937f85f96a72d3bbbe9aab096c">WDTC_WDMR</a>&#160;&#160;&#160;( 4 )           /* Watchdog <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="separator:a362479937f85f96a72d3bbbe9aab096c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a847fb63add5080e605cedeb4c54f4e50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a847fb63add5080e605cedeb4c54f4e50">WDTC_WDSR</a>&#160;&#160;&#160;( 8 )           /* Watchdog Status Register */</td></tr>
<tr class="separator:a847fb63add5080e605cedeb4c54f4e50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade61500845371c307f806184e24d866b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ade61500845371c307f806184e24d866b">AT91C_SYSC_WDRSTT</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )    /* (WDTC) Watchdog Restart */</td></tr>
<tr class="separator:ade61500845371c307f806184e24d866b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acab4245ac213114e641ca8bed3ba0adc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#acab4245ac213114e641ca8bed3ba0adc">AT91C_SYSC_WDV</a>&#160;&#160;&#160;( 0xFFF &lt;&lt; 0 )  /* (WDTC) Watchdog Timer Restart */</td></tr>
<tr class="separator:acab4245ac213114e641ca8bed3ba0adc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a335326211343bd2bdd408dee3c0b38ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a335326211343bd2bdd408dee3c0b38ff">AT91C_SYSC_WDFIEN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 12 )   /* (WDTC) Watchdog Fault Interrupt Enable */</td></tr>
<tr class="separator:a335326211343bd2bdd408dee3c0b38ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68828f5188343cace7be780425c570b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a68828f5188343cace7be780425c570b3">AT91C_SYSC_WDRSTEN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 13 )   /* (WDTC) Watchdog Reset Enable */</td></tr>
<tr class="separator:a68828f5188343cace7be780425c570b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4888d85f4f3e50987328ff15d7d93021"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a4888d85f4f3e50987328ff15d7d93021">AT91C_SYSC_WDRPROC</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 14 )   /* (WDTC) Watchdog Timer Restart */</td></tr>
<tr class="separator:a4888d85f4f3e50987328ff15d7d93021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fe48885aae8eab852de7e7117099212"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a0fe48885aae8eab852de7e7117099212">AT91C_SYSC_WDDIS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 15 )   /* (WDTC) Watchdog Disable */</td></tr>
<tr class="separator:a0fe48885aae8eab852de7e7117099212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e968e3731126f9408ac6a4bf55c4e98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a3e968e3731126f9408ac6a4bf55c4e98">AT91C_SYSC_WDD</a>&#160;&#160;&#160;( 0xFFF &lt;&lt; 16 ) /* (WDTC) Watchdog Delta Value */</td></tr>
<tr class="separator:a3e968e3731126f9408ac6a4bf55c4e98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0726eaa27f863c5f1233d1c9974182d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a0726eaa27f863c5f1233d1c9974182d7">AT91C_SYSC_WDDBGHLT</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 28 )   /* (WDTC) Watchdog <a class="el" href="src_2Helpers_8h.html#abd3c39b29d5b6b4bf8fcf5ab816dfc23">Debug</a> Halt */</td></tr>
<tr class="separator:a0726eaa27f863c5f1233d1c9974182d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafd78d049fff9b245452476333a65fb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aafd78d049fff9b245452476333a65fb8">AT91C_SYSC_WDIDLEHLT</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 29 )   /* (WDTC) Watchdog Idle Halt */</td></tr>
<tr class="separator:aafd78d049fff9b245452476333a65fb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a9da3d37a95ced9c3c715c58a01f128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a0a9da3d37a95ced9c3c715c58a01f128">AT91C_SYSC_WDUNF</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )    /* (WDTC) Watchdog Underflow */</td></tr>
<tr class="separator:a0a9da3d37a95ced9c3c715c58a01f128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaeeb0a6867b559246795b13fa400a063"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aaeeb0a6867b559246795b13fa400a063">AT91C_SYSC_WDERR</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )    /* (WDTC) Watchdog Error */</td></tr>
<tr class="separator:aaeeb0a6867b559246795b13fa400a063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e9f7a3dc2cf529348f2295ad21b3025"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a7e9f7a3dc2cf529348f2295ad21b3025">MC_RCR</a>&#160;&#160;&#160;( 0 )          /* MC Remap Control Register */</td></tr>
<tr class="separator:a7e9f7a3dc2cf529348f2295ad21b3025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1e9197a40479407c29f7efb1a8efd9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae1e9197a40479407c29f7efb1a8efd9a">MC_ASR</a>&#160;&#160;&#160;( 4 )          /* MC Abort Status Register */</td></tr>
<tr class="separator:ae1e9197a40479407c29f7efb1a8efd9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4c2626d6c2ac373cea862f15516a0b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa4c2626d6c2ac373cea862f15516a0b0">MC_AASR</a>&#160;&#160;&#160;( 8 )          /* MC Abort Address Status Register */</td></tr>
<tr class="separator:aa4c2626d6c2ac373cea862f15516a0b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56e71c1eef6133561636a2dad91b5121"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a56e71c1eef6133561636a2dad91b5121">MC_FMR</a>&#160;&#160;&#160;( 96 )         /* MC Flash <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="separator:a56e71c1eef6133561636a2dad91b5121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7f999f08036052b9db3f03405bf54ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ab7f999f08036052b9db3f03405bf54ae">MC_FCR</a>&#160;&#160;&#160;( 100 )        /* MC Flash Command Register */</td></tr>
<tr class="separator:ab7f999f08036052b9db3f03405bf54ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ea651b93de3a0e8226b2a7badc16406"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a2ea651b93de3a0e8226b2a7badc16406">MC_FSR</a>&#160;&#160;&#160;( 104 )        /* MC Flash Status Register */</td></tr>
<tr class="separator:a2ea651b93de3a0e8226b2a7badc16406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6b8204ee6ccdefb2d36105a2073d01f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ab6b8204ee6ccdefb2d36105a2073d01f">AT91C_MC_RCB</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (MC) Remap Command Bit */</td></tr>
<tr class="separator:ab6b8204ee6ccdefb2d36105a2073d01f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83add5d1d2f89823dea4c9e7de0044f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a83add5d1d2f89823dea4c9e7de0044f3">AT91C_MC_UNDADD</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (MC) Undefined Addess Abort Status */</td></tr>
<tr class="separator:a83add5d1d2f89823dea4c9e7de0044f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b3fbdb62ca970ae579a3672e8cf9c1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a1b3fbdb62ca970ae579a3672e8cf9c1d">AT91C_MC_MISADD</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )   /* (MC) Misaligned Addess Abort Status */</td></tr>
<tr class="separator:a1b3fbdb62ca970ae579a3672e8cf9c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bfb506f1d00374bd55155c4f64bd5ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a8bfb506f1d00374bd55155c4f64bd5ac">AT91C_MC_ABTSZ</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 8 )   /* (MC) Abort Size Status */</td></tr>
<tr class="separator:a8bfb506f1d00374bd55155c4f64bd5ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44e3602d58de4b878889737e353b61be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a44e3602d58de4b878889737e353b61be">AT91C_MC_ABTSZ_BYTE</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 8 )   /* (MC) Byte */</td></tr>
<tr class="separator:a44e3602d58de4b878889737e353b61be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a13bdc3d578896c79a5bb02840317f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a0a13bdc3d578896c79a5bb02840317f9">AT91C_MC_ABTSZ_HWORD</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )   /* (MC) Half-word */</td></tr>
<tr class="separator:a0a13bdc3d578896c79a5bb02840317f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a380b81e6fac8a2d5f449e5e1e84c38c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a380b81e6fac8a2d5f449e5e1e84c38c2">AT91C_MC_ABTSZ_WORD</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 8 )   /* (MC) Word */</td></tr>
<tr class="separator:a380b81e6fac8a2d5f449e5e1e84c38c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a722eba792397e6b4914393b1568bed7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a722eba792397e6b4914393b1568bed7b">AT91C_MC_ABTTYP</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 10 )  /* (MC) Abort Type Status */</td></tr>
<tr class="separator:a722eba792397e6b4914393b1568bed7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbdc9661f6c7a1cc816b4c192b00258f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#afbdc9661f6c7a1cc816b4c192b00258f">AT91C_MC_ABTTYP_DATAR</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 10 )  /* (MC) Data <a class="el" href="ioat91sam7x256_8h.html#af17077d65ce4383152ea75492c1187d5">Read</a> */</td></tr>
<tr class="separator:afbdc9661f6c7a1cc816b4c192b00258f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25c9e10a822050804bfb5447bba9ea98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a25c9e10a822050804bfb5447bba9ea98">AT91C_MC_ABTTYP_DATAW</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 10 )  /* (MC) Data Write */</td></tr>
<tr class="separator:a25c9e10a822050804bfb5447bba9ea98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16ce99f0f201bd373ed95b26988c5ffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a16ce99f0f201bd373ed95b26988c5ffc">AT91C_MC_ABTTYP_FETCH</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 10 )  /* (MC) Code Fetch */</td></tr>
<tr class="separator:a16ce99f0f201bd373ed95b26988c5ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9f0ffb340fe4ccca8438bd941f800a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ad9f0ffb340fe4ccca8438bd941f800a0">AT91C_MC_MST0</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 16 )  /* (MC) Master 0 Abort Source */</td></tr>
<tr class="separator:ad9f0ffb340fe4ccca8438bd941f800a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ac63d9679da659f2cfed44d469c7ea7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a6ac63d9679da659f2cfed44d469c7ea7">AT91C_MC_MST1</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 17 )  /* (MC) Master 1 Abort Source */</td></tr>
<tr class="separator:a6ac63d9679da659f2cfed44d469c7ea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a410c1fc6c826559a0cc5a00cb6ac4b4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a410c1fc6c826559a0cc5a00cb6ac4b4a">AT91C_MC_SVMST0</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 24 )  /* (MC) Saved Master 0 Abort Source */</td></tr>
<tr class="separator:a410c1fc6c826559a0cc5a00cb6ac4b4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb9e13156e6ec0b2118e258087f267be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#adb9e13156e6ec0b2118e258087f267be">AT91C_MC_SVMST1</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 25 )  /* (MC) Saved Master 1 Abort Source */</td></tr>
<tr class="separator:adb9e13156e6ec0b2118e258087f267be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28791a45fc8d97eaf19f89d59af16bdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a28791a45fc8d97eaf19f89d59af16bdd">AT91C_MC_FRDY</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (MC) Flash Ready */</td></tr>
<tr class="separator:a28791a45fc8d97eaf19f89d59af16bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c23992ce74663c5c677c9ffa4f9ca8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a5c23992ce74663c5c677c9ffa4f9ca8a">AT91C_MC_LOCKE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )   /* (MC) Lock Error */</td></tr>
<tr class="separator:a5c23992ce74663c5c677c9ffa4f9ca8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51003d4a42a14b09c31e40b112a3444e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a51003d4a42a14b09c31e40b112a3444e">AT91C_MC_PROGE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )   /* (MC) Programming Error */</td></tr>
<tr class="separator:a51003d4a42a14b09c31e40b112a3444e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfb9c2131577637928888eba5e37feb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#acfb9c2131577637928888eba5e37feb9">AT91C_MC_NEBP</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )   /* (MC) No Erase Before Programming */</td></tr>
<tr class="separator:acfb9c2131577637928888eba5e37feb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abde1149723253a6b754a0e046a0743f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#abde1149723253a6b754a0e046a0743f2">AT91C_MC_FWS</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 8 )   /* (MC) Flash Wait State */</td></tr>
<tr class="separator:abde1149723253a6b754a0e046a0743f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24a24f5e0887516b01745b784bb79acc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a24a24f5e0887516b01745b784bb79acc">AT91C_MC_FWS_0FWS</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 8 )   /* (MC) 1 cycle for <a class="el" href="ioat91sam7x256_8h.html#af17077d65ce4383152ea75492c1187d5">Read</a>, 2 for Write operations */</td></tr>
<tr class="separator:a24a24f5e0887516b01745b784bb79acc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c9b74e35c152de5a755a13a05e51349"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a2c9b74e35c152de5a755a13a05e51349">AT91C_MC_FWS_1FWS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )   /* (MC) 2 cycles for <a class="el" href="ioat91sam7x256_8h.html#af17077d65ce4383152ea75492c1187d5">Read</a>, 3 for Write operations */</td></tr>
<tr class="separator:a2c9b74e35c152de5a755a13a05e51349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a686bdaa960fa1c91cb3451b639aac253"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a686bdaa960fa1c91cb3451b639aac253">AT91C_MC_FWS_2FWS</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 8 )   /* (MC) 3 cycles for <a class="el" href="ioat91sam7x256_8h.html#af17077d65ce4383152ea75492c1187d5">Read</a>, 4 for Write operations */</td></tr>
<tr class="separator:a686bdaa960fa1c91cb3451b639aac253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62e144d03d7512ddc936e3075294bfc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a62e144d03d7512ddc936e3075294bfc0">AT91C_MC_FWS_3FWS</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 8 )   /* (MC) 4 cycles for <a class="el" href="ioat91sam7x256_8h.html#af17077d65ce4383152ea75492c1187d5">Read</a>, 4 for Write operations */</td></tr>
<tr class="separator:a62e144d03d7512ddc936e3075294bfc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cd92d2de8be30cf8e64c12516d96d00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a4cd92d2de8be30cf8e64c12516d96d00">AT91C_MC_FMCN</a>&#160;&#160;&#160;( 0xFF &lt;&lt; 16 ) /* (MC) Flash Microsecond Cycle Number */</td></tr>
<tr class="separator:a4cd92d2de8be30cf8e64c12516d96d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa08db9089e589641ed9288d46c9614a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#afa08db9089e589641ed9288d46c9614a">AT91C_MC_FCMD</a>&#160;&#160;&#160;( 0xF &lt;&lt; 0 )   /* (MC) Flash Command */</td></tr>
<tr class="separator:afa08db9089e589641ed9288d46c9614a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa4afd5ef56ff009bde9e6e44ab5aae7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#afa4afd5ef56ff009bde9e6e44ab5aae7">AT91C_MC_FCMD_START_PROG</a>&#160;&#160;&#160;( 0x1 )        /* (MC) Starts <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> programming of th epage specified by PAGEN. */</td></tr>
<tr class="separator:afa4afd5ef56ff009bde9e6e44ab5aae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab77d58f4a72dbf03af6402d0b62147e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aab77d58f4a72dbf03af6402d0b62147e">AT91C_MC_FCMD_LOCK</a>&#160;&#160;&#160;( 0x2 )        /* (MC) Starts <a class="el" href="Buzzer_8cpp.html#a01329f431924b1ef0801bdecf6500306">a</a> lock sequence of <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> sector defined by <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> bits 4 <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> 7 of <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> field PAGEN. */</td></tr>
<tr class="separator:aab77d58f4a72dbf03af6402d0b62147e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60f398760749191c1d45abb7aa62862f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a60f398760749191c1d45abb7aa62862f">AT91C_MC_FCMD_PROG_AND_LOCK</a>&#160;&#160;&#160;( 0x3 )        /* (MC) The lock sequence automatically happens after <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> programming sequence is completed. */</td></tr>
<tr class="separator:a60f398760749191c1d45abb7aa62862f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab3859711589ff3e72f9f9f9404b32c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aab3859711589ff3e72f9f9f9404b32c6">AT91C_MC_FCMD_UNLOCK</a>&#160;&#160;&#160;( 0x4 )        /* (MC) Starts an unlock sequence of <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> sector defined by <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> bits 4 <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> 7 of <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> field PAGEN. */</td></tr>
<tr class="separator:aab3859711589ff3e72f9f9f9404b32c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ef6511577c1f4d0027df47cb46b87ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a3ef6511577c1f4d0027df47cb46b87ea">AT91C_MC_FCMD_ERASE_ALL</a>&#160;&#160;&#160;( 0x8 )        /* (MC) Starts <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> erase of <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> entire <a class="el" href="ARM__CA9_2portASM_8h.html#ae2187eab120811c05bc976e27dc27659">flash.If</a> at least <a class="el" href="Buzzer_8cpp.html#a01329f431924b1ef0801bdecf6500306">a</a> page is <a class="el" href="ioat91sam7x256_8h.html#af3f98a22ac59aa828d3622dcd1a2cd94">locked</a>, <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> command is cancelled. */</td></tr>
<tr class="separator:a3ef6511577c1f4d0027df47cb46b87ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addf2b98be37e34298229d5bd71708381"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#addf2b98be37e34298229d5bd71708381">AT91C_MC_FCMD_SET_GP_NVM</a>&#160;&#160;&#160;( 0xB )        /* (MC) Set General Purpose NVM bits. */</td></tr>
<tr class="separator:addf2b98be37e34298229d5bd71708381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a597031dde990b28e55feb8784e9c2869"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a597031dde990b28e55feb8784e9c2869">AT91C_MC_FCMD_CLR_GP_NVM</a>&#160;&#160;&#160;( 0xD )        /* (MC) Clear General Purpose NVM bits. */</td></tr>
<tr class="separator:a597031dde990b28e55feb8784e9c2869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0aa353f7ff15e472ebaa3495db64d9d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a0aa353f7ff15e472ebaa3495db64d9d1">AT91C_MC_FCMD_SET_SECURITY</a>&#160;&#160;&#160;( 0xF )        /* (MC) Set Security Bit. */</td></tr>
<tr class="separator:a0aa353f7ff15e472ebaa3495db64d9d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5daf68a2f229a51d570dc384b20e984"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae5daf68a2f229a51d570dc384b20e984">AT91C_MC_PAGEN</a>&#160;&#160;&#160;( 0x3FF &lt;&lt; 8 ) /* (MC) Page Number */</td></tr>
<tr class="separator:ae5daf68a2f229a51d570dc384b20e984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cbd8e060f370881e5513905b9a4400d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a1cbd8e060f370881e5513905b9a4400d">AT91C_MC_KEY</a>&#160;&#160;&#160;( 0xFF &lt;&lt; 24 ) /* (MC) Writing Protect Key */</td></tr>
<tr class="separator:a1cbd8e060f370881e5513905b9a4400d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6889b77fb99e4a2b1a07cb9b6a5ad857"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a6889b77fb99e4a2b1a07cb9b6a5ad857">AT91C_MC_SECURITY</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )   /* (MC) Security Bit Status */</td></tr>
<tr class="separator:a6889b77fb99e4a2b1a07cb9b6a5ad857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77973b31e0de8f783117d9e81624bd1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a77973b31e0de8f783117d9e81624bd1d">AT91C_MC_GPNVM0</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )   /* (MC) Sector 0 Lock Status */</td></tr>
<tr class="separator:a77973b31e0de8f783117d9e81624bd1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d219d794fc09544a80daa38bb4ec6fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a3d219d794fc09544a80daa38bb4ec6fb">AT91C_MC_GPNVM1</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )   /* (MC) Sector 1 Lock Status */</td></tr>
<tr class="separator:a3d219d794fc09544a80daa38bb4ec6fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a364c37442845f55309a2bd2a570fa65b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a364c37442845f55309a2bd2a570fa65b">AT91C_MC_GPNVM2</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 10 )  /* (MC) Sector 2 Lock Status */</td></tr>
<tr class="separator:a364c37442845f55309a2bd2a570fa65b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dbf487d59f269f85f06e9517e892820"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a3dbf487d59f269f85f06e9517e892820">AT91C_MC_GPNVM3</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 11 )  /* (MC) Sector 3 Lock Status */</td></tr>
<tr class="separator:a3dbf487d59f269f85f06e9517e892820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcc44ce3e43904353c35801da8f07b4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#afcc44ce3e43904353c35801da8f07b4c">AT91C_MC_GPNVM4</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 12 )  /* (MC) Sector 4 Lock Status */</td></tr>
<tr class="separator:afcc44ce3e43904353c35801da8f07b4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a870f46762932a34cec683ea772e16939"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a870f46762932a34cec683ea772e16939">AT91C_MC_GPNVM5</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 13 )  /* (MC) Sector 5 Lock Status */</td></tr>
<tr class="separator:a870f46762932a34cec683ea772e16939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d51945411fc4f34fb0b0a5070554b7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a7d51945411fc4f34fb0b0a5070554b7e">AT91C_MC_GPNVM6</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 14 )  /* (MC) Sector 6 Lock Status */</td></tr>
<tr class="separator:a7d51945411fc4f34fb0b0a5070554b7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af15097f4e117f1ef3673f1ad9120dcf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af15097f4e117f1ef3673f1ad9120dcf2">AT91C_MC_GPNVM7</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 15 )  /* (MC) Sector 7 Lock Status */</td></tr>
<tr class="separator:af15097f4e117f1ef3673f1ad9120dcf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8837a767ba9bebb4e1867394e6ef4d94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a8837a767ba9bebb4e1867394e6ef4d94">AT91C_MC_LOCKS0</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 16 )  /* (MC) Sector 0 Lock Status */</td></tr>
<tr class="separator:a8837a767ba9bebb4e1867394e6ef4d94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6be750933740d336b55dd8d8e467a003"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a6be750933740d336b55dd8d8e467a003">AT91C_MC_LOCKS1</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 17 )  /* (MC) Sector 1 Lock Status */</td></tr>
<tr class="separator:a6be750933740d336b55dd8d8e467a003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d73d4c348b2cf0545d991b3f858b6a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a4d73d4c348b2cf0545d991b3f858b6a0">AT91C_MC_LOCKS2</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 18 )  /* (MC) Sector 2 Lock Status */</td></tr>
<tr class="separator:a4d73d4c348b2cf0545d991b3f858b6a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1616435849d9c56515fe93afa5921e99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a1616435849d9c56515fe93afa5921e99">AT91C_MC_LOCKS3</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 19 )  /* (MC) Sector 3 Lock Status */</td></tr>
<tr class="separator:a1616435849d9c56515fe93afa5921e99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90d0ce32f6fd4a0741c1895901e5f6fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a90d0ce32f6fd4a0741c1895901e5f6fd">AT91C_MC_LOCKS4</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 20 )  /* (MC) Sector 4 Lock Status */</td></tr>
<tr class="separator:a90d0ce32f6fd4a0741c1895901e5f6fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30747aaee928ce37676044fc054ef2d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a30747aaee928ce37676044fc054ef2d2">AT91C_MC_LOCKS5</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 21 )  /* (MC) Sector 5 Lock Status */</td></tr>
<tr class="separator:a30747aaee928ce37676044fc054ef2d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af08178928b1c222b5c8f77118545a981"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af08178928b1c222b5c8f77118545a981">AT91C_MC_LOCKS6</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 22 )  /* (MC) Sector 6 Lock Status */</td></tr>
<tr class="separator:af08178928b1c222b5c8f77118545a981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae99cc78f64afd20d980185980bafc47d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae99cc78f64afd20d980185980bafc47d">AT91C_MC_LOCKS7</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 23 )  /* (MC) Sector 7 Lock Status */</td></tr>
<tr class="separator:ae99cc78f64afd20d980185980bafc47d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01bba183b0d0e85f2e5111464fed5d9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a01bba183b0d0e85f2e5111464fed5d9a">AT91C_MC_LOCKS8</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 24 )  /* (MC) Sector 8 Lock Status */</td></tr>
<tr class="separator:a01bba183b0d0e85f2e5111464fed5d9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a138a49a023ee1e8d4d5769d09813bb62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a138a49a023ee1e8d4d5769d09813bb62">AT91C_MC_LOCKS9</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 25 )  /* (MC) Sector 9 Lock Status */</td></tr>
<tr class="separator:a138a49a023ee1e8d4d5769d09813bb62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e0f2c8ac71257fa1559f93658ea037d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a2e0f2c8ac71257fa1559f93658ea037d">AT91C_MC_LOCKS10</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 26 )  /* (MC) Sector 10 Lock Status */</td></tr>
<tr class="separator:a2e0f2c8ac71257fa1559f93658ea037d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e6480d4c2ceb227a2478985322b115c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a8e6480d4c2ceb227a2478985322b115c">AT91C_MC_LOCKS11</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 27 )  /* (MC) Sector 11 Lock Status */</td></tr>
<tr class="separator:a8e6480d4c2ceb227a2478985322b115c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51aa6cf64868087e2d522c49e3e4e26a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a51aa6cf64868087e2d522c49e3e4e26a">AT91C_MC_LOCKS12</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 28 )  /* (MC) Sector 12 Lock Status */</td></tr>
<tr class="separator:a51aa6cf64868087e2d522c49e3e4e26a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a031625681fe68f737d2c94af5a7764d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a031625681fe68f737d2c94af5a7764d5">AT91C_MC_LOCKS13</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 29 )  /* (MC) Sector 13 Lock Status */</td></tr>
<tr class="separator:a031625681fe68f737d2c94af5a7764d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a436c78823744781881884f699db34304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a436c78823744781881884f699db34304">AT91C_MC_LOCKS14</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 30 )  /* (MC) Sector 14 Lock Status */</td></tr>
<tr class="separator:a436c78823744781881884f699db34304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab49990c4303faa7aa6c0165a602b3931"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ab49990c4303faa7aa6c0165a602b3931">AT91C_MC_LOCKS15</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 31 )  /* (MC) Sector 15 Lock Status */</td></tr>
<tr class="separator:ab49990c4303faa7aa6c0165a602b3931"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ecc73f7a1477b6815f7f7937eebaefc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a3ecc73f7a1477b6815f7f7937eebaefc">SPI_CR</a>&#160;&#160;&#160;( 0 )           /* Control Register */</td></tr>
<tr class="separator:a3ecc73f7a1477b6815f7f7937eebaefc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7ef4bc319505d5dec038a619132b3a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac7ef4bc319505d5dec038a619132b3a2">SPI_MR</a>&#160;&#160;&#160;( 4 )           /* <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="separator:ac7ef4bc319505d5dec038a619132b3a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41ec241fd319fafc815be1fa76aedae7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a41ec241fd319fafc815be1fa76aedae7">SPI_RDR</a>&#160;&#160;&#160;( 8 )           /* Receive Data Register */</td></tr>
<tr class="separator:a41ec241fd319fafc815be1fa76aedae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34252b62e862054c2f9b7b13d64df1c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a34252b62e862054c2f9b7b13d64df1c6">SPI_TDR</a>&#160;&#160;&#160;( 12 )          /* Transmit Data Register */</td></tr>
<tr class="separator:a34252b62e862054c2f9b7b13d64df1c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2725a893e2f98de37d81e119fa56799"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac2725a893e2f98de37d81e119fa56799">SPI_SR</a>&#160;&#160;&#160;( 16 )          /* Status Register */</td></tr>
<tr class="separator:ac2725a893e2f98de37d81e119fa56799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26b7c15b3b208fc90b3d65f6d22bcbf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a26b7c15b3b208fc90b3d65f6d22bcbf1">SPI_IER</a>&#160;&#160;&#160;( 20 )          /* Interrupt Enable Register */</td></tr>
<tr class="separator:a26b7c15b3b208fc90b3d65f6d22bcbf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91170c22aef8cb6ac75d82e09b7ffc80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a91170c22aef8cb6ac75d82e09b7ffc80">SPI_IDR</a>&#160;&#160;&#160;( 24 )          /* Interrupt Disable Register */</td></tr>
<tr class="separator:a91170c22aef8cb6ac75d82e09b7ffc80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a248f573b7253a81e11388070b46a7f5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a248f573b7253a81e11388070b46a7f5a">SPI_IMR</a>&#160;&#160;&#160;( 28 )          /* Interrupt Mask Register */</td></tr>
<tr class="separator:a248f573b7253a81e11388070b46a7f5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebf7e3bb7dc75c104a86d5ed0a215d87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aebf7e3bb7dc75c104a86d5ed0a215d87">SPI_CSR</a>&#160;&#160;&#160;( 48 )          /* Chip Select Register */</td></tr>
<tr class="separator:aebf7e3bb7dc75c104a86d5ed0a215d87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d701fb72ab2c25c45b48879c92341d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a7d701fb72ab2c25c45b48879c92341d8">SPI_RPR</a>&#160;&#160;&#160;( 256 )         /* Receive Pointer Register */</td></tr>
<tr class="separator:a7d701fb72ab2c25c45b48879c92341d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9a9d4f4b01d03cb7cb34ea12d911602"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae9a9d4f4b01d03cb7cb34ea12d911602">SPI_RCR</a>&#160;&#160;&#160;( 260 )         /* Receive Counter Register */</td></tr>
<tr class="separator:ae9a9d4f4b01d03cb7cb34ea12d911602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64855396677fb870d2804747d1183ec9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a64855396677fb870d2804747d1183ec9">SPI_TPR</a>&#160;&#160;&#160;( 264 )         /* Transmit Pointer Register */</td></tr>
<tr class="separator:a64855396677fb870d2804747d1183ec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb360b2cc3fc823994d9f334867c72af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#adb360b2cc3fc823994d9f334867c72af">SPI_TCR</a>&#160;&#160;&#160;( 268 )         /* Transmit Counter Register */</td></tr>
<tr class="separator:adb360b2cc3fc823994d9f334867c72af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44a7cc9d68ea2523442ec9f4858d7c98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a44a7cc9d68ea2523442ec9f4858d7c98">SPI_RNPR</a>&#160;&#160;&#160;( 272 )         /* Receive Next Pointer Register */</td></tr>
<tr class="separator:a44a7cc9d68ea2523442ec9f4858d7c98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84a51fcb532802be27b13e84aaed4427"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a84a51fcb532802be27b13e84aaed4427">SPI_RNCR</a>&#160;&#160;&#160;( 276 )         /* Receive Next Counter Register */</td></tr>
<tr class="separator:a84a51fcb532802be27b13e84aaed4427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af51f8df174d7da1a54d0389687bf12c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af51f8df174d7da1a54d0389687bf12c3">SPI_TNPR</a>&#160;&#160;&#160;( 280 )         /* Transmit Next Pointer Register */</td></tr>
<tr class="separator:af51f8df174d7da1a54d0389687bf12c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8600c52bc41bbc70d2822cac80ae3b44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a8600c52bc41bbc70d2822cac80ae3b44">SPI_TNCR</a>&#160;&#160;&#160;( 284 )         /* Transmit Next Counter Register */</td></tr>
<tr class="separator:a8600c52bc41bbc70d2822cac80ae3b44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a25f44997fe9960b77f5c8c069bf3cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a1a25f44997fe9960b77f5c8c069bf3cc">SPI_PTCR</a>&#160;&#160;&#160;( 288 )         /* PDC Transfer Control Register */</td></tr>
<tr class="separator:a1a25f44997fe9960b77f5c8c069bf3cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab11506aea0bf5eaa006bd649e8bfc949"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ab11506aea0bf5eaa006bd649e8bfc949">SPI_PTSR</a>&#160;&#160;&#160;( 292 )         /* PDC Transfer Status Register */</td></tr>
<tr class="separator:ab11506aea0bf5eaa006bd649e8bfc949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8b6cf825aa844af2db7ad732771d676"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af8b6cf825aa844af2db7ad732771d676">AT91C_SPI_SPIEN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )    /* (SPI) SPI Enable */</td></tr>
<tr class="separator:af8b6cf825aa844af2db7ad732771d676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc6bb7762dad073f7f4b19abf04a389a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#acc6bb7762dad073f7f4b19abf04a389a">AT91C_SPI_SPIDIS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )    /* (SPI) SPI Disable */</td></tr>
<tr class="separator:acc6bb7762dad073f7f4b19abf04a389a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62264b14022d2ed854bd8a9961f121fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a62264b14022d2ed854bd8a9961f121fc">AT91C_SPI_SWRST</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )    /* (SPI) SPI Software reset */</td></tr>
<tr class="separator:a62264b14022d2ed854bd8a9961f121fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc117c104afa7592c1d0d8aa8bf9ab67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#abc117c104afa7592c1d0d8aa8bf9ab67">AT91C_SPI_LASTXFER</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 24 )   /* (SPI) SPI Last Transfer */</td></tr>
<tr class="separator:abc117c104afa7592c1d0d8aa8bf9ab67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a479f6b3128f737b47531279618b667f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a479f6b3128f737b47531279618b667f7">AT91C_SPI_MSTR</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )    /* (SPI) Master/Slave <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td></tr>
<tr class="separator:a479f6b3128f737b47531279618b667f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4e1cc60b7b4be8d4359e7b44de4ebf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ab4e1cc60b7b4be8d4359e7b44de4ebf5">AT91C_SPI_PS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )    /* (SPI) Peripheral Select */</td></tr>
<tr class="separator:ab4e1cc60b7b4be8d4359e7b44de4ebf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac64fe273c5fe9d9c70e77c2061b310ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac64fe273c5fe9d9c70e77c2061b310ef">AT91C_SPI_PS_FIXED</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 1 )    /* (SPI) Fixed Peripheral Select */</td></tr>
<tr class="separator:ac64fe273c5fe9d9c70e77c2061b310ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae633f0edacf72f6ed9a09979289183fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae633f0edacf72f6ed9a09979289183fc">AT91C_SPI_PS_VARIABLE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )    /* (SPI) Variable Peripheral Select */</td></tr>
<tr class="separator:ae633f0edacf72f6ed9a09979289183fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a421746a552f05b77817e1ebcc8ded96c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a421746a552f05b77817e1ebcc8ded96c">AT91C_SPI_PCSDEC</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )    /* (SPI) Chip Select Decode */</td></tr>
<tr class="separator:a421746a552f05b77817e1ebcc8ded96c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d2163d1d5663fe26f5ad8a11546cc70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a4d2163d1d5663fe26f5ad8a11546cc70">AT91C_SPI_FDIV</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )    /* (SPI) Clock Selection */</td></tr>
<tr class="separator:a4d2163d1d5663fe26f5ad8a11546cc70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42cacded2971792f4ba8c9909b658351"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a42cacded2971792f4ba8c9909b658351">AT91C_SPI_MODFDIS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )    /* (SPI) <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Fault Detection */</td></tr>
<tr class="separator:a42cacded2971792f4ba8c9909b658351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6ae52cc314108f3c0967bf06f8cbb12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa6ae52cc314108f3c0967bf06f8cbb12">AT91C_SPI_LLB</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )    /* (SPI) Clock Selection */</td></tr>
<tr class="separator:aa6ae52cc314108f3c0967bf06f8cbb12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7f7e2b57e7496b554cb96ec8f3160ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac7f7e2b57e7496b554cb96ec8f3160ef">AT91C_SPI_PCS</a>&#160;&#160;&#160;( 0xF &lt;&lt; 16 )   /* (SPI) Peripheral Chip Select */</td></tr>
<tr class="separator:ac7f7e2b57e7496b554cb96ec8f3160ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2377012e46cf5b1981b40333c43004fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a2377012e46cf5b1981b40333c43004fa">AT91C_SPI_DLYBCS</a>&#160;&#160;&#160;( 0xFF &lt;&lt; 24 )  /* (SPI) Delay Between Chip Selects */</td></tr>
<tr class="separator:a2377012e46cf5b1981b40333c43004fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa02a30ad0984b3ef5e385afabea5a21e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa02a30ad0984b3ef5e385afabea5a21e">AT91C_SPI_RD</a>&#160;&#160;&#160;( 0xFFFF &lt;&lt; 0 ) /* (SPI) Receive Data */</td></tr>
<tr class="separator:aa02a30ad0984b3ef5e385afabea5a21e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2be5161c5a993475193d9b570e90077"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ab2be5161c5a993475193d9b570e90077">AT91C_SPI_RPCS</a>&#160;&#160;&#160;( 0xF &lt;&lt; 16 )   /* (SPI) Peripheral Chip Select Status */</td></tr>
<tr class="separator:ab2be5161c5a993475193d9b570e90077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83a595a0fed81189c4c6da9108a5c1d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a83a595a0fed81189c4c6da9108a5c1d9">AT91C_SPI_TD</a>&#160;&#160;&#160;( 0xFFFF &lt;&lt; 0 ) /* (SPI) Transmit Data */</td></tr>
<tr class="separator:a83a595a0fed81189c4c6da9108a5c1d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f92018227b7c2e18c163e0c650d566e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a8f92018227b7c2e18c163e0c650d566e">AT91C_SPI_TPCS</a>&#160;&#160;&#160;( 0xF &lt;&lt; 16 )   /* (SPI) Peripheral Chip Select Status */</td></tr>
<tr class="separator:a8f92018227b7c2e18c163e0c650d566e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22e75b78402111d55c7eb78cf540c096"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a22e75b78402111d55c7eb78cf540c096">AT91C_SPI_RDRF</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )    /* (SPI) Receive Data Register Full */</td></tr>
<tr class="separator:a22e75b78402111d55c7eb78cf540c096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56ad596122900367194c9701a4100cc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a56ad596122900367194c9701a4100cc6">AT91C_SPI_TDRE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )    /* (SPI) Transmit Data Register Empty */</td></tr>
<tr class="separator:a56ad596122900367194c9701a4100cc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0e07aa9c32da2093dca301108785c77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac0e07aa9c32da2093dca301108785c77">AT91C_SPI_MODF</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )    /* (SPI) <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Fault Error */</td></tr>
<tr class="separator:ac0e07aa9c32da2093dca301108785c77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a3aaa73a28d5393e49113df273cc1aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a0a3aaa73a28d5393e49113df273cc1aa">AT91C_SPI_OVRES</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )    /* (SPI) Overrun Error Status */</td></tr>
<tr class="separator:a0a3aaa73a28d5393e49113df273cc1aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab58d70225915de985a5253431b6cfbfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ab58d70225915de985a5253431b6cfbfd">AT91C_SPI_ENDRX</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )    /* (SPI) End of Receiver Transfer */</td></tr>
<tr class="separator:ab58d70225915de985a5253431b6cfbfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89af683d676b67f1ad69fb6412954e4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a89af683d676b67f1ad69fb6412954e4b">AT91C_SPI_ENDTX</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )    /* (SPI) End of Receiver Transfer */</td></tr>
<tr class="separator:a89af683d676b67f1ad69fb6412954e4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a142e654f86c8bfdf000b7023643f8e88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a142e654f86c8bfdf000b7023643f8e88">AT91C_SPI_RXBUFF</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )    /* (SPI) RXBUFF Interrupt */</td></tr>
<tr class="separator:a142e654f86c8bfdf000b7023643f8e88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8550c94e16bc7c37b93dd89bbcfcc608"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a8550c94e16bc7c37b93dd89bbcfcc608">AT91C_SPI_TXBUFE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )    /* (SPI) TXBUFE Interrupt */</td></tr>
<tr class="separator:a8550c94e16bc7c37b93dd89bbcfcc608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace9aa7a013275f15f98be885f53d38ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ace9aa7a013275f15f98be885f53d38ea">AT91C_SPI_NSSR</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )    /* (SPI) NSSR Interrupt */</td></tr>
<tr class="separator:ace9aa7a013275f15f98be885f53d38ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad71ab9171309a50418dce0384ae107e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ad71ab9171309a50418dce0384ae107e3">AT91C_SPI_TXEMPTY</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )    /* (SPI) TXEMPTY Interrupt */</td></tr>
<tr class="separator:ad71ab9171309a50418dce0384ae107e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb37401a277a158bc56530c48cfc939a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aeb37401a277a158bc56530c48cfc939a">AT91C_SPI_SPIENS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 16 )   /* (SPI) Enable Status */</td></tr>
<tr class="separator:aeb37401a277a158bc56530c48cfc939a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a786c67ebde1fb4e6cfa1222735fb4037"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a786c67ebde1fb4e6cfa1222735fb4037">AT91C_SPI_CPOL</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (SPI) Clock Polarity */</td></tr>
<tr class="separator:a786c67ebde1fb4e6cfa1222735fb4037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a328473b3283187759952d9d202244b7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a328473b3283187759952d9d202244b7c">AT91C_SPI_NCPHA</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )   /* (SPI) Clock Phase */</td></tr>
<tr class="separator:a328473b3283187759952d9d202244b7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bfb568f1ed298474b3bf4d69ac2edcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a9bfb568f1ed298474b3bf4d69ac2edcd">AT91C_SPI_CSAAT</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )   /* (SPI) Chip Select Active After Transfer */</td></tr>
<tr class="separator:a9bfb568f1ed298474b3bf4d69ac2edcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a905093a22aecf9818ecefe9a67f51a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a3a905093a22aecf9818ecefe9a67f51a">AT91C_SPI_BITS</a>&#160;&#160;&#160;( 0xF &lt;&lt; 4 )   /* (SPI) Bits Per Transfer */</td></tr>
<tr class="separator:a3a905093a22aecf9818ecefe9a67f51a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65cc4fbef8c78d2e57bb097e0dd96ddb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a65cc4fbef8c78d2e57bb097e0dd96ddb">AT91C_SPI_BITS_8</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 4 )   /* (SPI) 8 Bits Per transfer */</td></tr>
<tr class="separator:a65cc4fbef8c78d2e57bb097e0dd96ddb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac28697cac7288825cf48fcd73eedddf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac28697cac7288825cf48fcd73eedddf0">AT91C_SPI_BITS_9</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )   /* (SPI) 9 Bits Per transfer */</td></tr>
<tr class="separator:ac28697cac7288825cf48fcd73eedddf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a402baea61bde4ca4b266f37c09793e6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a402baea61bde4ca4b266f37c09793e6a">AT91C_SPI_BITS_10</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 4 )   /* (SPI) 10 Bits Per transfer */</td></tr>
<tr class="separator:a402baea61bde4ca4b266f37c09793e6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae80f2a00ab34077c868b21a587f0c68e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae80f2a00ab34077c868b21a587f0c68e">AT91C_SPI_BITS_11</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 4 )   /* (SPI) 11 Bits Per transfer */</td></tr>
<tr class="separator:ae80f2a00ab34077c868b21a587f0c68e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a846425a366188702bcf98d17ade90c4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a846425a366188702bcf98d17ade90c4b">AT91C_SPI_BITS_12</a>&#160;&#160;&#160;( 0x4 &lt;&lt; 4 )   /* (SPI) 12 Bits Per transfer */</td></tr>
<tr class="separator:a846425a366188702bcf98d17ade90c4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b82d14749d1d1f796054638d0d98480"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a1b82d14749d1d1f796054638d0d98480">AT91C_SPI_BITS_13</a>&#160;&#160;&#160;( 0x5 &lt;&lt; 4 )   /* (SPI) 13 Bits Per transfer */</td></tr>
<tr class="separator:a1b82d14749d1d1f796054638d0d98480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a281cda5d012229e61615478d10b1d9bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a281cda5d012229e61615478d10b1d9bf">AT91C_SPI_BITS_14</a>&#160;&#160;&#160;( 0x6 &lt;&lt; 4 )   /* (SPI) 14 Bits Per transfer */</td></tr>
<tr class="separator:a281cda5d012229e61615478d10b1d9bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31a060e85ea4ae41f4adc76d57c8fa71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a31a060e85ea4ae41f4adc76d57c8fa71">AT91C_SPI_BITS_15</a>&#160;&#160;&#160;( 0x7 &lt;&lt; 4 )   /* (SPI) 15 Bits Per transfer */</td></tr>
<tr class="separator:a31a060e85ea4ae41f4adc76d57c8fa71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae82c536038593b7a5952476e94067017"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae82c536038593b7a5952476e94067017">AT91C_SPI_BITS_16</a>&#160;&#160;&#160;( 0x8 &lt;&lt; 4 )   /* (SPI) 16 Bits Per transfer */</td></tr>
<tr class="separator:ae82c536038593b7a5952476e94067017"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55d464c3b90c13b2d133360ddcd06f51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a55d464c3b90c13b2d133360ddcd06f51">AT91C_SPI_SCBR</a>&#160;&#160;&#160;( 0xFF &lt;&lt; 8 )  /* (SPI) Serial Clock Baud Rate */</td></tr>
<tr class="separator:a55d464c3b90c13b2d133360ddcd06f51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af82cf4250c4ed29267b5c39dbad2f3b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af82cf4250c4ed29267b5c39dbad2f3b5">AT91C_SPI_DLYBS</a>&#160;&#160;&#160;( 0xFF &lt;&lt; 16 ) /* (SPI) Serial Clock Baud Rate */</td></tr>
<tr class="separator:af82cf4250c4ed29267b5c39dbad2f3b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62eb4fc41727d04cfa69f31536e060e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a62eb4fc41727d04cfa69f31536e060e8">AT91C_SPI_DLYBCT</a>&#160;&#160;&#160;( 0xFF &lt;&lt; 24 ) /* (SPI) Delay Between Consecutive Transfers */</td></tr>
<tr class="separator:a62eb4fc41727d04cfa69f31536e060e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d82abd19ec83649cdda24829d114cbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a3d82abd19ec83649cdda24829d114cbe">ADC_CR</a>&#160;&#160;&#160;( 0 )          /* ADC Control Register */</td></tr>
<tr class="separator:a3d82abd19ec83649cdda24829d114cbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a875c9590c133ab1ad39e229e84a65329"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a875c9590c133ab1ad39e229e84a65329">ADC_MR</a>&#160;&#160;&#160;( 4 )          /* ADC <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="separator:a875c9590c133ab1ad39e229e84a65329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1579c941b9446dc5a91756e21f46c9df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a1579c941b9446dc5a91756e21f46c9df">ADC_CHER</a>&#160;&#160;&#160;( 16 )         /* ADC Channel Enable Register */</td></tr>
<tr class="separator:a1579c941b9446dc5a91756e21f46c9df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a024ae4e98b19b687a02572c529686386"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a024ae4e98b19b687a02572c529686386">ADC_CHDR</a>&#160;&#160;&#160;( 20 )         /* ADC Channel Disable Register */</td></tr>
<tr class="separator:a024ae4e98b19b687a02572c529686386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b35412af5fff64f33854c88d45a3b4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a6b35412af5fff64f33854c88d45a3b4e">ADC_CHSR</a>&#160;&#160;&#160;( 24 )         /* ADC Channel Status Register */</td></tr>
<tr class="separator:a6b35412af5fff64f33854c88d45a3b4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28f1f34c95f45ed67427b9fb3caf176f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a28f1f34c95f45ed67427b9fb3caf176f">ADC_SR</a>&#160;&#160;&#160;( 28 )         /* ADC Status Register */</td></tr>
<tr class="separator:a28f1f34c95f45ed67427b9fb3caf176f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a539df5650ff76a507d0ac14dcddf2509"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a539df5650ff76a507d0ac14dcddf2509">ADC_LCDR</a>&#160;&#160;&#160;( 32 )         /* ADC Last Converted Data Register */</td></tr>
<tr class="separator:a539df5650ff76a507d0ac14dcddf2509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2cc5361f3fdff3bf869b9961325ec8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae2cc5361f3fdff3bf869b9961325ec8f">ADC_IER</a>&#160;&#160;&#160;( 36 )         /* ADC Interrupt Enable Register */</td></tr>
<tr class="separator:ae2cc5361f3fdff3bf869b9961325ec8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68ec2d3d6b3c51270590bd0f13ccaa90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a68ec2d3d6b3c51270590bd0f13ccaa90">ADC_IDR</a>&#160;&#160;&#160;( 40 )         /* ADC Interrupt Disable Register */</td></tr>
<tr class="separator:a68ec2d3d6b3c51270590bd0f13ccaa90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab206a9ad40f5599a630d7dfac9589df8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ab206a9ad40f5599a630d7dfac9589df8">ADC_IMR</a>&#160;&#160;&#160;( 44 )         /* ADC Interrupt Mask Register */</td></tr>
<tr class="separator:ab206a9ad40f5599a630d7dfac9589df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c8203eff9594fbbd303c5e9a1e6160f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a9c8203eff9594fbbd303c5e9a1e6160f">ADC_CDR0</a>&#160;&#160;&#160;( 48 )         /* ADC Channel Data Register 0 */</td></tr>
<tr class="separator:a9c8203eff9594fbbd303c5e9a1e6160f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6e10eeeffc7188843652d4ca62dc17b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af6e10eeeffc7188843652d4ca62dc17b">ADC_CDR1</a>&#160;&#160;&#160;( 52 )         /* ADC Channel Data Register 1 */</td></tr>
<tr class="separator:af6e10eeeffc7188843652d4ca62dc17b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6974d951c95a5610bfc9448bcc5811fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a6974d951c95a5610bfc9448bcc5811fa">ADC_CDR2</a>&#160;&#160;&#160;( 56 )         /* ADC Channel Data Register 2 */</td></tr>
<tr class="separator:a6974d951c95a5610bfc9448bcc5811fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af000a4ca0d9ec72d839225f9827ff4a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af000a4ca0d9ec72d839225f9827ff4a0">ADC_CDR3</a>&#160;&#160;&#160;( 60 )         /* ADC Channel Data Register 3 */</td></tr>
<tr class="separator:af000a4ca0d9ec72d839225f9827ff4a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae08fdf6ccf2b7155a04c01bf09236b93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae08fdf6ccf2b7155a04c01bf09236b93">ADC_CDR4</a>&#160;&#160;&#160;( 64 )         /* ADC Channel Data Register 4 */</td></tr>
<tr class="separator:ae08fdf6ccf2b7155a04c01bf09236b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a6e39176bc0ae64b3a05bd5087e0d6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a8a6e39176bc0ae64b3a05bd5087e0d6e">ADC_CDR5</a>&#160;&#160;&#160;( 68 )         /* ADC Channel Data Register 5 */</td></tr>
<tr class="separator:a8a6e39176bc0ae64b3a05bd5087e0d6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af761589a8bcd7ca12ccc3de312fa2c95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af761589a8bcd7ca12ccc3de312fa2c95">ADC_CDR6</a>&#160;&#160;&#160;( 72 )         /* ADC Channel Data Register 6 */</td></tr>
<tr class="separator:af761589a8bcd7ca12ccc3de312fa2c95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ff860dc31adc203e664795e11716e6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a0ff860dc31adc203e664795e11716e6d">ADC_CDR7</a>&#160;&#160;&#160;( 76 )         /* ADC Channel Data Register 7 */</td></tr>
<tr class="separator:a0ff860dc31adc203e664795e11716e6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08bdefb9668ebaf2a89b38a31df8e365"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a08bdefb9668ebaf2a89b38a31df8e365">ADC_RPR</a>&#160;&#160;&#160;( 256 )        /* Receive Pointer Register */</td></tr>
<tr class="separator:a08bdefb9668ebaf2a89b38a31df8e365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64e1ac401d8c72abc1b6a0eb6727f7cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a64e1ac401d8c72abc1b6a0eb6727f7cb">ADC_RCR</a>&#160;&#160;&#160;( 260 )        /* Receive Counter Register */</td></tr>
<tr class="separator:a64e1ac401d8c72abc1b6a0eb6727f7cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87e505f763fc4e3c9f99a3eefbf72712"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a87e505f763fc4e3c9f99a3eefbf72712">ADC_TPR</a>&#160;&#160;&#160;( 264 )        /* Transmit Pointer Register */</td></tr>
<tr class="separator:a87e505f763fc4e3c9f99a3eefbf72712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6be578d9a575af0311404de3730fcf96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a6be578d9a575af0311404de3730fcf96">ADC_TCR</a>&#160;&#160;&#160;( 268 )        /* Transmit Counter Register */</td></tr>
<tr class="separator:a6be578d9a575af0311404de3730fcf96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a636b8190672468cb1f58afb213ac8302"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a636b8190672468cb1f58afb213ac8302">ADC_RNPR</a>&#160;&#160;&#160;( 272 )        /* Receive Next Pointer Register */</td></tr>
<tr class="separator:a636b8190672468cb1f58afb213ac8302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc70c5e0e344db390438c995a655349d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#adc70c5e0e344db390438c995a655349d">ADC_RNCR</a>&#160;&#160;&#160;( 276 )        /* Receive Next Counter Register */</td></tr>
<tr class="separator:adc70c5e0e344db390438c995a655349d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b7924dc9e966ba40b43d3324227c60e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a5b7924dc9e966ba40b43d3324227c60e">ADC_TNPR</a>&#160;&#160;&#160;( 280 )        /* Transmit Next Pointer Register */</td></tr>
<tr class="separator:a5b7924dc9e966ba40b43d3324227c60e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bcb47fd581c70c3147dba544be8b941"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a9bcb47fd581c70c3147dba544be8b941">ADC_TNCR</a>&#160;&#160;&#160;( 284 )        /* Transmit Next Counter Register */</td></tr>
<tr class="separator:a9bcb47fd581c70c3147dba544be8b941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a96f96a94b8ecfbb3581ac5b9c4aa63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a7a96f96a94b8ecfbb3581ac5b9c4aa63">ADC_PTCR</a>&#160;&#160;&#160;( 288 )        /* PDC Transfer Control Register */</td></tr>
<tr class="separator:a7a96f96a94b8ecfbb3581ac5b9c4aa63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8302e9db580d9eb22f9c5a302b4518db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a8302e9db580d9eb22f9c5a302b4518db">ADC_PTSR</a>&#160;&#160;&#160;( 292 )        /* PDC Transfer Status Register */</td></tr>
<tr class="separator:a8302e9db580d9eb22f9c5a302b4518db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a972700edcba18d5ec76efb303adbad79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a972700edcba18d5ec76efb303adbad79">AT91C_ADC_SWRST</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (ADC) Software Reset */</td></tr>
<tr class="separator:a972700edcba18d5ec76efb303adbad79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad799c86acf8342e36503ba1c25b073c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ad799c86acf8342e36503ba1c25b073c7">AT91C_ADC_START</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )   /* (ADC) Start Conversion */</td></tr>
<tr class="separator:ad799c86acf8342e36503ba1c25b073c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbadae557258fc5fdebd433c7c82e317"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#afbadae557258fc5fdebd433c7c82e317">AT91C_ADC_TRGEN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (ADC) Trigger Enable */</td></tr>
<tr class="separator:afbadae557258fc5fdebd433c7c82e317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0fa67049a0c2e2c6d94fada1229174d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ad0fa67049a0c2e2c6d94fada1229174d">AT91C_ADC_TRGEN_DIS</a>&#160;&#160;&#160;( 0x0 )        /* (ADC) Hardware triggers are disabled. Starting <a class="el" href="Buzzer_8cpp.html#a01329f431924b1ef0801bdecf6500306">a</a> conversion is only possible by software */</td></tr>
<tr class="separator:ad0fa67049a0c2e2c6d94fada1229174d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68f7589a7d954c70630e02c0f3cd8aa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a68f7589a7d954c70630e02c0f3cd8aa8">AT91C_ADC_TRGEN_EN</a>&#160;&#160;&#160;( 0x1 )        /* (ADC) Hardware trigger selected by TRGSEL field is enabled. */</td></tr>
<tr class="separator:a68f7589a7d954c70630e02c0f3cd8aa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4972cf053a99608bcb9f985e45094b2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a4972cf053a99608bcb9f985e45094b2d">AT91C_ADC_TRGSEL</a>&#160;&#160;&#160;( 0x7 &lt;&lt; 1 )   /* (ADC) Trigger Selection */</td></tr>
<tr class="separator:a4972cf053a99608bcb9f985e45094b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac4efeaf92a198ed16e966f3de3540eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aac4efeaf92a198ed16e966f3de3540eb">AT91C_ADC_TRGSEL_TIOA0</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 1 )   /* (ADC) Selected TRGSEL = TIAO0 */</td></tr>
<tr class="separator:aac4efeaf92a198ed16e966f3de3540eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8f35e26ac80db8962debf00d4870a84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae8f35e26ac80db8962debf00d4870a84">AT91C_ADC_TRGSEL_TIOA1</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )   /* (ADC) Selected TRGSEL = TIAO1 */</td></tr>
<tr class="separator:ae8f35e26ac80db8962debf00d4870a84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a793108c98d4b5928a3a8dcaa4ba9e551"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a793108c98d4b5928a3a8dcaa4ba9e551">AT91C_ADC_TRGSEL_TIOA2</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 1 )   /* (ADC) Selected TRGSEL = TIAO2 */</td></tr>
<tr class="separator:a793108c98d4b5928a3a8dcaa4ba9e551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fdf32a82aa6510e7e618bcf708f62bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a9fdf32a82aa6510e7e618bcf708f62bd">AT91C_ADC_TRGSEL_TIOA3</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 1 )   /* (ADC) Selected TRGSEL = TIAO3 */</td></tr>
<tr class="separator:a9fdf32a82aa6510e7e618bcf708f62bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac78de193960c2adf54b775005c366b29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac78de193960c2adf54b775005c366b29">AT91C_ADC_TRGSEL_TIOA4</a>&#160;&#160;&#160;( 0x4 &lt;&lt; 1 )   /* (ADC) Selected TRGSEL = TIAO4 */</td></tr>
<tr class="separator:ac78de193960c2adf54b775005c366b29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac93c487076e168b665e0ad89487e49ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac93c487076e168b665e0ad89487e49ed">AT91C_ADC_TRGSEL_TIOA5</a>&#160;&#160;&#160;( 0x5 &lt;&lt; 1 )   /* (ADC) Selected TRGSEL = TIAO5 */</td></tr>
<tr class="separator:ac93c487076e168b665e0ad89487e49ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1db4a714e44fdc0a4be538acdba7d02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ad1db4a714e44fdc0a4be538acdba7d02">AT91C_ADC_TRGSEL_EXT</a>&#160;&#160;&#160;( 0x6 &lt;&lt; 1 )   /* (ADC) Selected TRGSEL = External Trigger */</td></tr>
<tr class="separator:ad1db4a714e44fdc0a4be538acdba7d02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88d155341c5779a0f08c51132d3375f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a88d155341c5779a0f08c51132d3375f7">AT91C_ADC_LOWRES</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )   /* (ADC) Resolution. */</td></tr>
<tr class="separator:a88d155341c5779a0f08c51132d3375f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec8651275d453528e1272c588802ec58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aec8651275d453528e1272c588802ec58">AT91C_ADC_LOWRES_10_BIT</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 4 )   /* (ADC) 10-bit resolution */</td></tr>
<tr class="separator:aec8651275d453528e1272c588802ec58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ef27533cf62837dbdb99ee4a8f566f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a2ef27533cf62837dbdb99ee4a8f566f0">AT91C_ADC_LOWRES_8_BIT</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )   /* (ADC) 8-bit resolution */</td></tr>
<tr class="separator:a2ef27533cf62837dbdb99ee4a8f566f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada99816b2e9355e47ef51f9b5215c335"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ada99816b2e9355e47ef51f9b5215c335">AT91C_ADC_SLEEP</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )   /* (ADC) Sleep <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td></tr>
<tr class="separator:ada99816b2e9355e47ef51f9b5215c335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2247eb3f048503b4180c764282469c7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a2247eb3f048503b4180c764282469c7e">AT91C_ADC_SLEEP_NORMAL_MODE</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 5 )   /* (ADC) Normal <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td></tr>
<tr class="separator:a2247eb3f048503b4180c764282469c7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5c39d9e0e9f404fcad3f6057a907da7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac5c39d9e0e9f404fcad3f6057a907da7">AT91C_ADC_SLEEP_MODE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )   /* (ADC) Sleep <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td></tr>
<tr class="separator:ac5c39d9e0e9f404fcad3f6057a907da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a666903aab4d6d173d6a2be5cbee5a91a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a666903aab4d6d173d6a2be5cbee5a91a">AT91C_ADC_PRESCAL</a>&#160;&#160;&#160;( 0x3F &lt;&lt; 8 )  /* (ADC) Prescaler rate selection */</td></tr>
<tr class="separator:a666903aab4d6d173d6a2be5cbee5a91a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7ac5ddb52d3901392845a7785966639"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ad7ac5ddb52d3901392845a7785966639">AT91C_ADC_STARTUP</a>&#160;&#160;&#160;( 0x1F &lt;&lt; 16 ) /* (ADC) Startup Time */</td></tr>
<tr class="separator:ad7ac5ddb52d3901392845a7785966639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9aa84fa92b822b39846338d8cccf74f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a9aa84fa92b822b39846338d8cccf74f7">AT91C_ADC_SHTIM</a>&#160;&#160;&#160;( 0xF &lt;&lt; 24 )  /* (ADC) Sample &amp; Hold Time */</td></tr>
<tr class="separator:a9aa84fa92b822b39846338d8cccf74f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5f89d2bc957aae195bc3fd6afb85f3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa5f89d2bc957aae195bc3fd6afb85f3c">AT91C_ADC_CH0</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (ADC) Channel 0 */</td></tr>
<tr class="separator:aa5f89d2bc957aae195bc3fd6afb85f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cd6e3c8054b870d298bb5699c7316ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a8cd6e3c8054b870d298bb5699c7316ff">AT91C_ADC_CH1</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )   /* (ADC) Channel 1 */</td></tr>
<tr class="separator:a8cd6e3c8054b870d298bb5699c7316ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad0995795a79ac1c1f1b74815f8e2293"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aad0995795a79ac1c1f1b74815f8e2293">AT91C_ADC_CH2</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )   /* (ADC) Channel 2 */</td></tr>
<tr class="separator:aad0995795a79ac1c1f1b74815f8e2293"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6e8f5691d393361fbacaafd8c89582e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ab6e8f5691d393361fbacaafd8c89582e">AT91C_ADC_CH3</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )   /* (ADC) Channel 3 */</td></tr>
<tr class="separator:ab6e8f5691d393361fbacaafd8c89582e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97e16ace28251722c584b4280b622957"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a97e16ace28251722c584b4280b622957">AT91C_ADC_CH4</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )   /* (ADC) Channel 4 */</td></tr>
<tr class="separator:a97e16ace28251722c584b4280b622957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50f38360d62a234b31d0366fbdc34c76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a50f38360d62a234b31d0366fbdc34c76">AT91C_ADC_CH5</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )   /* (ADC) Channel 5 */</td></tr>
<tr class="separator:a50f38360d62a234b31d0366fbdc34c76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ce42d0cb7097148f687114a2ea0d397"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a1ce42d0cb7097148f687114a2ea0d397">AT91C_ADC_CH6</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )   /* (ADC) Channel 6 */</td></tr>
<tr class="separator:a1ce42d0cb7097148f687114a2ea0d397"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6670a36ae39ba5d8c75aebccc4e1f1a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a6670a36ae39ba5d8c75aebccc4e1f1a1">AT91C_ADC_CH7</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )   /* (ADC) Channel 7 */</td></tr>
<tr class="separator:a6670a36ae39ba5d8c75aebccc4e1f1a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa316fae8475ce0c9a6682f044562f3d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa316fae8475ce0c9a6682f044562f3d7">AT91C_ADC_EOC0</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )      /* (ADC) End of Conversion */</td></tr>
<tr class="separator:aa316fae8475ce0c9a6682f044562f3d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f91b3e18fd38b35269e5484f39eaf8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a6f91b3e18fd38b35269e5484f39eaf8a">AT91C_ADC_EOC1</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )      /* (ADC) End of Conversion */</td></tr>
<tr class="separator:a6f91b3e18fd38b35269e5484f39eaf8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4b40c319eaa030e00013e12a3bfa75a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ab4b40c319eaa030e00013e12a3bfa75a">AT91C_ADC_EOC2</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )      /* (ADC) End of Conversion */</td></tr>
<tr class="separator:ab4b40c319eaa030e00013e12a3bfa75a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac567e555318a720b4d557849d2f6d700"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac567e555318a720b4d557849d2f6d700">AT91C_ADC_EOC3</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )      /* (ADC) End of Conversion */</td></tr>
<tr class="separator:ac567e555318a720b4d557849d2f6d700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae472c5bf54ae7f27af0d10cbf25c370e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae472c5bf54ae7f27af0d10cbf25c370e">AT91C_ADC_EOC4</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )      /* (ADC) End of Conversion */</td></tr>
<tr class="separator:ae472c5bf54ae7f27af0d10cbf25c370e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c318ddda1859a0e2dd2cceddc3e5f59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a2c318ddda1859a0e2dd2cceddc3e5f59">AT91C_ADC_EOC5</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )      /* (ADC) End of Conversion */</td></tr>
<tr class="separator:a2c318ddda1859a0e2dd2cceddc3e5f59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36015c395ec0657baa15f9207018c936"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a36015c395ec0657baa15f9207018c936">AT91C_ADC_EOC6</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )      /* (ADC) End of Conversion */</td></tr>
<tr class="separator:a36015c395ec0657baa15f9207018c936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93825ffcb517ba9bfd8ccad3d4c5bf16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a93825ffcb517ba9bfd8ccad3d4c5bf16">AT91C_ADC_EOC7</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )      /* (ADC) End of Conversion */</td></tr>
<tr class="separator:a93825ffcb517ba9bfd8ccad3d4c5bf16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a349c689ac20864d4080a649ad30a22be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a349c689ac20864d4080a649ad30a22be">AT91C_ADC_OVRE0</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )      /* (ADC) Overrun Error */</td></tr>
<tr class="separator:a349c689ac20864d4080a649ad30a22be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e45ab30402efac24e53687833b5b78d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a2e45ab30402efac24e53687833b5b78d">AT91C_ADC_OVRE1</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )      /* (ADC) Overrun Error */</td></tr>
<tr class="separator:a2e45ab30402efac24e53687833b5b78d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37198e39621f67c6606d1d23864989ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a37198e39621f67c6606d1d23864989ff">AT91C_ADC_OVRE2</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 10 )     /* (ADC) Overrun Error */</td></tr>
<tr class="separator:a37198e39621f67c6606d1d23864989ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88a63d788292588a66defcc65baae042"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a88a63d788292588a66defcc65baae042">AT91C_ADC_OVRE3</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 11 )     /* (ADC) Overrun Error */</td></tr>
<tr class="separator:a88a63d788292588a66defcc65baae042"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12cba051215d62f2a0938ba87186f124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a12cba051215d62f2a0938ba87186f124">AT91C_ADC_OVRE4</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 12 )     /* (ADC) Overrun Error */</td></tr>
<tr class="separator:a12cba051215d62f2a0938ba87186f124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a857886e4f5ef6de9eebab40a7f72ea86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a857886e4f5ef6de9eebab40a7f72ea86">AT91C_ADC_OVRE5</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 13 )     /* (ADC) Overrun Error */</td></tr>
<tr class="separator:a857886e4f5ef6de9eebab40a7f72ea86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe011a0b0ae4ff2821778c4f97274164"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#afe011a0b0ae4ff2821778c4f97274164">AT91C_ADC_OVRE6</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 14 )     /* (ADC) Overrun Error */</td></tr>
<tr class="separator:afe011a0b0ae4ff2821778c4f97274164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a8c7c755a2cbda84ee8afae99aaa1eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a0a8c7c755a2cbda84ee8afae99aaa1eb">AT91C_ADC_OVRE7</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 15 )     /* (ADC) Overrun Error */</td></tr>
<tr class="separator:a0a8c7c755a2cbda84ee8afae99aaa1eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7df72b64904d8a4b55898f8f57759127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a7df72b64904d8a4b55898f8f57759127">AT91C_ADC_DRDY</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 16 )     /* (ADC) Data Ready */</td></tr>
<tr class="separator:a7df72b64904d8a4b55898f8f57759127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a164f51f4ee4f9c89d6d1a8f791f59427"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a164f51f4ee4f9c89d6d1a8f791f59427">AT91C_ADC_GOVRE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 17 )     /* (ADC) General Overrun */</td></tr>
<tr class="separator:a164f51f4ee4f9c89d6d1a8f791f59427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a572c3ce5be84a4270a62de38b7ea1ce0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a572c3ce5be84a4270a62de38b7ea1ce0">AT91C_ADC_ENDRX</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 18 )     /* (ADC) End of Receiver Transfer */</td></tr>
<tr class="separator:a572c3ce5be84a4270a62de38b7ea1ce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7793a830769075a3a15746803fb5027e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a7793a830769075a3a15746803fb5027e">AT91C_ADC_RXBUFF</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 19 )     /* (ADC) RXBUFF Interrupt */</td></tr>
<tr class="separator:a7793a830769075a3a15746803fb5027e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e83e24d50f62c20b423dd07075ae595"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a1e83e24d50f62c20b423dd07075ae595">AT91C_ADC_LDATA</a>&#160;&#160;&#160;( 0x3FF &lt;&lt; 0 )    /* (ADC) Last Data Converted */</td></tr>
<tr class="separator:a1e83e24d50f62c20b423dd07075ae595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b5076a2aef46ea672a417316f410a96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a0b5076a2aef46ea672a417316f410a96">AT91C_ADC_DATA</a>&#160;&#160;&#160;( 0x3FF &lt;&lt; 0 )        /* (ADC) Converted Data */</td></tr>
<tr class="separator:a0b5076a2aef46ea672a417316f410a96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8333a0d563246b070743867d7ee973be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a8333a0d563246b070743867d7ee973be">SSC_CR</a>&#160;&#160;&#160;( 0 )          /* Control Register */</td></tr>
<tr class="separator:a8333a0d563246b070743867d7ee973be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3108df745eed38dbacdf7af537e1e8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ad3108df745eed38dbacdf7af537e1e8b">SSC_CMR</a>&#160;&#160;&#160;( 4 )          /* Clock <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="separator:ad3108df745eed38dbacdf7af537e1e8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a340d3b36fc4244bf799b45439e66c995"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a340d3b36fc4244bf799b45439e66c995">SSC_RCMR</a>&#160;&#160;&#160;( 16 )         /* Receive Clock ModeRegister */</td></tr>
<tr class="separator:a340d3b36fc4244bf799b45439e66c995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fb128790d1d6b4e9be45f80e8b201e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a3fb128790d1d6b4e9be45f80e8b201e7">SSC_RFMR</a>&#160;&#160;&#160;( 20 )         /* Receive Frame <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="separator:a3fb128790d1d6b4e9be45f80e8b201e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ee6649e3943ba66a740c5210e81c40a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a3ee6649e3943ba66a740c5210e81c40a">SSC_TCMR</a>&#160;&#160;&#160;( 24 )         /* Transmit Clock <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="separator:a3ee6649e3943ba66a740c5210e81c40a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa862d4063504db595007b721590dd8a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa862d4063504db595007b721590dd8a2">SSC_TFMR</a>&#160;&#160;&#160;( 28 )         /* Transmit Frame <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="separator:aa862d4063504db595007b721590dd8a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a475d96e9865411e21d337f1dfd56b059"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a475d96e9865411e21d337f1dfd56b059">SSC_RHR</a>&#160;&#160;&#160;( 32 )         /* Receive Holding Register */</td></tr>
<tr class="separator:a475d96e9865411e21d337f1dfd56b059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c51880f2cfda70338156a555eed1e16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a5c51880f2cfda70338156a555eed1e16">SSC_THR</a>&#160;&#160;&#160;( 36 )         /* Transmit Holding Register */</td></tr>
<tr class="separator:a5c51880f2cfda70338156a555eed1e16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a631c19db5d36a13277cc8ba4b757e3e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a631c19db5d36a13277cc8ba4b757e3e3">SSC_RSHR</a>&#160;&#160;&#160;( 48 )         /* Receive Sync Holding Register */</td></tr>
<tr class="separator:a631c19db5d36a13277cc8ba4b757e3e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48081c1fa5413fd00f11f627fc97eb64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a48081c1fa5413fd00f11f627fc97eb64">SSC_TSHR</a>&#160;&#160;&#160;( 52 )         /* Transmit Sync Holding Register */</td></tr>
<tr class="separator:a48081c1fa5413fd00f11f627fc97eb64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11e477004e4dc8f8d3dcec399fc1a05b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a11e477004e4dc8f8d3dcec399fc1a05b">SSC_RC0R</a>&#160;&#160;&#160;( 56 )         /* Receive Compare 0 Register */</td></tr>
<tr class="separator:a11e477004e4dc8f8d3dcec399fc1a05b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a692eff5becda7034b185f1edc62f670f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a692eff5becda7034b185f1edc62f670f">SSC_RC1R</a>&#160;&#160;&#160;( 60 )         /* Receive Compare 1 Register */</td></tr>
<tr class="separator:a692eff5becda7034b185f1edc62f670f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90a127c193bd864152a396f6b71218ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a90a127c193bd864152a396f6b71218ae">SSC_SR</a>&#160;&#160;&#160;( 64 )         /* Status Register */</td></tr>
<tr class="separator:a90a127c193bd864152a396f6b71218ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c4f7e1ade47bc88ab797dd56d863075"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a9c4f7e1ade47bc88ab797dd56d863075">SSC_IER</a>&#160;&#160;&#160;( 68 )         /* Interrupt Enable Register */</td></tr>
<tr class="separator:a9c4f7e1ade47bc88ab797dd56d863075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a808b994115af005bf8529aae4cc4b3fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a808b994115af005bf8529aae4cc4b3fd">SSC_IDR</a>&#160;&#160;&#160;( 72 )         /* Interrupt Disable Register */</td></tr>
<tr class="separator:a808b994115af005bf8529aae4cc4b3fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b93450dd7362357ec0043f85c9cc56c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a6b93450dd7362357ec0043f85c9cc56c">SSC_IMR</a>&#160;&#160;&#160;( 76 )         /* Interrupt Mask Register */</td></tr>
<tr class="separator:a6b93450dd7362357ec0043f85c9cc56c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2d3b46a38e2a7290da46376be6db59b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ab2d3b46a38e2a7290da46376be6db59b">SSC_RPR</a>&#160;&#160;&#160;( 256 )        /* Receive Pointer Register */</td></tr>
<tr class="separator:ab2d3b46a38e2a7290da46376be6db59b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63bd8e8d0aa110debdab10aa03370600"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a63bd8e8d0aa110debdab10aa03370600">SSC_RCR</a>&#160;&#160;&#160;( 260 )        /* Receive Counter Register */</td></tr>
<tr class="separator:a63bd8e8d0aa110debdab10aa03370600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4681441f3dca8575f8d989cc4b34154d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a4681441f3dca8575f8d989cc4b34154d">SSC_TPR</a>&#160;&#160;&#160;( 264 )        /* Transmit Pointer Register */</td></tr>
<tr class="separator:a4681441f3dca8575f8d989cc4b34154d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a368b0ef7321235e9316078e4b725fa63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a368b0ef7321235e9316078e4b725fa63">SSC_TCR</a>&#160;&#160;&#160;( 268 )        /* Transmit Counter Register */</td></tr>
<tr class="separator:a368b0ef7321235e9316078e4b725fa63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dfdbdb8d6805210a076a9c64cae28c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a7dfdbdb8d6805210a076a9c64cae28c6">SSC_RNPR</a>&#160;&#160;&#160;( 272 )        /* Receive Next Pointer Register */</td></tr>
<tr class="separator:a7dfdbdb8d6805210a076a9c64cae28c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90982c515d22a956d8759c330c212b07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a90982c515d22a956d8759c330c212b07">SSC_RNCR</a>&#160;&#160;&#160;( 276 )        /* Receive Next Counter Register */</td></tr>
<tr class="separator:a90982c515d22a956d8759c330c212b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb2b8483e2a43e20f1922899e3456e03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#adb2b8483e2a43e20f1922899e3456e03">SSC_TNPR</a>&#160;&#160;&#160;( 280 )        /* Transmit Next Pointer Register */</td></tr>
<tr class="separator:adb2b8483e2a43e20f1922899e3456e03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac95b3208d26eea6e6deb2d04b1151311"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac95b3208d26eea6e6deb2d04b1151311">SSC_TNCR</a>&#160;&#160;&#160;( 284 )        /* Transmit Next Counter Register */</td></tr>
<tr class="separator:ac95b3208d26eea6e6deb2d04b1151311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70d36d980f37d82af6c279119076ca73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a70d36d980f37d82af6c279119076ca73">SSC_PTCR</a>&#160;&#160;&#160;( 288 )        /* PDC Transfer Control Register */</td></tr>
<tr class="separator:a70d36d980f37d82af6c279119076ca73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae098fb4b340cd405bc8b64e4a8466d93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae098fb4b340cd405bc8b64e4a8466d93">SSC_PTSR</a>&#160;&#160;&#160;( 292 )        /* PDC Transfer Status Register */</td></tr>
<tr class="separator:ae098fb4b340cd405bc8b64e4a8466d93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7df2761c0ae4a46514d91b2586d0c0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa7df2761c0ae4a46514d91b2586d0c0b">AT91C_SSC_RXEN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (SSC) Receive Enable */</td></tr>
<tr class="separator:aa7df2761c0ae4a46514d91b2586d0c0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa071e5024c302d4051cb47cacaa48b70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa071e5024c302d4051cb47cacaa48b70">AT91C_SSC_RXDIS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )   /* (SSC) Receive Disable */</td></tr>
<tr class="separator:aa071e5024c302d4051cb47cacaa48b70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57ac83bbf3f2b07e8852e4af21a98590"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a57ac83bbf3f2b07e8852e4af21a98590">AT91C_SSC_TXEN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )   /* (SSC) Transmit Enable */</td></tr>
<tr class="separator:a57ac83bbf3f2b07e8852e4af21a98590"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98635a33b6c91953eb908c3bdb772ed3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a98635a33b6c91953eb908c3bdb772ed3">AT91C_SSC_TXDIS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )   /* (SSC) Transmit Disable */</td></tr>
<tr class="separator:a98635a33b6c91953eb908c3bdb772ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9633270e3ed0b135ee575e473af59923"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a9633270e3ed0b135ee575e473af59923">AT91C_SSC_SWRST</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 15 )  /* (SSC) Software Reset */</td></tr>
<tr class="separator:a9633270e3ed0b135ee575e473af59923"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e6b3d5f9d5231a49474899822f082b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a9e6b3d5f9d5231a49474899822f082b5">AT91C_SSC_CKS</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 0 )   /* (SSC) Receive/Transmit Clock Selection */</td></tr>
<tr class="separator:a9e6b3d5f9d5231a49474899822f082b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3b0d5267e547d14533fe6ab39735b71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af3b0d5267e547d14533fe6ab39735b71">AT91C_SSC_CKS_DIV</a>&#160;&#160;&#160;( 0x0 )        /* (SSC) Divided Clock */</td></tr>
<tr class="separator:af3b0d5267e547d14533fe6ab39735b71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91f865117049de686415648540bfbd17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a91f865117049de686415648540bfbd17">AT91C_SSC_CKS_TK</a>&#160;&#160;&#160;( 0x1 )        /* (SSC) TK Clock signal */</td></tr>
<tr class="separator:a91f865117049de686415648540bfbd17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7abfd3e00e922c8d2c484aac620b5879"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a7abfd3e00e922c8d2c484aac620b5879">AT91C_SSC_CKS_RK</a>&#160;&#160;&#160;( 0x2 )        /* (SSC) RK pin */</td></tr>
<tr class="separator:a7abfd3e00e922c8d2c484aac620b5879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24072139b3dd18a7a36aa249794aa226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a24072139b3dd18a7a36aa249794aa226">AT91C_SSC_CKO</a>&#160;&#160;&#160;( 0x7 &lt;&lt; 2 )   /* (SSC) Receive/Transmit Clock Output <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Selection */</td></tr>
<tr class="separator:a24072139b3dd18a7a36aa249794aa226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dbdf3ae9c352c6d4531acf0aa3aa0d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a0dbdf3ae9c352c6d4531acf0aa3aa0d7">AT91C_SSC_CKO_NONE</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 2 )   /* (SSC) Receive/Transmit Clock Output Mode: None RK pin: Input-only */</td></tr>
<tr class="separator:a0dbdf3ae9c352c6d4531acf0aa3aa0d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12b31ce3f441bc9ad9e4f3afb3a9b511"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a12b31ce3f441bc9ad9e4f3afb3a9b511">AT91C_SSC_CKO_CONTINUOUS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )   /* (SSC) Continuous Receive/Transmit Clock RK pin: Output */</td></tr>
<tr class="separator:a12b31ce3f441bc9ad9e4f3afb3a9b511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ed1083dc80124599c9e85fe3fa600c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a8ed1083dc80124599c9e85fe3fa600c2">AT91C_SSC_CKO_DATA_TX</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 2 )   /* (SSC) Receive/Transmit Clock only during data transfers RK pin: Output */</td></tr>
<tr class="separator:a8ed1083dc80124599c9e85fe3fa600c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ccc913719c9e584d1c8a67f988696fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a2ccc913719c9e584d1c8a67f988696fb">AT91C_SSC_CKI</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )   /* (SSC) Receive/Transmit Clock Inversion */</td></tr>
<tr class="separator:a2ccc913719c9e584d1c8a67f988696fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7353d8790675efb05280d5585c3523a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a7353d8790675efb05280d5585c3523a4">AT91C_SSC_CKG</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 6 )   /* (SSC) Receive/Transmit Clock Gating Selection */</td></tr>
<tr class="separator:a7353d8790675efb05280d5585c3523a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6c8ee4da1192f516eb19e651b371e95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ad6c8ee4da1192f516eb19e651b371e95">AT91C_SSC_CKG_NONE</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 6 )   /* (SSC) Receive/Transmit Clock Gating: None, continuous clock */</td></tr>
<tr class="separator:ad6c8ee4da1192f516eb19e651b371e95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87c9a8c39f58a1248a6236970e250535"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a87c9a8c39f58a1248a6236970e250535">AT91C_SSC_CKG_LOW</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )   /* (SSC) Receive/Transmit Clock enabled only <a class="el" href="portmux__impl_8inc_8h.html#a40737b3310ba0530b484d9a77e5c2746">if</a> RF Low */</td></tr>
<tr class="separator:a87c9a8c39f58a1248a6236970e250535"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8661d504a3f41e7d2b449056f309a870"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a8661d504a3f41e7d2b449056f309a870">AT91C_SSC_CKG_HIGH</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 6 )   /* (SSC) Receive/Transmit Clock enabled only <a class="el" href="portmux__impl_8inc_8h.html#a40737b3310ba0530b484d9a77e5c2746">if</a> RF High */</td></tr>
<tr class="separator:a8661d504a3f41e7d2b449056f309a870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b085ac152c89d19d2119d4dbc4748d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a4b085ac152c89d19d2119d4dbc4748d1">AT91C_SSC_START</a>&#160;&#160;&#160;( 0xF &lt;&lt; 8 )   /* (SSC) Receive/Transmit Start Selection */</td></tr>
<tr class="separator:a4b085ac152c89d19d2119d4dbc4748d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f26f9688127b54f12826cf647c5da7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a4f26f9688127b54f12826cf647c5da7d">AT91C_SSC_START_CONTINUOUS</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 8 )   /* (SSC) Continuous, as soon as <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> receiver is enabled, and immediately after <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> end of transfer of <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> previous data. */</td></tr>
<tr class="separator:a4f26f9688127b54f12826cf647c5da7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90707e309129adcae1a4ef93e66b4667"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a90707e309129adcae1a4ef93e66b4667">AT91C_SSC_START_TX</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )   /* (SSC) Transmit/Receive start */</td></tr>
<tr class="separator:a90707e309129adcae1a4ef93e66b4667"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a047db59e34c88b4624217e34e45f3786"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a047db59e34c88b4624217e34e45f3786">AT91C_SSC_START_LOW_RF</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 8 )   /* (SSC) Detection of <a class="el" href="Buzzer_8cpp.html#a01329f431924b1ef0801bdecf6500306">a</a> low level on RF input */</td></tr>
<tr class="separator:a047db59e34c88b4624217e34e45f3786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6987f76f45123f2eb48b4a22287407a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af6987f76f45123f2eb48b4a22287407a">AT91C_SSC_START_HIGH_RF</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 8 )   /* (SSC) Detection of <a class="el" href="Buzzer_8cpp.html#a01329f431924b1ef0801bdecf6500306">a</a> high level on RF input */</td></tr>
<tr class="separator:af6987f76f45123f2eb48b4a22287407a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd4e58b365fb2e0c3a584f83c4a51706"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#afd4e58b365fb2e0c3a584f83c4a51706">AT91C_SSC_START_FALL_RF</a>&#160;&#160;&#160;( 0x4 &lt;&lt; 8 )   /* (SSC) Detection of <a class="el" href="Buzzer_8cpp.html#a01329f431924b1ef0801bdecf6500306">a</a> falling edge on RF input */</td></tr>
<tr class="separator:afd4e58b365fb2e0c3a584f83c4a51706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeca4c3425f3a4b2da6dc816387833236"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aeca4c3425f3a4b2da6dc816387833236">AT91C_SSC_START_RISE_RF</a>&#160;&#160;&#160;( 0x5 &lt;&lt; 8 )   /* (SSC) Detection of <a class="el" href="Buzzer_8cpp.html#a01329f431924b1ef0801bdecf6500306">a</a> rising edge on RF input */</td></tr>
<tr class="separator:aeca4c3425f3a4b2da6dc816387833236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7fd48e4a61e1b64933f02f2cb3dabff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae7fd48e4a61e1b64933f02f2cb3dabff">AT91C_SSC_START_LEVEL_RF</a>&#160;&#160;&#160;( 0x6 &lt;&lt; 8 )   /* (SSC) Detection of any level change on RF input */</td></tr>
<tr class="separator:ae7fd48e4a61e1b64933f02f2cb3dabff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a556c5e6e3baaf31bb0a3d02a64caf930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a556c5e6e3baaf31bb0a3d02a64caf930">AT91C_SSC_START_EDGE_RF</a>&#160;&#160;&#160;( 0x7 &lt;&lt; 8 )   /* (SSC) Detection of any edge on RF input */</td></tr>
<tr class="separator:a556c5e6e3baaf31bb0a3d02a64caf930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fbcc0ca211fd65164db6e7f2b8e1db4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a7fbcc0ca211fd65164db6e7f2b8e1db4">AT91C_SSC_START_0</a>&#160;&#160;&#160;( 0x8 &lt;&lt; 8 )   /* (SSC) Compare 0 */</td></tr>
<tr class="separator:a7fbcc0ca211fd65164db6e7f2b8e1db4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5569537b412903515f8f6b574b397985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a5569537b412903515f8f6b574b397985">AT91C_SSC_STOP</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 12 )  /* (SSC) Receive Stop Selection */</td></tr>
<tr class="separator:a5569537b412903515f8f6b574b397985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae897a18834e6b5310681703fc3c43255"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae897a18834e6b5310681703fc3c43255">AT91C_SSC_STTOUT</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 15 )  /* (SSC) Receive/Transmit Start Output Selection */</td></tr>
<tr class="separator:ae897a18834e6b5310681703fc3c43255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a4c629d363ed4f14b05873023f65242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a8a4c629d363ed4f14b05873023f65242">AT91C_SSC_STTDLY</a>&#160;&#160;&#160;( 0xFF &lt;&lt; 16 ) /* (SSC) Receive/Transmit Start Delay */</td></tr>
<tr class="separator:a8a4c629d363ed4f14b05873023f65242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5591a1d593f1a8cb1a37a02ed1f118dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a5591a1d593f1a8cb1a37a02ed1f118dd">AT91C_SSC_PERIOD</a>&#160;&#160;&#160;( 0xFF &lt;&lt; 24 ) /* (SSC) Receive/Transmit Period Divider Selection */</td></tr>
<tr class="separator:a5591a1d593f1a8cb1a37a02ed1f118dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebfe3d53df7cd7457d21b8e7f577031e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aebfe3d53df7cd7457d21b8e7f577031e">AT91C_SSC_DATLEN</a>&#160;&#160;&#160;( 0x1F &lt;&lt; 0 )  /* (SSC) Data Length */</td></tr>
<tr class="separator:aebfe3d53df7cd7457d21b8e7f577031e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a041f3a41034bc6b75137170b81747d0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a041f3a41034bc6b75137170b81747d0c">AT91C_SSC_LOOP</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )   /* (SSC) Loop <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td></tr>
<tr class="separator:a041f3a41034bc6b75137170b81747d0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a934f2e5cc17964df08cf48c89913bfbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a934f2e5cc17964df08cf48c89913bfbe">AT91C_SSC_MSBF</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )   /* (SSC) Most Significant Bit First */</td></tr>
<tr class="separator:a934f2e5cc17964df08cf48c89913bfbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc9a2e81348cda02f7ebd988a44a2453"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#acc9a2e81348cda02f7ebd988a44a2453">AT91C_SSC_DATNB</a>&#160;&#160;&#160;( 0xF &lt;&lt; 8 )   /* (SSC) Data Number per Frame */</td></tr>
<tr class="separator:acc9a2e81348cda02f7ebd988a44a2453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6583880582b7d73e3f014e218b83e844"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a6583880582b7d73e3f014e218b83e844">AT91C_SSC_FSLEN</a>&#160;&#160;&#160;( 0xF &lt;&lt; 16 )  /* (SSC) Receive/Transmit Frame Sync length */</td></tr>
<tr class="separator:a6583880582b7d73e3f014e218b83e844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebae2d8d8c6dfda036da6c983c553a24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aebae2d8d8c6dfda036da6c983c553a24">AT91C_SSC_FSOS</a>&#160;&#160;&#160;( 0x7 &lt;&lt; 20 )  /* (SSC) Receive/Transmit Frame Sync Output Selection */</td></tr>
<tr class="separator:aebae2d8d8c6dfda036da6c983c553a24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ed0c5f75224acc7fc446a37bab08047"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a5ed0c5f75224acc7fc446a37bab08047">AT91C_SSC_FSOS_NONE</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 20 )  /* (SSC) Selected Receive/Transmit Frame Sync Signal: None RK pin Input-only */</td></tr>
<tr class="separator:a5ed0c5f75224acc7fc446a37bab08047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27e019b859556184fb783c6efd30b8b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a27e019b859556184fb783c6efd30b8b1">AT91C_SSC_FSOS_NEGATIVE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 20 )  /* (SSC) Selected Receive/Transmit Frame Sync Signal: Negative Pulse */</td></tr>
<tr class="separator:a27e019b859556184fb783c6efd30b8b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57270f9a9cc51b04afb30086fa4a3bb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a57270f9a9cc51b04afb30086fa4a3bb7">AT91C_SSC_FSOS_POSITIVE</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 20 )  /* (SSC) Selected Receive/Transmit Frame Sync Signal: Positive Pulse */</td></tr>
<tr class="separator:a57270f9a9cc51b04afb30086fa4a3bb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae16b1194e6d76a21e5842a168ce60c67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae16b1194e6d76a21e5842a168ce60c67">AT91C_SSC_FSOS_LOW</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 20 )  /* (SSC) Selected Receive/Transmit Frame Sync Signal: Driver Low during data transfer */</td></tr>
<tr class="separator:ae16b1194e6d76a21e5842a168ce60c67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a010d88ba3e69717538818da4e93da453"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a010d88ba3e69717538818da4e93da453">AT91C_SSC_FSOS_HIGH</a>&#160;&#160;&#160;( 0x4 &lt;&lt; 20 )  /* (SSC) Selected Receive/Transmit Frame Sync Signal: Driver High during data transfer */</td></tr>
<tr class="separator:a010d88ba3e69717538818da4e93da453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22f83ee68e0dd03aa8175a4a2c6ee48c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a22f83ee68e0dd03aa8175a4a2c6ee48c">AT91C_SSC_FSOS_TOGGLE</a>&#160;&#160;&#160;( 0x5 &lt;&lt; 20 )  /* (SSC) Selected Receive/Transmit Frame Sync Signal: Toggling at each start of data transfer */</td></tr>
<tr class="separator:a22f83ee68e0dd03aa8175a4a2c6ee48c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb16b227b07b73970fc7643a8e2c2677"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#abb16b227b07b73970fc7643a8e2c2677">AT91C_SSC_FSEDGE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 24 )  /* (SSC) Frame Sync Edge Detection */</td></tr>
<tr class="separator:abb16b227b07b73970fc7643a8e2c2677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abffd823a26b0bdc8736d168b7b29b2ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#abffd823a26b0bdc8736d168b7b29b2ae">AT91C_SSC_DATDEF</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )  /* (SSC) Data Default Value */</td></tr>
<tr class="separator:abffd823a26b0bdc8736d168b7b29b2ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a928cb94b3d4345577eb71a0384f1e2b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a928cb94b3d4345577eb71a0384f1e2b1">AT91C_SSC_FSDEN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 23 ) /* (SSC) Frame Sync Data Enable */</td></tr>
<tr class="separator:a928cb94b3d4345577eb71a0384f1e2b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa0220dcd9f6cb602a72e0c594589c6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#afa0220dcd9f6cb602a72e0c594589c6b">AT91C_SSC_TXRDY</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )  /* (SSC) Transmit Ready */</td></tr>
<tr class="separator:afa0220dcd9f6cb602a72e0c594589c6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e83e20c81520ec24b1f2d58a623410b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a3e83e20c81520ec24b1f2d58a623410b">AT91C_SSC_TXEMPTY</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )  /* (SSC) Transmit Empty */</td></tr>
<tr class="separator:a3e83e20c81520ec24b1f2d58a623410b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94576c033a97680baef94a239ff51457"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a94576c033a97680baef94a239ff51457">AT91C_SSC_ENDTX</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )  /* (SSC) End Of Transmission */</td></tr>
<tr class="separator:a94576c033a97680baef94a239ff51457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79bb1798c375e73a0ee053722fa6b9b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a79bb1798c375e73a0ee053722fa6b9b6">AT91C_SSC_TXBUFE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )  /* (SSC) Transmit Buffer Empty */</td></tr>
<tr class="separator:a79bb1798c375e73a0ee053722fa6b9b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0943564de8f25d715a60277a1138ef85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a0943564de8f25d715a60277a1138ef85">AT91C_SSC_RXRDY</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )  /* (SSC) Receive Ready */</td></tr>
<tr class="separator:a0943564de8f25d715a60277a1138ef85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97cb0b39454b8384237dbd20a3d280d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a97cb0b39454b8384237dbd20a3d280d7">AT91C_SSC_OVRUN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )  /* (SSC) Receive Overrun */</td></tr>
<tr class="separator:a97cb0b39454b8384237dbd20a3d280d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f6a5f61fd3b42b7dada79d281d1cca8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a9f6a5f61fd3b42b7dada79d281d1cca8">AT91C_SSC_ENDRX</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )  /* (SSC) End of Reception */</td></tr>
<tr class="separator:a9f6a5f61fd3b42b7dada79d281d1cca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89870caf2f23d997e01a5b7f61b09261"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a89870caf2f23d997e01a5b7f61b09261">AT91C_SSC_RXBUFF</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )  /* (SSC) Receive Buffer Full */</td></tr>
<tr class="separator:a89870caf2f23d997e01a5b7f61b09261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af12d779a3a97b54a9dcb8c08a0b8bc71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af12d779a3a97b54a9dcb8c08a0b8bc71">AT91C_SSC_CP0</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )  /* (SSC) Compare 0 */</td></tr>
<tr class="separator:af12d779a3a97b54a9dcb8c08a0b8bc71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47ebd15a43cbe3848b93b5eb63c5fb6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a47ebd15a43cbe3848b93b5eb63c5fb6b">AT91C_SSC_CP1</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )  /* (SSC) Compare 1 */</td></tr>
<tr class="separator:a47ebd15a43cbe3848b93b5eb63c5fb6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00b33f71ce89a3d1482901b72a4b020f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a00b33f71ce89a3d1482901b72a4b020f">AT91C_SSC_TXSYN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 10 ) /* (SSC) Transmit Sync */</td></tr>
<tr class="separator:a00b33f71ce89a3d1482901b72a4b020f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf5fa0d604e3edb42ac7dff9fd8d172a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#adf5fa0d604e3edb42ac7dff9fd8d172a">AT91C_SSC_RXSYN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 11 ) /* (SSC) Receive Sync */</td></tr>
<tr class="separator:adf5fa0d604e3edb42ac7dff9fd8d172a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5ed21f902c53a28156aef969036856c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ab5ed21f902c53a28156aef969036856c">AT91C_SSC_TXENA</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 16 ) /* (SSC) Transmit Enable */</td></tr>
<tr class="separator:ab5ed21f902c53a28156aef969036856c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c6cc1f5eda5e84ed1b5030f90de8c55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a8c6cc1f5eda5e84ed1b5030f90de8c55">AT91C_SSC_RXENA</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 17 ) /* (SSC) Receive Enable */</td></tr>
<tr class="separator:a8c6cc1f5eda5e84ed1b5030f90de8c55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e167eda2ee18b471b374bcb1a097951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a1e167eda2ee18b471b374bcb1a097951">US_CR</a>&#160;&#160;&#160;( 0 )         /* Control Register */</td></tr>
<tr class="separator:a1e167eda2ee18b471b374bcb1a097951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a899b8039a83770823199dea65fb57b46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a899b8039a83770823199dea65fb57b46">US_MR</a>&#160;&#160;&#160;( 4 )         /* <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="separator:a899b8039a83770823199dea65fb57b46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affba74cfda7792045b1a473edbe2c1bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#affba74cfda7792045b1a473edbe2c1bf">US_IER</a>&#160;&#160;&#160;( 8 )         /* Interrupt Enable Register */</td></tr>
<tr class="separator:affba74cfda7792045b1a473edbe2c1bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b4dfee7087421aa962366899b560e91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a8b4dfee7087421aa962366899b560e91">US_IDR</a>&#160;&#160;&#160;( 12 )        /* Interrupt Disable Register */</td></tr>
<tr class="separator:a8b4dfee7087421aa962366899b560e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecb5fc84bc8460871d70435a82959efb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aecb5fc84bc8460871d70435a82959efb">US_IMR</a>&#160;&#160;&#160;( 16 )        /* Interrupt Mask Register */</td></tr>
<tr class="separator:aecb5fc84bc8460871d70435a82959efb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f69cf550a56da11e972b20e36271aca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a0f69cf550a56da11e972b20e36271aca">US_CSR</a>&#160;&#160;&#160;( 20 )        /* Channel Status Register */</td></tr>
<tr class="separator:a0f69cf550a56da11e972b20e36271aca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3e732c83f7f5f9e16e23354c184e9b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ab3e732c83f7f5f9e16e23354c184e9b7">US_RHR</a>&#160;&#160;&#160;( 24 )        /* Receiver Holding Register */</td></tr>
<tr class="separator:ab3e732c83f7f5f9e16e23354c184e9b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54c5ece60eafc031238f8fc9dc4a7d5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a54c5ece60eafc031238f8fc9dc4a7d5e">US_THR</a>&#160;&#160;&#160;( 28 )        /* Transmitter Holding Register */</td></tr>
<tr class="separator:a54c5ece60eafc031238f8fc9dc4a7d5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9a286387610d87e35bb5847652fb6ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae9a286387610d87e35bb5847652fb6ad">US_BRGR</a>&#160;&#160;&#160;( 32 )        /* Baud Rate Generator Register */</td></tr>
<tr class="separator:ae9a286387610d87e35bb5847652fb6ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdaf4c0fe60a3d7d14bf4bc654550cc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#afdaf4c0fe60a3d7d14bf4bc654550cc9">US_RTOR</a>&#160;&#160;&#160;( 36 )        /* Receiver Time-out Register */</td></tr>
<tr class="separator:afdaf4c0fe60a3d7d14bf4bc654550cc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a591f252a22d153ccbaacd94b5b01a012"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a591f252a22d153ccbaacd94b5b01a012">US_TTGR</a>&#160;&#160;&#160;( 40 )        /* Transmitter Time-guard Register */</td></tr>
<tr class="separator:a591f252a22d153ccbaacd94b5b01a012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1b91c9fea1e279fa0365fbfcefd0aa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa1b91c9fea1e279fa0365fbfcefd0aa4">US_FIDI</a>&#160;&#160;&#160;( 64 )        /* FI_DI_Ratio Register */</td></tr>
<tr class="separator:aa1b91c9fea1e279fa0365fbfcefd0aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada84a90038c809f27e19a3c105c20e2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ada84a90038c809f27e19a3c105c20e2d">US_NER</a>&#160;&#160;&#160;( 68 )        /* Nb Errors Register */</td></tr>
<tr class="separator:ada84a90038c809f27e19a3c105c20e2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43abbb35fc16897aa77660575d59bec5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a43abbb35fc16897aa77660575d59bec5">US_XXR</a>&#160;&#160;&#160;( 72 )        /* XON_XOFF Register */</td></tr>
<tr class="separator:a43abbb35fc16897aa77660575d59bec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d156ebb06a5d68a18cd3780fdbaabaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a1d156ebb06a5d68a18cd3780fdbaabaf">US_IF</a>&#160;&#160;&#160;( 76 )        /* IRDA_FILTER Register */</td></tr>
<tr class="separator:a1d156ebb06a5d68a18cd3780fdbaabaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68d12f97ad0859499bb78abf865af626"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a68d12f97ad0859499bb78abf865af626">US_RPR</a>&#160;&#160;&#160;( 256 )       /* Receive Pointer Register */</td></tr>
<tr class="separator:a68d12f97ad0859499bb78abf865af626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5ce6d247e18b2b0192005272ad3312d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae5ce6d247e18b2b0192005272ad3312d">US_RCR</a>&#160;&#160;&#160;( 260 )       /* Receive Counter Register */</td></tr>
<tr class="separator:ae5ce6d247e18b2b0192005272ad3312d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f6639380d59761cac4f97df90271e9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a1f6639380d59761cac4f97df90271e9a">US_TPR</a>&#160;&#160;&#160;( 264 )       /* Transmit Pointer Register */</td></tr>
<tr class="separator:a1f6639380d59761cac4f97df90271e9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f92e9b05ffef324bea116d815c74f6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a6f92e9b05ffef324bea116d815c74f6c">US_TCR</a>&#160;&#160;&#160;( 268 )       /* Transmit Counter Register */</td></tr>
<tr class="separator:a6f92e9b05ffef324bea116d815c74f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a006a5374eeaa2ed9b9aa4b1119f21fad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a006a5374eeaa2ed9b9aa4b1119f21fad">US_RNPR</a>&#160;&#160;&#160;( 272 )       /* Receive Next Pointer Register */</td></tr>
<tr class="separator:a006a5374eeaa2ed9b9aa4b1119f21fad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0380c0bd7654ecbb4811482ff36384ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a0380c0bd7654ecbb4811482ff36384ff">US_RNCR</a>&#160;&#160;&#160;( 276 )       /* Receive Next Counter Register */</td></tr>
<tr class="separator:a0380c0bd7654ecbb4811482ff36384ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab08d8c7c5c0b01f1f2d6757f14a5771"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aab08d8c7c5c0b01f1f2d6757f14a5771">US_TNPR</a>&#160;&#160;&#160;( 280 )       /* Transmit Next Pointer Register */</td></tr>
<tr class="separator:aab08d8c7c5c0b01f1f2d6757f14a5771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29d749ac4f1714aef984221b3ddd3830"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a29d749ac4f1714aef984221b3ddd3830">US_TNCR</a>&#160;&#160;&#160;( 284 )       /* Transmit Next Counter Register */</td></tr>
<tr class="separator:a29d749ac4f1714aef984221b3ddd3830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabe9fdc75c730b556f93a3e74db98509"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aabe9fdc75c730b556f93a3e74db98509">US_PTCR</a>&#160;&#160;&#160;( 288 )       /* PDC Transfer Control Register */</td></tr>
<tr class="separator:aabe9fdc75c730b556f93a3e74db98509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa594ea4daade936659cf519753f1fdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#afa594ea4daade936659cf519753f1fdb">US_PTSR</a>&#160;&#160;&#160;( 292 )       /* PDC Transfer Status Register */</td></tr>
<tr class="separator:afa594ea4daade936659cf519753f1fdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6068f29012e7e34052e5fe9e4a22249"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ad6068f29012e7e34052e5fe9e4a22249">AT91C_US_RSTSTA</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )  /* (USART) Reset Status Bits */</td></tr>
<tr class="separator:ad6068f29012e7e34052e5fe9e4a22249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a667a687bad11763e128d9d03f7872462"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a667a687bad11763e128d9d03f7872462">AT91C_US_STTBRK</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )  /* (USART) Start Break */</td></tr>
<tr class="separator:a667a687bad11763e128d9d03f7872462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34fbaef25acd1b86017f2969bc0af0c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a34fbaef25acd1b86017f2969bc0af0c4">AT91C_US_STPBRK</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 10 ) /* (USART) Stop Break */</td></tr>
<tr class="separator:a34fbaef25acd1b86017f2969bc0af0c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bdbe4c51ea6128f03e65e4fe693b68c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a9bdbe4c51ea6128f03e65e4fe693b68c">AT91C_US_STTTO</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 11 ) /* (USART) Start Time-out */</td></tr>
<tr class="separator:a9bdbe4c51ea6128f03e65e4fe693b68c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee64c1f2590ee543e81b7a5f11bbda12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aee64c1f2590ee543e81b7a5f11bbda12">AT91C_US_SENDA</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 12 ) /* (USART) Send Address */</td></tr>
<tr class="separator:aee64c1f2590ee543e81b7a5f11bbda12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9696b5b211bed0957e0ce3fbb407e13b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a9696b5b211bed0957e0ce3fbb407e13b">AT91C_US_RSTIT</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 13 ) /* (USART) Reset Iterations */</td></tr>
<tr class="separator:a9696b5b211bed0957e0ce3fbb407e13b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a9ec9ae8d3b8647cb0387535fe99878"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a7a9ec9ae8d3b8647cb0387535fe99878">AT91C_US_RSTNACK</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 14 ) /* (USART) Reset Non Acknowledge */</td></tr>
<tr class="separator:a7a9ec9ae8d3b8647cb0387535fe99878"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83f36ddece1b0f57d3c165b281c2a457"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a83f36ddece1b0f57d3c165b281c2a457">AT91C_US_RETTO</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 15 ) /* (USART) Rearm Time-out */</td></tr>
<tr class="separator:a83f36ddece1b0f57d3c165b281c2a457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8ff739ad732697c1e4b776f38d343ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa8ff739ad732697c1e4b776f38d343ef">AT91C_US_DTREN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 16 ) /* (USART) Data Terminal ready Enable */</td></tr>
<tr class="separator:aa8ff739ad732697c1e4b776f38d343ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e4bbffdbca1888ee3c9b9f5ab2bea6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a7e4bbffdbca1888ee3c9b9f5ab2bea6e">AT91C_US_DTRDIS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 17 ) /* (USART) Data Terminal ready Disable */</td></tr>
<tr class="separator:a7e4bbffdbca1888ee3c9b9f5ab2bea6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa2f776efe032418af98b643ffb3f8e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#afa2f776efe032418af98b643ffb3f8e3">AT91C_US_RTSEN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 18 ) /* (USART) Request <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> Send enable */</td></tr>
<tr class="separator:afa2f776efe032418af98b643ffb3f8e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a211282d443fd0b66b9aeb52269bf8a19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a211282d443fd0b66b9aeb52269bf8a19">AT91C_US_RTSDIS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 19 ) /* (USART) Request <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> Send Disable */</td></tr>
<tr class="separator:a211282d443fd0b66b9aeb52269bf8a19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54b74c8e47f7ab03edb6f2fa771bb8c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a54b74c8e47f7ab03edb6f2fa771bb8c9">AT91C_US_USMODE</a>&#160;&#160;&#160;( 0xF &lt;&lt; 0 )  /* (USART) Usart mode */</td></tr>
<tr class="separator:a54b74c8e47f7ab03edb6f2fa771bb8c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedc8f1da3d47745d56ae7a94c9900e53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aedc8f1da3d47745d56ae7a94c9900e53">AT91C_US_USMODE_NORMAL</a>&#160;&#160;&#160;( 0x0 )       /* (USART) Normal */</td></tr>
<tr class="separator:aedc8f1da3d47745d56ae7a94c9900e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08841e157236369a9878ee21539c937a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a08841e157236369a9878ee21539c937a">AT91C_US_USMODE_RS485</a>&#160;&#160;&#160;( 0x1 )       /* (USART) RS485 */</td></tr>
<tr class="separator:a08841e157236369a9878ee21539c937a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff13736853d74e95c9bdf99b4d1d50c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aff13736853d74e95c9bdf99b4d1d50c2">AT91C_US_USMODE_HWHSH</a>&#160;&#160;&#160;( 0x2 )       /* (USART) Hardware Handshaking */</td></tr>
<tr class="separator:aff13736853d74e95c9bdf99b4d1d50c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4785752b1bad8fdd33e9e2e211deb4ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a4785752b1bad8fdd33e9e2e211deb4ad">AT91C_US_USMODE_MODEM</a>&#160;&#160;&#160;( 0x3 )       /* (USART) Modem */</td></tr>
<tr class="separator:a4785752b1bad8fdd33e9e2e211deb4ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a485a64212cf24e677c95d32e0bf77bf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a485a64212cf24e677c95d32e0bf77bf4">AT91C_US_USMODE_ISO7816_0</a>&#160;&#160;&#160;( 0x4 )       /* (USART) ISO7816 protocol: T = 0 */</td></tr>
<tr class="separator:a485a64212cf24e677c95d32e0bf77bf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a426462a8b108ad93aeee66c233ef7cfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a426462a8b108ad93aeee66c233ef7cfe">AT91C_US_USMODE_ISO7816_1</a>&#160;&#160;&#160;( 0x6 )       /* (USART) ISO7816 protocol: T = 1 */</td></tr>
<tr class="separator:a426462a8b108ad93aeee66c233ef7cfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac312d738280e765e9889e11981230bec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac312d738280e765e9889e11981230bec">AT91C_US_USMODE_IRDA</a>&#160;&#160;&#160;( 0x8 )       /* (USART) IrDA */</td></tr>
<tr class="separator:ac312d738280e765e9889e11981230bec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ef61ea6cfc34a336b371add0d0e7bce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a1ef61ea6cfc34a336b371add0d0e7bce">AT91C_US_USMODE_SWHSH</a>&#160;&#160;&#160;( 0xC )       /* (USART) Software Handshaking */</td></tr>
<tr class="separator:a1ef61ea6cfc34a336b371add0d0e7bce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab954e9525e22961efd5283060bf8c26e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ab954e9525e22961efd5283060bf8c26e">AT91C_US_CLKS</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 4 )  /* (USART) Clock Selection (Baud Rate generator Input Clock */</td></tr>
<tr class="separator:ab954e9525e22961efd5283060bf8c26e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96988c1c28f85099e88679fdc389b02f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a96988c1c28f85099e88679fdc389b02f">AT91C_US_CLKS_CLOCK</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 4 )  /* (USART) Clock */</td></tr>
<tr class="separator:a96988c1c28f85099e88679fdc389b02f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af59a5002bd0b6b0b544fea38b48d6df6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af59a5002bd0b6b0b544fea38b48d6df6">AT91C_US_CLKS_FDIV1</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )  /* (USART) fdiv1 */</td></tr>
<tr class="separator:af59a5002bd0b6b0b544fea38b48d6df6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d4ac43a530645d31920ab7a0e97656d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a4d4ac43a530645d31920ab7a0e97656d">AT91C_US_CLKS_SLOW</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 4 )  /* (USART) slow_clock (ARM) */</td></tr>
<tr class="separator:a4d4ac43a530645d31920ab7a0e97656d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a739f61b8aac76af08dc42b3af9505abd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a739f61b8aac76af08dc42b3af9505abd">AT91C_US_CLKS_EXT</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 4 )  /* (USART) External (SCK) */</td></tr>
<tr class="separator:a739f61b8aac76af08dc42b3af9505abd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a622f82c943fbb8dbe30d8c482ac27b8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a622f82c943fbb8dbe30d8c482ac27b8a">AT91C_US_CHRL</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 6 )  /* (USART) Clock Selection (Baud Rate generator Input Clock */</td></tr>
<tr class="separator:a622f82c943fbb8dbe30d8c482ac27b8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a330e29f7f16295c2b25853dad22c87f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a330e29f7f16295c2b25853dad22c87f7">AT91C_US_CHRL_5_BITS</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 6 )  /* (USART) Character Length: 5 bits */</td></tr>
<tr class="separator:a330e29f7f16295c2b25853dad22c87f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a05bbd1b8cd25765a81934f73e07e55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a8a05bbd1b8cd25765a81934f73e07e55">AT91C_US_CHRL_6_BITS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )  /* (USART) Character Length: 6 bits */</td></tr>
<tr class="separator:a8a05bbd1b8cd25765a81934f73e07e55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f7c2375932edf30a8c807edbd43c8a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a5f7c2375932edf30a8c807edbd43c8a1">AT91C_US_CHRL_7_BITS</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 6 )  /* (USART) Character Length: 7 bits */</td></tr>
<tr class="separator:a5f7c2375932edf30a8c807edbd43c8a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24e961af79b1cf5bdd081e542fb0a68c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a24e961af79b1cf5bdd081e542fb0a68c">AT91C_US_CHRL_8_BITS</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 6 )  /* (USART) Character Length: 8 bits */</td></tr>
<tr class="separator:a24e961af79b1cf5bdd081e542fb0a68c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6742d5c71293dcf214b58d02f5204ed5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a6742d5c71293dcf214b58d02f5204ed5">AT91C_US_SYNC</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )  /* (USART) Synchronous <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Select */</td></tr>
<tr class="separator:a6742d5c71293dcf214b58d02f5204ed5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e801e6efe31b19ce0259d2bc7d9bb75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a4e801e6efe31b19ce0259d2bc7d9bb75">AT91C_US_NBSTOP</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 12 ) /* (USART) Number of Stop bits */</td></tr>
<tr class="separator:a4e801e6efe31b19ce0259d2bc7d9bb75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6197043098a1d7254e57377a20a6d1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae6197043098a1d7254e57377a20a6d1d">AT91C_US_NBSTOP_1_BIT</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 12 ) /* (USART) 1 stop bit */</td></tr>
<tr class="separator:ae6197043098a1d7254e57377a20a6d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab8436d580c1da51295b1a12ab1475b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aab8436d580c1da51295b1a12ab1475b4">AT91C_US_NBSTOP_15_BIT</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 12 ) /* (USART) Asynchronous (SYNC=0) 2 stop bits Synchronous (SYNC=1) 2 stop bits */</td></tr>
<tr class="separator:aab8436d580c1da51295b1a12ab1475b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7368a739bd3b1d9eb2376ec66b549da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af7368a739bd3b1d9eb2376ec66b549da">AT91C_US_NBSTOP_2_BIT</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 12 ) /* (USART) 2 stop bits */</td></tr>
<tr class="separator:af7368a739bd3b1d9eb2376ec66b549da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a931e762d6ef61bb5a32327f5c9cec346"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a931e762d6ef61bb5a32327f5c9cec346">AT91C_US_MSBF</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 16 ) /* (USART) Bit Order */</td></tr>
<tr class="separator:a931e762d6ef61bb5a32327f5c9cec346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af875fd0e9ab43cb42bc2c7a3223f38af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af875fd0e9ab43cb42bc2c7a3223f38af">AT91C_US_MODE9</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 17 ) /* (USART) 9-bit Character length */</td></tr>
<tr class="separator:af875fd0e9ab43cb42bc2c7a3223f38af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b3a1cb2f1fb38f2ea4fee9fb0c3b72b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a8b3a1cb2f1fb38f2ea4fee9fb0c3b72b">AT91C_US_CKLO</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 18 ) /* (USART) Clock Output Select */</td></tr>
<tr class="separator:a8b3a1cb2f1fb38f2ea4fee9fb0c3b72b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a257c98ad8375c37549893754d71d847d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a257c98ad8375c37549893754d71d847d">AT91C_US_OVER</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 19 ) /* (USART) Over Sampling <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td></tr>
<tr class="separator:a257c98ad8375c37549893754d71d847d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad19157e5761a347dc97cf7f7fb99db41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ad19157e5761a347dc97cf7f7fb99db41">AT91C_US_INACK</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 20 ) /* (USART) Inhibit Non Acknowledge */</td></tr>
<tr class="separator:ad19157e5761a347dc97cf7f7fb99db41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ac6073d3ebf2a9a96cae6a2153b9578"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a6ac6073d3ebf2a9a96cae6a2153b9578">AT91C_US_DSNACK</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 21 ) /* (USART) Disable Successive NACK */</td></tr>
<tr class="separator:a6ac6073d3ebf2a9a96cae6a2153b9578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f33466540b1af26616115483dadc50a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a3f33466540b1af26616115483dadc50a">AT91C_US_MAX_ITER</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 24 ) /* (USART) Number of Repetitions */</td></tr>
<tr class="separator:a3f33466540b1af26616115483dadc50a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dc21a41ebf3aa87e150902b2ec26f80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a6dc21a41ebf3aa87e150902b2ec26f80">AT91C_US_FILTER</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 28 ) /* (USART) Receive Line Filter */</td></tr>
<tr class="separator:a6dc21a41ebf3aa87e150902b2ec26f80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ec4bfa2ed1550ba194557620bb0e2f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a2ec4bfa2ed1550ba194557620bb0e2f9">AT91C_US_RXBRK</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )  /* (USART) Break Received/End of Break */</td></tr>
<tr class="separator:a2ec4bfa2ed1550ba194557620bb0e2f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f33b22453ba10500116bee8cd01bb11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a5f33b22453ba10500116bee8cd01bb11">AT91C_US_TIMEOUT</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )  /* (USART) Receiver Time-out */</td></tr>
<tr class="separator:a5f33b22453ba10500116bee8cd01bb11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55202f99005121a026698260e1fcc7a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a55202f99005121a026698260e1fcc7a2">AT91C_US_ITERATION</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 10 ) /* (USART) Max number of Repetitions Reached */</td></tr>
<tr class="separator:a55202f99005121a026698260e1fcc7a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b583db472780465fd7c12d56869e836"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a5b583db472780465fd7c12d56869e836">AT91C_US_NACK</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 13 ) /* (USART) Non Acknowledge */</td></tr>
<tr class="separator:a5b583db472780465fd7c12d56869e836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b12a4e70bafb2468ce3407cdc13ea02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a8b12a4e70bafb2468ce3407cdc13ea02">AT91C_US_RIIC</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 16 ) /* (USART) Ring INdicator Input Change Flag */</td></tr>
<tr class="separator:a8b12a4e70bafb2468ce3407cdc13ea02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a500e29def8da7d0b281cf72e32d8e26b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a500e29def8da7d0b281cf72e32d8e26b">AT91C_US_DSRIC</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 17 ) /* (USART) Data Set Ready Input Change Flag */</td></tr>
<tr class="separator:a500e29def8da7d0b281cf72e32d8e26b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af59df6b9a33fefc9b38335560957ed38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af59df6b9a33fefc9b38335560957ed38">AT91C_US_DCDIC</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 18 ) /* (USART) Data Carrier Flag */</td></tr>
<tr class="separator:af59df6b9a33fefc9b38335560957ed38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1db34685cd82e7afb8a05927f7ad35aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a1db34685cd82e7afb8a05927f7ad35aa">AT91C_US_CTSIC</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 19 ) /* (USART) Clear To Send Input Change Flag */</td></tr>
<tr class="separator:a1db34685cd82e7afb8a05927f7ad35aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78aad73d3d671a4b4835ab8de978e454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a78aad73d3d671a4b4835ab8de978e454">AT91C_US_RI</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 20 )         /* (USART) Image of RI Input */</td></tr>
<tr class="separator:a78aad73d3d671a4b4835ab8de978e454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa175adb7c1f19272e1f480ce6010928f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa175adb7c1f19272e1f480ce6010928f">AT91C_US_DSR</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 21 )         /* (USART) Image of DSR Input */</td></tr>
<tr class="separator:aa175adb7c1f19272e1f480ce6010928f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c2a1ad3ab3043766411bb50e7e6a50b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a6c2a1ad3ab3043766411bb50e7e6a50b">AT91C_US_DCD</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 22 )         /* (USART) Image of DCD Input */</td></tr>
<tr class="separator:a6c2a1ad3ab3043766411bb50e7e6a50b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a868e34a72467f269d9f054922b08b669"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a868e34a72467f269d9f054922b08b669">AT91C_US_CTS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 23 )         /* (USART) Image of CTS Input */</td></tr>
<tr class="separator:a868e34a72467f269d9f054922b08b669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02b3d1b1a042abb22c9de7bb29298911"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a02b3d1b1a042abb22c9de7bb29298911">TWI_CR</a>&#160;&#160;&#160;( 0 )          /* Control Register */</td></tr>
<tr class="separator:a02b3d1b1a042abb22c9de7bb29298911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8d84be2df06ad45ecf3542a47af9ba1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ad8d84be2df06ad45ecf3542a47af9ba1">TWI_MMR</a>&#160;&#160;&#160;( 4 )          /* Master <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="separator:ad8d84be2df06ad45ecf3542a47af9ba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4945f5cccad93021240ab34b889c0a6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a4945f5cccad93021240ab34b889c0a6e">TWI_SMR</a>&#160;&#160;&#160;( 8 )          /* Slave <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="separator:a4945f5cccad93021240ab34b889c0a6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bead1fd15629dfaa03bcecaed7bd805"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a8bead1fd15629dfaa03bcecaed7bd805">TWI_IADR</a>&#160;&#160;&#160;( 12 )         /* Internal Address Register */</td></tr>
<tr class="separator:a8bead1fd15629dfaa03bcecaed7bd805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab596a5d1047574a8e0e6f28af3819bbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ab596a5d1047574a8e0e6f28af3819bbd">TWI_CWGR</a>&#160;&#160;&#160;( 16 )         /* Clock Waveform Generator Register */</td></tr>
<tr class="separator:ab596a5d1047574a8e0e6f28af3819bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace05219303a4d04f60d0667e05cc203a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ace05219303a4d04f60d0667e05cc203a">TWI_SR</a>&#160;&#160;&#160;( 32 )         /* Status Register */</td></tr>
<tr class="separator:ace05219303a4d04f60d0667e05cc203a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd0b43819e666d118cc878ded56bb806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#acd0b43819e666d118cc878ded56bb806">TWI_IER</a>&#160;&#160;&#160;( 36 )         /* Interrupt Enable Register */</td></tr>
<tr class="separator:acd0b43819e666d118cc878ded56bb806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b24e0af67309bddaf69254fc506d5b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a3b24e0af67309bddaf69254fc506d5b3">TWI_IDR</a>&#160;&#160;&#160;( 40 )         /* Interrupt Disable Register */</td></tr>
<tr class="separator:a3b24e0af67309bddaf69254fc506d5b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a628dad2c0cd19a9ead7e62d30d5f0468"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a628dad2c0cd19a9ead7e62d30d5f0468">TWI_IMR</a>&#160;&#160;&#160;( 44 )         /* Interrupt Mask Register */</td></tr>
<tr class="separator:a628dad2c0cd19a9ead7e62d30d5f0468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10ec126222ab67b1b0d4d45a12bfce86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a10ec126222ab67b1b0d4d45a12bfce86">TWI_RHR</a>&#160;&#160;&#160;( 48 )         /* Receive Holding Register */</td></tr>
<tr class="separator:a10ec126222ab67b1b0d4d45a12bfce86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b03a7b68ca09ea527c41c27eb79b885"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a4b03a7b68ca09ea527c41c27eb79b885">TWI_THR</a>&#160;&#160;&#160;( 52 )         /* Transmit Holding Register */</td></tr>
<tr class="separator:a4b03a7b68ca09ea527c41c27eb79b885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65d3781517ef6df35e4858dc60370c6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a65d3781517ef6df35e4858dc60370c6d">AT91C_TWI_START</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (TWI) Send <a class="el" href="Buzzer_8cpp.html#a01329f431924b1ef0801bdecf6500306">a</a> START Condition */</td></tr>
<tr class="separator:a65d3781517ef6df35e4858dc60370c6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e464d6e72b1bb1c919dc94f5a4e9a19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a5e464d6e72b1bb1c919dc94f5a4e9a19">AT91C_TWI_STOP</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )   /* (TWI) Send <a class="el" href="Buzzer_8cpp.html#a01329f431924b1ef0801bdecf6500306">a</a> STOP Condition */</td></tr>
<tr class="separator:a5e464d6e72b1bb1c919dc94f5a4e9a19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57e54d515cf6271cb8c3370cb6f2decb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a57e54d515cf6271cb8c3370cb6f2decb">AT91C_TWI_MSEN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )   /* (TWI) TWI Master Transfer Enabled */</td></tr>
<tr class="separator:a57e54d515cf6271cb8c3370cb6f2decb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9164ccbd0f08ec84953f634aff3b4c54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a9164ccbd0f08ec84953f634aff3b4c54">AT91C_TWI_MSDIS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )   /* (TWI) TWI Master Transfer Disabled */</td></tr>
<tr class="separator:a9164ccbd0f08ec84953f634aff3b4c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe66acdbf666e8e581d9007f5a803bdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#afe66acdbf666e8e581d9007f5a803bdc">AT91C_TWI_SVEN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )   /* (TWI) TWI Slave Transfer Enabled */</td></tr>
<tr class="separator:afe66acdbf666e8e581d9007f5a803bdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19a1bc51faa9156071e5a5c54e8d5de4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a19a1bc51faa9156071e5a5c54e8d5de4">AT91C_TWI_SVDIS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )   /* (TWI) TWI Slave Transfer Disabled */</td></tr>
<tr class="separator:a19a1bc51faa9156071e5a5c54e8d5de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a062994c3d4283286adf67c183dbee328"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a062994c3d4283286adf67c183dbee328">AT91C_TWI_SWRST</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )   /* (TWI) Software Reset */</td></tr>
<tr class="separator:a062994c3d4283286adf67c183dbee328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f25cd146fba43daf62840aea54c34aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a1f25cd146fba43daf62840aea54c34aa">AT91C_TWI_IADRSZ</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 8 )   /* (TWI) Internal Device Address Size */</td></tr>
<tr class="separator:a1f25cd146fba43daf62840aea54c34aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c065357c9430fa52f135d653b243ee3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a4c065357c9430fa52f135d653b243ee3">AT91C_TWI_IADRSZ_NO</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 8 )   /* (TWI) No internal device address */</td></tr>
<tr class="separator:a4c065357c9430fa52f135d653b243ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5268dfd7f7bdcee41e811b5c90ce4c3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a5268dfd7f7bdcee41e811b5c90ce4c3f">AT91C_TWI_IADRSZ_1_BYTE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )   /* (TWI) One-byte internal device address */</td></tr>
<tr class="separator:a5268dfd7f7bdcee41e811b5c90ce4c3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a690289c1337ae72208f79d00d11f51f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a690289c1337ae72208f79d00d11f51f2">AT91C_TWI_IADRSZ_2_BYTE</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 8 )   /* (TWI) Two-byte internal device address */</td></tr>
<tr class="separator:a690289c1337ae72208f79d00d11f51f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26d31e1aaffcdb5383f9ad995e757ce8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a26d31e1aaffcdb5383f9ad995e757ce8">AT91C_TWI_IADRSZ_3_BYTE</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 8 )   /* (TWI) Three-byte internal device address */</td></tr>
<tr class="separator:a26d31e1aaffcdb5383f9ad995e757ce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb131e2f68f4b950a176ac7e436d2378"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#adb131e2f68f4b950a176ac7e436d2378">AT91C_TWI_MREAD</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 12 )  /* (TWI) Master <a class="el" href="ioat91sam7x256_8h.html#af17077d65ce4383152ea75492c1187d5">Read</a> Direction */</td></tr>
<tr class="separator:adb131e2f68f4b950a176ac7e436d2378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3d4421d7e164c2e7be47890f9701d2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af3d4421d7e164c2e7be47890f9701d2f">AT91C_TWI_DADR</a>&#160;&#160;&#160;( 0x7F &lt;&lt; 16 ) /* (TWI) Device Address */</td></tr>
<tr class="separator:af3d4421d7e164c2e7be47890f9701d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f512215c92bc5ea854cc51c9a170ab5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a7f512215c92bc5ea854cc51c9a170ab5">AT91C_TWI_SADR</a>&#160;&#160;&#160;( 0x7F &lt;&lt; 16 ) /* (TWI) Slave Device Address */</td></tr>
<tr class="separator:a7f512215c92bc5ea854cc51c9a170ab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ca43517fea8374f62e0e9e356dcf851"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a8ca43517fea8374f62e0e9e356dcf851">AT91C_TWI_CLDIV</a>&#160;&#160;&#160;( 0xFF &lt;&lt; 0 )  /* (TWI) Clock Low Divider */</td></tr>
<tr class="separator:a8ca43517fea8374f62e0e9e356dcf851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bd7d67abfe3f76283cc892ec6de333d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a1bd7d67abfe3f76283cc892ec6de333d">AT91C_TWI_CHDIV</a>&#160;&#160;&#160;( 0xFF &lt;&lt; 8 )  /* (TWI) Clock High Divider */</td></tr>
<tr class="separator:a1bd7d67abfe3f76283cc892ec6de333d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7825a75dd307f7fe4d31996276f8fa0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a7825a75dd307f7fe4d31996276f8fa0d">AT91C_TWI_CKDIV</a>&#160;&#160;&#160;( 0x7 &lt;&lt; 16 )  /* (TWI) Clock Divider */</td></tr>
<tr class="separator:a7825a75dd307f7fe4d31996276f8fa0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae36af808d245102ba025846f22ab6d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aae36af808d245102ba025846f22ab6d5">AT91C_TWI_TXCOMP</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (TWI) Transmission Completed */</td></tr>
<tr class="separator:aae36af808d245102ba025846f22ab6d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dc8759ecbd21842df75d82d1694c1a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a5dc8759ecbd21842df75d82d1694c1a7">AT91C_TWI_RXRDY</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )   /* (TWI) Receive holding <a class="el" href="RVDS_2ARM7__LPC21xx_2portmacro_8h.html#a24ac627a7839caecddfc66f1d46033f0">register</a> ReaDY */</td></tr>
<tr class="separator:a5dc8759ecbd21842df75d82d1694c1a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09539cd95a16cd31c083baa11a9131e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a09539cd95a16cd31c083baa11a9131e2">AT91C_TWI_TXRDY</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )   /* (TWI) Transmit holding <a class="el" href="RVDS_2ARM7__LPC21xx_2portmacro_8h.html#a24ac627a7839caecddfc66f1d46033f0">register</a> ReaDY */</td></tr>
<tr class="separator:a09539cd95a16cd31c083baa11a9131e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae93315290da18381b1030123a51087ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae93315290da18381b1030123a51087ca">AT91C_TWI_SVREAD</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )   /* (TWI) Slave <a class="el" href="ioat91sam7x256_8h.html#af17077d65ce4383152ea75492c1187d5">Read</a> */</td></tr>
<tr class="separator:ae93315290da18381b1030123a51087ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08ac87f4e38a81b686c5d8f53a85e80f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a08ac87f4e38a81b686c5d8f53a85e80f">AT91C_TWI_SVACC</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )   /* (TWI) Slave Access */</td></tr>
<tr class="separator:a08ac87f4e38a81b686c5d8f53a85e80f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46c0ca13fe9aa5a2beb31f3784cd325b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a46c0ca13fe9aa5a2beb31f3784cd325b">AT91C_TWI_GCACC</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )   /* (TWI) General Call Access */</td></tr>
<tr class="separator:a46c0ca13fe9aa5a2beb31f3784cd325b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a209a95835a9ac055170b6d99d4d9d2b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a209a95835a9ac055170b6d99d4d9d2b5">AT91C_TWI_OVRE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )   /* (TWI) Overrun Error */</td></tr>
<tr class="separator:a209a95835a9ac055170b6d99d4d9d2b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d6fc48c612316cd17f298dea509a72c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a9d6fc48c612316cd17f298dea509a72c">AT91C_TWI_UNRE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )   /* (TWI) Underrun Error */</td></tr>
<tr class="separator:a9d6fc48c612316cd17f298dea509a72c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83fcbf48dfd5911539f04053f5945583"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a83fcbf48dfd5911539f04053f5945583">AT91C_TWI_NACK</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )   /* (TWI) Not Acknowledged */</td></tr>
<tr class="separator:a83fcbf48dfd5911539f04053f5945583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2870c21ac9a6659cbcc36008299f0aa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a2870c21ac9a6659cbcc36008299f0aa7">AT91C_TWI_ARBLST</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )   /* (TWI) Arbitration Lost */</td></tr>
<tr class="separator:a2870c21ac9a6659cbcc36008299f0aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71d406d34e805c71199f5c52834c7653"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a71d406d34e805c71199f5c52834c7653">TC_CCR</a>&#160;&#160;&#160;( 0 )         /* Channel Control Register */</td></tr>
<tr class="separator:a71d406d34e805c71199f5c52834c7653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7dbc159512d179e0a5fd0aa428f3951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af7dbc159512d179e0a5fd0aa428f3951">TC_CMR</a>&#160;&#160;&#160;( 4 )         /* Channel <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register (Capture <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> / Waveform <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a>) */</td></tr>
<tr class="separator:af7dbc159512d179e0a5fd0aa428f3951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81c913378839f7a0f1f081cbbba60a31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a81c913378839f7a0f1f081cbbba60a31">TC_CV</a>&#160;&#160;&#160;( 16 )        /* Counter Value */</td></tr>
<tr class="separator:a81c913378839f7a0f1f081cbbba60a31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c7785f1caaeb2fcaee737b65073ca57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a1c7785f1caaeb2fcaee737b65073ca57">TC_RA</a>&#160;&#160;&#160;( 20 )        /* Register <a class="el" href="Softune_2MB96340_2port_8c.html#ae2572b8ee3e438f22571e0214222bd1b">A</a> */</td></tr>
<tr class="separator:a1c7785f1caaeb2fcaee737b65073ca57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af113ceccd1e0ef440fc3b5f9237e530a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af113ceccd1e0ef440fc3b5f9237e530a">TC_RB</a>&#160;&#160;&#160;( 24 )        /* Register B */</td></tr>
<tr class="separator:af113ceccd1e0ef440fc3b5f9237e530a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8db28618289fd7cb91d4fd7825d9e55c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a8db28618289fd7cb91d4fd7825d9e55c">TC_RC</a>&#160;&#160;&#160;( 28 )        /* Register C */</td></tr>
<tr class="separator:a8db28618289fd7cb91d4fd7825d9e55c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a988949bd59bf5b18614cba860a19ade5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a988949bd59bf5b18614cba860a19ade5">TC_SR</a>&#160;&#160;&#160;( 32 )        /* Status Register */</td></tr>
<tr class="separator:a988949bd59bf5b18614cba860a19ade5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab85081339ec947e661845897d34c4e87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ab85081339ec947e661845897d34c4e87">TC_IER</a>&#160;&#160;&#160;( 36 )        /* Interrupt Enable Register */</td></tr>
<tr class="separator:ab85081339ec947e661845897d34c4e87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06653023ddc4b6bbd5ba51f1c314b592"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a06653023ddc4b6bbd5ba51f1c314b592">TC_IDR</a>&#160;&#160;&#160;( 40 )        /* Interrupt Disable Register */</td></tr>
<tr class="separator:a06653023ddc4b6bbd5ba51f1c314b592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e2f1ea8966581e856ad0eda55650a8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a1e2f1ea8966581e856ad0eda55650a8b">TC_IMR</a>&#160;&#160;&#160;( 44 )        /* Interrupt Mask Register */</td></tr>
<tr class="separator:a1e2f1ea8966581e856ad0eda55650a8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1a6dfe8007f114c92f9a3cd3c5cf340"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af1a6dfe8007f114c92f9a3cd3c5cf340">AT91C_TC_CLKEN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )  /* (TC) Counter Clock Enable Command */</td></tr>
<tr class="separator:af1a6dfe8007f114c92f9a3cd3c5cf340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abeeab439eaca14b7c407eacef297ac5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#abeeab439eaca14b7c407eacef297ac5e">AT91C_TC_CLKDIS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )  /* (TC) Counter Clock Disable Command */</td></tr>
<tr class="separator:abeeab439eaca14b7c407eacef297ac5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3ebce8686d4e5263febf879c0e0d638"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ad3ebce8686d4e5263febf879c0e0d638">AT91C_TC_SWTRG</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )  /* (TC) Software Trigger Command */</td></tr>
<tr class="separator:ad3ebce8686d4e5263febf879c0e0d638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6483dbb6cc585943611cf305469e07f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a6483dbb6cc585943611cf305469e07f9">AT91C_TC_CLKS</a>&#160;&#160;&#160;( 0x7 &lt;&lt; 0 )  /* (TC) Clock Selection */</td></tr>
<tr class="separator:a6483dbb6cc585943611cf305469e07f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affc3992c4020b0d514d3840a334062d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#affc3992c4020b0d514d3840a334062d0">AT91C_TC_CLKS_TIMER_DIV1_CLOCK</a>&#160;&#160;&#160;( 0x0 )       /* (TC) Clock selected: TIMER_DIV1_CLOCK */</td></tr>
<tr class="separator:affc3992c4020b0d514d3840a334062d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00cafb235b9e46d8227a0bdf82177100"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a00cafb235b9e46d8227a0bdf82177100">AT91C_TC_CLKS_TIMER_DIV2_CLOCK</a>&#160;&#160;&#160;( 0x1 )       /* (TC) Clock selected: TIMER_DIV2_CLOCK */</td></tr>
<tr class="separator:a00cafb235b9e46d8227a0bdf82177100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae67ad47df485c375b6e4b4ac96373cdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae67ad47df485c375b6e4b4ac96373cdf">AT91C_TC_CLKS_TIMER_DIV3_CLOCK</a>&#160;&#160;&#160;( 0x2 )       /* (TC) Clock selected: TIMER_DIV3_CLOCK */</td></tr>
<tr class="separator:ae67ad47df485c375b6e4b4ac96373cdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c40b6bd0239ce1aeecba8eef3ba763b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a2c40b6bd0239ce1aeecba8eef3ba763b">AT91C_TC_CLKS_TIMER_DIV4_CLOCK</a>&#160;&#160;&#160;( 0x3 )       /* (TC) Clock selected: TIMER_DIV4_CLOCK */</td></tr>
<tr class="separator:a2c40b6bd0239ce1aeecba8eef3ba763b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae913df889d5b850a30412b8dcbbedfeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae913df889d5b850a30412b8dcbbedfeb">AT91C_TC_CLKS_TIMER_DIV5_CLOCK</a>&#160;&#160;&#160;( 0x4 )       /* (TC) Clock selected: TIMER_DIV5_CLOCK */</td></tr>
<tr class="separator:ae913df889d5b850a30412b8dcbbedfeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefe111e881861fbd88303435f6d01f3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aefe111e881861fbd88303435f6d01f3a">AT91C_TC_CLKS_XC0</a>&#160;&#160;&#160;( 0x5 )       /* (TC) Clock selected: XC0 */</td></tr>
<tr class="separator:aefe111e881861fbd88303435f6d01f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70ce543268d24ca798bb1ab7b170064f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a70ce543268d24ca798bb1ab7b170064f">AT91C_TC_CLKS_XC1</a>&#160;&#160;&#160;( 0x6 )       /* (TC) Clock selected: XC1 */</td></tr>
<tr class="separator:a70ce543268d24ca798bb1ab7b170064f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b0eb0fa02aec444b85c9726cb315de5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a3b0eb0fa02aec444b85c9726cb315de5">AT91C_TC_CLKS_XC2</a>&#160;&#160;&#160;( 0x7 )       /* (TC) Clock selected: XC2 */</td></tr>
<tr class="separator:a3b0eb0fa02aec444b85c9726cb315de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0089b84d52894b0a2c2f26fc33a6c139"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a0089b84d52894b0a2c2f26fc33a6c139">AT91C_TC_CLKI</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )  /* (TC) Clock Invert */</td></tr>
<tr class="separator:a0089b84d52894b0a2c2f26fc33a6c139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6808cd396d1645ea2893c8abb9a368cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a6808cd396d1645ea2893c8abb9a368cb">AT91C_TC_BURST</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 4 )  /* (TC) Burst Signal Selection */</td></tr>
<tr class="separator:a6808cd396d1645ea2893c8abb9a368cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab82fe1f68c1ae6520b7fb1f76bf6ab8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ab82fe1f68c1ae6520b7fb1f76bf6ab8b">AT91C_TC_BURST_NONE</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 4 )  /* (TC) The clock is not gated by an external signal */</td></tr>
<tr class="separator:ab82fe1f68c1ae6520b7fb1f76bf6ab8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af914fc7a0c776ca5ae40385fb8042f6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af914fc7a0c776ca5ae40385fb8042f6f">AT91C_TC_BURST_XC0</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )  /* (TC) XC0 is ANDed with <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> selected clock */</td></tr>
<tr class="separator:af914fc7a0c776ca5ae40385fb8042f6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3841762ae0e6b373423472d8bb9db465"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a3841762ae0e6b373423472d8bb9db465">AT91C_TC_BURST_XC1</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 4 )  /* (TC) XC1 is ANDed with <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> selected clock */</td></tr>
<tr class="separator:a3841762ae0e6b373423472d8bb9db465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85951d6105537748b91ceb7ce5d48da3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a85951d6105537748b91ceb7ce5d48da3">AT91C_TC_BURST_XC2</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 4 )  /* (TC) XC2 is ANDed with <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> selected clock */</td></tr>
<tr class="separator:a85951d6105537748b91ceb7ce5d48da3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a958ba9ee9e460fdfbfdf661587323e41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a958ba9ee9e460fdfbfdf661587323e41">AT91C_TC_CPCSTOP</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )  /* (TC) Counter Clock Stopped with RC Compare */</td></tr>
<tr class="separator:a958ba9ee9e460fdfbfdf661587323e41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88951f5e910ef65911f3e97298b66f31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a88951f5e910ef65911f3e97298b66f31">AT91C_TC_LDBSTOP</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )  /* (TC) Counter Clock Stopped with RB Loading */</td></tr>
<tr class="separator:a88951f5e910ef65911f3e97298b66f31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18e926912e73855038269a644ed60ffa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a18e926912e73855038269a644ed60ffa">AT91C_TC_LDBDIS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )  /* (TC) Counter Clock Disabled with RB Loading */</td></tr>
<tr class="separator:a18e926912e73855038269a644ed60ffa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bf8ba07ce3032eedaf229a707575e37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a2bf8ba07ce3032eedaf229a707575e37">AT91C_TC_CPCDIS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )  /* (TC) Counter Clock Disable with RC Compare */</td></tr>
<tr class="separator:a2bf8ba07ce3032eedaf229a707575e37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68ebad65fed07cd1e1317c5b601a89b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a68ebad65fed07cd1e1317c5b601a89b9">AT91C_TC_ETRGEDG</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 8 )  /* (TC) External Trigger Edge Selection */</td></tr>
<tr class="separator:a68ebad65fed07cd1e1317c5b601a89b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac62c6f0bdc17f7e3af5d1fd9538eb3d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac62c6f0bdc17f7e3af5d1fd9538eb3d0">AT91C_TC_ETRGEDG_NONE</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 8 )  /* (TC) Edge: None */</td></tr>
<tr class="separator:ac62c6f0bdc17f7e3af5d1fd9538eb3d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cb60e148de13a65de2686684d540c8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a2cb60e148de13a65de2686684d540c8b">AT91C_TC_ETRGEDG_RISING</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )  /* (TC) Edge: rising edge */</td></tr>
<tr class="separator:a2cb60e148de13a65de2686684d540c8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebc67c7d7de20b43d18d959199854699"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aebc67c7d7de20b43d18d959199854699">AT91C_TC_ETRGEDG_FALLING</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 8 )  /* (TC) Edge: falling edge */</td></tr>
<tr class="separator:aebc67c7d7de20b43d18d959199854699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7b486fb760a554cbd7b8ad6638aa180"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa7b486fb760a554cbd7b8ad6638aa180">AT91C_TC_ETRGEDG_BOTH</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 8 )  /* (TC) Edge: each edge */</td></tr>
<tr class="separator:aa7b486fb760a554cbd7b8ad6638aa180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afabdab6176d1c2cdef3d9e53cf35ce07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#afabdab6176d1c2cdef3d9e53cf35ce07">AT91C_TC_EEVTEDG</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 8 )  /* (TC) External Event Edge Selection */</td></tr>
<tr class="separator:afabdab6176d1c2cdef3d9e53cf35ce07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad590f34fa2b8f0e1d0032ed02ffbd24b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ad590f34fa2b8f0e1d0032ed02ffbd24b">AT91C_TC_EEVTEDG_NONE</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 8 )  /* (TC) Edge: None */</td></tr>
<tr class="separator:ad590f34fa2b8f0e1d0032ed02ffbd24b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e7ab9a2f5e6a5160d3a21154be8a802"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a2e7ab9a2f5e6a5160d3a21154be8a802">AT91C_TC_EEVTEDG_RISING</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )  /* (TC) Edge: rising edge */</td></tr>
<tr class="separator:a2e7ab9a2f5e6a5160d3a21154be8a802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af97fed24c44737498c063fe693fa1dd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af97fed24c44737498c063fe693fa1dd9">AT91C_TC_EEVTEDG_FALLING</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 8 )  /* (TC) Edge: falling edge */</td></tr>
<tr class="separator:af97fed24c44737498c063fe693fa1dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12d4c419ced277d5c99d2714809fea0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a12d4c419ced277d5c99d2714809fea0a">AT91C_TC_EEVTEDG_BOTH</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 8 )  /* (TC) Edge: each edge */</td></tr>
<tr class="separator:a12d4c419ced277d5c99d2714809fea0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a109e3bad371a947b453ea9b8019d4b89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a109e3bad371a947b453ea9b8019d4b89">AT91C_TC_ABETRG</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 10 ) /* (TC) TIOA or TIOB External Trigger Selection */</td></tr>
<tr class="separator:a109e3bad371a947b453ea9b8019d4b89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa250a015ab6c84619aee58f529a492cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa250a015ab6c84619aee58f529a492cb">AT91C_TC_EEVT</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 10 ) /* (TC) External Event  Selection */</td></tr>
<tr class="separator:aa250a015ab6c84619aee58f529a492cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74b3f32f0fb222e5690c4e9f58bc6d49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a74b3f32f0fb222e5690c4e9f58bc6d49">AT91C_TC_EEVT_NONE</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 10 ) /* (TC) Signal selected as external event: TIOB TIOB direction: input */</td></tr>
<tr class="separator:a74b3f32f0fb222e5690c4e9f58bc6d49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa54df570206c6cd6ae110229e858e8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#afa54df570206c6cd6ae110229e858e8b">AT91C_TC_EEVT_RISING</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 10 ) /* (TC) Signal selected as external event: XC0 TIOB direction: output */</td></tr>
<tr class="separator:afa54df570206c6cd6ae110229e858e8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d8daf7ea6bddeaf58ff486c2bf4ee84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a4d8daf7ea6bddeaf58ff486c2bf4ee84">AT91C_TC_EEVT_FALLING</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 10 ) /* (TC) Signal selected as external event: XC1 TIOB direction: output */</td></tr>
<tr class="separator:a4d8daf7ea6bddeaf58ff486c2bf4ee84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a104324d01706c618985539ef0db58872"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a104324d01706c618985539ef0db58872">AT91C_TC_EEVT_BOTH</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 10 ) /* (TC) Signal selected as external event: XC2 TIOB direction: output */</td></tr>
<tr class="separator:a104324d01706c618985539ef0db58872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeff65a55d0db8bc5948bee36246a8904"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aeff65a55d0db8bc5948bee36246a8904">AT91C_TC_ENETRG</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 12 ) /* (TC) External Event Trigger enable */</td></tr>
<tr class="separator:aeff65a55d0db8bc5948bee36246a8904"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f3128540dbb6c12b7952d44935352b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a3f3128540dbb6c12b7952d44935352b5">AT91C_TC_WAVESEL</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 13 ) /* (TC) Waveform  Selection */</td></tr>
<tr class="separator:a3f3128540dbb6c12b7952d44935352b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f4d598eb12d993086ca756a7f9ca56e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a2f4d598eb12d993086ca756a7f9ca56e">AT91C_TC_WAVESEL_UP</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 13 ) /* (TC) UP mode without atomatic trigger on RC Compare */</td></tr>
<tr class="separator:a2f4d598eb12d993086ca756a7f9ca56e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31bf0b1e930821ec5d6ca77e85f02e9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a31bf0b1e930821ec5d6ca77e85f02e9d">AT91C_TC_WAVESEL_UPDOWN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 13 ) /* (TC) UPDOWN mode without automatic trigger on RC Compare */</td></tr>
<tr class="separator:a31bf0b1e930821ec5d6ca77e85f02e9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf016a588c98b762058406d6d58048f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aaf016a588c98b762058406d6d58048f1">AT91C_TC_WAVESEL_UP_AUTO</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 13 ) /* (TC) UP mode with automatic trigger on RC Compare */</td></tr>
<tr class="separator:aaf016a588c98b762058406d6d58048f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4d957303bbc72d1eed8bf39f942006a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae4d957303bbc72d1eed8bf39f942006a">AT91C_TC_WAVESEL_UPDOWN_AUTO</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 13 ) /* (TC) UPDOWN mode with automatic trigger on RC Compare */</td></tr>
<tr class="separator:ae4d957303bbc72d1eed8bf39f942006a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4995d161e9dc47d7d9e8e98e3a892961"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a4995d161e9dc47d7d9e8e98e3a892961">AT91C_TC_CPCTRG</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 14 ) /* (TC) RC Compare Trigger Enable */</td></tr>
<tr class="separator:a4995d161e9dc47d7d9e8e98e3a892961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3e2eca76c15de93c68e811bf025b6ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af3e2eca76c15de93c68e811bf025b6ff">AT91C_TC_WAVE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 15 ) /* (TC) */</td></tr>
<tr class="separator:af3e2eca76c15de93c68e811bf025b6ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af287438e13f6b9c7d3e63e9fc2a389b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af287438e13f6b9c7d3e63e9fc2a389b8">AT91C_TC_LDRA</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 16 ) /* (TC) RA Loading Selection */</td></tr>
<tr class="separator:af287438e13f6b9c7d3e63e9fc2a389b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a596fb9ecade42a3db6beae556f90ea96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a596fb9ecade42a3db6beae556f90ea96">AT91C_TC_LDRA_NONE</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 16 ) /* (TC) Edge: None */</td></tr>
<tr class="separator:a596fb9ecade42a3db6beae556f90ea96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae8bb1383fd86487a5ba3af321d95da2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aae8bb1383fd86487a5ba3af321d95da2">AT91C_TC_LDRA_RISING</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 16 ) /* (TC) Edge: rising edge of TIOA */</td></tr>
<tr class="separator:aae8bb1383fd86487a5ba3af321d95da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae504975b21d0c1b0b174ccb423398d5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae504975b21d0c1b0b174ccb423398d5d">AT91C_TC_LDRA_FALLING</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 16 ) /* (TC) Edge: falling edge of TIOA */</td></tr>
<tr class="separator:ae504975b21d0c1b0b174ccb423398d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3bcab1b3df23b1c3d4e311a5adc6adf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae3bcab1b3df23b1c3d4e311a5adc6adf">AT91C_TC_LDRA_BOTH</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 16 ) /* (TC) Edge: each edge of TIOA */</td></tr>
<tr class="separator:ae3bcab1b3df23b1c3d4e311a5adc6adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7d8f5ab48c28bf05547b7efa308093d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac7d8f5ab48c28bf05547b7efa308093d">AT91C_TC_ACPA</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 16 ) /* (TC) RA Compare Effect on TIOA */</td></tr>
<tr class="separator:ac7d8f5ab48c28bf05547b7efa308093d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32405bd05c5a85e211a67c91ba8db852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a32405bd05c5a85e211a67c91ba8db852">AT91C_TC_ACPA_NONE</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 16 ) /* (TC) Effect: none */</td></tr>
<tr class="separator:a32405bd05c5a85e211a67c91ba8db852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2a44957573af617d94a9e439b598599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae2a44957573af617d94a9e439b598599">AT91C_TC_ACPA_SET</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 16 ) /* (TC) Effect: set */</td></tr>
<tr class="separator:ae2a44957573af617d94a9e439b598599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab09baf7ae19fa26f334ac67b66850ed6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ab09baf7ae19fa26f334ac67b66850ed6">AT91C_TC_ACPA_CLEAR</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 16 ) /* (TC) Effect: clear */</td></tr>
<tr class="separator:ab09baf7ae19fa26f334ac67b66850ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7e9adab8492f93acfc31583e7d62a82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ab7e9adab8492f93acfc31583e7d62a82">AT91C_TC_ACPA_TOGGLE</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 16 ) /* (TC) Effect: toggle */</td></tr>
<tr class="separator:ab7e9adab8492f93acfc31583e7d62a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade0fdc20bb509e044542f700b69494db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ade0fdc20bb509e044542f700b69494db">AT91C_TC_LDRB</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 18 ) /* (TC) RB Loading Selection */</td></tr>
<tr class="separator:ade0fdc20bb509e044542f700b69494db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62180255114397ab05fc6ade783c1267"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a62180255114397ab05fc6ade783c1267">AT91C_TC_LDRB_NONE</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 18 ) /* (TC) Edge: None */</td></tr>
<tr class="separator:a62180255114397ab05fc6ade783c1267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac03dec55b3dce937a45a61b2f2759be3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac03dec55b3dce937a45a61b2f2759be3">AT91C_TC_LDRB_RISING</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 18 ) /* (TC) Edge: rising edge of TIOA */</td></tr>
<tr class="separator:ac03dec55b3dce937a45a61b2f2759be3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c417c02eecc238b30f71653ac2857ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a8c417c02eecc238b30f71653ac2857ab">AT91C_TC_LDRB_FALLING</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 18 ) /* (TC) Edge: falling edge of TIOA */</td></tr>
<tr class="separator:a8c417c02eecc238b30f71653ac2857ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79b715c44ae1f3af977d97f7712580ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a79b715c44ae1f3af977d97f7712580ca">AT91C_TC_LDRB_BOTH</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 18 ) /* (TC) Edge: each edge of TIOA */</td></tr>
<tr class="separator:a79b715c44ae1f3af977d97f7712580ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58c554f329dc6ec253b8650d045ecfb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a58c554f329dc6ec253b8650d045ecfb2">AT91C_TC_ACPC</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 18 ) /* (TC) RC Compare Effect on TIOA */</td></tr>
<tr class="separator:a58c554f329dc6ec253b8650d045ecfb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33da7c9f44471adb1467799470632c3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a33da7c9f44471adb1467799470632c3d">AT91C_TC_ACPC_NONE</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 18 ) /* (TC) Effect: none */</td></tr>
<tr class="separator:a33da7c9f44471adb1467799470632c3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30b75955de1a85aaf2aabda5138f05be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a30b75955de1a85aaf2aabda5138f05be">AT91C_TC_ACPC_SET</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 18 ) /* (TC) Effect: set */</td></tr>
<tr class="separator:a30b75955de1a85aaf2aabda5138f05be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08782f417baf5ca5868383add7597754"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a08782f417baf5ca5868383add7597754">AT91C_TC_ACPC_CLEAR</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 18 ) /* (TC) Effect: clear */</td></tr>
<tr class="separator:a08782f417baf5ca5868383add7597754"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa8b99d8cbf2a48af4b0604bd1b98da4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#afa8b99d8cbf2a48af4b0604bd1b98da4">AT91C_TC_ACPC_TOGGLE</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 18 ) /* (TC) Effect: toggle */</td></tr>
<tr class="separator:afa8b99d8cbf2a48af4b0604bd1b98da4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88d040c0af65609a06c9a37cfd8ce20c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a88d040c0af65609a06c9a37cfd8ce20c">AT91C_TC_AEEVT</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 20 ) /* (TC) External Event Effect on TIOA */</td></tr>
<tr class="separator:a88d040c0af65609a06c9a37cfd8ce20c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71ad254bf8c0a85104590762ae7774fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a71ad254bf8c0a85104590762ae7774fc">AT91C_TC_AEEVT_NONE</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 20 ) /* (TC) Effect: none */</td></tr>
<tr class="separator:a71ad254bf8c0a85104590762ae7774fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a0fa7a18086b7ecac4af0001b946a06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a9a0fa7a18086b7ecac4af0001b946a06">AT91C_TC_AEEVT_SET</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 20 ) /* (TC) Effect: set */</td></tr>
<tr class="separator:a9a0fa7a18086b7ecac4af0001b946a06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af326a9074408bd03701119693b5e5b68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af326a9074408bd03701119693b5e5b68">AT91C_TC_AEEVT_CLEAR</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 20 ) /* (TC) Effect: clear */</td></tr>
<tr class="separator:af326a9074408bd03701119693b5e5b68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06cd80f4cc7ab26ba6ddc480cfebcfd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a06cd80f4cc7ab26ba6ddc480cfebcfd9">AT91C_TC_AEEVT_TOGGLE</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 20 ) /* (TC) Effect: toggle */</td></tr>
<tr class="separator:a06cd80f4cc7ab26ba6ddc480cfebcfd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b745aa903b20634e602c496fcad07bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a7b745aa903b20634e602c496fcad07bc">AT91C_TC_ASWTRG</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 22 ) /* (TC) Software Trigger Effect on TIOA */</td></tr>
<tr class="separator:a7b745aa903b20634e602c496fcad07bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d4574db4ddce97f63e67b4a0cc948d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a3d4574db4ddce97f63e67b4a0cc948d3">AT91C_TC_ASWTRG_NONE</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 22 ) /* (TC) Effect: none */</td></tr>
<tr class="separator:a3d4574db4ddce97f63e67b4a0cc948d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9aeb9be4fc92cf7ade10ded35713633e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a9aeb9be4fc92cf7ade10ded35713633e">AT91C_TC_ASWTRG_SET</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 22 ) /* (TC) Effect: set */</td></tr>
<tr class="separator:a9aeb9be4fc92cf7ade10ded35713633e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ccd13ad5e5574ab174f1d810fe9108a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a9ccd13ad5e5574ab174f1d810fe9108a">AT91C_TC_ASWTRG_CLEAR</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 22 ) /* (TC) Effect: clear */</td></tr>
<tr class="separator:a9ccd13ad5e5574ab174f1d810fe9108a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc3d78a23ffd039e749bc135f8d7d70a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#adc3d78a23ffd039e749bc135f8d7d70a">AT91C_TC_ASWTRG_TOGGLE</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 22 ) /* (TC) Effect: toggle */</td></tr>
<tr class="separator:adc3d78a23ffd039e749bc135f8d7d70a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c755adb2f13698bd70e538fd9b28e52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a5c755adb2f13698bd70e538fd9b28e52">AT91C_TC_BCPB</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 24 ) /* (TC) RB Compare Effect on TIOB */</td></tr>
<tr class="separator:a5c755adb2f13698bd70e538fd9b28e52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0c9ee09167f9188281015230db928d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac0c9ee09167f9188281015230db928d7">AT91C_TC_BCPB_NONE</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 24 ) /* (TC) Effect: none */</td></tr>
<tr class="separator:ac0c9ee09167f9188281015230db928d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bf198d58f9b804c9d596a7d324fa255"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a4bf198d58f9b804c9d596a7d324fa255">AT91C_TC_BCPB_SET</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 24 ) /* (TC) Effect: set */</td></tr>
<tr class="separator:a4bf198d58f9b804c9d596a7d324fa255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb0ce065d061ea136ae69bc2de789de9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#adb0ce065d061ea136ae69bc2de789de9">AT91C_TC_BCPB_CLEAR</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 24 ) /* (TC) Effect: clear */</td></tr>
<tr class="separator:adb0ce065d061ea136ae69bc2de789de9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96df3690abd95de683721739eb9afe9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a96df3690abd95de683721739eb9afe9a">AT91C_TC_BCPB_TOGGLE</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 24 ) /* (TC) Effect: toggle */</td></tr>
<tr class="separator:a96df3690abd95de683721739eb9afe9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33a0f6c7c40aebf48fb9aeee409520c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a33a0f6c7c40aebf48fb9aeee409520c9">AT91C_TC_BCPC</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 26 ) /* (TC) RC Compare Effect on TIOB */</td></tr>
<tr class="separator:a33a0f6c7c40aebf48fb9aeee409520c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac65d5a735b123e292ad5452ce2c91892"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac65d5a735b123e292ad5452ce2c91892">AT91C_TC_BCPC_NONE</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 26 ) /* (TC) Effect: none */</td></tr>
<tr class="separator:ac65d5a735b123e292ad5452ce2c91892"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2db25a89fc99361e1c334a5647abe37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af2db25a89fc99361e1c334a5647abe37">AT91C_TC_BCPC_SET</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 26 ) /* (TC) Effect: set */</td></tr>
<tr class="separator:af2db25a89fc99361e1c334a5647abe37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4d5cbfc2c49dcad06262d863bc70d0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ab4d5cbfc2c49dcad06262d863bc70d0c">AT91C_TC_BCPC_CLEAR</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 26 ) /* (TC) Effect: clear */</td></tr>
<tr class="separator:ab4d5cbfc2c49dcad06262d863bc70d0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0275fb8cf32b14b8f2cddc361748a20a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a0275fb8cf32b14b8f2cddc361748a20a">AT91C_TC_BCPC_TOGGLE</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 26 ) /* (TC) Effect: toggle */</td></tr>
<tr class="separator:a0275fb8cf32b14b8f2cddc361748a20a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3457da8470b88dcbfdfcc4c181a3dfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ad3457da8470b88dcbfdfcc4c181a3dfb">AT91C_TC_BEEVT</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 28 ) /* (TC) External Event Effect on TIOB */</td></tr>
<tr class="separator:ad3457da8470b88dcbfdfcc4c181a3dfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68ee4a23932dd0ef1b3a1eed804e4861"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a68ee4a23932dd0ef1b3a1eed804e4861">AT91C_TC_BEEVT_NONE</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 28 ) /* (TC) Effect: none */</td></tr>
<tr class="separator:a68ee4a23932dd0ef1b3a1eed804e4861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a762fa401e52f3601c9466a01d54e701e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a762fa401e52f3601c9466a01d54e701e">AT91C_TC_BEEVT_SET</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 28 ) /* (TC) Effect: set */</td></tr>
<tr class="separator:a762fa401e52f3601c9466a01d54e701e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09d1c605501f937ffda26aeb184e3008"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a09d1c605501f937ffda26aeb184e3008">AT91C_TC_BEEVT_CLEAR</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 28 ) /* (TC) Effect: clear */</td></tr>
<tr class="separator:a09d1c605501f937ffda26aeb184e3008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82acd57eafa731f22bdff2018eefaec5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a82acd57eafa731f22bdff2018eefaec5">AT91C_TC_BEEVT_TOGGLE</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 28 ) /* (TC) Effect: toggle */</td></tr>
<tr class="separator:a82acd57eafa731f22bdff2018eefaec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04b0f1fc04bd6d6d11a5e194b2214188"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a04b0f1fc04bd6d6d11a5e194b2214188">AT91C_TC_BSWTRG</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 30 ) /* (TC) Software Trigger Effect on TIOB */</td></tr>
<tr class="separator:a04b0f1fc04bd6d6d11a5e194b2214188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71490d4b2d6b8d5cdc246d71d696a360"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a71490d4b2d6b8d5cdc246d71d696a360">AT91C_TC_BSWTRG_NONE</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 30 ) /* (TC) Effect: none */</td></tr>
<tr class="separator:a71490d4b2d6b8d5cdc246d71d696a360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d77e5117003e11e0c312ed33f142d5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a7d77e5117003e11e0c312ed33f142d5e">AT91C_TC_BSWTRG_SET</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 30 ) /* (TC) Effect: set */</td></tr>
<tr class="separator:a7d77e5117003e11e0c312ed33f142d5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90da673f257cf292b7437a123d88058f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a90da673f257cf292b7437a123d88058f">AT91C_TC_BSWTRG_CLEAR</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 30 ) /* (TC) Effect: clear */</td></tr>
<tr class="separator:a90da673f257cf292b7437a123d88058f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fc9812c09bfb66ee19f8b5ecde86fe3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a8fc9812c09bfb66ee19f8b5ecde86fe3">AT91C_TC_BSWTRG_TOGGLE</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 30 ) /* (TC) Effect: toggle */</td></tr>
<tr class="separator:a8fc9812c09bfb66ee19f8b5ecde86fe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a430dd419d79af2f49e86d63c5978169c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a430dd419d79af2f49e86d63c5978169c">AT91C_TC_COVFS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )  /* (TC) Counter Overflow */</td></tr>
<tr class="separator:a430dd419d79af2f49e86d63c5978169c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a519a22eec8b5c618c2c51130106a8f81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a519a22eec8b5c618c2c51130106a8f81">AT91C_TC_LOVRS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )  /* (TC) Load Overrun */</td></tr>
<tr class="separator:a519a22eec8b5c618c2c51130106a8f81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac984dfb06785b4644e897331facbf791"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac984dfb06785b4644e897331facbf791">AT91C_TC_CPAS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )  /* (TC) RA Compare */</td></tr>
<tr class="separator:ac984dfb06785b4644e897331facbf791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9aab3e7ad396ec65293da7ed525b147c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a9aab3e7ad396ec65293da7ed525b147c">AT91C_TC_CPBS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )  /* (TC) RB Compare */</td></tr>
<tr class="separator:a9aab3e7ad396ec65293da7ed525b147c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58852a9496be093ae1bc2a0fa8895024"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a58852a9496be093ae1bc2a0fa8895024">AT91C_TC_CPCS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )  /* (TC) RC Compare */</td></tr>
<tr class="separator:a58852a9496be093ae1bc2a0fa8895024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae95f62baf644c3bc39f3ae2d27634ddc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae95f62baf644c3bc39f3ae2d27634ddc">AT91C_TC_LDRAS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )  /* (TC) RA Loading */</td></tr>
<tr class="separator:ae95f62baf644c3bc39f3ae2d27634ddc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6f7c97949a8c6c0f1cd7f8e45d84361"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ab6f7c97949a8c6c0f1cd7f8e45d84361">AT91C_TC_LDRBS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )  /* (TC) RB Loading */</td></tr>
<tr class="separator:ab6f7c97949a8c6c0f1cd7f8e45d84361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaac907e8372575fa52e28dd604820ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aaaac907e8372575fa52e28dd604820ed">AT91C_TC_ETRCS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )  /* (TC) External Trigger */</td></tr>
<tr class="separator:aaaac907e8372575fa52e28dd604820ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0d5bb0907975e95e87656bebcc275c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af0d5bb0907975e95e87656bebcc275c7">AT91C_TC_ETRGS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 16 ) /* (TC) Clock Enabling */</td></tr>
<tr class="separator:af0d5bb0907975e95e87656bebcc275c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcd600600083ddc63c832ee4e0236b44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#afcd600600083ddc63c832ee4e0236b44">AT91C_TC_MTIOA</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 17 ) /* (TC) TIOA Mirror */</td></tr>
<tr class="separator:afcd600600083ddc63c832ee4e0236b44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77e62550ab18d593d893a15f04c48b11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a77e62550ab18d593d893a15f04c48b11">AT91C_TC_MTIOB</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 18 ) /* (TC) TIOA Mirror */</td></tr>
<tr class="separator:a77e62550ab18d593d893a15f04c48b11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e02987c085b14b430de8a974e73dcf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a2e02987c085b14b430de8a974e73dcf2">TCB_TC0</a>&#160;&#160;&#160;( 0 )        /* TC Channel 0 */</td></tr>
<tr class="separator:a2e02987c085b14b430de8a974e73dcf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8f4a7047b09a10ca401fa94bc0ada66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa8f4a7047b09a10ca401fa94bc0ada66">TCB_TC1</a>&#160;&#160;&#160;( 64 )       /* TC Channel 1 */</td></tr>
<tr class="separator:aa8f4a7047b09a10ca401fa94bc0ada66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bb50140d2cc55fe6f4fc1585535d2f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a5bb50140d2cc55fe6f4fc1585535d2f4">TCB_TC2</a>&#160;&#160;&#160;( 128 )      /* TC Channel 2 */</td></tr>
<tr class="separator:a5bb50140d2cc55fe6f4fc1585535d2f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e94c0c067c3b035524a4f084a2d6367"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a0e94c0c067c3b035524a4f084a2d6367">TCB_BCR</a>&#160;&#160;&#160;( 192 )      /* TC Block Control Register */</td></tr>
<tr class="separator:a0e94c0c067c3b035524a4f084a2d6367"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a75ddbc59c2640a4534b0e4966eb422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a0a75ddbc59c2640a4534b0e4966eb422">TCB_BMR</a>&#160;&#160;&#160;( 196 )      /* TC Block <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="separator:a0a75ddbc59c2640a4534b0e4966eb422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a107c19a568a5dec4983418a84564ef4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a107c19a568a5dec4983418a84564ef4b">AT91C_TCB_SYNC</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 ) /* (TCB) Synchro Command */</td></tr>
<tr class="separator:a107c19a568a5dec4983418a84564ef4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae15ae07551e91230ddf723731d003945"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae15ae07551e91230ddf723731d003945">AT91C_TCB_TC0XC0S</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 ) /* (TCB) External Clock Signal 0 Selection */</td></tr>
<tr class="separator:ae15ae07551e91230ddf723731d003945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae698f28e6c2299165b7b69ad7f2f077b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae698f28e6c2299165b7b69ad7f2f077b">AT91C_TCB_TC0XC0S_TCLK0</a>&#160;&#160;&#160;( 0x0 )      /* (TCB) TCLK0 connected <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> XC0 */</td></tr>
<tr class="separator:ae698f28e6c2299165b7b69ad7f2f077b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a3d3630ca284f2cef9836838e499597"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a2a3d3630ca284f2cef9836838e499597">AT91C_TCB_TC0XC0S_NONE</a>&#160;&#160;&#160;( 0x1 )      /* (TCB) None signal connected <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> XC0 */</td></tr>
<tr class="separator:a2a3d3630ca284f2cef9836838e499597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac6a33f8a77717cff071fa978eb40a02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aac6a33f8a77717cff071fa978eb40a02">AT91C_TCB_TC0XC0S_TIOA1</a>&#160;&#160;&#160;( 0x2 )      /* (TCB) TIOA1 connected <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> XC0 */</td></tr>
<tr class="separator:aac6a33f8a77717cff071fa978eb40a02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a208d9f3f7e5d7a86e12bc766b5340d71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a208d9f3f7e5d7a86e12bc766b5340d71">AT91C_TCB_TC0XC0S_TIOA2</a>&#160;&#160;&#160;( 0x3 )      /* (TCB) TIOA2 connected <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> XC0 */</td></tr>
<tr class="separator:a208d9f3f7e5d7a86e12bc766b5340d71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab841b88704c17e5e42b597dc4127c2f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ab841b88704c17e5e42b597dc4127c2f9">AT91C_TCB_TC1XC1S</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 ) /* (TCB) External Clock Signal 1 Selection */</td></tr>
<tr class="separator:ab841b88704c17e5e42b597dc4127c2f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27b0840e23ff09778d0208757359fc8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a27b0840e23ff09778d0208757359fc8d">AT91C_TCB_TC1XC1S_TCLK1</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 2 ) /* (TCB) TCLK1 connected <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> XC1 */</td></tr>
<tr class="separator:a27b0840e23ff09778d0208757359fc8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72487486b4357d1f250cab673364653d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a72487486b4357d1f250cab673364653d">AT91C_TCB_TC1XC1S_NONE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 ) /* (TCB) None signal connected <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> XC1 */</td></tr>
<tr class="separator:a72487486b4357d1f250cab673364653d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b119a2dcd261e236d36e69945f03d51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a0b119a2dcd261e236d36e69945f03d51">AT91C_TCB_TC1XC1S_TIOA0</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 2 ) /* (TCB) TIOA0 connected <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> XC1 */</td></tr>
<tr class="separator:a0b119a2dcd261e236d36e69945f03d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef4e0cc9cfc6a26f0b78e82f01604d41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aef4e0cc9cfc6a26f0b78e82f01604d41">AT91C_TCB_TC1XC1S_TIOA2</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 2 ) /* (TCB) TIOA2 connected <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> XC1 */</td></tr>
<tr class="separator:aef4e0cc9cfc6a26f0b78e82f01604d41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afef7e2ad858ff351031a50dc5761b7cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#afef7e2ad858ff351031a50dc5761b7cb">AT91C_TCB_TC2XC2S</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 4 ) /* (TCB) External Clock Signal 2 Selection */</td></tr>
<tr class="separator:afef7e2ad858ff351031a50dc5761b7cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22a2ef64cb698fa796657a4a2568dc2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a22a2ef64cb698fa796657a4a2568dc2b">AT91C_TCB_TC2XC2S_TCLK2</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 4 ) /* (TCB) TCLK2 connected <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> XC2 */</td></tr>
<tr class="separator:a22a2ef64cb698fa796657a4a2568dc2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48647ce84e818212bf1c7bab2c271129"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a48647ce84e818212bf1c7bab2c271129">AT91C_TCB_TC2XC2S_NONE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 4 ) /* (TCB) None signal connected <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> XC2 */</td></tr>
<tr class="separator:a48647ce84e818212bf1c7bab2c271129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdf5cf6482dc8886b3f26910ef5ad08b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#abdf5cf6482dc8886b3f26910ef5ad08b">AT91C_TCB_TC2XC2S_TIOA0</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 4 ) /* (TCB) TIOA0 connected <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> XC2 */</td></tr>
<tr class="separator:abdf5cf6482dc8886b3f26910ef5ad08b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accc33dcfb2b2272a7227edf4a829202b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#accc33dcfb2b2272a7227edf4a829202b">AT91C_TCB_TC2XC2S_TIOA2</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 4 ) /* (TCB) TIOA2 connected <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> XC2 */</td></tr>
<tr class="separator:accc33dcfb2b2272a7227edf4a829202b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a632034948348ad1713e632dc47e1a593"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a632034948348ad1713e632dc47e1a593">PWMC_CMR</a>&#160;&#160;&#160;( 0 )         /* Channel <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="separator:a632034948348ad1713e632dc47e1a593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ad338103b89eae5a7ad6eb49c879cac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a3ad338103b89eae5a7ad6eb49c879cac">PWMC_CDTYR</a>&#160;&#160;&#160;( 4 )         /* Channel Duty Cycle Register */</td></tr>
<tr class="separator:a3ad338103b89eae5a7ad6eb49c879cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa58744eced11c0ecee4daf466a3b6076"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa58744eced11c0ecee4daf466a3b6076">PWMC_CPRDR</a>&#160;&#160;&#160;( 8 )         /* Channel Period Register */</td></tr>
<tr class="separator:aa58744eced11c0ecee4daf466a3b6076"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a743e65c6c68770b8bf204e7c75732d54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a743e65c6c68770b8bf204e7c75732d54">PWMC_CCNTR</a>&#160;&#160;&#160;( 12 )        /* Channel Counter Register */</td></tr>
<tr class="separator:a743e65c6c68770b8bf204e7c75732d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad84c452b64f96f59b46cc8f1d67f6818"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ad84c452b64f96f59b46cc8f1d67f6818">PWMC_CUPDR</a>&#160;&#160;&#160;( 16 )        /* Channel Update Register */</td></tr>
<tr class="separator:ad84c452b64f96f59b46cc8f1d67f6818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36f3eaa4231551e9ac9f722c67e8e60a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a36f3eaa4231551e9ac9f722c67e8e60a">PWMC_Reserved</a>&#160;&#160;&#160;( 20 )        /* Reserved */</td></tr>
<tr class="separator:a36f3eaa4231551e9ac9f722c67e8e60a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92111764b223a0bf7305ec4693a80584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a92111764b223a0bf7305ec4693a80584">AT91C_PWMC_CPRE</a>&#160;&#160;&#160;( 0xF &lt;&lt; 0 )  /* (<a class="el" href="AT91SAM7X256__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) Channel Pre-scaler : PWMC_CLKx */</td></tr>
<tr class="separator:a92111764b223a0bf7305ec4693a80584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5016eb27e1ccdbcc0957873d46ec017a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a5016eb27e1ccdbcc0957873d46ec017a">AT91C_PWMC_CPRE_MCK</a>&#160;&#160;&#160;( 0x0 )       /* (<a class="el" href="AT91SAM7X256__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) */</td></tr>
<tr class="separator:a5016eb27e1ccdbcc0957873d46ec017a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ef05931cd8d7c9c6239b82138e4ff22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a5ef05931cd8d7c9c6239b82138e4ff22">AT91C_PWMC_CPRE_MCKA</a>&#160;&#160;&#160;( 0xB )       /* (<a class="el" href="AT91SAM7X256__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) */</td></tr>
<tr class="separator:a5ef05931cd8d7c9c6239b82138e4ff22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d72dd7e4351fcc2cea8ad191ef93e70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a5d72dd7e4351fcc2cea8ad191ef93e70">AT91C_PWMC_CPRE_MCKB</a>&#160;&#160;&#160;( 0xC )       /* (<a class="el" href="AT91SAM7X256__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) */</td></tr>
<tr class="separator:a5d72dd7e4351fcc2cea8ad191ef93e70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5343cdc8e24a06313c79c396e5e05007"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a5343cdc8e24a06313c79c396e5e05007">AT91C_PWMC_CALG</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )  /* (<a class="el" href="AT91SAM7X256__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) Channel Alignment */</td></tr>
<tr class="separator:a5343cdc8e24a06313c79c396e5e05007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a980337fe08cff463cf4b907afbf94b5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a980337fe08cff463cf4b907afbf94b5b">AT91C_PWMC_CPOL</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )  /* (<a class="el" href="AT91SAM7X256__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) Channel Polarity */</td></tr>
<tr class="separator:a980337fe08cff463cf4b907afbf94b5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52d089832ea954b3970fe3fa613871a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a52d089832ea954b3970fe3fa613871a4">AT91C_PWMC_CPD</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 10 ) /* (<a class="el" href="AT91SAM7X256__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) Channel Update Period */</td></tr>
<tr class="separator:a52d089832ea954b3970fe3fa613871a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac334ec5d6b396e653abffe96a8d42904"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac334ec5d6b396e653abffe96a8d42904">AT91C_PWMC_CDTY</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 0 )  /* (<a class="el" href="AT91SAM7X256__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) Channel Duty Cycle */</td></tr>
<tr class="separator:ac334ec5d6b396e653abffe96a8d42904"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87acdedf8ce9be836d024cfa1b213af0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a87acdedf8ce9be836d024cfa1b213af0">AT91C_PWMC_CPRD</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 0 )  /* (<a class="el" href="AT91SAM7X256__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) Channel Period */</td></tr>
<tr class="separator:a87acdedf8ce9be836d024cfa1b213af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb29e1cc4a83bb7c7fe7f7481b47920b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#afb29e1cc4a83bb7c7fe7f7481b47920b">AT91C_PWMC_CCNT</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 0 )  /* (<a class="el" href="AT91SAM7X256__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) Channel Counter */</td></tr>
<tr class="separator:afb29e1cc4a83bb7c7fe7f7481b47920b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee1a0a02872a39bf134892ec37efafac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aee1a0a02872a39bf134892ec37efafac">AT91C_PWMC_CUPD</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 0 )  /* (<a class="el" href="AT91SAM7X256__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) Channel Update */</td></tr>
<tr class="separator:aee1a0a02872a39bf134892ec37efafac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc236ccdfde1b75798af8efac0a3882b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#afc236ccdfde1b75798af8efac0a3882b">PWMC_MR</a>&#160;&#160;&#160;( 0 )          /* PWMC <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="separator:afc236ccdfde1b75798af8efac0a3882b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c4ed222ead736e732914168ced7b5ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a9c4ed222ead736e732914168ced7b5ed">PWMC_ENA</a>&#160;&#160;&#160;( 4 )          /* PWMC Enable Register */</td></tr>
<tr class="separator:a9c4ed222ead736e732914168ced7b5ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3541a68d876ed13805b8eebdea37d557"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a3541a68d876ed13805b8eebdea37d557">PWMC_DIS</a>&#160;&#160;&#160;( 8 )          /* PWMC Disable Register */</td></tr>
<tr class="separator:a3541a68d876ed13805b8eebdea37d557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac77d514f3dd8679c6122e7b232045b42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac77d514f3dd8679c6122e7b232045b42">PWMC_SR</a>&#160;&#160;&#160;( 12 )         /* PWMC Status Register */</td></tr>
<tr class="separator:ac77d514f3dd8679c6122e7b232045b42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4427bc86b9c7afed97310c78a6f0fb35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a4427bc86b9c7afed97310c78a6f0fb35">PWMC_IER</a>&#160;&#160;&#160;( 16 )         /* PWMC Interrupt Enable Register */</td></tr>
<tr class="separator:a4427bc86b9c7afed97310c78a6f0fb35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7028938d7e75a5c678c434eb818dbbad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a7028938d7e75a5c678c434eb818dbbad">PWMC_IDR</a>&#160;&#160;&#160;( 20 )         /* PWMC Interrupt Disable Register */</td></tr>
<tr class="separator:a7028938d7e75a5c678c434eb818dbbad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9351d5f1a187070b0996b81144ea5e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ab9351d5f1a187070b0996b81144ea5e4">PWMC_IMR</a>&#160;&#160;&#160;( 24 )         /* PWMC Interrupt Mask Register */</td></tr>
<tr class="separator:ab9351d5f1a187070b0996b81144ea5e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bbbd577e073a0765a21a6951068ffa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a7bbbd577e073a0765a21a6951068ffa1">PWMC_ISR</a>&#160;&#160;&#160;( 28 )         /* PWMC Interrupt Status Register */</td></tr>
<tr class="separator:a7bbbd577e073a0765a21a6951068ffa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd999344c479583f3c398ec7e1c7daa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#acd999344c479583f3c398ec7e1c7daa8">PWMC_VR</a>&#160;&#160;&#160;( 252 )        /* PWMC <a class="el" href="Gbox420__Nano__Hempy_2Settings_8h.html#a01937197911f21a710b172ba8d9bee6c">Version</a> Register */</td></tr>
<tr class="separator:acd999344c479583f3c398ec7e1c7daa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4ab53b0d2b14679ab61b334ab29c4b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>&#160;&#160;&#160;( 512 )        /* PWMC Channel 0 */</td></tr>
<tr class="separator:ad4ab53b0d2b14679ab61b334ab29c4b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3108f527efb1a0026e7a5bd7dbaf4613"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a3108f527efb1a0026e7a5bd7dbaf4613">AT91C_PWMC_DIVA</a>&#160;&#160;&#160;( 0xFF &lt;&lt; 0 )  /* (PWMC) CLKA divide factor. */</td></tr>
<tr class="separator:a3108f527efb1a0026e7a5bd7dbaf4613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cbbd9f834ebf9858a6097cf5af5e63a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a9cbbd9f834ebf9858a6097cf5af5e63a">AT91C_PWMC_PREA</a>&#160;&#160;&#160;( 0xF &lt;&lt; 8 )   /* (PWMC) Divider Input Clock Prescaler <a class="el" href="Softune_2MB96340_2port_8c.html#ae2572b8ee3e438f22571e0214222bd1b">A</a> */</td></tr>
<tr class="separator:a9cbbd9f834ebf9858a6097cf5af5e63a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a477e34e6f4e44028a66672fae268c633"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a477e34e6f4e44028a66672fae268c633">AT91C_PWMC_PREA_MCK</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 8 )   /* (PWMC) */</td></tr>
<tr class="separator:a477e34e6f4e44028a66672fae268c633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad34024a5488dc9ccbf410b85489eac28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ad34024a5488dc9ccbf410b85489eac28">AT91C_PWMC_DIVB</a>&#160;&#160;&#160;( 0xFF &lt;&lt; 16 ) /* (PWMC) CLKB divide factor. */</td></tr>
<tr class="separator:ad34024a5488dc9ccbf410b85489eac28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a307a50fad99227683ab61e7be70d50cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a307a50fad99227683ab61e7be70d50cf">AT91C_PWMC_PREB</a>&#160;&#160;&#160;( 0xF &lt;&lt; 24 )  /* (PWMC) Divider Input Clock Prescaler B */</td></tr>
<tr class="separator:a307a50fad99227683ab61e7be70d50cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7900e3d28d1888130f9f70c954e6424a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a7900e3d28d1888130f9f70c954e6424a">AT91C_PWMC_PREB_MCK</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 24 )  /* (PWMC) */</td></tr>
<tr class="separator:a7900e3d28d1888130f9f70c954e6424a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ca7975eb170ea029255aa13efe63908"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a4ca7975eb170ea029255aa13efe63908">AT91C_PWMC_CHID0</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (PWMC) Channel ID 0 */</td></tr>
<tr class="separator:a4ca7975eb170ea029255aa13efe63908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa41d6106e3fe0a8366622de6bdbec2a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa41d6106e3fe0a8366622de6bdbec2a8">AT91C_PWMC_CHID1</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )   /* (PWMC) Channel ID 1 */</td></tr>
<tr class="separator:aa41d6106e3fe0a8366622de6bdbec2a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07679c8f5c52bb41c9317a2213f48dd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a07679c8f5c52bb41c9317a2213f48dd4">AT91C_PWMC_CHID2</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )   /* (PWMC) Channel ID 2 */</td></tr>
<tr class="separator:a07679c8f5c52bb41c9317a2213f48dd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9b989525e43ef5fcdb9eca00a9c4f75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ad9b989525e43ef5fcdb9eca00a9c4f75">AT91C_PWMC_CHID3</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )   /* (PWMC) Channel ID 3 */</td></tr>
<tr class="separator:ad9b989525e43ef5fcdb9eca00a9c4f75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52d31c45649266ad53a48b54c1b3bbfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a52d31c45649266ad53a48b54c1b3bbfe">AT91C_PWMC_CHID4</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )   /* (PWMC) Channel ID 4 */</td></tr>
<tr class="separator:a52d31c45649266ad53a48b54c1b3bbfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3c9633f9bedfa3e6c0787b934e60a39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac3c9633f9bedfa3e6c0787b934e60a39">AT91C_PWMC_CHID5</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )   /* (PWMC) Channel ID 5 */</td></tr>
<tr class="separator:ac3c9633f9bedfa3e6c0787b934e60a39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2716272b7b6346e7aff09ad01ebd4fd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a2716272b7b6346e7aff09ad01ebd4fd2">AT91C_PWMC_CHID6</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )   /* (PWMC) Channel ID 6 */</td></tr>
<tr class="separator:a2716272b7b6346e7aff09ad01ebd4fd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05e2f941f75dde8f79c2da8249313f50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a05e2f941f75dde8f79c2da8249313f50">AT91C_PWMC_CHID7</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )   /* (PWMC) Channel ID 7 */</td></tr>
<tr class="separator:a05e2f941f75dde8f79c2da8249313f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51622153ab12def47cee4fec1481c907"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a51622153ab12def47cee4fec1481c907">UDP_NUM</a>&#160;&#160;&#160;( 0 )          /* Frame Number Register */</td></tr>
<tr class="separator:a51622153ab12def47cee4fec1481c907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affc85b88cdcce4495ede1b37136357aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#affc85b88cdcce4495ede1b37136357aa">UDP_GLBSTATE</a>&#160;&#160;&#160;( 4 )          /* Global State Register */</td></tr>
<tr class="separator:affc85b88cdcce4495ede1b37136357aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52592f8077f321361452d452d2723b02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a52592f8077f321361452d452d2723b02">UDP_FADDR</a>&#160;&#160;&#160;( 8 )          /* Function Address Register */</td></tr>
<tr class="separator:a52592f8077f321361452d452d2723b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b63ab7e8b1f4726fb8a211838d941c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a2b63ab7e8b1f4726fb8a211838d941c0">UDP_IER</a>&#160;&#160;&#160;( 16 )         /* Interrupt Enable Register */</td></tr>
<tr class="separator:a2b63ab7e8b1f4726fb8a211838d941c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2abda30a7a18b86a0c6477929d679883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a2abda30a7a18b86a0c6477929d679883">UDP_IDR</a>&#160;&#160;&#160;( 20 )         /* Interrupt Disable Register */</td></tr>
<tr class="separator:a2abda30a7a18b86a0c6477929d679883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5e3f9aaceb184fd30e7a932ae660a8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af5e3f9aaceb184fd30e7a932ae660a8c">UDP_IMR</a>&#160;&#160;&#160;( 24 )         /* Interrupt Mask Register */</td></tr>
<tr class="separator:af5e3f9aaceb184fd30e7a932ae660a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ca9094c349a63d856deba6ece29b9bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a9ca9094c349a63d856deba6ece29b9bf">UDP_ISR</a>&#160;&#160;&#160;( 28 )         /* Interrupt Status Register */</td></tr>
<tr class="separator:a9ca9094c349a63d856deba6ece29b9bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a613322f90ce4686f342e99dfc9777483"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a613322f90ce4686f342e99dfc9777483">UDP_ICR</a>&#160;&#160;&#160;( 32 )         /* Interrupt Clear Register */</td></tr>
<tr class="separator:a613322f90ce4686f342e99dfc9777483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1995fa785edfc74696def269afe17e5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a1995fa785edfc74696def269afe17e5b">UDP_RSTEP</a>&#160;&#160;&#160;( 40 )         /* Reset Endpoint Register */</td></tr>
<tr class="separator:a1995fa785edfc74696def269afe17e5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adeabde67cea5ed0098b9d2c8f3ade1d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#adeabde67cea5ed0098b9d2c8f3ade1d5">UDP_CSR</a>&#160;&#160;&#160;( 48 )         /* Endpoint Control and Status Register */</td></tr>
<tr class="separator:adeabde67cea5ed0098b9d2c8f3ade1d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a517899d1d05e9c475358e6d40d41e08f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a517899d1d05e9c475358e6d40d41e08f">UDP_FDR</a>&#160;&#160;&#160;( 80 )         /* Endpoint FIFO Data Register */</td></tr>
<tr class="separator:a517899d1d05e9c475358e6d40d41e08f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae918f0a0813be8b451014b8f529f4012"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae918f0a0813be8b451014b8f529f4012">AT91C_UDP_FRM_NUM</a>&#160;&#160;&#160;( 0x7FF &lt;&lt; 0 ) /* (UDP) Frame Number as Defined in <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> Packet Field Formats */</td></tr>
<tr class="separator:ae918f0a0813be8b451014b8f529f4012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45d1c10c52bf20f2dd6997252eb2ae18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a45d1c10c52bf20f2dd6997252eb2ae18">AT91C_UDP_FRM_ERR</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 16 )  /* (UDP) Frame Error */</td></tr>
<tr class="separator:a45d1c10c52bf20f2dd6997252eb2ae18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2e68a9a62ba43d7a96792240ad058b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa2e68a9a62ba43d7a96792240ad058b3">AT91C_UDP_FRM_OK</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 17 )  /* (UDP) Frame OK */</td></tr>
<tr class="separator:aa2e68a9a62ba43d7a96792240ad058b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3df939ec689fad23144ed35e84143477"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a3df939ec689fad23144ed35e84143477">AT91C_UDP_FADDEN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (UDP) Function Address Enable */</td></tr>
<tr class="separator:a3df939ec689fad23144ed35e84143477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3af25a93d8e82f42f92e4f79a5bbaa83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a3af25a93d8e82f42f92e4f79a5bbaa83">AT91C_UDP_CONFG</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )   /* (UDP) Configured */</td></tr>
<tr class="separator:a3af25a93d8e82f42f92e4f79a5bbaa83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb510a4b8b4bb3b293dc239627531361"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#acb510a4b8b4bb3b293dc239627531361">AT91C_UDP_RMWUPE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )   /* (UDP) Remote Wake Up Enable */</td></tr>
<tr class="separator:acb510a4b8b4bb3b293dc239627531361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1cebacb3bdd5541bc1de71ccdf92bd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa1cebacb3bdd5541bc1de71ccdf92bd9">AT91C_UDP_RSMINPR</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )   /* (UDP) <a class="el" href="Softune_2MB96340_2port_8c.html#ae2572b8ee3e438f22571e0214222bd1b">A</a> Resume Has Been Sent <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> Host */</td></tr>
<tr class="separator:aa1cebacb3bdd5541bc1de71ccdf92bd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa399fdeb0df35c8553ef06c6da18eff7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa399fdeb0df35c8553ef06c6da18eff7">AT91C_UDP_FADD</a>&#160;&#160;&#160;( 0xFF &lt;&lt; 0 )  /* (UDP) Function Address Value */</td></tr>
<tr class="separator:aa399fdeb0df35c8553ef06c6da18eff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c6ce7f722bcfaaaa6c9053d448a91bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a6c6ce7f722bcfaaaa6c9053d448a91bf">AT91C_UDP_FEN</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )   /* (UDP) Function Enable */</td></tr>
<tr class="separator:a6c6ce7f722bcfaaaa6c9053d448a91bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa231db13123efe85390749a5f41655b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa231db13123efe85390749a5f41655b3">AT91C_UDP_EPINT0</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (UDP) Endpoint 0 Interrupt */</td></tr>
<tr class="separator:aa231db13123efe85390749a5f41655b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a17ba7dff62066021586d2c9da30148"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a1a17ba7dff62066021586d2c9da30148">AT91C_UDP_EPINT1</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )   /* (UDP) Endpoint 0 Interrupt */</td></tr>
<tr class="separator:a1a17ba7dff62066021586d2c9da30148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5d8fc722f9c7fcd51508e4b348dea0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae5d8fc722f9c7fcd51508e4b348dea0d">AT91C_UDP_EPINT2</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )   /* (UDP) Endpoint 2 Interrupt */</td></tr>
<tr class="separator:ae5d8fc722f9c7fcd51508e4b348dea0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a242f01d1ddfe223db69f230c267b37c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a242f01d1ddfe223db69f230c267b37c0">AT91C_UDP_EPINT3</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )   /* (UDP) Endpoint 3 Interrupt */</td></tr>
<tr class="separator:a242f01d1ddfe223db69f230c267b37c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b92a2c29b38aa41e194f04fd1bd9583"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a8b92a2c29b38aa41e194f04fd1bd9583">AT91C_UDP_EPINT4</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )   /* (UDP) Endpoint 4 Interrupt */</td></tr>
<tr class="separator:a8b92a2c29b38aa41e194f04fd1bd9583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae82098ed40ebf71c7ad652794ef79d3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae82098ed40ebf71c7ad652794ef79d3f">AT91C_UDP_EPINT5</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )   /* (UDP) Endpoint 5 Interrupt */</td></tr>
<tr class="separator:ae82098ed40ebf71c7ad652794ef79d3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac388492383cbd75ef402e9c918eabf84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac388492383cbd75ef402e9c918eabf84">AT91C_UDP_EPINT6</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )   /* (UDP) Endpoint 6 Interrupt */</td></tr>
<tr class="separator:ac388492383cbd75ef402e9c918eabf84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d79400498a03ea70f61231f29843140"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a3d79400498a03ea70f61231f29843140">AT91C_UDP_EPINT7</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )   /* (UDP) Endpoint 7 Interrupt */</td></tr>
<tr class="separator:a3d79400498a03ea70f61231f29843140"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee76f53e58d0725d21b57e16a1872b91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aee76f53e58d0725d21b57e16a1872b91">AT91C_UDP_RXSUSP</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )   /* (UDP) USB Suspend Interrupt */</td></tr>
<tr class="separator:aee76f53e58d0725d21b57e16a1872b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a359943e009f7a44ba0bbe03db8eeedd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a359943e009f7a44ba0bbe03db8eeedd5">AT91C_UDP_RXRSM</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )   /* (UDP) USB Resume Interrupt */</td></tr>
<tr class="separator:a359943e009f7a44ba0bbe03db8eeedd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16457337bc108f926e0da7eb99643baf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a16457337bc108f926e0da7eb99643baf">AT91C_UDP_EXTRSM</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 10 )  /* (UDP) USB External Resume Interrupt */</td></tr>
<tr class="separator:a16457337bc108f926e0da7eb99643baf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bc497e4d0bcf0ad713648f9c13a890c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a7bc497e4d0bcf0ad713648f9c13a890c">AT91C_UDP_SOFINT</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 11 )  /* (UDP) USB Start Of frame Interrupt */</td></tr>
<tr class="separator:a7bc497e4d0bcf0ad713648f9c13a890c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8ef719c8714aedb7d302809d1cabff6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa8ef719c8714aedb7d302809d1cabff6">AT91C_UDP_WAKEUP</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 13 )  /* (UDP) USB Resume Interrupt */</td></tr>
<tr class="separator:aa8ef719c8714aedb7d302809d1cabff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a963f4e535475fdca21e2b4462041ba16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a963f4e535475fdca21e2b4462041ba16">AT91C_UDP_ENDBUSRES</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 12 ) /* (UDP) USB End Of Bus Reset Interrupt */</td></tr>
<tr class="separator:a963f4e535475fdca21e2b4462041ba16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8eece1c2437e70c0d23995d182747169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a8eece1c2437e70c0d23995d182747169">AT91C_UDP_EP0</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )    /* (UDP) Reset Endpoint 0 */</td></tr>
<tr class="separator:a8eece1c2437e70c0d23995d182747169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3192588280fa39ba88e7807162df2668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a3192588280fa39ba88e7807162df2668">AT91C_UDP_EP1</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )    /* (UDP) Reset Endpoint 1 */</td></tr>
<tr class="separator:a3192588280fa39ba88e7807162df2668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc01cc967634aaf6b34c009593ab6663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#afc01cc967634aaf6b34c009593ab6663">AT91C_UDP_EP2</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )    /* (UDP) Reset Endpoint 2 */</td></tr>
<tr class="separator:afc01cc967634aaf6b34c009593ab6663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55ff9f19b78ade374607ba1e30681b04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a55ff9f19b78ade374607ba1e30681b04">AT91C_UDP_EP3</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )    /* (UDP) Reset Endpoint 3 */</td></tr>
<tr class="separator:a55ff9f19b78ade374607ba1e30681b04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06db7f870578c69ea91a04032855ebfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a06db7f870578c69ea91a04032855ebfa">AT91C_UDP_EP4</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )    /* (UDP) Reset Endpoint 4 */</td></tr>
<tr class="separator:a06db7f870578c69ea91a04032855ebfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5fabc45c94b0b55e2ff75b512aada4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa5fabc45c94b0b55e2ff75b512aada4d">AT91C_UDP_EP5</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )    /* (UDP) Reset Endpoint 5 */</td></tr>
<tr class="separator:aa5fabc45c94b0b55e2ff75b512aada4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e2ce2d9909d197b4248aa66d5474607"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a3e2ce2d9909d197b4248aa66d5474607">AT91C_UDP_EP6</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )    /* (UDP) Reset Endpoint 6 */</td></tr>
<tr class="separator:a3e2ce2d9909d197b4248aa66d5474607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a301ae88de134332de036bdb7276bef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a8a301ae88de134332de036bdb7276bef">AT91C_UDP_EP7</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )    /* (UDP) Reset Endpoint 7 */</td></tr>
<tr class="separator:a8a301ae88de134332de036bdb7276bef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0248fd3450dbed0a4920efbd37a5c25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa0248fd3450dbed0a4920efbd37a5c25">AT91C_UDP_TXCOMP</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )    /* (UDP) Generates an IN packet with data previously written in <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> DPR */</td></tr>
<tr class="separator:aa0248fd3450dbed0a4920efbd37a5c25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae313b496b0f57c6f1709a2fb4b57daaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae313b496b0f57c6f1709a2fb4b57daaa">AT91C_UDP_RX_DATA_BK0</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )    /* (UDP) Receive Data Bank 0 */</td></tr>
<tr class="separator:ae313b496b0f57c6f1709a2fb4b57daaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a28903a455889bb4db81566185e2470"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a2a28903a455889bb4db81566185e2470">AT91C_UDP_RXSETUP</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )    /* (UDP) Sends STALL <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> Host (Control endpoints) */</td></tr>
<tr class="separator:a2a28903a455889bb4db81566185e2470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59bb4c10c9e4abb9fbe812b22069f50f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a59bb4c10c9e4abb9fbe812b22069f50f">AT91C_UDP_ISOERROR</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )    /* (UDP) Isochronous error (Isochronous endpoints) */</td></tr>
<tr class="separator:a59bb4c10c9e4abb9fbe812b22069f50f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb1da15a9600778181dba435272150da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#afb1da15a9600778181dba435272150da">AT91C_UDP_TXPKTRDY</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )    /* (UDP) Transmit Packet Ready */</td></tr>
<tr class="separator:afb1da15a9600778181dba435272150da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99191244fa595e96bec692b200b9c708"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a99191244fa595e96bec692b200b9c708">AT91C_UDP_FORCESTALL</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )    /* (UDP) Force Stall (used by Control, Bulk and Isochronous endpoints). */</td></tr>
<tr class="separator:a99191244fa595e96bec692b200b9c708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb6db66df37f8269f54808965876452d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#acb6db66df37f8269f54808965876452d">AT91C_UDP_RX_DATA_BK1</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )    /* (UDP) Receive Data Bank 1 (only used by endpoints with ping-pong attributes). */</td></tr>
<tr class="separator:acb6db66df37f8269f54808965876452d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5bb9f6b22cd7b71c41e0c5f21359147"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ad5bb9f6b22cd7b71c41e0c5f21359147">AT91C_UDP_DIR</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )    /* (UDP) Transfer Direction */</td></tr>
<tr class="separator:ad5bb9f6b22cd7b71c41e0c5f21359147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adab36cc6d97194fd0c3a34dfe9f1076b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#adab36cc6d97194fd0c3a34dfe9f1076b">AT91C_UDP_EPTYPE</a>&#160;&#160;&#160;( 0x7 &lt;&lt; 8 )    /* (UDP) Endpoint type */</td></tr>
<tr class="separator:adab36cc6d97194fd0c3a34dfe9f1076b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d3aaad9ea154ac7ea6357eadd5c8a32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a1d3aaad9ea154ac7ea6357eadd5c8a32">AT91C_UDP_EPTYPE_CTRL</a>&#160;&#160;&#160;( 0x0 &lt;&lt; 8 )    /* (UDP) Control */</td></tr>
<tr class="separator:a1d3aaad9ea154ac7ea6357eadd5c8a32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1aec7e27eed3a2d7be3a15342b6299f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae1aec7e27eed3a2d7be3a15342b6299f">AT91C_UDP_EPTYPE_ISO_OUT</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )    /* (UDP) Isochronous OUT */</td></tr>
<tr class="separator:ae1aec7e27eed3a2d7be3a15342b6299f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac94b088b5f232c505558cabead5719fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac94b088b5f232c505558cabead5719fd">AT91C_UDP_EPTYPE_BULK_OUT</a>&#160;&#160;&#160;( 0x2 &lt;&lt; 8 )    /* (UDP) Bulk OUT */</td></tr>
<tr class="separator:ac94b088b5f232c505558cabead5719fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1a1c8a2611827dd00b51592c13fc92e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ab1a1c8a2611827dd00b51592c13fc92e">AT91C_UDP_EPTYPE_INT_OUT</a>&#160;&#160;&#160;( 0x3 &lt;&lt; 8 )    /* (UDP) Interrupt OUT */</td></tr>
<tr class="separator:ab1a1c8a2611827dd00b51592c13fc92e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0038b2f8b27df3ad0d9715120e5eb24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ab0038b2f8b27df3ad0d9715120e5eb24">AT91C_UDP_EPTYPE_ISO_IN</a>&#160;&#160;&#160;( 0x5 &lt;&lt; 8 )    /* (UDP) Isochronous IN */</td></tr>
<tr class="separator:ab0038b2f8b27df3ad0d9715120e5eb24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6662ace61cac91faf0ae2d564623105d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a6662ace61cac91faf0ae2d564623105d">AT91C_UDP_EPTYPE_BULK_IN</a>&#160;&#160;&#160;( 0x6 &lt;&lt; 8 )    /* (UDP) Bulk IN */</td></tr>
<tr class="separator:a6662ace61cac91faf0ae2d564623105d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab04fd08051845f87617a29a73b99fbfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ab04fd08051845f87617a29a73b99fbfe">AT91C_UDP_EPTYPE_INT_IN</a>&#160;&#160;&#160;( 0x7 &lt;&lt; 8 )    /* (UDP) Interrupt IN */</td></tr>
<tr class="separator:ab04fd08051845f87617a29a73b99fbfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7f9626f06dff378615092a5c0d601a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa7f9626f06dff378615092a5c0d601a3">AT91C_UDP_DTGLE</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 11 )   /* (UDP) Data Toggle */</td></tr>
<tr class="separator:aa7f9626f06dff378615092a5c0d601a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6a2e4bfbfd0b615450b6d812f21a0a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa6a2e4bfbfd0b615450b6d812f21a0a3">AT91C_UDP_EPEDS</a>&#160;&#160;&#160;( 0x1 &lt;&lt; 15 )   /* (UDP) Endpoint Enable Disable */</td></tr>
<tr class="separator:aa6a2e4bfbfd0b615450b6d812f21a0a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6528ea478dd6f86c09ec5fb953238acd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a6528ea478dd6f86c09ec5fb953238acd">AT91C_UDP_RXBYTECNT</a>&#160;&#160;&#160;( 0x7FF &lt;&lt; 16 ) /* (UDP) Number Of Bytes Available in <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> FIFO */</td></tr>
<tr class="separator:a6528ea478dd6f86c09ec5fb953238acd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d09105f13ca3a4faa63de3c139b1a13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a6d09105f13ca3a4faa63de3c139b1a13">AT91C_SYSC_SYSC_VRPM</a>&#160;&#160;&#160;( 0xFFFFFD60 ) /* (SYSC) Voltage Regulator Power <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="separator:a6d09105f13ca3a4faa63de3c139b1a13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ebc1521442e6301cbc1aebe8b6a60fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a2ebc1521442e6301cbc1aebe8b6a60fe">AT91C_AIC_ICCR</a>&#160;&#160;&#160;( 0xFFFFF128 ) /* (AIC) Interrupt Clear Command Register */</td></tr>
<tr class="separator:a2ebc1521442e6301cbc1aebe8b6a60fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab55840ce00a4bfa54acfd8b74809c71d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ab55840ce00a4bfa54acfd8b74809c71d">AT91C_AIC_IECR</a>&#160;&#160;&#160;( 0xFFFFF120 ) /* (AIC) Interrupt Enable Command Register */</td></tr>
<tr class="separator:ab55840ce00a4bfa54acfd8b74809c71d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4480f18cb6202e4fca4cfef8f5276705"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a4480f18cb6202e4fca4cfef8f5276705">AT91C_AIC_SMR</a>&#160;&#160;&#160;( 0xFFFFF000 ) /* (AIC) Source <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="separator:a4480f18cb6202e4fca4cfef8f5276705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02c05836353c43c959f4588438a09a2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a02c05836353c43c959f4588438a09a2e">AT91C_AIC_ISCR</a>&#160;&#160;&#160;( 0xFFFFF12C ) /* (AIC) Interrupt Set Command Register */</td></tr>
<tr class="separator:a02c05836353c43c959f4588438a09a2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b9cd98d7ecaede481636cb8ed07aa3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a4b9cd98d7ecaede481636cb8ed07aa3f">AT91C_AIC_EOICR</a>&#160;&#160;&#160;( 0xFFFFF130 ) /* (AIC) End of Interrupt Command Register */</td></tr>
<tr class="separator:a4b9cd98d7ecaede481636cb8ed07aa3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a658342079ef86ca02b400bca590157c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a658342079ef86ca02b400bca590157c5">AT91C_AIC_DCR</a>&#160;&#160;&#160;( 0xFFFFF138 ) /* (AIC) <a class="el" href="src_2Helpers_8h.html#abd3c39b29d5b6b4bf8fcf5ab816dfc23">Debug</a> Control Register (Protect) */</td></tr>
<tr class="separator:a658342079ef86ca02b400bca590157c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acac44f7aa3c5256f6d1f2fce7174b45f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#acac44f7aa3c5256f6d1f2fce7174b45f">AT91C_AIC_FFER</a>&#160;&#160;&#160;( 0xFFFFF140 ) /* (AIC) Fast Forcing Enable Register */</td></tr>
<tr class="separator:acac44f7aa3c5256f6d1f2fce7174b45f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3706014afd66ae5afcfc65bafbb7a856"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a3706014afd66ae5afcfc65bafbb7a856">AT91C_AIC_SVR</a>&#160;&#160;&#160;( 0xFFFFF080 ) /* (AIC) Source Vector Register */</td></tr>
<tr class="separator:a3706014afd66ae5afcfc65bafbb7a856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3ef43da35c21f7decfeee386eefce49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af3ef43da35c21f7decfeee386eefce49">AT91C_AIC_SPU</a>&#160;&#160;&#160;( 0xFFFFF134 ) /* (AIC) Spurious Vector Register */</td></tr>
<tr class="separator:af3ef43da35c21f7decfeee386eefce49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79e930ea8ad33613147ad0f0917a90e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a79e930ea8ad33613147ad0f0917a90e8">AT91C_AIC_FFDR</a>&#160;&#160;&#160;( 0xFFFFF144 ) /* (AIC) Fast Forcing Disable Register */</td></tr>
<tr class="separator:a79e930ea8ad33613147ad0f0917a90e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a260f4fef8883877802b9f495afadedef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a260f4fef8883877802b9f495afadedef">AT91C_AIC_FVR</a>&#160;&#160;&#160;( 0xFFFFF104 ) /* (AIC) FIQ Vector Register */</td></tr>
<tr class="separator:a260f4fef8883877802b9f495afadedef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3d9b233ceed49a9659357ad505e03e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa3d9b233ceed49a9659357ad505e03e7">AT91C_AIC_FFSR</a>&#160;&#160;&#160;( 0xFFFFF148 ) /* (AIC) Fast Forcing Status Register */</td></tr>
<tr class="separator:aa3d9b233ceed49a9659357ad505e03e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec49d326140f483ce6a51125c04b4c45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aec49d326140f483ce6a51125c04b4c45">AT91C_AIC_IMR</a>&#160;&#160;&#160;( 0xFFFFF110 ) /* (AIC) Interrupt Mask Register */</td></tr>
<tr class="separator:aec49d326140f483ce6a51125c04b4c45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a502b849eb0925da51ea1724bfb9ff675"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a502b849eb0925da51ea1724bfb9ff675">AT91C_AIC_ISR</a>&#160;&#160;&#160;( 0xFFFFF108 ) /* (AIC) Interrupt Status Register */</td></tr>
<tr class="separator:a502b849eb0925da51ea1724bfb9ff675"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59d48beaedc4723dde35e1da1290c72b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a59d48beaedc4723dde35e1da1290c72b">AT91C_AIC_IVR</a>&#160;&#160;&#160;( 0xFFFFF100 ) /* (AIC) IRQ Vector Register */</td></tr>
<tr class="separator:a59d48beaedc4723dde35e1da1290c72b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d8f11768ada3d34e3d231ad3256cb2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a1d8f11768ada3d34e3d231ad3256cb2d">AT91C_AIC_IDCR</a>&#160;&#160;&#160;( 0xFFFFF124 ) /* (AIC) Interrupt Disable Command Register */</td></tr>
<tr class="separator:a1d8f11768ada3d34e3d231ad3256cb2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d5196b096a59a7e16ecb1fb9d87c484"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a6d5196b096a59a7e16ecb1fb9d87c484">AT91C_AIC_CISR</a>&#160;&#160;&#160;( 0xFFFFF114 ) /* (AIC) Core Interrupt Status Register */</td></tr>
<tr class="separator:a6d5196b096a59a7e16ecb1fb9d87c484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf803377d831045384c1b12293880e75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#abf803377d831045384c1b12293880e75">AT91C_AIC_IPR</a>&#160;&#160;&#160;( 0xFFFFF10C ) /* (AIC) Interrupt Pending Register */</td></tr>
<tr class="separator:abf803377d831045384c1b12293880e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5631a1b7971aca70b47da6170d65a736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a5631a1b7971aca70b47da6170d65a736">AT91C_DBGU_C2R</a>&#160;&#160;&#160;( 0xFFFFF244 ) /* (DBGU) Chip ID2 Register */</td></tr>
<tr class="separator:a5631a1b7971aca70b47da6170d65a736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae48c03ce04459be6c814abdfab687665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae48c03ce04459be6c814abdfab687665">AT91C_DBGU_THR</a>&#160;&#160;&#160;( 0xFFFFF21C ) /* (DBGU) Transmitter Holding Register */</td></tr>
<tr class="separator:ae48c03ce04459be6c814abdfab687665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6aadb08af97abf5e5bc84370188a9fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af6aadb08af97abf5e5bc84370188a9fc">AT91C_DBGU_CSR</a>&#160;&#160;&#160;( 0xFFFFF214 ) /* (DBGU) Channel Status Register */</td></tr>
<tr class="separator:af6aadb08af97abf5e5bc84370188a9fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf568b5e33118d36d873ee727823d67a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#acf568b5e33118d36d873ee727823d67a">AT91C_DBGU_IDR</a>&#160;&#160;&#160;( 0xFFFFF20C ) /* (DBGU) Interrupt Disable Register */</td></tr>
<tr class="separator:acf568b5e33118d36d873ee727823d67a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c33929d0f5af7047f9995e7a1e8578c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a7c33929d0f5af7047f9995e7a1e8578c">AT91C_DBGU_MR</a>&#160;&#160;&#160;( 0xFFFFF204 ) /* (DBGU) <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="separator:a7c33929d0f5af7047f9995e7a1e8578c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ab0033ea4e9cff2313119750a92e0f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a5ab0033ea4e9cff2313119750a92e0f9">AT91C_DBGU_FNTR</a>&#160;&#160;&#160;( 0xFFFFF248 ) /* (DBGU) Force NTRST Register */</td></tr>
<tr class="separator:a5ab0033ea4e9cff2313119750a92e0f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b99b2e13c5312d5241bcddd6187ac7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a1b99b2e13c5312d5241bcddd6187ac7c">AT91C_DBGU_C1R</a>&#160;&#160;&#160;( 0xFFFFF240 ) /* (DBGU) Chip ID1 Register */</td></tr>
<tr class="separator:a1b99b2e13c5312d5241bcddd6187ac7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3b5cb939e2298f254432f550fb463e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa3b5cb939e2298f254432f550fb463e0">AT91C_DBGU_BRGR</a>&#160;&#160;&#160;( 0xFFFFF220 ) /* (DBGU) Baud Rate Generator Register */</td></tr>
<tr class="separator:aa3b5cb939e2298f254432f550fb463e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af348a2b1a503eb350207ac37a7223e05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af348a2b1a503eb350207ac37a7223e05">AT91C_DBGU_RHR</a>&#160;&#160;&#160;( 0xFFFFF218 ) /* (DBGU) Receiver Holding Register */</td></tr>
<tr class="separator:af348a2b1a503eb350207ac37a7223e05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac25413834b77b44602de7a3b4fbb4eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aac25413834b77b44602de7a3b4fbb4eb">AT91C_DBGU_IMR</a>&#160;&#160;&#160;( 0xFFFFF210 ) /* (DBGU) Interrupt Mask Register */</td></tr>
<tr class="separator:aac25413834b77b44602de7a3b4fbb4eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5eaf17d54f6373dee1cd4bf5c00c438"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ab5eaf17d54f6373dee1cd4bf5c00c438">AT91C_DBGU_IER</a>&#160;&#160;&#160;( 0xFFFFF208 ) /* (DBGU) Interrupt Enable Register */</td></tr>
<tr class="separator:ab5eaf17d54f6373dee1cd4bf5c00c438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fcdca5d607d446eb412ee0fbcb4390f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a7fcdca5d607d446eb412ee0fbcb4390f">AT91C_DBGU_CR</a>&#160;&#160;&#160;( 0xFFFFF200 ) /* (DBGU) Control Register */</td></tr>
<tr class="separator:a7fcdca5d607d446eb412ee0fbcb4390f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23e6b5020286359a8057ab6ed844bdd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a23e6b5020286359a8057ab6ed844bdd9">AT91C_DBGU_TNCR</a>&#160;&#160;&#160;( 0xFFFFF31C ) /* (PDC_DBGU) Transmit Next Counter Register */</td></tr>
<tr class="separator:a23e6b5020286359a8057ab6ed844bdd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a100458251305b7e09f5291651fa42775"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a100458251305b7e09f5291651fa42775">AT91C_DBGU_RNCR</a>&#160;&#160;&#160;( 0xFFFFF314 ) /* (PDC_DBGU) Receive Next Counter Register */</td></tr>
<tr class="separator:a100458251305b7e09f5291651fa42775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a261fe49a6c0d5a977e0ba8d21bce840b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a261fe49a6c0d5a977e0ba8d21bce840b">AT91C_DBGU_PTCR</a>&#160;&#160;&#160;( 0xFFFFF320 ) /* (PDC_DBGU) PDC Transfer Control Register */</td></tr>
<tr class="separator:a261fe49a6c0d5a977e0ba8d21bce840b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc9bd6435abbf87311d1aba24c24ed5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#abc9bd6435abbf87311d1aba24c24ed5b">AT91C_DBGU_PTSR</a>&#160;&#160;&#160;( 0xFFFFF324 ) /* (PDC_DBGU) PDC Transfer Status Register */</td></tr>
<tr class="separator:abc9bd6435abbf87311d1aba24c24ed5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7a36d4facf6efb40dc61a7b6fb9cd54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa7a36d4facf6efb40dc61a7b6fb9cd54">AT91C_DBGU_RCR</a>&#160;&#160;&#160;( 0xFFFFF304 ) /* (PDC_DBGU) Receive Counter Register */</td></tr>
<tr class="separator:aa7a36d4facf6efb40dc61a7b6fb9cd54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41bc9657a3781147caba9eb659c440bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a41bc9657a3781147caba9eb659c440bd">AT91C_DBGU_TCR</a>&#160;&#160;&#160;( 0xFFFFF30C ) /* (PDC_DBGU) Transmit Counter Register */</td></tr>
<tr class="separator:a41bc9657a3781147caba9eb659c440bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a337ce11c82d64e6e573ff40e4d9a0830"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a337ce11c82d64e6e573ff40e4d9a0830">AT91C_DBGU_RPR</a>&#160;&#160;&#160;( 0xFFFFF300 ) /* (PDC_DBGU) Receive Pointer Register */</td></tr>
<tr class="separator:a337ce11c82d64e6e573ff40e4d9a0830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c9e7316fc10820f2bfd2b0516ee960b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a1c9e7316fc10820f2bfd2b0516ee960b">AT91C_DBGU_TPR</a>&#160;&#160;&#160;( 0xFFFFF308 ) /* (PDC_DBGU) Transmit Pointer Register */</td></tr>
<tr class="separator:a1c9e7316fc10820f2bfd2b0516ee960b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7f706467663bc392173b45df73a764f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ab7f706467663bc392173b45df73a764f">AT91C_DBGU_RNPR</a>&#160;&#160;&#160;( 0xFFFFF310 ) /* (PDC_DBGU) Receive Next Pointer Register */</td></tr>
<tr class="separator:ab7f706467663bc392173b45df73a764f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2402eba2b61ad0fcc19d11e1711c9d16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a2402eba2b61ad0fcc19d11e1711c9d16">AT91C_DBGU_TNPR</a>&#160;&#160;&#160;( 0xFFFFF318 ) /* (PDC_DBGU) Transmit Next Pointer Register */</td></tr>
<tr class="separator:a2402eba2b61ad0fcc19d11e1711c9d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01f22180c95dde93f1143fccbb251031"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a01f22180c95dde93f1143fccbb251031">AT91C_PIOA_IMR</a>&#160;&#160;&#160;( 0xFFFFF448 ) /* (PIOA) Interrupt Mask Register */</td></tr>
<tr class="separator:a01f22180c95dde93f1143fccbb251031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2282046182b9d9e56f33e32b84b90c19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a2282046182b9d9e56f33e32b84b90c19">AT91C_PIOA_IER</a>&#160;&#160;&#160;( 0xFFFFF440 ) /* (PIOA) Interrupt Enable Register */</td></tr>
<tr class="separator:a2282046182b9d9e56f33e32b84b90c19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a472cb7830b1001df23442820aec3b91b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a472cb7830b1001df23442820aec3b91b">AT91C_PIOA_OWDR</a>&#160;&#160;&#160;( 0xFFFFF4A4 ) /* (PIOA) Output Write Disable Register */</td></tr>
<tr class="separator:a472cb7830b1001df23442820aec3b91b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0cff3319fa040b979a6888f31085928"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae0cff3319fa040b979a6888f31085928">AT91C_PIOA_ISR</a>&#160;&#160;&#160;( 0xFFFFF44C ) /* (PIOA) Interrupt Status Register */</td></tr>
<tr class="separator:ae0cff3319fa040b979a6888f31085928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3baeebe6fac88770c77d797b6048922b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a3baeebe6fac88770c77d797b6048922b">AT91C_PIOA_PPUDR</a>&#160;&#160;&#160;( 0xFFFFF460 ) /* (PIOA) Pull-up Disable Register */</td></tr>
<tr class="separator:a3baeebe6fac88770c77d797b6048922b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab89dee17d06a00b53da17c7d9c5dd85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aab89dee17d06a00b53da17c7d9c5dd85">AT91C_PIOA_MDSR</a>&#160;&#160;&#160;( 0xFFFFF458 ) /* (PIOA) Multi-driver Status Register */</td></tr>
<tr class="separator:aab89dee17d06a00b53da17c7d9c5dd85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad07fc5c8fd1916171d0ca229b741fc63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ad07fc5c8fd1916171d0ca229b741fc63">AT91C_PIOA_MDER</a>&#160;&#160;&#160;( 0xFFFFF450 ) /* (PIOA) Multi-driver Enable Register */</td></tr>
<tr class="separator:ad07fc5c8fd1916171d0ca229b741fc63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93bd0ead4ceb2e8a1f257b31e8c7e14f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a93bd0ead4ceb2e8a1f257b31e8c7e14f">AT91C_PIOA_PER</a>&#160;&#160;&#160;( 0xFFFFF400 ) /* (PIOA) PIO Enable Register */</td></tr>
<tr class="separator:a93bd0ead4ceb2e8a1f257b31e8c7e14f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a494cb791cd75cfd5f0de7e87499e4a0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a494cb791cd75cfd5f0de7e87499e4a0a">AT91C_PIOA_PSR</a>&#160;&#160;&#160;( 0xFFFFF408 ) /* (PIOA) PIO Status Register */</td></tr>
<tr class="separator:a494cb791cd75cfd5f0de7e87499e4a0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa99369c2b219dda0c48740d90f21d939"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa99369c2b219dda0c48740d90f21d939">AT91C_PIOA_OER</a>&#160;&#160;&#160;( 0xFFFFF410 ) /* (PIOA) Output Enable Register */</td></tr>
<tr class="separator:aa99369c2b219dda0c48740d90f21d939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8aa900d1f44e460a30758eeaa9a593cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a8aa900d1f44e460a30758eeaa9a593cc">AT91C_PIOA_BSR</a>&#160;&#160;&#160;( 0xFFFFF474 ) /* (PIOA) Select B Register */</td></tr>
<tr class="separator:a8aa900d1f44e460a30758eeaa9a593cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d040b79be17e0a76ee72ef47b3a091f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a2d040b79be17e0a76ee72ef47b3a091f">AT91C_PIOA_PPUER</a>&#160;&#160;&#160;( 0xFFFFF464 ) /* (PIOA) Pull-up Enable Register */</td></tr>
<tr class="separator:a2d040b79be17e0a76ee72ef47b3a091f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc153eace206577541602e757731202f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#abc153eace206577541602e757731202f">AT91C_PIOA_MDDR</a>&#160;&#160;&#160;( 0xFFFFF454 ) /* (PIOA) Multi-driver Disable Register */</td></tr>
<tr class="separator:abc153eace206577541602e757731202f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a883f9de2546cd5e0fc9d61f8abba8f86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a883f9de2546cd5e0fc9d61f8abba8f86">AT91C_PIOA_PDR</a>&#160;&#160;&#160;( 0xFFFFF404 ) /* (PIOA) PIO Disable Register */</td></tr>
<tr class="separator:a883f9de2546cd5e0fc9d61f8abba8f86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c2600aa7cf94e838b518579ae17682e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a7c2600aa7cf94e838b518579ae17682e">AT91C_PIOA_ODR</a>&#160;&#160;&#160;( 0xFFFFF414 ) /* (PIOA) Output Disable Registerr */</td></tr>
<tr class="separator:a7c2600aa7cf94e838b518579ae17682e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b807513a47a5397bd4c2e8de2eef98a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a0b807513a47a5397bd4c2e8de2eef98a">AT91C_PIOA_IFDR</a>&#160;&#160;&#160;( 0xFFFFF424 ) /* (PIOA) Input Filter Disable Register */</td></tr>
<tr class="separator:a0b807513a47a5397bd4c2e8de2eef98a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabe3c44e2ac75c9b425c87f406679824"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aabe3c44e2ac75c9b425c87f406679824">AT91C_PIOA_ABSR</a>&#160;&#160;&#160;( 0xFFFFF478 ) /* (PIOA) AB Select Status Register */</td></tr>
<tr class="separator:aabe3c44e2ac75c9b425c87f406679824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d6d24987acd9d2412e5cf72706a783f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a8d6d24987acd9d2412e5cf72706a783f">AT91C_PIOA_ASR</a>&#160;&#160;&#160;( 0xFFFFF470 ) /* (PIOA) Select <a class="el" href="Softune_2MB96340_2port_8c.html#ae2572b8ee3e438f22571e0214222bd1b">A</a> Register */</td></tr>
<tr class="separator:a8d6d24987acd9d2412e5cf72706a783f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57d571c97f9956583716b36e0f85f33a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a57d571c97f9956583716b36e0f85f33a">AT91C_PIOA_PPUSR</a>&#160;&#160;&#160;( 0xFFFFF468 ) /* (PIOA) Pad Pull-up Status Register */</td></tr>
<tr class="separator:a57d571c97f9956583716b36e0f85f33a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac75869d5dc9e09776095bb722dde7c5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac75869d5dc9e09776095bb722dde7c5e">AT91C_PIOA_ODSR</a>&#160;&#160;&#160;( 0xFFFFF438 ) /* (PIOA) Output Data Status Register */</td></tr>
<tr class="separator:ac75869d5dc9e09776095bb722dde7c5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ce61ea50f9aa86746d2438faa95c3fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a4ce61ea50f9aa86746d2438faa95c3fd">AT91C_PIOA_SODR</a>&#160;&#160;&#160;( 0xFFFFF430 ) /* (PIOA) Set Output Data Register */</td></tr>
<tr class="separator:a4ce61ea50f9aa86746d2438faa95c3fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af786ac9d28aadd31d7da6f38e0da6b6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af786ac9d28aadd31d7da6f38e0da6b6d">AT91C_PIOA_IFSR</a>&#160;&#160;&#160;( 0xFFFFF428 ) /* (PIOA) Input Filter Status Register */</td></tr>
<tr class="separator:af786ac9d28aadd31d7da6f38e0da6b6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9145c129d70318b62f4a5c53aeaeac0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a9145c129d70318b62f4a5c53aeaeac0d">AT91C_PIOA_IFER</a>&#160;&#160;&#160;( 0xFFFFF420 ) /* (PIOA) Input Filter Enable Register */</td></tr>
<tr class="separator:a9145c129d70318b62f4a5c53aeaeac0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0911cba099368e416f4f0d4ff9a1d8e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a0911cba099368e416f4f0d4ff9a1d8e4">AT91C_PIOA_OSR</a>&#160;&#160;&#160;( 0xFFFFF418 ) /* (PIOA) Output Status Register */</td></tr>
<tr class="separator:a0911cba099368e416f4f0d4ff9a1d8e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d1fc6d0940a0d04372c172882516c32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a8d1fc6d0940a0d04372c172882516c32">AT91C_PIOA_IDR</a>&#160;&#160;&#160;( 0xFFFFF444 ) /* (PIOA) Interrupt Disable Register */</td></tr>
<tr class="separator:a8d1fc6d0940a0d04372c172882516c32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4592777ecfffcc2626d1db86e00ed1b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a4592777ecfffcc2626d1db86e00ed1b6">AT91C_PIOA_PDSR</a>&#160;&#160;&#160;( 0xFFFFF43C ) /* (PIOA) Pin Data Status Register */</td></tr>
<tr class="separator:a4592777ecfffcc2626d1db86e00ed1b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5930803de65239492ced9171471a103a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a5930803de65239492ced9171471a103a">AT91C_PIOA_CODR</a>&#160;&#160;&#160;( 0xFFFFF434 ) /* (PIOA) Clear Output Data Register */</td></tr>
<tr class="separator:a5930803de65239492ced9171471a103a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a266284ebbfe87e1cbae28c7ffe3e490b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a266284ebbfe87e1cbae28c7ffe3e490b">AT91C_PIOA_OWSR</a>&#160;&#160;&#160;( 0xFFFFF4A8 ) /* (PIOA) Output Write Status Register */</td></tr>
<tr class="separator:a266284ebbfe87e1cbae28c7ffe3e490b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44d571365bcb5ff5e51eed14be4779bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a44d571365bcb5ff5e51eed14be4779bd">AT91C_PIOA_OWER</a>&#160;&#160;&#160;( 0xFFFFF4A0 ) /* (PIOA) Output Write Enable Register */</td></tr>
<tr class="separator:a44d571365bcb5ff5e51eed14be4779bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae67b4d21adfa7322ca97f86a7372b9cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae67b4d21adfa7322ca97f86a7372b9cd">AT91C_CKGR_PLLR</a>&#160;&#160;&#160;( 0xFFFFFC2C ) /* (CKGR) PLL Register */</td></tr>
<tr class="separator:ae67b4d21adfa7322ca97f86a7372b9cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8f4ff2752cc7fb3b24d4b2a036f8fab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac8f4ff2752cc7fb3b24d4b2a036f8fab">AT91C_CKGR_MCFR</a>&#160;&#160;&#160;( 0xFFFFFC24 ) /* (CKGR) Main Clock  Frequency Register */</td></tr>
<tr class="separator:ac8f4ff2752cc7fb3b24d4b2a036f8fab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d0808992286c8581278c9655a007821"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a3d0808992286c8581278c9655a007821">AT91C_CKGR_MOR</a>&#160;&#160;&#160;( 0xFFFFFC20 ) /* (CKGR) Main Oscillator Register */</td></tr>
<tr class="separator:a3d0808992286c8581278c9655a007821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37faefdfe5ec7ef841972e1fc1877d5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a37faefdfe5ec7ef841972e1fc1877d5e">AT91C_PMC_SCSR</a>&#160;&#160;&#160;( 0xFFFFFC08 ) /* (PMC) System Clock Status Register */</td></tr>
<tr class="separator:a37faefdfe5ec7ef841972e1fc1877d5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1088f086d92d3ac3ad028428e29b2144"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a1088f086d92d3ac3ad028428e29b2144">AT91C_PMC_SCER</a>&#160;&#160;&#160;( 0xFFFFFC00 ) /* (PMC) System Clock Enable Register */</td></tr>
<tr class="separator:a1088f086d92d3ac3ad028428e29b2144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a5b425ea5993ada144b8945aaeb01b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a8a5b425ea5993ada144b8945aaeb01b9">AT91C_PMC_IMR</a>&#160;&#160;&#160;( 0xFFFFFC6C ) /* (PMC) Interrupt Mask Register */</td></tr>
<tr class="separator:a8a5b425ea5993ada144b8945aaeb01b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb1458f0e791aef764fdfd762f147874"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#abb1458f0e791aef764fdfd762f147874">AT91C_PMC_IDR</a>&#160;&#160;&#160;( 0xFFFFFC64 ) /* (PMC) Interrupt Disable Register */</td></tr>
<tr class="separator:abb1458f0e791aef764fdfd762f147874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4221f74fe26f80f7001a68f3b3428587"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a4221f74fe26f80f7001a68f3b3428587">AT91C_PMC_PCDR</a>&#160;&#160;&#160;( 0xFFFFFC14 ) /* (PMC) Peripheral Clock Disable Register */</td></tr>
<tr class="separator:a4221f74fe26f80f7001a68f3b3428587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87bc88b19d5789ec85a38c66d4ebd0f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a87bc88b19d5789ec85a38c66d4ebd0f3">AT91C_PMC_SCDR</a>&#160;&#160;&#160;( 0xFFFFFC04 ) /* (PMC) System Clock Disable Register */</td></tr>
<tr class="separator:a87bc88b19d5789ec85a38c66d4ebd0f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b5b2d1ea05554869d89a3a2fc6bcd4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a6b5b2d1ea05554869d89a3a2fc6bcd4e">AT91C_PMC_SR</a>&#160;&#160;&#160;( 0xFFFFFC68 ) /* (PMC) Status Register */</td></tr>
<tr class="separator:a6b5b2d1ea05554869d89a3a2fc6bcd4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae13d5394223291f9364fb14552d4771c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae13d5394223291f9364fb14552d4771c">AT91C_PMC_IER</a>&#160;&#160;&#160;( 0xFFFFFC60 ) /* (PMC) Interrupt Enable Register */</td></tr>
<tr class="separator:ae13d5394223291f9364fb14552d4771c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb85fb0075508332e1fde3b0141a1f77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#abb85fb0075508332e1fde3b0141a1f77">AT91C_PMC_MCKR</a>&#160;&#160;&#160;( 0xFFFFFC30 ) /* (PMC) Master Clock Register */</td></tr>
<tr class="separator:abb85fb0075508332e1fde3b0141a1f77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51eb37fbaf5750d3e97aa86cebc88c1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a51eb37fbaf5750d3e97aa86cebc88c1e">AT91C_PMC_MOR</a>&#160;&#160;&#160;( 0xFFFFFC20 ) /* (PMC) Main Oscillator Register */</td></tr>
<tr class="separator:a51eb37fbaf5750d3e97aa86cebc88c1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a25b7100b143d46b7eab974f8f383af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a4a25b7100b143d46b7eab974f8f383af">AT91C_PMC_PCER</a>&#160;&#160;&#160;( 0xFFFFFC10 ) /* (PMC) Peripheral Clock Enable Register */</td></tr>
<tr class="separator:a4a25b7100b143d46b7eab974f8f383af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45941ff78c1aa2bce656679d88dcc6f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a45941ff78c1aa2bce656679d88dcc6f1">AT91C_PMC_PCSR</a>&#160;&#160;&#160;( 0xFFFFFC18 ) /* (PMC) Peripheral Clock Status Register */</td></tr>
<tr class="separator:a45941ff78c1aa2bce656679d88dcc6f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae50e3b1a9b5c04f26f656d5e1e631d15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae50e3b1a9b5c04f26f656d5e1e631d15">AT91C_PMC_PLLR</a>&#160;&#160;&#160;( 0xFFFFFC2C ) /* (PMC) PLL Register */</td></tr>
<tr class="separator:ae50e3b1a9b5c04f26f656d5e1e631d15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24111130e9e504b91bb2d642578e5a89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a24111130e9e504b91bb2d642578e5a89">AT91C_PMC_MCFR</a>&#160;&#160;&#160;( 0xFFFFFC24 ) /* (PMC) Main Clock  Frequency Register */</td></tr>
<tr class="separator:a24111130e9e504b91bb2d642578e5a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d09bf3616f0ec2c9fa6b85eff2a97d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a1d09bf3616f0ec2c9fa6b85eff2a97d6">AT91C_PMC_PCKR</a>&#160;&#160;&#160;( 0xFFFFFC40 ) /* (PMC) Programmable Clock Register */</td></tr>
<tr class="separator:a1d09bf3616f0ec2c9fa6b85eff2a97d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e6d4b6d0e39356bf52e12e2fb982e8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a3e6d4b6d0e39356bf52e12e2fb982e8f">AT91C_RSTC_RSR</a>&#160;&#160;&#160;( 0xFFFFFD04 ) /* (RSTC) Reset Status Register */</td></tr>
<tr class="separator:a3e6d4b6d0e39356bf52e12e2fb982e8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad82c9e23066554637f65bc863f35a0e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ad82c9e23066554637f65bc863f35a0e6">AT91C_RSTC_RMR</a>&#160;&#160;&#160;( 0xFFFFFD08 ) /* (RSTC) Reset <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="separator:ad82c9e23066554637f65bc863f35a0e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8414408466eaac0fcf732684368f7b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa8414408466eaac0fcf732684368f7b0">AT91C_RSTC_RCR</a>&#160;&#160;&#160;( 0xFFFFFD00 ) /* (RSTC) Reset Control Register */</td></tr>
<tr class="separator:aa8414408466eaac0fcf732684368f7b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabc2e8ffc38e2582b71bf4647f592b34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aabc2e8ffc38e2582b71bf4647f592b34">AT91C_RTTC_RTSR</a>&#160;&#160;&#160;( 0xFFFFFD2C ) /* (RTTC) Real-time Status Register */</td></tr>
<tr class="separator:aabc2e8ffc38e2582b71bf4647f592b34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18e3408b2bf0d11fdfc3311c376c7f66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a18e3408b2bf0d11fdfc3311c376c7f66">AT91C_RTTC_RTAR</a>&#160;&#160;&#160;( 0xFFFFFD24 ) /* (RTTC) Real-time Alarm Register */</td></tr>
<tr class="separator:a18e3408b2bf0d11fdfc3311c376c7f66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09cf6a8ffec373af5be6af2bbe4a2b46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a09cf6a8ffec373af5be6af2bbe4a2b46">AT91C_RTTC_RTVR</a>&#160;&#160;&#160;( 0xFFFFFD28 ) /* (RTTC) Real-time Value Register */</td></tr>
<tr class="separator:a09cf6a8ffec373af5be6af2bbe4a2b46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c5f38be61b98909c5794acc970d3559"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a5c5f38be61b98909c5794acc970d3559">AT91C_RTTC_RTMR</a>&#160;&#160;&#160;( 0xFFFFFD20 ) /* (RTTC) Real-time <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="separator:a5c5f38be61b98909c5794acc970d3559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38c7f20272da9adc377b5061f1614ccb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a38c7f20272da9adc377b5061f1614ccb">AT91C_PITC_PIIR</a>&#160;&#160;&#160;( 0xFFFFFD3C ) /* (PITC) Period Interval Image Register */</td></tr>
<tr class="separator:a38c7f20272da9adc377b5061f1614ccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50f548a213ce527e05272128827d1a96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a50f548a213ce527e05272128827d1a96">AT91C_PITC_PISR</a>&#160;&#160;&#160;( 0xFFFFFD34 ) /* (PITC) Period Interval Status Register */</td></tr>
<tr class="separator:a50f548a213ce527e05272128827d1a96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d9918c6442157386a416a8002a3353a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a5d9918c6442157386a416a8002a3353a">AT91C_PITC_PIVR</a>&#160;&#160;&#160;( 0xFFFFFD38 ) /* (PITC) Period Interval Value Register */</td></tr>
<tr class="separator:a5d9918c6442157386a416a8002a3353a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade8e662cf6facc2d3f6afe46362b823f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ade8e662cf6facc2d3f6afe46362b823f">AT91C_PITC_PIMR</a>&#160;&#160;&#160;( 0xFFFFFD30 ) /* (PITC) Period Interval <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="separator:ade8e662cf6facc2d3f6afe46362b823f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ca679be254c23a41dc8c04f78d4a6f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a0ca679be254c23a41dc8c04f78d4a6f4">AT91C_WDTC_WDMR</a>&#160;&#160;&#160;( 0xFFFFFD44 ) /* (WDTC) Watchdog <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="separator:a0ca679be254c23a41dc8c04f78d4a6f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af678a558e212a430e97466a931248b0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af678a558e212a430e97466a931248b0b">AT91C_WDTC_WDSR</a>&#160;&#160;&#160;( 0xFFFFFD48 ) /* (WDTC) Watchdog Status Register */</td></tr>
<tr class="separator:af678a558e212a430e97466a931248b0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc2e9f8d797399fc2a9a92330c1feea1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#afc2e9f8d797399fc2a9a92330c1feea1">AT91C_WDTC_WDCR</a>&#160;&#160;&#160;( 0xFFFFFD40 ) /* (WDTC) Watchdog Control Register */</td></tr>
<tr class="separator:afc2e9f8d797399fc2a9a92330c1feea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af36778483b430da5720ab5bc879c8a8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af36778483b430da5720ab5bc879c8a8b">AT91C_MC_FCR</a>&#160;&#160;&#160;( 0xFFFFFF64 ) /* (MC) MC Flash Command Register */</td></tr>
<tr class="separator:af36778483b430da5720ab5bc879c8a8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9480f757dc1ab0a0e8c285f24a916e9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a9480f757dc1ab0a0e8c285f24a916e9d">AT91C_MC_ASR</a>&#160;&#160;&#160;( 0xFFFFFF04 ) /* (MC) MC Abort Status Register */</td></tr>
<tr class="separator:a9480f757dc1ab0a0e8c285f24a916e9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dc79ee02e20eba4cbaa71e2fd7e4434"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a4dc79ee02e20eba4cbaa71e2fd7e4434">AT91C_MC_FSR</a>&#160;&#160;&#160;( 0xFFFFFF68 ) /* (MC) MC Flash Status Register */</td></tr>
<tr class="separator:a4dc79ee02e20eba4cbaa71e2fd7e4434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ce0bfd4f4c60d6f0f2ba7033823ba11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a1ce0bfd4f4c60d6f0f2ba7033823ba11">AT91C_MC_FMR</a>&#160;&#160;&#160;( 0xFFFFFF60 ) /* (MC) MC Flash <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="separator:a1ce0bfd4f4c60d6f0f2ba7033823ba11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af25be4608f5dec5cbf21293f1557a2f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af25be4608f5dec5cbf21293f1557a2f2">AT91C_MC_AASR</a>&#160;&#160;&#160;( 0xFFFFFF08 ) /* (MC) MC Abort Address Status Register */</td></tr>
<tr class="separator:af25be4608f5dec5cbf21293f1557a2f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a084308496085ed2e8c3446577bf6a64c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a084308496085ed2e8c3446577bf6a64c">AT91C_MC_RCR</a>&#160;&#160;&#160;( 0xFFFFFF00 ) /* (MC) MC Remap Control Register */</td></tr>
<tr class="separator:a084308496085ed2e8c3446577bf6a64c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51a9b0ae49a977e9543b8319ec09cf85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a51a9b0ae49a977e9543b8319ec09cf85">AT91C_SPI_PTCR</a>&#160;&#160;&#160;( 0xFFFE0120 ) /* (PDC_SPI) PDC Transfer Control Register */</td></tr>
<tr class="separator:a51a9b0ae49a977e9543b8319ec09cf85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a471c5bc32cee42de03a63d0a163f0b93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a471c5bc32cee42de03a63d0a163f0b93">AT91C_SPI_TNPR</a>&#160;&#160;&#160;( 0xFFFE0118 ) /* (PDC_SPI) Transmit Next Pointer Register */</td></tr>
<tr class="separator:a471c5bc32cee42de03a63d0a163f0b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c876733d8c5efa5e00119fad50d266f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a2c876733d8c5efa5e00119fad50d266f">AT91C_SPI_RNPR</a>&#160;&#160;&#160;( 0xFFFE0110 ) /* (PDC_SPI) Receive Next Pointer Register */</td></tr>
<tr class="separator:a2c876733d8c5efa5e00119fad50d266f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf292870b37606b21f0410027603120f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#acf292870b37606b21f0410027603120f">AT91C_SPI_TPR</a>&#160;&#160;&#160;( 0xFFFE0108 ) /* (PDC_SPI) Transmit Pointer Register */</td></tr>
<tr class="separator:acf292870b37606b21f0410027603120f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a612f5f03a46b120ab039c06dcc2fa599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a612f5f03a46b120ab039c06dcc2fa599">AT91C_SPI_RPR</a>&#160;&#160;&#160;( 0xFFFE0100 ) /* (PDC_SPI) Receive Pointer Register */</td></tr>
<tr class="separator:a612f5f03a46b120ab039c06dcc2fa599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa03c97608c017c8d90fc536c5d17ca2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa03c97608c017c8d90fc536c5d17ca2b">AT91C_SPI_PTSR</a>&#160;&#160;&#160;( 0xFFFE0124 ) /* (PDC_SPI) PDC Transfer Status Register */</td></tr>
<tr class="separator:aa03c97608c017c8d90fc536c5d17ca2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ebc16a03b73147e6bb452a0deb79d8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a9ebc16a03b73147e6bb452a0deb79d8e">AT91C_SPI_TNCR</a>&#160;&#160;&#160;( 0xFFFE011C ) /* (PDC_SPI) Transmit Next Counter Register */</td></tr>
<tr class="separator:a9ebc16a03b73147e6bb452a0deb79d8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5e8ec1639d069346a6a61327beeff1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac5e8ec1639d069346a6a61327beeff1c">AT91C_SPI_RNCR</a>&#160;&#160;&#160;( 0xFFFE0114 ) /* (PDC_SPI) Receive Next Counter Register */</td></tr>
<tr class="separator:ac5e8ec1639d069346a6a61327beeff1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95b3dd8dec5d6a166c9a06ad010660d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a95b3dd8dec5d6a166c9a06ad010660d4">AT91C_SPI_TCR</a>&#160;&#160;&#160;( 0xFFFE010C ) /* (PDC_SPI) Transmit Counter Register */</td></tr>
<tr class="separator:a95b3dd8dec5d6a166c9a06ad010660d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26e580e91f218f9e7a144f05e3a6befd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a26e580e91f218f9e7a144f05e3a6befd">AT91C_SPI_RCR</a>&#160;&#160;&#160;( 0xFFFE0104 ) /* (PDC_SPI) Receive Counter Register */</td></tr>
<tr class="separator:a26e580e91f218f9e7a144f05e3a6befd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafdb14ccfd382f3c87b10ce317ec41c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aafdb14ccfd382f3c87b10ce317ec41c0">AT91C_SPI_CSR</a>&#160;&#160;&#160;( 0xFFFE0030 ) /* (SPI) Chip Select Register */</td></tr>
<tr class="separator:aafdb14ccfd382f3c87b10ce317ec41c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa24383974bc0250165c3f429eb666934"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa24383974bc0250165c3f429eb666934">AT91C_SPI_IDR</a>&#160;&#160;&#160;( 0xFFFE0018 ) /* (SPI) Interrupt Disable Register */</td></tr>
<tr class="separator:aa24383974bc0250165c3f429eb666934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2ad1abae74c687b5fbe3ef795f8cdc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af2ad1abae74c687b5fbe3ef795f8cdc7">AT91C_SPI_SR</a>&#160;&#160;&#160;( 0xFFFE0010 ) /* (SPI) Status Register */</td></tr>
<tr class="separator:af2ad1abae74c687b5fbe3ef795f8cdc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a299538dee33c3b08a70d94e82eee55b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a299538dee33c3b08a70d94e82eee55b1">AT91C_SPI_RDR</a>&#160;&#160;&#160;( 0xFFFE0008 ) /* (SPI) Receive Data Register */</td></tr>
<tr class="separator:a299538dee33c3b08a70d94e82eee55b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68d87bb2d69eeeeb6462f99c7865b5b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a68d87bb2d69eeeeb6462f99c7865b5b0">AT91C_SPI_CR</a>&#160;&#160;&#160;( 0xFFFE0000 ) /* (SPI) Control Register */</td></tr>
<tr class="separator:a68d87bb2d69eeeeb6462f99c7865b5b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4d386ce1b94819f36916e742dd28850"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac4d386ce1b94819f36916e742dd28850">AT91C_SPI_IMR</a>&#160;&#160;&#160;( 0xFFFE001C ) /* (SPI) Interrupt Mask Register */</td></tr>
<tr class="separator:ac4d386ce1b94819f36916e742dd28850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade75503c3c5f26d877c81549bc7600cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ade75503c3c5f26d877c81549bc7600cb">AT91C_SPI_IER</a>&#160;&#160;&#160;( 0xFFFE0014 ) /* (SPI) Interrupt Enable Register */</td></tr>
<tr class="separator:ade75503c3c5f26d877c81549bc7600cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06b36cf61f6591e873f1dbde3e063f7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a06b36cf61f6591e873f1dbde3e063f7c">AT91C_SPI_TDR</a>&#160;&#160;&#160;( 0xFFFE000C ) /* (SPI) Transmit Data Register */</td></tr>
<tr class="separator:a06b36cf61f6591e873f1dbde3e063f7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0cd85e74653d6f02d0c1bf896c0be3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ad0cd85e74653d6f02d0c1bf896c0be3c">AT91C_SPI_MR</a>&#160;&#160;&#160;( 0xFFFE0004 ) /* (SPI) <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="separator:ad0cd85e74653d6f02d0c1bf896c0be3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb2e0811e7c94f6d9a8bfecf7b5c4fca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#acb2e0811e7c94f6d9a8bfecf7b5c4fca">AT91C_ADC_PTCR</a>&#160;&#160;&#160;( 0xFFFD8120 ) /* (PDC_ADC) PDC Transfer Control Register */</td></tr>
<tr class="separator:acb2e0811e7c94f6d9a8bfecf7b5c4fca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a687d5ee4e4d301a76d483c7843dfbfd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a687d5ee4e4d301a76d483c7843dfbfd2">AT91C_ADC_TNPR</a>&#160;&#160;&#160;( 0xFFFD8118 ) /* (PDC_ADC) Transmit Next Pointer Register */</td></tr>
<tr class="separator:a687d5ee4e4d301a76d483c7843dfbfd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf9a708c4e1f3fdd7161aa456b8cdf89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aaf9a708c4e1f3fdd7161aa456b8cdf89">AT91C_ADC_RNPR</a>&#160;&#160;&#160;( 0xFFFD8110 ) /* (PDC_ADC) Receive Next Pointer Register */</td></tr>
<tr class="separator:aaf9a708c4e1f3fdd7161aa456b8cdf89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bccb57bed16072b4616f112c3694c88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a3bccb57bed16072b4616f112c3694c88">AT91C_ADC_TPR</a>&#160;&#160;&#160;( 0xFFFD8108 ) /* (PDC_ADC) Transmit Pointer Register */</td></tr>
<tr class="separator:a3bccb57bed16072b4616f112c3694c88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29ebb54cad9b08d7dfe19c6b99334e3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a29ebb54cad9b08d7dfe19c6b99334e3b">AT91C_ADC_RPR</a>&#160;&#160;&#160;( 0xFFFD8100 ) /* (PDC_ADC) Receive Pointer Register */</td></tr>
<tr class="separator:a29ebb54cad9b08d7dfe19c6b99334e3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedd5fc8b746667f76d010547bebe7f75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aedd5fc8b746667f76d010547bebe7f75">AT91C_ADC_PTSR</a>&#160;&#160;&#160;( 0xFFFD8124 ) /* (PDC_ADC) PDC Transfer Status Register */</td></tr>
<tr class="separator:aedd5fc8b746667f76d010547bebe7f75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac828a2db9a21ba3e5f2ff2e43353632b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac828a2db9a21ba3e5f2ff2e43353632b">AT91C_ADC_TNCR</a>&#160;&#160;&#160;( 0xFFFD811C ) /* (PDC_ADC) Transmit Next Counter Register */</td></tr>
<tr class="separator:ac828a2db9a21ba3e5f2ff2e43353632b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad0066e0944197a569edfdf048b3e8fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aad0066e0944197a569edfdf048b3e8fd">AT91C_ADC_RNCR</a>&#160;&#160;&#160;( 0xFFFD8114 ) /* (PDC_ADC) Receive Next Counter Register */</td></tr>
<tr class="separator:aad0066e0944197a569edfdf048b3e8fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c04ee8fc091c56447bc576629f7422b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a9c04ee8fc091c56447bc576629f7422b">AT91C_ADC_TCR</a>&#160;&#160;&#160;( 0xFFFD810C ) /* (PDC_ADC) Transmit Counter Register */</td></tr>
<tr class="separator:a9c04ee8fc091c56447bc576629f7422b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a001ab907b43f9ced9cba11a18977bd38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a001ab907b43f9ced9cba11a18977bd38">AT91C_ADC_RCR</a>&#160;&#160;&#160;( 0xFFFD8104 ) /* (PDC_ADC) Receive Counter Register */</td></tr>
<tr class="separator:a001ab907b43f9ced9cba11a18977bd38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1a9f653c6d5cbf3dedf0744f7a7d0ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae1a9f653c6d5cbf3dedf0744f7a7d0ac">AT91C_ADC_IMR</a>&#160;&#160;&#160;( 0xFFFD802C ) /* (ADC) ADC Interrupt Mask Register */</td></tr>
<tr class="separator:ae1a9f653c6d5cbf3dedf0744f7a7d0ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a559fa100fd18c7176033e1fdf7680d03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a559fa100fd18c7176033e1fdf7680d03">AT91C_ADC_CDR4</a>&#160;&#160;&#160;( 0xFFFD8040 ) /* (ADC) ADC Channel Data Register 4 */</td></tr>
<tr class="separator:a559fa100fd18c7176033e1fdf7680d03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22438fa7bedaa163f38fd9856d2ab7bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a22438fa7bedaa163f38fd9856d2ab7bf">AT91C_ADC_CDR2</a>&#160;&#160;&#160;( 0xFFFD8038 ) /* (ADC) ADC Channel Data Register 2 */</td></tr>
<tr class="separator:a22438fa7bedaa163f38fd9856d2ab7bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cb14877b6cc91908cbde4dece6e3aa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a6cb14877b6cc91908cbde4dece6e3aa7">AT91C_ADC_CDR0</a>&#160;&#160;&#160;( 0xFFFD8030 ) /* (ADC) ADC Channel Data Register 0 */</td></tr>
<tr class="separator:a6cb14877b6cc91908cbde4dece6e3aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6c61a5731118fb1d2e45ff8aa288d3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae6c61a5731118fb1d2e45ff8aa288d3c">AT91C_ADC_CDR7</a>&#160;&#160;&#160;( 0xFFFD804C ) /* (ADC) ADC Channel Data Register 7 */</td></tr>
<tr class="separator:ae6c61a5731118fb1d2e45ff8aa288d3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad99e2dc67e83b6fa488479d1733eb48c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ad99e2dc67e83b6fa488479d1733eb48c">AT91C_ADC_CDR1</a>&#160;&#160;&#160;( 0xFFFD8034 ) /* (ADC) ADC Channel Data Register 1 */</td></tr>
<tr class="separator:ad99e2dc67e83b6fa488479d1733eb48c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9623ccab1e65740bbb37261556afee2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ab9623ccab1e65740bbb37261556afee2">AT91C_ADC_CDR3</a>&#160;&#160;&#160;( 0xFFFD803C ) /* (ADC) ADC Channel Data Register 3 */</td></tr>
<tr class="separator:ab9623ccab1e65740bbb37261556afee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a592e6596725a224723b3cbc3ac0cfdf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a592e6596725a224723b3cbc3ac0cfdf9">AT91C_ADC_CDR5</a>&#160;&#160;&#160;( 0xFFFD8044 ) /* (ADC) ADC Channel Data Register 5 */</td></tr>
<tr class="separator:a592e6596725a224723b3cbc3ac0cfdf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae21657c56292665c73e3de92ff227f99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae21657c56292665c73e3de92ff227f99">AT91C_ADC_MR</a>&#160;&#160;&#160;( 0xFFFD8004 ) /* (ADC) ADC <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="separator:ae21657c56292665c73e3de92ff227f99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfb5724dd3b3c5cd2a6536f07b31fbcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#acfb5724dd3b3c5cd2a6536f07b31fbcf">AT91C_ADC_CDR6</a>&#160;&#160;&#160;( 0xFFFD8048 ) /* (ADC) ADC Channel Data Register 6 */</td></tr>
<tr class="separator:acfb5724dd3b3c5cd2a6536f07b31fbcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a042dee2d556b39e4514ea78479fbf281"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a042dee2d556b39e4514ea78479fbf281">AT91C_ADC_CR</a>&#160;&#160;&#160;( 0xFFFD8000 ) /* (ADC) ADC Control Register */</td></tr>
<tr class="separator:a042dee2d556b39e4514ea78479fbf281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a073c7c22c54be83184c4d3a8e885ee5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a073c7c22c54be83184c4d3a8e885ee5a">AT91C_ADC_CHER</a>&#160;&#160;&#160;( 0xFFFD8010 ) /* (ADC) ADC Channel Enable Register */</td></tr>
<tr class="separator:a073c7c22c54be83184c4d3a8e885ee5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0e58fc5c5066507fc970f44d871bf9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae0e58fc5c5066507fc970f44d871bf9b">AT91C_ADC_CHSR</a>&#160;&#160;&#160;( 0xFFFD8018 ) /* (ADC) ADC Channel Status Register */</td></tr>
<tr class="separator:ae0e58fc5c5066507fc970f44d871bf9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9313c0e3e66a87c7d7f060ad63f5a788"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a9313c0e3e66a87c7d7f060ad63f5a788">AT91C_ADC_IER</a>&#160;&#160;&#160;( 0xFFFD8024 ) /* (ADC) ADC Interrupt Enable Register */</td></tr>
<tr class="separator:a9313c0e3e66a87c7d7f060ad63f5a788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00db6d32482d1a19ed2e52aabf3fac8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a00db6d32482d1a19ed2e52aabf3fac8b">AT91C_ADC_SR</a>&#160;&#160;&#160;( 0xFFFD801C ) /* (ADC) ADC Status Register */</td></tr>
<tr class="separator:a00db6d32482d1a19ed2e52aabf3fac8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a183514b7877b61f4d197a266f5fb3901"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a183514b7877b61f4d197a266f5fb3901">AT91C_ADC_CHDR</a>&#160;&#160;&#160;( 0xFFFD8014 ) /* (ADC) ADC Channel Disable Register */</td></tr>
<tr class="separator:a183514b7877b61f4d197a266f5fb3901"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad61c454c2163fd559a550e57438cc6d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ad61c454c2163fd559a550e57438cc6d4">AT91C_ADC_IDR</a>&#160;&#160;&#160;( 0xFFFD8028 ) /* (ADC) ADC Interrupt Disable Register */</td></tr>
<tr class="separator:ad61c454c2163fd559a550e57438cc6d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a9ed21be1e440d5b6a55b2ec769881b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a5a9ed21be1e440d5b6a55b2ec769881b">AT91C_ADC_LCDR</a>&#160;&#160;&#160;( 0xFFFD8020 ) /* (ADC) ADC Last Converted Data Register */</td></tr>
<tr class="separator:a5a9ed21be1e440d5b6a55b2ec769881b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5f6f7b779df4fc5f6289e6209187608"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa5f6f7b779df4fc5f6289e6209187608">AT91C_SSC_PTCR</a>&#160;&#160;&#160;( 0xFFFD4120 ) /* (PDC_SSC) PDC Transfer Control Register */</td></tr>
<tr class="separator:aa5f6f7b779df4fc5f6289e6209187608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacda54a58a6d6706619c1d6088877fe1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aacda54a58a6d6706619c1d6088877fe1">AT91C_SSC_TNPR</a>&#160;&#160;&#160;( 0xFFFD4118 ) /* (PDC_SSC) Transmit Next Pointer Register */</td></tr>
<tr class="separator:aacda54a58a6d6706619c1d6088877fe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a853daa41885819130b99a0e2214615ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a853daa41885819130b99a0e2214615ab">AT91C_SSC_RNPR</a>&#160;&#160;&#160;( 0xFFFD4110 ) /* (PDC_SSC) Receive Next Pointer Register */</td></tr>
<tr class="separator:a853daa41885819130b99a0e2214615ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a191a1106602f2d19c81e78c28cc8d588"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a191a1106602f2d19c81e78c28cc8d588">AT91C_SSC_TPR</a>&#160;&#160;&#160;( 0xFFFD4108 ) /* (PDC_SSC) Transmit Pointer Register */</td></tr>
<tr class="separator:a191a1106602f2d19c81e78c28cc8d588"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10a6157b682e8d9170a7bd9b6b4288d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a10a6157b682e8d9170a7bd9b6b4288d3">AT91C_SSC_RPR</a>&#160;&#160;&#160;( 0xFFFD4100 ) /* (PDC_SSC) Receive Pointer Register */</td></tr>
<tr class="separator:a10a6157b682e8d9170a7bd9b6b4288d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ba2486c2064b7dd2b3506e37b19972d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a3ba2486c2064b7dd2b3506e37b19972d">AT91C_SSC_PTSR</a>&#160;&#160;&#160;( 0xFFFD4124 ) /* (PDC_SSC) PDC Transfer Status Register */</td></tr>
<tr class="separator:a3ba2486c2064b7dd2b3506e37b19972d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53a7501045baecf8bd01c013dbe4c104"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a53a7501045baecf8bd01c013dbe4c104">AT91C_SSC_TNCR</a>&#160;&#160;&#160;( 0xFFFD411C ) /* (PDC_SSC) Transmit Next Counter Register */</td></tr>
<tr class="separator:a53a7501045baecf8bd01c013dbe4c104"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44508da72adc9ed12b256afe132dbc17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a44508da72adc9ed12b256afe132dbc17">AT91C_SSC_RNCR</a>&#160;&#160;&#160;( 0xFFFD4114 ) /* (PDC_SSC) Receive Next Counter Register */</td></tr>
<tr class="separator:a44508da72adc9ed12b256afe132dbc17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a287e7b0b1d4ffecd1d8c407481606f98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a287e7b0b1d4ffecd1d8c407481606f98">AT91C_SSC_TCR</a>&#160;&#160;&#160;( 0xFFFD410C ) /* (PDC_SSC) Transmit Counter Register */</td></tr>
<tr class="separator:a287e7b0b1d4ffecd1d8c407481606f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71cf421c0ff89108292103d07f9eebde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a71cf421c0ff89108292103d07f9eebde">AT91C_SSC_RCR</a>&#160;&#160;&#160;( 0xFFFD4104 ) /* (PDC_SSC) Receive Counter Register */</td></tr>
<tr class="separator:a71cf421c0ff89108292103d07f9eebde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb294d06149c386bd8c826ca841f729b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#adb294d06149c386bd8c826ca841f729b">AT91C_SSC_RFMR</a>&#160;&#160;&#160;( 0xFFFD4014 ) /* (SSC) Receive Frame <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="separator:adb294d06149c386bd8c826ca841f729b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae95efd136a149d3364e1c0407514f4fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae95efd136a149d3364e1c0407514f4fc">AT91C_SSC_CMR</a>&#160;&#160;&#160;( 0xFFFD4004 ) /* (SSC) Clock <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="separator:ae95efd136a149d3364e1c0407514f4fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e22415070eb929134f1e8136d65e2b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a3e22415070eb929134f1e8136d65e2b3">AT91C_SSC_IDR</a>&#160;&#160;&#160;( 0xFFFD4048 ) /* (SSC) Interrupt Disable Register */</td></tr>
<tr class="separator:a3e22415070eb929134f1e8136d65e2b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cccd19cfbd79fa795a21c2d3c4aefaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a4cccd19cfbd79fa795a21c2d3c4aefaa">AT91C_SSC_SR</a>&#160;&#160;&#160;( 0xFFFD4040 ) /* (SSC) Status Register */</td></tr>
<tr class="separator:a4cccd19cfbd79fa795a21c2d3c4aefaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d7cc069fc343d458fe799864977ac1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a0d7cc069fc343d458fe799864977ac1e">AT91C_SSC_RC0R</a>&#160;&#160;&#160;( 0xFFFD4038 ) /* (SSC) Receive Compare 0 Register */</td></tr>
<tr class="separator:a0d7cc069fc343d458fe799864977ac1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5c99a0a45b091b298df7b19aead869b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa5c99a0a45b091b298df7b19aead869b">AT91C_SSC_RSHR</a>&#160;&#160;&#160;( 0xFFFD4030 ) /* (SSC) Receive Sync Holding Register */</td></tr>
<tr class="separator:aa5c99a0a45b091b298df7b19aead869b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89baf0bfdb0f0cda250d7caf61eee506"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a89baf0bfdb0f0cda250d7caf61eee506">AT91C_SSC_RHR</a>&#160;&#160;&#160;( 0xFFFD4020 ) /* (SSC) Receive Holding Register */</td></tr>
<tr class="separator:a89baf0bfdb0f0cda250d7caf61eee506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36a9a8eb55f9f87b90d335d2281a2417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a36a9a8eb55f9f87b90d335d2281a2417">AT91C_SSC_TCMR</a>&#160;&#160;&#160;( 0xFFFD4018 ) /* (SSC) Transmit Clock <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="separator:a36a9a8eb55f9f87b90d335d2281a2417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4f7d43082ad7dee0c1af567fdd19dbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ad4f7d43082ad7dee0c1af567fdd19dbf">AT91C_SSC_RCMR</a>&#160;&#160;&#160;( 0xFFFD4010 ) /* (SSC) Receive Clock ModeRegister */</td></tr>
<tr class="separator:ad4f7d43082ad7dee0c1af567fdd19dbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a263bd24754999d5ecd4a2394ebe9454a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a263bd24754999d5ecd4a2394ebe9454a">AT91C_SSC_CR</a>&#160;&#160;&#160;( 0xFFFD4000 ) /* (SSC) Control Register */</td></tr>
<tr class="separator:a263bd24754999d5ecd4a2394ebe9454a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cef16080bfc99d378574efe37d4b842"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a6cef16080bfc99d378574efe37d4b842">AT91C_SSC_IMR</a>&#160;&#160;&#160;( 0xFFFD404C ) /* (SSC) Interrupt Mask Register */</td></tr>
<tr class="separator:a6cef16080bfc99d378574efe37d4b842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c71849c66d910b2327e91ec53be2d5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a0c71849c66d910b2327e91ec53be2d5f">AT91C_SSC_IER</a>&#160;&#160;&#160;( 0xFFFD4044 ) /* (SSC) Interrupt Enable Register */</td></tr>
<tr class="separator:a0c71849c66d910b2327e91ec53be2d5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6d311f7afc2cd0e38bacb757a5685cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae6d311f7afc2cd0e38bacb757a5685cc">AT91C_SSC_RC1R</a>&#160;&#160;&#160;( 0xFFFD403C ) /* (SSC) Receive Compare 1 Register */</td></tr>
<tr class="separator:ae6d311f7afc2cd0e38bacb757a5685cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade6190d9f20f8c615c1eeee3a69333a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ade6190d9f20f8c615c1eeee3a69333a8">AT91C_SSC_TSHR</a>&#160;&#160;&#160;( 0xFFFD4034 ) /* (SSC) Transmit Sync Holding Register */</td></tr>
<tr class="separator:ade6190d9f20f8c615c1eeee3a69333a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4124d482012bea78bc1653ade8742848"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a4124d482012bea78bc1653ade8742848">AT91C_SSC_THR</a>&#160;&#160;&#160;( 0xFFFD4024 ) /* (SSC) Transmit Holding Register */</td></tr>
<tr class="separator:a4124d482012bea78bc1653ade8742848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a604bc5ab5abb66756a3907e2fb829386"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a604bc5ab5abb66756a3907e2fb829386">AT91C_SSC_TFMR</a>&#160;&#160;&#160;( 0xFFFD401C ) /* (SSC) Transmit Frame <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="separator:a604bc5ab5abb66756a3907e2fb829386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8bcc58a8a75d09ee4bc0e8914be6af1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac8bcc58a8a75d09ee4bc0e8914be6af1">AT91C_US1_PTSR</a>&#160;&#160;&#160;( 0xFFFC4124 ) /* (PDC_US1) PDC Transfer Status Register */</td></tr>
<tr class="separator:ac8bcc58a8a75d09ee4bc0e8914be6af1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1917b9252da7a7ba72f3ba9c4a31621d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a1917b9252da7a7ba72f3ba9c4a31621d">AT91C_US1_TNCR</a>&#160;&#160;&#160;( 0xFFFC411C ) /* (PDC_US1) Transmit Next Counter Register */</td></tr>
<tr class="separator:a1917b9252da7a7ba72f3ba9c4a31621d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af48f2dff20474c8c9a223beab727ca7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af48f2dff20474c8c9a223beab727ca7a">AT91C_US1_RNCR</a>&#160;&#160;&#160;( 0xFFFC4114 ) /* (PDC_US1) Receive Next Counter Register */</td></tr>
<tr class="separator:af48f2dff20474c8c9a223beab727ca7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ac408528d521e4e4b8c813855ad908b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a5ac408528d521e4e4b8c813855ad908b">AT91C_US1_TCR</a>&#160;&#160;&#160;( 0xFFFC410C ) /* (PDC_US1) Transmit Counter Register */</td></tr>
<tr class="separator:a5ac408528d521e4e4b8c813855ad908b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7bc9a61b4311410067210fe5be6cf4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae7bc9a61b4311410067210fe5be6cf4e">AT91C_US1_RCR</a>&#160;&#160;&#160;( 0xFFFC4104 ) /* (PDC_US1) Receive Counter Register */</td></tr>
<tr class="separator:ae7bc9a61b4311410067210fe5be6cf4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0321db964bde1db2f00018ab0767b893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a0321db964bde1db2f00018ab0767b893">AT91C_US1_PTCR</a>&#160;&#160;&#160;( 0xFFFC4120 ) /* (PDC_US1) PDC Transfer Control Register */</td></tr>
<tr class="separator:a0321db964bde1db2f00018ab0767b893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a015371076e034d328e679f3fa6b8bb94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a015371076e034d328e679f3fa6b8bb94">AT91C_US1_TNPR</a>&#160;&#160;&#160;( 0xFFFC4118 ) /* (PDC_US1) Transmit Next Pointer Register */</td></tr>
<tr class="separator:a015371076e034d328e679f3fa6b8bb94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ae00f6533a59997f3410cff4baa34f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a7ae00f6533a59997f3410cff4baa34f3">AT91C_US1_RNPR</a>&#160;&#160;&#160;( 0xFFFC4110 ) /* (PDC_US1) Receive Next Pointer Register */</td></tr>
<tr class="separator:a7ae00f6533a59997f3410cff4baa34f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa39b07d921ad67044b6bd587a5bb5e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa39b07d921ad67044b6bd587a5bb5e4d">AT91C_US1_TPR</a>&#160;&#160;&#160;( 0xFFFC4108 ) /* (PDC_US1) Transmit Pointer Register */</td></tr>
<tr class="separator:aa39b07d921ad67044b6bd587a5bb5e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa310bed7d45bfe16684c8bf25f3efee7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa310bed7d45bfe16684c8bf25f3efee7">AT91C_US1_RPR</a>&#160;&#160;&#160;( 0xFFFC4100 ) /* (PDC_US1) Receive Pointer Register */</td></tr>
<tr class="separator:aa310bed7d45bfe16684c8bf25f3efee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a478828676943b0dac24950a447e09d9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a478828676943b0dac24950a447e09d9e">AT91C_US1_XXR</a>&#160;&#160;&#160;( 0xFFFC4048 ) /* (US1) XON_XOFF Register */</td></tr>
<tr class="separator:a478828676943b0dac24950a447e09d9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6cfe7f0e690577826727939c28f61c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa6cfe7f0e690577826727939c28f61c7">AT91C_US1_RHR</a>&#160;&#160;&#160;( 0xFFFC4018 ) /* (US1) Receiver Holding Register */</td></tr>
<tr class="separator:aa6cfe7f0e690577826727939c28f61c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a015e3681835f62cb310135951a0b3b34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a015e3681835f62cb310135951a0b3b34">AT91C_US1_IMR</a>&#160;&#160;&#160;( 0xFFFC4010 ) /* (US1) Interrupt Mask Register */</td></tr>
<tr class="separator:a015e3681835f62cb310135951a0b3b34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a217b096eb2058c2233fdd0863005a100"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a217b096eb2058c2233fdd0863005a100">AT91C_US1_IER</a>&#160;&#160;&#160;( 0xFFFC4008 ) /* (US1) Interrupt Enable Register */</td></tr>
<tr class="separator:a217b096eb2058c2233fdd0863005a100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ba13116cdbdc38c28a7947cb6e07208"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a0ba13116cdbdc38c28a7947cb6e07208">AT91C_US1_CR</a>&#160;&#160;&#160;( 0xFFFC4000 ) /* (US1) Control Register */</td></tr>
<tr class="separator:a0ba13116cdbdc38c28a7947cb6e07208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3580e23d8e44cce7286834378b9bebf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a3580e23d8e44cce7286834378b9bebf9">AT91C_US1_RTOR</a>&#160;&#160;&#160;( 0xFFFC4024 ) /* (US1) Receiver Time-out Register */</td></tr>
<tr class="separator:a3580e23d8e44cce7286834378b9bebf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c656e638af7231ef0e8a7eb91606e51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a8c656e638af7231ef0e8a7eb91606e51">AT91C_US1_THR</a>&#160;&#160;&#160;( 0xFFFC401C ) /* (US1) Transmitter Holding Register */</td></tr>
<tr class="separator:a8c656e638af7231ef0e8a7eb91606e51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f2daa04e941f4f6dab81453467dfa9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a1f2daa04e941f4f6dab81453467dfa9f">AT91C_US1_CSR</a>&#160;&#160;&#160;( 0xFFFC4014 ) /* (US1) Channel Status Register */</td></tr>
<tr class="separator:a1f2daa04e941f4f6dab81453467dfa9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6013f9d9db0531caae86476c7c535f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ad6013f9d9db0531caae86476c7c535f2">AT91C_US1_IDR</a>&#160;&#160;&#160;( 0xFFFC400C ) /* (US1) Interrupt Disable Register */</td></tr>
<tr class="separator:ad6013f9d9db0531caae86476c7c535f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a474dacf039451dbc1dd95647bf180710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a474dacf039451dbc1dd95647bf180710">AT91C_US1_FIDI</a>&#160;&#160;&#160;( 0xFFFC4040 ) /* (US1) FI_DI_Ratio Register */</td></tr>
<tr class="separator:a474dacf039451dbc1dd95647bf180710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1b540599d25fd3e08e7796a4abad209"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae1b540599d25fd3e08e7796a4abad209">AT91C_US1_BRGR</a>&#160;&#160;&#160;( 0xFFFC4020 ) /* (US1) Baud Rate Generator Register */</td></tr>
<tr class="separator:ae1b540599d25fd3e08e7796a4abad209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2a9703d1ccbfbf02efcbb24c780a78b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac2a9703d1ccbfbf02efcbb24c780a78b">AT91C_US1_TTGR</a>&#160;&#160;&#160;( 0xFFFC4028 ) /* (US1) Transmitter Time-guard Register */</td></tr>
<tr class="separator:ac2a9703d1ccbfbf02efcbb24c780a78b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1d05b2c8d6badfca979db9a8802be8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae1d05b2c8d6badfca979db9a8802be8e">AT91C_US1_IF</a>&#160;&#160;&#160;( 0xFFFC404C ) /* (US1) IRDA_FILTER Register */</td></tr>
<tr class="separator:ae1d05b2c8d6badfca979db9a8802be8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19c4762d433ac3a9ad23ed80fd8984f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a19c4762d433ac3a9ad23ed80fd8984f3">AT91C_US1_NER</a>&#160;&#160;&#160;( 0xFFFC4044 ) /* (US1) Nb Errors Register */</td></tr>
<tr class="separator:a19c4762d433ac3a9ad23ed80fd8984f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac540adfcc59587e54b9e92d889019bb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac540adfcc59587e54b9e92d889019bb3">AT91C_US1_MR</a>&#160;&#160;&#160;( 0xFFFC4004 ) /* (US1) <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="separator:ac540adfcc59587e54b9e92d889019bb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf3341465bd017c325b8202870f51a87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#adf3341465bd017c325b8202870f51a87">AT91C_US0_PTCR</a>&#160;&#160;&#160;( 0xFFFC0120 ) /* (PDC_US0) PDC Transfer Control Register */</td></tr>
<tr class="separator:adf3341465bd017c325b8202870f51a87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dff1393bfe24b37d2ffbbc026c18d5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a1dff1393bfe24b37d2ffbbc026c18d5e">AT91C_US0_TNPR</a>&#160;&#160;&#160;( 0xFFFC0118 ) /* (PDC_US0) Transmit Next Pointer Register */</td></tr>
<tr class="separator:a1dff1393bfe24b37d2ffbbc026c18d5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4379d54617a5f94d3f21a07320bbd3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ad4379d54617a5f94d3f21a07320bbd3a">AT91C_US0_RNPR</a>&#160;&#160;&#160;( 0xFFFC0110 ) /* (PDC_US0) Receive Next Pointer Register */</td></tr>
<tr class="separator:ad4379d54617a5f94d3f21a07320bbd3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53cfafd838c21b78b9da1d82f664729a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a53cfafd838c21b78b9da1d82f664729a">AT91C_US0_TPR</a>&#160;&#160;&#160;( 0xFFFC0108 ) /* (PDC_US0) Transmit Pointer Register */</td></tr>
<tr class="separator:a53cfafd838c21b78b9da1d82f664729a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d76d048d064cb8b1bda38d6b9225e8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a8d76d048d064cb8b1bda38d6b9225e8b">AT91C_US0_RPR</a>&#160;&#160;&#160;( 0xFFFC0100 ) /* (PDC_US0) Receive Pointer Register */</td></tr>
<tr class="separator:a8d76d048d064cb8b1bda38d6b9225e8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd8b3f85323b001581da09ac44b51ba0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#acd8b3f85323b001581da09ac44b51ba0">AT91C_US0_PTSR</a>&#160;&#160;&#160;( 0xFFFC0124 ) /* (PDC_US0) PDC Transfer Status Register */</td></tr>
<tr class="separator:acd8b3f85323b001581da09ac44b51ba0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dfa7d709c1cdd2118badd3d86dbef05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a3dfa7d709c1cdd2118badd3d86dbef05">AT91C_US0_TNCR</a>&#160;&#160;&#160;( 0xFFFC011C ) /* (PDC_US0) Transmit Next Counter Register */</td></tr>
<tr class="separator:a3dfa7d709c1cdd2118badd3d86dbef05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a299bd61c801130a2bd54a9759ceed79a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a299bd61c801130a2bd54a9759ceed79a">AT91C_US0_RNCR</a>&#160;&#160;&#160;( 0xFFFC0114 ) /* (PDC_US0) Receive Next Counter Register */</td></tr>
<tr class="separator:a299bd61c801130a2bd54a9759ceed79a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c094c55fdb12ebd74ff16ee05837ee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a7c094c55fdb12ebd74ff16ee05837ee8">AT91C_US0_TCR</a>&#160;&#160;&#160;( 0xFFFC010C ) /* (PDC_US0) Transmit Counter Register */</td></tr>
<tr class="separator:a7c094c55fdb12ebd74ff16ee05837ee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb42edcfe4420c1741c67a6fcc1c7940"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#afb42edcfe4420c1741c67a6fcc1c7940">AT91C_US0_RCR</a>&#160;&#160;&#160;( 0xFFFC0104 ) /* (PDC_US0) Receive Counter Register */</td></tr>
<tr class="separator:afb42edcfe4420c1741c67a6fcc1c7940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb0859b2f4e268443144c8a12372740b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#adb0859b2f4e268443144c8a12372740b">AT91C_US0_TTGR</a>&#160;&#160;&#160;( 0xFFFC0028 ) /* (US0) Transmitter Time-guard Register */</td></tr>
<tr class="separator:adb0859b2f4e268443144c8a12372740b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26bb61f30f66cf9e74945c0fe6c8081d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a26bb61f30f66cf9e74945c0fe6c8081d">AT91C_US0_BRGR</a>&#160;&#160;&#160;( 0xFFFC0020 ) /* (US0) Baud Rate Generator Register */</td></tr>
<tr class="separator:a26bb61f30f66cf9e74945c0fe6c8081d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56934e1cafe3743d3953503124783e23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a56934e1cafe3743d3953503124783e23">AT91C_US0_RHR</a>&#160;&#160;&#160;( 0xFFFC0018 ) /* (US0) Receiver Holding Register */</td></tr>
<tr class="separator:a56934e1cafe3743d3953503124783e23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab60291422f5f68fd0a3fb2cb0ada51ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ab60291422f5f68fd0a3fb2cb0ada51ee">AT91C_US0_IMR</a>&#160;&#160;&#160;( 0xFFFC0010 ) /* (US0) Interrupt Mask Register */</td></tr>
<tr class="separator:ab60291422f5f68fd0a3fb2cb0ada51ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a64d545337665b0f1391160faaaced6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a0a64d545337665b0f1391160faaaced6">AT91C_US0_NER</a>&#160;&#160;&#160;( 0xFFFC0044 ) /* (US0) Nb Errors Register */</td></tr>
<tr class="separator:a0a64d545337665b0f1391160faaaced6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f5751a6d87eb133bad4228b999269ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a8f5751a6d87eb133bad4228b999269ea">AT91C_US0_RTOR</a>&#160;&#160;&#160;( 0xFFFC0024 ) /* (US0) Receiver Time-out Register */</td></tr>
<tr class="separator:a8f5751a6d87eb133bad4228b999269ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a949eb57676c8afb4bcd1db1dce635cfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a949eb57676c8afb4bcd1db1dce635cfe">AT91C_US0_XXR</a>&#160;&#160;&#160;( 0xFFFC0048 ) /* (US0) XON_XOFF Register */</td></tr>
<tr class="separator:a949eb57676c8afb4bcd1db1dce635cfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76e6e7e7a078af79d274422696176a91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a76e6e7e7a078af79d274422696176a91">AT91C_US0_FIDI</a>&#160;&#160;&#160;( 0xFFFC0040 ) /* (US0) FI_DI_Ratio Register */</td></tr>
<tr class="separator:a76e6e7e7a078af79d274422696176a91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeec6376a574c77da0d274a1fcbfa3326"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aeec6376a574c77da0d274a1fcbfa3326">AT91C_US0_CR</a>&#160;&#160;&#160;( 0xFFFC0000 ) /* (US0) Control Register */</td></tr>
<tr class="separator:aeec6376a574c77da0d274a1fcbfa3326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9e151567643bac9188d546ec8c83ad9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ad9e151567643bac9188d546ec8c83ad9">AT91C_US0_IER</a>&#160;&#160;&#160;( 0xFFFC0008 ) /* (US0) Interrupt Enable Register */</td></tr>
<tr class="separator:ad9e151567643bac9188d546ec8c83ad9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafeaab3c273a4901d0c1ce6e27290623"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aafeaab3c273a4901d0c1ce6e27290623">AT91C_US0_IF</a>&#160;&#160;&#160;( 0xFFFC004C ) /* (US0) IRDA_FILTER Register */</td></tr>
<tr class="separator:aafeaab3c273a4901d0c1ce6e27290623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6adc45bea5fc4a45ea9ba09cf6072683"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a6adc45bea5fc4a45ea9ba09cf6072683">AT91C_US0_MR</a>&#160;&#160;&#160;( 0xFFFC0004 ) /* (US0) <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="separator:a6adc45bea5fc4a45ea9ba09cf6072683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fd2674d21225f8229f75558597722f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a8fd2674d21225f8229f75558597722f4">AT91C_US0_IDR</a>&#160;&#160;&#160;( 0xFFFC000C ) /* (US0) Interrupt Disable Register */</td></tr>
<tr class="separator:a8fd2674d21225f8229f75558597722f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf9eee205e881a7a9820a7448f65be88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#adf9eee205e881a7a9820a7448f65be88">AT91C_US0_CSR</a>&#160;&#160;&#160;( 0xFFFC0014 ) /* (US0) Channel Status Register */</td></tr>
<tr class="separator:adf9eee205e881a7a9820a7448f65be88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e435f536bb1948c1e97ca5e3b6133e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a0e435f536bb1948c1e97ca5e3b6133e0">AT91C_US0_THR</a>&#160;&#160;&#160;( 0xFFFC001C ) /* (US0) Transmitter Holding Register */</td></tr>
<tr class="separator:a0e435f536bb1948c1e97ca5e3b6133e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad7ee683b465e9e8ff024444b87ffb09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aad7ee683b465e9e8ff024444b87ffb09">AT91C_TWI_RHR</a>&#160;&#160;&#160;( 0xFFFB8030 ) /* (TWI) Receive Holding Register */</td></tr>
<tr class="separator:aad7ee683b465e9e8ff024444b87ffb09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6bbe1d04237ac95769ee7165ceb2e88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa6bbe1d04237ac95769ee7165ceb2e88">AT91C_TWI_IDR</a>&#160;&#160;&#160;( 0xFFFB8028 ) /* (TWI) Interrupt Disable Register */</td></tr>
<tr class="separator:aa6bbe1d04237ac95769ee7165ceb2e88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35551b8aa5276e34c0c2db4fb32bbc38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a35551b8aa5276e34c0c2db4fb32bbc38">AT91C_TWI_SR</a>&#160;&#160;&#160;( 0xFFFB8020 ) /* (TWI) Status Register */</td></tr>
<tr class="separator:a35551b8aa5276e34c0c2db4fb32bbc38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7b5a89edfd261b24b258e2730938593"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af7b5a89edfd261b24b258e2730938593">AT91C_TWI_CWGR</a>&#160;&#160;&#160;( 0xFFFB8010 ) /* (TWI) Clock Waveform Generator Register */</td></tr>
<tr class="separator:af7b5a89edfd261b24b258e2730938593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22280439e40e39bfda227017e019c541"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a22280439e40e39bfda227017e019c541">AT91C_TWI_SMR</a>&#160;&#160;&#160;( 0xFFFB8008 ) /* (TWI) Slave <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="separator:a22280439e40e39bfda227017e019c541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab70866fe6980485abdc71436c4c666e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ab70866fe6980485abdc71436c4c666e3">AT91C_TWI_CR</a>&#160;&#160;&#160;( 0xFFFB8000 ) /* (TWI) Control Register */</td></tr>
<tr class="separator:ab70866fe6980485abdc71436c4c666e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a552888d871fec466c05478ee2042b2ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a552888d871fec466c05478ee2042b2ec">AT91C_TWI_THR</a>&#160;&#160;&#160;( 0xFFFB8034 ) /* (TWI) Transmit Holding Register */</td></tr>
<tr class="separator:a552888d871fec466c05478ee2042b2ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8064786a95cc468d45e9f7037d6ad7c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a8064786a95cc468d45e9f7037d6ad7c0">AT91C_TWI_IMR</a>&#160;&#160;&#160;( 0xFFFB802C ) /* (TWI) Interrupt Mask Register */</td></tr>
<tr class="separator:a8064786a95cc468d45e9f7037d6ad7c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfb146945a6be80740b8b6ffaf553de5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#adfb146945a6be80740b8b6ffaf553de5">AT91C_TWI_IER</a>&#160;&#160;&#160;( 0xFFFB8024 ) /* (TWI) Interrupt Enable Register */</td></tr>
<tr class="separator:adfb146945a6be80740b8b6ffaf553de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3602dbdfaf7fe8915c8da17025bcce49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a3602dbdfaf7fe8915c8da17025bcce49">AT91C_TWI_IADR</a>&#160;&#160;&#160;( 0xFFFB800C ) /* (TWI) Internal Address Register */</td></tr>
<tr class="separator:a3602dbdfaf7fe8915c8da17025bcce49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5fb1fb425f6ef83633501ea421a7973"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ab5fb1fb425f6ef83633501ea421a7973">AT91C_TWI_MMR</a>&#160;&#160;&#160;( 0xFFFB8004 ) /* (TWI) Master <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="separator:ab5fb1fb425f6ef83633501ea421a7973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7a7e692a485bd1984655fb775b5993f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ad7a7e692a485bd1984655fb775b5993f">AT91C_TC2_IMR</a>&#160;&#160;&#160;( 0xFFFA00AC ) /* (TC2) Interrupt Mask Register */</td></tr>
<tr class="separator:ad7a7e692a485bd1984655fb775b5993f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acde2cdbf96a6d3d9efe273e5484b1c8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#acde2cdbf96a6d3d9efe273e5484b1c8f">AT91C_TC2_IER</a>&#160;&#160;&#160;( 0xFFFA00A4 ) /* (TC2) Interrupt Enable Register */</td></tr>
<tr class="separator:acde2cdbf96a6d3d9efe273e5484b1c8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e87e75bd04d57480f47bdd325ceb62a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a6e87e75bd04d57480f47bdd325ceb62a">AT91C_TC2_RC</a>&#160;&#160;&#160;( 0xFFFA009C ) /* (TC2) Register C */</td></tr>
<tr class="separator:a6e87e75bd04d57480f47bdd325ceb62a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab71cc78f9acf543d633fa4932ac6d0af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ab71cc78f9acf543d633fa4932ac6d0af">AT91C_TC2_RA</a>&#160;&#160;&#160;( 0xFFFA0094 ) /* (TC2) Register <a class="el" href="Softune_2MB96340_2port_8c.html#ae2572b8ee3e438f22571e0214222bd1b">A</a> */</td></tr>
<tr class="separator:ab71cc78f9acf543d633fa4932ac6d0af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1eb803ee12cb377ff6415dd99ed7af3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa1eb803ee12cb377ff6415dd99ed7af3">AT91C_TC2_CMR</a>&#160;&#160;&#160;( 0xFFFA0084 ) /* (TC2) Channel <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register (Capture <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> / Waveform <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a>) */</td></tr>
<tr class="separator:aa1eb803ee12cb377ff6415dd99ed7af3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac45691dc6c22a34bcf24d1f2a672091e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac45691dc6c22a34bcf24d1f2a672091e">AT91C_TC2_IDR</a>&#160;&#160;&#160;( 0xFFFA00A8 ) /* (TC2) Interrupt Disable Register */</td></tr>
<tr class="separator:ac45691dc6c22a34bcf24d1f2a672091e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6775d11c990ac2929003e4bed7dfd2eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a6775d11c990ac2929003e4bed7dfd2eb">AT91C_TC2_SR</a>&#160;&#160;&#160;( 0xFFFA00A0 ) /* (TC2) Status Register */</td></tr>
<tr class="separator:a6775d11c990ac2929003e4bed7dfd2eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f940f585055b37bc1b28f7f884b845b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a0f940f585055b37bc1b28f7f884b845b">AT91C_TC2_RB</a>&#160;&#160;&#160;( 0xFFFA0098 ) /* (TC2) Register B */</td></tr>
<tr class="separator:a0f940f585055b37bc1b28f7f884b845b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89655cc2b3db98c2e3205e9697cca20e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a89655cc2b3db98c2e3205e9697cca20e">AT91C_TC2_CV</a>&#160;&#160;&#160;( 0xFFFA0090 ) /* (TC2) Counter Value */</td></tr>
<tr class="separator:a89655cc2b3db98c2e3205e9697cca20e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec022d7f98ede6ad9e7f39c7545b4c2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aec022d7f98ede6ad9e7f39c7545b4c2c">AT91C_TC2_CCR</a>&#160;&#160;&#160;( 0xFFFA0080 ) /* (TC2) Channel Control Register */</td></tr>
<tr class="separator:aec022d7f98ede6ad9e7f39c7545b4c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd3beef9d8010832ed7fac32f9172186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#abd3beef9d8010832ed7fac32f9172186">AT91C_TC1_IMR</a>&#160;&#160;&#160;( 0xFFFA006C ) /* (TC1) Interrupt Mask Register */</td></tr>
<tr class="separator:abd3beef9d8010832ed7fac32f9172186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedd80518a02dce6e3b515a146e765102"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aedd80518a02dce6e3b515a146e765102">AT91C_TC1_IER</a>&#160;&#160;&#160;( 0xFFFA0064 ) /* (TC1) Interrupt Enable Register */</td></tr>
<tr class="separator:aedd80518a02dce6e3b515a146e765102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1ba87507afc334c83a8faf4220108bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae1ba87507afc334c83a8faf4220108bb">AT91C_TC1_RC</a>&#160;&#160;&#160;( 0xFFFA005C ) /* (TC1) Register C */</td></tr>
<tr class="separator:ae1ba87507afc334c83a8faf4220108bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2abd9a801b7f3ccc6acb5c143f95e58e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a2abd9a801b7f3ccc6acb5c143f95e58e">AT91C_TC1_RA</a>&#160;&#160;&#160;( 0xFFFA0054 ) /* (TC1) Register <a class="el" href="Softune_2MB96340_2port_8c.html#ae2572b8ee3e438f22571e0214222bd1b">A</a> */</td></tr>
<tr class="separator:a2abd9a801b7f3ccc6acb5c143f95e58e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6ff81ccb2c03eca5c0077f1f98d5287"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae6ff81ccb2c03eca5c0077f1f98d5287">AT91C_TC1_CMR</a>&#160;&#160;&#160;( 0xFFFA0044 ) /* (TC1) Channel <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register (Capture <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> / Waveform <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a>) */</td></tr>
<tr class="separator:ae6ff81ccb2c03eca5c0077f1f98d5287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a096b8a1863b0a0b4f15d9c186bfab6fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a096b8a1863b0a0b4f15d9c186bfab6fa">AT91C_TC1_IDR</a>&#160;&#160;&#160;( 0xFFFA0068 ) /* (TC1) Interrupt Disable Register */</td></tr>
<tr class="separator:a096b8a1863b0a0b4f15d9c186bfab6fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add3309812aa0e1201930857f83a25b78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#add3309812aa0e1201930857f83a25b78">AT91C_TC1_SR</a>&#160;&#160;&#160;( 0xFFFA0060 ) /* (TC1) Status Register */</td></tr>
<tr class="separator:add3309812aa0e1201930857f83a25b78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad85f4c1ae474ae74a9f193f7c7cc81cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ad85f4c1ae474ae74a9f193f7c7cc81cf">AT91C_TC1_RB</a>&#160;&#160;&#160;( 0xFFFA0058 ) /* (TC1) Register B */</td></tr>
<tr class="separator:ad85f4c1ae474ae74a9f193f7c7cc81cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7bc7d53130111ce71e3f194fafeabab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa7bc7d53130111ce71e3f194fafeabab">AT91C_TC1_CV</a>&#160;&#160;&#160;( 0xFFFA0050 ) /* (TC1) Counter Value */</td></tr>
<tr class="separator:aa7bc7d53130111ce71e3f194fafeabab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d1271089d8f94c1e91a638f60f1a30e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a6d1271089d8f94c1e91a638f60f1a30e">AT91C_TC1_CCR</a>&#160;&#160;&#160;( 0xFFFA0040 ) /* (TC1) Channel Control Register */</td></tr>
<tr class="separator:a6d1271089d8f94c1e91a638f60f1a30e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a910eb1ba8e12734da7c04c19707eb6b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a910eb1ba8e12734da7c04c19707eb6b8">AT91C_TC0_IMR</a>&#160;&#160;&#160;( 0xFFFA002C ) /* (TC0) Interrupt Mask Register */</td></tr>
<tr class="separator:a910eb1ba8e12734da7c04c19707eb6b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26e7f978fd38a87fcdf971dc8f870341"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a26e7f978fd38a87fcdf971dc8f870341">AT91C_TC0_IER</a>&#160;&#160;&#160;( 0xFFFA0024 ) /* (TC0) Interrupt Enable Register */</td></tr>
<tr class="separator:a26e7f978fd38a87fcdf971dc8f870341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70e91b7a4b022e8985559be791facecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a70e91b7a4b022e8985559be791facecd">AT91C_TC0_RC</a>&#160;&#160;&#160;( 0xFFFA001C ) /* (TC0) Register C */</td></tr>
<tr class="separator:a70e91b7a4b022e8985559be791facecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac36fce651dac995e60837f8afffc67f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac36fce651dac995e60837f8afffc67f5">AT91C_TC0_RA</a>&#160;&#160;&#160;( 0xFFFA0014 ) /* (TC0) Register <a class="el" href="Softune_2MB96340_2port_8c.html#ae2572b8ee3e438f22571e0214222bd1b">A</a> */</td></tr>
<tr class="separator:ac36fce651dac995e60837f8afffc67f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac8cde05837a35a8246cb4b58400894c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aac8cde05837a35a8246cb4b58400894c">AT91C_TC0_CMR</a>&#160;&#160;&#160;( 0xFFFA0004 ) /* (TC0) Channel <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register (Capture <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> / Waveform <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a>) */</td></tr>
<tr class="separator:aac8cde05837a35a8246cb4b58400894c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6ec17816f26986770aee105c7091c68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae6ec17816f26986770aee105c7091c68">AT91C_TC0_IDR</a>&#160;&#160;&#160;( 0xFFFA0028 ) /* (TC0) Interrupt Disable Register */</td></tr>
<tr class="separator:ae6ec17816f26986770aee105c7091c68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14381be1f6ceeb1de311e10d9aac62d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a14381be1f6ceeb1de311e10d9aac62d9">AT91C_TC0_SR</a>&#160;&#160;&#160;( 0xFFFA0020 ) /* (TC0) Status Register */</td></tr>
<tr class="separator:a14381be1f6ceeb1de311e10d9aac62d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46587d3344f065d9db3ffea75e4e3ed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a46587d3344f065d9db3ffea75e4e3ed0">AT91C_TC0_RB</a>&#160;&#160;&#160;( 0xFFFA0018 ) /* (TC0) Register B */</td></tr>
<tr class="separator:a46587d3344f065d9db3ffea75e4e3ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a902d83edf7113f99d72f1d8b67409a8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a902d83edf7113f99d72f1d8b67409a8a">AT91C_TC0_CV</a>&#160;&#160;&#160;( 0xFFFA0010 ) /* (TC0) Counter Value */</td></tr>
<tr class="separator:a902d83edf7113f99d72f1d8b67409a8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad139a6937250604e663db694ea526109"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ad139a6937250604e663db694ea526109">AT91C_TC0_CCR</a>&#160;&#160;&#160;( 0xFFFA0000 ) /* (TC0) Channel Control Register */</td></tr>
<tr class="separator:ad139a6937250604e663db694ea526109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a071d3dd587c3a4ed95c253a48cb1c9a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a071d3dd587c3a4ed95c253a48cb1c9a6">AT91C_TCB_BMR</a>&#160;&#160;&#160;( 0xFFFA00C4 ) /* (TCB) TC Block <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="separator:a071d3dd587c3a4ed95c253a48cb1c9a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19ebea53a82e1963c02fb19f1fc43918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a19ebea53a82e1963c02fb19f1fc43918">AT91C_TCB_BCR</a>&#160;&#160;&#160;( 0xFFFA00C0 ) /* (TCB) TC Block Control Register */</td></tr>
<tr class="separator:a19ebea53a82e1963c02fb19f1fc43918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98e00c0ca45a41b90e2e04b7a9886590"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a98e00c0ca45a41b90e2e04b7a9886590">AT91C_CH3_CUPDR</a>&#160;&#160;&#160;( 0xFFFCC270 ) /* (PWMC_CH3) Channel Update Register */</td></tr>
<tr class="separator:a98e00c0ca45a41b90e2e04b7a9886590"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a988a8881a148806bbc203a2b0ed0c8e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a988a8881a148806bbc203a2b0ed0c8e7">AT91C_CH3_CPRDR</a>&#160;&#160;&#160;( 0xFFFCC268 ) /* (PWMC_CH3) Channel Period Register */</td></tr>
<tr class="separator:a988a8881a148806bbc203a2b0ed0c8e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52665699c36c867d908897dff4e13372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a52665699c36c867d908897dff4e13372">AT91C_CH3_CMR</a>&#160;&#160;&#160;( 0xFFFCC260 ) /* (PWMC_CH3) Channel <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="separator:a52665699c36c867d908897dff4e13372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5685fa69a6e6deb59c3e4ad9e88b64e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a5685fa69a6e6deb59c3e4ad9e88b64e2">AT91C_CH3_Reserved</a>&#160;&#160;&#160;( 0xFFFCC274 ) /* (PWMC_CH3) Reserved */</td></tr>
<tr class="separator:a5685fa69a6e6deb59c3e4ad9e88b64e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b6faccb3144ab85d907e3241d5ff9ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a5b6faccb3144ab85d907e3241d5ff9ed">AT91C_CH3_CCNTR</a>&#160;&#160;&#160;( 0xFFFCC26C ) /* (PWMC_CH3) Channel Counter Register */</td></tr>
<tr class="separator:a5b6faccb3144ab85d907e3241d5ff9ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a1885dccadba25fcdd548a0ed5a0f9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a1a1885dccadba25fcdd548a0ed5a0f9e">AT91C_CH3_CDTYR</a>&#160;&#160;&#160;( 0xFFFCC264 ) /* (PWMC_CH3) Channel Duty Cycle Register */</td></tr>
<tr class="separator:a1a1885dccadba25fcdd548a0ed5a0f9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9df7eb31c58fc94007f051dfa780ef44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a9df7eb31c58fc94007f051dfa780ef44">AT91C_CH2_CUPDR</a>&#160;&#160;&#160;( 0xFFFCC250 ) /* (PWMC_CH2) Channel Update Register */</td></tr>
<tr class="separator:a9df7eb31c58fc94007f051dfa780ef44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fd0ddccb8d6195d28901f3d391e7232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a3fd0ddccb8d6195d28901f3d391e7232">AT91C_CH2_CPRDR</a>&#160;&#160;&#160;( 0xFFFCC248 ) /* (PWMC_CH2) Channel Period Register */</td></tr>
<tr class="separator:a3fd0ddccb8d6195d28901f3d391e7232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b844351b0caedaeeb5dcc1e2e4d87c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a5b844351b0caedaeeb5dcc1e2e4d87c7">AT91C_CH2_CMR</a>&#160;&#160;&#160;( 0xFFFCC240 ) /* (PWMC_CH2) Channel <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="separator:a5b844351b0caedaeeb5dcc1e2e4d87c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e1852f71589a50bed3e831da94faa17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a6e1852f71589a50bed3e831da94faa17">AT91C_CH2_Reserved</a>&#160;&#160;&#160;( 0xFFFCC254 ) /* (PWMC_CH2) Reserved */</td></tr>
<tr class="separator:a6e1852f71589a50bed3e831da94faa17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99b486993af242de6a198ebfdf357d66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a99b486993af242de6a198ebfdf357d66">AT91C_CH2_CCNTR</a>&#160;&#160;&#160;( 0xFFFCC24C ) /* (PWMC_CH2) Channel Counter Register */</td></tr>
<tr class="separator:a99b486993af242de6a198ebfdf357d66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fb3e52dde7b100a928a4741631f10bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a0fb3e52dde7b100a928a4741631f10bf">AT91C_CH2_CDTYR</a>&#160;&#160;&#160;( 0xFFFCC244 ) /* (PWMC_CH2) Channel Duty Cycle Register */</td></tr>
<tr class="separator:a0fb3e52dde7b100a928a4741631f10bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b8736a3c6c2763ca44f8b62e9878d5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a5b8736a3c6c2763ca44f8b62e9878d5b">AT91C_CH1_CUPDR</a>&#160;&#160;&#160;( 0xFFFCC230 ) /* (PWMC_CH1) Channel Update Register */</td></tr>
<tr class="separator:a5b8736a3c6c2763ca44f8b62e9878d5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fe23f54b0333474c2f39aad45778049"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a8fe23f54b0333474c2f39aad45778049">AT91C_CH1_CPRDR</a>&#160;&#160;&#160;( 0xFFFCC228 ) /* (PWMC_CH1) Channel Period Register */</td></tr>
<tr class="separator:a8fe23f54b0333474c2f39aad45778049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e26f16a2b0cd65a226e4046d93e758d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a3e26f16a2b0cd65a226e4046d93e758d">AT91C_CH1_CMR</a>&#160;&#160;&#160;( 0xFFFCC220 ) /* (PWMC_CH1) Channel <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="separator:a3e26f16a2b0cd65a226e4046d93e758d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2524f9182f2692a930778f064a135a7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a2524f9182f2692a930778f064a135a7b">AT91C_CH1_Reserved</a>&#160;&#160;&#160;( 0xFFFCC234 ) /* (PWMC_CH1) Reserved */</td></tr>
<tr class="separator:a2524f9182f2692a930778f064a135a7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad2ef7db96b6768c53d05ca4f122adcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aad2ef7db96b6768c53d05ca4f122adcd">AT91C_CH1_CCNTR</a>&#160;&#160;&#160;( 0xFFFCC22C ) /* (PWMC_CH1) Channel Counter Register */</td></tr>
<tr class="separator:aad2ef7db96b6768c53d05ca4f122adcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a815c3ad1885d9a0a8087b8707382a766"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a815c3ad1885d9a0a8087b8707382a766">AT91C_CH1_CDTYR</a>&#160;&#160;&#160;( 0xFFFCC224 ) /* (PWMC_CH1) Channel Duty Cycle Register */</td></tr>
<tr class="separator:a815c3ad1885d9a0a8087b8707382a766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe56ae3a2992cf68cd3d5ef2949ea2d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#afe56ae3a2992cf68cd3d5ef2949ea2d6">AT91C_CH0_CUPDR</a>&#160;&#160;&#160;( 0xFFFCC210 ) /* (PWMC_CH0) Channel Update Register */</td></tr>
<tr class="separator:afe56ae3a2992cf68cd3d5ef2949ea2d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93e1d12d11248e2fcbb0c668ea45206b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a93e1d12d11248e2fcbb0c668ea45206b">AT91C_CH0_CPRDR</a>&#160;&#160;&#160;( 0xFFFCC208 ) /* (PWMC_CH0) Channel Period Register */</td></tr>
<tr class="separator:a93e1d12d11248e2fcbb0c668ea45206b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae75b321cfaac68273a74735895d6751"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aae75b321cfaac68273a74735895d6751">AT91C_CH0_CMR</a>&#160;&#160;&#160;( 0xFFFCC200 ) /* (PWMC_CH0) Channel <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="separator:aae75b321cfaac68273a74735895d6751"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1995dfeb491ac5c32ac7d8822f78710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae1995dfeb491ac5c32ac7d8822f78710">AT91C_CH0_Reserved</a>&#160;&#160;&#160;( 0xFFFCC214 ) /* (PWMC_CH0) Reserved */</td></tr>
<tr class="separator:ae1995dfeb491ac5c32ac7d8822f78710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae77b8a49337d83f4a57f3e416af95078"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae77b8a49337d83f4a57f3e416af95078">AT91C_CH0_CCNTR</a>&#160;&#160;&#160;( 0xFFFCC20C ) /* (PWMC_CH0) Channel Counter Register */</td></tr>
<tr class="separator:ae77b8a49337d83f4a57f3e416af95078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c0601dd8b4da19b76b53c12f1acdea1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a9c0601dd8b4da19b76b53c12f1acdea1">AT91C_CH0_CDTYR</a>&#160;&#160;&#160;( 0xFFFCC204 ) /* (PWMC_CH0) Channel Duty Cycle Register */</td></tr>
<tr class="separator:a9c0601dd8b4da19b76b53c12f1acdea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4deef43514fe6c052050cb67979421c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a4deef43514fe6c052050cb67979421c7">AT91C_PWMC_VR</a>&#160;&#160;&#160;( 0xFFFCC0FC ) /* (PWMC) PWMC <a class="el" href="Gbox420__Nano__Hempy_2Settings_8h.html#a01937197911f21a710b172ba8d9bee6c">Version</a> Register */</td></tr>
<tr class="separator:a4deef43514fe6c052050cb67979421c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a501d561efa98cdc2d1e92d45995baabf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a501d561efa98cdc2d1e92d45995baabf">AT91C_PWMC_ISR</a>&#160;&#160;&#160;( 0xFFFCC01C ) /* (PWMC) PWMC Interrupt Status Register */</td></tr>
<tr class="separator:a501d561efa98cdc2d1e92d45995baabf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abae5ad1dbcedf38d254c63f0cbf33dfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#abae5ad1dbcedf38d254c63f0cbf33dfc">AT91C_PWMC_IDR</a>&#160;&#160;&#160;( 0xFFFCC014 ) /* (PWMC) PWMC Interrupt Disable Register */</td></tr>
<tr class="separator:abae5ad1dbcedf38d254c63f0cbf33dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc443b3aad4ece9b474689b297d1fe6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#afc443b3aad4ece9b474689b297d1fe6d">AT91C_PWMC_SR</a>&#160;&#160;&#160;( 0xFFFCC00C ) /* (PWMC) PWMC Status Register */</td></tr>
<tr class="separator:afc443b3aad4ece9b474689b297d1fe6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a349c6cdf8efd599be9aad642d5947897"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a349c6cdf8efd599be9aad642d5947897">AT91C_PWMC_ENA</a>&#160;&#160;&#160;( 0xFFFCC004 ) /* (PWMC) PWMC Enable Register */</td></tr>
<tr class="separator:a349c6cdf8efd599be9aad642d5947897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af52294ff74025db434e4cd82eb504863"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af52294ff74025db434e4cd82eb504863">AT91C_PWMC_IMR</a>&#160;&#160;&#160;( 0xFFFCC018 ) /* (PWMC) PWMC Interrupt Mask Register */</td></tr>
<tr class="separator:af52294ff74025db434e4cd82eb504863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1677fa23df0aebce419d3ed6f916cd55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a1677fa23df0aebce419d3ed6f916cd55">AT91C_PWMC_MR</a>&#160;&#160;&#160;( 0xFFFCC000 ) /* (PWMC) PWMC <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td></tr>
<tr class="separator:a1677fa23df0aebce419d3ed6f916cd55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46b3482eea9839c7c0cb5b46981c25ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a46b3482eea9839c7c0cb5b46981c25ee">AT91C_PWMC_DIS</a>&#160;&#160;&#160;( 0xFFFCC008 ) /* (PWMC) PWMC Disable Register */</td></tr>
<tr class="separator:a46b3482eea9839c7c0cb5b46981c25ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5748102c4fa746762dabc4b81b1d2028"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a5748102c4fa746762dabc4b81b1d2028">AT91C_PWMC_IER</a>&#160;&#160;&#160;( 0xFFFCC010 ) /* (PWMC) PWMC Interrupt Enable Register */</td></tr>
<tr class="separator:a5748102c4fa746762dabc4b81b1d2028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a823df82602fcb595b04c9a5235f7bd68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a823df82602fcb595b04c9a5235f7bd68">AT91C_UDP_ISR</a>&#160;&#160;&#160;( 0xFFFB001C ) /* (UDP) Interrupt Status Register */</td></tr>
<tr class="separator:a823df82602fcb595b04c9a5235f7bd68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abaaf8614402eded1295065e638ef4905"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#abaaf8614402eded1295065e638ef4905">AT91C_UDP_IDR</a>&#160;&#160;&#160;( 0xFFFB0014 ) /* (UDP) Interrupt Disable Register */</td></tr>
<tr class="separator:abaaf8614402eded1295065e638ef4905"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d8e3c6d1d17dc2b6dfc2ab2339d06b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a2d8e3c6d1d17dc2b6dfc2ab2339d06b1">AT91C_UDP_GLBSTATE</a>&#160;&#160;&#160;( 0xFFFB0004 ) /* (UDP) Global State Register */</td></tr>
<tr class="separator:a2d8e3c6d1d17dc2b6dfc2ab2339d06b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a7f64596e71787c3efefff101b5e4e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a6a7f64596e71787c3efefff101b5e4e9">AT91C_UDP_FDR</a>&#160;&#160;&#160;( 0xFFFB0050 ) /* (UDP) Endpoint FIFO Data Register */</td></tr>
<tr class="separator:a6a7f64596e71787c3efefff101b5e4e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af73c7ae5c085b4fa6b20700ccb0bf189"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af73c7ae5c085b4fa6b20700ccb0bf189">AT91C_UDP_CSR</a>&#160;&#160;&#160;( 0xFFFB0030 ) /* (UDP) Endpoint Control and Status Register */</td></tr>
<tr class="separator:af73c7ae5c085b4fa6b20700ccb0bf189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19e8a3d4c6e02916b80873505969f35e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a19e8a3d4c6e02916b80873505969f35e">AT91C_UDP_RSTEP</a>&#160;&#160;&#160;( 0xFFFB0028 ) /* (UDP) Reset Endpoint Register */</td></tr>
<tr class="separator:a19e8a3d4c6e02916b80873505969f35e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cd67205ffcc66f514740b7cacc95c4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a0cd67205ffcc66f514740b7cacc95c4f">AT91C_UDP_ICR</a>&#160;&#160;&#160;( 0xFFFB0020 ) /* (UDP) Interrupt Clear Register */</td></tr>
<tr class="separator:a0cd67205ffcc66f514740b7cacc95c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb0413f682922a58ea1e83fe006b0439"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#abb0413f682922a58ea1e83fe006b0439">AT91C_UDP_IMR</a>&#160;&#160;&#160;( 0xFFFB0018 ) /* (UDP) Interrupt Mask Register */</td></tr>
<tr class="separator:abb0413f682922a58ea1e83fe006b0439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bf22f0aaf9a940db36d4b5ef7c2c53f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a2bf22f0aaf9a940db36d4b5ef7c2c53f">AT91C_UDP_IER</a>&#160;&#160;&#160;( 0xFFFB0010 ) /* (UDP) Interrupt Enable Register */</td></tr>
<tr class="separator:a2bf22f0aaf9a940db36d4b5ef7c2c53f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bb6a6bdaff5f26292c04974054a4a55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a1bb6a6bdaff5f26292c04974054a4a55">AT91C_UDP_FADDR</a>&#160;&#160;&#160;( 0xFFFB0008 ) /* (UDP) Function Address Register */</td></tr>
<tr class="separator:a1bb6a6bdaff5f26292c04974054a4a55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a825cf8db29e1346a4655ba9e4042073c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a825cf8db29e1346a4655ba9e4042073c">AT91C_UDP_NUM</a>&#160;&#160;&#160;( 0xFFFB0000 ) /* (UDP) Frame Number Register */</td></tr>
<tr class="separator:a825cf8db29e1346a4655ba9e4042073c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeea54d22764c1f8519e7e7418e99fee1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aeea54d22764c1f8519e7e7418e99fee1">AT91C_PIO_PA0</a>&#160;&#160;&#160;( 1 &lt;&lt; 0 )         /* Pin Controlled by PA0 */</td></tr>
<tr class="separator:aeea54d22764c1f8519e7e7418e99fee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b6398a74b18f0032e25c34ff539d4b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a6b6398a74b18f0032e25c34ff539d4b6">AT91C_PA0_PWM0</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#aeea54d22764c1f8519e7e7418e99fee1">AT91C_PIO_PA0</a> )  /*  PWM Channel 0 */</td></tr>
<tr class="separator:a6b6398a74b18f0032e25c34ff539d4b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0a4dad85246171a1b4062468e7a8b52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ab0a4dad85246171a1b4062468e7a8b52">AT91C_PA0_TIOA0</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#aeea54d22764c1f8519e7e7418e99fee1">AT91C_PIO_PA0</a> )  /*  Timer Counter 0 Multipurpose Timer I/O Pin <a class="el" href="Softune_2MB96340_2port_8c.html#ae2572b8ee3e438f22571e0214222bd1b">A</a> */</td></tr>
<tr class="separator:ab0a4dad85246171a1b4062468e7a8b52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a522269fc45e31f4d04bcc5b1c2a5d425"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a522269fc45e31f4d04bcc5b1c2a5d425">AT91C_PIO_PA1</a>&#160;&#160;&#160;( 1 &lt;&lt; 1 )         /* Pin Controlled by PA1 */</td></tr>
<tr class="separator:a522269fc45e31f4d04bcc5b1c2a5d425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cc0d20c61cdcee374ae6f709595a204"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a5cc0d20c61cdcee374ae6f709595a204">AT91C_PA1_PWM1</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a522269fc45e31f4d04bcc5b1c2a5d425">AT91C_PIO_PA1</a> )  /*  PWM Channel 1 */</td></tr>
<tr class="separator:a5cc0d20c61cdcee374ae6f709595a204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af39f130ed88dc02fcdac09704045416f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af39f130ed88dc02fcdac09704045416f">AT91C_PA1_TIOB0</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a522269fc45e31f4d04bcc5b1c2a5d425">AT91C_PIO_PA1</a> )  /*  Timer Counter 0 Multipurpose Timer I/O Pin B */</td></tr>
<tr class="separator:af39f130ed88dc02fcdac09704045416f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae235237779e93d17ad5c39b8c9031c18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae235237779e93d17ad5c39b8c9031c18">AT91C_PIO_PA10</a>&#160;&#160;&#160;( 1 &lt;&lt; 10 )        /* Pin Controlled by PA10 */</td></tr>
<tr class="separator:ae235237779e93d17ad5c39b8c9031c18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c9be7c79768613769823fce68af63dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a2c9be7c79768613769823fce68af63dc">AT91C_PA10_DTXD</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#ae235237779e93d17ad5c39b8c9031c18">AT91C_PIO_PA10</a> ) /*  DBGU <a class="el" href="src_2Helpers_8h.html#abd3c39b29d5b6b4bf8fcf5ab816dfc23">Debug</a> Transmit Data */</td></tr>
<tr class="separator:a2c9be7c79768613769823fce68af63dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55f4e55f27970f231fba4834d5a34f87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a55f4e55f27970f231fba4834d5a34f87">AT91C_PA10_NPCS2</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#ae235237779e93d17ad5c39b8c9031c18">AT91C_PIO_PA10</a> ) /*  SPI Peripheral Chip Select 2 */</td></tr>
<tr class="separator:a55f4e55f27970f231fba4834d5a34f87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39be3ba7ad9039551771e69e311a231a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a39be3ba7ad9039551771e69e311a231a">AT91C_PIO_PA11</a>&#160;&#160;&#160;( 1 &lt;&lt; 11 )        /* Pin Controlled by PA11 */</td></tr>
<tr class="separator:a39be3ba7ad9039551771e69e311a231a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a768042b418ea292c068f425875c2b2e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a768042b418ea292c068f425875c2b2e5">AT91C_PA11_NPCS0</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a39be3ba7ad9039551771e69e311a231a">AT91C_PIO_PA11</a> ) /*  SPI Peripheral Chip Select 0 */</td></tr>
<tr class="separator:a768042b418ea292c068f425875c2b2e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a99afc9e3e08ca9af15d72e8c8e3754"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a2a99afc9e3e08ca9af15d72e8c8e3754">AT91C_PA11_PWM0</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a39be3ba7ad9039551771e69e311a231a">AT91C_PIO_PA11</a> ) /*  PWM Channel 0 */</td></tr>
<tr class="separator:a2a99afc9e3e08ca9af15d72e8c8e3754"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a080ecb6380a731bc7de865a96dacf6ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a080ecb6380a731bc7de865a96dacf6ff">AT91C_PIO_PA12</a>&#160;&#160;&#160;( 1 &lt;&lt; 12 )        /* Pin Controlled by PA12 */</td></tr>
<tr class="separator:a080ecb6380a731bc7de865a96dacf6ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03a7a1cc3791f96940d0e3c2f0d217f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a03a7a1cc3791f96940d0e3c2f0d217f4">AT91C_PA12_MISO</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a080ecb6380a731bc7de865a96dacf6ff">AT91C_PIO_PA12</a> ) /*  SPI Master In Slave */</td></tr>
<tr class="separator:a03a7a1cc3791f96940d0e3c2f0d217f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef8684d047e18078cdd7e4651258f63a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aef8684d047e18078cdd7e4651258f63a">AT91C_PA12_PWM1</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a080ecb6380a731bc7de865a96dacf6ff">AT91C_PIO_PA12</a> ) /*  PWM Channel 1 */</td></tr>
<tr class="separator:aef8684d047e18078cdd7e4651258f63a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a862f67ef82068efbfb0c9eee3ce1a09a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a862f67ef82068efbfb0c9eee3ce1a09a">AT91C_PIO_PA13</a>&#160;&#160;&#160;( 1 &lt;&lt; 13 )        /* Pin Controlled by PA13 */</td></tr>
<tr class="separator:a862f67ef82068efbfb0c9eee3ce1a09a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabd92d78dcdf26d243d701709fdd2e2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aabd92d78dcdf26d243d701709fdd2e2e">AT91C_PA13_MOSI</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a862f67ef82068efbfb0c9eee3ce1a09a">AT91C_PIO_PA13</a> ) /*  SPI Master Out Slave */</td></tr>
<tr class="separator:aabd92d78dcdf26d243d701709fdd2e2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae035436e6f76830472243ea737d49b7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae035436e6f76830472243ea737d49b7f">AT91C_PA13_PWM2</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a862f67ef82068efbfb0c9eee3ce1a09a">AT91C_PIO_PA13</a> ) /*  PWM Channel 2 */</td></tr>
<tr class="separator:ae035436e6f76830472243ea737d49b7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab106d256f2373c4b8954adcadad53eca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ab106d256f2373c4b8954adcadad53eca">AT91C_PIO_PA14</a>&#160;&#160;&#160;( 1 &lt;&lt; 14 )        /* Pin Controlled by PA14 */</td></tr>
<tr class="separator:ab106d256f2373c4b8954adcadad53eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bdba106f646133dcd8088804c4d6fca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a3bdba106f646133dcd8088804c4d6fca">AT91C_PA14_SPCK</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#ab106d256f2373c4b8954adcadad53eca">AT91C_PIO_PA14</a> ) /*  SPI Serial Clock */</td></tr>
<tr class="separator:a3bdba106f646133dcd8088804c4d6fca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa99b73b49ce9bc12628ae5ea080fd4d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa99b73b49ce9bc12628ae5ea080fd4d3">AT91C_PA14_PWM3</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#ab106d256f2373c4b8954adcadad53eca">AT91C_PIO_PA14</a> ) /*  PWM Channel 3 */</td></tr>
<tr class="separator:aa99b73b49ce9bc12628ae5ea080fd4d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80e8b61485c6d998cf7254a355562d69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a80e8b61485c6d998cf7254a355562d69">AT91C_PIO_PA15</a>&#160;&#160;&#160;( 1 &lt;&lt; 15 )        /* Pin Controlled by PA15 */</td></tr>
<tr class="separator:a80e8b61485c6d998cf7254a355562d69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1fa2f7fbe62475edfed37d9b5250542"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa1fa2f7fbe62475edfed37d9b5250542">AT91C_PA15_TF</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a80e8b61485c6d998cf7254a355562d69">AT91C_PIO_PA15</a> ) /*  SSC Transmit Frame Sync */</td></tr>
<tr class="separator:aa1fa2f7fbe62475edfed37d9b5250542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a686eba0a26ed388dece335c809c884e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a686eba0a26ed388dece335c809c884e7">AT91C_PA15_TIOA1</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a80e8b61485c6d998cf7254a355562d69">AT91C_PIO_PA15</a> ) /*  Timer Counter 1 Multipurpose Timer I/O Pin <a class="el" href="Softune_2MB96340_2port_8c.html#ae2572b8ee3e438f22571e0214222bd1b">A</a> */</td></tr>
<tr class="separator:a686eba0a26ed388dece335c809c884e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a133ac8b6b912d98c131fc86829208e37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a133ac8b6b912d98c131fc86829208e37">AT91C_PIO_PA16</a>&#160;&#160;&#160;( 1 &lt;&lt; 16 )        /* Pin Controlled by PA16 */</td></tr>
<tr class="separator:a133ac8b6b912d98c131fc86829208e37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b4dadb00edf493bd8840185926255be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a6b4dadb00edf493bd8840185926255be">AT91C_PA16_TK</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a133ac8b6b912d98c131fc86829208e37">AT91C_PIO_PA16</a> ) /*  SSC Transmit Clock */</td></tr>
<tr class="separator:a6b4dadb00edf493bd8840185926255be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b72e628c90b4e911f91a1ea831b925e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a0b72e628c90b4e911f91a1ea831b925e">AT91C_PA16_TIOB1</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a133ac8b6b912d98c131fc86829208e37">AT91C_PIO_PA16</a> ) /*  Timer Counter 1 Multipurpose Timer I/O Pin B */</td></tr>
<tr class="separator:a0b72e628c90b4e911f91a1ea831b925e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2427a5211cf4003560a5f56ff04ea00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa2427a5211cf4003560a5f56ff04ea00">AT91C_PIO_PA17</a>&#160;&#160;&#160;( 1 &lt;&lt; 17 )        /* Pin Controlled by PA17 */</td></tr>
<tr class="separator:aa2427a5211cf4003560a5f56ff04ea00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada2ad931e0e2bfb9f4fbba417fee79ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ada2ad931e0e2bfb9f4fbba417fee79ef">AT91C_PA17_TD</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#aa2427a5211cf4003560a5f56ff04ea00">AT91C_PIO_PA17</a> ) /*  SSC Transmit data */</td></tr>
<tr class="separator:ada2ad931e0e2bfb9f4fbba417fee79ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa14e2eb5112958d60aae1595239cf0c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa14e2eb5112958d60aae1595239cf0c6">AT91C_PA17_PCK1</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#aa2427a5211cf4003560a5f56ff04ea00">AT91C_PIO_PA17</a> ) /*  PMC Programmable Clock Output 1 */</td></tr>
<tr class="separator:aa14e2eb5112958d60aae1595239cf0c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a638521370866f7680dd90859c1ba08fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a638521370866f7680dd90859c1ba08fe">AT91C_PIO_PA18</a>&#160;&#160;&#160;( 1 &lt;&lt; 18 )        /* Pin Controlled by PA18 */</td></tr>
<tr class="separator:a638521370866f7680dd90859c1ba08fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61fa8094fd8fab9e07d957d6f8cff4b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a61fa8094fd8fab9e07d957d6f8cff4b2">AT91C_PA18_RD</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a638521370866f7680dd90859c1ba08fe">AT91C_PIO_PA18</a> ) /*  SSC Receive Data */</td></tr>
<tr class="separator:a61fa8094fd8fab9e07d957d6f8cff4b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfb4a94de9dfc987d3ea83b68d9d47d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#acfb4a94de9dfc987d3ea83b68d9d47d9">AT91C_PA18_PCK2</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a638521370866f7680dd90859c1ba08fe">AT91C_PIO_PA18</a> ) /*  PMC Programmable Clock Output 2 */</td></tr>
<tr class="separator:acfb4a94de9dfc987d3ea83b68d9d47d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca5c14239b907072066cf81421a5b885"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aca5c14239b907072066cf81421a5b885">AT91C_PIO_PA19</a>&#160;&#160;&#160;( 1 &lt;&lt; 19 )        /* Pin Controlled by PA19 */</td></tr>
<tr class="separator:aca5c14239b907072066cf81421a5b885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa83b760d1ae21a08d3c35f0a78dbf38c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa83b760d1ae21a08d3c35f0a78dbf38c">AT91C_PA19_RK</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#aca5c14239b907072066cf81421a5b885">AT91C_PIO_PA19</a> ) /*  SSC Receive Clock */</td></tr>
<tr class="separator:aa83b760d1ae21a08d3c35f0a78dbf38c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc3b402090b815d672e9a7dc6075f9b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#adc3b402090b815d672e9a7dc6075f9b8">AT91C_PA19_FIQ</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#aca5c14239b907072066cf81421a5b885">AT91C_PIO_PA19</a> ) /*  AIC Fast Interrupt Input */</td></tr>
<tr class="separator:adc3b402090b815d672e9a7dc6075f9b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04c1f6628e573d3e5be119da42e8920f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a04c1f6628e573d3e5be119da42e8920f">AT91C_PIO_PA2</a>&#160;&#160;&#160;( 1 &lt;&lt; 2 )         /* Pin Controlled by PA2 */</td></tr>
<tr class="separator:a04c1f6628e573d3e5be119da42e8920f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d4ce14cd3aa7144c00986fb99033940"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a4d4ce14cd3aa7144c00986fb99033940">AT91C_PA2_PWM2</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a04c1f6628e573d3e5be119da42e8920f">AT91C_PIO_PA2</a> )  /*  PWM Channel 2 */</td></tr>
<tr class="separator:a4d4ce14cd3aa7144c00986fb99033940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca9f42f91351c6fa201e4b646d18551c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aca9f42f91351c6fa201e4b646d18551c">AT91C_PA2_SCK0</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a04c1f6628e573d3e5be119da42e8920f">AT91C_PIO_PA2</a> )  /*  USART 0 Serial Clock */</td></tr>
<tr class="separator:aca9f42f91351c6fa201e4b646d18551c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a4416e6288f30100352d997d3e0958c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a8a4416e6288f30100352d997d3e0958c">AT91C_PIO_PA20</a>&#160;&#160;&#160;( 1 &lt;&lt; 20 )        /* Pin Controlled by PA20 */</td></tr>
<tr class="separator:a8a4416e6288f30100352d997d3e0958c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad07b830324d63e03a687412b00b855fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ad07b830324d63e03a687412b00b855fd">AT91C_PA20_RF</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a8a4416e6288f30100352d997d3e0958c">AT91C_PIO_PA20</a> ) /*  SSC Receive Frame Sync */</td></tr>
<tr class="separator:ad07b830324d63e03a687412b00b855fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73ae512bf60e3ae1d42de642130179b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a73ae512bf60e3ae1d42de642130179b3">AT91C_PA20_IRQ0</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a8a4416e6288f30100352d997d3e0958c">AT91C_PIO_PA20</a> ) /*  External Interrupt 0 */</td></tr>
<tr class="separator:a73ae512bf60e3ae1d42de642130179b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f938aecf684443fe5cc29cfde5c9766"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a1f938aecf684443fe5cc29cfde5c9766">AT91C_PIO_PA21</a>&#160;&#160;&#160;( 1 &lt;&lt; 21 )        /* Pin Controlled by PA21 */</td></tr>
<tr class="separator:a1f938aecf684443fe5cc29cfde5c9766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af73365a9ad9a16957c4bd82654b93b95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af73365a9ad9a16957c4bd82654b93b95">AT91C_PA21_RXD1</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a1f938aecf684443fe5cc29cfde5c9766">AT91C_PIO_PA21</a> ) /*  USART 1 Receive Data */</td></tr>
<tr class="separator:af73365a9ad9a16957c4bd82654b93b95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a8c9c3b139bf37dca761195b3420ec2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a8a8c9c3b139bf37dca761195b3420ec2">AT91C_PA21_PCK1</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a1f938aecf684443fe5cc29cfde5c9766">AT91C_PIO_PA21</a> ) /*  PMC Programmable Clock Output 1 */</td></tr>
<tr class="separator:a8a8c9c3b139bf37dca761195b3420ec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a605b68cdbe4ae1729fc9b4be7dad4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a9a605b68cdbe4ae1729fc9b4be7dad4f">AT91C_PIO_PA22</a>&#160;&#160;&#160;( 1 &lt;&lt; 22 )        /* Pin Controlled by PA22 */</td></tr>
<tr class="separator:a9a605b68cdbe4ae1729fc9b4be7dad4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8b9cbcba3917af3a48ed69c619096ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac8b9cbcba3917af3a48ed69c619096ea">AT91C_PA22_TXD1</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a9a605b68cdbe4ae1729fc9b4be7dad4f">AT91C_PIO_PA22</a> ) /*  USART 1 Transmit Data */</td></tr>
<tr class="separator:ac8b9cbcba3917af3a48ed69c619096ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9052824898ba5a35df89c3a5591ceb88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a9052824898ba5a35df89c3a5591ceb88">AT91C_PA22_NPCS3</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a9a605b68cdbe4ae1729fc9b4be7dad4f">AT91C_PIO_PA22</a> ) /*  SPI Peripheral Chip Select 3 */</td></tr>
<tr class="separator:a9052824898ba5a35df89c3a5591ceb88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b2f60a820cda3a1550d66f78f57f549"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a5b2f60a820cda3a1550d66f78f57f549">AT91C_PIO_PA23</a>&#160;&#160;&#160;( 1 &lt;&lt; 23 )        /* Pin Controlled by PA23 */</td></tr>
<tr class="separator:a5b2f60a820cda3a1550d66f78f57f549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ab2faebd77063c6092df12ac5ec74b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a8ab2faebd77063c6092df12ac5ec74b4">AT91C_PA23_SCK1</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a5b2f60a820cda3a1550d66f78f57f549">AT91C_PIO_PA23</a> ) /*  USART 1 Serial Clock */</td></tr>
<tr class="separator:a8ab2faebd77063c6092df12ac5ec74b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7c829d7cc0ff7219fd8970b8703dc71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af7c829d7cc0ff7219fd8970b8703dc71">AT91C_PA23_PWM0</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a5b2f60a820cda3a1550d66f78f57f549">AT91C_PIO_PA23</a> ) /*  PWM Channel 0 */</td></tr>
<tr class="separator:af7c829d7cc0ff7219fd8970b8703dc71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb532ae4b7a34d41f7a436a3125eccec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#adb532ae4b7a34d41f7a436a3125eccec">AT91C_PIO_PA24</a>&#160;&#160;&#160;( 1 &lt;&lt; 24 )        /* Pin Controlled by PA24 */</td></tr>
<tr class="separator:adb532ae4b7a34d41f7a436a3125eccec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25b451d7a35633fce9f961d38c054533"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a25b451d7a35633fce9f961d38c054533">AT91C_PA24_RTS1</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#adb532ae4b7a34d41f7a436a3125eccec">AT91C_PIO_PA24</a> ) /*  USART 1 Ready To Send */</td></tr>
<tr class="separator:a25b451d7a35633fce9f961d38c054533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42e5e50913f74f82e32ca6bc6513c54f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a42e5e50913f74f82e32ca6bc6513c54f">AT91C_PA24_PWM1</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#adb532ae4b7a34d41f7a436a3125eccec">AT91C_PIO_PA24</a> ) /*  PWM Channel 1 */</td></tr>
<tr class="separator:a42e5e50913f74f82e32ca6bc6513c54f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a305975cc37d59ebe61dc6b7f9cbd3063"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a305975cc37d59ebe61dc6b7f9cbd3063">AT91C_PIO_PA25</a>&#160;&#160;&#160;( 1 &lt;&lt; 25 )        /* Pin Controlled by PA25 */</td></tr>
<tr class="separator:a305975cc37d59ebe61dc6b7f9cbd3063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02df6d1479833aa8b2a7a4a7ce443209"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a02df6d1479833aa8b2a7a4a7ce443209">AT91C_PA25_CTS1</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a305975cc37d59ebe61dc6b7f9cbd3063">AT91C_PIO_PA25</a> ) /*  USART 1 Clear To Send */</td></tr>
<tr class="separator:a02df6d1479833aa8b2a7a4a7ce443209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac52467fa1c75fd5f7198aefb638347ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac52467fa1c75fd5f7198aefb638347ce">AT91C_PA25_PWM2</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a305975cc37d59ebe61dc6b7f9cbd3063">AT91C_PIO_PA25</a> ) /*  PWM Channel 2 */</td></tr>
<tr class="separator:ac52467fa1c75fd5f7198aefb638347ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3debdc9672c6df1bfd6224835c2331ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a3debdc9672c6df1bfd6224835c2331ce">AT91C_PIO_PA26</a>&#160;&#160;&#160;( 1 &lt;&lt; 26 )        /* Pin Controlled by PA26 */</td></tr>
<tr class="separator:a3debdc9672c6df1bfd6224835c2331ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a415a88b135d0ac0aff0eba34a4271dcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a415a88b135d0ac0aff0eba34a4271dcc">AT91C_PA26_DCD1</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a3debdc9672c6df1bfd6224835c2331ce">AT91C_PIO_PA26</a> ) /*  USART 1 Data Carrier Detect */</td></tr>
<tr class="separator:a415a88b135d0ac0aff0eba34a4271dcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e8ce759b4232d932e3ad840751f4ffe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a3e8ce759b4232d932e3ad840751f4ffe">AT91C_PA26_TIOA2</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a3debdc9672c6df1bfd6224835c2331ce">AT91C_PIO_PA26</a> ) /*  Timer Counter 2 Multipurpose Timer I/O Pin <a class="el" href="Softune_2MB96340_2port_8c.html#ae2572b8ee3e438f22571e0214222bd1b">A</a> */</td></tr>
<tr class="separator:a3e8ce759b4232d932e3ad840751f4ffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76530ab67e450e55c18f790f43f16a7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a76530ab67e450e55c18f790f43f16a7c">AT91C_PIO_PA27</a>&#160;&#160;&#160;( 1 &lt;&lt; 27 )        /* Pin Controlled by PA27 */</td></tr>
<tr class="separator:a76530ab67e450e55c18f790f43f16a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80c91948aa22a0dafff9fa49ed8cdc6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a80c91948aa22a0dafff9fa49ed8cdc6b">AT91C_PA27_DTR1</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a76530ab67e450e55c18f790f43f16a7c">AT91C_PIO_PA27</a> ) /*  USART 1 Data Terminal ready */</td></tr>
<tr class="separator:a80c91948aa22a0dafff9fa49ed8cdc6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3cca5487270cea7c38d1b9bc7435a58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac3cca5487270cea7c38d1b9bc7435a58">AT91C_PA27_TIOB2</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a76530ab67e450e55c18f790f43f16a7c">AT91C_PIO_PA27</a> ) /*  Timer Counter 2 Multipurpose Timer I/O Pin B */</td></tr>
<tr class="separator:ac3cca5487270cea7c38d1b9bc7435a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc03a891232129aa4e694419b6227ef7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#afc03a891232129aa4e694419b6227ef7">AT91C_PIO_PA28</a>&#160;&#160;&#160;( 1 &lt;&lt; 28 )        /* Pin Controlled by PA28 */</td></tr>
<tr class="separator:afc03a891232129aa4e694419b6227ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d1cab4e7dbfad454a8b18dcd06aa618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a8d1cab4e7dbfad454a8b18dcd06aa618">AT91C_PA28_DSR1</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#afc03a891232129aa4e694419b6227ef7">AT91C_PIO_PA28</a> ) /*  USART 1 Data Set ready */</td></tr>
<tr class="separator:a8d1cab4e7dbfad454a8b18dcd06aa618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32e046d61283df2f957a1cbd834bcdcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a32e046d61283df2f957a1cbd834bcdcc">AT91C_PA28_TCLK1</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#afc03a891232129aa4e694419b6227ef7">AT91C_PIO_PA28</a> ) /*  Timer Counter 1 external clock input */</td></tr>
<tr class="separator:a32e046d61283df2f957a1cbd834bcdcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23c662ae5654da8fdc81785799632ee1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a23c662ae5654da8fdc81785799632ee1">AT91C_PIO_PA29</a>&#160;&#160;&#160;( 1 &lt;&lt; 29 )        /* Pin Controlled by PA29 */</td></tr>
<tr class="separator:a23c662ae5654da8fdc81785799632ee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab462ab2e37bc79d97943737b21086260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ab462ab2e37bc79d97943737b21086260">AT91C_PA29_RI1</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a23c662ae5654da8fdc81785799632ee1">AT91C_PIO_PA29</a> ) /*  USART 1 Ring Indicator */</td></tr>
<tr class="separator:ab462ab2e37bc79d97943737b21086260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bb855769a7af702acf2438dce347c4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a2bb855769a7af702acf2438dce347c4f">AT91C_PA29_TCLK2</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a23c662ae5654da8fdc81785799632ee1">AT91C_PIO_PA29</a> ) /*  Timer Counter 2 external clock input */</td></tr>
<tr class="separator:a2bb855769a7af702acf2438dce347c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa093f6b38813c359c8f91c6b7ba656a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa093f6b38813c359c8f91c6b7ba656a9">AT91C_PIO_PA3</a>&#160;&#160;&#160;( 1 &lt;&lt; 3 )         /* Pin Controlled by PA3 */</td></tr>
<tr class="separator:aa093f6b38813c359c8f91c6b7ba656a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7f99fbe935ee072effde79e0f1e76f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae7f99fbe935ee072effde79e0f1e76f1">AT91C_PA3_TWD</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#aa093f6b38813c359c8f91c6b7ba656a9">AT91C_PIO_PA3</a> )  /*  TWI Two-wire Serial Data */</td></tr>
<tr class="separator:ae7f99fbe935ee072effde79e0f1e76f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbf7d14f0495c1e26416e4041113d0c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#adbf7d14f0495c1e26416e4041113d0c1">AT91C_PA3_NPCS3</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#aa093f6b38813c359c8f91c6b7ba656a9">AT91C_PIO_PA3</a> )  /*  SPI Peripheral Chip Select 3 */</td></tr>
<tr class="separator:adbf7d14f0495c1e26416e4041113d0c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a4adbd2483d8f529366a2e7472172c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a4a4adbd2483d8f529366a2e7472172c8">AT91C_PIO_PA30</a>&#160;&#160;&#160;( 1 &lt;&lt; 30 )        /* Pin Controlled by PA30 */</td></tr>
<tr class="separator:a4a4adbd2483d8f529366a2e7472172c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a470edeacc9a1e47b00c37fdbd8ed7f74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a470edeacc9a1e47b00c37fdbd8ed7f74">AT91C_PA30_IRQ1</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a4a4adbd2483d8f529366a2e7472172c8">AT91C_PIO_PA30</a> ) /*  External Interrupt 1 */</td></tr>
<tr class="separator:a470edeacc9a1e47b00c37fdbd8ed7f74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b3b420a94ddb1ed072e00d47fc528ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a0b3b420a94ddb1ed072e00d47fc528ee">AT91C_PA30_NPCS2</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a4a4adbd2483d8f529366a2e7472172c8">AT91C_PIO_PA30</a> ) /*  SPI Peripheral Chip Select 2 */</td></tr>
<tr class="separator:a0b3b420a94ddb1ed072e00d47fc528ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80a4319a357994fac01be5e4cec84b76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a80a4319a357994fac01be5e4cec84b76">AT91C_PIO_PA31</a>&#160;&#160;&#160;( 1 &lt;&lt; 31 )        /* Pin Controlled by PA31 */</td></tr>
<tr class="separator:a80a4319a357994fac01be5e4cec84b76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a348aadfc3bd8c1d78611cf2b7493af39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a348aadfc3bd8c1d78611cf2b7493af39">AT91C_PA31_NPCS1</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7S64__inc_8h.html#a80a4319a357994fac01be5e4cec84b76">AT91C_PIO_PA31</a> ) /*  SPI Peripheral Chip Select 1 */</td></tr>
<tr class="separator:a348aadfc3bd8c1d78611cf2b7493af39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5397d434dbe2441cd7d8cebdefccdd58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a5397d434dbe2441cd7d8cebdefccdd58">AT91C_PA31_PCK2</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7S64__inc_8h.html#a80a4319a357994fac01be5e4cec84b76">AT91C_PIO_PA31</a> ) /*  PMC Programmable Clock Output 2 */</td></tr>
<tr class="separator:a5397d434dbe2441cd7d8cebdefccdd58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ca57e2345a5a38d158ea8e56b83b23f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a5ca57e2345a5a38d158ea8e56b83b23f">AT91C_PIO_PA4</a>&#160;&#160;&#160;( 1 &lt;&lt; 4 )         /* Pin Controlled by PA4 */</td></tr>
<tr class="separator:a5ca57e2345a5a38d158ea8e56b83b23f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c58a9f1aed88984cf87fd0464970f4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a1c58a9f1aed88984cf87fd0464970f4b">AT91C_PA4_TWCK</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a5ca57e2345a5a38d158ea8e56b83b23f">AT91C_PIO_PA4</a> )  /*  TWI Two-wire Serial Clock */</td></tr>
<tr class="separator:a1c58a9f1aed88984cf87fd0464970f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a591f92f7e41ab9d37c738ca7662da127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a591f92f7e41ab9d37c738ca7662da127">AT91C_PA4_TCLK0</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a5ca57e2345a5a38d158ea8e56b83b23f">AT91C_PIO_PA4</a> )  /*  Timer Counter 0 external clock input */</td></tr>
<tr class="separator:a591f92f7e41ab9d37c738ca7662da127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5096171be0ea590a81beb2aadb9dba29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a5096171be0ea590a81beb2aadb9dba29">AT91C_PIO_PA5</a>&#160;&#160;&#160;( 1 &lt;&lt; 5 )         /* Pin Controlled by PA5 */</td></tr>
<tr class="separator:a5096171be0ea590a81beb2aadb9dba29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21b7a23d113a4b6dc68e7237909558e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a21b7a23d113a4b6dc68e7237909558e8">AT91C_PA5_RXD0</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a5096171be0ea590a81beb2aadb9dba29">AT91C_PIO_PA5</a> )  /*  USART 0 Receive Data */</td></tr>
<tr class="separator:a21b7a23d113a4b6dc68e7237909558e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a001ccca2ccaa286d35b3f6d00a050741"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a001ccca2ccaa286d35b3f6d00a050741">AT91C_PA5_NPCS3</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a5096171be0ea590a81beb2aadb9dba29">AT91C_PIO_PA5</a> )  /*  SPI Peripheral Chip Select 3 */</td></tr>
<tr class="separator:a001ccca2ccaa286d35b3f6d00a050741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adde445b47732bff0955f9b79a65c2abb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#adde445b47732bff0955f9b79a65c2abb">AT91C_PIO_PA6</a>&#160;&#160;&#160;( 1 &lt;&lt; 6 )         /* Pin Controlled by PA6 */</td></tr>
<tr class="separator:adde445b47732bff0955f9b79a65c2abb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4df33c07b989621d5ad9ce269535be1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a4df33c07b989621d5ad9ce269535be1f">AT91C_PA6_TXD0</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#adde445b47732bff0955f9b79a65c2abb">AT91C_PIO_PA6</a> )  /*  USART 0 Transmit Data */</td></tr>
<tr class="separator:a4df33c07b989621d5ad9ce269535be1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65c854dcfffa1c71133df6414221a32d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a65c854dcfffa1c71133df6414221a32d">AT91C_PA6_PCK0</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#adde445b47732bff0955f9b79a65c2abb">AT91C_PIO_PA6</a> )  /*  PMC Programmable Clock Output 0 */</td></tr>
<tr class="separator:a65c854dcfffa1c71133df6414221a32d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92630fd5d17ea2d00d53d02ea400907d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a92630fd5d17ea2d00d53d02ea400907d">AT91C_PIO_PA7</a>&#160;&#160;&#160;( 1 &lt;&lt; 7 )         /* Pin Controlled by PA7 */</td></tr>
<tr class="separator:a92630fd5d17ea2d00d53d02ea400907d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86d56d865770bbf1551224e911832d7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a86d56d865770bbf1551224e911832d7a">AT91C_PA7_RTS0</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a92630fd5d17ea2d00d53d02ea400907d">AT91C_PIO_PA7</a> )  /*  USART 0 Ready To Send */</td></tr>
<tr class="separator:a86d56d865770bbf1551224e911832d7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c39854cb2b4d8ad2c29a492108731ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a4c39854cb2b4d8ad2c29a492108731ae">AT91C_PA7_PWM3</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a92630fd5d17ea2d00d53d02ea400907d">AT91C_PIO_PA7</a> )  /*  PWM Channel 3 */</td></tr>
<tr class="separator:a4c39854cb2b4d8ad2c29a492108731ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae943dc78ec9df64f417a87c83348b235"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae943dc78ec9df64f417a87c83348b235">AT91C_PIO_PA8</a>&#160;&#160;&#160;( 1 &lt;&lt; 8 )         /* Pin Controlled by PA8 */</td></tr>
<tr class="separator:ae943dc78ec9df64f417a87c83348b235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11ec0760528b453413d71c29f16c8ef1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a11ec0760528b453413d71c29f16c8ef1">AT91C_PA8_CTS0</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#ae943dc78ec9df64f417a87c83348b235">AT91C_PIO_PA8</a> )  /*  USART 0 Clear To Send */</td></tr>
<tr class="separator:a11ec0760528b453413d71c29f16c8ef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7abeb5b67fbce6c132e4138a03a92b17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a7abeb5b67fbce6c132e4138a03a92b17">AT91C_PA8_ADTRG</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#ae943dc78ec9df64f417a87c83348b235">AT91C_PIO_PA8</a> )  /*  ADC External Trigger */</td></tr>
<tr class="separator:a7abeb5b67fbce6c132e4138a03a92b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b0a25fca6be57889ba1ebb18c79433a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a4b0a25fca6be57889ba1ebb18c79433a">AT91C_PIO_PA9</a>&#160;&#160;&#160;( 1 &lt;&lt; 9 )         /* Pin Controlled by PA9 */</td></tr>
<tr class="separator:a4b0a25fca6be57889ba1ebb18c79433a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f97abd17e3a037a7ad294f443a97cb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a1f97abd17e3a037a7ad294f443a97cb1">AT91C_PA9_DRXD</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a4b0a25fca6be57889ba1ebb18c79433a">AT91C_PIO_PA9</a> )  /*  DBGU <a class="el" href="src_2Helpers_8h.html#abd3c39b29d5b6b4bf8fcf5ab816dfc23">Debug</a> Receive Data */</td></tr>
<tr class="separator:a1f97abd17e3a037a7ad294f443a97cb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dab362225e9cbb82678993be7340020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a0dab362225e9cbb82678993be7340020">AT91C_PA9_NPCS1</a>&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a4b0a25fca6be57889ba1ebb18c79433a">AT91C_PIO_PA9</a> )  /*  SPI Peripheral Chip Select 1 */</td></tr>
<tr class="separator:a0dab362225e9cbb82678993be7340020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba6ab10a585bb8180565dceba4f597f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aba6ab10a585bb8180565dceba4f597f8">AT91C_ID_FIQ</a>&#160;&#160;&#160;( 0 )  /* Advanced Interrupt Controller (FIQ) */</td></tr>
<tr class="separator:aba6ab10a585bb8180565dceba4f597f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5883b521ba307e7e6d6fa8730768a9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa5883b521ba307e7e6d6fa8730768a9e">AT91C_ID_SYS</a>&#160;&#160;&#160;( 1 )  /* System Peripheral */</td></tr>
<tr class="separator:aa5883b521ba307e7e6d6fa8730768a9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9367949b8183635487afdcc8ed41609e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a9367949b8183635487afdcc8ed41609e">AT91C_ID_PIOA</a>&#160;&#160;&#160;( 2 )  /* Parallel IO Controller */</td></tr>
<tr class="separator:a9367949b8183635487afdcc8ed41609e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f3d43f2cc5b94d99b0ff9a6854f368a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a9f3d43f2cc5b94d99b0ff9a6854f368a">AT91C_ID_3_Reserved</a>&#160;&#160;&#160;( 3 )  /* Reserved */</td></tr>
<tr class="separator:a9f3d43f2cc5b94d99b0ff9a6854f368a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33d377204b9547cb1c1cf23b83b32ec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a33d377204b9547cb1c1cf23b83b32ec8">AT91C_ID_ADC</a>&#160;&#160;&#160;( 4 )  /* Analog-<a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a>-Digital Converter */</td></tr>
<tr class="separator:a33d377204b9547cb1c1cf23b83b32ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af58625121d8ada787679ae120ce9da8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af58625121d8ada787679ae120ce9da8e">AT91C_ID_SPI</a>&#160;&#160;&#160;( 5 )  /* Serial Peripheral Interface */</td></tr>
<tr class="separator:af58625121d8ada787679ae120ce9da8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17f82b8148cea0ecaefb7d65c1421f97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a17f82b8148cea0ecaefb7d65c1421f97">AT91C_ID_US0</a>&#160;&#160;&#160;( 6 )  /* USART 0 */</td></tr>
<tr class="separator:a17f82b8148cea0ecaefb7d65c1421f97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4890f3c72510710505f5e9bc167946a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac4890f3c72510710505f5e9bc167946a">AT91C_ID_US1</a>&#160;&#160;&#160;( 7 )  /* USART 1 */</td></tr>
<tr class="separator:ac4890f3c72510710505f5e9bc167946a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60d9e827556a4afd9d4c2b032702fbce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a60d9e827556a4afd9d4c2b032702fbce">AT91C_ID_SSC</a>&#160;&#160;&#160;( 8 )  /* Serial Synchronous Controller */</td></tr>
<tr class="separator:a60d9e827556a4afd9d4c2b032702fbce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8244d5da18b5534d5253a0d0ed5141a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a8244d5da18b5534d5253a0d0ed5141a2">AT91C_ID_TWI</a>&#160;&#160;&#160;( 9 )  /* Two-Wire Interface */</td></tr>
<tr class="separator:a8244d5da18b5534d5253a0d0ed5141a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a853cd7a504bc4cb3ce240b16f7ef226c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a853cd7a504bc4cb3ce240b16f7ef226c">AT91C_ID_PWMC</a>&#160;&#160;&#160;( 10 ) /* PWM Controller */</td></tr>
<tr class="separator:a853cd7a504bc4cb3ce240b16f7ef226c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc583accceb7605cd8a6d24e93961e87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#abc583accceb7605cd8a6d24e93961e87">AT91C_ID_UDP</a>&#160;&#160;&#160;( 11 ) /* USB Device Port */</td></tr>
<tr class="separator:abc583accceb7605cd8a6d24e93961e87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a4eb8a4700b1b3f87a589498d394a01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a5a4eb8a4700b1b3f87a589498d394a01">AT91C_ID_TC0</a>&#160;&#160;&#160;( 12 ) /* Timer Counter 0 */</td></tr>
<tr class="separator:a5a4eb8a4700b1b3f87a589498d394a01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a055623f976c96e2683a217da3cfb87c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a055623f976c96e2683a217da3cfb87c6">AT91C_ID_TC1</a>&#160;&#160;&#160;( 13 ) /* Timer Counter 1 */</td></tr>
<tr class="separator:a055623f976c96e2683a217da3cfb87c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0393b452e5ae992bb30004d072335e1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a0393b452e5ae992bb30004d072335e1b">AT91C_ID_TC2</a>&#160;&#160;&#160;( 14 ) /* Timer Counter 2 */</td></tr>
<tr class="separator:a0393b452e5ae992bb30004d072335e1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbd240421827ccf52acddcb9298aa4bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#acbd240421827ccf52acddcb9298aa4bc">AT91C_ID_15_Reserved</a>&#160;&#160;&#160;( 15 ) /* Reserved */</td></tr>
<tr class="separator:acbd240421827ccf52acddcb9298aa4bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2ef7d4a3f605088ba108ad79f814f63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac2ef7d4a3f605088ba108ad79f814f63">AT91C_ID_16_Reserved</a>&#160;&#160;&#160;( 16 ) /* Reserved */</td></tr>
<tr class="separator:ac2ef7d4a3f605088ba108ad79f814f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab926fbc67c540e149cf158b608c81c2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ab926fbc67c540e149cf158b608c81c2b">AT91C_ID_17_Reserved</a>&#160;&#160;&#160;( 17 ) /* Reserved */</td></tr>
<tr class="separator:ab926fbc67c540e149cf158b608c81c2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f5a2132181ea52d7262045e4439ece5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a9f5a2132181ea52d7262045e4439ece5">AT91C_ID_18_Reserved</a>&#160;&#160;&#160;( 18 ) /* Reserved */</td></tr>
<tr class="separator:a9f5a2132181ea52d7262045e4439ece5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54c2d2f465363726c5083feb01c0b7d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a54c2d2f465363726c5083feb01c0b7d5">AT91C_ID_19_Reserved</a>&#160;&#160;&#160;( 19 ) /* Reserved */</td></tr>
<tr class="separator:a54c2d2f465363726c5083feb01c0b7d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fb88276d3afd829d8040cffda45930d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a6fb88276d3afd829d8040cffda45930d">AT91C_ID_20_Reserved</a>&#160;&#160;&#160;( 20 ) /* Reserved */</td></tr>
<tr class="separator:a6fb88276d3afd829d8040cffda45930d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5d97e75c30d3d0a5283b0cea298818d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#af5d97e75c30d3d0a5283b0cea298818d">AT91C_ID_21_Reserved</a>&#160;&#160;&#160;( 21 ) /* Reserved */</td></tr>
<tr class="separator:af5d97e75c30d3d0a5283b0cea298818d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a267061f5f28a0c3163622d6055dc22a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a267061f5f28a0c3163622d6055dc22a8">AT91C_ID_22_Reserved</a>&#160;&#160;&#160;( 22 ) /* Reserved */</td></tr>
<tr class="separator:a267061f5f28a0c3163622d6055dc22a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca42ce85d90a04e674e5c1d95e5c926d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aca42ce85d90a04e674e5c1d95e5c926d">AT91C_ID_23_Reserved</a>&#160;&#160;&#160;( 23 ) /* Reserved */</td></tr>
<tr class="separator:aca42ce85d90a04e674e5c1d95e5c926d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a3f3a497fcebbbb0ca7e760d4182a25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a1a3f3a497fcebbbb0ca7e760d4182a25">AT91C_ID_24_Reserved</a>&#160;&#160;&#160;( 24 ) /* Reserved */</td></tr>
<tr class="separator:a1a3f3a497fcebbbb0ca7e760d4182a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a750de9c822c42fbedb95f5aaf4e12491"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a750de9c822c42fbedb95f5aaf4e12491">AT91C_ID_25_Reserved</a>&#160;&#160;&#160;( 25 ) /* Reserved */</td></tr>
<tr class="separator:a750de9c822c42fbedb95f5aaf4e12491"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfcdb29887f9345c78b69d7b42262299"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#acfcdb29887f9345c78b69d7b42262299">AT91C_ID_26_Reserved</a>&#160;&#160;&#160;( 26 ) /* Reserved */</td></tr>
<tr class="separator:acfcdb29887f9345c78b69d7b42262299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c877dedb1be3feff7ab2c8e20fa7066"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a6c877dedb1be3feff7ab2c8e20fa7066">AT91C_ID_27_Reserved</a>&#160;&#160;&#160;( 27 ) /* Reserved */</td></tr>
<tr class="separator:a6c877dedb1be3feff7ab2c8e20fa7066"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23270efd613eed668e86aff2eeca1b05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a23270efd613eed668e86aff2eeca1b05">AT91C_ID_28_Reserved</a>&#160;&#160;&#160;( 28 ) /* Reserved */</td></tr>
<tr class="separator:a23270efd613eed668e86aff2eeca1b05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29a591331bb374e65d7964ceb03dcf1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a29a591331bb374e65d7964ceb03dcf1b">AT91C_ID_29_Reserved</a>&#160;&#160;&#160;( 29 ) /* Reserved */</td></tr>
<tr class="separator:a29a591331bb374e65d7964ceb03dcf1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a65d0aa928d22f16f3fc40b481c4b87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a4a65d0aa928d22f16f3fc40b481c4b87">AT91C_ID_IRQ0</a>&#160;&#160;&#160;( 30 ) /* Advanced Interrupt Controller (IRQ0) */</td></tr>
<tr class="separator:a4a65d0aa928d22f16f3fc40b481c4b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cabc2ca62358f58d11e0887f9c18fd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a9cabc2ca62358f58d11e0887f9c18fd9">AT91C_ID_IRQ1</a>&#160;&#160;&#160;( 31 ) /* Advanced Interrupt Controller (IRQ1) */</td></tr>
<tr class="separator:a9cabc2ca62358f58d11e0887f9c18fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d0b8c206d7190df6240e12f09428fe4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a9d0b8c206d7190df6240e12f09428fe4">AT91C_BASE_SYSC</a>&#160;&#160;&#160;( 0xFFFFF000 )  /* (SYSC) Base Address */</td></tr>
<tr class="separator:a9d0b8c206d7190df6240e12f09428fe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae353aca328b3d22ff19e9086c99e77d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae353aca328b3d22ff19e9086c99e77d7">AT91C_BASE_AIC</a>&#160;&#160;&#160;( 0xFFFFF000 )  /* (AIC) Base Address */</td></tr>
<tr class="separator:ae353aca328b3d22ff19e9086c99e77d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32fc454872b1c641d8fed6f014f7ba1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a32fc454872b1c641d8fed6f014f7ba1e">AT91C_BASE_DBGU</a>&#160;&#160;&#160;( 0xFFFFF200 )  /* (DBGU) Base Address */</td></tr>
<tr class="separator:a32fc454872b1c641d8fed6f014f7ba1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad583a3c0f21caa3eb742bf21a5230e76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ad583a3c0f21caa3eb742bf21a5230e76">AT91C_BASE_PDC_DBGU</a>&#160;&#160;&#160;( 0xFFFFF300 )  /* (PDC_DBGU) Base Address */</td></tr>
<tr class="separator:ad583a3c0f21caa3eb742bf21a5230e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd59d3e413ad4a05804ead0fd6c48622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#afd59d3e413ad4a05804ead0fd6c48622">AT91C_BASE_PIOA</a>&#160;&#160;&#160;( 0xFFFFF400 )  /* (PIOA) Base Address */</td></tr>
<tr class="separator:afd59d3e413ad4a05804ead0fd6c48622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10dce3ba9279316fe6d2320af5880040"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a10dce3ba9279316fe6d2320af5880040">AT91C_BASE_CKGR</a>&#160;&#160;&#160;( 0xFFFFFC20 )  /* (CKGR) Base Address */</td></tr>
<tr class="separator:a10dce3ba9279316fe6d2320af5880040"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88f638978d677a52e3bad3966caa40ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a88f638978d677a52e3bad3966caa40ab">AT91C_BASE_PMC</a>&#160;&#160;&#160;( 0xFFFFFC00 )  /* (PMC) Base Address */</td></tr>
<tr class="separator:a88f638978d677a52e3bad3966caa40ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1417c31e180c8f542044e6fccb465610"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a1417c31e180c8f542044e6fccb465610">AT91C_BASE_RSTC</a>&#160;&#160;&#160;( 0xFFFFFD00 )  /* (RSTC) Base Address */</td></tr>
<tr class="separator:a1417c31e180c8f542044e6fccb465610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad91cc891870f10043e5935b8f587f2af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ad91cc891870f10043e5935b8f587f2af">AT91C_BASE_RTTC</a>&#160;&#160;&#160;( 0xFFFFFD20 )  /* (RTTC) Base Address */</td></tr>
<tr class="separator:ad91cc891870f10043e5935b8f587f2af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0679d8ee5a5c92e6d808bd31e216277"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac0679d8ee5a5c92e6d808bd31e216277">AT91C_BASE_PITC</a>&#160;&#160;&#160;( 0xFFFFFD30 )  /* (PITC) Base Address */</td></tr>
<tr class="separator:ac0679d8ee5a5c92e6d808bd31e216277"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf6dc0a816031c6ed3ecdc62590c5da4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aaf6dc0a816031c6ed3ecdc62590c5da4">AT91C_BASE_WDTC</a>&#160;&#160;&#160;( 0xFFFFFD40 )  /* (WDTC) Base Address */</td></tr>
<tr class="separator:aaf6dc0a816031c6ed3ecdc62590c5da4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a235bf6db2f49947de6fd62d0439d4af9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a235bf6db2f49947de6fd62d0439d4af9">AT91C_BASE_MC</a>&#160;&#160;&#160;( 0xFFFFFF00 )  /* (MC) Base Address */</td></tr>
<tr class="separator:a235bf6db2f49947de6fd62d0439d4af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a719a2834b04fd7dadd93971f17844025"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a719a2834b04fd7dadd93971f17844025">AT91C_BASE_PDC_SPI</a>&#160;&#160;&#160;( 0xFFFE0100 )  /* (PDC_SPI) Base Address */</td></tr>
<tr class="separator:a719a2834b04fd7dadd93971f17844025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71756ec471e894d8f8877b5d33a8ea5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a71756ec471e894d8f8877b5d33a8ea5b">AT91C_BASE_SPI</a>&#160;&#160;&#160;( 0xFFFE0000 )  /* (SPI) Base Address */</td></tr>
<tr class="separator:a71756ec471e894d8f8877b5d33a8ea5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad99b4bec9100b0faee5c2ec4c5816010"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ad99b4bec9100b0faee5c2ec4c5816010">AT91C_BASE_PDC_ADC</a>&#160;&#160;&#160;( 0xFFFD8100 )  /* (PDC_ADC) Base Address */</td></tr>
<tr class="separator:ad99b4bec9100b0faee5c2ec4c5816010"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9adbfb8048d73603846d6fb348a64ace"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a9adbfb8048d73603846d6fb348a64ace">AT91C_BASE_ADC</a>&#160;&#160;&#160;( 0xFFFD8000 )  /* (ADC) Base Address */</td></tr>
<tr class="separator:a9adbfb8048d73603846d6fb348a64ace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b352bd9e050f30440d75b3b7c92696a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a6b352bd9e050f30440d75b3b7c92696a">AT91C_BASE_PDC_SSC</a>&#160;&#160;&#160;( 0xFFFD4100 )  /* (PDC_SSC) Base Address */</td></tr>
<tr class="separator:a6b352bd9e050f30440d75b3b7c92696a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cfef3966881ac79efe0a889a18f0e0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a7cfef3966881ac79efe0a889a18f0e0a">AT91C_BASE_SSC</a>&#160;&#160;&#160;( 0xFFFD4000 )  /* (SSC) Base Address */</td></tr>
<tr class="separator:a7cfef3966881ac79efe0a889a18f0e0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a689aaee7d35e38c15f0d096850549494"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a689aaee7d35e38c15f0d096850549494">AT91C_BASE_PDC_US1</a>&#160;&#160;&#160;( 0xFFFC4100 )  /* (PDC_US1) Base Address */</td></tr>
<tr class="separator:a689aaee7d35e38c15f0d096850549494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace9a2e5287fcacab6f3050f66b382eae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ace9a2e5287fcacab6f3050f66b382eae">AT91C_BASE_US1</a>&#160;&#160;&#160;( 0xFFFC4000 )  /* (US1) Base Address */</td></tr>
<tr class="separator:ace9a2e5287fcacab6f3050f66b382eae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1d89d92d26566a0593501750dd45690"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ae1d89d92d26566a0593501750dd45690">AT91C_BASE_PDC_US0</a>&#160;&#160;&#160;( 0xFFFC0100 )  /* (PDC_US0) Base Address */</td></tr>
<tr class="separator:ae1d89d92d26566a0593501750dd45690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9059088da859f9cedaa5cee3cc0ff6cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a9059088da859f9cedaa5cee3cc0ff6cf">AT91C_BASE_US0</a>&#160;&#160;&#160;( 0xFFFC0000 )  /* (US0) Base Address */</td></tr>
<tr class="separator:a9059088da859f9cedaa5cee3cc0ff6cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acec2e14822c165bf9c2fb5e91e1652ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#acec2e14822c165bf9c2fb5e91e1652ca">AT91C_BASE_TWI</a>&#160;&#160;&#160;( 0xFFFB8000 )  /* (TWI) Base Address */</td></tr>
<tr class="separator:acec2e14822c165bf9c2fb5e91e1652ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bd9ed3557b04fd390eb27f66c6e8ead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a0bd9ed3557b04fd390eb27f66c6e8ead">AT91C_BASE_TC2</a>&#160;&#160;&#160;( 0xFFFA0080 )  /* (TC2) Base Address */</td></tr>
<tr class="separator:a0bd9ed3557b04fd390eb27f66c6e8ead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ecf7114cc5c9f9d559792f92dd584ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a5ecf7114cc5c9f9d559792f92dd584ca">AT91C_BASE_TC1</a>&#160;&#160;&#160;( 0xFFFA0040 )  /* (TC1) Base Address */</td></tr>
<tr class="separator:a5ecf7114cc5c9f9d559792f92dd584ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5f6642a35bcb83fbe8cf358511ba895"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac5f6642a35bcb83fbe8cf358511ba895">AT91C_BASE_TC0</a>&#160;&#160;&#160;( 0xFFFA0000 )  /* (TC0) Base Address */</td></tr>
<tr class="separator:ac5f6642a35bcb83fbe8cf358511ba895"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf7850d86742be51cc4bf623488a92af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aaf7850d86742be51cc4bf623488a92af">AT91C_BASE_TCB</a>&#160;&#160;&#160;( 0xFFFA0000 )  /* (TCB) Base Address */</td></tr>
<tr class="separator:aaf7850d86742be51cc4bf623488a92af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac63200f2a1e7bb0992ab1acd3bcf75e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aac63200f2a1e7bb0992ab1acd3bcf75e">AT91C_BASE_PWMC_CH3</a>&#160;&#160;&#160;( 0xFFFCC260 )  /* (PWMC_CH3) Base Address */</td></tr>
<tr class="separator:aac63200f2a1e7bb0992ab1acd3bcf75e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95a11e0109fe908e382c77b4dbd4b886"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a95a11e0109fe908e382c77b4dbd4b886">AT91C_BASE_PWMC_CH2</a>&#160;&#160;&#160;( 0xFFFCC240 )  /* (PWMC_CH2) Base Address */</td></tr>
<tr class="separator:a95a11e0109fe908e382c77b4dbd4b886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a532256b939d55cf8d64421ae895d9f61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a532256b939d55cf8d64421ae895d9f61">AT91C_BASE_PWMC_CH1</a>&#160;&#160;&#160;( 0xFFFCC220 )  /* (PWMC_CH1) Base Address */</td></tr>
<tr class="separator:a532256b939d55cf8d64421ae895d9f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad327bf8d078e66885418142dcf7ecb69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ad327bf8d078e66885418142dcf7ecb69">AT91C_BASE_PWMC_CH0</a>&#160;&#160;&#160;( 0xFFFCC200 )  /* (PWMC_CH0) Base Address */</td></tr>
<tr class="separator:ad327bf8d078e66885418142dcf7ecb69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa11003c2d8bcee4dd58e45522edde4a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#aa11003c2d8bcee4dd58e45522edde4a9">AT91C_BASE_PWMC</a>&#160;&#160;&#160;( 0xFFFCC000 )  /* (PWMC) Base Address */</td></tr>
<tr class="separator:aa11003c2d8bcee4dd58e45522edde4a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9f3ffaccf5b51517ab51c004fc9643c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#ac9f3ffaccf5b51517ab51c004fc9643c">AT91C_BASE_UDP</a>&#160;&#160;&#160;( 0xFFFB0000 )  /* (UDP) Base Address */</td></tr>
<tr class="separator:ac9f3ffaccf5b51517ab51c004fc9643c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03e412c1f537b06c9cf737703442dde4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a03e412c1f537b06c9cf737703442dde4">AT91C_ISRAM</a>&#160;&#160;&#160;( 0x00200000 )    /* Internal SRAM base address */</td></tr>
<tr class="separator:a03e412c1f537b06c9cf737703442dde4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ff3e67e4ded320c0ce9316d4f55c1ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a2ff3e67e4ded320c0ce9316d4f55c1ad">AT91C_ISRAM_SIZE</a>&#160;&#160;&#160;( 0x00004000 )    /* Internal SRAM size in byte (16 Kbyte) */</td></tr>
<tr class="separator:a2ff3e67e4ded320c0ce9316d4f55c1ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7715d6de3269c66590f7c1d8dba0003d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a7715d6de3269c66590f7c1d8dba0003d">AT91C_IFLASH</a>&#160;&#160;&#160;( 0x00100000 )    /* Internal ROM base address */</td></tr>
<tr class="separator:a7715d6de3269c66590f7c1d8dba0003d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96ee4d4fa7d006adb1d0c2082765e5f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AT91SAM7S64__inc_8h.html#a96ee4d4fa7d006adb1d0c2082765e5f7">AT91C_IFLASH_SIZE</a>&#160;&#160;&#160;( 0x00010000 )    /* Internal ROM size in byte (64 Kbyte) */</td></tr>
<tr class="separator:a96ee4d4fa7d006adb1d0c2082765e5f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a9c8203eff9594fbbd303c5e9a1e6160f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c8203eff9594fbbd303c5e9a1e6160f">&#9670;&nbsp;</a></span>ADC_CDR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CDR0&#160;&#160;&#160;( 48 )         /* ADC Channel Data Register 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00646">646</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af6e10eeeffc7188843652d4ca62dc17b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6e10eeeffc7188843652d4ca62dc17b">&#9670;&nbsp;</a></span>ADC_CDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CDR1&#160;&#160;&#160;( 52 )         /* ADC Channel Data Register 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00647">647</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a6974d951c95a5610bfc9448bcc5811fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6974d951c95a5610bfc9448bcc5811fa">&#9670;&nbsp;</a></span>ADC_CDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CDR2&#160;&#160;&#160;( 56 )         /* ADC Channel Data Register 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00648">648</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af000a4ca0d9ec72d839225f9827ff4a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af000a4ca0d9ec72d839225f9827ff4a0">&#9670;&nbsp;</a></span>ADC_CDR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CDR3&#160;&#160;&#160;( 60 )         /* ADC Channel Data Register 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00649">649</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae08fdf6ccf2b7155a04c01bf09236b93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae08fdf6ccf2b7155a04c01bf09236b93">&#9670;&nbsp;</a></span>ADC_CDR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CDR4&#160;&#160;&#160;( 64 )         /* ADC Channel Data Register 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00650">650</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a8a6e39176bc0ae64b3a05bd5087e0d6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a6e39176bc0ae64b3a05bd5087e0d6e">&#9670;&nbsp;</a></span>ADC_CDR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CDR5&#160;&#160;&#160;( 68 )         /* ADC Channel Data Register 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00651">651</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af761589a8bcd7ca12ccc3de312fa2c95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af761589a8bcd7ca12ccc3de312fa2c95">&#9670;&nbsp;</a></span>ADC_CDR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CDR6&#160;&#160;&#160;( 72 )         /* ADC Channel Data Register 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00652">652</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a0ff860dc31adc203e664795e11716e6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ff860dc31adc203e664795e11716e6d">&#9670;&nbsp;</a></span>ADC_CDR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CDR7&#160;&#160;&#160;( 76 )         /* ADC Channel Data Register 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00653">653</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a024ae4e98b19b687a02572c529686386"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a024ae4e98b19b687a02572c529686386">&#9670;&nbsp;</a></span>ADC_CHDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHDR&#160;&#160;&#160;( 20 )         /* ADC Channel Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00639">639</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a1579c941b9446dc5a91756e21f46c9df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1579c941b9446dc5a91756e21f46c9df">&#9670;&nbsp;</a></span>ADC_CHER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHER&#160;&#160;&#160;( 16 )         /* ADC Channel Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00638">638</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a6b35412af5fff64f33854c88d45a3b4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b35412af5fff64f33854c88d45a3b4e">&#9670;&nbsp;</a></span>ADC_CHSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHSR&#160;&#160;&#160;( 24 )         /* ADC Channel Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00640">640</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a3d82abd19ec83649cdda24829d114cbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d82abd19ec83649cdda24829d114cbe">&#9670;&nbsp;</a></span>ADC_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR&#160;&#160;&#160;( 0 )          /* ADC Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00636">636</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a68ec2d3d6b3c51270590bd0f13ccaa90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68ec2d3d6b3c51270590bd0f13ccaa90">&#9670;&nbsp;</a></span>ADC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_IDR&#160;&#160;&#160;( 40 )         /* ADC Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00644">644</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae2cc5361f3fdff3bf869b9961325ec8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2cc5361f3fdff3bf869b9961325ec8f">&#9670;&nbsp;</a></span>ADC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_IER&#160;&#160;&#160;( 36 )         /* ADC Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00643">643</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ab206a9ad40f5599a630d7dfac9589df8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab206a9ad40f5599a630d7dfac9589df8">&#9670;&nbsp;</a></span>ADC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_IMR&#160;&#160;&#160;( 44 )         /* ADC Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00645">645</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a539df5650ff76a507d0ac14dcddf2509"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a539df5650ff76a507d0ac14dcddf2509">&#9670;&nbsp;</a></span>ADC_LCDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_LCDR&#160;&#160;&#160;( 32 )         /* ADC Last Converted Data Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00642">642</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a875c9590c133ab1ad39e229e84a65329"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a875c9590c133ab1ad39e229e84a65329">&#9670;&nbsp;</a></span>ADC_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_MR&#160;&#160;&#160;( 4 )          /* ADC <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00637">637</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a7a96f96a94b8ecfbb3581ac5b9c4aa63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a96f96a94b8ecfbb3581ac5b9c4aa63">&#9670;&nbsp;</a></span>ADC_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_PTCR&#160;&#160;&#160;( 288 )        /* PDC Transfer Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00662">662</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a8302e9db580d9eb22f9c5a302b4518db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8302e9db580d9eb22f9c5a302b4518db">&#9670;&nbsp;</a></span>ADC_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_PTSR&#160;&#160;&#160;( 292 )        /* PDC Transfer Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00663">663</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a64e1ac401d8c72abc1b6a0eb6727f7cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64e1ac401d8c72abc1b6a0eb6727f7cb">&#9670;&nbsp;</a></span>ADC_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_RCR&#160;&#160;&#160;( 260 )        /* Receive Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00655">655</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="adc70c5e0e344db390438c995a655349d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc70c5e0e344db390438c995a655349d">&#9670;&nbsp;</a></span>ADC_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_RNCR&#160;&#160;&#160;( 276 )        /* Receive Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00659">659</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a636b8190672468cb1f58afb213ac8302"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a636b8190672468cb1f58afb213ac8302">&#9670;&nbsp;</a></span>ADC_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_RNPR&#160;&#160;&#160;( 272 )        /* Receive Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00658">658</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a08bdefb9668ebaf2a89b38a31df8e365"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08bdefb9668ebaf2a89b38a31df8e365">&#9670;&nbsp;</a></span>ADC_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_RPR&#160;&#160;&#160;( 256 )        /* Receive Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00654">654</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a28f1f34c95f45ed67427b9fb3caf176f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28f1f34c95f45ed67427b9fb3caf176f">&#9670;&nbsp;</a></span>ADC_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SR&#160;&#160;&#160;( 28 )         /* ADC Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00641">641</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a6be578d9a575af0311404de3730fcf96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6be578d9a575af0311404de3730fcf96">&#9670;&nbsp;</a></span>ADC_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_TCR&#160;&#160;&#160;( 268 )        /* Transmit Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00657">657</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a9bcb47fd581c70c3147dba544be8b941"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bcb47fd581c70c3147dba544be8b941">&#9670;&nbsp;</a></span>ADC_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_TNCR&#160;&#160;&#160;( 284 )        /* Transmit Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00661">661</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a5b7924dc9e966ba40b43d3324227c60e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b7924dc9e966ba40b43d3324227c60e">&#9670;&nbsp;</a></span>ADC_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_TNPR&#160;&#160;&#160;( 280 )        /* Transmit Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00660">660</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a87e505f763fc4e3c9f99a3eefbf72712"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87e505f763fc4e3c9f99a3eefbf72712">&#9670;&nbsp;</a></span>ADC_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_TPR&#160;&#160;&#160;( 264 )        /* Transmit Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00656">656</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a4554ba127bfbad0ea59e51efe70b0d30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4554ba127bfbad0ea59e51efe70b0d30">&#9670;&nbsp;</a></span>AIC_CISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_CISR&#160;&#160;&#160;( 276 )      /* Core Interrupt Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00151">151</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a30b900047cabdf6176fbd1dd07c3dc7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30b900047cabdf6176fbd1dd07c3dc7f">&#9670;&nbsp;</a></span>AIC_DCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_DCR&#160;&#160;&#160;( 312 )      /* <a class="el" href="src_2Helpers_8h.html#abd3c39b29d5b6b4bf8fcf5ab816dfc23">Debug</a> Control Register (Protect) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00158">158</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa2e41fc2a881cdeab65a204875cad3e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2e41fc2a881cdeab65a204875cad3e7">&#9670;&nbsp;</a></span>AIC_EOICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_EOICR&#160;&#160;&#160;( 304 )      /* End of Interrupt Command Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00156">156</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a733262f228672999eed8a7f556e518c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a733262f228672999eed8a7f556e518c0">&#9670;&nbsp;</a></span>AIC_FFDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_FFDR&#160;&#160;&#160;( 324 )      /* Fast Forcing Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00160">160</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa8c42b852c8745eef4c1ceddd4bd27a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8c42b852c8745eef4c1ceddd4bd27a5">&#9670;&nbsp;</a></span>AIC_FFER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_FFER&#160;&#160;&#160;( 320 )      /* Fast Forcing Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00159">159</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a77d7d1e58543c17abbf38503849b58b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77d7d1e58543c17abbf38503849b58b4">&#9670;&nbsp;</a></span>AIC_FFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_FFSR&#160;&#160;&#160;( 328 )      /* Fast Forcing Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00161">161</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a6c1ca8f6ae7ca2a91893c1533f7d7347"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c1ca8f6ae7ca2a91893c1533f7d7347">&#9670;&nbsp;</a></span>AIC_FVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_FVR&#160;&#160;&#160;( 260 )      /* FIQ Vector Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00147">147</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a379915bd20d308c1816315977452c4f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a379915bd20d308c1816315977452c4f1">&#9670;&nbsp;</a></span>AIC_ICCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_ICCR&#160;&#160;&#160;( 296 )      /* Interrupt Clear Command Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00154">154</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a164b0cc4ded4b92ebe5c285948a832f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a164b0cc4ded4b92ebe5c285948a832f8">&#9670;&nbsp;</a></span>AIC_IDCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_IDCR&#160;&#160;&#160;( 292 )      /* Interrupt Disable Command Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00153">153</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a45352b181aa207c667ae1a30c878044f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45352b181aa207c667ae1a30c878044f">&#9670;&nbsp;</a></span>AIC_IECR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_IECR&#160;&#160;&#160;( 288 )      /* Interrupt Enable Command Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00152">152</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac49687b0cec8fa2f5648a43dc59e88f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac49687b0cec8fa2f5648a43dc59e88f4">&#9670;&nbsp;</a></span>AIC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_IMR&#160;&#160;&#160;( 272 )      /* Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00150">150</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a6d7df54774110459746b8e9b7abfed2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d7df54774110459746b8e9b7abfed2e">&#9670;&nbsp;</a></span>AIC_IPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_IPR&#160;&#160;&#160;( 268 )      /* Interrupt Pending Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00149">149</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aef7e5c9a1b130e21ac07c9d1694cff3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef7e5c9a1b130e21ac07c9d1694cff3e">&#9670;&nbsp;</a></span>AIC_ISCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_ISCR&#160;&#160;&#160;( 300 )      /* Interrupt Set Command Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00155">155</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a39fe93f6dd0b6797d5c47329435a4999"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39fe93f6dd0b6797d5c47329435a4999">&#9670;&nbsp;</a></span>AIC_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_ISR&#160;&#160;&#160;( 264 )      /* Interrupt Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00148">148</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ab650257f5a8740b4ec26fb65b22c0c17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab650257f5a8740b4ec26fb65b22c0c17">&#9670;&nbsp;</a></span>AIC_IVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_IVR&#160;&#160;&#160;( 256 )      /* IRQ Vector Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00146">146</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a817329776be9296f5473e2471a7d334e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a817329776be9296f5473e2471a7d334e">&#9670;&nbsp;</a></span>AIC_SMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_SMR&#160;&#160;&#160;( 0 )        /* Source <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00144">144</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac4b15505018f451345232495ca1520ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4b15505018f451345232495ca1520ec">&#9670;&nbsp;</a></span>AIC_SPU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_SPU&#160;&#160;&#160;( 308 )      /* Spurious Vector Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00157">157</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a2cc00b70bd091925a432793a61a63b67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cc00b70bd091925a432793a61a63b67">&#9670;&nbsp;</a></span>AIC_SVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_SVR&#160;&#160;&#160;( 128 )      /* Source Vector Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00145">145</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a6cb14877b6cc91908cbde4dece6e3aa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cb14877b6cc91908cbde4dece6e3aa7">&#9670;&nbsp;</a></span>AT91C_ADC_CDR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_CDR0&#160;&#160;&#160;( 0xFFFD8030 ) /* (ADC) ADC Channel Data Register 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01435">1435</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ad99e2dc67e83b6fa488479d1733eb48c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad99e2dc67e83b6fa488479d1733eb48c">&#9670;&nbsp;</a></span>AT91C_ADC_CDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_CDR1&#160;&#160;&#160;( 0xFFFD8034 ) /* (ADC) ADC Channel Data Register 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01437">1437</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a22438fa7bedaa163f38fd9856d2ab7bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22438fa7bedaa163f38fd9856d2ab7bf">&#9670;&nbsp;</a></span>AT91C_ADC_CDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_CDR2&#160;&#160;&#160;( 0xFFFD8038 ) /* (ADC) ADC Channel Data Register 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01434">1434</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ab9623ccab1e65740bbb37261556afee2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9623ccab1e65740bbb37261556afee2">&#9670;&nbsp;</a></span>AT91C_ADC_CDR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_CDR3&#160;&#160;&#160;( 0xFFFD803C ) /* (ADC) ADC Channel Data Register 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01438">1438</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a559fa100fd18c7176033e1fdf7680d03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a559fa100fd18c7176033e1fdf7680d03">&#9670;&nbsp;</a></span>AT91C_ADC_CDR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_CDR4&#160;&#160;&#160;( 0xFFFD8040 ) /* (ADC) ADC Channel Data Register 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01433">1433</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a592e6596725a224723b3cbc3ac0cfdf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a592e6596725a224723b3cbc3ac0cfdf9">&#9670;&nbsp;</a></span>AT91C_ADC_CDR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_CDR5&#160;&#160;&#160;( 0xFFFD8044 ) /* (ADC) ADC Channel Data Register 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01439">1439</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="acfb5724dd3b3c5cd2a6536f07b31fbcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfb5724dd3b3c5cd2a6536f07b31fbcf">&#9670;&nbsp;</a></span>AT91C_ADC_CDR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_CDR6&#160;&#160;&#160;( 0xFFFD8048 ) /* (ADC) ADC Channel Data Register 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01441">1441</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae6c61a5731118fb1d2e45ff8aa288d3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6c61a5731118fb1d2e45ff8aa288d3c">&#9670;&nbsp;</a></span>AT91C_ADC_CDR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_CDR7&#160;&#160;&#160;( 0xFFFD804C ) /* (ADC) ADC Channel Data Register 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01436">1436</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa5f89d2bc957aae195bc3fd6afb85f3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5f89d2bc957aae195bc3fd6afb85f3c">&#9670;&nbsp;</a></span>AT91C_ADC_CH0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_CH0&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (ADC) Channel 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00689">689</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a8cd6e3c8054b870d298bb5699c7316ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cd6e3c8054b870d298bb5699c7316ff">&#9670;&nbsp;</a></span>AT91C_ADC_CH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_CH1&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )   /* (ADC) Channel 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00690">690</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aad0995795a79ac1c1f1b74815f8e2293"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad0995795a79ac1c1f1b74815f8e2293">&#9670;&nbsp;</a></span>AT91C_ADC_CH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_CH2&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )   /* (ADC) Channel 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00691">691</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ab6e8f5691d393361fbacaafd8c89582e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6e8f5691d393361fbacaafd8c89582e">&#9670;&nbsp;</a></span>AT91C_ADC_CH3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_CH3&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )   /* (ADC) Channel 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00692">692</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a97e16ace28251722c584b4280b622957"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97e16ace28251722c584b4280b622957">&#9670;&nbsp;</a></span>AT91C_ADC_CH4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_CH4&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )   /* (ADC) Channel 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00693">693</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a50f38360d62a234b31d0366fbdc34c76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50f38360d62a234b31d0366fbdc34c76">&#9670;&nbsp;</a></span>AT91C_ADC_CH5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_CH5&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )   /* (ADC) Channel 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00694">694</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a1ce42d0cb7097148f687114a2ea0d397"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ce42d0cb7097148f687114a2ea0d397">&#9670;&nbsp;</a></span>AT91C_ADC_CH6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_CH6&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )   /* (ADC) Channel 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00695">695</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a6670a36ae39ba5d8c75aebccc4e1f1a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6670a36ae39ba5d8c75aebccc4e1f1a1">&#9670;&nbsp;</a></span>AT91C_ADC_CH7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_CH7&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )   /* (ADC) Channel 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00696">696</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a183514b7877b61f4d197a266f5fb3901"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a183514b7877b61f4d197a266f5fb3901">&#9670;&nbsp;</a></span>AT91C_ADC_CHDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_CHDR&#160;&#160;&#160;( 0xFFFD8014 ) /* (ADC) ADC Channel Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01447">1447</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a073c7c22c54be83184c4d3a8e885ee5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a073c7c22c54be83184c4d3a8e885ee5a">&#9670;&nbsp;</a></span>AT91C_ADC_CHER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_CHER&#160;&#160;&#160;( 0xFFFD8010 ) /* (ADC) ADC Channel Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01443">1443</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae0e58fc5c5066507fc970f44d871bf9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0e58fc5c5066507fc970f44d871bf9b">&#9670;&nbsp;</a></span>AT91C_ADC_CHSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_CHSR&#160;&#160;&#160;( 0xFFFD8018 ) /* (ADC) ADC Channel Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01444">1444</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a042dee2d556b39e4514ea78479fbf281"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a042dee2d556b39e4514ea78479fbf281">&#9670;&nbsp;</a></span>AT91C_ADC_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_CR&#160;&#160;&#160;( 0xFFFD8000 ) /* (ADC) ADC Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01442">1442</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a0b5076a2aef46ea672a417316f410a96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b5076a2aef46ea672a417316f410a96">&#9670;&nbsp;</a></span>AT91C_ADC_DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_DATA&#160;&#160;&#160;( 0x3FF &lt;&lt; 0 )        /* (ADC) Converted Data */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00726">726</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a7df72b64904d8a4b55898f8f57759127"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7df72b64904d8a4b55898f8f57759127">&#9670;&nbsp;</a></span>AT91C_ADC_DRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_DRDY&#160;&#160;&#160;( 0x1 &lt;&lt; 16 )     /* (ADC) Data Ready */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00716">716</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a572c3ce5be84a4270a62de38b7ea1ce0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a572c3ce5be84a4270a62de38b7ea1ce0">&#9670;&nbsp;</a></span>AT91C_ADC_ENDRX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_ENDRX&#160;&#160;&#160;( 0x1 &lt;&lt; 18 )     /* (ADC) End of Receiver Transfer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00718">718</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa316fae8475ce0c9a6682f044562f3d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa316fae8475ce0c9a6682f044562f3d7">&#9670;&nbsp;</a></span>AT91C_ADC_EOC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_EOC0&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )      /* (ADC) End of Conversion */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00700">700</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a6f91b3e18fd38b35269e5484f39eaf8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f91b3e18fd38b35269e5484f39eaf8a">&#9670;&nbsp;</a></span>AT91C_ADC_EOC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_EOC1&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )      /* (ADC) End of Conversion */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00701">701</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ab4b40c319eaa030e00013e12a3bfa75a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4b40c319eaa030e00013e12a3bfa75a">&#9670;&nbsp;</a></span>AT91C_ADC_EOC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_EOC2&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )      /* (ADC) End of Conversion */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00702">702</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac567e555318a720b4d557849d2f6d700"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac567e555318a720b4d557849d2f6d700">&#9670;&nbsp;</a></span>AT91C_ADC_EOC3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_EOC3&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )      /* (ADC) End of Conversion */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00703">703</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae472c5bf54ae7f27af0d10cbf25c370e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae472c5bf54ae7f27af0d10cbf25c370e">&#9670;&nbsp;</a></span>AT91C_ADC_EOC4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_EOC4&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )      /* (ADC) End of Conversion */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00704">704</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a2c318ddda1859a0e2dd2cceddc3e5f59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c318ddda1859a0e2dd2cceddc3e5f59">&#9670;&nbsp;</a></span>AT91C_ADC_EOC5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_EOC5&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )      /* (ADC) End of Conversion */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00705">705</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a36015c395ec0657baa15f9207018c936"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36015c395ec0657baa15f9207018c936">&#9670;&nbsp;</a></span>AT91C_ADC_EOC6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_EOC6&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )      /* (ADC) End of Conversion */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00706">706</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a93825ffcb517ba9bfd8ccad3d4c5bf16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93825ffcb517ba9bfd8ccad3d4c5bf16">&#9670;&nbsp;</a></span>AT91C_ADC_EOC7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_EOC7&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )      /* (ADC) End of Conversion */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00707">707</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a164f51f4ee4f9c89d6d1a8f791f59427"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a164f51f4ee4f9c89d6d1a8f791f59427">&#9670;&nbsp;</a></span>AT91C_ADC_GOVRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_GOVRE&#160;&#160;&#160;( 0x1 &lt;&lt; 17 )     /* (ADC) General Overrun */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00717">717</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ad61c454c2163fd559a550e57438cc6d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad61c454c2163fd559a550e57438cc6d4">&#9670;&nbsp;</a></span>AT91C_ADC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_IDR&#160;&#160;&#160;( 0xFFFD8028 ) /* (ADC) ADC Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01448">1448</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a9313c0e3e66a87c7d7f060ad63f5a788"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9313c0e3e66a87c7d7f060ad63f5a788">&#9670;&nbsp;</a></span>AT91C_ADC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_IER&#160;&#160;&#160;( 0xFFFD8024 ) /* (ADC) ADC Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01445">1445</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae1a9f653c6d5cbf3dedf0744f7a7d0ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1a9f653c6d5cbf3dedf0744f7a7d0ac">&#9670;&nbsp;</a></span>AT91C_ADC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_IMR&#160;&#160;&#160;( 0xFFFD802C ) /* (ADC) ADC Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01432">1432</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a5a9ed21be1e440d5b6a55b2ec769881b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a9ed21be1e440d5b6a55b2ec769881b">&#9670;&nbsp;</a></span>AT91C_ADC_LCDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_LCDR&#160;&#160;&#160;( 0xFFFD8020 ) /* (ADC) ADC Last Converted Data Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01449">1449</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a1e83e24d50f62c20b423dd07075ae595"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e83e24d50f62c20b423dd07075ae595">&#9670;&nbsp;</a></span>AT91C_ADC_LDATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_LDATA&#160;&#160;&#160;( 0x3FF &lt;&lt; 0 )    /* (ADC) Last Data Converted */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00721">721</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a88d155341c5779a0f08c51132d3375f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88d155341c5779a0f08c51132d3375f7">&#9670;&nbsp;</a></span>AT91C_ADC_LOWRES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_LOWRES&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )   /* (ADC) Resolution. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00679">679</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aec8651275d453528e1272c588802ec58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec8651275d453528e1272c588802ec58">&#9670;&nbsp;</a></span>AT91C_ADC_LOWRES_10_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_LOWRES_10_BIT&#160;&#160;&#160;( 0x0 &lt;&lt; 4 )   /* (ADC) 10-bit resolution */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00680">680</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a2ef27533cf62837dbdb99ee4a8f566f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ef27533cf62837dbdb99ee4a8f566f0">&#9670;&nbsp;</a></span>AT91C_ADC_LOWRES_8_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_LOWRES_8_BIT&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )   /* (ADC) 8-bit resolution */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00681">681</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae21657c56292665c73e3de92ff227f99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae21657c56292665c73e3de92ff227f99">&#9670;&nbsp;</a></span>AT91C_ADC_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_MR&#160;&#160;&#160;( 0xFFFD8004 ) /* (ADC) ADC <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01440">1440</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a349c689ac20864d4080a649ad30a22be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a349c689ac20864d4080a649ad30a22be">&#9670;&nbsp;</a></span>AT91C_ADC_OVRE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_OVRE0&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )      /* (ADC) Overrun Error */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00708">708</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a2e45ab30402efac24e53687833b5b78d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e45ab30402efac24e53687833b5b78d">&#9670;&nbsp;</a></span>AT91C_ADC_OVRE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_OVRE1&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )      /* (ADC) Overrun Error */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00709">709</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a37198e39621f67c6606d1d23864989ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37198e39621f67c6606d1d23864989ff">&#9670;&nbsp;</a></span>AT91C_ADC_OVRE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_OVRE2&#160;&#160;&#160;( 0x1 &lt;&lt; 10 )     /* (ADC) Overrun Error */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00710">710</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a88a63d788292588a66defcc65baae042"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88a63d788292588a66defcc65baae042">&#9670;&nbsp;</a></span>AT91C_ADC_OVRE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_OVRE3&#160;&#160;&#160;( 0x1 &lt;&lt; 11 )     /* (ADC) Overrun Error */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00711">711</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a12cba051215d62f2a0938ba87186f124"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12cba051215d62f2a0938ba87186f124">&#9670;&nbsp;</a></span>AT91C_ADC_OVRE4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_OVRE4&#160;&#160;&#160;( 0x1 &lt;&lt; 12 )     /* (ADC) Overrun Error */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00712">712</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a857886e4f5ef6de9eebab40a7f72ea86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a857886e4f5ef6de9eebab40a7f72ea86">&#9670;&nbsp;</a></span>AT91C_ADC_OVRE5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_OVRE5&#160;&#160;&#160;( 0x1 &lt;&lt; 13 )     /* (ADC) Overrun Error */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00713">713</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="afe011a0b0ae4ff2821778c4f97274164"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe011a0b0ae4ff2821778c4f97274164">&#9670;&nbsp;</a></span>AT91C_ADC_OVRE6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_OVRE6&#160;&#160;&#160;( 0x1 &lt;&lt; 14 )     /* (ADC) Overrun Error */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00714">714</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a0a8c7c755a2cbda84ee8afae99aaa1eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a8c7c755a2cbda84ee8afae99aaa1eb">&#9670;&nbsp;</a></span>AT91C_ADC_OVRE7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_OVRE7&#160;&#160;&#160;( 0x1 &lt;&lt; 15 )     /* (ADC) Overrun Error */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00715">715</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a666903aab4d6d173d6a2be5cbee5a91a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a666903aab4d6d173d6a2be5cbee5a91a">&#9670;&nbsp;</a></span>AT91C_ADC_PRESCAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_PRESCAL&#160;&#160;&#160;( 0x3F &lt;&lt; 8 )  /* (ADC) Prescaler rate selection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00685">685</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="acb2e0811e7c94f6d9a8bfecf7b5c4fca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb2e0811e7c94f6d9a8bfecf7b5c4fca">&#9670;&nbsp;</a></span>AT91C_ADC_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_PTCR&#160;&#160;&#160;( 0xFFFD8120 ) /* (PDC_ADC) PDC Transfer Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01421">1421</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aedd5fc8b746667f76d010547bebe7f75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedd5fc8b746667f76d010547bebe7f75">&#9670;&nbsp;</a></span>AT91C_ADC_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_PTSR&#160;&#160;&#160;( 0xFFFD8124 ) /* (PDC_ADC) PDC Transfer Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01426">1426</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a001ab907b43f9ced9cba11a18977bd38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a001ab907b43f9ced9cba11a18977bd38">&#9670;&nbsp;</a></span>AT91C_ADC_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_RCR&#160;&#160;&#160;( 0xFFFD8104 ) /* (PDC_ADC) Receive Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01430">1430</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aad0066e0944197a569edfdf048b3e8fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad0066e0944197a569edfdf048b3e8fd">&#9670;&nbsp;</a></span>AT91C_ADC_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_RNCR&#160;&#160;&#160;( 0xFFFD8114 ) /* (PDC_ADC) Receive Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01428">1428</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aaf9a708c4e1f3fdd7161aa456b8cdf89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf9a708c4e1f3fdd7161aa456b8cdf89">&#9670;&nbsp;</a></span>AT91C_ADC_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_RNPR&#160;&#160;&#160;( 0xFFFD8110 ) /* (PDC_ADC) Receive Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01423">1423</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a29ebb54cad9b08d7dfe19c6b99334e3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29ebb54cad9b08d7dfe19c6b99334e3b">&#9670;&nbsp;</a></span>AT91C_ADC_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_RPR&#160;&#160;&#160;( 0xFFFD8100 ) /* (PDC_ADC) Receive Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01425">1425</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a7793a830769075a3a15746803fb5027e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7793a830769075a3a15746803fb5027e">&#9670;&nbsp;</a></span>AT91C_ADC_RXBUFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_RXBUFF&#160;&#160;&#160;( 0x1 &lt;&lt; 19 )     /* (ADC) RXBUFF Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00719">719</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a9aa84fa92b822b39846338d8cccf74f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9aa84fa92b822b39846338d8cccf74f7">&#9670;&nbsp;</a></span>AT91C_ADC_SHTIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_SHTIM&#160;&#160;&#160;( 0xF &lt;&lt; 24 )  /* (ADC) Sample &amp; Hold Time */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00687">687</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ada99816b2e9355e47ef51f9b5215c335"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada99816b2e9355e47ef51f9b5215c335">&#9670;&nbsp;</a></span>AT91C_ADC_SLEEP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_SLEEP&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )   /* (ADC) Sleep <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00682">682</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac5c39d9e0e9f404fcad3f6057a907da7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5c39d9e0e9f404fcad3f6057a907da7">&#9670;&nbsp;</a></span>AT91C_ADC_SLEEP_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_SLEEP_MODE&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )   /* (ADC) Sleep <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00684">684</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a2247eb3f048503b4180c764282469c7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2247eb3f048503b4180c764282469c7e">&#9670;&nbsp;</a></span>AT91C_ADC_SLEEP_NORMAL_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_SLEEP_NORMAL_MODE&#160;&#160;&#160;( 0x0 &lt;&lt; 5 )   /* (ADC) Normal <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00683">683</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a00db6d32482d1a19ed2e52aabf3fac8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00db6d32482d1a19ed2e52aabf3fac8b">&#9670;&nbsp;</a></span>AT91C_ADC_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_SR&#160;&#160;&#160;( 0xFFFD801C ) /* (ADC) ADC Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01446">1446</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ad799c86acf8342e36503ba1c25b073c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad799c86acf8342e36503ba1c25b073c7">&#9670;&nbsp;</a></span>AT91C_ADC_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_START&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )   /* (ADC) Start Conversion */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00666">666</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ad7ac5ddb52d3901392845a7785966639"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7ac5ddb52d3901392845a7785966639">&#9670;&nbsp;</a></span>AT91C_ADC_STARTUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_STARTUP&#160;&#160;&#160;( 0x1F &lt;&lt; 16 ) /* (ADC) Startup Time */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00686">686</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a972700edcba18d5ec76efb303adbad79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a972700edcba18d5ec76efb303adbad79">&#9670;&nbsp;</a></span>AT91C_ADC_SWRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_SWRST&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (ADC) Software Reset */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00665">665</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a9c04ee8fc091c56447bc576629f7422b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c04ee8fc091c56447bc576629f7422b">&#9670;&nbsp;</a></span>AT91C_ADC_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_TCR&#160;&#160;&#160;( 0xFFFD810C ) /* (PDC_ADC) Transmit Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01429">1429</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac828a2db9a21ba3e5f2ff2e43353632b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac828a2db9a21ba3e5f2ff2e43353632b">&#9670;&nbsp;</a></span>AT91C_ADC_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_TNCR&#160;&#160;&#160;( 0xFFFD811C ) /* (PDC_ADC) Transmit Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01427">1427</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a687d5ee4e4d301a76d483c7843dfbfd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a687d5ee4e4d301a76d483c7843dfbfd2">&#9670;&nbsp;</a></span>AT91C_ADC_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_TNPR&#160;&#160;&#160;( 0xFFFD8118 ) /* (PDC_ADC) Transmit Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01422">1422</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a3bccb57bed16072b4616f112c3694c88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bccb57bed16072b4616f112c3694c88">&#9670;&nbsp;</a></span>AT91C_ADC_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_TPR&#160;&#160;&#160;( 0xFFFD8108 ) /* (PDC_ADC) Transmit Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01424">1424</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="afbadae557258fc5fdebd433c7c82e317"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbadae557258fc5fdebd433c7c82e317">&#9670;&nbsp;</a></span>AT91C_ADC_TRGEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_TRGEN&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (ADC) Trigger Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00668">668</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ad0fa67049a0c2e2c6d94fada1229174d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0fa67049a0c2e2c6d94fada1229174d">&#9670;&nbsp;</a></span>AT91C_ADC_TRGEN_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_TRGEN_DIS&#160;&#160;&#160;( 0x0 )        /* (ADC) Hardware triggers are disabled. Starting <a class="el" href="Buzzer_8cpp.html#a01329f431924b1ef0801bdecf6500306">a</a> conversion is only possible by software */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00669">669</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a68f7589a7d954c70630e02c0f3cd8aa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68f7589a7d954c70630e02c0f3cd8aa8">&#9670;&nbsp;</a></span>AT91C_ADC_TRGEN_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_TRGEN_EN&#160;&#160;&#160;( 0x1 )        /* (ADC) Hardware trigger selected by TRGSEL field is enabled. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00670">670</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a4972cf053a99608bcb9f985e45094b2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4972cf053a99608bcb9f985e45094b2d">&#9670;&nbsp;</a></span>AT91C_ADC_TRGSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_TRGSEL&#160;&#160;&#160;( 0x7 &lt;&lt; 1 )   /* (ADC) Trigger Selection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00671">671</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ad1db4a714e44fdc0a4be538acdba7d02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1db4a714e44fdc0a4be538acdba7d02">&#9670;&nbsp;</a></span>AT91C_ADC_TRGSEL_EXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_TRGSEL_EXT&#160;&#160;&#160;( 0x6 &lt;&lt; 1 )   /* (ADC) Selected TRGSEL = External Trigger */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00678">678</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aac4efeaf92a198ed16e966f3de3540eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac4efeaf92a198ed16e966f3de3540eb">&#9670;&nbsp;</a></span>AT91C_ADC_TRGSEL_TIOA0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_TRGSEL_TIOA0&#160;&#160;&#160;( 0x0 &lt;&lt; 1 )   /* (ADC) Selected TRGSEL = TIAO0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00672">672</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae8f35e26ac80db8962debf00d4870a84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8f35e26ac80db8962debf00d4870a84">&#9670;&nbsp;</a></span>AT91C_ADC_TRGSEL_TIOA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_TRGSEL_TIOA1&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )   /* (ADC) Selected TRGSEL = TIAO1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00673">673</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a793108c98d4b5928a3a8dcaa4ba9e551"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a793108c98d4b5928a3a8dcaa4ba9e551">&#9670;&nbsp;</a></span>AT91C_ADC_TRGSEL_TIOA2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_TRGSEL_TIOA2&#160;&#160;&#160;( 0x2 &lt;&lt; 1 )   /* (ADC) Selected TRGSEL = TIAO2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00674">674</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a9fdf32a82aa6510e7e618bcf708f62bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fdf32a82aa6510e7e618bcf708f62bd">&#9670;&nbsp;</a></span>AT91C_ADC_TRGSEL_TIOA3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_TRGSEL_TIOA3&#160;&#160;&#160;( 0x3 &lt;&lt; 1 )   /* (ADC) Selected TRGSEL = TIAO3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00675">675</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac78de193960c2adf54b775005c366b29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac78de193960c2adf54b775005c366b29">&#9670;&nbsp;</a></span>AT91C_ADC_TRGSEL_TIOA4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_TRGSEL_TIOA4&#160;&#160;&#160;( 0x4 &lt;&lt; 1 )   /* (ADC) Selected TRGSEL = TIAO4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00676">676</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac93c487076e168b665e0ad89487e49ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac93c487076e168b665e0ad89487e49ed">&#9670;&nbsp;</a></span>AT91C_ADC_TRGSEL_TIOA5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ADC_TRGSEL_TIOA5&#160;&#160;&#160;( 0x5 &lt;&lt; 1 )   /* (ADC) Selected TRGSEL = TIAO5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00677">677</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a6d5196b096a59a7e16ecb1fb9d87c484"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d5196b096a59a7e16ecb1fb9d87c484">&#9670;&nbsp;</a></span>AT91C_AIC_CISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_CISR&#160;&#160;&#160;( 0xFFFFF114 ) /* (AIC) Core Interrupt Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01298">1298</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a658342079ef86ca02b400bca590157c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a658342079ef86ca02b400bca590157c5">&#9670;&nbsp;</a></span>AT91C_AIC_DCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_DCR&#160;&#160;&#160;( 0xFFFFF138 ) /* (AIC) <a class="el" href="src_2Helpers_8h.html#abd3c39b29d5b6b4bf8fcf5ab816dfc23">Debug</a> Control Register (Protect) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01287">1287</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a8ddbefbb5b53cacf7041b9ec7297843d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ddbefbb5b53cacf7041b9ec7297843d">&#9670;&nbsp;</a></span>AT91C_AIC_DCR_GMSK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_DCR_GMSK&#160;&#160;&#160;( 0x1 &lt;&lt; 1 ) /* (AIC) General Mask */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00176">176</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a11ecc7ad7cb4c2d9f6a241c446b754dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11ecc7ad7cb4c2d9f6a241c446b754dc">&#9670;&nbsp;</a></span>AT91C_AIC_DCR_PROT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_DCR_PROT&#160;&#160;&#160;( 0x1 &lt;&lt; 0 ) /* (AIC) Protection <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00175">175</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a4b9cd98d7ecaede481636cb8ed07aa3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b9cd98d7ecaede481636cb8ed07aa3f">&#9670;&nbsp;</a></span>AT91C_AIC_EOICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_EOICR&#160;&#160;&#160;( 0xFFFFF130 ) /* (AIC) End of Interrupt Command Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01286">1286</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a79e930ea8ad33613147ad0f0917a90e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79e930ea8ad33613147ad0f0917a90e8">&#9670;&nbsp;</a></span>AT91C_AIC_FFDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_FFDR&#160;&#160;&#160;( 0xFFFFF144 ) /* (AIC) Fast Forcing Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01291">1291</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="acac44f7aa3c5256f6d1f2fce7174b45f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acac44f7aa3c5256f6d1f2fce7174b45f">&#9670;&nbsp;</a></span>AT91C_AIC_FFER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_FFER&#160;&#160;&#160;( 0xFFFFF140 ) /* (AIC) Fast Forcing Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01288">1288</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa3d9b233ceed49a9659357ad505e03e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3d9b233ceed49a9659357ad505e03e7">&#9670;&nbsp;</a></span>AT91C_AIC_FFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_FFSR&#160;&#160;&#160;( 0xFFFFF148 ) /* (AIC) Fast Forcing Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01293">1293</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a260f4fef8883877802b9f495afadedef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a260f4fef8883877802b9f495afadedef">&#9670;&nbsp;</a></span>AT91C_AIC_FVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_FVR&#160;&#160;&#160;( 0xFFFFF104 ) /* (AIC) FIQ Vector Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01292">1292</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a2ebc1521442e6301cbc1aebe8b6a60fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ebc1521442e6301cbc1aebe8b6a60fe">&#9670;&nbsp;</a></span>AT91C_AIC_ICCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_ICCR&#160;&#160;&#160;( 0xFFFFF128 ) /* (AIC) Interrupt Clear Command Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01282">1282</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a1d8f11768ada3d34e3d231ad3256cb2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d8f11768ada3d34e3d231ad3256cb2d">&#9670;&nbsp;</a></span>AT91C_AIC_IDCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_IDCR&#160;&#160;&#160;( 0xFFFFF124 ) /* (AIC) Interrupt Disable Command Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01297">1297</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ab55840ce00a4bfa54acfd8b74809c71d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab55840ce00a4bfa54acfd8b74809c71d">&#9670;&nbsp;</a></span>AT91C_AIC_IECR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_IECR&#160;&#160;&#160;( 0xFFFFF120 ) /* (AIC) Interrupt Enable Command Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01283">1283</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aec49d326140f483ce6a51125c04b4c45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec49d326140f483ce6a51125c04b4c45">&#9670;&nbsp;</a></span>AT91C_AIC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_IMR&#160;&#160;&#160;( 0xFFFFF110 ) /* (AIC) Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01294">1294</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="abf803377d831045384c1b12293880e75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf803377d831045384c1b12293880e75">&#9670;&nbsp;</a></span>AT91C_AIC_IPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_IPR&#160;&#160;&#160;( 0xFFFFF10C ) /* (AIC) Interrupt Pending Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01299">1299</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a02c05836353c43c959f4588438a09a2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02c05836353c43c959f4588438a09a2e">&#9670;&nbsp;</a></span>AT91C_AIC_ISCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_ISCR&#160;&#160;&#160;( 0xFFFFF12C ) /* (AIC) Interrupt Set Command Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01285">1285</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a502b849eb0925da51ea1724bfb9ff675"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a502b849eb0925da51ea1724bfb9ff675">&#9670;&nbsp;</a></span>AT91C_AIC_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_ISR&#160;&#160;&#160;( 0xFFFFF108 ) /* (AIC) Interrupt Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01295">1295</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a59d48beaedc4723dde35e1da1290c72b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59d48beaedc4723dde35e1da1290c72b">&#9670;&nbsp;</a></span>AT91C_AIC_IVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_IVR&#160;&#160;&#160;( 0xFFFFF100 ) /* (AIC) IRQ Vector Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01296">1296</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a3184357c284cf8d1fbede2bfaa0df4f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3184357c284cf8d1fbede2bfaa0df4f0">&#9670;&nbsp;</a></span>AT91C_AIC_NFIQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_NFIQ&#160;&#160;&#160;( 0x1 &lt;&lt; 0 ) /* (AIC) NFIQ Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00172">172</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a60e31990bc2bf5a9f3e7be3db8591dea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60e31990bc2bf5a9f3e7be3db8591dea">&#9670;&nbsp;</a></span>AT91C_AIC_NIRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_NIRQ&#160;&#160;&#160;( 0x1 &lt;&lt; 1 ) /* (AIC) NIRQ Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00173">173</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ab66ac4615b2eaa08a688de2cc5485c42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab66ac4615b2eaa08a688de2cc5485c42">&#9670;&nbsp;</a></span>AT91C_AIC_PRIOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_PRIOR&#160;&#160;&#160;( 0x7 &lt;&lt; 0 ) /* (AIC) Priority Level */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00163">163</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a4bc441a87b9c4574b1bb9e271eb6dd27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bc441a87b9c4574b1bb9e271eb6dd27">&#9670;&nbsp;</a></span>AT91C_AIC_PRIOR_HIGHEST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_PRIOR_HIGHEST&#160;&#160;&#160;( 0x7 )      /* (AIC) Highest priority level */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00165">165</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae5bbc658808876a515e3c1978738f3d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5bbc658808876a515e3c1978738f3d0">&#9670;&nbsp;</a></span>AT91C_AIC_PRIOR_LOWEST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_PRIOR_LOWEST&#160;&#160;&#160;( 0x0 )      /* (AIC) Lowest priority level */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00164">164</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a4480f18cb6202e4fca4cfef8f5276705"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4480f18cb6202e4fca4cfef8f5276705">&#9670;&nbsp;</a></span>AT91C_AIC_SMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_SMR&#160;&#160;&#160;( 0xFFFFF000 ) /* (AIC) Source <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01284">1284</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af3ef43da35c21f7decfeee386eefce49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3ef43da35c21f7decfeee386eefce49">&#9670;&nbsp;</a></span>AT91C_AIC_SPU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_SPU&#160;&#160;&#160;( 0xFFFFF134 ) /* (AIC) Spurious Vector Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01290">1290</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae85e6441c17346d01b4b4e50d9a43408"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae85e6441c17346d01b4b4e50d9a43408">&#9670;&nbsp;</a></span>AT91C_AIC_SRCTYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_SRCTYPE&#160;&#160;&#160;( 0x3 &lt;&lt; 5 ) /* (AIC) Interrupt Source Type */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00166">166</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac4b8488f6ae8166cb466f172189d021c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4b8488f6ae8166cb466f172189d021c">&#9670;&nbsp;</a></span>AT91C_AIC_SRCTYPE_EXT_HIGH_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_SRCTYPE_EXT_HIGH_LEVEL&#160;&#160;&#160;( 0x2 &lt;&lt; 5 ) /* (AIC) External Sources Code Label High-level Sensitive */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00169">169</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a7c0734dd769738bf00c052011dcc3eff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c0734dd769738bf00c052011dcc3eff">&#9670;&nbsp;</a></span>AT91C_AIC_SRCTYPE_EXT_POSITIVE_EDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_SRCTYPE_EXT_POSITIVE_EDGE&#160;&#160;&#160;( 0x3 &lt;&lt; 5 ) /* (AIC) External Sources Code Label Positive Edge triggered */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00170">170</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a969b0de913c2247525b98cd9d64aebaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a969b0de913c2247525b98cd9d64aebaf">&#9670;&nbsp;</a></span>AT91C_AIC_SRCTYPE_INT_EDGE_TRIGGERED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_SRCTYPE_INT_EDGE_TRIGGERED&#160;&#160;&#160;( 0x1 &lt;&lt; 5 ) /* (AIC) Internal Sources Code Label Edge triggered */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00168">168</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aec6df35ab981e1107105444555ecfd1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec6df35ab981e1107105444555ecfd1b">&#9670;&nbsp;</a></span>AT91C_AIC_SRCTYPE_INT_LEVEL_SENSITIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_SRCTYPE_INT_LEVEL_SENSITIVE&#160;&#160;&#160;( 0x0 &lt;&lt; 5 ) /* (AIC) Internal Sources Code Label Level Sensitive */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00167">167</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a3706014afd66ae5afcfc65bafbb7a856"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3706014afd66ae5afcfc65bafbb7a856">&#9670;&nbsp;</a></span>AT91C_AIC_SVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_AIC_SVR&#160;&#160;&#160;( 0xFFFFF080 ) /* (AIC) Source Vector Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01289">1289</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a9adbfb8048d73603846d6fb348a64ace"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9adbfb8048d73603846d6fb348a64ace">&#9670;&nbsp;</a></span>AT91C_BASE_ADC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_ADC&#160;&#160;&#160;( 0xFFFD8000 )  /* (ADC) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01785">1785</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae353aca328b3d22ff19e9086c99e77d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae353aca328b3d22ff19e9086c99e77d7">&#9670;&nbsp;</a></span>AT91C_BASE_AIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_AIC&#160;&#160;&#160;( 0xFFFFF000 )  /* (AIC) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01771">1771</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a10dce3ba9279316fe6d2320af5880040"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10dce3ba9279316fe6d2320af5880040">&#9670;&nbsp;</a></span>AT91C_BASE_CKGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_CKGR&#160;&#160;&#160;( 0xFFFFFC20 )  /* (CKGR) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01775">1775</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a32fc454872b1c641d8fed6f014f7ba1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32fc454872b1c641d8fed6f014f7ba1e">&#9670;&nbsp;</a></span>AT91C_BASE_DBGU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_DBGU&#160;&#160;&#160;( 0xFFFFF200 )  /* (DBGU) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01772">1772</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a235bf6db2f49947de6fd62d0439d4af9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a235bf6db2f49947de6fd62d0439d4af9">&#9670;&nbsp;</a></span>AT91C_BASE_MC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_MC&#160;&#160;&#160;( 0xFFFFFF00 )  /* (MC) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01781">1781</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ad99b4bec9100b0faee5c2ec4c5816010"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad99b4bec9100b0faee5c2ec4c5816010">&#9670;&nbsp;</a></span>AT91C_BASE_PDC_ADC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_PDC_ADC&#160;&#160;&#160;( 0xFFFD8100 )  /* (PDC_ADC) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01784">1784</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ad583a3c0f21caa3eb742bf21a5230e76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad583a3c0f21caa3eb742bf21a5230e76">&#9670;&nbsp;</a></span>AT91C_BASE_PDC_DBGU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_PDC_DBGU&#160;&#160;&#160;( 0xFFFFF300 )  /* (PDC_DBGU) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01773">1773</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a719a2834b04fd7dadd93971f17844025"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a719a2834b04fd7dadd93971f17844025">&#9670;&nbsp;</a></span>AT91C_BASE_PDC_SPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_PDC_SPI&#160;&#160;&#160;( 0xFFFE0100 )  /* (PDC_SPI) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01782">1782</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a6b352bd9e050f30440d75b3b7c92696a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b352bd9e050f30440d75b3b7c92696a">&#9670;&nbsp;</a></span>AT91C_BASE_PDC_SSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_PDC_SSC&#160;&#160;&#160;( 0xFFFD4100 )  /* (PDC_SSC) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01786">1786</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae1d89d92d26566a0593501750dd45690"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1d89d92d26566a0593501750dd45690">&#9670;&nbsp;</a></span>AT91C_BASE_PDC_US0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_PDC_US0&#160;&#160;&#160;( 0xFFFC0100 )  /* (PDC_US0) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01790">1790</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a689aaee7d35e38c15f0d096850549494"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a689aaee7d35e38c15f0d096850549494">&#9670;&nbsp;</a></span>AT91C_BASE_PDC_US1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_PDC_US1&#160;&#160;&#160;( 0xFFFC4100 )  /* (PDC_US1) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01788">1788</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="afd59d3e413ad4a05804ead0fd6c48622"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd59d3e413ad4a05804ead0fd6c48622">&#9670;&nbsp;</a></span>AT91C_BASE_PIOA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_PIOA&#160;&#160;&#160;( 0xFFFFF400 )  /* (PIOA) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01774">1774</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac0679d8ee5a5c92e6d808bd31e216277"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0679d8ee5a5c92e6d808bd31e216277">&#9670;&nbsp;</a></span>AT91C_BASE_PITC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_PITC&#160;&#160;&#160;( 0xFFFFFD30 )  /* (PITC) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01779">1779</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a88f638978d677a52e3bad3966caa40ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88f638978d677a52e3bad3966caa40ab">&#9670;&nbsp;</a></span>AT91C_BASE_PMC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_PMC&#160;&#160;&#160;( 0xFFFFFC00 )  /* (PMC) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01776">1776</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa11003c2d8bcee4dd58e45522edde4a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa11003c2d8bcee4dd58e45522edde4a9">&#9670;&nbsp;</a></span>AT91C_BASE_PWMC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_PWMC&#160;&#160;&#160;( 0xFFFCC000 )  /* (PWMC) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01801">1801</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ad327bf8d078e66885418142dcf7ecb69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad327bf8d078e66885418142dcf7ecb69">&#9670;&nbsp;</a></span>AT91C_BASE_PWMC_CH0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_PWMC_CH0&#160;&#160;&#160;( 0xFFFCC200 )  /* (PWMC_CH0) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01800">1800</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a532256b939d55cf8d64421ae895d9f61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a532256b939d55cf8d64421ae895d9f61">&#9670;&nbsp;</a></span>AT91C_BASE_PWMC_CH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_PWMC_CH1&#160;&#160;&#160;( 0xFFFCC220 )  /* (PWMC_CH1) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01799">1799</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a95a11e0109fe908e382c77b4dbd4b886"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95a11e0109fe908e382c77b4dbd4b886">&#9670;&nbsp;</a></span>AT91C_BASE_PWMC_CH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_PWMC_CH2&#160;&#160;&#160;( 0xFFFCC240 )  /* (PWMC_CH2) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01798">1798</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aac63200f2a1e7bb0992ab1acd3bcf75e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac63200f2a1e7bb0992ab1acd3bcf75e">&#9670;&nbsp;</a></span>AT91C_BASE_PWMC_CH3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_PWMC_CH3&#160;&#160;&#160;( 0xFFFCC260 )  /* (PWMC_CH3) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01797">1797</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a1417c31e180c8f542044e6fccb465610"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1417c31e180c8f542044e6fccb465610">&#9670;&nbsp;</a></span>AT91C_BASE_RSTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_RSTC&#160;&#160;&#160;( 0xFFFFFD00 )  /* (RSTC) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01777">1777</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ad91cc891870f10043e5935b8f587f2af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad91cc891870f10043e5935b8f587f2af">&#9670;&nbsp;</a></span>AT91C_BASE_RTTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_RTTC&#160;&#160;&#160;( 0xFFFFFD20 )  /* (RTTC) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01778">1778</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a71756ec471e894d8f8877b5d33a8ea5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71756ec471e894d8f8877b5d33a8ea5b">&#9670;&nbsp;</a></span>AT91C_BASE_SPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_SPI&#160;&#160;&#160;( 0xFFFE0000 )  /* (SPI) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01783">1783</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a7cfef3966881ac79efe0a889a18f0e0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cfef3966881ac79efe0a889a18f0e0a">&#9670;&nbsp;</a></span>AT91C_BASE_SSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_SSC&#160;&#160;&#160;( 0xFFFD4000 )  /* (SSC) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01787">1787</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a9d0b8c206d7190df6240e12f09428fe4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d0b8c206d7190df6240e12f09428fe4">&#9670;&nbsp;</a></span>AT91C_BASE_SYSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_SYSC&#160;&#160;&#160;( 0xFFFFF000 )  /* (SYSC) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01770">1770</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac5f6642a35bcb83fbe8cf358511ba895"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5f6642a35bcb83fbe8cf358511ba895">&#9670;&nbsp;</a></span>AT91C_BASE_TC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_TC0&#160;&#160;&#160;( 0xFFFA0000 )  /* (TC0) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01795">1795</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a5ecf7114cc5c9f9d559792f92dd584ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ecf7114cc5c9f9d559792f92dd584ca">&#9670;&nbsp;</a></span>AT91C_BASE_TC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_TC1&#160;&#160;&#160;( 0xFFFA0040 )  /* (TC1) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01794">1794</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a0bd9ed3557b04fd390eb27f66c6e8ead"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bd9ed3557b04fd390eb27f66c6e8ead">&#9670;&nbsp;</a></span>AT91C_BASE_TC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_TC2&#160;&#160;&#160;( 0xFFFA0080 )  /* (TC2) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01793">1793</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aaf7850d86742be51cc4bf623488a92af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf7850d86742be51cc4bf623488a92af">&#9670;&nbsp;</a></span>AT91C_BASE_TCB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_TCB&#160;&#160;&#160;( 0xFFFA0000 )  /* (TCB) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01796">1796</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="acec2e14822c165bf9c2fb5e91e1652ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acec2e14822c165bf9c2fb5e91e1652ca">&#9670;&nbsp;</a></span>AT91C_BASE_TWI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_TWI&#160;&#160;&#160;( 0xFFFB8000 )  /* (TWI) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01792">1792</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac9f3ffaccf5b51517ab51c004fc9643c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9f3ffaccf5b51517ab51c004fc9643c">&#9670;&nbsp;</a></span>AT91C_BASE_UDP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_UDP&#160;&#160;&#160;( 0xFFFB0000 )  /* (UDP) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01802">1802</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a9059088da859f9cedaa5cee3cc0ff6cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9059088da859f9cedaa5cee3cc0ff6cf">&#9670;&nbsp;</a></span>AT91C_BASE_US0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_US0&#160;&#160;&#160;( 0xFFFC0000 )  /* (US0) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01791">1791</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ace9a2e5287fcacab6f3050f66b382eae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace9a2e5287fcacab6f3050f66b382eae">&#9670;&nbsp;</a></span>AT91C_BASE_US1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_US1&#160;&#160;&#160;( 0xFFFC4000 )  /* (US1) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01789">1789</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aaf6dc0a816031c6ed3ecdc62590c5da4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf6dc0a816031c6ed3ecdc62590c5da4">&#9670;&nbsp;</a></span>AT91C_BASE_WDTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_BASE_WDTC&#160;&#160;&#160;( 0xFFFFFD40 )  /* (WDTC) Base Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01780">1780</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae77b8a49337d83f4a57f3e416af95078"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae77b8a49337d83f4a57f3e416af95078">&#9670;&nbsp;</a></span>AT91C_CH0_CCNTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CH0_CCNTR&#160;&#160;&#160;( 0xFFFCC20C ) /* (PWMC_CH0) Channel Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01606">1606</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a9c0601dd8b4da19b76b53c12f1acdea1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c0601dd8b4da19b76b53c12f1acdea1">&#9670;&nbsp;</a></span>AT91C_CH0_CDTYR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CH0_CDTYR&#160;&#160;&#160;( 0xFFFCC204 ) /* (PWMC_CH0) Channel Duty Cycle Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01607">1607</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aae75b321cfaac68273a74735895d6751"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae75b321cfaac68273a74735895d6751">&#9670;&nbsp;</a></span>AT91C_CH0_CMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CH0_CMR&#160;&#160;&#160;( 0xFFFCC200 ) /* (PWMC_CH0) Channel <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01604">1604</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a93e1d12d11248e2fcbb0c668ea45206b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93e1d12d11248e2fcbb0c668ea45206b">&#9670;&nbsp;</a></span>AT91C_CH0_CPRDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CH0_CPRDR&#160;&#160;&#160;( 0xFFFCC208 ) /* (PWMC_CH0) Channel Period Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01603">1603</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="afe56ae3a2992cf68cd3d5ef2949ea2d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe56ae3a2992cf68cd3d5ef2949ea2d6">&#9670;&nbsp;</a></span>AT91C_CH0_CUPDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CH0_CUPDR&#160;&#160;&#160;( 0xFFFCC210 ) /* (PWMC_CH0) Channel Update Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01602">1602</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae1995dfeb491ac5c32ac7d8822f78710"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1995dfeb491ac5c32ac7d8822f78710">&#9670;&nbsp;</a></span>AT91C_CH0_Reserved</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CH0_Reserved&#160;&#160;&#160;( 0xFFFCC214 ) /* (PWMC_CH0) Reserved */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01605">1605</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aad2ef7db96b6768c53d05ca4f122adcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad2ef7db96b6768c53d05ca4f122adcd">&#9670;&nbsp;</a></span>AT91C_CH1_CCNTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CH1_CCNTR&#160;&#160;&#160;( 0xFFFCC22C ) /* (PWMC_CH1) Channel Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01599">1599</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a815c3ad1885d9a0a8087b8707382a766"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a815c3ad1885d9a0a8087b8707382a766">&#9670;&nbsp;</a></span>AT91C_CH1_CDTYR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CH1_CDTYR&#160;&#160;&#160;( 0xFFFCC224 ) /* (PWMC_CH1) Channel Duty Cycle Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01600">1600</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a3e26f16a2b0cd65a226e4046d93e758d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e26f16a2b0cd65a226e4046d93e758d">&#9670;&nbsp;</a></span>AT91C_CH1_CMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CH1_CMR&#160;&#160;&#160;( 0xFFFCC220 ) /* (PWMC_CH1) Channel <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01597">1597</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a8fe23f54b0333474c2f39aad45778049"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fe23f54b0333474c2f39aad45778049">&#9670;&nbsp;</a></span>AT91C_CH1_CPRDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CH1_CPRDR&#160;&#160;&#160;( 0xFFFCC228 ) /* (PWMC_CH1) Channel Period Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01596">1596</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a5b8736a3c6c2763ca44f8b62e9878d5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b8736a3c6c2763ca44f8b62e9878d5b">&#9670;&nbsp;</a></span>AT91C_CH1_CUPDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CH1_CUPDR&#160;&#160;&#160;( 0xFFFCC230 ) /* (PWMC_CH1) Channel Update Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01595">1595</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a2524f9182f2692a930778f064a135a7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2524f9182f2692a930778f064a135a7b">&#9670;&nbsp;</a></span>AT91C_CH1_Reserved</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CH1_Reserved&#160;&#160;&#160;( 0xFFFCC234 ) /* (PWMC_CH1) Reserved */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01598">1598</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a99b486993af242de6a198ebfdf357d66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99b486993af242de6a198ebfdf357d66">&#9670;&nbsp;</a></span>AT91C_CH2_CCNTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CH2_CCNTR&#160;&#160;&#160;( 0xFFFCC24C ) /* (PWMC_CH2) Channel Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01592">1592</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a0fb3e52dde7b100a928a4741631f10bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fb3e52dde7b100a928a4741631f10bf">&#9670;&nbsp;</a></span>AT91C_CH2_CDTYR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CH2_CDTYR&#160;&#160;&#160;( 0xFFFCC244 ) /* (PWMC_CH2) Channel Duty Cycle Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01593">1593</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a5b844351b0caedaeeb5dcc1e2e4d87c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b844351b0caedaeeb5dcc1e2e4d87c7">&#9670;&nbsp;</a></span>AT91C_CH2_CMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CH2_CMR&#160;&#160;&#160;( 0xFFFCC240 ) /* (PWMC_CH2) Channel <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01590">1590</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a3fd0ddccb8d6195d28901f3d391e7232"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fd0ddccb8d6195d28901f3d391e7232">&#9670;&nbsp;</a></span>AT91C_CH2_CPRDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CH2_CPRDR&#160;&#160;&#160;( 0xFFFCC248 ) /* (PWMC_CH2) Channel Period Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01589">1589</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a9df7eb31c58fc94007f051dfa780ef44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9df7eb31c58fc94007f051dfa780ef44">&#9670;&nbsp;</a></span>AT91C_CH2_CUPDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CH2_CUPDR&#160;&#160;&#160;( 0xFFFCC250 ) /* (PWMC_CH2) Channel Update Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01588">1588</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a6e1852f71589a50bed3e831da94faa17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e1852f71589a50bed3e831da94faa17">&#9670;&nbsp;</a></span>AT91C_CH2_Reserved</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CH2_Reserved&#160;&#160;&#160;( 0xFFFCC254 ) /* (PWMC_CH2) Reserved */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01591">1591</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a5b6faccb3144ab85d907e3241d5ff9ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b6faccb3144ab85d907e3241d5ff9ed">&#9670;&nbsp;</a></span>AT91C_CH3_CCNTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CH3_CCNTR&#160;&#160;&#160;( 0xFFFCC26C ) /* (PWMC_CH3) Channel Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01585">1585</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a1a1885dccadba25fcdd548a0ed5a0f9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a1885dccadba25fcdd548a0ed5a0f9e">&#9670;&nbsp;</a></span>AT91C_CH3_CDTYR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CH3_CDTYR&#160;&#160;&#160;( 0xFFFCC264 ) /* (PWMC_CH3) Channel Duty Cycle Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01586">1586</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a52665699c36c867d908897dff4e13372"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52665699c36c867d908897dff4e13372">&#9670;&nbsp;</a></span>AT91C_CH3_CMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CH3_CMR&#160;&#160;&#160;( 0xFFFCC260 ) /* (PWMC_CH3) Channel <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01583">1583</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a988a8881a148806bbc203a2b0ed0c8e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a988a8881a148806bbc203a2b0ed0c8e7">&#9670;&nbsp;</a></span>AT91C_CH3_CPRDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CH3_CPRDR&#160;&#160;&#160;( 0xFFFCC268 ) /* (PWMC_CH3) Channel Period Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01582">1582</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a98e00c0ca45a41b90e2e04b7a9886590"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98e00c0ca45a41b90e2e04b7a9886590">&#9670;&nbsp;</a></span>AT91C_CH3_CUPDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CH3_CUPDR&#160;&#160;&#160;( 0xFFFCC270 ) /* (PWMC_CH3) Channel Update Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01581">1581</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a5685fa69a6e6deb59c3e4ad9e88b64e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5685fa69a6e6deb59c3e4ad9e88b64e2">&#9670;&nbsp;</a></span>AT91C_CH3_Reserved</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CH3_Reserved&#160;&#160;&#160;( 0xFFFCC274 ) /* (PWMC_CH3) Reserved */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01584">1584</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="afd3b2c5b0412f935aeb39c0f78d8f91c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd3b2c5b0412f935aeb39c0f78d8f91c">&#9670;&nbsp;</a></span>AT91C_CKGR_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CKGR_DIV&#160;&#160;&#160;( 0xFF &lt;&lt; 0 )   /* (CKGR) Divider Selected */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00313">313</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac0ae713cfb4ad96b47cef49e71c5ff05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0ae713cfb4ad96b47cef49e71c5ff05">&#9670;&nbsp;</a></span>AT91C_CKGR_DIV_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CKGR_DIV_0&#160;&#160;&#160;( 0x0 )         /* (CKGR) Divider output is 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00314">314</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a8ba9b034b178a5883462c0b68560a88c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ba9b034b178a5883462c0b68560a88c">&#9670;&nbsp;</a></span>AT91C_CKGR_DIV_BYPASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CKGR_DIV_BYPASS&#160;&#160;&#160;( 0x1 )         /* (CKGR) Divider is bypassed */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00315">315</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a0a4edafd10ec19ac8012b0a7816a16af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a4edafd10ec19ac8012b0a7816a16af">&#9670;&nbsp;</a></span>AT91C_CKGR_MAINF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CKGR_MAINF&#160;&#160;&#160;( 0xFFFF &lt;&lt; 0 ) /* (CKGR) Main Clock Frequency */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00310">310</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a73b42bd9104e5db128eeeaa9e2aacce7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73b42bd9104e5db128eeeaa9e2aacce7">&#9670;&nbsp;</a></span>AT91C_CKGR_MAINRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CKGR_MAINRDY&#160;&#160;&#160;( 0x1 &lt;&lt; 16 )   /* (CKGR) Main Clock Ready */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00311">311</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac8f4ff2752cc7fb3b24d4b2a036f8fab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8f4ff2752cc7fb3b24d4b2a036f8fab">&#9670;&nbsp;</a></span>AT91C_CKGR_MCFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CKGR_MCFR&#160;&#160;&#160;( 0xFFFFFC24 ) /* (CKGR) Main Clock  Frequency Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01356">1356</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a3d0808992286c8581278c9655a007821"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d0808992286c8581278c9655a007821">&#9670;&nbsp;</a></span>AT91C_CKGR_MOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CKGR_MOR&#160;&#160;&#160;( 0xFFFFFC20 ) /* (CKGR) Main Oscillator Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01357">1357</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="abc58240679a941a11db833389e9cdb5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc58240679a941a11db833389e9cdb5f">&#9670;&nbsp;</a></span>AT91C_CKGR_MOSCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CKGR_MOSCEN&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )    /* (CKGR) Main Oscillator Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00306">306</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a44b46e50ecc26bbccde8938378a86a9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44b46e50ecc26bbccde8938378a86a9f">&#9670;&nbsp;</a></span>AT91C_CKGR_MUL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CKGR_MUL&#160;&#160;&#160;( 0x7FF &lt;&lt; 16 ) /* (CKGR) PLL Multiplier */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00322">322</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af521ca4b677587a598023e5dc56719a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af521ca4b677587a598023e5dc56719a1">&#9670;&nbsp;</a></span>AT91C_CKGR_OSCBYPASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CKGR_OSCBYPASS&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )    /* (CKGR) Main Oscillator Bypass */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00307">307</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="abf711498b5e24df6624a87d941bff78c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf711498b5e24df6624a87d941bff78c">&#9670;&nbsp;</a></span>AT91C_CKGR_OSCOUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CKGR_OSCOUNT&#160;&#160;&#160;( 0xFF &lt;&lt; 8 )   /* (CKGR) Main Oscillator Start-up Time */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00308">308</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a8bc5e7864ae6d6caef840eabb5c52e78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bc5e7864ae6d6caef840eabb5c52e78">&#9670;&nbsp;</a></span>AT91C_CKGR_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CKGR_OUT&#160;&#160;&#160;( 0x3 &lt;&lt; 14 )   /* (CKGR) PLL Output Frequency Range */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00317">317</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ab50e86021e3b3e0aa815f578311f2c06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab50e86021e3b3e0aa815f578311f2c06">&#9670;&nbsp;</a></span>AT91C_CKGR_OUT_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CKGR_OUT_0&#160;&#160;&#160;( 0x0 &lt;&lt; 14 )   /* (CKGR) Please refer <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> PLL datasheet */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00318">318</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af3a0dfa809b22314f0fb54c16713e863"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3a0dfa809b22314f0fb54c16713e863">&#9670;&nbsp;</a></span>AT91C_CKGR_OUT_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CKGR_OUT_1&#160;&#160;&#160;( 0x1 &lt;&lt; 14 )   /* (CKGR) Please refer <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> PLL datasheet */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00319">319</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a410e38db81ba806bf2ff5e3de5f0d5d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a410e38db81ba806bf2ff5e3de5f0d5d2">&#9670;&nbsp;</a></span>AT91C_CKGR_OUT_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CKGR_OUT_2&#160;&#160;&#160;( 0x2 &lt;&lt; 14 )   /* (CKGR) Please refer <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> PLL datasheet */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00320">320</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae3e674d92ca57aa4825df959b3ce8163"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3e674d92ca57aa4825df959b3ce8163">&#9670;&nbsp;</a></span>AT91C_CKGR_OUT_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CKGR_OUT_3&#160;&#160;&#160;( 0x3 &lt;&lt; 14 )   /* (CKGR) Please refer <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> PLL datasheet */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00321">321</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a68d6a08acab31c911b17fed60dc292dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68d6a08acab31c911b17fed60dc292dd">&#9670;&nbsp;</a></span>AT91C_CKGR_PLLCOUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CKGR_PLLCOUNT&#160;&#160;&#160;( 0x3F &lt;&lt; 8 )   /* (CKGR) PLL Counter */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00316">316</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae67b4d21adfa7322ca97f86a7372b9cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae67b4d21adfa7322ca97f86a7372b9cd">&#9670;&nbsp;</a></span>AT91C_CKGR_PLLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CKGR_PLLR&#160;&#160;&#160;( 0xFFFFFC2C ) /* (CKGR) PLL Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01355">1355</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae3b998ed6bb1e0da958109b31389aed0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3b998ed6bb1e0da958109b31389aed0">&#9670;&nbsp;</a></span>AT91C_CKGR_USBDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CKGR_USBDIV&#160;&#160;&#160;( 0x3 &lt;&lt; 28 )   /* (CKGR) Divider for USB Clocks */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00323">323</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a9ce88e4a133a495c8ac8c6c8083ac582"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ce88e4a133a495c8ac8c6c8083ac582">&#9670;&nbsp;</a></span>AT91C_CKGR_USBDIV_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CKGR_USBDIV_0&#160;&#160;&#160;( 0x0 &lt;&lt; 28 )   /* (CKGR) Divider output is PLL clock output */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00324">324</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a46951fbe3aba6bb30149956400061658"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46951fbe3aba6bb30149956400061658">&#9670;&nbsp;</a></span>AT91C_CKGR_USBDIV_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CKGR_USBDIV_1&#160;&#160;&#160;( 0x1 &lt;&lt; 28 )   /* (CKGR) Divider output is PLL clock output divided by 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00325">325</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aeee2e43a6c21910e5460bacacff9fc08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeee2e43a6c21910e5460bacacff9fc08">&#9670;&nbsp;</a></span>AT91C_CKGR_USBDIV_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_CKGR_USBDIV_2&#160;&#160;&#160;( 0x2 &lt;&lt; 28 )   /* (CKGR) Divider output is PLL clock output divided by 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00326">326</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa3b5cb939e2298f254432f550fb463e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3b5cb939e2298f254432f550fb463e0">&#9670;&nbsp;</a></span>AT91C_DBGU_BRGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_DBGU_BRGR&#160;&#160;&#160;( 0xFFFFF220 ) /* (DBGU) Baud Rate Generator Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01308">1308</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a1b99b2e13c5312d5241bcddd6187ac7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b99b2e13c5312d5241bcddd6187ac7c">&#9670;&nbsp;</a></span>AT91C_DBGU_C1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_DBGU_C1R&#160;&#160;&#160;( 0xFFFFF240 ) /* (DBGU) Chip ID1 Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01307">1307</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a5631a1b7971aca70b47da6170d65a736"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5631a1b7971aca70b47da6170d65a736">&#9670;&nbsp;</a></span>AT91C_DBGU_C2R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_DBGU_C2R&#160;&#160;&#160;( 0xFFFFF244 ) /* (DBGU) Chip ID2 Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01301">1301</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a7fcdca5d607d446eb412ee0fbcb4390f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fcdca5d607d446eb412ee0fbcb4390f">&#9670;&nbsp;</a></span>AT91C_DBGU_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_DBGU_CR&#160;&#160;&#160;( 0xFFFFF200 ) /* (DBGU) Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01312">1312</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af6aadb08af97abf5e5bc84370188a9fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6aadb08af97abf5e5bc84370188a9fc">&#9670;&nbsp;</a></span>AT91C_DBGU_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_DBGU_CSR&#160;&#160;&#160;( 0xFFFFF214 ) /* (DBGU) Channel Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01303">1303</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a5ab0033ea4e9cff2313119750a92e0f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ab0033ea4e9cff2313119750a92e0f9">&#9670;&nbsp;</a></span>AT91C_DBGU_FNTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_DBGU_FNTR&#160;&#160;&#160;( 0xFFFFF248 ) /* (DBGU) Force NTRST Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01306">1306</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="acf568b5e33118d36d873ee727823d67a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf568b5e33118d36d873ee727823d67a">&#9670;&nbsp;</a></span>AT91C_DBGU_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_DBGU_IDR&#160;&#160;&#160;( 0xFFFFF20C ) /* (DBGU) Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01304">1304</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ab5eaf17d54f6373dee1cd4bf5c00c438"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5eaf17d54f6373dee1cd4bf5c00c438">&#9670;&nbsp;</a></span>AT91C_DBGU_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_DBGU_IER&#160;&#160;&#160;( 0xFFFFF208 ) /* (DBGU) Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01311">1311</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aac25413834b77b44602de7a3b4fbb4eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac25413834b77b44602de7a3b4fbb4eb">&#9670;&nbsp;</a></span>AT91C_DBGU_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_DBGU_IMR&#160;&#160;&#160;( 0xFFFFF210 ) /* (DBGU) Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01310">1310</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a7c33929d0f5af7047f9995e7a1e8578c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c33929d0f5af7047f9995e7a1e8578c">&#9670;&nbsp;</a></span>AT91C_DBGU_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_DBGU_MR&#160;&#160;&#160;( 0xFFFFF204 ) /* (DBGU) <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01305">1305</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a261fe49a6c0d5a977e0ba8d21bce840b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a261fe49a6c0d5a977e0ba8d21bce840b">&#9670;&nbsp;</a></span>AT91C_DBGU_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_DBGU_PTCR&#160;&#160;&#160;( 0xFFFFF320 ) /* (PDC_DBGU) PDC Transfer Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01316">1316</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="abc9bd6435abbf87311d1aba24c24ed5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc9bd6435abbf87311d1aba24c24ed5b">&#9670;&nbsp;</a></span>AT91C_DBGU_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_DBGU_PTSR&#160;&#160;&#160;( 0xFFFFF324 ) /* (PDC_DBGU) PDC Transfer Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01317">1317</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa7a36d4facf6efb40dc61a7b6fb9cd54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7a36d4facf6efb40dc61a7b6fb9cd54">&#9670;&nbsp;</a></span>AT91C_DBGU_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_DBGU_RCR&#160;&#160;&#160;( 0xFFFFF304 ) /* (PDC_DBGU) Receive Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01318">1318</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af348a2b1a503eb350207ac37a7223e05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af348a2b1a503eb350207ac37a7223e05">&#9670;&nbsp;</a></span>AT91C_DBGU_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_DBGU_RHR&#160;&#160;&#160;( 0xFFFFF218 ) /* (DBGU) Receiver Holding Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01309">1309</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a100458251305b7e09f5291651fa42775"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a100458251305b7e09f5291651fa42775">&#9670;&nbsp;</a></span>AT91C_DBGU_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_DBGU_RNCR&#160;&#160;&#160;( 0xFFFFF314 ) /* (PDC_DBGU) Receive Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01315">1315</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ab7f706467663bc392173b45df73a764f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7f706467663bc392173b45df73a764f">&#9670;&nbsp;</a></span>AT91C_DBGU_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_DBGU_RNPR&#160;&#160;&#160;( 0xFFFFF310 ) /* (PDC_DBGU) Receive Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01322">1322</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a337ce11c82d64e6e573ff40e4d9a0830"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a337ce11c82d64e6e573ff40e4d9a0830">&#9670;&nbsp;</a></span>AT91C_DBGU_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_DBGU_RPR&#160;&#160;&#160;( 0xFFFFF300 ) /* (PDC_DBGU) Receive Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01320">1320</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a41bc9657a3781147caba9eb659c440bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41bc9657a3781147caba9eb659c440bd">&#9670;&nbsp;</a></span>AT91C_DBGU_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_DBGU_TCR&#160;&#160;&#160;( 0xFFFFF30C ) /* (PDC_DBGU) Transmit Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01319">1319</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae48c03ce04459be6c814abdfab687665"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae48c03ce04459be6c814abdfab687665">&#9670;&nbsp;</a></span>AT91C_DBGU_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_DBGU_THR&#160;&#160;&#160;( 0xFFFFF21C ) /* (DBGU) Transmitter Holding Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01302">1302</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a23e6b5020286359a8057ab6ed844bdd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23e6b5020286359a8057ab6ed844bdd9">&#9670;&nbsp;</a></span>AT91C_DBGU_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_DBGU_TNCR&#160;&#160;&#160;( 0xFFFFF31C ) /* (PDC_DBGU) Transmit Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01314">1314</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a2402eba2b61ad0fcc19d11e1711c9d16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2402eba2b61ad0fcc19d11e1711c9d16">&#9670;&nbsp;</a></span>AT91C_DBGU_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_DBGU_TNPR&#160;&#160;&#160;( 0xFFFFF318 ) /* (PDC_DBGU) Transmit Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01323">1323</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a1c9e7316fc10820f2bfd2b0516ee960b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c9e7316fc10820f2bfd2b0516ee960b">&#9670;&nbsp;</a></span>AT91C_DBGU_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_DBGU_TPR&#160;&#160;&#160;( 0xFFFFF308 ) /* (PDC_DBGU) Transmit Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01321">1321</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="acbd240421827ccf52acddcb9298aa4bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbd240421827ccf52acddcb9298aa4bc">&#9670;&nbsp;</a></span>AT91C_ID_15_Reserved</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_15_Reserved&#160;&#160;&#160;( 15 ) /* Reserved */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01749">1749</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac2ef7d4a3f605088ba108ad79f814f63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2ef7d4a3f605088ba108ad79f814f63">&#9670;&nbsp;</a></span>AT91C_ID_16_Reserved</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_16_Reserved&#160;&#160;&#160;( 16 ) /* Reserved */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01750">1750</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ab926fbc67c540e149cf158b608c81c2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab926fbc67c540e149cf158b608c81c2b">&#9670;&nbsp;</a></span>AT91C_ID_17_Reserved</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_17_Reserved&#160;&#160;&#160;( 17 ) /* Reserved */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01751">1751</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a9f5a2132181ea52d7262045e4439ece5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f5a2132181ea52d7262045e4439ece5">&#9670;&nbsp;</a></span>AT91C_ID_18_Reserved</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_18_Reserved&#160;&#160;&#160;( 18 ) /* Reserved */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01752">1752</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a54c2d2f465363726c5083feb01c0b7d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54c2d2f465363726c5083feb01c0b7d5">&#9670;&nbsp;</a></span>AT91C_ID_19_Reserved</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_19_Reserved&#160;&#160;&#160;( 19 ) /* Reserved */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01753">1753</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a6fb88276d3afd829d8040cffda45930d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fb88276d3afd829d8040cffda45930d">&#9670;&nbsp;</a></span>AT91C_ID_20_Reserved</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_20_Reserved&#160;&#160;&#160;( 20 ) /* Reserved */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01754">1754</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af5d97e75c30d3d0a5283b0cea298818d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5d97e75c30d3d0a5283b0cea298818d">&#9670;&nbsp;</a></span>AT91C_ID_21_Reserved</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_21_Reserved&#160;&#160;&#160;( 21 ) /* Reserved */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01755">1755</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a267061f5f28a0c3163622d6055dc22a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a267061f5f28a0c3163622d6055dc22a8">&#9670;&nbsp;</a></span>AT91C_ID_22_Reserved</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_22_Reserved&#160;&#160;&#160;( 22 ) /* Reserved */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01756">1756</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aca42ce85d90a04e674e5c1d95e5c926d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca42ce85d90a04e674e5c1d95e5c926d">&#9670;&nbsp;</a></span>AT91C_ID_23_Reserved</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_23_Reserved&#160;&#160;&#160;( 23 ) /* Reserved */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01757">1757</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a1a3f3a497fcebbbb0ca7e760d4182a25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a3f3a497fcebbbb0ca7e760d4182a25">&#9670;&nbsp;</a></span>AT91C_ID_24_Reserved</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_24_Reserved&#160;&#160;&#160;( 24 ) /* Reserved */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01758">1758</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a750de9c822c42fbedb95f5aaf4e12491"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a750de9c822c42fbedb95f5aaf4e12491">&#9670;&nbsp;</a></span>AT91C_ID_25_Reserved</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_25_Reserved&#160;&#160;&#160;( 25 ) /* Reserved */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01759">1759</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="acfcdb29887f9345c78b69d7b42262299"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfcdb29887f9345c78b69d7b42262299">&#9670;&nbsp;</a></span>AT91C_ID_26_Reserved</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_26_Reserved&#160;&#160;&#160;( 26 ) /* Reserved */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01760">1760</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a6c877dedb1be3feff7ab2c8e20fa7066"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c877dedb1be3feff7ab2c8e20fa7066">&#9670;&nbsp;</a></span>AT91C_ID_27_Reserved</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_27_Reserved&#160;&#160;&#160;( 27 ) /* Reserved */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01761">1761</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a23270efd613eed668e86aff2eeca1b05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23270efd613eed668e86aff2eeca1b05">&#9670;&nbsp;</a></span>AT91C_ID_28_Reserved</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_28_Reserved&#160;&#160;&#160;( 28 ) /* Reserved */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01762">1762</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a29a591331bb374e65d7964ceb03dcf1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29a591331bb374e65d7964ceb03dcf1b">&#9670;&nbsp;</a></span>AT91C_ID_29_Reserved</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_29_Reserved&#160;&#160;&#160;( 29 ) /* Reserved */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01763">1763</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a9f3d43f2cc5b94d99b0ff9a6854f368a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f3d43f2cc5b94d99b0ff9a6854f368a">&#9670;&nbsp;</a></span>AT91C_ID_3_Reserved</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_3_Reserved&#160;&#160;&#160;( 3 )  /* Reserved */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01737">1737</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a33d377204b9547cb1c1cf23b83b32ec8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33d377204b9547cb1c1cf23b83b32ec8">&#9670;&nbsp;</a></span>AT91C_ID_ADC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_ADC&#160;&#160;&#160;( 4 )  /* Analog-<a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a>-Digital Converter */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01738">1738</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aba6ab10a585bb8180565dceba4f597f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba6ab10a585bb8180565dceba4f597f8">&#9670;&nbsp;</a></span>AT91C_ID_FIQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_FIQ&#160;&#160;&#160;( 0 )  /* Advanced Interrupt Controller (FIQ) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01734">1734</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a4a65d0aa928d22f16f3fc40b481c4b87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a65d0aa928d22f16f3fc40b481c4b87">&#9670;&nbsp;</a></span>AT91C_ID_IRQ0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_IRQ0&#160;&#160;&#160;( 30 ) /* Advanced Interrupt Controller (IRQ0) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01764">1764</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a9cabc2ca62358f58d11e0887f9c18fd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cabc2ca62358f58d11e0887f9c18fd9">&#9670;&nbsp;</a></span>AT91C_ID_IRQ1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_IRQ1&#160;&#160;&#160;( 31 ) /* Advanced Interrupt Controller (IRQ1) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01765">1765</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a9367949b8183635487afdcc8ed41609e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9367949b8183635487afdcc8ed41609e">&#9670;&nbsp;</a></span>AT91C_ID_PIOA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_PIOA&#160;&#160;&#160;( 2 )  /* Parallel IO Controller */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01736">1736</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a853cd7a504bc4cb3ce240b16f7ef226c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a853cd7a504bc4cb3ce240b16f7ef226c">&#9670;&nbsp;</a></span>AT91C_ID_PWMC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_PWMC&#160;&#160;&#160;( 10 ) /* PWM Controller */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01744">1744</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af58625121d8ada787679ae120ce9da8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af58625121d8ada787679ae120ce9da8e">&#9670;&nbsp;</a></span>AT91C_ID_SPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_SPI&#160;&#160;&#160;( 5 )  /* Serial Peripheral Interface */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01739">1739</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a60d9e827556a4afd9d4c2b032702fbce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60d9e827556a4afd9d4c2b032702fbce">&#9670;&nbsp;</a></span>AT91C_ID_SSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_SSC&#160;&#160;&#160;( 8 )  /* Serial Synchronous Controller */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01742">1742</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa5883b521ba307e7e6d6fa8730768a9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5883b521ba307e7e6d6fa8730768a9e">&#9670;&nbsp;</a></span>AT91C_ID_SYS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_SYS&#160;&#160;&#160;( 1 )  /* System Peripheral */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01735">1735</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a5a4eb8a4700b1b3f87a589498d394a01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a4eb8a4700b1b3f87a589498d394a01">&#9670;&nbsp;</a></span>AT91C_ID_TC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_TC0&#160;&#160;&#160;( 12 ) /* Timer Counter 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01746">1746</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a055623f976c96e2683a217da3cfb87c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a055623f976c96e2683a217da3cfb87c6">&#9670;&nbsp;</a></span>AT91C_ID_TC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_TC1&#160;&#160;&#160;( 13 ) /* Timer Counter 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01747">1747</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a0393b452e5ae992bb30004d072335e1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0393b452e5ae992bb30004d072335e1b">&#9670;&nbsp;</a></span>AT91C_ID_TC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_TC2&#160;&#160;&#160;( 14 ) /* Timer Counter 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01748">1748</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a8244d5da18b5534d5253a0d0ed5141a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8244d5da18b5534d5253a0d0ed5141a2">&#9670;&nbsp;</a></span>AT91C_ID_TWI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_TWI&#160;&#160;&#160;( 9 )  /* Two-Wire Interface */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01743">1743</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="abc583accceb7605cd8a6d24e93961e87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc583accceb7605cd8a6d24e93961e87">&#9670;&nbsp;</a></span>AT91C_ID_UDP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_UDP&#160;&#160;&#160;( 11 ) /* USB Device Port */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01745">1745</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a17f82b8148cea0ecaefb7d65c1421f97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17f82b8148cea0ecaefb7d65c1421f97">&#9670;&nbsp;</a></span>AT91C_ID_US0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_US0&#160;&#160;&#160;( 6 )  /* USART 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01740">1740</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac4890f3c72510710505f5e9bc167946a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4890f3c72510710505f5e9bc167946a">&#9670;&nbsp;</a></span>AT91C_ID_US1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ID_US1&#160;&#160;&#160;( 7 )  /* USART 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01741">1741</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a7715d6de3269c66590f7c1d8dba0003d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7715d6de3269c66590f7c1d8dba0003d">&#9670;&nbsp;</a></span>AT91C_IFLASH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_IFLASH&#160;&#160;&#160;( 0x00100000 )    /* Internal ROM base address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01809">1809</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a96ee4d4fa7d006adb1d0c2082765e5f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96ee4d4fa7d006adb1d0c2082765e5f7">&#9670;&nbsp;</a></span>AT91C_IFLASH_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_IFLASH_SIZE&#160;&#160;&#160;( 0x00010000 )    /* Internal ROM size in byte (64 Kbyte) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01810">1810</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a03e412c1f537b06c9cf737703442dde4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03e412c1f537b06c9cf737703442dde4">&#9670;&nbsp;</a></span>AT91C_ISRAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ISRAM&#160;&#160;&#160;( 0x00200000 )    /* Internal SRAM base address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01807">1807</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a2ff3e67e4ded320c0ce9316d4f55c1ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ff3e67e4ded320c0ce9316d4f55c1ad">&#9670;&nbsp;</a></span>AT91C_ISRAM_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_ISRAM_SIZE&#160;&#160;&#160;( 0x00004000 )    /* Internal SRAM size in byte (16 Kbyte) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01808">1808</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af25be4608f5dec5cbf21293f1557a2f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af25be4608f5dec5cbf21293f1557a2f2">&#9670;&nbsp;</a></span>AT91C_MC_AASR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_AASR&#160;&#160;&#160;( 0xFFFFFF08 ) /* (MC) MC Abort Address Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01397">1397</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a8bfb506f1d00374bd55155c4f64bd5ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bfb506f1d00374bd55155c4f64bd5ac">&#9670;&nbsp;</a></span>AT91C_MC_ABTSZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_ABTSZ&#160;&#160;&#160;( 0x3 &lt;&lt; 8 )   /* (MC) Abort Size Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00492">492</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a44e3602d58de4b878889737e353b61be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44e3602d58de4b878889737e353b61be">&#9670;&nbsp;</a></span>AT91C_MC_ABTSZ_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_ABTSZ_BYTE&#160;&#160;&#160;( 0x0 &lt;&lt; 8 )   /* (MC) Byte */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00493">493</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a0a13bdc3d578896c79a5bb02840317f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a13bdc3d578896c79a5bb02840317f9">&#9670;&nbsp;</a></span>AT91C_MC_ABTSZ_HWORD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_ABTSZ_HWORD&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )   /* (MC) Half-word */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00494">494</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a380b81e6fac8a2d5f449e5e1e84c38c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a380b81e6fac8a2d5f449e5e1e84c38c2">&#9670;&nbsp;</a></span>AT91C_MC_ABTSZ_WORD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_ABTSZ_WORD&#160;&#160;&#160;( 0x2 &lt;&lt; 8 )   /* (MC) Word */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00495">495</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a722eba792397e6b4914393b1568bed7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a722eba792397e6b4914393b1568bed7b">&#9670;&nbsp;</a></span>AT91C_MC_ABTTYP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_ABTTYP&#160;&#160;&#160;( 0x3 &lt;&lt; 10 )  /* (MC) Abort Type Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00496">496</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="afbdc9661f6c7a1cc816b4c192b00258f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbdc9661f6c7a1cc816b4c192b00258f">&#9670;&nbsp;</a></span>AT91C_MC_ABTTYP_DATAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_ABTTYP_DATAR&#160;&#160;&#160;( 0x0 &lt;&lt; 10 )  /* (MC) Data <a class="el" href="ioat91sam7x256_8h.html#af17077d65ce4383152ea75492c1187d5">Read</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00497">497</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a25c9e10a822050804bfb5447bba9ea98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25c9e10a822050804bfb5447bba9ea98">&#9670;&nbsp;</a></span>AT91C_MC_ABTTYP_DATAW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_ABTTYP_DATAW&#160;&#160;&#160;( 0x1 &lt;&lt; 10 )  /* (MC) Data Write */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00498">498</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a16ce99f0f201bd373ed95b26988c5ffc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16ce99f0f201bd373ed95b26988c5ffc">&#9670;&nbsp;</a></span>AT91C_MC_ABTTYP_FETCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_ABTTYP_FETCH&#160;&#160;&#160;( 0x2 &lt;&lt; 10 )  /* (MC) Code Fetch */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00499">499</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a9480f757dc1ab0a0e8c285f24a916e9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9480f757dc1ab0a0e8c285f24a916e9d">&#9670;&nbsp;</a></span>AT91C_MC_ASR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_ASR&#160;&#160;&#160;( 0xFFFFFF04 ) /* (MC) MC Abort Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01394">1394</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="afa08db9089e589641ed9288d46c9614a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa08db9089e589641ed9288d46c9614a">&#9670;&nbsp;</a></span>AT91C_MC_FCMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_FCMD&#160;&#160;&#160;( 0xF &lt;&lt; 0 )   /* (MC) Flash Command */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00516">516</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a597031dde990b28e55feb8784e9c2869"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a597031dde990b28e55feb8784e9c2869">&#9670;&nbsp;</a></span>AT91C_MC_FCMD_CLR_GP_NVM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_FCMD_CLR_GP_NVM&#160;&#160;&#160;( 0xD )        /* (MC) Clear General Purpose NVM bits. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00523">523</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a3ef6511577c1f4d0027df47cb46b87ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ef6511577c1f4d0027df47cb46b87ea">&#9670;&nbsp;</a></span>AT91C_MC_FCMD_ERASE_ALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_FCMD_ERASE_ALL&#160;&#160;&#160;( 0x8 )        /* (MC) Starts <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> erase of <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> entire <a class="el" href="ARM__CA9_2portASM_8h.html#ae2187eab120811c05bc976e27dc27659">flash.If</a> at least <a class="el" href="Buzzer_8cpp.html#a01329f431924b1ef0801bdecf6500306">a</a> page is <a class="el" href="ioat91sam7x256_8h.html#af3f98a22ac59aa828d3622dcd1a2cd94">locked</a>, <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> command is cancelled. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00521">521</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aab77d58f4a72dbf03af6402d0b62147e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab77d58f4a72dbf03af6402d0b62147e">&#9670;&nbsp;</a></span>AT91C_MC_FCMD_LOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_FCMD_LOCK&#160;&#160;&#160;( 0x2 )        /* (MC) Starts <a class="el" href="Buzzer_8cpp.html#a01329f431924b1ef0801bdecf6500306">a</a> lock sequence of <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> sector defined by <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> bits 4 <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> 7 of <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> field PAGEN. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00518">518</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a60f398760749191c1d45abb7aa62862f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60f398760749191c1d45abb7aa62862f">&#9670;&nbsp;</a></span>AT91C_MC_FCMD_PROG_AND_LOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_FCMD_PROG_AND_LOCK&#160;&#160;&#160;( 0x3 )        /* (MC) The lock sequence automatically happens after <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> programming sequence is completed. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00519">519</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="addf2b98be37e34298229d5bd71708381"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addf2b98be37e34298229d5bd71708381">&#9670;&nbsp;</a></span>AT91C_MC_FCMD_SET_GP_NVM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_FCMD_SET_GP_NVM&#160;&#160;&#160;( 0xB )        /* (MC) Set General Purpose NVM bits. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00522">522</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a0aa353f7ff15e472ebaa3495db64d9d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0aa353f7ff15e472ebaa3495db64d9d1">&#9670;&nbsp;</a></span>AT91C_MC_FCMD_SET_SECURITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_FCMD_SET_SECURITY&#160;&#160;&#160;( 0xF )        /* (MC) Set Security Bit. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00524">524</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="afa4afd5ef56ff009bde9e6e44ab5aae7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa4afd5ef56ff009bde9e6e44ab5aae7">&#9670;&nbsp;</a></span>AT91C_MC_FCMD_START_PROG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_FCMD_START_PROG&#160;&#160;&#160;( 0x1 )        /* (MC) Starts <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> programming of th epage specified by PAGEN. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00517">517</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aab3859711589ff3e72f9f9f9404b32c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab3859711589ff3e72f9f9f9404b32c6">&#9670;&nbsp;</a></span>AT91C_MC_FCMD_UNLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_FCMD_UNLOCK&#160;&#160;&#160;( 0x4 )        /* (MC) Starts an unlock sequence of <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> sector defined by <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> bits 4 <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> 7 of <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> field PAGEN. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00520">520</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af36778483b430da5720ab5bc879c8a8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af36778483b430da5720ab5bc879c8a8b">&#9670;&nbsp;</a></span>AT91C_MC_FCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_FCR&#160;&#160;&#160;( 0xFFFFFF64 ) /* (MC) MC Flash Command Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01393">1393</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a4cd92d2de8be30cf8e64c12516d96d00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cd92d2de8be30cf8e64c12516d96d00">&#9670;&nbsp;</a></span>AT91C_MC_FMCN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_FMCN&#160;&#160;&#160;( 0xFF &lt;&lt; 16 ) /* (MC) Flash Microsecond Cycle Number */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00514">514</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a1ce0bfd4f4c60d6f0f2ba7033823ba11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ce0bfd4f4c60d6f0f2ba7033823ba11">&#9670;&nbsp;</a></span>AT91C_MC_FMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_FMR&#160;&#160;&#160;( 0xFFFFFF60 ) /* (MC) MC Flash <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01396">1396</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a28791a45fc8d97eaf19f89d59af16bdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28791a45fc8d97eaf19f89d59af16bdd">&#9670;&nbsp;</a></span>AT91C_MC_FRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_FRDY&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (MC) Flash Ready */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00505">505</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a4dc79ee02e20eba4cbaa71e2fd7e4434"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dc79ee02e20eba4cbaa71e2fd7e4434">&#9670;&nbsp;</a></span>AT91C_MC_FSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_FSR&#160;&#160;&#160;( 0xFFFFFF68 ) /* (MC) MC Flash Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01395">1395</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="abde1149723253a6b754a0e046a0743f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abde1149723253a6b754a0e046a0743f2">&#9670;&nbsp;</a></span>AT91C_MC_FWS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_FWS&#160;&#160;&#160;( 0x3 &lt;&lt; 8 )   /* (MC) Flash Wait State */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00509">509</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a24a24f5e0887516b01745b784bb79acc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24a24f5e0887516b01745b784bb79acc">&#9670;&nbsp;</a></span>AT91C_MC_FWS_0FWS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_FWS_0FWS&#160;&#160;&#160;( 0x0 &lt;&lt; 8 )   /* (MC) 1 cycle for <a class="el" href="ioat91sam7x256_8h.html#af17077d65ce4383152ea75492c1187d5">Read</a>, 2 for Write operations */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00510">510</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a2c9b74e35c152de5a755a13a05e51349"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c9b74e35c152de5a755a13a05e51349">&#9670;&nbsp;</a></span>AT91C_MC_FWS_1FWS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_FWS_1FWS&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )   /* (MC) 2 cycles for <a class="el" href="ioat91sam7x256_8h.html#af17077d65ce4383152ea75492c1187d5">Read</a>, 3 for Write operations */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00511">511</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a686bdaa960fa1c91cb3451b639aac253"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a686bdaa960fa1c91cb3451b639aac253">&#9670;&nbsp;</a></span>AT91C_MC_FWS_2FWS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_FWS_2FWS&#160;&#160;&#160;( 0x2 &lt;&lt; 8 )   /* (MC) 3 cycles for <a class="el" href="ioat91sam7x256_8h.html#af17077d65ce4383152ea75492c1187d5">Read</a>, 4 for Write operations */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00512">512</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a62e144d03d7512ddc936e3075294bfc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62e144d03d7512ddc936e3075294bfc0">&#9670;&nbsp;</a></span>AT91C_MC_FWS_3FWS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_FWS_3FWS&#160;&#160;&#160;( 0x3 &lt;&lt; 8 )   /* (MC) 4 cycles for <a class="el" href="ioat91sam7x256_8h.html#af17077d65ce4383152ea75492c1187d5">Read</a>, 4 for Write operations */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00513">513</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a77973b31e0de8f783117d9e81624bd1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77973b31e0de8f783117d9e81624bd1d">&#9670;&nbsp;</a></span>AT91C_MC_GPNVM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_GPNVM0&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )   /* (MC) Sector 0 Lock Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00529">529</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a3d219d794fc09544a80daa38bb4ec6fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d219d794fc09544a80daa38bb4ec6fb">&#9670;&nbsp;</a></span>AT91C_MC_GPNVM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_GPNVM1&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )   /* (MC) Sector 1 Lock Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00530">530</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a364c37442845f55309a2bd2a570fa65b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a364c37442845f55309a2bd2a570fa65b">&#9670;&nbsp;</a></span>AT91C_MC_GPNVM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_GPNVM2&#160;&#160;&#160;( 0x1 &lt;&lt; 10 )  /* (MC) Sector 2 Lock Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00531">531</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a3dbf487d59f269f85f06e9517e892820"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dbf487d59f269f85f06e9517e892820">&#9670;&nbsp;</a></span>AT91C_MC_GPNVM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_GPNVM3&#160;&#160;&#160;( 0x1 &lt;&lt; 11 )  /* (MC) Sector 3 Lock Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00532">532</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="afcc44ce3e43904353c35801da8f07b4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcc44ce3e43904353c35801da8f07b4c">&#9670;&nbsp;</a></span>AT91C_MC_GPNVM4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_GPNVM4&#160;&#160;&#160;( 0x1 &lt;&lt; 12 )  /* (MC) Sector 4 Lock Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00533">533</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a870f46762932a34cec683ea772e16939"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a870f46762932a34cec683ea772e16939">&#9670;&nbsp;</a></span>AT91C_MC_GPNVM5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_GPNVM5&#160;&#160;&#160;( 0x1 &lt;&lt; 13 )  /* (MC) Sector 5 Lock Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00534">534</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a7d51945411fc4f34fb0b0a5070554b7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d51945411fc4f34fb0b0a5070554b7e">&#9670;&nbsp;</a></span>AT91C_MC_GPNVM6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_GPNVM6&#160;&#160;&#160;( 0x1 &lt;&lt; 14 )  /* (MC) Sector 6 Lock Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00535">535</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af15097f4e117f1ef3673f1ad9120dcf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af15097f4e117f1ef3673f1ad9120dcf2">&#9670;&nbsp;</a></span>AT91C_MC_GPNVM7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_GPNVM7&#160;&#160;&#160;( 0x1 &lt;&lt; 15 )  /* (MC) Sector 7 Lock Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00536">536</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a1cbd8e060f370881e5513905b9a4400d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cbd8e060f370881e5513905b9a4400d">&#9670;&nbsp;</a></span>AT91C_MC_KEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_KEY&#160;&#160;&#160;( 0xFF &lt;&lt; 24 ) /* (MC) Writing Protect Key */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00526">526</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a5c23992ce74663c5c677c9ffa4f9ca8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c23992ce74663c5c677c9ffa4f9ca8a">&#9670;&nbsp;</a></span>AT91C_MC_LOCKE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_LOCKE&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )   /* (MC) Lock Error */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00506">506</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a8837a767ba9bebb4e1867394e6ef4d94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8837a767ba9bebb4e1867394e6ef4d94">&#9670;&nbsp;</a></span>AT91C_MC_LOCKS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_LOCKS0&#160;&#160;&#160;( 0x1 &lt;&lt; 16 )  /* (MC) Sector 0 Lock Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00537">537</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a6be750933740d336b55dd8d8e467a003"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6be750933740d336b55dd8d8e467a003">&#9670;&nbsp;</a></span>AT91C_MC_LOCKS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_LOCKS1&#160;&#160;&#160;( 0x1 &lt;&lt; 17 )  /* (MC) Sector 1 Lock Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00538">538</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a2e0f2c8ac71257fa1559f93658ea037d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e0f2c8ac71257fa1559f93658ea037d">&#9670;&nbsp;</a></span>AT91C_MC_LOCKS10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_LOCKS10&#160;&#160;&#160;( 0x1 &lt;&lt; 26 )  /* (MC) Sector 10 Lock Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00547">547</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a8e6480d4c2ceb227a2478985322b115c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e6480d4c2ceb227a2478985322b115c">&#9670;&nbsp;</a></span>AT91C_MC_LOCKS11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_LOCKS11&#160;&#160;&#160;( 0x1 &lt;&lt; 27 )  /* (MC) Sector 11 Lock Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00548">548</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a51aa6cf64868087e2d522c49e3e4e26a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51aa6cf64868087e2d522c49e3e4e26a">&#9670;&nbsp;</a></span>AT91C_MC_LOCKS12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_LOCKS12&#160;&#160;&#160;( 0x1 &lt;&lt; 28 )  /* (MC) Sector 12 Lock Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00549">549</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a031625681fe68f737d2c94af5a7764d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a031625681fe68f737d2c94af5a7764d5">&#9670;&nbsp;</a></span>AT91C_MC_LOCKS13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_LOCKS13&#160;&#160;&#160;( 0x1 &lt;&lt; 29 )  /* (MC) Sector 13 Lock Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00550">550</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a436c78823744781881884f699db34304"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a436c78823744781881884f699db34304">&#9670;&nbsp;</a></span>AT91C_MC_LOCKS14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_LOCKS14&#160;&#160;&#160;( 0x1 &lt;&lt; 30 )  /* (MC) Sector 14 Lock Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00551">551</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ab49990c4303faa7aa6c0165a602b3931"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab49990c4303faa7aa6c0165a602b3931">&#9670;&nbsp;</a></span>AT91C_MC_LOCKS15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_LOCKS15&#160;&#160;&#160;( 0x1 &lt;&lt; 31 )  /* (MC) Sector 15 Lock Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00552">552</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a4d73d4c348b2cf0545d991b3f858b6a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d73d4c348b2cf0545d991b3f858b6a0">&#9670;&nbsp;</a></span>AT91C_MC_LOCKS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_LOCKS2&#160;&#160;&#160;( 0x1 &lt;&lt; 18 )  /* (MC) Sector 2 Lock Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00539">539</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a1616435849d9c56515fe93afa5921e99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1616435849d9c56515fe93afa5921e99">&#9670;&nbsp;</a></span>AT91C_MC_LOCKS3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_LOCKS3&#160;&#160;&#160;( 0x1 &lt;&lt; 19 )  /* (MC) Sector 3 Lock Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00540">540</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a90d0ce32f6fd4a0741c1895901e5f6fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90d0ce32f6fd4a0741c1895901e5f6fd">&#9670;&nbsp;</a></span>AT91C_MC_LOCKS4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_LOCKS4&#160;&#160;&#160;( 0x1 &lt;&lt; 20 )  /* (MC) Sector 4 Lock Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00541">541</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a30747aaee928ce37676044fc054ef2d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30747aaee928ce37676044fc054ef2d2">&#9670;&nbsp;</a></span>AT91C_MC_LOCKS5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_LOCKS5&#160;&#160;&#160;( 0x1 &lt;&lt; 21 )  /* (MC) Sector 5 Lock Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00542">542</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af08178928b1c222b5c8f77118545a981"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af08178928b1c222b5c8f77118545a981">&#9670;&nbsp;</a></span>AT91C_MC_LOCKS6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_LOCKS6&#160;&#160;&#160;( 0x1 &lt;&lt; 22 )  /* (MC) Sector 6 Lock Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00543">543</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae99cc78f64afd20d980185980bafc47d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae99cc78f64afd20d980185980bafc47d">&#9670;&nbsp;</a></span>AT91C_MC_LOCKS7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_LOCKS7&#160;&#160;&#160;( 0x1 &lt;&lt; 23 )  /* (MC) Sector 7 Lock Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00544">544</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a01bba183b0d0e85f2e5111464fed5d9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01bba183b0d0e85f2e5111464fed5d9a">&#9670;&nbsp;</a></span>AT91C_MC_LOCKS8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_LOCKS8&#160;&#160;&#160;( 0x1 &lt;&lt; 24 )  /* (MC) Sector 8 Lock Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00545">545</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a138a49a023ee1e8d4d5769d09813bb62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a138a49a023ee1e8d4d5769d09813bb62">&#9670;&nbsp;</a></span>AT91C_MC_LOCKS9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_LOCKS9&#160;&#160;&#160;( 0x1 &lt;&lt; 25 )  /* (MC) Sector 9 Lock Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00546">546</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a1b3fbdb62ca970ae579a3672e8cf9c1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b3fbdb62ca970ae579a3672e8cf9c1d">&#9670;&nbsp;</a></span>AT91C_MC_MISADD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_MISADD&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )   /* (MC) Misaligned Addess Abort Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00491">491</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ad9f0ffb340fe4ccca8438bd941f800a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9f0ffb340fe4ccca8438bd941f800a0">&#9670;&nbsp;</a></span>AT91C_MC_MST0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_MST0&#160;&#160;&#160;( 0x1 &lt;&lt; 16 )  /* (MC) Master 0 Abort Source */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00500">500</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a6ac63d9679da659f2cfed44d469c7ea7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ac63d9679da659f2cfed44d469c7ea7">&#9670;&nbsp;</a></span>AT91C_MC_MST1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_MST1&#160;&#160;&#160;( 0x1 &lt;&lt; 17 )  /* (MC) Master 1 Abort Source */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00501">501</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="acfb9c2131577637928888eba5e37feb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfb9c2131577637928888eba5e37feb9">&#9670;&nbsp;</a></span>AT91C_MC_NEBP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_NEBP&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )   /* (MC) No Erase Before Programming */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00508">508</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae5daf68a2f229a51d570dc384b20e984"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5daf68a2f229a51d570dc384b20e984">&#9670;&nbsp;</a></span>AT91C_MC_PAGEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_PAGEN&#160;&#160;&#160;( 0x3FF &lt;&lt; 8 ) /* (MC) Page Number */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00525">525</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a51003d4a42a14b09c31e40b112a3444e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51003d4a42a14b09c31e40b112a3444e">&#9670;&nbsp;</a></span>AT91C_MC_PROGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_PROGE&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )   /* (MC) Programming Error */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00507">507</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ab6b8204ee6ccdefb2d36105a2073d01f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6b8204ee6ccdefb2d36105a2073d01f">&#9670;&nbsp;</a></span>AT91C_MC_RCB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_RCB&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (MC) Remap Command Bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00488">488</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a084308496085ed2e8c3446577bf6a64c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a084308496085ed2e8c3446577bf6a64c">&#9670;&nbsp;</a></span>AT91C_MC_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_RCR&#160;&#160;&#160;( 0xFFFFFF00 ) /* (MC) MC Remap Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01398">1398</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a6889b77fb99e4a2b1a07cb9b6a5ad857"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6889b77fb99e4a2b1a07cb9b6a5ad857">&#9670;&nbsp;</a></span>AT91C_MC_SECURITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_SECURITY&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )   /* (MC) Security Bit Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00528">528</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a410c1fc6c826559a0cc5a00cb6ac4b4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a410c1fc6c826559a0cc5a00cb6ac4b4a">&#9670;&nbsp;</a></span>AT91C_MC_SVMST0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_SVMST0&#160;&#160;&#160;( 0x1 &lt;&lt; 24 )  /* (MC) Saved Master 0 Abort Source */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00502">502</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="adb9e13156e6ec0b2118e258087f267be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb9e13156e6ec0b2118e258087f267be">&#9670;&nbsp;</a></span>AT91C_MC_SVMST1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_SVMST1&#160;&#160;&#160;( 0x1 &lt;&lt; 25 )  /* (MC) Saved Master 1 Abort Source */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00503">503</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a83add5d1d2f89823dea4c9e7de0044f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83add5d1d2f89823dea4c9e7de0044f3">&#9670;&nbsp;</a></span>AT91C_MC_UNDADD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_MC_UNDADD&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (MC) Undefined Addess Abort Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00490">490</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a6b6398a74b18f0032e25c34ff539d4b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b6398a74b18f0032e25c34ff539d4b6">&#9670;&nbsp;</a></span>AT91C_PA0_PWM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA0_PWM0&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#aeea54d22764c1f8519e7e7418e99fee1">AT91C_PIO_PA0</a> )  /*  PWM Channel 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01635">1635</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ab0a4dad85246171a1b4062468e7a8b52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0a4dad85246171a1b4062468e7a8b52">&#9670;&nbsp;</a></span>AT91C_PA0_TIOA0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA0_TIOA0&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#aeea54d22764c1f8519e7e7418e99fee1">AT91C_PIO_PA0</a> )  /*  Timer Counter 0 Multipurpose Timer I/O Pin <a class="el" href="Softune_2MB96340_2port_8c.html#ae2572b8ee3e438f22571e0214222bd1b">A</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01636">1636</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a2c9be7c79768613769823fce68af63dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c9be7c79768613769823fce68af63dc">&#9670;&nbsp;</a></span>AT91C_PA10_DTXD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA10_DTXD&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#ae235237779e93d17ad5c39b8c9031c18">AT91C_PIO_PA10</a> ) /*  DBGU <a class="el" href="src_2Helpers_8h.html#abd3c39b29d5b6b4bf8fcf5ab816dfc23">Debug</a> Transmit Data */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01641">1641</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a55f4e55f27970f231fba4834d5a34f87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55f4e55f27970f231fba4834d5a34f87">&#9670;&nbsp;</a></span>AT91C_PA10_NPCS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA10_NPCS2&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#ae235237779e93d17ad5c39b8c9031c18">AT91C_PIO_PA10</a> ) /*  SPI Peripheral Chip Select 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01642">1642</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a768042b418ea292c068f425875c2b2e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a768042b418ea292c068f425875c2b2e5">&#9670;&nbsp;</a></span>AT91C_PA11_NPCS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA11_NPCS0&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a39be3ba7ad9039551771e69e311a231a">AT91C_PIO_PA11</a> ) /*  SPI Peripheral Chip Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01644">1644</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a2a99afc9e3e08ca9af15d72e8c8e3754"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a99afc9e3e08ca9af15d72e8c8e3754">&#9670;&nbsp;</a></span>AT91C_PA11_PWM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA11_PWM0&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a39be3ba7ad9039551771e69e311a231a">AT91C_PIO_PA11</a> ) /*  PWM Channel 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01645">1645</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a03a7a1cc3791f96940d0e3c2f0d217f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03a7a1cc3791f96940d0e3c2f0d217f4">&#9670;&nbsp;</a></span>AT91C_PA12_MISO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA12_MISO&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a080ecb6380a731bc7de865a96dacf6ff">AT91C_PIO_PA12</a> ) /*  SPI Master In Slave */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01647">1647</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aef8684d047e18078cdd7e4651258f63a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef8684d047e18078cdd7e4651258f63a">&#9670;&nbsp;</a></span>AT91C_PA12_PWM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA12_PWM1&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a080ecb6380a731bc7de865a96dacf6ff">AT91C_PIO_PA12</a> ) /*  PWM Channel 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01648">1648</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aabd92d78dcdf26d243d701709fdd2e2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabd92d78dcdf26d243d701709fdd2e2e">&#9670;&nbsp;</a></span>AT91C_PA13_MOSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA13_MOSI&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a862f67ef82068efbfb0c9eee3ce1a09a">AT91C_PIO_PA13</a> ) /*  SPI Master Out Slave */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01650">1650</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae035436e6f76830472243ea737d49b7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae035436e6f76830472243ea737d49b7f">&#9670;&nbsp;</a></span>AT91C_PA13_PWM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA13_PWM2&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a862f67ef82068efbfb0c9eee3ce1a09a">AT91C_PIO_PA13</a> ) /*  PWM Channel 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01651">1651</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa99b73b49ce9bc12628ae5ea080fd4d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa99b73b49ce9bc12628ae5ea080fd4d3">&#9670;&nbsp;</a></span>AT91C_PA14_PWM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA14_PWM3&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#ab106d256f2373c4b8954adcadad53eca">AT91C_PIO_PA14</a> ) /*  PWM Channel 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01654">1654</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a3bdba106f646133dcd8088804c4d6fca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bdba106f646133dcd8088804c4d6fca">&#9670;&nbsp;</a></span>AT91C_PA14_SPCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA14_SPCK&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#ab106d256f2373c4b8954adcadad53eca">AT91C_PIO_PA14</a> ) /*  SPI Serial Clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01653">1653</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa1fa2f7fbe62475edfed37d9b5250542"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1fa2f7fbe62475edfed37d9b5250542">&#9670;&nbsp;</a></span>AT91C_PA15_TF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA15_TF&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a80e8b61485c6d998cf7254a355562d69">AT91C_PIO_PA15</a> ) /*  SSC Transmit Frame Sync */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01656">1656</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a686eba0a26ed388dece335c809c884e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a686eba0a26ed388dece335c809c884e7">&#9670;&nbsp;</a></span>AT91C_PA15_TIOA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA15_TIOA1&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a80e8b61485c6d998cf7254a355562d69">AT91C_PIO_PA15</a> ) /*  Timer Counter 1 Multipurpose Timer I/O Pin <a class="el" href="Softune_2MB96340_2port_8c.html#ae2572b8ee3e438f22571e0214222bd1b">A</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01657">1657</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a0b72e628c90b4e911f91a1ea831b925e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b72e628c90b4e911f91a1ea831b925e">&#9670;&nbsp;</a></span>AT91C_PA16_TIOB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA16_TIOB1&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a133ac8b6b912d98c131fc86829208e37">AT91C_PIO_PA16</a> ) /*  Timer Counter 1 Multipurpose Timer I/O Pin B */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01660">1660</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a6b4dadb00edf493bd8840185926255be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b4dadb00edf493bd8840185926255be">&#9670;&nbsp;</a></span>AT91C_PA16_TK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA16_TK&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a133ac8b6b912d98c131fc86829208e37">AT91C_PIO_PA16</a> ) /*  SSC Transmit Clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01659">1659</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa14e2eb5112958d60aae1595239cf0c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa14e2eb5112958d60aae1595239cf0c6">&#9670;&nbsp;</a></span>AT91C_PA17_PCK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA17_PCK1&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#aa2427a5211cf4003560a5f56ff04ea00">AT91C_PIO_PA17</a> ) /*  PMC Programmable Clock Output 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01663">1663</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ada2ad931e0e2bfb9f4fbba417fee79ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada2ad931e0e2bfb9f4fbba417fee79ef">&#9670;&nbsp;</a></span>AT91C_PA17_TD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA17_TD&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#aa2427a5211cf4003560a5f56ff04ea00">AT91C_PIO_PA17</a> ) /*  SSC Transmit data */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01662">1662</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="acfb4a94de9dfc987d3ea83b68d9d47d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfb4a94de9dfc987d3ea83b68d9d47d9">&#9670;&nbsp;</a></span>AT91C_PA18_PCK2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA18_PCK2&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a638521370866f7680dd90859c1ba08fe">AT91C_PIO_PA18</a> ) /*  PMC Programmable Clock Output 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01666">1666</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a61fa8094fd8fab9e07d957d6f8cff4b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61fa8094fd8fab9e07d957d6f8cff4b2">&#9670;&nbsp;</a></span>AT91C_PA18_RD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA18_RD&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a638521370866f7680dd90859c1ba08fe">AT91C_PIO_PA18</a> ) /*  SSC Receive Data */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01665">1665</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="adc3b402090b815d672e9a7dc6075f9b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc3b402090b815d672e9a7dc6075f9b8">&#9670;&nbsp;</a></span>AT91C_PA19_FIQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA19_FIQ&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#aca5c14239b907072066cf81421a5b885">AT91C_PIO_PA19</a> ) /*  AIC Fast Interrupt Input */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01669">1669</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa83b760d1ae21a08d3c35f0a78dbf38c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa83b760d1ae21a08d3c35f0a78dbf38c">&#9670;&nbsp;</a></span>AT91C_PA19_RK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA19_RK&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#aca5c14239b907072066cf81421a5b885">AT91C_PIO_PA19</a> ) /*  SSC Receive Clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01668">1668</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a5cc0d20c61cdcee374ae6f709595a204"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cc0d20c61cdcee374ae6f709595a204">&#9670;&nbsp;</a></span>AT91C_PA1_PWM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA1_PWM1&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a522269fc45e31f4d04bcc5b1c2a5d425">AT91C_PIO_PA1</a> )  /*  PWM Channel 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01638">1638</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af39f130ed88dc02fcdac09704045416f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af39f130ed88dc02fcdac09704045416f">&#9670;&nbsp;</a></span>AT91C_PA1_TIOB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA1_TIOB0&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a522269fc45e31f4d04bcc5b1c2a5d425">AT91C_PIO_PA1</a> )  /*  Timer Counter 0 Multipurpose Timer I/O Pin B */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01639">1639</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a73ae512bf60e3ae1d42de642130179b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73ae512bf60e3ae1d42de642130179b3">&#9670;&nbsp;</a></span>AT91C_PA20_IRQ0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA20_IRQ0&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a8a4416e6288f30100352d997d3e0958c">AT91C_PIO_PA20</a> ) /*  External Interrupt 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01675">1675</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ad07b830324d63e03a687412b00b855fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad07b830324d63e03a687412b00b855fd">&#9670;&nbsp;</a></span>AT91C_PA20_RF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA20_RF&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a8a4416e6288f30100352d997d3e0958c">AT91C_PIO_PA20</a> ) /*  SSC Receive Frame Sync */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01674">1674</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a8a8c9c3b139bf37dca761195b3420ec2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a8c9c3b139bf37dca761195b3420ec2">&#9670;&nbsp;</a></span>AT91C_PA21_PCK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA21_PCK1&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a1f938aecf684443fe5cc29cfde5c9766">AT91C_PIO_PA21</a> ) /*  PMC Programmable Clock Output 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01678">1678</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af73365a9ad9a16957c4bd82654b93b95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af73365a9ad9a16957c4bd82654b93b95">&#9670;&nbsp;</a></span>AT91C_PA21_RXD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA21_RXD1&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a1f938aecf684443fe5cc29cfde5c9766">AT91C_PIO_PA21</a> ) /*  USART 1 Receive Data */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01677">1677</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a9052824898ba5a35df89c3a5591ceb88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9052824898ba5a35df89c3a5591ceb88">&#9670;&nbsp;</a></span>AT91C_PA22_NPCS3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA22_NPCS3&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a9a605b68cdbe4ae1729fc9b4be7dad4f">AT91C_PIO_PA22</a> ) /*  SPI Peripheral Chip Select 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01681">1681</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac8b9cbcba3917af3a48ed69c619096ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8b9cbcba3917af3a48ed69c619096ea">&#9670;&nbsp;</a></span>AT91C_PA22_TXD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA22_TXD1&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a9a605b68cdbe4ae1729fc9b4be7dad4f">AT91C_PIO_PA22</a> ) /*  USART 1 Transmit Data */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01680">1680</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af7c829d7cc0ff7219fd8970b8703dc71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7c829d7cc0ff7219fd8970b8703dc71">&#9670;&nbsp;</a></span>AT91C_PA23_PWM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA23_PWM0&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a5b2f60a820cda3a1550d66f78f57f549">AT91C_PIO_PA23</a> ) /*  PWM Channel 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01684">1684</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a8ab2faebd77063c6092df12ac5ec74b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ab2faebd77063c6092df12ac5ec74b4">&#9670;&nbsp;</a></span>AT91C_PA23_SCK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA23_SCK1&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a5b2f60a820cda3a1550d66f78f57f549">AT91C_PIO_PA23</a> ) /*  USART 1 Serial Clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01683">1683</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a42e5e50913f74f82e32ca6bc6513c54f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42e5e50913f74f82e32ca6bc6513c54f">&#9670;&nbsp;</a></span>AT91C_PA24_PWM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA24_PWM1&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#adb532ae4b7a34d41f7a436a3125eccec">AT91C_PIO_PA24</a> ) /*  PWM Channel 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01687">1687</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a25b451d7a35633fce9f961d38c054533"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25b451d7a35633fce9f961d38c054533">&#9670;&nbsp;</a></span>AT91C_PA24_RTS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA24_RTS1&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#adb532ae4b7a34d41f7a436a3125eccec">AT91C_PIO_PA24</a> ) /*  USART 1 Ready To Send */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01686">1686</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a02df6d1479833aa8b2a7a4a7ce443209"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02df6d1479833aa8b2a7a4a7ce443209">&#9670;&nbsp;</a></span>AT91C_PA25_CTS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA25_CTS1&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a305975cc37d59ebe61dc6b7f9cbd3063">AT91C_PIO_PA25</a> ) /*  USART 1 Clear To Send */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01689">1689</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac52467fa1c75fd5f7198aefb638347ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac52467fa1c75fd5f7198aefb638347ce">&#9670;&nbsp;</a></span>AT91C_PA25_PWM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA25_PWM2&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a305975cc37d59ebe61dc6b7f9cbd3063">AT91C_PIO_PA25</a> ) /*  PWM Channel 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01690">1690</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a415a88b135d0ac0aff0eba34a4271dcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a415a88b135d0ac0aff0eba34a4271dcc">&#9670;&nbsp;</a></span>AT91C_PA26_DCD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA26_DCD1&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a3debdc9672c6df1bfd6224835c2331ce">AT91C_PIO_PA26</a> ) /*  USART 1 Data Carrier Detect */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01692">1692</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a3e8ce759b4232d932e3ad840751f4ffe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e8ce759b4232d932e3ad840751f4ffe">&#9670;&nbsp;</a></span>AT91C_PA26_TIOA2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA26_TIOA2&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a3debdc9672c6df1bfd6224835c2331ce">AT91C_PIO_PA26</a> ) /*  Timer Counter 2 Multipurpose Timer I/O Pin <a class="el" href="Softune_2MB96340_2port_8c.html#ae2572b8ee3e438f22571e0214222bd1b">A</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01693">1693</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a80c91948aa22a0dafff9fa49ed8cdc6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80c91948aa22a0dafff9fa49ed8cdc6b">&#9670;&nbsp;</a></span>AT91C_PA27_DTR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA27_DTR1&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a76530ab67e450e55c18f790f43f16a7c">AT91C_PIO_PA27</a> ) /*  USART 1 Data Terminal ready */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01695">1695</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac3cca5487270cea7c38d1b9bc7435a58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3cca5487270cea7c38d1b9bc7435a58">&#9670;&nbsp;</a></span>AT91C_PA27_TIOB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA27_TIOB2&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a76530ab67e450e55c18f790f43f16a7c">AT91C_PIO_PA27</a> ) /*  Timer Counter 2 Multipurpose Timer I/O Pin B */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01696">1696</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a8d1cab4e7dbfad454a8b18dcd06aa618"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d1cab4e7dbfad454a8b18dcd06aa618">&#9670;&nbsp;</a></span>AT91C_PA28_DSR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA28_DSR1&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#afc03a891232129aa4e694419b6227ef7">AT91C_PIO_PA28</a> ) /*  USART 1 Data Set ready */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01698">1698</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a32e046d61283df2f957a1cbd834bcdcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32e046d61283df2f957a1cbd834bcdcc">&#9670;&nbsp;</a></span>AT91C_PA28_TCLK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA28_TCLK1&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#afc03a891232129aa4e694419b6227ef7">AT91C_PIO_PA28</a> ) /*  Timer Counter 1 external clock input */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01699">1699</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ab462ab2e37bc79d97943737b21086260"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab462ab2e37bc79d97943737b21086260">&#9670;&nbsp;</a></span>AT91C_PA29_RI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA29_RI1&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a23c662ae5654da8fdc81785799632ee1">AT91C_PIO_PA29</a> ) /*  USART 1 Ring Indicator */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01701">1701</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a2bb855769a7af702acf2438dce347c4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bb855769a7af702acf2438dce347c4f">&#9670;&nbsp;</a></span>AT91C_PA29_TCLK2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA29_TCLK2&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a23c662ae5654da8fdc81785799632ee1">AT91C_PIO_PA29</a> ) /*  Timer Counter 2 external clock input */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01702">1702</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a4d4ce14cd3aa7144c00986fb99033940"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d4ce14cd3aa7144c00986fb99033940">&#9670;&nbsp;</a></span>AT91C_PA2_PWM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA2_PWM2&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a04c1f6628e573d3e5be119da42e8920f">AT91C_PIO_PA2</a> )  /*  PWM Channel 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01671">1671</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aca9f42f91351c6fa201e4b646d18551c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca9f42f91351c6fa201e4b646d18551c">&#9670;&nbsp;</a></span>AT91C_PA2_SCK0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA2_SCK0&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a04c1f6628e573d3e5be119da42e8920f">AT91C_PIO_PA2</a> )  /*  USART 0 Serial Clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01672">1672</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a470edeacc9a1e47b00c37fdbd8ed7f74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a470edeacc9a1e47b00c37fdbd8ed7f74">&#9670;&nbsp;</a></span>AT91C_PA30_IRQ1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA30_IRQ1&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a4a4adbd2483d8f529366a2e7472172c8">AT91C_PIO_PA30</a> ) /*  External Interrupt 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01707">1707</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a0b3b420a94ddb1ed072e00d47fc528ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b3b420a94ddb1ed072e00d47fc528ee">&#9670;&nbsp;</a></span>AT91C_PA30_NPCS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA30_NPCS2&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a4a4adbd2483d8f529366a2e7472172c8">AT91C_PIO_PA30</a> ) /*  SPI Peripheral Chip Select 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01708">1708</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a348aadfc3bd8c1d78611cf2b7493af39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a348aadfc3bd8c1d78611cf2b7493af39">&#9670;&nbsp;</a></span>AT91C_PA31_NPCS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA31_NPCS1&#160;&#160;&#160;( <a class="el" href="AT91SAM7S64__inc_8h.html#a80a4319a357994fac01be5e4cec84b76">AT91C_PIO_PA31</a> ) /*  SPI Peripheral Chip Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01710">1710</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a5397d434dbe2441cd7d8cebdefccdd58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5397d434dbe2441cd7d8cebdefccdd58">&#9670;&nbsp;</a></span>AT91C_PA31_PCK2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA31_PCK2&#160;&#160;&#160;( <a class="el" href="AT91SAM7S64__inc_8h.html#a80a4319a357994fac01be5e4cec84b76">AT91C_PIO_PA31</a> ) /*  PMC Programmable Clock Output 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01711">1711</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="adbf7d14f0495c1e26416e4041113d0c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbf7d14f0495c1e26416e4041113d0c1">&#9670;&nbsp;</a></span>AT91C_PA3_NPCS3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA3_NPCS3&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#aa093f6b38813c359c8f91c6b7ba656a9">AT91C_PIO_PA3</a> )  /*  SPI Peripheral Chip Select 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01705">1705</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae7f99fbe935ee072effde79e0f1e76f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7f99fbe935ee072effde79e0f1e76f1">&#9670;&nbsp;</a></span>AT91C_PA3_TWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA3_TWD&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#aa093f6b38813c359c8f91c6b7ba656a9">AT91C_PIO_PA3</a> )  /*  TWI Two-wire Serial Data */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01704">1704</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a591f92f7e41ab9d37c738ca7662da127"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a591f92f7e41ab9d37c738ca7662da127">&#9670;&nbsp;</a></span>AT91C_PA4_TCLK0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA4_TCLK0&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a5ca57e2345a5a38d158ea8e56b83b23f">AT91C_PIO_PA4</a> )  /*  Timer Counter 0 external clock input */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01714">1714</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a1c58a9f1aed88984cf87fd0464970f4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c58a9f1aed88984cf87fd0464970f4b">&#9670;&nbsp;</a></span>AT91C_PA4_TWCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA4_TWCK&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a5ca57e2345a5a38d158ea8e56b83b23f">AT91C_PIO_PA4</a> )  /*  TWI Two-wire Serial Clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01713">1713</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a001ccca2ccaa286d35b3f6d00a050741"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a001ccca2ccaa286d35b3f6d00a050741">&#9670;&nbsp;</a></span>AT91C_PA5_NPCS3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA5_NPCS3&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a5096171be0ea590a81beb2aadb9dba29">AT91C_PIO_PA5</a> )  /*  SPI Peripheral Chip Select 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01717">1717</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a21b7a23d113a4b6dc68e7237909558e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21b7a23d113a4b6dc68e7237909558e8">&#9670;&nbsp;</a></span>AT91C_PA5_RXD0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA5_RXD0&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a5096171be0ea590a81beb2aadb9dba29">AT91C_PIO_PA5</a> )  /*  USART 0 Receive Data */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01716">1716</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a65c854dcfffa1c71133df6414221a32d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65c854dcfffa1c71133df6414221a32d">&#9670;&nbsp;</a></span>AT91C_PA6_PCK0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA6_PCK0&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#adde445b47732bff0955f9b79a65c2abb">AT91C_PIO_PA6</a> )  /*  PMC Programmable Clock Output 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01720">1720</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a4df33c07b989621d5ad9ce269535be1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4df33c07b989621d5ad9ce269535be1f">&#9670;&nbsp;</a></span>AT91C_PA6_TXD0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA6_TXD0&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#adde445b47732bff0955f9b79a65c2abb">AT91C_PIO_PA6</a> )  /*  USART 0 Transmit Data */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01719">1719</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a4c39854cb2b4d8ad2c29a492108731ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c39854cb2b4d8ad2c29a492108731ae">&#9670;&nbsp;</a></span>AT91C_PA7_PWM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA7_PWM3&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a92630fd5d17ea2d00d53d02ea400907d">AT91C_PIO_PA7</a> )  /*  PWM Channel 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01723">1723</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a86d56d865770bbf1551224e911832d7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86d56d865770bbf1551224e911832d7a">&#9670;&nbsp;</a></span>AT91C_PA7_RTS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA7_RTS0&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a92630fd5d17ea2d00d53d02ea400907d">AT91C_PIO_PA7</a> )  /*  USART 0 Ready To Send */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01722">1722</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a7abeb5b67fbce6c132e4138a03a92b17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7abeb5b67fbce6c132e4138a03a92b17">&#9670;&nbsp;</a></span>AT91C_PA8_ADTRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA8_ADTRG&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#ae943dc78ec9df64f417a87c83348b235">AT91C_PIO_PA8</a> )  /*  ADC External Trigger */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01726">1726</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a11ec0760528b453413d71c29f16c8ef1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11ec0760528b453413d71c29f16c8ef1">&#9670;&nbsp;</a></span>AT91C_PA8_CTS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA8_CTS0&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#ae943dc78ec9df64f417a87c83348b235">AT91C_PIO_PA8</a> )  /*  USART 0 Clear To Send */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01725">1725</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a1f97abd17e3a037a7ad294f443a97cb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f97abd17e3a037a7ad294f443a97cb1">&#9670;&nbsp;</a></span>AT91C_PA9_DRXD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA9_DRXD&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a4b0a25fca6be57889ba1ebb18c79433a">AT91C_PIO_PA9</a> )  /*  DBGU <a class="el" href="src_2Helpers_8h.html#abd3c39b29d5b6b4bf8fcf5ab816dfc23">Debug</a> Receive Data */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01728">1728</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a0dab362225e9cbb82678993be7340020"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dab362225e9cbb82678993be7340020">&#9670;&nbsp;</a></span>AT91C_PA9_NPCS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PA9_NPCS1&#160;&#160;&#160;( <a class="el" href="AT91SAM7X256__inc_8h.html#a4b0a25fca6be57889ba1ebb18c79433a">AT91C_PIO_PA9</a> )  /*  SPI Peripheral Chip Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01729">1729</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af14c4afb41616b6f1e8191197bd18fc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af14c4afb41616b6f1e8191197bd18fc6">&#9670;&nbsp;</a></span>AT91C_PDC_RXTDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PDC_RXTDIS&#160;&#160;&#160;( 0x1 &lt;&lt; 1 ) /* (PDC) Receiver Transfer Disable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00259">259</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a3982db7f0a152f97164fcb1d5e542d3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3982db7f0a152f97164fcb1d5e542d3e">&#9670;&nbsp;</a></span>AT91C_PDC_RXTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PDC_RXTEN&#160;&#160;&#160;( 0x1 &lt;&lt; 0 ) /* (PDC) Receiver Transfer Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00258">258</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ab2f2dd1bf21078d144719621c4dbc153"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2f2dd1bf21078d144719621c4dbc153">&#9670;&nbsp;</a></span>AT91C_PDC_TXTDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PDC_TXTDIS&#160;&#160;&#160;( 0x1 &lt;&lt; 9 ) /* (PDC) Transmitter Transfer Disable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00261">261</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ab2d3ab6a873b8cd209236fe95f051310"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2d3ab6a873b8cd209236fe95f051310">&#9670;&nbsp;</a></span>AT91C_PDC_TXTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PDC_TXTEN&#160;&#160;&#160;( 0x1 &lt;&lt; 8 ) /* (PDC) Transmitter Transfer Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00260">260</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aeea54d22764c1f8519e7e7418e99fee1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeea54d22764c1f8519e7e7418e99fee1">&#9670;&nbsp;</a></span>AT91C_PIO_PA0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA0&#160;&#160;&#160;( 1 &lt;&lt; 0 )         /* Pin Controlled by PA0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01634">1634</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a522269fc45e31f4d04bcc5b1c2a5d425"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a522269fc45e31f4d04bcc5b1c2a5d425">&#9670;&nbsp;</a></span>AT91C_PIO_PA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA1&#160;&#160;&#160;( 1 &lt;&lt; 1 )         /* Pin Controlled by PA1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01637">1637</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae235237779e93d17ad5c39b8c9031c18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae235237779e93d17ad5c39b8c9031c18">&#9670;&nbsp;</a></span>AT91C_PIO_PA10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA10&#160;&#160;&#160;( 1 &lt;&lt; 10 )        /* Pin Controlled by PA10 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01640">1640</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a39be3ba7ad9039551771e69e311a231a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39be3ba7ad9039551771e69e311a231a">&#9670;&nbsp;</a></span>AT91C_PIO_PA11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA11&#160;&#160;&#160;( 1 &lt;&lt; 11 )        /* Pin Controlled by PA11 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01643">1643</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a080ecb6380a731bc7de865a96dacf6ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a080ecb6380a731bc7de865a96dacf6ff">&#9670;&nbsp;</a></span>AT91C_PIO_PA12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA12&#160;&#160;&#160;( 1 &lt;&lt; 12 )        /* Pin Controlled by PA12 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01646">1646</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a862f67ef82068efbfb0c9eee3ce1a09a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a862f67ef82068efbfb0c9eee3ce1a09a">&#9670;&nbsp;</a></span>AT91C_PIO_PA13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA13&#160;&#160;&#160;( 1 &lt;&lt; 13 )        /* Pin Controlled by PA13 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01649">1649</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ab106d256f2373c4b8954adcadad53eca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab106d256f2373c4b8954adcadad53eca">&#9670;&nbsp;</a></span>AT91C_PIO_PA14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA14&#160;&#160;&#160;( 1 &lt;&lt; 14 )        /* Pin Controlled by PA14 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01652">1652</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a80e8b61485c6d998cf7254a355562d69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80e8b61485c6d998cf7254a355562d69">&#9670;&nbsp;</a></span>AT91C_PIO_PA15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA15&#160;&#160;&#160;( 1 &lt;&lt; 15 )        /* Pin Controlled by PA15 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01655">1655</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a133ac8b6b912d98c131fc86829208e37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a133ac8b6b912d98c131fc86829208e37">&#9670;&nbsp;</a></span>AT91C_PIO_PA16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA16&#160;&#160;&#160;( 1 &lt;&lt; 16 )        /* Pin Controlled by PA16 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01658">1658</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa2427a5211cf4003560a5f56ff04ea00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2427a5211cf4003560a5f56ff04ea00">&#9670;&nbsp;</a></span>AT91C_PIO_PA17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA17&#160;&#160;&#160;( 1 &lt;&lt; 17 )        /* Pin Controlled by PA17 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01661">1661</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a638521370866f7680dd90859c1ba08fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a638521370866f7680dd90859c1ba08fe">&#9670;&nbsp;</a></span>AT91C_PIO_PA18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA18&#160;&#160;&#160;( 1 &lt;&lt; 18 )        /* Pin Controlled by PA18 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01664">1664</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aca5c14239b907072066cf81421a5b885"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca5c14239b907072066cf81421a5b885">&#9670;&nbsp;</a></span>AT91C_PIO_PA19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA19&#160;&#160;&#160;( 1 &lt;&lt; 19 )        /* Pin Controlled by PA19 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01667">1667</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a04c1f6628e573d3e5be119da42e8920f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04c1f6628e573d3e5be119da42e8920f">&#9670;&nbsp;</a></span>AT91C_PIO_PA2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA2&#160;&#160;&#160;( 1 &lt;&lt; 2 )         /* Pin Controlled by PA2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01670">1670</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a8a4416e6288f30100352d997d3e0958c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a4416e6288f30100352d997d3e0958c">&#9670;&nbsp;</a></span>AT91C_PIO_PA20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA20&#160;&#160;&#160;( 1 &lt;&lt; 20 )        /* Pin Controlled by PA20 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01673">1673</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a1f938aecf684443fe5cc29cfde5c9766"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f938aecf684443fe5cc29cfde5c9766">&#9670;&nbsp;</a></span>AT91C_PIO_PA21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA21&#160;&#160;&#160;( 1 &lt;&lt; 21 )        /* Pin Controlled by PA21 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01676">1676</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a9a605b68cdbe4ae1729fc9b4be7dad4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a605b68cdbe4ae1729fc9b4be7dad4f">&#9670;&nbsp;</a></span>AT91C_PIO_PA22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA22&#160;&#160;&#160;( 1 &lt;&lt; 22 )        /* Pin Controlled by PA22 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01679">1679</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a5b2f60a820cda3a1550d66f78f57f549"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b2f60a820cda3a1550d66f78f57f549">&#9670;&nbsp;</a></span>AT91C_PIO_PA23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA23&#160;&#160;&#160;( 1 &lt;&lt; 23 )        /* Pin Controlled by PA23 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01682">1682</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="adb532ae4b7a34d41f7a436a3125eccec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb532ae4b7a34d41f7a436a3125eccec">&#9670;&nbsp;</a></span>AT91C_PIO_PA24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA24&#160;&#160;&#160;( 1 &lt;&lt; 24 )        /* Pin Controlled by PA24 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01685">1685</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a305975cc37d59ebe61dc6b7f9cbd3063"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a305975cc37d59ebe61dc6b7f9cbd3063">&#9670;&nbsp;</a></span>AT91C_PIO_PA25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA25&#160;&#160;&#160;( 1 &lt;&lt; 25 )        /* Pin Controlled by PA25 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01688">1688</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a3debdc9672c6df1bfd6224835c2331ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3debdc9672c6df1bfd6224835c2331ce">&#9670;&nbsp;</a></span>AT91C_PIO_PA26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA26&#160;&#160;&#160;( 1 &lt;&lt; 26 )        /* Pin Controlled by PA26 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01691">1691</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a76530ab67e450e55c18f790f43f16a7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76530ab67e450e55c18f790f43f16a7c">&#9670;&nbsp;</a></span>AT91C_PIO_PA27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA27&#160;&#160;&#160;( 1 &lt;&lt; 27 )        /* Pin Controlled by PA27 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01694">1694</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="afc03a891232129aa4e694419b6227ef7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc03a891232129aa4e694419b6227ef7">&#9670;&nbsp;</a></span>AT91C_PIO_PA28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA28&#160;&#160;&#160;( 1 &lt;&lt; 28 )        /* Pin Controlled by PA28 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01697">1697</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a23c662ae5654da8fdc81785799632ee1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23c662ae5654da8fdc81785799632ee1">&#9670;&nbsp;</a></span>AT91C_PIO_PA29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA29&#160;&#160;&#160;( 1 &lt;&lt; 29 )        /* Pin Controlled by PA29 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01700">1700</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa093f6b38813c359c8f91c6b7ba656a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa093f6b38813c359c8f91c6b7ba656a9">&#9670;&nbsp;</a></span>AT91C_PIO_PA3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA3&#160;&#160;&#160;( 1 &lt;&lt; 3 )         /* Pin Controlled by PA3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01703">1703</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a4a4adbd2483d8f529366a2e7472172c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a4adbd2483d8f529366a2e7472172c8">&#9670;&nbsp;</a></span>AT91C_PIO_PA30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA30&#160;&#160;&#160;( 1 &lt;&lt; 30 )        /* Pin Controlled by PA30 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01706">1706</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a80a4319a357994fac01be5e4cec84b76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80a4319a357994fac01be5e4cec84b76">&#9670;&nbsp;</a></span>AT91C_PIO_PA31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA31&#160;&#160;&#160;( 1 &lt;&lt; 31 )        /* Pin Controlled by PA31 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01709">1709</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a5ca57e2345a5a38d158ea8e56b83b23f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ca57e2345a5a38d158ea8e56b83b23f">&#9670;&nbsp;</a></span>AT91C_PIO_PA4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA4&#160;&#160;&#160;( 1 &lt;&lt; 4 )         /* Pin Controlled by PA4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01712">1712</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a5096171be0ea590a81beb2aadb9dba29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5096171be0ea590a81beb2aadb9dba29">&#9670;&nbsp;</a></span>AT91C_PIO_PA5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA5&#160;&#160;&#160;( 1 &lt;&lt; 5 )         /* Pin Controlled by PA5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01715">1715</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="adde445b47732bff0955f9b79a65c2abb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adde445b47732bff0955f9b79a65c2abb">&#9670;&nbsp;</a></span>AT91C_PIO_PA6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA6&#160;&#160;&#160;( 1 &lt;&lt; 6 )         /* Pin Controlled by PA6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01718">1718</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a92630fd5d17ea2d00d53d02ea400907d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92630fd5d17ea2d00d53d02ea400907d">&#9670;&nbsp;</a></span>AT91C_PIO_PA7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA7&#160;&#160;&#160;( 1 &lt;&lt; 7 )         /* Pin Controlled by PA7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01721">1721</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae943dc78ec9df64f417a87c83348b235"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae943dc78ec9df64f417a87c83348b235">&#9670;&nbsp;</a></span>AT91C_PIO_PA8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA8&#160;&#160;&#160;( 1 &lt;&lt; 8 )         /* Pin Controlled by PA8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01724">1724</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a4b0a25fca6be57889ba1ebb18c79433a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b0a25fca6be57889ba1ebb18c79433a">&#9670;&nbsp;</a></span>AT91C_PIO_PA9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIO_PA9&#160;&#160;&#160;( 1 &lt;&lt; 9 )         /* Pin Controlled by PA9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01727">1727</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aabe3c44e2ac75c9b425c87f406679824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabe3c44e2ac75c9b425c87f406679824">&#9670;&nbsp;</a></span>AT91C_PIOA_ABSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_ABSR&#160;&#160;&#160;( 0xFFFFF478 ) /* (PIOA) AB Select Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01341">1341</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a8d6d24987acd9d2412e5cf72706a783f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d6d24987acd9d2412e5cf72706a783f">&#9670;&nbsp;</a></span>AT91C_PIOA_ASR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_ASR&#160;&#160;&#160;( 0xFFFFF470 ) /* (PIOA) Select <a class="el" href="Softune_2MB96340_2port_8c.html#ae2572b8ee3e438f22571e0214222bd1b">A</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01342">1342</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a8aa900d1f44e460a30758eeaa9a593cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8aa900d1f44e460a30758eeaa9a593cc">&#9670;&nbsp;</a></span>AT91C_PIOA_BSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_BSR&#160;&#160;&#160;( 0xFFFFF474 ) /* (PIOA) Select B Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01335">1335</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a5930803de65239492ced9171471a103a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5930803de65239492ced9171471a103a">&#9670;&nbsp;</a></span>AT91C_PIOA_CODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_CODR&#160;&#160;&#160;( 0xFFFFF434 ) /* (PIOA) Clear Output Data Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01351">1351</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a8d1fc6d0940a0d04372c172882516c32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d1fc6d0940a0d04372c172882516c32">&#9670;&nbsp;</a></span>AT91C_PIOA_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_IDR&#160;&#160;&#160;( 0xFFFFF444 ) /* (PIOA) Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01349">1349</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a2282046182b9d9e56f33e32b84b90c19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2282046182b9d9e56f33e32b84b90c19">&#9670;&nbsp;</a></span>AT91C_PIOA_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_IER&#160;&#160;&#160;( 0xFFFFF440 ) /* (PIOA) Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01326">1326</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a0b807513a47a5397bd4c2e8de2eef98a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b807513a47a5397bd4c2e8de2eef98a">&#9670;&nbsp;</a></span>AT91C_PIOA_IFDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_IFDR&#160;&#160;&#160;( 0xFFFFF424 ) /* (PIOA) Input Filter Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01340">1340</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a9145c129d70318b62f4a5c53aeaeac0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9145c129d70318b62f4a5c53aeaeac0d">&#9670;&nbsp;</a></span>AT91C_PIOA_IFER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_IFER&#160;&#160;&#160;( 0xFFFFF420 ) /* (PIOA) Input Filter Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01347">1347</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af786ac9d28aadd31d7da6f38e0da6b6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af786ac9d28aadd31d7da6f38e0da6b6d">&#9670;&nbsp;</a></span>AT91C_PIOA_IFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_IFSR&#160;&#160;&#160;( 0xFFFFF428 ) /* (PIOA) Input Filter Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01346">1346</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a01f22180c95dde93f1143fccbb251031"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01f22180c95dde93f1143fccbb251031">&#9670;&nbsp;</a></span>AT91C_PIOA_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_IMR&#160;&#160;&#160;( 0xFFFFF448 ) /* (PIOA) Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01325">1325</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae0cff3319fa040b979a6888f31085928"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0cff3319fa040b979a6888f31085928">&#9670;&nbsp;</a></span>AT91C_PIOA_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_ISR&#160;&#160;&#160;( 0xFFFFF44C ) /* (PIOA) Interrupt Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01328">1328</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="abc153eace206577541602e757731202f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc153eace206577541602e757731202f">&#9670;&nbsp;</a></span>AT91C_PIOA_MDDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_MDDR&#160;&#160;&#160;( 0xFFFFF454 ) /* (PIOA) Multi-driver Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01337">1337</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ad07fc5c8fd1916171d0ca229b741fc63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad07fc5c8fd1916171d0ca229b741fc63">&#9670;&nbsp;</a></span>AT91C_PIOA_MDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_MDER&#160;&#160;&#160;( 0xFFFFF450 ) /* (PIOA) Multi-driver Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01331">1331</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aab89dee17d06a00b53da17c7d9c5dd85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab89dee17d06a00b53da17c7d9c5dd85">&#9670;&nbsp;</a></span>AT91C_PIOA_MDSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_MDSR&#160;&#160;&#160;( 0xFFFFF458 ) /* (PIOA) Multi-driver Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01330">1330</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a7c2600aa7cf94e838b518579ae17682e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c2600aa7cf94e838b518579ae17682e">&#9670;&nbsp;</a></span>AT91C_PIOA_ODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_ODR&#160;&#160;&#160;( 0xFFFFF414 ) /* (PIOA) Output Disable Registerr */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01339">1339</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac75869d5dc9e09776095bb722dde7c5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac75869d5dc9e09776095bb722dde7c5e">&#9670;&nbsp;</a></span>AT91C_PIOA_ODSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_ODSR&#160;&#160;&#160;( 0xFFFFF438 ) /* (PIOA) Output Data Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01344">1344</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa99369c2b219dda0c48740d90f21d939"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa99369c2b219dda0c48740d90f21d939">&#9670;&nbsp;</a></span>AT91C_PIOA_OER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_OER&#160;&#160;&#160;( 0xFFFFF410 ) /* (PIOA) Output Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01334">1334</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a0911cba099368e416f4f0d4ff9a1d8e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0911cba099368e416f4f0d4ff9a1d8e4">&#9670;&nbsp;</a></span>AT91C_PIOA_OSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_OSR&#160;&#160;&#160;( 0xFFFFF418 ) /* (PIOA) Output Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01348">1348</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a472cb7830b1001df23442820aec3b91b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a472cb7830b1001df23442820aec3b91b">&#9670;&nbsp;</a></span>AT91C_PIOA_OWDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_OWDR&#160;&#160;&#160;( 0xFFFFF4A4 ) /* (PIOA) Output Write Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01327">1327</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a44d571365bcb5ff5e51eed14be4779bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44d571365bcb5ff5e51eed14be4779bd">&#9670;&nbsp;</a></span>AT91C_PIOA_OWER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_OWER&#160;&#160;&#160;( 0xFFFFF4A0 ) /* (PIOA) Output Write Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01353">1353</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a266284ebbfe87e1cbae28c7ffe3e490b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a266284ebbfe87e1cbae28c7ffe3e490b">&#9670;&nbsp;</a></span>AT91C_PIOA_OWSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_OWSR&#160;&#160;&#160;( 0xFFFFF4A8 ) /* (PIOA) Output Write Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01352">1352</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a883f9de2546cd5e0fc9d61f8abba8f86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a883f9de2546cd5e0fc9d61f8abba8f86">&#9670;&nbsp;</a></span>AT91C_PIOA_PDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_PDR&#160;&#160;&#160;( 0xFFFFF404 ) /* (PIOA) PIO Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01338">1338</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a4592777ecfffcc2626d1db86e00ed1b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4592777ecfffcc2626d1db86e00ed1b6">&#9670;&nbsp;</a></span>AT91C_PIOA_PDSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_PDSR&#160;&#160;&#160;( 0xFFFFF43C ) /* (PIOA) Pin Data Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01350">1350</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a93bd0ead4ceb2e8a1f257b31e8c7e14f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93bd0ead4ceb2e8a1f257b31e8c7e14f">&#9670;&nbsp;</a></span>AT91C_PIOA_PER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_PER&#160;&#160;&#160;( 0xFFFFF400 ) /* (PIOA) PIO Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01332">1332</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a3baeebe6fac88770c77d797b6048922b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3baeebe6fac88770c77d797b6048922b">&#9670;&nbsp;</a></span>AT91C_PIOA_PPUDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_PPUDR&#160;&#160;&#160;( 0xFFFFF460 ) /* (PIOA) Pull-up Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01329">1329</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a2d040b79be17e0a76ee72ef47b3a091f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d040b79be17e0a76ee72ef47b3a091f">&#9670;&nbsp;</a></span>AT91C_PIOA_PPUER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_PPUER&#160;&#160;&#160;( 0xFFFFF464 ) /* (PIOA) Pull-up Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01336">1336</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a57d571c97f9956583716b36e0f85f33a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57d571c97f9956583716b36e0f85f33a">&#9670;&nbsp;</a></span>AT91C_PIOA_PPUSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_PPUSR&#160;&#160;&#160;( 0xFFFFF468 ) /* (PIOA) Pad Pull-up Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01343">1343</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a494cb791cd75cfd5f0de7e87499e4a0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a494cb791cd75cfd5f0de7e87499e4a0a">&#9670;&nbsp;</a></span>AT91C_PIOA_PSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_PSR&#160;&#160;&#160;( 0xFFFFF408 ) /* (PIOA) PIO Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01333">1333</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a4ce61ea50f9aa86746d2438faa95c3fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ce61ea50f9aa86746d2438faa95c3fd">&#9670;&nbsp;</a></span>AT91C_PIOA_SODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PIOA_SODR&#160;&#160;&#160;( 0xFFFFF430 ) /* (PIOA) Set Output Data Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01345">1345</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a38c7f20272da9adc377b5061f1614ccb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38c7f20272da9adc377b5061f1614ccb">&#9670;&nbsp;</a></span>AT91C_PITC_PIIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PITC_PIIR&#160;&#160;&#160;( 0xFFFFFD3C ) /* (PITC) Period Interval Image Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01384">1384</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ade8e662cf6facc2d3f6afe46362b823f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade8e662cf6facc2d3f6afe46362b823f">&#9670;&nbsp;</a></span>AT91C_PITC_PIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PITC_PIMR&#160;&#160;&#160;( 0xFFFFFD30 ) /* (PITC) Period Interval <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01387">1387</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a50f548a213ce527e05272128827d1a96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50f548a213ce527e05272128827d1a96">&#9670;&nbsp;</a></span>AT91C_PITC_PISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PITC_PISR&#160;&#160;&#160;( 0xFFFFFD34 ) /* (PITC) Period Interval Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01385">1385</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a5d9918c6442157386a416a8002a3353a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d9918c6442157386a416a8002a3353a">&#9670;&nbsp;</a></span>AT91C_PITC_PIVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PITC_PIVR&#160;&#160;&#160;( 0xFFFFFD38 ) /* (PITC) Period Interval Value Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01386">1386</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aaa04778b864187f4ef69c232d5624c08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa04778b864187f4ef69c232d5624c08">&#9670;&nbsp;</a></span>AT91C_PMC_CSS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_CSS&#160;&#160;&#160;( 0x3 &lt;&lt; 0 ) /* (PMC) Programmable Clock Selection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00360">360</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a813d97b4a832b927fb1c9ea734e0c49d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a813d97b4a832b927fb1c9ea734e0c49d">&#9670;&nbsp;</a></span>AT91C_PMC_CSS_MAIN_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_CSS_MAIN_CLK&#160;&#160;&#160;( 0x1 )      /* (PMC) Main Clock is selected */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00362">362</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a240341dbb684bff674083a308408fb96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a240341dbb684bff674083a308408fb96">&#9670;&nbsp;</a></span>AT91C_PMC_CSS_PLL_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_CSS_PLL_CLK&#160;&#160;&#160;( 0x3 )      /* (PMC) Clock from PLL is selected */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00363">363</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ab296199ccb1353e23d03f34b8278e2e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab296199ccb1353e23d03f34b8278e2e0">&#9670;&nbsp;</a></span>AT91C_PMC_CSS_SLOW_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_CSS_SLOW_CLK&#160;&#160;&#160;( 0x0 )      /* (PMC) Slow Clock is selected */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00361">361</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="abb1458f0e791aef764fdfd762f147874"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb1458f0e791aef764fdfd762f147874">&#9670;&nbsp;</a></span>AT91C_PMC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_IDR&#160;&#160;&#160;( 0xFFFFFC64 ) /* (PMC) Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01362">1362</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae13d5394223291f9364fb14552d4771c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae13d5394223291f9364fb14552d4771c">&#9670;&nbsp;</a></span>AT91C_PMC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_IER&#160;&#160;&#160;( 0xFFFFFC60 ) /* (PMC) Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01366">1366</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a8a5b425ea5993ada144b8945aaeb01b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a5b425ea5993ada144b8945aaeb01b9">&#9670;&nbsp;</a></span>AT91C_PMC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_IMR&#160;&#160;&#160;( 0xFFFFFC6C ) /* (PMC) Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01361">1361</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a794cb8ea85aa95014e6b4a6a527b1988"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a794cb8ea85aa95014e6b4a6a527b1988">&#9670;&nbsp;</a></span>AT91C_PMC_LOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_LOCK&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )  /* (PMC) PLL Status/Enable/Disable/Mask */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00375">375</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a24111130e9e504b91bb2d642578e5a89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24111130e9e504b91bb2d642578e5a89">&#9670;&nbsp;</a></span>AT91C_PMC_MCFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_MCFR&#160;&#160;&#160;( 0xFFFFFC24 ) /* (PMC) Main Clock  Frequency Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01372">1372</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="abb85fb0075508332e1fde3b0141a1f77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb85fb0075508332e1fde3b0141a1f77">&#9670;&nbsp;</a></span>AT91C_PMC_MCKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_MCKR&#160;&#160;&#160;( 0xFFFFFC30 ) /* (PMC) Master Clock Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01367">1367</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a0a5bcb27abbe8c2fc3c2b9a4bad3bf69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a5bcb27abbe8c2fc3c2b9a4bad3bf69">&#9670;&nbsp;</a></span>AT91C_PMC_MCKRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_MCKRDY&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )  /* (PMC) MCK_RDY Status/Enable/Disable/Mask */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00376">376</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a51eb37fbaf5750d3e97aa86cebc88c1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51eb37fbaf5750d3e97aa86cebc88c1e">&#9670;&nbsp;</a></span>AT91C_PMC_MOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_MOR&#160;&#160;&#160;( 0xFFFFFC20 ) /* (PMC) Main Oscillator Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01368">1368</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ab701153e8fa354983de157cfadedd7a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab701153e8fa354983de157cfadedd7a2">&#9670;&nbsp;</a></span>AT91C_PMC_MOSCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_MOSCS&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )  /* (PMC) MOSC Status/Enable/Disable/Mask */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00374">374</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a4221f74fe26f80f7001a68f3b3428587"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4221f74fe26f80f7001a68f3b3428587">&#9670;&nbsp;</a></span>AT91C_PMC_PCDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_PCDR&#160;&#160;&#160;( 0xFFFFFC14 ) /* (PMC) Peripheral Clock Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01363">1363</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a4a25b7100b143d46b7eab974f8f383af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a25b7100b143d46b7eab974f8f383af">&#9670;&nbsp;</a></span>AT91C_PMC_PCER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_PCER&#160;&#160;&#160;( 0xFFFFFC10 ) /* (PMC) Peripheral Clock Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01369">1369</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac0b54b8eec4f185d31b506fa4ebb4659"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0b54b8eec4f185d31b506fa4ebb4659">&#9670;&nbsp;</a></span>AT91C_PMC_PCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_PCK&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )  /* (PMC) Processor Clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00348">348</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a4134e46a5c50b17e112c5641d0d46dff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4134e46a5c50b17e112c5641d0d46dff">&#9670;&nbsp;</a></span>AT91C_PMC_PCK0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_PCK0&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )  /* (PMC) Programmable Clock Output */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00350">350</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a0dfbbfdfce6a84247e6c785f2d76c8a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dfbbfdfce6a84247e6c785f2d76c8a8">&#9670;&nbsp;</a></span>AT91C_PMC_PCK0RDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_PCK0RDY&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )  /* (PMC) PCK0_RDY Status/Enable/Disable/Mask */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00377">377</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa4e39ed61c203c605be7ed47c73213fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4e39ed61c203c605be7ed47c73213fe">&#9670;&nbsp;</a></span>AT91C_PMC_PCK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_PCK1&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )  /* (PMC) Programmable Clock Output */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00351">351</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a9eaab47529d85c7eea6e644e216ea944"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9eaab47529d85c7eea6e644e216ea944">&#9670;&nbsp;</a></span>AT91C_PMC_PCK1RDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_PCK1RDY&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )  /* (PMC) PCK1_RDY Status/Enable/Disable/Mask */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00378">378</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a95ea2ca477d7add1e5e4d9ee9821dc45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95ea2ca477d7add1e5e4d9ee9821dc45">&#9670;&nbsp;</a></span>AT91C_PMC_PCK2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_PCK2&#160;&#160;&#160;( 0x1 &lt;&lt; 10 ) /* (PMC) Programmable Clock Output */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00352">352</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa57ac639cfd8784dfbdd7e6bf446f60f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa57ac639cfd8784dfbdd7e6bf446f60f">&#9670;&nbsp;</a></span>AT91C_PMC_PCK2RDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_PCK2RDY&#160;&#160;&#160;( 0x1 &lt;&lt; 10 ) /* (PMC) PCK2_RDY Status/Enable/Disable/Mask */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00379">379</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a82d9fe431c9b62e9a5f83c2dfa65c83a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82d9fe431c9b62e9a5f83c2dfa65c83a">&#9670;&nbsp;</a></span>AT91C_PMC_PCK3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_PCK3&#160;&#160;&#160;( 0x1 &lt;&lt; 11 ) /* (PMC) Programmable Clock Output */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00353">353</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a988a2dbbf4e21bf734c68a82396ec9b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a988a2dbbf4e21bf734c68a82396ec9b4">&#9670;&nbsp;</a></span>AT91C_PMC_PCK3RDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_PCK3RDY&#160;&#160;&#160;( 0x1 &lt;&lt; 11 ) /* (PMC) PCK3_RDY Status/Enable/Disable/Mask */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00380">380</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a1d09bf3616f0ec2c9fa6b85eff2a97d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d09bf3616f0ec2c9fa6b85eff2a97d6">&#9670;&nbsp;</a></span>AT91C_PMC_PCKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_PCKR&#160;&#160;&#160;( 0xFFFFFC40 ) /* (PMC) Programmable Clock Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01373">1373</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a45941ff78c1aa2bce656679d88dcc6f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45941ff78c1aa2bce656679d88dcc6f1">&#9670;&nbsp;</a></span>AT91C_PMC_PCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_PCSR&#160;&#160;&#160;( 0xFFFFFC18 ) /* (PMC) Peripheral Clock Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01370">1370</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae50e3b1a9b5c04f26f656d5e1e631d15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae50e3b1a9b5c04f26f656d5e1e631d15">&#9670;&nbsp;</a></span>AT91C_PMC_PLLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_PLLR&#160;&#160;&#160;( 0xFFFFFC2C ) /* (PMC) PLL Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01371">1371</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a5008f2f510effd06886208cf385e03d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5008f2f510effd06886208cf385e03d5">&#9670;&nbsp;</a></span>AT91C_PMC_PRES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_PRES&#160;&#160;&#160;( 0x7 &lt;&lt; 2 ) /* (PMC) Programmable Clock Prescaler */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00364">364</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af93c30b1c33911e107f7d80ec3bd447b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af93c30b1c33911e107f7d80ec3bd447b">&#9670;&nbsp;</a></span>AT91C_PMC_PRES_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_PRES_CLK&#160;&#160;&#160;( 0x0 &lt;&lt; 2 ) /* (PMC) Selected clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00365">365</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a600afc9944b0a01f4a750da8962c5316"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a600afc9944b0a01f4a750da8962c5316">&#9670;&nbsp;</a></span>AT91C_PMC_PRES_CLK_16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_PRES_CLK_16&#160;&#160;&#160;( 0x4 &lt;&lt; 2 ) /* (PMC) Selected clock divided by 16 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00369">369</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a771237f361ba9230f118bbf90f008a5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a771237f361ba9230f118bbf90f008a5a">&#9670;&nbsp;</a></span>AT91C_PMC_PRES_CLK_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_PRES_CLK_2&#160;&#160;&#160;( 0x1 &lt;&lt; 2 ) /* (PMC) Selected clock divided by 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00366">366</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a3c6b34ef4131c2d5b242e3356a4fb4ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c6b34ef4131c2d5b242e3356a4fb4ee">&#9670;&nbsp;</a></span>AT91C_PMC_PRES_CLK_32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_PRES_CLK_32&#160;&#160;&#160;( 0x5 &lt;&lt; 2 ) /* (PMC) Selected clock divided by 32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00370">370</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a6e6a4ecd6663b6c0ee70c090d7e98894"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e6a4ecd6663b6c0ee70c090d7e98894">&#9670;&nbsp;</a></span>AT91C_PMC_PRES_CLK_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_PRES_CLK_4&#160;&#160;&#160;( 0x2 &lt;&lt; 2 ) /* (PMC) Selected clock divided by 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00367">367</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a16055efe37c00e395bf9b8e9d6d4c827"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16055efe37c00e395bf9b8e9d6d4c827">&#9670;&nbsp;</a></span>AT91C_PMC_PRES_CLK_64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_PRES_CLK_64&#160;&#160;&#160;( 0x6 &lt;&lt; 2 ) /* (PMC) Selected clock divided by 64 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00371">371</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac18fc13dafdb8d4594dbba875bed09a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac18fc13dafdb8d4594dbba875bed09a6">&#9670;&nbsp;</a></span>AT91C_PMC_PRES_CLK_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_PRES_CLK_8&#160;&#160;&#160;( 0x3 &lt;&lt; 2 ) /* (PMC) Selected clock divided by 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00368">368</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a87bc88b19d5789ec85a38c66d4ebd0f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87bc88b19d5789ec85a38c66d4ebd0f3">&#9670;&nbsp;</a></span>AT91C_PMC_SCDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_SCDR&#160;&#160;&#160;( 0xFFFFFC04 ) /* (PMC) System Clock Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01364">1364</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a1088f086d92d3ac3ad028428e29b2144"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1088f086d92d3ac3ad028428e29b2144">&#9670;&nbsp;</a></span>AT91C_PMC_SCER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_SCER&#160;&#160;&#160;( 0xFFFFFC00 ) /* (PMC) System Clock Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01360">1360</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a37faefdfe5ec7ef841972e1fc1877d5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37faefdfe5ec7ef841972e1fc1877d5e">&#9670;&nbsp;</a></span>AT91C_PMC_SCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_SCSR&#160;&#160;&#160;( 0xFFFFFC08 ) /* (PMC) System Clock Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01359">1359</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a6b5b2d1ea05554869d89a3a2fc6bcd4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b5b2d1ea05554869d89a3a2fc6bcd4e">&#9670;&nbsp;</a></span>AT91C_PMC_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_SR&#160;&#160;&#160;( 0xFFFFFC68 ) /* (PMC) Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01365">1365</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a1503d9b3a20ac41fcd02106c6a05812e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1503d9b3a20ac41fcd02106c6a05812e">&#9670;&nbsp;</a></span>AT91C_PMC_UDP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PMC_UDP&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )  /* (PMC) USB Device Port Clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00349">349</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a5343cdc8e24a06313c79c396e5e05007"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5343cdc8e24a06313c79c396e5e05007">&#9670;&nbsp;</a></span>AT91C_PWMC_CALG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CALG&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )  /* (<a class="el" href="AT91SAM7X256__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) Channel Alignment */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01151">1151</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="afb29e1cc4a83bb7c7fe7f7481b47920b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb29e1cc4a83bb7c7fe7f7481b47920b">&#9670;&nbsp;</a></span>AT91C_PWMC_CCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CCNT&#160;&#160;&#160;( 0x0 &lt;&lt; 0 )  /* (<a class="el" href="AT91SAM7X256__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) Channel Counter */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01159">1159</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac334ec5d6b396e653abffe96a8d42904"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac334ec5d6b396e653abffe96a8d42904">&#9670;&nbsp;</a></span>AT91C_PWMC_CDTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CDTY&#160;&#160;&#160;( 0x0 &lt;&lt; 0 )  /* (<a class="el" href="AT91SAM7X256__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) Channel Duty Cycle */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01155">1155</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a4ca7975eb170ea029255aa13efe63908"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ca7975eb170ea029255aa13efe63908">&#9670;&nbsp;</a></span>AT91C_PWMC_CHID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CHID0&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (PWMC) Channel ID 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01185">1185</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa41d6106e3fe0a8366622de6bdbec2a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa41d6106e3fe0a8366622de6bdbec2a8">&#9670;&nbsp;</a></span>AT91C_PWMC_CHID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CHID1&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )   /* (PWMC) Channel ID 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01186">1186</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a07679c8f5c52bb41c9317a2213f48dd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07679c8f5c52bb41c9317a2213f48dd4">&#9670;&nbsp;</a></span>AT91C_PWMC_CHID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CHID2&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )   /* (PWMC) Channel ID 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01187">1187</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ad9b989525e43ef5fcdb9eca00a9c4f75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9b989525e43ef5fcdb9eca00a9c4f75">&#9670;&nbsp;</a></span>AT91C_PWMC_CHID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CHID3&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )   /* (PWMC) Channel ID 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01188">1188</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a52d31c45649266ad53a48b54c1b3bbfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52d31c45649266ad53a48b54c1b3bbfe">&#9670;&nbsp;</a></span>AT91C_PWMC_CHID4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CHID4&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )   /* (PWMC) Channel ID 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01189">1189</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac3c9633f9bedfa3e6c0787b934e60a39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3c9633f9bedfa3e6c0787b934e60a39">&#9670;&nbsp;</a></span>AT91C_PWMC_CHID5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CHID5&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )   /* (PWMC) Channel ID 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01190">1190</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a2716272b7b6346e7aff09ad01ebd4fd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2716272b7b6346e7aff09ad01ebd4fd2">&#9670;&nbsp;</a></span>AT91C_PWMC_CHID6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CHID6&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )   /* (PWMC) Channel ID 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01191">1191</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a05e2f941f75dde8f79c2da8249313f50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05e2f941f75dde8f79c2da8249313f50">&#9670;&nbsp;</a></span>AT91C_PWMC_CHID7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CHID7&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )   /* (PWMC) Channel ID 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01192">1192</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a52d089832ea954b3970fe3fa613871a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52d089832ea954b3970fe3fa613871a4">&#9670;&nbsp;</a></span>AT91C_PWMC_CPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CPD&#160;&#160;&#160;( 0x1 &lt;&lt; 10 ) /* (<a class="el" href="AT91SAM7X256__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) Channel Update Period */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01153">1153</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a980337fe08cff463cf4b907afbf94b5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a980337fe08cff463cf4b907afbf94b5b">&#9670;&nbsp;</a></span>AT91C_PWMC_CPOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CPOL&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )  /* (<a class="el" href="AT91SAM7X256__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) Channel Polarity */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01152">1152</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a87acdedf8ce9be836d024cfa1b213af0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87acdedf8ce9be836d024cfa1b213af0">&#9670;&nbsp;</a></span>AT91C_PWMC_CPRD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CPRD&#160;&#160;&#160;( 0x0 &lt;&lt; 0 )  /* (<a class="el" href="AT91SAM7X256__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) Channel Period */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01157">1157</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a92111764b223a0bf7305ec4693a80584"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92111764b223a0bf7305ec4693a80584">&#9670;&nbsp;</a></span>AT91C_PWMC_CPRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CPRE&#160;&#160;&#160;( 0xF &lt;&lt; 0 )  /* (<a class="el" href="AT91SAM7X256__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) Channel Pre-scaler : PWMC_CLKx */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01147">1147</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a5016eb27e1ccdbcc0957873d46ec017a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5016eb27e1ccdbcc0957873d46ec017a">&#9670;&nbsp;</a></span>AT91C_PWMC_CPRE_MCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CPRE_MCK&#160;&#160;&#160;( 0x0 )       /* (<a class="el" href="AT91SAM7X256__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01148">1148</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a5ef05931cd8d7c9c6239b82138e4ff22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ef05931cd8d7c9c6239b82138e4ff22">&#9670;&nbsp;</a></span>AT91C_PWMC_CPRE_MCKA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CPRE_MCKA&#160;&#160;&#160;( 0xB )       /* (<a class="el" href="AT91SAM7X256__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01149">1149</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a5d72dd7e4351fcc2cea8ad191ef93e70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d72dd7e4351fcc2cea8ad191ef93e70">&#9670;&nbsp;</a></span>AT91C_PWMC_CPRE_MCKB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CPRE_MCKB&#160;&#160;&#160;( 0xC )       /* (<a class="el" href="AT91SAM7X256__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01150">1150</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aee1a0a02872a39bf134892ec37efafac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee1a0a02872a39bf134892ec37efafac">&#9670;&nbsp;</a></span>AT91C_PWMC_CUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_CUPD&#160;&#160;&#160;( 0x0 &lt;&lt; 0 )  /* (<a class="el" href="AT91SAM7X256__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) Channel Update */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01161">1161</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a46b3482eea9839c7c0cb5b46981c25ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46b3482eea9839c7c0cb5b46981c25ee">&#9670;&nbsp;</a></span>AT91C_PWMC_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_DIS&#160;&#160;&#160;( 0xFFFCC008 ) /* (PWMC) PWMC Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01616">1616</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a3108f527efb1a0026e7a5bd7dbaf4613"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3108f527efb1a0026e7a5bd7dbaf4613">&#9670;&nbsp;</a></span>AT91C_PWMC_DIVA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_DIVA&#160;&#160;&#160;( 0xFF &lt;&lt; 0 )  /* (PWMC) CLKA divide factor. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01178">1178</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ad34024a5488dc9ccbf410b85489eac28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad34024a5488dc9ccbf410b85489eac28">&#9670;&nbsp;</a></span>AT91C_PWMC_DIVB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_DIVB&#160;&#160;&#160;( 0xFF &lt;&lt; 16 ) /* (PWMC) CLKB divide factor. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01181">1181</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a349c6cdf8efd599be9aad642d5947897"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a349c6cdf8efd599be9aad642d5947897">&#9670;&nbsp;</a></span>AT91C_PWMC_ENA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_ENA&#160;&#160;&#160;( 0xFFFCC004 ) /* (PWMC) PWMC Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01613">1613</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="abae5ad1dbcedf38d254c63f0cbf33dfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abae5ad1dbcedf38d254c63f0cbf33dfc">&#9670;&nbsp;</a></span>AT91C_PWMC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_IDR&#160;&#160;&#160;( 0xFFFCC014 ) /* (PWMC) PWMC Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01611">1611</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a5748102c4fa746762dabc4b81b1d2028"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5748102c4fa746762dabc4b81b1d2028">&#9670;&nbsp;</a></span>AT91C_PWMC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_IER&#160;&#160;&#160;( 0xFFFCC010 ) /* (PWMC) PWMC Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01617">1617</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af52294ff74025db434e4cd82eb504863"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af52294ff74025db434e4cd82eb504863">&#9670;&nbsp;</a></span>AT91C_PWMC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_IMR&#160;&#160;&#160;( 0xFFFCC018 ) /* (PWMC) PWMC Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01614">1614</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a501d561efa98cdc2d1e92d45995baabf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a501d561efa98cdc2d1e92d45995baabf">&#9670;&nbsp;</a></span>AT91C_PWMC_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_ISR&#160;&#160;&#160;( 0xFFFCC01C ) /* (PWMC) PWMC Interrupt Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01610">1610</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a1677fa23df0aebce419d3ed6f916cd55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1677fa23df0aebce419d3ed6f916cd55">&#9670;&nbsp;</a></span>AT91C_PWMC_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_MR&#160;&#160;&#160;( 0xFFFCC000 ) /* (PWMC) PWMC <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01615">1615</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a9cbbd9f834ebf9858a6097cf5af5e63a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cbbd9f834ebf9858a6097cf5af5e63a">&#9670;&nbsp;</a></span>AT91C_PWMC_PREA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_PREA&#160;&#160;&#160;( 0xF &lt;&lt; 8 )   /* (PWMC) Divider Input Clock Prescaler <a class="el" href="Softune_2MB96340_2port_8c.html#ae2572b8ee3e438f22571e0214222bd1b">A</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01179">1179</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a477e34e6f4e44028a66672fae268c633"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a477e34e6f4e44028a66672fae268c633">&#9670;&nbsp;</a></span>AT91C_PWMC_PREA_MCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_PREA_MCK&#160;&#160;&#160;( 0x0 &lt;&lt; 8 )   /* (PWMC) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01180">1180</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a307a50fad99227683ab61e7be70d50cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a307a50fad99227683ab61e7be70d50cf">&#9670;&nbsp;</a></span>AT91C_PWMC_PREB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_PREB&#160;&#160;&#160;( 0xF &lt;&lt; 24 )  /* (PWMC) Divider Input Clock Prescaler B */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01182">1182</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a7900e3d28d1888130f9f70c954e6424a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7900e3d28d1888130f9f70c954e6424a">&#9670;&nbsp;</a></span>AT91C_PWMC_PREB_MCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_PREB_MCK&#160;&#160;&#160;( 0x0 &lt;&lt; 24 )  /* (PWMC) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01183">1183</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="afc443b3aad4ece9b474689b297d1fe6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc443b3aad4ece9b474689b297d1fe6d">&#9670;&nbsp;</a></span>AT91C_PWMC_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_SR&#160;&#160;&#160;( 0xFFFCC00C ) /* (PWMC) PWMC Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01612">1612</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a4deef43514fe6c052050cb67979421c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4deef43514fe6c052050cb67979421c7">&#9670;&nbsp;</a></span>AT91C_PWMC_VR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_PWMC_VR&#160;&#160;&#160;( 0xFFFCC0FC ) /* (PWMC) PWMC <a class="el" href="Gbox420__Nano__Hempy_2Settings_8h.html#a01937197911f21a710b172ba8d9bee6c">Version</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01609">1609</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa8414408466eaac0fcf732684368f7b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8414408466eaac0fcf732684368f7b0">&#9670;&nbsp;</a></span>AT91C_RSTC_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_RSTC_RCR&#160;&#160;&#160;( 0xFFFFFD00 ) /* (RSTC) Reset Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01377">1377</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ad82c9e23066554637f65bc863f35a0e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad82c9e23066554637f65bc863f35a0e6">&#9670;&nbsp;</a></span>AT91C_RSTC_RMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_RSTC_RMR&#160;&#160;&#160;( 0xFFFFFD08 ) /* (RSTC) Reset <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01376">1376</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a3e6d4b6d0e39356bf52e12e2fb982e8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e6d4b6d0e39356bf52e12e2fb982e8f">&#9670;&nbsp;</a></span>AT91C_RSTC_RSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_RSTC_RSR&#160;&#160;&#160;( 0xFFFFFD04 ) /* (RSTC) Reset Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01375">1375</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a18e3408b2bf0d11fdfc3311c376c7f66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18e3408b2bf0d11fdfc3311c376c7f66">&#9670;&nbsp;</a></span>AT91C_RTTC_RTAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_RTTC_RTAR&#160;&#160;&#160;( 0xFFFFFD24 ) /* (RTTC) Real-time Alarm Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01380">1380</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a5c5f38be61b98909c5794acc970d3559"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c5f38be61b98909c5794acc970d3559">&#9670;&nbsp;</a></span>AT91C_RTTC_RTMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_RTTC_RTMR&#160;&#160;&#160;( 0xFFFFFD20 ) /* (RTTC) Real-time <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01382">1382</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aabc2e8ffc38e2582b71bf4647f592b34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabc2e8ffc38e2582b71bf4647f592b34">&#9670;&nbsp;</a></span>AT91C_RTTC_RTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_RTTC_RTSR&#160;&#160;&#160;( 0xFFFFFD2C ) /* (RTTC) Real-time Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01379">1379</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a09cf6a8ffec373af5be6af2bbe4a2b46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09cf6a8ffec373af5be6af2bbe4a2b46">&#9670;&nbsp;</a></span>AT91C_RTTC_RTVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_RTTC_RTVR&#160;&#160;&#160;( 0xFFFFFD28 ) /* (RTTC) Real-time Value Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01381">1381</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a3a905093a22aecf9818ecefe9a67f51a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a905093a22aecf9818ecefe9a67f51a">&#9670;&nbsp;</a></span>AT91C_SPI_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_BITS&#160;&#160;&#160;( 0xF &lt;&lt; 4 )   /* (SPI) Bits Per Transfer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00618">618</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a402baea61bde4ca4b266f37c09793e6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a402baea61bde4ca4b266f37c09793e6a">&#9670;&nbsp;</a></span>AT91C_SPI_BITS_10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_BITS_10&#160;&#160;&#160;( 0x2 &lt;&lt; 4 )   /* (SPI) 10 Bits Per transfer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00621">621</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae80f2a00ab34077c868b21a587f0c68e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae80f2a00ab34077c868b21a587f0c68e">&#9670;&nbsp;</a></span>AT91C_SPI_BITS_11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_BITS_11&#160;&#160;&#160;( 0x3 &lt;&lt; 4 )   /* (SPI) 11 Bits Per transfer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00622">622</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a846425a366188702bcf98d17ade90c4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a846425a366188702bcf98d17ade90c4b">&#9670;&nbsp;</a></span>AT91C_SPI_BITS_12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_BITS_12&#160;&#160;&#160;( 0x4 &lt;&lt; 4 )   /* (SPI) 12 Bits Per transfer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00623">623</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a1b82d14749d1d1f796054638d0d98480"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b82d14749d1d1f796054638d0d98480">&#9670;&nbsp;</a></span>AT91C_SPI_BITS_13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_BITS_13&#160;&#160;&#160;( 0x5 &lt;&lt; 4 )   /* (SPI) 13 Bits Per transfer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00624">624</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a281cda5d012229e61615478d10b1d9bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a281cda5d012229e61615478d10b1d9bf">&#9670;&nbsp;</a></span>AT91C_SPI_BITS_14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_BITS_14&#160;&#160;&#160;( 0x6 &lt;&lt; 4 )   /* (SPI) 14 Bits Per transfer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00625">625</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a31a060e85ea4ae41f4adc76d57c8fa71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31a060e85ea4ae41f4adc76d57c8fa71">&#9670;&nbsp;</a></span>AT91C_SPI_BITS_15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_BITS_15&#160;&#160;&#160;( 0x7 &lt;&lt; 4 )   /* (SPI) 15 Bits Per transfer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00626">626</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae82c536038593b7a5952476e94067017"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae82c536038593b7a5952476e94067017">&#9670;&nbsp;</a></span>AT91C_SPI_BITS_16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_BITS_16&#160;&#160;&#160;( 0x8 &lt;&lt; 4 )   /* (SPI) 16 Bits Per transfer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00627">627</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a65cc4fbef8c78d2e57bb097e0dd96ddb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65cc4fbef8c78d2e57bb097e0dd96ddb">&#9670;&nbsp;</a></span>AT91C_SPI_BITS_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_BITS_8&#160;&#160;&#160;( 0x0 &lt;&lt; 4 )   /* (SPI) 8 Bits Per transfer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00619">619</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac28697cac7288825cf48fcd73eedddf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac28697cac7288825cf48fcd73eedddf0">&#9670;&nbsp;</a></span>AT91C_SPI_BITS_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_BITS_9&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )   /* (SPI) 9 Bits Per transfer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00620">620</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a786c67ebde1fb4e6cfa1222735fb4037"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a786c67ebde1fb4e6cfa1222735fb4037">&#9670;&nbsp;</a></span>AT91C_SPI_CPOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_CPOL&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (SPI) Clock Polarity */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00615">615</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a68d87bb2d69eeeeb6462f99c7865b5b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68d87bb2d69eeeeb6462f99c7865b5b0">&#9670;&nbsp;</a></span>AT91C_SPI_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_CR&#160;&#160;&#160;( 0xFFFE0000 ) /* (SPI) Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01415">1415</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a9bfb568f1ed298474b3bf4d69ac2edcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bfb568f1ed298474b3bf4d69ac2edcd">&#9670;&nbsp;</a></span>AT91C_SPI_CSAAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_CSAAT&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )   /* (SPI) Chip Select Active After Transfer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00617">617</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aafdb14ccfd382f3c87b10ce317ec41c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafdb14ccfd382f3c87b10ce317ec41c0">&#9670;&nbsp;</a></span>AT91C_SPI_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_CSR&#160;&#160;&#160;( 0xFFFE0030 ) /* (SPI) Chip Select Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01411">1411</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a2377012e46cf5b1981b40333c43004fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2377012e46cf5b1981b40333c43004fa">&#9670;&nbsp;</a></span>AT91C_SPI_DLYBCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_DLYBCS&#160;&#160;&#160;( 0xFF &lt;&lt; 24 )  /* (SPI) Delay Between Chip Selects */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00592">592</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a62eb4fc41727d04cfa69f31536e060e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62eb4fc41727d04cfa69f31536e060e8">&#9670;&nbsp;</a></span>AT91C_SPI_DLYBCT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_DLYBCT&#160;&#160;&#160;( 0xFF &lt;&lt; 24 ) /* (SPI) Delay Between Consecutive Transfers */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00630">630</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af82cf4250c4ed29267b5c39dbad2f3b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af82cf4250c4ed29267b5c39dbad2f3b5">&#9670;&nbsp;</a></span>AT91C_SPI_DLYBS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_DLYBS&#160;&#160;&#160;( 0xFF &lt;&lt; 16 ) /* (SPI) Serial Clock Baud Rate */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00629">629</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ab58d70225915de985a5253431b6cfbfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab58d70225915de985a5253431b6cfbfd">&#9670;&nbsp;</a></span>AT91C_SPI_ENDRX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_ENDRX&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )    /* (SPI) End of Receiver Transfer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00604">604</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a89af683d676b67f1ad69fb6412954e4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89af683d676b67f1ad69fb6412954e4b">&#9670;&nbsp;</a></span>AT91C_SPI_ENDTX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_ENDTX&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )    /* (SPI) End of Receiver Transfer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00605">605</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a4d2163d1d5663fe26f5ad8a11546cc70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d2163d1d5663fe26f5ad8a11546cc70">&#9670;&nbsp;</a></span>AT91C_SPI_FDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_FDIV&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )    /* (SPI) Clock Selection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00588">588</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa24383974bc0250165c3f429eb666934"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa24383974bc0250165c3f429eb666934">&#9670;&nbsp;</a></span>AT91C_SPI_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_IDR&#160;&#160;&#160;( 0xFFFE0018 ) /* (SPI) Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01412">1412</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ade75503c3c5f26d877c81549bc7600cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade75503c3c5f26d877c81549bc7600cb">&#9670;&nbsp;</a></span>AT91C_SPI_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_IER&#160;&#160;&#160;( 0xFFFE0014 ) /* (SPI) Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01417">1417</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac4d386ce1b94819f36916e742dd28850"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4d386ce1b94819f36916e742dd28850">&#9670;&nbsp;</a></span>AT91C_SPI_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_IMR&#160;&#160;&#160;( 0xFFFE001C ) /* (SPI) Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01416">1416</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="abc117c104afa7592c1d0d8aa8bf9ab67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc117c104afa7592c1d0d8aa8bf9ab67">&#9670;&nbsp;</a></span>AT91C_SPI_LASTXFER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_LASTXFER&#160;&#160;&#160;( 0x1 &lt;&lt; 24 )   /* (SPI) SPI Last Transfer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00581">581</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa6ae52cc314108f3c0967bf06f8cbb12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6ae52cc314108f3c0967bf06f8cbb12">&#9670;&nbsp;</a></span>AT91C_SPI_LLB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_LLB&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )    /* (SPI) Clock Selection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00590">590</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac0e07aa9c32da2093dca301108785c77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0e07aa9c32da2093dca301108785c77">&#9670;&nbsp;</a></span>AT91C_SPI_MODF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_MODF&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )    /* (SPI) <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Fault Error */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00602">602</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a42cacded2971792f4ba8c9909b658351"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42cacded2971792f4ba8c9909b658351">&#9670;&nbsp;</a></span>AT91C_SPI_MODFDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_MODFDIS&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )    /* (SPI) <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Fault Detection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00589">589</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ad0cd85e74653d6f02d0c1bf896c0be3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0cd85e74653d6f02d0c1bf896c0be3c">&#9670;&nbsp;</a></span>AT91C_SPI_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_MR&#160;&#160;&#160;( 0xFFFE0004 ) /* (SPI) <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01419">1419</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a479f6b3128f737b47531279618b667f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a479f6b3128f737b47531279618b667f7">&#9670;&nbsp;</a></span>AT91C_SPI_MSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_MSTR&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )    /* (SPI) Master/Slave <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00583">583</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a328473b3283187759952d9d202244b7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a328473b3283187759952d9d202244b7c">&#9670;&nbsp;</a></span>AT91C_SPI_NCPHA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_NCPHA&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )   /* (SPI) Clock Phase */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00616">616</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ace9aa7a013275f15f98be885f53d38ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace9aa7a013275f15f98be885f53d38ea">&#9670;&nbsp;</a></span>AT91C_SPI_NSSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_NSSR&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )    /* (SPI) NSSR Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00608">608</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a0a3aaa73a28d5393e49113df273cc1aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a3aaa73a28d5393e49113df273cc1aa">&#9670;&nbsp;</a></span>AT91C_SPI_OVRES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_OVRES&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )    /* (SPI) Overrun Error Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00603">603</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac7f7e2b57e7496b554cb96ec8f3160ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7f7e2b57e7496b554cb96ec8f3160ef">&#9670;&nbsp;</a></span>AT91C_SPI_PCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_PCS&#160;&#160;&#160;( 0xF &lt;&lt; 16 )   /* (SPI) Peripheral Chip Select */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00591">591</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a421746a552f05b77817e1ebcc8ded96c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a421746a552f05b77817e1ebcc8ded96c">&#9670;&nbsp;</a></span>AT91C_SPI_PCSDEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_PCSDEC&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )    /* (SPI) Chip Select Decode */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00587">587</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ab4e1cc60b7b4be8d4359e7b44de4ebf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4e1cc60b7b4be8d4359e7b44de4ebf5">&#9670;&nbsp;</a></span>AT91C_SPI_PS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_PS&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )    /* (SPI) Peripheral Select */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00584">584</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac64fe273c5fe9d9c70e77c2061b310ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac64fe273c5fe9d9c70e77c2061b310ef">&#9670;&nbsp;</a></span>AT91C_SPI_PS_FIXED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_PS_FIXED&#160;&#160;&#160;( 0x0 &lt;&lt; 1 )    /* (SPI) Fixed Peripheral Select */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00585">585</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae633f0edacf72f6ed9a09979289183fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae633f0edacf72f6ed9a09979289183fc">&#9670;&nbsp;</a></span>AT91C_SPI_PS_VARIABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_PS_VARIABLE&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )    /* (SPI) Variable Peripheral Select */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00586">586</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a51a9b0ae49a977e9543b8319ec09cf85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51a9b0ae49a977e9543b8319ec09cf85">&#9670;&nbsp;</a></span>AT91C_SPI_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_PTCR&#160;&#160;&#160;( 0xFFFE0120 ) /* (PDC_SPI) PDC Transfer Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01400">1400</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa03c97608c017c8d90fc536c5d17ca2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa03c97608c017c8d90fc536c5d17ca2b">&#9670;&nbsp;</a></span>AT91C_SPI_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_PTSR&#160;&#160;&#160;( 0xFFFE0124 ) /* (PDC_SPI) PDC Transfer Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01405">1405</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a26e580e91f218f9e7a144f05e3a6befd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26e580e91f218f9e7a144f05e3a6befd">&#9670;&nbsp;</a></span>AT91C_SPI_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_RCR&#160;&#160;&#160;( 0xFFFE0104 ) /* (PDC_SPI) Receive Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01409">1409</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa02a30ad0984b3ef5e385afabea5a21e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa02a30ad0984b3ef5e385afabea5a21e">&#9670;&nbsp;</a></span>AT91C_SPI_RD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_RD&#160;&#160;&#160;( 0xFFFF &lt;&lt; 0 ) /* (SPI) Receive Data */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00594">594</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a299538dee33c3b08a70d94e82eee55b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a299538dee33c3b08a70d94e82eee55b1">&#9670;&nbsp;</a></span>AT91C_SPI_RDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_RDR&#160;&#160;&#160;( 0xFFFE0008 ) /* (SPI) Receive Data Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01414">1414</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a22e75b78402111d55c7eb78cf540c096"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22e75b78402111d55c7eb78cf540c096">&#9670;&nbsp;</a></span>AT91C_SPI_RDRF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_RDRF&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )    /* (SPI) Receive Data Register Full */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00600">600</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac5e8ec1639d069346a6a61327beeff1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5e8ec1639d069346a6a61327beeff1c">&#9670;&nbsp;</a></span>AT91C_SPI_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_RNCR&#160;&#160;&#160;( 0xFFFE0114 ) /* (PDC_SPI) Receive Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01407">1407</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a2c876733d8c5efa5e00119fad50d266f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c876733d8c5efa5e00119fad50d266f">&#9670;&nbsp;</a></span>AT91C_SPI_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_RNPR&#160;&#160;&#160;( 0xFFFE0110 ) /* (PDC_SPI) Receive Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01402">1402</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ab2be5161c5a993475193d9b570e90077"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2be5161c5a993475193d9b570e90077">&#9670;&nbsp;</a></span>AT91C_SPI_RPCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_RPCS&#160;&#160;&#160;( 0xF &lt;&lt; 16 )   /* (SPI) Peripheral Chip Select Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00595">595</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a612f5f03a46b120ab039c06dcc2fa599"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a612f5f03a46b120ab039c06dcc2fa599">&#9670;&nbsp;</a></span>AT91C_SPI_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_RPR&#160;&#160;&#160;( 0xFFFE0100 ) /* (PDC_SPI) Receive Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01404">1404</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a142e654f86c8bfdf000b7023643f8e88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a142e654f86c8bfdf000b7023643f8e88">&#9670;&nbsp;</a></span>AT91C_SPI_RXBUFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_RXBUFF&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )    /* (SPI) RXBUFF Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00606">606</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a55d464c3b90c13b2d133360ddcd06f51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55d464c3b90c13b2d133360ddcd06f51">&#9670;&nbsp;</a></span>AT91C_SPI_SCBR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_SCBR&#160;&#160;&#160;( 0xFF &lt;&lt; 8 )  /* (SPI) Serial Clock Baud Rate */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00628">628</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="acc6bb7762dad073f7f4b19abf04a389a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc6bb7762dad073f7f4b19abf04a389a">&#9670;&nbsp;</a></span>AT91C_SPI_SPIDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_SPIDIS&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )    /* (SPI) SPI Disable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00579">579</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af8b6cf825aa844af2db7ad732771d676"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8b6cf825aa844af2db7ad732771d676">&#9670;&nbsp;</a></span>AT91C_SPI_SPIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_SPIEN&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )    /* (SPI) SPI Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00578">578</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aeb37401a277a158bc56530c48cfc939a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb37401a277a158bc56530c48cfc939a">&#9670;&nbsp;</a></span>AT91C_SPI_SPIENS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_SPIENS&#160;&#160;&#160;( 0x1 &lt;&lt; 16 )   /* (SPI) Enable Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00610">610</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af2ad1abae74c687b5fbe3ef795f8cdc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2ad1abae74c687b5fbe3ef795f8cdc7">&#9670;&nbsp;</a></span>AT91C_SPI_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_SR&#160;&#160;&#160;( 0xFFFE0010 ) /* (SPI) Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01413">1413</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a62264b14022d2ed854bd8a9961f121fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62264b14022d2ed854bd8a9961f121fc">&#9670;&nbsp;</a></span>AT91C_SPI_SWRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_SWRST&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )    /* (SPI) SPI Software reset */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00580">580</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a95b3dd8dec5d6a166c9a06ad010660d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95b3dd8dec5d6a166c9a06ad010660d4">&#9670;&nbsp;</a></span>AT91C_SPI_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_TCR&#160;&#160;&#160;( 0xFFFE010C ) /* (PDC_SPI) Transmit Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01408">1408</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a83a595a0fed81189c4c6da9108a5c1d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83a595a0fed81189c4c6da9108a5c1d9">&#9670;&nbsp;</a></span>AT91C_SPI_TD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_TD&#160;&#160;&#160;( 0xFFFF &lt;&lt; 0 ) /* (SPI) Transmit Data */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00597">597</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a06b36cf61f6591e873f1dbde3e063f7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06b36cf61f6591e873f1dbde3e063f7c">&#9670;&nbsp;</a></span>AT91C_SPI_TDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_TDR&#160;&#160;&#160;( 0xFFFE000C ) /* (SPI) Transmit Data Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01418">1418</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a56ad596122900367194c9701a4100cc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56ad596122900367194c9701a4100cc6">&#9670;&nbsp;</a></span>AT91C_SPI_TDRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_TDRE&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )    /* (SPI) Transmit Data Register Empty */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00601">601</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a9ebc16a03b73147e6bb452a0deb79d8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ebc16a03b73147e6bb452a0deb79d8e">&#9670;&nbsp;</a></span>AT91C_SPI_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_TNCR&#160;&#160;&#160;( 0xFFFE011C ) /* (PDC_SPI) Transmit Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01406">1406</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a471c5bc32cee42de03a63d0a163f0b93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a471c5bc32cee42de03a63d0a163f0b93">&#9670;&nbsp;</a></span>AT91C_SPI_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_TNPR&#160;&#160;&#160;( 0xFFFE0118 ) /* (PDC_SPI) Transmit Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01401">1401</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a8f92018227b7c2e18c163e0c650d566e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f92018227b7c2e18c163e0c650d566e">&#9670;&nbsp;</a></span>AT91C_SPI_TPCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_TPCS&#160;&#160;&#160;( 0xF &lt;&lt; 16 )   /* (SPI) Peripheral Chip Select Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00598">598</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="acf292870b37606b21f0410027603120f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf292870b37606b21f0410027603120f">&#9670;&nbsp;</a></span>AT91C_SPI_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_TPR&#160;&#160;&#160;( 0xFFFE0108 ) /* (PDC_SPI) Transmit Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01403">1403</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a8550c94e16bc7c37b93dd89bbcfcc608"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8550c94e16bc7c37b93dd89bbcfcc608">&#9670;&nbsp;</a></span>AT91C_SPI_TXBUFE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_TXBUFE&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )    /* (SPI) TXBUFE Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00607">607</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ad71ab9171309a50418dce0384ae107e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad71ab9171309a50418dce0384ae107e3">&#9670;&nbsp;</a></span>AT91C_SPI_TXEMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SPI_TXEMPTY&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )    /* (SPI) TXEMPTY Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00609">609</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a7353d8790675efb05280d5585c3523a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7353d8790675efb05280d5585c3523a4">&#9670;&nbsp;</a></span>AT91C_SSC_CKG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_CKG&#160;&#160;&#160;( 0x3 &lt;&lt; 6 )   /* (SSC) Receive/Transmit Clock Gating Selection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00781">781</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a8661d504a3f41e7d2b449056f309a870"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8661d504a3f41e7d2b449056f309a870">&#9670;&nbsp;</a></span>AT91C_SSC_CKG_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_CKG_HIGH&#160;&#160;&#160;( 0x2 &lt;&lt; 6 )   /* (SSC) Receive/Transmit Clock enabled only <a class="el" href="portmux__impl_8inc_8h.html#a40737b3310ba0530b484d9a77e5c2746">if</a> RF High */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00784">784</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a87c9a8c39f58a1248a6236970e250535"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87c9a8c39f58a1248a6236970e250535">&#9670;&nbsp;</a></span>AT91C_SSC_CKG_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_CKG_LOW&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )   /* (SSC) Receive/Transmit Clock enabled only <a class="el" href="portmux__impl_8inc_8h.html#a40737b3310ba0530b484d9a77e5c2746">if</a> RF Low */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00783">783</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ad6c8ee4da1192f516eb19e651b371e95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6c8ee4da1192f516eb19e651b371e95">&#9670;&nbsp;</a></span>AT91C_SSC_CKG_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_CKG_NONE&#160;&#160;&#160;( 0x0 &lt;&lt; 6 )   /* (SSC) Receive/Transmit Clock Gating: None, continuous clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00782">782</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a2ccc913719c9e584d1c8a67f988696fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ccc913719c9e584d1c8a67f988696fb">&#9670;&nbsp;</a></span>AT91C_SSC_CKI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_CKI&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )   /* (SSC) Receive/Transmit Clock Inversion */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00780">780</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a24072139b3dd18a7a36aa249794aa226"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24072139b3dd18a7a36aa249794aa226">&#9670;&nbsp;</a></span>AT91C_SSC_CKO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_CKO&#160;&#160;&#160;( 0x7 &lt;&lt; 2 )   /* (SSC) Receive/Transmit Clock Output <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Selection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00776">776</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a12b31ce3f441bc9ad9e4f3afb3a9b511"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12b31ce3f441bc9ad9e4f3afb3a9b511">&#9670;&nbsp;</a></span>AT91C_SSC_CKO_CONTINUOUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_CKO_CONTINUOUS&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )   /* (SSC) Continuous Receive/Transmit Clock RK pin: Output */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00778">778</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a8ed1083dc80124599c9e85fe3fa600c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ed1083dc80124599c9e85fe3fa600c2">&#9670;&nbsp;</a></span>AT91C_SSC_CKO_DATA_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_CKO_DATA_TX&#160;&#160;&#160;( 0x2 &lt;&lt; 2 )   /* (SSC) Receive/Transmit Clock only during data transfers RK pin: Output */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00779">779</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a0dbdf3ae9c352c6d4531acf0aa3aa0d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dbdf3ae9c352c6d4531acf0aa3aa0d7">&#9670;&nbsp;</a></span>AT91C_SSC_CKO_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_CKO_NONE&#160;&#160;&#160;( 0x0 &lt;&lt; 2 )   /* (SSC) Receive/Transmit Clock Output Mode: None RK pin: Input-only */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00777">777</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a9e6b3d5f9d5231a49474899822f082b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e6b3d5f9d5231a49474899822f082b5">&#9670;&nbsp;</a></span>AT91C_SSC_CKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_CKS&#160;&#160;&#160;( 0x3 &lt;&lt; 0 )   /* (SSC) Receive/Transmit Clock Selection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00772">772</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af3b0d5267e547d14533fe6ab39735b71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3b0d5267e547d14533fe6ab39735b71">&#9670;&nbsp;</a></span>AT91C_SSC_CKS_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_CKS_DIV&#160;&#160;&#160;( 0x0 )        /* (SSC) Divided Clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00773">773</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a7abfd3e00e922c8d2c484aac620b5879"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7abfd3e00e922c8d2c484aac620b5879">&#9670;&nbsp;</a></span>AT91C_SSC_CKS_RK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_CKS_RK&#160;&#160;&#160;( 0x2 )        /* (SSC) RK pin */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00775">775</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a91f865117049de686415648540bfbd17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91f865117049de686415648540bfbd17">&#9670;&nbsp;</a></span>AT91C_SSC_CKS_TK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_CKS_TK&#160;&#160;&#160;( 0x1 )        /* (SSC) TK Clock signal */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00774">774</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae95efd136a149d3364e1c0407514f4fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae95efd136a149d3364e1c0407514f4fc">&#9670;&nbsp;</a></span>AT91C_SSC_CMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_CMR&#160;&#160;&#160;( 0xFFFD4004 ) /* (SSC) Clock <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01463">1463</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af12d779a3a97b54a9dcb8c08a0b8bc71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af12d779a3a97b54a9dcb8c08a0b8bc71">&#9670;&nbsp;</a></span>AT91C_SSC_CP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_CP0&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )  /* (SSC) Compare 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00826">826</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a47ebd15a43cbe3848b93b5eb63c5fb6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47ebd15a43cbe3848b93b5eb63c5fb6b">&#9670;&nbsp;</a></span>AT91C_SSC_CP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_CP1&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )  /* (SSC) Compare 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00827">827</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a263bd24754999d5ecd4a2394ebe9454a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a263bd24754999d5ecd4a2394ebe9454a">&#9670;&nbsp;</a></span>AT91C_SSC_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_CR&#160;&#160;&#160;( 0xFFFD4000 ) /* (SSC) Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01471">1471</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="abffd823a26b0bdc8736d168b7b29b2ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abffd823a26b0bdc8736d168b7b29b2ae">&#9670;&nbsp;</a></span>AT91C_SSC_DATDEF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_DATDEF&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )  /* (SSC) Data Default Value */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00815">815</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aebfe3d53df7cd7457d21b8e7f577031e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebfe3d53df7cd7457d21b8e7f577031e">&#9670;&nbsp;</a></span>AT91C_SSC_DATLEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_DATLEN&#160;&#160;&#160;( 0x1F &lt;&lt; 0 )  /* (SSC) Data Length */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00800">800</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="acc9a2e81348cda02f7ebd988a44a2453"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc9a2e81348cda02f7ebd988a44a2453">&#9670;&nbsp;</a></span>AT91C_SSC_DATNB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_DATNB&#160;&#160;&#160;( 0xF &lt;&lt; 8 )   /* (SSC) Data Number per Frame */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00803">803</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a9f6a5f61fd3b42b7dada79d281d1cca8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f6a5f61fd3b42b7dada79d281d1cca8">&#9670;&nbsp;</a></span>AT91C_SSC_ENDRX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_ENDRX&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )  /* (SSC) End of Reception */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00824">824</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a94576c033a97680baef94a239ff51457"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94576c033a97680baef94a239ff51457">&#9670;&nbsp;</a></span>AT91C_SSC_ENDTX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_ENDTX&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )  /* (SSC) End Of Transmission */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00820">820</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a928cb94b3d4345577eb71a0384f1e2b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a928cb94b3d4345577eb71a0384f1e2b1">&#9670;&nbsp;</a></span>AT91C_SSC_FSDEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_FSDEN&#160;&#160;&#160;( 0x1 &lt;&lt; 23 ) /* (SSC) Frame Sync Data Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00816">816</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="abb16b227b07b73970fc7643a8e2c2677"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb16b227b07b73970fc7643a8e2c2677">&#9670;&nbsp;</a></span>AT91C_SSC_FSEDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_FSEDGE&#160;&#160;&#160;( 0x1 &lt;&lt; 24 )  /* (SSC) Frame Sync Edge Detection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00812">812</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a6583880582b7d73e3f014e218b83e844"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6583880582b7d73e3f014e218b83e844">&#9670;&nbsp;</a></span>AT91C_SSC_FSLEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_FSLEN&#160;&#160;&#160;( 0xF &lt;&lt; 16 )  /* (SSC) Receive/Transmit Frame Sync length */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00804">804</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aebae2d8d8c6dfda036da6c983c553a24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebae2d8d8c6dfda036da6c983c553a24">&#9670;&nbsp;</a></span>AT91C_SSC_FSOS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_FSOS&#160;&#160;&#160;( 0x7 &lt;&lt; 20 )  /* (SSC) Receive/Transmit Frame Sync Output Selection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00805">805</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a010d88ba3e69717538818da4e93da453"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a010d88ba3e69717538818da4e93da453">&#9670;&nbsp;</a></span>AT91C_SSC_FSOS_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_FSOS_HIGH&#160;&#160;&#160;( 0x4 &lt;&lt; 20 )  /* (SSC) Selected Receive/Transmit Frame Sync Signal: Driver High during data transfer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00810">810</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae16b1194e6d76a21e5842a168ce60c67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae16b1194e6d76a21e5842a168ce60c67">&#9670;&nbsp;</a></span>AT91C_SSC_FSOS_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_FSOS_LOW&#160;&#160;&#160;( 0x3 &lt;&lt; 20 )  /* (SSC) Selected Receive/Transmit Frame Sync Signal: Driver Low during data transfer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00809">809</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a27e019b859556184fb783c6efd30b8b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27e019b859556184fb783c6efd30b8b1">&#9670;&nbsp;</a></span>AT91C_SSC_FSOS_NEGATIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_FSOS_NEGATIVE&#160;&#160;&#160;( 0x1 &lt;&lt; 20 )  /* (SSC) Selected Receive/Transmit Frame Sync Signal: Negative Pulse */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00807">807</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a5ed0c5f75224acc7fc446a37bab08047"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ed0c5f75224acc7fc446a37bab08047">&#9670;&nbsp;</a></span>AT91C_SSC_FSOS_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_FSOS_NONE&#160;&#160;&#160;( 0x0 &lt;&lt; 20 )  /* (SSC) Selected Receive/Transmit Frame Sync Signal: None RK pin Input-only */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00806">806</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a57270f9a9cc51b04afb30086fa4a3bb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57270f9a9cc51b04afb30086fa4a3bb7">&#9670;&nbsp;</a></span>AT91C_SSC_FSOS_POSITIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_FSOS_POSITIVE&#160;&#160;&#160;( 0x2 &lt;&lt; 20 )  /* (SSC) Selected Receive/Transmit Frame Sync Signal: Positive Pulse */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00808">808</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a22f83ee68e0dd03aa8175a4a2c6ee48c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22f83ee68e0dd03aa8175a4a2c6ee48c">&#9670;&nbsp;</a></span>AT91C_SSC_FSOS_TOGGLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_FSOS_TOGGLE&#160;&#160;&#160;( 0x5 &lt;&lt; 20 )  /* (SSC) Selected Receive/Transmit Frame Sync Signal: Toggling at each start of data transfer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00811">811</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a3e22415070eb929134f1e8136d65e2b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e22415070eb929134f1e8136d65e2b3">&#9670;&nbsp;</a></span>AT91C_SSC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_IDR&#160;&#160;&#160;( 0xFFFD4048 ) /* (SSC) Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01464">1464</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a0c71849c66d910b2327e91ec53be2d5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c71849c66d910b2327e91ec53be2d5f">&#9670;&nbsp;</a></span>AT91C_SSC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_IER&#160;&#160;&#160;( 0xFFFD4044 ) /* (SSC) Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01473">1473</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a6cef16080bfc99d378574efe37d4b842"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cef16080bfc99d378574efe37d4b842">&#9670;&nbsp;</a></span>AT91C_SSC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_IMR&#160;&#160;&#160;( 0xFFFD404C ) /* (SSC) Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01472">1472</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a041f3a41034bc6b75137170b81747d0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a041f3a41034bc6b75137170b81747d0c">&#9670;&nbsp;</a></span>AT91C_SSC_LOOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_LOOP&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )   /* (SSC) Loop <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00801">801</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a934f2e5cc17964df08cf48c89913bfbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a934f2e5cc17964df08cf48c89913bfbe">&#9670;&nbsp;</a></span>AT91C_SSC_MSBF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_MSBF&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )   /* (SSC) Most Significant Bit First */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00802">802</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a97cb0b39454b8384237dbd20a3d280d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97cb0b39454b8384237dbd20a3d280d7">&#9670;&nbsp;</a></span>AT91C_SSC_OVRUN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_OVRUN&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )  /* (SSC) Receive Overrun */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00823">823</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a5591a1d593f1a8cb1a37a02ed1f118dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5591a1d593f1a8cb1a37a02ed1f118dd">&#9670;&nbsp;</a></span>AT91C_SSC_PERIOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_PERIOD&#160;&#160;&#160;( 0xFF &lt;&lt; 24 ) /* (SSC) Receive/Transmit Period Divider Selection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00798">798</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa5f6f7b779df4fc5f6289e6209187608"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5f6f7b779df4fc5f6289e6209187608">&#9670;&nbsp;</a></span>AT91C_SSC_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_PTCR&#160;&#160;&#160;( 0xFFFD4120 ) /* (PDC_SSC) PDC Transfer Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01451">1451</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a3ba2486c2064b7dd2b3506e37b19972d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ba2486c2064b7dd2b3506e37b19972d">&#9670;&nbsp;</a></span>AT91C_SSC_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_PTSR&#160;&#160;&#160;( 0xFFFD4124 ) /* (PDC_SSC) PDC Transfer Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01456">1456</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a0d7cc069fc343d458fe799864977ac1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d7cc069fc343d458fe799864977ac1e">&#9670;&nbsp;</a></span>AT91C_SSC_RC0R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_RC0R&#160;&#160;&#160;( 0xFFFD4038 ) /* (SSC) Receive Compare 0 Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01466">1466</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae6d311f7afc2cd0e38bacb757a5685cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6d311f7afc2cd0e38bacb757a5685cc">&#9670;&nbsp;</a></span>AT91C_SSC_RC1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_RC1R&#160;&#160;&#160;( 0xFFFD403C ) /* (SSC) Receive Compare 1 Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01474">1474</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ad4f7d43082ad7dee0c1af567fdd19dbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4f7d43082ad7dee0c1af567fdd19dbf">&#9670;&nbsp;</a></span>AT91C_SSC_RCMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_RCMR&#160;&#160;&#160;( 0xFFFD4010 ) /* (SSC) Receive Clock ModeRegister */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01470">1470</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a71cf421c0ff89108292103d07f9eebde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71cf421c0ff89108292103d07f9eebde">&#9670;&nbsp;</a></span>AT91C_SSC_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_RCR&#160;&#160;&#160;( 0xFFFD4104 ) /* (PDC_SSC) Receive Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01460">1460</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="adb294d06149c386bd8c826ca841f729b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb294d06149c386bd8c826ca841f729b">&#9670;&nbsp;</a></span>AT91C_SSC_RFMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_RFMR&#160;&#160;&#160;( 0xFFFD4014 ) /* (SSC) Receive Frame <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01462">1462</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a89baf0bfdb0f0cda250d7caf61eee506"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89baf0bfdb0f0cda250d7caf61eee506">&#9670;&nbsp;</a></span>AT91C_SSC_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_RHR&#160;&#160;&#160;( 0xFFFD4020 ) /* (SSC) Receive Holding Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01468">1468</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a44508da72adc9ed12b256afe132dbc17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44508da72adc9ed12b256afe132dbc17">&#9670;&nbsp;</a></span>AT91C_SSC_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_RNCR&#160;&#160;&#160;( 0xFFFD4114 ) /* (PDC_SSC) Receive Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01458">1458</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a853daa41885819130b99a0e2214615ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a853daa41885819130b99a0e2214615ab">&#9670;&nbsp;</a></span>AT91C_SSC_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_RNPR&#160;&#160;&#160;( 0xFFFD4110 ) /* (PDC_SSC) Receive Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01453">1453</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a10a6157b682e8d9170a7bd9b6b4288d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10a6157b682e8d9170a7bd9b6b4288d3">&#9670;&nbsp;</a></span>AT91C_SSC_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_RPR&#160;&#160;&#160;( 0xFFFD4100 ) /* (PDC_SSC) Receive Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01455">1455</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa5c99a0a45b091b298df7b19aead869b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5c99a0a45b091b298df7b19aead869b">&#9670;&nbsp;</a></span>AT91C_SSC_RSHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_RSHR&#160;&#160;&#160;( 0xFFFD4030 ) /* (SSC) Receive Sync Holding Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01467">1467</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a89870caf2f23d997e01a5b7f61b09261"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89870caf2f23d997e01a5b7f61b09261">&#9670;&nbsp;</a></span>AT91C_SSC_RXBUFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_RXBUFF&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )  /* (SSC) Receive Buffer Full */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00825">825</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa071e5024c302d4051cb47cacaa48b70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa071e5024c302d4051cb47cacaa48b70">&#9670;&nbsp;</a></span>AT91C_SSC_RXDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_RXDIS&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )   /* (SSC) Receive Disable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00767">767</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa7df2761c0ae4a46514d91b2586d0c0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7df2761c0ae4a46514d91b2586d0c0b">&#9670;&nbsp;</a></span>AT91C_SSC_RXEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_RXEN&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (SSC) Receive Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00766">766</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a8c6cc1f5eda5e84ed1b5030f90de8c55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c6cc1f5eda5e84ed1b5030f90de8c55">&#9670;&nbsp;</a></span>AT91C_SSC_RXENA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_RXENA&#160;&#160;&#160;( 0x1 &lt;&lt; 17 ) /* (SSC) Receive Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00831">831</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a0943564de8f25d715a60277a1138ef85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0943564de8f25d715a60277a1138ef85">&#9670;&nbsp;</a></span>AT91C_SSC_RXRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_RXRDY&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )  /* (SSC) Receive Ready */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00822">822</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="adf5fa0d604e3edb42ac7dff9fd8d172a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf5fa0d604e3edb42ac7dff9fd8d172a">&#9670;&nbsp;</a></span>AT91C_SSC_RXSYN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_RXSYN&#160;&#160;&#160;( 0x1 &lt;&lt; 11 ) /* (SSC) Receive Sync */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00829">829</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a4cccd19cfbd79fa795a21c2d3c4aefaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cccd19cfbd79fa795a21c2d3c4aefaa">&#9670;&nbsp;</a></span>AT91C_SSC_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_SR&#160;&#160;&#160;( 0xFFFD4040 ) /* (SSC) Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01465">1465</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a4b085ac152c89d19d2119d4dbc4748d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b085ac152c89d19d2119d4dbc4748d1">&#9670;&nbsp;</a></span>AT91C_SSC_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_START&#160;&#160;&#160;( 0xF &lt;&lt; 8 )   /* (SSC) Receive/Transmit Start Selection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00785">785</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a7fbcc0ca211fd65164db6e7f2b8e1db4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fbcc0ca211fd65164db6e7f2b8e1db4">&#9670;&nbsp;</a></span>AT91C_SSC_START_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_START_0&#160;&#160;&#160;( 0x8 &lt;&lt; 8 )   /* (SSC) Compare 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00794">794</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a4f26f9688127b54f12826cf647c5da7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f26f9688127b54f12826cf647c5da7d">&#9670;&nbsp;</a></span>AT91C_SSC_START_CONTINUOUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_START_CONTINUOUS&#160;&#160;&#160;( 0x0 &lt;&lt; 8 )   /* (SSC) Continuous, as soon as <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> receiver is enabled, and immediately after <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> end of transfer of <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> previous data. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00786">786</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a556c5e6e3baaf31bb0a3d02a64caf930"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a556c5e6e3baaf31bb0a3d02a64caf930">&#9670;&nbsp;</a></span>AT91C_SSC_START_EDGE_RF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_START_EDGE_RF&#160;&#160;&#160;( 0x7 &lt;&lt; 8 )   /* (SSC) Detection of any edge on RF input */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00793">793</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="afd4e58b365fb2e0c3a584f83c4a51706"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd4e58b365fb2e0c3a584f83c4a51706">&#9670;&nbsp;</a></span>AT91C_SSC_START_FALL_RF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_START_FALL_RF&#160;&#160;&#160;( 0x4 &lt;&lt; 8 )   /* (SSC) Detection of <a class="el" href="Buzzer_8cpp.html#a01329f431924b1ef0801bdecf6500306">a</a> falling edge on RF input */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00790">790</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af6987f76f45123f2eb48b4a22287407a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6987f76f45123f2eb48b4a22287407a">&#9670;&nbsp;</a></span>AT91C_SSC_START_HIGH_RF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_START_HIGH_RF&#160;&#160;&#160;( 0x3 &lt;&lt; 8 )   /* (SSC) Detection of <a class="el" href="Buzzer_8cpp.html#a01329f431924b1ef0801bdecf6500306">a</a> high level on RF input */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00789">789</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae7fd48e4a61e1b64933f02f2cb3dabff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7fd48e4a61e1b64933f02f2cb3dabff">&#9670;&nbsp;</a></span>AT91C_SSC_START_LEVEL_RF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_START_LEVEL_RF&#160;&#160;&#160;( 0x6 &lt;&lt; 8 )   /* (SSC) Detection of any level change on RF input */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00792">792</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a047db59e34c88b4624217e34e45f3786"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a047db59e34c88b4624217e34e45f3786">&#9670;&nbsp;</a></span>AT91C_SSC_START_LOW_RF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_START_LOW_RF&#160;&#160;&#160;( 0x2 &lt;&lt; 8 )   /* (SSC) Detection of <a class="el" href="Buzzer_8cpp.html#a01329f431924b1ef0801bdecf6500306">a</a> low level on RF input */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00788">788</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aeca4c3425f3a4b2da6dc816387833236"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeca4c3425f3a4b2da6dc816387833236">&#9670;&nbsp;</a></span>AT91C_SSC_START_RISE_RF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_START_RISE_RF&#160;&#160;&#160;( 0x5 &lt;&lt; 8 )   /* (SSC) Detection of <a class="el" href="Buzzer_8cpp.html#a01329f431924b1ef0801bdecf6500306">a</a> rising edge on RF input */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00791">791</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a90707e309129adcae1a4ef93e66b4667"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90707e309129adcae1a4ef93e66b4667">&#9670;&nbsp;</a></span>AT91C_SSC_START_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_START_TX&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )   /* (SSC) Transmit/Receive start */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00787">787</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a5569537b412903515f8f6b574b397985"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5569537b412903515f8f6b574b397985">&#9670;&nbsp;</a></span>AT91C_SSC_STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_STOP&#160;&#160;&#160;( 0x1 &lt;&lt; 12 )  /* (SSC) Receive Stop Selection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00795">795</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a8a4c629d363ed4f14b05873023f65242"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a4c629d363ed4f14b05873023f65242">&#9670;&nbsp;</a></span>AT91C_SSC_STTDLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_STTDLY&#160;&#160;&#160;( 0xFF &lt;&lt; 16 ) /* (SSC) Receive/Transmit Start Delay */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00797">797</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae897a18834e6b5310681703fc3c43255"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae897a18834e6b5310681703fc3c43255">&#9670;&nbsp;</a></span>AT91C_SSC_STTOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_STTOUT&#160;&#160;&#160;( 0x1 &lt;&lt; 15 )  /* (SSC) Receive/Transmit Start Output Selection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00796">796</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a9633270e3ed0b135ee575e473af59923"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9633270e3ed0b135ee575e473af59923">&#9670;&nbsp;</a></span>AT91C_SSC_SWRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_SWRST&#160;&#160;&#160;( 0x1 &lt;&lt; 15 )  /* (SSC) Software Reset */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00770">770</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a36a9a8eb55f9f87b90d335d2281a2417"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36a9a8eb55f9f87b90d335d2281a2417">&#9670;&nbsp;</a></span>AT91C_SSC_TCMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_TCMR&#160;&#160;&#160;( 0xFFFD4018 ) /* (SSC) Transmit Clock <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01469">1469</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a287e7b0b1d4ffecd1d8c407481606f98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a287e7b0b1d4ffecd1d8c407481606f98">&#9670;&nbsp;</a></span>AT91C_SSC_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_TCR&#160;&#160;&#160;( 0xFFFD410C ) /* (PDC_SSC) Transmit Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01459">1459</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a604bc5ab5abb66756a3907e2fb829386"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a604bc5ab5abb66756a3907e2fb829386">&#9670;&nbsp;</a></span>AT91C_SSC_TFMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_TFMR&#160;&#160;&#160;( 0xFFFD401C ) /* (SSC) Transmit Frame <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01477">1477</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a4124d482012bea78bc1653ade8742848"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4124d482012bea78bc1653ade8742848">&#9670;&nbsp;</a></span>AT91C_SSC_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_THR&#160;&#160;&#160;( 0xFFFD4024 ) /* (SSC) Transmit Holding Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01476">1476</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a53a7501045baecf8bd01c013dbe4c104"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53a7501045baecf8bd01c013dbe4c104">&#9670;&nbsp;</a></span>AT91C_SSC_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_TNCR&#160;&#160;&#160;( 0xFFFD411C ) /* (PDC_SSC) Transmit Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01457">1457</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aacda54a58a6d6706619c1d6088877fe1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacda54a58a6d6706619c1d6088877fe1">&#9670;&nbsp;</a></span>AT91C_SSC_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_TNPR&#160;&#160;&#160;( 0xFFFD4118 ) /* (PDC_SSC) Transmit Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01452">1452</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a191a1106602f2d19c81e78c28cc8d588"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a191a1106602f2d19c81e78c28cc8d588">&#9670;&nbsp;</a></span>AT91C_SSC_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_TPR&#160;&#160;&#160;( 0xFFFD4108 ) /* (PDC_SSC) Transmit Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01454">1454</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ade6190d9f20f8c615c1eeee3a69333a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade6190d9f20f8c615c1eeee3a69333a8">&#9670;&nbsp;</a></span>AT91C_SSC_TSHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_TSHR&#160;&#160;&#160;( 0xFFFD4034 ) /* (SSC) Transmit Sync Holding Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01475">1475</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a79bb1798c375e73a0ee053722fa6b9b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79bb1798c375e73a0ee053722fa6b9b6">&#9670;&nbsp;</a></span>AT91C_SSC_TXBUFE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_TXBUFE&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )  /* (SSC) Transmit Buffer Empty */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00821">821</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a98635a33b6c91953eb908c3bdb772ed3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98635a33b6c91953eb908c3bdb772ed3">&#9670;&nbsp;</a></span>AT91C_SSC_TXDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_TXDIS&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )   /* (SSC) Transmit Disable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00769">769</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a3e83e20c81520ec24b1f2d58a623410b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e83e20c81520ec24b1f2d58a623410b">&#9670;&nbsp;</a></span>AT91C_SSC_TXEMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_TXEMPTY&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )  /* (SSC) Transmit Empty */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00819">819</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a57ac83bbf3f2b07e8852e4af21a98590"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57ac83bbf3f2b07e8852e4af21a98590">&#9670;&nbsp;</a></span>AT91C_SSC_TXEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_TXEN&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )   /* (SSC) Transmit Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00768">768</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ab5ed21f902c53a28156aef969036856c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5ed21f902c53a28156aef969036856c">&#9670;&nbsp;</a></span>AT91C_SSC_TXENA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_TXENA&#160;&#160;&#160;( 0x1 &lt;&lt; 16 ) /* (SSC) Transmit Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00830">830</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="afa0220dcd9f6cb602a72e0c594589c6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa0220dcd9f6cb602a72e0c594589c6b">&#9670;&nbsp;</a></span>AT91C_SSC_TXRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_TXRDY&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )  /* (SSC) Transmit Ready */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00818">818</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a00b33f71ce89a3d1482901b72a4b020f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00b33f71ce89a3d1482901b72a4b020f">&#9670;&nbsp;</a></span>AT91C_SSC_TXSYN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SSC_TXSYN&#160;&#160;&#160;( 0x1 &lt;&lt; 10 ) /* (SSC) Transmit Sync */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00828">828</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a0a8f6c12b0740a44746bc7c617c743ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a8f6c12b0740a44746bc7c617c743ac">&#9670;&nbsp;</a></span>AT91C_SYSC_ALMIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SYSC_ALMIEN&#160;&#160;&#160;( 0x1 &lt;&lt; 16 )   /* (RTTC) Alarm Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00425">425</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a008c3696564bd6332badc508a094d8bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a008c3696564bd6332badc508a094d8bf">&#9670;&nbsp;</a></span>AT91C_SYSC_ALMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SYSC_ALMS&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )    /* (RTTC) Real-time Alarm Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00433">433</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a4dbbde91aaca7741798c993cc14a7a54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dbbde91aaca7741798c993cc14a7a54">&#9670;&nbsp;</a></span>AT91C_SYSC_ALMV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SYSC_ALMV&#160;&#160;&#160;( 0x0 &lt;&lt; 0 )    /* (RTTC) Alarm Value */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00429">429</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ab3f851314a3f066c2eb423455abfcdbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3f851314a3f066c2eb423455abfcdbf">&#9670;&nbsp;</a></span>AT91C_SYSC_BODIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SYSC_BODIEN&#160;&#160;&#160;( 0x1 &lt;&lt; 16 )  /* (RSTC) Brown-out Detection Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00413">413</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a4cf84e4b5025323834815c6af69589d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cf84e4b5025323834815c6af69589d1">&#9670;&nbsp;</a></span>AT91C_SYSC_BODSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SYSC_BODSTS&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )   /* (RSTC) Brown-out Detection Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00400">400</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="afb8f1699a476892a4464eb770d3a3334"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb8f1699a476892a4464eb770d3a3334">&#9670;&nbsp;</a></span>AT91C_SYSC_CPIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SYSC_CPIV&#160;&#160;&#160;( 0xFFFFF &lt;&lt; 0 ) /* (PITC) Current Periodic Interval Value */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00451">451</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a4bae70824b49d1f717c34bf379d23012"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bae70824b49d1f717c34bf379d23012">&#9670;&nbsp;</a></span>AT91C_SYSC_CRTV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SYSC_CRTV&#160;&#160;&#160;( 0x0 &lt;&lt; 0 )    /* (RTTC) Current Real-time Value */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00431">431</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a2fbf84a242ad1f50263601b408cfd93e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fbf84a242ad1f50263601b408cfd93e">&#9670;&nbsp;</a></span>AT91C_SYSC_ERSTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SYSC_ERSTL&#160;&#160;&#160;( 0xF &lt;&lt; 8 )   /* (RSTC) User Reset Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00412">412</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a5c53dfe0e54a73f66095dd0e9e20b9a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c53dfe0e54a73f66095dd0e9e20b9a8">&#9670;&nbsp;</a></span>AT91C_SYSC_EXTRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SYSC_EXTRST&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )   /* (RSTC) External Reset */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00396">396</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af460edba42d84faf4addded88e1f91d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af460edba42d84faf4addded88e1f91d5">&#9670;&nbsp;</a></span>AT91C_SYSC_ICERST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SYSC_ICERST&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )   /* (RSTC) ICE Interface Reset */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00394">394</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a2cd43eec0066301f0bd81a824e238e16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cd43eec0066301f0bd81a824e238e16">&#9670;&nbsp;</a></span>AT91C_SYSC_KEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SYSC_KEY&#160;&#160;&#160;( 0xFF &lt;&lt; 24 ) /* (RSTC) Password */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00397">397</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a972e82dc3b1d1fb2601f30b9e834eb0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a972e82dc3b1d1fb2601f30b9e834eb0a">&#9670;&nbsp;</a></span>AT91C_SYSC_NRSTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SYSC_NRSTL&#160;&#160;&#160;( 0x1 &lt;&lt; 16 )  /* (RSTC) NRST pin level */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00407">407</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac6d30cdc730d7e99794e2b5880c1bd95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6d30cdc730d7e99794e2b5880c1bd95">&#9670;&nbsp;</a></span>AT91C_SYSC_PERRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SYSC_PERRST&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )   /* (RSTC) Peripheral Reset */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00395">395</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a44bf79ac0363719a6b67962d4110e757"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44bf79ac0363719a6b67962d4110e757">&#9670;&nbsp;</a></span>AT91C_SYSC_PICNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SYSC_PICNT&#160;&#160;&#160;( 0xFFF &lt;&lt; 20 )  /* (PITC) Periodic Interval Counter */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00452">452</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ab76084bf566c4b4a6be29426be54cba3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab76084bf566c4b4a6be29426be54cba3">&#9670;&nbsp;</a></span>AT91C_SYSC_PITEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SYSC_PITEN&#160;&#160;&#160;( 0x1 &lt;&lt; 24 )    /* (PITC) Periodic Interval Timer Enabled */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00446">446</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a6a283ed55960b4fc8378aa11940dc777"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a283ed55960b4fc8378aa11940dc777">&#9670;&nbsp;</a></span>AT91C_SYSC_PITIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SYSC_PITIEN&#160;&#160;&#160;( 0x1 &lt;&lt; 25 )    /* (PITC) Periodic Interval Timer Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00447">447</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a04758f16cf039f5aa63792e615cad4c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04758f16cf039f5aa63792e615cad4c7">&#9670;&nbsp;</a></span>AT91C_SYSC_PITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SYSC_PITS&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )     /* (PITC) Periodic Interval Timer Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00449">449</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a69e7887c78a2edbbd3743dcf3b346791"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69e7887c78a2edbbd3743dcf3b346791">&#9670;&nbsp;</a></span>AT91C_SYSC_PIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SYSC_PIV&#160;&#160;&#160;( 0xFFFFF &lt;&lt; 0 ) /* (PITC) Periodic Interval Value */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00445">445</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae92a75e79ca9d32aa871808b5117f216"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae92a75e79ca9d32aa871808b5117f216">&#9670;&nbsp;</a></span>AT91C_SYSC_PROCRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SYSC_PROCRST&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (RSTC) Processor Reset */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00393">393</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a316d7f165ecafe586b49c63986f5666b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a316d7f165ecafe586b49c63986f5666b">&#9670;&nbsp;</a></span>AT91C_SYSC_PSTDBY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SYSC_PSTDBY&#160;&#160;&#160;( 0x1 &lt;&lt; 0 ) /* (SYSC) Voltage Regulator Power <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00138">138</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a6f1d502e7e6d510d571bc631270e5691"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f1d502e7e6d510d571bc631270e5691">&#9670;&nbsp;</a></span>AT91C_SYSC_RSTTYP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SYSC_RSTTYP&#160;&#160;&#160;( 0x7 &lt;&lt; 8 )   /* (RSTC) Reset Type */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00401">401</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ab95964a351706aeff0c44d1093c770ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab95964a351706aeff0c44d1093c770ea">&#9670;&nbsp;</a></span>AT91C_SYSC_RSTTYP_BROWNOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SYSC_RSTTYP_BROWNOUT&#160;&#160;&#160;( 0x5 &lt;&lt; 8 )   /* (RSTC) Brown-out Reset. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00406">406</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae24ba449f6f080ce8ba4572f9499e746"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae24ba449f6f080ce8ba4572f9499e746">&#9670;&nbsp;</a></span>AT91C_SYSC_RSTTYP_POWERUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SYSC_RSTTYP_POWERUP&#160;&#160;&#160;( 0x0 &lt;&lt; 8 )   /* (RSTC) Power-up Reset. VDDCORE rising. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00402">402</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae06cd38e83397ffc202f002878ed80fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae06cd38e83397ffc202f002878ed80fd">&#9670;&nbsp;</a></span>AT91C_SYSC_RSTTYP_SOFTWARE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SYSC_RSTTYP_SOFTWARE&#160;&#160;&#160;( 0x3 &lt;&lt; 8 )   /* (RSTC) Software Reset. Processor reset required by <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> software. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00404">404</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aebb53266af6b7da9d27153b36bdf9667"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebb53266af6b7da9d27153b36bdf9667">&#9670;&nbsp;</a></span>AT91C_SYSC_RSTTYP_USER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SYSC_RSTTYP_USER&#160;&#160;&#160;( 0x4 &lt;&lt; 8 )   /* (RSTC) User Reset. NRST pin detected low. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00405">405</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa172ededaa6a7045f6da5ac1854caafb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa172ededaa6a7045f6da5ac1854caafb">&#9670;&nbsp;</a></span>AT91C_SYSC_RSTTYP_WATCHDOG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SYSC_RSTTYP_WATCHDOG&#160;&#160;&#160;( 0x2 &lt;&lt; 8 )   /* (RSTC) Watchdog Reset. Watchdog overflow occurred. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00403">403</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a190e0cb59f973b8ef047c8493abb4974"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a190e0cb59f973b8ef047c8493abb4974">&#9670;&nbsp;</a></span>AT91C_SYSC_RTPRES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SYSC_RTPRES&#160;&#160;&#160;( 0xFFFF &lt;&lt; 0 ) /* (RTTC) Real-time Timer Prescaler Value */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00424">424</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac23fbe9eefa9cc826f204774cb1fc020"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac23fbe9eefa9cc826f204774cb1fc020">&#9670;&nbsp;</a></span>AT91C_SYSC_RTTINC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SYSC_RTTINC&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )    /* (RTTC) Real-time Timer Increment */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00434">434</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac18fa639ee327be460bb48dd4d72ecc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac18fa639ee327be460bb48dd4d72ecc3">&#9670;&nbsp;</a></span>AT91C_SYSC_RTTINCIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SYSC_RTTINCIEN&#160;&#160;&#160;( 0x1 &lt;&lt; 17 )   /* (RTTC) Real Time Timer Increment Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00426">426</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a3f12eac5cffd80c6db7c1fc7cb46667e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f12eac5cffd80c6db7c1fc7cb46667e">&#9670;&nbsp;</a></span>AT91C_SYSC_RTTRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SYSC_RTTRST&#160;&#160;&#160;( 0x1 &lt;&lt; 18 )   /* (RTTC) Real Time Timer Restart */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00427">427</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af1a28d44e5ef827fe017d6976e5a9d64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1a28d44e5ef827fe017d6976e5a9d64">&#9670;&nbsp;</a></span>AT91C_SYSC_SRCMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SYSC_SRCMP&#160;&#160;&#160;( 0x1 &lt;&lt; 17 )  /* (RSTC) Software Reset Command in Progress. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00408">408</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a6d09105f13ca3a4faa63de3c139b1a13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d09105f13ca3a4faa63de3c139b1a13">&#9670;&nbsp;</a></span>AT91C_SYSC_SYSC_VRPM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SYSC_SYSC_VRPM&#160;&#160;&#160;( 0xFFFFFD60 ) /* (SYSC) Voltage Regulator Power <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01280">1280</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a33b25235dbf64fb4f8e2409201cf2e46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33b25235dbf64fb4f8e2409201cf2e46">&#9670;&nbsp;</a></span>AT91C_SYSC_URSTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SYSC_URSTEN&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (RSTC) User Reset Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00410">410</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a78588dd34f41778f84ebb9ea30350d9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78588dd34f41778f84ebb9ea30350d9e">&#9670;&nbsp;</a></span>AT91C_SYSC_URSTIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SYSC_URSTIEN&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )   /* (RSTC) User Reset Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00411">411</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a9de295cacb4fb1311c534eaa28ba932d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9de295cacb4fb1311c534eaa28ba932d">&#9670;&nbsp;</a></span>AT91C_SYSC_URSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SYSC_URSTS&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (RSTC) User Reset Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00399">399</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a3e968e3731126f9408ac6a4bf55c4e98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e968e3731126f9408ac6a4bf55c4e98">&#9670;&nbsp;</a></span>AT91C_SYSC_WDD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SYSC_WDD&#160;&#160;&#160;( 0xFFF &lt;&lt; 16 ) /* (WDTC) Watchdog Delta Value */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00470">470</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a0726eaa27f863c5f1233d1c9974182d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0726eaa27f863c5f1233d1c9974182d7">&#9670;&nbsp;</a></span>AT91C_SYSC_WDDBGHLT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SYSC_WDDBGHLT&#160;&#160;&#160;( 0x1 &lt;&lt; 28 )   /* (WDTC) Watchdog <a class="el" href="src_2Helpers_8h.html#abd3c39b29d5b6b4bf8fcf5ab816dfc23">Debug</a> Halt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00471">471</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a0fe48885aae8eab852de7e7117099212"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fe48885aae8eab852de7e7117099212">&#9670;&nbsp;</a></span>AT91C_SYSC_WDDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SYSC_WDDIS&#160;&#160;&#160;( 0x1 &lt;&lt; 15 )   /* (WDTC) Watchdog Disable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00469">469</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aaeeb0a6867b559246795b13fa400a063"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaeeb0a6867b559246795b13fa400a063">&#9670;&nbsp;</a></span>AT91C_SYSC_WDERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SYSC_WDERR&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )    /* (WDTC) Watchdog Error */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00475">475</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a335326211343bd2bdd408dee3c0b38ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a335326211343bd2bdd408dee3c0b38ff">&#9670;&nbsp;</a></span>AT91C_SYSC_WDFIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SYSC_WDFIEN&#160;&#160;&#160;( 0x1 &lt;&lt; 12 )   /* (WDTC) Watchdog Fault Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00466">466</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aafd78d049fff9b245452476333a65fb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafd78d049fff9b245452476333a65fb8">&#9670;&nbsp;</a></span>AT91C_SYSC_WDIDLEHLT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SYSC_WDIDLEHLT&#160;&#160;&#160;( 0x1 &lt;&lt; 29 )   /* (WDTC) Watchdog Idle Halt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00472">472</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a4888d85f4f3e50987328ff15d7d93021"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4888d85f4f3e50987328ff15d7d93021">&#9670;&nbsp;</a></span>AT91C_SYSC_WDRPROC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SYSC_WDRPROC&#160;&#160;&#160;( 0x1 &lt;&lt; 14 )   /* (WDTC) Watchdog Timer Restart */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00468">468</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a68828f5188343cace7be780425c570b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68828f5188343cace7be780425c570b3">&#9670;&nbsp;</a></span>AT91C_SYSC_WDRSTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SYSC_WDRSTEN&#160;&#160;&#160;( 0x1 &lt;&lt; 13 )   /* (WDTC) Watchdog Reset Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00467">467</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ade61500845371c307f806184e24d866b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade61500845371c307f806184e24d866b">&#9670;&nbsp;</a></span>AT91C_SYSC_WDRSTT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SYSC_WDRSTT&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )    /* (WDTC) Watchdog Restart */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00463">463</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a0a9da3d37a95ced9c3c715c58a01f128"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a9da3d37a95ced9c3c715c58a01f128">&#9670;&nbsp;</a></span>AT91C_SYSC_WDUNF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SYSC_WDUNF&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )    /* (WDTC) Watchdog Underflow */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00474">474</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="acab4245ac213114e641ca8bed3ba0adc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acab4245ac213114e641ca8bed3ba0adc">&#9670;&nbsp;</a></span>AT91C_SYSC_WDV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_SYSC_WDV&#160;&#160;&#160;( 0xFFF &lt;&lt; 0 )  /* (WDTC) Watchdog Timer Restart */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00465">465</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ad139a6937250604e663db694ea526109"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad139a6937250604e663db694ea526109">&#9670;&nbsp;</a></span>AT91C_TC0_CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC0_CCR&#160;&#160;&#160;( 0xFFFA0000 ) /* (TC0) Channel Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01576">1576</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aac8cde05837a35a8246cb4b58400894c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac8cde05837a35a8246cb4b58400894c">&#9670;&nbsp;</a></span>AT91C_TC0_CMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC0_CMR&#160;&#160;&#160;( 0xFFFA0004 ) /* (TC0) Channel <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register (Capture <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> / Waveform <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a>) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01571">1571</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a902d83edf7113f99d72f1d8b67409a8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a902d83edf7113f99d72f1d8b67409a8a">&#9670;&nbsp;</a></span>AT91C_TC0_CV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC0_CV&#160;&#160;&#160;( 0xFFFA0010 ) /* (TC0) Counter Value */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01575">1575</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae6ec17816f26986770aee105c7091c68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6ec17816f26986770aee105c7091c68">&#9670;&nbsp;</a></span>AT91C_TC0_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC0_IDR&#160;&#160;&#160;( 0xFFFA0028 ) /* (TC0) Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01572">1572</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a26e7f978fd38a87fcdf971dc8f870341"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26e7f978fd38a87fcdf971dc8f870341">&#9670;&nbsp;</a></span>AT91C_TC0_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC0_IER&#160;&#160;&#160;( 0xFFFA0024 ) /* (TC0) Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01568">1568</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a910eb1ba8e12734da7c04c19707eb6b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a910eb1ba8e12734da7c04c19707eb6b8">&#9670;&nbsp;</a></span>AT91C_TC0_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC0_IMR&#160;&#160;&#160;( 0xFFFA002C ) /* (TC0) Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01567">1567</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac36fce651dac995e60837f8afffc67f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac36fce651dac995e60837f8afffc67f5">&#9670;&nbsp;</a></span>AT91C_TC0_RA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC0_RA&#160;&#160;&#160;( 0xFFFA0014 ) /* (TC0) Register <a class="el" href="Softune_2MB96340_2port_8c.html#ae2572b8ee3e438f22571e0214222bd1b">A</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01570">1570</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a46587d3344f065d9db3ffea75e4e3ed0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46587d3344f065d9db3ffea75e4e3ed0">&#9670;&nbsp;</a></span>AT91C_TC0_RB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC0_RB&#160;&#160;&#160;( 0xFFFA0018 ) /* (TC0) Register B */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01574">1574</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a70e91b7a4b022e8985559be791facecd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70e91b7a4b022e8985559be791facecd">&#9670;&nbsp;</a></span>AT91C_TC0_RC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC0_RC&#160;&#160;&#160;( 0xFFFA001C ) /* (TC0) Register C */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01569">1569</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a14381be1f6ceeb1de311e10d9aac62d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14381be1f6ceeb1de311e10d9aac62d9">&#9670;&nbsp;</a></span>AT91C_TC0_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC0_SR&#160;&#160;&#160;( 0xFFFA0020 ) /* (TC0) Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01573">1573</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a6d1271089d8f94c1e91a638f60f1a30e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d1271089d8f94c1e91a638f60f1a30e">&#9670;&nbsp;</a></span>AT91C_TC1_CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC1_CCR&#160;&#160;&#160;( 0xFFFA0040 ) /* (TC1) Channel Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01565">1565</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae6ff81ccb2c03eca5c0077f1f98d5287"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6ff81ccb2c03eca5c0077f1f98d5287">&#9670;&nbsp;</a></span>AT91C_TC1_CMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC1_CMR&#160;&#160;&#160;( 0xFFFA0044 ) /* (TC1) Channel <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register (Capture <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> / Waveform <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a>) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01560">1560</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa7bc7d53130111ce71e3f194fafeabab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7bc7d53130111ce71e3f194fafeabab">&#9670;&nbsp;</a></span>AT91C_TC1_CV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC1_CV&#160;&#160;&#160;( 0xFFFA0050 ) /* (TC1) Counter Value */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01564">1564</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a096b8a1863b0a0b4f15d9c186bfab6fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a096b8a1863b0a0b4f15d9c186bfab6fa">&#9670;&nbsp;</a></span>AT91C_TC1_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC1_IDR&#160;&#160;&#160;( 0xFFFA0068 ) /* (TC1) Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01561">1561</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aedd80518a02dce6e3b515a146e765102"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedd80518a02dce6e3b515a146e765102">&#9670;&nbsp;</a></span>AT91C_TC1_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC1_IER&#160;&#160;&#160;( 0xFFFA0064 ) /* (TC1) Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01557">1557</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="abd3beef9d8010832ed7fac32f9172186"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd3beef9d8010832ed7fac32f9172186">&#9670;&nbsp;</a></span>AT91C_TC1_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC1_IMR&#160;&#160;&#160;( 0xFFFA006C ) /* (TC1) Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01556">1556</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a2abd9a801b7f3ccc6acb5c143f95e58e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2abd9a801b7f3ccc6acb5c143f95e58e">&#9670;&nbsp;</a></span>AT91C_TC1_RA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC1_RA&#160;&#160;&#160;( 0xFFFA0054 ) /* (TC1) Register <a class="el" href="Softune_2MB96340_2port_8c.html#ae2572b8ee3e438f22571e0214222bd1b">A</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01559">1559</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ad85f4c1ae474ae74a9f193f7c7cc81cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad85f4c1ae474ae74a9f193f7c7cc81cf">&#9670;&nbsp;</a></span>AT91C_TC1_RB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC1_RB&#160;&#160;&#160;( 0xFFFA0058 ) /* (TC1) Register B */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01563">1563</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae1ba87507afc334c83a8faf4220108bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1ba87507afc334c83a8faf4220108bb">&#9670;&nbsp;</a></span>AT91C_TC1_RC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC1_RC&#160;&#160;&#160;( 0xFFFA005C ) /* (TC1) Register C */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01558">1558</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="add3309812aa0e1201930857f83a25b78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add3309812aa0e1201930857f83a25b78">&#9670;&nbsp;</a></span>AT91C_TC1_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC1_SR&#160;&#160;&#160;( 0xFFFA0060 ) /* (TC1) Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01562">1562</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aec022d7f98ede6ad9e7f39c7545b4c2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec022d7f98ede6ad9e7f39c7545b4c2c">&#9670;&nbsp;</a></span>AT91C_TC2_CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC2_CCR&#160;&#160;&#160;( 0xFFFA0080 ) /* (TC2) Channel Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01554">1554</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa1eb803ee12cb377ff6415dd99ed7af3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1eb803ee12cb377ff6415dd99ed7af3">&#9670;&nbsp;</a></span>AT91C_TC2_CMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC2_CMR&#160;&#160;&#160;( 0xFFFA0084 ) /* (TC2) Channel <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register (Capture <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> / Waveform <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a>) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01549">1549</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a89655cc2b3db98c2e3205e9697cca20e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89655cc2b3db98c2e3205e9697cca20e">&#9670;&nbsp;</a></span>AT91C_TC2_CV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC2_CV&#160;&#160;&#160;( 0xFFFA0090 ) /* (TC2) Counter Value */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01553">1553</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac45691dc6c22a34bcf24d1f2a672091e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac45691dc6c22a34bcf24d1f2a672091e">&#9670;&nbsp;</a></span>AT91C_TC2_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC2_IDR&#160;&#160;&#160;( 0xFFFA00A8 ) /* (TC2) Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01550">1550</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="acde2cdbf96a6d3d9efe273e5484b1c8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acde2cdbf96a6d3d9efe273e5484b1c8f">&#9670;&nbsp;</a></span>AT91C_TC2_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC2_IER&#160;&#160;&#160;( 0xFFFA00A4 ) /* (TC2) Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01546">1546</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ad7a7e692a485bd1984655fb775b5993f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7a7e692a485bd1984655fb775b5993f">&#9670;&nbsp;</a></span>AT91C_TC2_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC2_IMR&#160;&#160;&#160;( 0xFFFA00AC ) /* (TC2) Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01545">1545</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ab71cc78f9acf543d633fa4932ac6d0af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab71cc78f9acf543d633fa4932ac6d0af">&#9670;&nbsp;</a></span>AT91C_TC2_RA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC2_RA&#160;&#160;&#160;( 0xFFFA0094 ) /* (TC2) Register <a class="el" href="Softune_2MB96340_2port_8c.html#ae2572b8ee3e438f22571e0214222bd1b">A</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01548">1548</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a0f940f585055b37bc1b28f7f884b845b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f940f585055b37bc1b28f7f884b845b">&#9670;&nbsp;</a></span>AT91C_TC2_RB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC2_RB&#160;&#160;&#160;( 0xFFFA0098 ) /* (TC2) Register B */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01552">1552</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a6e87e75bd04d57480f47bdd325ceb62a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e87e75bd04d57480f47bdd325ceb62a">&#9670;&nbsp;</a></span>AT91C_TC2_RC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC2_RC&#160;&#160;&#160;( 0xFFFA009C ) /* (TC2) Register C */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01547">1547</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a6775d11c990ac2929003e4bed7dfd2eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6775d11c990ac2929003e4bed7dfd2eb">&#9670;&nbsp;</a></span>AT91C_TC2_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC2_SR&#160;&#160;&#160;( 0xFFFA00A0 ) /* (TC2) Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01551">1551</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a109e3bad371a947b453ea9b8019d4b89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a109e3bad371a947b453ea9b8019d4b89">&#9670;&nbsp;</a></span>AT91C_TC_ABETRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_ABETRG&#160;&#160;&#160;( 0x1 &lt;&lt; 10 ) /* (TC) TIOA or TIOB External Trigger Selection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01028">1028</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac7d8f5ab48c28bf05547b7efa308093d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7d8f5ab48c28bf05547b7efa308093d">&#9670;&nbsp;</a></span>AT91C_TC_ACPA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_ACPA&#160;&#160;&#160;( 0x3 &lt;&lt; 16 ) /* (TC) RA Compare Effect on TIOA */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01047">1047</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ab09baf7ae19fa26f334ac67b66850ed6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab09baf7ae19fa26f334ac67b66850ed6">&#9670;&nbsp;</a></span>AT91C_TC_ACPA_CLEAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_ACPA_CLEAR&#160;&#160;&#160;( 0x2 &lt;&lt; 16 ) /* (TC) Effect: clear */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01050">1050</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a32405bd05c5a85e211a67c91ba8db852"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32405bd05c5a85e211a67c91ba8db852">&#9670;&nbsp;</a></span>AT91C_TC_ACPA_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_ACPA_NONE&#160;&#160;&#160;( 0x0 &lt;&lt; 16 ) /* (TC) Effect: none */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01048">1048</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae2a44957573af617d94a9e439b598599"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2a44957573af617d94a9e439b598599">&#9670;&nbsp;</a></span>AT91C_TC_ACPA_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_ACPA_SET&#160;&#160;&#160;( 0x1 &lt;&lt; 16 ) /* (TC) Effect: set */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01049">1049</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ab7e9adab8492f93acfc31583e7d62a82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7e9adab8492f93acfc31583e7d62a82">&#9670;&nbsp;</a></span>AT91C_TC_ACPA_TOGGLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_ACPA_TOGGLE&#160;&#160;&#160;( 0x3 &lt;&lt; 16 ) /* (TC) Effect: toggle */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01051">1051</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a58c554f329dc6ec253b8650d045ecfb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58c554f329dc6ec253b8650d045ecfb2">&#9670;&nbsp;</a></span>AT91C_TC_ACPC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_ACPC&#160;&#160;&#160;( 0x3 &lt;&lt; 18 ) /* (TC) RC Compare Effect on TIOA */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01057">1057</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a08782f417baf5ca5868383add7597754"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08782f417baf5ca5868383add7597754">&#9670;&nbsp;</a></span>AT91C_TC_ACPC_CLEAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_ACPC_CLEAR&#160;&#160;&#160;( 0x2 &lt;&lt; 18 ) /* (TC) Effect: clear */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01060">1060</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a33da7c9f44471adb1467799470632c3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33da7c9f44471adb1467799470632c3d">&#9670;&nbsp;</a></span>AT91C_TC_ACPC_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_ACPC_NONE&#160;&#160;&#160;( 0x0 &lt;&lt; 18 ) /* (TC) Effect: none */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01058">1058</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a30b75955de1a85aaf2aabda5138f05be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30b75955de1a85aaf2aabda5138f05be">&#9670;&nbsp;</a></span>AT91C_TC_ACPC_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_ACPC_SET&#160;&#160;&#160;( 0x1 &lt;&lt; 18 ) /* (TC) Effect: set */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01059">1059</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="afa8b99d8cbf2a48af4b0604bd1b98da4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa8b99d8cbf2a48af4b0604bd1b98da4">&#9670;&nbsp;</a></span>AT91C_TC_ACPC_TOGGLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_ACPC_TOGGLE&#160;&#160;&#160;( 0x3 &lt;&lt; 18 ) /* (TC) Effect: toggle */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01061">1061</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a88d040c0af65609a06c9a37cfd8ce20c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88d040c0af65609a06c9a37cfd8ce20c">&#9670;&nbsp;</a></span>AT91C_TC_AEEVT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_AEEVT&#160;&#160;&#160;( 0x3 &lt;&lt; 20 ) /* (TC) External Event Effect on TIOA */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01062">1062</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af326a9074408bd03701119693b5e5b68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af326a9074408bd03701119693b5e5b68">&#9670;&nbsp;</a></span>AT91C_TC_AEEVT_CLEAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_AEEVT_CLEAR&#160;&#160;&#160;( 0x2 &lt;&lt; 20 ) /* (TC) Effect: clear */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01065">1065</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a71ad254bf8c0a85104590762ae7774fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71ad254bf8c0a85104590762ae7774fc">&#9670;&nbsp;</a></span>AT91C_TC_AEEVT_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_AEEVT_NONE&#160;&#160;&#160;( 0x0 &lt;&lt; 20 ) /* (TC) Effect: none */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01063">1063</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a9a0fa7a18086b7ecac4af0001b946a06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a0fa7a18086b7ecac4af0001b946a06">&#9670;&nbsp;</a></span>AT91C_TC_AEEVT_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_AEEVT_SET&#160;&#160;&#160;( 0x1 &lt;&lt; 20 ) /* (TC) Effect: set */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01064">1064</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a06cd80f4cc7ab26ba6ddc480cfebcfd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06cd80f4cc7ab26ba6ddc480cfebcfd9">&#9670;&nbsp;</a></span>AT91C_TC_AEEVT_TOGGLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_AEEVT_TOGGLE&#160;&#160;&#160;( 0x3 &lt;&lt; 20 ) /* (TC) Effect: toggle */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01066">1066</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a7b745aa903b20634e602c496fcad07bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b745aa903b20634e602c496fcad07bc">&#9670;&nbsp;</a></span>AT91C_TC_ASWTRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_ASWTRG&#160;&#160;&#160;( 0x3 &lt;&lt; 22 ) /* (TC) Software Trigger Effect on TIOA */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01067">1067</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a9ccd13ad5e5574ab174f1d810fe9108a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ccd13ad5e5574ab174f1d810fe9108a">&#9670;&nbsp;</a></span>AT91C_TC_ASWTRG_CLEAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_ASWTRG_CLEAR&#160;&#160;&#160;( 0x2 &lt;&lt; 22 ) /* (TC) Effect: clear */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01070">1070</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a3d4574db4ddce97f63e67b4a0cc948d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d4574db4ddce97f63e67b4a0cc948d3">&#9670;&nbsp;</a></span>AT91C_TC_ASWTRG_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_ASWTRG_NONE&#160;&#160;&#160;( 0x0 &lt;&lt; 22 ) /* (TC) Effect: none */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01068">1068</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a9aeb9be4fc92cf7ade10ded35713633e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9aeb9be4fc92cf7ade10ded35713633e">&#9670;&nbsp;</a></span>AT91C_TC_ASWTRG_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_ASWTRG_SET&#160;&#160;&#160;( 0x1 &lt;&lt; 22 ) /* (TC) Effect: set */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01069">1069</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="adc3d78a23ffd039e749bc135f8d7d70a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc3d78a23ffd039e749bc135f8d7d70a">&#9670;&nbsp;</a></span>AT91C_TC_ASWTRG_TOGGLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_ASWTRG_TOGGLE&#160;&#160;&#160;( 0x3 &lt;&lt; 22 ) /* (TC) Effect: toggle */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01071">1071</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a5c755adb2f13698bd70e538fd9b28e52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c755adb2f13698bd70e538fd9b28e52">&#9670;&nbsp;</a></span>AT91C_TC_BCPB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_BCPB&#160;&#160;&#160;( 0x3 &lt;&lt; 24 ) /* (TC) RB Compare Effect on TIOB */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01072">1072</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="adb0ce065d061ea136ae69bc2de789de9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb0ce065d061ea136ae69bc2de789de9">&#9670;&nbsp;</a></span>AT91C_TC_BCPB_CLEAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_BCPB_CLEAR&#160;&#160;&#160;( 0x2 &lt;&lt; 24 ) /* (TC) Effect: clear */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01075">1075</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac0c9ee09167f9188281015230db928d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0c9ee09167f9188281015230db928d7">&#9670;&nbsp;</a></span>AT91C_TC_BCPB_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_BCPB_NONE&#160;&#160;&#160;( 0x0 &lt;&lt; 24 ) /* (TC) Effect: none */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01073">1073</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a4bf198d58f9b804c9d596a7d324fa255"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bf198d58f9b804c9d596a7d324fa255">&#9670;&nbsp;</a></span>AT91C_TC_BCPB_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_BCPB_SET&#160;&#160;&#160;( 0x1 &lt;&lt; 24 ) /* (TC) Effect: set */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01074">1074</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a96df3690abd95de683721739eb9afe9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96df3690abd95de683721739eb9afe9a">&#9670;&nbsp;</a></span>AT91C_TC_BCPB_TOGGLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_BCPB_TOGGLE&#160;&#160;&#160;( 0x3 &lt;&lt; 24 ) /* (TC) Effect: toggle */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01076">1076</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a33a0f6c7c40aebf48fb9aeee409520c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33a0f6c7c40aebf48fb9aeee409520c9">&#9670;&nbsp;</a></span>AT91C_TC_BCPC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_BCPC&#160;&#160;&#160;( 0x3 &lt;&lt; 26 ) /* (TC) RC Compare Effect on TIOB */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01077">1077</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ab4d5cbfc2c49dcad06262d863bc70d0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4d5cbfc2c49dcad06262d863bc70d0c">&#9670;&nbsp;</a></span>AT91C_TC_BCPC_CLEAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_BCPC_CLEAR&#160;&#160;&#160;( 0x2 &lt;&lt; 26 ) /* (TC) Effect: clear */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01080">1080</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac65d5a735b123e292ad5452ce2c91892"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac65d5a735b123e292ad5452ce2c91892">&#9670;&nbsp;</a></span>AT91C_TC_BCPC_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_BCPC_NONE&#160;&#160;&#160;( 0x0 &lt;&lt; 26 ) /* (TC) Effect: none */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01078">1078</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af2db25a89fc99361e1c334a5647abe37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2db25a89fc99361e1c334a5647abe37">&#9670;&nbsp;</a></span>AT91C_TC_BCPC_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_BCPC_SET&#160;&#160;&#160;( 0x1 &lt;&lt; 26 ) /* (TC) Effect: set */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01079">1079</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a0275fb8cf32b14b8f2cddc361748a20a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0275fb8cf32b14b8f2cddc361748a20a">&#9670;&nbsp;</a></span>AT91C_TC_BCPC_TOGGLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_BCPC_TOGGLE&#160;&#160;&#160;( 0x3 &lt;&lt; 26 ) /* (TC) Effect: toggle */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01081">1081</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ad3457da8470b88dcbfdfcc4c181a3dfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3457da8470b88dcbfdfcc4c181a3dfb">&#9670;&nbsp;</a></span>AT91C_TC_BEEVT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_BEEVT&#160;&#160;&#160;( 0x3 &lt;&lt; 28 ) /* (TC) External Event Effect on TIOB */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01082">1082</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a09d1c605501f937ffda26aeb184e3008"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09d1c605501f937ffda26aeb184e3008">&#9670;&nbsp;</a></span>AT91C_TC_BEEVT_CLEAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_BEEVT_CLEAR&#160;&#160;&#160;( 0x2 &lt;&lt; 28 ) /* (TC) Effect: clear */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01085">1085</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a68ee4a23932dd0ef1b3a1eed804e4861"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68ee4a23932dd0ef1b3a1eed804e4861">&#9670;&nbsp;</a></span>AT91C_TC_BEEVT_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_BEEVT_NONE&#160;&#160;&#160;( 0x0 &lt;&lt; 28 ) /* (TC) Effect: none */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01083">1083</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a762fa401e52f3601c9466a01d54e701e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a762fa401e52f3601c9466a01d54e701e">&#9670;&nbsp;</a></span>AT91C_TC_BEEVT_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_BEEVT_SET&#160;&#160;&#160;( 0x1 &lt;&lt; 28 ) /* (TC) Effect: set */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01084">1084</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a82acd57eafa731f22bdff2018eefaec5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82acd57eafa731f22bdff2018eefaec5">&#9670;&nbsp;</a></span>AT91C_TC_BEEVT_TOGGLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_BEEVT_TOGGLE&#160;&#160;&#160;( 0x3 &lt;&lt; 28 ) /* (TC) Effect: toggle */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01086">1086</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a04b0f1fc04bd6d6d11a5e194b2214188"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04b0f1fc04bd6d6d11a5e194b2214188">&#9670;&nbsp;</a></span>AT91C_TC_BSWTRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_BSWTRG&#160;&#160;&#160;( 0x3 &lt;&lt; 30 ) /* (TC) Software Trigger Effect on TIOB */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01087">1087</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a90da673f257cf292b7437a123d88058f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90da673f257cf292b7437a123d88058f">&#9670;&nbsp;</a></span>AT91C_TC_BSWTRG_CLEAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_BSWTRG_CLEAR&#160;&#160;&#160;( 0x2 &lt;&lt; 30 ) /* (TC) Effect: clear */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01090">1090</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a71490d4b2d6b8d5cdc246d71d696a360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71490d4b2d6b8d5cdc246d71d696a360">&#9670;&nbsp;</a></span>AT91C_TC_BSWTRG_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_BSWTRG_NONE&#160;&#160;&#160;( 0x0 &lt;&lt; 30 ) /* (TC) Effect: none */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01088">1088</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a7d77e5117003e11e0c312ed33f142d5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d77e5117003e11e0c312ed33f142d5e">&#9670;&nbsp;</a></span>AT91C_TC_BSWTRG_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_BSWTRG_SET&#160;&#160;&#160;( 0x1 &lt;&lt; 30 ) /* (TC) Effect: set */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01089">1089</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a8fc9812c09bfb66ee19f8b5ecde86fe3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fc9812c09bfb66ee19f8b5ecde86fe3">&#9670;&nbsp;</a></span>AT91C_TC_BSWTRG_TOGGLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_BSWTRG_TOGGLE&#160;&#160;&#160;( 0x3 &lt;&lt; 30 ) /* (TC) Effect: toggle */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01091">1091</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a6808cd396d1645ea2893c8abb9a368cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6808cd396d1645ea2893c8abb9a368cb">&#9670;&nbsp;</a></span>AT91C_TC_BURST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_BURST&#160;&#160;&#160;( 0x3 &lt;&lt; 4 )  /* (TC) Burst Signal Selection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01009">1009</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ab82fe1f68c1ae6520b7fb1f76bf6ab8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab82fe1f68c1ae6520b7fb1f76bf6ab8b">&#9670;&nbsp;</a></span>AT91C_TC_BURST_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_BURST_NONE&#160;&#160;&#160;( 0x0 &lt;&lt; 4 )  /* (TC) The clock is not gated by an external signal */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01010">1010</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af914fc7a0c776ca5ae40385fb8042f6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af914fc7a0c776ca5ae40385fb8042f6f">&#9670;&nbsp;</a></span>AT91C_TC_BURST_XC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_BURST_XC0&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )  /* (TC) XC0 is ANDed with <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> selected clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01011">1011</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a3841762ae0e6b373423472d8bb9db465"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3841762ae0e6b373423472d8bb9db465">&#9670;&nbsp;</a></span>AT91C_TC_BURST_XC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_BURST_XC1&#160;&#160;&#160;( 0x2 &lt;&lt; 4 )  /* (TC) XC1 is ANDed with <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> selected clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01012">1012</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a85951d6105537748b91ceb7ce5d48da3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85951d6105537748b91ceb7ce5d48da3">&#9670;&nbsp;</a></span>AT91C_TC_BURST_XC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_BURST_XC2&#160;&#160;&#160;( 0x3 &lt;&lt; 4 )  /* (TC) XC2 is ANDed with <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> selected clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01013">1013</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="abeeab439eaca14b7c407eacef297ac5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abeeab439eaca14b7c407eacef297ac5e">&#9670;&nbsp;</a></span>AT91C_TC_CLKDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_CLKDIS&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )  /* (TC) Counter Clock Disable Command */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00996">996</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af1a6dfe8007f114c92f9a3cd3c5cf340"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1a6dfe8007f114c92f9a3cd3c5cf340">&#9670;&nbsp;</a></span>AT91C_TC_CLKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_CLKEN&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )  /* (TC) Counter Clock Enable Command */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00995">995</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a0089b84d52894b0a2c2f26fc33a6c139"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0089b84d52894b0a2c2f26fc33a6c139">&#9670;&nbsp;</a></span>AT91C_TC_CLKI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_CLKI&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )  /* (TC) Clock Invert */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01008">1008</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a6483dbb6cc585943611cf305469e07f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6483dbb6cc585943611cf305469e07f9">&#9670;&nbsp;</a></span>AT91C_TC_CLKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_CLKS&#160;&#160;&#160;( 0x7 &lt;&lt; 0 )  /* (TC) Clock Selection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00999">999</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="affc3992c4020b0d514d3840a334062d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affc3992c4020b0d514d3840a334062d0">&#9670;&nbsp;</a></span>AT91C_TC_CLKS_TIMER_DIV1_CLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_CLKS_TIMER_DIV1_CLOCK&#160;&#160;&#160;( 0x0 )       /* (TC) Clock selected: TIMER_DIV1_CLOCK */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01000">1000</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a00cafb235b9e46d8227a0bdf82177100"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00cafb235b9e46d8227a0bdf82177100">&#9670;&nbsp;</a></span>AT91C_TC_CLKS_TIMER_DIV2_CLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_CLKS_TIMER_DIV2_CLOCK&#160;&#160;&#160;( 0x1 )       /* (TC) Clock selected: TIMER_DIV2_CLOCK */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01001">1001</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae67ad47df485c375b6e4b4ac96373cdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae67ad47df485c375b6e4b4ac96373cdf">&#9670;&nbsp;</a></span>AT91C_TC_CLKS_TIMER_DIV3_CLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_CLKS_TIMER_DIV3_CLOCK&#160;&#160;&#160;( 0x2 )       /* (TC) Clock selected: TIMER_DIV3_CLOCK */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01002">1002</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a2c40b6bd0239ce1aeecba8eef3ba763b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c40b6bd0239ce1aeecba8eef3ba763b">&#9670;&nbsp;</a></span>AT91C_TC_CLKS_TIMER_DIV4_CLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_CLKS_TIMER_DIV4_CLOCK&#160;&#160;&#160;( 0x3 )       /* (TC) Clock selected: TIMER_DIV4_CLOCK */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01003">1003</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae913df889d5b850a30412b8dcbbedfeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae913df889d5b850a30412b8dcbbedfeb">&#9670;&nbsp;</a></span>AT91C_TC_CLKS_TIMER_DIV5_CLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_CLKS_TIMER_DIV5_CLOCK&#160;&#160;&#160;( 0x4 )       /* (TC) Clock selected: TIMER_DIV5_CLOCK */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01004">1004</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aefe111e881861fbd88303435f6d01f3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefe111e881861fbd88303435f6d01f3a">&#9670;&nbsp;</a></span>AT91C_TC_CLKS_XC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_CLKS_XC0&#160;&#160;&#160;( 0x5 )       /* (TC) Clock selected: XC0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01005">1005</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a70ce543268d24ca798bb1ab7b170064f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70ce543268d24ca798bb1ab7b170064f">&#9670;&nbsp;</a></span>AT91C_TC_CLKS_XC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_CLKS_XC1&#160;&#160;&#160;( 0x6 )       /* (TC) Clock selected: XC1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01006">1006</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a3b0eb0fa02aec444b85c9726cb315de5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b0eb0fa02aec444b85c9726cb315de5">&#9670;&nbsp;</a></span>AT91C_TC_CLKS_XC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_CLKS_XC2&#160;&#160;&#160;( 0x7 )       /* (TC) Clock selected: XC2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01007">1007</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a430dd419d79af2f49e86d63c5978169c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a430dd419d79af2f49e86d63c5978169c">&#9670;&nbsp;</a></span>AT91C_TC_COVFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_COVFS&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )  /* (TC) Counter Overflow */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01093">1093</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac984dfb06785b4644e897331facbf791"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac984dfb06785b4644e897331facbf791">&#9670;&nbsp;</a></span>AT91C_TC_CPAS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_CPAS&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )  /* (TC) RA Compare */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01095">1095</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a9aab3e7ad396ec65293da7ed525b147c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9aab3e7ad396ec65293da7ed525b147c">&#9670;&nbsp;</a></span>AT91C_TC_CPBS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_CPBS&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )  /* (TC) RB Compare */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01096">1096</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a2bf8ba07ce3032eedaf229a707575e37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bf8ba07ce3032eedaf229a707575e37">&#9670;&nbsp;</a></span>AT91C_TC_CPCDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_CPCDIS&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )  /* (TC) Counter Clock Disable with RC Compare */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01017">1017</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a58852a9496be093ae1bc2a0fa8895024"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58852a9496be093ae1bc2a0fa8895024">&#9670;&nbsp;</a></span>AT91C_TC_CPCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_CPCS&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )  /* (TC) RC Compare */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01097">1097</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a958ba9ee9e460fdfbfdf661587323e41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a958ba9ee9e460fdfbfdf661587323e41">&#9670;&nbsp;</a></span>AT91C_TC_CPCSTOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_CPCSTOP&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )  /* (TC) Counter Clock Stopped with RC Compare */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01014">1014</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a4995d161e9dc47d7d9e8e98e3a892961"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4995d161e9dc47d7d9e8e98e3a892961">&#9670;&nbsp;</a></span>AT91C_TC_CPCTRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_CPCTRG&#160;&#160;&#160;( 0x1 &lt;&lt; 14 ) /* (TC) RC Compare Trigger Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01040">1040</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa250a015ab6c84619aee58f529a492cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa250a015ab6c84619aee58f529a492cb">&#9670;&nbsp;</a></span>AT91C_TC_EEVT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_EEVT&#160;&#160;&#160;( 0x3 &lt;&lt; 10 ) /* (TC) External Event  Selection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01029">1029</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a104324d01706c618985539ef0db58872"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a104324d01706c618985539ef0db58872">&#9670;&nbsp;</a></span>AT91C_TC_EEVT_BOTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_EEVT_BOTH&#160;&#160;&#160;( 0x3 &lt;&lt; 10 ) /* (TC) Signal selected as external event: XC2 TIOB direction: output */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01033">1033</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a4d8daf7ea6bddeaf58ff486c2bf4ee84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d8daf7ea6bddeaf58ff486c2bf4ee84">&#9670;&nbsp;</a></span>AT91C_TC_EEVT_FALLING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_EEVT_FALLING&#160;&#160;&#160;( 0x2 &lt;&lt; 10 ) /* (TC) Signal selected as external event: XC1 TIOB direction: output */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01032">1032</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a74b3f32f0fb222e5690c4e9f58bc6d49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74b3f32f0fb222e5690c4e9f58bc6d49">&#9670;&nbsp;</a></span>AT91C_TC_EEVT_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_EEVT_NONE&#160;&#160;&#160;( 0x0 &lt;&lt; 10 ) /* (TC) Signal selected as external event: TIOB TIOB direction: input */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01030">1030</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="afa54df570206c6cd6ae110229e858e8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa54df570206c6cd6ae110229e858e8b">&#9670;&nbsp;</a></span>AT91C_TC_EEVT_RISING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_EEVT_RISING&#160;&#160;&#160;( 0x1 &lt;&lt; 10 ) /* (TC) Signal selected as external event: XC0 TIOB direction: output */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01031">1031</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="afabdab6176d1c2cdef3d9e53cf35ce07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afabdab6176d1c2cdef3d9e53cf35ce07">&#9670;&nbsp;</a></span>AT91C_TC_EEVTEDG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_EEVTEDG&#160;&#160;&#160;( 0x3 &lt;&lt; 8 )  /* (TC) External Event Edge Selection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01023">1023</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a12d4c419ced277d5c99d2714809fea0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12d4c419ced277d5c99d2714809fea0a">&#9670;&nbsp;</a></span>AT91C_TC_EEVTEDG_BOTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_EEVTEDG_BOTH&#160;&#160;&#160;( 0x3 &lt;&lt; 8 )  /* (TC) Edge: each edge */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01027">1027</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af97fed24c44737498c063fe693fa1dd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af97fed24c44737498c063fe693fa1dd9">&#9670;&nbsp;</a></span>AT91C_TC_EEVTEDG_FALLING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_EEVTEDG_FALLING&#160;&#160;&#160;( 0x2 &lt;&lt; 8 )  /* (TC) Edge: falling edge */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01026">1026</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ad590f34fa2b8f0e1d0032ed02ffbd24b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad590f34fa2b8f0e1d0032ed02ffbd24b">&#9670;&nbsp;</a></span>AT91C_TC_EEVTEDG_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_EEVTEDG_NONE&#160;&#160;&#160;( 0x0 &lt;&lt; 8 )  /* (TC) Edge: None */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01024">1024</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a2e7ab9a2f5e6a5160d3a21154be8a802"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e7ab9a2f5e6a5160d3a21154be8a802">&#9670;&nbsp;</a></span>AT91C_TC_EEVTEDG_RISING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_EEVTEDG_RISING&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )  /* (TC) Edge: rising edge */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01025">1025</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aeff65a55d0db8bc5948bee36246a8904"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeff65a55d0db8bc5948bee36246a8904">&#9670;&nbsp;</a></span>AT91C_TC_ENETRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_ENETRG&#160;&#160;&#160;( 0x1 &lt;&lt; 12 ) /* (TC) External Event Trigger enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01034">1034</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aaaac907e8372575fa52e28dd604820ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaac907e8372575fa52e28dd604820ed">&#9670;&nbsp;</a></span>AT91C_TC_ETRCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_ETRCS&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )  /* (TC) External Trigger */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01100">1100</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a68ebad65fed07cd1e1317c5b601a89b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68ebad65fed07cd1e1317c5b601a89b9">&#9670;&nbsp;</a></span>AT91C_TC_ETRGEDG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_ETRGEDG&#160;&#160;&#160;( 0x3 &lt;&lt; 8 )  /* (TC) External Trigger Edge Selection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01018">1018</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa7b486fb760a554cbd7b8ad6638aa180"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7b486fb760a554cbd7b8ad6638aa180">&#9670;&nbsp;</a></span>AT91C_TC_ETRGEDG_BOTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_ETRGEDG_BOTH&#160;&#160;&#160;( 0x3 &lt;&lt; 8 )  /* (TC) Edge: each edge */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01022">1022</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aebc67c7d7de20b43d18d959199854699"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebc67c7d7de20b43d18d959199854699">&#9670;&nbsp;</a></span>AT91C_TC_ETRGEDG_FALLING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_ETRGEDG_FALLING&#160;&#160;&#160;( 0x2 &lt;&lt; 8 )  /* (TC) Edge: falling edge */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01021">1021</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac62c6f0bdc17f7e3af5d1fd9538eb3d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac62c6f0bdc17f7e3af5d1fd9538eb3d0">&#9670;&nbsp;</a></span>AT91C_TC_ETRGEDG_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_ETRGEDG_NONE&#160;&#160;&#160;( 0x0 &lt;&lt; 8 )  /* (TC) Edge: None */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01019">1019</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a2cb60e148de13a65de2686684d540c8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cb60e148de13a65de2686684d540c8b">&#9670;&nbsp;</a></span>AT91C_TC_ETRGEDG_RISING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_ETRGEDG_RISING&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )  /* (TC) Edge: rising edge */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01020">1020</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af0d5bb0907975e95e87656bebcc275c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0d5bb0907975e95e87656bebcc275c7">&#9670;&nbsp;</a></span>AT91C_TC_ETRGS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_ETRGS&#160;&#160;&#160;( 0x1 &lt;&lt; 16 ) /* (TC) Clock Enabling */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01101">1101</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a18e926912e73855038269a644ed60ffa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18e926912e73855038269a644ed60ffa">&#9670;&nbsp;</a></span>AT91C_TC_LDBDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_LDBDIS&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )  /* (TC) Counter Clock Disabled with RB Loading */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01016">1016</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a88951f5e910ef65911f3e97298b66f31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88951f5e910ef65911f3e97298b66f31">&#9670;&nbsp;</a></span>AT91C_TC_LDBSTOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_LDBSTOP&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )  /* (TC) Counter Clock Stopped with RB Loading */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01015">1015</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af287438e13f6b9c7d3e63e9fc2a389b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af287438e13f6b9c7d3e63e9fc2a389b8">&#9670;&nbsp;</a></span>AT91C_TC_LDRA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_LDRA&#160;&#160;&#160;( 0x3 &lt;&lt; 16 ) /* (TC) RA Loading Selection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01042">1042</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae3bcab1b3df23b1c3d4e311a5adc6adf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3bcab1b3df23b1c3d4e311a5adc6adf">&#9670;&nbsp;</a></span>AT91C_TC_LDRA_BOTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_LDRA_BOTH&#160;&#160;&#160;( 0x3 &lt;&lt; 16 ) /* (TC) Edge: each edge of TIOA */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01046">1046</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae504975b21d0c1b0b174ccb423398d5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae504975b21d0c1b0b174ccb423398d5d">&#9670;&nbsp;</a></span>AT91C_TC_LDRA_FALLING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_LDRA_FALLING&#160;&#160;&#160;( 0x2 &lt;&lt; 16 ) /* (TC) Edge: falling edge of TIOA */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01045">1045</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a596fb9ecade42a3db6beae556f90ea96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a596fb9ecade42a3db6beae556f90ea96">&#9670;&nbsp;</a></span>AT91C_TC_LDRA_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_LDRA_NONE&#160;&#160;&#160;( 0x0 &lt;&lt; 16 ) /* (TC) Edge: None */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01043">1043</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aae8bb1383fd86487a5ba3af321d95da2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae8bb1383fd86487a5ba3af321d95da2">&#9670;&nbsp;</a></span>AT91C_TC_LDRA_RISING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_LDRA_RISING&#160;&#160;&#160;( 0x1 &lt;&lt; 16 ) /* (TC) Edge: rising edge of TIOA */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01044">1044</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae95f62baf644c3bc39f3ae2d27634ddc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae95f62baf644c3bc39f3ae2d27634ddc">&#9670;&nbsp;</a></span>AT91C_TC_LDRAS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_LDRAS&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )  /* (TC) RA Loading */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01098">1098</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ade0fdc20bb509e044542f700b69494db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade0fdc20bb509e044542f700b69494db">&#9670;&nbsp;</a></span>AT91C_TC_LDRB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_LDRB&#160;&#160;&#160;( 0x3 &lt;&lt; 18 ) /* (TC) RB Loading Selection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01052">1052</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a79b715c44ae1f3af977d97f7712580ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79b715c44ae1f3af977d97f7712580ca">&#9670;&nbsp;</a></span>AT91C_TC_LDRB_BOTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_LDRB_BOTH&#160;&#160;&#160;( 0x3 &lt;&lt; 18 ) /* (TC) Edge: each edge of TIOA */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01056">1056</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a8c417c02eecc238b30f71653ac2857ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c417c02eecc238b30f71653ac2857ab">&#9670;&nbsp;</a></span>AT91C_TC_LDRB_FALLING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_LDRB_FALLING&#160;&#160;&#160;( 0x2 &lt;&lt; 18 ) /* (TC) Edge: falling edge of TIOA */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01055">1055</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a62180255114397ab05fc6ade783c1267"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62180255114397ab05fc6ade783c1267">&#9670;&nbsp;</a></span>AT91C_TC_LDRB_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_LDRB_NONE&#160;&#160;&#160;( 0x0 &lt;&lt; 18 ) /* (TC) Edge: None */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01053">1053</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac03dec55b3dce937a45a61b2f2759be3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac03dec55b3dce937a45a61b2f2759be3">&#9670;&nbsp;</a></span>AT91C_TC_LDRB_RISING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_LDRB_RISING&#160;&#160;&#160;( 0x1 &lt;&lt; 18 ) /* (TC) Edge: rising edge of TIOA */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01054">1054</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ab6f7c97949a8c6c0f1cd7f8e45d84361"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6f7c97949a8c6c0f1cd7f8e45d84361">&#9670;&nbsp;</a></span>AT91C_TC_LDRBS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_LDRBS&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )  /* (TC) RB Loading */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01099">1099</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a519a22eec8b5c618c2c51130106a8f81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a519a22eec8b5c618c2c51130106a8f81">&#9670;&nbsp;</a></span>AT91C_TC_LOVRS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_LOVRS&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )  /* (TC) Load Overrun */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01094">1094</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="afcd600600083ddc63c832ee4e0236b44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcd600600083ddc63c832ee4e0236b44">&#9670;&nbsp;</a></span>AT91C_TC_MTIOA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_MTIOA&#160;&#160;&#160;( 0x1 &lt;&lt; 17 ) /* (TC) TIOA Mirror */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01102">1102</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a77e62550ab18d593d893a15f04c48b11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77e62550ab18d593d893a15f04c48b11">&#9670;&nbsp;</a></span>AT91C_TC_MTIOB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_MTIOB&#160;&#160;&#160;( 0x1 &lt;&lt; 18 ) /* (TC) TIOA Mirror */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01103">1103</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ad3ebce8686d4e5263febf879c0e0d638"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3ebce8686d4e5263febf879c0e0d638">&#9670;&nbsp;</a></span>AT91C_TC_SWTRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_SWTRG&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )  /* (TC) Software Trigger Command */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00997">997</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af3e2eca76c15de93c68e811bf025b6ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3e2eca76c15de93c68e811bf025b6ff">&#9670;&nbsp;</a></span>AT91C_TC_WAVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_WAVE&#160;&#160;&#160;( 0x1 &lt;&lt; 15 ) /* (TC) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01041">1041</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a3f3128540dbb6c12b7952d44935352b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f3128540dbb6c12b7952d44935352b5">&#9670;&nbsp;</a></span>AT91C_TC_WAVESEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_WAVESEL&#160;&#160;&#160;( 0x3 &lt;&lt; 13 ) /* (TC) Waveform  Selection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01035">1035</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a2f4d598eb12d993086ca756a7f9ca56e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f4d598eb12d993086ca756a7f9ca56e">&#9670;&nbsp;</a></span>AT91C_TC_WAVESEL_UP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_WAVESEL_UP&#160;&#160;&#160;( 0x0 &lt;&lt; 13 ) /* (TC) UP mode without atomatic trigger on RC Compare */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01036">1036</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aaf016a588c98b762058406d6d58048f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf016a588c98b762058406d6d58048f1">&#9670;&nbsp;</a></span>AT91C_TC_WAVESEL_UP_AUTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_WAVESEL_UP_AUTO&#160;&#160;&#160;( 0x2 &lt;&lt; 13 ) /* (TC) UP mode with automatic trigger on RC Compare */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01038">1038</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a31bf0b1e930821ec5d6ca77e85f02e9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31bf0b1e930821ec5d6ca77e85f02e9d">&#9670;&nbsp;</a></span>AT91C_TC_WAVESEL_UPDOWN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_WAVESEL_UPDOWN&#160;&#160;&#160;( 0x1 &lt;&lt; 13 ) /* (TC) UPDOWN mode without automatic trigger on RC Compare */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01037">1037</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae4d957303bbc72d1eed8bf39f942006a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4d957303bbc72d1eed8bf39f942006a">&#9670;&nbsp;</a></span>AT91C_TC_WAVESEL_UPDOWN_AUTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TC_WAVESEL_UPDOWN_AUTO&#160;&#160;&#160;( 0x3 &lt;&lt; 13 ) /* (TC) UPDOWN mode with automatic trigger on RC Compare */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01039">1039</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a19ebea53a82e1963c02fb19f1fc43918"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19ebea53a82e1963c02fb19f1fc43918">&#9670;&nbsp;</a></span>AT91C_TCB_BCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TCB_BCR&#160;&#160;&#160;( 0xFFFA00C0 ) /* (TCB) TC Block Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01579">1579</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a071d3dd587c3a4ed95c253a48cb1c9a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a071d3dd587c3a4ed95c253a48cb1c9a6">&#9670;&nbsp;</a></span>AT91C_TCB_BMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TCB_BMR&#160;&#160;&#160;( 0xFFFA00C4 ) /* (TCB) TC Block <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01578">1578</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a107c19a568a5dec4983418a84564ef4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a107c19a568a5dec4983418a84564ef4b">&#9670;&nbsp;</a></span>AT91C_TCB_SYNC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TCB_SYNC&#160;&#160;&#160;( 0x1 &lt;&lt; 0 ) /* (TCB) Synchro Command */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01118">1118</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae15ae07551e91230ddf723731d003945"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae15ae07551e91230ddf723731d003945">&#9670;&nbsp;</a></span>AT91C_TCB_TC0XC0S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TCB_TC0XC0S&#160;&#160;&#160;( 0x1 &lt;&lt; 0 ) /* (TCB) External Clock Signal 0 Selection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01120">1120</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a2a3d3630ca284f2cef9836838e499597"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a3d3630ca284f2cef9836838e499597">&#9670;&nbsp;</a></span>AT91C_TCB_TC0XC0S_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TCB_TC0XC0S_NONE&#160;&#160;&#160;( 0x1 )      /* (TCB) None signal connected <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> XC0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01122">1122</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae698f28e6c2299165b7b69ad7f2f077b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae698f28e6c2299165b7b69ad7f2f077b">&#9670;&nbsp;</a></span>AT91C_TCB_TC0XC0S_TCLK0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TCB_TC0XC0S_TCLK0&#160;&#160;&#160;( 0x0 )      /* (TCB) TCLK0 connected <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> XC0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01121">1121</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aac6a33f8a77717cff071fa978eb40a02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac6a33f8a77717cff071fa978eb40a02">&#9670;&nbsp;</a></span>AT91C_TCB_TC0XC0S_TIOA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TCB_TC0XC0S_TIOA1&#160;&#160;&#160;( 0x2 )      /* (TCB) TIOA1 connected <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> XC0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01123">1123</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a208d9f3f7e5d7a86e12bc766b5340d71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a208d9f3f7e5d7a86e12bc766b5340d71">&#9670;&nbsp;</a></span>AT91C_TCB_TC0XC0S_TIOA2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TCB_TC0XC0S_TIOA2&#160;&#160;&#160;( 0x3 )      /* (TCB) TIOA2 connected <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> XC0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01124">1124</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ab841b88704c17e5e42b597dc4127c2f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab841b88704c17e5e42b597dc4127c2f9">&#9670;&nbsp;</a></span>AT91C_TCB_TC1XC1S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TCB_TC1XC1S&#160;&#160;&#160;( 0x1 &lt;&lt; 2 ) /* (TCB) External Clock Signal 1 Selection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01125">1125</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a72487486b4357d1f250cab673364653d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72487486b4357d1f250cab673364653d">&#9670;&nbsp;</a></span>AT91C_TCB_TC1XC1S_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TCB_TC1XC1S_NONE&#160;&#160;&#160;( 0x1 &lt;&lt; 2 ) /* (TCB) None signal connected <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> XC1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01127">1127</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a27b0840e23ff09778d0208757359fc8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27b0840e23ff09778d0208757359fc8d">&#9670;&nbsp;</a></span>AT91C_TCB_TC1XC1S_TCLK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TCB_TC1XC1S_TCLK1&#160;&#160;&#160;( 0x0 &lt;&lt; 2 ) /* (TCB) TCLK1 connected <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> XC1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01126">1126</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a0b119a2dcd261e236d36e69945f03d51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b119a2dcd261e236d36e69945f03d51">&#9670;&nbsp;</a></span>AT91C_TCB_TC1XC1S_TIOA0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TCB_TC1XC1S_TIOA0&#160;&#160;&#160;( 0x2 &lt;&lt; 2 ) /* (TCB) TIOA0 connected <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> XC1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01128">1128</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aef4e0cc9cfc6a26f0b78e82f01604d41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef4e0cc9cfc6a26f0b78e82f01604d41">&#9670;&nbsp;</a></span>AT91C_TCB_TC1XC1S_TIOA2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TCB_TC1XC1S_TIOA2&#160;&#160;&#160;( 0x3 &lt;&lt; 2 ) /* (TCB) TIOA2 connected <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> XC1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01129">1129</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="afef7e2ad858ff351031a50dc5761b7cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afef7e2ad858ff351031a50dc5761b7cb">&#9670;&nbsp;</a></span>AT91C_TCB_TC2XC2S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TCB_TC2XC2S&#160;&#160;&#160;( 0x1 &lt;&lt; 4 ) /* (TCB) External Clock Signal 2 Selection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01130">1130</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a48647ce84e818212bf1c7bab2c271129"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48647ce84e818212bf1c7bab2c271129">&#9670;&nbsp;</a></span>AT91C_TCB_TC2XC2S_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TCB_TC2XC2S_NONE&#160;&#160;&#160;( 0x1 &lt;&lt; 4 ) /* (TCB) None signal connected <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> XC2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01132">1132</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a22a2ef64cb698fa796657a4a2568dc2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22a2ef64cb698fa796657a4a2568dc2b">&#9670;&nbsp;</a></span>AT91C_TCB_TC2XC2S_TCLK2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TCB_TC2XC2S_TCLK2&#160;&#160;&#160;( 0x0 &lt;&lt; 4 ) /* (TCB) TCLK2 connected <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> XC2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01131">1131</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="abdf5cf6482dc8886b3f26910ef5ad08b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdf5cf6482dc8886b3f26910ef5ad08b">&#9670;&nbsp;</a></span>AT91C_TCB_TC2XC2S_TIOA0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TCB_TC2XC2S_TIOA0&#160;&#160;&#160;( 0x2 &lt;&lt; 4 ) /* (TCB) TIOA0 connected <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> XC2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01133">1133</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="accc33dcfb2b2272a7227edf4a829202b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accc33dcfb2b2272a7227edf4a829202b">&#9670;&nbsp;</a></span>AT91C_TCB_TC2XC2S_TIOA2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TCB_TC2XC2S_TIOA2&#160;&#160;&#160;( 0x3 &lt;&lt; 4 ) /* (TCB) TIOA2 connected <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> XC2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01134">1134</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a2870c21ac9a6659cbcc36008299f0aa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2870c21ac9a6659cbcc36008299f0aa7">&#9670;&nbsp;</a></span>AT91C_TWI_ARBLST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_ARBLST&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )   /* (TWI) Arbitration Lost */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00975">975</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a1bd7d67abfe3f76283cc892ec6de333d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bd7d67abfe3f76283cc892ec6de333d">&#9670;&nbsp;</a></span>AT91C_TWI_CHDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_CHDIV&#160;&#160;&#160;( 0xFF &lt;&lt; 8 )  /* (TWI) Clock High Divider */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00963">963</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a7825a75dd307f7fe4d31996276f8fa0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7825a75dd307f7fe4d31996276f8fa0d">&#9670;&nbsp;</a></span>AT91C_TWI_CKDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_CKDIV&#160;&#160;&#160;( 0x7 &lt;&lt; 16 )  /* (TWI) Clock Divider */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00964">964</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a8ca43517fea8374f62e0e9e356dcf851"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ca43517fea8374f62e0e9e356dcf851">&#9670;&nbsp;</a></span>AT91C_TWI_CLDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_CLDIV&#160;&#160;&#160;( 0xFF &lt;&lt; 0 )  /* (TWI) Clock Low Divider */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00962">962</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ab70866fe6980485abdc71436c4c666e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab70866fe6980485abdc71436c4c666e3">&#9670;&nbsp;</a></span>AT91C_TWI_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_CR&#160;&#160;&#160;( 0xFFFB8000 ) /* (TWI) Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01538">1538</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af7b5a89edfd261b24b258e2730938593"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7b5a89edfd261b24b258e2730938593">&#9670;&nbsp;</a></span>AT91C_TWI_CWGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_CWGR&#160;&#160;&#160;( 0xFFFB8010 ) /* (TWI) Clock Waveform Generator Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01536">1536</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af3d4421d7e164c2e7be47890f9701d2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3d4421d7e164c2e7be47890f9701d2f">&#9670;&nbsp;</a></span>AT91C_TWI_DADR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_DADR&#160;&#160;&#160;( 0x7F &lt;&lt; 16 ) /* (TWI) Device Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00958">958</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a46c0ca13fe9aa5a2beb31f3784cd325b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46c0ca13fe9aa5a2beb31f3784cd325b">&#9670;&nbsp;</a></span>AT91C_TWI_GCACC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_GCACC&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )   /* (TWI) General Call Access */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00971">971</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a3602dbdfaf7fe8915c8da17025bcce49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3602dbdfaf7fe8915c8da17025bcce49">&#9670;&nbsp;</a></span>AT91C_TWI_IADR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_IADR&#160;&#160;&#160;( 0xFFFB800C ) /* (TWI) Internal Address Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01542">1542</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a1f25cd146fba43daf62840aea54c34aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f25cd146fba43daf62840aea54c34aa">&#9670;&nbsp;</a></span>AT91C_TWI_IADRSZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_IADRSZ&#160;&#160;&#160;( 0x3 &lt;&lt; 8 )   /* (TWI) Internal Device Address Size */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00952">952</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a5268dfd7f7bdcee41e811b5c90ce4c3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5268dfd7f7bdcee41e811b5c90ce4c3f">&#9670;&nbsp;</a></span>AT91C_TWI_IADRSZ_1_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_IADRSZ_1_BYTE&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )   /* (TWI) One-byte internal device address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00954">954</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a690289c1337ae72208f79d00d11f51f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a690289c1337ae72208f79d00d11f51f2">&#9670;&nbsp;</a></span>AT91C_TWI_IADRSZ_2_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_IADRSZ_2_BYTE&#160;&#160;&#160;( 0x2 &lt;&lt; 8 )   /* (TWI) Two-byte internal device address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00955">955</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a26d31e1aaffcdb5383f9ad995e757ce8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26d31e1aaffcdb5383f9ad995e757ce8">&#9670;&nbsp;</a></span>AT91C_TWI_IADRSZ_3_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_IADRSZ_3_BYTE&#160;&#160;&#160;( 0x3 &lt;&lt; 8 )   /* (TWI) Three-byte internal device address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00956">956</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a4c065357c9430fa52f135d653b243ee3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c065357c9430fa52f135d653b243ee3">&#9670;&nbsp;</a></span>AT91C_TWI_IADRSZ_NO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_IADRSZ_NO&#160;&#160;&#160;( 0x0 &lt;&lt; 8 )   /* (TWI) No internal device address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00953">953</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa6bbe1d04237ac95769ee7165ceb2e88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6bbe1d04237ac95769ee7165ceb2e88">&#9670;&nbsp;</a></span>AT91C_TWI_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_IDR&#160;&#160;&#160;( 0xFFFB8028 ) /* (TWI) Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01534">1534</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="adfb146945a6be80740b8b6ffaf553de5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfb146945a6be80740b8b6ffaf553de5">&#9670;&nbsp;</a></span>AT91C_TWI_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_IER&#160;&#160;&#160;( 0xFFFB8024 ) /* (TWI) Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01541">1541</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a8064786a95cc468d45e9f7037d6ad7c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8064786a95cc468d45e9f7037d6ad7c0">&#9670;&nbsp;</a></span>AT91C_TWI_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_IMR&#160;&#160;&#160;( 0xFFFB802C ) /* (TWI) Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01540">1540</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ab5fb1fb425f6ef83633501ea421a7973"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5fb1fb425f6ef83633501ea421a7973">&#9670;&nbsp;</a></span>AT91C_TWI_MMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_MMR&#160;&#160;&#160;( 0xFFFB8004 ) /* (TWI) Master <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01543">1543</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="adb131e2f68f4b950a176ac7e436d2378"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb131e2f68f4b950a176ac7e436d2378">&#9670;&nbsp;</a></span>AT91C_TWI_MREAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_MREAD&#160;&#160;&#160;( 0x1 &lt;&lt; 12 )  /* (TWI) Master <a class="el" href="ioat91sam7x256_8h.html#af17077d65ce4383152ea75492c1187d5">Read</a> Direction */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00957">957</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a9164ccbd0f08ec84953f634aff3b4c54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9164ccbd0f08ec84953f634aff3b4c54">&#9670;&nbsp;</a></span>AT91C_TWI_MSDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_MSDIS&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )   /* (TWI) TWI Master Transfer Disabled */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00947">947</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a57e54d515cf6271cb8c3370cb6f2decb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57e54d515cf6271cb8c3370cb6f2decb">&#9670;&nbsp;</a></span>AT91C_TWI_MSEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_MSEN&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )   /* (TWI) TWI Master Transfer Enabled */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00946">946</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a83fcbf48dfd5911539f04053f5945583"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83fcbf48dfd5911539f04053f5945583">&#9670;&nbsp;</a></span>AT91C_TWI_NACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_NACK&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )   /* (TWI) Not Acknowledged */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00974">974</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a209a95835a9ac055170b6d99d4d9d2b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a209a95835a9ac055170b6d99d4d9d2b5">&#9670;&nbsp;</a></span>AT91C_TWI_OVRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_OVRE&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )   /* (TWI) Overrun Error */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00972">972</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aad7ee683b465e9e8ff024444b87ffb09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad7ee683b465e9e8ff024444b87ffb09">&#9670;&nbsp;</a></span>AT91C_TWI_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_RHR&#160;&#160;&#160;( 0xFFFB8030 ) /* (TWI) Receive Holding Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01533">1533</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a5dc8759ecbd21842df75d82d1694c1a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dc8759ecbd21842df75d82d1694c1a7">&#9670;&nbsp;</a></span>AT91C_TWI_RXRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_RXRDY&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )   /* (TWI) Receive holding <a class="el" href="RVDS_2ARM7__LPC21xx_2portmacro_8h.html#a24ac627a7839caecddfc66f1d46033f0">register</a> ReaDY */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00967">967</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a7f512215c92bc5ea854cc51c9a170ab5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f512215c92bc5ea854cc51c9a170ab5">&#9670;&nbsp;</a></span>AT91C_TWI_SADR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_SADR&#160;&#160;&#160;( 0x7F &lt;&lt; 16 ) /* (TWI) Slave Device Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00960">960</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a22280439e40e39bfda227017e019c541"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22280439e40e39bfda227017e019c541">&#9670;&nbsp;</a></span>AT91C_TWI_SMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_SMR&#160;&#160;&#160;( 0xFFFB8008 ) /* (TWI) Slave <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01537">1537</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a35551b8aa5276e34c0c2db4fb32bbc38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35551b8aa5276e34c0c2db4fb32bbc38">&#9670;&nbsp;</a></span>AT91C_TWI_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_SR&#160;&#160;&#160;( 0xFFFB8020 ) /* (TWI) Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01535">1535</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a65d3781517ef6df35e4858dc60370c6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65d3781517ef6df35e4858dc60370c6d">&#9670;&nbsp;</a></span>AT91C_TWI_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_START&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (TWI) Send <a class="el" href="Buzzer_8cpp.html#a01329f431924b1ef0801bdecf6500306">a</a> START Condition */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00944">944</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a5e464d6e72b1bb1c919dc94f5a4e9a19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e464d6e72b1bb1c919dc94f5a4e9a19">&#9670;&nbsp;</a></span>AT91C_TWI_STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_STOP&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )   /* (TWI) Send <a class="el" href="Buzzer_8cpp.html#a01329f431924b1ef0801bdecf6500306">a</a> STOP Condition */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00945">945</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a08ac87f4e38a81b686c5d8f53a85e80f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08ac87f4e38a81b686c5d8f53a85e80f">&#9670;&nbsp;</a></span>AT91C_TWI_SVACC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_SVACC&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )   /* (TWI) Slave Access */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00970">970</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a19a1bc51faa9156071e5a5c54e8d5de4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19a1bc51faa9156071e5a5c54e8d5de4">&#9670;&nbsp;</a></span>AT91C_TWI_SVDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_SVDIS&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )   /* (TWI) TWI Slave Transfer Disabled */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00949">949</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="afe66acdbf666e8e581d9007f5a803bdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe66acdbf666e8e581d9007f5a803bdc">&#9670;&nbsp;</a></span>AT91C_TWI_SVEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_SVEN&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )   /* (TWI) TWI Slave Transfer Enabled */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00948">948</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae93315290da18381b1030123a51087ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae93315290da18381b1030123a51087ca">&#9670;&nbsp;</a></span>AT91C_TWI_SVREAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_SVREAD&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )   /* (TWI) Slave <a class="el" href="ioat91sam7x256_8h.html#af17077d65ce4383152ea75492c1187d5">Read</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00969">969</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a062994c3d4283286adf67c183dbee328"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a062994c3d4283286adf67c183dbee328">&#9670;&nbsp;</a></span>AT91C_TWI_SWRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_SWRST&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )   /* (TWI) Software Reset */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00950">950</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a552888d871fec466c05478ee2042b2ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a552888d871fec466c05478ee2042b2ec">&#9670;&nbsp;</a></span>AT91C_TWI_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_THR&#160;&#160;&#160;( 0xFFFB8034 ) /* (TWI) Transmit Holding Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01539">1539</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aae36af808d245102ba025846f22ab6d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae36af808d245102ba025846f22ab6d5">&#9670;&nbsp;</a></span>AT91C_TWI_TXCOMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_TXCOMP&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (TWI) Transmission Completed */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00966">966</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a09539cd95a16cd31c083baa11a9131e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09539cd95a16cd31c083baa11a9131e2">&#9670;&nbsp;</a></span>AT91C_TWI_TXRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_TXRDY&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )   /* (TWI) Transmit holding <a class="el" href="RVDS_2ARM7__LPC21xx_2portmacro_8h.html#a24ac627a7839caecddfc66f1d46033f0">register</a> ReaDY */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00968">968</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a9d6fc48c612316cd17f298dea509a72c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d6fc48c612316cd17f298dea509a72c">&#9670;&nbsp;</a></span>AT91C_TWI_UNRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_TWI_UNRE&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )   /* (TWI) Underrun Error */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00973">973</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a3af25a93d8e82f42f92e4f79a5bbaa83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3af25a93d8e82f42f92e4f79a5bbaa83">&#9670;&nbsp;</a></span>AT91C_UDP_CONFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_CONFG&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )   /* (UDP) Configured */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01221">1221</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af73c7ae5c085b4fa6b20700ccb0bf189"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af73c7ae5c085b4fa6b20700ccb0bf189">&#9670;&nbsp;</a></span>AT91C_UDP_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_CSR&#160;&#160;&#160;( 0xFFFB0030 ) /* (UDP) Endpoint Control and Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01623">1623</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ad5bb9f6b22cd7b71c41e0c5f21359147"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5bb9f6b22cd7b71c41e0c5f21359147">&#9670;&nbsp;</a></span>AT91C_UDP_DIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_DIR&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )    /* (UDP) Transfer Direction */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01263">1263</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa7f9626f06dff378615092a5c0d601a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7f9626f06dff378615092a5c0d601a3">&#9670;&nbsp;</a></span>AT91C_UDP_DTGLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_DTGLE&#160;&#160;&#160;( 0x1 &lt;&lt; 11 )   /* (UDP) Data Toggle */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01272">1272</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a963f4e535475fdca21e2b4462041ba16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a963f4e535475fdca21e2b4462041ba16">&#9670;&nbsp;</a></span>AT91C_UDP_ENDBUSRES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_ENDBUSRES&#160;&#160;&#160;( 0x1 &lt;&lt; 12 ) /* (UDP) USB End Of Bus Reset Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01244">1244</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a8eece1c2437e70c0d23995d182747169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8eece1c2437e70c0d23995d182747169">&#9670;&nbsp;</a></span>AT91C_UDP_EP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_EP0&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )    /* (UDP) Reset Endpoint 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01247">1247</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a3192588280fa39ba88e7807162df2668"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3192588280fa39ba88e7807162df2668">&#9670;&nbsp;</a></span>AT91C_UDP_EP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_EP1&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )    /* (UDP) Reset Endpoint 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01248">1248</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="afc01cc967634aaf6b34c009593ab6663"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc01cc967634aaf6b34c009593ab6663">&#9670;&nbsp;</a></span>AT91C_UDP_EP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_EP2&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )    /* (UDP) Reset Endpoint 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01249">1249</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a55ff9f19b78ade374607ba1e30681b04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55ff9f19b78ade374607ba1e30681b04">&#9670;&nbsp;</a></span>AT91C_UDP_EP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_EP3&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )    /* (UDP) Reset Endpoint 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01250">1250</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a06db7f870578c69ea91a04032855ebfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06db7f870578c69ea91a04032855ebfa">&#9670;&nbsp;</a></span>AT91C_UDP_EP4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_EP4&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )    /* (UDP) Reset Endpoint 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01251">1251</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa5fabc45c94b0b55e2ff75b512aada4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5fabc45c94b0b55e2ff75b512aada4d">&#9670;&nbsp;</a></span>AT91C_UDP_EP5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_EP5&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )    /* (UDP) Reset Endpoint 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01252">1252</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a3e2ce2d9909d197b4248aa66d5474607"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e2ce2d9909d197b4248aa66d5474607">&#9670;&nbsp;</a></span>AT91C_UDP_EP6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_EP6&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )    /* (UDP) Reset Endpoint 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01253">1253</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a8a301ae88de134332de036bdb7276bef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a301ae88de134332de036bdb7276bef">&#9670;&nbsp;</a></span>AT91C_UDP_EP7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_EP7&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )    /* (UDP) Reset Endpoint 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01254">1254</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa6a2e4bfbfd0b615450b6d812f21a0a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6a2e4bfbfd0b615450b6d812f21a0a3">&#9670;&nbsp;</a></span>AT91C_UDP_EPEDS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_EPEDS&#160;&#160;&#160;( 0x1 &lt;&lt; 15 )   /* (UDP) Endpoint Enable Disable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01273">1273</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa231db13123efe85390749a5f41655b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa231db13123efe85390749a5f41655b3">&#9670;&nbsp;</a></span>AT91C_UDP_EPINT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_EPINT0&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (UDP) Endpoint 0 Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01228">1228</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a1a17ba7dff62066021586d2c9da30148"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a17ba7dff62066021586d2c9da30148">&#9670;&nbsp;</a></span>AT91C_UDP_EPINT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_EPINT1&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )   /* (UDP) Endpoint 0 Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01229">1229</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae5d8fc722f9c7fcd51508e4b348dea0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5d8fc722f9c7fcd51508e4b348dea0d">&#9670;&nbsp;</a></span>AT91C_UDP_EPINT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_EPINT2&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )   /* (UDP) Endpoint 2 Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01230">1230</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a242f01d1ddfe223db69f230c267b37c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a242f01d1ddfe223db69f230c267b37c0">&#9670;&nbsp;</a></span>AT91C_UDP_EPINT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_EPINT3&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )   /* (UDP) Endpoint 3 Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01231">1231</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a8b92a2c29b38aa41e194f04fd1bd9583"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b92a2c29b38aa41e194f04fd1bd9583">&#9670;&nbsp;</a></span>AT91C_UDP_EPINT4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_EPINT4&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )   /* (UDP) Endpoint 4 Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01232">1232</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae82098ed40ebf71c7ad652794ef79d3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae82098ed40ebf71c7ad652794ef79d3f">&#9670;&nbsp;</a></span>AT91C_UDP_EPINT5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_EPINT5&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )   /* (UDP) Endpoint 5 Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01233">1233</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac388492383cbd75ef402e9c918eabf84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac388492383cbd75ef402e9c918eabf84">&#9670;&nbsp;</a></span>AT91C_UDP_EPINT6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_EPINT6&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )   /* (UDP) Endpoint 6 Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01234">1234</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a3d79400498a03ea70f61231f29843140"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d79400498a03ea70f61231f29843140">&#9670;&nbsp;</a></span>AT91C_UDP_EPINT7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_EPINT7&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )   /* (UDP) Endpoint 7 Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01235">1235</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="adab36cc6d97194fd0c3a34dfe9f1076b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adab36cc6d97194fd0c3a34dfe9f1076b">&#9670;&nbsp;</a></span>AT91C_UDP_EPTYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_EPTYPE&#160;&#160;&#160;( 0x7 &lt;&lt; 8 )    /* (UDP) Endpoint type */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01264">1264</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a6662ace61cac91faf0ae2d564623105d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6662ace61cac91faf0ae2d564623105d">&#9670;&nbsp;</a></span>AT91C_UDP_EPTYPE_BULK_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_EPTYPE_BULK_IN&#160;&#160;&#160;( 0x6 &lt;&lt; 8 )    /* (UDP) Bulk IN */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01270">1270</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac94b088b5f232c505558cabead5719fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac94b088b5f232c505558cabead5719fd">&#9670;&nbsp;</a></span>AT91C_UDP_EPTYPE_BULK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_EPTYPE_BULK_OUT&#160;&#160;&#160;( 0x2 &lt;&lt; 8 )    /* (UDP) Bulk OUT */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01267">1267</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a1d3aaad9ea154ac7ea6357eadd5c8a32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d3aaad9ea154ac7ea6357eadd5c8a32">&#9670;&nbsp;</a></span>AT91C_UDP_EPTYPE_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_EPTYPE_CTRL&#160;&#160;&#160;( 0x0 &lt;&lt; 8 )    /* (UDP) Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01265">1265</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ab04fd08051845f87617a29a73b99fbfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab04fd08051845f87617a29a73b99fbfe">&#9670;&nbsp;</a></span>AT91C_UDP_EPTYPE_INT_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_EPTYPE_INT_IN&#160;&#160;&#160;( 0x7 &lt;&lt; 8 )    /* (UDP) Interrupt IN */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01271">1271</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ab1a1c8a2611827dd00b51592c13fc92e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1a1c8a2611827dd00b51592c13fc92e">&#9670;&nbsp;</a></span>AT91C_UDP_EPTYPE_INT_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_EPTYPE_INT_OUT&#160;&#160;&#160;( 0x3 &lt;&lt; 8 )    /* (UDP) Interrupt OUT */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01268">1268</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ab0038b2f8b27df3ad0d9715120e5eb24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0038b2f8b27df3ad0d9715120e5eb24">&#9670;&nbsp;</a></span>AT91C_UDP_EPTYPE_ISO_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_EPTYPE_ISO_IN&#160;&#160;&#160;( 0x5 &lt;&lt; 8 )    /* (UDP) Isochronous IN */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01269">1269</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae1aec7e27eed3a2d7be3a15342b6299f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1aec7e27eed3a2d7be3a15342b6299f">&#9670;&nbsp;</a></span>AT91C_UDP_EPTYPE_ISO_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_EPTYPE_ISO_OUT&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )    /* (UDP) Isochronous OUT */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01266">1266</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a16457337bc108f926e0da7eb99643baf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16457337bc108f926e0da7eb99643baf">&#9670;&nbsp;</a></span>AT91C_UDP_EXTRSM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_EXTRSM&#160;&#160;&#160;( 0x1 &lt;&lt; 10 )  /* (UDP) USB External Resume Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01238">1238</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa399fdeb0df35c8553ef06c6da18eff7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa399fdeb0df35c8553ef06c6da18eff7">&#9670;&nbsp;</a></span>AT91C_UDP_FADD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_FADD&#160;&#160;&#160;( 0xFF &lt;&lt; 0 )  /* (UDP) Function Address Value */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01225">1225</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a3df939ec689fad23144ed35e84143477"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3df939ec689fad23144ed35e84143477">&#9670;&nbsp;</a></span>AT91C_UDP_FADDEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_FADDEN&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )   /* (UDP) Function Address Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01220">1220</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a1bb6a6bdaff5f26292c04974054a4a55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bb6a6bdaff5f26292c04974054a4a55">&#9670;&nbsp;</a></span>AT91C_UDP_FADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_FADDR&#160;&#160;&#160;( 0xFFFB0008 ) /* (UDP) Function Address Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01628">1628</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a6a7f64596e71787c3efefff101b5e4e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a7f64596e71787c3efefff101b5e4e9">&#9670;&nbsp;</a></span>AT91C_UDP_FDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_FDR&#160;&#160;&#160;( 0xFFFB0050 ) /* (UDP) Endpoint FIFO Data Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01622">1622</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a6c6ce7f722bcfaaaa6c9053d448a91bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c6ce7f722bcfaaaa6c9053d448a91bf">&#9670;&nbsp;</a></span>AT91C_UDP_FEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_FEN&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )   /* (UDP) Function Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01226">1226</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a99191244fa595e96bec692b200b9c708"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99191244fa595e96bec692b200b9c708">&#9670;&nbsp;</a></span>AT91C_UDP_FORCESTALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_FORCESTALL&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )    /* (UDP) Force Stall (used by Control, Bulk and Isochronous endpoints). */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01261">1261</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a45d1c10c52bf20f2dd6997252eb2ae18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45d1c10c52bf20f2dd6997252eb2ae18">&#9670;&nbsp;</a></span>AT91C_UDP_FRM_ERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_FRM_ERR&#160;&#160;&#160;( 0x1 &lt;&lt; 16 )  /* (UDP) Frame Error */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01217">1217</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae918f0a0813be8b451014b8f529f4012"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae918f0a0813be8b451014b8f529f4012">&#9670;&nbsp;</a></span>AT91C_UDP_FRM_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_FRM_NUM&#160;&#160;&#160;( 0x7FF &lt;&lt; 0 ) /* (UDP) Frame Number as Defined in <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> Packet Field Formats */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01216">1216</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa2e68a9a62ba43d7a96792240ad058b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2e68a9a62ba43d7a96792240ad058b3">&#9670;&nbsp;</a></span>AT91C_UDP_FRM_OK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_FRM_OK&#160;&#160;&#160;( 0x1 &lt;&lt; 17 )  /* (UDP) Frame OK */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01218">1218</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a2d8e3c6d1d17dc2b6dfc2ab2339d06b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d8e3c6d1d17dc2b6dfc2ab2339d06b1">&#9670;&nbsp;</a></span>AT91C_UDP_GLBSTATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_GLBSTATE&#160;&#160;&#160;( 0xFFFB0004 ) /* (UDP) Global State Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01621">1621</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a0cd67205ffcc66f514740b7cacc95c4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cd67205ffcc66f514740b7cacc95c4f">&#9670;&nbsp;</a></span>AT91C_UDP_ICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_ICR&#160;&#160;&#160;( 0xFFFB0020 ) /* (UDP) Interrupt Clear Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01625">1625</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="abaaf8614402eded1295065e638ef4905"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abaaf8614402eded1295065e638ef4905">&#9670;&nbsp;</a></span>AT91C_UDP_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_IDR&#160;&#160;&#160;( 0xFFFB0014 ) /* (UDP) Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01620">1620</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a2bf22f0aaf9a940db36d4b5ef7c2c53f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bf22f0aaf9a940db36d4b5ef7c2c53f">&#9670;&nbsp;</a></span>AT91C_UDP_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_IER&#160;&#160;&#160;( 0xFFFB0010 ) /* (UDP) Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01627">1627</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="abb0413f682922a58ea1e83fe006b0439"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb0413f682922a58ea1e83fe006b0439">&#9670;&nbsp;</a></span>AT91C_UDP_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_IMR&#160;&#160;&#160;( 0xFFFB0018 ) /* (UDP) Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01626">1626</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a59bb4c10c9e4abb9fbe812b22069f50f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59bb4c10c9e4abb9fbe812b22069f50f">&#9670;&nbsp;</a></span>AT91C_UDP_ISOERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_ISOERROR&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )    /* (UDP) Isochronous error (Isochronous endpoints) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01259">1259</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a823df82602fcb595b04c9a5235f7bd68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a823df82602fcb595b04c9a5235f7bd68">&#9670;&nbsp;</a></span>AT91C_UDP_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_ISR&#160;&#160;&#160;( 0xFFFB001C ) /* (UDP) Interrupt Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01619">1619</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a825cf8db29e1346a4655ba9e4042073c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a825cf8db29e1346a4655ba9e4042073c">&#9670;&nbsp;</a></span>AT91C_UDP_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_NUM&#160;&#160;&#160;( 0xFFFB0000 ) /* (UDP) Frame Number Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01629">1629</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="acb510a4b8b4bb3b293dc239627531361"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb510a4b8b4bb3b293dc239627531361">&#9670;&nbsp;</a></span>AT91C_UDP_RMWUPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_RMWUPE&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )   /* (UDP) Remote Wake Up Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01222">1222</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa1cebacb3bdd5541bc1de71ccdf92bd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1cebacb3bdd5541bc1de71ccdf92bd9">&#9670;&nbsp;</a></span>AT91C_UDP_RSMINPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_RSMINPR&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )   /* (UDP) <a class="el" href="Softune_2MB96340_2port_8c.html#ae2572b8ee3e438f22571e0214222bd1b">A</a> Resume Has Been Sent <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> Host */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01223">1223</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a19e8a3d4c6e02916b80873505969f35e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19e8a3d4c6e02916b80873505969f35e">&#9670;&nbsp;</a></span>AT91C_UDP_RSTEP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_RSTEP&#160;&#160;&#160;( 0xFFFB0028 ) /* (UDP) Reset Endpoint Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01624">1624</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae313b496b0f57c6f1709a2fb4b57daaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae313b496b0f57c6f1709a2fb4b57daaa">&#9670;&nbsp;</a></span>AT91C_UDP_RX_DATA_BK0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_RX_DATA_BK0&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )    /* (UDP) Receive Data Bank 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01257">1257</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="acb6db66df37f8269f54808965876452d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb6db66df37f8269f54808965876452d">&#9670;&nbsp;</a></span>AT91C_UDP_RX_DATA_BK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_RX_DATA_BK1&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )    /* (UDP) Receive Data Bank 1 (only used by endpoints with ping-pong attributes). */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01262">1262</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a6528ea478dd6f86c09ec5fb953238acd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6528ea478dd6f86c09ec5fb953238acd">&#9670;&nbsp;</a></span>AT91C_UDP_RXBYTECNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_RXBYTECNT&#160;&#160;&#160;( 0x7FF &lt;&lt; 16 ) /* (UDP) Number Of Bytes Available in <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> FIFO */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01274">1274</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a359943e009f7a44ba0bbe03db8eeedd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a359943e009f7a44ba0bbe03db8eeedd5">&#9670;&nbsp;</a></span>AT91C_UDP_RXRSM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_RXRSM&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )   /* (UDP) USB Resume Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01237">1237</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a2a28903a455889bb4db81566185e2470"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a28903a455889bb4db81566185e2470">&#9670;&nbsp;</a></span>AT91C_UDP_RXSETUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_RXSETUP&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )    /* (UDP) Sends STALL <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> Host (Control endpoints) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01258">1258</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aee76f53e58d0725d21b57e16a1872b91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee76f53e58d0725d21b57e16a1872b91">&#9670;&nbsp;</a></span>AT91C_UDP_RXSUSP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_RXSUSP&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )   /* (UDP) USB Suspend Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01236">1236</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a7bc497e4d0bcf0ad713648f9c13a890c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bc497e4d0bcf0ad713648f9c13a890c">&#9670;&nbsp;</a></span>AT91C_UDP_SOFINT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_SOFINT&#160;&#160;&#160;( 0x1 &lt;&lt; 11 )  /* (UDP) USB Start Of frame Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01239">1239</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa0248fd3450dbed0a4920efbd37a5c25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0248fd3450dbed0a4920efbd37a5c25">&#9670;&nbsp;</a></span>AT91C_UDP_TXCOMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_TXCOMP&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )    /* (UDP) Generates an IN packet with data previously written in <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> DPR */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01256">1256</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="afb1da15a9600778181dba435272150da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb1da15a9600778181dba435272150da">&#9670;&nbsp;</a></span>AT91C_UDP_TXPKTRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_TXPKTRDY&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )    /* (UDP) Transmit Packet Ready */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01260">1260</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa8ef719c8714aedb7d302809d1cabff6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8ef719c8714aedb7d302809d1cabff6">&#9670;&nbsp;</a></span>AT91C_UDP_WAKEUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_UDP_WAKEUP&#160;&#160;&#160;( 0x1 &lt;&lt; 13 )  /* (UDP) USB Resume Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01240">1240</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a26bb61f30f66cf9e74945c0fe6c8081d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26bb61f30f66cf9e74945c0fe6c8081d">&#9670;&nbsp;</a></span>AT91C_US0_BRGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US0_BRGR&#160;&#160;&#160;( 0xFFFC0020 ) /* (US0) Baud Rate Generator Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01518">1518</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aeec6376a574c77da0d274a1fcbfa3326"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeec6376a574c77da0d274a1fcbfa3326">&#9670;&nbsp;</a></span>AT91C_US0_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US0_CR&#160;&#160;&#160;( 0xFFFC0000 ) /* (US0) Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01525">1525</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="adf9eee205e881a7a9820a7448f65be88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf9eee205e881a7a9820a7448f65be88">&#9670;&nbsp;</a></span>AT91C_US0_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US0_CSR&#160;&#160;&#160;( 0xFFFC0014 ) /* (US0) Channel Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01530">1530</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a76e6e7e7a078af79d274422696176a91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76e6e7e7a078af79d274422696176a91">&#9670;&nbsp;</a></span>AT91C_US0_FIDI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US0_FIDI&#160;&#160;&#160;( 0xFFFC0040 ) /* (US0) FI_DI_Ratio Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01524">1524</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a8fd2674d21225f8229f75558597722f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fd2674d21225f8229f75558597722f4">&#9670;&nbsp;</a></span>AT91C_US0_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US0_IDR&#160;&#160;&#160;( 0xFFFC000C ) /* (US0) Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01529">1529</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ad9e151567643bac9188d546ec8c83ad9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9e151567643bac9188d546ec8c83ad9">&#9670;&nbsp;</a></span>AT91C_US0_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US0_IER&#160;&#160;&#160;( 0xFFFC0008 ) /* (US0) Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01526">1526</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aafeaab3c273a4901d0c1ce6e27290623"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafeaab3c273a4901d0c1ce6e27290623">&#9670;&nbsp;</a></span>AT91C_US0_IF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US0_IF&#160;&#160;&#160;( 0xFFFC004C ) /* (US0) IRDA_FILTER Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01527">1527</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ab60291422f5f68fd0a3fb2cb0ada51ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab60291422f5f68fd0a3fb2cb0ada51ee">&#9670;&nbsp;</a></span>AT91C_US0_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US0_IMR&#160;&#160;&#160;( 0xFFFC0010 ) /* (US0) Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01520">1520</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a6adc45bea5fc4a45ea9ba09cf6072683"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6adc45bea5fc4a45ea9ba09cf6072683">&#9670;&nbsp;</a></span>AT91C_US0_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US0_MR&#160;&#160;&#160;( 0xFFFC0004 ) /* (US0) <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01528">1528</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a0a64d545337665b0f1391160faaaced6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a64d545337665b0f1391160faaaced6">&#9670;&nbsp;</a></span>AT91C_US0_NER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US0_NER&#160;&#160;&#160;( 0xFFFC0044 ) /* (US0) Nb Errors Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01521">1521</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="adf3341465bd017c325b8202870f51a87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf3341465bd017c325b8202870f51a87">&#9670;&nbsp;</a></span>AT91C_US0_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US0_PTCR&#160;&#160;&#160;( 0xFFFC0120 ) /* (PDC_US0) PDC Transfer Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01506">1506</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="acd8b3f85323b001581da09ac44b51ba0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd8b3f85323b001581da09ac44b51ba0">&#9670;&nbsp;</a></span>AT91C_US0_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US0_PTSR&#160;&#160;&#160;( 0xFFFC0124 ) /* (PDC_US0) PDC Transfer Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01511">1511</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="afb42edcfe4420c1741c67a6fcc1c7940"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb42edcfe4420c1741c67a6fcc1c7940">&#9670;&nbsp;</a></span>AT91C_US0_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US0_RCR&#160;&#160;&#160;( 0xFFFC0104 ) /* (PDC_US0) Receive Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01515">1515</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a56934e1cafe3743d3953503124783e23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56934e1cafe3743d3953503124783e23">&#9670;&nbsp;</a></span>AT91C_US0_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US0_RHR&#160;&#160;&#160;( 0xFFFC0018 ) /* (US0) Receiver Holding Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01519">1519</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a299bd61c801130a2bd54a9759ceed79a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a299bd61c801130a2bd54a9759ceed79a">&#9670;&nbsp;</a></span>AT91C_US0_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US0_RNCR&#160;&#160;&#160;( 0xFFFC0114 ) /* (PDC_US0) Receive Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01513">1513</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ad4379d54617a5f94d3f21a07320bbd3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4379d54617a5f94d3f21a07320bbd3a">&#9670;&nbsp;</a></span>AT91C_US0_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US0_RNPR&#160;&#160;&#160;( 0xFFFC0110 ) /* (PDC_US0) Receive Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01508">1508</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a8d76d048d064cb8b1bda38d6b9225e8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d76d048d064cb8b1bda38d6b9225e8b">&#9670;&nbsp;</a></span>AT91C_US0_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US0_RPR&#160;&#160;&#160;( 0xFFFC0100 ) /* (PDC_US0) Receive Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01510">1510</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a8f5751a6d87eb133bad4228b999269ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f5751a6d87eb133bad4228b999269ea">&#9670;&nbsp;</a></span>AT91C_US0_RTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US0_RTOR&#160;&#160;&#160;( 0xFFFC0024 ) /* (US0) Receiver Time-out Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01522">1522</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a7c094c55fdb12ebd74ff16ee05837ee8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c094c55fdb12ebd74ff16ee05837ee8">&#9670;&nbsp;</a></span>AT91C_US0_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US0_TCR&#160;&#160;&#160;( 0xFFFC010C ) /* (PDC_US0) Transmit Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01514">1514</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a0e435f536bb1948c1e97ca5e3b6133e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e435f536bb1948c1e97ca5e3b6133e0">&#9670;&nbsp;</a></span>AT91C_US0_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US0_THR&#160;&#160;&#160;( 0xFFFC001C ) /* (US0) Transmitter Holding Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01531">1531</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a3dfa7d709c1cdd2118badd3d86dbef05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dfa7d709c1cdd2118badd3d86dbef05">&#9670;&nbsp;</a></span>AT91C_US0_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US0_TNCR&#160;&#160;&#160;( 0xFFFC011C ) /* (PDC_US0) Transmit Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01512">1512</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a1dff1393bfe24b37d2ffbbc026c18d5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dff1393bfe24b37d2ffbbc026c18d5e">&#9670;&nbsp;</a></span>AT91C_US0_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US0_TNPR&#160;&#160;&#160;( 0xFFFC0118 ) /* (PDC_US0) Transmit Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01507">1507</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a53cfafd838c21b78b9da1d82f664729a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53cfafd838c21b78b9da1d82f664729a">&#9670;&nbsp;</a></span>AT91C_US0_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US0_TPR&#160;&#160;&#160;( 0xFFFC0108 ) /* (PDC_US0) Transmit Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01509">1509</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="adb0859b2f4e268443144c8a12372740b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb0859b2f4e268443144c8a12372740b">&#9670;&nbsp;</a></span>AT91C_US0_TTGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US0_TTGR&#160;&#160;&#160;( 0xFFFC0028 ) /* (US0) Transmitter Time-guard Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01517">1517</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a949eb57676c8afb4bcd1db1dce635cfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a949eb57676c8afb4bcd1db1dce635cfe">&#9670;&nbsp;</a></span>AT91C_US0_XXR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US0_XXR&#160;&#160;&#160;( 0xFFFC0048 ) /* (US0) XON_XOFF Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01523">1523</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae1b540599d25fd3e08e7796a4abad209"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1b540599d25fd3e08e7796a4abad209">&#9670;&nbsp;</a></span>AT91C_US1_BRGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US1_BRGR&#160;&#160;&#160;( 0xFFFC4020 ) /* (US1) Baud Rate Generator Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01500">1500</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a0ba13116cdbdc38c28a7947cb6e07208"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ba13116cdbdc38c28a7947cb6e07208">&#9670;&nbsp;</a></span>AT91C_US1_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US1_CR&#160;&#160;&#160;( 0xFFFC4000 ) /* (US1) Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01494">1494</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a1f2daa04e941f4f6dab81453467dfa9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f2daa04e941f4f6dab81453467dfa9f">&#9670;&nbsp;</a></span>AT91C_US1_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US1_CSR&#160;&#160;&#160;( 0xFFFC4014 ) /* (US1) Channel Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01497">1497</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a474dacf039451dbc1dd95647bf180710"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a474dacf039451dbc1dd95647bf180710">&#9670;&nbsp;</a></span>AT91C_US1_FIDI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US1_FIDI&#160;&#160;&#160;( 0xFFFC4040 ) /* (US1) FI_DI_Ratio Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01499">1499</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ad6013f9d9db0531caae86476c7c535f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6013f9d9db0531caae86476c7c535f2">&#9670;&nbsp;</a></span>AT91C_US1_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US1_IDR&#160;&#160;&#160;( 0xFFFC400C ) /* (US1) Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01498">1498</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a217b096eb2058c2233fdd0863005a100"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a217b096eb2058c2233fdd0863005a100">&#9670;&nbsp;</a></span>AT91C_US1_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US1_IER&#160;&#160;&#160;( 0xFFFC4008 ) /* (US1) Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01493">1493</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae1d05b2c8d6badfca979db9a8802be8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1d05b2c8d6badfca979db9a8802be8e">&#9670;&nbsp;</a></span>AT91C_US1_IF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US1_IF&#160;&#160;&#160;( 0xFFFC404C ) /* (US1) IRDA_FILTER Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01502">1502</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a015e3681835f62cb310135951a0b3b34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a015e3681835f62cb310135951a0b3b34">&#9670;&nbsp;</a></span>AT91C_US1_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US1_IMR&#160;&#160;&#160;( 0xFFFC4010 ) /* (US1) Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01492">1492</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac540adfcc59587e54b9e92d889019bb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac540adfcc59587e54b9e92d889019bb3">&#9670;&nbsp;</a></span>AT91C_US1_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US1_MR&#160;&#160;&#160;( 0xFFFC4004 ) /* (US1) <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01504">1504</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a19c4762d433ac3a9ad23ed80fd8984f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19c4762d433ac3a9ad23ed80fd8984f3">&#9670;&nbsp;</a></span>AT91C_US1_NER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US1_NER&#160;&#160;&#160;( 0xFFFC4044 ) /* (US1) Nb Errors Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01503">1503</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a0321db964bde1db2f00018ab0767b893"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0321db964bde1db2f00018ab0767b893">&#9670;&nbsp;</a></span>AT91C_US1_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US1_PTCR&#160;&#160;&#160;( 0xFFFC4120 ) /* (PDC_US1) PDC Transfer Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01484">1484</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac8bcc58a8a75d09ee4bc0e8914be6af1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8bcc58a8a75d09ee4bc0e8914be6af1">&#9670;&nbsp;</a></span>AT91C_US1_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US1_PTSR&#160;&#160;&#160;( 0xFFFC4124 ) /* (PDC_US1) PDC Transfer Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01479">1479</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae7bc9a61b4311410067210fe5be6cf4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7bc9a61b4311410067210fe5be6cf4e">&#9670;&nbsp;</a></span>AT91C_US1_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US1_RCR&#160;&#160;&#160;( 0xFFFC4104 ) /* (PDC_US1) Receive Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01483">1483</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa6cfe7f0e690577826727939c28f61c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6cfe7f0e690577826727939c28f61c7">&#9670;&nbsp;</a></span>AT91C_US1_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US1_RHR&#160;&#160;&#160;( 0xFFFC4018 ) /* (US1) Receiver Holding Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01491">1491</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af48f2dff20474c8c9a223beab727ca7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af48f2dff20474c8c9a223beab727ca7a">&#9670;&nbsp;</a></span>AT91C_US1_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US1_RNCR&#160;&#160;&#160;( 0xFFFC4114 ) /* (PDC_US1) Receive Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01481">1481</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a7ae00f6533a59997f3410cff4baa34f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ae00f6533a59997f3410cff4baa34f3">&#9670;&nbsp;</a></span>AT91C_US1_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US1_RNPR&#160;&#160;&#160;( 0xFFFC4110 ) /* (PDC_US1) Receive Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01486">1486</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa310bed7d45bfe16684c8bf25f3efee7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa310bed7d45bfe16684c8bf25f3efee7">&#9670;&nbsp;</a></span>AT91C_US1_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US1_RPR&#160;&#160;&#160;( 0xFFFC4100 ) /* (PDC_US1) Receive Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01488">1488</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a3580e23d8e44cce7286834378b9bebf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3580e23d8e44cce7286834378b9bebf9">&#9670;&nbsp;</a></span>AT91C_US1_RTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US1_RTOR&#160;&#160;&#160;( 0xFFFC4024 ) /* (US1) Receiver Time-out Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01495">1495</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a5ac408528d521e4e4b8c813855ad908b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ac408528d521e4e4b8c813855ad908b">&#9670;&nbsp;</a></span>AT91C_US1_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US1_TCR&#160;&#160;&#160;( 0xFFFC410C ) /* (PDC_US1) Transmit Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01482">1482</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a8c656e638af7231ef0e8a7eb91606e51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c656e638af7231ef0e8a7eb91606e51">&#9670;&nbsp;</a></span>AT91C_US1_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US1_THR&#160;&#160;&#160;( 0xFFFC401C ) /* (US1) Transmitter Holding Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01496">1496</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a1917b9252da7a7ba72f3ba9c4a31621d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1917b9252da7a7ba72f3ba9c4a31621d">&#9670;&nbsp;</a></span>AT91C_US1_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US1_TNCR&#160;&#160;&#160;( 0xFFFC411C ) /* (PDC_US1) Transmit Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01480">1480</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a015371076e034d328e679f3fa6b8bb94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a015371076e034d328e679f3fa6b8bb94">&#9670;&nbsp;</a></span>AT91C_US1_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US1_TNPR&#160;&#160;&#160;( 0xFFFC4118 ) /* (PDC_US1) Transmit Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01485">1485</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa39b07d921ad67044b6bd587a5bb5e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa39b07d921ad67044b6bd587a5bb5e4d">&#9670;&nbsp;</a></span>AT91C_US1_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US1_TPR&#160;&#160;&#160;( 0xFFFC4108 ) /* (PDC_US1) Transmit Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01487">1487</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac2a9703d1ccbfbf02efcbb24c780a78b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2a9703d1ccbfbf02efcbb24c780a78b">&#9670;&nbsp;</a></span>AT91C_US1_TTGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US1_TTGR&#160;&#160;&#160;( 0xFFFC4028 ) /* (US1) Transmitter Time-guard Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01501">1501</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a478828676943b0dac24950a447e09d9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a478828676943b0dac24950a447e09d9e">&#9670;&nbsp;</a></span>AT91C_US1_XXR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US1_XXR&#160;&#160;&#160;( 0xFFFC4048 ) /* (US1) XON_XOFF Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01490">1490</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a53c28c925fd757be79bb9f07be5cf951"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53c28c925fd757be79bb9f07be5cf951">&#9670;&nbsp;</a></span>AT91C_US_CHMODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_CHMODE&#160;&#160;&#160;( 0x3 &lt;&lt; 14 ) /* (DBGU) Channel <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00219">219</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa3f9014539cdbee5b9b7a49e76228bcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3f9014539cdbee5b9b7a49e76228bcd">&#9670;&nbsp;</a></span>AT91C_US_CHMODE_AUTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_CHMODE_AUTO&#160;&#160;&#160;( 0x1 &lt;&lt; 14 ) /* (DBGU) Automatic Echo: Receiver Data Input is connected <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> TXD pin. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00221">221</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aaf57968a551f0ae6b8a5a3c610dab8cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf57968a551f0ae6b8a5a3c610dab8cf">&#9670;&nbsp;</a></span>AT91C_US_CHMODE_LOCAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_CHMODE_LOCAL&#160;&#160;&#160;( 0x2 &lt;&lt; 14 ) /* (DBGU) Local Loopback: Transmitter Output Signal is connected <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> Receiver Input Signal. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00222">222</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a9bb3535a326183eea44b04c542e81b26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bb3535a326183eea44b04c542e81b26">&#9670;&nbsp;</a></span>AT91C_US_CHMODE_NORMAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_CHMODE_NORMAL&#160;&#160;&#160;( 0x0 &lt;&lt; 14 ) /* (DBGU) Normal Mode: The USART channel operates as an RX/TX USART. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00220">220</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a42454b5036bef343924a88d4896e077c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42454b5036bef343924a88d4896e077c">&#9670;&nbsp;</a></span>AT91C_US_CHMODE_REMOTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_CHMODE_REMOTE&#160;&#160;&#160;( 0x3 &lt;&lt; 14 ) /* (DBGU) Remote Loopback: RXD pin is internally connected <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> TXD pin. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00223">223</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a622f82c943fbb8dbe30d8c482ac27b8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a622f82c943fbb8dbe30d8c482ac27b8a">&#9670;&nbsp;</a></span>AT91C_US_CHRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_CHRL&#160;&#160;&#160;( 0x3 &lt;&lt; 6 )  /* (USART) Clock Selection (Baud Rate generator Input Clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00893">893</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a330e29f7f16295c2b25853dad22c87f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a330e29f7f16295c2b25853dad22c87f7">&#9670;&nbsp;</a></span>AT91C_US_CHRL_5_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_CHRL_5_BITS&#160;&#160;&#160;( 0x0 &lt;&lt; 6 )  /* (USART) Character Length: 5 bits */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00894">894</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a8a05bbd1b8cd25765a81934f73e07e55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a05bbd1b8cd25765a81934f73e07e55">&#9670;&nbsp;</a></span>AT91C_US_CHRL_6_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_CHRL_6_BITS&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )  /* (USART) Character Length: 6 bits */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00895">895</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a5f7c2375932edf30a8c807edbd43c8a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f7c2375932edf30a8c807edbd43c8a1">&#9670;&nbsp;</a></span>AT91C_US_CHRL_7_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_CHRL_7_BITS&#160;&#160;&#160;( 0x2 &lt;&lt; 6 )  /* (USART) Character Length: 7 bits */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00896">896</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a24e961af79b1cf5bdd081e542fb0a68c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24e961af79b1cf5bdd081e542fb0a68c">&#9670;&nbsp;</a></span>AT91C_US_CHRL_8_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_CHRL_8_BITS&#160;&#160;&#160;( 0x3 &lt;&lt; 6 )  /* (USART) Character Length: 8 bits */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00897">897</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a8b3a1cb2f1fb38f2ea4fee9fb0c3b72b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b3a1cb2f1fb38f2ea4fee9fb0c3b72b">&#9670;&nbsp;</a></span>AT91C_US_CKLO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_CKLO&#160;&#160;&#160;( 0x1 &lt;&lt; 18 ) /* (USART) Clock Output Select */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00905">905</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ab954e9525e22961efd5283060bf8c26e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab954e9525e22961efd5283060bf8c26e">&#9670;&nbsp;</a></span>AT91C_US_CLKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_CLKS&#160;&#160;&#160;( 0x3 &lt;&lt; 4 )  /* (USART) Clock Selection (Baud Rate generator Input Clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00888">888</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a96988c1c28f85099e88679fdc389b02f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96988c1c28f85099e88679fdc389b02f">&#9670;&nbsp;</a></span>AT91C_US_CLKS_CLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_CLKS_CLOCK&#160;&#160;&#160;( 0x0 &lt;&lt; 4 )  /* (USART) Clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00889">889</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a739f61b8aac76af08dc42b3af9505abd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a739f61b8aac76af08dc42b3af9505abd">&#9670;&nbsp;</a></span>AT91C_US_CLKS_EXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_CLKS_EXT&#160;&#160;&#160;( 0x3 &lt;&lt; 4 )  /* (USART) External (SCK) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00892">892</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af59a5002bd0b6b0b544fea38b48d6df6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af59a5002bd0b6b0b544fea38b48d6df6">&#9670;&nbsp;</a></span>AT91C_US_CLKS_FDIV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_CLKS_FDIV1&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )  /* (USART) fdiv1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00890">890</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a4d4ac43a530645d31920ab7a0e97656d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d4ac43a530645d31920ab7a0e97656d">&#9670;&nbsp;</a></span>AT91C_US_CLKS_SLOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_CLKS_SLOW&#160;&#160;&#160;( 0x2 &lt;&lt; 4 )  /* (USART) slow_clock (ARM) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00891">891</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a64a07ed22258d3551524e5e3758e64a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64a07ed22258d3551524e5e3758e64a5">&#9670;&nbsp;</a></span>AT91C_US_COMM_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_COMM_RX&#160;&#160;&#160;( 0x1 &lt;&lt; 31 ) /* (DBGU) COMM_RX Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00236">236</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aeb863fc3b5ecd99a75f9037642091a31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb863fc3b5ecd99a75f9037642091a31">&#9670;&nbsp;</a></span>AT91C_US_COMM_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_COMM_TX&#160;&#160;&#160;( 0x1 &lt;&lt; 30 ) /* (DBGU) COMM_TX Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00235">235</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a868e34a72467f269d9f054922b08b669"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a868e34a72467f269d9f054922b08b669">&#9670;&nbsp;</a></span>AT91C_US_CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_CTS&#160;&#160;&#160;( 0x1 &lt;&lt; 23 )         /* (USART) Image of CTS Input */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00926">926</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a1db34685cd82e7afb8a05927f7ad35aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1db34685cd82e7afb8a05927f7ad35aa">&#9670;&nbsp;</a></span>AT91C_US_CTSIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_CTSIC&#160;&#160;&#160;( 0x1 &lt;&lt; 19 ) /* (USART) Clear To Send Input Change Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00919">919</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a6c2a1ad3ab3043766411bb50e7e6a50b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c2a1ad3ab3043766411bb50e7e6a50b">&#9670;&nbsp;</a></span>AT91C_US_DCD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_DCD&#160;&#160;&#160;( 0x1 &lt;&lt; 22 )         /* (USART) Image of DCD Input */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00925">925</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af59df6b9a33fefc9b38335560957ed38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af59df6b9a33fefc9b38335560957ed38">&#9670;&nbsp;</a></span>AT91C_US_DCDIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_DCDIC&#160;&#160;&#160;( 0x1 &lt;&lt; 18 ) /* (USART) Data Carrier Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00918">918</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a6ac6073d3ebf2a9a96cae6a2153b9578"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ac6073d3ebf2a9a96cae6a2153b9578">&#9670;&nbsp;</a></span>AT91C_US_DSNACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_DSNACK&#160;&#160;&#160;( 0x1 &lt;&lt; 21 ) /* (USART) Disable Successive NACK */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00908">908</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa175adb7c1f19272e1f480ce6010928f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa175adb7c1f19272e1f480ce6010928f">&#9670;&nbsp;</a></span>AT91C_US_DSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_DSR&#160;&#160;&#160;( 0x1 &lt;&lt; 21 )         /* (USART) Image of DSR Input */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00924">924</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a500e29def8da7d0b281cf72e32d8e26b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a500e29def8da7d0b281cf72e32d8e26b">&#9670;&nbsp;</a></span>AT91C_US_DSRIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_DSRIC&#160;&#160;&#160;( 0x1 &lt;&lt; 17 ) /* (USART) Data Set Ready Input Change Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00917">917</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a7e4bbffdbca1888ee3c9b9f5ab2bea6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e4bbffdbca1888ee3c9b9f5ab2bea6e">&#9670;&nbsp;</a></span>AT91C_US_DTRDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_DTRDIS&#160;&#160;&#160;( 0x1 &lt;&lt; 17 ) /* (USART) Data Terminal ready Disable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00875">875</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa8ff739ad732697c1e4b776f38d343ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8ff739ad732697c1e4b776f38d343ef">&#9670;&nbsp;</a></span>AT91C_US_DTREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_DTREN&#160;&#160;&#160;( 0x1 &lt;&lt; 16 ) /* (USART) Data Terminal ready Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00874">874</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac4cfc945f1d236225602678af7b8ac28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4cfc945f1d236225602678af7b8ac28">&#9670;&nbsp;</a></span>AT91C_US_ENDRX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_ENDRX&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )  /* (DBGU) End of Receive Transfer Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00227">227</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aeae8155664bea7c98d86610eddc4aafc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeae8155664bea7c98d86610eddc4aafc">&#9670;&nbsp;</a></span>AT91C_US_ENDTX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_ENDTX&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )  /* (DBGU) End of Transmit Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00228">228</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a6dc21a41ebf3aa87e150902b2ec26f80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dc21a41ebf3aa87e150902b2ec26f80">&#9670;&nbsp;</a></span>AT91C_US_FILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_FILTER&#160;&#160;&#160;( 0x1 &lt;&lt; 28 ) /* (USART) Receive Line Filter */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00910">910</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a0f54f0fcc648fc4e6ef14a7f1942fc6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f54f0fcc648fc4e6ef14a7f1942fc6f">&#9670;&nbsp;</a></span>AT91C_US_FORCE_NTRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_FORCE_NTRST&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )  /* (DBGU) Force NTRST in JTAG */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00241">241</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a45d31aa2c0bb45828974f29764d4341f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45d31aa2c0bb45828974f29764d4341f">&#9670;&nbsp;</a></span>AT91C_US_FRAME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_FRAME&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )  /* (DBGU) Framing Error Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00230">230</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ad19157e5761a347dc97cf7f7fb99db41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad19157e5761a347dc97cf7f7fb99db41">&#9670;&nbsp;</a></span>AT91C_US_INACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_INACK&#160;&#160;&#160;( 0x1 &lt;&lt; 20 ) /* (USART) Inhibit Non Acknowledge */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00907">907</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a55202f99005121a026698260e1fcc7a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55202f99005121a026698260e1fcc7a2">&#9670;&nbsp;</a></span>AT91C_US_ITERATION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_ITERATION&#160;&#160;&#160;( 0x1 &lt;&lt; 10 ) /* (USART) Max number of Repetitions Reached */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00914">914</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a3f33466540b1af26616115483dadc50a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f33466540b1af26616115483dadc50a">&#9670;&nbsp;</a></span>AT91C_US_MAX_ITER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_MAX_ITER&#160;&#160;&#160;( 0x1 &lt;&lt; 24 ) /* (USART) Number of Repetitions */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00909">909</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af875fd0e9ab43cb42bc2c7a3223f38af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af875fd0e9ab43cb42bc2c7a3223f38af">&#9670;&nbsp;</a></span>AT91C_US_MODE9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_MODE9&#160;&#160;&#160;( 0x1 &lt;&lt; 17 ) /* (USART) 9-bit Character length */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00904">904</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a931e762d6ef61bb5a32327f5c9cec346"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a931e762d6ef61bb5a32327f5c9cec346">&#9670;&nbsp;</a></span>AT91C_US_MSBF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_MSBF&#160;&#160;&#160;( 0x1 &lt;&lt; 16 ) /* (USART) Bit Order */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00903">903</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a5b583db472780465fd7c12d56869e836"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b583db472780465fd7c12d56869e836">&#9670;&nbsp;</a></span>AT91C_US_NACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_NACK&#160;&#160;&#160;( 0x1 &lt;&lt; 13 ) /* (USART) Non Acknowledge */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00915">915</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a4e801e6efe31b19ce0259d2bc7d9bb75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e801e6efe31b19ce0259d2bc7d9bb75">&#9670;&nbsp;</a></span>AT91C_US_NBSTOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_NBSTOP&#160;&#160;&#160;( 0x3 &lt;&lt; 12 ) /* (USART) Number of Stop bits */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00899">899</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aab8436d580c1da51295b1a12ab1475b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab8436d580c1da51295b1a12ab1475b4">&#9670;&nbsp;</a></span>AT91C_US_NBSTOP_15_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_NBSTOP_15_BIT&#160;&#160;&#160;( 0x1 &lt;&lt; 12 ) /* (USART) Asynchronous (SYNC=0) 2 stop bits Synchronous (SYNC=1) 2 stop bits */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00901">901</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae6197043098a1d7254e57377a20a6d1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6197043098a1d7254e57377a20a6d1d">&#9670;&nbsp;</a></span>AT91C_US_NBSTOP_1_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_NBSTOP_1_BIT&#160;&#160;&#160;( 0x0 &lt;&lt; 12 ) /* (USART) 1 stop bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00900">900</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af7368a739bd3b1d9eb2376ec66b549da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7368a739bd3b1d9eb2376ec66b549da">&#9670;&nbsp;</a></span>AT91C_US_NBSTOP_2_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_NBSTOP_2_BIT&#160;&#160;&#160;( 0x2 &lt;&lt; 12 ) /* (USART) 2 stop bits */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00902">902</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a257c98ad8375c37549893754d71d847d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a257c98ad8375c37549893754d71d847d">&#9670;&nbsp;</a></span>AT91C_US_OVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_OVER&#160;&#160;&#160;( 0x1 &lt;&lt; 19 ) /* (USART) Over Sampling <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00906">906</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aea21ef19c312358353fbb5f992160e57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea21ef19c312358353fbb5f992160e57">&#9670;&nbsp;</a></span>AT91C_US_OVRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_OVRE&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )  /* (DBGU) Overrun Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00229">229</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a1c4a7e3caf7bbcfd26975147d565ea6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c4a7e3caf7bbcfd26975147d565ea6d">&#9670;&nbsp;</a></span>AT91C_US_PAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_PAR&#160;&#160;&#160;( 0x7 &lt;&lt; 9 )  /* (DBGU) Parity type */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00212">212</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af3f0e65596c98c22768b44e1d640071e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3f0e65596c98c22768b44e1d640071e">&#9670;&nbsp;</a></span>AT91C_US_PAR_EVEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_PAR_EVEN&#160;&#160;&#160;( 0x0 &lt;&lt; 9 )  /* (DBGU) Even Parity */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00213">213</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa062988aba8a352fad7dfd83af003d89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa062988aba8a352fad7dfd83af003d89">&#9670;&nbsp;</a></span>AT91C_US_PAR_MARK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_PAR_MARK&#160;&#160;&#160;( 0x3 &lt;&lt; 9 )  /* (DBGU) Parity forced <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> 1 (Mark) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00216">216</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a8cc9b4f4ced402d5a60422015497bc1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cc9b4f4ced402d5a60422015497bc1a">&#9670;&nbsp;</a></span>AT91C_US_PAR_MULTI_DROP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_PAR_MULTI_DROP&#160;&#160;&#160;( 0x6 &lt;&lt; 9 )  /* (DBGU) Multi-drop mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00218">218</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a5487ae098e64da65b30e9e46eac4e9f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5487ae098e64da65b30e9e46eac4e9f1">&#9670;&nbsp;</a></span>AT91C_US_PAR_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_PAR_NONE&#160;&#160;&#160;( 0x4 &lt;&lt; 9 )  /* (DBGU) No Parity */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00217">217</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa4208c99f58575fc74238129af7f44e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4208c99f58575fc74238129af7f44e5">&#9670;&nbsp;</a></span>AT91C_US_PAR_ODD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_PAR_ODD&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )  /* (DBGU) Odd Parity */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00214">214</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a18630918fdd31d05d09c40a75e5ef233"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18630918fdd31d05d09c40a75e5ef233">&#9670;&nbsp;</a></span>AT91C_US_PAR_SPACE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_PAR_SPACE&#160;&#160;&#160;( 0x2 &lt;&lt; 9 )  /* (DBGU) Parity forced <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> 0 (Space) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00215">215</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a9b44e3508f60906033f7755c9a2eda84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b44e3508f60906033f7755c9a2eda84">&#9670;&nbsp;</a></span>AT91C_US_PARE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_PARE&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )  /* (DBGU) Parity Error Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00231">231</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a83f36ddece1b0f57d3c165b281c2a457"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83f36ddece1b0f57d3c165b281c2a457">&#9670;&nbsp;</a></span>AT91C_US_RETTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_RETTO&#160;&#160;&#160;( 0x1 &lt;&lt; 15 ) /* (USART) Rearm Time-out */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00873">873</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a78aad73d3d671a4b4835ab8de978e454"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78aad73d3d671a4b4835ab8de978e454">&#9670;&nbsp;</a></span>AT91C_US_RI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_RI&#160;&#160;&#160;( 0x1 &lt;&lt; 20 )         /* (USART) Image of RI Input */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00923">923</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a8b12a4e70bafb2468ce3407cdc13ea02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b12a4e70bafb2468ce3407cdc13ea02">&#9670;&nbsp;</a></span>AT91C_US_RIIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_RIIC&#160;&#160;&#160;( 0x1 &lt;&lt; 16 ) /* (USART) Ring INdicator Input Change Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00916">916</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a9696b5b211bed0957e0ce3fbb407e13b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9696b5b211bed0957e0ce3fbb407e13b">&#9670;&nbsp;</a></span>AT91C_US_RSTIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_RSTIT&#160;&#160;&#160;( 0x1 &lt;&lt; 13 ) /* (USART) Reset Iterations */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00871">871</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a7a9ec9ae8d3b8647cb0387535fe99878"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a9ec9ae8d3b8647cb0387535fe99878">&#9670;&nbsp;</a></span>AT91C_US_RSTNACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_RSTNACK&#160;&#160;&#160;( 0x1 &lt;&lt; 14 ) /* (USART) Reset Non Acknowledge */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00872">872</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a8f930447864be8dfd2e2301aadbcf33a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f930447864be8dfd2e2301aadbcf33a">&#9670;&nbsp;</a></span>AT91C_US_RSTRX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_RSTRX&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )  /* (DBGU) Reset Receiver */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00205">205</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ad6068f29012e7e34052e5fe9e4a22249"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6068f29012e7e34052e5fe9e4a22249">&#9670;&nbsp;</a></span>AT91C_US_RSTSTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_RSTSTA&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )  /* (USART) Reset Status Bits */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00866">866</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a317d8138a2551b50d0d8416441925d66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a317d8138a2551b50d0d8416441925d66">&#9670;&nbsp;</a></span>AT91C_US_RSTTX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_RSTTX&#160;&#160;&#160;( 0x1 &lt;&lt; 3 )  /* (DBGU) Reset Transmitter */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00206">206</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a211282d443fd0b66b9aeb52269bf8a19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a211282d443fd0b66b9aeb52269bf8a19">&#9670;&nbsp;</a></span>AT91C_US_RTSDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_RTSDIS&#160;&#160;&#160;( 0x1 &lt;&lt; 19 ) /* (USART) Request <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> Send Disable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00877">877</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="afa2f776efe032418af98b643ffb3f8e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa2f776efe032418af98b643ffb3f8e3">&#9670;&nbsp;</a></span>AT91C_US_RTSEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_RTSEN&#160;&#160;&#160;( 0x1 &lt;&lt; 18 ) /* (USART) Request <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> Send enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00876">876</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a2ec4bfa2ed1550ba194557620bb0e2f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ec4bfa2ed1550ba194557620bb0e2f9">&#9670;&nbsp;</a></span>AT91C_US_RXBRK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_RXBRK&#160;&#160;&#160;( 0x1 &lt;&lt; 2 )  /* (USART) Break Received/End of Break */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00912">912</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a9c23b11a183452c100e58adf7d444b7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c23b11a183452c100e58adf7d444b7a">&#9670;&nbsp;</a></span>AT91C_US_RXBUFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_RXBUFF&#160;&#160;&#160;( 0x1 &lt;&lt; 12 ) /* (DBGU) RXBUFF Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00234">234</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a46c4a2d61496daf9a1146afa4d766b63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46c4a2d61496daf9a1146afa4d766b63">&#9670;&nbsp;</a></span>AT91C_US_RXDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_RXDIS&#160;&#160;&#160;( 0x1 &lt;&lt; 5 )  /* (DBGU) Receiver Disable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00208">208</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a1a8d3d3c9da3ec30865c86195dc52a5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a8d3d3c9da3ec30865c86195dc52a5b">&#9670;&nbsp;</a></span>AT91C_US_RXEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_RXEN&#160;&#160;&#160;( 0x1 &lt;&lt; 4 )  /* (DBGU) Receiver Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00207">207</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a4ad704e305a3a759d6d6c83c3bb8e9b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ad704e305a3a759d6d6c83c3bb8e9b1">&#9670;&nbsp;</a></span>AT91C_US_RXRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_RXRDY&#160;&#160;&#160;( 0x1 &lt;&lt; 0 )  /* (DBGU) RXRDY Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00225">225</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aee64c1f2590ee543e81b7a5f11bbda12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee64c1f2590ee543e81b7a5f11bbda12">&#9670;&nbsp;</a></span>AT91C_US_SENDA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_SENDA&#160;&#160;&#160;( 0x1 &lt;&lt; 12 ) /* (USART) Send Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00870">870</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a34fbaef25acd1b86017f2969bc0af0c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34fbaef25acd1b86017f2969bc0af0c4">&#9670;&nbsp;</a></span>AT91C_US_STPBRK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_STPBRK&#160;&#160;&#160;( 0x1 &lt;&lt; 10 ) /* (USART) Stop Break */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00868">868</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a667a687bad11763e128d9d03f7872462"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a667a687bad11763e128d9d03f7872462">&#9670;&nbsp;</a></span>AT91C_US_STTBRK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_STTBRK&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )  /* (USART) Start Break */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00867">867</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a9bdbe4c51ea6128f03e65e4fe693b68c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bdbe4c51ea6128f03e65e4fe693b68c">&#9670;&nbsp;</a></span>AT91C_US_STTTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_STTTO&#160;&#160;&#160;( 0x1 &lt;&lt; 11 ) /* (USART) Start Time-out */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00869">869</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a6742d5c71293dcf214b58d02f5204ed5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6742d5c71293dcf214b58d02f5204ed5">&#9670;&nbsp;</a></span>AT91C_US_SYNC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_SYNC&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )  /* (USART) Synchronous <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Select */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00898">898</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a5f33b22453ba10500116bee8cd01bb11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f33b22453ba10500116bee8cd01bb11">&#9670;&nbsp;</a></span>AT91C_US_TIMEOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_TIMEOUT&#160;&#160;&#160;( 0x1 &lt;&lt; 8 )  /* (USART) Receiver Time-out */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00913">913</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a2113a040ce814c3a8b410e183944ab6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2113a040ce814c3a8b410e183944ab6a">&#9670;&nbsp;</a></span>AT91C_US_TXBUFE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_TXBUFE&#160;&#160;&#160;( 0x1 &lt;&lt; 11 ) /* (DBGU) TXBUFE Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00233">233</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a3ec68a2522316c5c2489efd6431b822b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ec68a2522316c5c2489efd6431b822b">&#9670;&nbsp;</a></span>AT91C_US_TXDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_TXDIS&#160;&#160;&#160;( 0x1 &lt;&lt; 7 )  /* (DBGU) Transmitter Disable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00210">210</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a962f85c7a326db03806303c2cf573c49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a962f85c7a326db03806303c2cf573c49">&#9670;&nbsp;</a></span>AT91C_US_TXEMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_TXEMPTY&#160;&#160;&#160;( 0x1 &lt;&lt; 9 )  /* (DBGU) TXEMPTY Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00232">232</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ab8c8726dcdcc73a5b961bf3d1e7b9fe1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8c8726dcdcc73a5b961bf3d1e7b9fe1">&#9670;&nbsp;</a></span>AT91C_US_TXEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_TXEN&#160;&#160;&#160;( 0x1 &lt;&lt; 6 )  /* (DBGU) Transmitter Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00209">209</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ad4db31f98adb8b55b5d3d775cd5a3f2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4db31f98adb8b55b5d3d775cd5a3f2a">&#9670;&nbsp;</a></span>AT91C_US_TXRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_TXRDY&#160;&#160;&#160;( 0x1 &lt;&lt; 1 )  /* (DBGU) TXRDY Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00226">226</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a54b74c8e47f7ab03edb6f2fa771bb8c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54b74c8e47f7ab03edb6f2fa771bb8c9">&#9670;&nbsp;</a></span>AT91C_US_USMODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_USMODE&#160;&#160;&#160;( 0xF &lt;&lt; 0 )  /* (USART) Usart mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00879">879</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aff13736853d74e95c9bdf99b4d1d50c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff13736853d74e95c9bdf99b4d1d50c2">&#9670;&nbsp;</a></span>AT91C_US_USMODE_HWHSH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_USMODE_HWHSH&#160;&#160;&#160;( 0x2 )       /* (USART) Hardware Handshaking */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00882">882</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac312d738280e765e9889e11981230bec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac312d738280e765e9889e11981230bec">&#9670;&nbsp;</a></span>AT91C_US_USMODE_IRDA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_USMODE_IRDA&#160;&#160;&#160;( 0x8 )       /* (USART) IrDA */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00886">886</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a485a64212cf24e677c95d32e0bf77bf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a485a64212cf24e677c95d32e0bf77bf4">&#9670;&nbsp;</a></span>AT91C_US_USMODE_ISO7816_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_USMODE_ISO7816_0&#160;&#160;&#160;( 0x4 )       /* (USART) ISO7816 protocol: T = 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00884">884</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a426462a8b108ad93aeee66c233ef7cfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a426462a8b108ad93aeee66c233ef7cfe">&#9670;&nbsp;</a></span>AT91C_US_USMODE_ISO7816_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_USMODE_ISO7816_1&#160;&#160;&#160;( 0x6 )       /* (USART) ISO7816 protocol: T = 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00885">885</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a4785752b1bad8fdd33e9e2e211deb4ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4785752b1bad8fdd33e9e2e211deb4ad">&#9670;&nbsp;</a></span>AT91C_US_USMODE_MODEM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_USMODE_MODEM&#160;&#160;&#160;( 0x3 )       /* (USART) Modem */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00883">883</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aedc8f1da3d47745d56ae7a94c9900e53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedc8f1da3d47745d56ae7a94c9900e53">&#9670;&nbsp;</a></span>AT91C_US_USMODE_NORMAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_USMODE_NORMAL&#160;&#160;&#160;( 0x0 )       /* (USART) Normal */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00880">880</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a08841e157236369a9878ee21539c937a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08841e157236369a9878ee21539c937a">&#9670;&nbsp;</a></span>AT91C_US_USMODE_RS485</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_USMODE_RS485&#160;&#160;&#160;( 0x1 )       /* (USART) RS485 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00881">881</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a1ef61ea6cfc34a336b371add0d0e7bce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ef61ea6cfc34a336b371add0d0e7bce">&#9670;&nbsp;</a></span>AT91C_US_USMODE_SWHSH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_US_USMODE_SWHSH&#160;&#160;&#160;( 0xC )       /* (USART) Software Handshaking */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00887">887</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="afc2e9f8d797399fc2a9a92330c1feea1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc2e9f8d797399fc2a9a92330c1feea1">&#9670;&nbsp;</a></span>AT91C_WDTC_WDCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_WDTC_WDCR&#160;&#160;&#160;( 0xFFFFFD40 ) /* (WDTC) Watchdog Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01391">1391</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a0ca679be254c23a41dc8c04f78d4a6f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ca679be254c23a41dc8c04f78d4a6f4">&#9670;&nbsp;</a></span>AT91C_WDTC_WDMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_WDTC_WDMR&#160;&#160;&#160;( 0xFFFFFD44 ) /* (WDTC) Watchdog <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01389">1389</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af678a558e212a430e97466a931248b0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af678a558e212a430e97466a931248b0b">&#9670;&nbsp;</a></span>AT91C_WDTC_WDSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91C_WDTC_WDSR&#160;&#160;&#160;( 0xFFFFFD48 ) /* (WDTC) Watchdog Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01390">1390</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac41ecef7cbcca0567b1bdf0bcbd1e745"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac41ecef7cbcca0567b1bdf0bcbd1e745">&#9670;&nbsp;</a></span>CKGR_MCFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_MCFR&#160;&#160;&#160;( 4 )           /* Main Clock  Frequency Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00303">303</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a108629f56688058183fff4032ed2a7dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a108629f56688058183fff4032ed2a7dd">&#9670;&nbsp;</a></span>CKGR_MOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_MOR&#160;&#160;&#160;( 0 )           /* Main Oscillator Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00302">302</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac3306a289bc7223f867537a5dde62dbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3306a289bc7223f867537a5dde62dbd">&#9670;&nbsp;</a></span>CKGR_PLLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_PLLR&#160;&#160;&#160;( 12 )          /* PLL Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00304">304</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a7294d16f4b419badc0e85065cbb35aee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7294d16f4b419badc0e85065cbb35aee">&#9670;&nbsp;</a></span>DBGU_BRGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_BRGR&#160;&#160;&#160;( 32 )        /* Baud Rate Generator Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00190">190</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a0bc68a5e61f01d5fb89a64a6b492c8ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bc68a5e61f01d5fb89a64a6b492c8ea">&#9670;&nbsp;</a></span>DBGU_C1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_C1R&#160;&#160;&#160;( 64 )        /* Chip ID1 Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00191">191</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a97b00ed5ecc0a5845f0b2bb2cb7b9bb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97b00ed5ecc0a5845f0b2bb2cb7b9bb8">&#9670;&nbsp;</a></span>DBGU_C2R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_C2R&#160;&#160;&#160;( 68 )        /* Chip ID2 Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00192">192</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a636129fb1fe88fa7626fa5e839a4cd96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a636129fb1fe88fa7626fa5e839a4cd96">&#9670;&nbsp;</a></span>DBGU_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_CR&#160;&#160;&#160;( 0 )         /* Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00182">182</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a63d15c1009ac8ec1089b8682f00c9388"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63d15c1009ac8ec1089b8682f00c9388">&#9670;&nbsp;</a></span>DBGU_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_CSR&#160;&#160;&#160;( 20 )        /* Channel Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00187">187</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ad1a2b93d7e85a462386c68c4aa5f355c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1a2b93d7e85a462386c68c4aa5f355c">&#9670;&nbsp;</a></span>DBGU_FNTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_FNTR&#160;&#160;&#160;( 72 )        /* Force NTRST Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00193">193</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a09c8287d3dca32acd1de9c0b879f63a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09c8287d3dca32acd1de9c0b879f63a1">&#9670;&nbsp;</a></span>DBGU_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_IDR&#160;&#160;&#160;( 12 )        /* Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00185">185</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a4db133002486d95fe3dc4bc9fe329b00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4db133002486d95fe3dc4bc9fe329b00">&#9670;&nbsp;</a></span>DBGU_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_IER&#160;&#160;&#160;( 8 )         /* Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00184">184</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="afae739a91976e5440524cf8cb8b8ff38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afae739a91976e5440524cf8cb8b8ff38">&#9670;&nbsp;</a></span>DBGU_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_IMR&#160;&#160;&#160;( 16 )        /* Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00186">186</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a03e3ab059098a2b5966552be3dbc90a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03e3ab059098a2b5966552be3dbc90a9">&#9670;&nbsp;</a></span>DBGU_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_MR&#160;&#160;&#160;( 4 )         /* <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00183">183</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a50ee7be1c294149e956c1e4b3fd24943"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50ee7be1c294149e956c1e4b3fd24943">&#9670;&nbsp;</a></span>DBGU_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_PTCR&#160;&#160;&#160;( 288 )       /* PDC Transfer Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00202">202</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="afbdca4231abeb62d6211f0bf8dc2c150"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbdca4231abeb62d6211f0bf8dc2c150">&#9670;&nbsp;</a></span>DBGU_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_PTSR&#160;&#160;&#160;( 292 )       /* PDC Transfer Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00203">203</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a9787d54ed9c35f81a54a6506a4d66707"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9787d54ed9c35f81a54a6506a4d66707">&#9670;&nbsp;</a></span>DBGU_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_RCR&#160;&#160;&#160;( 260 )       /* Receive Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00195">195</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a5108aba8763474241e398c6f3a18e18d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5108aba8763474241e398c6f3a18e18d">&#9670;&nbsp;</a></span>DBGU_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_RHR&#160;&#160;&#160;( 24 )        /* Receiver Holding Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00188">188</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aced0a21de3086aa9d9b0002bb071cd8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aced0a21de3086aa9d9b0002bb071cd8a">&#9670;&nbsp;</a></span>DBGU_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_RNCR&#160;&#160;&#160;( 276 )       /* Receive Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00199">199</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a85dcb00220e4adeb7b6997106505410a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85dcb00220e4adeb7b6997106505410a">&#9670;&nbsp;</a></span>DBGU_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_RNPR&#160;&#160;&#160;( 272 )       /* Receive Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00198">198</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a04444ac64596752eb8315f48ddcc54c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04444ac64596752eb8315f48ddcc54c3">&#9670;&nbsp;</a></span>DBGU_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_RPR&#160;&#160;&#160;( 256 )       /* Receive Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00194">194</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a65ca0abbd25c197e0fe32e3e6c6b27a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65ca0abbd25c197e0fe32e3e6c6b27a6">&#9670;&nbsp;</a></span>DBGU_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_TCR&#160;&#160;&#160;( 268 )       /* Transmit Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00197">197</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a9697ac8a6a2782ed74d793df6049914f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9697ac8a6a2782ed74d793df6049914f">&#9670;&nbsp;</a></span>DBGU_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_THR&#160;&#160;&#160;( 28 )        /* Transmitter Holding Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00189">189</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="abbe5d6750998148b474737893ae1f80d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbe5d6750998148b474737893ae1f80d">&#9670;&nbsp;</a></span>DBGU_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_TNCR&#160;&#160;&#160;( 284 )       /* Transmit Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00201">201</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a0ccf71445d758d9b64da81a070ff7f21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ccf71445d758d9b64da81a070ff7f21">&#9670;&nbsp;</a></span>DBGU_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_TNPR&#160;&#160;&#160;( 280 )       /* Transmit Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00200">200</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ab4af8e089131596c3609fe6e8786f55f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4af8e089131596c3609fe6e8786f55f">&#9670;&nbsp;</a></span>DBGU_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_TPR&#160;&#160;&#160;( 264 )       /* Transmit Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00196">196</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa4c2626d6c2ac373cea862f15516a0b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4c2626d6c2ac373cea862f15516a0b0">&#9670;&nbsp;</a></span>MC_AASR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC_AASR&#160;&#160;&#160;( 8 )          /* MC Abort Address Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00483">483</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae1e9197a40479407c29f7efb1a8efd9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1e9197a40479407c29f7efb1a8efd9a">&#9670;&nbsp;</a></span>MC_ASR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC_ASR&#160;&#160;&#160;( 4 )          /* MC Abort Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00482">482</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ab7f999f08036052b9db3f03405bf54ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7f999f08036052b9db3f03405bf54ae">&#9670;&nbsp;</a></span>MC_FCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC_FCR&#160;&#160;&#160;( 100 )        /* MC Flash Command Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00485">485</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a56e71c1eef6133561636a2dad91b5121"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56e71c1eef6133561636a2dad91b5121">&#9670;&nbsp;</a></span>MC_FMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC_FMR&#160;&#160;&#160;( 96 )         /* MC Flash <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00484">484</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a2ea651b93de3a0e8226b2a7badc16406"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ea651b93de3a0e8226b2a7badc16406">&#9670;&nbsp;</a></span>MC_FSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC_FSR&#160;&#160;&#160;( 104 )        /* MC Flash Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00486">486</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a7e9f7a3dc2cf529348f2295ad21b3025"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e9f7a3dc2cf529348f2295ad21b3025">&#9670;&nbsp;</a></span>MC_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC_RCR&#160;&#160;&#160;( 0 )          /* MC Remap Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00481">481</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa155efed7249b18df530b0b4a3a7415a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa155efed7249b18df530b0b4a3a7415a">&#9670;&nbsp;</a></span>PDC_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PTCR&#160;&#160;&#160;( 32 )       /* PDC Transfer Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00255">255</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a78f7329128dad941d291504486f81f6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78f7329128dad941d291504486f81f6b">&#9670;&nbsp;</a></span>PDC_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PTSR&#160;&#160;&#160;( 36 )       /* PDC Transfer Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00256">256</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac5fa6b0c9621431aab2aa136a94bf7cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5fa6b0c9621431aab2aa136a94bf7cb">&#9670;&nbsp;</a></span>PDC_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_RCR&#160;&#160;&#160;( 4 )        /* Receive Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00248">248</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a74bfffc609537ca3798a0caeed1e2190"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74bfffc609537ca3798a0caeed1e2190">&#9670;&nbsp;</a></span>PDC_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_RNCR&#160;&#160;&#160;( 20 )       /* Receive Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00252">252</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa59bd562f96ad6b925f776b58d6999bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa59bd562f96ad6b925f776b58d6999bf">&#9670;&nbsp;</a></span>PDC_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_RNPR&#160;&#160;&#160;( 16 )       /* Receive Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00251">251</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a7b31ac1f3659c1f785cec238630147f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b31ac1f3659c1f785cec238630147f3">&#9670;&nbsp;</a></span>PDC_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_RPR&#160;&#160;&#160;( 0 )        /* Receive Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00247">247</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a144b98c793817e9d3a492a08781e174a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a144b98c793817e9d3a492a08781e174a">&#9670;&nbsp;</a></span>PDC_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_TCR&#160;&#160;&#160;( 12 )       /* Transmit Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00250">250</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae344eff967ecdbdc375008d4760b9914"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae344eff967ecdbdc375008d4760b9914">&#9670;&nbsp;</a></span>PDC_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_TNCR&#160;&#160;&#160;( 28 )       /* Transmit Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00254">254</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a806d975a853e23c7a1f218e92c4b1866"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a806d975a853e23c7a1f218e92c4b1866">&#9670;&nbsp;</a></span>PDC_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_TNPR&#160;&#160;&#160;( 24 )       /* Transmit Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00253">253</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a28fec415cbad37e2befaa1b51849e20e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28fec415cbad37e2befaa1b51849e20e">&#9670;&nbsp;</a></span>PDC_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_TPR&#160;&#160;&#160;( 8 )        /* Transmit Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00249">249</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac53695dc2016de7e37e9b9bba37ea812"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac53695dc2016de7e37e9b9bba37ea812">&#9670;&nbsp;</a></span>PIO_ABSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_ABSR&#160;&#160;&#160;( 120 ) /* AB Select Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00293">293</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a8892afaa8c312cb0dc2358e801822b70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8892afaa8c312cb0dc2358e801822b70">&#9670;&nbsp;</a></span>PIO_ASR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_ASR&#160;&#160;&#160;( 112 ) /* Select <a class="el" href="Softune_2MB96340_2port_8c.html#ae2572b8ee3e438f22571e0214222bd1b">A</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00291">291</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a4c6bc543f491bba2e3d2e75b2a7d9cc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c6bc543f491bba2e3d2e75b2a7d9cc9">&#9670;&nbsp;</a></span>PIO_BSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_BSR&#160;&#160;&#160;( 116 ) /* Select B Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00292">292</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a08afe74b98d59d6e30a205282746e95e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08afe74b98d59d6e30a205282746e95e">&#9670;&nbsp;</a></span>PIO_CODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_CODR&#160;&#160;&#160;( 52 )  /* Clear Output Data Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00278">278</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aaa8f05e79d7030dd3e8ec1d708206aca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa8f05e79d7030dd3e8ec1d708206aca">&#9670;&nbsp;</a></span>PIO_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_IDR&#160;&#160;&#160;( 68 )  /* Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00282">282</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a014caab2c2b72dc9bd385986a1f1af93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a014caab2c2b72dc9bd385986a1f1af93">&#9670;&nbsp;</a></span>PIO_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_IER&#160;&#160;&#160;( 64 )  /* Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00281">281</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a57d0f880bae7b079a744e81117e38fba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57d0f880bae7b079a744e81117e38fba">&#9670;&nbsp;</a></span>PIO_IFDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_IFDR&#160;&#160;&#160;( 36 )  /* Input Filter Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00275">275</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="adbf881c6dbdbfbefc7a8d47bba3831a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbf881c6dbdbfbefc7a8d47bba3831a7">&#9670;&nbsp;</a></span>PIO_IFER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_IFER&#160;&#160;&#160;( 32 )  /* Input Filter Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00274">274</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aaee86796b6c7377f45af8fa9214bbedd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaee86796b6c7377f45af8fa9214bbedd">&#9670;&nbsp;</a></span>PIO_IFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_IFSR&#160;&#160;&#160;( 40 )  /* Input Filter Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00276">276</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a87a64ea0663c5fee9916973346c7636c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87a64ea0663c5fee9916973346c7636c">&#9670;&nbsp;</a></span>PIO_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_IMR&#160;&#160;&#160;( 72 )  /* Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00283">283</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a28b6a2f5e80abe2d195bed6d76a6eb03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28b6a2f5e80abe2d195bed6d76a6eb03">&#9670;&nbsp;</a></span>PIO_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_ISR&#160;&#160;&#160;( 76 )  /* Interrupt Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00284">284</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a97ca65c7bdbff0bf5aa96b25f27352c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97ca65c7bdbff0bf5aa96b25f27352c4">&#9670;&nbsp;</a></span>PIO_MDDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_MDDR&#160;&#160;&#160;( 84 )  /* Multi-driver Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00286">286</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ad743360c2adc19dc0b86849ee697b3d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad743360c2adc19dc0b86849ee697b3d8">&#9670;&nbsp;</a></span>PIO_MDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_MDER&#160;&#160;&#160;( 80 )  /* Multi-driver Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00285">285</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af9a280e128a8b451a04dad70d3d74cc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9a280e128a8b451a04dad70d3d74cc7">&#9670;&nbsp;</a></span>PIO_MDSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_MDSR&#160;&#160;&#160;( 88 )  /* Multi-driver Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00287">287</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="afc9c83f7a53520d6f0a4693ed1a71290"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc9c83f7a53520d6f0a4693ed1a71290">&#9670;&nbsp;</a></span>PIO_ODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_ODR&#160;&#160;&#160;( 20 )  /* Output Disable Registerr */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00272">272</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aabe5107a622c09e8a890796c31f0eadb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabe5107a622c09e8a890796c31f0eadb">&#9670;&nbsp;</a></span>PIO_ODSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_ODSR&#160;&#160;&#160;( 56 )  /* Output Data Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00279">279</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a626bde48733b96df120da1492cc7f657"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a626bde48733b96df120da1492cc7f657">&#9670;&nbsp;</a></span>PIO_OER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_OER&#160;&#160;&#160;( 16 )  /* Output Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00271">271</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af8bdb0ba10c8c78d1285766910b7a450"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8bdb0ba10c8c78d1285766910b7a450">&#9670;&nbsp;</a></span>PIO_OSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_OSR&#160;&#160;&#160;( 24 )  /* Output Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00273">273</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a5e08fb0736743b6137863d98fcf23e80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e08fb0736743b6137863d98fcf23e80">&#9670;&nbsp;</a></span>PIO_OWDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_OWDR&#160;&#160;&#160;( 164 ) /* Output Write Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00295">295</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a263ada7a907422d8ab5221ef8709a85e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a263ada7a907422d8ab5221ef8709a85e">&#9670;&nbsp;</a></span>PIO_OWER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_OWER&#160;&#160;&#160;( 160 ) /* Output Write Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00294">294</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a08b4ec1d1eb01b2118748bb85c1d377e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08b4ec1d1eb01b2118748bb85c1d377e">&#9670;&nbsp;</a></span>PIO_OWSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_OWSR&#160;&#160;&#160;( 168 ) /* Output Write Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00296">296</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a52661d47da252fca8ab4b4d74d81b2e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52661d47da252fca8ab4b4d74d81b2e1">&#9670;&nbsp;</a></span>PIO_PDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_PDR&#160;&#160;&#160;( 4 )   /* PIO Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00269">269</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a2c967f26a206cd809e6fe94cd9db48f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c967f26a206cd809e6fe94cd9db48f9">&#9670;&nbsp;</a></span>PIO_PDSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_PDSR&#160;&#160;&#160;( 60 )  /* Pin Data Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00280">280</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a6f1c3a5948df39dd5472e3f5aca32fea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f1c3a5948df39dd5472e3f5aca32fea">&#9670;&nbsp;</a></span>PIO_PER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_PER&#160;&#160;&#160;( 0 )   /* PIO Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00268">268</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aff84c9e7b86121cf18fa95938d6b2021"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff84c9e7b86121cf18fa95938d6b2021">&#9670;&nbsp;</a></span>PIO_PPUDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_PPUDR&#160;&#160;&#160;( 96 )  /* Pull-up Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00288">288</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ad4ac599969dee1d68a7b6917601bf120"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4ac599969dee1d68a7b6917601bf120">&#9670;&nbsp;</a></span>PIO_PPUER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_PPUER&#160;&#160;&#160;( 100 ) /* Pull-up Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00289">289</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a6883dfca9ed613d467b440fc8570f67e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6883dfca9ed613d467b440fc8570f67e">&#9670;&nbsp;</a></span>PIO_PPUSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_PPUSR&#160;&#160;&#160;( 104 ) /* Pad Pull-up Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00290">290</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aad72e429751874c88afee54ed4094f4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad72e429751874c88afee54ed4094f4c">&#9670;&nbsp;</a></span>PIO_PSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_PSR&#160;&#160;&#160;( 8 )   /* PIO Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00270">270</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="adef961dcf226c9ec588d2c7fb39ce8f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adef961dcf226c9ec588d2c7fb39ce8f6">&#9670;&nbsp;</a></span>PIO_SODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_SODR&#160;&#160;&#160;( 48 )  /* Set Output Data Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00277">277</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae36e200dd4bdff4e73139eba50b040ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae36e200dd4bdff4e73139eba50b040ff">&#9670;&nbsp;</a></span>PITC_PIIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PITC_PIIR&#160;&#160;&#160;( 12 )           /* Period Interval Image Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00443">443</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="abb6a1f94faa15313ede77ffde49eff5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb6a1f94faa15313ede77ffde49eff5b">&#9670;&nbsp;</a></span>PITC_PIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PITC_PIMR&#160;&#160;&#160;( 0 )            /* Period Interval <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00440">440</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a24f4a83eefa176061d5d110181ce30d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24f4a83eefa176061d5d110181ce30d4">&#9670;&nbsp;</a></span>PITC_PISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PITC_PISR&#160;&#160;&#160;( 4 )            /* Period Interval Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00441">441</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a8c8fd80acd190953633dcbbae6e55ed0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c8fd80acd190953633dcbbae6e55ed0">&#9670;&nbsp;</a></span>PITC_PIVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PITC_PIVR&#160;&#160;&#160;( 8 )            /* Period Interval Value Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00442">442</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae23a907cb7ef6560bf055246a7465722"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae23a907cb7ef6560bf055246a7465722">&#9670;&nbsp;</a></span>PMC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IDR&#160;&#160;&#160;( 100 )       /* Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00344">344</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a4c2d24c6c42778ac54cffb0b264c641f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c2d24c6c42778ac54cffb0b264c641f">&#9670;&nbsp;</a></span>PMC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IER&#160;&#160;&#160;( 96 )        /* Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00343">343</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a59741d665166a51370dad4f6bc48431c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59741d665166a51370dad4f6bc48431c">&#9670;&nbsp;</a></span>PMC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IMR&#160;&#160;&#160;( 108 )       /* Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00346">346</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a30348d55427a5811fe1b61ea4d5f142c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30348d55427a5811fe1b61ea4d5f142c">&#9670;&nbsp;</a></span>PMC_MCFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_MCFR&#160;&#160;&#160;( 36 )        /* Main Clock  Frequency Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00339">339</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a314a6e99b335233bb6335868cf5ea446"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a314a6e99b335233bb6335868cf5ea446">&#9670;&nbsp;</a></span>PMC_MCKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_MCKR&#160;&#160;&#160;( 48 )        /* Master Clock Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00341">341</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a33b63e57e286641dc963e5c6e267f52e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33b63e57e286641dc963e5c6e267f52e">&#9670;&nbsp;</a></span>PMC_MOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_MOR&#160;&#160;&#160;( 32 )        /* Main Oscillator Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00338">338</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a68bfc3402ba2db05d42f9daceeb6c1c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68bfc3402ba2db05d42f9daceeb6c1c1">&#9670;&nbsp;</a></span>PMC_PCDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCDR&#160;&#160;&#160;( 20 )        /* Peripheral Clock Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00336">336</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a17654b41c5f9f88c153bad07eaaf9afc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17654b41c5f9f88c153bad07eaaf9afc">&#9670;&nbsp;</a></span>PMC_PCER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER&#160;&#160;&#160;( 16 )        /* Peripheral Clock Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00335">335</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="adcbdb2898bcbc022d647f11e89fc8077"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcbdb2898bcbc022d647f11e89fc8077">&#9670;&nbsp;</a></span>PMC_PCKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCKR&#160;&#160;&#160;( 64 )        /* Programmable Clock Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00342">342</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae9434030020f0c439e6e27c3e1295fb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9434030020f0c439e6e27c3e1295fb2">&#9670;&nbsp;</a></span>PMC_PCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCSR&#160;&#160;&#160;( 24 )        /* Peripheral Clock Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00337">337</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a45d6947370fcecf22eebd9a8995d3ae2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45d6947370fcecf22eebd9a8995d3ae2">&#9670;&nbsp;</a></span>PMC_PLLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PLLR&#160;&#160;&#160;( 44 )        /* PLL Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00340">340</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa4807f134f3d0d90daa37f59220f6a83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4807f134f3d0d90daa37f59220f6a83">&#9670;&nbsp;</a></span>PMC_SCDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SCDR&#160;&#160;&#160;( 4 )         /* System Clock Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00333">333</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aacd36b77ddfa06bec89a6cd95c831e92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacd36b77ddfa06bec89a6cd95c831e92">&#9670;&nbsp;</a></span>PMC_SCER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SCER&#160;&#160;&#160;( 0 )         /* System Clock Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00332">332</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a72b837f4a2dfe540e16e049c3a20155f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72b837f4a2dfe540e16e049c3a20155f">&#9670;&nbsp;</a></span>PMC_SCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SCSR&#160;&#160;&#160;( 8 )         /* System Clock Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00334">334</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa809adcd1690770e60a2395914c18887"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa809adcd1690770e60a2395914c18887">&#9670;&nbsp;</a></span>PMC_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SR&#160;&#160;&#160;( 104 )       /* Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00345">345</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a743e65c6c68770b8bf204e7c75732d54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a743e65c6c68770b8bf204e7c75732d54">&#9670;&nbsp;</a></span>PWMC_CCNTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMC_CCNTR&#160;&#160;&#160;( 12 )        /* Channel Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01143">1143</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a3ad338103b89eae5a7ad6eb49c879cac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ad338103b89eae5a7ad6eb49c879cac">&#9670;&nbsp;</a></span>PWMC_CDTYR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMC_CDTYR&#160;&#160;&#160;( 4 )         /* Channel Duty Cycle Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01141">1141</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ad4ab53b0d2b14679ab61b334ab29c4b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4ab53b0d2b14679ab61b334ab29c4b9">&#9670;&nbsp;</a></span>PWMC_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMC_CH&#160;&#160;&#160;( 512 )        /* PWMC Channel 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01176">1176</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a632034948348ad1713e632dc47e1a593"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a632034948348ad1713e632dc47e1a593">&#9670;&nbsp;</a></span>PWMC_CMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMC_CMR&#160;&#160;&#160;( 0 )         /* Channel <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01140">1140</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa58744eced11c0ecee4daf466a3b6076"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa58744eced11c0ecee4daf466a3b6076">&#9670;&nbsp;</a></span>PWMC_CPRDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMC_CPRDR&#160;&#160;&#160;( 8 )         /* Channel Period Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01142">1142</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ad84c452b64f96f59b46cc8f1d67f6818"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad84c452b64f96f59b46cc8f1d67f6818">&#9670;&nbsp;</a></span>PWMC_CUPDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMC_CUPDR&#160;&#160;&#160;( 16 )        /* Channel Update Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01144">1144</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a3541a68d876ed13805b8eebdea37d557"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3541a68d876ed13805b8eebdea37d557">&#9670;&nbsp;</a></span>PWMC_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMC_DIS&#160;&#160;&#160;( 8 )          /* PWMC Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01169">1169</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a9c4ed222ead736e732914168ced7b5ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c4ed222ead736e732914168ced7b5ed">&#9670;&nbsp;</a></span>PWMC_ENA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMC_ENA&#160;&#160;&#160;( 4 )          /* PWMC Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01168">1168</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a7028938d7e75a5c678c434eb818dbbad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7028938d7e75a5c678c434eb818dbbad">&#9670;&nbsp;</a></span>PWMC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMC_IDR&#160;&#160;&#160;( 20 )         /* PWMC Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01172">1172</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a4427bc86b9c7afed97310c78a6f0fb35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4427bc86b9c7afed97310c78a6f0fb35">&#9670;&nbsp;</a></span>PWMC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMC_IER&#160;&#160;&#160;( 16 )         /* PWMC Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01171">1171</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ab9351d5f1a187070b0996b81144ea5e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9351d5f1a187070b0996b81144ea5e4">&#9670;&nbsp;</a></span>PWMC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMC_IMR&#160;&#160;&#160;( 24 )         /* PWMC Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01173">1173</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a7bbbd577e073a0765a21a6951068ffa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bbbd577e073a0765a21a6951068ffa1">&#9670;&nbsp;</a></span>PWMC_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMC_ISR&#160;&#160;&#160;( 28 )         /* PWMC Interrupt Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01174">1174</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="afc236ccdfde1b75798af8efac0a3882b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc236ccdfde1b75798af8efac0a3882b">&#9670;&nbsp;</a></span>PWMC_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMC_MR&#160;&#160;&#160;( 0 )          /* PWMC <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01167">1167</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a36f3eaa4231551e9ac9f722c67e8e60a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36f3eaa4231551e9ac9f722c67e8e60a">&#9670;&nbsp;</a></span>PWMC_Reserved</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMC_Reserved&#160;&#160;&#160;( 20 )        /* Reserved */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01145">1145</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac77d514f3dd8679c6122e7b232045b42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac77d514f3dd8679c6122e7b232045b42">&#9670;&nbsp;</a></span>PWMC_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMC_SR&#160;&#160;&#160;( 12 )         /* PWMC Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01170">1170</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="acd999344c479583f3c398ec7e1c7daa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd999344c479583f3c398ec7e1c7daa8">&#9670;&nbsp;</a></span>PWMC_VR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMC_VR&#160;&#160;&#160;( 252 )        /* PWMC <a class="el" href="Gbox420__Nano__Hempy_2Settings_8h.html#a01937197911f21a710b172ba8d9bee6c">Version</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01175">1175</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a65eef9c52ae8e17ad24d08d201fc23b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65eef9c52ae8e17ad24d08d201fc23b9">&#9670;&nbsp;</a></span>RSTC_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSTC_RCR&#160;&#160;&#160;( 0 )          /* Reset Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00389">389</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a713bcfabe6192dee6831a01fe985ac1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a713bcfabe6192dee6831a01fe985ac1e">&#9670;&nbsp;</a></span>RSTC_RMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSTC_RMR&#160;&#160;&#160;( 8 )          /* Reset <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00391">391</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a65c5b32727f286fc04eff758d2d0a08b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65c5b32727f286fc04eff758d2d0a08b">&#9670;&nbsp;</a></span>RSTC_RSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSTC_RSR&#160;&#160;&#160;( 4 )          /* Reset Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00390">390</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ace1e332520140ed8c5074b316751663d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace1e332520140ed8c5074b316751663d">&#9670;&nbsp;</a></span>RTTC_RTAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTTC_RTAR&#160;&#160;&#160;( 4 )           /* Real-time Alarm Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00420">420</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af77546b861a679c9b0d8fc3daf11aaf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af77546b861a679c9b0d8fc3daf11aaf1">&#9670;&nbsp;</a></span>RTTC_RTMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTTC_RTMR&#160;&#160;&#160;( 0 )           /* Real-time <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00419">419</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a9bcfeccf1ff30f0ef923de0ab78aa702"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bcfeccf1ff30f0ef923de0ab78aa702">&#9670;&nbsp;</a></span>RTTC_RTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTTC_RTSR&#160;&#160;&#160;( 12 )          /* Real-time Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00422">422</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a87bf08880c99cb1e0f829b880601c7f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87bf08880c99cb1e0f829b880601c7f2">&#9670;&nbsp;</a></span>RTTC_RTVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTTC_RTVR&#160;&#160;&#160;( 8 )           /* Real-time Value Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00421">421</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a3ecc73f7a1477b6815f7f7937eebaefc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ecc73f7a1477b6815f7f7937eebaefc">&#9670;&nbsp;</a></span>SPI_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR&#160;&#160;&#160;( 0 )           /* Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00558">558</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aebf7e3bb7dc75c104a86d5ed0a215d87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebf7e3bb7dc75c104a86d5ed0a215d87">&#9670;&nbsp;</a></span>SPI_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR&#160;&#160;&#160;( 48 )          /* Chip Select Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00566">566</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a91170c22aef8cb6ac75d82e09b7ffc80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91170c22aef8cb6ac75d82e09b7ffc80">&#9670;&nbsp;</a></span>SPI_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IDR&#160;&#160;&#160;( 24 )          /* Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00564">564</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a26b7c15b3b208fc90b3d65f6d22bcbf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26b7c15b3b208fc90b3d65f6d22bcbf1">&#9670;&nbsp;</a></span>SPI_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IER&#160;&#160;&#160;( 20 )          /* Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00563">563</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a248f573b7253a81e11388070b46a7f5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a248f573b7253a81e11388070b46a7f5a">&#9670;&nbsp;</a></span>SPI_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IMR&#160;&#160;&#160;( 28 )          /* Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00565">565</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac7ef4bc319505d5dec038a619132b3a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7ef4bc319505d5dec038a619132b3a2">&#9670;&nbsp;</a></span>SPI_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MR&#160;&#160;&#160;( 4 )           /* <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00559">559</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a1a25f44997fe9960b77f5c8c069bf3cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a25f44997fe9960b77f5c8c069bf3cc">&#9670;&nbsp;</a></span>SPI_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PTCR&#160;&#160;&#160;( 288 )         /* PDC Transfer Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00575">575</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ab11506aea0bf5eaa006bd649e8bfc949"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab11506aea0bf5eaa006bd649e8bfc949">&#9670;&nbsp;</a></span>SPI_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PTSR&#160;&#160;&#160;( 292 )         /* PDC Transfer Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00576">576</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae9a9d4f4b01d03cb7cb34ea12d911602"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9a9d4f4b01d03cb7cb34ea12d911602">&#9670;&nbsp;</a></span>SPI_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RCR&#160;&#160;&#160;( 260 )         /* Receive Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00568">568</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a41ec241fd319fafc815be1fa76aedae7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41ec241fd319fafc815be1fa76aedae7">&#9670;&nbsp;</a></span>SPI_RDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RDR&#160;&#160;&#160;( 8 )           /* Receive Data Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00560">560</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a84a51fcb532802be27b13e84aaed4427"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84a51fcb532802be27b13e84aaed4427">&#9670;&nbsp;</a></span>SPI_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RNCR&#160;&#160;&#160;( 276 )         /* Receive Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00572">572</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a44a7cc9d68ea2523442ec9f4858d7c98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44a7cc9d68ea2523442ec9f4858d7c98">&#9670;&nbsp;</a></span>SPI_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RNPR&#160;&#160;&#160;( 272 )         /* Receive Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00571">571</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a7d701fb72ab2c25c45b48879c92341d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d701fb72ab2c25c45b48879c92341d8">&#9670;&nbsp;</a></span>SPI_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RPR&#160;&#160;&#160;( 256 )         /* Receive Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00567">567</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac2725a893e2f98de37d81e119fa56799"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2725a893e2f98de37d81e119fa56799">&#9670;&nbsp;</a></span>SPI_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR&#160;&#160;&#160;( 16 )          /* Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00562">562</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="adb360b2cc3fc823994d9f334867c72af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb360b2cc3fc823994d9f334867c72af">&#9670;&nbsp;</a></span>SPI_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TCR&#160;&#160;&#160;( 268 )         /* Transmit Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00570">570</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a34252b62e862054c2f9b7b13d64df1c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34252b62e862054c2f9b7b13d64df1c6">&#9670;&nbsp;</a></span>SPI_TDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TDR&#160;&#160;&#160;( 12 )          /* Transmit Data Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00561">561</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a8600c52bc41bbc70d2822cac80ae3b44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8600c52bc41bbc70d2822cac80ae3b44">&#9670;&nbsp;</a></span>SPI_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TNCR&#160;&#160;&#160;( 284 )         /* Transmit Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00574">574</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af51f8df174d7da1a54d0389687bf12c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af51f8df174d7da1a54d0389687bf12c3">&#9670;&nbsp;</a></span>SPI_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TNPR&#160;&#160;&#160;( 280 )         /* Transmit Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00573">573</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a64855396677fb870d2804747d1183ec9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64855396677fb870d2804747d1183ec9">&#9670;&nbsp;</a></span>SPI_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TPR&#160;&#160;&#160;( 264 )         /* Transmit Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00569">569</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ad3108df745eed38dbacdf7af537e1e8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3108df745eed38dbacdf7af537e1e8b">&#9670;&nbsp;</a></span>SSC_CMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_CMR&#160;&#160;&#160;( 4 )          /* Clock <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00740">740</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a8333a0d563246b070743867d7ee973be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8333a0d563246b070743867d7ee973be">&#9670;&nbsp;</a></span>SSC_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_CR&#160;&#160;&#160;( 0 )          /* Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00739">739</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a808b994115af005bf8529aae4cc4b3fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a808b994115af005bf8529aae4cc4b3fd">&#9670;&nbsp;</a></span>SSC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_IDR&#160;&#160;&#160;( 72 )         /* Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00753">753</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a9c4f7e1ade47bc88ab797dd56d863075"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c4f7e1ade47bc88ab797dd56d863075">&#9670;&nbsp;</a></span>SSC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_IER&#160;&#160;&#160;( 68 )         /* Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00752">752</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a6b93450dd7362357ec0043f85c9cc56c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b93450dd7362357ec0043f85c9cc56c">&#9670;&nbsp;</a></span>SSC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_IMR&#160;&#160;&#160;( 76 )         /* Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00754">754</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a70d36d980f37d82af6c279119076ca73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70d36d980f37d82af6c279119076ca73">&#9670;&nbsp;</a></span>SSC_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_PTCR&#160;&#160;&#160;( 288 )        /* PDC Transfer Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00763">763</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae098fb4b340cd405bc8b64e4a8466d93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae098fb4b340cd405bc8b64e4a8466d93">&#9670;&nbsp;</a></span>SSC_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_PTSR&#160;&#160;&#160;( 292 )        /* PDC Transfer Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00764">764</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a11e477004e4dc8f8d3dcec399fc1a05b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11e477004e4dc8f8d3dcec399fc1a05b">&#9670;&nbsp;</a></span>SSC_RC0R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RC0R&#160;&#160;&#160;( 56 )         /* Receive Compare 0 Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00749">749</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a692eff5becda7034b185f1edc62f670f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a692eff5becda7034b185f1edc62f670f">&#9670;&nbsp;</a></span>SSC_RC1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RC1R&#160;&#160;&#160;( 60 )         /* Receive Compare 1 Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00750">750</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a340d3b36fc4244bf799b45439e66c995"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a340d3b36fc4244bf799b45439e66c995">&#9670;&nbsp;</a></span>SSC_RCMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RCMR&#160;&#160;&#160;( 16 )         /* Receive Clock ModeRegister */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00741">741</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a63bd8e8d0aa110debdab10aa03370600"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63bd8e8d0aa110debdab10aa03370600">&#9670;&nbsp;</a></span>SSC_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RCR&#160;&#160;&#160;( 260 )        /* Receive Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00756">756</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a3fb128790d1d6b4e9be45f80e8b201e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fb128790d1d6b4e9be45f80e8b201e7">&#9670;&nbsp;</a></span>SSC_RFMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RFMR&#160;&#160;&#160;( 20 )         /* Receive Frame <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00742">742</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a475d96e9865411e21d337f1dfd56b059"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a475d96e9865411e21d337f1dfd56b059">&#9670;&nbsp;</a></span>SSC_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RHR&#160;&#160;&#160;( 32 )         /* Receive Holding Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00745">745</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a90982c515d22a956d8759c330c212b07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90982c515d22a956d8759c330c212b07">&#9670;&nbsp;</a></span>SSC_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RNCR&#160;&#160;&#160;( 276 )        /* Receive Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00760">760</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a7dfdbdb8d6805210a076a9c64cae28c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dfdbdb8d6805210a076a9c64cae28c6">&#9670;&nbsp;</a></span>SSC_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RNPR&#160;&#160;&#160;( 272 )        /* Receive Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00759">759</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ab2d3b46a38e2a7290da46376be6db59b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2d3b46a38e2a7290da46376be6db59b">&#9670;&nbsp;</a></span>SSC_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RPR&#160;&#160;&#160;( 256 )        /* Receive Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00755">755</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a631c19db5d36a13277cc8ba4b757e3e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a631c19db5d36a13277cc8ba4b757e3e3">&#9670;&nbsp;</a></span>SSC_RSHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RSHR&#160;&#160;&#160;( 48 )         /* Receive Sync Holding Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00747">747</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a90a127c193bd864152a396f6b71218ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90a127c193bd864152a396f6b71218ae">&#9670;&nbsp;</a></span>SSC_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_SR&#160;&#160;&#160;( 64 )         /* Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00751">751</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a3ee6649e3943ba66a740c5210e81c40a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ee6649e3943ba66a740c5210e81c40a">&#9670;&nbsp;</a></span>SSC_TCMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TCMR&#160;&#160;&#160;( 24 )         /* Transmit Clock <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00743">743</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a368b0ef7321235e9316078e4b725fa63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a368b0ef7321235e9316078e4b725fa63">&#9670;&nbsp;</a></span>SSC_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TCR&#160;&#160;&#160;( 268 )        /* Transmit Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00758">758</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa862d4063504db595007b721590dd8a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa862d4063504db595007b721590dd8a2">&#9670;&nbsp;</a></span>SSC_TFMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TFMR&#160;&#160;&#160;( 28 )         /* Transmit Frame <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00744">744</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a5c51880f2cfda70338156a555eed1e16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c51880f2cfda70338156a555eed1e16">&#9670;&nbsp;</a></span>SSC_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_THR&#160;&#160;&#160;( 36 )         /* Transmit Holding Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00746">746</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac95b3208d26eea6e6deb2d04b1151311"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac95b3208d26eea6e6deb2d04b1151311">&#9670;&nbsp;</a></span>SSC_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TNCR&#160;&#160;&#160;( 284 )        /* Transmit Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00762">762</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="adb2b8483e2a43e20f1922899e3456e03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb2b8483e2a43e20f1922899e3456e03">&#9670;&nbsp;</a></span>SSC_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TNPR&#160;&#160;&#160;( 280 )        /* Transmit Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00761">761</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a4681441f3dca8575f8d989cc4b34154d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4681441f3dca8575f8d989cc4b34154d">&#9670;&nbsp;</a></span>SSC_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TPR&#160;&#160;&#160;( 264 )        /* Transmit Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00757">757</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a48081c1fa5413fd00f11f627fc97eb64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48081c1fa5413fd00f11f627fc97eb64">&#9670;&nbsp;</a></span>SSC_TSHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TSHR&#160;&#160;&#160;( 52 )         /* Transmit Sync Holding Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00748">748</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa9f46b4293f6c95abe7cbee146f65837"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9f46b4293f6c95abe7cbee146f65837">&#9670;&nbsp;</a></span>SYSC_AIC_CISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_AIC_CISR&#160;&#160;&#160;( 276 )      /* Core Interrupt Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00045">45</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a78ac4a64a47ecf751dca20ba97a95039"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78ac4a64a47ecf751dca20ba97a95039">&#9670;&nbsp;</a></span>SYSC_AIC_DCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_AIC_DCR&#160;&#160;&#160;( 312 )      /* <a class="el" href="src_2Helpers_8h.html#abd3c39b29d5b6b4bf8fcf5ab816dfc23">Debug</a> Control Register (Protect) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00052">52</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a01f9e2e9c49ddb53e9ec219f0ecfaeab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01f9e2e9c49ddb53e9ec219f0ecfaeab">&#9670;&nbsp;</a></span>SYSC_AIC_EOICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_AIC_EOICR&#160;&#160;&#160;( 304 )      /* End of Interrupt Command Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00050">50</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a9944bf9ff04f6cc33a470938d05a8215"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9944bf9ff04f6cc33a470938d05a8215">&#9670;&nbsp;</a></span>SYSC_AIC_FFDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_AIC_FFDR&#160;&#160;&#160;( 324 )      /* Fast Forcing Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00054">54</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a0fe3b35e3ae334e6dfe55fdd1ac17ed6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fe3b35e3ae334e6dfe55fdd1ac17ed6">&#9670;&nbsp;</a></span>SYSC_AIC_FFER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_AIC_FFER&#160;&#160;&#160;( 320 )      /* Fast Forcing Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00053">53</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ad408d0dcaa7b93e8502b9d1923a24789"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad408d0dcaa7b93e8502b9d1923a24789">&#9670;&nbsp;</a></span>SYSC_AIC_FFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_AIC_FFSR&#160;&#160;&#160;( 328 )      /* Fast Forcing Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00055">55</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae208554f33858cb31725f1250274493b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae208554f33858cb31725f1250274493b">&#9670;&nbsp;</a></span>SYSC_AIC_FVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_AIC_FVR&#160;&#160;&#160;( 260 )      /* FIQ Vector Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00041">41</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a3c23022e5770806e9d70c210cd5ae17c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c23022e5770806e9d70c210cd5ae17c">&#9670;&nbsp;</a></span>SYSC_AIC_ICCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_AIC_ICCR&#160;&#160;&#160;( 296 )      /* Interrupt Clear Command Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00048">48</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa1d718757189c59c0c6a0fcffd34b8de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1d718757189c59c0c6a0fcffd34b8de">&#9670;&nbsp;</a></span>SYSC_AIC_IDCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_AIC_IDCR&#160;&#160;&#160;( 292 )      /* Interrupt Disable Command Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00047">47</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a842ba0c105b69f79b7b658666c5fdca3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a842ba0c105b69f79b7b658666c5fdca3">&#9670;&nbsp;</a></span>SYSC_AIC_IECR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_AIC_IECR&#160;&#160;&#160;( 288 )      /* Interrupt Enable Command Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00046">46</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a1310951ae47c6ae2aa575f5cdf97bf5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1310951ae47c6ae2aa575f5cdf97bf5c">&#9670;&nbsp;</a></span>SYSC_AIC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_AIC_IMR&#160;&#160;&#160;( 272 )      /* Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00044">44</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a00265bd4101c04dd69054fb9b031eb70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00265bd4101c04dd69054fb9b031eb70">&#9670;&nbsp;</a></span>SYSC_AIC_IPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_AIC_IPR&#160;&#160;&#160;( 268 )      /* Interrupt Pending Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00043">43</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="accce0c7c983ada4409248bcba9100b5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accce0c7c983ada4409248bcba9100b5a">&#9670;&nbsp;</a></span>SYSC_AIC_ISCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_AIC_ISCR&#160;&#160;&#160;( 300 )      /* Interrupt Set Command Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00049">49</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a4195c67e49b08bce075520b616ff179c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4195c67e49b08bce075520b616ff179c">&#9670;&nbsp;</a></span>SYSC_AIC_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_AIC_ISR&#160;&#160;&#160;( 264 )      /* Interrupt Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00042">42</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="afce10dbfd67ebf0e4f1dd525767b0673"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afce10dbfd67ebf0e4f1dd525767b0673">&#9670;&nbsp;</a></span>SYSC_AIC_IVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_AIC_IVR&#160;&#160;&#160;( 256 )      /* IRQ Vector Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00040">40</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ab1a6933069713931a81073382f672a67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1a6933069713931a81073382f672a67">&#9670;&nbsp;</a></span>SYSC_AIC_SMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_AIC_SMR&#160;&#160;&#160;( 0 )        /* Source <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00038">38</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a4e1f39360d9afae3e9fa1fde64c3856f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e1f39360d9afae3e9fa1fde64c3856f">&#9670;&nbsp;</a></span>SYSC_AIC_SPU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_AIC_SPU&#160;&#160;&#160;( 308 )      /* Spurious Vector Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00051">51</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a1860ef20ba05ad0487e8c28639bcd81c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1860ef20ba05ad0487e8c28639bcd81c">&#9670;&nbsp;</a></span>SYSC_AIC_SVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_AIC_SVR&#160;&#160;&#160;( 128 )      /* Source Vector Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00039">39</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a397c410b18947b4dc83d8f7e3ba7bfa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a397c410b18947b4dc83d8f7e3ba7bfa0">&#9670;&nbsp;</a></span>SYSC_DBGU_BRGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_DBGU_BRGR&#160;&#160;&#160;( 544 )      /* Baud Rate Generator Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00064">64</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a3a8a95237e45f4cabb176c53e92e2177"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a8a95237e45f4cabb176c53e92e2177">&#9670;&nbsp;</a></span>SYSC_DBGU_C1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_DBGU_C1R&#160;&#160;&#160;( 576 )      /* Chip ID1 Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00065">65</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a7786b473fe4313dc029cd2b5bfd25d70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7786b473fe4313dc029cd2b5bfd25d70">&#9670;&nbsp;</a></span>SYSC_DBGU_C2R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_DBGU_C2R&#160;&#160;&#160;( 580 )      /* Chip ID2 Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00066">66</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a784a8b20256357925cbfaf3a84c86c65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a784a8b20256357925cbfaf3a84c86c65">&#9670;&nbsp;</a></span>SYSC_DBGU_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_DBGU_CR&#160;&#160;&#160;( 512 )      /* Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00056">56</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="acf55cb1629cbbc9251ebde59c5d27650"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf55cb1629cbbc9251ebde59c5d27650">&#9670;&nbsp;</a></span>SYSC_DBGU_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_DBGU_CSR&#160;&#160;&#160;( 532 )      /* Channel Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00061">61</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa39bb8f095a82a5ee0eb50415bc5d85c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa39bb8f095a82a5ee0eb50415bc5d85c">&#9670;&nbsp;</a></span>SYSC_DBGU_FNTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_DBGU_FNTR&#160;&#160;&#160;( 584 )      /* Force NTRST Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00067">67</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="afad47a94a11506770583276d8c3d1a1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afad47a94a11506770583276d8c3d1a1b">&#9670;&nbsp;</a></span>SYSC_DBGU_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_DBGU_IDR&#160;&#160;&#160;( 524 )      /* Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00059">59</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a519d8f68876c4e4dcd524418119a265b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a519d8f68876c4e4dcd524418119a265b">&#9670;&nbsp;</a></span>SYSC_DBGU_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_DBGU_IER&#160;&#160;&#160;( 520 )      /* Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00058">58</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a46768c40f8a7708bb91004531c71da81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46768c40f8a7708bb91004531c71da81">&#9670;&nbsp;</a></span>SYSC_DBGU_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_DBGU_IMR&#160;&#160;&#160;( 528 )      /* Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00060">60</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a1d4f30f54d80d11ac632cf6c9eedabf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d4f30f54d80d11ac632cf6c9eedabf2">&#9670;&nbsp;</a></span>SYSC_DBGU_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_DBGU_MR&#160;&#160;&#160;( 516 )      /* <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00057">57</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac62cd22d1124db5d05aa4b9ded44a89a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac62cd22d1124db5d05aa4b9ded44a89a">&#9670;&nbsp;</a></span>SYSC_DBGU_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_DBGU_PTCR&#160;&#160;&#160;( 800 )      /* PDC Transfer Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00076">76</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a9a1400e50d4b3fee29bda87cb512cfb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a1400e50d4b3fee29bda87cb512cfb1">&#9670;&nbsp;</a></span>SYSC_DBGU_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_DBGU_PTSR&#160;&#160;&#160;( 804 )      /* PDC Transfer Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00077">77</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa703d44024025f672d8611c50b4257a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa703d44024025f672d8611c50b4257a8">&#9670;&nbsp;</a></span>SYSC_DBGU_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_DBGU_RCR&#160;&#160;&#160;( 772 )      /* Receive Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00069">69</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a2999de1d4f947aec0d54099d8052fa99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2999de1d4f947aec0d54099d8052fa99">&#9670;&nbsp;</a></span>SYSC_DBGU_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_DBGU_RHR&#160;&#160;&#160;( 536 )      /* Receiver Holding Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00062">62</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a288a557e6c59ead7e4664ab8d9afcb6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a288a557e6c59ead7e4664ab8d9afcb6c">&#9670;&nbsp;</a></span>SYSC_DBGU_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_DBGU_RNCR&#160;&#160;&#160;( 788 )      /* Receive Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00073">73</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a205a6b850a11c7b52ccd0d7424c37bca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a205a6b850a11c7b52ccd0d7424c37bca">&#9670;&nbsp;</a></span>SYSC_DBGU_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_DBGU_RNPR&#160;&#160;&#160;( 784 )      /* Receive Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00072">72</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a27040b9c3380fbc48b1438a45a05ecd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27040b9c3380fbc48b1438a45a05ecd0">&#9670;&nbsp;</a></span>SYSC_DBGU_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_DBGU_RPR&#160;&#160;&#160;( 768 )      /* Receive Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00068">68</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a597c9e98a4e941153bd87d91772ba57a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a597c9e98a4e941153bd87d91772ba57a">&#9670;&nbsp;</a></span>SYSC_DBGU_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_DBGU_TCR&#160;&#160;&#160;( 780 )      /* Transmit Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00071">71</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a2992a60f8cec205efad739a74445904b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2992a60f8cec205efad739a74445904b">&#9670;&nbsp;</a></span>SYSC_DBGU_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_DBGU_THR&#160;&#160;&#160;( 540 )      /* Transmitter Holding Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00063">63</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a9f0041727b18feaaef9071102f21ba83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f0041727b18feaaef9071102f21ba83">&#9670;&nbsp;</a></span>SYSC_DBGU_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_DBGU_TNCR&#160;&#160;&#160;( 796 )      /* Transmit Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00075">75</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a4ea9832a4089b30d3e0714d5652dd21f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ea9832a4089b30d3e0714d5652dd21f">&#9670;&nbsp;</a></span>SYSC_DBGU_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_DBGU_TNPR&#160;&#160;&#160;( 792 )      /* Transmit Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00074">74</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a7925f4751e9818d4a10472355bfc376a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7925f4751e9818d4a10472355bfc376a">&#9670;&nbsp;</a></span>SYSC_DBGU_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_DBGU_TPR&#160;&#160;&#160;( 776 )      /* Transmit Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00070">70</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a3ec406832ade8cf7c85e58a0996b1a9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ec406832ade8cf7c85e58a0996b1a9f">&#9670;&nbsp;</a></span>SYSC_PIOA_ABSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_PIOA_ABSR&#160;&#160;&#160;( 1144 )     /* AB Select Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00103">103</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a56eccfc253ab75e458d02e4447757b6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56eccfc253ab75e458d02e4447757b6d">&#9670;&nbsp;</a></span>SYSC_PIOA_ASR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_PIOA_ASR&#160;&#160;&#160;( 1136 )     /* Select <a class="el" href="Softune_2MB96340_2port_8c.html#ae2572b8ee3e438f22571e0214222bd1b">A</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00101">101</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ac8686dbf66d4e9347b12a52d647f361b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8686dbf66d4e9347b12a52d647f361b">&#9670;&nbsp;</a></span>SYSC_PIOA_BSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_PIOA_BSR&#160;&#160;&#160;( 1140 )     /* Select B Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00102">102</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a6e7645f77a6da9f60b02b8b81c11e370"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e7645f77a6da9f60b02b8b81c11e370">&#9670;&nbsp;</a></span>SYSC_PIOA_CODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_PIOA_CODR&#160;&#160;&#160;( 1076 )     /* Clear Output Data Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00088">88</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a0cc62bac545038d8e2c6d04283767c17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cc62bac545038d8e2c6d04283767c17">&#9670;&nbsp;</a></span>SYSC_PIOA_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_PIOA_IDR&#160;&#160;&#160;( 1092 )     /* Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00092">92</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae9e188a30b70ad8eeb529ab272fd6826"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9e188a30b70ad8eeb529ab272fd6826">&#9670;&nbsp;</a></span>SYSC_PIOA_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_PIOA_IER&#160;&#160;&#160;( 1088 )     /* Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00091">91</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a92eb2f8717b21949860987fd4911c0be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92eb2f8717b21949860987fd4911c0be">&#9670;&nbsp;</a></span>SYSC_PIOA_IFDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_PIOA_IFDR&#160;&#160;&#160;( 1060 )     /* Input Filter Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00085">85</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a27bd0612113983f003312c973843bb03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27bd0612113983f003312c973843bb03">&#9670;&nbsp;</a></span>SYSC_PIOA_IFER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_PIOA_IFER&#160;&#160;&#160;( 1056 )     /* Input Filter Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00084">84</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a057d6ea1174e25b9e63da291bf4af13f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a057d6ea1174e25b9e63da291bf4af13f">&#9670;&nbsp;</a></span>SYSC_PIOA_IFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_PIOA_IFSR&#160;&#160;&#160;( 1064 )     /* Input Filter Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00086">86</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a031e4dd5c68262df21eaa2c56099fb1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a031e4dd5c68262df21eaa2c56099fb1d">&#9670;&nbsp;</a></span>SYSC_PIOA_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_PIOA_IMR&#160;&#160;&#160;( 1096 )     /* Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00093">93</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa6e4baec792f2262319e7a074dd0a7cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6e4baec792f2262319e7a074dd0a7cb">&#9670;&nbsp;</a></span>SYSC_PIOA_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_PIOA_ISR&#160;&#160;&#160;( 1100 )     /* Interrupt Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00094">94</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a34a6f13301f5687d8f3ab931d7a297f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34a6f13301f5687d8f3ab931d7a297f4">&#9670;&nbsp;</a></span>SYSC_PIOA_MDDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_PIOA_MDDR&#160;&#160;&#160;( 1108 )     /* Multi-driver Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00096">96</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="abde0e3e56bd0b0b58cbcef6b1c568b67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abde0e3e56bd0b0b58cbcef6b1c568b67">&#9670;&nbsp;</a></span>SYSC_PIOA_MDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_PIOA_MDER&#160;&#160;&#160;( 1104 )     /* Multi-driver Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00095">95</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a7f3b47ac46142c18b040d3209454a1de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f3b47ac46142c18b040d3209454a1de">&#9670;&nbsp;</a></span>SYSC_PIOA_MDSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_PIOA_MDSR&#160;&#160;&#160;( 1112 )     /* Multi-driver Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00097">97</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a47356854b7cc944d92812f77f0b4eebb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47356854b7cc944d92812f77f0b4eebb">&#9670;&nbsp;</a></span>SYSC_PIOA_ODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_PIOA_ODR&#160;&#160;&#160;( 1044 )     /* Output Disable Registerr */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00082">82</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae484ed789873bc7913d32e74bada7974"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae484ed789873bc7913d32e74bada7974">&#9670;&nbsp;</a></span>SYSC_PIOA_ODSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_PIOA_ODSR&#160;&#160;&#160;( 1080 )     /* Output Data Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00089">89</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a905202c7054081b4914a599e64e6949e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a905202c7054081b4914a599e64e6949e">&#9670;&nbsp;</a></span>SYSC_PIOA_OER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_PIOA_OER&#160;&#160;&#160;( 1040 )     /* Output Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00081">81</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="afca8c2c9490a131bdc4ea85f9c3d24d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afca8c2c9490a131bdc4ea85f9c3d24d0">&#9670;&nbsp;</a></span>SYSC_PIOA_OSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_PIOA_OSR&#160;&#160;&#160;( 1048 )     /* Output Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00083">83</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a61cadb91a3713377765969909fbce48a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61cadb91a3713377765969909fbce48a">&#9670;&nbsp;</a></span>SYSC_PIOA_OWDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_PIOA_OWDR&#160;&#160;&#160;( 1188 )     /* Output Write Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00105">105</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa70c09e7e758797d5f1a435c009101a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa70c09e7e758797d5f1a435c009101a8">&#9670;&nbsp;</a></span>SYSC_PIOA_OWER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_PIOA_OWER&#160;&#160;&#160;( 1184 )     /* Output Write Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00104">104</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ab14877d9c74e1690ec7dbcf738ef3192"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab14877d9c74e1690ec7dbcf738ef3192">&#9670;&nbsp;</a></span>SYSC_PIOA_OWSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_PIOA_OWSR&#160;&#160;&#160;( 1192 )     /* Output Write Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00106">106</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a64cea423701fc11bc5c8f35a5a4c2c9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64cea423701fc11bc5c8f35a5a4c2c9e">&#9670;&nbsp;</a></span>SYSC_PIOA_PDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_PIOA_PDR&#160;&#160;&#160;( 1028 )     /* PIO Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00079">79</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a6471a4b033375f24130d7019622c3d0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6471a4b033375f24130d7019622c3d0b">&#9670;&nbsp;</a></span>SYSC_PIOA_PDSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_PIOA_PDSR&#160;&#160;&#160;( 1084 )     /* Pin Data Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00090">90</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae02004dfdc404dbb723e97e301179f99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae02004dfdc404dbb723e97e301179f99">&#9670;&nbsp;</a></span>SYSC_PIOA_PER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_PIOA_PER&#160;&#160;&#160;( 1024 )     /* PIO Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00078">78</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a72f794b1fe8baa67a50f51249f3a1c4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72f794b1fe8baa67a50f51249f3a1c4b">&#9670;&nbsp;</a></span>SYSC_PIOA_PPUDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_PIOA_PPUDR&#160;&#160;&#160;( 1120 )     /* Pull-up Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00098">98</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a7cf67a6d136b5ba5f1f55b48ade384d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cf67a6d136b5ba5f1f55b48ade384d3">&#9670;&nbsp;</a></span>SYSC_PIOA_PPUER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_PIOA_PPUER&#160;&#160;&#160;( 1124 )     /* Pull-up Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00099">99</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af0a86770833fde580009b9586d7da667"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0a86770833fde580009b9586d7da667">&#9670;&nbsp;</a></span>SYSC_PIOA_PPUSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_PIOA_PPUSR&#160;&#160;&#160;( 1128 )     /* Pad Pull-up Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00100">100</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a7d2bd0770d33f87c2fc18028c43b04ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d2bd0770d33f87c2fc18028c43b04ed">&#9670;&nbsp;</a></span>SYSC_PIOA_PSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_PIOA_PSR&#160;&#160;&#160;( 1032 )     /* PIO Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00080">80</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="afc93c383757e20c5efbfc433bd4ccc67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc93c383757e20c5efbfc433bd4ccc67">&#9670;&nbsp;</a></span>SYSC_PIOA_SODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_PIOA_SODR&#160;&#160;&#160;( 1072 )     /* Set Output Data Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00087">87</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a8fc7c45c95a0c68cd69d248d4c00e2a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fc7c45c95a0c68cd69d248d4c00e2a2">&#9670;&nbsp;</a></span>SYSC_PITC_PIIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_PITC_PIIR&#160;&#160;&#160;( 3388 )     /* Period Interval Image Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00132">132</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae83cc323f6519c3cf6a46bbce2638814"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae83cc323f6519c3cf6a46bbce2638814">&#9670;&nbsp;</a></span>SYSC_PITC_PIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_PITC_PIMR&#160;&#160;&#160;( 3376 )     /* Period Interval <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00129">129</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a811002820912343a265792316d6de5e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a811002820912343a265792316d6de5e2">&#9670;&nbsp;</a></span>SYSC_PITC_PISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_PITC_PISR&#160;&#160;&#160;( 3380 )     /* Period Interval Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00130">130</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a77e016a6664acc568293393a5f39cfec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77e016a6664acc568293393a5f39cfec">&#9670;&nbsp;</a></span>SYSC_PITC_PIVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_PITC_PIVR&#160;&#160;&#160;( 3384 )     /* Period Interval Value Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00131">131</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a8dcf34385a93e0b8ed6a2216c9d63dc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dcf34385a93e0b8ed6a2216c9d63dc1">&#9670;&nbsp;</a></span>SYSC_PMC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_PMC_IDR&#160;&#160;&#160;( 3172 )     /* Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00119">119</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a6751eada806331c119157c4e962d5793"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6751eada806331c119157c4e962d5793">&#9670;&nbsp;</a></span>SYSC_PMC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_PMC_IER&#160;&#160;&#160;( 3168 )     /* Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00118">118</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a95fe0c0e251901789873f16c62f38f39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95fe0c0e251901789873f16c62f38f39">&#9670;&nbsp;</a></span>SYSC_PMC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_PMC_IMR&#160;&#160;&#160;( 3180 )     /* Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00121">121</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a4134b82e34939be1725de0324b51ab27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4134b82e34939be1725de0324b51ab27">&#9670;&nbsp;</a></span>SYSC_PMC_MCFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_PMC_MCFR&#160;&#160;&#160;( 3108 )     /* Main Clock  Frequency Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00114">114</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a3b76ec2788f0f343cf4c5f6ba1f3ad9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b76ec2788f0f343cf4c5f6ba1f3ad9c">&#9670;&nbsp;</a></span>SYSC_PMC_MCKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_PMC_MCKR&#160;&#160;&#160;( 3120 )     /* Master Clock Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00116">116</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a113b99a9252f4904bff9a3dd79e238e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a113b99a9252f4904bff9a3dd79e238e7">&#9670;&nbsp;</a></span>SYSC_PMC_MOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_PMC_MOR&#160;&#160;&#160;( 3104 )     /* Main Oscillator Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00113">113</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="abfda4f1790a1addba8a7fa87c919153d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfda4f1790a1addba8a7fa87c919153d">&#9670;&nbsp;</a></span>SYSC_PMC_PCDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_PMC_PCDR&#160;&#160;&#160;( 3092 )     /* Peripheral Clock Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00111">111</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a43c325abdad9faddf36ec47b12af5805"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43c325abdad9faddf36ec47b12af5805">&#9670;&nbsp;</a></span>SYSC_PMC_PCER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_PMC_PCER&#160;&#160;&#160;( 3088 )     /* Peripheral Clock Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00110">110</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a43bbde284e7aa3163c3c92a561afedfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43bbde284e7aa3163c3c92a561afedfd">&#9670;&nbsp;</a></span>SYSC_PMC_PCKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_PMC_PCKR&#160;&#160;&#160;( 3136 )     /* Programmable Clock Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00117">117</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa0e9b8e52e742fa638fc77b9784b495a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0e9b8e52e742fa638fc77b9784b495a">&#9670;&nbsp;</a></span>SYSC_PMC_PCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_PMC_PCSR&#160;&#160;&#160;( 3096 )     /* Peripheral Clock Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00112">112</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ad28dd740989a32d579faa56a1054811a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad28dd740989a32d579faa56a1054811a">&#9670;&nbsp;</a></span>SYSC_PMC_PLLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_PMC_PLLR&#160;&#160;&#160;( 3116 )     /* PLL Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00115">115</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae886010a43f1602635321ba251608826"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae886010a43f1602635321ba251608826">&#9670;&nbsp;</a></span>SYSC_PMC_SCDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_PMC_SCDR&#160;&#160;&#160;( 3076 )     /* System Clock Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00108">108</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a3b4d86ed23bfb80266f8b5b4c3decab7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b4d86ed23bfb80266f8b5b4c3decab7">&#9670;&nbsp;</a></span>SYSC_PMC_SCER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_PMC_SCER&#160;&#160;&#160;( 3072 )     /* System Clock Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00107">107</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a8ba6e825c4a77caf5e06e985ad93278f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ba6e825c4a77caf5e06e985ad93278f">&#9670;&nbsp;</a></span>SYSC_PMC_SCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_PMC_SCSR&#160;&#160;&#160;( 3080 )     /* System Clock Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00109">109</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ab3af81afdf2b290317d83bce46ca18fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3af81afdf2b290317d83bce46ca18fd">&#9670;&nbsp;</a></span>SYSC_PMC_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_PMC_SR&#160;&#160;&#160;( 3176 )     /* Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00120">120</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a15e9e8bd5d25bf5b92a3adaa43036cce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15e9e8bd5d25bf5b92a3adaa43036cce">&#9670;&nbsp;</a></span>SYSC_RSTC_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_RSTC_RCR&#160;&#160;&#160;( 3328 )     /* Reset Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00122">122</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a0f215283a4ccabb8e5e9c307e4107f2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f215283a4ccabb8e5e9c307e4107f2b">&#9670;&nbsp;</a></span>SYSC_RSTC_RMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_RSTC_RMR&#160;&#160;&#160;( 3336 )     /* Reset <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00124">124</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae1d911472904008dd40d9fb603264b00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1d911472904008dd40d9fb603264b00">&#9670;&nbsp;</a></span>SYSC_RSTC_RSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_RSTC_RSR&#160;&#160;&#160;( 3332 )     /* Reset Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00123">123</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a9951f18c86ec45728718c7fb35e860df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9951f18c86ec45728718c7fb35e860df">&#9670;&nbsp;</a></span>SYSC_RTTC_RTAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_RTTC_RTAR&#160;&#160;&#160;( 3364 )     /* Real-time Alarm Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00126">126</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aaff44ef2e24b5b88de1d168837542d52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaff44ef2e24b5b88de1d168837542d52">&#9670;&nbsp;</a></span>SYSC_RTTC_RTMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_RTTC_RTMR&#160;&#160;&#160;( 3360 )     /* Real-time <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00125">125</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aaa8114a74c4e13092d903d17c241710a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa8114a74c4e13092d903d17c241710a">&#9670;&nbsp;</a></span>SYSC_RTTC_RTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_RTTC_RTSR&#160;&#160;&#160;( 3372 )     /* Real-time Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00128">128</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a5195f9eb24ce28cf4fdf901e44426cb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5195f9eb24ce28cf4fdf901e44426cb9">&#9670;&nbsp;</a></span>SYSC_RTTC_RTVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_RTTC_RTVR&#160;&#160;&#160;( 3368 )     /* Real-time Value Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00127">127</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af22ba36acf5d01078f67cc68bfbf9758"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af22ba36acf5d01078f67cc68bfbf9758">&#9670;&nbsp;</a></span>SYSC_SYSC_VRPM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_SYSC_VRPM&#160;&#160;&#160;( 3424 )     /* Voltage Regulator Power <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00136">136</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="abcf7eee5d601c1432fbe3c6d8d1c674b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcf7eee5d601c1432fbe3c6d8d1c674b">&#9670;&nbsp;</a></span>SYSC_WDTC_WDCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_WDTC_WDCR&#160;&#160;&#160;( 3392 )     /* Watchdog Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00133">133</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a7b44827c2ce37f724e610d2f08145414"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b44827c2ce37f724e610d2f08145414">&#9670;&nbsp;</a></span>SYSC_WDTC_WDMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_WDTC_WDMR&#160;&#160;&#160;( 3396 )     /* Watchdog <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00134">134</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a6d4d79f8e6e632f1e5da3658bef78897"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d4d79f8e6e632f1e5da3658bef78897">&#9670;&nbsp;</a></span>SYSC_WDTC_WDSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_WDTC_WDSR&#160;&#160;&#160;( 3400 )     /* Watchdog Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00135">135</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a71d406d34e805c71199f5c52834c7653"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71d406d34e805c71199f5c52834c7653">&#9670;&nbsp;</a></span>TC_CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_CCR&#160;&#160;&#160;( 0 )         /* Channel Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00984">984</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af7dbc159512d179e0a5fd0aa428f3951"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7dbc159512d179e0a5fd0aa428f3951">&#9670;&nbsp;</a></span>TC_CMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_CMR&#160;&#160;&#160;( 4 )         /* Channel <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register (Capture <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> / Waveform <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a>) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00985">985</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a81c913378839f7a0f1f081cbbba60a31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81c913378839f7a0f1f081cbbba60a31">&#9670;&nbsp;</a></span>TC_CV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_CV&#160;&#160;&#160;( 16 )        /* Counter Value */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00986">986</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a06653023ddc4b6bbd5ba51f1c314b592"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06653023ddc4b6bbd5ba51f1c314b592">&#9670;&nbsp;</a></span>TC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_IDR&#160;&#160;&#160;( 40 )        /* Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00992">992</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ab85081339ec947e661845897d34c4e87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab85081339ec947e661845897d34c4e87">&#9670;&nbsp;</a></span>TC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_IER&#160;&#160;&#160;( 36 )        /* Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00991">991</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a1e2f1ea8966581e856ad0eda55650a8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e2f1ea8966581e856ad0eda55650a8b">&#9670;&nbsp;</a></span>TC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_IMR&#160;&#160;&#160;( 44 )        /* Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00993">993</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a1c7785f1caaeb2fcaee737b65073ca57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c7785f1caaeb2fcaee737b65073ca57">&#9670;&nbsp;</a></span>TC_RA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_RA&#160;&#160;&#160;( 20 )        /* Register <a class="el" href="Softune_2MB96340_2port_8c.html#ae2572b8ee3e438f22571e0214222bd1b">A</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00987">987</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af113ceccd1e0ef440fc3b5f9237e530a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af113ceccd1e0ef440fc3b5f9237e530a">&#9670;&nbsp;</a></span>TC_RB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_RB&#160;&#160;&#160;( 24 )        /* Register B */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00988">988</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a8db28618289fd7cb91d4fd7825d9e55c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8db28618289fd7cb91d4fd7825d9e55c">&#9670;&nbsp;</a></span>TC_RC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_RC&#160;&#160;&#160;( 28 )        /* Register C */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00989">989</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a988949bd59bf5b18614cba860a19ade5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a988949bd59bf5b18614cba860a19ade5">&#9670;&nbsp;</a></span>TC_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_SR&#160;&#160;&#160;( 32 )        /* Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00990">990</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a0e94c0c067c3b035524a4f084a2d6367"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e94c0c067c3b035524a4f084a2d6367">&#9670;&nbsp;</a></span>TCB_BCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCB_BCR&#160;&#160;&#160;( 192 )      /* TC Block Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01115">1115</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a0a75ddbc59c2640a4534b0e4966eb422"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a75ddbc59c2640a4534b0e4966eb422">&#9670;&nbsp;</a></span>TCB_BMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCB_BMR&#160;&#160;&#160;( 196 )      /* TC Block <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01116">1116</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a2e02987c085b14b430de8a974e73dcf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e02987c085b14b430de8a974e73dcf2">&#9670;&nbsp;</a></span>TCB_TC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCB_TC0&#160;&#160;&#160;( 0 )        /* TC Channel 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01112">1112</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa8f4a7047b09a10ca401fa94bc0ada66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8f4a7047b09a10ca401fa94bc0ada66">&#9670;&nbsp;</a></span>TCB_TC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCB_TC1&#160;&#160;&#160;( 64 )       /* TC Channel 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01113">1113</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a5bb50140d2cc55fe6f4fc1585535d2f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bb50140d2cc55fe6f4fc1585535d2f4">&#9670;&nbsp;</a></span>TCB_TC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCB_TC2&#160;&#160;&#160;( 128 )      /* TC Channel 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01114">1114</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a02b3d1b1a042abb22c9de7bb29298911"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02b3d1b1a042abb22c9de7bb29298911">&#9670;&nbsp;</a></span>TWI_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_CR&#160;&#160;&#160;( 0 )          /* Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00932">932</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ab596a5d1047574a8e0e6f28af3819bbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab596a5d1047574a8e0e6f28af3819bbd">&#9670;&nbsp;</a></span>TWI_CWGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_CWGR&#160;&#160;&#160;( 16 )         /* Clock Waveform Generator Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00936">936</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a8bead1fd15629dfaa03bcecaed7bd805"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bead1fd15629dfaa03bcecaed7bd805">&#9670;&nbsp;</a></span>TWI_IADR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_IADR&#160;&#160;&#160;( 12 )         /* Internal Address Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00935">935</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a3b24e0af67309bddaf69254fc506d5b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b24e0af67309bddaf69254fc506d5b3">&#9670;&nbsp;</a></span>TWI_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_IDR&#160;&#160;&#160;( 40 )         /* Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00939">939</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="acd0b43819e666d118cc878ded56bb806"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd0b43819e666d118cc878ded56bb806">&#9670;&nbsp;</a></span>TWI_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_IER&#160;&#160;&#160;( 36 )         /* Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00938">938</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a628dad2c0cd19a9ead7e62d30d5f0468"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a628dad2c0cd19a9ead7e62d30d5f0468">&#9670;&nbsp;</a></span>TWI_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_IMR&#160;&#160;&#160;( 44 )         /* Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00940">940</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ad8d84be2df06ad45ecf3542a47af9ba1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8d84be2df06ad45ecf3542a47af9ba1">&#9670;&nbsp;</a></span>TWI_MMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_MMR&#160;&#160;&#160;( 4 )          /* Master <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00933">933</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a10ec126222ab67b1b0d4d45a12bfce86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10ec126222ab67b1b0d4d45a12bfce86">&#9670;&nbsp;</a></span>TWI_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_RHR&#160;&#160;&#160;( 48 )         /* Receive Holding Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00941">941</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a4945f5cccad93021240ab34b889c0a6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4945f5cccad93021240ab34b889c0a6e">&#9670;&nbsp;</a></span>TWI_SMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_SMR&#160;&#160;&#160;( 8 )          /* Slave <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00934">934</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ace05219303a4d04f60d0667e05cc203a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace05219303a4d04f60d0667e05cc203a">&#9670;&nbsp;</a></span>TWI_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_SR&#160;&#160;&#160;( 32 )         /* Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00937">937</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a4b03a7b68ca09ea527c41c27eb79b885"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b03a7b68ca09ea527c41c27eb79b885">&#9670;&nbsp;</a></span>TWI_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_THR&#160;&#160;&#160;( 52 )         /* Transmit Holding Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00942">942</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="adeabde67cea5ed0098b9d2c8f3ade1d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adeabde67cea5ed0098b9d2c8f3ade1d5">&#9670;&nbsp;</a></span>UDP_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDP_CSR&#160;&#160;&#160;( 48 )         /* Endpoint Control and Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01213">1213</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a52592f8077f321361452d452d2723b02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52592f8077f321361452d452d2723b02">&#9670;&nbsp;</a></span>UDP_FADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDP_FADDR&#160;&#160;&#160;( 8 )          /* Function Address Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01206">1206</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a517899d1d05e9c475358e6d40d41e08f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a517899d1d05e9c475358e6d40d41e08f">&#9670;&nbsp;</a></span>UDP_FDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDP_FDR&#160;&#160;&#160;( 80 )         /* Endpoint FIFO Data Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01214">1214</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="affc85b88cdcce4495ede1b37136357aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affc85b88cdcce4495ede1b37136357aa">&#9670;&nbsp;</a></span>UDP_GLBSTATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDP_GLBSTATE&#160;&#160;&#160;( 4 )          /* Global State Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01205">1205</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a613322f90ce4686f342e99dfc9777483"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a613322f90ce4686f342e99dfc9777483">&#9670;&nbsp;</a></span>UDP_ICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDP_ICR&#160;&#160;&#160;( 32 )         /* Interrupt Clear Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01211">1211</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a2abda30a7a18b86a0c6477929d679883"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2abda30a7a18b86a0c6477929d679883">&#9670;&nbsp;</a></span>UDP_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDP_IDR&#160;&#160;&#160;( 20 )         /* Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01208">1208</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a2b63ab7e8b1f4726fb8a211838d941c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b63ab7e8b1f4726fb8a211838d941c0">&#9670;&nbsp;</a></span>UDP_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDP_IER&#160;&#160;&#160;( 16 )         /* Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01207">1207</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="af5e3f9aaceb184fd30e7a932ae660a8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5e3f9aaceb184fd30e7a932ae660a8c">&#9670;&nbsp;</a></span>UDP_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDP_IMR&#160;&#160;&#160;( 24 )         /* Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01209">1209</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a9ca9094c349a63d856deba6ece29b9bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ca9094c349a63d856deba6ece29b9bf">&#9670;&nbsp;</a></span>UDP_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDP_ISR&#160;&#160;&#160;( 28 )         /* Interrupt Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01210">1210</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a51622153ab12def47cee4fec1481c907"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51622153ab12def47cee4fec1481c907">&#9670;&nbsp;</a></span>UDP_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDP_NUM&#160;&#160;&#160;( 0 )          /* Frame Number Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01204">1204</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a1995fa785edfc74696def269afe17e5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1995fa785edfc74696def269afe17e5b">&#9670;&nbsp;</a></span>UDP_RSTEP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDP_RSTEP&#160;&#160;&#160;( 40 )         /* Reset Endpoint Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l01212">1212</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae9a286387610d87e35bb5847652fb6ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9a286387610d87e35bb5847652fb6ad">&#9670;&nbsp;</a></span>US_BRGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_BRGR&#160;&#160;&#160;( 32 )        /* Baud Rate Generator Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00848">848</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a1e167eda2ee18b471b374bcb1a097951"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e167eda2ee18b471b374bcb1a097951">&#9670;&nbsp;</a></span>US_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_CR&#160;&#160;&#160;( 0 )         /* Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00840">840</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a0f69cf550a56da11e972b20e36271aca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f69cf550a56da11e972b20e36271aca">&#9670;&nbsp;</a></span>US_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_CSR&#160;&#160;&#160;( 20 )        /* Channel Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00845">845</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aa1b91c9fea1e279fa0365fbfcefd0aa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1b91c9fea1e279fa0365fbfcefd0aa4">&#9670;&nbsp;</a></span>US_FIDI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_FIDI&#160;&#160;&#160;( 64 )        /* FI_DI_Ratio Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00851">851</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a8b4dfee7087421aa962366899b560e91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b4dfee7087421aa962366899b560e91">&#9670;&nbsp;</a></span>US_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_IDR&#160;&#160;&#160;( 12 )        /* Interrupt Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00843">843</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="affba74cfda7792045b1a473edbe2c1bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affba74cfda7792045b1a473edbe2c1bf">&#9670;&nbsp;</a></span>US_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_IER&#160;&#160;&#160;( 8 )         /* Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00842">842</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a1d156ebb06a5d68a18cd3780fdbaabaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d156ebb06a5d68a18cd3780fdbaabaf">&#9670;&nbsp;</a></span>US_IF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_IF&#160;&#160;&#160;( 76 )        /* IRDA_FILTER Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00854">854</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aecb5fc84bc8460871d70435a82959efb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecb5fc84bc8460871d70435a82959efb">&#9670;&nbsp;</a></span>US_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_IMR&#160;&#160;&#160;( 16 )        /* Interrupt Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00844">844</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a899b8039a83770823199dea65fb57b46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a899b8039a83770823199dea65fb57b46">&#9670;&nbsp;</a></span>US_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_MR&#160;&#160;&#160;( 4 )         /* <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00841">841</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ada84a90038c809f27e19a3c105c20e2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada84a90038c809f27e19a3c105c20e2d">&#9670;&nbsp;</a></span>US_NER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_NER&#160;&#160;&#160;( 68 )        /* Nb Errors Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00852">852</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aabe9fdc75c730b556f93a3e74db98509"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabe9fdc75c730b556f93a3e74db98509">&#9670;&nbsp;</a></span>US_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_PTCR&#160;&#160;&#160;( 288 )       /* PDC Transfer Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00863">863</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="afa594ea4daade936659cf519753f1fdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa594ea4daade936659cf519753f1fdb">&#9670;&nbsp;</a></span>US_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_PTSR&#160;&#160;&#160;( 292 )       /* PDC Transfer Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00864">864</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ae5ce6d247e18b2b0192005272ad3312d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5ce6d247e18b2b0192005272ad3312d">&#9670;&nbsp;</a></span>US_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_RCR&#160;&#160;&#160;( 260 )       /* Receive Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00856">856</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="ab3e732c83f7f5f9e16e23354c184e9b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3e732c83f7f5f9e16e23354c184e9b7">&#9670;&nbsp;</a></span>US_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_RHR&#160;&#160;&#160;( 24 )        /* Receiver Holding Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00846">846</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a0380c0bd7654ecbb4811482ff36384ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0380c0bd7654ecbb4811482ff36384ff">&#9670;&nbsp;</a></span>US_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_RNCR&#160;&#160;&#160;( 276 )       /* Receive Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00860">860</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a006a5374eeaa2ed9b9aa4b1119f21fad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a006a5374eeaa2ed9b9aa4b1119f21fad">&#9670;&nbsp;</a></span>US_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_RNPR&#160;&#160;&#160;( 272 )       /* Receive Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00859">859</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a68d12f97ad0859499bb78abf865af626"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68d12f97ad0859499bb78abf865af626">&#9670;&nbsp;</a></span>US_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_RPR&#160;&#160;&#160;( 256 )       /* Receive Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00855">855</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="afdaf4c0fe60a3d7d14bf4bc654550cc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdaf4c0fe60a3d7d14bf4bc654550cc9">&#9670;&nbsp;</a></span>US_RTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_RTOR&#160;&#160;&#160;( 36 )        /* Receiver Time-out Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00849">849</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a6f92e9b05ffef324bea116d815c74f6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f92e9b05ffef324bea116d815c74f6c">&#9670;&nbsp;</a></span>US_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_TCR&#160;&#160;&#160;( 268 )       /* Transmit Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00858">858</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a54c5ece60eafc031238f8fc9dc4a7d5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54c5ece60eafc031238f8fc9dc4a7d5e">&#9670;&nbsp;</a></span>US_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_THR&#160;&#160;&#160;( 28 )        /* Transmitter Holding Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00847">847</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a29d749ac4f1714aef984221b3ddd3830"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29d749ac4f1714aef984221b3ddd3830">&#9670;&nbsp;</a></span>US_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_TNCR&#160;&#160;&#160;( 284 )       /* Transmit Next Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00862">862</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="aab08d8c7c5c0b01f1f2d6757f14a5771"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab08d8c7c5c0b01f1f2d6757f14a5771">&#9670;&nbsp;</a></span>US_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_TNPR&#160;&#160;&#160;( 280 )       /* Transmit Next Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00861">861</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a1f6639380d59761cac4f97df90271e9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f6639380d59761cac4f97df90271e9a">&#9670;&nbsp;</a></span>US_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_TPR&#160;&#160;&#160;( 264 )       /* Transmit Pointer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00857">857</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a591f252a22d153ccbaacd94b5b01a012"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a591f252a22d153ccbaacd94b5b01a012">&#9670;&nbsp;</a></span>US_TTGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_TTGR&#160;&#160;&#160;( 40 )        /* Transmitter Time-guard Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00850">850</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a43abbb35fc16897aa77660575d59bec5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43abbb35fc16897aa77660575d59bec5">&#9670;&nbsp;</a></span>US_XXR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_XXR&#160;&#160;&#160;( 72 )        /* XON_XOFF Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00853">853</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a33bc6fc719a983f3cda4a15533225650"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33bc6fc719a983f3cda4a15533225650">&#9670;&nbsp;</a></span>WDTC_WDCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTC_WDCR&#160;&#160;&#160;( 0 )           /* Watchdog Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00459">459</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a362479937f85f96a72d3bbbe9aab096c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a362479937f85f96a72d3bbbe9aab096c">&#9670;&nbsp;</a></span>WDTC_WDMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTC_WDMR&#160;&#160;&#160;( 4 )           /* Watchdog <a class="el" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00460">460</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
<a id="a847fb63add5080e605cedeb4c54f4e50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a847fb63add5080e605cedeb4c54f4e50">&#9670;&nbsp;</a></span>WDTC_WDSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTC_WDSR&#160;&#160;&#160;( 8 )           /* Watchdog Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AT91SAM7S64__inc_8h_source.html#l00461">461</a> of file <a class="el" href="AT91SAM7S64__inc_8h_source.html">AT91SAM7S64_inc.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_62de1d95c13882ec1f5cd196758a7a2e.html">Gbox420_PicoW</a></li><li class="navelem"><a class="el" href="dir_30d0ac52d9488d0d5f1f668118086567.html">ExternalLibraries</a></li><li class="navelem"><a class="el" href="dir_4ae535d9bd242e490b90e3e0b0655edd.html">FreeRTOS-Kernel-main</a></li><li class="navelem"><a class="el" href="dir_373b3c5b8411067b1cc6a63a0a540976.html">portable</a></li><li class="navelem"><a class="el" href="dir_b4cbd838b2cc8230bb293c6c257cafea.html">IAR</a></li><li class="navelem"><a class="el" href="dir_44e2763f72c246380306519d6b30be13.html">AtmelSAM7S64</a></li><li class="navelem"><a class="el" href="AT91SAM7S64__inc_8h.html">AT91SAM7S64_inc.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
