/* generated common source file - do not edit */
#include "common_data.h"

/* MIPI PHY Macros */
        #define MIPI_PHY_CLKSTPT   ((uint16_t)1183)
        #define MIPI_PHY_CLKBFHT   ((uint8_t)10 + 1)
        #define MIPI_PHY_CLKKPT    ((uint8_t)22 + 4)
        #define MIPI_PHY_GOLPBKT   ((uint16_t)40)

        #define MIPI_PHY_TINIT     (74999)
        #define MIPI_PHY_TCLKPREP  (9)
        #define MIPI_PHY_TCLKSETT  (62)
        #define MIPI_PHY_TCLKMISS  (37)
        #define MIPI_PHY_THSPREP   (6)
        #define MIPI_PHY_THSETT    (24)
        #define MIPI_PHY_TCLKTRAIL (7)
        #define MIPI_PHY_TCLKPOST  (20)
        #define MIPI_PHY_TCLKPRE   (1)
        #define MIPI_PHY_TCLKZERO  (28)
        #define MIPI_PHY_THSEXIT   (12)
        #define MIPI_PHY_THSTRAIL  (8)
        #define MIPI_PHY_THSZERO   (19)
        #define MIPI_PHY_TLPEXIT   (7)


        /* MIPI PHY Structures */
        const mipi_phy_timing_t g_cam_mipi_phy_timing =
        {
            .t_init                   = 0x3FFFF & (uint32_t)MIPI_PHY_TINIT,
            .dphytim2_b.t_clk_prep    = (uint32_t)MIPI_PHY_TCLKPREP,
            .dphytim2_b.t_clk_settle  = (uint32_t)MIPI_PHY_TCLKSETT,
            .dphytim2_b.t_clk_miss    = (uint32_t)MIPI_PHY_TCLKMISS,
            .dphytim3_b.t_hs_prep     = (uint32_t)MIPI_PHY_THSPREP,
            .dphytim3_b.t_hs_sett     = (uint32_t)MIPI_PHY_THSETT,
            .dphytim4_b.t_clk_trail   = (uint32_t)MIPI_PHY_TCLKTRAIL,
            .dphytim4_b.t_clk_post    = (uint32_t)MIPI_PHY_TCLKPOST,
            .dphytim4_b.t_clk_pre     = (uint32_t)MIPI_PHY_TCLKPRE,
            .dphytim4_b.t_clk_zero    = (uint32_t)MIPI_PHY_TCLKZERO,
            .dphytim5_b.t_hs_exit     = (uint32_t)MIPI_PHY_THSEXIT,
            .dphytim5_b.t_hs_trail    = (uint32_t)MIPI_PHY_THSTRAIL,
            .dphytim5_b.t_hs_zero     = (uint32_t)MIPI_PHY_THSZERO,
            .t_lp_exit                = (uint32_t)MIPI_PHY_TLPEXIT,
        };

        mipi_phy_ctrl_t g_cam_mipi_phy_ctrl;
        const mipi_phy_cfg_t g_cam_mipi_phy_cfg =
        {
            .pll_settings = /* Calculated MIPI PHY PLL frequency: 1000000000 Hz (error 0.00%) = (24000000 Hz / 3) * 125.00 / 1 */{.div      = 3 - 1,.pll_div  = 0, .mul_int  = 125 - 1,.mul_frac = 0 /* Value: 0 */},
            .lp_divisor   = 5 - 1,
            .p_timing     = &g_cam_mipi_phy_timing,
            .dsi_mode     = (0),
        };
        /* Instance structure to use this module. */
        const mipi_phy_instance_t g_cam_mipi_phy =
        {
            .p_ctrl       = &g_cam_mipi_phy_ctrl,
            .p_cfg        = &g_cam_mipi_phy_cfg,
            .p_api        = &g_mipi_phy
        };
mipi_csi_instance_ctrl_t g_cam_mipi_csi_ctrl;

        const mipi_csi_cfg_t g_cam_mipi_csi_cfg =
        {
            .p_mipi_phy_instance      = &g_cam_mipi_phy,

            .ctrl_data.control_0_bits.lane_count                    = 2,
            .ctrl_data.control_0_bits.zero_length_packet_output     = false,
            .ctrl_data.control_0_bits.err_frame_notify              = 1,
            .ctrl_data.control_0_bits.reserved_packet_reception     = 1,
            .ctrl_data.control_0_bits.generic_rule_mode             = 1,
            .ctrl_data.control_0_bits.ecc_check_24_bits             = 0,
            .ctrl_data.control_0_bits.descramble_enable             = 0,

            .ctrl_data.control_2_bits.frrclk                        = 10,
            .ctrl_data.control_2_bits.frrskw                        = 10,

            .option_data.data_type_enable                           = (mipi_csi_rx_data_enable_t)(MIPI_CSI_RX_DATA_ENABLE_YUV422_8_BIT |  0x0),

            .interrupt_cfg.receive_cfg.ipl                          = (12),

            #if defined(VECTOR_NUMBER_MIPICSI_RX)
            .interrupt_cfg.receive_cfg.irq                          = VECTOR_NUMBER_MIPICSI_RX,
            #else
            .interrupt_cfg.receive_cfg.irq                          = FSP_INVALID_VECTOR
            #endif

            .interrupt_cfg.data_lane_cfg.ipl                        = (12),
            #if defined(VECTOR_NUMBER_MIPICSI_DL)
            .interrupt_cfg.data_lane_cfg.irq                        = VECTOR_NUMBER_MIPICSI_DL,
            #else
            .interrupt_cfg.data_lane_cfg.irq                        = FSP_INVALID_VECTOR,
            #endif

            .interrupt_cfg.virtual_channel_cfg.ipl                  = (12),
            #if defined(VECTOR_NUMBER_MIPICSI_VC)
            .interrupt_cfg.virtual_channel_cfg.irq                  = VECTOR_NUMBER_MIPICSI_VC,
            #else
            .interrupt_cfg.virtual_channel_cfg.irq                  = FSP_INVALID_VECTOR,
            #endif

            .interrupt_cfg.power_management_cfg.ipl                 = (12),
            #if defined(VECTOR_NUMBER_MIPICSI_PM)
            .interrupt_cfg.power_management_cfg.irq                 = VECTOR_NUMBER_MIPICSI_PM,
            #else
            .interrupt_cfg.power_management_cfg.irq                 = FSP_INVALID_VECTOR,
            #endif

            .interrupt_cfg.short_packet_cfg.ipl                     = (12),
            #if defined(VECTOR_NUMBER_MIPICSI_GST)
            .interrupt_cfg.short_packet_cfg.irq                     = VECTOR_NUMBER_MIPICSI_GST,
            #else
            .interrupt_cfg.short_packet_cfg.irq                     = FSP_INVALID_VECTOR,
            #endif

            .interrupt_cfg.receive_enable_mask                      = ( 0x0),
            .interrupt_cfg.data_lane_enable_mask[0]                 = (R_MIPI_CSI_DLIE0_RULE_Msk | R_MIPI_CSI_DLIE0_EULE_Msk | R_MIPI_CSI_DLIE0_EESE_Msk | R_MIPI_CSI_DLIE0_ECTE_Msk |  0x0),
            .interrupt_cfg.data_lane_enable_mask[1]                 = (R_MIPI_CSI_DLIE0_RULE_Msk | R_MIPI_CSI_DLIE0_EULE_Msk | R_MIPI_CSI_DLIE0_EESE_Msk | R_MIPI_CSI_DLIE0_ECTE_Msk |  0x0),
            .interrupt_cfg.virtual_channel_enable_mask[0]           = (R_MIPI_CSI_VCST0_MLF_Msk | R_MIPI_CSI_VCST0_ECD_Msk | R_MIPI_CSI_VCST0_CRC_Msk | R_MIPI_CSI_VCST0_IDE_Msk | R_MIPI_CSI_VCST0_WCE_Msk | R_MIPI_CSI_VCST0_ECC_Msk | R_MIPI_CSI_VCST0_FRS_Msk | R_MIPI_CSI_VCST0_FRD_Msk | R_MIPI_CSI_VCST0_OVF_Msk |  0x0),
            .interrupt_cfg.virtual_channel_enable_mask[1]           = (R_MIPI_CSI_VCST0_MLF_Msk | R_MIPI_CSI_VCST0_ECD_Msk | R_MIPI_CSI_VCST0_CRC_Msk | R_MIPI_CSI_VCST0_IDE_Msk | R_MIPI_CSI_VCST0_WCE_Msk | R_MIPI_CSI_VCST0_ECC_Msk | R_MIPI_CSI_VCST0_FRS_Msk | R_MIPI_CSI_VCST0_FRD_Msk | R_MIPI_CSI_VCST0_OVF_Msk |  0x0),
            .interrupt_cfg.virtual_channel_enable_mask[2]           = (R_MIPI_CSI_VCST0_MLF_Msk | R_MIPI_CSI_VCST0_ECD_Msk | R_MIPI_CSI_VCST0_CRC_Msk | R_MIPI_CSI_VCST0_IDE_Msk | R_MIPI_CSI_VCST0_WCE_Msk | R_MIPI_CSI_VCST0_ECC_Msk | R_MIPI_CSI_VCST0_FRS_Msk | R_MIPI_CSI_VCST0_FRD_Msk | R_MIPI_CSI_VCST0_OVF_Msk |  0x0),
            .interrupt_cfg.virtual_channel_enable_mask[3]           = (R_MIPI_CSI_VCST0_MLF_Msk | R_MIPI_CSI_VCST0_ECD_Msk | R_MIPI_CSI_VCST0_CRC_Msk | R_MIPI_CSI_VCST0_IDE_Msk | R_MIPI_CSI_VCST0_WCE_Msk | R_MIPI_CSI_VCST0_ECC_Msk | R_MIPI_CSI_VCST0_FRS_Msk | R_MIPI_CSI_VCST0_FRD_Msk | R_MIPI_CSI_VCST0_OVF_Msk |  0x0),
            .interrupt_cfg.virtual_channel_enable_mask[4]           = (R_MIPI_CSI_VCST0_MLF_Msk | R_MIPI_CSI_VCST0_ECD_Msk | R_MIPI_CSI_VCST0_CRC_Msk | R_MIPI_CSI_VCST0_IDE_Msk | R_MIPI_CSI_VCST0_WCE_Msk | R_MIPI_CSI_VCST0_ECC_Msk | R_MIPI_CSI_VCST0_FRS_Msk | R_MIPI_CSI_VCST0_FRD_Msk | R_MIPI_CSI_VCST0_OVF_Msk |  0x0),
            .interrupt_cfg.virtual_channel_enable_mask[5]           = (R_MIPI_CSI_VCST0_MLF_Msk | R_MIPI_CSI_VCST0_ECD_Msk | R_MIPI_CSI_VCST0_CRC_Msk | R_MIPI_CSI_VCST0_IDE_Msk | R_MIPI_CSI_VCST0_WCE_Msk | R_MIPI_CSI_VCST0_ECC_Msk | R_MIPI_CSI_VCST0_FRS_Msk | R_MIPI_CSI_VCST0_FRD_Msk | R_MIPI_CSI_VCST0_OVF_Msk |  0x0),
            .interrupt_cfg.virtual_channel_enable_mask[6]           = (R_MIPI_CSI_VCST0_MLF_Msk | R_MIPI_CSI_VCST0_ECD_Msk | R_MIPI_CSI_VCST0_CRC_Msk | R_MIPI_CSI_VCST0_IDE_Msk | R_MIPI_CSI_VCST0_WCE_Msk | R_MIPI_CSI_VCST0_ECC_Msk | R_MIPI_CSI_VCST0_FRS_Msk | R_MIPI_CSI_VCST0_FRD_Msk | R_MIPI_CSI_VCST0_OVF_Msk |  0x0),
            .interrupt_cfg.virtual_channel_enable_mask[7]           = (R_MIPI_CSI_VCST0_MLF_Msk | R_MIPI_CSI_VCST0_ECD_Msk | R_MIPI_CSI_VCST0_CRC_Msk | R_MIPI_CSI_VCST0_IDE_Msk | R_MIPI_CSI_VCST0_WCE_Msk | R_MIPI_CSI_VCST0_ECC_Msk | R_MIPI_CSI_VCST0_FRS_Msk | R_MIPI_CSI_VCST0_FRD_Msk | R_MIPI_CSI_VCST0_OVF_Msk |  0x0),
            .interrupt_cfg.virtual_channel_enable_mask[8]           = (R_MIPI_CSI_VCST0_MLF_Msk | R_MIPI_CSI_VCST0_ECD_Msk | R_MIPI_CSI_VCST0_CRC_Msk | R_MIPI_CSI_VCST0_IDE_Msk | R_MIPI_CSI_VCST0_WCE_Msk | R_MIPI_CSI_VCST0_ECC_Msk | R_MIPI_CSI_VCST0_FRS_Msk | R_MIPI_CSI_VCST0_FRD_Msk | R_MIPI_CSI_VCST0_OVF_Msk |  0x0),
            .interrupt_cfg.virtual_channel_enable_mask[9]           = (R_MIPI_CSI_VCST0_MLF_Msk | R_MIPI_CSI_VCST0_ECD_Msk | R_MIPI_CSI_VCST0_CRC_Msk | R_MIPI_CSI_VCST0_IDE_Msk | R_MIPI_CSI_VCST0_WCE_Msk | R_MIPI_CSI_VCST0_ECC_Msk | R_MIPI_CSI_VCST0_FRS_Msk | R_MIPI_CSI_VCST0_FRD_Msk | R_MIPI_CSI_VCST0_OVF_Msk |  0x0),
            .interrupt_cfg.virtual_channel_enable_mask[10]          = (R_MIPI_CSI_VCST0_MLF_Msk | R_MIPI_CSI_VCST0_ECD_Msk | R_MIPI_CSI_VCST0_CRC_Msk | R_MIPI_CSI_VCST0_IDE_Msk | R_MIPI_CSI_VCST0_WCE_Msk | R_MIPI_CSI_VCST0_ECC_Msk | R_MIPI_CSI_VCST0_FRS_Msk | R_MIPI_CSI_VCST0_FRD_Msk | R_MIPI_CSI_VCST0_OVF_Msk |  0x0),
            .interrupt_cfg.virtual_channel_enable_mask[11]          = (R_MIPI_CSI_VCST0_MLF_Msk | R_MIPI_CSI_VCST0_ECD_Msk | R_MIPI_CSI_VCST0_CRC_Msk | R_MIPI_CSI_VCST0_IDE_Msk | R_MIPI_CSI_VCST0_WCE_Msk | R_MIPI_CSI_VCST0_ECC_Msk | R_MIPI_CSI_VCST0_FRS_Msk | R_MIPI_CSI_VCST0_FRD_Msk | R_MIPI_CSI_VCST0_OVF_Msk |  0x0),
            .interrupt_cfg.virtual_channel_enable_mask[12]          = (R_MIPI_CSI_VCST0_MLF_Msk | R_MIPI_CSI_VCST0_ECD_Msk | R_MIPI_CSI_VCST0_CRC_Msk | R_MIPI_CSI_VCST0_IDE_Msk | R_MIPI_CSI_VCST0_WCE_Msk | R_MIPI_CSI_VCST0_ECC_Msk | R_MIPI_CSI_VCST0_FRS_Msk | R_MIPI_CSI_VCST0_FRD_Msk | R_MIPI_CSI_VCST0_OVF_Msk |  0x0),
            .interrupt_cfg.virtual_channel_enable_mask[13]          = (R_MIPI_CSI_VCST0_MLF_Msk | R_MIPI_CSI_VCST0_ECD_Msk | R_MIPI_CSI_VCST0_CRC_Msk | R_MIPI_CSI_VCST0_IDE_Msk | R_MIPI_CSI_VCST0_WCE_Msk | R_MIPI_CSI_VCST0_ECC_Msk | R_MIPI_CSI_VCST0_FRS_Msk | R_MIPI_CSI_VCST0_FRD_Msk | R_MIPI_CSI_VCST0_OVF_Msk |  0x0),
            .interrupt_cfg.virtual_channel_enable_mask[14]          = (R_MIPI_CSI_VCST0_MLF_Msk | R_MIPI_CSI_VCST0_ECD_Msk | R_MIPI_CSI_VCST0_CRC_Msk | R_MIPI_CSI_VCST0_IDE_Msk | R_MIPI_CSI_VCST0_WCE_Msk | R_MIPI_CSI_VCST0_ECC_Msk | R_MIPI_CSI_VCST0_FRS_Msk | R_MIPI_CSI_VCST0_FRD_Msk | R_MIPI_CSI_VCST0_OVF_Msk |  0x0),
            .interrupt_cfg.virtual_channel_enable_mask[15]          = (R_MIPI_CSI_VCST0_MLF_Msk | R_MIPI_CSI_VCST0_ECD_Msk | R_MIPI_CSI_VCST0_CRC_Msk | R_MIPI_CSI_VCST0_IDE_Msk | R_MIPI_CSI_VCST0_WCE_Msk | R_MIPI_CSI_VCST0_ECC_Msk | R_MIPI_CSI_VCST0_FRS_Msk | R_MIPI_CSI_VCST0_FRD_Msk | R_MIPI_CSI_VCST0_OVF_Msk |  0x0),
            .interrupt_cfg.power_management_enable_mask             = ( 0x0),
            .interrupt_cfg.short_packet_enable_mask                 = ( 0x0),

            .p_callback         = cam_mipi_csi_callback,
        /* If NULL then do not add & */
        #if defined(NULL)
            .p_context          = NULL,
        #else
            .p_context          = &NULL,
        #endif
            .p_extend           = NULL,
        };

        /* Instance structure to use this module. */
        const mipi_csi_instance_t g_cam_mipi_csi =
        {
            .p_ctrl        = &g_cam_mipi_csi_ctrl,
            .p_cfg         = &g_cam_mipi_csi_cfg,
            .p_api         = &g_mipi_csi
        };
uint8_t vin_image_buffer_1[VIN_BYTES_PER_FRAME] BSP_ALIGN_VARIABLE(128) BSP_PLACE_IN_SECTION(BSP_UNINIT_SECTION_PREFIX ".ospi1_cs0_noinit");
uint8_t vin_image_buffer_2[VIN_BYTES_PER_FRAME] BSP_ALIGN_VARIABLE(128) BSP_PLACE_IN_SECTION(BSP_UNINIT_SECTION_PREFIX ".ospi1_cs0_noinit");
uint8_t vin_image_buffer_3[VIN_BYTES_PER_FRAME] BSP_ALIGN_VARIABLE(128) BSP_PLACE_IN_SECTION(BSP_UNINIT_SECTION_PREFIX ".ospi1_cs0_noinit");


        vin_instance_ctrl_t g_cam_vin_ctrl;

        const vin_extended_cfg_t g_cam_vin_cfg_extend =
        {
            .p_mipi_csi_instance      = &g_cam_mipi_csi,

            .input_ctrl.cfg_bits.color_space_convert_bypass      = 0,
            .input_ctrl.cfg_bits.interlace_mode                  = VIN_INTERLACE_MODE_ODD_EVEN_FIELD_CAPTURE,
            .input_ctrl.cfg_bits.big_endian                      = 0,
            .input_ctrl.cfg_bits.dithering_mode                  = VIN_DITHERING_MODE_WITH_ADDITION,
            .input_ctrl.cfg_bits.input_mode                      = VIN_INPUT_FORMAT_YCBCR422_8_BIT,
            .input_ctrl.cfg_bits.lut_enable                      = 0,
            .input_ctrl.cfg_bits.dithering_direction             = false,
            .input_ctrl.cfg_bits.yuv444_conversion               = VIN_YUV444_CONVERSION_MODE_DATA_EXTEND,
            .input_ctrl.cfg_bits.scaling_enable                  = 0,
            .input_ctrl.cfg_bits.pixel_data_clipping             = VIN_PIXEL_DATA_CLIPPING_DEFAULT,

            .input_ctrl.preclip.line_start                       = 0,
            .input_ctrl.preclip.line_end                         = 479,
            .input_ctrl.preclip.pixel_start                      = 0,
            .input_ctrl.preclip.pixel_end                        = 639,

            .input_ctrl.csi_mode_bits.virtual_channel            = 0,
            .input_ctrl.csi_mode_bits.data_type                  = VIN_DATA_TYPE_YUV422_8_BIT,
            .input_ctrl.csi_mode_bits.sign_extend_disable        = 1,

            .input_ctrl.csi_detect_bits.field_detect_enable      = 1,
            .input_ctrl.csi_detect_bits.even_field_detect_enable = 1,
            .input_ctrl.csi_detect_bits.even_field_number        = 0,

            .input_ctrl.image_stride                             = 640,

            .output_ctrl.image_buffer                            = {vin_image_buffer_1, vin_image_buffer_2, vin_image_buffer_3},

            .conversion_ctrl.data_mode_bits.data_conversion_mode      = VIN_CONVERSION_MODE_NONE,
            .conversion_ctrl.data_mode_bits.alpha_bit_value           = 1,
            .conversion_ctrl.data_mode_bits.output_data_byte_swap     = 1,
            .conversion_ctrl.data_mode_bits.extend_rgb_converted_data = 0,
            .conversion_ctrl.data_mode_bits.yc_data_transform_enable  = 0,
            .conversion_ctrl.data_mode_bits.yc_transform_mode         = VIN_YC_TRANSFORM_MODE_Y_CBCR,
            .conversion_ctrl.data_mode_bits.rgb8888_alpha_value       = 0xAA,

            .conversion_data.uv_address                          = 0x0,

            .conversion_data.yc_rgb_conversion_setting_1_bits.y_mul              = 4767,
            .conversion_data.yc_rgb_conversion_setting_1_bits.round_down_disable = 0,
            .conversion_data.yc_rgb_conversion_setting_2_bits.csub2              = 2048,
            .conversion_data.yc_rgb_conversion_setting_2_bits.ysub2              = 256,
            .conversion_data.yc_rgb_conversion_setting_3_bits.cgrmul2            = 3330,
            .conversion_data.yc_rgb_conversion_setting_3_bits.rcrmul2            = 6537,
            .conversion_data.yc_rgb_conversion_setting_4_bits.gcbmul2            = 1605,
            .conversion_data.yc_rgb_conversion_setting_4_bits.bcbmul2            = 8261,

            .conversion_data.uds_ctrl_bits.ne_bcb                = 0,
            .conversion_data.uds_ctrl_bits.ne_gy                 = 0,
            .conversion_data.uds_ctrl_bits.ne_rcr                = 0,
            .conversion_data.uds_ctrl_bits.pixel_interpolation   = 0,
            .conversion_data.uds_ctrl_bits.bilinear_advanced     = 1,
            .conversion_data.uds_ctrl_bits.scale_up_pixel_count  = 0,

            .conversion_data.uds_scale_bits.vertical_mask        = 4096,
            .conversion_data.uds_scale_bits.horizontal_mask      = 4096,

            .conversion_data.uds_bwidth_bits.bwidth_v       = 32,
            .conversion_data.uds_bwidth_bits.bwidth_h       = 32,

            .conversion_data.uds_clipping_bits.cl_vsize          = 480,
            .conversion_data.uds_clipping_bits.cl_hsize          = 640,

            .conversion_data.rgb_to_yuv_conversion_settings[0].setting_1_bits.lrp             = 224,
            .conversion_data.rgb_to_yuv_conversion_settings[0].setting_2_bits.lgp             = 516,
            .conversion_data.rgb_to_yuv_conversion_settings[0].setting_2_bits.lbp             = 100,
            .conversion_data.rgb_to_yuv_conversion_settings[0].setting_3_bits.lap             = 256,
            .conversion_data.rgb_to_yuv_conversion_settings[0].setting_3_bits.lhen            = 0,
            .conversion_data.rgb_to_yuv_conversion_settings[0].setting_3_bits.lsft            = 10,
            .conversion_data.rgb_to_yuv_conversion_settings[0].setting_3_bits.persistent_bit0 = 1,
            .conversion_data.rgb_to_yuv_conversion_settings[0].setting_3_bits.persistent_bit1 = 1,

            .conversion_data.rgb_to_yuv_conversion_settings[1].setting_1_bits.lrp             = -152,
            .conversion_data.rgb_to_yuv_conversion_settings[1].setting_2_bits.lgp             = -298,
            .conversion_data.rgb_to_yuv_conversion_settings[1].setting_2_bits.lbp             = 450,
            .conversion_data.rgb_to_yuv_conversion_settings[1].setting_3_bits.lap             = 2048,
            .conversion_data.rgb_to_yuv_conversion_settings[1].setting_3_bits.lhen            = 0,
            .conversion_data.rgb_to_yuv_conversion_settings[1].setting_3_bits.lsft            = 10,
            .conversion_data.rgb_to_yuv_conversion_settings[1].setting_3_bits.persistent_bit0 = 1,
            .conversion_data.rgb_to_yuv_conversion_settings[1].setting_3_bits.persistent_bit1 = 1,

            .conversion_data.rgb_to_yuv_conversion_settings[2].setting_1_bits.lrp             = 450,
            .conversion_data.rgb_to_yuv_conversion_settings[2].setting_2_bits.lgp             = -377,
            .conversion_data.rgb_to_yuv_conversion_settings[2].setting_2_bits.lbp             = -73,
            .conversion_data.rgb_to_yuv_conversion_settings[2].setting_3_bits.lap             = 2048,
            .conversion_data.rgb_to_yuv_conversion_settings[2].setting_3_bits.lhen            = 0,
            .conversion_data.rgb_to_yuv_conversion_settings[2].setting_3_bits.lsft            = 10,
            .conversion_data.rgb_to_yuv_conversion_settings[2].setting_3_bits.persistent_bit0 = 1,
            .conversion_data.rgb_to_yuv_conversion_settings[2].setting_3_bits.persistent_bit1 = 1,

            .interrupt_cfg.status_enable_mask     = (R_VIN_IE_FME_Msk |  0x0),
            .interrupt_cfg.scanline_compare_value = 0,

            .interrupt_cfg.status.ipl = (12),
            #if defined(VECTOR_NUMBER_VIN_IRQ)
            .interrupt_cfg.status.irq                    = VECTOR_NUMBER_VIN_IRQ,
            #else
            .interrupt_cfg.status.irq                    = FSP_INVALID_VECTOR,
            #endif

            .interrupt_cfg.error.ipl  = (12),
            #if defined(VECTOR_NUMBER_VIN_ERR)
            .interrupt_cfg.error.irq                    = VECTOR_NUMBER_VIN_ERR,
            #else
            .interrupt_cfg.error.irq                    = FSP_INVALID_VECTOR,
            #endif
        };

        const capture_cfg_t g_cam_vin_cfg =
        {
            .x_capture_start_pixel   = 0xFFFF,   // Not used. See instance extended configuration
            .x_capture_pixels        = 0xFFFF,   // Not used. See instance extended configuration
            .y_capture_start_pixel   = 0xFFFF,   // Not used. See instance extended configuration
            .y_capture_pixels        = 0xFFFF,   // Not used. See instance extended configuration
            .bytes_per_pixel         = 0xFF,     // Not used. See instance extended configuration

            .p_callback         = cam_vin_callback,
        /* If NULL then do not add & */
        #if defined(NULL)
            .p_context          = NULL,
        #else
            .p_context          = &NULL,
        #endif
            .p_extend           = &g_cam_vin_cfg_extend,

        };

        /* Instance structure to use this module. */
        const capture_instance_t g_cam_vin =
        {
            .p_ctrl        = &g_cam_vin_ctrl,
            .p_cfg         = &g_cam_vin_cfg,
            .p_api         = &g_capture_on_vin
        };
icu_instance_ctrl_t g_external_irq13_ctrl;

/** External IRQ extended configuration for ICU HAL driver */
const icu_extended_cfg_t g_external_irq13_ext_cfg =
{
    .filter_src         = EXTERNAL_IRQ_DIGITAL_FILTER_PCLK_DIV,
};

const external_irq_cfg_t g_external_irq13_cfg =
{
    .channel             = 13,
    .trigger             = EXTERNAL_IRQ_TRIG_FALLING,
    .filter_enable       = false,
    .clock_source_div            = EXTERNAL_IRQ_CLOCK_SOURCE_DIV_64,
    .p_callback          = irq_callback,
    /** If NULL then do not add & */
#if defined(NULL)
    .p_context           = NULL,
#else
    .p_context           = (void *) &NULL,
#endif
    .p_extend            = (void *)&g_external_irq13_ext_cfg,
    .ipl                 = (12),
#if defined(VECTOR_NUMBER_ICU_IRQ13)
    .irq                 = VECTOR_NUMBER_ICU_IRQ13,
#else
    .irq                 = FSP_INVALID_VECTOR,
#endif
};
/* Instance structure to use this module. */
const external_irq_instance_t g_external_irq13 =
{
    .p_ctrl        = &g_external_irq13_ctrl,
    .p_cfg         = &g_external_irq13_cfg,
    .p_api         = &g_external_irq_on_icu
};
icu_instance_ctrl_t g_external_irq20_ctrl;

/** External IRQ extended configuration for ICU HAL driver */
const icu_extended_cfg_t g_external_irq20_ext_cfg =
{
    .filter_src         = EXTERNAL_IRQ_DIGITAL_FILTER_PCLK_DIV,
};

const external_irq_cfg_t g_external_irq20_cfg =
{
    .channel             = 20,
    .trigger             = EXTERNAL_IRQ_TRIG_FALLING,
    .filter_enable       = false,
    .clock_source_div            = EXTERNAL_IRQ_CLOCK_SOURCE_DIV_64,
    .p_callback          = irq_callback,
    /** If NULL then do not add & */
#if defined(NULL)
    .p_context           = NULL,
#else
    .p_context           = (void *) &NULL,
#endif
    .p_extend            = (void *)&g_external_irq20_ext_cfg,
    .ipl                 = (12),
#if defined(VECTOR_NUMBER_ICU_IRQ20)
    .irq                 = VECTOR_NUMBER_ICU_IRQ20,
#else
    .irq                 = FSP_INVALID_VECTOR,
#endif
};
/* Instance structure to use this module. */
const external_irq_instance_t g_external_irq20 =
{
    .p_ctrl        = &g_external_irq20_ctrl,
    .p_cfg         = &g_external_irq20_cfg,
    .p_api         = &g_external_irq_on_icu
};
const ether_phy_lsi_cfg_t g_rmac_phy_lsi1 =
{
    .address           = 1,
    .type              = ETHER_PHY_LSI_TYPE_CUSTOM,
};
rmac_phy_instance_ctrl_t g_rmac_phy1_ctrl;
#define RA_NOT_DEFINED (1)
const rmac_phy_extended_cfg_t g_rmac_phy1_extended_cfg =
{
    .p_target_init                     = rmac_phy_target_rtl8211_initialize,
    .p_target_link_partner_ability_get = rmac_phy_target_rtl8211_is_support_link_partner_ability,
    .frame_format                      = RMAC_PHY_FRAME_FORMAT_MDIO,
    .mdc_clock_rate                    = 2500000,
    .mdio_hold_time                    = 0,
    .mdio_capture_time                 = 0,
    .p_phy_lsi_cfg_list = {
#if (RA_NOT_DEFINED != RA_NOT_DEFINED)
    	&RA_NOT_DEFINED,
#else
    	NULL,
#endif
#if (RA_NOT_DEFINED != g_rmac_phy_lsi1)
    	&g_rmac_phy_lsi1,
#else
    	NULL,
#endif
    },
    .default_phy_lsi_cfg_index = 1,
};
#undef RA_NOT_DEFINED

const ether_phy_cfg_t g_rmac_phy1_cfg =
{

    .channel                   = 1,
    .phy_reset_wait_time       = 0x00020000,
    .mii_bit_access_wait_time  = 0,
    .flow_control              = ETHER_PHY_FLOW_CONTROL_DISABLE,
    .mii_type                  = ETHER_PHY_MII_TYPE_RGMII,
    .p_context                 = NULL,
    .p_extend                  = &g_rmac_phy1_extended_cfg,

};
/* Instance structure to use this module. */
const ether_phy_instance_t g_rmac_phy1 =
{
    .p_ctrl        = &g_rmac_phy1_ctrl,
    .p_cfg         = &g_rmac_phy1_cfg,
    .p_api         = &g_ether_phy_on_rmac_phy
};
const ether_phy_lsi_cfg_t g_rmac_phy_lsi0 =
{
    .address           = 2,
    .type              = ETHER_PHY_LSI_TYPE_CUSTOM,
};
rmac_phy_instance_ctrl_t g_rmac_phy0_ctrl;
#define RA_NOT_DEFINED (1)
const rmac_phy_extended_cfg_t g_rmac_phy0_extended_cfg =
{
    .p_target_init                     = rmac_phy_target_rtl8211_initialize,
    .p_target_link_partner_ability_get = rmac_phy_target_rtl8211_is_support_link_partner_ability,
    .frame_format                      = RMAC_PHY_FRAME_FORMAT_MDIO,
    .mdc_clock_rate                    = 2500000,
    .mdio_hold_time                    = 0,
    .mdio_capture_time                 = 0,
    .p_phy_lsi_cfg_list = {
#if (RA_NOT_DEFINED != g_rmac_phy_lsi0)
    	&g_rmac_phy_lsi0,
#else
    	NULL,
#endif
#if (RA_NOT_DEFINED != RA_NOT_DEFINED)
    	&RA_NOT_DEFINED,
#else
    	NULL,
#endif
    },
    .default_phy_lsi_cfg_index = 0,
};
#undef RA_NOT_DEFINED

const ether_phy_cfg_t g_rmac_phy0_cfg =
{

    .channel                   = 0,
    .phy_reset_wait_time       = 0x00020000,
    .mii_bit_access_wait_time  = 0,
    .flow_control              = ETHER_PHY_FLOW_CONTROL_DISABLE,
    .mii_type                  = ETHER_PHY_MII_TYPE_RGMII,
    .p_context                 = NULL,
    .p_extend                  = &g_rmac_phy0_extended_cfg,

};
/* Instance structure to use this module. */
const ether_phy_instance_t g_rmac_phy0 =
{
    .p_ctrl        = &g_rmac_phy0_ctrl,
    .p_cfg         = &g_rmac_phy0_cfg,
    .p_api         = &g_ether_phy_on_rmac_phy
};
layer3_switch_instance_ctrl_t g_layer3_switch0_ctrl;

uint8_t g_layer3_switch0_mac_address_port0[6] = { 0x00,0x11,0x22,0x33,0x44,0x55 };
uint8_t g_layer3_switch0_mac_address_port1[6] = { 0x00,0x11,0x22,0x33,0x44,0x55 };
layer3_switch_l3_filter_t g_layer3_switch0_l3_filter_list[10];

#define RA_NOT_DEFINED (1)
const layer3_switch_extended_cfg_t g_layer3_switch0_extended_cfg =
{
    .p_ether_phy_instances          = {
#if (RA_NOT_DEFINED != g_rmac_phy0)
    &g_rmac_phy0,
#else
    	NULL,
#endif
#if (RA_NOT_DEFINED != g_rmac_phy1)
    &g_rmac_phy1,
#else
    	NULL,
#endif
	},
    .fowarding_target_port_masks =
    {
        (LAYER3_SWITCH_PORT_BITMASK_PORT1 | LAYER3_SWITCH_PORT_BITMASK_PORT2 |  0U),
        (LAYER3_SWITCH_PORT_BITMASK_PORT0 | LAYER3_SWITCH_PORT_BITMASK_PORT2 |  0U),
    },
    .p_mac_addresses =
    {
    g_layer3_switch0_mac_address_port0,
    g_layer3_switch0_mac_address_port1
    },
    .l3_filter_list = g_layer3_switch0_l3_filter_list,
    .l3_filter_list_length = 10,
};
#undef RA_NOT_DEFINED

const ether_switch_cfg_t g_layer3_switch0_cfg =
{
    .channel        = 0,

#if defined(VECTOR_NUMBER_ETHER_GWDI0)
    .irq            = VECTOR_NUMBER_ETHER_GWDI0,
#else
    .irq            = FSP_INVALID_VECTOR,
#endif

    .ipl            = (12),

    .p_callback     = NULL,
    .p_context      = NULL,
    .p_extend       = &g_layer3_switch0_extended_cfg,
};

/* Instance structure to use this module. */
const ether_switch_instance_t g_layer3_switch0 =
{
    .p_ctrl        = &g_layer3_switch0_ctrl,
    .p_cfg         = &g_layer3_switch0_cfg,
    .p_api         = &g_ether_switch_on_layer3_switch
};
const uint8_t DRW_INT_IPL = (2);
            d2_device *   d2_handle0;
/** Display framebuffer */
        #if GLCDC_CFG_LAYER_1_ENABLE
        uint8_t fb_background[1][DISPLAY_BUFFER_STRIDE_BYTES_INPUT0 * DISPLAY_VSIZE_INPUT0] BSP_ALIGN_VARIABLE(64) BSP_PLACE_IN_SECTION(BSP_UNINIT_SECTION_PREFIX ".bss");
        #else
        /** Graphics Layer 1 is specified not to be used when starting */
        #endif
        #if GLCDC_CFG_LAYER_2_ENABLE
        uint8_t fb_foreground[2][DISPLAY_BUFFER_STRIDE_BYTES_INPUT1 * DISPLAY_VSIZE_INPUT1] BSP_ALIGN_VARIABLE(64) BSP_PLACE_IN_SECTION(BSP_UNINIT_SECTION_PREFIX ".sdram_noinit");
        #else
        /** Graphics Layer 2 is specified not to be used when starting */
        #endif

        #if GLCDC_CFG_CLUT_ENABLE
        /** Display CLUT buffer to be used for updating CLUT */
        static uint32_t CLUT_buffer[256];

        /** Display CLUT configuration(only used if using CLUT format) */
        display_clut_cfg_t g_display0_clut_cfg_glcdc =
        {
            .p_base              = (uint32_t *)CLUT_buffer,
            .start               = 0,   /* User have to update this setting when using */
            .size                = 256  /* User have to update this setting when using */
        };
        #else
        /** CLUT is specified not to be used */
        #endif

        #if (false)
         #define GLCDC_CFG_CORRECTION_GAMMA_TABLE_CONST   const
         #define GLCDC_CFG_CORRECTION_GAMMA_TABLE_CAST    (uint16_t *)
         #define GLCDC_CFG_CORRECTION_GAMMA_CFG_CAST      (display_gamma_correction_t *)
        #else
         #define GLCDC_CFG_CORRECTION_GAMMA_TABLE_CONST
         #define GLCDC_CFG_CORRECTION_GAMMA_TABLE_CAST
         #define GLCDC_CFG_CORRECTION_GAMMA_CFG_CAST
        #endif

        #if ((GLCDC_CFG_CORRECTION_GAMMA_ENABLE_R | GLCDC_CFG_CORRECTION_GAMMA_ENABLE_G | GLCDC_CFG_CORRECTION_GAMMA_ENABLE_B) && GLCDC_CFG_COLOR_CORRECTION_ENABLE)
        /** Gamma correction tables */
        #if GLCDC_CFG_CORRECTION_GAMMA_ENABLE_R
        static GLCDC_CFG_CORRECTION_GAMMA_TABLE_CONST uint16_t glcdc_gamma_r_gain[DISPLAY_GAMMA_CURVE_ELEMENT_NUM] = {1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024};
        static GLCDC_CFG_CORRECTION_GAMMA_TABLE_CONST uint16_t glcdc_gamma_r_threshold[DISPLAY_GAMMA_CURVE_ELEMENT_NUM] = {0, 64, 128, 192, 256, 320, 384, 448, 512, 576, 640, 704, 768, 832, 896, 960};
        #endif
        #if GLCDC_CFG_CORRECTION_GAMMA_ENABLE_G
        static GLCDC_CFG_CORRECTION_GAMMA_TABLE_CONST uint16_t glcdc_gamma_g_gain[DISPLAY_GAMMA_CURVE_ELEMENT_NUM] = {1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024};
        static GLCDC_CFG_CORRECTION_GAMMA_TABLE_CONST uint16_t glcdc_gamma_g_threshold[DISPLAY_GAMMA_CURVE_ELEMENT_NUM] = {0, 64, 128, 192, 256, 320, 384, 448, 512, 576, 640, 704, 768, 832, 896, 960};
        #endif
        #if GLCDC_CFG_CORRECTION_GAMMA_ENABLE_B
        static GLCDC_CFG_CORRECTION_GAMMA_TABLE_CONST uint16_t glcdc_gamma_b_gain[DISPLAY_GAMMA_CURVE_ELEMENT_NUM] = {1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024};
        static GLCDC_CFG_CORRECTION_GAMMA_TABLE_CONST uint16_t glcdc_gamma_b_threshold[DISPLAY_GAMMA_CURVE_ELEMENT_NUM] = {0, 64, 128, 192, 256, 320, 384, 448, 512, 576, 640, 704, 768, 832, 896, 960};
        #endif
        GLCDC_CFG_CORRECTION_GAMMA_TABLE_CONST display_gamma_correction_t g_display0_gamma_cfg =
        {
            .r =
            {
                .enable      = GLCDC_CFG_CORRECTION_GAMMA_ENABLE_R,
        #if GLCDC_CFG_CORRECTION_GAMMA_ENABLE_R
                .gain        = GLCDC_CFG_CORRECTION_GAMMA_TABLE_CAST glcdc_gamma_r_gain,
                .threshold   = GLCDC_CFG_CORRECTION_GAMMA_TABLE_CAST glcdc_gamma_r_threshold
        #else
                .gain        = NULL,
                .threshold   = NULL
        #endif
            },
            .g =
            {
                .enable      = GLCDC_CFG_CORRECTION_GAMMA_ENABLE_G,
        #if GLCDC_CFG_CORRECTION_GAMMA_ENABLE_G
                .gain        = GLCDC_CFG_CORRECTION_GAMMA_TABLE_CAST glcdc_gamma_g_gain,
                .threshold   = GLCDC_CFG_CORRECTION_GAMMA_TABLE_CAST glcdc_gamma_g_threshold
        #else
                .gain        = NULL,
                .threshold   = NULL
        #endif
            },
            .b =
            {
                .enable      = GLCDC_CFG_CORRECTION_GAMMA_ENABLE_B,
        #if GLCDC_CFG_CORRECTION_GAMMA_ENABLE_B
                .gain        = GLCDC_CFG_CORRECTION_GAMMA_TABLE_CAST glcdc_gamma_b_gain,
                .threshold   = GLCDC_CFG_CORRECTION_GAMMA_TABLE_CAST glcdc_gamma_b_threshold
        #else
                .gain        = NULL,
                .threshold   = NULL
        #endif
            }
        };
        #endif

        #define RA_NOT_DEFINED (1)
        #if (RA_NOT_DEFINED != RA_NOT_DEFINED)
          const mipi_dsi_instance_t RA_NOT_DEFINED;
        #endif
        /** Display device extended configuration */
        const glcdc_extended_cfg_t g_display0_extend_cfg =
        {
            .tcon_hsync            = GLCDC_TCON_PIN_0,
            .tcon_vsync            = GLCDC_TCON_PIN_1,
            .tcon_de               = GLCDC_TCON_PIN_3,
            .correction_proc_order = GLCDC_CORRECTION_PROC_ORDER_BRIGHTNESS_CONTRAST2GAMMA,
            .clksrc                = GLCDC_CLK_SRC_INTERNAL,
            .clock_div_ratio       = GLCDC_PANEL_CLK_DIVISOR_8,
            .dithering_mode        = GLCDC_DITHERING_MODE_TRUNCATE,
            .dithering_pattern_A   = GLCDC_DITHERING_PATTERN_11,
            .dithering_pattern_B   = GLCDC_DITHERING_PATTERN_11,
            .dithering_pattern_C   = GLCDC_DITHERING_PATTERN_11,
            .dithering_pattern_D   = GLCDC_DITHERING_PATTERN_11,
        #if (RA_NOT_DEFINED != RA_NOT_DEFINED)
            .phy_layer             = (void*)&RA_NOT_DEFINED
        #else
            .phy_layer             = NULL
        #endif
        };
        #undef RA_NOT_DEFINED

        /** Display control block instance */
        glcdc_instance_ctrl_t g_display0_ctrl;

        /** Display interface configuration */
        const display_cfg_t g_display0_cfg =
        {
            /** Input1(Graphics1 layer) configuration */
            .input[0] =
            {
                #if GLCDC_CFG_LAYER_1_ENABLE
                .p_base              = (uint32_t *)&fb_background[0],
                #else
                .p_base              = NULL,
                #endif
                .hsize               = DISPLAY_HSIZE_INPUT0,
                .vsize               = DISPLAY_VSIZE_INPUT0,
                .hstride             = DISPLAY_BUFFER_STRIDE_PIXELS_INPUT0,
                .format              = DISPLAY_IN_FORMAT_16BITS_RGB565,
                .line_descending_enable = false,
                .lines_repeat_enable = false,
                .lines_repeat_times  = 0
            },

            /** Input2(Graphics2 layer) configuration */
            .input[1] =
            {
                #if GLCDC_CFG_LAYER_2_ENABLE
                .p_base              = (uint32_t *)&fb_foreground[0],
                #else
                .p_base              = NULL,
                #endif
                .hsize               = DISPLAY_HSIZE_INPUT1,
                .vsize               = DISPLAY_VSIZE_INPUT1,
                .hstride             = DISPLAY_BUFFER_STRIDE_PIXELS_INPUT1,
                .format              = DISPLAY_IN_FORMAT_16BITS_RGB565,
                .line_descending_enable = false,
                .lines_repeat_enable = false,
                .lines_repeat_times  = 0
             },

            /** Input1(Graphics1 layer) layer configuration */
            .layer[0] =
            {
                .coordinate = {
                        .x           = 0,
                        .y           = 0
                },
                .fade_control        = DISPLAY_FADE_CONTROL_NONE,
                .fade_speed          = 0
            },

            /** Input2(Graphics2 layer) layer configuration */
            .layer[1] =
            {
                .coordinate = {
                        .x           = 0,
                        .y           = 0
                },
                .fade_control        = DISPLAY_FADE_CONTROL_NONE,
                .fade_speed          = 0
            },

            /** Output configuration */
            .output =
            {
                .htiming =
                {
                    .total_cyc       = 1024,
                    .display_cyc     = 800,
                    .back_porch      = 46,
                    .sync_width       = 1,
                    .sync_polarity   = DISPLAY_SIGNAL_POLARITY_LOACTIVE
                },
                .vtiming =
                {
                    .total_cyc       = 525,
                    .display_cyc     = 480,
                    .back_porch      = 23,
                    .sync_width       = 1,
                    .sync_polarity   = DISPLAY_SIGNAL_POLARITY_LOACTIVE
                },
                .format              = DISPLAY_OUT_FORMAT_16BITS_RGB565,
                .endian              = DISPLAY_ENDIAN_LITTLE,
                .color_order         = DISPLAY_COLOR_ORDER_BGR,
                .data_enable_polarity = DISPLAY_SIGNAL_POLARITY_HIACTIVE,
                .sync_edge           = DISPLAY_SIGNAL_SYNC_EDGE_FALLING,
                .bg_color =
                {
                    .byte = {
                        .a           = 255,
                        .r           = 0,
                        .g           = 0,
                        .b           = 0
                    }
                },
#if (GLCDC_CFG_COLOR_CORRECTION_ENABLE)
                .brightness =
                {
                    .enable          = false,
                    .r               = 512,
                    .g               = 512,
                    .b               = 512
                },
                .contrast =
                {
                    .enable          = false,
                    .r               = 128,
                    .g               = 128,
                    .b               = 128
                },
#if (GLCDC_CFG_CORRECTION_GAMMA_ENABLE_R | GLCDC_CFG_CORRECTION_GAMMA_ENABLE_G | GLCDC_CFG_CORRECTION_GAMMA_ENABLE_B)
 #if false
                .p_gamma_correction  = GLCDC_CFG_CORRECTION_GAMMA_CFG_CAST (&g_display0_gamma_cfg),
 #else
                .p_gamma_correction  = &g_display0_gamma_cfg,
 #endif
#else
                .p_gamma_correction  = NULL,
#endif
#endif
                .dithering_on        = false
            },

            /** Display device callback function pointer */
            .p_callback              = DisplayVsyncCallback,
            .p_context               = NULL,

            /** Display device extended configuration */
            .p_extend                = (void *)(&g_display0_extend_cfg),

            .line_detect_ipl        = (14),
            .underflow_1_ipl        = (BSP_IRQ_DISABLED),
            .underflow_2_ipl        = (BSP_IRQ_DISABLED),

#if defined(VECTOR_NUMBER_GLCDC_LINE_DETECT)
            .line_detect_irq        = VECTOR_NUMBER_GLCDC_LINE_DETECT,
#else
            .line_detect_irq        = FSP_INVALID_VECTOR,
#endif
#if defined(VECTOR_NUMBER_GLCDC_UNDERFLOW_1)
            .underflow_1_irq        = VECTOR_NUMBER_GLCDC_UNDERFLOW_1,
#else
            .underflow_1_irq        = FSP_INVALID_VECTOR,
#endif
#if defined(VECTOR_NUMBER_GLCDC_UNDERFLOW_2)
            .underflow_2_irq        = VECTOR_NUMBER_GLCDC_UNDERFLOW_2,
#else
            .underflow_2_irq        = FSP_INVALID_VECTOR,
#endif
        };

#if GLCDC_CFG_LAYER_1_ENABLE
        /** Display on GLCDC run-time configuration(for the graphics1 layer) */
        display_runtime_cfg_t g_display0_runtime_cfg_bg =
        {
            .input =
            {
                #if (true)
                .p_base              = (uint32_t *)&fb_background[0],
                #else
                .p_base              = NULL,
                #endif
                .hsize               = DISPLAY_HSIZE_INPUT0,
                .vsize               = DISPLAY_VSIZE_INPUT0,
                .hstride             = DISPLAY_BUFFER_STRIDE_PIXELS_INPUT0,
                .format              = DISPLAY_IN_FORMAT_16BITS_RGB565,
                .line_descending_enable = false,
                .lines_repeat_enable = false,
                .lines_repeat_times  = 0
            },
            .layer =
            {
                .coordinate = {
                        .x           = 0,
                        .y           = 0
                },
                .fade_control        = DISPLAY_FADE_CONTROL_NONE,
                .fade_speed          = 0
            }
        };
#endif
#if GLCDC_CFG_LAYER_2_ENABLE
        /** Display on GLCDC run-time configuration(for the graphics2 layer) */
        display_runtime_cfg_t g_display0_runtime_cfg_fg =
        {
            .input =
            {
                #if (false)
                .p_base              = (uint32_t *)&fb_foreground[0],
                #else
                .p_base              = NULL,
                #endif
                .hsize               = DISPLAY_HSIZE_INPUT1,
                .vsize               = DISPLAY_VSIZE_INPUT1,
                .hstride             = DISPLAY_BUFFER_STRIDE_PIXELS_INPUT1,
                .format              = DISPLAY_IN_FORMAT_16BITS_RGB565,
                .line_descending_enable = false,
                .lines_repeat_enable = false,
                .lines_repeat_times  = 0
             },
            .layer =
            {
                .coordinate = {
                        .x           = 0,
                        .y           = 0
                },
                .fade_control        = DISPLAY_FADE_CONTROL_NONE,
                .fade_speed          = 0
            }
        };
#endif

/* Instance structure to use this module. */
const display_instance_t g_display0 =
{
    .p_ctrl        = &g_display0_ctrl,
    .p_cfg         = (display_cfg_t *)&g_display0_cfg,
    .p_api         = (display_api_t *)&g_display_on_glcdc
};
ioport_instance_ctrl_t g_ioport_ctrl;
const ioport_instance_t g_ioport =
        {
            .p_api = &g_ioport_on_ioport,
            .p_ctrl = &g_ioport_ctrl,
            .p_cfg = &g_bsp_pin_cfg,
        };
void g_common_init(void) {
}
