Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sat Jan  5 16:52:23 2019
| Host         : EECS-TOYODA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file OSC1_LITE_Control_timing_summary_routed.rpt -rpx OSC1_LITE_Control_timing_summary_routed.rpx
| Design       : OSC1_LITE_Control
| Device       : 7a15t-ftg256
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: dac_spi/counter_reg[0]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: dac_spi/counter_reg[1]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: dac_spi/counter_reg[2]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: dac_spi/counter_reg[3]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: dac_spi/counter_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 343 pins that are not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.946        0.000                      0                 2252        0.065        0.000                      0                 2252        5.415        0.000                       0                   750  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
okHostClk      {0.000 10.415}     20.830          48.008          
  mmcm0_clk0   {0.260 10.675}     20.830          48.008          
  mmcm0_clkfb  {0.000 10.415}     20.830          48.008          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
okHostClk                                                                                                                                                        5.415        0.000                       0                     1  
  mmcm0_clk0        10.580        0.000                      0                 2026        0.065        0.000                      0                 2026        9.165        0.000                       0                   746  
  mmcm0_clkfb                                                                                                                                                   18.675        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mmcm0_clk0    okHostClk           6.536        0.000                      0                   17        9.804        0.000                      0                   17  
okHostClk     mmcm0_clk0          6.725        0.000                      0                   86        0.533        0.000                      0                   86  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  mmcm0_clk0         mmcm0_clk0              16.757        0.000                      0                  100        0.350        0.000                      0                  100  
**async_default**  okHostClk          mmcm0_clk0               5.946        0.000                      0                  132        1.756        0.000                      0                  132  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  okHostClk
  To Clock:  okHostClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.415ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         okHostClk
Waveform(ns):       { 0.000 10.415 }
Period(ns):         20.830
Sources:            { hi_in[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.830      19.581     MMCME2_ADV_X0Y0  okHI/mmcm0/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.830      79.170     MMCME2_ADV_X0Y0  okHI/mmcm0/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         10.415      5.415      MMCME2_ADV_X0Y0  okHI/mmcm0/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         10.415      5.415      MMCME2_ADV_X0Y0  okHI/mmcm0/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         10.415      5.415      MMCME2_ADV_X0Y0  okHI/mmcm0/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         10.415      5.415      MMCME2_ADV_X0Y0  okHI/mmcm0/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack       10.580ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.580ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        9.663ns  (logic 3.546ns (36.698%)  route 6.117ns (63.302%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 19.667 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( -0.586 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.604    -0.586    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y12         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.868 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.549     4.417    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRC0
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     4.570 f  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.306     5.876    okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y29          LUT5 (Prop_lut5_I0_O)        0.359     6.235 f  okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          0.911     7.145    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[2]
    SLICE_X6Y31          LUT6 (Prop_lut6_I5_O)        0.332     7.477 f  okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.428     7.905    okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X6Y33          LUT3 (Prop_lut3_I0_O)        0.124     8.029 r  okHI/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=11, routed)          0.310     8.339    okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_2_n_0
    SLICE_X6Y33          LUT2 (Prop_lut2_I1_O)        0.124     8.463 r  okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1/O
                         net (fo=4, routed)           0.613     9.076    okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X6Y33          FDRE                                         r  okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.510    19.667    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y33          FDRE                                         r  okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]/C
                         clock pessimism              0.563    20.230    
                         clock uncertainty           -0.050    20.180    
    SLICE_X6Y33          FDRE (Setup_fdre_C_R)       -0.524    19.656    okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]
  -------------------------------------------------------------------
                         required time                         19.656    
                         arrival time                          -9.076    
  -------------------------------------------------------------------
                         slack                                 10.580    

Slack (MET) :             10.580ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        9.663ns  (logic 3.546ns (36.698%)  route 6.117ns (63.302%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 19.667 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( -0.586 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.604    -0.586    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y12         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.868 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.549     4.417    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRC0
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     4.570 f  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.306     5.876    okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y29          LUT5 (Prop_lut5_I0_O)        0.359     6.235 f  okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          0.911     7.145    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[2]
    SLICE_X6Y31          LUT6 (Prop_lut6_I5_O)        0.332     7.477 f  okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.428     7.905    okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X6Y33          LUT3 (Prop_lut3_I0_O)        0.124     8.029 r  okHI/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=11, routed)          0.310     8.339    okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_2_n_0
    SLICE_X6Y33          LUT2 (Prop_lut2_I1_O)        0.124     8.463 r  okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1/O
                         net (fo=4, routed)           0.613     9.076    okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X6Y33          FDRE                                         r  okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.510    19.667    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y33          FDRE                                         r  okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[5]/C
                         clock pessimism              0.563    20.230    
                         clock uncertainty           -0.050    20.180    
    SLICE_X6Y33          FDRE (Setup_fdre_C_R)       -0.524    19.656    okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[5]
  -------------------------------------------------------------------
                         required time                         19.656    
                         arrival time                          -9.076    
  -------------------------------------------------------------------
                         slack                                 10.580    

Slack (MET) :             10.580ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        9.663ns  (logic 3.546ns (36.698%)  route 6.117ns (63.302%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 19.667 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( -0.586 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.604    -0.586    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y12         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.868 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.549     4.417    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRC0
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     4.570 f  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.306     5.876    okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y29          LUT5 (Prop_lut5_I0_O)        0.359     6.235 f  okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          0.911     7.145    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[2]
    SLICE_X6Y31          LUT6 (Prop_lut6_I5_O)        0.332     7.477 f  okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.428     7.905    okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X6Y33          LUT3 (Prop_lut3_I0_O)        0.124     8.029 r  okHI/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=11, routed)          0.310     8.339    okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_2_n_0
    SLICE_X6Y33          LUT2 (Prop_lut2_I1_O)        0.124     8.463 r  okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1/O
                         net (fo=4, routed)           0.613     9.076    okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X6Y33          FDRE                                         r  okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.510    19.667    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y33          FDRE                                         r  okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[6]/C
                         clock pessimism              0.563    20.230    
                         clock uncertainty           -0.050    20.180    
    SLICE_X6Y33          FDRE (Setup_fdre_C_R)       -0.524    19.656    okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[6]
  -------------------------------------------------------------------
                         required time                         19.656    
                         arrival time                          -9.076    
  -------------------------------------------------------------------
                         slack                                 10.580    

Slack (MET) :             10.580ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        9.663ns  (logic 3.546ns (36.698%)  route 6.117ns (63.302%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 19.667 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( -0.586 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.604    -0.586    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y12         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.868 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.549     4.417    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRC0
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     4.570 f  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.306     5.876    okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y29          LUT5 (Prop_lut5_I0_O)        0.359     6.235 f  okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          0.911     7.145    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[2]
    SLICE_X6Y31          LUT6 (Prop_lut6_I5_O)        0.332     7.477 f  okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.428     7.905    okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X6Y33          LUT3 (Prop_lut3_I0_O)        0.124     8.029 r  okHI/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=11, routed)          0.310     8.339    okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_2_n_0
    SLICE_X6Y33          LUT2 (Prop_lut2_I1_O)        0.124     8.463 r  okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1/O
                         net (fo=4, routed)           0.613     9.076    okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X6Y33          FDRE                                         r  okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.510    19.667    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y33          FDRE                                         r  okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[7]/C
                         clock pessimism              0.563    20.230    
                         clock uncertainty           -0.050    20.180    
    SLICE_X6Y33          FDRE (Setup_fdre_C_R)       -0.524    19.656    okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[7]
  -------------------------------------------------------------------
                         required time                         19.656    
                         arrival time                          -9.076    
  -------------------------------------------------------------------
                         slack                                 10.580    

Slack (MET) :             11.017ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/data_path_loop[3].medium_spm.spm_flop/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        9.509ns  (logic 3.456ns (36.347%)  route 6.052ns (63.652%))
  Logic Levels:           4  (LUT5=1 MUXF7=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 19.660 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( -0.586 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.604    -0.586    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y12         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.868 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.549     4.417    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRC0
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     4.570 r  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.306     5.876    okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y29          LUT5 (Prop_lut5_I0_O)        0.359     6.235 r  okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          1.727     7.962    okHI/core0/core0/a0/pc0/data_path_loop[3].medium_spm.spm_ram/A2
    SLICE_X2Y27          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.276     8.238 r  okHI/core0/core0/a0/pc0/data_path_loop[3].medium_spm.spm_ram/HIGH/O
                         net (fo=1, routed)           0.000     8.238    okHI/core0/core0/a0/pc0/data_path_loop[3].medium_spm.spm_ram/O1
    SLICE_X2Y27          MUXF7 (Prop_muxf7_I1_O)      0.214     8.452 r  okHI/core0/core0/a0/pc0/data_path_loop[3].medium_spm.spm_ram/F7/O
                         net (fo=1, routed)           0.471     8.922    okHI/core0/core0/a0/pc0/data_path_loop[3].medium_spm.spm_ram_n_0
    SLICE_X4Y27          FDRE                                         r  okHI/core0/core0/a0/pc0/data_path_loop[3].medium_spm.spm_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.503    19.660    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y27          FDRE                                         r  okHI/core0/core0/a0/pc0/data_path_loop[3].medium_spm.spm_flop/C
                         clock pessimism              0.563    20.223    
                         clock uncertainty           -0.050    20.173    
    SLICE_X4Y27          FDRE (Setup_fdre_C_D)       -0.234    19.939    okHI/core0/core0/a0/pc0/data_path_loop[3].medium_spm.spm_flop
  -------------------------------------------------------------------
                         required time                         19.939    
                         arrival time                          -8.922    
  -------------------------------------------------------------------
                         slack                                 11.017    

Slack (MET) :             11.041ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_flop/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        9.463ns  (logic 3.539ns (37.398%)  route 5.924ns (62.602%))
  Logic Levels:           4  (LUT5=1 MUXF7=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 19.660 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( -0.586 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.604    -0.586    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y12         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.868 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.549     4.417    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRC0
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     4.570 r  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.306     5.876    okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y29          LUT5 (Prop_lut5_I0_O)        0.359     6.235 r  okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          1.727     7.962    okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/A2
    SLICE_X2Y27          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.332     8.294 r  okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/LOW/O
                         net (fo=1, routed)           0.000     8.294    okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/O0
    SLICE_X2Y27          MUXF7 (Prop_muxf7_I0_O)      0.241     8.535 r  okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/F7/O
                         net (fo=1, routed)           0.342     8.877    okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram_n_0
    SLICE_X4Y27          FDRE                                         r  okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.503    19.660    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y27          FDRE                                         r  okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_flop/C
                         clock pessimism              0.563    20.223    
                         clock uncertainty           -0.050    20.173    
    SLICE_X4Y27          FDRE (Setup_fdre_C_D)       -0.255    19.918    okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_flop
  -------------------------------------------------------------------
                         required time                         19.918    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                 11.041    

Slack (MET) :             11.131ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/data_path_loop[6].medium_spm.spm_flop/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        9.395ns  (logic 3.539ns (37.668%)  route 5.856ns (62.332%))
  Logic Levels:           4  (LUT5=1 MUXF7=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 19.663 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( -0.586 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.604    -0.586    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y12         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.868 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.549     4.417    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRC0
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     4.570 r  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.306     5.876    okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y29          LUT5 (Prop_lut5_I0_O)        0.359     6.235 r  okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          1.517     7.752    okHI/core0/core0/a0/pc0/data_path_loop[6].medium_spm.spm_ram/A2
    SLICE_X2Y28          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.332     8.084 r  okHI/core0/core0/a0/pc0/data_path_loop[6].medium_spm.spm_ram/LOW/O
                         net (fo=1, routed)           0.000     8.084    okHI/core0/core0/a0/pc0/data_path_loop[6].medium_spm.spm_ram/O0
    SLICE_X2Y28          MUXF7 (Prop_muxf7_I0_O)      0.241     8.325 r  okHI/core0/core0/a0/pc0/data_path_loop[6].medium_spm.spm_ram/F7/O
                         net (fo=1, routed)           0.484     8.809    okHI/core0/core0/a0/pc0/data_path_loop[6].medium_spm.spm_ram_n_0
    SLICE_X4Y29          FDRE                                         r  okHI/core0/core0/a0/pc0/data_path_loop[6].medium_spm.spm_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.506    19.663    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y29          FDRE                                         r  okHI/core0/core0/a0/pc0/data_path_loop[6].medium_spm.spm_flop/C
                         clock pessimism              0.563    20.226    
                         clock uncertainty           -0.050    20.176    
    SLICE_X4Y29          FDRE (Setup_fdre_C_D)       -0.236    19.940    okHI/core0/core0/a0/pc0/data_path_loop[6].medium_spm.spm_flop
  -------------------------------------------------------------------
                         required time                         19.940    
                         arrival time                          -8.809    
  -------------------------------------------------------------------
                         slack                                 11.131    

Slack (MET) :             11.156ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/data_path_loop[7].medium_spm.spm_flop/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        9.372ns  (logic 3.516ns (37.514%)  route 5.856ns (62.486%))
  Logic Levels:           4  (LUT5=1 MUXF7=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 19.660 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( -0.586 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.604    -0.586    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y12         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.868 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.549     4.417    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRC0
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     4.570 r  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.306     5.876    okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y29          LUT5 (Prop_lut5_I0_O)        0.359     6.235 r  okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          1.517     7.752    okHI/core0/core0/a0/pc0/data_path_loop[7].medium_spm.spm_ram/A2
    SLICE_X2Y28          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.336     8.088 r  okHI/core0/core0/a0/pc0/data_path_loop[7].medium_spm.spm_ram/HIGH/O
                         net (fo=1, routed)           0.000     8.088    okHI/core0/core0/a0/pc0/data_path_loop[7].medium_spm.spm_ram/O1
    SLICE_X2Y28          MUXF7 (Prop_muxf7_I1_O)      0.214     8.302 r  okHI/core0/core0/a0/pc0/data_path_loop[7].medium_spm.spm_ram/F7/O
                         net (fo=1, routed)           0.484     8.786    okHI/core0/core0/a0/pc0/data_path_loop[7].medium_spm.spm_ram_n_0
    SLICE_X4Y27          FDRE                                         r  okHI/core0/core0/a0/pc0/data_path_loop[7].medium_spm.spm_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.503    19.660    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y27          FDRE                                         r  okHI/core0/core0/a0/pc0/data_path_loop[7].medium_spm.spm_flop/C
                         clock pessimism              0.563    20.223    
                         clock uncertainty           -0.050    20.173    
    SLICE_X4Y27          FDRE (Setup_fdre_C_D)       -0.231    19.942    okHI/core0/core0/a0/pc0/data_path_loop[7].medium_spm.spm_flop
  -------------------------------------------------------------------
                         required time                         19.942    
                         arrival time                          -8.786    
  -------------------------------------------------------------------
                         slack                                 11.156    

Slack (MET) :             11.161ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        9.385ns  (logic 3.422ns (36.462%)  route 5.963ns (63.538%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 19.602 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( -0.586 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.604    -0.586    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y12         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.868 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.549     4.417    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRC0
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     4.570 f  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.306     5.876    okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y29          LUT5 (Prop_lut5_I0_O)        0.359     6.235 f  okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          0.911     7.145    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[2]
    SLICE_X6Y31          LUT6 (Prop_lut6_I5_O)        0.332     7.477 f  okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.574     8.051    okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X7Y33          LUT4 (Prop_lut4_I3_O)        0.124     8.175 r  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.624     8.799    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X8Y36          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.445    19.602    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y36          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[0]/C
                         clock pessimism              0.577    20.179    
                         clock uncertainty           -0.050    20.129    
    SLICE_X8Y36          FDRE (Setup_fdre_C_CE)      -0.169    19.960    okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[0]
  -------------------------------------------------------------------
                         required time                         19.960    
                         arrival time                          -8.799    
  -------------------------------------------------------------------
                         slack                                 11.161    

Slack (MET) :             11.161ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        9.385ns  (logic 3.422ns (36.462%)  route 5.963ns (63.538%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 19.602 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( -0.586 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.604    -0.586    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y12         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.868 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          2.549     4.417    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRC0
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     4.570 f  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.306     5.876    okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y29          LUT5 (Prop_lut5_I0_O)        0.359     6.235 f  okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          0.911     7.145    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[2]
    SLICE_X6Y31          LUT6 (Prop_lut6_I5_O)        0.332     7.477 f  okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.574     8.051    okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X7Y33          LUT4 (Prop_lut4_I3_O)        0.124     8.175 r  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.624     8.799    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X8Y36          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.445    19.602    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y36          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[1]/C
                         clock pessimism              0.577    20.179    
                         clock uncertainty           -0.050    20.129    
    SLICE_X8Y36          FDRE (Setup_fdre_C_CE)      -0.169    19.960    okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[1]
  -------------------------------------------------------------------
                         required time                         19.960    
                         arrival time                          -8.799    
  -------------------------------------------------------------------
                         slack                                 11.161    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 wi03/ep_datahold_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            wi03/ep_dataout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.156%)  route 0.216ns (62.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns = ( -0.542 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.563ns = ( -0.303 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.558    -0.303    wi03/ok1[24]
    SLICE_X32Y33         FDRE                                         r  wi03/ep_datahold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.128    -0.175 r  wi03/ep_datahold_reg[1]/Q
                         net (fo=1, routed)           0.216     0.041    wi03/ep_datahold[1]
    SLICE_X37Y34         FDRE                                         r  wi03/ep_dataout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.826    -0.542    wi03/ok1[24]
    SLICE_X37Y34         FDRE                                         r  wi03/ep_dataout_reg[1]/C
                         clock pessimism              0.502    -0.040    
    SLICE_X37Y34         FDRE (Hold_fdre_C_D)         0.016    -0.024    wi03/ep_dataout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 wi03/ep_datahold_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            wi03/ep_dataout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.158%)  route 0.226ns (63.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( -0.543 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.564ns = ( -0.304 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.557    -0.304    wi03/ok1[24]
    SLICE_X33Y32         FDRE                                         r  wi03/ep_datahold_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.128    -0.176 r  wi03/ep_datahold_reg[5]/Q
                         net (fo=1, routed)           0.226     0.050    wi03/ep_datahold[5]
    SLICE_X36Y33         FDRE                                         r  wi03/ep_dataout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.825    -0.543    wi03/ok1[24]
    SLICE_X36Y33         FDRE                                         r  wi03/ep_dataout_reg[5]/C
                         clock pessimism              0.502    -0.041    
    SLICE_X36Y33         FDRE (Hold_fdre_C_D)         0.017    -0.024    wi03/ep_dataout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 wi03/ep_datahold_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            wi03/ep_dataout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.630%)  route 0.231ns (64.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( -0.543 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.563ns = ( -0.303 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.558    -0.303    wi03/ok1[24]
    SLICE_X32Y33         FDRE                                         r  wi03/ep_datahold_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.128    -0.175 r  wi03/ep_datahold_reg[7]/Q
                         net (fo=1, routed)           0.231     0.056    wi03/ep_datahold[7]
    SLICE_X36Y33         FDRE                                         r  wi03/ep_dataout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.825    -0.543    wi03/ok1[24]
    SLICE_X36Y33         FDRE                                         r  wi03/ep_dataout_reg[7]/C
                         clock pessimism              0.502    -0.041    
    SLICE_X36Y33         FDRE (Hold_fdre_C_D)         0.019    -0.022    wi03/ep_dataout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 wi03/ep_datahold_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            wi03/ep_dataout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.470%)  route 0.268ns (65.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( -0.544 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.564ns = ( -0.304 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.557    -0.304    wi03/ok1[24]
    SLICE_X33Y32         FDRE                                         r  wi03/ep_datahold_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.163 r  wi03/ep_datahold_reg[13]/Q
                         net (fo=1, routed)           0.268     0.105    wi03/ep_datahold[13]
    SLICE_X36Y32         FDRE                                         r  wi03/ep_dataout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.824    -0.544    wi03/ok1[24]
    SLICE_X36Y32         FDRE                                         r  wi03/ep_dataout_reg[13]/C
                         clock pessimism              0.502    -0.042    
    SLICE_X36Y32         FDRE (Hold_fdre_C_D)         0.066     0.024    wi03/ep_dataout_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 wi03/ep_datahold_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            wi03/ep_dataout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.364ns  (logic 0.128ns (35.200%)  route 0.236ns (64.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns = ( -0.542 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.564ns = ( -0.304 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.557    -0.304    wi03/ok1[24]
    SLICE_X33Y32         FDRE                                         r  wi03/ep_datahold_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.128    -0.176 r  wi03/ep_datahold_reg[9]/Q
                         net (fo=1, routed)           0.236     0.060    wi03/ep_datahold[9]
    SLICE_X37Y34         FDRE                                         r  wi03/ep_dataout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.826    -0.542    wi03/ok1[24]
    SLICE_X37Y34         FDRE                                         r  wi03/ep_dataout_reg[9]/C
                         clock pessimism              0.502    -0.040    
    SLICE_X37Y34         FDRE (Hold_fdre_C_D)         0.013    -0.027    wi03/ep_dataout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 pi80/ep_dataout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.459ns  (logic 0.164ns (35.765%)  route 0.295ns (64.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns = ( -0.501 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.564ns = ( -0.304 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.557    -0.304    pi80/ok1[24]
    SLICE_X14Y29         FDRE                                         r  pi80/ep_dataout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.140 r  pi80/ep_dataout_reg[6]/Q
                         net (fo=9, routed)           0.295     0.154    my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X0Y5          RAMB36E1                                     r  my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.866    -0.501    my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.273    -0.229    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     0.067    my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.154    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/bank_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_low/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.969%)  route 0.125ns (47.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns = ( -0.548 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.567ns = ( -0.307 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.554    -0.307    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y26          FDRE                                         r  okHI/core0/core0/a0/pc0/bank_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.166 r  okHI/core0/core0/a0/pc0/bank_flop/Q
                         net (fo=11, routed)          0.125    -0.041    okHI/core0/core0/a0/pc0/stack_ram_low/DIB0
    SLICE_X10Y25         RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.820    -0.548    okHI/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X10Y25         RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMB/CLK
                         clock pessimism              0.273    -0.275    
    SLICE_X10Y25         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.129    okHI/core0/core0/a0/pc0/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/l37dbd1aafb403530c46407234a8f7286_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/c0/l92ae5a5037b0cc87c9562f3e505d14cf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( -0.508 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( -0.271 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.590    -0.271    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y37          FDRE                                         r  okHI/core0/core0/a0/l37dbd1aafb403530c46407234a8f7286_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.130 r  okHI/core0/core0/a0/l37dbd1aafb403530c46407234a8f7286_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.074    okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[2]
    SLICE_X6Y37          LUT6 (Prop_lut6_I2_O)        0.045    -0.029 r  okHI/core0/core0/l92ae5a5037b0cc87c9562f3e505d14cf[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.029    okHI/core0/core0/l92ae5a5037b0cc87c9562f3e505d14cf[2]_i_1_n_0
    SLICE_X6Y37          FDRE                                         r  okHI/core0/core0/a0/c0/l92ae5a5037b0cc87c9562f3e505d14cf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.860    -0.508    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y37          FDRE                                         r  okHI/core0/core0/a0/c0/l92ae5a5037b0cc87c9562f3e505d14cf_reg[2]/C
                         clock pessimism              0.250    -0.258    
    SLICE_X6Y37          FDRE (Hold_fdre_C_D)         0.120    -0.138    okHI/core0/core0/a0/c0/l92ae5a5037b0cc87c9562f3e505d14cf_reg[2]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 pi80/ep_dataout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.484ns  (logic 0.164ns (33.871%)  route 0.320ns (66.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns = ( -0.501 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.564ns = ( -0.304 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.557    -0.304    pi80/ok1[24]
    SLICE_X14Y29         FDRE                                         r  pi80/ep_dataout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.140 r  pi80/ep_dataout_reg[8]/Q
                         net (fo=9, routed)           0.320     0.180    my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y5          RAMB36E1                                     r  my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.866    -0.501    my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.273    -0.229    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.296     0.067    my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/des0/lee850ccdc8e3a4cfe18e16eca8aa053c_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.517%)  route 0.067ns (26.483%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( -0.533 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( -0.296 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.565    -0.296    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X15Y40         FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.155 r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[40]/Q
                         net (fo=2, routed)           0.067    -0.088    okHI/core0/core0/le5e2e6110dd7478b8ed0143f21b04d30[40]
    SLICE_X14Y40         LUT4 (Prop_lut4_I0_O)        0.045    -0.043 r  okHI/core0/core0/lee850ccdc8e3a4cfe18e16eca8aa053c[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.043    okHI/core0/core0/a0/lc51cc989dfe3deb69373fc00081012cc[40]
    SLICE_X14Y40         FDRE                                         r  okHI/core0/core0/a0/des0/lee850ccdc8e3a4cfe18e16eca8aa053c_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.835    -0.533    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X14Y40         FDRE                                         r  okHI/core0/core0/a0/des0/lee850ccdc8e3a4cfe18e16eca8aa053c_reg[30]/C
                         clock pessimism              0.250    -0.283    
    SLICE_X14Y40         FDRE (Hold_fdre_C_D)         0.120    -0.163    okHI/core0/core0/a0/des0/lee850ccdc8e3a4cfe18e16eca8aa053c_reg[30]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clk0
Waveform(ns):       { 0.260 10.675 }
Period(ns):         20.830
Sources:            { okHI/mmcm0/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.830      17.886     RAMB18_X0Y14     okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.830      17.886     RAMB18_X0Y14     okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.830      18.254     RAMB18_X1Y8      my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.830      18.254     RAMB36_X1Y7      my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.830      18.254     RAMB36_X1Y6      my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.830      18.254     RAMB36_X2Y5      my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.830      18.254     RAMB36_X2Y6      my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.830      18.254     RAMB36_X0Y4      my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.830      18.254     RAMB36_X1Y3      my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.830      18.254     RAMB36_X2Y2      my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.830      192.530    MMCME2_ADV_X0Y0  okHI/mmcm0/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.415      9.165      SLICE_X10Y28     okHI/core0/core0/a0/pc0/stack_ram_high/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.415      9.165      SLICE_X10Y28     okHI/core0/core0/a0/pc0/stack_ram_high/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.415      9.165      SLICE_X10Y28     okHI/core0/core0/a0/pc0/stack_ram_high/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.415      9.165      SLICE_X10Y28     okHI/core0/core0/a0/pc0/stack_ram_high/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.415      9.165      SLICE_X10Y28     okHI/core0/core0/a0/pc0/stack_ram_high/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.415      9.165      SLICE_X10Y28     okHI/core0/core0/a0/pc0/stack_ram_high/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.415      9.165      SLICE_X10Y28     okHI/core0/core0/a0/pc0/stack_ram_high/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.415      9.165      SLICE_X10Y28     okHI/core0/core0/a0/pc0/stack_ram_high/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.415      9.165      SLICE_X10Y25     okHI/core0/core0/a0/pc0/stack_ram_low/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.415      9.165      SLICE_X10Y25     okHI/core0/core0/a0/pc0/stack_ram_low/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.415      9.165      SLICE_X10Y28     okHI/core0/core0/a0/pc0/stack_ram_high/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.415      9.165      SLICE_X10Y28     okHI/core0/core0/a0/pc0/stack_ram_high/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.415      9.165      SLICE_X10Y28     okHI/core0/core0/a0/pc0/stack_ram_high/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.415      9.165      SLICE_X10Y28     okHI/core0/core0/a0/pc0/stack_ram_high/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.415      9.165      SLICE_X10Y28     okHI/core0/core0/a0/pc0/stack_ram_high/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.415      9.165      SLICE_X10Y28     okHI/core0/core0/a0/pc0/stack_ram_high/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.415      9.165      SLICE_X10Y28     okHI/core0/core0/a0/pc0/stack_ram_high/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.415      9.165      SLICE_X10Y28     okHI/core0/core0/a0/pc0/stack_ram_high/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.415      9.165      SLICE_X6Y28      okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.415      9.165      SLICE_X6Y28      okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clkfb
  To Clock:  mmcm0_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.675ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clkfb
Waveform(ns):       { 0.000 10.415 }
Period(ns):         20.830
Sources:            { okHI/mmcm0/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.830      18.675     BUFGCTRL_X0Y3    okHI/mmcm0fb_bufg/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.830      19.581     MMCME2_ADV_X0Y0  okHI/mmcm0/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.830      19.581     MMCME2_ADV_X0Y0  okHI/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.830      79.170     MMCME2_ADV_X0Y0  okHI/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.830      192.530    MMCME2_ADV_X0Y0  okHI/mmcm0/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  okHostClk

Setup :            0  Failing Endpoints,  Worst Slack        6.536ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.804ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.536ns  (required time - arrival time)
  Source:                 okHI/core0/core0/l59874d0ad0412d80424d66b41f47de0c_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_out[0]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        5.825ns  (logic 3.998ns (68.635%)  route 1.827ns (31.365%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           8.900ns
  Clock Path Skew:        0.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.826ns = ( -0.566 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.624    -0.566    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y31          FDRE                                         r  okHI/core0/core0/l59874d0ad0412d80424d66b41f47de0c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.110 r  okHI/core0/core0/l59874d0ad0412d80424d66b41f47de0c_reg/Q
                         net (fo=1, routed)           1.827     1.717    okHI/okCH[0]
    R15                  OBUF (Prop_obuf_I_O)         3.542     5.260 r  okHI/obuf0/O
                         net (fo=0)                   0.000     5.260    hi_out[0]
    R15                                                               r  hi_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -8.900    11.796    
  -------------------------------------------------------------------
                         required time                         11.796    
                         arrival time                          -5.260    
  -------------------------------------------------------------------
                         slack                                  6.536    

Slack (MET) :             7.882ns  (required time - arrival time)
  Source:                 okHI/delays[6].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[6]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.130ns  (logic 4.129ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.777ns = ( -0.516 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.674    -0.516    okHI/ti_clk
    OLOGIC_X0Y36         FDRE                                         r  okHI/delays[6].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y36         FDRE (Prop_fdre_C_Q)         0.552     0.036 f  okHI/delays[6].fdreout1/Q
                         net (fo=1, routed)           0.001     0.037    okHI/delays[6].iobf0/T
    M16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.577     3.614 r  okHI/delays[6].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.614    hi_inout[6]
    M16                                                               r  hi_inout[6] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.614    
  -------------------------------------------------------------------
                         slack                                  7.882    

Slack (MET) :             7.891ns  (required time - arrival time)
  Source:                 okHI/delays[5].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[5]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.121ns  (logic 4.120ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.777ns = ( -0.516 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.674    -0.516    okHI/ti_clk
    OLOGIC_X0Y35         FDRE                                         r  okHI/delays[5].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y35         FDRE (Prop_fdre_C_Q)         0.552     0.036 f  okHI/delays[5].fdreout1/Q
                         net (fo=1, routed)           0.001     0.037    okHI/delays[5].iobf0/T
    N16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.568     3.604 r  okHI/delays[5].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.604    hi_inout[5]
    N16                                                               r  hi_inout[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.604    
  -------------------------------------------------------------------
                         slack                                  7.891    

Slack (MET) :             7.894ns  (required time - arrival time)
  Source:                 okHI/delays[4].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[4]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.118ns  (logic 4.117ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( -0.517 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.673    -0.517    okHI/ti_clk
    OLOGIC_X0Y34         FDRE                                         r  okHI/delays[4].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y34         FDRE (Prop_fdre_C_Q)         0.552     0.035 f  okHI/delays[4].fdreout1/Q
                         net (fo=1, routed)           0.001     0.036    okHI/delays[4].iobf0/T
    P15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.565     3.601 r  okHI/delays[4].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.601    hi_inout[4]
    P15                                                               r  hi_inout[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.601    
  -------------------------------------------------------------------
                         slack                                  7.894    

Slack (MET) :             7.895ns  (required time - arrival time)
  Source:                 okHI/delays[0].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[0]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.125ns  (logic 4.124ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.785ns = ( -0.524 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.666    -0.524    okHI/ti_clk
    OLOGIC_X0Y29         FDRE                                         r  okHI/delays[0].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y29         FDRE (Prop_fdre_C_Q)         0.552     0.028 f  okHI/delays[0].fdreout1/Q
                         net (fo=1, routed)           0.001     0.029    okHI/delays[0].iobf0/T
    T15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.572     3.601 r  okHI/delays[0].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.601    hi_inout[0]
    T15                                                               r  hi_inout[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.601    
  -------------------------------------------------------------------
                         slack                                  7.895    

Slack (MET) :             7.895ns  (required time - arrival time)
  Source:                 okHI/delays[13].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[13]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.112ns  (logic 4.111ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.772ns = ( -0.511 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.679    -0.511    okHI/ti_clk
    OLOGIC_X0Y46         FDRE                                         r  okHI/delays[13].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y46         FDRE (Prop_fdre_C_Q)         0.552     0.041 f  okHI/delays[13].fdreout1/Q
                         net (fo=1, routed)           0.001     0.042    okHI/delays[13].iobf0/T
    K15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.559     3.601 r  okHI/delays[13].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.601    hi_inout[13]
    K15                                                               r  hi_inout[13] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.601    
  -------------------------------------------------------------------
                         slack                                  7.895    

Slack (MET) :             7.897ns  (required time - arrival time)
  Source:                 okHI/delays[1].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[1]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.123ns  (logic 4.122ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.785ns = ( -0.524 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.666    -0.524    okHI/ti_clk
    OLOGIC_X0Y30         FDRE                                         r  okHI/delays[1].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y30         FDRE (Prop_fdre_C_Q)         0.552     0.028 f  okHI/delays[1].fdreout1/Q
                         net (fo=1, routed)           0.001     0.029    okHI/delays[1].iobf0/T
    T14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.570     3.599 r  okHI/delays[1].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.599    hi_inout[1]
    T14                                                               r  hi_inout[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.599    
  -------------------------------------------------------------------
                         slack                                  7.897    

Slack (MET) :             7.899ns  (required time - arrival time)
  Source:                 okHI/delays[3].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[3]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.114ns  (logic 4.113ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( -0.517 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.673    -0.517    okHI/ti_clk
    OLOGIC_X0Y33         FDRE                                         r  okHI/delays[3].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y33         FDRE (Prop_fdre_C_Q)         0.552     0.035 f  okHI/delays[3].fdreout1/Q
                         net (fo=1, routed)           0.001     0.036    okHI/delays[3].iobf0/T
    P16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.561     3.597 r  okHI/delays[3].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.597    hi_inout[3]
    P16                                                               r  hi_inout[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.597    
  -------------------------------------------------------------------
                         slack                                  7.899    

Slack (MET) :             7.902ns  (required time - arrival time)
  Source:                 okHI/delays[11].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[11]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.106ns  (logic 4.105ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.773ns = ( -0.512 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.678    -0.512    okHI/ti_clk
    OLOGIC_X0Y42         FDRE                                         r  okHI/delays[11].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y42         FDRE (Prop_fdre_C_Q)         0.552     0.040 f  okHI/delays[11].fdreout1/Q
                         net (fo=1, routed)           0.001     0.041    okHI/delays[11].iobf0/T
    L14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.553     3.594 r  okHI/delays[11].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.594    hi_inout[11]
    L14                                                               r  hi_inout[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.594    
  -------------------------------------------------------------------
                         slack                                  7.902    

Slack (MET) :             7.902ns  (required time - arrival time)
  Source:                 okHI/delays[10].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[10]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.106ns  (logic 4.105ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.773ns = ( -0.512 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.678    -0.512    okHI/ti_clk
    OLOGIC_X0Y41         FDRE                                         r  okHI/delays[10].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y41         FDRE (Prop_fdre_C_Q)         0.552     0.040 f  okHI/delays[10].fdreout1/Q
                         net (fo=1, routed)           0.001     0.041    okHI/delays[10].iobf0/T
    M14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.553     3.594 r  okHI/delays[10].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.594    hi_inout[10]
    M14                                                               r  hi_inout[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.594    
  -------------------------------------------------------------------
                         slack                                  7.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.804ns  (arrival time - required time)
  Source:                 okHI/delays[0].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[0]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.539ns = ( -0.279 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.582    -0.279    okHI/ti_clk
    OLOGIC_X0Y29         FDRE                                         r  okHI/delays[0].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y29         FDRE (Prop_fdre_C_Q)         0.192    -0.087 r  okHI/delays[0].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.086    okHI/delays[0].iobf0/T
    T15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.738 r  okHI/delays[0].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.738    hi_inout[0]
    T15                                                               r  hi_inout[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.738    
  -------------------------------------------------------------------
                         slack                                  9.804    

Slack (MET) :             9.804ns  (arrival time - required time)
  Source:                 okHI/delays[1].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[1]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.539ns = ( -0.279 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.582    -0.279    okHI/ti_clk
    OLOGIC_X0Y30         FDRE                                         r  okHI/delays[1].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y30         FDRE (Prop_fdre_C_Q)         0.192    -0.087 r  okHI/delays[1].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.086    okHI/delays[1].iobf0/T
    T14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.738 r  okHI/delays[1].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.738    hi_inout[1]
    T14                                                               r  hi_inout[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.738    
  -------------------------------------------------------------------
                         slack                                  9.804    

Slack (MET) :             9.806ns  (arrival time - required time)
  Source:                 okHI/delays[2].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[2]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.537ns = ( -0.277 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.584    -0.277    okHI/ti_clk
    OLOGIC_X0Y31         FDRE                                         r  okHI/delays[2].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y31         FDRE (Prop_fdre_C_Q)         0.192    -0.085 r  okHI/delays[2].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.084    okHI/delays[2].iobf0/T
    R16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.740 r  okHI/delays[2].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.740    hi_inout[2]
    R16                                                               r  hi_inout[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  9.806    

Slack (MET) :             9.807ns  (arrival time - required time)
  Source:                 okHI/delays[3].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[3]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.536ns = ( -0.276 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.585    -0.276    okHI/ti_clk
    OLOGIC_X0Y33         FDRE                                         r  okHI/delays[3].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y33         FDRE (Prop_fdre_C_Q)         0.192    -0.084 r  okHI/delays[3].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.083    okHI/delays[3].iobf0/T
    P16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.741 r  okHI/delays[3].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.741    hi_inout[3]
    P16                                                               r  hi_inout[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.741    
  -------------------------------------------------------------------
                         slack                                  9.807    

Slack (MET) :             9.807ns  (arrival time - required time)
  Source:                 okHI/delays[4].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[4]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.536ns = ( -0.276 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.585    -0.276    okHI/ti_clk
    OLOGIC_X0Y34         FDRE                                         r  okHI/delays[4].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y34         FDRE (Prop_fdre_C_Q)         0.192    -0.084 r  okHI/delays[4].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.083    okHI/delays[4].iobf0/T
    P15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.741 r  okHI/delays[4].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.741    hi_inout[4]
    P15                                                               r  hi_inout[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.741    
  -------------------------------------------------------------------
                         slack                                  9.807    

Slack (MET) :             9.807ns  (arrival time - required time)
  Source:                 okHI/delays[5].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[5]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.536ns = ( -0.276 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.585    -0.276    okHI/ti_clk
    OLOGIC_X0Y35         FDRE                                         r  okHI/delays[5].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y35         FDRE (Prop_fdre_C_Q)         0.192    -0.084 r  okHI/delays[5].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.083    okHI/delays[5].iobf0/T
    N16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.741 r  okHI/delays[5].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.741    hi_inout[5]
    N16                                                               r  hi_inout[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.741    
  -------------------------------------------------------------------
                         slack                                  9.807    

Slack (MET) :             9.807ns  (arrival time - required time)
  Source:                 okHI/delays[6].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[6]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.536ns = ( -0.276 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.585    -0.276    okHI/ti_clk
    OLOGIC_X0Y36         FDRE                                         r  okHI/delays[6].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y36         FDRE (Prop_fdre_C_Q)         0.192    -0.084 r  okHI/delays[6].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.083    okHI/delays[6].iobf0/T
    M16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.741 r  okHI/delays[6].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.741    hi_inout[6]
    M16                                                               r  hi_inout[6] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.741    
  -------------------------------------------------------------------
                         slack                                  9.807    

Slack (MET) :             9.809ns  (arrival time - required time)
  Source:                 okHI/delays[10].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[10]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.534ns = ( -0.274 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.587    -0.274    okHI/ti_clk
    OLOGIC_X0Y41         FDRE                                         r  okHI/delays[10].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y41         FDRE (Prop_fdre_C_Q)         0.192    -0.082 r  okHI/delays[10].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.081    okHI/delays[10].iobf0/T
    M14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.743 r  okHI/delays[10].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.743    hi_inout[10]
    M14                                                               r  hi_inout[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  9.809    

Slack (MET) :             9.809ns  (arrival time - required time)
  Source:                 okHI/delays[11].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[11]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.534ns = ( -0.274 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.587    -0.274    okHI/ti_clk
    OLOGIC_X0Y42         FDRE                                         r  okHI/delays[11].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y42         FDRE (Prop_fdre_C_Q)         0.192    -0.082 r  okHI/delays[11].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.081    okHI/delays[11].iobf0/T
    L14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.743 r  okHI/delays[11].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.743    hi_inout[11]
    L14                                                               r  hi_inout[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  9.809    

Slack (MET) :             9.809ns  (arrival time - required time)
  Source:                 okHI/delays[7].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[7]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.534ns = ( -0.274 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.587    -0.274    okHI/ti_clk
    OLOGIC_X0Y37         FDRE                                         r  okHI/delays[7].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y37         FDRE (Prop_fdre_C_Q)         0.192    -0.082 r  okHI/delays[7].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.081    okHI/delays[7].iobf0/T
    M12                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.743 r  okHI/delays[7].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.743    hi_inout[7]
    M12                                                               r  hi_inout[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  9.809    





---------------------------------------------------------------------------------------------------
From Clock:  okHostClk
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        6.725ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.533ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.725ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.836ns  (logic 1.890ns (32.396%)  route 3.945ns (67.604%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( -1.230 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    R10                                               0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    R10                  IBUF (Prop_ibuf_I_O)         1.518     8.218 f  hi_in_IBUF[7]_inst/O
                         net (fo=11, routed)          1.963    10.182    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X3Y26          LUT6 (Prop_lut6_I2_O)        0.124    10.306 f  okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_2/O
                         net (fo=1, routed)           0.462    10.767    okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_2_n_0
    SLICE_X3Y27          LUT4 (Prop_lut4_I3_O)        0.124    10.891 r  okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_1/O
                         net (fo=2, routed)           0.416    11.308    okHI/core0/core0/lad064777d8d868fec96bf487062e185e
    SLICE_X3Y28          LUT5 (Prop_lut5_I4_O)        0.124    11.432 r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087[15]_i_1/O
                         net (fo=16, routed)          1.104    12.536    okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087[15]_i_1_n_0
    SLICE_X13Y33         FDRE                                         r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.443    19.600    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y33         FDRE                                         r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[5]/C
                         clock pessimism              0.000    19.600    
                         clock uncertainty           -0.134    19.466    
    SLICE_X13Y33         FDRE (Setup_fdre_C_CE)      -0.205    19.261    okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[5]
  -------------------------------------------------------------------
                         required time                         19.261    
                         arrival time                         -12.536    
  -------------------------------------------------------------------
                         slack                                  6.725    

Slack (MET) :             6.725ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.836ns  (logic 1.890ns (32.396%)  route 3.945ns (67.604%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( -1.230 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    R10                                               0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    R10                  IBUF (Prop_ibuf_I_O)         1.518     8.218 f  hi_in_IBUF[7]_inst/O
                         net (fo=11, routed)          1.963    10.182    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X3Y26          LUT6 (Prop_lut6_I2_O)        0.124    10.306 f  okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_2/O
                         net (fo=1, routed)           0.462    10.767    okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_2_n_0
    SLICE_X3Y27          LUT4 (Prop_lut4_I3_O)        0.124    10.891 r  okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_1/O
                         net (fo=2, routed)           0.416    11.308    okHI/core0/core0/lad064777d8d868fec96bf487062e185e
    SLICE_X3Y28          LUT5 (Prop_lut5_I4_O)        0.124    11.432 r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087[15]_i_1/O
                         net (fo=16, routed)          1.104    12.536    okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087[15]_i_1_n_0
    SLICE_X13Y33         FDRE                                         r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.443    19.600    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y33         FDRE                                         r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[6]/C
                         clock pessimism              0.000    19.600    
                         clock uncertainty           -0.134    19.466    
    SLICE_X13Y33         FDRE (Setup_fdre_C_CE)      -0.205    19.261    okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[6]
  -------------------------------------------------------------------
                         required time                         19.261    
                         arrival time                         -12.536    
  -------------------------------------------------------------------
                         slack                                  6.725    

Slack (MET) :             6.725ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.836ns  (logic 1.890ns (32.396%)  route 3.945ns (67.604%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( -1.230 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    R10                                               0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    R10                  IBUF (Prop_ibuf_I_O)         1.518     8.218 f  hi_in_IBUF[7]_inst/O
                         net (fo=11, routed)          1.963    10.182    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X3Y26          LUT6 (Prop_lut6_I2_O)        0.124    10.306 f  okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_2/O
                         net (fo=1, routed)           0.462    10.767    okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_2_n_0
    SLICE_X3Y27          LUT4 (Prop_lut4_I3_O)        0.124    10.891 r  okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_1/O
                         net (fo=2, routed)           0.416    11.308    okHI/core0/core0/lad064777d8d868fec96bf487062e185e
    SLICE_X3Y28          LUT5 (Prop_lut5_I4_O)        0.124    11.432 r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087[15]_i_1/O
                         net (fo=16, routed)          1.104    12.536    okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087[15]_i_1_n_0
    SLICE_X13Y33         FDRE                                         r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.443    19.600    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y33         FDRE                                         r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[7]/C
                         clock pessimism              0.000    19.600    
                         clock uncertainty           -0.134    19.466    
    SLICE_X13Y33         FDRE (Setup_fdre_C_CE)      -0.205    19.261    okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[7]
  -------------------------------------------------------------------
                         required time                         19.261    
                         arrival time                         -12.536    
  -------------------------------------------------------------------
                         slack                                  6.725    

Slack (MET) :             6.725ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.836ns  (logic 1.890ns (32.396%)  route 3.945ns (67.604%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( -1.230 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    R10                                               0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    R10                  IBUF (Prop_ibuf_I_O)         1.518     8.218 f  hi_in_IBUF[7]_inst/O
                         net (fo=11, routed)          1.963    10.182    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X3Y26          LUT6 (Prop_lut6_I2_O)        0.124    10.306 f  okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_2/O
                         net (fo=1, routed)           0.462    10.767    okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_2_n_0
    SLICE_X3Y27          LUT4 (Prop_lut4_I3_O)        0.124    10.891 r  okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_1/O
                         net (fo=2, routed)           0.416    11.308    okHI/core0/core0/lad064777d8d868fec96bf487062e185e
    SLICE_X3Y28          LUT5 (Prop_lut5_I4_O)        0.124    11.432 r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087[15]_i_1/O
                         net (fo=16, routed)          1.104    12.536    okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087[15]_i_1_n_0
    SLICE_X13Y33         FDRE                                         r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.443    19.600    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y33         FDRE                                         r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[8]/C
                         clock pessimism              0.000    19.600    
                         clock uncertainty           -0.134    19.466    
    SLICE_X13Y33         FDRE (Setup_fdre_C_CE)      -0.205    19.261    okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[8]
  -------------------------------------------------------------------
                         required time                         19.261    
                         arrival time                         -12.536    
  -------------------------------------------------------------------
                         slack                                  6.725    

Slack (MET) :             6.730ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.830ns  (logic 1.890ns (32.426%)  route 3.940ns (67.574%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( -1.231 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    R10                                               0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    R10                  IBUF (Prop_ibuf_I_O)         1.518     8.218 f  hi_in_IBUF[7]_inst/O
                         net (fo=11, routed)          1.963    10.182    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X3Y26          LUT6 (Prop_lut6_I2_O)        0.124    10.306 f  okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_2/O
                         net (fo=1, routed)           0.462    10.767    okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_2_n_0
    SLICE_X3Y27          LUT4 (Prop_lut4_I3_O)        0.124    10.891 r  okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_1/O
                         net (fo=2, routed)           0.416    11.308    okHI/core0/core0/lad064777d8d868fec96bf487062e185e
    SLICE_X3Y28          LUT5 (Prop_lut5_I4_O)        0.124    11.432 r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087[15]_i_1/O
                         net (fo=16, routed)          1.098    12.530    okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087[15]_i_1_n_0
    SLICE_X13Y32         FDRE                                         r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.442    19.599    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y32         FDRE                                         r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[3]/C
                         clock pessimism              0.000    19.599    
                         clock uncertainty           -0.134    19.465    
    SLICE_X13Y32         FDRE (Setup_fdre_C_CE)      -0.205    19.260    okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[3]
  -------------------------------------------------------------------
                         required time                         19.260    
                         arrival time                         -12.530    
  -------------------------------------------------------------------
                         slack                                  6.730    

Slack (MET) :             6.751ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.842ns  (logic 1.890ns (32.360%)  route 3.952ns (67.640%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( -1.234 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    R10                                               0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    R10                  IBUF (Prop_ibuf_I_O)         1.518     8.218 f  hi_in_IBUF[7]_inst/O
                         net (fo=11, routed)          1.963    10.182    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X3Y26          LUT6 (Prop_lut6_I2_O)        0.124    10.306 f  okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_2/O
                         net (fo=1, routed)           0.462    10.767    okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_2_n_0
    SLICE_X3Y27          LUT4 (Prop_lut4_I3_O)        0.124    10.891 r  okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_1/O
                         net (fo=2, routed)           0.416    11.308    okHI/core0/core0/lad064777d8d868fec96bf487062e185e
    SLICE_X3Y28          LUT5 (Prop_lut5_I4_O)        0.124    11.432 r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087[15]_i_1/O
                         net (fo=16, routed)          1.110    12.542    okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087[15]_i_1_n_0
    SLICE_X12Y30         FDRE                                         r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.439    19.596    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y30         FDRE                                         r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[0]/C
                         clock pessimism              0.000    19.596    
                         clock uncertainty           -0.134    19.462    
    SLICE_X12Y30         FDRE (Setup_fdre_C_CE)      -0.169    19.293    okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[0]
  -------------------------------------------------------------------
                         required time                         19.293    
                         arrival time                         -12.542    
  -------------------------------------------------------------------
                         slack                                  6.751    

Slack (MET) :             6.751ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.842ns  (logic 1.890ns (32.360%)  route 3.952ns (67.640%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( -1.234 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    R10                                               0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    R10                  IBUF (Prop_ibuf_I_O)         1.518     8.218 f  hi_in_IBUF[7]_inst/O
                         net (fo=11, routed)          1.963    10.182    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X3Y26          LUT6 (Prop_lut6_I2_O)        0.124    10.306 f  okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_2/O
                         net (fo=1, routed)           0.462    10.767    okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_2_n_0
    SLICE_X3Y27          LUT4 (Prop_lut4_I3_O)        0.124    10.891 r  okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_1/O
                         net (fo=2, routed)           0.416    11.308    okHI/core0/core0/lad064777d8d868fec96bf487062e185e
    SLICE_X3Y28          LUT5 (Prop_lut5_I4_O)        0.124    11.432 r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087[15]_i_1/O
                         net (fo=16, routed)          1.110    12.542    okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087[15]_i_1_n_0
    SLICE_X12Y30         FDRE                                         r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.439    19.596    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y30         FDRE                                         r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[1]/C
                         clock pessimism              0.000    19.596    
                         clock uncertainty           -0.134    19.462    
    SLICE_X12Y30         FDRE (Setup_fdre_C_CE)      -0.169    19.293    okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[1]
  -------------------------------------------------------------------
                         required time                         19.293    
                         arrival time                         -12.542    
  -------------------------------------------------------------------
                         slack                                  6.751    

Slack (MET) :             6.751ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.842ns  (logic 1.890ns (32.360%)  route 3.952ns (67.640%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( -1.234 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    R10                                               0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    R10                  IBUF (Prop_ibuf_I_O)         1.518     8.218 f  hi_in_IBUF[7]_inst/O
                         net (fo=11, routed)          1.963    10.182    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X3Y26          LUT6 (Prop_lut6_I2_O)        0.124    10.306 f  okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_2/O
                         net (fo=1, routed)           0.462    10.767    okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_2_n_0
    SLICE_X3Y27          LUT4 (Prop_lut4_I3_O)        0.124    10.891 r  okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_1/O
                         net (fo=2, routed)           0.416    11.308    okHI/core0/core0/lad064777d8d868fec96bf487062e185e
    SLICE_X3Y28          LUT5 (Prop_lut5_I4_O)        0.124    11.432 r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087[15]_i_1/O
                         net (fo=16, routed)          1.110    12.542    okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087[15]_i_1_n_0
    SLICE_X12Y30         FDRE                                         r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.439    19.596    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y30         FDRE                                         r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[2]/C
                         clock pessimism              0.000    19.596    
                         clock uncertainty           -0.134    19.462    
    SLICE_X12Y30         FDRE (Setup_fdre_C_CE)      -0.169    19.293    okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[2]
  -------------------------------------------------------------------
                         required time                         19.293    
                         arrival time                         -12.542    
  -------------------------------------------------------------------
                         slack                                  6.751    

Slack (MET) :             6.841ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.720ns  (logic 1.890ns (33.049%)  route 3.830ns (66.951%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( -1.230 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    R10                                               0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    R10                  IBUF (Prop_ibuf_I_O)         1.518     8.218 f  hi_in_IBUF[7]_inst/O
                         net (fo=11, routed)          1.963    10.182    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X3Y26          LUT6 (Prop_lut6_I2_O)        0.124    10.306 f  okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_2/O
                         net (fo=1, routed)           0.462    10.767    okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_2_n_0
    SLICE_X3Y27          LUT4 (Prop_lut4_I3_O)        0.124    10.891 r  okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_1/O
                         net (fo=2, routed)           0.416    11.308    okHI/core0/core0/lad064777d8d868fec96bf487062e185e
    SLICE_X3Y28          LUT5 (Prop_lut5_I4_O)        0.124    11.432 r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087[15]_i_1/O
                         net (fo=16, routed)          0.989    12.420    okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087[15]_i_1_n_0
    SLICE_X11Y32         FDRE                                         r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.443    19.600    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y32         FDRE                                         r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[10]/C
                         clock pessimism              0.000    19.600    
                         clock uncertainty           -0.134    19.466    
    SLICE_X11Y32         FDRE (Setup_fdre_C_CE)      -0.205    19.261    okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[10]
  -------------------------------------------------------------------
                         required time                         19.261    
                         arrival time                         -12.420    
  -------------------------------------------------------------------
                         slack                                  6.841    

Slack (MET) :             6.841ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.720ns  (logic 1.890ns (33.049%)  route 3.830ns (66.951%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( -1.230 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    R10                                               0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    R10                  IBUF (Prop_ibuf_I_O)         1.518     8.218 f  hi_in_IBUF[7]_inst/O
                         net (fo=11, routed)          1.963    10.182    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X3Y26          LUT6 (Prop_lut6_I2_O)        0.124    10.306 f  okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_2/O
                         net (fo=1, routed)           0.462    10.767    okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_2_n_0
    SLICE_X3Y27          LUT4 (Prop_lut4_I3_O)        0.124    10.891 r  okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_1/O
                         net (fo=2, routed)           0.416    11.308    okHI/core0/core0/lad064777d8d868fec96bf487062e185e
    SLICE_X3Y28          LUT5 (Prop_lut5_I4_O)        0.124    11.432 r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087[15]_i_1/O
                         net (fo=16, routed)          0.989    12.420    okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087[15]_i_1_n_0
    SLICE_X11Y32         FDRE                                         r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.443    19.600    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y32         FDRE                                         r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[4]/C
                         clock pessimism              0.000    19.600    
                         clock uncertainty           -0.134    19.466    
    SLICE_X11Y32         FDRE (Setup_fdre_C_CE)      -0.205    19.261    okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[4]
  -------------------------------------------------------------------
                         required time                         19.261    
                         arrival time                         -12.420    
  -------------------------------------------------------------------
                         slack                                  6.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 hi_inout[9]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[9].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.226ns  (logic 0.226ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( -0.509 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    K13                                               0.000    20.830 r  hi_inout[9] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[9].iobf0/IO
    K13                  IBUF (Prop_ibuf_I_O)         0.226    21.056 r  okHI/delays[9].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.056    okHI/iobf0_hi_datain_9
    ILOGIC_X0Y40         FDRE                                         r  okHI/delays[9].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.859    20.321    okHI/ti_clk
    ILOGIC_X0Y40         FDRE                                         r  okHI/delays[9].fdrein0/C
                         clock pessimism              0.000    20.321    
                         clock uncertainty            0.134    20.455    
    ILOGIC_X0Y40         FDRE (Hold_fdre_C_D)         0.068    20.523    okHI/delays[9].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.523    
                         arrival time                          21.056    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 hi_inout[8]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[8].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.229ns  (logic 0.229ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( -0.509 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    L13                                               0.000    20.830 r  hi_inout[8] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[8].iobf0/IO
    L13                  IBUF (Prop_ibuf_I_O)         0.229    21.059 r  okHI/delays[8].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.059    okHI/iobf0_hi_datain_8
    ILOGIC_X0Y39         FDRE                                         r  okHI/delays[8].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.859    20.321    okHI/ti_clk
    ILOGIC_X0Y39         FDRE                                         r  okHI/delays[8].fdrein0/C
                         clock pessimism              0.000    20.321    
                         clock uncertainty            0.134    20.455    
    ILOGIC_X0Y39         FDRE (Hold_fdre_C_D)         0.068    20.523    okHI/delays[8].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.523    
                         arrival time                          21.059    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 hi_inout[15]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[15].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.236ns  (logic 0.236ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( -0.507 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    J13                                               0.000    20.830 r  hi_inout[15] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[15].iobf0/IO
    J13                  IBUF (Prop_ibuf_I_O)         0.236    21.066 r  okHI/delays[15].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.066    okHI/iobf0_hi_datain_15
    ILOGIC_X0Y48         FDRE                                         r  okHI/delays[15].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.861    20.323    okHI/ti_clk
    ILOGIC_X0Y48         FDRE                                         r  okHI/delays[15].fdrein0/C
                         clock pessimism              0.000    20.323    
                         clock uncertainty            0.134    20.457    
    ILOGIC_X0Y48         FDRE (Hold_fdre_C_D)         0.068    20.525    okHI/delays[15].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.525    
                         arrival time                          21.066    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 hi_inout[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[7].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.238ns  (logic 0.238ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( -0.509 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    M12                                               0.000    20.830 r  hi_inout[7] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[7].iobf0/IO
    M12                  IBUF (Prop_ibuf_I_O)         0.238    21.068 r  okHI/delays[7].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.068    okHI/iobf0_hi_datain_7
    ILOGIC_X0Y37         FDRE                                         r  okHI/delays[7].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.859    20.321    okHI/ti_clk
    ILOGIC_X0Y37         FDRE                                         r  okHI/delays[7].fdrein0/C
                         clock pessimism              0.000    20.321    
                         clock uncertainty            0.134    20.455    
    ILOGIC_X0Y37         FDRE (Hold_fdre_C_D)         0.068    20.523    okHI/delays[7].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.523    
                         arrival time                          21.068    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 hi_inout[14]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[14].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.244ns  (logic 0.244ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( -0.507 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    J14                                               0.000    20.830 r  hi_inout[14] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[14].iobf0/IO
    J14                  IBUF (Prop_ibuf_I_O)         0.244    21.074 r  okHI/delays[14].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.074    okHI/iobf0_hi_datain_14
    ILOGIC_X0Y47         FDRE                                         r  okHI/delays[14].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.861    20.323    okHI/ti_clk
    ILOGIC_X0Y47         FDRE                                         r  okHI/delays[14].fdrein0/C
                         clock pessimism              0.000    20.323    
                         clock uncertainty            0.134    20.457    
    ILOGIC_X0Y47         FDRE (Hold_fdre_C_D)         0.068    20.525    okHI/delays[14].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.525    
                         arrival time                          21.074    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 hi_inout[12]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[12].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.249ns  (logic 0.249ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( -0.508 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    K16                                               0.000    20.830 r  hi_inout[12] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[12].iobf0/IO
    K16                  IBUF (Prop_ibuf_I_O)         0.249    21.079 r  okHI/delays[12].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.079    okHI/iobf0_hi_datain_12
    ILOGIC_X0Y45         FDRE                                         r  okHI/delays[12].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.860    20.322    okHI/ti_clk
    ILOGIC_X0Y45         FDRE                                         r  okHI/delays[12].fdrein0/C
                         clock pessimism              0.000    20.322    
                         clock uncertainty            0.134    20.456    
    ILOGIC_X0Y45         FDRE (Hold_fdre_C_D)         0.068    20.524    okHI/delays[12].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.524    
                         arrival time                          21.079    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 hi_inout[10]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[10].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.251ns  (logic 0.251ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( -0.509 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    M14                                               0.000    20.830 r  hi_inout[10] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[10].iobf0/IO
    M14                  IBUF (Prop_ibuf_I_O)         0.251    21.081 r  okHI/delays[10].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.081    okHI/iobf0_hi_datain_10
    ILOGIC_X0Y41         FDRE                                         r  okHI/delays[10].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.859    20.321    okHI/ti_clk
    ILOGIC_X0Y41         FDRE                                         r  okHI/delays[10].fdrein0/C
                         clock pessimism              0.000    20.321    
                         clock uncertainty            0.134    20.455    
    ILOGIC_X0Y41         FDRE (Hold_fdre_C_D)         0.068    20.523    okHI/delays[10].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.523    
                         arrival time                          21.081    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 hi_inout[11]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[11].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.251ns  (logic 0.251ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( -0.509 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    L14                                               0.000    20.830 r  hi_inout[11] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[11].iobf0/IO
    L14                  IBUF (Prop_ibuf_I_O)         0.251    21.081 r  okHI/delays[11].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.081    okHI/iobf0_hi_datain_11
    ILOGIC_X0Y42         FDRE                                         r  okHI/delays[11].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.859    20.321    okHI/ti_clk
    ILOGIC_X0Y42         FDRE                                         r  okHI/delays[11].fdrein0/C
                         clock pessimism              0.000    20.321    
                         clock uncertainty            0.134    20.455    
    ILOGIC_X0Y42         FDRE (Hold_fdre_C_D)         0.068    20.523    okHI/delays[11].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.523    
                         arrival time                          21.081    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 hi_inout[13]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[13].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.257ns  (logic 0.257ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( -0.508 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    K15                                               0.000    20.830 r  hi_inout[13] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[13].iobf0/IO
    K15                  IBUF (Prop_ibuf_I_O)         0.257    21.087 r  okHI/delays[13].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.087    okHI/iobf0_hi_datain_13
    ILOGIC_X0Y46         FDRE                                         r  okHI/delays[13].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.860    20.322    okHI/ti_clk
    ILOGIC_X0Y46         FDRE                                         r  okHI/delays[13].fdrein0/C
                         clock pessimism              0.000    20.322    
                         clock uncertainty            0.134    20.456    
    ILOGIC_X0Y46         FDRE (Hold_fdre_C_D)         0.068    20.524    okHI/delays[13].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.524    
                         arrival time                          21.087    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 hi_inout[3]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[3].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.259ns  (logic 0.259ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( -0.511 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    P16                                               0.000    20.830 r  hi_inout[3] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[3].iobf0/IO
    P16                  IBUF (Prop_ibuf_I_O)         0.259    21.089 r  okHI/delays[3].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.089    okHI/iobf0_hi_datain_3
    ILOGIC_X0Y33         FDRE                                         r  okHI/delays[3].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.857    20.319    okHI/ti_clk
    ILOGIC_X0Y33         FDRE                                         r  okHI/delays[3].fdrein0/C
                         clock pessimism              0.000    20.319    
                         clock uncertainty            0.134    20.453    
    ILOGIC_X0Y33         FDRE (Hold_fdre_C_D)         0.068    20.521    okHI/delays[3].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.521    
                         arrival time                          21.089    
  -------------------------------------------------------------------
                         slack                                  0.568    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack       16.757ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.350ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.757ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[12]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        3.524ns  (logic 0.580ns (16.458%)  route 2.944ns (83.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 19.604 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.830ns = ( -0.570 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.620    -0.570    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y26          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.456    -0.114 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.655     0.541    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y26          LUT5 (Prop_lut5_I0_O)        0.124     0.665 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.289     2.955    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y38          FDCE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.447    19.604    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y38          FDCE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[12]/C
                         clock pessimism              0.563    20.167    
                         clock uncertainty           -0.050    20.117    
    SLICE_X9Y38          FDCE (Recov_fdce_C_CLR)     -0.405    19.712    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[12]
  -------------------------------------------------------------------
                         required time                         19.712    
                         arrival time                          -2.955    
  -------------------------------------------------------------------
                         slack                                 16.757    

Slack (MET) :             16.757ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[14]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        3.524ns  (logic 0.580ns (16.458%)  route 2.944ns (83.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 19.604 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.830ns = ( -0.570 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.620    -0.570    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y26          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.456    -0.114 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.655     0.541    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y26          LUT5 (Prop_lut5_I0_O)        0.124     0.665 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.289     2.955    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y38          FDCE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.447    19.604    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y38          FDCE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[14]/C
                         clock pessimism              0.563    20.167    
                         clock uncertainty           -0.050    20.117    
    SLICE_X9Y38          FDCE (Recov_fdce_C_CLR)     -0.405    19.712    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[14]
  -------------------------------------------------------------------
                         required time                         19.712    
                         arrival time                          -2.955    
  -------------------------------------------------------------------
                         slack                                 16.757    

Slack (MET) :             16.757ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[16]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        3.524ns  (logic 0.580ns (16.458%)  route 2.944ns (83.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 19.604 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.830ns = ( -0.570 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.620    -0.570    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y26          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.456    -0.114 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.655     0.541    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y26          LUT5 (Prop_lut5_I0_O)        0.124     0.665 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.289     2.955    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y38          FDCE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.447    19.604    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y38          FDCE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[16]/C
                         clock pessimism              0.563    20.167    
                         clock uncertainty           -0.050    20.117    
    SLICE_X9Y38          FDCE (Recov_fdce_C_CLR)     -0.405    19.712    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[16]
  -------------------------------------------------------------------
                         required time                         19.712    
                         arrival time                          -2.955    
  -------------------------------------------------------------------
                         slack                                 16.757    

Slack (MET) :             16.803ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[13]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        3.524ns  (logic 0.580ns (16.458%)  route 2.944ns (83.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 19.604 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.830ns = ( -0.570 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.620    -0.570    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y26          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.456    -0.114 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.655     0.541    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y26          LUT5 (Prop_lut5_I0_O)        0.124     0.665 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.289     2.955    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y38          FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.447    19.604    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y38          FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[13]/C
                         clock pessimism              0.563    20.167    
                         clock uncertainty           -0.050    20.117    
    SLICE_X9Y38          FDPE (Recov_fdpe_C_PRE)     -0.359    19.758    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[13]
  -------------------------------------------------------------------
                         required time                         19.758    
                         arrival time                          -2.955    
  -------------------------------------------------------------------
                         slack                                 16.803    

Slack (MET) :             16.803ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[15]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        3.524ns  (logic 0.580ns (16.458%)  route 2.944ns (83.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 19.604 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.830ns = ( -0.570 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.620    -0.570    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y26          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.456    -0.114 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.655     0.541    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y26          LUT5 (Prop_lut5_I0_O)        0.124     0.665 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.289     2.955    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y38          FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.447    19.604    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y38          FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[15]/C
                         clock pessimism              0.563    20.167    
                         clock uncertainty           -0.050    20.117    
    SLICE_X9Y38          FDPE (Recov_fdpe_C_PRE)     -0.359    19.758    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[15]
  -------------------------------------------------------------------
                         required time                         19.758    
                         arrival time                          -2.955    
  -------------------------------------------------------------------
                         slack                                 16.803    

Slack (MET) :             16.803ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[17]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        3.524ns  (logic 0.580ns (16.458%)  route 2.944ns (83.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 19.604 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.830ns = ( -0.570 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.620    -0.570    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y26          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.456    -0.114 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.655     0.541    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y26          LUT5 (Prop_lut5_I0_O)        0.124     0.665 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.289     2.955    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y38          FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[17]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.447    19.604    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y38          FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[17]/C
                         clock pessimism              0.563    20.167    
                         clock uncertainty           -0.050    20.117    
    SLICE_X9Y38          FDPE (Recov_fdpe_C_PRE)     -0.359    19.758    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[17]
  -------------------------------------------------------------------
                         required time                         19.758    
                         arrival time                          -2.955    
  -------------------------------------------------------------------
                         slack                                 16.803    

Slack (MET) :             16.803ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[18]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        3.524ns  (logic 0.580ns (16.458%)  route 2.944ns (83.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 19.604 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.830ns = ( -0.570 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.620    -0.570    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y26          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.456    -0.114 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.655     0.541    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y26          LUT5 (Prop_lut5_I0_O)        0.124     0.665 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.289     2.955    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y38          FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[18]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.447    19.604    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y38          FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[18]/C
                         clock pessimism              0.563    20.167    
                         clock uncertainty           -0.050    20.117    
    SLICE_X9Y38          FDPE (Recov_fdpe_C_PRE)     -0.359    19.758    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[18]
  -------------------------------------------------------------------
                         required time                         19.758    
                         arrival time                          -2.955    
  -------------------------------------------------------------------
                         slack                                 16.803    

Slack (MET) :             16.803ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[19]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        3.524ns  (logic 0.580ns (16.458%)  route 2.944ns (83.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 19.604 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.830ns = ( -0.570 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.620    -0.570    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y26          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.456    -0.114 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.655     0.541    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y26          LUT5 (Prop_lut5_I0_O)        0.124     0.665 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.289     2.955    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y38          FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.447    19.604    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y38          FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[19]/C
                         clock pessimism              0.563    20.167    
                         clock uncertainty           -0.050    20.117    
    SLICE_X9Y38          FDPE (Recov_fdpe_C_PRE)     -0.359    19.758    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[19]
  -------------------------------------------------------------------
                         required time                         19.758    
                         arrival time                          -2.955    
  -------------------------------------------------------------------
                         slack                                 16.803    

Slack (MET) :             16.844ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l90ce46b343647bab4d280b5afc506219_reg/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        3.525ns  (logic 0.580ns (16.453%)  route 2.945ns (83.547%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 19.606 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.830ns = ( -0.570 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.620    -0.570    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y26          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.456    -0.114 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.655     0.541    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y26          LUT5 (Prop_lut5_I0_O)        0.124     0.665 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.290     2.956    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X10Y39         FDCE                                         f  okHI/core0/core0/a0/l90ce46b343647bab4d280b5afc506219_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.449    19.606    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y39         FDCE                                         r  okHI/core0/core0/a0/l90ce46b343647bab4d280b5afc506219_reg/C
                         clock pessimism              0.563    20.169    
                         clock uncertainty           -0.050    20.119    
    SLICE_X10Y39         FDCE (Recov_fdce_C_CLR)     -0.319    19.800    okHI/core0/core0/a0/l90ce46b343647bab4d280b5afc506219_reg
  -------------------------------------------------------------------
                         required time                         19.800    
                         arrival time                          -2.956    
  -------------------------------------------------------------------
                         slack                                 16.844    

Slack (MET) :             16.940ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[0]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        3.387ns  (logic 0.580ns (17.125%)  route 2.807ns (82.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 19.605 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.830ns = ( -0.570 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.620    -0.570    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y26          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.456    -0.114 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.655     0.541    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y26          LUT5 (Prop_lut5_I0_O)        0.124     0.665 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.152     2.817    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X10Y38         FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.448    19.605    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y38         FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[0]/C
                         clock pessimism              0.563    20.168    
                         clock uncertainty           -0.050    20.118    
    SLICE_X10Y38         FDPE (Recov_fdpe_C_PRE)     -0.361    19.757    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[0]
  -------------------------------------------------------------------
                         required time                         19.757    
                         arrival time                          -2.817    
  -------------------------------------------------------------------
                         slack                                 16.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.848%)  route 0.124ns (43.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns = ( -0.510 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.530ns = ( -0.270 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.591    -0.270    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X2Y34          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDPE (Prop_fdpe_C_Q)         0.164    -0.106 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=2, routed)           0.124     0.018    okHI/core0/core0/a0/cb0/U0/RD_RST
    SLICE_X4Y34          FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.858    -0.510    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X4Y34          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.273    -0.237    
    SLICE_X4Y34          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.332    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.848%)  route 0.124ns (43.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns = ( -0.510 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.530ns = ( -0.270 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.591    -0.270    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X2Y34          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDPE (Prop_fdpe_C_Q)         0.164    -0.106 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=2, routed)           0.124     0.018    okHI/core0/core0/a0/cb0/U0/RD_RST
    SLICE_X4Y34          FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.858    -0.510    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X4Y34          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.273    -0.237    
    SLICE_X4Y34          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.332    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.127%)  route 0.122ns (48.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( -0.507 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.530ns = ( -0.270 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.591    -0.270    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X3Y35          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDPE (Prop_fdpe_C_Q)         0.128    -0.142 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.122    -0.020    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y35          FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.861    -0.507    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X2Y35          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.250    -0.257    
    SLICE_X2Y35          FDPE (Remov_fdpe_C_PRE)     -0.124    -0.381    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.857%)  route 0.185ns (59.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( -0.507 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.532ns = ( -0.272 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.589    -0.272    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y35          FDRE                                         r  okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.128    -0.144 f  okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/Q
                         net (fo=7, routed)           0.185     0.041    okHI/core0/core0/a0/cb0/U0/rst
    SLICE_X3Y35          FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.861    -0.507    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X3Y35          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.273    -0.234    
    SLICE_X3Y35          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.383    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.857%)  route 0.185ns (59.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( -0.507 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.532ns = ( -0.272 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.589    -0.272    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y35          FDRE                                         r  okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.128    -0.144 f  okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/Q
                         net (fo=7, routed)           0.185     0.041    okHI/core0/core0/a0/cb0/U0/rst
    SLICE_X3Y35          FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.861    -0.507    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X3Y35          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.273    -0.234    
    SLICE_X3Y35          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.383    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.857%)  route 0.185ns (59.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( -0.507 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.532ns = ( -0.272 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.589    -0.272    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y35          FDRE                                         r  okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.128    -0.144 f  okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/Q
                         net (fo=7, routed)           0.185     0.041    okHI/core0/core0/a0/cb0/U0/rst
    SLICE_X3Y35          FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.861    -0.507    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X3Y35          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.273    -0.234    
    SLICE_X3Y35          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.383    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.857%)  route 0.185ns (59.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( -0.507 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.532ns = ( -0.272 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.589    -0.272    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y35          FDRE                                         r  okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.128    -0.144 f  okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/Q
                         net (fo=7, routed)           0.185     0.041    okHI/core0/core0/a0/cb0/U0/rst
    SLICE_X3Y35          FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.861    -0.507    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X3Y35          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.273    -0.234    
    SLICE_X3Y35          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.383    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.857%)  route 0.185ns (59.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( -0.507 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.532ns = ( -0.272 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.589    -0.272    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y35          FDRE                                         r  okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.128    -0.144 f  okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/Q
                         net (fo=7, routed)           0.185     0.041    okHI/core0/core0/a0/cb0/U0/rst
    SLICE_X3Y35          FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.861    -0.507    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X3Y35          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.273    -0.234    
    SLICE_X3Y35          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.383    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.857%)  route 0.185ns (59.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( -0.507 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.532ns = ( -0.272 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.589    -0.272    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y35          FDRE                                         r  okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.128    -0.144 f  okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/Q
                         net (fo=7, routed)           0.185     0.041    okHI/core0/core0/a0/cb0/U0/rst
    SLICE_X3Y35          FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.861    -0.507    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X3Y35          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.273    -0.234    
    SLICE_X3Y35          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.383    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.857%)  route 0.185ns (59.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( -0.507 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.532ns = ( -0.272 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.589    -0.272    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y35          FDRE                                         r  okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.128    -0.144 f  okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/Q
                         net (fo=7, routed)           0.185     0.041    okHI/core0/core0/a0/cb0/U0/rst
    SLICE_X3Y35          FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.861    -0.507    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X3Y35          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.273    -0.234    
    SLICE_X3Y35          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.383    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.424    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  okHostClk
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        5.946ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.756ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.946ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[5]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        6.414ns  (logic 1.642ns (25.608%)  route 4.772ns (74.392%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( -1.231 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    R10                                               0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    R10                  IBUF (Prop_ibuf_I_O)         1.518     8.218 f  hi_in_IBUF[7]_inst/O
                         net (fo=11, routed)          1.963    10.182    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X3Y26          LUT4 (Prop_lut4_I3_O)        0.124    10.306 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          2.808    13.114    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X28Y36         FDCE                                         f  okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.442    19.599    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X28Y36         FDCE                                         r  okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[5]/C
                         clock pessimism              0.000    19.599    
                         clock uncertainty           -0.134    19.465    
    SLICE_X28Y36         FDCE (Recov_fdce_C_CLR)     -0.405    19.060    okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[5]
  -------------------------------------------------------------------
                         required time                         19.060    
                         arrival time                         -13.114    
  -------------------------------------------------------------------
                         slack                                  5.946    

Slack (MET) :             5.992ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[1]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        6.414ns  (logic 1.642ns (25.608%)  route 4.772ns (74.392%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( -1.231 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    R10                                               0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    R10                  IBUF (Prop_ibuf_I_O)         1.518     8.218 f  hi_in_IBUF[7]_inst/O
                         net (fo=11, routed)          1.963    10.182    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X3Y26          LUT4 (Prop_lut4_I3_O)        0.124    10.306 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          2.808    13.114    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X28Y36         FDPE                                         f  okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.442    19.599    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X28Y36         FDPE                                         r  okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[1]/C
                         clock pessimism              0.000    19.599    
                         clock uncertainty           -0.134    19.465    
    SLICE_X28Y36         FDPE (Recov_fdpe_C_PRE)     -0.359    19.106    okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[1]
  -------------------------------------------------------------------
                         required time                         19.106    
                         arrival time                         -13.114    
  -------------------------------------------------------------------
                         slack                                  5.992    

Slack (MET) :             5.992ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[2]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        6.414ns  (logic 1.642ns (25.608%)  route 4.772ns (74.392%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( -1.231 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    R10                                               0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    R10                  IBUF (Prop_ibuf_I_O)         1.518     8.218 f  hi_in_IBUF[7]_inst/O
                         net (fo=11, routed)          1.963    10.182    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X3Y26          LUT4 (Prop_lut4_I3_O)        0.124    10.306 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          2.808    13.114    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X28Y36         FDPE                                         f  okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.442    19.599    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X28Y36         FDPE                                         r  okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[2]/C
                         clock pessimism              0.000    19.599    
                         clock uncertainty           -0.134    19.465    
    SLICE_X28Y36         FDPE (Recov_fdpe_C_PRE)     -0.359    19.106    okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[2]
  -------------------------------------------------------------------
                         required time                         19.106    
                         arrival time                         -13.114    
  -------------------------------------------------------------------
                         slack                                  5.992    

Slack (MET) :             5.992ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[3]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        6.414ns  (logic 1.642ns (25.608%)  route 4.772ns (74.392%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( -1.231 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    R10                                               0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    R10                  IBUF (Prop_ibuf_I_O)         1.518     8.218 f  hi_in_IBUF[7]_inst/O
                         net (fo=11, routed)          1.963    10.182    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X3Y26          LUT4 (Prop_lut4_I3_O)        0.124    10.306 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          2.808    13.114    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X28Y36         FDPE                                         f  okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.442    19.599    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X28Y36         FDPE                                         r  okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[3]/C
                         clock pessimism              0.000    19.599    
                         clock uncertainty           -0.134    19.465    
    SLICE_X28Y36         FDPE (Recov_fdpe_C_PRE)     -0.359    19.106    okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[3]
  -------------------------------------------------------------------
                         required time                         19.106    
                         arrival time                         -13.114    
  -------------------------------------------------------------------
                         slack                                  5.992    

Slack (MET) :             5.992ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        6.414ns  (logic 1.642ns (25.608%)  route 4.772ns (74.392%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( -1.231 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    R10                                               0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    R10                  IBUF (Prop_ibuf_I_O)         1.518     8.218 f  hi_in_IBUF[7]_inst/O
                         net (fo=11, routed)          1.963    10.182    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X3Y26          LUT4 (Prop_lut4_I3_O)        0.124    10.306 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          2.808    13.114    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X28Y36         FDPE                                         f  okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.442    19.599    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X28Y36         FDPE                                         r  okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/C
                         clock pessimism              0.000    19.599    
                         clock uncertainty           -0.134    19.465    
    SLICE_X28Y36         FDPE (Recov_fdpe_C_PRE)     -0.359    19.106    okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]
  -------------------------------------------------------------------
                         required time                         19.106    
                         arrival time                         -13.114    
  -------------------------------------------------------------------
                         slack                                  5.992    

Slack (MET) :             5.996ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[0]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        6.410ns  (logic 1.642ns (25.625%)  route 4.767ns (74.375%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( -1.231 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    R10                                               0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    R10                  IBUF (Prop_ibuf_I_O)         1.518     8.218 f  hi_in_IBUF[7]_inst/O
                         net (fo=11, routed)          1.963    10.182    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X3Y26          LUT4 (Prop_lut4_I3_O)        0.124    10.306 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          2.804    13.110    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X29Y36         FDPE                                         f  okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.442    19.599    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X29Y36         FDPE                                         r  okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[0]/C
                         clock pessimism              0.000    19.599    
                         clock uncertainty           -0.134    19.465    
    SLICE_X29Y36         FDPE (Recov_fdpe_C_PRE)     -0.359    19.106    okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[0]
  -------------------------------------------------------------------
                         required time                         19.106    
                         arrival time                         -13.110    
  -------------------------------------------------------------------
                         slack                                  5.996    

Slack (MET) :             6.265ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        6.100ns  (logic 1.642ns (26.926%)  route 4.458ns (73.074%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( -1.226 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    R10                                               0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    R10                  IBUF (Prop_ibuf_I_O)         1.518     8.218 f  hi_in_IBUF[7]_inst/O
                         net (fo=11, routed)          1.963    10.182    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X3Y26          LUT4 (Prop_lut4_I3_O)        0.124    10.306 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          2.494    12.800    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X28Y45         FDCE                                         f  okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.447    19.604    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X28Y45         FDCE                                         r  okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
                         clock pessimism              0.000    19.604    
                         clock uncertainty           -0.134    19.470    
    SLICE_X28Y45         FDCE (Recov_fdce_C_CLR)     -0.405    19.065    okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg
  -------------------------------------------------------------------
                         required time                         19.065    
                         arrival time                         -12.800    
  -------------------------------------------------------------------
                         slack                                  6.265    

Slack (MET) :             6.265ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        6.100ns  (logic 1.642ns (26.926%)  route 4.458ns (73.074%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( -1.226 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    R10                                               0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    R10                  IBUF (Prop_ibuf_I_O)         1.518     8.218 f  hi_in_IBUF[7]_inst/O
                         net (fo=11, routed)          1.963    10.182    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X3Y26          LUT4 (Prop_lut4_I3_O)        0.124    10.306 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          2.494    12.800    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X28Y45         FDCE                                         f  okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.447    19.604    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X28Y45         FDCE                                         r  okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
                         clock pessimism              0.000    19.604    
                         clock uncertainty           -0.134    19.470    
    SLICE_X28Y45         FDCE (Recov_fdce_C_CLR)     -0.405    19.065    okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg
  -------------------------------------------------------------------
                         required time                         19.065    
                         arrival time                         -12.800    
  -------------------------------------------------------------------
                         slack                                  6.265    

Slack (MET) :             6.527ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[20]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.927ns  (logic 1.642ns (27.710%)  route 4.285ns (72.290%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( -1.223 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    R10                                               0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    R10                  IBUF (Prop_ibuf_I_O)         1.518     8.218 f  hi_in_IBUF[7]_inst/O
                         net (fo=11, routed)          1.963    10.182    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X3Y26          LUT4 (Prop_lut4_I3_O)        0.124    10.306 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          2.322    12.627    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X8Y43          FDCE                                         f  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.450    19.607    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y43          FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[20]/C
                         clock pessimism              0.000    19.607    
                         clock uncertainty           -0.134    19.473    
    SLICE_X8Y43          FDCE (Recov_fdce_C_CLR)     -0.319    19.154    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[20]
  -------------------------------------------------------------------
                         required time                         19.154    
                         arrival time                         -12.627    
  -------------------------------------------------------------------
                         slack                                  6.527    

Slack (MET) :             6.527ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[21]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.927ns  (logic 1.642ns (27.710%)  route 4.285ns (72.290%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( -1.223 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    R10                                               0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    R10                  IBUF (Prop_ibuf_I_O)         1.518     8.218 f  hi_in_IBUF[7]_inst/O
                         net (fo=11, routed)          1.963    10.182    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X3Y26          LUT4 (Prop_lut4_I3_O)        0.124    10.306 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          2.322    12.627    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X8Y43          FDCE                                         f  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         1.450    19.607    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y43          FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[21]/C
                         clock pessimism              0.000    19.607    
                         clock uncertainty           -0.134    19.473    
    SLICE_X8Y43          FDCE (Recov_fdce_C_CLR)     -0.319    19.154    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[21]
  -------------------------------------------------------------------
                         required time                         19.154    
                         arrival time                         -12.627    
  -------------------------------------------------------------------
                         slack                                  6.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.756ns  (arrival time - required time)
  Source:                 hi_in[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[0]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.256ns  (logic 0.327ns (26.046%)  route 0.929ns (73.954%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( -0.543 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    T12                                               0.000    20.830 f  hi_in[5] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[5]
    T12                  IBUF (Prop_ibuf_I_O)         0.282    21.112 f  hi_in_IBUF[5]_inst/O
                         net (fo=12, routed)          0.599    21.711    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[1]
    SLICE_X3Y26          LUT5 (Prop_lut5_I2_O)        0.045    21.756 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.330    22.086    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y29          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.825    20.287    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y29          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[0]/C
                         clock pessimism              0.000    20.287    
                         clock uncertainty            0.134    20.421    
    SLICE_X9Y29          FDCE (Remov_fdce_C_CLR)     -0.092    20.329    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[0]
  -------------------------------------------------------------------
                         required time                        -20.329    
                         arrival time                          22.086    
  -------------------------------------------------------------------
                         slack                                  1.756    

Slack (MET) :             1.756ns  (arrival time - required time)
  Source:                 hi_in[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[1]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.256ns  (logic 0.327ns (26.046%)  route 0.929ns (73.954%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( -0.543 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    T12                                               0.000    20.830 f  hi_in[5] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[5]
    T12                  IBUF (Prop_ibuf_I_O)         0.282    21.112 f  hi_in_IBUF[5]_inst/O
                         net (fo=12, routed)          0.599    21.711    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[1]
    SLICE_X3Y26          LUT5 (Prop_lut5_I2_O)        0.045    21.756 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.330    22.086    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y29          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.825    20.287    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y29          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[1]/C
                         clock pessimism              0.000    20.287    
                         clock uncertainty            0.134    20.421    
    SLICE_X9Y29          FDCE (Remov_fdce_C_CLR)     -0.092    20.329    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[1]
  -------------------------------------------------------------------
                         required time                        -20.329    
                         arrival time                          22.086    
  -------------------------------------------------------------------
                         slack                                  1.756    

Slack (MET) :             1.756ns  (arrival time - required time)
  Source:                 hi_in[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[2]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.256ns  (logic 0.327ns (26.046%)  route 0.929ns (73.954%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( -0.543 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    T12                                               0.000    20.830 f  hi_in[5] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[5]
    T12                  IBUF (Prop_ibuf_I_O)         0.282    21.112 f  hi_in_IBUF[5]_inst/O
                         net (fo=12, routed)          0.599    21.711    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[1]
    SLICE_X3Y26          LUT5 (Prop_lut5_I2_O)        0.045    21.756 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.330    22.086    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y29          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.825    20.287    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y29          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[2]/C
                         clock pessimism              0.000    20.287    
                         clock uncertainty            0.134    20.421    
    SLICE_X9Y29          FDCE (Remov_fdce_C_CLR)     -0.092    20.329    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[2]
  -------------------------------------------------------------------
                         required time                        -20.329    
                         arrival time                          22.086    
  -------------------------------------------------------------------
                         slack                                  1.756    

Slack (MET) :             1.756ns  (arrival time - required time)
  Source:                 hi_in[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[3]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.256ns  (logic 0.327ns (26.046%)  route 0.929ns (73.954%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( -0.543 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    T12                                               0.000    20.830 f  hi_in[5] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[5]
    T12                  IBUF (Prop_ibuf_I_O)         0.282    21.112 f  hi_in_IBUF[5]_inst/O
                         net (fo=12, routed)          0.599    21.711    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[1]
    SLICE_X3Y26          LUT5 (Prop_lut5_I2_O)        0.045    21.756 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.330    22.086    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y29          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.825    20.287    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y29          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[3]/C
                         clock pessimism              0.000    20.287    
                         clock uncertainty            0.134    20.421    
    SLICE_X9Y29          FDCE (Remov_fdce_C_CLR)     -0.092    20.329    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[3]
  -------------------------------------------------------------------
                         required time                        -20.329    
                         arrival time                          22.086    
  -------------------------------------------------------------------
                         slack                                  1.756    

Slack (MET) :             1.819ns  (arrival time - required time)
  Source:                 hi_in[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[4]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.319ns  (logic 0.327ns (24.796%)  route 0.992ns (75.204%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns = ( -0.542 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    T12                                               0.000    20.830 f  hi_in[5] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[5]
    T12                  IBUF (Prop_ibuf_I_O)         0.282    21.112 f  hi_in_IBUF[5]_inst/O
                         net (fo=12, routed)          0.599    21.711    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[1]
    SLICE_X3Y26          LUT5 (Prop_lut5_I2_O)        0.045    21.756 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.393    22.149    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y30          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.826    20.288    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y30          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[4]/C
                         clock pessimism              0.000    20.288    
                         clock uncertainty            0.134    20.422    
    SLICE_X9Y30          FDCE (Remov_fdce_C_CLR)     -0.092    20.330    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[4]
  -------------------------------------------------------------------
                         required time                        -20.330    
                         arrival time                          22.149    
  -------------------------------------------------------------------
                         slack                                  1.819    

Slack (MET) :             1.819ns  (arrival time - required time)
  Source:                 hi_in[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[5]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.319ns  (logic 0.327ns (24.796%)  route 0.992ns (75.204%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns = ( -0.542 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    T12                                               0.000    20.830 f  hi_in[5] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[5]
    T12                  IBUF (Prop_ibuf_I_O)         0.282    21.112 f  hi_in_IBUF[5]_inst/O
                         net (fo=12, routed)          0.599    21.711    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[1]
    SLICE_X3Y26          LUT5 (Prop_lut5_I2_O)        0.045    21.756 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.393    22.149    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y30          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.826    20.288    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y30          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[5]/C
                         clock pessimism              0.000    20.288    
                         clock uncertainty            0.134    20.422    
    SLICE_X9Y30          FDCE (Remov_fdce_C_CLR)     -0.092    20.330    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[5]
  -------------------------------------------------------------------
                         required time                        -20.330    
                         arrival time                          22.149    
  -------------------------------------------------------------------
                         slack                                  1.819    

Slack (MET) :             1.819ns  (arrival time - required time)
  Source:                 hi_in[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[6]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.319ns  (logic 0.327ns (24.796%)  route 0.992ns (75.204%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns = ( -0.542 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    T12                                               0.000    20.830 f  hi_in[5] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[5]
    T12                  IBUF (Prop_ibuf_I_O)         0.282    21.112 f  hi_in_IBUF[5]_inst/O
                         net (fo=12, routed)          0.599    21.711    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[1]
    SLICE_X3Y26          LUT5 (Prop_lut5_I2_O)        0.045    21.756 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.393    22.149    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y30          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.826    20.288    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y30          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[6]/C
                         clock pessimism              0.000    20.288    
                         clock uncertainty            0.134    20.422    
    SLICE_X9Y30          FDCE (Remov_fdce_C_CLR)     -0.092    20.330    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[6]
  -------------------------------------------------------------------
                         required time                        -20.330    
                         arrival time                          22.149    
  -------------------------------------------------------------------
                         slack                                  1.819    

Slack (MET) :             1.819ns  (arrival time - required time)
  Source:                 hi_in[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[7]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.319ns  (logic 0.327ns (24.796%)  route 0.992ns (75.204%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns = ( -0.542 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    T12                                               0.000    20.830 f  hi_in[5] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[5]
    T12                  IBUF (Prop_ibuf_I_O)         0.282    21.112 f  hi_in_IBUF[5]_inst/O
                         net (fo=12, routed)          0.599    21.711    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[1]
    SLICE_X3Y26          LUT5 (Prop_lut5_I2_O)        0.045    21.756 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.393    22.149    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y30          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.826    20.288    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y30          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[7]/C
                         clock pessimism              0.000    20.288    
                         clock uncertainty            0.134    20.422    
    SLICE_X9Y30          FDCE (Remov_fdce_C_CLR)     -0.092    20.330    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[7]
  -------------------------------------------------------------------
                         required time                        -20.330    
                         arrival time                          22.149    
  -------------------------------------------------------------------
                         slack                                  1.819    

Slack (MET) :             1.881ns  (arrival time - required time)
  Source:                 hi_in[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[10]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.382ns  (logic 0.327ns (23.661%)  route 1.055ns (76.339%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns = ( -0.541 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    T12                                               0.000    20.830 f  hi_in[5] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[5]
    T12                  IBUF (Prop_ibuf_I_O)         0.282    21.112 f  hi_in_IBUF[5]_inst/O
                         net (fo=12, routed)          0.599    21.711    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[1]
    SLICE_X3Y26          LUT5 (Prop_lut5_I2_O)        0.045    21.756 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.457    22.212    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y31          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.827    20.289    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y31          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[10]/C
                         clock pessimism              0.000    20.289    
                         clock uncertainty            0.134    20.423    
    SLICE_X9Y31          FDCE (Remov_fdce_C_CLR)     -0.092    20.331    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[10]
  -------------------------------------------------------------------
                         required time                        -20.331    
                         arrival time                          22.212    
  -------------------------------------------------------------------
                         slack                                  1.881    

Slack (MET) :             1.881ns  (arrival time - required time)
  Source:                 hi_in[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[11]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.382ns  (logic 0.327ns (23.661%)  route 1.055ns (76.339%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns = ( -0.541 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    T12                                               0.000    20.830 f  hi_in[5] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[5]
    T12                  IBUF (Prop_ibuf_I_O)         0.282    21.112 f  hi_in_IBUF[5]_inst/O
                         net (fo=12, routed)          0.599    21.711    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[1]
    SLICE_X3Y26          LUT5 (Prop_lut5_I2_O)        0.045    21.756 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.457    22.212    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y31          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=744, routed)         0.827    20.289    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y31          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[11]/C
                         clock pessimism              0.000    20.289    
                         clock uncertainty            0.134    20.423    
    SLICE_X9Y31          FDCE (Remov_fdce_C_CLR)     -0.092    20.331    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[11]
  -------------------------------------------------------------------
                         required time                        -20.331    
                         arrival time                          22.212    
  -------------------------------------------------------------------
                         slack                                  1.881    





