vendor_name = ModelSim
source_file = 1, C:/altera/forMemory W/forMemory W/forMemory/ALU/alu.vhd
source_file = 1, C:/altera/forMemory W/forMemory W/forMemory/ALU/alu_prueba.vwf
source_file = 1, C:/altera/forMemory W/forMemory W/forMemory/ALU/db/alu.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/altera/forMemory W/forMemory W/forMemory/ALU/db/add_sub_4ti.tdf
design_name = alu
instance = comp, \ALU_Result[0]~output , ALU_Result[0]~output, alu, 1
instance = comp, \ALU_Result[1]~output , ALU_Result[1]~output, alu, 1
instance = comp, \ALU_Result[2]~output , ALU_Result[2]~output, alu, 1
instance = comp, \ALU_Result[3]~output , ALU_Result[3]~output, alu, 1
instance = comp, \ALU_Result[4]~output , ALU_Result[4]~output, alu, 1
instance = comp, \ALU_Result[5]~output , ALU_Result[5]~output, alu, 1
instance = comp, \ALU_Result[6]~output , ALU_Result[6]~output, alu, 1
instance = comp, \ALU_Result[7]~output , ALU_Result[7]~output, alu, 1
instance = comp, \NZVC[0]~output , NZVC[0]~output, alu, 1
instance = comp, \NZVC[1]~output , NZVC[1]~output, alu, 1
instance = comp, \NZVC[2]~output , NZVC[2]~output, alu, 1
instance = comp, \NZVC[3]~output , NZVC[3]~output, alu, 1
instance = comp, \ALU_Sel[2]~input , ALU_Sel[2]~input, alu, 1
instance = comp, \ALU_Sel[0]~input , ALU_Sel[0]~input, alu, 1
instance = comp, \Bus1[0]~input , Bus1[0]~input, alu, 1
instance = comp, \ALU_Sel[1]~input , ALU_Sel[1]~input, alu, 1
instance = comp, \Add0|auto_generated|_~0 , Add0|auto_generated|_~0, alu, 1
instance = comp, \B[0]~input , B[0]~input, alu, 1
instance = comp, \Equal0~0 , Equal0~0, alu, 1
instance = comp, \Add0|auto_generated|result_int[0]~1 , Add0|auto_generated|result_int[0]~1, alu, 1
instance = comp, \Add0|auto_generated|result_int[1]~2 , Add0|auto_generated|result_int[1]~2, alu, 1
instance = comp, \Equal0~1 , Equal0~1, alu, 1
instance = comp, \Equal0~1clkctrl , Equal0~1clkctrl, alu, 1
instance = comp, \ALU_Result[0]$latch , ALU_Result[0]$latch, alu, 1
instance = comp, \B[1]~input , B[1]~input, alu, 1
instance = comp, \Bus1[1]~input , Bus1[1]~input, alu, 1
instance = comp, \Add0|auto_generated|_~1 , Add0|auto_generated|_~1, alu, 1
instance = comp, \Add0|auto_generated|result_int[2]~4 , Add0|auto_generated|result_int[2]~4, alu, 1
instance = comp, \ALU_Result[1]$latch , ALU_Result[1]$latch, alu, 1
instance = comp, \B[2]~input , B[2]~input, alu, 1
instance = comp, \Bus1[2]~input , Bus1[2]~input, alu, 1
instance = comp, \Add0|auto_generated|_~2 , Add0|auto_generated|_~2, alu, 1
instance = comp, \Add0|auto_generated|result_int[3]~6 , Add0|auto_generated|result_int[3]~6, alu, 1
instance = comp, \ALU_Result[2]$latch , ALU_Result[2]$latch, alu, 1
instance = comp, \B[3]~input , B[3]~input, alu, 1
instance = comp, \Bus1[3]~input , Bus1[3]~input, alu, 1
instance = comp, \Add0|auto_generated|_~3 , Add0|auto_generated|_~3, alu, 1
instance = comp, \Add0|auto_generated|result_int[4]~8 , Add0|auto_generated|result_int[4]~8, alu, 1
instance = comp, \ALU_Result[3]$latch , ALU_Result[3]$latch, alu, 1
instance = comp, \Bus1[4]~input , Bus1[4]~input, alu, 1
instance = comp, \Add0|auto_generated|_~4 , Add0|auto_generated|_~4, alu, 1
instance = comp, \B[4]~input , B[4]~input, alu, 1
instance = comp, \Add0|auto_generated|result_int[5]~10 , Add0|auto_generated|result_int[5]~10, alu, 1
instance = comp, \ALU_Result[4]$latch , ALU_Result[4]$latch, alu, 1
instance = comp, \B[5]~input , B[5]~input, alu, 1
instance = comp, \Bus1[5]~input , Bus1[5]~input, alu, 1
instance = comp, \Add0|auto_generated|_~5 , Add0|auto_generated|_~5, alu, 1
instance = comp, \Add0|auto_generated|result_int[6]~12 , Add0|auto_generated|result_int[6]~12, alu, 1
instance = comp, \ALU_Result[5]$latch , ALU_Result[5]$latch, alu, 1
instance = comp, \Bus1[6]~input , Bus1[6]~input, alu, 1
instance = comp, \Add0|auto_generated|_~6 , Add0|auto_generated|_~6, alu, 1
instance = comp, \B[6]~input , B[6]~input, alu, 1
instance = comp, \Add0|auto_generated|result_int[7]~14 , Add0|auto_generated|result_int[7]~14, alu, 1
instance = comp, \ALU_Result[6]$latch , ALU_Result[6]$latch, alu, 1
instance = comp, \B[7]~input , B[7]~input, alu, 1
instance = comp, \Bus1[7]~input , Bus1[7]~input, alu, 1
instance = comp, \Add0|auto_generated|_~7 , Add0|auto_generated|_~7, alu, 1
instance = comp, \Add0|auto_generated|result_int[8]~16 , Add0|auto_generated|result_int[8]~16, alu, 1
instance = comp, \ALU_Result[7]$latch , ALU_Result[7]$latch, alu, 1
instance = comp, \Add0|auto_generated|result_int[9]~18 , Add0|auto_generated|result_int[9]~18, alu, 1
instance = comp, \NZVC[0]$latch , NZVC[0]$latch, alu, 1
instance = comp, \Add1~0 , Add1~0, alu, 1
instance = comp, \Add1~2 , Add1~2, alu, 1
instance = comp, \Add1~4 , Add1~4, alu, 1
instance = comp, \Add1~6 , Add1~6, alu, 1
instance = comp, \Add1~8 , Add1~8, alu, 1
instance = comp, \Add1~10 , Add1~10, alu, 1
instance = comp, \Add1~12 , Add1~12, alu, 1
instance = comp, \Add1~14 , Add1~14, alu, 1
instance = comp, \LessThan0~1 , LessThan0~1, alu, 1
instance = comp, \LessThan0~3 , LessThan0~3, alu, 1
instance = comp, \LessThan0~5 , LessThan0~5, alu, 1
instance = comp, \LessThan0~7 , LessThan0~7, alu, 1
instance = comp, \LessThan0~9 , LessThan0~9, alu, 1
instance = comp, \LessThan0~11 , LessThan0~11, alu, 1
instance = comp, \LessThan0~13 , LessThan0~13, alu, 1
instance = comp, \LessThan0~14 , LessThan0~14, alu, 1
instance = comp, \NZVC[1]~1 , NZVC[1]~1, alu, 1
instance = comp, \Add0~0 , Add0~0, alu, 1
instance = comp, \Add0~2 , Add0~2, alu, 1
instance = comp, \Add0~4 , Add0~4, alu, 1
instance = comp, \Add0~6 , Add0~6, alu, 1
instance = comp, \Add0~8 , Add0~8, alu, 1
instance = comp, \Add0~10 , Add0~10, alu, 1
instance = comp, \Add0~12 , Add0~12, alu, 1
instance = comp, \Add0~14 , Add0~14, alu, 1
instance = comp, \NZVC[1]~0 , NZVC[1]~0, alu, 1
instance = comp, \NZVC[1]~2 , NZVC[1]~2, alu, 1
instance = comp, \NZVC[1]$latch , NZVC[1]$latch, alu, 1
instance = comp, \NZVC[2]~3 , NZVC[2]~3, alu, 1
instance = comp, \NZVC[2]~4 , NZVC[2]~4, alu, 1
instance = comp, \NZVC[2]~5 , NZVC[2]~5, alu, 1
instance = comp, \NZVC[2]~7 , NZVC[2]~7, alu, 1
instance = comp, \NZVC[2]~6 , NZVC[2]~6, alu, 1
instance = comp, \NZVC[2]~8 , NZVC[2]~8, alu, 1
instance = comp, \NZVC[2]$latch , NZVC[2]$latch, alu, 1
