/*
 * cache.hpp
 *
 *  Created on: Oct 20, 2015
 *      Author: uzair
 */


// implementation of simple cache model that is designed to be integrated with the processor model or any other mem access request generating agent

#ifndef CACHE_HPP_
#define CACHE_HPP_

#include <tlm>
#include <tlm_utils/simple_target_socket.h>


class cache : public sc_core::sc_module {
public:
	tlm_utils::simple_target_socket<cache> t_socket;

	cache(sc_core::sc_module_name name, int total_cache_size=65536, int cache_line_size=8, int num_of_ways=2);
private:
	unsigned int m_total_cache_size;
	unsigned int m_cache_line_size;
	unsigned int m_num_of_sets;
	unsigned int m_num_of_ways;

};



#endif /* CACHE_HPP_ */



#if 0

TOTAL_CACHE_SIZE (in bytes)
CACHE_BLOCK_SIZE (in bytes)
NUM_OF_SETS
NUM_OF_WAYS




#endif
