Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 21 16:06:10 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_stopwatch_timing_summary_routed.rpt -pb top_stopwatch_timing_summary_routed.pb -rpx top_stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : top_stopwatch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (51)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (102)
5. checking no_input_delay (7)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (51)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_Clear_DB/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_Hour_DB/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_Min_DB/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_Run_DB/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_Sec_DB/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_Start_DB/r_1khz_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_Fnd_Ctrl/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (102)
--------------------------------------------------
 There are 102 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.366        0.000                      0                  314        0.224        0.000                      0                  314        4.500        0.000                       0                   233  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.366        0.000                      0                  314        0.224        0.000                      0                  314        4.500        0.000                       0                   233  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 U_StopWatch_dp/U_CLK_Div/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_dp/U_CLK_Div/count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 0.944ns (21.884%)  route 3.370ns (78.116%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.563     5.084    U_StopWatch_dp/U_CLK_Div/clk_IBUF_BUFG
    SLICE_X55Y33         FDCE                                         r  U_StopWatch_dp/U_CLK_Div/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y33         FDCE (Prop_fdce_C_Q)         0.456     5.540 f  U_StopWatch_dp/U_CLK_Div/count_reg_reg[2]/Q
                         net (fo=2, routed)           0.977     6.517    U_StopWatch_dp/U_CLK_Div/count_reg_reg_n_0_[2]
    SLICE_X55Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.641 r  U_StopWatch_dp/U_CLK_Div/count_reg[19]_i_7/O
                         net (fo=1, routed)           0.506     7.147    U_StopWatch_dp/U_CLK_Div/count_reg[19]_i_7_n_0
    SLICE_X55Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.271 r  U_StopWatch_dp/U_CLK_Div/count_reg[19]_i_5/O
                         net (fo=1, routed)           0.571     7.842    U_StopWatch_dp/U_CLK_Div/count_reg[19]_i_5_n_0
    SLICE_X55Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.966 r  U_StopWatch_dp/U_CLK_Div/count_reg[19]_i_3/O
                         net (fo=20, routed)          0.714     8.681    U_Stopwatch/clk_reg_reg
    SLICE_X56Y33         LUT4 (Prop_lut4_I2_O)        0.116     8.797 r  U_Stopwatch/count_reg[1]_i_1__8/O
                         net (fo=1, routed)           0.601     9.398    U_StopWatch_dp/U_CLK_Div/count_reg_reg[19]_1[1]
    SLICE_X54Y33         FDCE                                         r  U_StopWatch_dp/U_CLK_Div/count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.445    14.786    U_StopWatch_dp/U_CLK_Div/clk_IBUF_BUFG
    SLICE_X54Y33         FDCE                                         r  U_StopWatch_dp/U_CLK_Div/count_reg_reg[1]/C
                         clock pessimism              0.276    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X54Y33         FDCE (Setup_fdce_C_D)       -0.263    14.764    U_StopWatch_dp/U_CLK_Div/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.764    
                         arrival time                          -9.398    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.439ns  (required time - arrival time)
  Source:                 U_Btn_Start_DB/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Start_DB/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.520ns  (logic 1.056ns (23.364%)  route 3.464ns (76.636%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.551     5.072    U_Btn_Start_DB/clk_IBUF_BUFG
    SLICE_X57Y25         FDCE                                         r  U_Btn_Start_DB/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDCE (Prop_fdce_C_Q)         0.456     5.528 f  U_Btn_Start_DB/counter_reg[0]/Q
                         net (fo=3, routed)           1.847     7.375    U_Btn_Start_DB/counter_reg_n_0_[0]
    SLICE_X57Y25         LUT5 (Prop_lut5_I0_O)        0.150     7.525 r  U_Btn_Start_DB/counter[16]_i_3__2/O
                         net (fo=1, routed)           0.709     8.234    U_Btn_Start_DB/counter[16]_i_3__2_n_0
    SLICE_X57Y25         LUT6 (Prop_lut6_I4_O)        0.326     8.560 f  U_Btn_Start_DB/counter[16]_i_2__2/O
                         net (fo=17, routed)          0.908     9.468    U_Btn_Start_DB/r_1khz
    SLICE_X57Y24         LUT2 (Prop_lut2_I0_O)        0.124     9.592 r  U_Btn_Start_DB/counter[2]_i_1__2/O
                         net (fo=1, routed)           0.000     9.592    U_Btn_Start_DB/counter[2]
    SLICE_X57Y24         FDCE                                         r  U_Btn_Start_DB/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.436    14.777    U_Btn_Start_DB/clk_IBUF_BUFG
    SLICE_X57Y24         FDCE                                         r  U_Btn_Start_DB/counter_reg[2]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X57Y24         FDCE (Setup_fdce_C_D)        0.029    15.031    U_Btn_Start_DB/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                  5.439    

Slack (MET) :             5.457ns  (required time - arrival time)
  Source:                 U_Btn_Start_DB/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Start_DB/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 1.084ns (23.836%)  route 3.464ns (76.164%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.551     5.072    U_Btn_Start_DB/clk_IBUF_BUFG
    SLICE_X57Y25         FDCE                                         r  U_Btn_Start_DB/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDCE (Prop_fdce_C_Q)         0.456     5.528 f  U_Btn_Start_DB/counter_reg[0]/Q
                         net (fo=3, routed)           1.847     7.375    U_Btn_Start_DB/counter_reg_n_0_[0]
    SLICE_X57Y25         LUT5 (Prop_lut5_I0_O)        0.150     7.525 r  U_Btn_Start_DB/counter[16]_i_3__2/O
                         net (fo=1, routed)           0.709     8.234    U_Btn_Start_DB/counter[16]_i_3__2_n_0
    SLICE_X57Y25         LUT6 (Prop_lut6_I4_O)        0.326     8.560 f  U_Btn_Start_DB/counter[16]_i_2__2/O
                         net (fo=17, routed)          0.908     9.468    U_Btn_Start_DB/r_1khz
    SLICE_X57Y24         LUT2 (Prop_lut2_I0_O)        0.152     9.620 r  U_Btn_Start_DB/counter[4]_i_1__2/O
                         net (fo=1, routed)           0.000     9.620    U_Btn_Start_DB/counter[4]
    SLICE_X57Y24         FDCE                                         r  U_Btn_Start_DB/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.436    14.777    U_Btn_Start_DB/clk_IBUF_BUFG
    SLICE_X57Y24         FDCE                                         r  U_Btn_Start_DB/counter_reg[4]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X57Y24         FDCE (Setup_fdce_C_D)        0.075    15.077    U_Btn_Start_DB/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -9.620    
  -------------------------------------------------------------------
                         slack                                  5.457    

Slack (MET) :             5.719ns  (required time - arrival time)
  Source:                 U_Btn_Start_DB/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Start_DB/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 1.056ns (24.911%)  route 3.183ns (75.089%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.551     5.072    U_Btn_Start_DB/clk_IBUF_BUFG
    SLICE_X57Y25         FDCE                                         r  U_Btn_Start_DB/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDCE (Prop_fdce_C_Q)         0.456     5.528 f  U_Btn_Start_DB/counter_reg[0]/Q
                         net (fo=3, routed)           1.847     7.375    U_Btn_Start_DB/counter_reg_n_0_[0]
    SLICE_X57Y25         LUT5 (Prop_lut5_I0_O)        0.150     7.525 r  U_Btn_Start_DB/counter[16]_i_3__2/O
                         net (fo=1, routed)           0.709     8.234    U_Btn_Start_DB/counter[16]_i_3__2_n_0
    SLICE_X57Y25         LUT6 (Prop_lut6_I4_O)        0.326     8.560 f  U_Btn_Start_DB/counter[16]_i_2__2/O
                         net (fo=17, routed)          0.627     9.187    U_Btn_Start_DB/r_1khz
    SLICE_X55Y25         LUT2 (Prop_lut2_I0_O)        0.124     9.311 r  U_Btn_Start_DB/counter[10]_i_1__2/O
                         net (fo=1, routed)           0.000     9.311    U_Btn_Start_DB/counter[10]
    SLICE_X55Y25         FDCE                                         r  U_Btn_Start_DB/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.435    14.776    U_Btn_Start_DB/clk_IBUF_BUFG
    SLICE_X55Y25         FDCE                                         r  U_Btn_Start_DB/counter_reg[10]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X55Y25         FDCE (Setup_fdce_C_D)        0.029    15.030    U_Btn_Start_DB/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                          -9.311    
  -------------------------------------------------------------------
                         slack                                  5.719    

Slack (MET) :             5.732ns  (required time - arrival time)
  Source:                 U_Btn_Start_DB/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Start_DB/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 1.056ns (24.990%)  route 3.170ns (75.010%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.551     5.072    U_Btn_Start_DB/clk_IBUF_BUFG
    SLICE_X57Y25         FDCE                                         r  U_Btn_Start_DB/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDCE (Prop_fdce_C_Q)         0.456     5.528 f  U_Btn_Start_DB/counter_reg[0]/Q
                         net (fo=3, routed)           1.847     7.375    U_Btn_Start_DB/counter_reg_n_0_[0]
    SLICE_X57Y25         LUT5 (Prop_lut5_I0_O)        0.150     7.525 r  U_Btn_Start_DB/counter[16]_i_3__2/O
                         net (fo=1, routed)           0.709     8.234    U_Btn_Start_DB/counter[16]_i_3__2_n_0
    SLICE_X57Y25         LUT6 (Prop_lut6_I4_O)        0.326     8.560 f  U_Btn_Start_DB/counter[16]_i_2__2/O
                         net (fo=17, routed)          0.614     9.174    U_Btn_Start_DB/r_1khz
    SLICE_X55Y24         LUT2 (Prop_lut2_I0_O)        0.124     9.298 r  U_Btn_Start_DB/counter[1]_i_1__2/O
                         net (fo=1, routed)           0.000     9.298    U_Btn_Start_DB/counter[1]
    SLICE_X55Y24         FDCE                                         r  U_Btn_Start_DB/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.435    14.776    U_Btn_Start_DB/clk_IBUF_BUFG
    SLICE_X55Y24         FDCE                                         r  U_Btn_Start_DB/counter_reg[1]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X55Y24         FDCE (Setup_fdce_C_D)        0.029    15.030    U_Btn_Start_DB/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                          -9.298    
  -------------------------------------------------------------------
                         slack                                  5.732    

Slack (MET) :             5.733ns  (required time - arrival time)
  Source:                 U_Btn_Start_DB/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Start_DB/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 1.056ns (24.900%)  route 3.185ns (75.100%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.551     5.072    U_Btn_Start_DB/clk_IBUF_BUFG
    SLICE_X57Y25         FDCE                                         r  U_Btn_Start_DB/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDCE (Prop_fdce_C_Q)         0.456     5.528 f  U_Btn_Start_DB/counter_reg[0]/Q
                         net (fo=3, routed)           1.847     7.375    U_Btn_Start_DB/counter_reg_n_0_[0]
    SLICE_X57Y25         LUT5 (Prop_lut5_I0_O)        0.150     7.525 r  U_Btn_Start_DB/counter[16]_i_3__2/O
                         net (fo=1, routed)           0.709     8.234    U_Btn_Start_DB/counter[16]_i_3__2_n_0
    SLICE_X57Y25         LUT6 (Prop_lut6_I4_O)        0.326     8.560 f  U_Btn_Start_DB/counter[16]_i_2__2/O
                         net (fo=17, routed)          0.629     9.189    U_Btn_Start_DB/r_1khz
    SLICE_X57Y26         LUT2 (Prop_lut2_I0_O)        0.124     9.313 r  U_Btn_Start_DB/counter[13]_i_1__2/O
                         net (fo=1, routed)           0.000     9.313    U_Btn_Start_DB/counter[13]
    SLICE_X57Y26         FDCE                                         r  U_Btn_Start_DB/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.438    14.779    U_Btn_Start_DB/clk_IBUF_BUFG
    SLICE_X57Y26         FDCE                                         r  U_Btn_Start_DB/counter_reg[13]/C
                         clock pessimism              0.273    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X57Y26         FDCE (Setup_fdce_C_D)        0.029    15.046    U_Btn_Start_DB/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -9.313    
  -------------------------------------------------------------------
                         slack                                  5.733    

Slack (MET) :             5.737ns  (required time - arrival time)
  Source:                 U_Btn_Start_DB/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Start_DB/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 1.056ns (24.912%)  route 3.183ns (75.088%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.551     5.072    U_Btn_Start_DB/clk_IBUF_BUFG
    SLICE_X57Y25         FDCE                                         r  U_Btn_Start_DB/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDCE (Prop_fdce_C_Q)         0.456     5.528 f  U_Btn_Start_DB/counter_reg[0]/Q
                         net (fo=3, routed)           1.847     7.375    U_Btn_Start_DB/counter_reg_n_0_[0]
    SLICE_X57Y25         LUT5 (Prop_lut5_I0_O)        0.150     7.525 r  U_Btn_Start_DB/counter[16]_i_3__2/O
                         net (fo=1, routed)           0.709     8.234    U_Btn_Start_DB/counter[16]_i_3__2_n_0
    SLICE_X57Y25         LUT6 (Prop_lut6_I4_O)        0.326     8.560 f  U_Btn_Start_DB/counter[16]_i_2__2/O
                         net (fo=17, routed)          0.627     9.187    U_Btn_Start_DB/r_1khz
    SLICE_X57Y26         LUT2 (Prop_lut2_I0_O)        0.124     9.311 r  U_Btn_Start_DB/counter[14]_i_1__2/O
                         net (fo=1, routed)           0.000     9.311    U_Btn_Start_DB/counter[14]
    SLICE_X57Y26         FDCE                                         r  U_Btn_Start_DB/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.438    14.779    U_Btn_Start_DB/clk_IBUF_BUFG
    SLICE_X57Y26         FDCE                                         r  U_Btn_Start_DB/counter_reg[14]/C
                         clock pessimism              0.273    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X57Y26         FDCE (Setup_fdce_C_D)        0.031    15.048    U_Btn_Start_DB/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                          -9.311    
  -------------------------------------------------------------------
                         slack                                  5.737    

Slack (MET) :             5.739ns  (required time - arrival time)
  Source:                 U_Btn_Start_DB/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Start_DB/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 1.082ns (25.369%)  route 3.183ns (74.631%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.551     5.072    U_Btn_Start_DB/clk_IBUF_BUFG
    SLICE_X57Y25         FDCE                                         r  U_Btn_Start_DB/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDCE (Prop_fdce_C_Q)         0.456     5.528 f  U_Btn_Start_DB/counter_reg[0]/Q
                         net (fo=3, routed)           1.847     7.375    U_Btn_Start_DB/counter_reg_n_0_[0]
    SLICE_X57Y25         LUT5 (Prop_lut5_I0_O)        0.150     7.525 r  U_Btn_Start_DB/counter[16]_i_3__2/O
                         net (fo=1, routed)           0.709     8.234    U_Btn_Start_DB/counter[16]_i_3__2_n_0
    SLICE_X57Y25         LUT6 (Prop_lut6_I4_O)        0.326     8.560 f  U_Btn_Start_DB/counter[16]_i_2__2/O
                         net (fo=17, routed)          0.627     9.187    U_Btn_Start_DB/r_1khz
    SLICE_X55Y25         LUT2 (Prop_lut2_I0_O)        0.150     9.337 r  U_Btn_Start_DB/counter[12]_i_1__2/O
                         net (fo=1, routed)           0.000     9.337    U_Btn_Start_DB/counter[12]
    SLICE_X55Y25         FDCE                                         r  U_Btn_Start_DB/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.435    14.776    U_Btn_Start_DB/clk_IBUF_BUFG
    SLICE_X55Y25         FDCE                                         r  U_Btn_Start_DB/counter_reg[12]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X55Y25         FDCE (Setup_fdce_C_D)        0.075    15.076    U_Btn_Start_DB/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -9.337    
  -------------------------------------------------------------------
                         slack                                  5.739    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 U_Btn_Start_DB/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Start_DB/r_1khz_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.136ns  (logic 0.932ns (22.534%)  route 3.204ns (77.466%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.551     5.072    U_Btn_Start_DB/clk_IBUF_BUFG
    SLICE_X57Y25         FDCE                                         r  U_Btn_Start_DB/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  U_Btn_Start_DB/counter_reg[0]/Q
                         net (fo=3, routed)           1.847     7.375    U_Btn_Start_DB/counter_reg_n_0_[0]
    SLICE_X57Y25         LUT5 (Prop_lut5_I0_O)        0.150     7.525 f  U_Btn_Start_DB/counter[16]_i_3__2/O
                         net (fo=1, routed)           0.709     8.234    U_Btn_Start_DB/counter[16]_i_3__2_n_0
    SLICE_X57Y25         LUT6 (Prop_lut6_I4_O)        0.326     8.560 r  U_Btn_Start_DB/counter[16]_i_2__2/O
                         net (fo=17, routed)          0.648     9.208    U_Btn_Start_DB/r_1khz
    SLICE_X56Y26         FDCE                                         r  U_Btn_Start_DB/r_1khz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.438    14.779    U_Btn_Start_DB/clk_IBUF_BUFG
    SLICE_X56Y26         FDCE                                         r  U_Btn_Start_DB/r_1khz_reg/C
                         clock pessimism              0.273    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X56Y26         FDCE (Setup_fdce_C_D)       -0.058    14.959    U_Btn_Start_DB/r_1khz_reg
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                          -9.208    
  -------------------------------------------------------------------
                         slack                                  5.751    

Slack (MET) :             5.753ns  (required time - arrival time)
  Source:                 U_Btn_Start_DB/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Start_DB/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 1.082ns (25.358%)  route 3.185ns (74.642%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.551     5.072    U_Btn_Start_DB/clk_IBUF_BUFG
    SLICE_X57Y25         FDCE                                         r  U_Btn_Start_DB/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDCE (Prop_fdce_C_Q)         0.456     5.528 f  U_Btn_Start_DB/counter_reg[0]/Q
                         net (fo=3, routed)           1.847     7.375    U_Btn_Start_DB/counter_reg_n_0_[0]
    SLICE_X57Y25         LUT5 (Prop_lut5_I0_O)        0.150     7.525 r  U_Btn_Start_DB/counter[16]_i_3__2/O
                         net (fo=1, routed)           0.709     8.234    U_Btn_Start_DB/counter[16]_i_3__2_n_0
    SLICE_X57Y25         LUT6 (Prop_lut6_I4_O)        0.326     8.560 f  U_Btn_Start_DB/counter[16]_i_2__2/O
                         net (fo=17, routed)          0.629     9.189    U_Btn_Start_DB/r_1khz
    SLICE_X57Y26         LUT2 (Prop_lut2_I0_O)        0.150     9.339 r  U_Btn_Start_DB/counter[15]_i_1__2/O
                         net (fo=1, routed)           0.000     9.339    U_Btn_Start_DB/counter[15]
    SLICE_X57Y26         FDCE                                         r  U_Btn_Start_DB/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.438    14.779    U_Btn_Start_DB/clk_IBUF_BUFG
    SLICE_X57Y26         FDCE                                         r  U_Btn_Start_DB/counter_reg[15]/C
                         clock pessimism              0.273    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X57Y26         FDCE (Setup_fdce_C_D)        0.075    15.092    U_Btn_Start_DB/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                          -9.339    
  -------------------------------------------------------------------
                         slack                                  5.753    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 U_clock_dp/U_Time_Sec/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_dp/U_Time_Sec/count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.667%)  route 0.142ns (43.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.590     1.473    U_clock_dp/U_Time_Sec/clk_IBUF_BUFG
    SLICE_X58Y35         FDCE                                         r  U_clock_dp/U_Time_Sec/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_clock_dp/U_Time_Sec/count_reg_reg[0]/Q
                         net (fo=8, routed)           0.142     1.756    U_clock_dp/U_Time_Sec/Q[0]
    SLICE_X59Y35         LUT6 (Prop_lut6_I3_O)        0.045     1.801 r  U_clock_dp/U_Time_Sec/count_reg[3]_i_1__3/O
                         net (fo=1, routed)           0.000     1.801    U_clock_dp/U_Time_Sec/count_next[3]
    SLICE_X59Y35         FDCE                                         r  U_clock_dp/U_Time_Sec/count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.859     1.986    U_clock_dp/U_Time_Sec/clk_IBUF_BUFG
    SLICE_X59Y35         FDCE                                         r  U_clock_dp/U_Time_Sec/count_reg_reg[3]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X59Y35         FDCE (Hold_fdce_C_D)         0.091     1.577    U_clock_dp/U_Time_Sec/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 U_clock_dp/U_Time_Sec/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_dp/U_Time_Sec/count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.495%)  route 0.143ns (43.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.590     1.473    U_clock_dp/U_Time_Sec/clk_IBUF_BUFG
    SLICE_X58Y35         FDCE                                         r  U_clock_dp/U_Time_Sec/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_clock_dp/U_Time_Sec/count_reg_reg[0]/Q
                         net (fo=8, routed)           0.143     1.757    U_clock_dp/U_Time_Sec/Q[0]
    SLICE_X59Y35         LUT6 (Prop_lut6_I2_O)        0.045     1.802 r  U_clock_dp/U_Time_Sec/count_reg[4]_i_1__3/O
                         net (fo=1, routed)           0.000     1.802    U_clock_dp/U_Time_Sec/count_next[4]
    SLICE_X59Y35         FDCE                                         r  U_clock_dp/U_Time_Sec/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.859     1.986    U_clock_dp/U_Time_Sec/clk_IBUF_BUFG
    SLICE_X59Y35         FDCE                                         r  U_clock_dp/U_Time_Sec/count_reg_reg[4]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X59Y35         FDCE (Hold_fdce_C_D)         0.092     1.578    U_clock_dp/U_Time_Sec/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 U_StopWatch_dp/U_Time_Hour/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_dp/U_Time_Hour/count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.876%)  route 0.101ns (29.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.589     1.472    U_StopWatch_dp/U_Time_Hour/clk_IBUF_BUFG
    SLICE_X60Y33         FDCE                                         r  U_StopWatch_dp/U_Time_Hour/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.148     1.620 r  U_StopWatch_dp/U_Time_Hour/count_reg_reg[2]/Q
                         net (fo=4, routed)           0.101     1.721    U_StopWatch_dp/U_Time_Hour/Q[2]
    SLICE_X60Y33         LUT6 (Prop_lut6_I1_O)        0.098     1.819 r  U_StopWatch_dp/U_Time_Hour/count_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     1.819    U_StopWatch_dp/U_Time_Hour/count_next[4]
    SLICE_X60Y33         FDCE                                         r  U_StopWatch_dp/U_Time_Hour/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.857     1.984    U_StopWatch_dp/U_Time_Hour/clk_IBUF_BUFG
    SLICE_X60Y33         FDCE                                         r  U_StopWatch_dp/U_Time_Hour/count_reg_reg[4]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X60Y33         FDCE (Hold_fdce_C_D)         0.121     1.593    U_StopWatch_dp/U_Time_Hour/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 U_clock_dp/U_Time_Min/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_dp/U_Time_Min/count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.589%)  route 0.175ns (48.411%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.590     1.473    U_clock_dp/U_Time_Min/clk_IBUF_BUFG
    SLICE_X61Y34         FDCE                                         r  U_clock_dp/U_Time_Min/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDCE (Prop_fdce_C_Q)         0.141     1.614 f  U_clock_dp/U_Time_Min/count_reg_reg[3]/Q
                         net (fo=7, routed)           0.175     1.789    U_clock_dp/U_Time_Min/w_watch_min[3]
    SLICE_X62Y34         LUT6 (Prop_lut6_I0_O)        0.045     1.834 r  U_clock_dp/U_Time_Min/count_reg[2]_i_1__4/O
                         net (fo=1, routed)           0.000     1.834    U_clock_dp/U_Time_Min/count_next[2]
    SLICE_X62Y34         FDCE                                         r  U_clock_dp/U_Time_Min/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.860     1.987    U_clock_dp/U_Time_Min/clk_IBUF_BUFG
    SLICE_X62Y34         FDCE                                         r  U_clock_dp/U_Time_Min/count_reg_reg[2]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X62Y34         FDCE (Hold_fdce_C_D)         0.092     1.601    U_clock_dp/U_Time_Min/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 U_clock_dp/U_Time_Msec/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_dp/U_Time_Msec/count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.642%)  route 0.181ns (49.358%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.587     1.470    U_clock_dp/U_Time_Msec/clk_IBUF_BUFG
    SLICE_X59Y31         FDCE                                         r  U_clock_dp/U_Time_Msec/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U_clock_dp/U_Time_Msec/count_reg_reg[3]/Q
                         net (fo=7, routed)           0.181     1.792    U_clock_dp/U_Time_Msec/count_reg_reg_n_0_[3]
    SLICE_X60Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.837 r  U_clock_dp/U_Time_Msec/count_reg[5]_i_1__4/O
                         net (fo=1, routed)           0.000     1.837    U_clock_dp/U_Time_Msec/count_next[5]
    SLICE_X60Y31         FDCE                                         r  U_clock_dp/U_Time_Msec/count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.855     1.982    U_clock_dp/U_Time_Msec/clk_IBUF_BUFG
    SLICE_X60Y31         FDCE                                         r  U_clock_dp/U_Time_Msec/count_reg_reg[5]/C
                         clock pessimism             -0.498     1.484    
    SLICE_X60Y31         FDCE (Hold_fdce_C_D)         0.120     1.604    U_clock_dp/U_Time_Msec/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 U_clock_dp/U_Time_Msec/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_dp/U_Time_Msec/count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.096%)  route 0.185ns (49.904%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.587     1.470    U_clock_dp/U_Time_Msec/clk_IBUF_BUFG
    SLICE_X59Y31         FDCE                                         r  U_clock_dp/U_Time_Msec/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U_clock_dp/U_Time_Msec/count_reg_reg[3]/Q
                         net (fo=7, routed)           0.185     1.796    U_clock_dp/U_Time_Msec/count_reg_reg_n_0_[3]
    SLICE_X60Y31         LUT6 (Prop_lut6_I0_O)        0.045     1.841 r  U_clock_dp/U_Time_Msec/count_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.841    U_clock_dp/U_Time_Msec/count_next[6]
    SLICE_X60Y31         FDCE                                         r  U_clock_dp/U_Time_Msec/count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.855     1.982    U_clock_dp/U_Time_Msec/clk_IBUF_BUFG
    SLICE_X60Y31         FDCE                                         r  U_clock_dp/U_Time_Msec/count_reg_reg[6]/C
                         clock pessimism             -0.498     1.484    
    SLICE_X60Y31         FDCE (Hold_fdce_C_D)         0.121     1.605    U_clock_dp/U_Time_Msec/count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 U_clock_dp/U_Time_Min/count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_dp/U_Time_Min/tick_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.231ns (61.874%)  route 0.142ns (38.126%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.590     1.473    U_clock_dp/U_Time_Min/clk_IBUF_BUFG
    SLICE_X61Y34         FDCE                                         r  U_clock_dp/U_Time_Min/count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_clock_dp/U_Time_Min/count_reg_reg[4]/Q
                         net (fo=6, routed)           0.088     1.703    U_clock_dp/U_Time_Min/w_watch_min[4]
    SLICE_X60Y34         LUT6 (Prop_lut6_I4_O)        0.045     1.748 f  U_clock_dp/U_Time_Min/tick_reg_i_2__1/O
                         net (fo=1, routed)           0.054     1.801    U_clock_dp/U_Time_Sec/tick_reg_reg_0
    SLICE_X60Y34         LUT2 (Prop_lut2_I1_O)        0.045     1.846 r  U_clock_dp/U_Time_Sec/tick_reg_i_1__4/O
                         net (fo=1, routed)           0.000     1.846    U_clock_dp/U_Time_Min/tick_next
    SLICE_X60Y34         FDCE                                         r  U_clock_dp/U_Time_Min/tick_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.858     1.985    U_clock_dp/U_Time_Min/clk_IBUF_BUFG
    SLICE_X60Y34         FDCE                                         r  U_clock_dp/U_Time_Min/tick_reg_reg/C
                         clock pessimism             -0.499     1.486    
    SLICE_X60Y34         FDCE (Hold_fdce_C_D)         0.121     1.607    U_clock_dp/U_Time_Min/tick_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 U_clock_dp/U_Time_Min/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_dp/U_Time_Min/count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.227ns (65.058%)  route 0.122ns (34.941%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.591     1.474    U_clock_dp/U_Time_Min/clk_IBUF_BUFG
    SLICE_X62Y34         FDCE                                         r  U_clock_dp/U_Time_Min/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDCE (Prop_fdce_C_Q)         0.128     1.602 r  U_clock_dp/U_Time_Min/count_reg_reg[1]/Q
                         net (fo=7, routed)           0.122     1.724    U_clock_dp/U_Time_Min/w_watch_min[1]
    SLICE_X62Y34         LUT6 (Prop_lut6_I2_O)        0.099     1.823 r  U_clock_dp/U_Time_Min/count_reg[5]_i_2__2/O
                         net (fo=1, routed)           0.000     1.823    U_clock_dp/U_Time_Min/count_next[5]
    SLICE_X62Y34         FDCE                                         r  U_clock_dp/U_Time_Min/count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.860     1.987    U_clock_dp/U_Time_Min/clk_IBUF_BUFG
    SLICE_X62Y34         FDCE                                         r  U_clock_dp/U_Time_Min/count_reg_reg[5]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X62Y34         FDCE (Hold_fdce_C_D)         0.091     1.565    U_clock_dp/U_Time_Min/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 U_StopWatch_dp/U_Time_Hour/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_dp/U_Time_Hour/count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.713%)  route 0.173ns (45.287%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.589     1.472    U_StopWatch_dp/U_Time_Hour/clk_IBUF_BUFG
    SLICE_X60Y33         FDCE                                         r  U_StopWatch_dp/U_Time_Hour/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.164     1.636 r  U_StopWatch_dp/U_Time_Hour/count_reg_reg[3]/Q
                         net (fo=3, routed)           0.173     1.809    U_StopWatch_dp/U_Time_Hour/Q[3]
    SLICE_X60Y33         LUT6 (Prop_lut6_I1_O)        0.045     1.854 r  U_StopWatch_dp/U_Time_Hour/count_reg[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.854    U_StopWatch_dp/U_Time_Hour/count_next[3]
    SLICE_X60Y33         FDCE                                         r  U_StopWatch_dp/U_Time_Hour/count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.857     1.984    U_StopWatch_dp/U_Time_Hour/clk_IBUF_BUFG
    SLICE_X60Y33         FDCE                                         r  U_StopWatch_dp/U_Time_Hour/count_reg_reg[3]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X60Y33         FDCE (Hold_fdce_C_D)         0.121     1.593    U_StopWatch_dp/U_Time_Hour/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U_StopWatch_dp/U_Time_Msec/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_dp/U_Time_Sec/tick_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.394%)  route 0.169ns (47.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.589     1.472    U_StopWatch_dp/U_Time_Msec/clk_IBUF_BUFG
    SLICE_X59Y33         FDCE                                         r  U_StopWatch_dp/U_Time_Msec/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  U_StopWatch_dp/U_Time_Msec/tick_reg_reg/Q
                         net (fo=2, routed)           0.169     1.782    U_StopWatch_dp/U_Time_Sec/w_msec_tick
    SLICE_X59Y33         LUT4 (Prop_lut4_I1_O)        0.045     1.827 r  U_StopWatch_dp/U_Time_Sec/tick_reg_i_1__0/O
                         net (fo=1, routed)           0.000     1.827    U_StopWatch_dp/U_Time_Sec/tick_next
    SLICE_X59Y33         FDCE                                         r  U_StopWatch_dp/U_Time_Sec/tick_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.857     1.984    U_StopWatch_dp/U_Time_Sec/clk_IBUF_BUFG
    SLICE_X59Y33         FDCE                                         r  U_StopWatch_dp/U_Time_Sec/tick_reg_reg/C
                         clock pessimism             -0.512     1.472    
    SLICE_X59Y33         FDCE (Hold_fdce_C_D)         0.092     1.564    U_StopWatch_dp/U_Time_Sec/tick_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y31   U_Btn_Clear_DB/counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y32   U_Btn_Clear_DB/counter_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y32   U_Btn_Clear_DB/counter_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y32   U_Btn_Clear_DB/counter_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y32   U_Btn_Clear_DB/counter_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y33   U_Btn_Clear_DB/counter_reg[9]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y34   U_Btn_Clear_DB/edge_detect_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y33   U_Btn_Clear_DB/r_1khz_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y27   U_Btn_Hour_DB/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y34   U_Btn_Clear_DB/edge_detect_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y35   U_StopWatch_dp/U_CLK_Div/count_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y35   U_StopWatch_dp/U_CLK_Div/count_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y35   U_StopWatch_dp/U_CLK_Div/count_reg_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y35   U_StopWatch_dp/U_CLK_Div/count_reg_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y36   U_StopWatch_dp/U_CLK_Div/count_reg_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y32   U_Btn_Clear_DB/counter_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y32   U_Btn_Clear_DB/counter_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y32   U_Btn_Clear_DB/counter_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y32   U_Btn_Clear_DB/counter_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   U_Btn_Hour_DB/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y32   U_Btn_Min_DB/r_1khz_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y33   U_Btn_Run_DB/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y33   U_Btn_Run_DB/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y33   U_Btn_Run_DB/counter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y33   U_Btn_Run_DB/counter_reg[2]/C



