[
    {
        "age": null,
        "album": "",
        "author": "/u/IOnlyEatFermions",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-08-06T21:54:53.687352+00:00",
        "date_dead_since": null,
        "date_published": "2025-08-06T21:08:54+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1mjgrx2/legendary_gpu_architect_raja_koduris_new_startup/\"> <img src=\"https://external-preview.redd.it/Ya0SvjWDDswda4aHCXb9MPQpMKwLHFyw905gCkWokYE.jpeg?width=640&amp;crop=smart&amp;auto=webp&amp;s=cc0565ecdca2a852dbbcedc17c45078af1763294\" alt=\"Legendary GPU architect Raja Koduri's new startup leverages RISC-V and targets CUDA workloads \u2014 Oxmiq Labs supports running Python-based CUDA applications unmodified on non-Nvidia hardware\" title=\"Legendary GPU architect Raja Koduri's new startup leverages RISC-V and targets CUDA workloads \u2014 Oxmiq Labs supports running Python-based CUDA applications unmodified on non-Nvidia hardware\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/IOnlyEatFermions\"> /u/IOnlyEatFermions </a> <br/> <span><a href=\"https://www.tomshardware.com/tech-industry/artificial-intelligence/legendary-gpu-architect-raja-koduris-new-startup-leverages-risc-v-and-targets-cuda-workloa",
        "id": 3269746,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1mjgrx2/legendary_gpu_architect_raja_koduris_new_startup",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/Ya0SvjWDDswda4aHCXb9MPQpMKwLHFyw905gCkWokYE.jpeg?width=640&crop=smart&auto=webp&s=cc0565ecdca2a852dbbcedc17c45078af1763294",
        "title": "Legendary GPU architect Raja Koduri's new startup leverages RISC-V and targets CUDA workloads \u2014 Oxmiq Labs supports running Python-based CUDA applications unmodified on non-Nvidia hardware",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/mntalateyya",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-08-06T19:44:48.861777+00:00",
        "date_dead_since": null,
        "date_published": "2025-08-06T19:21:13+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>I designed suro-v, a multi-cycle RISC-V RV32I/E+zba core <a href=\"http://github.com/mohammed-nurulhoque/surov\">github.com/mohammed-nurulhoque/surov</a> that achieves ~0.5 DMIPS/MHz (0.48 for E).</p> <p>Used Openroad-flow-scripts with nangate45 to run some synthesis tests and compared with picorv32 and VexRiscv min. Especially for rv32e variant, I got better performance density than both.</p> <p>(For picorv32, I used 0.516 DMIPS/MHz on their README, but that&#39;s for a core with M/DIV which is significantly larger. So its performance numbers are skewed up.)</p> <table><thead> <tr> <th align=\"left\">Config</th> <th align=\"left\">DMIPS/MHz</th> <th align=\"left\">Area (mm\u00b2/1000)</th> <th align=\"left\">Freq (MHz)</th> <th align=\"left\">Power (mW)</th> <th align=\"left\">DMIPS/MHz/mm2</th> <th align=\"left\">DMIPS/mm2</th> <th align=\"left\">DMIPS/W</th> </tr> </thead><tbody> <tr> <td align=\"left\">suro-v i_zba</td> <td align=\"left\">0.498</td> <td align=\"left\">14.96</",
        "id": 3268906,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1mjdz43/surov_a_tiny_riscv_processor_05_dmipsmhz_5k_asic",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Suro-V: A tiny RISC-V processor. 0.5 DMIPS/MHz @ 5k ASIC cells.",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/clasexon",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-08-06T17:34:30.476193+00:00",
        "date_dead_since": null,
        "date_published": "2025-08-06T17:09:59+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1mjagy6/arm_suing_nuvia_and_qualcomm/\"> <img src=\"https://preview.redd.it/4wh84zuslfhf1.png?width=320&amp;crop=smart&amp;auto=webp&amp;s=b4e49936ee3f9370547e96ac0f07a2ff072d14c2\" alt=\"ARM suing Nuvia and Qualcomm\" title=\"ARM suing Nuvia and Qualcomm\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/clasexon\"> /u/clasexon </a> <br/> <span><a href=\"https://i.redd.it/4wh84zuslfhf1.png\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1mjagy6/arm_suing_nuvia_and_qualcomm/\">[comments]</a></span> </td></tr></table>",
        "id": 3267818,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1mjagy6/arm_suing_nuvia_and_qualcomm",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://preview.redd.it/4wh84zuslfhf1.png?width=320&crop=smart&auto=webp&s=b4e49936ee3f9370547e96ac0f07a2ff072d14c2",
        "title": "ARM suing Nuvia and Qualcomm",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/LivingLinux",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-08-06T16:29:43.189061+00:00",
        "date_dead_since": null,
        "date_published": "2025-08-06T15:53:09+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Audio isn&#39;t working, but I was able to build Ollama, Box64, and install Docker and the game Beneath a Steel Sky.</p> <p>The team just told me that Vulkan should be working.</p> <p>Running vkcube with mangohud reports 60fps with around 15% CPU load (not in video).</p> <p><a href=\"https://youtu.be/hvA0eBZH9jg\">youtu.be/hvA0eBZH9jg</a></p> <p>00:00 Intro<br/> 00:15 BredOS<br/> 01:12 Kernel 6.15.2<br/> 01:36 glmark2-es2-wayland<br/> 02:33 System Info<br/> 03:11 Ollama<br/> 07:03 Docker<br/> 09:10 Box64<br/> 16:01 Some Thoughts about BredOS<br/> 16:41 Beneath a Steel Sky<br/> 18:57 Closing Thoughts</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/LivingLinux\"> /u/LivingLinux </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1mj8ewm/my_first_test_of_bredos_arch_based_on_the_orange/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1mj8ewm/my_first_test_of_bredos_arch_bas",
        "id": 3267343,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1mj8ewm/my_first_test_of_bredos_arch_based_on_the_orange",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "My first test of BredOS (Arch based) on the Orange Pi RV2",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/I00I-SqAR",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-08-06T08:55:34.893016+00:00",
        "date_dead_since": null,
        "date_published": "2025-08-06T08:06:12+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p><a href=\"https://www.eetimes.com/china-unyielding-ascent-in-risc-v/\">https://www.eetimes.com/china-unyielding-ascent-in-risc-v/</a></p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/I00I-SqAR\"> /u/I00I-SqAR </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1miyron/china_going_strong_on_riscv/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1miyron/china_going_strong_on_riscv/\">[comments]</a></span>",
        "id": 3263656,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1miyron/china_going_strong_on_riscv",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "China going strong on RISC-V",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/TJSnider1984",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-08-06T04:36:35.484987+00:00",
        "date_dead_since": null,
        "date_published": "2025-08-06T04:28:27+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1miv6h2/riscv_ch32_vs_arm_cortex_who_wins_in_speed_power/\"> <img src=\"https://external-preview.redd.it/kvnt1dtz6UM-IlzfeURMSbB55OmNEPfxWJohk9-lo-w.jpeg?width=320&amp;crop=smart&amp;auto=webp&amp;s=054c77d4638eea0514272d260cc03ec72ef36089\" alt=\"RISC-V CH32 vs ARM Cortex: Who Wins in Speed &amp; Power?\" title=\"RISC-V CH32 vs ARM Cortex: Who Wins in Speed &amp; Power?\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p>Nice little comparison by Gary.</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/TJSnider1984\"> /u/TJSnider1984 </a> <br/> <span><a href=\"https://www.youtube.com/watch?v=ULPjJnwPyX4\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1miv6h2/riscv_ch32_vs_arm_cortex_who_wins_in_speed_power/\">[comments]</a></span> </td></tr></table>",
        "id": 3262572,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1miv6h2/riscv_ch32_vs_arm_cortex_who_wins_in_speed_power",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/kvnt1dtz6UM-IlzfeURMSbB55OmNEPfxWJohk9-lo-w.jpeg?width=320&crop=smart&auto=webp&s=054c77d4638eea0514272d260cc03ec72ef36089",
        "title": "RISC-V CH32 vs ARM Cortex: Who Wins in Speed & Power?",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/indolering",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-08-06T03:30:52.933604+00:00",
        "date_dead_since": null,
        "date_published": "2025-08-06T02:53:11+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>I agree with the trolls: CISC is necessary for performance! What absurd things would you like to see added?</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/indolering\"> /u/indolering </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1mitca0/make_riscv_cisc_s/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1mitca0/make_riscv_cisc_s/\">[comments]</a></span>",
        "id": 3262302,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1mitca0/make_riscv_cisc_s",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Make RISC-V CISC! /s",
        "vote": 0
    }
]