Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Apr  6 19:23:03 2024
| Host         : DESKTOP-NGQ902H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Coin_Flip_Page_timing_summary_routed.rpt -pb Coin_Flip_Page_timing_summary_routed.pb -rpx Coin_Flip_Page_timing_summary_routed.rpx -warn_on_violation
| Design       : Coin_Flip_Page
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 96 register/latch pins with no clock driven by root clock pin: CoinFlip_1Hz/SLOW_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CoinFlip_25Mhz/SLOW_CLOCK_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: CoinFlip_6p25Mhz/SLOW_CLOCK_reg/Q (HIGH)

 There are 627 register/latch pins with no clock driven by root clock pin: coll/SLOW_CLOCK_reg/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: intra_uart_module/transmit_intra/UART_6p25Mhz_tx/SLOW_CLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: mouse_x_rx_final/clocker_30hz/SLOW_CLOCK_reg/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: mouse_x_rx_final/clocker_625khz/SLOW_CLOCK_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mouse_x_tx_final/clocker_625khz/SLOW_CLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: mouse_y_rx_final/clocker_30hz/SLOW_CLOCK_reg/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: mouse_y_rx_final/clocker_625khz/SLOW_CLOCK_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mouse_y_tx_final/clocker_625khz/SLOW_CLOCK_reg/Q (HIGH)

 There are 693 register/latch pins with no clock driven by root clock pin: move/SLOW_CLOCK_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: placer/SLOW_CLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3066 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.026       -0.048                      2                 6330        0.021        0.000                      0                 6330        4.500        0.000                       0                  3289  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.026       -0.048                      2                 6330        0.021        0.000                      0                 6330        4.500        0.000                       0                  3289  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            2  Failing Endpoints,  Worst Slack       -0.026ns,  Total Violation       -0.048ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.026ns  (required time - arrival time)
  Source:                 Master_Mouse/ypos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ballhandlr/dsp/y_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.782ns  (logic 3.460ns (35.372%)  route 6.322ns (64.628%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=3 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3288, routed)        1.731     5.252    Master_Mouse/clk_IBUF_BUFG
    SLICE_X23Y116        FDRE                                         r  Master_Mouse/ypos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y116        FDRE (Prop_fdre_C_Q)         0.456     5.708 r  Master_Mouse/ypos_reg[3]/Q
                         net (fo=13, routed)          0.500     6.208    mouse_y_rx_final/ypos[3]
    SLICE_X23Y116        LUT3 (Prop_lut3_I1_O)        0.118     6.326 r  mouse_y_rx_final/cursorYSmaller_carry_i_10/O
                         net (fo=4, routed)           0.449     6.776    ballhandlr/whiteBall/ballHandlerYpos[1]
    SLICE_X23Y116        LUT6 (Prop_lut6_I1_O)        0.326     7.102 r  ballhandlr/whiteBall/old_y1[6]_i_6/O
                         net (fo=1, routed)           0.569     7.670    ballhandlr/whiteBall/old_y1[6]_i_6_n_0
    SLICE_X22Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.177 r  ballhandlr/whiteBall/old_y1_reg[6]_i_3/CO[3]
                         net (fo=38, routed)          1.127     9.304    ballhandlr/whiteBall/dsp/y_larger1
    SLICE_X20Y118        LUT6 (Prop_lut6_I3_O)        0.124     9.428 r  ballhandlr/whiteBall/old_is_x_longer_i_12/O
                         net (fo=2, routed)           0.418     9.846    ballhandlr/whiteBall/old_is_x_longer_i_12_n_0
    SLICE_X21Y118        LUT6 (Prop_lut6_I0_O)        0.124     9.970 r  ballhandlr/whiteBall/old_is_x_longer_i_15/O
                         net (fo=1, routed)           0.000     9.970    ballhandlr/whiteBall/old_is_x_longer_i_15_n_0
    SLICE_X21Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.520 r  ballhandlr/whiteBall/old_is_x_longer_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.520    ballhandlr/whiteBall/old_is_x_longer_reg_i_2_n_0
    SLICE_X21Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    10.849 f  ballhandlr/whiteBall/old_is_x_longer_reg_i_1/O[3]
                         net (fo=309, routed)         0.608    11.457    ballhandlr/dsp/O[0]
    SLICE_X20Y118        LUT3 (Prop_lut3_I2_O)        0.306    11.763 r  ballhandlr/dsp/x[6]_i_6/O
                         net (fo=24, routed)          0.388    12.151    ballhandlr/whiteBall/output_data_reg[6]
    SLICE_X18Y118        LUT6 (Prop_lut6_I0_O)        0.124    12.275 r  ballhandlr/whiteBall/old_x1[4]_i_1/O
                         net (fo=2, routed)           0.820    13.096    ballhandlr/whiteBall/old_x1_reg[6][4]
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.124    13.220 f  ballhandlr/whiteBall/x[6]_i_11/O
                         net (fo=1, routed)           0.149    13.369    ballhandlr/whiteBall/x[6]_i_11_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I5_O)        0.124    13.493 r  ballhandlr/whiteBall/x[6]_i_4/O
                         net (fo=10, routed)          0.467    13.960    ballhandlr/whiteBall/x[6]_i_4_n_0
    SLICE_X15Y119        LUT2 (Prop_lut2_I0_O)        0.124    14.084 r  ballhandlr/whiteBall/old_y1[6]_i_1/O
                         net (fo=39, routed)          0.283    14.367    ballhandlr/dsp/is_done0
    SLICE_X15Y119        LUT3 (Prop_lut3_I1_O)        0.124    14.491 r  ballhandlr/dsp/y[6]_i_1/O
                         net (fo=7, routed)           0.543    15.034    ballhandlr/dsp/y[6]_i_1_n_0
    SLICE_X14Y119        FDRE                                         r  ballhandlr/dsp/y_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3288, routed)        1.604    14.945    ballhandlr/dsp/clk_IBUF_BUFG
    SLICE_X14Y119        FDRE                                         r  ballhandlr/dsp/y_reg[6]/C
                         clock pessimism              0.267    15.212    
                         clock uncertainty           -0.035    15.177    
    SLICE_X14Y119        FDRE (Setup_fdre_C_CE)      -0.169    15.008    ballhandlr/dsp/y_reg[6]
  -------------------------------------------------------------------
                         required time                         15.008    
                         arrival time                         -15.034    
  -------------------------------------------------------------------
                         slack                                 -0.026    

Slack (VIOLATED) :        -0.022ns  (required time - arrival time)
  Source:                 Master_Mouse/ypos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ballhandlr/dsp/y_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.742ns  (logic 3.460ns (35.515%)  route 6.282ns (64.485%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=3 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3288, routed)        1.731     5.252    Master_Mouse/clk_IBUF_BUFG
    SLICE_X23Y116        FDRE                                         r  Master_Mouse/ypos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y116        FDRE (Prop_fdre_C_Q)         0.456     5.708 r  Master_Mouse/ypos_reg[3]/Q
                         net (fo=13, routed)          0.500     6.208    mouse_y_rx_final/ypos[3]
    SLICE_X23Y116        LUT3 (Prop_lut3_I1_O)        0.118     6.326 r  mouse_y_rx_final/cursorYSmaller_carry_i_10/O
                         net (fo=4, routed)           0.449     6.776    ballhandlr/whiteBall/ballHandlerYpos[1]
    SLICE_X23Y116        LUT6 (Prop_lut6_I1_O)        0.326     7.102 r  ballhandlr/whiteBall/old_y1[6]_i_6/O
                         net (fo=1, routed)           0.569     7.670    ballhandlr/whiteBall/old_y1[6]_i_6_n_0
    SLICE_X22Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.177 r  ballhandlr/whiteBall/old_y1_reg[6]_i_3/CO[3]
                         net (fo=38, routed)          1.127     9.304    ballhandlr/whiteBall/dsp/y_larger1
    SLICE_X20Y118        LUT6 (Prop_lut6_I3_O)        0.124     9.428 r  ballhandlr/whiteBall/old_is_x_longer_i_12/O
                         net (fo=2, routed)           0.418     9.846    ballhandlr/whiteBall/old_is_x_longer_i_12_n_0
    SLICE_X21Y118        LUT6 (Prop_lut6_I0_O)        0.124     9.970 r  ballhandlr/whiteBall/old_is_x_longer_i_15/O
                         net (fo=1, routed)           0.000     9.970    ballhandlr/whiteBall/old_is_x_longer_i_15_n_0
    SLICE_X21Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.520 r  ballhandlr/whiteBall/old_is_x_longer_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.520    ballhandlr/whiteBall/old_is_x_longer_reg_i_2_n_0
    SLICE_X21Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    10.849 f  ballhandlr/whiteBall/old_is_x_longer_reg_i_1/O[3]
                         net (fo=309, routed)         0.608    11.457    ballhandlr/dsp/O[0]
    SLICE_X20Y118        LUT3 (Prop_lut3_I2_O)        0.306    11.763 r  ballhandlr/dsp/x[6]_i_6/O
                         net (fo=24, routed)          0.388    12.151    ballhandlr/whiteBall/output_data_reg[6]
    SLICE_X18Y118        LUT6 (Prop_lut6_I0_O)        0.124    12.275 r  ballhandlr/whiteBall/old_x1[4]_i_1/O
                         net (fo=2, routed)           0.820    13.096    ballhandlr/whiteBall/old_x1_reg[6][4]
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.124    13.220 f  ballhandlr/whiteBall/x[6]_i_11/O
                         net (fo=1, routed)           0.149    13.369    ballhandlr/whiteBall/x[6]_i_11_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I5_O)        0.124    13.493 r  ballhandlr/whiteBall/x[6]_i_4/O
                         net (fo=10, routed)          0.467    13.960    ballhandlr/whiteBall/x[6]_i_4_n_0
    SLICE_X15Y119        LUT2 (Prop_lut2_I0_O)        0.124    14.084 r  ballhandlr/whiteBall/old_y1[6]_i_1/O
                         net (fo=39, routed)          0.283    14.367    ballhandlr/dsp/is_done0
    SLICE_X15Y119        LUT3 (Prop_lut3_I1_O)        0.124    14.491 r  ballhandlr/dsp/y[6]_i_1/O
                         net (fo=7, routed)           0.503    14.995    ballhandlr/dsp/y[6]_i_1_n_0
    SLICE_X15Y118        FDRE                                         r  ballhandlr/dsp/y_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3288, routed)        1.605    14.946    ballhandlr/dsp/clk_IBUF_BUFG
    SLICE_X15Y118        FDRE                                         r  ballhandlr/dsp/y_reg[5]/C
                         clock pessimism              0.267    15.213    
                         clock uncertainty           -0.035    15.178    
    SLICE_X15Y118        FDRE (Setup_fdre_C_CE)      -0.205    14.973    ballhandlr/dsp/y_reg[5]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                         -14.995    
  -------------------------------------------------------------------
                         slack                                 -0.022    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 Master_Mouse/ypos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ballhandlr/dsp/y_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.742ns  (logic 3.460ns (35.515%)  route 6.282ns (64.485%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=3 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3288, routed)        1.731     5.252    Master_Mouse/clk_IBUF_BUFG
    SLICE_X23Y116        FDRE                                         r  Master_Mouse/ypos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y116        FDRE (Prop_fdre_C_Q)         0.456     5.708 r  Master_Mouse/ypos_reg[3]/Q
                         net (fo=13, routed)          0.500     6.208    mouse_y_rx_final/ypos[3]
    SLICE_X23Y116        LUT3 (Prop_lut3_I1_O)        0.118     6.326 r  mouse_y_rx_final/cursorYSmaller_carry_i_10/O
                         net (fo=4, routed)           0.449     6.776    ballhandlr/whiteBall/ballHandlerYpos[1]
    SLICE_X23Y116        LUT6 (Prop_lut6_I1_O)        0.326     7.102 r  ballhandlr/whiteBall/old_y1[6]_i_6/O
                         net (fo=1, routed)           0.569     7.670    ballhandlr/whiteBall/old_y1[6]_i_6_n_0
    SLICE_X22Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.177 r  ballhandlr/whiteBall/old_y1_reg[6]_i_3/CO[3]
                         net (fo=38, routed)          1.127     9.304    ballhandlr/whiteBall/dsp/y_larger1
    SLICE_X20Y118        LUT6 (Prop_lut6_I3_O)        0.124     9.428 r  ballhandlr/whiteBall/old_is_x_longer_i_12/O
                         net (fo=2, routed)           0.418     9.846    ballhandlr/whiteBall/old_is_x_longer_i_12_n_0
    SLICE_X21Y118        LUT6 (Prop_lut6_I0_O)        0.124     9.970 r  ballhandlr/whiteBall/old_is_x_longer_i_15/O
                         net (fo=1, routed)           0.000     9.970    ballhandlr/whiteBall/old_is_x_longer_i_15_n_0
    SLICE_X21Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.520 r  ballhandlr/whiteBall/old_is_x_longer_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.520    ballhandlr/whiteBall/old_is_x_longer_reg_i_2_n_0
    SLICE_X21Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    10.849 f  ballhandlr/whiteBall/old_is_x_longer_reg_i_1/O[3]
                         net (fo=309, routed)         0.608    11.457    ballhandlr/dsp/O[0]
    SLICE_X20Y118        LUT3 (Prop_lut3_I2_O)        0.306    11.763 r  ballhandlr/dsp/x[6]_i_6/O
                         net (fo=24, routed)          0.388    12.151    ballhandlr/whiteBall/output_data_reg[6]
    SLICE_X18Y118        LUT6 (Prop_lut6_I0_O)        0.124    12.275 r  ballhandlr/whiteBall/old_x1[4]_i_1/O
                         net (fo=2, routed)           0.820    13.096    ballhandlr/whiteBall/old_x1_reg[6][4]
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.124    13.220 f  ballhandlr/whiteBall/x[6]_i_11/O
                         net (fo=1, routed)           0.149    13.369    ballhandlr/whiteBall/x[6]_i_11_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I5_O)        0.124    13.493 r  ballhandlr/whiteBall/x[6]_i_4/O
                         net (fo=10, routed)          0.467    13.960    ballhandlr/whiteBall/x[6]_i_4_n_0
    SLICE_X15Y119        LUT2 (Prop_lut2_I0_O)        0.124    14.084 r  ballhandlr/whiteBall/old_y1[6]_i_1/O
                         net (fo=39, routed)          0.283    14.367    ballhandlr/dsp/is_done0
    SLICE_X15Y119        LUT3 (Prop_lut3_I1_O)        0.124    14.491 r  ballhandlr/dsp/y[6]_i_1/O
                         net (fo=7, routed)           0.503    14.995    ballhandlr/dsp/y[6]_i_1_n_0
    SLICE_X14Y118        FDRE                                         r  ballhandlr/dsp/y_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3288, routed)        1.605    14.946    ballhandlr/dsp/clk_IBUF_BUFG
    SLICE_X14Y118        FDRE                                         r  ballhandlr/dsp/y_reg[2]/C
                         clock pessimism              0.267    15.213    
                         clock uncertainty           -0.035    15.178    
    SLICE_X14Y118        FDRE (Setup_fdre_C_CE)      -0.169    15.009    ballhandlr/dsp/y_reg[2]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                         -14.995    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 Master_Mouse/ypos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ballhandlr/dsp/y_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.742ns  (logic 3.460ns (35.515%)  route 6.282ns (64.485%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=3 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3288, routed)        1.731     5.252    Master_Mouse/clk_IBUF_BUFG
    SLICE_X23Y116        FDRE                                         r  Master_Mouse/ypos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y116        FDRE (Prop_fdre_C_Q)         0.456     5.708 r  Master_Mouse/ypos_reg[3]/Q
                         net (fo=13, routed)          0.500     6.208    mouse_y_rx_final/ypos[3]
    SLICE_X23Y116        LUT3 (Prop_lut3_I1_O)        0.118     6.326 r  mouse_y_rx_final/cursorYSmaller_carry_i_10/O
                         net (fo=4, routed)           0.449     6.776    ballhandlr/whiteBall/ballHandlerYpos[1]
    SLICE_X23Y116        LUT6 (Prop_lut6_I1_O)        0.326     7.102 r  ballhandlr/whiteBall/old_y1[6]_i_6/O
                         net (fo=1, routed)           0.569     7.670    ballhandlr/whiteBall/old_y1[6]_i_6_n_0
    SLICE_X22Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.177 r  ballhandlr/whiteBall/old_y1_reg[6]_i_3/CO[3]
                         net (fo=38, routed)          1.127     9.304    ballhandlr/whiteBall/dsp/y_larger1
    SLICE_X20Y118        LUT6 (Prop_lut6_I3_O)        0.124     9.428 r  ballhandlr/whiteBall/old_is_x_longer_i_12/O
                         net (fo=2, routed)           0.418     9.846    ballhandlr/whiteBall/old_is_x_longer_i_12_n_0
    SLICE_X21Y118        LUT6 (Prop_lut6_I0_O)        0.124     9.970 r  ballhandlr/whiteBall/old_is_x_longer_i_15/O
                         net (fo=1, routed)           0.000     9.970    ballhandlr/whiteBall/old_is_x_longer_i_15_n_0
    SLICE_X21Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.520 r  ballhandlr/whiteBall/old_is_x_longer_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.520    ballhandlr/whiteBall/old_is_x_longer_reg_i_2_n_0
    SLICE_X21Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    10.849 f  ballhandlr/whiteBall/old_is_x_longer_reg_i_1/O[3]
                         net (fo=309, routed)         0.608    11.457    ballhandlr/dsp/O[0]
    SLICE_X20Y118        LUT3 (Prop_lut3_I2_O)        0.306    11.763 r  ballhandlr/dsp/x[6]_i_6/O
                         net (fo=24, routed)          0.388    12.151    ballhandlr/whiteBall/output_data_reg[6]
    SLICE_X18Y118        LUT6 (Prop_lut6_I0_O)        0.124    12.275 r  ballhandlr/whiteBall/old_x1[4]_i_1/O
                         net (fo=2, routed)           0.820    13.096    ballhandlr/whiteBall/old_x1_reg[6][4]
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.124    13.220 f  ballhandlr/whiteBall/x[6]_i_11/O
                         net (fo=1, routed)           0.149    13.369    ballhandlr/whiteBall/x[6]_i_11_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I5_O)        0.124    13.493 r  ballhandlr/whiteBall/x[6]_i_4/O
                         net (fo=10, routed)          0.467    13.960    ballhandlr/whiteBall/x[6]_i_4_n_0
    SLICE_X15Y119        LUT2 (Prop_lut2_I0_O)        0.124    14.084 r  ballhandlr/whiteBall/old_y1[6]_i_1/O
                         net (fo=39, routed)          0.283    14.367    ballhandlr/dsp/is_done0
    SLICE_X15Y119        LUT3 (Prop_lut3_I1_O)        0.124    14.491 r  ballhandlr/dsp/y[6]_i_1/O
                         net (fo=7, routed)           0.503    14.995    ballhandlr/dsp/y[6]_i_1_n_0
    SLICE_X14Y118        FDRE                                         r  ballhandlr/dsp/y_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3288, routed)        1.605    14.946    ballhandlr/dsp/clk_IBUF_BUFG
    SLICE_X14Y118        FDRE                                         r  ballhandlr/dsp/y_reg[3]/C
                         clock pessimism              0.267    15.213    
                         clock uncertainty           -0.035    15.178    
    SLICE_X14Y118        FDRE (Setup_fdre_C_CE)      -0.169    15.009    ballhandlr/dsp/y_reg[3]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                         -14.995    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 Master_Mouse/ypos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ballhandlr/dsp/old_y0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.631ns  (logic 3.336ns (34.638%)  route 6.295ns (65.362%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=2 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3288, routed)        1.731     5.252    Master_Mouse/clk_IBUF_BUFG
    SLICE_X23Y116        FDRE                                         r  Master_Mouse/ypos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y116        FDRE (Prop_fdre_C_Q)         0.456     5.708 r  Master_Mouse/ypos_reg[3]/Q
                         net (fo=13, routed)          0.500     6.208    mouse_y_rx_final/ypos[3]
    SLICE_X23Y116        LUT3 (Prop_lut3_I1_O)        0.118     6.326 r  mouse_y_rx_final/cursorYSmaller_carry_i_10/O
                         net (fo=4, routed)           0.449     6.776    ballhandlr/whiteBall/ballHandlerYpos[1]
    SLICE_X23Y116        LUT6 (Prop_lut6_I1_O)        0.326     7.102 r  ballhandlr/whiteBall/old_y1[6]_i_6/O
                         net (fo=1, routed)           0.569     7.670    ballhandlr/whiteBall/old_y1[6]_i_6_n_0
    SLICE_X22Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.177 r  ballhandlr/whiteBall/old_y1_reg[6]_i_3/CO[3]
                         net (fo=38, routed)          1.127     9.304    ballhandlr/whiteBall/dsp/y_larger1
    SLICE_X20Y118        LUT6 (Prop_lut6_I3_O)        0.124     9.428 r  ballhandlr/whiteBall/old_is_x_longer_i_12/O
                         net (fo=2, routed)           0.418     9.846    ballhandlr/whiteBall/old_is_x_longer_i_12_n_0
    SLICE_X21Y118        LUT6 (Prop_lut6_I0_O)        0.124     9.970 r  ballhandlr/whiteBall/old_is_x_longer_i_15/O
                         net (fo=1, routed)           0.000     9.970    ballhandlr/whiteBall/old_is_x_longer_i_15_n_0
    SLICE_X21Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.520 r  ballhandlr/whiteBall/old_is_x_longer_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.520    ballhandlr/whiteBall/old_is_x_longer_reg_i_2_n_0
    SLICE_X21Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    10.849 f  ballhandlr/whiteBall/old_is_x_longer_reg_i_1/O[3]
                         net (fo=309, routed)         0.608    11.457    ballhandlr/dsp/O[0]
    SLICE_X20Y118        LUT3 (Prop_lut3_I2_O)        0.306    11.763 r  ballhandlr/dsp/x[6]_i_6/O
                         net (fo=24, routed)          0.388    12.151    ballhandlr/whiteBall/output_data_reg[6]
    SLICE_X18Y118        LUT6 (Prop_lut6_I0_O)        0.124    12.275 r  ballhandlr/whiteBall/old_x1[4]_i_1/O
                         net (fo=2, routed)           0.820    13.096    ballhandlr/whiteBall/old_x1_reg[6][4]
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.124    13.220 f  ballhandlr/whiteBall/x[6]_i_11/O
                         net (fo=1, routed)           0.149    13.369    ballhandlr/whiteBall/x[6]_i_11_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I5_O)        0.124    13.493 r  ballhandlr/whiteBall/x[6]_i_4/O
                         net (fo=10, routed)          0.467    13.960    ballhandlr/whiteBall/x[6]_i_4_n_0
    SLICE_X15Y119        LUT2 (Prop_lut2_I0_O)        0.124    14.084 r  ballhandlr/whiteBall/old_y1[6]_i_1/O
                         net (fo=39, routed)          0.800    14.883    ballhandlr/dsp/is_done0
    SLICE_X16Y117        FDRE                                         r  ballhandlr/dsp/old_y0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3288, routed)        1.606    14.947    ballhandlr/dsp/clk_IBUF_BUFG
    SLICE_X16Y117        FDRE                                         r  ballhandlr/dsp/old_y0_reg[2]/C
                         clock pessimism              0.267    15.214    
                         clock uncertainty           -0.035    15.179    
    SLICE_X16Y117        FDRE (Setup_fdre_C_CE)      -0.205    14.974    ballhandlr/dsp/old_y0_reg[2]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -14.883    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 Master_Mouse/ypos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ballhandlr/dsp/old_y0_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.631ns  (logic 3.336ns (34.638%)  route 6.295ns (65.362%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=2 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3288, routed)        1.731     5.252    Master_Mouse/clk_IBUF_BUFG
    SLICE_X23Y116        FDRE                                         r  Master_Mouse/ypos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y116        FDRE (Prop_fdre_C_Q)         0.456     5.708 r  Master_Mouse/ypos_reg[3]/Q
                         net (fo=13, routed)          0.500     6.208    mouse_y_rx_final/ypos[3]
    SLICE_X23Y116        LUT3 (Prop_lut3_I1_O)        0.118     6.326 r  mouse_y_rx_final/cursorYSmaller_carry_i_10/O
                         net (fo=4, routed)           0.449     6.776    ballhandlr/whiteBall/ballHandlerYpos[1]
    SLICE_X23Y116        LUT6 (Prop_lut6_I1_O)        0.326     7.102 r  ballhandlr/whiteBall/old_y1[6]_i_6/O
                         net (fo=1, routed)           0.569     7.670    ballhandlr/whiteBall/old_y1[6]_i_6_n_0
    SLICE_X22Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.177 r  ballhandlr/whiteBall/old_y1_reg[6]_i_3/CO[3]
                         net (fo=38, routed)          1.127     9.304    ballhandlr/whiteBall/dsp/y_larger1
    SLICE_X20Y118        LUT6 (Prop_lut6_I3_O)        0.124     9.428 r  ballhandlr/whiteBall/old_is_x_longer_i_12/O
                         net (fo=2, routed)           0.418     9.846    ballhandlr/whiteBall/old_is_x_longer_i_12_n_0
    SLICE_X21Y118        LUT6 (Prop_lut6_I0_O)        0.124     9.970 r  ballhandlr/whiteBall/old_is_x_longer_i_15/O
                         net (fo=1, routed)           0.000     9.970    ballhandlr/whiteBall/old_is_x_longer_i_15_n_0
    SLICE_X21Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.520 r  ballhandlr/whiteBall/old_is_x_longer_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.520    ballhandlr/whiteBall/old_is_x_longer_reg_i_2_n_0
    SLICE_X21Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    10.849 f  ballhandlr/whiteBall/old_is_x_longer_reg_i_1/O[3]
                         net (fo=309, routed)         0.608    11.457    ballhandlr/dsp/O[0]
    SLICE_X20Y118        LUT3 (Prop_lut3_I2_O)        0.306    11.763 r  ballhandlr/dsp/x[6]_i_6/O
                         net (fo=24, routed)          0.388    12.151    ballhandlr/whiteBall/output_data_reg[6]
    SLICE_X18Y118        LUT6 (Prop_lut6_I0_O)        0.124    12.275 r  ballhandlr/whiteBall/old_x1[4]_i_1/O
                         net (fo=2, routed)           0.820    13.096    ballhandlr/whiteBall/old_x1_reg[6][4]
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.124    13.220 f  ballhandlr/whiteBall/x[6]_i_11/O
                         net (fo=1, routed)           0.149    13.369    ballhandlr/whiteBall/x[6]_i_11_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I5_O)        0.124    13.493 r  ballhandlr/whiteBall/x[6]_i_4/O
                         net (fo=10, routed)          0.467    13.960    ballhandlr/whiteBall/x[6]_i_4_n_0
    SLICE_X15Y119        LUT2 (Prop_lut2_I0_O)        0.124    14.084 r  ballhandlr/whiteBall/old_y1[6]_i_1/O
                         net (fo=39, routed)          0.800    14.883    ballhandlr/dsp/is_done0
    SLICE_X16Y117        FDRE                                         r  ballhandlr/dsp/old_y0_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3288, routed)        1.606    14.947    ballhandlr/dsp/clk_IBUF_BUFG
    SLICE_X16Y117        FDRE                                         r  ballhandlr/dsp/old_y0_reg[6]/C
                         clock pessimism              0.267    15.214    
                         clock uncertainty           -0.035    15.179    
    SLICE_X16Y117        FDRE (Setup_fdre_C_CE)      -0.205    14.974    ballhandlr/dsp/old_y0_reg[6]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -14.883    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 Master_Mouse/ypos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ballhandlr/dsp/old_y1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.631ns  (logic 3.336ns (34.638%)  route 6.295ns (65.362%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=2 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3288, routed)        1.731     5.252    Master_Mouse/clk_IBUF_BUFG
    SLICE_X23Y116        FDRE                                         r  Master_Mouse/ypos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y116        FDRE (Prop_fdre_C_Q)         0.456     5.708 r  Master_Mouse/ypos_reg[3]/Q
                         net (fo=13, routed)          0.500     6.208    mouse_y_rx_final/ypos[3]
    SLICE_X23Y116        LUT3 (Prop_lut3_I1_O)        0.118     6.326 r  mouse_y_rx_final/cursorYSmaller_carry_i_10/O
                         net (fo=4, routed)           0.449     6.776    ballhandlr/whiteBall/ballHandlerYpos[1]
    SLICE_X23Y116        LUT6 (Prop_lut6_I1_O)        0.326     7.102 r  ballhandlr/whiteBall/old_y1[6]_i_6/O
                         net (fo=1, routed)           0.569     7.670    ballhandlr/whiteBall/old_y1[6]_i_6_n_0
    SLICE_X22Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.177 r  ballhandlr/whiteBall/old_y1_reg[6]_i_3/CO[3]
                         net (fo=38, routed)          1.127     9.304    ballhandlr/whiteBall/dsp/y_larger1
    SLICE_X20Y118        LUT6 (Prop_lut6_I3_O)        0.124     9.428 r  ballhandlr/whiteBall/old_is_x_longer_i_12/O
                         net (fo=2, routed)           0.418     9.846    ballhandlr/whiteBall/old_is_x_longer_i_12_n_0
    SLICE_X21Y118        LUT6 (Prop_lut6_I0_O)        0.124     9.970 r  ballhandlr/whiteBall/old_is_x_longer_i_15/O
                         net (fo=1, routed)           0.000     9.970    ballhandlr/whiteBall/old_is_x_longer_i_15_n_0
    SLICE_X21Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.520 r  ballhandlr/whiteBall/old_is_x_longer_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.520    ballhandlr/whiteBall/old_is_x_longer_reg_i_2_n_0
    SLICE_X21Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    10.849 f  ballhandlr/whiteBall/old_is_x_longer_reg_i_1/O[3]
                         net (fo=309, routed)         0.608    11.457    ballhandlr/dsp/O[0]
    SLICE_X20Y118        LUT3 (Prop_lut3_I2_O)        0.306    11.763 r  ballhandlr/dsp/x[6]_i_6/O
                         net (fo=24, routed)          0.388    12.151    ballhandlr/whiteBall/output_data_reg[6]
    SLICE_X18Y118        LUT6 (Prop_lut6_I0_O)        0.124    12.275 r  ballhandlr/whiteBall/old_x1[4]_i_1/O
                         net (fo=2, routed)           0.820    13.096    ballhandlr/whiteBall/old_x1_reg[6][4]
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.124    13.220 f  ballhandlr/whiteBall/x[6]_i_11/O
                         net (fo=1, routed)           0.149    13.369    ballhandlr/whiteBall/x[6]_i_11_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I5_O)        0.124    13.493 r  ballhandlr/whiteBall/x[6]_i_4/O
                         net (fo=10, routed)          0.467    13.960    ballhandlr/whiteBall/x[6]_i_4_n_0
    SLICE_X15Y119        LUT2 (Prop_lut2_I0_O)        0.124    14.084 r  ballhandlr/whiteBall/old_y1[6]_i_1/O
                         net (fo=39, routed)          0.800    14.883    ballhandlr/dsp/is_done0
    SLICE_X16Y117        FDRE                                         r  ballhandlr/dsp/old_y1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3288, routed)        1.606    14.947    ballhandlr/dsp/clk_IBUF_BUFG
    SLICE_X16Y117        FDRE                                         r  ballhandlr/dsp/old_y1_reg[1]/C
                         clock pessimism              0.267    15.214    
                         clock uncertainty           -0.035    15.179    
    SLICE_X16Y117        FDRE (Setup_fdre_C_CE)      -0.205    14.974    ballhandlr/dsp/old_y1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -14.883    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 Master_Mouse/ypos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ballhandlr/dsp/old_y1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.631ns  (logic 3.336ns (34.638%)  route 6.295ns (65.362%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=2 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3288, routed)        1.731     5.252    Master_Mouse/clk_IBUF_BUFG
    SLICE_X23Y116        FDRE                                         r  Master_Mouse/ypos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y116        FDRE (Prop_fdre_C_Q)         0.456     5.708 r  Master_Mouse/ypos_reg[3]/Q
                         net (fo=13, routed)          0.500     6.208    mouse_y_rx_final/ypos[3]
    SLICE_X23Y116        LUT3 (Prop_lut3_I1_O)        0.118     6.326 r  mouse_y_rx_final/cursorYSmaller_carry_i_10/O
                         net (fo=4, routed)           0.449     6.776    ballhandlr/whiteBall/ballHandlerYpos[1]
    SLICE_X23Y116        LUT6 (Prop_lut6_I1_O)        0.326     7.102 r  ballhandlr/whiteBall/old_y1[6]_i_6/O
                         net (fo=1, routed)           0.569     7.670    ballhandlr/whiteBall/old_y1[6]_i_6_n_0
    SLICE_X22Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.177 r  ballhandlr/whiteBall/old_y1_reg[6]_i_3/CO[3]
                         net (fo=38, routed)          1.127     9.304    ballhandlr/whiteBall/dsp/y_larger1
    SLICE_X20Y118        LUT6 (Prop_lut6_I3_O)        0.124     9.428 r  ballhandlr/whiteBall/old_is_x_longer_i_12/O
                         net (fo=2, routed)           0.418     9.846    ballhandlr/whiteBall/old_is_x_longer_i_12_n_0
    SLICE_X21Y118        LUT6 (Prop_lut6_I0_O)        0.124     9.970 r  ballhandlr/whiteBall/old_is_x_longer_i_15/O
                         net (fo=1, routed)           0.000     9.970    ballhandlr/whiteBall/old_is_x_longer_i_15_n_0
    SLICE_X21Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.520 r  ballhandlr/whiteBall/old_is_x_longer_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.520    ballhandlr/whiteBall/old_is_x_longer_reg_i_2_n_0
    SLICE_X21Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    10.849 f  ballhandlr/whiteBall/old_is_x_longer_reg_i_1/O[3]
                         net (fo=309, routed)         0.608    11.457    ballhandlr/dsp/O[0]
    SLICE_X20Y118        LUT3 (Prop_lut3_I2_O)        0.306    11.763 r  ballhandlr/dsp/x[6]_i_6/O
                         net (fo=24, routed)          0.388    12.151    ballhandlr/whiteBall/output_data_reg[6]
    SLICE_X18Y118        LUT6 (Prop_lut6_I0_O)        0.124    12.275 r  ballhandlr/whiteBall/old_x1[4]_i_1/O
                         net (fo=2, routed)           0.820    13.096    ballhandlr/whiteBall/old_x1_reg[6][4]
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.124    13.220 f  ballhandlr/whiteBall/x[6]_i_11/O
                         net (fo=1, routed)           0.149    13.369    ballhandlr/whiteBall/x[6]_i_11_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I5_O)        0.124    13.493 r  ballhandlr/whiteBall/x[6]_i_4/O
                         net (fo=10, routed)          0.467    13.960    ballhandlr/whiteBall/x[6]_i_4_n_0
    SLICE_X15Y119        LUT2 (Prop_lut2_I0_O)        0.124    14.084 r  ballhandlr/whiteBall/old_y1[6]_i_1/O
                         net (fo=39, routed)          0.800    14.883    ballhandlr/dsp/is_done0
    SLICE_X16Y117        FDRE                                         r  ballhandlr/dsp/old_y1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3288, routed)        1.606    14.947    ballhandlr/dsp/clk_IBUF_BUFG
    SLICE_X16Y117        FDRE                                         r  ballhandlr/dsp/old_y1_reg[2]/C
                         clock pessimism              0.267    15.214    
                         clock uncertainty           -0.035    15.179    
    SLICE_X16Y117        FDRE (Setup_fdre_C_CE)      -0.205    14.974    ballhandlr/dsp/old_y1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -14.883    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 Master_Mouse/ypos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ballhandlr/dsp/old_y1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.631ns  (logic 3.336ns (34.638%)  route 6.295ns (65.362%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=2 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3288, routed)        1.731     5.252    Master_Mouse/clk_IBUF_BUFG
    SLICE_X23Y116        FDRE                                         r  Master_Mouse/ypos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y116        FDRE (Prop_fdre_C_Q)         0.456     5.708 r  Master_Mouse/ypos_reg[3]/Q
                         net (fo=13, routed)          0.500     6.208    mouse_y_rx_final/ypos[3]
    SLICE_X23Y116        LUT3 (Prop_lut3_I1_O)        0.118     6.326 r  mouse_y_rx_final/cursorYSmaller_carry_i_10/O
                         net (fo=4, routed)           0.449     6.776    ballhandlr/whiteBall/ballHandlerYpos[1]
    SLICE_X23Y116        LUT6 (Prop_lut6_I1_O)        0.326     7.102 r  ballhandlr/whiteBall/old_y1[6]_i_6/O
                         net (fo=1, routed)           0.569     7.670    ballhandlr/whiteBall/old_y1[6]_i_6_n_0
    SLICE_X22Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.177 r  ballhandlr/whiteBall/old_y1_reg[6]_i_3/CO[3]
                         net (fo=38, routed)          1.127     9.304    ballhandlr/whiteBall/dsp/y_larger1
    SLICE_X20Y118        LUT6 (Prop_lut6_I3_O)        0.124     9.428 r  ballhandlr/whiteBall/old_is_x_longer_i_12/O
                         net (fo=2, routed)           0.418     9.846    ballhandlr/whiteBall/old_is_x_longer_i_12_n_0
    SLICE_X21Y118        LUT6 (Prop_lut6_I0_O)        0.124     9.970 r  ballhandlr/whiteBall/old_is_x_longer_i_15/O
                         net (fo=1, routed)           0.000     9.970    ballhandlr/whiteBall/old_is_x_longer_i_15_n_0
    SLICE_X21Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.520 r  ballhandlr/whiteBall/old_is_x_longer_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.520    ballhandlr/whiteBall/old_is_x_longer_reg_i_2_n_0
    SLICE_X21Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    10.849 f  ballhandlr/whiteBall/old_is_x_longer_reg_i_1/O[3]
                         net (fo=309, routed)         0.608    11.457    ballhandlr/dsp/O[0]
    SLICE_X20Y118        LUT3 (Prop_lut3_I2_O)        0.306    11.763 r  ballhandlr/dsp/x[6]_i_6/O
                         net (fo=24, routed)          0.388    12.151    ballhandlr/whiteBall/output_data_reg[6]
    SLICE_X18Y118        LUT6 (Prop_lut6_I0_O)        0.124    12.275 r  ballhandlr/whiteBall/old_x1[4]_i_1/O
                         net (fo=2, routed)           0.820    13.096    ballhandlr/whiteBall/old_x1_reg[6][4]
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.124    13.220 f  ballhandlr/whiteBall/x[6]_i_11/O
                         net (fo=1, routed)           0.149    13.369    ballhandlr/whiteBall/x[6]_i_11_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I5_O)        0.124    13.493 r  ballhandlr/whiteBall/x[6]_i_4/O
                         net (fo=10, routed)          0.467    13.960    ballhandlr/whiteBall/x[6]_i_4_n_0
    SLICE_X15Y119        LUT2 (Prop_lut2_I0_O)        0.124    14.084 r  ballhandlr/whiteBall/old_y1[6]_i_1/O
                         net (fo=39, routed)          0.800    14.883    ballhandlr/dsp/is_done0
    SLICE_X16Y117        FDRE                                         r  ballhandlr/dsp/old_y1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3288, routed)        1.606    14.947    ballhandlr/dsp/clk_IBUF_BUFG
    SLICE_X16Y117        FDRE                                         r  ballhandlr/dsp/old_y1_reg[3]/C
                         clock pessimism              0.267    15.214    
                         clock uncertainty           -0.035    15.179    
    SLICE_X16Y117        FDRE (Setup_fdre_C_CE)      -0.205    14.974    ballhandlr/dsp/old_y1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -14.883    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 Master_Mouse/ypos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ballhandlr/dsp/old_y1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.631ns  (logic 3.336ns (34.638%)  route 6.295ns (65.362%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=2 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3288, routed)        1.731     5.252    Master_Mouse/clk_IBUF_BUFG
    SLICE_X23Y116        FDRE                                         r  Master_Mouse/ypos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y116        FDRE (Prop_fdre_C_Q)         0.456     5.708 r  Master_Mouse/ypos_reg[3]/Q
                         net (fo=13, routed)          0.500     6.208    mouse_y_rx_final/ypos[3]
    SLICE_X23Y116        LUT3 (Prop_lut3_I1_O)        0.118     6.326 r  mouse_y_rx_final/cursorYSmaller_carry_i_10/O
                         net (fo=4, routed)           0.449     6.776    ballhandlr/whiteBall/ballHandlerYpos[1]
    SLICE_X23Y116        LUT6 (Prop_lut6_I1_O)        0.326     7.102 r  ballhandlr/whiteBall/old_y1[6]_i_6/O
                         net (fo=1, routed)           0.569     7.670    ballhandlr/whiteBall/old_y1[6]_i_6_n_0
    SLICE_X22Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.177 r  ballhandlr/whiteBall/old_y1_reg[6]_i_3/CO[3]
                         net (fo=38, routed)          1.127     9.304    ballhandlr/whiteBall/dsp/y_larger1
    SLICE_X20Y118        LUT6 (Prop_lut6_I3_O)        0.124     9.428 r  ballhandlr/whiteBall/old_is_x_longer_i_12/O
                         net (fo=2, routed)           0.418     9.846    ballhandlr/whiteBall/old_is_x_longer_i_12_n_0
    SLICE_X21Y118        LUT6 (Prop_lut6_I0_O)        0.124     9.970 r  ballhandlr/whiteBall/old_is_x_longer_i_15/O
                         net (fo=1, routed)           0.000     9.970    ballhandlr/whiteBall/old_is_x_longer_i_15_n_0
    SLICE_X21Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.520 r  ballhandlr/whiteBall/old_is_x_longer_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.520    ballhandlr/whiteBall/old_is_x_longer_reg_i_2_n_0
    SLICE_X21Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    10.849 f  ballhandlr/whiteBall/old_is_x_longer_reg_i_1/O[3]
                         net (fo=309, routed)         0.608    11.457    ballhandlr/dsp/O[0]
    SLICE_X20Y118        LUT3 (Prop_lut3_I2_O)        0.306    11.763 r  ballhandlr/dsp/x[6]_i_6/O
                         net (fo=24, routed)          0.388    12.151    ballhandlr/whiteBall/output_data_reg[6]
    SLICE_X18Y118        LUT6 (Prop_lut6_I0_O)        0.124    12.275 r  ballhandlr/whiteBall/old_x1[4]_i_1/O
                         net (fo=2, routed)           0.820    13.096    ballhandlr/whiteBall/old_x1_reg[6][4]
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.124    13.220 f  ballhandlr/whiteBall/x[6]_i_11/O
                         net (fo=1, routed)           0.149    13.369    ballhandlr/whiteBall/x[6]_i_11_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I5_O)        0.124    13.493 r  ballhandlr/whiteBall/x[6]_i_4/O
                         net (fo=10, routed)          0.467    13.960    ballhandlr/whiteBall/x[6]_i_4_n_0
    SLICE_X15Y119        LUT2 (Prop_lut2_I0_O)        0.124    14.084 r  ballhandlr/whiteBall/old_y1[6]_i_1/O
                         net (fo=39, routed)          0.800    14.883    ballhandlr/dsp/is_done0
    SLICE_X16Y117        FDRE                                         r  ballhandlr/dsp/old_y1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3288, routed)        1.606    14.947    ballhandlr/dsp/clk_IBUF_BUFG
    SLICE_X16Y117        FDRE                                         r  ballhandlr/dsp/old_y1_reg[4]/C
                         clock pessimism              0.267    15.214    
                         clock uncertainty           -0.035    15.179    
    SLICE_X16Y117        FDRE (Setup_fdre_C_CE)      -0.205    14.974    ballhandlr/dsp/old_y1_reg[4]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -14.883    
  -------------------------------------------------------------------
                         slack                                  0.091    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 ballhandlr/dsp/new_x_if_y_is_reg[44][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ballhandlr/dsp/x_if_y_is_reg[44][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.798%)  route 0.213ns (60.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3288, routed)        0.639     1.523    ballhandlr/dsp/clk_IBUF_BUFG
    SLICE_X37Y112        FDRE                                         r  ballhandlr/dsp/new_x_if_y_is_reg[44][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y112        FDRE (Prop_fdre_C_Q)         0.141     1.664 r  ballhandlr/dsp/new_x_if_y_is_reg[44][1]/Q
                         net (fo=1, routed)           0.213     1.877    ballhandlr/dsp/new_x_if_y_is_reg_n_0_[44][1]
    SLICE_X33Y113        FDRE                                         r  ballhandlr/dsp/x_if_y_is_reg[44][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3288, routed)        0.911     2.039    ballhandlr/dsp/clk_IBUF_BUFG
    SLICE_X33Y113        FDRE                                         r  ballhandlr/dsp/x_if_y_is_reg[44][1]/C
                         clock pessimism             -0.253     1.785    
    SLICE_X33Y113        FDRE (Hold_fdre_C_D)         0.070     1.855    ballhandlr/dsp/x_if_y_is_reg[44][1]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 CoinFlip_25Mhz/COUNT_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CoinFlip_25Mhz/COUNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.392ns (77.358%)  route 0.115ns (22.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3288, routed)        0.594     1.477    CoinFlip_25Mhz/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  CoinFlip_25Mhz/COUNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  CoinFlip_25Mhz/COUNT_reg[16]/Q
                         net (fo=2, routed)           0.114     1.732    CoinFlip_25Mhz/COUNT_reg[16]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.929 r  CoinFlip_25Mhz/COUNT_reg[16]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.930    CoinFlip_25Mhz/COUNT_reg[16]_i_1__6_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.984 r  CoinFlip_25Mhz/COUNT_reg[20]_i_1__6/O[0]
                         net (fo=1, routed)           0.000     1.984    CoinFlip_25Mhz/COUNT_reg[20]_i_1__6_n_7
    SLICE_X1Y100         FDRE                                         r  CoinFlip_25Mhz/COUNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3288, routed)        0.951     2.079    CoinFlip_25Mhz/clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  CoinFlip_25Mhz/COUNT_reg[20]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.935    CoinFlip_25Mhz/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 ballhandlr/dsp/new_x_if_y_is_reg[37][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ballhandlr/dsp/x_if_y_is_reg[37][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.128ns (38.856%)  route 0.201ns (61.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3288, routed)        0.637     1.521    ballhandlr/dsp/clk_IBUF_BUFG
    SLICE_X39Y116        FDRE                                         r  ballhandlr/dsp/new_x_if_y_is_reg[37][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y116        FDRE (Prop_fdre_C_Q)         0.128     1.649 r  ballhandlr/dsp/new_x_if_y_is_reg[37][5]/Q
                         net (fo=1, routed)           0.201     1.850    ballhandlr/dsp/new_x_if_y_is_reg_n_0_[37][5]
    SLICE_X35Y116        FDRE                                         r  ballhandlr/dsp/x_if_y_is_reg[37][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3288, routed)        0.909     2.037    ballhandlr/dsp/clk_IBUF_BUFG
    SLICE_X35Y116        FDRE                                         r  ballhandlr/dsp/x_if_y_is_reg[37][5]/C
                         clock pessimism             -0.253     1.783    
    SLICE_X35Y116        FDRE (Hold_fdre_C_D)         0.017     1.800    ballhandlr/dsp/x_if_y_is_reg[37][5]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 CoinFlip_25Mhz/COUNT_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CoinFlip_25Mhz/COUNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.403ns (77.839%)  route 0.115ns (22.161%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3288, routed)        0.594     1.477    CoinFlip_25Mhz/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  CoinFlip_25Mhz/COUNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  CoinFlip_25Mhz/COUNT_reg[16]/Q
                         net (fo=2, routed)           0.114     1.732    CoinFlip_25Mhz/COUNT_reg[16]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.929 r  CoinFlip_25Mhz/COUNT_reg[16]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.930    CoinFlip_25Mhz/COUNT_reg[16]_i_1__6_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.995 r  CoinFlip_25Mhz/COUNT_reg[20]_i_1__6/O[2]
                         net (fo=1, routed)           0.000     1.995    CoinFlip_25Mhz/COUNT_reg[20]_i_1__6_n_5
    SLICE_X1Y100         FDRE                                         r  CoinFlip_25Mhz/COUNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3288, routed)        0.951     2.079    CoinFlip_25Mhz/clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  CoinFlip_25Mhz/COUNT_reg[22]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.935    CoinFlip_25Mhz/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ballhandlr/dsp/new_y_if_x_is_reg[69][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ballhandlr/dsp/y_if_x_is_reg[69][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.128ns (37.394%)  route 0.214ns (62.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3288, routed)        0.632     1.516    ballhandlr/dsp/clk_IBUF_BUFG
    SLICE_X35Y127        FDRE                                         r  ballhandlr/dsp/new_y_if_x_is_reg[69][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y127        FDRE (Prop_fdre_C_Q)         0.128     1.644 r  ballhandlr/dsp/new_y_if_x_is_reg[69][6]/Q
                         net (fo=1, routed)           0.214     1.858    ballhandlr/dsp/new_y_if_x_is_reg_n_0_[69][6]
    SLICE_X36Y126        FDRE                                         r  ballhandlr/dsp/y_if_x_is_reg[69][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3288, routed)        0.901     2.029    ballhandlr/dsp/clk_IBUF_BUFG
    SLICE_X36Y126        FDRE                                         r  ballhandlr/dsp/y_if_x_is_reg[69][6]/C
                         clock pessimism             -0.253     1.775    
    SLICE_X36Y126        FDRE (Hold_fdre_C_D)         0.017     1.792    ballhandlr/dsp/y_if_x_is_reg[69][6]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 ballhandlr/dsp/new_y_if_x_is_reg[78][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ballhandlr/dsp/y_if_x_is_reg[78][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.679%)  route 0.212ns (62.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3288, routed)        0.629     1.513    ballhandlr/dsp/clk_IBUF_BUFG
    SLICE_X36Y124        FDRE                                         r  ballhandlr/dsp/new_y_if_x_is_reg[78][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y124        FDRE (Prop_fdre_C_Q)         0.128     1.641 r  ballhandlr/dsp/new_y_if_x_is_reg[78][6]/Q
                         net (fo=1, routed)           0.212     1.852    ballhandlr/dsp/new_y_if_x_is_reg_n_0_[78][6]
    SLICE_X34Y124        FDRE                                         r  ballhandlr/dsp/y_if_x_is_reg[78][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3288, routed)        0.900     2.028    ballhandlr/dsp/clk_IBUF_BUFG
    SLICE_X34Y124        FDRE                                         r  ballhandlr/dsp/y_if_x_is_reg[78][6]/C
                         clock pessimism             -0.253     1.774    
    SLICE_X34Y124        FDRE (Hold_fdre_C_D)         0.010     1.784    ballhandlr/dsp/y_if_x_is_reg[78][6]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 ballhandlr/dsp/new_y_if_x_is_reg[78][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ballhandlr/dsp/y_if_x_is_reg[78][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.464%)  route 0.223ns (63.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3288, routed)        0.629     1.513    ballhandlr/dsp/clk_IBUF_BUFG
    SLICE_X36Y124        FDRE                                         r  ballhandlr/dsp/new_y_if_x_is_reg[78][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y124        FDRE (Prop_fdre_C_Q)         0.128     1.641 r  ballhandlr/dsp/new_y_if_x_is_reg[78][5]/Q
                         net (fo=1, routed)           0.223     1.864    ballhandlr/dsp/new_y_if_x_is_reg_n_0_[78][5]
    SLICE_X34Y124        FDRE                                         r  ballhandlr/dsp/y_if_x_is_reg[78][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3288, routed)        0.900     2.028    ballhandlr/dsp/clk_IBUF_BUFG
    SLICE_X34Y124        FDRE                                         r  ballhandlr/dsp/y_if_x_is_reg[78][5]/C
                         clock pessimism             -0.253     1.774    
    SLICE_X34Y124        FDRE (Hold_fdre_C_D)         0.010     1.784    ballhandlr/dsp/y_if_x_is_reg[78][5]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ballhandlr/dsp/new_y_if_x_is_reg[83][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ballhandlr/dsp/y_if_x_is_reg[83][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.562%)  route 0.222ns (63.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3288, routed)        0.634     1.518    ballhandlr/dsp/clk_IBUF_BUFG
    SLICE_X36Y119        FDRE                                         r  ballhandlr/dsp/new_y_if_x_is_reg[83][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y119        FDRE (Prop_fdre_C_Q)         0.128     1.646 r  ballhandlr/dsp/new_y_if_x_is_reg[83][5]/Q
                         net (fo=1, routed)           0.222     1.868    ballhandlr/dsp/new_y_if_x_is_reg_n_0_[83][5]
    SLICE_X34Y119        FDRE                                         r  ballhandlr/dsp/y_if_x_is_reg[83][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3288, routed)        0.906     2.034    ballhandlr/dsp/clk_IBUF_BUFG
    SLICE_X34Y119        FDRE                                         r  ballhandlr/dsp/y_if_x_is_reg[83][5]/C
                         clock pessimism             -0.253     1.780    
    SLICE_X34Y119        FDRE (Hold_fdre_C_D)         0.006     1.786    ballhandlr/dsp/y_if_x_is_reg[83][5]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 CoinFlip_25Mhz/COUNT_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CoinFlip_25Mhz/COUNT_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.428ns (78.860%)  route 0.115ns (21.140%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3288, routed)        0.594     1.477    CoinFlip_25Mhz/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  CoinFlip_25Mhz/COUNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  CoinFlip_25Mhz/COUNT_reg[16]/Q
                         net (fo=2, routed)           0.114     1.732    CoinFlip_25Mhz/COUNT_reg[16]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.929 r  CoinFlip_25Mhz/COUNT_reg[16]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.930    CoinFlip_25Mhz/COUNT_reg[16]_i_1__6_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.020 r  CoinFlip_25Mhz/COUNT_reg[20]_i_1__6/O[1]
                         net (fo=1, routed)           0.000     2.020    CoinFlip_25Mhz/COUNT_reg[20]_i_1__6_n_6
    SLICE_X1Y100         FDRE                                         r  CoinFlip_25Mhz/COUNT_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3288, routed)        0.951     2.079    CoinFlip_25Mhz/clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  CoinFlip_25Mhz/COUNT_reg[21]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.935    CoinFlip_25Mhz/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 CoinFlip_25Mhz/COUNT_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CoinFlip_25Mhz/COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.428ns (78.860%)  route 0.115ns (21.140%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3288, routed)        0.594     1.477    CoinFlip_25Mhz/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  CoinFlip_25Mhz/COUNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  CoinFlip_25Mhz/COUNT_reg[16]/Q
                         net (fo=2, routed)           0.114     1.732    CoinFlip_25Mhz/COUNT_reg[16]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.929 r  CoinFlip_25Mhz/COUNT_reg[16]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.930    CoinFlip_25Mhz/COUNT_reg[16]_i_1__6_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.020 r  CoinFlip_25Mhz/COUNT_reg[20]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     2.020    CoinFlip_25Mhz/COUNT_reg[20]_i_1__6_n_4
    SLICE_X1Y100         FDRE                                         r  CoinFlip_25Mhz/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3288, routed)        0.951     2.079    CoinFlip_25Mhz/clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  CoinFlip_25Mhz/COUNT_reg[23]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.935    CoinFlip_25Mhz/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6    finish_finals/oled_finish_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5    heads_final/oled_heads_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y29   intra_uart_module/new_pool/oled_data_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0    startup_final/oled_startup_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1    tails_final/oled_tails_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7    finish_finals/oled_finish_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1    heads_final/oled_heads_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y28   intra_uart_module/new_pool/oled_data_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4    startup_final/oled_startup_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5    tails_final/oled_tails_reg_5/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y130  ballhandlr/dsp/new_y_if_x_is_reg[75][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y130  ballhandlr/dsp/new_y_if_x_is_reg[75][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y130  ballhandlr/dsp/new_y_if_x_is_reg[75][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y129  ballhandlr/dsp/new_y_if_x_is_reg[75][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y130  ballhandlr/dsp/new_y_if_x_is_reg[75][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y130  ballhandlr/dsp/new_y_if_x_is_reg[75][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y130  ballhandlr/dsp/new_y_if_x_is_reg[75][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y121  ballhandlr/dsp/new_y_if_x_is_reg[9][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y119  ballhandlr/dsp/old_is_x_longer_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y120  ballhandlr/dsp/p_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y39   CoinFlip_1Hz/COUNT_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y39   CoinFlip_1Hz/COUNT_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y122  ballhandlr/dsp/new_y_if_x_is_reg[76][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y123  ballhandlr/dsp/new_y_if_x_is_reg[76][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y123  ballhandlr/dsp/new_y_if_x_is_reg[76][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y122  ballhandlr/dsp/new_y_if_x_is_reg[76][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y122  ballhandlr/dsp/new_y_if_x_is_reg[76][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y122  ballhandlr/dsp/new_y_if_x_is_reg[76][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y106   mouse_y_tx_final/clocker_625khz/SLOW_CLOCK_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y122  ballhandlr/dsp/new_y_if_x_is_reg[76][6]/C



