Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Tue Oct 31 01:17:58 2023
| Host             : MISFORTUNE running 64-bit major release  (build 9200)
| Command          : report_power -file INTEGRATOR_PLACEHOLDER_power_routed.rpt -pb INTEGRATOR_PLACEHOLDER_power_summary_routed.pb -rpx INTEGRATOR_PLACEHOLDER_power_routed.rpx
| Design           : INTEGRATOR_PLACEHOLDER
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 33.637 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 33.151                           |
| Device Static (W)        | 0.486                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |    17.136 |     5727 |       --- |             --- |
|   LUT as Logic |    15.405 |     3261 |     20800 |           15.68 |
|   CARRY4       |     1.470 |      599 |      8150 |            7.35 |
|   Register     |     0.255 |      882 |     41600 |            2.12 |
|   BUFG         |     0.006 |        2 |        32 |            6.25 |
|   Others       |     0.000 |       43 |       --- |             --- |
| Signals        |    13.298 |     4378 |       --- |             --- |
| DSPs           |     1.715 |       15 |        90 |           16.67 |
| I/O            |     1.002 |       24 |       106 |           22.64 |
| Static Power   |     0.486 |          |           |                 |
| Total          |    33.637 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    32.494 |      32.153 |      0.341 |
| Vccaux    |       1.800 |     0.090 |       0.037 |      0.053 |
| Vcco33    |       3.300 |     0.283 |       0.282 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.010 |       0.000 |      0.010 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------+-----------+
| Name                      | Power (W) |
+---------------------------+-----------+
| INTEGRATOR_PLACEHOLDER    |    33.151 |
|   PS2Clk_IOBUF_inst       |     0.000 |
|   PS2Data_IOBUF_inst      |     0.000 |
|   circle_top_inst         |    23.842 |
|     circle_generator_inst |    12.604 |
|       dist_calc_inst      |     3.727 |
|     click_detector_inst   |     5.308 |
|       dist_calc_inst_1    |     1.130 |
|       dist_calc_inst_2    |     1.234 |
|       dist_calc_inst_3    |     1.190 |
|       dist_calc_inst_4    |     1.165 |
|     discombobulator_inst  |     1.743 |
|     oled_manager_inst     |     0.004 |
|     ripples_inst          |     4.184 |
|       dist_calc_inst_1    |     0.981 |
|       dist_calc_inst_2    |     1.018 |
|       dist_calc_inst_3    |     0.960 |
|       dist_calc_inst_4    |     0.983 |
|   clk_6p25M_inst          |     0.193 |
|   lfsr_13b_inst           |     5.049 |
|   mousectl_inst           |     1.485 |
|     Inst_Ps2Interface     |     0.207 |
|   oled_display_inst       |     0.503 |
+---------------------------+-----------+


