{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 07 18:24:03 2024 " "Info: Processing started: Tue May 07 18:24:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Design1 -c Design1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Design1 -c Design1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "OSC_50 " "Info: Assuming node \"OSC_50\" is an undefined clock" {  } { { "P1_BOARD_vga_self.bdf" "" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/P1_BOARD_vga_self.bdf" { { 32 -192 -24 48 "OSC_50" "" } { 624 1104 1320 640 "OSC_50" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OSC_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "f_div:inst1\|clkout " "Info: Detected ripple clock \"f_div:inst1\|clkout\" as buffer" {  } { { "f_div.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/f_div.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "f_div:inst1\|clkout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "I_O_Manager_VGA:inst9\|VGA_visualisation:inst1\|clk_div_two:inst9\|clk_int " "Info: Detected ripple clock \"I_O_Manager_VGA:inst9\|VGA_visualisation:inst1\|clk_div_two:inst9\|clk_int\" as buffer" {  } { { "clk_div_two.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/clk_div_two.vhd" 27 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I_O_Manager_VGA:inst9\|VGA_visualisation:inst1\|clk_div_two:inst9\|clk_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "OSC_50 register keypad:inst2\|colq\[2\] register keypad:inst2\|current_state.check1 167.22 MHz 5.98 ns Internal " "Info: Clock \"OSC_50\" has Internal fmax of 167.22 MHz between source register \"keypad:inst2\|colq\[2\]\" and destination register \"keypad:inst2\|current_state.check1\" (period= 5.98 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.770 ns + Longest register register " "Info: + Longest register to register delay is 2.770 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns keypad:inst2\|colq\[2\] 1 REG LCFF_X41_Y27_N31 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y27_N31; Fanout = 9; REG Node = 'keypad:inst2\|colq\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { keypad:inst2|colq[2] } "NODE_NAME" } } { "keypad.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/keypad.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.510 ns) + CELL(0.410 ns) 0.920 ns keytest_h_v2:inst7\|keycode_int\[2\]~1 2 COMB LCCOMB_X41_Y27_N22 12 " "Info: 2: + IC(0.510 ns) + CELL(0.410 ns) = 0.920 ns; Loc. = LCCOMB_X41_Y27_N22; Fanout = 12; COMB Node = 'keytest_h_v2:inst7\|keycode_int\[2\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { keypad:inst2|colq[2] keytest_h_v2:inst7|keycode_int[2]~1 } "NODE_NAME" } } { "keytest_h_v2.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/keytest_h_v2.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.150 ns) 1.345 ns keypad:inst2\|next_state.check1~2 3 COMB LCCOMB_X41_Y27_N4 2 " "Info: 3: + IC(0.275 ns) + CELL(0.150 ns) = 1.345 ns; Loc. = LCCOMB_X41_Y27_N4; Fanout = 2; COMB Node = 'keypad:inst2\|next_state.check1~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.425 ns" { keytest_h_v2:inst7|keycode_int[2]~1 keypad:inst2|next_state.check1~2 } "NODE_NAME" } } { "keypad.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/keypad.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.410 ns) 2.686 ns keypad:inst2\|next_state.check1~3 4 COMB LCCOMB_X37_Y27_N28 1 " "Info: 4: + IC(0.931 ns) + CELL(0.410 ns) = 2.686 ns; Loc. = LCCOMB_X37_Y27_N28; Fanout = 1; COMB Node = 'keypad:inst2\|next_state.check1~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.341 ns" { keypad:inst2|next_state.check1~2 keypad:inst2|next_state.check1~3 } "NODE_NAME" } } { "keypad.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/keypad.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.770 ns keypad:inst2\|current_state.check1 5 REG LCFF_X37_Y27_N29 6 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 2.770 ns; Loc. = LCFF_X37_Y27_N29; Fanout = 6; REG Node = 'keypad:inst2\|current_state.check1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { keypad:inst2|next_state.check1~3 keypad:inst2|current_state.check1 } "NODE_NAME" } } { "keypad.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/keypad.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.054 ns ( 38.05 % ) " "Info: Total cell delay = 1.054 ns ( 38.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.716 ns ( 61.95 % ) " "Info: Total interconnect delay = 1.716 ns ( 61.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.770 ns" { keypad:inst2|colq[2] keytest_h_v2:inst7|keycode_int[2]~1 keypad:inst2|next_state.check1~2 keypad:inst2|next_state.check1~3 keypad:inst2|current_state.check1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.770 ns" { keypad:inst2|colq[2] {} keytest_h_v2:inst7|keycode_int[2]~1 {} keypad:inst2|next_state.check1~2 {} keypad:inst2|next_state.check1~3 {} keypad:inst2|current_state.check1 {} } { 0.000ns 0.510ns 0.275ns 0.931ns 0.000ns } { 0.000ns 0.410ns 0.150ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.006 ns - Smallest " "Info: - Smallest clock skew is -0.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_50 destination 4.263 ns + Shortest register " "Info: + Shortest clock path from clock \"OSC_50\" to destination register is 4.263 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns OSC_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'OSC_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } } { "P1_BOARD_vga_self.bdf" "" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/P1_BOARD_vga_self.bdf" { { 32 -192 -24 48 "OSC_50" "" } { 624 1104 1320 640 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns f_div:inst1\|clkout 2 REG LCFF_X1_Y18_N29 1 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N29; Fanout = 1; REG Node = 'f_div:inst1\|clkout'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { OSC_50 f_div:inst1|clkout } "NODE_NAME" } } { "f_div.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/f_div.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(0.000 ns) 2.743 ns clk_video:inst10\|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component\|wire_clkctrl1_outclk 3 COMB CLKCTRL_G0 209 " "Info: 3: + IC(0.626 ns) + CELL(0.000 ns) = 2.743 ns; Loc. = CLKCTRL_G0; Fanout = 209; COMB Node = 'clk_video:inst10\|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component\|wire_clkctrl1_outclk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk } "NODE_NAME" } } { "clk_video.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/clk_video.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.537 ns) 4.263 ns keypad:inst2\|current_state.check1 4 REG LCFF_X37_Y27_N29 6 " "Info: 4: + IC(0.983 ns) + CELL(0.537 ns) = 4.263 ns; Loc. = LCFF_X37_Y27_N29; Fanout = 6; REG Node = 'keypad:inst2\|current_state.check1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.520 ns" { clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk keypad:inst2|current_state.check1 } "NODE_NAME" } } { "keypad.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/keypad.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 54.49 % ) " "Info: Total cell delay = 2.323 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.940 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.940 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.263 ns" { OSC_50 f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk keypad:inst2|current_state.check1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.263 ns" { OSC_50 {} OSC_50~combout {} f_div:inst1|clkout {} clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} keypad:inst2|current_state.check1 {} } { 0.000ns 0.000ns 0.331ns 0.626ns 0.983ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_50 source 4.269 ns - Longest register " "Info: - Longest clock path from clock \"OSC_50\" to source register is 4.269 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns OSC_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'OSC_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } } { "P1_BOARD_vga_self.bdf" "" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/P1_BOARD_vga_self.bdf" { { 32 -192 -24 48 "OSC_50" "" } { 624 1104 1320 640 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns f_div:inst1\|clkout 2 REG LCFF_X1_Y18_N29 1 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N29; Fanout = 1; REG Node = 'f_div:inst1\|clkout'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { OSC_50 f_div:inst1|clkout } "NODE_NAME" } } { "f_div.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/f_div.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(0.000 ns) 2.743 ns clk_video:inst10\|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component\|wire_clkctrl1_outclk 3 COMB CLKCTRL_G0 209 " "Info: 3: + IC(0.626 ns) + CELL(0.000 ns) = 2.743 ns; Loc. = CLKCTRL_G0; Fanout = 209; COMB Node = 'clk_video:inst10\|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component\|wire_clkctrl1_outclk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk } "NODE_NAME" } } { "clk_video.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/clk_video.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.537 ns) 4.269 ns keypad:inst2\|colq\[2\] 4 REG LCFF_X41_Y27_N31 9 " "Info: 4: + IC(0.989 ns) + CELL(0.537 ns) = 4.269 ns; Loc. = LCFF_X41_Y27_N31; Fanout = 9; REG Node = 'keypad:inst2\|colq\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk keypad:inst2|colq[2] } "NODE_NAME" } } { "keypad.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/keypad.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 54.42 % ) " "Info: Total cell delay = 2.323 ns ( 54.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.946 ns ( 45.58 % ) " "Info: Total interconnect delay = 1.946 ns ( 45.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.269 ns" { OSC_50 f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk keypad:inst2|colq[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.269 ns" { OSC_50 {} OSC_50~combout {} f_div:inst1|clkout {} clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} keypad:inst2|colq[2] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 0.989ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.263 ns" { OSC_50 f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk keypad:inst2|current_state.check1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.263 ns" { OSC_50 {} OSC_50~combout {} f_div:inst1|clkout {} clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} keypad:inst2|current_state.check1 {} } { 0.000ns 0.000ns 0.331ns 0.626ns 0.983ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.269 ns" { OSC_50 f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk keypad:inst2|colq[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.269 ns" { OSC_50 {} OSC_50~combout {} f_div:inst1|clkout {} clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} keypad:inst2|colq[2] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 0.989ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "keypad.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/keypad.vhd" 43 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "keypad.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/keypad.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "keypad.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/keypad.vhd" 43 -1 0 } } { "keypad.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/keypad.vhd" 25 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.770 ns" { keypad:inst2|colq[2] keytest_h_v2:inst7|keycode_int[2]~1 keypad:inst2|next_state.check1~2 keypad:inst2|next_state.check1~3 keypad:inst2|current_state.check1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.770 ns" { keypad:inst2|colq[2] {} keytest_h_v2:inst7|keycode_int[2]~1 {} keypad:inst2|next_state.check1~2 {} keypad:inst2|next_state.check1~3 {} keypad:inst2|current_state.check1 {} } { 0.000ns 0.510ns 0.275ns 0.931ns 0.000ns } { 0.000ns 0.410ns 0.150ns 0.410ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.263 ns" { OSC_50 f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk keypad:inst2|current_state.check1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.263 ns" { OSC_50 {} OSC_50~combout {} f_div:inst1|clkout {} clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} keypad:inst2|current_state.check1 {} } { 0.000ns 0.000ns 0.331ns 0.626ns 0.983ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.269 ns" { OSC_50 f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk keypad:inst2|colq[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.269 ns" { OSC_50 {} OSC_50~combout {} f_div:inst1|clkout {} clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} keypad:inst2|colq[2] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 0.989ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "I_O_Manager_VGA:inst9\|VGA_visualisation:inst1\|wr_memory:inst1\|address_t\[0\] KEY\[0\] OSC_50 6.337 ns register " "Info: tsu for register \"I_O_Manager_VGA:inst9\|VGA_visualisation:inst1\|wr_memory:inst1\|address_t\[0\]\" (data pin = \"KEY\[0\]\", clock pin = \"OSC_50\") is 6.337 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.026 ns + Longest pin register " "Info: + Longest pin to register delay is 9.026 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 PIN PIN_G26 245 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 245; PIN Node = 'KEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "P1_BOARD_vga_self.bdf" "" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/P1_BOARD_vga_self.bdf" { { 600 1120 1288 616 "KEY\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.719 ns) + CELL(0.420 ns) 7.001 ns I_O_Manager_VGA:inst9\|VGA_visualisation:inst1\|wr_memory:inst1\|address_t\[14\]~19 2 COMB LCCOMB_X33_Y24_N2 8 " "Info: 2: + IC(5.719 ns) + CELL(0.420 ns) = 7.001 ns; Loc. = LCCOMB_X33_Y24_N2; Fanout = 8; COMB Node = 'I_O_Manager_VGA:inst9\|VGA_visualisation:inst1\|wr_memory:inst1\|address_t\[14\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.139 ns" { KEY[0] I_O_Manager_VGA:inst9|VGA_visualisation:inst1|wr_memory:inst1|address_t[14]~19 } "NODE_NAME" } } { "wr_memory.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/wr_memory.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.420 ns) 7.674 ns I_O_Manager_VGA:inst9\|VGA_visualisation:inst1\|wr_memory:inst1\|address_t\[0\]~22 3 COMB LCCOMB_X33_Y24_N28 8 " "Info: 3: + IC(0.253 ns) + CELL(0.420 ns) = 7.674 ns; Loc. = LCCOMB_X33_Y24_N28; Fanout = 8; COMB Node = 'I_O_Manager_VGA:inst9\|VGA_visualisation:inst1\|wr_memory:inst1\|address_t\[0\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { I_O_Manager_VGA:inst9|VGA_visualisation:inst1|wr_memory:inst1|address_t[14]~19 I_O_Manager_VGA:inst9|VGA_visualisation:inst1|wr_memory:inst1|address_t[0]~22 } "NODE_NAME" } } { "wr_memory.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/wr_memory.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.660 ns) 9.026 ns I_O_Manager_VGA:inst9\|VGA_visualisation:inst1\|wr_memory:inst1\|address_t\[0\] 4 REG LCFF_X33_Y24_N1 26 " "Info: 4: + IC(0.692 ns) + CELL(0.660 ns) = 9.026 ns; Loc. = LCFF_X33_Y24_N1; Fanout = 26; REG Node = 'I_O_Manager_VGA:inst9\|VGA_visualisation:inst1\|wr_memory:inst1\|address_t\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.352 ns" { I_O_Manager_VGA:inst9|VGA_visualisation:inst1|wr_memory:inst1|address_t[0]~22 I_O_Manager_VGA:inst9|VGA_visualisation:inst1|wr_memory:inst1|address_t[0] } "NODE_NAME" } } { "wr_memory.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/wr_memory.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.362 ns ( 26.17 % ) " "Info: Total cell delay = 2.362 ns ( 26.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.664 ns ( 73.83 % ) " "Info: Total interconnect delay = 6.664 ns ( 73.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.026 ns" { KEY[0] I_O_Manager_VGA:inst9|VGA_visualisation:inst1|wr_memory:inst1|address_t[14]~19 I_O_Manager_VGA:inst9|VGA_visualisation:inst1|wr_memory:inst1|address_t[0]~22 I_O_Manager_VGA:inst9|VGA_visualisation:inst1|wr_memory:inst1|address_t[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.026 ns" { KEY[0] {} KEY[0]~combout {} I_O_Manager_VGA:inst9|VGA_visualisation:inst1|wr_memory:inst1|address_t[14]~19 {} I_O_Manager_VGA:inst9|VGA_visualisation:inst1|wr_memory:inst1|address_t[0]~22 {} I_O_Manager_VGA:inst9|VGA_visualisation:inst1|wr_memory:inst1|address_t[0] {} } { 0.000ns 0.000ns 5.719ns 0.253ns 0.692ns } { 0.000ns 0.862ns 0.420ns 0.420ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "wr_memory.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/wr_memory.vhd" 55 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_50 destination 2.653 ns - Shortest register " "Info: - Shortest clock path from clock \"OSC_50\" to destination register is 2.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns OSC_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'OSC_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } } { "P1_BOARD_vga_self.bdf" "" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/P1_BOARD_vga_self.bdf" { { 32 -192 -24 48 "OSC_50" "" } { 624 1104 1320 640 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns OSC_50~clkctrl 2 COMB CLKCTRL_G2 447 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 447; COMB Node = 'OSC_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { OSC_50 OSC_50~clkctrl } "NODE_NAME" } } { "P1_BOARD_vga_self.bdf" "" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/P1_BOARD_vga_self.bdf" { { 32 -192 -24 48 "OSC_50" "" } { 624 1104 1320 640 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.537 ns) 2.653 ns I_O_Manager_VGA:inst9\|VGA_visualisation:inst1\|wr_memory:inst1\|address_t\[0\] 3 REG LCFF_X33_Y24_N1 26 " "Info: 3: + IC(0.999 ns) + CELL(0.537 ns) = 2.653 ns; Loc. = LCFF_X33_Y24_N1; Fanout = 26; REG Node = 'I_O_Manager_VGA:inst9\|VGA_visualisation:inst1\|wr_memory:inst1\|address_t\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { OSC_50~clkctrl I_O_Manager_VGA:inst9|VGA_visualisation:inst1|wr_memory:inst1|address_t[0] } "NODE_NAME" } } { "wr_memory.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/wr_memory.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.90 % ) " "Info: Total cell delay = 1.536 ns ( 57.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.117 ns ( 42.10 % ) " "Info: Total interconnect delay = 1.117 ns ( 42.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { OSC_50 OSC_50~clkctrl I_O_Manager_VGA:inst9|VGA_visualisation:inst1|wr_memory:inst1|address_t[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { OSC_50 {} OSC_50~combout {} OSC_50~clkctrl {} I_O_Manager_VGA:inst9|VGA_visualisation:inst1|wr_memory:inst1|address_t[0] {} } { 0.000ns 0.000ns 0.118ns 0.999ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.026 ns" { KEY[0] I_O_Manager_VGA:inst9|VGA_visualisation:inst1|wr_memory:inst1|address_t[14]~19 I_O_Manager_VGA:inst9|VGA_visualisation:inst1|wr_memory:inst1|address_t[0]~22 I_O_Manager_VGA:inst9|VGA_visualisation:inst1|wr_memory:inst1|address_t[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.026 ns" { KEY[0] {} KEY[0]~combout {} I_O_Manager_VGA:inst9|VGA_visualisation:inst1|wr_memory:inst1|address_t[14]~19 {} I_O_Manager_VGA:inst9|VGA_visualisation:inst1|wr_memory:inst1|address_t[0]~22 {} I_O_Manager_VGA:inst9|VGA_visualisation:inst1|wr_memory:inst1|address_t[0] {} } { 0.000ns 0.000ns 5.719ns 0.253ns 0.692ns } { 0.000ns 0.862ns 0.420ns 0.420ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { OSC_50 OSC_50~clkctrl I_O_Manager_VGA:inst9|VGA_visualisation:inst1|wr_memory:inst1|address_t[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { OSC_50 {} OSC_50~combout {} OSC_50~clkctrl {} I_O_Manager_VGA:inst9|VGA_visualisation:inst1|wr_memory:inst1|address_t[0] {} } { 0.000ns 0.000ns 0.118ns 0.999ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "OSC_50 HEX6\[3\] statistics:inst8\|Wins_int\[1\] 11.984 ns register " "Info: tco from clock \"OSC_50\" to destination pin \"HEX6\[3\]\" through register \"statistics:inst8\|Wins_int\[1\]\" is 11.984 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_50 source 4.311 ns + Longest register " "Info: + Longest clock path from clock \"OSC_50\" to source register is 4.311 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns OSC_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'OSC_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } } { "P1_BOARD_vga_self.bdf" "" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/P1_BOARD_vga_self.bdf" { { 32 -192 -24 48 "OSC_50" "" } { 624 1104 1320 640 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns f_div:inst1\|clkout 2 REG LCFF_X1_Y18_N29 1 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N29; Fanout = 1; REG Node = 'f_div:inst1\|clkout'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { OSC_50 f_div:inst1|clkout } "NODE_NAME" } } { "f_div.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/f_div.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(0.000 ns) 2.743 ns clk_video:inst10\|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component\|wire_clkctrl1_outclk 3 COMB CLKCTRL_G0 209 " "Info: 3: + IC(0.626 ns) + CELL(0.000 ns) = 2.743 ns; Loc. = CLKCTRL_G0; Fanout = 209; COMB Node = 'clk_video:inst10\|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component\|wire_clkctrl1_outclk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk } "NODE_NAME" } } { "clk_video.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/clk_video.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 4.311 ns statistics:inst8\|Wins_int\[1\] 4 REG LCFF_X4_Y18_N25 7 " "Info: 4: + IC(1.031 ns) + CELL(0.537 ns) = 4.311 ns; Loc. = LCFF_X4_Y18_N25; Fanout = 7; REG Node = 'statistics:inst8\|Wins_int\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk statistics:inst8|Wins_int[1] } "NODE_NAME" } } { "registerbank.vhdl" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/registerbank.vhdl" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.89 % ) " "Info: Total cell delay = 2.323 ns ( 53.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.988 ns ( 46.11 % ) " "Info: Total interconnect delay = 1.988 ns ( 46.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.311 ns" { OSC_50 f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk statistics:inst8|Wins_int[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.311 ns" { OSC_50 {} OSC_50~combout {} f_div:inst1|clkout {} clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} statistics:inst8|Wins_int[1] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.031ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "registerbank.vhdl" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/registerbank.vhdl" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.423 ns + Longest register pin " "Info: + Longest register to pin delay is 7.423 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns statistics:inst8\|Wins_int\[1\] 1 REG LCFF_X4_Y18_N25 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y18_N25; Fanout = 7; REG Node = 'statistics:inst8\|Wins_int\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { statistics:inst8|Wins_int[1] } "NODE_NAME" } } { "registerbank.vhdl" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/registerbank.vhdl" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.414 ns) 0.778 ns digit_div:inst14\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[1\]~1 2 COMB LCCOMB_X4_Y18_N10 2 " "Info: 2: + IC(0.364 ns) + CELL(0.414 ns) = 0.778 ns; Loc. = LCCOMB_X4_Y18_N10; Fanout = 2; COMB Node = 'digit_div:inst14\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.778 ns" { statistics:inst8|Wins_int[1] digit_div:inst14|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/db/alt_u_div_gve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.849 ns digit_div:inst14\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[2\]~3 3 COMB LCCOMB_X4_Y18_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.849 ns; Loc. = LCCOMB_X4_Y18_N12; Fanout = 2; COMB Node = 'digit_div:inst14\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[2\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { digit_div:inst14|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[1]~1 digit_div:inst14|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/db/alt_u_div_gve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.008 ns digit_div:inst14\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~5 4 COMB LCCOMB_X4_Y18_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.159 ns) = 1.008 ns; Loc. = LCCOMB_X4_Y18_N14; Fanout = 1; COMB Node = 'digit_div:inst14\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { digit_div:inst14|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[2]~3 digit_div:inst14|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/db/alt_u_div_gve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.418 ns digit_div:inst14\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~6 5 COMB LCCOMB_X4_Y18_N16 3 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 1.418 ns; Loc. = LCCOMB_X4_Y18_N16; Fanout = 3; COMB Node = 'digit_div:inst14\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { digit_div:inst14|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~5 digit_div:inst14|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~6 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/db/alt_u_div_gve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.275 ns) 1.972 ns digit_div:inst14\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|StageOut\[14\]~2 6 COMB LCCOMB_X4_Y18_N20 7 " "Info: 6: + IC(0.279 ns) + CELL(0.275 ns) = 1.972 ns; Loc. = LCCOMB_X4_Y18_N20; Fanout = 7; COMB Node = 'digit_div:inst14\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|StageOut\[14\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.554 ns" { digit_div:inst14|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~6 digit_div:inst14|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[14]~2 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/db/alt_u_div_gve.tdf" 58 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.438 ns) 3.420 ns I_O_Manager_VGA:inst9\|hex_disps:inst\|BCD7seg:display6\|HEX\[3\]~3 7 COMB LCCOMB_X6_Y17_N22 1 " "Info: 7: + IC(1.010 ns) + CELL(0.438 ns) = 3.420 ns; Loc. = LCCOMB_X6_Y17_N22; Fanout = 1; COMB Node = 'I_O_Manager_VGA:inst9\|hex_disps:inst\|BCD7seg:display6\|HEX\[3\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.448 ns" { digit_div:inst14|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[14]~2 I_O_Manager_VGA:inst9|hex_disps:inst|BCD7seg:display6|HEX[3]~3 } "NODE_NAME" } } { "bcd7seg.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/bcd7seg.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.361 ns) + CELL(2.642 ns) 7.423 ns HEX6\[3\] 8 PIN PIN_M2 0 " "Info: 8: + IC(1.361 ns) + CELL(2.642 ns) = 7.423 ns; Loc. = PIN_M2; Fanout = 0; PIN Node = 'HEX6\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.003 ns" { I_O_Manager_VGA:inst9|hex_disps:inst|BCD7seg:display6|HEX[3]~3 HEX6[3] } "NODE_NAME" } } { "P1_BOARD_vga_self.bdf" "" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/P1_BOARD_vga_self.bdf" { { 520 1576 1752 536 "HEX6\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.409 ns ( 59.40 % ) " "Info: Total cell delay = 4.409 ns ( 59.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.014 ns ( 40.60 % ) " "Info: Total interconnect delay = 3.014 ns ( 40.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.423 ns" { statistics:inst8|Wins_int[1] digit_div:inst14|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[1]~1 digit_div:inst14|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[2]~3 digit_div:inst14|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~5 digit_div:inst14|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~6 digit_div:inst14|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[14]~2 I_O_Manager_VGA:inst9|hex_disps:inst|BCD7seg:display6|HEX[3]~3 HEX6[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.423 ns" { statistics:inst8|Wins_int[1] {} digit_div:inst14|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[1]~1 {} digit_div:inst14|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[2]~3 {} digit_div:inst14|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~5 {} digit_div:inst14|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~6 {} digit_div:inst14|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[14]~2 {} I_O_Manager_VGA:inst9|hex_disps:inst|BCD7seg:display6|HEX[3]~3 {} HEX6[3] {} } { 0.000ns 0.364ns 0.000ns 0.000ns 0.000ns 0.279ns 1.010ns 1.361ns } { 0.000ns 0.414ns 0.071ns 0.159ns 0.410ns 0.275ns 0.438ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.311 ns" { OSC_50 f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk statistics:inst8|Wins_int[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.311 ns" { OSC_50 {} OSC_50~combout {} f_div:inst1|clkout {} clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} statistics:inst8|Wins_int[1] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.031ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.423 ns" { statistics:inst8|Wins_int[1] digit_div:inst14|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[1]~1 digit_div:inst14|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[2]~3 digit_div:inst14|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~5 digit_div:inst14|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~6 digit_div:inst14|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[14]~2 I_O_Manager_VGA:inst9|hex_disps:inst|BCD7seg:display6|HEX[3]~3 HEX6[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.423 ns" { statistics:inst8|Wins_int[1] {} digit_div:inst14|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[1]~1 {} digit_div:inst14|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[2]~3 {} digit_div:inst14|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~5 {} digit_div:inst14|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~6 {} digit_div:inst14|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[14]~2 {} I_O_Manager_VGA:inst9|hex_disps:inst|BCD7seg:display6|HEX[3]~3 {} HEX6[3] {} } { 0.000ns 0.364ns 0.000ns 0.000ns 0.000ns 0.279ns 1.010ns 1.361ns } { 0.000ns 0.414ns 0.071ns 0.159ns 0.410ns 0.275ns 0.438ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "game:inst17\|num_cell\[0\] KEY\[0\] OSC_50 -1.828 ns register " "Info: th for register \"game:inst17\|num_cell\[0\]\" (data pin = \"KEY\[0\]\", clock pin = \"OSC_50\") is -1.828 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_50 destination 4.268 ns + Longest register " "Info: + Longest clock path from clock \"OSC_50\" to destination register is 4.268 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns OSC_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'OSC_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } } { "P1_BOARD_vga_self.bdf" "" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/P1_BOARD_vga_self.bdf" { { 32 -192 -24 48 "OSC_50" "" } { 624 1104 1320 640 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns f_div:inst1\|clkout 2 REG LCFF_X1_Y18_N29 1 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N29; Fanout = 1; REG Node = 'f_div:inst1\|clkout'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { OSC_50 f_div:inst1|clkout } "NODE_NAME" } } { "f_div.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/f_div.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(0.000 ns) 2.743 ns clk_video:inst10\|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component\|wire_clkctrl1_outclk 3 COMB CLKCTRL_G0 209 " "Info: 3: + IC(0.626 ns) + CELL(0.000 ns) = 2.743 ns; Loc. = CLKCTRL_G0; Fanout = 209; COMB Node = 'clk_video:inst10\|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component\|wire_clkctrl1_outclk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk } "NODE_NAME" } } { "clk_video.vhd" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/clk_video.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.537 ns) 4.268 ns game:inst17\|num_cell\[0\] 4 REG LCFF_X40_Y27_N17 11 " "Info: 4: + IC(0.988 ns) + CELL(0.537 ns) = 4.268 ns; Loc. = LCFF_X40_Y27_N17; Fanout = 11; REG Node = 'game:inst17\|num_cell\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk game:inst17|num_cell[0] } "NODE_NAME" } } { "game.vhdl" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/game.vhdl" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 54.43 % ) " "Info: Total cell delay = 2.323 ns ( 54.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.945 ns ( 45.57 % ) " "Info: Total interconnect delay = 1.945 ns ( 45.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.268 ns" { OSC_50 f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk game:inst17|num_cell[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.268 ns" { OSC_50 {} OSC_50~combout {} f_div:inst1|clkout {} clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} game:inst17|num_cell[0] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 0.988ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "game.vhdl" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/game.vhdl" 40 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.362 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.362 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 PIN PIN_G26 245 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 245; PIN Node = 'KEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "P1_BOARD_vga_self.bdf" "" { Schematic "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/P1_BOARD_vga_self.bdf" { { 600 1120 1288 616 "KEY\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.266 ns) + CELL(0.150 ns) 6.278 ns game:inst17\|num_cell~1 2 COMB LCCOMB_X40_Y27_N16 2 " "Info: 2: + IC(5.266 ns) + CELL(0.150 ns) = 6.278 ns; Loc. = LCCOMB_X40_Y27_N16; Fanout = 2; COMB Node = 'game:inst17\|num_cell~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.416 ns" { KEY[0] game:inst17|num_cell~1 } "NODE_NAME" } } { "game.vhdl" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/game.vhdl" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.362 ns game:inst17\|num_cell\[0\] 3 REG LCFF_X40_Y27_N17 11 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.362 ns; Loc. = LCFF_X40_Y27_N17; Fanout = 11; REG Node = 'game:inst17\|num_cell\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { game:inst17|num_cell~1 game:inst17|num_cell[0] } "NODE_NAME" } } { "game.vhdl" "" { Text "C:/Users/julia.alos/Downloads/project_v4_hoy/project_v4/esdc/game.vhdl" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.096 ns ( 17.23 % ) " "Info: Total cell delay = 1.096 ns ( 17.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.266 ns ( 82.77 % ) " "Info: Total interconnect delay = 5.266 ns ( 82.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.362 ns" { KEY[0] game:inst17|num_cell~1 game:inst17|num_cell[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.362 ns" { KEY[0] {} KEY[0]~combout {} game:inst17|num_cell~1 {} game:inst17|num_cell[0] {} } { 0.000ns 0.000ns 5.266ns 0.000ns } { 0.000ns 0.862ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.268 ns" { OSC_50 f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk game:inst17|num_cell[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.268 ns" { OSC_50 {} OSC_50~combout {} f_div:inst1|clkout {} clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} game:inst17|num_cell[0] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 0.988ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.362 ns" { KEY[0] game:inst17|num_cell~1 game:inst17|num_cell[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.362 ns" { KEY[0] {} KEY[0]~combout {} game:inst17|num_cell~1 {} game:inst17|num_cell[0] {} } { 0.000ns 0.000ns 5.266ns 0.000ns } { 0.000ns 0.862ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 07 18:24:03 2024 " "Info: Processing ended: Tue May 07 18:24:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
