,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/ZipCPU/zipcpu.git,2016-09-21 18:45:32+00:00,"A small, light weight, RISC CPU soft core",148,ZipCPU/zipcpu,68847497,Verilog,zipcpu,271124,1188,2024-04-12 05:21:11+00:00,"['fpga', 'soft-core', 'cross-compiler', 'verilog', 'verilator', 'wishbone', 'wishbone-bus', 'zipcpu', 'cpu', 'risc-cpu']",None
1,https://github.com/ZipCPU/wb2axip.git,2016-09-21 19:32:30+00:00,Bus bridges and other odds and ends,92,ZipCPU/wb2axip,68850972,Verilog,wb2axip,9402,430,2024-04-09 07:51:04+00:00,"['fpga', 'wishbone', 'wishbone-bus', 'axi-bus', 'xilinx', 'xilinx-vivado', 'gplv3']",None
2,https://github.com/ZipCPU/wbuart32.git,2016-09-21 14:39:21+00:00,"A simple, basic, formally verified UART controller",47,ZipCPU/wbuart32,68826276,Verilog,wbuart32,1244,246,2024-03-31 18:32:59+00:00,"['fpga', 'uart', 'uart-verilog', 'verilator', 'wishbone', 'wishbone-bus', 'verilog', 'serialport']",https://api.github.com/licenses/gpl-3.0
3,https://github.com/Xilinx/libsystemctlm-soc.git,2016-10-27 22:54:33+00:00,SystemC/TLM-2.0 Co-simulation framework,65,Xilinx/libsystemctlm-soc,72154676,Verilog,libsystemctlm-soc,4380,192,2024-04-10 06:37:57+00:00,"['co-simulation', 'qemu', 'systemc', 'tlm2']",
4,https://github.com/mtmd/FPGA_Based_CNN.git,2016-10-21 05:46:31+00:00,FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.,77,mtmd/FPGA_Based_CNN,71533803,Verilog,FPGA_Based_CNN,2230,167,2024-04-01 12:46:29+00:00,[],None
5,https://github.com/Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step.git,2016-10-26 01:44:35+00:00,This is the main repository for all the examples for the book Practical UVM,100,Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step,71954891,Verilog,Practical-UVM-Step-By-Step,17954,152,2024-04-11 07:20:25+00:00,[],
6,https://github.com/onchipuis/mriscv.git,2016-09-10 00:04:19+00:00,A 32-bit Microcontroller featuring a RISC-V core,41,onchipuis/mriscv,67840294,Verilog,mriscv,9641,140,2024-04-11 10:23:42+00:00,[],
7,https://github.com/ZipCPU/sdspi.git,2016-09-21 22:30:37+00:00,"SD-Card controller, using either SPI, SDIO, or eMMC interfaces",23,ZipCPU/sdspi,68862960,Verilog,sdspi,6382,132,2024-04-11 03:05:51+00:00,"['sd-card', 'sd-interface', 'fpga', 'verilog-components', 'verilog', 'verilator', 'wishbone', 'wishbone-bus', 'spi-interface', 'axi', 'emmc', 'sdio']",None
8,https://github.com/ZipCPU/openarty.git,2016-09-26 16:21:53+00:00,An Open Source configuration of the Arty platform,23,ZipCPU/openarty,69269176,Verilog,openarty,14933,116,2024-03-23 18:12:00+00:00,"['zipcpu', 'fpga', 'fpga-soc', 'arty', 'verilator', 'wishbone-bus', 'wishbone']",None
9,https://github.com/thinkoco/c5soc_opencl.git,2016-11-09 14:23:54+00:00,"DE1SOC DE10-NANO DE10-Standard OpenCL hardware that support VGA and desktop. And Some applications such as usb camera YUYV to RGB , Sobel and so on.",39,thinkoco/c5soc_opencl,73290709,Verilog,c5soc_opencl,31955,84,2023-10-13 19:49:49+00:00,"['opencl', 'vga', 'usb-cameras', 'sobel', 'fpga', 'altera', 'intelfpga', 'de1-soc', 'de10-nano', 'mandelbrot']",https://api.github.com/licenses/apache-2.0
10,https://github.com/dawsonjon/FPGA-TX.git,2016-11-06 17:36:40+00:00,FPGA based transmitter,12,dawsonjon/FPGA-TX,73007478,Verilog,FPGA-TX,274832,80,2024-04-10 13:10:30+00:00,[],https://api.github.com/licenses/mit
11,https://github.com/ZipCPU/wbscope.git,2016-09-21 20:14:09+00:00,A wishbone controlled scope for FPGA's,6,ZipCPU/wbscope,68853966,Verilog,wbscope,776,70,2024-03-08 16:40:55+00:00,"['fpga', 'verilog', 'verilator', 'debugging-tools', 'wishbone-bus', 'wishbone']",None
12,https://github.com/alexforencich/xfcp.git,2016-11-02 21:48:32+00:00,Extensible FPGA control platform,19,alexforencich/xfcp,72684284,Verilog,xfcp,5092,51,2024-03-12 07:26:29+00:00,[],https://api.github.com/licenses/mit
13,https://github.com/pengyuzhang/HitchHike.git,2016-11-14 22:12:56+00:00,,16,pengyuzhang/HitchHike,73751597,Verilog,HitchHike,26536,36,2024-01-30 04:10:43+00:00,[],None
14,https://github.com/ZipCPU/s6soc.git,2016-09-26 16:36:48+00:00,CMod-S6 SoC,5,ZipCPU/s6soc,69270434,Verilog,s6soc,2940,35,2024-01-03 04:35:25+00:00,"['zipcpu', 'fpga', 'fpga-soc', 'verilator', 'wishbone', 'wishbone-bus']",None
15,https://github.com/DexWen/LMS-Adaptive-filter.git,2016-10-21 07:35:17+00:00,LMS-Adaptive Filter implement using verilog and Matlab,11,DexWen/LMS-Adaptive-filter,71541400,Verilog,LMS-Adaptive-filter,1079,30,2024-04-11 09:03:51+00:00,[],None
16,https://github.com/FPGAwars/workshops.git,2016-10-22 13:25:25+00:00,:snowflake: :star2: Workshops with Icestudio and the IceZUM Alhambra board,13,FPGAwars/workshops,71640655,Verilog,workshops,184541,25,2024-03-11 16:58:01+00:00,"['workshop', 'icestudio', 'icezum']",None
17,https://github.com/scale-lab/DRUM.git,2016-10-25 02:08:20+00:00,The Verilog source code for DRUM approximate multiplier. ,10,scale-lab/DRUM,71850197,Verilog,DRUM,85,25,2023-07-13 15:36:10+00:00,"['multiplier', 'logic-synthesis', 'approximate-circuits', 'approximate-computing', 'verilog']",
18,https://github.com/kehribar/verilog-osx.git,2016-09-14 17:35:47+00:00,Barerbones OSX based Verilog simulation toolchain.,13,kehribar/verilog-osx,68228459,Verilog,verilog-osx,467,21,2023-01-18 22:24:51+00:00,[],None
19,https://github.com/ef-end-y/RiverRaidFPGA.git,2016-10-18 21:56:12+00:00,River Raid game on FPGA,2,ef-end-y/RiverRaidFPGA,71294817,Verilog,RiverRaidFPGA,129,21,2022-10-11 17:33:46+00:00,[],None
20,https://github.com/cvonk/FPGA_SPI.git,2016-10-16 21:02:01+00:00,Connecting FPGA and Arduino using SPI.,3,cvonk/FPGA_SPI,71076937,Verilog,FPGA_SPI,2646,20,2024-02-08 02:52:58+00:00,"['fpga', 'spi', 'circuits', 'system-verilog', 'verilog-hdl', 'arduino']",https://api.github.com/licenses/gpl-3.0
21,https://github.com/ZipCPU/wbfmtx.git,2016-09-21 21:23:07+00:00,A wishbone controlled FM transmitter hack,2,ZipCPU/wbfmtx,68858642,Verilog,wbfmtx,205,19,2024-01-16 15:25:57+00:00,"['fm-transmitter', 'fpga', 'wishbone', 'wishbone-bus', 'hack', 'verilog', 'verilog-components']",None
22,https://github.com/ZipCPU/rtcclock.git,2016-09-21 23:55:55+00:00,A Real Time Clock core for FPGA's,3,ZipCPU/rtcclock,68867379,Verilog,rtcclock,425,19,2024-01-17 00:53:02+00:00,[],None
23,https://github.com/ZipCPU/xulalx25soc.git,2016-09-26 16:51:49+00:00,A System on a Chip Implementation for the XuLA2-LX25 board,3,ZipCPU/xulalx25soc,69271612,Verilog,xulalx25soc,486,15,2022-05-25 05:18:32+00:00,"['fpga', 'wishbone-bus', 'soc', 'zipcpu']",None
24,https://github.com/ZipCPU/wbpwmaudio.git,2016-09-21 21:29:57+00:00,A wishbone controlled PWM (audio) controller,4,ZipCPU/wbpwmaudio,68859074,Verilog,wbpwmaudio,144,15,2024-01-16 15:10:05+00:00,[],None
25,https://github.com/brunaanog/Object-Tracking-and-Detection-on-FPGA-Board-Cyclone-II.git,2016-10-03 10:58:15+00:00,,6,brunaanog/Object-Tracking-and-Detection-on-FPGA-Board-Cyclone-II,69862777,Verilog,Object-Tracking-and-Detection-on-FPGA-Board-Cyclone-II,9583,14,2024-04-03 09:38:02+00:00,[],None
26,https://github.com/gupta-utkarsh/alu-8bit.git,2016-10-27 00:50:00+00:00,Verilog Code for an 8-bit ALU,6,gupta-utkarsh/alu-8bit,72057297,Verilog,alu-8bit,48,13,2024-02-29 22:14:28+00:00,[],None
27,https://github.com/irwinz321/fpga_nes.git,2016-10-01 01:28:10+00:00,Recreating an NES in verilog,0,irwinz321/fpga_nes,69712870,Verilog,fpga_nes,7960,13,2023-04-14 17:29:25+00:00,[],None
28,https://github.com/DiabloBlood/single-cycle-MIPS-CPU.git,2016-09-16 20:17:44+00:00,"Course project of Computer Architecture, designed by single-cycle datapath. The verilog code could be completely compiled by Quartus II.",5,DiabloBlood/single-cycle-MIPS-CPU,68411990,Verilog,single-cycle-MIPS-CPU,928,13,2024-03-19 14:12:04+00:00,[],None
29,https://github.com/onchipuis/mriscv_vivado.git,2016-09-10 00:17:39+00:00,A 32-bit Microcontroller for NEXYS4-DDR fpga based on mriscv.,8,onchipuis/mriscv_vivado,67840813,Verilog,mriscv_vivado,9405,13,2022-03-30 21:55:50+00:00,[],https://api.github.com/licenses/mit
30,https://github.com/jok40/dst40.git,2016-10-17 15:47:55+00:00,,4,jok40/dst40,71154834,Verilog,dst40,1297,12,2023-10-19 13:03:43+00:00,[],None
31,https://github.com/valptek/v586.git,2016-10-03 19:00:49+00:00,586 compatible soft core for FPGA in verilog with AXI4 interface ,2,valptek/v586,69901252,Verilog,v586,38276,12,2024-01-26 05:01:35+00:00,[],https://api.github.com/licenses/apache-2.0
32,https://github.com/inkcenter/JPEG2000_serial.git,2016-10-09 14:48:51+00:00,JPEG2000 compression coder on Xilinx Virtex 5 FPGA,5,inkcenter/JPEG2000_serial,70409710,Verilog,JPEG2000_serial,468,11,2024-04-11 20:01:20+00:00,[],None
33,https://github.com/laplaceyc/VLSI_Design-Implementation.git,2016-10-20 05:09:41+00:00,"This repo is ""NTHU VLSI System Design and Implementation"" course project.",3,laplaceyc/VLSI_Design-Implementation,71427304,Verilog,VLSI_Design-Implementation,22267,11,2023-12-12 03:18:23+00:00,[],None
34,https://github.com/masc-ucsc/cmpe220fall16.git,2016-09-23 13:30:23+00:00,Public repository of the UCSC CMPE220 class project,1,masc-ucsc/cmpe220fall16,69027399,Verilog,cmpe220fall16,17441,10,2022-06-02 01:06:43+00:00,[],https://api.github.com/licenses/apache-2.0
35,https://github.com/TMNTmaker/OV7670__ST7735-fpga.git,2016-10-23 01:56:42+00:00,,1,TMNTmaker/OV7670__ST7735-fpga,71676023,Verilog,OV7670__ST7735-fpga,17,10,2024-03-17 11:06:40+00:00,[],None
36,https://github.com/mesarcik/MANDELBROT.git,2016-11-16 11:37:51+00:00,A Verilog based Fractal Set Generator for the Xilinx Artix 7,3,mesarcik/MANDELBROT,73914326,Verilog,MANDELBROT,30760,9,2023-12-08 09:00:35+00:00,"['fractal', 'mandelbrot', 'fpga', 'pixel', 'porch', 'vga-driver', 'hsync', 'undergraduate', 'xilinx', 'xilinx-ise', 'artix7']",None
37,https://github.com/RISCV-on-Microsemi-FPGA/M2S025-Creative-Board.git,2016-09-10 15:18:14+00:00,SmartFusion2 M2S025 Creative Development Board,7,RISCV-on-Microsemi-FPGA/M2S025-Creative-Board,67878152,Verilog,M2S025-Creative-Board,134487,9,2023-12-07 12:27:20+00:00,[],None
38,https://github.com/msyksphinz-self/fpga_designs.git,2016-09-13 16:36:39+00:00,FPGA design repository,7,msyksphinz-self/fpga_designs,68126962,Verilog,fpga_designs,5725,9,2023-08-23 16:15:44+00:00,[],None
39,https://github.com/ZipCPU/wbicapetwo.git,2016-09-21 20:24:40+00:00,Wishbone to ICAPE interface conversion,2,ZipCPU/wbicapetwo,68854747,Verilog,wbicapetwo,181,8,2023-11-06 19:57:24+00:00,"['wishbone', 'fpga', 'verilator', 'iprog-command', 'xilinx', 'gplv3']",None
40,https://github.com/rakeshgehalot/MAC_in_verilog.git,2016-10-21 04:21:04+00:00,Low Power Multiplier Accumulator  ,1,rakeshgehalot/MAC_in_verilog,71529453,Verilog,MAC_in_verilog,12,7,2023-09-05 17:03:22+00:00,[],None
41,https://github.com/fusesoc/wb_ram.git,2016-09-13 20:11:14+00:00,On-chip RAM with Wishbone interface,3,fusesoc/wb_ram,68143647,Verilog,wb_ram,5,7,2022-12-27 10:59:43+00:00,[],https://api.github.com/licenses/isc
42,https://github.com/jjviton/CursoLogica.git,2016-10-18 20:59:00+00:00,"conceptos básicos de lógica, conmutación, álgebra de boole...  Verilog // Simulación // FPGA",1,jjviton/CursoLogica,71290800,Verilog,CursoLogica,729,7,2017-12-14 13:26:13+00:00,[],None
43,https://github.com/mitchgu/Nexys4FFTDemo.git,2016-10-06 09:59:23+00:00,A simple demo of an FFT project for the Nexys 4 FPGA,10,mitchgu/Nexys4FFTDemo,70142306,Verilog,Nexys4FFTDemo,416,7,2024-04-02 16:01:48+00:00,[],None
44,https://github.com/ssrb/minimig.git,2016-09-24 05:52:30+00:00," Verilog, C and Assembly sources for Dennis van Weeren's Mini Amiga including Jakub's improved core (2008_08_04)",3,ssrb/minimig,69083235,Verilog,minimig,10292,6,2024-01-08 20:21:57+00:00,[],None
45,https://github.com/IzyaSoft/EasyHDLLib.git,2016-10-09 14:14:58+00:00,A coocbook of HDL (primarily Verilog) modules,0,IzyaSoft/EasyHDLLib,70407601,Verilog,EasyHDLLib,323,6,2023-04-12 06:08:51+00:00,"['verilog-components', 'verilog-library', 'hdl', 'clock-divider', 'fifo', 'frequency-analysis', 'verilog', 'frequencies', 'fpga', 'verilog-snippets', 'verilog-hdl', 'xilinx-fpga', 'altera']",https://api.github.com/licenses/gpl-3.0
46,https://github.com/Elicon-IL/EDA-Tools.git,2016-09-22 06:06:55+00:00,Verilog Gate-Level Studio,1,Elicon-IL/EDA-Tools,68890112,Verilog,EDA-Tools,1246,5,2018-03-06 11:02:42+00:00,[],
47,https://github.com/hgrosz/vscale_dom.git,2016-10-14 06:18:21+00:00,DOM protected Variant of the V-Scale core (https://github.com/ucb-bar/vscale/),2,hgrosz/vscale_dom,70879932,Verilog,vscale_dom,21,5,2023-09-15 11:45:41+00:00,[],
48,https://github.com/DexWen/OFDM.git,2016-10-14 07:56:20+00:00,Verilog implement of OFDM-Core code.,3,DexWen/OFDM,70887445,Verilog,OFDM,3,5,2022-05-02 07:22:28+00:00,[],None
49,https://github.com/24-hours/sdc.git,2016-10-01 06:53:41+00:00,FPGA implementation of Convolutional Neural Networks to predict steering angles of self driving cars.,4,24-hours/sdc,69724172,Verilog,sdc,22447,5,2018-03-31 12:08:07+00:00,[],None
50,https://github.com/GSejas/Dise-o-ASIC-FPGA-FPU.git,2016-10-08 06:54:04+00:00,,3,GSejas/Dise-o-ASIC-FPGA-FPU,70310774,Verilog,Dise-o-ASIC-FPGA-FPU,1235742,5,2023-05-30 19:19:59+00:00,[],https://api.github.com/licenses/gpl-3.0
51,https://github.com/CatherineH/de0-nano-raspi-communication-demo.git,2016-11-06 17:51:18+00:00,Sample code for communicating between a raspberry pi and de0 nano at high speed over the gpio pins,4,CatherineH/de0-nano-raspi-communication-demo,73008270,Verilog,de0-nano-raspi-communication-demo,45,5,2023-06-13 05:50:17+00:00,[],None
52,https://github.com/15757170756/Electronic-Design-Competition.git,2016-11-01 13:17:09+00:00,2015年电子设计竞赛F题 数字频率计的相关程序与文档,1,15757170756/Electronic-Design-Competition,72537771,Verilog,Electronic-Design-Competition,21600,5,2023-03-28 05:14:19+00:00,[],None
53,https://github.com/RohitBhatta/Verilog-PPC-Basic.git,2016-09-12 03:04:39+00:00,Implement a single-cycle PowerPC subset in Verilog,0,RohitBhatta/Verilog-PPC-Basic,67970958,Verilog,Verilog-PPC-Basic,16,4,2020-09-24 07:59:32+00:00,[],None
54,https://github.com/neel112358/Linear-Algebra-Project.git,2016-10-07 10:40:36+00:00,Inverse of a Matrix in Verilog to implement in FPGA,0,neel112358/Linear-Algebra-Project,70237670,Verilog,Linear-Algebra-Project,467,4,2023-10-11 15:43:42+00:00,[],None
55,https://github.com/charmichokshi/verilog_code_inverse_matrix.git,2016-10-07 11:11:40+00:00,5x5 matrix inversion using Gauss-Jordan Elimination method in verilog HDL language.,3,charmichokshi/verilog_code_inverse_matrix,70239487,Verilog,verilog_code_inverse_matrix,304,4,2024-02-06 12:57:28+00:00,[],None
56,https://github.com/laplaceyc/Hardware-Design-Lab.git,2016-10-24 04:52:01+00:00,"This repo is ""NTHU Hardware Design & Lab"" course project.",5,laplaceyc/Hardware-Design-Lab,71752903,Verilog,Hardware-Design-Lab,1657,4,2022-10-19 15:53:32+00:00,[],None
57,https://github.com/sinkswim/DLX-Pro.git,2016-10-25 10:25:08+00:00,This project consist in the design and implementation of an advanced DLX processor.,1,sinkswim/DLX-Pro,71885609,Verilog,DLX-Pro,7665,4,2024-02-04 23:17:02+00:00,[],https://api.github.com/licenses/mit
58,https://github.com/jackbradach/sstv_coverage.git,2016-10-26 17:52:53+00:00,Example of producing Verilog coverage data using Icarus Verilog and Covered + Open Verification Library.,0,jackbradach/sstv_coverage,72029437,Verilog,sstv_coverage,20,4,2023-04-28 15:38:41+00:00,[],None
59,https://github.com/manojngb/CNN_Accelerator.git,2016-11-13 00:14:32+00:00,Processing Element,2,manojngb/CNN_Accelerator,73586244,Verilog,CNN_Accelerator,3,4,2023-07-14 07:38:02+00:00,[],None
60,https://github.com/darwintr/Snake.git,2016-11-15 02:43:23+00:00,Verilog implementation of Snake,0,darwintr/Snake,73769198,Verilog,Snake,12442,4,2022-02-07 14:14:33+00:00,[],None
61,https://github.com/robotmlg/cpu.git,2016-10-08 23:12:10+00:00,Bits and pieces of an x86 cpu written in Verilog,1,robotmlg/cpu,70362439,Verilog,cpu,386,3,2022-03-21 13:51:29+00:00,[],None
62,https://github.com/descampsa/open-avr.git,2016-10-01 21:29:21+00:00,,0,descampsa/open-avr,69764883,Verilog,open-avr,33,3,2023-11-02 08:50:13+00:00,[],https://api.github.com/licenses/bsd-3-clause
63,https://github.com/resolutedreamer/verilogADCcorrection.git,2016-11-12 06:21:21+00:00,A Verilog design for an ADC Non-linearity Correction Engine,1,resolutedreamer/verilogADCcorrection,73535457,Verilog,verilogADCcorrection,4601,3,2021-10-15 07:59:22+00:00,[],None
64,https://github.com/comododragon/ahbl2avlmm.git,2016-09-22 17:03:25+00:00,AHB-Lite to Avalon Memory-Mapped Bridge,1,comododragon/ahbl2avlmm,68943309,Verilog,ahbl2avlmm,3,3,2022-08-21 11:39:59+00:00,[],https://api.github.com/licenses/mit
65,https://github.com/KuanYuChang/STAR-FORCE-FPGA-Single-Player.git,2016-10-01 13:01:54+00:00,Game design using verilog,0,KuanYuChang/STAR-FORCE-FPGA-Single-Player,69739043,Verilog,STAR-FORCE-FPGA-Single-Player,153,3,2023-01-28 12:49:55+00:00,[],None
66,https://github.com/firephyz/LispMachine.git,2016-10-14 00:12:10+00:00,,0,firephyz/LispMachine,70858339,Verilog,LispMachine,21480,3,2023-03-28 13:19:56+00:00,[],None
67,https://github.com/AndyTertzakian/FPGA-RC4-Cracker.git,2016-10-31 04:38:51+00:00,,0,AndyTertzakian/FPGA-RC4-Cracker,72401131,Verilog,FPGA-RC4-Cracker,283,3,2021-05-02 18:28:28+00:00,[],None
68,https://github.com/abit2/Computer-Organisation-Architecture-Verilog-Code.git,2016-10-26 20:33:22+00:00,Codes of verilog of assignments in IIT Kharagpur,1,abit2/Computer-Organisation-Architecture-Verilog-Code,72042033,Verilog,Computer-Organisation-Architecture-Verilog-Code,614,3,2019-04-23 06:18:02+00:00,[],None
69,https://github.com/Paraoia/CS-Cache.git,2016-11-17 16:50:17+00:00,Design a cache by using Verilog,0,Paraoia/CS-Cache,74047622,Verilog,CS-Cache,1331,3,2024-03-02 08:03:36+00:00,[],None
70,https://github.com/shreyaanagpal/EE577b-DDR3.git,2016-10-14 22:01:05+00:00,,0,shreyaanagpal/EE577b-DDR3,70950223,Verilog,EE577b-DDR3,14684,2,2020-07-19 23:55:15+00:00,[],None
71,https://github.com/AloriumTechnology/XLR8Servo_vhdl.git,2016-10-28 21:02:05+00:00,This is a combination of VHDL and Verilog to build a servo that doesn't require the Arduino processor to handle and therefore faster.,1,AloriumTechnology/XLR8Servo_vhdl,72241823,Verilog,XLR8Servo_vhdl,23,2,2022-04-14 22:06:25+00:00,[],https://api.github.com/licenses/lgpl-3.0
72,https://github.com/tudoma/FIR_Filter.git,2016-11-07 10:11:54+00:00,Implementing FIR filter via Matlab HDL Coder,0,tudoma/FIR_Filter,73066088,Verilog,FIR_Filter,1337,2,2024-02-03 12:49:16+00:00,[],None
73,https://github.com/DbCrWk/ece350-testbenches.git,2016-10-31 00:31:32+00:00,These are some test benches for ECE 350 at Duke University.,1,DbCrWk/ece350-testbenches,72384469,Verilog,ece350-testbenches,6,2,2023-05-19 01:08:27+00:00,[],None
74,https://github.com/LouiseSiah/ADC_verilog.git,2016-11-07 18:36:37+00:00,Audio Codec,0,LouiseSiah/ADC_verilog,73108970,Verilog,ADC_verilog,3357,2,2019-02-08 01:16:17+00:00,[],None
75,https://github.com/PACO-CPU/rocket-soc.git,2016-09-28 13:19:21+00:00,,3,PACO-CPU/rocket-soc,69465196,Verilog,rocket-soc,5634,2,2019-01-15 10:10:58+00:00,[],https://api.github.com/licenses/bsd-2-clause
76,https://github.com/raash1d/bcd-adder.git,2016-10-01 19:31:59+00:00,An 8-bit Binary-Coded-Decimal (BCD) adder was implemented and tested using Verilog HDL.,0,raash1d/bcd-adder,69759072,Verilog,bcd-adder,846,2,2023-12-21 06:34:23+00:00,[],None
77,https://github.com/ISKU/Digital-Hardware-Design.git,2016-10-13 11:34:57+00:00,Digital Hardware Design,1,ISKU/Digital-Hardware-Design,70800171,Verilog,Digital-Hardware-Design,46,2,2020-04-10 06:19:01+00:00,[],https://api.github.com/licenses/gpl-3.0
78,https://github.com/baochuquan/simple-carbon-nanotube-computer-system.git,2016-10-14 14:17:28+00:00,针对一款8位碳纳米管CPU设计并实现的软硬件计算机系统,2,baochuquan/simple-carbon-nanotube-computer-system,70916856,Verilog,simple-carbon-nanotube-computer-system,10348,2,2023-03-05 05:35:09+00:00,[],None
79,https://github.com/shawn-msft/zynqRelated.git,2016-10-20 12:02:46+00:00,,2,shawn-msft/zynqRelated,71458801,Verilog,zynqRelated,10,2,2019-01-10 18:43:03+00:00,[],None
80,https://github.com/AnthonyVDeCaria/ECE496-FPGA_BlueTooth_App.git,2016-09-17 18:30:06+00:00,,2,AnthonyVDeCaria/ECE496-FPGA_BlueTooth_App,68470835,Verilog,ECE496-FPGA_BlueTooth_App,26007,2,2023-05-01 03:58:42+00:00,[],None
81,https://github.com/DexWen/Interleaver.git,2016-10-18 09:59:53+00:00,Find in the Internet. Classic cods.,1,DexWen/Interleaver,71234569,Verilog,Interleaver,8,2,2019-09-18 12:34:36+00:00,[],None
82,https://github.com/G4GUO/CQTVVerilogDemo.git,2016-10-02 06:53:31+00:00,,0,G4GUO/CQTVVerilogDemo,69783523,Verilog,CQTVVerilogDemo,2,2,2022-03-14 20:13:15+00:00,[],None
83,https://github.com/G4GUO/DATVExpressRaw16.git,2016-10-02 08:08:59+00:00,FPGA code for S2 mode in DATV-Express,0,G4GUO/DATVExpressRaw16,69786103,Verilog,DATVExpressRaw16,135,2,2022-03-14 20:12:19+00:00,[],None
84,https://github.com/jackzhang1992/CPU.git,2016-10-26 06:11:02+00:00,,1,jackzhang1992/CPU,71971923,Verilog,CPU,34552,2,2019-08-29 20:47:42+00:00,[],None
85,https://github.com/tsxxjq/VLIWFPProcessor.git,2016-09-19 14:48:35+00:00,,1,tsxxjq/VLIWFPProcessor,68615622,Verilog,VLIWFPProcessor,257,2,2019-06-19 10:54:38+00:00,[],None
86,https://github.com/kiwih/brainfuck-core.git,2016-09-26 03:14:48+00:00,Synthesizable verilog implementation of a microprocessor core using Brainfuck as its ISA,0,kiwih/brainfuck-core,69208608,Verilog,brainfuck-core,331,2,2023-09-21 07:56:56+00:00,[],
87,https://github.com/CarlRaymond/ice40.git,2016-10-06 23:50:34+00:00,"Experimental projects in Verilog for the Lattice ICE40, using the IceStorm tools",0,CarlRaymond/ice40,70201904,Verilog,ice40,13,2,2019-04-04 12:39:03+00:00,[],None
88,https://github.com/conorpp/altera-openadc.git,2016-11-11 20:06:41+00:00,OpenADC support for Altera Cyclone V,0,conorpp/altera-openadc,73507796,Verilog,altera-openadc,4,2,2018-12-10 03:19:30+00:00,[],None
89,https://github.com/clkwrkunvrs/FPGA.git,2016-11-12 21:36:40+00:00,"This is a combination of verilog and vhdl files from self-taught projects made during my time working in a cyber research lab in Auburn and also projects from coursework in Digital System Design ELEC 4200. The projects were made using an Embedded Micro mojo FPGA, a Zynq 7 zedboard, or a Digitlent Nexys 4 development board.",0,clkwrkunvrs/FPGA,73579858,Verilog,FPGA,22937,2,2024-02-11 04:59:33+00:00,[],None
90,https://github.com/jprltsnz/sd-host.git,2016-10-29 22:52:02+00:00,Verilog SD Host implementation,1,jprltsnz/sd-host,72313533,Verilog,sd-host,866,2,2024-03-31 04:57:54+00:00,[],https://api.github.com/licenses/gpl-3.0
91,https://github.com/secworks/bigmath.git,2016-11-15 07:30:42+00:00,"Project for testing and developing HW-implementations of integer operations. mult, mod, add, div etc.",1,secworks/bigmath,73788002,Verilog,bigmath,7,2,2022-01-29 23:28:29+00:00,[],https://api.github.com/licenses/bsd-2-clause
92,https://github.com/yanagiragi/MIPS-CPU-Pipeline-5-.git,2016-09-23 11:36:04+00:00,Simple MIPS CPU Architecture with basic instruction set implemented with verilog,0,yanagiragi/MIPS-CPU-Pipeline-5-,69019298,Verilog,MIPS-CPU-Pipeline-5-,7,2,2018-03-17 09:12:52+00:00,[],None
93,https://github.com/fusesoc/wb_common.git,2016-09-13 07:10:21+00:00,Common constants and functions for wishbone buses,1,fusesoc/wb_common,68084050,Verilog,wb_common,5,2,2022-01-29 23:14:57+00:00,[],https://api.github.com/licenses/isc
94,https://github.com/rakeshgehalot/AddMul_in_verilog.git,2016-10-21 04:27:06+00:00,Adder and Multipliers ,0,rakeshgehalot/AddMul_in_verilog,71529752,Verilog,AddMul_in_verilog,8,2,2017-03-23 18:28:21+00:00,[],None
95,https://github.com/benjnkns/PhotonCounting.git,2016-10-10 21:13:11+00:00,Single Photon Counting code for FPGA (Altera Cyclone II),0,benjnkns/PhotonCounting,70529267,Verilog,PhotonCounting,2929,2,2023-10-11 02:45:23+00:00,[],None
96,https://github.com/ogvalt/melexis_internship_usart_design_and_verification.git,2016-10-20 13:08:12+00:00,This is the USART verification project,1,ogvalt/melexis_internship_usart_design_and_verification,71464162,Verilog,melexis_internship_usart_design_and_verification,33,2,2023-05-08 12:23:22+00:00,[],None
97,https://github.com/fusesoc/vlog_tb_utils.git,2016-09-12 20:37:20+00:00,Verilog test bench utilities,2,fusesoc/vlog_tb_utils,68045685,Verilog,vlog_tb_utils,4,2,2022-01-29 23:14:14+00:00,[],https://api.github.com/licenses/isc
98,https://github.com/EdieS/IRIGB.git,2016-09-15 16:27:05+00:00,,0,EdieS/IRIGB,68311202,Verilog,IRIGB,18,2,2020-12-01 09:16:08+00:00,[],None
99,https://github.com/KevinTheGuo/Vegetable-Viking.git,2016-11-11 03:36:13+00:00,"A revolutionary new version of the classic mobile Fruit Ninja game, now on the Alteria DE2-115! Slice veggies with Veggie-Bane, the ancient sword of fabled legend, save the world, and become the next Veggie Viking, today!",0,KevinTheGuo/Vegetable-Viking,73443092,Verilog,Vegetable-Viking,13141,2,2019-04-22 23:37:37+00:00,[],None
100,https://github.com/fu908301/VHDL.git,2016-10-10 07:20:13+00:00,,1,fu908301/VHDL,70462197,Verilog,VHDL,7761,2,2023-03-05 05:03:27+00:00,[],None
101,https://github.com/yimingf/ve370.git,2016-10-18 17:21:23+00:00,course project for ji ve370 fa14 (Introduction to Computer Organization).,0,yimingf/ve370,71272987,Verilog,ve370,168,2,2018-11-17 06:46:33+00:00,[],https://api.github.com/licenses/mit
102,https://github.com/fire-sand/RSA-Verilog.git,2016-10-11 02:40:38+00:00,,1,fire-sand/RSA-Verilog,70548835,Verilog,RSA-Verilog,96,2,2022-03-08 12:58:35+00:00,[],None
103,https://github.com/set-soft/apio-debian.git,2016-10-24 16:17:22+00:00,Debian scripts to create .deb files containing APIO,0,set-soft/apio-debian,71807718,Verilog,apio-debian,33,2,2020-10-05 20:24:15+00:00,[],
104,https://github.com/bt8023cpt/ep2c8q208c8n.vending-machine.git,2016-11-14 05:53:18+00:00,大四上学期电子工艺课程设计：自助投币系统模型,0,bt8023cpt/ep2c8q208c8n.vending-machine,73671379,Verilog,ep2c8q208c8n.vending-machine,6,2,2023-06-25 07:53:47+00:00,[],None
105,https://github.com/sparida/ECE-337-Edge-Detection-on-FPGA.git,2016-11-09 19:10:27+00:00,,0,sparida/ECE-337-Edge-Detection-on-FPGA,73313308,Verilog,ECE-337-Edge-Detection-on-FPGA,15028,2,2021-06-22 05:47:11+00:00,[],None
106,https://github.com/Chun-Feng/Block_RAM_Module_FPGAs.git,2016-09-17 17:36:08+00:00,Block RAMs (BRAMs) provide two types: two ports or dual-ports mode on FPGAs.,0,Chun-Feng/Block_RAM_Module_FPGAs,68467628,Verilog,Block_RAM_Module_FPGAs,27,2,2023-05-16 06:58:07+00:00,[],None
107,https://github.com/sxr4316/2.0.SingleResourceMCAC.git,2016-09-19 17:34:09+00:00,"Verilog Implementation of a 32 Channel ADPCM Encoder Decoder, which uses a AMBER Core to run a firmware and a dedicated Co-processor to perform fixed-point floating arithmetic to perform the Encoding the Pulse Code Modulated Data stream into Adaptive Differential Pulse Code Modulated data form, which requires lesser bandwidth compared to the original PCM coded data",1,sxr4316/2.0.SingleResourceMCAC,68629819,Verilog,2.0.SingleResourceMCAC,62316,2,2019-08-23 20:54:16+00:00,[],https://api.github.com/licenses/apache-2.0
108,https://github.com/bhagyasr/MD5-Cracker.git,2016-11-04 18:26:06+00:00,"Verilog HDL Project which has MD5 Algorithm (128 bit Hash value),Computation and Cracker",1,bhagyasr/MD5-Cracker,72874634,Verilog,MD5-Cracker,319,2,2022-10-13 15:01:01+00:00,[],None
109,https://github.com/bt8023cpt/ep2c8q208c8n.electronic-watch.git,2016-11-14 05:51:19+00:00,大三上学期FPGA课程设计：电子表,0,bt8023cpt/ep2c8q208c8n.electronic-watch,73671243,Verilog,ep2c8q208c8n.electronic-watch,405,2,2023-06-22 05:14:43+00:00,[],None
110,https://github.com/patiltanmay/VLIW.git,2016-10-25 07:58:13+00:00,,0,patiltanmay/VLIW,71873284,Verilog,VLIW,1165,2,2019-06-19 11:07:37+00:00,[],None
111,https://github.com/ItsSaravananRajendran/TimeDivisionMultiplexing.git,2016-10-30 16:02:12+00:00,A small tdm application where one of 4 user gets 1 clock cycle to transmit their data in a ring fashion,0,ItsSaravananRajendran/TimeDivisionMultiplexing,72359533,Verilog,TimeDivisionMultiplexing,2,2,2024-03-11 09:40:16+00:00,[],None
112,https://github.com/AtivJoshi/matrix-inversion-verilog.git,2016-10-07 09:54:02+00:00,Behavioral implementation for inverting a 5X5 matrix,2,AtivJoshi/matrix-inversion-verilog,70234856,Verilog,matrix-inversion-verilog,100,2,2023-07-21 08:56:57+00:00,[],None
113,https://github.com/clementcole/Reverse_Compile_To_VHDL.git,2016-09-26 21:09:33+00:00,A reverse compiler project to turn c++ code into vhdl and data flow graphs.,0,clementcole/Reverse_Compile_To_VHDL,69293022,Verilog,Reverse_Compile_To_VHDL,5635,2,2023-09-07 05:40:23+00:00,[],None
114,https://github.com/sususweet/74LSXX_LIB.git,2016-10-16 15:03:19+00:00,,0,sususweet/74LSXX_LIB,71057647,Verilog,74LSXX_LIB,28,2,2021-03-14 02:43:56+00:00,[],None
115,https://github.com/huihui-v/Single_cycled_CPU.git,2016-11-09 09:27:07+00:00,中山大学 数据科学与计算机学院 计算机科学 计算机组成原理 实验二,1,huihui-v/Single_cycled_CPU,73269199,Verilog,Single_cycled_CPU,6,2,2023-11-03 15:37:15+00:00,[],None
116,https://github.com/juanjosedq/SDHost.git,2016-11-08 13:25:05+00:00,,0,juanjosedq/SDHost,73188227,Verilog,SDHost,5583,2,2023-09-08 17:16:53+00:00,[],None
117,https://github.com/maqingnian/Serial_inverter_CPLD.git,2016-10-09 10:00:40+00:00,主控制器SCBV3.0在串联逆变模式下CPLD的程序,0,maqingnian/Serial_inverter_CPLD,70394484,Verilog,Serial_inverter_CPLD,6,1,2022-08-02 00:38:11+00:00,[],None
118,https://github.com/vipinkmenon/MEC_8085.git,2016-10-06 10:39:08+00:00,,0,vipinkmenon/MEC_8085,70144639,Verilog,MEC_8085,13,1,2018-12-21 23:30:02+00:00,[],None
119,https://github.com/15pratik/MatrixInverse.git,2016-10-07 13:16:39+00:00,Inverse of a 5*5 matrix in verilog,1,15pratik/MatrixInverse,70248078,Verilog,MatrixInverse,445,1,2020-07-02 04:14:26+00:00,[],None
120,https://github.com/jeffthardy/vivado_ip.git,2016-10-15 19:04:48+00:00,,0,jeffthardy/vivado_ip,71007671,Verilog,vivado_ip,53,1,2018-12-21 23:38:53+00:00,[],None
121,https://github.com/rakeshgehalot/AudioPlayer_on_FPGA.git,2016-10-21 04:44:11+00:00,Make Audio Player on Virtex 5 FPGA,0,rakeshgehalot/AudioPlayer_on_FPGA,71530551,Verilog,AudioPlayer_on_FPGA,43,1,2021-04-17 05:48:56+00:00,[],None
122,https://github.com/Alfons0329/DLAB_Fall_2016.git,2016-10-06 05:49:52+00:00,Digital Circuit Lab homework Prof. TerngYin Hsu @ CS.NCTU Taiwan,0,Alfons0329/DLAB_Fall_2016,70126525,Verilog,DLAB_Fall_2016,47,1,2020-03-01 13:46:41+00:00,[],None
123,https://github.com/SamKLowe/test-repo.git,2016-11-08 18:04:25+00:00,,0,SamKLowe/test-repo,73213057,Verilog,test-repo,5131,1,2021-05-15 23:05:17+00:00,[],None
124,https://github.com/Elphel/x359.git,2016-09-23 23:43:27+00:00,mirror of https://git.elphel.com/Elphel/x359,3,Elphel/x359,69068066,Verilog,x359,292,1,2019-02-08 23:53:38+00:00,"['verilog', 'open-core', 'fpga', 'xilinx', 'spartan-3e-family', 'multiplexer']",None
125,https://github.com/LBerrospe/Verilog.git,2016-10-02 05:16:25+00:00,,0,LBerrospe/Verilog,69780364,Verilog,Verilog,5075,1,2019-03-11 18:17:30+00:00,[],None
126,https://github.com/ouabache/socgen_CDE.git,2016-09-09 21:59:18+00:00,socgen common design environment,0,ouabache/socgen_CDE,67835377,Verilog,socgen_CDE,41,1,2022-06-12 16:11:43+00:00,[],None
127,https://github.com/anushreerankawat/Matrix_Inverse.git,2016-10-07 17:03:53+00:00,This verilog code takes a 5x5 matrix as an input and generates it's inverse,0,anushreerankawat/Matrix_Inverse,70266573,Verilog,Matrix_Inverse,12,1,2022-05-05 02:52:41+00:00,[],None
128,https://github.com/fusesoc/cdc_utils.git,2016-09-28 06:43:46+00:00,Verilog CDC implementations,0,fusesoc/cdc_utils,69434044,Verilog,cdc_utils,2,1,2024-04-09 12:44:50+00:00,[],None
129,https://github.com/ogvalt/hardware_design_course_mips_core.git,2016-10-10 08:58:43+00:00,MIPS core describe on Verilog with some test provided,0,ogvalt/hardware_design_course_mips_core,70470306,Verilog,hardware_design_course_mips_core,68,1,2023-05-08 12:27:09+00:00,[],None
130,https://github.com/xupsh/Projects-in-Video.git,2016-10-18 02:37:48+00:00,,0,xupsh/Projects-in-Video,71201693,Verilog,Projects-in-Video,421,1,2018-11-02 21:48:56+00:00,[],None
131,https://github.com/alangarf/dlg2456_spi.git,2016-11-07 06:24:48+00:00,VHDL design for an XC9536 to provide a SPI interface to an 8bit DLG2456 LED display,0,alangarf/dlg2456_spi,73048451,Verilog,dlg2456_spi,3,1,2024-03-06 23:44:14+00:00,[],https://api.github.com/licenses/mit
132,https://github.com/picus3/2048-Verilog.git,2016-09-11 23:52:03+00:00,,1,picus3/2048-Verilog,67960793,Verilog,2048-Verilog,9,1,2018-06-02 03:20:29+00:00,[],None
133,https://github.com/mohannad-abwah/intel8080.git,2016-09-22 03:57:26+00:00,An open source implementation of the intel8080 CPU.,0,mohannad-abwah/intel8080,68882966,Verilog,intel8080,7,1,2019-04-22 09:14:24+00:00,[],None
134,https://github.com/jeasinema/HKRMIPS.git,2016-11-16 13:48:03+00:00,An implementation of MIPS32 Release2,0,jeasinema/HKRMIPS,73924313,Verilog,HKRMIPS,5664,1,2017-11-18 02:24:06+00:00,[],None
135,https://github.com/SiLab-Bonn/DHPTMT.git,2016-09-29 13:41:24+00:00,DHPT Mass Testing Environment,0,SiLab-Bonn/DHPTMT,69571253,Verilog,DHPTMT,210,1,2020-03-27 12:57:59+00:00,[],None
136,https://github.com/Krutarth007/Linear_Algebra_inverse_matrix.git,2016-10-07 09:44:35+00:00,,0,Krutarth007/Linear_Algebra_inverse_matrix,70234221,Verilog,Linear_Algebra_inverse_matrix,14,1,2019-06-11 02:44:40+00:00,[],None
137,https://github.com/ouabache/socgen_BFMs.git,2016-09-14 00:24:28+00:00,simulation bus function models,0,ouabache/socgen_BFMs,68158580,Verilog,socgen_BFMs,7,1,2022-06-12 16:11:26+00:00,[],None
138,https://github.com/RohitBhatta/Verilog-PPC-Advanced.git,2016-09-12 03:07:19+00:00,Implement more instructions,0,RohitBhatta/Verilog-PPC-Advanced,67971121,Verilog,Verilog-PPC-Advanced,8,1,2020-08-28 08:12:57+00:00,[],None
139,https://github.com/develone/verilog_myhdl_cosimulation_and_verilator.git,2016-10-16 15:49:49+00:00,learning verilog simulation using myhdl cosimulation & verilator ,0,develone/verilog_myhdl_cosimulation_and_verilator,71060463,Verilog,verilog_myhdl_cosimulation_and_verilator,156,1,2021-02-04 05:24:50+00:00,[],None
140,https://github.com/Janvipatel44/inverse_matrix.git,2016-10-07 13:14:21+00:00,Inverse of matrix using Gauss Jordan elimination method.,0,Janvipatel44/inverse_matrix,70247905,Verilog,inverse_matrix,107,1,2024-02-26 11:00:38+00:00,[],None
141,https://github.com/UMCUGenetics/Dx_tracks.git,2016-10-31 15:42:30+00:00,,0,UMCUGenetics/Dx_tracks,72451353,Verilog,Dx_tracks,2881,1,2023-06-05 07:39:54+00:00,[],
142,https://github.com/v1X3Q0/SAR-Imager_FSU-FAMU-COE_Northrop-Grumman.git,2016-10-01 22:01:50+00:00,Using radar to develop a ranged metal detector.,1,v1X3Q0/SAR-Imager_FSU-FAMU-COE_Northrop-Grumman,69766238,Verilog,SAR-Imager_FSU-FAMU-COE_Northrop-Grumman,35282,1,2017-05-20 16:18:07+00:00,[],None
143,https://github.com/RohitBhatta/Verilog-PPC-Realistic.git,2016-09-12 03:06:05+00:00,Work with more realistic memory in Verilog,0,RohitBhatta/Verilog-PPC-Realistic,67971061,Verilog,Verilog-PPC-Realistic,6,1,2020-08-28 08:12:59+00:00,[],None
144,https://github.com/donglee-ECE/vga.git,2016-11-08 11:33:36+00:00,vga接口的fpga实现,0,donglee-ECE/vga,73179946,Verilog,vga,3,1,2021-04-23 08:42:25+00:00,[],None
145,https://github.com/malcolmwhat/signal_proc_hardware.git,2016-09-13 23:17:16+00:00,Lab work for Signal Processing Hardware course at McGill University.,0,malcolmwhat/signal_proc_hardware,68155129,Verilog,signal_proc_hardware,3635,1,2021-01-13 07:40:10+00:00,[],None
146,https://github.com/bill-bateman/SpaceWars.git,2016-10-22 22:05:27+00:00,Verilog project for ECE241 Digital Systems. Created by Bill Bateman and Adham Husseini.,0,bill-bateman/SpaceWars,71668214,Verilog,SpaceWars,143,1,2022-05-02 18:39:00+00:00,[],None
147,https://github.com/tarabassir/PWM.git,2016-10-24 04:27:10+00:00,Verilog implementing of PWM to control the brightness of tri-color LEDs on the NEXYS 4 FPGA board.,0,tarabassir/PWM,71751710,Verilog,PWM,18,1,2023-09-11 04:51:20+00:00,[],https://api.github.com/licenses/gpl-3.0
148,https://github.com/KuanYuChang/MIPS-PipelinedCPU.git,2016-10-01 12:44:48+00:00,Implement simple MIPS Pipe CPU using verilog,0,KuanYuChang/MIPS-PipelinedCPU,69738240,Verilog,MIPS-PipelinedCPU,149,1,2023-01-28 12:49:55+00:00,[],None
149,https://github.com/immortal3/InverseMatrixonFPGA.git,2016-10-06 12:38:22+00:00,,0,immortal3/InverseMatrixonFPGA,70152542,Verilog,InverseMatrixonFPGA,12,1,2021-05-16 20:42:53+00:00,[],None
150,https://github.com/remustawfik/Verilog-ECE241.git,2016-10-15 01:16:49+00:00,ECE241 code sharing,1,remustawfik/Verilog-ECE241,70958156,Verilog,Verilog-ECE241,33,1,2020-12-18 22:23:44+00:00,[],None
151,https://github.com/kmd178/Digital_Systems_lab2_UART.git,2016-10-28 11:50:43+00:00,Implementation of serial data transfer between two distinct systems running different clocks using the Universal Asynchronous Receiver&Transmitter protocol. The system consists of a UART transmitter and a UART reciever with a single serial connection between them. The bitstream transmitted is utilized by the reciever to drive the 7segment display implemented in the previous assignment.,0,kmd178/Digital_Systems_lab2_UART,72203213,Verilog,Digital_Systems_lab2_UART,5499,1,2018-11-03 00:18:51+00:00,[],None
152,https://github.com/danthemango/IC7400.git,2016-11-09 23:33:15+00:00,Simulation of some 7400 series circuits in icarus verilog,0,danthemango/IC7400,73330067,Verilog,IC7400,10,1,2017-12-07 03:30:17+00:00,[],https://api.github.com/licenses/mit
153,https://github.com/alybaracat/Digital-Synthesizer-.git,2016-11-04 17:43:51+00:00,,0,alybaracat/Digital-Synthesizer-,72871414,Verilog,Digital-Synthesizer-,808,1,2020-01-16 00:32:45+00:00,[],None
154,https://github.com/Priya2996/MatrixInverse.git,2016-10-07 13:37:42+00:00,,0,Priya2996/MatrixInverse,70249934,Verilog,MatrixInverse,418,1,2022-05-05 02:48:22+00:00,[],None
155,https://github.com/henesy/CPRE281.git,2016-10-05 21:58:36+00:00,A compilation of assignments/projects for Iowa State University's CprE 281 course with Dr. Stoytchev,3,henesy/CPRE281,70102709,Verilog,CPRE281,50714,1,2022-02-22 19:14:12+00:00,[],None
156,https://github.com/kevprakoso/VLSI.git,2016-10-01 12:01:24+00:00,,0,kevprakoso/VLSI,69736325,Verilog,VLSI,88375,1,2016-10-25 11:57:40+00:00,[],None
157,https://github.com/abemac/stt-to-verilog.git,2016-09-26 14:52:08+00:00,Converts state transition tables into high-level style Verilog for use in Yosys. ,0,abemac/stt-to-verilog,69260923,Verilog,stt-to-verilog,6344,1,2018-04-08 18:15:58+00:00,[],None
158,https://github.com/0xCC00FFEE/21-bit-Softcore-Processor.git,2016-10-14 16:27:25+00:00,A 21-bit Softcore custom FPGA-Based Microprocessor based on Altera de1-soc FPGA kit,1,0xCC00FFEE/21-bit-Softcore-Processor,70927876,Verilog,21-bit-Softcore-Processor,39,1,2019-04-02 22:47:06+00:00,[],None
159,https://github.com/unia-sik/scct.git,2016-10-19 18:05:15+00:00,Simple Capture/Compare Timer,1,unia-sik/scct,71385432,Verilog,scct,22,1,2016-10-19 18:12:09+00:00,[],https://api.github.com/licenses/gpl-3.0
160,https://github.com/kennethlimcp/50.002-mojo.git,2016-10-19 16:43:56+00:00,Lucid code for Mojo FPGA,1,kennethlimcp/50.002-mojo,71378432,Verilog,50.002-mojo,89,1,2017-07-20 12:04:07+00:00,[],None
161,https://github.com/StefanRvO/ROB_ELEC.git,2016-11-16 11:26:20+00:00,Vivado project for Robot electronics 1 on SDU,1,StefanRvO/ROB_ELEC,73913467,Verilog,ROB_ELEC,99112,1,2019-01-22 06:10:21+00:00,[],None
162,https://github.com/Ammmmnn/VLIW_SYNTHESIS.git,2016-11-11 05:28:52+00:00,,0,Ammmmnn/VLIW_SYNTHESIS,73448616,Verilog,VLIW_SYNTHESIS,0,1,2018-04-29 00:21:43+00:00,[],None
163,https://github.com/jdvalera/CECS460_UART.git,2016-10-25 20:01:01+00:00,,0,jdvalera/CECS460_UART,71934060,Verilog,CECS460_UART,36,1,2022-06-10 02:18:06+00:00,[],None
164,https://github.com/Parth1693/Bellman-Ford-ASIC-Design.git,2016-11-04 16:15:12+00:00,ECE 520 ASIC Design Project,1,Parth1693/Bellman-Ford-ASIC-Design,72864346,Verilog,Bellman-Ford-ASIC-Design,2815,1,2021-09-17 03:11:25+00:00,[],None
165,https://github.com/raash1d/smart-traffic-light-controller.git,2016-10-02 02:18:22+00:00,"A Mealy Finite State Machine (FSM), developed in Verilog, designed to control traffic lights at a crossroad having a major road (main road) and a minor road (side road).",0,raash1d/smart-traffic-light-controller,69774510,Verilog,smart-traffic-light-controller,1423,1,2022-05-03 10:38:07+00:00,[],None
166,https://github.com/LMcBee95/FFT.git,2016-11-10 02:23:16+00:00,,0,LMcBee95/FFT,73339651,Verilog,FFT,49815,1,2017-08-13 17:20:37+00:00,[],None
167,https://github.com/hardwood89/StanfordNoC.git,2016-10-10 08:27:52+00:00,Stanford Network-On-Chip,0,hardwood89/StanfordNoC,70467553,Verilog,StanfordNoC,764,1,2023-01-09 06:47:33+00:00,[],https://api.github.com/licenses/bsd-2-clause
168,https://github.com/sanchit97/ELD-Assignment-9.git,2016-10-21 16:56:17+00:00,"Flip Flops D,T and Ripple Counter",0,sanchit97/ELD-Assignment-9,71583271,Verilog,ELD-Assignment-9,1,1,2022-03-09 13:04:54+00:00,[],None
169,https://github.com/chaoyang0717/Verilog.git,2016-11-07 08:08:24+00:00,,0,chaoyang0717/Verilog,73055659,Verilog,Verilog,7,1,2019-03-11 20:35:05+00:00,[],None
170,https://github.com/Jeet0204/Matrix_Inverse.git,2016-10-07 12:58:52+00:00,Inverse of a matrix in verilog,0,Jeet0204/Matrix_Inverse,70246703,Verilog,Matrix_Inverse,152,1,2022-05-05 02:50:51+00:00,[],None
171,https://github.com/ollie299792458/Comp-Sci-Course.git,2016-10-07 16:41:49+00:00,"Work in ML, SQL and Java that is part of the Cambridge University Computer Science course",0,ollie299792458/Comp-Sci-Course,70264899,Verilog,Comp-Sci-Course,640679,1,2019-06-04 22:19:00+00:00,[],None
172,https://github.com/samprager/x300_GPR.git,2016-10-11 23:31:24+00:00,,2,samprager/x300_GPR,70643847,Verilog,x300_GPR,37968,1,2023-03-01 07:07:22+00:00,[],None
173,https://github.com/menghuanlater/Verilog.git,2016-11-13 15:53:46+00:00,verilog projects for cpu,1,menghuanlater/Verilog,73625930,Verilog,Verilog,63,1,2016-11-14 16:48:19+00:00,[],None
174,https://github.com/jackkoenig/verilator-issue.git,2016-11-03 17:14:57+00:00,,0,jackkoenig/verilator-issue,72768668,Verilog,verilator-issue,9,1,2017-05-17 17:40:56+00:00,[],https://api.github.com/licenses/apache-2.0
175,https://github.com/tsukuba/EasyFreq.git,2016-11-10 08:19:54+00:00,周波数を簡易的に測定するよ,0,tsukuba/EasyFreq,73361025,Verilog,EasyFreq,16900,1,2016-11-14 00:03:12+00:00,[],None
176,https://github.com/lkwq007/carry-select-adder.git,2016-10-27 02:09:37+00:00,pipeline adder 32bit,0,lkwq007/carry-select-adder,72062154,Verilog,carry-select-adder,306,1,2023-09-28 10:37:04+00:00,[],None
177,https://github.com/tbackus127/Hackathon2016-CPU.git,2016-09-17 20:55:17+00:00,The CPU we made for Hack Potsdam 2016,0,tbackus127/Hackathon2016-CPU,68477749,Verilog,Hackathon2016-CPU,66,1,2016-09-22 19:46:06+00:00,[],None
178,https://github.com/hdlguy/kcu105_pcie_test.git,2016-09-13 23:57:59+00:00,testing some new features of the Ultrascale PCIe port.,1,hdlguy/kcu105_pcie_test,68157207,Verilog,kcu105_pcie_test,313,1,2021-05-12 20:49:39+00:00,[],None
179,https://github.com/static-code-generators/armcpu.git,2016-09-27 09:48:48+00:00,A baby ARM CPU in Verilog,1,static-code-generators/armcpu,69342491,Verilog,armcpu,1068,1,2021-03-28 12:10:53+00:00,[],None
180,https://github.com/JayMohta/InverseofMatrix.git,2016-10-07 17:46:55+00:00,,0,JayMohta/InverseofMatrix,70269636,Verilog,InverseofMatrix,313,1,2022-05-04 08:25:28+00:00,[],None
181,https://github.com/CompArchFA16/Lab0.git,2016-09-21 14:43:18+00:00,Full Adder on FPGA,14,CompArchFA16/Lab0,68826668,Verilog,Lab0,5,1,2023-08-21 18:02:03+00:00,[],None
182,https://github.com/jwildey/ec601GPSproject.git,2016-09-26 22:46:45+00:00,GPS Hardware - DIY GPS receiver,3,jwildey/ec601GPSproject,69299048,Verilog,ec601GPSproject,121252,1,2018-12-23 11:08:31+00:00,[],None
183,https://github.com/linncy/Verilog.git,2016-10-27 17:02:16+00:00,Verilog Code,0,linncy/Verilog,72129802,Verilog,Verilog,5,1,2023-01-28 19:17:58+00:00,[],None
184,https://github.com/GaoYingGRE/dcache.git,2016-11-15 21:25:18+00:00,,0,GaoYingGRE/dcache,73856566,Verilog,dcache,4,1,2021-04-17 16:50:00+00:00,[],None
185,https://github.com/satputeaditya/multi_level_cla.git,2016-10-19 10:21:04+00:00,multi level (3 levels) CLA logic for implementing 16/32/64 adders using 4 bit and 8 bit adder groups,0,satputeaditya/multi_level_cla,71345384,Verilog,multi_level_cla,16,1,2018-05-07 16:52:13+00:00,[],https://api.github.com/licenses/mit
186,https://github.com/msoeken/iwls2017-contest.git,2016-10-31 18:22:55+00:00,IWLS 2017 programming contest,1,msoeken/iwls2017-contest,72465647,Verilog,iwls2017-contest,2756,1,2022-12-08 23:50:31+00:00,[],https://api.github.com/licenses/mit
187,https://github.com/edolinsky/cpen311.git,2016-09-15 17:29:22+00:00,UBC Digital Systems Design Course,0,edolinsky/cpen311,68315769,Verilog,cpen311,236,1,2023-11-23 07:08:05+00:00,[],None
188,https://github.com/kbop543-zz/Maze-To-the-Moon.git,2016-10-07 17:38:44+00:00,"Coded with Verilog, made to display on VGA and work with inputs and HEX outputs on a FPGA.",0,kbop543-zz/Maze-To-the-Moon,70269063,Verilog,Maze-To-the-Moon,30774,1,2018-12-28 01:53:32+00:00,[],None
189,https://github.com/conorpp/crispy-pancake.git,2016-09-26 05:29:15+00:00,Altera technology based clock glitcher for injecting faults,1,conorpp/crispy-pancake,69215909,Verilog,crispy-pancake,2043,1,2018-02-02 17:57:54+00:00,[],None
190,https://github.com/andrewandrepowell/de0_nano_clap_clap_light.git,2016-10-12 02:44:49+00:00,DE0 Nano project to turn a light on and off by clapping into an attached microphone.,0,andrewandrepowell/de0_nano_clap_clap_light,70655799,Verilog,de0_nano_clap_clap_light,66831,1,2018-10-04 19:19:24+00:00,[],None
191,https://github.com/SccsAtmtn/FSK-Communication-System.git,2016-11-02 12:41:50+00:00,,0,SccsAtmtn/FSK-Communication-System,72638817,Verilog,FSK-Communication-System,36,1,2021-09-15 20:02:14+00:00,[],None
192,https://github.com/GilbertZhang/1D-8-bit-ALU-.git,2016-10-18 01:34:00+00:00,50.002 1D checkoff1,1,GilbertZhang/1D-8-bit-ALU-,71196773,Verilog,1D-8-bit-ALU-,1374,1,2018-10-28 12:29:09+00:00,[],None
193,https://github.com/bmeneghini/processor.git,2016-09-30 20:20:50+00:00,"This repository contains a simple processor written in Verilog hardware description language, some reports (written in pt-BR)  and simulations that I made while ago.",0,bmeneghini/processor,69699372,Verilog,processor,3096,1,2017-05-07 04:33:21+00:00,[],None
194,https://github.com/urvishtank/FPGA.git,2016-10-07 12:34:34+00:00,Matrix inversion on FPGA,0,urvishtank/FPGA,70244949,Verilog,FPGA,154,1,2020-08-24 05:34:07+00:00,[],None
195,https://github.com/qiaoruiyt/ALU.git,2016-10-20 15:07:00+00:00,Mojo v3 8-bit ALU ,1,qiaoruiyt/ALU,71474992,Verilog,ALU,1176,1,2021-01-05 09:44:56+00:00,[],None
196,https://github.com/hcabrera-/atto.git,2016-10-12 22:53:45+00:00,Small footprint router for NoC targeting FPGA devices,0,hcabrera-/atto,70748319,Verilog,atto,48,1,2023-09-10 08:27:31+00:00,[],https://api.github.com/licenses/gpl-3.0
197,https://github.com/Chun-Feng/LVT_Writes_Method.git,2016-09-17 16:18:00+00:00,"Live Value Table (LVT-based) techniques is increasing write ports method, and using table to track the latest address data.",0,Chun-Feng/LVT_Writes_Method,68463319,Verilog,LVT_Writes_Method,53,1,2023-12-26 01:46:47+00:00,[],None
198,https://github.com/saiekumar/openMSP430_peripherals.git,2016-10-30 06:25:14+00:00,Additional peripherals developed for openMSP430,0,saiekumar/openMSP430_peripherals,72332208,Verilog,openMSP430_peripherals,7,1,2019-10-29 05:40:48+00:00,[],None
199,https://github.com/abdelrahman-gaber/Assertion-based-Coverage-CAD-Tool.git,2016-11-02 14:06:24+00:00,"Our B.Sc. Graduation Project in Alexandria University, with collaboration with Mentor Graphics Egypt. ",0,abdelrahman-gaber/Assertion-based-Coverage-CAD-Tool,72645852,Verilog,Assertion-based-Coverage-CAD-Tool,4528,1,2023-01-25 16:04:00+00:00,[],https://api.github.com/licenses/mit
200,https://github.com/jeffthardy/zynq_neopixel.git,2016-10-09 01:53:15+00:00,neopixel FPGA driver,0,jeffthardy/zynq_neopixel,70368646,Verilog,zynq_neopixel,30,1,2018-12-21 23:38:32+00:00,[],None
201,https://github.com/lycarter/6.111.git,2016-10-01 05:55:04+00:00,"6.111 code, yay verilog",0,lycarter/6.111,69722077,Verilog,6.111,27568,1,2022-08-24 09:44:04+00:00,[],None
202,https://github.com/meenuh/SPI-Interface-SRAM.git,2016-11-07 19:05:38+00:00,,1,meenuh/SPI-Interface-SRAM,73111213,Verilog,SPI-Interface-SRAM,4,1,2024-02-16 13:21:39+00:00,[],None
203,https://github.com/kalpeshpatil/PipelineRISC.git,2016-10-09 22:44:58+00:00,,0,kalpeshpatil/PipelineRISC,70434817,Verilog,PipelineRISC,4175,1,2019-03-27 02:29:02+00:00,[],None
204,https://github.com/emmadrigal/TicTacToe_Verilog.git,2016-09-29 14:01:40+00:00,,0,emmadrigal/TicTacToe_Verilog,69573061,Verilog,TicTacToe_Verilog,62,1,2018-12-18 02:34:29+00:00,[],None
205,https://github.com/tchandrahas/Computer-Architecture-Project.git,2016-09-16 18:05:49+00:00,Course Project for Computer Architecture(CS F342) -2nd semester 2016-2017 at BITS Pilani Hyderabad Campus ,0,tchandrahas/Computer-Architecture-Project,68403496,Verilog,Computer-Architecture-Project,4,1,2023-03-07 07:03:53+00:00,"['computer-architecture', 'verilog', 'processor', 'bits-pilani-hyderabad-campus']",https://api.github.com/licenses/mit
206,https://github.com/C-L-G/video_addr_loop.git,2016-09-09 09:55:14+00:00,视频帧率变换,0,C-L-G/video_addr_loop,67787859,Verilog,video_addr_loop,4,1,2020-12-24 02:53:45+00:00,[],None
207,https://github.com/tanelikaivola/blinkenlichten.git,2016-10-28 09:25:48+00:00,"T2.fi 2016 Challenge, Part 5. Running on a real hardware.",1,tanelikaivola/blinkenlichten,72193681,Verilog,blinkenlichten,48,1,2016-10-28 12:52:37+00:00,[],https://api.github.com/licenses/mit
208,https://github.com/Chunyang2015/adder.git,2016-11-08 08:19:16+00:00,Git + Verification flow learning,0,Chunyang2015/adder,73164332,Verilog,adder,27,1,2022-06-16 00:42:09+00:00,[],None
209,https://github.com/RaviTharaka/CacheArchitecture.git,2016-09-19 18:26:28+00:00,Cache architecture for the risc-v implementation project,1,RaviTharaka/CacheArchitecture,68633932,Verilog,CacheArchitecture,11351,1,2021-05-17 13:09:27+00:00,[],None
210,https://github.com/ekarthik123/Jcounter.git,2016-10-28 17:55:43+00:00,johnson counter in verilog,0,ekarthik123/Jcounter,72229918,Verilog,Jcounter,0,1,2016-10-28 17:56:56+00:00,[],None
211,https://github.com/develone/catboard_yosys.git,2016-10-24 00:54:43+00:00,,0,develone/catboard_yosys,71739416,Verilog,catboard_yosys,3845,1,2021-02-04 05:23:11+00:00,[],None
212,https://github.com/mwyzhao/SomeZelda.git,2016-11-17 03:40:43+00:00,Parts of The Legend of Zelda (1986) in hardware for the Altera DE1-SOC,1,mwyzhao/SomeZelda,73987455,Verilog,SomeZelda,4604,1,2020-08-16 18:35:43+00:00,[],None
213,https://github.com/tech4me/ECE241-project-PIC10-compatible-CPU.git,2016-11-10 05:21:58+00:00,An implementation of PIC10F202 microcontroller with output to VGA display on FPGA,1,tech4me/ECE241-project-PIC10-compatible-CPU,73349648,Verilog,ECE241-project-PIC10-compatible-CPU,62,1,2023-12-29 08:04:56+00:00,[],None
214,https://github.com/skho513/FPGA---Simple-Calculator.git,2016-10-14 05:40:54+00:00,Programming in Verilog HDL for MECHENG 371 (Digital Circuit Design),2,skho513/FPGA---Simple-Calculator,70877613,Verilog,FPGA---Simple-Calculator,1481,1,2024-04-06 11:11:37+00:00,[],None
215,https://github.com/CGUSystemCourses/ComputerOrg-2016.git,2016-09-11 19:19:59+00:00,,0,CGUSystemCourses/ComputerOrg-2016,67949485,Verilog,ComputerOrg-2016,15743,0,2016-09-29 17:17:51+00:00,[],None
216,https://github.com/crusch/ProcessorPipeline.git,2016-09-16 00:50:44+00:00,Individual project; Processor with pipeline but no branch prediction. Mostly here for comparison to BranchPredictor. README contains assignment description from professor. Fall 2015.,0,crusch/ProcessorPipeline,68342847,Verilog,ProcessorPipeline,12,0,2016-09-16 00:53:00+00:00,[],None
217,https://github.com/ammarsubei/ECE366-VerilogLab.git,2016-09-18 01:00:54+00:00,All projects for ECE 366 (Computer Organization 2) lab sessions for Verilog using ModelSim,0,ammarsubei/ECE366-VerilogLab,68486455,Verilog,ECE366-VerilogLab,265,0,2016-09-18 01:05:31+00:00,[],None
218,https://github.com/ybch14/Verilog-Experiment.git,2016-09-10 07:09:16+00:00,,0,ybch14/Verilog-Experiment,67856721,Verilog,Verilog-Experiment,3335,0,2017-08-08 07:07:45+00:00,[],None
219,https://github.com/yanagiragi/MIPS-CPU-Pipeline-6-.git,2016-09-23 03:59:46+00:00,Simple MIPS CPU Architecture with basic instruction set implemented with verilog and Nexus4,0,yanagiragi/MIPS-CPU-Pipeline-6-,68987341,Verilog,MIPS-CPU-Pipeline-6-,12,0,2016-11-18 22:47:17+00:00,[],None
220,https://github.com/alePereira/TP1INF8500.git,2016-09-28 17:38:55+00:00,,0,alePereira/TP1INF8500,69488012,Verilog,TP1INF8500,951,0,2016-09-28 17:41:09+00:00,[],None
221,https://github.com/Sebas95/ProyectoTaller2.git,2016-09-29 14:00:50+00:00,,0,Sebas95/ProyectoTaller2,69572990,Verilog,ProyectoTaller2,1342,0,2016-10-10 03:29:00+00:00,[],None
222,https://github.com/anujnr/bsg_accel.git,2016-09-30 09:29:49+00:00,,2,anujnr/bsg_accel,69653644,Verilog,bsg_accel,149,0,2016-09-30 11:46:29+00:00,[],None
223,https://github.com/Steven-Cox/Verilog-Processor.git,2016-10-04 02:17:35+00:00,,0,Steven-Cox/Verilog-Processor,69927771,Verilog,Verilog-Processor,3,0,2016-10-04 02:17:51+00:00,[],None
224,https://github.com/AndyTertzakian/Baccarat.git,2016-09-29 20:05:38+00:00,The classic card game Baccarat implemented on Hardware.,0,AndyTertzakian/Baccarat,69603572,Verilog,Baccarat,3,0,2016-09-29 20:07:06+00:00,[],None
225,https://github.com/Aaryan-Bhardwaj/LA_inverse.git,2016-10-07 21:46:22+00:00,Linear Algebra Assignment - verilog program to inverse a 5x5 matrix,0,Aaryan-Bhardwaj/LA_inverse,70285265,Verilog,LA_inverse,5,0,2020-03-25 11:29:51+00:00,[],None
226,https://github.com/wasimk1995/MultiCycleCPU.git,2016-10-09 19:56:23+00:00,,0,wasimk1995/MultiCycleCPU,70426925,Verilog,MultiCycleCPU,1806,0,2016-10-09 19:58:10+00:00,[],None
227,https://github.com/Elfuser/NetFPGA10G-KeyFlow.git,2016-10-14 02:29:08+00:00,,0,Elfuser/NetFPGA10G-KeyFlow,70866569,Verilog,NetFPGA10G-KeyFlow,54770,0,2016-10-14 02:43:20+00:00,[],None
228,https://github.com/darkknight2223/Inverse-of-matrix.git,2016-10-05 10:57:10+00:00,Verilog Codes for Inverse of matrix,0,darkknight2223/Inverse-of-matrix,70052147,Verilog,Inverse-of-matrix,676,0,2016-10-08 12:21:47+00:00,[],None
229,https://github.com/akashrajr1/LDL.git,2016-10-06 08:07:43+00:00,,0,akashrajr1/LDL,70134847,Verilog,LDL,1,0,2016-10-06 08:10:05+00:00,[],None
230,https://github.com/NeemaB/CPEN311-lab2.git,2016-10-04 23:45:00+00:00,,0,NeemaB/CPEN311-lab2,70015666,Verilog,CPEN311-lab2,284,0,2016-10-04 23:45:58+00:00,[],None
231,https://github.com/bansi2800/Project.git,2016-10-07 13:24:26+00:00,,1,bansi2800/Project,70248746,Verilog,Project,364,0,2016-10-07 13:26:14+00:00,[],None
232,https://github.com/dhwani12345/LA_Project.git,2016-10-07 12:58:39+00:00,,0,dhwani12345/LA_Project,70246680,Verilog,LA_Project,339,0,2016-10-07 13:14:07+00:00,[],None
233,https://github.com/MhSolanki/inversematrixinVerilog.git,2016-10-07 18:22:24+00:00,,0,MhSolanki/inversematrixinVerilog,70272026,Verilog,inversematrixinVerilog,3,0,2016-10-07 18:24:33+00:00,[],None
234,https://github.com/marcelo-lemos/Datapath.git,2016-10-27 01:03:48+00:00,,0,marcelo-lemos/Datapath,72058078,Verilog,Datapath,3,0,2016-10-27 12:29:40+00:00,[],None
235,https://github.com/Israelbcneto/Israel_uC_PEM.git,2016-10-27 03:43:05+00:00,fazer um microprocessador,0,Israelbcneto/Israel_uC_PEM,72068542,Verilog,Israel_uC_PEM,21162,0,2016-11-04 07:39:32+00:00,[],None
236,https://github.com/kernelpanics/Grad.git,2016-10-24 17:41:51+00:00,Final Project,0,kernelpanics/Grad,71815043,Verilog,Grad,87399,0,2016-10-24 20:37:32+00:00,[],https://api.github.com/licenses/gpl-3.0
237,https://github.com/oiwic/AD9516_3.git,2016-10-21 07:08:29+00:00,Build project!,1,oiwic/AD9516_3,71539352,Verilog,AD9516_3,1037,0,2016-10-21 07:18:32+00:00,[],None
238,https://github.com/IntricateInk/comstruct1D.git,2016-10-20 13:55:40+00:00,MOJOJOJO,0,IntricateInk/comstruct1D,71468470,Verilog,comstruct1D,440,0,2016-10-21 01:40:48+00:00,[],None
239,https://github.com/CompArch2016/Exp03.git,2016-10-25 09:27:27+00:00,,0,CompArch2016/Exp03,71880986,Verilog,Exp03,46,0,2016-10-25 09:31:29+00:00,[],None
240,https://github.com/sanchit97/ELD-Assignment10.git,2016-10-28 12:50:27+00:00,Priority Encoder and FPGA upload,0,sanchit97/ELD-Assignment10,72206933,Verilog,ELD-Assignment10,7,0,2016-10-28 12:54:50+00:00,[],None
241,https://github.com/iammrmonkey/stuff.git,2016-11-01 07:10:02+00:00,,0,iammrmonkey/stuff,72512596,Verilog,stuff,4489,0,2016-11-01 17:48:01+00:00,[],None
242,https://github.com/Julianarch/III-Proyecto-Pico.git,2016-11-02 16:10:27+00:00,RTC+PS2+VGA,0,Julianarch/III-Proyecto-Pico,72657619,Verilog,III-Proyecto-Pico,18,0,2016-11-02 16:18:26+00:00,[],None
243,https://github.com/Elijah-Theander/BASYS_3_WS2812B_LED.git,2016-10-21 02:27:28+00:00,This is a project from my Advanced Digital Design class that I am turning into a personal project because I enjoyed playing around with these LED strips,0,Elijah-Theander/BASYS_3_WS2812B_LED,71522208,Verilog,BASYS_3_WS2812B_LED,136,0,2016-11-08 23:32:31+00:00,[],None
244,https://github.com/FaraazKakiwala/Matrix_Inverse.git,2016-10-07 17:41:43+00:00,To find an inverse of a 5*5 matrix and implement it on an FPGA,0,FaraazKakiwala/Matrix_Inverse,70269271,Verilog,Matrix_Inverse,1860,0,2016-10-07 18:58:49+00:00,[],None
245,https://github.com/IsmMadCam/Laboratorio_Digitales_Proyecto_3_Grupo_8_sem_II_2016.git,2016-11-08 20:58:47+00:00,Proyecto3_Digitales_Controlador_RTC_VGA_Mediante_Micro_Picoblaze.,0,IsmMadCam/Laboratorio_Digitales_Proyecto_3_Grupo_8_sem_II_2016,73226477,Verilog,Laboratorio_Digitales_Proyecto_3_Grupo_8_sem_II_2016,37,0,2016-11-24 02:00:35+00:00,[],None
246,https://github.com/LinuxGogley/Verilog.git,2016-11-11 06:33:15+00:00,Computer Logic Design II Course Work,0,LinuxGogley/Verilog,73452197,Verilog,Verilog,31,0,2016-11-11 07:05:57+00:00,[],None
247,https://github.com/yycho0108/CompArchMidterm.git,2016-11-06 20:01:32+00:00,Code Repository for Computer Architecture '16 Midterm : Creating a Bike Light,0,yycho0108/CompArchMidterm,73015460,Verilog,CompArchMidterm,900,0,2016-11-06 20:02:41+00:00,[],None
248,https://github.com/abhishekgupta-1/Comp-Arch.git,2016-11-10 15:19:01+00:00,,0,abhishekgupta-1/Comp-Arch,73394042,Verilog,Comp-Arch,10,0,2016-11-10 15:23:01+00:00,[],None
249,https://github.com/BenW1997/ECE287FinalProject.git,2016-11-17 15:57:20+00:00,,0,BenW1997/ECE287FinalProject,74042876,Verilog,ECE287FinalProject,7588,0,2016-11-17 16:21:51+00:00,[],None
250,https://github.com/JacobHorner/475calc3.git,2016-11-15 17:35:34+00:00,,0,JacobHorner/475calc3,73838912,Verilog,475calc3,27,0,2016-11-15 17:39:55+00:00,[],None
251,https://github.com/RanaSallam/MIPS.git,2016-11-16 07:53:01+00:00,The goal of this project is to write and test a simplified Verilog description of the single-­cycle MIPS datapath.,0,RanaSallam/MIPS,73896757,Verilog,MIPS,507,0,2016-11-16 07:56:07+00:00,[],None
252,https://github.com/sjdemonico/Coincide-Backend.git,2016-11-01 18:51:56+00:00,"Sketches for Mojo v3, written in Lucid. Backend for Coincide.",0,sjdemonico/Coincide-Backend,72566377,Verilog,Coincide-Backend,32740,0,2016-11-01 18:52:09+00:00,[],None
253,https://github.com/WorldWideWebster/ADSD.git,2016-11-03 06:59:00+00:00,,0,WorldWideWebster/ADSD,72717547,Verilog,ADSD,479,0,2016-11-03 06:59:52+00:00,[],None
254,https://github.com/Blingtron/ecen2350_project1.git,2016-10-25 23:00:29+00:00,"2nbit comparator made from cascading 2 bit units in verilog, with an implementation on the DE0 board.",0,Blingtron/ecen2350_project1,71945977,Verilog,ecen2350_project1,2010,0,2016-10-25 23:06:58+00:00,[],None
255,https://github.com/rustygriggs/CS_3710.git,2016-10-20 00:38:33+00:00,Computer Design Lab,0,rustygriggs/CS_3710,71411275,Verilog,CS_3710,100,0,2016-10-20 00:58:33+00:00,[],None
256,https://github.com/wangty6/CPU.git,2016-10-16 12:51:02+00:00,A CPU written in verilog,0,wangty6/CPU,71050057,Verilog,CPU,21,0,2016-10-16 14:13:15+00:00,[],https://api.github.com/licenses/gpl-3.0
257,https://github.com/arebeil17/PROJECT_ICARUS.git,2016-10-25 01:27:16+00:00,,0,arebeil17/PROJECT_ICARUS,71847365,Verilog,PROJECT_ICARUS,237,0,2016-10-25 02:49:39+00:00,[],None
258,https://github.com/kma567/modify_setting.git,2016-10-23 18:32:18+00:00,,1,kma567/modify_setting,71721497,Verilog,modify_setting,569,0,2016-10-23 18:36:07+00:00,[],None
259,https://github.com/leandro1989/Leandro_uC_PEM.git,2016-10-26 19:52:12+00:00,,1,leandro1989/Leandro_uC_PEM,72039116,Verilog,Leandro_uC_PEM,4630,0,2016-11-04 19:10:17+00:00,[],None
260,https://github.com/elhoncho/TeamFury.git,2016-09-28 06:55:33+00:00,,0,elhoncho/TeamFury,69434894,Verilog,TeamFury,4357,0,2016-11-29 22:26:15+00:00,[],None
261,https://github.com/Jaymeen/LinearAlgebra.git,2016-10-06 20:26:55+00:00,The Code of Reduced Row Echleon Form in Verilog,0,Jaymeen/LinearAlgebra,70190284,Verilog,LinearAlgebra,446,0,2016-10-06 20:33:14+00:00,[],None
262,https://github.com/Nishi28/la_matrix.git,2016-10-07 08:51:26+00:00,to invert matrix,0,Nishi28/la_matrix,70230174,Verilog,la_matrix,161,0,2016-10-07 18:20:23+00:00,[],None
263,https://github.com/dforconi/490p1.git,2016-10-04 20:17:35+00:00,Project to display the binary number input from four switches to the analog displays and control the LEDs above the other four switches of an FPGA,0,dforconi/490p1,70002624,Verilog,490p1,1,0,2016-10-07 17:34:08+00:00,[],None
264,https://github.com/BeverlyAb/Computer_Architecture.git,2016-09-26 06:08:14+00:00,"Introduction: Implements MIPS datapath by simulating a behavioral model written in Verilog.  Pipeline:  Creates instances of the IF,ID, EXECUTE, MEMORY, and WB modules. The EX/MEM address input and the select signal for the multiplexer portion of the IF module will be initialized to 0, while the wires for ID are set based on the overall diagram on  Lab 1-2.  For the final implementation of the MIPS datapath, mem.v's memory reads from the added risc.txt file. To verify that the pipeline functions correctly, within the 24 cycles REG[1] should iterate from 1, 3, 6, and 12.  Altogether the pipeline is dynamic. The connections divvies with functionality ranging from iterator through addresses, selecting when to initiate jumps, accessing and writing to memory, and parsing/decoding instructions in order to finally execute them.",1,BeverlyAb/Computer_Architecture,69218349,Verilog,Computer_Architecture,7031,0,2016-09-26 06:10:31+00:00,[],None
265,https://github.com/YashPanchal/Inverse_Matrix-.git,2016-10-10 07:16:38+00:00,,0,YashPanchal/Inverse_Matrix-,70461958,Verilog,Inverse_Matrix-,8,0,2016-10-10 07:17:28+00:00,[],None
266,https://github.com/danidim13/digitales-proyecto-colorus.git,2016-11-09 15:06:15+00:00,"Laboratorio de Circuitos Digitales, Proyecto final",1,danidim13/digitales-proyecto-colorus,73294311,Verilog,digitales-proyecto-colorus,60,0,2016-11-09 15:37:15+00:00,[],https://api.github.com/licenses/lgpl-2.1
267,https://github.com/sminocha/Test.git,2016-11-11 00:40:49+00:00,test,0,sminocha/Test,73432951,Verilog,Test,4018,0,2016-11-11 00:42:37+00:00,[],None
268,https://github.com/L-Dinosaur/Microprocessor.git,2016-11-15 19:14:47+00:00,ECE352 Micro-processor / pipelining,1,L-Dinosaur/Microprocessor,73846803,Verilog,Microprocessor,11325,0,2016-11-21 18:45:11+00:00,[],None
269,https://github.com/liyenho/lgdst_hw_private.git,2016-11-08 19:55:12+00:00,,0,liyenho/lgdst_hw_private,73221809,Verilog,lgdst_hw_private,62116,0,2017-02-14 22:49:35+00:00,[],None
270,https://github.com/kusano/present.git,2016-09-18 14:45:04+00:00,,0,kusano/present,68527450,Verilog,present,559,0,2016-09-18 14:45:45+00:00,[],None
271,https://github.com/sverma90/Cache-Design.git,2016-09-19 01:39:45+00:00,,0,sverma90/Cache-Design,68558842,Verilog,Cache-Design,11,0,2016-09-19 01:42:50+00:00,[],None
272,https://github.com/oritaty/In-Class-Projects.git,2016-09-12 00:13:58+00:00,,0,oritaty/In-Class-Projects,67961643,Verilog,In-Class-Projects,14465,0,2016-12-14 23:28:55+00:00,[],None
273,https://github.com/samlnx03/arqui.unam.git,2016-09-20 18:38:20+00:00,codigos para la clase de arquitectura de computadoras enes unam morelia,0,samlnx03/arqui.unam,68742194,Verilog,arqui.unam,4,0,2016-09-20 19:08:54+00:00,[],None
274,https://github.com/FabioUR/Proyecto2_Gr2_ControladorRTC_IIS_2016.git,2016-09-14 02:00:06+00:00,,0,FabioUR/Proyecto2_Gr2_ControladorRTC_IIS_2016,68164102,Verilog,Proyecto2_Gr2_ControladorRTC_IIS_2016,110,0,2016-11-12 04:42:35+00:00,[],None
275,https://github.com/Chun-Feng/Replication_Reads_Method.git,2016-09-17 15:06:08+00:00,Replicating BRAMs to support multiple reads without complex control logics(multiplexor).,0,Chun-Feng/Replication_Reads_Method,68459236,Verilog,Replication_Reads_Method,37,0,2020-08-20 00:50:16+00:00,[],None
276,https://github.com/preetbhuptani/inverse-of-matrix-using-verilog.git,2016-10-07 16:58:07+00:00,,0,preetbhuptani/inverse-of-matrix-using-verilog,70266113,Verilog,inverse-of-matrix-using-verilog,4,0,2016-10-07 17:55:01+00:00,[],None
277,https://github.com/coolbharani/CompArchVerilog.git,2016-10-20 08:12:03+00:00,,0,coolbharani/CompArchVerilog,71440008,Verilog,CompArchVerilog,2377,0,2016-10-20 08:13:30+00:00,[],None
278,https://github.com/Olivinitic/IC_7_Assignment-UpDown-Counter.git,2016-10-25 07:28:02+00:00,Up/Down Counter example,1,Olivinitic/IC_7_Assignment-UpDown-Counter,71870800,Verilog,IC_7_Assignment-UpDown-Counter,1,0,2016-10-25 07:28:15+00:00,[],None
279,https://github.com/QianleHe/Computer-Architecture-Proj-1.git,2016-10-10 19:22:14+00:00,,1,QianleHe/Computer-Architecture-Proj-1,70520896,Verilog,Computer-Architecture-Proj-1,22,0,2016-10-10 19:47:21+00:00,[],None
280,https://github.com/Puajn/pujan.git,2016-10-07 14:53:20+00:00,,0,Puajn/pujan,70256341,Verilog,pujan,4,0,2016-10-07 16:07:54+00:00,[],None
281,https://github.com/grishma12/LA_assignment_matrix_inverse.git,2016-10-07 14:05:23+00:00,,0,grishma12/LA_assignment_matrix_inverse,70252294,Verilog,LA_assignment_matrix_inverse,269,0,2016-10-07 14:08:12+00:00,[],None
282,https://github.com/parinishah/LA_fpga.git,2016-10-07 13:30:23+00:00,,0,parinishah/LA_fpga,70249297,Verilog,LA_fpga,516,0,2016-10-07 13:32:05+00:00,[],None
283,https://github.com/amj23897/Linear-Algebra-Matrix-Inverter-Verilog.git,2016-10-07 15:18:08+00:00,,0,amj23897/Linear-Algebra-Matrix-Inverter-Verilog,70258342,Verilog,Linear-Algebra-Matrix-Inverter-Verilog,2423,0,2016-10-07 15:20:46+00:00,[],None
284,https://github.com/hemalisharma13/LINEAR-ALGEBRA-PROJECT.git,2016-10-07 09:50:10+00:00,,0,hemalisharma13/LINEAR-ALGEBRA-PROJECT,70234593,Verilog,LINEAR-ALGEBRA-PROJECT,4,0,2016-10-07 09:51:19+00:00,[],None
285,https://github.com/jhwolf27/EC413-Computer-Organization.git,2016-10-17 14:54:23+00:00,"EC413 Computer Organization: Labs, Homework, and Projects",0,jhwolf27/EC413-Computer-Organization,71149758,Verilog,EC413-Computer-Organization,754,0,2016-10-17 14:57:16+00:00,[],None
286,https://github.com/FabioUR/Proyecto3_Gr2_ControladorRTCPico_IIS_2016.git,2016-10-17 23:27:10+00:00,,0,FabioUR/Proyecto3_Gr2_ControladorRTCPico_IIS_2016,71189709,Verilog,Proyecto3_Gr2_ControladorRTCPico_IIS_2016,215,0,2016-11-11 22:13:37+00:00,[],None
287,https://github.com/sususweet/QCJ_LIB.git,2016-10-16 15:16:07+00:00,,0,sususweet/QCJ_LIB,71058424,Verilog,QCJ_LIB,71,0,2023-01-28 02:00:55+00:00,[],None
288,https://github.com/Joanette/verilog.git,2016-10-02 01:37:21+00:00,,0,Joanette/verilog,69773124,Verilog,verilog,395,0,2016-10-02 01:48:54+00:00,[],None
289,https://github.com/raash1d/stepper-motor-fsm.git,2016-10-02 01:06:02+00:00,An FSM mimicking the functionality of a stepper motor. Direction controls decide the direction of rotation and the angle of rotation.,0,raash1d/stepper-motor-fsm,69772205,Verilog,stepper-motor-fsm,809,0,2016-10-02 02:09:29+00:00,[],None
290,https://github.com/ShanayaM/Matrix-Inversion-in-Verilog.git,2016-10-06 06:04:41+00:00,This repository contains the necessary files to implement matrix inversion in verilog.,1,ShanayaM/Matrix-Inversion-in-Verilog,70127233,Verilog,Matrix-Inversion-in-Verilog,63,0,2018-08-13 15:15:18+00:00,[],None
291,https://github.com/CompArchFA16/HW4.git,2016-10-05 18:40:21+00:00,Register File,22,CompArchFA16/HW4,70088427,Verilog,HW4,6,0,2023-08-21 18:02:03+00:00,[],None
292,https://github.com/animesh-s/KgpRisc.git,2016-10-30 16:35:59+00:00,Data-path and controller for a 32-bit CPU for a MIPS like architecture,0,animesh-s/KgpRisc,72361376,Verilog,KgpRisc,7578,0,2016-10-30 16:37:39+00:00,[],None
293,https://github.com/CiceraRodrigues/Cicera_uC_PEM.git,2016-10-26 17:36:22+00:00,Projeto MicroComputador,0,CiceraRodrigues/Cicera_uC_PEM,72027945,Verilog,Cicera_uC_PEM,104,0,2016-11-05 03:14:01+00:00,[],None
294,https://github.com/abdelrahman-gaber/Undergraduate-Projects.git,2016-10-27 17:41:17+00:00,This repository contains some of my undergraduate projects as Electronics and Communications Engineering student at Alexandria University ..,0,abdelrahman-gaber/Undergraduate-Projects,72132783,Verilog,Undergraduate-Projects,16347,0,2016-10-28 07:52:01+00:00,[],None
295,https://github.com/filipeferibeiro/Filipe_Fernandes_uC_PEM.git,2016-10-26 19:29:50+00:00,,0,filipeferibeiro/Filipe_Fernandes_uC_PEM,72037451,Verilog,Filipe_Fernandes_uC_PEM,190,0,2016-10-29 17:21:46+00:00,[],None
296,https://github.com/pavanrai123/project_cpu.git,2016-11-09 15:58:07+00:00,RISC based Stored-Program Machine,0,pavanrai123/project_cpu,73298785,Verilog,project_cpu,10,0,2016-11-09 16:47:12+00:00,[],None
297,https://github.com/phanrahan/iverilog.git,2016-11-14 15:37:08+00:00,iverilog playground,0,phanrahan/iverilog,73719158,Verilog,iverilog,0,0,2016-11-14 15:43:45+00:00,[],None
298,https://github.com/Decp/altera_soc.git,2016-11-04 00:24:32+00:00,Altera SOC Boot/Linux/FPGA,0,Decp/altera_soc,72798985,Verilog,altera_soc,16164,0,2017-01-04 16:49:31+00:00,[],None
299,https://github.com/aunpyz/Light-controller.git,2016-11-16 19:34:30+00:00,programmed on verilog,0,aunpyz/Light-controller,73954034,Verilog,Light-controller,2,0,2016-11-16 19:39:23+00:00,[],None
300,https://github.com/ymherklotz/VerilogCoursework.git,2016-11-15 12:03:48+00:00,Digital coursework learning verilog and using quartus to program a Cyclone V FPGA,0,ymherklotz/VerilogCoursework,73809683,Verilog,VerilogCoursework,120065,0,2019-12-06 15:20:07+00:00,[],None
301,https://github.com/avitial/cpe142.git,2016-11-15 17:37:24+00:00,Term Project for Advanced Computer Organization class (CPE142),0,avitial/cpe142,73839061,Verilog,cpe142,52,0,2023-08-07 20:35:05+00:00,[],https://api.github.com/licenses/unlicense
302,https://github.com/gslAgile/AC_Verilog_FPGA.git,2016-09-14 04:37:02+00:00,Arquitectura de Computadoras - Programacion Verilog usando FPGA,0,gslAgile/AC_Verilog_FPGA,68173641,Verilog,AC_Verilog_FPGA,2650,0,2016-09-14 04:45:35+00:00,[],https://api.github.com/licenses/gpl-3.0
303,https://github.com/akafael/LabOAC.git,2016-09-20 16:03:23+00:00,,0,akafael/LabOAC,68729171,Verilog,LabOAC,123580,0,2020-05-26 13:25:02+00:00,[],https://api.github.com/licenses/gpl-3.0
304,https://github.com/manasitanu/LA_inversematrix_assignment.git,2016-10-07 12:52:03+00:00,,0,manasitanu/LA_inversematrix_assignment,70246160,Verilog,LA_inversematrix_assignment,274,0,2016-10-07 13:54:20+00:00,[],None
305,https://github.com/TheNageek/Altera-DE1-SoC-Lab-Solutions.git,2016-09-18 08:37:31+00:00,,0,TheNageek/Altera-DE1-SoC-Lab-Solutions,68508192,Verilog,Altera-DE1-SoC-Lab-Solutions,1117,0,2016-09-18 08:44:05+00:00,[],None
306,https://github.com/NoahMattV/sr-latch-verilog.git,2016-10-06 21:34:03+00:00,An SR latch programmed in Verilog,0,NoahMattV/sr-latch-verilog,70194994,Verilog,sr-latch-verilog,66,0,2016-10-06 21:40:44+00:00,[],None
307,https://github.com/Nishipatel858/LA_201501076.git,2016-10-07 13:10:00+00:00,LA assignment (inverse of a matrix),0,Nishipatel858/LA_201501076,70247559,Verilog,LA_201501076,198,0,2016-10-07 13:27:08+00:00,[],None
308,https://github.com/maharshi98/LA_Matrix_Inverse.git,2016-10-07 14:27:38+00:00,,0,maharshi98/LA_Matrix_Inverse,70254174,Verilog,LA_Matrix_Inverse,418,0,2016-10-07 14:31:51+00:00,[],None
309,https://github.com/ivannesevski/Stacker.git,2016-10-18 05:13:45+00:00,Stacker game made by Ivan Nesevski and Harsh Patel,0,ivannesevski/Stacker,71211318,Verilog,Stacker,20,0,2016-10-18 05:13:52+00:00,[],None
310,https://github.com/SunnyChahal/FieryJaguar7.git,2016-10-05 10:04:07+00:00,,0,SunnyChahal/FieryJaguar7,70048815,Verilog,FieryJaguar7,12254,0,2019-11-30 22:17:20+00:00,[],None
311,https://github.com/akashsridhar/cmpe220fall16.git,2016-10-03 22:05:07+00:00,,0,akashsridhar/cmpe220fall16,69914874,Verilog,cmpe220fall16,25,0,2016-10-03 22:05:39+00:00,[],https://api.github.com/licenses/apache-2.0
312,https://github.com/tkc787/register_file.git,2016-09-25 22:43:03+00:00,,0,tkc787/register_file,69194867,Verilog,register_file,5,0,2016-09-27 13:23:49+00:00,[],None
313,https://github.com/krypto94/FPGA.git,2016-09-23 19:55:35+00:00,3x3 9 cell FPGA implementation In Verilog HDL,1,krypto94/FPGA,69056373,Verilog,FPGA,146,0,2016-09-23 20:04:35+00:00,[],None
314,https://github.com/huchenlei/ECE241.git,2016-10-14 01:55:10+00:00,University of Toronto ECE241 Digital Systems,1,huchenlei/ECE241,70864383,Verilog,ECE241,5206,0,2017-11-02 01:29:23+00:00,[],None
315,https://github.com/DanielSTS/MicroComputerPEM.git,2016-10-26 16:58:41+00:00,,0,DanielSTS/MicroComputerPEM,72024906,Verilog,MicroComputerPEM,438,0,2023-01-26 19:27:24+00:00,[],None
316,https://github.com/shivakasu/buaa_jizu.git,2016-10-26 15:27:57+00:00,,0,shivakasu/buaa_jizu,72017122,Verilog,buaa_jizu,57,0,2016-10-26 15:31:37+00:00,[],None
317,https://github.com/VictoriaWeaver/Verilog-Practice.git,2016-10-03 19:59:39+00:00,,0,VictoriaWeaver/Verilog-Practice,69905857,Verilog,Verilog-Practice,0,0,2016-10-03 20:10:25+00:00,[],None
318,https://github.com/atsmith3/metroid.git,2016-09-10 22:07:02+00:00,Digital Systems Lab Final Project,0,atsmith3/metroid,67896787,Verilog,metroid,1268003,0,2019-04-10 21:15:57+00:00,[],None
319,https://github.com/gdea73/mplier88.git,2016-09-12 21:48:55+00:00,8-bit multiplier written in Verilog hardware description language,1,gdea73/mplier88,68051049,Verilog,mplier88,1,0,2016-09-12 21:51:22+00:00,[],None
320,https://github.com/Ngormawien1/randomstuff.git,2016-09-19 19:26:10+00:00,jut some random files and stuff,0,Ngormawien1/randomstuff,68638766,Verilog,randomstuff,1895,0,2018-03-02 19:38:03+00:00,[],None
321,https://github.com/kshitij-garg/UART-Verilog.git,2016-09-19 07:53:51+00:00,,0,kshitij-garg/UART-Verilog,68582242,Verilog,UART-Verilog,3764,0,2016-11-13 05:39:26+00:00,[],None
322,https://github.com/ziembaje/verilog_image_decompression.git,2016-11-07 02:43:58+00:00,,0,ziembaje/verilog_image_decompression,73036174,Verilog,verilog_image_decompression,59880,0,2016-11-14 01:08:33+00:00,[],None
323,https://github.com/varnit36/ELDAss11.git,2016-11-04 18:08:17+00:00,,0,varnit36/ELDAss11,72873316,Verilog,ELDAss11,2,0,2016-11-04 18:15:56+00:00,[],None
324,https://github.com/emmadrigal/CalcuTEC.git,2016-11-01 14:03:47+00:00,,0,emmadrigal/CalcuTEC,72541853,Verilog,CalcuTEC,40,0,2016-11-01 14:05:28+00:00,[],None
325,https://github.com/douglasleg1/DouglasDantas_uC_PEM.git,2016-10-26 19:17:45+00:00,,0,douglasleg1/DouglasDantas_uC_PEM,72036510,Verilog,DouglasDantas_uC_PEM,8401,0,2016-10-28 21:46:59+00:00,[],None
326,https://github.com/berndca/soc.pm-examples.git,2016-10-26 20:15:28+00:00,Examples for the soc.pm Project,0,berndca/soc.pm-examples,72040748,Verilog,soc.pm-examples,70,0,2016-10-27 14:16:55+00:00,[],https://api.github.com/licenses/apache-2.0
327,https://github.com/czhu95/ic.git,2016-11-10 03:51:23+00:00,,0,czhu95/ic,73345379,Verilog,ic,14,0,2016-11-10 04:04:26+00:00,[],None
328,https://github.com/navidkhoshavi/simpleRiSC-16.git,2016-11-02 17:34:49+00:00,simple RiSC-16,0,navidkhoshavi/simpleRiSC-16,72664936,Verilog,simpleRiSC-16,6,0,2016-11-02 17:35:03+00:00,[],None
329,https://github.com/gagichce/3dq5-project.git,2016-11-02 19:28:43+00:00,The final project for the McMaster class 3DQ5,0,gagichce/3dq5-project,72674057,Verilog,3dq5-project,4133,0,2018-03-21 19:56:48+00:00,[],https://api.github.com/licenses/gpl-3.0
330,https://github.com/Iuliana89/MIPS-multicycled.git,2016-11-10 18:34:19+00:00,,0,Iuliana89/MIPS-multicycled,73410073,Verilog,MIPS-multicycled,6,0,2016-11-10 18:34:57+00:00,[],None
331,https://github.com/kma567/block_atomic.git,2016-10-30 02:32:25+00:00,,0,kma567/block_atomic,72320638,Verilog,block_atomic,829,0,2016-10-30 02:49:25+00:00,[],None
332,https://github.com/Sylphias/Comstructs1D.git,2016-10-20 07:01:31+00:00,Team 2:,0,Sylphias/Comstructs1D,71434520,Verilog,Comstructs1D,1065,0,2016-10-20 07:38:49+00:00,[],None
333,https://github.com/MiguelazoDS/AdeC-BIP.git,2016-11-17 19:58:30+00:00,,0,MiguelazoDS/AdeC-BIP,74062381,Verilog,AdeC-BIP,5,0,2019-03-25 14:16:01+00:00,[],https://api.github.com/licenses/mit
334,https://github.com/tirthvyas201501123/LA_inverse_matrix.git,2016-10-07 19:31:36+00:00,,0,tirthvyas201501123/LA_inverse_matrix,70276848,Verilog,LA_inverse_matrix,4,0,2016-10-07 19:34:55+00:00,[],None
335,https://github.com/DUNE/femb_firmware.git,2016-10-03 17:31:56+00:00,Cold electronics testing and validation code: firmware for FPGAs,0,DUNE/femb_firmware,69893985,Verilog,femb_firmware,39652,0,2017-08-07 16:48:55+00:00,[],None
336,https://github.com/harsh2011/Linear-Algebra.git,2016-10-07 12:44:46+00:00,,1,harsh2011/Linear-Algebra,70245622,Verilog,Linear-Algebra,34,0,2016-10-07 14:30:15+00:00,[],None
337,https://github.com/VishalMSoni/LA_ASSIGNMENT.git,2016-10-07 13:08:57+00:00,Contains Linear Algebra Assignments and Projects,0,VishalMSoni/LA_ASSIGNMENT,70247473,Verilog,LA_ASSIGNMENT,162,0,2016-10-07 17:56:24+00:00,[],None
338,https://github.com/jgttrivedi23/Linear-Algebra.git,2016-10-07 14:13:36+00:00,,0,jgttrivedi23/Linear-Algebra,70252982,Verilog,Linear-Algebra,60,0,2016-10-07 14:16:26+00:00,[],None
339,https://github.com/hvudeshi/Inverse_matrix_verilog.git,2016-10-07 14:29:27+00:00,Verilog Code for inverting a matrix,1,hvudeshi/Inverse_matrix_verilog,70254319,Verilog,Inverse_matrix_verilog,2674,0,2016-10-07 15:25:45+00:00,[],None
340,https://github.com/DDC1996/LA_Matrix.repo.git,2016-10-07 12:15:45+00:00,,0,DDC1996/LA_Matrix.repo,70243632,Verilog,LA_Matrix.repo,162,0,2016-10-07 12:30:16+00:00,[],None
341,https://github.com/cjkjackee/dlab.git,2016-10-06 14:33:27+00:00,数位电路实验,0,cjkjackee/dlab,70162210,Verilog,dlab,6600,0,2016-10-06 14:47:53+00:00,[],None
342,https://github.com/nidhinarendra/cmpe240-verilog.git,2016-09-24 21:31:20+00:00,,0,nidhinarendra/cmpe240-verilog,69128771,Verilog,cmpe240-verilog,11,0,2016-09-24 21:31:28+00:00,[],None
343,https://github.com/JDo-Jimenez/32-bits-RISC-Processor-with-Verilog.git,2016-11-03 17:46:20+00:00,"32-bits RISC processor, designed  and  implemented in VERILOG.",1,JDo-Jimenez/32-bits-RISC-Processor-with-Verilog,72771355,Verilog,32-bits-RISC-Processor-with-Verilog,305,0,2016-11-03 18:10:46+00:00,[],None
344,https://github.com/meideru/DigitalClockDE0.git,2016-10-30 15:14:53+00:00,,0,meideru/DigitalClockDE0,72356885,Verilog,DigitalClockDE0,5,0,2016-10-30 15:34:00+00:00,[],None
345,https://github.com/douglasnickson/DouglasNickson_uC_PEM.git,2016-10-26 17:37:44+00:00,,0,douglasnickson/DouglasNickson_uC_PEM,72028045,Verilog,DouglasNickson_uC_PEM,2080,0,2016-10-31 03:34:52+00:00,[],None
346,https://github.com/kotauchisunsun/DE0_NN.git,2016-09-13 16:06:03+00:00,,0,kotauchisunsun/DE0_NN,68124466,Verilog,DE0_NN,12,0,2016-09-13 16:07:39+00:00,[],https://api.github.com/licenses/agpl-3.0
347,https://github.com/madprogrammer/amber-de2.git,2016-09-15 14:50:13+00:00,Port of the Amber System on Chip to Terasic DE2-115 FPGA development board,1,madprogrammer/amber-de2,68303163,Verilog,amber-de2,5239,0,2016-09-16 14:04:16+00:00,[],None
348,https://github.com/PanielDan/EE_354.git,2016-09-28 06:15:00+00:00,For EE_354,0,PanielDan/EE_354,69431821,Verilog,EE_354,1234,0,2016-09-28 06:29:27+00:00,[],None
349,https://github.com/tobyvessalius/EC605-JiahaoChen-XinranZhang.git,2016-09-28 16:57:40+00:00,,1,tobyvessalius/EC605-JiahaoChen-XinranZhang,69484799,Verilog,EC605-JiahaoChen-XinranZhang,20529,0,2018-02-06 09:21:52+00:00,[],None
350,https://github.com/frisu541/tsea26.git,2016-09-21 09:41:53+00:00,Labs for TSEA26 @ LiU,0,frisu541/tsea26,68802710,Verilog,tsea26,1379,0,2016-10-05 06:36:21+00:00,[],None
351,https://github.com/NPO-IT/Verilog_TheFFM.git,2016-09-22 12:59:26+00:00,Russian FPGA,0,NPO-IT/Verilog_TheFFM,68921504,Verilog,Verilog_TheFFM,1904,0,2016-11-15 12:03:54+00:00,[],None
352,https://github.com/nemesyslab/MAFURES.git,2016-10-02 16:30:58+00:00,,0,nemesyslab/MAFURES,69808184,Verilog,MAFURES,71,0,2016-10-02 16:31:57+00:00,[],None
353,https://github.com/aydinemreguzel/mafures_almarvi.git,2016-10-02 08:18:51+00:00,This IP developed for the ALMARVI project,0,aydinemreguzel/mafures_almarvi,69786413,Verilog,mafures_almarvi,61,0,2016-10-02 09:24:47+00:00,[],None
354,https://github.com/ocxtal/vfdc.git,2016-09-17 04:27:45+00:00,table clock with NEC LD8035 VFD tubes on PSoC5LP,0,ocxtal/vfdc,68431820,Verilog,vfdc,4005,0,2020-09-07 02:29:12+00:00,[],None
355,https://github.com/gcdhg/m-function.git,2016-09-28 01:14:15+00:00,,0,gcdhg/m-function,69412433,Verilog,m-function,17,0,2018-04-30 14:17:41+00:00,[],None
356,https://github.com/gerikkub/spiVerilog.git,2016-09-30 04:47:19+00:00,A Verilog SPI module,0,gerikkub/spiVerilog,69634514,Verilog,spiVerilog,950,0,2016-09-30 04:49:52+00:00,[],None
357,https://github.com/lampad/GLC-share.git,2016-10-22 13:38:58+00:00,,0,lampad/GLC-share,71641352,Verilog,GLC-share,7560,0,2017-04-01 16:53:23+00:00,[],None
358,https://github.com/lab305itep/wfd125-mainfpga-d.git,2016-10-09 22:05:41+00:00,,0,lab305itep/wfd125-mainfpga-d,70433149,Verilog,wfd125-mainfpga-d,6288,0,2016-10-09 22:46:20+00:00,[],None
359,https://github.com/YugeFeng78/Verilog-P.git,2016-10-11 23:59:42+00:00,,0,YugeFeng78/Verilog-P,70645227,Verilog,Verilog-P,20,0,2016-10-12 00:04:53+00:00,[],None
360,https://github.com/JacobLeeBrown/ProfBrown_ECE385.git,2016-10-15 02:52:13+00:00,UIUC Fall 2016 Semester ECE 385 Work,0,JacobLeeBrown/ProfBrown_ECE385,70962156,Verilog,ProfBrown_ECE385,102018,0,2019-01-02 01:55:53+00:00,[],None
361,https://github.com/jjviton/icestudiosimu.git,2016-10-15 08:17:24+00:00,,0,jjviton/icestudiosimu,70975578,Verilog,icestudiosimu,6,0,2016-10-15 08:20:08+00:00,[],None
362,https://github.com/mc256/eecs2021.git,2016-10-12 20:53:28+00:00,DO NOT COPY. MAKE SURE U UNDERSTAND.,0,mc256/eecs2021,70740660,Verilog,eecs2021,51,0,2018-02-25 02:40:28+00:00,"['yorkuniversity', 'eecs2021', 'mips', 'verilog']",None
363,https://github.com/Jksalas/PICOBLAZE_GRUPO_4_LAB_DIGITALES.git,2016-10-21 16:44:34+00:00,Repositorio para el tercer proyecto: control rtc con picoblaze,0,Jksalas/PICOBLAZE_GRUPO_4_LAB_DIGITALES,71582747,Verilog,PICOBLAZE_GRUPO_4_LAB_DIGITALES,91,0,2016-10-21 19:47:10+00:00,[],None
364,https://github.com/isaiasmtp/Isaias_uC_PEM.git,2016-11-11 11:42:21+00:00,Projeto de Excelência em Microeletrônica,0,isaiasmtp/Isaias_uC_PEM,73473126,Verilog,Isaias_uC_PEM,732,0,2019-05-01 18:40:24+00:00,[],None
365,https://github.com/sarthakbp/Singlecycle-Architecture.git,2016-11-09 09:34:54+00:00,,0,sarthakbp/Singlecycle-Architecture,73269809,Verilog,Singlecycle-Architecture,570,0,2016-11-09 09:35:59+00:00,[],None
366,https://github.com/kudep/connection_module.git,2016-11-10 21:19:45+00:00,,0,kudep/connection_module,73421721,Verilog,connection_module,5,0,2021-06-17 13:48:11+00:00,[],https://api.github.com/licenses/mit
367,https://github.com/Hansvdheide/MotorController.git,2016-11-16 11:08:05+00:00,,0,Hansvdheide/MotorController,73912050,Verilog,MotorController,433,0,2016-11-16 11:08:33+00:00,[],None
368,https://github.com/try-skycn/SJTU-MS108-toy_cpu.git,2016-09-09 11:04:48+00:00,A toy cpu for mips instruction set by verilog HDL,0,try-skycn/SJTU-MS108-toy_cpu,67792228,Verilog,SJTU-MS108-toy_cpu,97,0,2024-01-03 03:05:49+00:00,[],None
369,https://github.com/CAJI0/MIPS-Processor.git,2016-09-13 19:36:16+00:00,,0,CAJI0/MIPS-Processor,68140914,Verilog,MIPS-Processor,13,0,2024-02-10 09:05:59+00:00,[],None
370,https://github.com/hujy23/learnhdl.git,2016-10-11 12:30:45+00:00,Integrated Digital Circuits Design using HDL.,0,hujy23/learnhdl,70591137,Verilog,learnhdl,122,0,2016-10-15 17:47:59+00:00,[],None
371,https://github.com/deeshann/LA.git,2016-10-07 20:54:00+00:00,,0,deeshann/LA,70282140,Verilog,LA,6,0,2016-10-07 21:00:36+00:00,[],None
372,https://github.com/tony-snps/bitcoin.git,2016-10-07 14:52:38+00:00,This is the Github repository for the Bitcoin Low Power Flow and Methodology Training Project,0,tony-snps/bitcoin,70256288,Verilog,bitcoin,2,0,2016-10-09 05:22:41+00:00,[],None
373,https://github.com/raash1d/washing-machine-controller.git,2016-09-30 21:42:04+00:00,A synthesizable Verilog RTL implementation of a finite state machine to control a complete cycle of an automatic washing machine with asynchronous reset to idle state in case of a loss of power.,0,raash1d/washing-machine-controller,69704150,Verilog,washing-machine-controller,714,0,2022-07-19 02:24:45+00:00,[],https://api.github.com/licenses/mit
374,https://github.com/amderrickson/MSC4.git,2016-10-13 01:53:45+00:00,,0,amderrickson/MSC4,70758576,Verilog,MSC4,36011,0,2016-11-19 22:19:52+00:00,[],None
375,https://github.com/Jksalas/RTC_grupo_4.git,2016-09-14 02:59:59+00:00,Control y programación de un RTC,0,Jksalas/RTC_grupo_4,68168241,Verilog,RTC_grupo_4,124,0,2016-09-16 04:42:31+00:00,[],None
376,https://github.com/sriram-ramesh/Bus-Transfer-Assignement.git,2016-10-24 22:23:44+00:00,Bus Transfer Assignement,0,sriram-ramesh/Bus-Transfer-Assignement,71837120,Verilog,Bus-Transfer-Assignement,6,0,2016-10-24 22:25:12+00:00,[],
377,https://github.com/gordonseto/CPEN311-Lab-4.git,2016-10-30 22:04:13+00:00,,0,gordonseto/CPEN311-Lab-4,72378379,Verilog,CPEN311-Lab-4,15,0,2016-10-30 22:05:01+00:00,[],None
378,https://github.com/keyfos/Proy_3_grupo_5_2_semestre_2016.git,2016-10-24 00:25:43+00:00,Controlador con picoblaze,0,keyfos/Proy_3_grupo_5_2_semestre_2016,71738145,Verilog,Proy_3_grupo_5_2_semestre_2016,88,0,2016-10-24 00:31:32+00:00,[],None
379,https://github.com/sarthakbp/5-Stage-Pipelined-Architecture.git,2016-11-09 12:13:01+00:00,,0,sarthakbp/5-Stage-Pipelined-Architecture,73281136,Verilog,5-Stage-Pipelined-Architecture,324,0,2016-11-09 12:23:07+00:00,[],None
380,https://github.com/jamiejuly/graycode.git,2016-11-11 05:54:00+00:00,,0,jamiejuly/graycode,73449925,Verilog,graycode,2,0,2016-11-11 05:55:03+00:00,[],None
381,https://github.com/gussmith23/calc2_example.git,2016-11-13 20:37:49+00:00,,0,gussmith23/calc2_example,73641498,Verilog,calc2_example,45,0,2016-12-02 17:18:16+00:00,[],None
382,https://github.com/ramsesrago/Computer_Architecture.git,2016-10-31 16:05:47+00:00,,0,ramsesrago/Computer_Architecture,72453468,Verilog,Computer_Architecture,79870,0,2016-10-31 16:13:25+00:00,[],None
383,https://github.com/Iuliana89/MIPS-singlecycled.git,2016-11-10 18:31:41+00:00,,0,Iuliana89/MIPS-singlecycled,73409891,Verilog,MIPS-singlecycled,5,0,2016-11-10 18:32:42+00:00,[],None
384,https://github.com/AlbertoFelix/Alberto_uC_PEM.git,2016-10-26 17:16:46+00:00,,0,AlbertoFelix/Alberto_uC_PEM,72026294,Verilog,Alberto_uC_PEM,8249,0,2016-10-28 16:23:10+00:00,[],None
385,https://github.com/fouqau4/hdl.git,2016-10-25 09:02:12+00:00,,0,fouqau4/hdl,71878793,Verilog,hdl,1,0,2016-10-25 09:16:37+00:00,[],None
386,https://github.com/evaristo1094/Proyecto3.git,2016-10-26 03:21:37+00:00,,0,evaristo1094/Proyecto3,71962276,Verilog,Proyecto3,87,0,2016-10-26 03:21:54+00:00,[],None
387,https://github.com/edwardrichter1/MIPSProcessor.git,2016-11-04 04:41:10+00:00,MIPS processor written in Verilog.,0,edwardrichter1/MIPSProcessor,72814850,Verilog,MIPSProcessor,10272,0,2016-11-04 04:45:24+00:00,[],None
388,https://github.com/rafaelgdp/processador-pem.git,2016-11-03 17:49:01+00:00,Trabalho de Sistemas Digitais do Projeto para Excelência em Microeletrônica,0,rafaelgdp/processador-pem,72771549,Verilog,processador-pem,15,0,2016-11-03 18:04:46+00:00,[],None
389,https://github.com/diegofigs/arm-project.git,2016-11-16 01:59:52+00:00,,0,diegofigs/arm-project,73873558,Verilog,arm-project,2853,0,2016-11-16 02:00:29+00:00,[],None
390,https://github.com/HeterogeneousChao/ALTERA_NIOSII_DEMO.git,2016-11-16 07:07:50+00:00,,0,HeterogeneousChao/ALTERA_NIOSII_DEMO,73893610,Verilog,ALTERA_NIOSII_DEMO,17713,0,2016-11-16 07:08:59+00:00,[],None
391,https://github.com/aiwen324/csc258project.git,2016-11-17 08:49:11+00:00,hangman game,0,aiwen324/csc258project,74007995,Verilog,csc258project,126,0,2016-11-17 09:11:54+00:00,[],None
392,https://github.com/jkrambeer/Digital-Design-Verilog.git,2016-11-15 03:06:02+00:00,,0,jkrambeer/Digital-Design-Verilog,73770850,Verilog,Digital-Design-Verilog,3,0,2016-11-15 03:06:19+00:00,[],None
393,https://github.com/LeoMoonStar/ece241.git,2016-09-25 21:28:53+00:00,,1,LeoMoonStar/ece241,69191643,Verilog,ece241,1525,0,2016-10-24 04:47:32+00:00,[],None
394,https://github.com/wesleychavez/8bitALU.git,2016-10-19 20:34:44+00:00,,0,wesleychavez/8bitALU,71396978,Verilog,8bitALU,1,0,2016-10-19 20:36:25+00:00,[],None
395,https://github.com/yakjunlun/8bit-ALU.git,2016-10-20 12:38:01+00:00,MOJO 8bit ALU,0,yakjunlun/8bit-ALU,71461647,Verilog,8bit-ALU,471,0,2016-10-21 08:04:26+00:00,[],https://api.github.com/licenses/gpl-3.0
396,https://github.com/hemal93/verilog2podemparser.git,2016-10-18 22:24:12+00:00,This repo contains codes for string input into PODEM required format input,0,hemal93/verilog2podemparser,71296502,Verilog,verilog2podemparser,1,0,2016-10-18 22:25:09+00:00,[],None
397,https://github.com/theyingbin/csm51a.git,2016-10-03 07:15:44+00:00,CS M51A Logic Design of Digital Systems Spring 2015 with Professor He,0,theyingbin/csm51a,69848643,Verilog,csm51a,3096,0,2016-10-03 07:24:20+00:00,[],None
398,https://github.com/kma567/DDR2_controller.git,2016-10-15 04:35:42+00:00,,0,kma567/DDR2_controller,70966324,Verilog,DDR2_controller,771,0,2016-10-15 04:37:22+00:00,[],None
399,https://github.com/Kishank747/LA.git,2016-10-07 09:06:13+00:00,Linear Algebra projects,0,Kishank747/LA,70231300,Verilog,LA,4,0,2016-10-10 07:00:10+00:00,[],None
400,https://github.com/Mihir2710/matrix-inverse.git,2016-10-07 17:44:35+00:00,,0,Mihir2710/matrix-inverse,70269457,Verilog,matrix-inverse,672,0,2018-09-05 10:42:25+00:00,[],None
401,https://github.com/vishwashah7/LA_Code.git,2016-10-07 15:50:54+00:00,,0,vishwashah7/LA_Code,70261034,Verilog,LA_Code,328,0,2016-10-07 15:56:35+00:00,[],None
402,https://github.com/devarshmodi/LA.git,2016-10-07 13:09:50+00:00,,0,devarshmodi/LA,70247542,Verilog,LA,133,0,2016-10-07 16:13:52+00:00,[],None
403,https://github.com/shivani16111611/Linear-Algebra.git,2016-10-07 13:06:14+00:00,,0,shivani16111611/Linear-Algebra,70247274,Verilog,Linear-Algebra,94,0,2016-10-07 13:11:22+00:00,[],None
404,https://github.com/shahbhasha/Linear-Algebra.git,2016-10-07 13:12:23+00:00,,0,shahbhasha/Linear-Algebra,70247768,Verilog,Linear-Algebra,70,0,2016-10-07 13:16:43+00:00,[],None
405,https://github.com/ssaini4/ece385_lab8.git,2016-10-19 07:33:45+00:00,,0,ssaini4/ece385_lab8,71330938,Verilog,ece385_lab8,43768,0,2016-10-19 07:34:28+00:00,[],None
406,https://github.com/Davy-Huang/Verilog_ALU_2.git,2016-10-23 18:55:04+00:00,,0,Davy-Huang/Verilog_ALU_2,71722753,Verilog,Verilog_ALU_2,52,0,2016-10-23 19:09:24+00:00,[],None
407,https://github.com/gltabi/LAB1_BACCARAT.git,2016-09-10 20:55:37+00:00,files used in creating baccarat game for CPEN311 Lab1,0,gltabi/LAB1_BACCARAT,67893995,Verilog,LAB1_BACCARAT,6,0,2016-09-14 01:19:44+00:00,[],None
408,https://github.com/evaristo1094/Proyecto2_Git.git,2016-09-15 00:49:07+00:00,"Lab Digitales, control del RTC",0,evaristo1094/Proyecto2_Git,68255512,Verilog,Proyecto2_Git,65,0,2016-09-16 06:15:23+00:00,[],None
409,https://github.com/madca03/CoE111.git,2016-09-16 04:30:34+00:00,,0,madca03/CoE111,68352642,Verilog,CoE111,8485,0,2016-09-16 04:36:50+00:00,[],None
410,https://github.com/averylittlewolf/noc.git,2016-09-28 02:11:10+00:00,,0,averylittlewolf/noc,69416316,Verilog,noc,29110,0,2016-09-28 02:40:11+00:00,[],None
411,https://github.com/AshishVarhale/CPU_MIPS.git,2016-09-29 19:05:40+00:00,Added Code,0,AshishVarhale/CPU_MIPS,69598903,Verilog,CPU_MIPS,20,0,2016-09-29 19:07:17+00:00,[],None
412,https://github.com/nakulbagewadi/Verilog-FPGA.git,2016-09-12 21:08:31+00:00,Using BASYS3 FPGA board (Xilinx's XC7A35TCPG236-1),0,nakulbagewadi/Verilog-FPGA,68047891,Verilog,Verilog-FPGA,147,0,2016-09-12 21:10:13+00:00,[],None
413,https://github.com/nsarras/Verilog_Design.git,2016-09-12 03:00:12+00:00,"System Level Design of a wide array of synchronous and asynchronous circuits using Verilog. All designs are implemented on the Atrix 7, Nexys 4 FPGA. Projects include source code, reports, test benches, and constraints.",0,nsarras/Verilog_Design,67970671,Verilog,Verilog_Design,5334,0,2019-10-28 09:20:41+00:00,[],None
414,https://github.com/gauravzalariya/matrix-inversion.git,2016-10-06 20:40:15+00:00,,0,gauravzalariya/matrix-inversion,70191225,Verilog,matrix-inversion,144,0,2016-10-06 20:43:05+00:00,[],None
415,https://github.com/JasonDanDJX/Verilog-HDL.git,2016-10-08 08:20:50+00:00,包含FPGA开发,0,JasonDanDJX/Verilog-HDL,70316026,Verilog,Verilog-HDL,517,0,2016-10-08 08:48:38+00:00,[],None
416,https://github.com/shantanu31198/shantanu31198.git,2016-10-08 09:03:40+00:00,,0,shantanu31198/shantanu31198,70318818,Verilog,shantanu31198,3,0,2016-10-08 09:08:59+00:00,[],None
417,https://github.com/phanrahan/nano.git,2016-10-12 17:13:39+00:00,,0,phanrahan/nano,70722880,Verilog,nano,11,0,2016-10-17 17:53:36+00:00,[],None
418,https://github.com/danaszapiro/a-4-stage-32-bit-pipelined-datapath.git,2016-10-28 13:26:40+00:00,,0,danaszapiro/a-4-stage-32-bit-pipelined-datapath,72209623,Verilog,a-4-stage-32-bit-pipelined-datapath,3,0,2016-10-28 13:28:01+00:00,[],None
419,https://github.com/AlfredoRodrigo/Alfredo_uC_PEM.git,2016-10-27 12:37:00+00:00,Projeto - Microcomputador,0,AlfredoRodrigo/Alfredo_uC_PEM,72106653,Verilog,Alfredo_uC_PEM,5491,0,2016-11-05 00:43:53+00:00,[],None
420,https://github.com/ValentinZhao/ClockDemo.git,2016-11-09 12:16:44+00:00,,0,ValentinZhao/ClockDemo,73281385,Verilog,ClockDemo,22,0,2016-11-09 12:50:39+00:00,[],None
421,https://github.com/Jonathanby/MusicTuner.git,2016-11-09 10:05:43+00:00,Generates Notes and analyzes sounds,0,Jonathanby/MusicTuner,73272211,Verilog,MusicTuner,38,0,2016-11-21 13:26:49+00:00,[],None
422,https://github.com/wang-dw/Snake.git,2016-10-31 21:29:06+00:00,Game of Snake for ECE 287,0,wang-dw/Snake,72479542,Verilog,Snake,98322,0,2017-09-28 02:10:10+00:00,[],None
423,https://github.com/birdeclipse/mor1kx.git,2016-11-08 08:35:30+00:00,,0,birdeclipse/mor1kx,73165635,Verilog,mor1kx,182,0,2016-11-08 08:39:21+00:00,[],None
424,https://github.com/jamiejuly/misc.git,2016-11-11 05:51:09+00:00,,0,jamiejuly/misc,73449776,Verilog,misc,3,0,2016-11-11 05:53:22+00:00,[],None
425,https://github.com/timmysilv/MineShaft.git,2016-11-13 18:28:49+00:00,Minecart sidescroller game,0,timmysilv/MineShaft,73634655,Verilog,MineShaft,288,0,2017-10-31 17:39:36+00:00,[],None
426,https://github.com/krypto94/MIPS.git,2016-11-12 07:58:15+00:00,,0,krypto94/MIPS,73539748,Verilog,MIPS,22,0,2016-11-12 08:04:37+00:00,[],None
427,https://github.com/mathornton01/CSE7381_Project.git,2016-11-15 18:07:14+00:00,,0,mathornton01/CSE7381_Project,73841364,Verilog,CSE7381_Project,19,0,2016-11-15 18:09:28+00:00,[],None
428,https://github.com/bill-ma/senior-design-project.git,2016-11-07 07:14:04+00:00,,0,bill-ma/senior-design-project,73051830,Verilog,senior-design-project,3884,0,2016-11-07 07:15:22+00:00,[],None
429,https://github.com/vdivakar/Computer-Architecture-implementation.git,2016-11-13 08:38:02+00:00,"Microcodes in verilog for the course, Computer Architecture at BITS Pilani",0,vdivakar/Computer-Architecture-implementation,73604423,Verilog,Computer-Architecture-implementation,8,0,2016-11-13 09:20:32+00:00,[],None
430,https://github.com/vishnuprasanth29/Floating-Point-ALU-in-verilog.git,2016-10-13 01:45:19+00:00,,0,vishnuprasanth29/Floating-Point-ALU-in-verilog,70757958,Verilog,Floating-Point-ALU-in-verilog,196,0,2016-10-13 02:07:02+00:00,[],None
431,https://github.com/starlight4x/CPEN211_Lab1_Debug.git,2016-10-12 22:32:11+00:00,,0,starlight4x/CPEN211_Lab1_Debug,70747184,Verilog,CPEN211_Lab1_Debug,9,0,2016-10-12 22:33:56+00:00,[],None
432,https://github.com/harshilbshah/InverseMatrix.git,2016-10-07 14:26:55+00:00,,0,harshilbshah/InverseMatrix,70254113,Verilog,InverseMatrix,964,0,2016-10-07 15:36:56+00:00,[],None
433,https://github.com/pankti22/LA_Mat.git,2016-10-07 15:52:26+00:00,,0,pankti22/LA_Mat,70261156,Verilog,LA_Mat,132,0,2016-10-07 15:59:54+00:00,[],None
434,https://github.com/himol7/Inverse-of-Matrix-Verilog.git,2016-10-07 15:48:35+00:00,This is a Verilog code to find the Inverse of a 5X5 Matrix.,4,himol7/Inverse-of-Matrix-Verilog,70260815,Verilog,Inverse-of-Matrix-Verilog,356,0,2023-10-12 03:36:24+00:00,[],None
435,https://github.com/NPO-IT/Verilog_M16-Imitator.git,2016-10-20 11:12:55+00:00,Telemetry Imitator,0,NPO-IT/Verilog_M16-Imitator,71455245,Verilog,Verilog_M16-Imitator,38,0,2016-12-09 11:09:55+00:00,[],None
436,https://github.com/silensmile/electronicSystemDesign.git,2016-10-22 04:31:59+00:00,电子电路设计实验程序代码,0,silensmile/electronicSystemDesign,71616777,Verilog,electronicSystemDesign,533,0,2016-10-22 04:33:35+00:00,[],None
437,https://github.com/sj23patel/F.P.G.A.-Matrix-Inverse.git,2016-10-07 14:20:28+00:00,,0,sj23patel/F.P.G.A.-Matrix-Inverse,70253564,Verilog,F.P.G.A.-Matrix-Inverse,138,0,2019-05-09 07:53:43+00:00,[],None
438,https://github.com/vineet121297/LA-assignment.git,2016-10-07 13:19:51+00:00,,0,vineet121297/LA-assignment,70248347,Verilog,LA-assignment,6,0,2016-10-07 13:20:58+00:00,[],None
439,https://github.com/risayoneyama/ECE241-PROJECT.git,2016-10-09 20:13:26+00:00,,0,risayoneyama/ECE241-PROJECT,70427766,Verilog,ECE241-PROJECT,2223,0,2017-06-27 13:11:40+00:00,[],None
440,https://github.com/alonso193/proyecto1.git,2016-10-11 17:40:14+00:00,,0,alonso193/proyecto1,70619292,Verilog,proyecto1,204,0,2016-11-04 13:37:20+00:00,[],https://api.github.com/licenses/gpl-3.0
441,https://github.com/dforconi/490p2.git,2016-10-04 20:55:38+00:00,"Project using the switches, buttons and analog displays of an FPGA to create a two player guessing game",0,dforconi/490p2,70005515,Verilog,490p2,6,0,2016-10-07 17:35:52+00:00,[],None
442,https://github.com/gautamrathod/inverseMatrix.git,2016-10-07 18:09:08+00:00,,0,gautamrathod/inverseMatrix,70271088,Verilog,inverseMatrix,2,0,2016-10-07 18:11:09+00:00,[],None
443,https://github.com/nisargshah10/Matrix-Inverse.git,2016-10-07 18:05:55+00:00,Just a repository,0,nisargshah10/Matrix-Inverse,70270873,Verilog,Matrix-Inverse,3,0,2016-10-07 18:40:32+00:00,[],None
444,https://github.com/daivatpbhatt/Linear_Algebra.git,2016-10-06 11:13:02+00:00,,0,daivatpbhatt/Linear_Algebra,70146712,Verilog,Linear_Algebra,30,0,2016-10-07 09:50:19+00:00,[],None
445,https://github.com/mario23285/CircuitosDigitales2.git,2016-09-28 16:50:30+00:00,,0,mario23285/CircuitosDigitales2,69484225,Verilog,CircuitosDigitales2,1015,0,2016-09-28 17:06:39+00:00,[],None
446,https://github.com/arebeil17/PROJECT_LAZARUS.git,2016-09-29 02:45:40+00:00,Verilog code for processor controller and datapath implementation,0,arebeil17/PROJECT_LAZARUS,69523982,Verilog,PROJECT_LAZARUS,288,0,2016-10-22 03:58:30+00:00,[],None
447,https://github.com/RaghavPNayak/GuessingGame.git,2016-10-15 01:47:10+00:00,GuessingGame - 2 Player guessing game where the second player guesses the number entered by the first player on Digilent Basys2 Board,0,RaghavPNayak/GuessingGame,70959422,Verilog,GuessingGame,507,0,2016-10-15 01:47:29+00:00,[],None
448,https://github.com/abuchele/CA-Lab0.git,2016-09-24 18:35:33+00:00,Computer Architecture Lab 0,0,abuchele/CA-Lab0,69120622,Verilog,CA-Lab0,2199,0,2016-09-27 01:11:11+00:00,[],None
449,https://github.com/not-david/MINI.git,2016-09-09 04:11:39+00:00,,0,not-david/MINI,67764936,Verilog,MINI,12,0,2016-09-09 04:14:38+00:00,[],None
450,https://github.com/bfarago/xmos_cpld_slice.git,2016-09-11 17:45:12+00:00,"This is a slice extender panel, which contains a small cpld, aimed to have configurable the bridge between the slot and the slice panel.",1,bfarago/xmos_cpld_slice,67944746,Verilog,xmos_cpld_slice,2106,0,2019-02-28 00:31:29+00:00,[],https://api.github.com/licenses/lgpl-3.0
451,https://github.com/monotone-RK/sorting_network.git,2016-09-12 08:01:26+00:00,,0,monotone-RK/sorting_network,67988682,Verilog,sorting_network,34,0,2016-09-13 19:52:58+00:00,[],https://api.github.com/licenses/mit
452,https://github.com/jamiejuly/helloworld.git,2016-11-03 01:26:49+00:00,first functionality test,0,jamiejuly/helloworld,72696525,Verilog,helloworld,0,0,2016-11-03 01:28:59+00:00,[],None
453,https://github.com/dangnhat/Simple_MCU.git,2016-10-27 21:07:02+00:00,Simple RISC MCU implementation in Verilog with Altera DE2,1,dangnhat/Simple_MCU,72148349,Verilog,Simple_MCU,3439,0,2016-10-27 21:09:13+00:00,[],None
454,https://github.com/Andrew-Peklar/CSC_137.git,2016-11-03 07:52:55+00:00,,0,Andrew-Peklar/CSC_137,72721384,Verilog,CSC_137,8,0,2016-11-03 07:59:05+00:00,[],None
455,https://github.com/AndressaM/Nibble-VERILOG.git,2016-11-16 13:00:58+00:00,Nibble Processor in verilog,0,AndressaM/Nibble-VERILOG,73920583,Verilog,Nibble-VERILOG,1261,0,2016-11-19 03:07:15+00:00,[],None
456,https://github.com/anguslin/VGA-Rock-Paper-Scissor.git,2016-11-13 21:29:48+00:00,,0,anguslin/VGA-Rock-Paper-Scissor,73644231,Verilog,VGA-Rock-Paper-Scissor,306,0,2017-08-17 07:05:01+00:00,[],None
457,https://github.com/buaa1406LiuZheng/COexp.git,2016-11-15 08:06:28+00:00,mini MIPS,0,buaa1406LiuZheng/COexp,73790881,Verilog,COexp,27,0,2016-11-15 08:06:59+00:00,[],None
458,https://github.com/robertoalcantara/OHRouter.git,2016-11-12 06:13:25+00:00,Router with hardware based (fpga) forwarding ,0,robertoalcantara/OHRouter,73535170,Verilog,OHRouter,10459,0,2021-01-13 02:34:19+00:00,[],None
459,https://github.com/balassaloci/EyeDetection.git,2016-11-12 12:25:46+00:00,First year lab project. Performs gaze detection to control a simple game,0,balassaloci/EyeDetection,73551214,Verilog,EyeDetection,17539,0,2016-11-12 12:29:16+00:00,[],None
460,https://github.com/xxning/Verilog.git,2016-11-11 15:38:19+00:00,,0,xxning/Verilog,73489594,Verilog,Verilog,38,0,2016-11-11 15:39:11+00:00,[],None
461,https://github.com/dimarik9732/fpga.git,2016-11-02 12:13:07+00:00,,0,dimarik9732/fpga,72636792,Verilog,fpga,1,0,2016-11-02 12:13:17+00:00,[],None
462,https://github.com/saiekumar/Academic_projects.git,2016-10-30 08:32:57+00:00,,0,saiekumar/Academic_projects,72337977,Verilog,Academic_projects,215,0,2022-12-18 06:53:39+00:00,[],None
463,https://github.com/AislanJefferson/Aislan_uC_PEM.git,2016-10-25 23:24:34+00:00,Repositório Projeto Microcomputador - PEM,0,AislanJefferson/Aislan_uC_PEM,71947348,Verilog,Aislan_uC_PEM,3015,0,2016-10-29 14:18:09+00:00,[],None
464,https://github.com/zaddan/apx_operators_rtl.git,2016-10-27 21:22:17+00:00,,0,zaddan/apx_operators_rtl,72149345,Verilog,apx_operators_rtl,3486,0,2017-04-13 02:01:15+00:00,[],None
465,https://github.com/WangyuHello/Homework_ALU.git,2016-10-17 00:37:49+00:00,,0,WangyuHello/Homework_ALU,71086557,Verilog,Homework_ALU,15,0,2018-06-20 07:54:57+00:00,[],https://api.github.com/licenses/mit
466,https://github.com/ghosalya/1D-Project-compstruct.git,2016-10-18 06:23:15+00:00,Project repository for 50.002 Computational Structure Project,1,ghosalya/1D-Project-compstruct,71215593,Verilog,1D-Project-compstruct,13747,0,2016-10-18 13:52:45+00:00,[],None
467,https://github.com/bsinglet/ece_4514_project3.git,2016-09-25 23:33:49+00:00,,0,bsinglet/ece_4514_project3,69196848,Verilog,ece_4514_project3,28,0,2018-08-26 22:41:48+00:00,[],None
468,https://github.com/greatwall1995/mipscpu.git,2016-09-10 14:38:12+00:00,MIPS CPU implemented in Verilog,0,greatwall1995/mipscpu,67875953,Verilog,mipscpu,621,0,2016-09-10 14:38:32+00:00,[],None
469,https://github.com/SudharchithSonty/Guessing-Game---Computer-Architecture.git,2016-09-10 19:17:33+00:00,,0,SudharchithSonty/Guessing-Game---Computer-Architecture,67889774,Verilog,Guessing-Game---Computer-Architecture,2,0,2016-09-10 19:17:47+00:00,[],None
470,https://github.com/samgianelli/FPGA-Pong.git,2016-09-09 05:59:14+00:00,Code for a game that can be synthesized to an FPGA board where one or two players can bounce a moving LED back and forth by carefully timing their button presses.,0,samgianelli/FPGA-Pong,67770333,Verilog,FPGA-Pong,23,0,2016-09-09 06:07:56+00:00,[],None
471,https://github.com/anisha-rohra/TombFaller.git,2016-10-01 01:47:41+00:00,"Using Verilog, created a game for the VGA called TombFaller in which the keyboard controls an icon that must avoid falling objects for as long as possible.",0,anisha-rohra/TombFaller,69713719,Verilog,TombFaller,51,0,2016-10-01 14:21:46+00:00,[],None
472,https://github.com/egcastron/contador-bcd-4-digitos.git,2016-09-29 06:06:04+00:00,contador de 0 a 9999,0,egcastron/contador-bcd-4-digitos,69536122,Verilog,contador-bcd-4-digitos,267,0,2021-06-12 06:55:29+00:00,[],None
473,https://github.com/keyfos/Proy_2_grupo_5_semestre_2_2016.git,2016-09-13 20:48:18+00:00,Controlador RTC,0,keyfos/Proy_2_grupo_5_semestre_2_2016,68146285,Verilog,Proy_2_grupo_5_semestre_2_2016,78,0,2016-10-04 02:09:44+00:00,[],None
474,https://github.com/amillerbrowne/Logic-Design.git,2016-10-06 19:02:39+00:00,EC 311 Labs at Boston University,0,amillerbrowne/Logic-Design,70184117,Verilog,Logic-Design,7,0,2016-10-06 19:02:43+00:00,[],None
475,https://github.com/krish2110/Linear-Algebra.git,2016-10-07 07:31:05+00:00,,0,krish2110/Linear-Algebra,70224658,Verilog,Linear-Algebra,89,0,2016-10-07 13:38:23+00:00,[],None
476,https://github.com/rajDhamsaniya/LinearAlgebra.git,2016-10-07 09:17:38+00:00,,0,rajDhamsaniya/LinearAlgebra,70232181,Verilog,LinearAlgebra,347,0,2019-01-08 04:44:00+00:00,[],https://api.github.com/licenses/mit
477,https://github.com/xuanbka1/FPGA_wav.git,2016-10-01 03:48:55+00:00,,0,xuanbka1/FPGA_wav,69718033,Verilog,FPGA_wav,3,0,2016-10-01 04:01:36+00:00,[],None
478,https://github.com/CompArchFA16/HW2.git,2016-09-17 22:21:59+00:00,Homework 0b010: Verilog Building Blocks,21,CompArchFA16/HW2,68481172,Verilog,HW2,920,0,2023-08-21 18:02:03+00:00,[],None
479,https://github.com/osafune/cerasite_loadinit_sample.git,2016-09-20 09:30:27+00:00,,0,osafune/cerasite_loadinit_sample,68696553,Verilog,cerasite_loadinit_sample,556,0,2016-09-20 09:30:39+00:00,[],None
480,https://github.com/alybaracat/alybaracat.github.io.git,2016-09-14 13:00:27+00:00,personal website,0,alybaracat/alybaracat.github.io,68206653,Verilog,alybaracat.github.io,102812,0,2016-11-03 08:24:17+00:00,[],None
481,https://github.com/zjhzjh123/pipeline.git,2016-09-11 07:49:01+00:00,a project from organization of computer,0,zjhzjh123/pipeline,67917290,Verilog,pipeline,281,0,2016-09-11 08:38:49+00:00,[],None
482,https://github.com/RicardoElectror/git_proyecto2.git,2016-09-21 17:00:23+00:00,,0,RicardoElectror/git_proyecto2,68838853,Verilog,git_proyecto2,15,0,2016-09-23 04:27:45+00:00,[],None
483,https://github.com/artursg/computer_architecture_homeworks.git,2016-09-22 23:43:42+00:00,Homework for Computer Architecture course,0,artursg/computer_architecture_homeworks,68971162,Verilog,computer_architecture_homeworks,2,0,2016-09-25 23:39:22+00:00,[],https://api.github.com/licenses/mit
484,https://github.com/imanadib95/Assignment4_TextDisplay.git,2016-09-17 21:57:06+00:00,Team Ramrod,0,imanadib95/Assignment4_TextDisplay,68480316,Verilog,Assignment4_TextDisplay,23756,0,2016-11-26 17:48:17+00:00,[],None
485,https://github.com/EyeComputing/16_2_dsd_hw3.git,2016-10-29 05:23:25+00:00,,0,EyeComputing/16_2_dsd_hw3,72266643,Verilog,16_2_dsd_hw3,1843,0,2016-10-29 05:29:18+00:00,[],None
486,https://github.com/Skeen/fpga-pong.git,2016-10-29 00:24:17+00:00,,0,Skeen/fpga-pong,72253527,Verilog,fpga-pong,10,0,2023-01-28 21:16:21+00:00,[],None
487,https://github.com/sikpigs/fpga.git,2016-10-31 23:12:30+00:00,,0,sikpigs/fpga,72485840,Verilog,fpga,8,0,2016-10-31 23:51:09+00:00,[],None
488,https://github.com/ishwaki/crc.git,2016-10-09 20:03:50+00:00,Graduate student at San Jose State University.,0,ishwaki/crc,70427299,Verilog,crc,4292,0,2016-10-09 20:05:28+00:00,[],None
489,https://github.com/Olivinitic/Finite-State-Machines.git,2016-10-23 08:45:08+00:00,Source Files for a Mealy and Moore design for Vending Machine,0,Olivinitic/Finite-State-Machines,71691345,Verilog,Finite-State-Machines,2,0,2016-10-23 08:45:21+00:00,[],None
490,https://github.com/huhaowei/579.git,2016-10-28 17:29:38+00:00,,0,huhaowei/579,72228099,Verilog,579,0,0,2022-10-10 23:57:43+00:00,[],None
491,https://github.com/ghazanhaider/vga.git,2016-10-27 19:34:00+00:00,,0,ghazanhaider/vga,72141524,Verilog,vga,2,0,2016-10-27 19:40:35+00:00,[],None
492,https://github.com/bangerboys/ELD10.git,2016-10-27 21:13:47+00:00,,0,bangerboys/ELD10,72148744,Verilog,ELD10,18,0,2016-10-27 21:14:21+00:00,[],None
493,https://github.com/Sanjeeet/Why-Santa-Couldn-to-get-to-Your-House.git,2016-10-27 03:10:09+00:00,One-Player 2-D Obstacle Jumping Game,1,Sanjeeet/Why-Santa-Couldn-to-get-to-Your-House,72066288,Verilog,Why-Santa-Couldn-to-get-to-Your-House,17,0,2017-10-25 11:02:26+00:00,[],None
494,https://github.com/aalaapn/FPGA.git,2016-10-14 15:15:53+00:00,Various FPGA ,0,aalaapn/FPGA,70921860,Verilog,FPGA,2092,0,2016-10-14 15:22:11+00:00,[],None
495,https://github.com/JeremySant/DrJ.git,2016-10-15 01:28:24+00:00,A clone of the Nintendo game doctor Mario written in Verilog for the Altera DE1-SoC microprocessor.,0,JeremySant/DrJ,70958615,Verilog,DrJ,1045,0,2016-10-15 01:40:24+00:00,[],None
496,https://github.com/natsutan/chihayaburu.git,2016-10-15 04:56:39+00:00,手書き認識プロジェクト,2,natsutan/chihayaburu,70967184,Verilog,chihayaburu,15241,0,2017-01-04 06:20:27+00:00,[],None
497,https://github.com/akankshadara/MIPS-Verilog.git,2016-10-14 08:14:14+00:00,Datapath implementation of MIPS architecture in Verilog  Tested on : ModelSIM,0,akankshadara/MIPS-Verilog,70888810,Verilog,MIPS-Verilog,15,0,2016-11-05 03:31:57+00:00,[],None
498,https://github.com/abecker32/keep-talking.git,2016-11-10 20:01:11+00:00,Fall 2016 Digital Systems Laboratory,0,abecker32/keep-talking,73416607,Verilog,keep-talking,263,0,2016-11-11 21:57:02+00:00,[],None
499,https://github.com/fatemeh-shaterian/FPGA.git,2016-11-09 12:11:59+00:00,,0,fatemeh-shaterian/FPGA,73281072,Verilog,FPGA,20,0,2016-11-09 17:19:16+00:00,[],None
500,https://github.com/yiminghuang/verilog.git,2016-10-11 00:10:49+00:00,,0,yiminghuang/verilog,70539308,Verilog,verilog,20,0,2016-10-12 00:13:06+00:00,[],None
501,https://github.com/sriram-ramesh/FIFO.git,2016-10-24 22:21:10+00:00,FIFO width and depth of 8,0,sriram-ramesh/FIFO,71836993,Verilog,FIFO,9,0,2016-10-24 22:21:53+00:00,[],
502,https://github.com/purplxholic/50.002-Computation-Structure.git,2016-10-18 16:14:11+00:00,Year 2016 50.002,0,purplxholic/50.002-Computation-Structure,71267173,Verilog,50.002-Computation-Structure,5642,0,2016-10-19 09:55:00+00:00,[],None
503,https://github.com/akarshjg/codingground.git,2016-10-17 16:36:08+00:00,Main Repository for Coding Ground,0,akarshjg/codingground,71159358,Verilog,codingground,1,0,2016-10-17 16:36:12+00:00,[],None
504,https://github.com/CPEN211/lab5.git,2016-10-13 22:04:08+00:00,ballin',0,CPEN211/lab5,70851872,Verilog,lab5,167,0,2020-07-19 03:46:41+00:00,[],None
505,https://github.com/CJ-San/conv5.git,2016-10-24 06:23:55+00:00,,0,CJ-San/conv5,71758116,Verilog,conv5,3484,0,2020-11-10 21:14:41+00:00,[],None
506,https://github.com/rraju1/testLocalRepo.git,2016-11-02 23:08:48+00:00,,0,rraju1/testLocalRepo,72689187,Verilog,testLocalRepo,278,0,2016-11-02 23:12:29+00:00,[],None
507,https://github.com/jamiejuly/cross_clock.git,2016-11-03 01:38:48+00:00,verilog: cross clock domain synchronization,0,jamiejuly/cross_clock,72697266,Verilog,cross_clock,2,0,2016-11-03 01:39:44+00:00,[],None
508,https://github.com/bangerboys/ELDass11.git,2016-11-04 18:14:35+00:00,,0,bangerboys/ELDass11,72873790,Verilog,ELDass11,2,0,2016-11-04 18:24:46+00:00,[],None
509,https://github.com/yfujii/aurora_test.git,2016-11-07 09:07:49+00:00,Minimal test bench to implement the aurora link protocol into an Artix-7 FPGA.,0,yfujii/aurora_test,73060725,Verilog,aurora_test,604,0,2016-11-07 09:09:25+00:00,[],None
510,https://github.com/jonathandao0/VerilogPong.git,2016-10-14 04:12:46+00:00,A simple pong game made using Verilog,0,jonathandao0/VerilogPong,70873340,Verilog,VerilogPong,8,0,2016-10-14 04:15:09+00:00,[],None
511,https://github.com/rochellev/EE460M.git,2016-10-14 21:07:02+00:00,EE460M Digital Logic Design Projects,0,rochellev/EE460M,70947348,Verilog,EE460M,334,0,2018-10-11 22:04:28+00:00,[],None
512,https://github.com/alexBoldt95/ece350.git,2016-09-21 02:39:19+00:00,,0,alexBoldt95/ece350,68772774,Verilog,ece350,303,0,2016-09-21 02:40:28+00:00,[],None
513,https://github.com/dpraul/CPE517.git,2016-10-03 22:38:05+00:00,Class assignments for CPE517 - Digital & Comp Sys Architecture,0,dpraul/CPE517,69916764,Verilog,CPE517,129,0,2016-11-02 17:40:39+00:00,[],None
514,https://github.com/luismgallegosc/papilio-example-seven-segment.git,2016-09-23 18:06:33+00:00,Simple I/O example working with a Papilio One board and a seven segment display.,0,luismgallegosc/papilio-example-seven-segment,69049107,Verilog,papilio-example-seven-segment,3,0,2016-09-23 18:10:47+00:00,[],None
515,https://github.com/akhiljain0777/Multi-Cycle-Cpu.git,2016-10-01 17:11:54+00:00,,0,akhiljain0777/Multi-Cycle-Cpu,69751907,Verilog,Multi-Cycle-Cpu,1222,0,2017-01-18 12:37:05+00:00,[],None
516,https://github.com/altdillon/useful_verilog.git,2016-10-02 06:41:05+00:00,useful verilog circuits from summer of '16 and beyond,0,altdillon/useful_verilog,69783111,Verilog,useful_verilog,5,0,2019-01-15 21:24:37+00:00,[],None
517,https://github.com/aditpatel97/LinearAlgebra.git,2016-10-07 08:59:29+00:00,,0,aditpatel97/LinearAlgebra,70230787,Verilog,LinearAlgebra,1704,0,2016-10-07 15:38:56+00:00,[],None
518,https://github.com/prayer2141/LA.git,2016-10-07 17:24:38+00:00,,0,prayer2141/LA,70268050,Verilog,LA,6,0,2016-10-07 17:40:47+00:00,[],None
519,https://github.com/siamumar/k-NNS.git,2016-10-06 17:09:25+00:00,Privacy preserving k Nearest Neighbor Search ,0,siamumar/k-NNS,70175159,Verilog,k-NNS,10,0,2020-09-15 14:09:00+00:00,[],None
520,https://github.com/crusch/BranchPredictor.git,2016-09-16 00:28:21+00:00,Individual project; Virtualization of a pipelined processor with branch prediction. README contains assignment description from instructor. REPORT demonstrates cycle reduction from cpu without branch prediction. Fall 2015.,0,crusch/BranchPredictor,68341953,Verilog,BranchPredictor,25,0,2016-09-16 00:53:11+00:00,[],None
521,https://github.com/ozervol/UART.git,2016-10-08 12:28:59+00:00,receice and send data between PC and FPGA,1,ozervol/UART,70329759,Verilog,UART,25,0,2017-07-15 05:15:18+00:00,[],None
522,https://github.com/doyom123/cse341.git,2016-10-12 17:52:42+00:00,cse341 Fall,0,doyom123/cse341,70726188,Verilog,cse341,9641,0,2017-04-29 00:15:27+00:00,[],None
523,https://github.com/shinshipower/VSD_HW1.git,2016-10-18 13:10:32+00:00,,0,shinshipower/VSD_HW1,71249497,Verilog,VSD_HW1,27,0,2022-09-15 05:38:03+00:00,[],https://api.github.com/licenses/gpl-3.0
524,https://github.com/abantam/openflow1.3.git,2016-10-18 11:31:04+00:00,,0,abantam/openflow1.3,71241383,Verilog,openflow1.3,1310,0,2016-10-18 11:33:01+00:00,[],None
525,https://github.com/JoseLuisGlezHdez/Diseno-de-Procesadores.git,2016-10-22 11:51:17+00:00,,0,JoseLuisGlezHdez/Diseno-de-Procesadores,71635895,Verilog,Diseno-de-Procesadores,47,0,2016-10-22 16:24:04+00:00,[],None
526,https://github.com/Kaesonia/554.git,2016-10-24 21:08:57+00:00,,0,Kaesonia/554,71832320,Verilog,554,64,0,2016-10-24 21:28:09+00:00,[],None
527,https://github.com/remustawfik/VerilogProject.git,2016-11-14 04:52:35+00:00,,0,remustawfik/VerilogProject,73668103,Verilog,VerilogProject,37,0,2017-01-21 01:49:31+00:00,[],None
528,https://github.com/kevintasta/CS3220-Project2.git,2016-10-30 20:33:46+00:00,initial commit,0,kevintasta/CS3220-Project2,72373932,Verilog,CS3220-Project2,40163,0,2016-11-17 21:10:38+00:00,[],None
529,https://github.com/Tybus/Experimento-4.git,2016-09-28 14:27:21+00:00,,0,Tybus/Experimento-4,69471546,Verilog,Experimento-4,27,0,2016-11-30 14:33:02+00:00,[],None
530,https://github.com/HenryLeinen/FPGA-FullLedDriver.git,2016-09-26 17:46:17+00:00,,0,HenryLeinen/FPGA-FullLedDriver,69276179,Verilog,FPGA-FullLedDriver,592,0,2016-09-26 18:23:06+00:00,[],https://api.github.com/licenses/apache-2.0
531,https://github.com/PaulYFWang/ECE244Lab2.git,2016-09-26 15:51:07+00:00,,0,PaulYFWang/ECE244Lab2,69266303,Verilog,ECE244Lab2,22,0,2016-09-26 16:20:40+00:00,[],None
532,https://github.com/apoorvgarg10/3X3-FPGA-implementation-in-Verilog-HDL.git,2016-11-08 15:00:33+00:00,,0,apoorvgarg10/3X3-FPGA-implementation-in-Verilog-HDL,73196835,Verilog,3X3-FPGA-implementation-in-Verilog-HDL,156,0,2016-11-09 20:06:24+00:00,[],None
533,https://github.com/xiongbaobao/adder.git,2016-11-08 09:24:12+00:00,Git + Verification flow learning,0,xiongbaobao/adder,73169767,Verilog,adder,26,0,2016-11-08 09:32:04+00:00,[],None
534,https://github.com/joyoyoyoyoyo/SingleCycle-MIPS-processor.git,2016-11-10 03:27:13+00:00,"A single-cycle MIPS processor, written in Verilog",0,joyoyoyoyoyo/SingleCycle-MIPS-processor,73343782,Verilog,SingleCycle-MIPS-processor,4,0,2018-03-08 19:24:44+00:00,[],None
535,https://github.com/a1exwang/lets-write-a-cpu-from-scratch.git,2016-10-23 14:59:16+00:00,Let's write a CPU in Verilog,0,a1exwang/lets-write-a-cpu-from-scratch,71709954,Verilog,lets-write-a-cpu-from-scratch,61,0,2019-04-02 06:09:38+00:00,[],https://api.github.com/licenses/mit
536,https://github.com/sharmaeklavya2/mips_ss.git,2016-10-23 21:55:58+00:00,MIPS single-cycle processor,1,sharmaeklavya2/mips_ss,71732116,Verilog,mips_ss,4,0,2023-01-28 19:47:31+00:00,"['verilog', 'mips', 'computer-architecture', 'practice']",None
537,https://github.com/RodrigoFarias23D/Rodrigo_uC_PEM.git,2016-10-25 21:51:11+00:00,Repositório para resolução da Lista 2 do PEM (Projeto para Exelência em Microeletrônica),0,RodrigoFarias23D/Rodrigo_uC_PEM,71942105,Verilog,Rodrigo_uC_PEM,198,0,2016-11-04 06:25:29+00:00,[],None
538,https://github.com/saforem2/CS233.git,2016-10-03 08:57:25+00:00,CS 233 Projects,5,saforem2/CS233,69855065,Verilog,CS233,6168,0,2023-05-01 02:04:29+00:00,[],None
539,https://github.com/nathanielwebb/SystemSynthesisAndDesign.git,2016-09-14 14:27:02+00:00,Single pipline microprocessor verilog code along with synthesized working versions of the code ( noted by _SYN).,0,nathanielwebb/SystemSynthesisAndDesign,68213205,Verilog,SystemSynthesisAndDesign,126,0,2016-09-16 17:35:28+00:00,[],None
540,https://github.com/inginginger/LCBsim.git,2016-10-31 11:23:20+00:00,,0,inginginger/LCBsim,72429867,Verilog,LCBsim,933,0,2016-10-31 11:26:04+00:00,[],None
541,https://github.com/merlionfire/ddr_mgr_spartan3.git,2016-09-26 11:17:12+00:00,"Simple ddr manager working working with MIG, which is expected to work on spartan 3A starter",0,merlionfire/ddr_mgr_spartan3,69242670,Verilog,ddr_mgr_spartan3,20441,0,2016-09-26 16:38:20+00:00,[],None
542,https://github.com/shahharsh176/Inverse_Matrix.git,2016-10-07 14:25:18+00:00,,0,shahharsh176/Inverse_Matrix,70253982,Verilog,Inverse_Matrix,1012,0,2016-10-07 15:24:37+00:00,[],None
543,https://github.com/rahul1234a/rahul_201501091.git,2016-10-07 17:06:52+00:00,,0,rahul1234a/rahul_201501091,70266762,Verilog,rahul_201501091,3,0,2016-10-07 17:09:40+00:00,[],None
544,https://github.com/201501117/LA_Project.git,2016-10-07 15:20:17+00:00,,0,201501117/LA_Project,70258518,Verilog,LA_Project,541,0,2016-10-07 15:22:25+00:00,[],None
545,https://github.com/kushalshah14121997/inverse-matrix.git,2016-10-07 19:45:50+00:00,,0,kushalshah14121997/inverse-matrix,70277804,Verilog,inverse-matrix,5,0,2016-10-07 19:47:03+00:00,[],None
546,https://github.com/sawanmakwana305/LAcode.git,2016-10-07 09:08:20+00:00,,0,sawanmakwana305/LAcode,70231453,Verilog,LAcode,5,0,2016-10-10 17:34:35+00:00,[],None
547,https://github.com/Vishwa61/LA_inverse_matrix.git,2016-10-07 08:53:37+00:00,,0,Vishwa61/LA_inverse_matrix,70230346,Verilog,LA_inverse_matrix,4,0,2016-10-07 18:25:40+00:00,[],None
548,https://github.com/CompArchFA16/Lab2.git,2016-10-12 16:42:01+00:00,SPI Memory,10,CompArchFA16/Lab2,70720305,Verilog,Lab2,9,0,2023-08-21 18:02:04+00:00,[],None
549,https://github.com/chengscott/Digital-Logic-Design.git,2016-10-22 07:29:22+00:00,Digital Logic Design Final Project - N-storey Elevator Controller,0,chengscott/Digital-Logic-Design,71623941,Verilog,Digital-Logic-Design,2539,0,2023-01-28 21:10:36+00:00,"['elevator', 'nthu']",None
550,https://github.com/KRVPerera/HDLVerilogAssignment.git,2016-10-04 09:48:48+00:00,,0,KRVPerera/HDLVerilogAssignment,69952288,Verilog,HDLVerilogAssignment,597,0,2016-10-07 07:38:42+00:00,[],https://api.github.com/licenses/mit
551,https://github.com/gelloria/ProyGrad.git,2016-10-17 23:18:53+00:00,,0,gelloria/ProyGrad,71189272,Verilog,ProyGrad,10827,0,2016-10-17 23:33:59+00:00,[],None
552,https://github.com/gordonseto/CPEN311-Lab-3.git,2016-10-18 00:10:34+00:00,,0,gordonseto/CPEN311-Lab-3,71191887,Verilog,CPEN311-Lab-3,45,0,2016-10-18 02:29:47+00:00,[],None
553,https://github.com/saul-rodriguez/VerilogLecture.git,2016-10-09 19:58:10+00:00,,0,saul-rodriguez/VerilogLecture,70427002,Verilog,VerilogLecture,2146,0,2016-10-09 20:00:11+00:00,[],None
554,https://github.com/simonvpe/Amiga.git,2016-10-09 19:06:48+00:00,,0,simonvpe/Amiga,70424448,Verilog,Amiga,4,0,2016-10-09 19:08:11+00:00,[],None
555,https://github.com/jonathandao0/ProcessorModel.git,2016-10-14 06:07:09+00:00,,0,jonathandao0/ProcessorModel,70879163,Verilog,ProcessorModel,14,0,2016-10-14 06:09:55+00:00,[],None
556,https://github.com/haythamf/mips32.git,2016-10-16 10:33:06+00:00,Building 32-bit Pipelined mips,0,haythamf/mips32,71043683,Verilog,mips32,18,0,2016-10-18 12:10:01+00:00,[],None
557,https://github.com/satishbhat-umd/ENEE408C_Lab10.git,2016-11-03 19:09:53+00:00,,0,satishbhat-umd/ENEE408C_Lab10,72778135,Verilog,ENEE408C_Lab10,230,0,2016-11-03 19:13:56+00:00,[],None
558,https://github.com/parthbarca08/ECE_287_Final_Project.git,2016-11-07 01:15:17+00:00,Creating the classic arcade game of Frogger. ,0,parthbarca08/ECE_287_Final_Project,73030583,Verilog,ECE_287_Final_Project,8050,0,2016-12-17 01:22:53+00:00,[],None
559,https://github.com/sarthakbp/Multicycle-Architecture.git,2016-11-09 10:35:36+00:00,,0,sarthakbp/Multicycle-Architecture,73274455,Verilog,Multicycle-Architecture,705,0,2016-11-09 10:38:29+00:00,[],None
560,https://github.com/victtorhugo/victtorhugo_uC_PEM.git,2016-10-27 13:39:40+00:00,,0,victtorhugo/victtorhugo_uC_PEM,72111972,Verilog,victtorhugo_uC_PEM,849,0,2016-11-04 03:01:08+00:00,[],None
561,https://github.com/skygup7/ALU_Verilog.git,2016-11-04 09:41:34+00:00,ALU designed in verilog and simulated on Xilinx 4.7 on windows 10,1,skygup7/ALU_Verilog,72834204,Verilog,ALU_Verilog,208,0,2016-11-04 09:41:50+00:00,[],None
562,https://github.com/wangdongCCNU/HPDAQ2.git,2016-09-13 03:38:33+00:00,This Project is for the design of scalable system for data acquisition system,1,wangdongCCNU/HPDAQ2,68071465,Verilog,HPDAQ2,1585,0,2016-11-01 00:55:17+00:00,[],https://api.github.com/licenses/gpl-3.0
563,https://github.com/Poojabafnaprakash/Verilog.git,2016-09-19 04:36:51+00:00,,0,Poojabafnaprakash/Verilog,68569531,Verilog,Verilog,0,0,2016-09-19 04:40:06+00:00,[],None
564,https://github.com/rajbhensadadia/LA_project.git,2016-10-07 13:25:19+00:00,,0,rajbhensadadia/LA_project,70248826,Verilog,LA_project,161,0,2016-10-08 06:46:43+00:00,[],None
565,https://github.com/yashg1997/Matrix_Inverse_FPGA.git,2016-10-07 13:20:30+00:00,,0,yashg1997/Matrix_Inverse_FPGA,70248405,Verilog,Matrix_Inverse_FPGA,47,0,2016-10-07 13:30:28+00:00,[],None
566,https://github.com/ashna1jain/LA_ASSIGNMENT_INVERSE_OF_A_MATRIX.git,2016-10-07 13:58:13+00:00,,0,ashna1jain/LA_ASSIGNMENT_INVERSE_OF_A_MATRIX,70251722,Verilog,LA_ASSIGNMENT_INVERSE_OF_A_MATRIX,273,0,2016-10-07 14:20:11+00:00,[],None
567,https://github.com/KartavyaBhatt/Inverse-of-5X5-matrix.git,2016-10-07 17:59:49+00:00,,0,KartavyaBhatt/Inverse-of-5X5-matrix,70270489,Verilog,Inverse-of-5X5-matrix,3,0,2016-10-07 18:02:20+00:00,[],None
568,https://github.com/mehtakshat/La_Project.git,2016-10-08 05:20:36+00:00,,0,mehtakshat/La_Project,70306035,Verilog,La_Project,2,0,2016-10-08 05:22:26+00:00,[],None
569,https://github.com/sgdgp/CPU-Design.git,2016-09-23 08:46:08+00:00,CPU design assignment of COA Lab,0,sgdgp/CPU-Design,69006820,Verilog,CPU-Design,255,0,2018-10-15 05:38:10+00:00,[],https://api.github.com/licenses/mit
570,https://github.com/Boris94cr/Experimento-3.git,2016-09-14 14:36:19+00:00,David es mediocre,0,Boris94cr/Experimento-3,68214034,Verilog,Experimento-3,7,0,2016-09-21 13:26:24+00:00,[],None
571,https://github.com/andsama/git_digitales2_proyectos.git,2016-10-21 20:19:19+00:00,,0,andsama/git_digitales2_proyectos,71593691,Verilog,git_digitales2_proyectos,96,0,2016-11-16 16:39:27+00:00,[],None
572,https://github.com/varnit36/ELDAss9.git,2016-10-21 17:54:43+00:00,,0,varnit36/ELDAss9,71586237,Verilog,ELDAss9,3,0,2016-10-21 18:14:04+00:00,[],None
573,https://github.com/Jamnam/git_test0.git,2016-10-23 17:36:04+00:00,This is a git test,0,Jamnam/git_test0,71718656,Verilog,git_test0,1,0,2016-10-23 17:58:16+00:00,[],None
574,https://github.com/gavacq/Lab3a.git,2016-10-13 21:44:13+00:00,,0,gavacq/Lab3a,70850674,Verilog,Lab3a,1,0,2016-10-13 21:53:01+00:00,[],None
575,https://github.com/neilstockbridge/cores.git,2016-10-28 10:15:50+00:00,,0,neilstockbridge/cores,72197432,Verilog,cores,6,0,2016-10-28 10:27:32+00:00,[],https://api.github.com/licenses/mit
576,https://github.com/varnit36/ELDAss10.git,2016-10-28 13:08:44+00:00,,0,varnit36/ELDAss10,72208301,Verilog,ELDAss10,60,0,2016-10-28 13:15:20+00:00,[],None
577,https://github.com/AVYX/Vinicius_uC_PEM.git,2016-11-03 04:33:31+00:00,Inicio,0,AVYX/Vinicius_uC_PEM,72709078,Verilog,Vinicius_uC_PEM,12309,0,2016-11-03 04:37:55+00:00,[],None
578,https://github.com/DTPrince/nbit-comparator.git,2016-10-11 15:42:37+00:00,N-bit comparator constructed on the terasic/Altera Cyclone 3 DE0 board,0,DTPrince/nbit-comparator,70609223,Verilog,nbit-comparator,98,0,2016-10-16 22:43:37+00:00,[],https://api.github.com/licenses/mit
579,https://github.com/Toms42/fpga-game-tests.git,2016-10-11 13:36:43+00:00,,0,Toms42/fpga-game-tests,70596963,Verilog,fpga-game-tests,16112,0,2016-10-13 17:29:22+00:00,[],None
580,https://github.com/sjsong08/Dsync_v01.git,2016-11-04 02:13:08+00:00,Dsync,0,sjsong08/Dsync_v01,72805669,Verilog,Dsync_v01,17,0,2017-04-18 06:12:21+00:00,[],None
581,https://github.com/groshanlal/Microprocessor-Design.git,2016-11-02 08:05:44+00:00,,0,groshanlal/Microprocessor-Design,72617444,Verilog,Microprocessor-Design,495,0,2016-11-02 08:17:04+00:00,[],None
582,https://github.com/bglima/NibbleProcessor.git,2016-11-05 18:24:18+00:00,,0,bglima/NibbleProcessor,72945269,Verilog,NibbleProcessor,814,0,2016-11-05 18:36:48+00:00,[],None
583,https://github.com/LucyVeron/CPU.git,2016-11-09 16:02:30+00:00,MIPS CPU,0,LucyVeron/CPU,73299108,Verilog,CPU,2,0,2016-11-09 16:07:47+00:00,[],None
584,https://github.com/jmsardoy/BIP.git,2016-11-10 20:28:55+00:00,,0,jmsardoy/BIP,73418393,Verilog,BIP,27,0,2016-11-10 21:00:37+00:00,[],None
585,https://github.com/drew-jones/ee480.git,2016-10-17 05:38:53+00:00,Projects for Advanced Computer Architecture EE/CS 480 at the University of Kentucky,0,drew-jones/ee480,71103406,Verilog,ee480,144,0,2018-07-08 05:57:54+00:00,[],None
586,https://github.com/davidabisset/analogdevices.git,2016-10-19 12:32:34+00:00,,1,davidabisset/analogdevices,71355066,Verilog,analogdevices,4709,0,2016-10-19 12:37:20+00:00,[],
587,https://github.com/Olivinitic/Homework-3-Source-Files.git,2016-10-23 11:13:29+00:00,Verilog code for a Gas Pump Controller (two examples of Finite State Machines),0,Olivinitic/Homework-3-Source-Files,71697924,Verilog,Homework-3-Source-Files,15,0,2016-10-23 11:13:39+00:00,[],None
588,https://github.com/bangerboys/ELD12.git,2016-11-11 18:16:39+00:00,,0,bangerboys/ELD12,73500772,Verilog,ELD12,55,0,2016-11-11 18:21:03+00:00,[],None
589,https://github.com/quocson95/HDL-Flappy-Bird-demo.git,2016-11-10 12:10:09+00:00,Assignment in HDL in HCMC- Year 3,0,quocson95/HDL-Flappy-Bird-demo,73378667,Verilog,HDL-Flappy-Bird-demo,4385,0,2016-11-10 13:14:53+00:00,[],None
590,https://github.com/raahm/ECE369A.git,2016-10-16 04:33:04+00:00,General  Purpose CPU,0,raahm/ECE369A,71030166,Verilog,ECE369A,125,0,2016-10-28 22:57:41+00:00,[],None
591,https://github.com/darsnack/ECE901Project.git,2016-10-29 20:39:56+00:00,A repository containing code and reports for UW-Madison ECE901: Large-Scale Machine Learning,1,darsnack/ECE901Project,72308215,Verilog,ECE901Project,5021,0,2016-12-06 01:30:37+00:00,[],None
592,https://github.com/Brockhold/BEE271F16.git,2016-10-31 03:10:28+00:00,Scratch-Pad and homework assignments for a course in Verilog!,0,Brockhold/BEE271F16,72394450,Verilog,BEE271F16,4,0,2016-11-03 21:53:42+00:00,[],None
593,https://github.com/lab305itep/wfd125-chanfpga-d.git,2016-09-16 17:31:55+00:00,channel fpga modified for double channel triggering,0,lab305itep/wfd125-chanfpga-d,68400696,Verilog,wfd125-chanfpga-d,2397,0,2016-09-16 17:41:08+00:00,[],None
594,https://github.com/luismgallegosc/atlys-booth-multiplier.git,2016-09-25 04:02:34+00:00,Booth multiplier implemented in an Atlys Spartan-6 FPGA Trainer Board,0,luismgallegosc/atlys-booth-multiplier,69142834,Verilog,atlys-booth-multiplier,200,0,2016-09-25 04:06:43+00:00,[],None
595,https://github.com/luismgallegosc/pezaris-multiplier.git,2016-09-26 15:53:33+00:00,Pezaris multiplier implementation,0,luismgallegosc/pezaris-multiplier,69266508,Verilog,pezaris-multiplier,5,0,2016-09-26 18:17:30+00:00,[],None
596,https://github.com/bvarga92/fpga.git,2016-09-28 23:01:40+00:00,FPGA projektek és vegyes HDL modulok.,2,bvarga92/fpga,69510639,Verilog,fpga,11218,0,2019-07-19 19:34:34+00:00,[],None
597,https://github.com/raash1d/consecutive-ones-detector.git,2016-10-02 00:27:36+00:00,"A FIFO pipeline based consecutive ones detector, developed in Verilog, using structural data flow model",0,raash1d/consecutive-ones-detector,69771045,Verilog,consecutive-ones-detector,836,0,2016-10-02 00:32:53+00:00,[],None
598,https://github.com/ruidechua/mojo.git,2016-10-09 15:28:32+00:00,,2,ruidechua/mojo,70412180,Verilog,mojo,2219,0,2016-12-06 17:11:01+00:00,[],None
599,https://github.com/KishanThakkar/LA.git,2016-10-07 09:03:06+00:00,,0,KishanThakkar/LA,70231067,Verilog,LA,759,0,2016-10-07 16:34:50+00:00,[],None
600,https://github.com/altdillon/digitalClock.git,2016-10-07 07:58:17+00:00,I want to build a clock out of 7400 series logic circuits.  I wrote a test system in verilog. ,0,altdillon/digitalClock,70226389,Verilog,digitalClock,4,0,2016-10-07 08:03:38+00:00,[],None
601,https://github.com/shinezyy/co_2016_single_cycle.git,2016-10-09 07:07:52+00:00,,0,shinezyy/co_2016_single_cycle,70384225,Verilog,co_2016_single_cycle,14,0,2016-11-11 06:35:29+00:00,[],None
602,https://github.com/dgnajera/VendingMachine.git,2016-10-11 04:57:59+00:00,,0,dgnajera/VendingMachine,70557566,Verilog,VendingMachine,197,0,2016-10-11 04:59:26+00:00,[],None
603,https://github.com/MarlonCosta/Marlon_uC_PEM.git,2016-10-26 17:59:15+00:00,Projeto do Microcomputador do PEM,0,MarlonCosta/Marlon_uC_PEM,72029966,Verilog,Marlon_uC_PEM,19039,0,2023-01-28 20:40:46+00:00,[],None
604,https://github.com/filcaval1234/FilipeCazuza_uC_PEM.git,2016-10-26 23:11:14+00:00,projeto do nivelameto do PEM,0,filcaval1234/FilipeCazuza_uC_PEM,72052119,Verilog,FilipeCazuza_uC_PEM,4460,0,2016-11-03 23:53:11+00:00,[],None
605,https://github.com/DTPrince/ECEN2350.git,2016-09-25 20:58:24+00:00,Digital Logic HW and probably projects.,0,DTPrince/ECEN2350,69190240,Verilog,ECEN2350,429,0,2016-09-26 04:06:45+00:00,[],https://api.github.com/licenses/mit
606,https://github.com/jurses/pract_estr.git,2016-10-28 17:32:22+00:00,Prácticas de estrucuras,0,jurses/pract_estr,72228295,Verilog,pract_estr,12,0,2016-10-28 17:33:33+00:00,[],None
607,https://github.com/felipe-samuel/Processador-Verilog.git,2016-10-24 00:04:07+00:00,,0,felipe-samuel/Processador-Verilog,71737219,Verilog,Processador-Verilog,6,0,2016-10-24 00:09:19+00:00,[],None
608,https://github.com/pulkitver1991/Verilog_files.git,2016-11-07 22:59:56+00:00,,0,pulkitver1991/Verilog_files,73128708,Verilog,Verilog_files,7,0,2016-11-07 23:15:10+00:00,[],None
609,https://github.com/Tybus/Hardtoe.git,2016-11-16 16:10:53+00:00,Proyecto Final del curso laboratorio de circuitos digitales ,0,Tybus/Hardtoe,73937214,Verilog,Hardtoe,4,0,2016-11-16 18:35:52+00:00,[],None
610,https://github.com/toanGa/bowling-game-verilog.git,2016-11-12 06:49:28+00:00,,0,toanGa/bowling-game-verilog,73536668,Verilog,bowling-game-verilog,255,0,2016-11-12 06:50:59+00:00,[],None
611,https://github.com/Yangff/mips_5cycle.git,2016-11-13 17:05:47+00:00,,0,Yangff/mips_5cycle,73630163,Verilog,mips_5cycle,20,0,2016-11-22 13:13:13+00:00,[],None
612,https://github.com/dstarner/cse341.git,2016-10-31 13:25:39+00:00,Managing tools for CSE 341,0,dstarner/cse341,72438628,Verilog,cse341,56,0,2023-01-28 19:49:42+00:00,[],None
613,https://github.com/JSun12/Project-Samples.git,2016-09-09 08:23:32+00:00,,0,JSun12/Project-Samples,67780729,Verilog,Project-Samples,35768,0,2016-09-15 05:45:33+00:00,[],None
614,https://github.com/swarnava9/BeMicro_SDRAM.git,2016-09-16 20:58:37+00:00,,0,swarnava9/BeMicro_SDRAM,68414187,Verilog,BeMicro_SDRAM,23658,0,2016-09-16 21:13:13+00:00,[],None
615,https://github.com/lzhbrian/Digital-Logic-and-Processor-Summer-Final.git,2016-09-17 10:46:52+00:00,A pipeline CPU written in Verilog (Project of Digital Logic and Processor course),0,lzhbrian/Digital-Logic-and-Processor-Summer-Final,68446538,Verilog,Digital-Logic-and-Processor-Summer-Final,7769,0,2017-07-09 17:10:52+00:00,[],https://api.github.com/licenses/apache-2.0
616,https://github.com/rohitsudan/Verilog_N2T_W1.git,2016-09-18 02:53:26+00:00,this contains all the verilog code for nand to tetris week 1 project,0,rohitsudan/Verilog_N2T_W1,68491721,Verilog,Verilog_N2T_W1,22,0,2016-09-18 02:56:00+00:00,[],None
617,https://github.com/jinyibin/AutoPilotPlatform.git,2016-09-18 09:55:36+00:00,,2,jinyibin/AutoPilotPlatform,68512651,Verilog,AutoPilotPlatform,117026,0,2016-11-10 13:57:02+00:00,[],None
618,https://github.com/nhtranngoc/ECE3829.git,2016-09-20 14:15:45+00:00,Repo for ECE3829 Advanced FPGA,0,nhtranngoc/ECE3829,68718937,Verilog,ECE3829,30,0,2016-09-20 14:16:06+00:00,[],None
619,https://github.com/luismgallegosc/papilio-example-clock-div.git,2016-09-24 00:06:56+00:00,Example project for a clock frequency divider using a Papilio One board.,0,luismgallegosc/papilio-example-clock-div,69068919,Verilog,papilio-example-clock-div,6,0,2016-09-24 00:09:31+00:00,[],None
620,https://github.com/jjose3/combCore.git,2016-09-30 06:41:28+00:00,Combinatorial Core for MIPS Processor,0,jjose3/combCore,69640855,Verilog,combCore,21,0,2018-06-13 17:06:05+00:00,[],None
621,https://github.com/MalusGreen/BrickBreaker.git,2016-11-15 03:18:00+00:00,CSC258 2016 Project,1,MalusGreen/BrickBreaker,73771813,Verilog,BrickBreaker,12584,0,2016-11-15 04:17:22+00:00,[],None
622,https://github.com/gordonseto/CPEN311-Lab-5.git,2016-11-15 04:19:42+00:00,,0,gordonseto/CPEN311-Lab-5,73775698,Verilog,CPEN311-Lab-5,8930,0,2016-11-15 05:21:58+00:00,[],None
623,https://github.com/joyoyoyoyoyo/ece156a-verilog.git,2016-10-20 23:15:17+00:00,,0,joyoyoyoyoyo/ece156a-verilog,71511863,Verilog,ece156a-verilog,182,0,2018-04-25 08:21:39+00:00,[],None
624,https://github.com/JosephMart/ECEN248.git,2016-10-20 23:01:49+00:00,My lab reports for ECEN 248,1,JosephMart/ECEN248,71511189,Verilog,ECEN248,37507,0,2023-01-28 18:23:40+00:00,[],None
625,https://github.com/Julianarch/II-Proyecto-RTC.git,2016-11-02 15:31:58+00:00,Real Time Clock + VGA,0,Julianarch/II-Proyecto-RTC,72653842,Verilog,II-Proyecto-RTC,10,0,2016-11-02 15:59:51+00:00,[],None
626,https://github.com/rraju1/ECE552-MIPS-5-stage-pipeline.git,2016-11-02 05:30:56+00:00,,0,rraju1/ECE552-MIPS-5-stage-pipeline,72607239,Verilog,ECE552-MIPS-5-stage-pipeline,440,0,2016-11-02 05:31:05+00:00,[],None
627,https://github.com/yue32000/SAA7111A-FPGA.git,2016-11-05 00:25:13+00:00,,0,yue32000/SAA7111A-FPGA,72895245,Verilog,SAA7111A-FPGA,12,0,2016-11-09 18:58:23+00:00,[],None
628,https://github.com/ShuaiShao93/Multi-Cycle-MIPS-CPU.git,2016-11-09 20:46:59+00:00,Multi Cycle MIPS CPU Supporting 55 Instructions,1,ShuaiShao93/Multi-Cycle-MIPS-CPU,73319972,Verilog,Multi-Cycle-MIPS-CPU,52,0,2017-03-11 00:32:05+00:00,[],None
629,https://github.com/LouiseSiah/RAM_verilog.git,2016-11-07 18:40:30+00:00,,0,LouiseSiah/RAM_verilog,73109316,Verilog,RAM_verilog,62487,0,2016-11-07 18:42:15+00:00,[],None
630,https://github.com/abbydsantos/Verilog-Counters.git,2016-10-15 09:27:13+00:00,,0,abbydsantos/Verilog-Counters,70978630,Verilog,Verilog-Counters,1,0,2016-10-15 09:27:39+00:00,[],None
631,https://github.com/zura-not-zura/8BitALU.git,2016-10-17 04:53:32+00:00,,2,zura-not-zura/8BitALU,71101105,Verilog,8BitALU,892,0,2016-10-21 05:37:42+00:00,[],None
632,https://github.com/mandyuuu/Fixed_weight_res_stdp.git,2016-10-24 17:05:40+00:00,coop with gatech,1,mandyuuu/Fixed_weight_res_stdp,71812007,Verilog,Fixed_weight_res_stdp,91,0,2016-10-24 17:05:49+00:00,[],None
633,https://github.com/meeraramesh-sjsu/MemoryTransfer.git,2016-10-26 16:10:21+00:00,Transferring data from one 8X8 memory to another 4X8 memory using a controller and Sequential and combinational logic elements using Verilog HDL.,1,meeraramesh-sjsu/MemoryTransfer,72020917,Verilog,MemoryTransfer,518,0,2016-10-26 17:33:29+00:00,[],None
634,https://github.com/chrisamanse/vga_snakegame.git,2016-10-10 06:11:58+00:00,Snake game for FPGAs with VGA,0,chrisamanse/vga_snakegame,70457259,Verilog,vga_snakegame,435,0,2016-10-10 06:17:15+00:00,[],None
635,https://github.com/GitlI2015/USTC_FPGA.git,2016-10-09 05:49:02+00:00,,0,GitlI2015/USTC_FPGA,70379990,Verilog,USTC_FPGA,328,0,2016-10-16 11:34:32+00:00,[],None
636,https://github.com/emmadrigal/Temporizer_VGA_Controller.git,2016-09-30 21:18:08+00:00,,0,emmadrigal/Temporizer_VGA_Controller,69702867,Verilog,Temporizer_VGA_Controller,42,0,2016-09-30 21:18:41+00:00,[],None
637,https://github.com/n07myn4m3/UNDron.git,2016-09-30 23:08:21+00:00,,0,n07myn4m3/UNDron,69708066,Verilog,UNDron,61726,0,2016-09-30 23:13:29+00:00,[],None
638,https://github.com/mitbhuptani/LA_CODE.git,2016-10-07 09:27:44+00:00,,0,mitbhuptani/LA_CODE,70232940,Verilog,LA_CODE,5,0,2016-10-08 17:59:58+00:00,[],None
639,https://github.com/dishantshah/Matrix_Inverse.git,2016-10-07 10:39:50+00:00,It consist of a program in verilog that calculates inverse of a matrix.,0,dishantshah/Matrix_Inverse,70237607,Verilog,Matrix_Inverse,356,0,2016-10-07 14:50:27+00:00,[],None
640,https://github.com/0xfede7c8/UART_Arquitectura.git,2016-10-06 20:35:33+00:00,,0,0xfede7c8/UART_Arquitectura,70190891,Verilog,UART_Arquitectura,75,0,2016-10-06 21:04:30+00:00,[],https://api.github.com/licenses/gpl-3.0
641,https://github.com/dhruvsatyapanthi007/LA_Project.git,2016-10-07 18:43:34+00:00,,0,dhruvsatyapanthi007/LA_Project,70273626,Verilog,LA_Project,3,0,2022-09-20 22:26:16+00:00,[],None
642,https://github.com/nleve/mips_proc.git,2016-10-14 06:05:42+00:00,A MIPS processor implementation for the Altera DE2 Cyclone II FPGA dev board,2,nleve/mips_proc,70879079,Verilog,mips_proc,799,0,2018-01-28 16:54:15+00:00,"['altera-fpga', 'verilog', 'mips']",None
643,https://github.com/ParthTiwari/ELD.git,2016-10-21 18:42:24+00:00,,0,ParthTiwari/ELD,71588496,Verilog,ELD,3,0,2016-10-21 18:42:50+00:00,[],None
644,https://github.com/bangerboys/ELD8.git,2016-10-21 17:06:42+00:00,,0,bangerboys/ELD8,71583881,Verilog,ELD8,3,0,2016-10-21 17:11:15+00:00,[],None
645,https://github.com/ilkz/fpga.git,2016-09-27 06:09:42+00:00,some fpga verilog modules,0,ilkz/fpga,69325083,Verilog,fpga,15,0,2016-09-27 07:15:14+00:00,[],None
646,https://github.com/danyojang/computer-architecture-projects.git,2016-09-23 07:55:08+00:00,,0,danyojang/computer-architecture-projects,69002715,Verilog,computer-architecture-projects,21,0,2016-12-15 03:35:00+00:00,[],None
647,https://github.com/TenzinCHW/WoofComputerStructures.git,2016-09-25 13:37:24+00:00,"Repository for recording the progress of Pinardy, Eiros and Tenzin as we venture into territories yet revealed to us in Adventures of Computer Structures.",1,TenzinCHW/WoofComputerStructures,69166442,Verilog,WoofComputerStructures,17372,0,2016-12-06 19:24:18+00:00,[],None
648,https://github.com/shangma/VLC-Hardware-Description.git,2016-10-07 21:13:38+00:00,Verilog modules implementing encoding and decoding for Visible Light Communication,0,shangma/VLC-Hardware-Description,70283361,Verilog,VLC-Hardware-Description,91,0,2023-12-21 00:19:43+00:00,[],None
649,https://github.com/Zzappmaster44/Hw1.git,2016-09-20 18:45:18+00:00,,0,Zzappmaster44/Hw1,68742745,Verilog,Hw1,229,0,2016-09-27 03:08:08+00:00,[],None
650,https://github.com/saiekumar/FPGA_board_peripherals.git,2016-10-30 07:44:17+00:00,,0,saiekumar/FPGA_board_peripherals,72336119,Verilog,FPGA_board_peripherals,2,0,2016-10-30 08:29:50+00:00,[],None
651,https://github.com/victorrsoliveira/NibbleProcessor.git,2016-11-03 21:31:42+00:00,,1,victorrsoliveira/NibbleProcessor,72788729,Verilog,NibbleProcessor,915,0,2016-11-03 21:33:07+00:00,[],None
652,https://github.com/MikelSkreen/Digital_Design.git,2016-11-03 04:44:38+00:00,HDL from Digital Systems courses,0,MikelSkreen/Digital_Design,72709603,Verilog,Digital_Design,2136,0,2016-11-03 04:45:17+00:00,[],None
653,https://github.com/varnit36/ELDAss12.git,2016-11-11 18:04:50+00:00,,0,varnit36/ELDAss12,73500065,Verilog,ELDAss12,77,0,2016-11-11 18:12:58+00:00,[],None
654,https://github.com/Brian96/241-proj.git,2016-11-14 04:05:09+00:00,,1,Brian96/241-proj,73665694,Verilog,241-proj,29,0,2016-11-14 04:05:57+00:00,[],None
655,https://github.com/HeterogeneousChao/ALTERA_MODULE_DEMO.git,2016-11-14 04:19:44+00:00,,0,HeterogeneousChao/ALTERA_MODULE_DEMO,73666460,Verilog,ALTERA_MODULE_DEMO,34649,0,2016-11-14 04:31:27+00:00,[],None
656,https://github.com/Sebas95/ARM_Calculator.git,2016-11-01 00:07:01+00:00,"Este proyecto consiste en implementar una calculadora básica, programada en ensamblador de ARM, dicho código correrá en el computador mínimo diseñado por cada grupo. Además, el sistema completo deberá contar con una interfaz gráfica sencilla que se verá en un monitor VGA, y la calculadora se manipulará por medio del mouse PS2",0,Sebas95/ARM_Calculator,72488484,Verilog,ARM_Calculator,403,0,2016-11-01 15:44:16+00:00,[],None
657,https://github.com/KavitaPrabhu/Johnson-counter1.git,2016-10-28 18:01:51+00:00,,0,KavitaPrabhu/Johnson-counter1,72230386,Verilog,Johnson-counter1,1,0,2016-10-28 18:18:07+00:00,[],None
658,https://github.com/sriram-ramesh/Arbiter_SV_Verification.git,2016-10-24 22:15:33+00:00,Design of Arbiter in Verilog and SV Verification with environment,0,sriram-ramesh/Arbiter_SV_Verification,71836669,Verilog,Arbiter_SV_Verification,13,0,2016-10-24 22:19:05+00:00,[],
659,https://github.com/Olivinitic/IC_7_Registers-and-Counters.git,2016-10-25 06:12:50+00:00,Verilog code examples for Registers and Counters,0,Olivinitic/IC_7_Registers-and-Counters,71865331,Verilog,IC_7_Registers-and-Counters,388,0,2016-10-25 06:17:39+00:00,[],None
660,https://github.com/samlnx03/ed2-1617.git,2016-11-07 13:32:38+00:00,,0,samlnx03/ed2-1617,73081235,Verilog,ed2-1617,12,0,2016-11-07 13:46:44+00:00,[],None
661,https://github.com/maarquitos14/PA-Proc.git,2016-11-07 10:25:24+00:00,,0,maarquitos14/PA-Proc,73067226,Verilog,PA-Proc,282,0,2018-04-23 10:41:53+00:00,[],None
662,https://github.com/nebulaM/sphinx_subvq_mgau_shortlist.git,2016-11-07 08:12:21+00:00,Converted from C to Verilog,0,nebulaM/sphinx_subvq_mgau_shortlist,73055972,Verilog,sphinx_subvq_mgau_shortlist,4,0,2016-11-07 08:27:22+00:00,[],None
663,https://github.com/Katieneff/UART-Battleship.git,2016-09-12 15:40:54+00:00,A UART implemented on an FPGA and Battleship implemented on a NIOS II microprocessor.,1,Katieneff/UART-Battleship,68022900,Verilog,UART-Battleship,1493,0,2016-11-30 02:09:55+00:00,[],None
664,https://github.com/rohitsudan/Verilog.git,2016-09-15 01:12:44+00:00,This contains all the code that I have worked with in the aspect of verilog,0,rohitsudan/Verilog,68256668,Verilog,Verilog,6,0,2016-09-15 01:14:27+00:00,[],None
665,https://github.com/spandan8055/ALU.git,2016-10-18 13:53:24+00:00,,0,spandan8055/ALU,71253508,Verilog,ALU,1,0,2016-10-18 13:57:06+00:00,[],None
666,https://github.com/catompiler/fpgalibs.git,2016-10-10 14:15:36+00:00,Libraries for working with FPGA (Verilog).,0,catompiler/fpgalibs,70495054,Verilog,fpgalibs,29,0,2020-04-24 13:18:30+00:00,[],https://api.github.com/licenses/gpl-3.0
667,https://github.com/ejsullivan/CS552-Computer-Architecture.git,2016-09-09 21:09:41+00:00,,0,ejsullivan/CS552-Computer-Architecture,67832911,Verilog,CS552-Computer-Architecture,4920,0,2016-09-10 03:04:49+00:00,[],None
668,https://github.com/utsavoz/LA.git,2016-10-08 19:35:01+00:00,,0,utsavoz/LA,70353234,Verilog,LA,6,0,2016-10-08 19:37:23+00:00,[],None
669,https://github.com/horvatic/Led-Slider.git,2016-10-10 01:44:49+00:00,A simple Spatan 6 FPGA circuit ,0,horvatic/Led-Slider,70442165,Verilog,Led-Slider,2,0,2023-01-28 17:22:00+00:00,[],None
670,https://github.com/kirinzloh/1D-Design-Project.git,2016-10-20 03:44:05+00:00,Design and built a prototype of electronic game using an 8-bit ALU Alpha.,0,kirinzloh/1D-Design-Project,71422953,Verilog,1D-Design-Project,1003,0,2016-10-20 16:54:10+00:00,[],None
671,https://github.com/wesleychavez/2waycache.git,2016-10-19 20:00:59+00:00,,0,wesleychavez/2waycache,71394530,Verilog,2waycache,2,0,2016-10-19 20:09:18+00:00,[],None
672,https://github.com/henry-ns/Henrique_Martins_Miranda_uC_PEM.git,2016-10-23 12:54:13+00:00,Microcomputer,0,henry-ns/Henrique_Martins_Miranda_uC_PEM,71702693,Verilog,Henrique_Martins_Miranda_uC_PEM,9929,0,2020-01-05 01:52:26+00:00,"['exercism-solutions', 'training', 'microelectronics']",None
673,https://github.com/samgianelli/MIPS-Processor.git,2016-09-25 20:55:57+00:00,A Processor built in Verilog used to run a sample instruction algorithm written in MIPS32,0,samgianelli/MIPS-Processor,69190123,Verilog,MIPS-Processor,7310,0,2016-11-14 02:30:08+00:00,[],None
674,https://github.com/SMITH1997/LA_inverse_matrix.git,2016-10-07 08:51:20+00:00,,0,SMITH1997/LA_inverse_matrix,70230164,Verilog,LA_inverse_matrix,162,0,2016-10-07 18:29:14+00:00,[],None
675,https://github.com/dhwani12345/LA_Matrix_Project.git,2016-10-07 12:21:17+00:00,echelon form and inverse of the matrix in FPGA,0,dhwani12345/LA_Matrix_Project,70244035,Verilog,LA_Matrix_Project,2,0,2016-10-07 12:56:42+00:00,[],None
676,https://github.com/dhruti1997/matrixInverse.git,2016-10-07 13:02:18+00:00,finding inverse of 5x5 matrix,0,dhruti1997/matrixInverse,70246993,Verilog,matrixInverse,58,0,2023-03-16 09:59:49+00:00,[],None
677,https://github.com/Vishwa1611/LA_Matrix.git,2016-10-07 14:15:53+00:00,,0,Vishwa1611/LA_Matrix,70253159,Verilog,LA_Matrix,418,0,2016-10-07 14:18:15+00:00,[],None
678,https://github.com/bio-modelling/DVS2SpiNN.git,2016-10-07 10:52:46+00:00,FPGA link to interface an eDVS with SpiNNaker,1,bio-modelling/DVS2SpiNN,70238397,Verilog,DVS2SpiNN,2283,0,2016-10-07 10:56:35+00:00,[],https://api.github.com/licenses/mit
679,https://github.com/knhemanth/BusSys_DRAMSim.git,2016-09-17 21:37:30+00:00,A uni-directional bus system with a DRAM slave and a bus interface.,0,knhemanth/BusSys_DRAMSim,68479505,Verilog,BusSys_DRAMSim,13307,0,2016-09-17 22:40:18+00:00,[],None
680,https://github.com/mukatk/Verilog.git,2016-09-09 21:47:45+00:00,,0,mukatk/Verilog,67834820,Verilog,Verilog,3,0,2016-09-09 21:50:38+00:00,[],None
681,https://github.com/guoyuanjing2988/50.002-1d-group18.git,2016-10-17 05:08:58+00:00,1d project for computation structures,0,guoyuanjing2988/50.002-1d-group18,71101838,Verilog,50.002-1d-group18,5007,0,2016-10-17 13:14:44+00:00,[],None
682,https://github.com/michellejohnstone/ComputerArchitecture.git,2016-11-04 23:46:30+00:00,"Experiments in low-level language programming for Computer Architecture at Mills College, Fall 2016: ",0,michellejohnstone/ComputerArchitecture,72893603,Verilog,ComputerArchitecture,11,0,2016-11-24 06:49:54+00:00,[],None
683,https://github.com/Nick-Archi/ECE_5440_Final_Project.git,2016-11-03 00:23:09+00:00,Whack-An-LED Project,0,Nick-Archi/ECE_5440_Final_Project,72692939,Verilog,ECE_5440_Final_Project,4132,0,2017-08-17 16:49:05+00:00,[],None
684,https://github.com/CatherineChua/Verilog.git,2016-10-28 04:45:59+00:00,,0,CatherineChua/Verilog,72174139,Verilog,Verilog,7,0,2016-10-28 04:46:46+00:00,[],None
685,https://github.com/srad015/WRAMP.git,2016-10-27 23:13:29+00:00,WRAMP RISC architecture in Verilog with calculator application designed for BaSys board,0,srad015/WRAMP,72155681,Verilog,WRAMP,16,0,2018-07-07 03:34:22+00:00,[],None
686,https://github.com/apoorvgarg10/MIPS.git,2016-11-12 20:24:39+00:00,,0,apoorvgarg10/MIPS,73576486,Verilog,MIPS,682,0,2016-11-13 14:08:38+00:00,[],None
687,https://github.com/NurCorezzi/OAC.git,2016-11-02 11:36:02+00:00,,0,NurCorezzi/OAC,72633828,Verilog,OAC,16,0,2016-11-02 11:42:05+00:00,[],None
688,https://github.com/evantey14/3dscanner.git,2016-11-08 14:57:41+00:00,,1,evantey14/3dscanner,73196547,Verilog,3dscanner,155,0,2016-11-08 15:06:07+00:00,[],None
689,https://github.com/sarthakbp/FPGA.git,2016-11-09 19:34:31+00:00,3x3 FPGA Implementation,1,sarthakbp/FPGA,73315065,Verilog,FPGA,250,0,2016-11-10 18:17:47+00:00,[],None
690,https://github.com/markten/verilog-tron.git,2016-09-28 05:39:33+00:00,A simple 2D implementation of the light cycle TRON game using a Spartan3 FPGA and Xilinx ISE.,0,markten/verilog-tron,69429421,Verilog,verilog-tron,9,0,2016-09-28 05:44:58+00:00,[],None
691,https://github.com/parasj/CS3220.git,2016-09-30 23:30:59+00:00,Processor Design,0,parasj/CS3220,69708939,Verilog,CS3220,26778,0,2017-01-26 00:01:31+00:00,[],None
692,https://github.com/lycarter/6.111-finalproj.git,2016-11-01 02:03:48+00:00,Lightsaber Training,0,lycarter/6.111-finalproj,72494932,Verilog,6.111-finalproj,15841,0,2016-11-01 02:28:55+00:00,[],None
693,https://github.com/inginginger/CFM_M16.git,2016-10-20 06:23:22+00:00,,0,inginginger/CFM_M16,71431783,Verilog,CFM_M16,5539,0,2016-10-20 06:32:44+00:00,[],None
694,https://github.com/IVSoftware/ni_defb_blink00.git,2016-10-21 15:21:25+00:00,"A ""Hello World"" application for NI Digital Electronics FPGA Board using ISE Webpack",0,IVSoftware/ni_defb_blink00,71577110,Verilog,ni_defb_blink00,40,0,2016-10-21 20:02:26+00:00,[],https://api.github.com/licenses/gpl-3.0
695,https://github.com/gvilardefarias/Gustavo_uC_PEM.git,2016-10-26 05:18:56+00:00,,0,gvilardefarias/Gustavo_uC_PEM,71968955,Verilog,Gustavo_uC_PEM,12890,0,2018-09-09 21:33:09+00:00,[],None
696,https://github.com/umutbalkan/bit-flipper.git,2016-10-28 22:28:11+00:00,📟 FPGA - Implementation of Vigenère Cipher (Basys3 & SystemVerilog),0,umutbalkan/bit-flipper,72247455,Verilog,bit-flipper,39,0,2020-03-15 19:27:30+00:00,[],https://api.github.com/licenses/gpl-3.0
697,https://github.com/sriram-balakrishnan/private.git,2016-10-30 22:52:16+00:00,,0,sriram-balakrishnan/private,72380511,Verilog,private,17,0,2016-10-30 22:53:20+00:00,[],https://api.github.com/licenses/mit
698,https://github.com/wesleychavez/gasStation.git,2016-10-19 20:11:50+00:00,,0,wesleychavez/gasStation,71395326,Verilog,gasStation,2,0,2016-10-19 20:13:16+00:00,[],None
699,https://github.com/ruddymondal/mojoJOJO512.git,2016-10-21 07:04:40+00:00,,0,ruddymondal/mojoJOJO512,71539066,Verilog,mojoJOJO512,480,0,2016-10-21 07:11:28+00:00,[],None
700,https://github.com/TominF6453/csc258_project.git,2016-11-15 16:31:46+00:00,Final project repo for CSC258,0,TominF6453/csc258_project,73833131,Verilog,csc258_project,826,0,2016-11-16 21:14:47+00:00,[],None
701,https://github.com/schmidtwmark/Enigma.git,2016-11-14 22:53:24+00:00,,0,schmidtwmark/Enigma,73754173,Verilog,Enigma,21,0,2016-11-14 22:53:53+00:00,[],None
702,https://github.com/chenshiqu/FP-ADD-SUB.git,2016-11-15 20:52:53+00:00,,0,chenshiqu/FP-ADD-SUB,73854192,Verilog,FP-ADD-SUB,0,0,2016-11-15 20:52:54+00:00,[],None
