{"sha": "09062aa45c273ef70653be0f2541af1923a37bac", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MDkwNjJhYTQ1YzI3M2VmNzA2NTNiZTBmMjU0MWFmMTkyM2EzN2JhYw==", "commit": {"author": {"name": "Kugan Vivekanandarajah", "email": "kuganv@linaro.org", "date": "2019-03-30T04:24:22Z"}, "committer": {"name": "Kugan Vivekanandarajah", "email": "kugan@gcc.gnu.org", "date": "2019-03-30T04:24:22Z"}, "message": "re PR rtl-optimization/89862 (LTO bootstrap fails for ARM)\n\n\n2019-03-29  Kugan Vivekanandarajah  <kuganv@linaro.org>\n\t    Eric Botcazou  <ebotcazou@adacore.com>\n\n\tPR rtl-optimization/89862\n\t* rtl.h (word_register_operation_p): Exclude CONST_INT from operations\n\tthat operates on the full registers for WORD_REGISTER_OPERATIONS\n\tarchitectures.\n\n\nCo-Authored-By: Eric Botcazou <ebotcazou@adacore.com>\n\nFrom-SVN: r270030", "tree": {"sha": "cdb8d4254ce59d5df435535aa8c8d362e079b98b", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/cdb8d4254ce59d5df435535aa8c8d362e079b98b"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/09062aa45c273ef70653be0f2541af1923a37bac", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/09062aa45c273ef70653be0f2541af1923a37bac", "html_url": "https://github.com/Rust-GCC/gccrs/commit/09062aa45c273ef70653be0f2541af1923a37bac", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/09062aa45c273ef70653be0f2541af1923a37bac/comments", "author": null, "committer": null, "parents": [{"sha": "593f8d6466aeb25067932d80cf2b655524cf958e", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/593f8d6466aeb25067932d80cf2b655524cf958e", "html_url": "https://github.com/Rust-GCC/gccrs/commit/593f8d6466aeb25067932d80cf2b655524cf958e"}], "stats": {"total": 9, "additions": 9, "deletions": 0}, "files": [{"sha": "136785149168c938688567b639ddd7b397777ad1", "filename": "gcc/ChangeLog", "status": "modified", "additions": 8, "deletions": 0, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/09062aa45c273ef70653be0f2541af1923a37bac/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/09062aa45c273ef70653be0f2541af1923a37bac/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=09062aa45c273ef70653be0f2541af1923a37bac", "patch": "@@ -1,3 +1,11 @@\n+2019-03-29  Kugan Vivekanandarajah  <kuganv@linaro.org>\n+\t    Eric Botcazou  <ebotcazou@adacore.com>\n+\n+\tPR rtl-optimization/89862\n+\t* rtl.h (word_register_operation_p): Exclude CONST_INT from operations\n+\tthat operates on the full registers for WORD_REGISTER_OPERATIONS\n+\tarchitectures.\n+\n 2019-03-29  Jim Wilson  <jimw@sifive.com>\n \n \t* common/config/riscv/riscv-common.c (riscv_parse_arch_string):"}, {"sha": "b4a906f918180bd3ed991e084f5ac6210c0def64", "filename": "gcc/rtl.h", "status": "modified", "additions": 1, "deletions": 0, "changes": 1, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/09062aa45c273ef70653be0f2541af1923a37bac/gcc%2Frtl.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/09062aa45c273ef70653be0f2541af1923a37bac/gcc%2Frtl.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Frtl.h?ref=09062aa45c273ef70653be0f2541af1923a37bac", "patch": "@@ -4400,6 +4400,7 @@ word_register_operation_p (const_rtx x)\n {\n   switch (GET_CODE (x))\n     {\n+    case CONST_INT:\n     case ROTATE:\n     case ROTATERT:\n     case SIGN_EXTRACT:"}]}