// Seed: 1256286946
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign id_2 = {id_1, id_1, 1'h0};
endmodule
module module_1 (
    output uwire id_0,
    input  logic id_1,
    input  wand  id_2,
    input  tri0  id_3,
    input  tri0  id_4,
    output logic id_5
    , id_8,
    output tri   id_6
);
  reg id_9, id_10;
  module_0(
      id_8, id_8
  );
  initial begin
    id_10 <= id_1;
    if (id_3) id_5 <= id_1;
  end
  wire id_11;
endmodule
