Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Nov  7 18:21:49 2022
| Host         : LionelZhao running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.690      -50.792                      9                  809        0.128        0.000                      0                  809        1.101        0.000                       0                   562  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 6.734}        13.468          74.250          
  clk_out2_clk_wiz_0  {0.000 1.347}        2.694           371.250         
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -5.690      -50.792                      9                  809        0.128        0.000                      0                  809        6.234        0.000                       0                   548  
  clk_out2_clk_wiz_0                                                                                                                                                    1.101        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                   48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  H_D/u_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  H_D/u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  H_D/u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  H_D/u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  H_D/u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  H_D/u_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            9  Failing Endpoints,  Worst Slack       -5.690ns,  Total Violation      -50.792ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.690ns  (required time - arrival time)
  Source:                 H_D/u_hdmi_data_gen/cur_x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            H_D/u_hdmi_data_gen/O_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.948ns  (logic 7.661ns (40.432%)  route 11.287ns (59.568%))
  Logic Levels:           31  (CARRY4=14 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.901ns = ( 12.567 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.409ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    H_D/u_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  H_D/u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    H_D/u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  H_D/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    H_D/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  H_D/u_clk/inst/clkout1_buf/O
                         net (fo=546, routed)         1.673    -0.409    H_D/u_hdmi_data_gen/CLK
    SLICE_X92Y109        FDRE                                         r  H_D/u_hdmi_data_gen/cur_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y109        FDRE (Prop_fdre_C_Q)         0.433     0.024 r  H_D/u_hdmi_data_gen/cur_x_reg[6]/Q
                         net (fo=156, routed)         0.872     0.895    H_D/u_hdmi_data_gen/cur_x[6]
    SLICE_X96Y109        LUT6 (Prop_lut6_I4_O)        0.105     1.000 r  H_D/u_hdmi_data_gen/O_red[7]_i_129/O
                         net (fo=4, routed)           0.355     1.356    H_D/u_hdmi_data_gen/O_red[7]_i_129_n_0
    SLICE_X97Y110        LUT4 (Prop_lut4_I2_O)        0.105     1.461 r  H_D/u_hdmi_data_gen/O_red[7]_i_64/O
                         net (fo=34, routed)          0.712     2.173    H_D/u_hdmi_data_gen/O_red[7]_i_64_n_0
    SLICE_X97Y108        LUT6 (Prop_lut6_I5_O)        0.105     2.278 r  H_D/u_hdmi_data_gen/O_red[7]_i_2077/O
                         net (fo=39, routed)          0.917     3.195    H_D/u_hdmi_data_gen/O_red[7]_i_2077_n_0
    SLICE_X97Y101        LUT4 (Prop_lut4_I0_O)        0.105     3.300 r  H_D/u_hdmi_data_gen/O_red[7]_i_3369/O
                         net (fo=1, routed)           0.000     3.300    H_D/u_hdmi_data_gen/O_red[7]_i_3369_n_0
    SLICE_X97Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.757 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_2761/CO[3]
                         net (fo=1, routed)           0.000     3.757    H_D/u_hdmi_data_gen/O_red_reg[7]_i_2761_n_0
    SLICE_X97Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.973 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_2042/CO[0]
                         net (fo=42, routed)          0.434     4.407    H_D/u_hdmi_data_gen/O_red_reg[7]_i_2761_0[0]
    SLICE_X97Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.684     5.091 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_2079/CO[3]
                         net (fo=6, routed)           0.551     5.642    H_D/u_hdmi_data_gen/O_red_reg[7]_i_2079_n_0
    SLICE_X98Y105        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.506     6.148 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_2126/O[1]
                         net (fo=3, routed)           0.826     6.974    H_D/u_hdmi_data_gen/O_red_reg[7]_i_2126_n_6
    SLICE_X99Y96         LUT4 (Prop_lut4_I1_O)        0.245     7.219 r  H_D/u_hdmi_data_gen/O_red[7]_i_1435/O
                         net (fo=1, routed)           0.000     7.219    H_D/u_hdmi_data_gen/O_red[7]_i_1435_n_0
    SLICE_X99Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.676 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_833/CO[3]
                         net (fo=1, routed)           0.000     7.676    H_D/u_hdmi_data_gen/O_red_reg[7]_i_833_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.774 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_3398/CO[3]
                         net (fo=1, routed)           0.000     7.774    H_D/u_hdmi_data_gen/O_red_reg[7]_i_3398_n_0
    SLICE_X99Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.872 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_2792/CO[3]
                         net (fo=1, routed)           0.000     7.872    H_D/u_hdmi_data_gen/O_red_reg[7]_i_2792_n_0
    SLICE_X99Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.072 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_2107/O[2]
                         net (fo=4, routed)           1.088     9.160    H_D/u_hdmi_data_gen/O_red[7]_i_2798[1]
    SLICE_X106Y111       LUT5 (Prop_lut5_I4_O)        0.253     9.413 r  H_D/u_hdmi_data_gen/O_red[7]_i_1416/O
                         net (fo=2, routed)           0.762    10.175    H_D/u_hdmi_data_gen/O_red[7]_i_1416_n_0
    SLICE_X102Y106       LUT6 (Prop_lut6_I0_O)        0.105    10.280 r  H_D/u_hdmi_data_gen/O_red[7]_i_1420/O
                         net (fo=1, routed)           0.000    10.280    H_D/u_hdmi_data_gen/O_red[7]_i_1420_n_0
    SLICE_X102Y106       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    10.596 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_821/CO[3]
                         net (fo=1, routed)           0.000    10.596    H_D/u_hdmi_data_gen/O_red_reg[7]_i_821_n_0
    SLICE_X102Y107       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    10.853 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_470/O[1]
                         net (fo=3, routed)           0.671    11.524    H_D/u_hdmi_data_gen/O_red_reg[7]_i_470_n_6
    SLICE_X102Y113       LUT2 (Prop_lut2_I0_O)        0.245    11.769 r  H_D/u_hdmi_data_gen/O_red[7]_i_822/O
                         net (fo=1, routed)           0.000    11.769    H_D/u_hdmi_data_gen/O_red[7]_i_822_n_0
    SLICE_X102Y113       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    12.083 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_469/CO[3]
                         net (fo=1, routed)           0.000    12.083    H_D/u_hdmi_data_gen/O_red_reg[7]_i_469_n_0
    SLICE_X102Y114       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    12.261 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_309/O[0]
                         net (fo=3, routed)           0.479    12.740    H_D/u_hdmi_data_gen/O_red_reg[7]_i_309_n_7
    SLICE_X103Y114       LUT3 (Prop_lut3_I1_O)        0.238    12.978 r  H_D/u_hdmi_data_gen/O_red[7]_i_818/O
                         net (fo=1, routed)           0.000    12.978    H_D/u_hdmi_data_gen/O_red[7]_i_818_n_0
    SLICE_X103Y114       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.435 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_463/CO[3]
                         net (fo=1, routed)           0.000    13.435    H_D/u_hdmi_data_gen/O_red_reg[7]_i_463_n_0
    SLICE_X103Y115       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    13.651 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_307/CO[0]
                         net (fo=4, routed)           0.462    14.113    H_D/u_hdmi_data_gen/O_red_reg[7]_i_307_n_3
    SLICE_X105Y122       LUT5 (Prop_lut5_I1_O)        0.309    14.422 r  H_D/u_hdmi_data_gen/O_red[7]_i_311/O
                         net (fo=6, routed)           0.724    15.145    H_D/u_hdmi_data_gen/O_red[7]_i_311_n_0
    SLICE_X106Y125       LUT6 (Prop_lut6_I0_O)        0.105    15.250 r  H_D/u_hdmi_data_gen/O_red[7]_i_237/O
                         net (fo=6, routed)           0.883    16.134    H_D/u_hdmi_data_gen/Cube/cube13_out[0]
    SLICE_X105Y128       LUT6 (Prop_lut6_I1_O)        0.105    16.239 r  H_D/u_hdmi_data_gen/Cube/O_red[7]_i_163/O
                         net (fo=1, routed)           0.657    16.896    H_D/u_hdmi_data_gen/Cube/O_red[7]_i_163_n_0
    SLICE_X104Y128       LUT6 (Prop_lut6_I5_O)        0.105    17.001 r  H_D/u_hdmi_data_gen/Cube/O_red[7]_i_92/O
                         net (fo=10, routed)          0.543    17.544    H_D/u_hdmi_data_gen/Cube/code[2]
    SLICE_X103Y126       LUT3 (Prop_lut3_I2_O)        0.105    17.649 r  H_D/u_hdmi_data_gen/Cube/O_green[5]_i_11/O
                         net (fo=1, routed)           0.116    17.765    H_D/u_hdmi_data_gen/Cube/O_green[5]_i_11_n_0
    SLICE_X103Y126       LUT6 (Prop_lut6_I0_O)        0.105    17.870 r  H_D/u_hdmi_data_gen/Cube/O_green[5]_i_7/O
                         net (fo=1, routed)           0.000    17.870    H_D/u_hdmi_data_gen/Cube/O_green[5]_i_7_n_0
    SLICE_X103Y126       MUXF7 (Prop_muxf7_I1_O)      0.182    18.052 r  H_D/u_hdmi_data_gen/Cube/O_green_reg[5]_i_3/O
                         net (fo=2, routed)           0.235    18.287    H_D/u_hdmi_data_gen/Cube/O_green_reg[5]_i_3_n_0
    SLICE_X103Y127       LUT6 (Prop_lut6_I4_O)        0.252    18.539 r  H_D/u_hdmi_data_gen/Cube/O_green[5]_i_1/O
                         net (fo=1, routed)           0.000    18.539    H_D/u_hdmi_data_gen/Cube_n_2
    SLICE_X103Y127       FDRE                                         r  H_D/u_hdmi_data_gen/O_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    H_D/u_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    14.808 r  H_D/u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.812    H_D/u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     9.285 r  H_D/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    10.999    H_D/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.076 r  H_D/u_clk/inst/clkout1_buf/O
                         net (fo=546, routed)         1.491    12.567    H_D/u_hdmi_data_gen/CLK
    SLICE_X103Y127       FDRE                                         r  H_D/u_hdmi_data_gen/O_green_reg[5]/C
                         clock pessimism              0.421    12.988    
                         clock uncertainty           -0.172    12.815    
    SLICE_X103Y127       FDRE (Setup_fdre_C_D)        0.033    12.848    H_D/u_hdmi_data_gen/O_green_reg[5]
  -------------------------------------------------------------------
                         required time                         12.848    
                         arrival time                         -18.539    
  -------------------------------------------------------------------
                         slack                                 -5.690    

Slack (VIOLATED) :        -5.690ns  (required time - arrival time)
  Source:                 H_D/u_hdmi_data_gen/cur_x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            H_D/u_hdmi_data_gen/O_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.991ns  (logic 7.661ns (40.340%)  route 11.330ns (59.660%))
  Logic Levels:           31  (CARRY4=14 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.899ns = ( 12.569 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.409ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    H_D/u_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  H_D/u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    H_D/u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  H_D/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    H_D/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  H_D/u_clk/inst/clkout1_buf/O
                         net (fo=546, routed)         1.673    -0.409    H_D/u_hdmi_data_gen/CLK
    SLICE_X92Y109        FDRE                                         r  H_D/u_hdmi_data_gen/cur_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y109        FDRE (Prop_fdre_C_Q)         0.433     0.024 r  H_D/u_hdmi_data_gen/cur_x_reg[6]/Q
                         net (fo=156, routed)         0.872     0.895    H_D/u_hdmi_data_gen/cur_x[6]
    SLICE_X96Y109        LUT6 (Prop_lut6_I4_O)        0.105     1.000 r  H_D/u_hdmi_data_gen/O_red[7]_i_129/O
                         net (fo=4, routed)           0.355     1.356    H_D/u_hdmi_data_gen/O_red[7]_i_129_n_0
    SLICE_X97Y110        LUT4 (Prop_lut4_I2_O)        0.105     1.461 r  H_D/u_hdmi_data_gen/O_red[7]_i_64/O
                         net (fo=34, routed)          0.712     2.173    H_D/u_hdmi_data_gen/O_red[7]_i_64_n_0
    SLICE_X97Y108        LUT6 (Prop_lut6_I5_O)        0.105     2.278 r  H_D/u_hdmi_data_gen/O_red[7]_i_2077/O
                         net (fo=39, routed)          0.917     3.195    H_D/u_hdmi_data_gen/O_red[7]_i_2077_n_0
    SLICE_X97Y101        LUT4 (Prop_lut4_I0_O)        0.105     3.300 r  H_D/u_hdmi_data_gen/O_red[7]_i_3369/O
                         net (fo=1, routed)           0.000     3.300    H_D/u_hdmi_data_gen/O_red[7]_i_3369_n_0
    SLICE_X97Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.757 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_2761/CO[3]
                         net (fo=1, routed)           0.000     3.757    H_D/u_hdmi_data_gen/O_red_reg[7]_i_2761_n_0
    SLICE_X97Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.973 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_2042/CO[0]
                         net (fo=42, routed)          0.434     4.407    H_D/u_hdmi_data_gen/O_red_reg[7]_i_2761_0[0]
    SLICE_X97Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.684     5.091 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_2079/CO[3]
                         net (fo=6, routed)           0.551     5.642    H_D/u_hdmi_data_gen/O_red_reg[7]_i_2079_n_0
    SLICE_X98Y105        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.506     6.148 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_2126/O[1]
                         net (fo=3, routed)           0.826     6.974    H_D/u_hdmi_data_gen/O_red_reg[7]_i_2126_n_6
    SLICE_X99Y96         LUT4 (Prop_lut4_I1_O)        0.245     7.219 r  H_D/u_hdmi_data_gen/O_red[7]_i_1435/O
                         net (fo=1, routed)           0.000     7.219    H_D/u_hdmi_data_gen/O_red[7]_i_1435_n_0
    SLICE_X99Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.676 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_833/CO[3]
                         net (fo=1, routed)           0.000     7.676    H_D/u_hdmi_data_gen/O_red_reg[7]_i_833_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.774 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_3398/CO[3]
                         net (fo=1, routed)           0.000     7.774    H_D/u_hdmi_data_gen/O_red_reg[7]_i_3398_n_0
    SLICE_X99Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.872 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_2792/CO[3]
                         net (fo=1, routed)           0.000     7.872    H_D/u_hdmi_data_gen/O_red_reg[7]_i_2792_n_0
    SLICE_X99Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.072 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_2107/O[2]
                         net (fo=4, routed)           1.088     9.160    H_D/u_hdmi_data_gen/O_red[7]_i_2798[1]
    SLICE_X106Y111       LUT5 (Prop_lut5_I4_O)        0.253     9.413 r  H_D/u_hdmi_data_gen/O_red[7]_i_1416/O
                         net (fo=2, routed)           0.762    10.175    H_D/u_hdmi_data_gen/O_red[7]_i_1416_n_0
    SLICE_X102Y106       LUT6 (Prop_lut6_I0_O)        0.105    10.280 r  H_D/u_hdmi_data_gen/O_red[7]_i_1420/O
                         net (fo=1, routed)           0.000    10.280    H_D/u_hdmi_data_gen/O_red[7]_i_1420_n_0
    SLICE_X102Y106       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    10.596 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_821/CO[3]
                         net (fo=1, routed)           0.000    10.596    H_D/u_hdmi_data_gen/O_red_reg[7]_i_821_n_0
    SLICE_X102Y107       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    10.853 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_470/O[1]
                         net (fo=3, routed)           0.671    11.524    H_D/u_hdmi_data_gen/O_red_reg[7]_i_470_n_6
    SLICE_X102Y113       LUT2 (Prop_lut2_I0_O)        0.245    11.769 r  H_D/u_hdmi_data_gen/O_red[7]_i_822/O
                         net (fo=1, routed)           0.000    11.769    H_D/u_hdmi_data_gen/O_red[7]_i_822_n_0
    SLICE_X102Y113       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    12.083 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_469/CO[3]
                         net (fo=1, routed)           0.000    12.083    H_D/u_hdmi_data_gen/O_red_reg[7]_i_469_n_0
    SLICE_X102Y114       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    12.261 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_309/O[0]
                         net (fo=3, routed)           0.479    12.740    H_D/u_hdmi_data_gen/O_red_reg[7]_i_309_n_7
    SLICE_X103Y114       LUT3 (Prop_lut3_I1_O)        0.238    12.978 r  H_D/u_hdmi_data_gen/O_red[7]_i_818/O
                         net (fo=1, routed)           0.000    12.978    H_D/u_hdmi_data_gen/O_red[7]_i_818_n_0
    SLICE_X103Y114       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.435 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_463/CO[3]
                         net (fo=1, routed)           0.000    13.435    H_D/u_hdmi_data_gen/O_red_reg[7]_i_463_n_0
    SLICE_X103Y115       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    13.651 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_307/CO[0]
                         net (fo=4, routed)           0.462    14.113    H_D/u_hdmi_data_gen/O_red_reg[7]_i_307_n_3
    SLICE_X105Y122       LUT5 (Prop_lut5_I1_O)        0.309    14.422 r  H_D/u_hdmi_data_gen/O_red[7]_i_311/O
                         net (fo=6, routed)           0.724    15.145    H_D/u_hdmi_data_gen/O_red[7]_i_311_n_0
    SLICE_X106Y125       LUT6 (Prop_lut6_I0_O)        0.105    15.250 r  H_D/u_hdmi_data_gen/O_red[7]_i_237/O
                         net (fo=6, routed)           0.883    16.134    H_D/u_hdmi_data_gen/Cube/cube13_out[0]
    SLICE_X105Y128       LUT6 (Prop_lut6_I1_O)        0.105    16.239 r  H_D/u_hdmi_data_gen/Cube/O_red[7]_i_163/O
                         net (fo=1, routed)           0.657    16.896    H_D/u_hdmi_data_gen/Cube/O_red[7]_i_163_n_0
    SLICE_X104Y128       LUT6 (Prop_lut6_I5_O)        0.105    17.001 r  H_D/u_hdmi_data_gen/Cube/O_red[7]_i_92/O
                         net (fo=10, routed)          0.540    17.541    H_D/u_hdmi_data_gen/Cube/code[2]
    SLICE_X103Y129       LUT3 (Prop_lut3_I1_O)        0.105    17.646 r  H_D/u_hdmi_data_gen/Cube/O_green[6]_i_9/O
                         net (fo=1, routed)           0.116    17.762    H_D/u_hdmi_data_gen/Cube/O_green[6]_i_9_n_0
    SLICE_X103Y129       LUT6 (Prop_lut6_I0_O)        0.105    17.867 r  H_D/u_hdmi_data_gen/Cube/O_green[6]_i_7/O
                         net (fo=1, routed)           0.000    17.867    H_D/u_hdmi_data_gen/Cube/O_green[6]_i_7_n_0
    SLICE_X103Y129       MUXF7 (Prop_muxf7_I1_O)      0.182    18.049 r  H_D/u_hdmi_data_gen/Cube/O_green_reg[6]_i_3/O
                         net (fo=2, routed)           0.281    18.330    H_D/u_hdmi_data_gen/Cube/O_green_reg[6]_i_3_n_0
    SLICE_X102Y129       LUT6 (Prop_lut6_I4_O)        0.252    18.582 r  H_D/u_hdmi_data_gen/Cube/O_green[6]_i_1/O
                         net (fo=1, routed)           0.000    18.582    H_D/u_hdmi_data_gen/Cube_n_1
    SLICE_X102Y129       FDRE                                         r  H_D/u_hdmi_data_gen/O_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    H_D/u_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    14.808 r  H_D/u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.812    H_D/u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     9.285 r  H_D/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    10.999    H_D/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.076 r  H_D/u_clk/inst/clkout1_buf/O
                         net (fo=546, routed)         1.493    12.569    H_D/u_hdmi_data_gen/CLK
    SLICE_X102Y129       FDRE                                         r  H_D/u_hdmi_data_gen/O_green_reg[6]/C
                         clock pessimism              0.421    12.990    
                         clock uncertainty           -0.172    12.817    
    SLICE_X102Y129       FDRE (Setup_fdre_C_D)        0.074    12.891    H_D/u_hdmi_data_gen/O_green_reg[6]
  -------------------------------------------------------------------
                         required time                         12.891    
                         arrival time                         -18.582    
  -------------------------------------------------------------------
                         slack                                 -5.690    

Slack (VIOLATED) :        -5.689ns  (required time - arrival time)
  Source:                 H_D/u_hdmi_data_gen/cur_x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            H_D/u_hdmi_data_gen/O_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.949ns  (logic 7.661ns (40.429%)  route 11.288ns (59.571%))
  Logic Levels:           31  (CARRY4=14 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.898ns = ( 12.570 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.409ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    H_D/u_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  H_D/u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    H_D/u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  H_D/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    H_D/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  H_D/u_clk/inst/clkout1_buf/O
                         net (fo=546, routed)         1.673    -0.409    H_D/u_hdmi_data_gen/CLK
    SLICE_X92Y109        FDRE                                         r  H_D/u_hdmi_data_gen/cur_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y109        FDRE (Prop_fdre_C_Q)         0.433     0.024 r  H_D/u_hdmi_data_gen/cur_x_reg[6]/Q
                         net (fo=156, routed)         0.872     0.895    H_D/u_hdmi_data_gen/cur_x[6]
    SLICE_X96Y109        LUT6 (Prop_lut6_I4_O)        0.105     1.000 r  H_D/u_hdmi_data_gen/O_red[7]_i_129/O
                         net (fo=4, routed)           0.355     1.356    H_D/u_hdmi_data_gen/O_red[7]_i_129_n_0
    SLICE_X97Y110        LUT4 (Prop_lut4_I2_O)        0.105     1.461 r  H_D/u_hdmi_data_gen/O_red[7]_i_64/O
                         net (fo=34, routed)          0.712     2.173    H_D/u_hdmi_data_gen/O_red[7]_i_64_n_0
    SLICE_X97Y108        LUT6 (Prop_lut6_I5_O)        0.105     2.278 r  H_D/u_hdmi_data_gen/O_red[7]_i_2077/O
                         net (fo=39, routed)          0.917     3.195    H_D/u_hdmi_data_gen/O_red[7]_i_2077_n_0
    SLICE_X97Y101        LUT4 (Prop_lut4_I0_O)        0.105     3.300 r  H_D/u_hdmi_data_gen/O_red[7]_i_3369/O
                         net (fo=1, routed)           0.000     3.300    H_D/u_hdmi_data_gen/O_red[7]_i_3369_n_0
    SLICE_X97Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.757 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_2761/CO[3]
                         net (fo=1, routed)           0.000     3.757    H_D/u_hdmi_data_gen/O_red_reg[7]_i_2761_n_0
    SLICE_X97Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.973 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_2042/CO[0]
                         net (fo=42, routed)          0.434     4.407    H_D/u_hdmi_data_gen/O_red_reg[7]_i_2761_0[0]
    SLICE_X97Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.684     5.091 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_2079/CO[3]
                         net (fo=6, routed)           0.551     5.642    H_D/u_hdmi_data_gen/O_red_reg[7]_i_2079_n_0
    SLICE_X98Y105        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.506     6.148 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_2126/O[1]
                         net (fo=3, routed)           0.826     6.974    H_D/u_hdmi_data_gen/O_red_reg[7]_i_2126_n_6
    SLICE_X99Y96         LUT4 (Prop_lut4_I1_O)        0.245     7.219 r  H_D/u_hdmi_data_gen/O_red[7]_i_1435/O
                         net (fo=1, routed)           0.000     7.219    H_D/u_hdmi_data_gen/O_red[7]_i_1435_n_0
    SLICE_X99Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.676 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_833/CO[3]
                         net (fo=1, routed)           0.000     7.676    H_D/u_hdmi_data_gen/O_red_reg[7]_i_833_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.774 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_3398/CO[3]
                         net (fo=1, routed)           0.000     7.774    H_D/u_hdmi_data_gen/O_red_reg[7]_i_3398_n_0
    SLICE_X99Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.872 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_2792/CO[3]
                         net (fo=1, routed)           0.000     7.872    H_D/u_hdmi_data_gen/O_red_reg[7]_i_2792_n_0
    SLICE_X99Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.072 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_2107/O[2]
                         net (fo=4, routed)           1.088     9.160    H_D/u_hdmi_data_gen/O_red[7]_i_2798[1]
    SLICE_X106Y111       LUT5 (Prop_lut5_I4_O)        0.253     9.413 r  H_D/u_hdmi_data_gen/O_red[7]_i_1416/O
                         net (fo=2, routed)           0.762    10.175    H_D/u_hdmi_data_gen/O_red[7]_i_1416_n_0
    SLICE_X102Y106       LUT6 (Prop_lut6_I0_O)        0.105    10.280 r  H_D/u_hdmi_data_gen/O_red[7]_i_1420/O
                         net (fo=1, routed)           0.000    10.280    H_D/u_hdmi_data_gen/O_red[7]_i_1420_n_0
    SLICE_X102Y106       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    10.596 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_821/CO[3]
                         net (fo=1, routed)           0.000    10.596    H_D/u_hdmi_data_gen/O_red_reg[7]_i_821_n_0
    SLICE_X102Y107       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    10.853 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_470/O[1]
                         net (fo=3, routed)           0.671    11.524    H_D/u_hdmi_data_gen/O_red_reg[7]_i_470_n_6
    SLICE_X102Y113       LUT2 (Prop_lut2_I0_O)        0.245    11.769 r  H_D/u_hdmi_data_gen/O_red[7]_i_822/O
                         net (fo=1, routed)           0.000    11.769    H_D/u_hdmi_data_gen/O_red[7]_i_822_n_0
    SLICE_X102Y113       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    12.083 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_469/CO[3]
                         net (fo=1, routed)           0.000    12.083    H_D/u_hdmi_data_gen/O_red_reg[7]_i_469_n_0
    SLICE_X102Y114       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    12.261 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_309/O[0]
                         net (fo=3, routed)           0.479    12.740    H_D/u_hdmi_data_gen/O_red_reg[7]_i_309_n_7
    SLICE_X103Y114       LUT3 (Prop_lut3_I1_O)        0.238    12.978 r  H_D/u_hdmi_data_gen/O_red[7]_i_818/O
                         net (fo=1, routed)           0.000    12.978    H_D/u_hdmi_data_gen/O_red[7]_i_818_n_0
    SLICE_X103Y114       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.435 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_463/CO[3]
                         net (fo=1, routed)           0.000    13.435    H_D/u_hdmi_data_gen/O_red_reg[7]_i_463_n_0
    SLICE_X103Y115       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    13.651 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_307/CO[0]
                         net (fo=4, routed)           0.462    14.113    H_D/u_hdmi_data_gen/O_red_reg[7]_i_307_n_3
    SLICE_X105Y122       LUT5 (Prop_lut5_I1_O)        0.309    14.422 r  H_D/u_hdmi_data_gen/O_red[7]_i_311/O
                         net (fo=6, routed)           0.724    15.145    H_D/u_hdmi_data_gen/O_red[7]_i_311_n_0
    SLICE_X106Y125       LUT6 (Prop_lut6_I0_O)        0.105    15.250 r  H_D/u_hdmi_data_gen/O_red[7]_i_237/O
                         net (fo=6, routed)           0.883    16.134    H_D/u_hdmi_data_gen/Cube/cube13_out[0]
    SLICE_X105Y128       LUT6 (Prop_lut6_I1_O)        0.105    16.239 r  H_D/u_hdmi_data_gen/Cube/O_red[7]_i_163/O
                         net (fo=1, routed)           0.657    16.896    H_D/u_hdmi_data_gen/Cube/O_red[7]_i_163_n_0
    SLICE_X104Y128       LUT6 (Prop_lut6_I5_O)        0.105    17.001 r  H_D/u_hdmi_data_gen/Cube/O_red[7]_i_92/O
                         net (fo=10, routed)          0.540    17.541    H_D/u_hdmi_data_gen/Cube/code[2]
    SLICE_X103Y129       LUT3 (Prop_lut3_I1_O)        0.105    17.646 r  H_D/u_hdmi_data_gen/Cube/O_green[6]_i_9/O
                         net (fo=1, routed)           0.116    17.762    H_D/u_hdmi_data_gen/Cube/O_green[6]_i_9_n_0
    SLICE_X103Y129       LUT6 (Prop_lut6_I0_O)        0.105    17.867 r  H_D/u_hdmi_data_gen/Cube/O_green[6]_i_7/O
                         net (fo=1, routed)           0.000    17.867    H_D/u_hdmi_data_gen/Cube/O_green[6]_i_7_n_0
    SLICE_X103Y129       MUXF7 (Prop_muxf7_I1_O)      0.182    18.049 r  H_D/u_hdmi_data_gen/Cube/O_green_reg[6]_i_3/O
                         net (fo=2, routed)           0.239    18.288    H_D/u_hdmi_data_gen/Cube/O_green_reg[6]_i_3_n_0
    SLICE_X103Y130       LUT6 (Prop_lut6_I5_O)        0.252    18.540 r  H_D/u_hdmi_data_gen/Cube/O_green[4]_i_1/O
                         net (fo=1, routed)           0.000    18.540    H_D/u_hdmi_data_gen/Cube_n_3
    SLICE_X103Y130       FDRE                                         r  H_D/u_hdmi_data_gen/O_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    H_D/u_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    14.808 r  H_D/u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.812    H_D/u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     9.285 r  H_D/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    10.999    H_D/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.076 r  H_D/u_clk/inst/clkout1_buf/O
                         net (fo=546, routed)         1.494    12.570    H_D/u_hdmi_data_gen/CLK
    SLICE_X103Y130       FDRE                                         r  H_D/u_hdmi_data_gen/O_green_reg[4]/C
                         clock pessimism              0.421    12.991    
                         clock uncertainty           -0.172    12.818    
    SLICE_X103Y130       FDRE (Setup_fdre_C_D)        0.033    12.851    H_D/u_hdmi_data_gen/O_green_reg[4]
  -------------------------------------------------------------------
                         required time                         12.851    
                         arrival time                         -18.540    
  -------------------------------------------------------------------
                         slack                                 -5.689    

Slack (VIOLATED) :        -5.687ns  (required time - arrival time)
  Source:                 H_D/u_hdmi_data_gen/cur_x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            H_D/u_hdmi_data_gen/O_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.944ns  (logic 7.661ns (40.440%)  route 11.283ns (59.559%))
  Logic Levels:           31  (CARRY4=14 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.901ns = ( 12.567 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.409ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    H_D/u_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  H_D/u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    H_D/u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  H_D/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    H_D/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  H_D/u_clk/inst/clkout1_buf/O
                         net (fo=546, routed)         1.673    -0.409    H_D/u_hdmi_data_gen/CLK
    SLICE_X92Y109        FDRE                                         r  H_D/u_hdmi_data_gen/cur_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y109        FDRE (Prop_fdre_C_Q)         0.433     0.024 r  H_D/u_hdmi_data_gen/cur_x_reg[6]/Q
                         net (fo=156, routed)         0.872     0.895    H_D/u_hdmi_data_gen/cur_x[6]
    SLICE_X96Y109        LUT6 (Prop_lut6_I4_O)        0.105     1.000 r  H_D/u_hdmi_data_gen/O_red[7]_i_129/O
                         net (fo=4, routed)           0.355     1.356    H_D/u_hdmi_data_gen/O_red[7]_i_129_n_0
    SLICE_X97Y110        LUT4 (Prop_lut4_I2_O)        0.105     1.461 r  H_D/u_hdmi_data_gen/O_red[7]_i_64/O
                         net (fo=34, routed)          0.712     2.173    H_D/u_hdmi_data_gen/O_red[7]_i_64_n_0
    SLICE_X97Y108        LUT6 (Prop_lut6_I5_O)        0.105     2.278 r  H_D/u_hdmi_data_gen/O_red[7]_i_2077/O
                         net (fo=39, routed)          0.917     3.195    H_D/u_hdmi_data_gen/O_red[7]_i_2077_n_0
    SLICE_X97Y101        LUT4 (Prop_lut4_I0_O)        0.105     3.300 r  H_D/u_hdmi_data_gen/O_red[7]_i_3369/O
                         net (fo=1, routed)           0.000     3.300    H_D/u_hdmi_data_gen/O_red[7]_i_3369_n_0
    SLICE_X97Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.757 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_2761/CO[3]
                         net (fo=1, routed)           0.000     3.757    H_D/u_hdmi_data_gen/O_red_reg[7]_i_2761_n_0
    SLICE_X97Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.973 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_2042/CO[0]
                         net (fo=42, routed)          0.434     4.407    H_D/u_hdmi_data_gen/O_red_reg[7]_i_2761_0[0]
    SLICE_X97Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.684     5.091 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_2079/CO[3]
                         net (fo=6, routed)           0.551     5.642    H_D/u_hdmi_data_gen/O_red_reg[7]_i_2079_n_0
    SLICE_X98Y105        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.506     6.148 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_2126/O[1]
                         net (fo=3, routed)           0.826     6.974    H_D/u_hdmi_data_gen/O_red_reg[7]_i_2126_n_6
    SLICE_X99Y96         LUT4 (Prop_lut4_I1_O)        0.245     7.219 r  H_D/u_hdmi_data_gen/O_red[7]_i_1435/O
                         net (fo=1, routed)           0.000     7.219    H_D/u_hdmi_data_gen/O_red[7]_i_1435_n_0
    SLICE_X99Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.676 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_833/CO[3]
                         net (fo=1, routed)           0.000     7.676    H_D/u_hdmi_data_gen/O_red_reg[7]_i_833_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.774 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_3398/CO[3]
                         net (fo=1, routed)           0.000     7.774    H_D/u_hdmi_data_gen/O_red_reg[7]_i_3398_n_0
    SLICE_X99Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.872 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_2792/CO[3]
                         net (fo=1, routed)           0.000     7.872    H_D/u_hdmi_data_gen/O_red_reg[7]_i_2792_n_0
    SLICE_X99Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.072 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_2107/O[2]
                         net (fo=4, routed)           1.088     9.160    H_D/u_hdmi_data_gen/O_red[7]_i_2798[1]
    SLICE_X106Y111       LUT5 (Prop_lut5_I4_O)        0.253     9.413 r  H_D/u_hdmi_data_gen/O_red[7]_i_1416/O
                         net (fo=2, routed)           0.762    10.175    H_D/u_hdmi_data_gen/O_red[7]_i_1416_n_0
    SLICE_X102Y106       LUT6 (Prop_lut6_I0_O)        0.105    10.280 r  H_D/u_hdmi_data_gen/O_red[7]_i_1420/O
                         net (fo=1, routed)           0.000    10.280    H_D/u_hdmi_data_gen/O_red[7]_i_1420_n_0
    SLICE_X102Y106       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    10.596 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_821/CO[3]
                         net (fo=1, routed)           0.000    10.596    H_D/u_hdmi_data_gen/O_red_reg[7]_i_821_n_0
    SLICE_X102Y107       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    10.853 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_470/O[1]
                         net (fo=3, routed)           0.671    11.524    H_D/u_hdmi_data_gen/O_red_reg[7]_i_470_n_6
    SLICE_X102Y113       LUT2 (Prop_lut2_I0_O)        0.245    11.769 r  H_D/u_hdmi_data_gen/O_red[7]_i_822/O
                         net (fo=1, routed)           0.000    11.769    H_D/u_hdmi_data_gen/O_red[7]_i_822_n_0
    SLICE_X102Y113       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    12.083 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_469/CO[3]
                         net (fo=1, routed)           0.000    12.083    H_D/u_hdmi_data_gen/O_red_reg[7]_i_469_n_0
    SLICE_X102Y114       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    12.261 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_309/O[0]
                         net (fo=3, routed)           0.479    12.740    H_D/u_hdmi_data_gen/O_red_reg[7]_i_309_n_7
    SLICE_X103Y114       LUT3 (Prop_lut3_I1_O)        0.238    12.978 r  H_D/u_hdmi_data_gen/O_red[7]_i_818/O
                         net (fo=1, routed)           0.000    12.978    H_D/u_hdmi_data_gen/O_red[7]_i_818_n_0
    SLICE_X103Y114       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.435 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_463/CO[3]
                         net (fo=1, routed)           0.000    13.435    H_D/u_hdmi_data_gen/O_red_reg[7]_i_463_n_0
    SLICE_X103Y115       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    13.651 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_307/CO[0]
                         net (fo=4, routed)           0.462    14.113    H_D/u_hdmi_data_gen/O_red_reg[7]_i_307_n_3
    SLICE_X105Y122       LUT5 (Prop_lut5_I1_O)        0.309    14.422 r  H_D/u_hdmi_data_gen/O_red[7]_i_311/O
                         net (fo=6, routed)           0.724    15.145    H_D/u_hdmi_data_gen/O_red[7]_i_311_n_0
    SLICE_X106Y125       LUT6 (Prop_lut6_I0_O)        0.105    15.250 r  H_D/u_hdmi_data_gen/O_red[7]_i_237/O
                         net (fo=6, routed)           0.883    16.134    H_D/u_hdmi_data_gen/Cube/cube13_out[0]
    SLICE_X105Y128       LUT6 (Prop_lut6_I1_O)        0.105    16.239 r  H_D/u_hdmi_data_gen/Cube/O_red[7]_i_163/O
                         net (fo=1, routed)           0.657    16.896    H_D/u_hdmi_data_gen/Cube/O_red[7]_i_163_n_0
    SLICE_X104Y128       LUT6 (Prop_lut6_I5_O)        0.105    17.001 r  H_D/u_hdmi_data_gen/Cube/O_red[7]_i_92/O
                         net (fo=10, routed)          0.543    17.544    H_D/u_hdmi_data_gen/Cube/code[2]
    SLICE_X103Y126       LUT3 (Prop_lut3_I2_O)        0.105    17.649 r  H_D/u_hdmi_data_gen/Cube/O_green[5]_i_11/O
                         net (fo=1, routed)           0.116    17.765    H_D/u_hdmi_data_gen/Cube/O_green[5]_i_11_n_0
    SLICE_X103Y126       LUT6 (Prop_lut6_I0_O)        0.105    17.870 r  H_D/u_hdmi_data_gen/Cube/O_green[5]_i_7/O
                         net (fo=1, routed)           0.000    17.870    H_D/u_hdmi_data_gen/Cube/O_green[5]_i_7_n_0
    SLICE_X103Y126       MUXF7 (Prop_muxf7_I1_O)      0.182    18.052 r  H_D/u_hdmi_data_gen/Cube/O_green_reg[5]_i_3/O
                         net (fo=2, routed)           0.231    18.283    H_D/u_hdmi_data_gen/Cube/O_green_reg[5]_i_3_n_0
    SLICE_X103Y127       LUT5 (Prop_lut5_I1_O)        0.252    18.535 r  H_D/u_hdmi_data_gen/Cube/O_green[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    18.535    H_D/u_hdmi_data_gen/Cube_n_4
    SLICE_X103Y127       FDRE                                         r  H_D/u_hdmi_data_gen/O_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    H_D/u_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    14.808 r  H_D/u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.812    H_D/u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     9.285 r  H_D/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    10.999    H_D/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.076 r  H_D/u_clk/inst/clkout1_buf/O
                         net (fo=546, routed)         1.491    12.567    H_D/u_hdmi_data_gen/CLK
    SLICE_X103Y127       FDRE                                         r  H_D/u_hdmi_data_gen/O_green_reg[0]/C
                         clock pessimism              0.421    12.988    
                         clock uncertainty           -0.172    12.815    
    SLICE_X103Y127       FDRE (Setup_fdre_C_D)        0.032    12.847    H_D/u_hdmi_data_gen/O_green_reg[0]
  -------------------------------------------------------------------
                         required time                         12.847    
                         arrival time                         -18.535    
  -------------------------------------------------------------------
                         slack                                 -5.687    

Slack (VIOLATED) :        -5.686ns  (required time - arrival time)
  Source:                 H_D/u_hdmi_data_gen/cur_x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            H_D/u_hdmi_data_gen/O_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.939ns  (logic 7.646ns (40.373%)  route 11.293ns (59.627%))
  Logic Levels:           31  (CARRY4=14 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.903ns = ( 12.565 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.409ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    H_D/u_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  H_D/u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    H_D/u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  H_D/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    H_D/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  H_D/u_clk/inst/clkout1_buf/O
                         net (fo=546, routed)         1.673    -0.409    H_D/u_hdmi_data_gen/CLK
    SLICE_X92Y109        FDRE                                         r  H_D/u_hdmi_data_gen/cur_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y109        FDRE (Prop_fdre_C_Q)         0.433     0.024 r  H_D/u_hdmi_data_gen/cur_x_reg[6]/Q
                         net (fo=156, routed)         0.872     0.895    H_D/u_hdmi_data_gen/cur_x[6]
    SLICE_X96Y109        LUT6 (Prop_lut6_I4_O)        0.105     1.000 r  H_D/u_hdmi_data_gen/O_red[7]_i_129/O
                         net (fo=4, routed)           0.355     1.356    H_D/u_hdmi_data_gen/O_red[7]_i_129_n_0
    SLICE_X97Y110        LUT4 (Prop_lut4_I2_O)        0.105     1.461 r  H_D/u_hdmi_data_gen/O_red[7]_i_64/O
                         net (fo=34, routed)          0.712     2.173    H_D/u_hdmi_data_gen/O_red[7]_i_64_n_0
    SLICE_X97Y108        LUT6 (Prop_lut6_I5_O)        0.105     2.278 r  H_D/u_hdmi_data_gen/O_red[7]_i_2077/O
                         net (fo=39, routed)          0.917     3.195    H_D/u_hdmi_data_gen/O_red[7]_i_2077_n_0
    SLICE_X97Y101        LUT4 (Prop_lut4_I0_O)        0.105     3.300 r  H_D/u_hdmi_data_gen/O_red[7]_i_3369/O
                         net (fo=1, routed)           0.000     3.300    H_D/u_hdmi_data_gen/O_red[7]_i_3369_n_0
    SLICE_X97Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.757 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_2761/CO[3]
                         net (fo=1, routed)           0.000     3.757    H_D/u_hdmi_data_gen/O_red_reg[7]_i_2761_n_0
    SLICE_X97Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.973 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_2042/CO[0]
                         net (fo=42, routed)          0.434     4.407    H_D/u_hdmi_data_gen/O_red_reg[7]_i_2761_0[0]
    SLICE_X97Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.684     5.091 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_2079/CO[3]
                         net (fo=6, routed)           0.551     5.642    H_D/u_hdmi_data_gen/O_red_reg[7]_i_2079_n_0
    SLICE_X98Y105        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.506     6.148 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_2126/O[1]
                         net (fo=3, routed)           0.826     6.974    H_D/u_hdmi_data_gen/O_red_reg[7]_i_2126_n_6
    SLICE_X99Y96         LUT4 (Prop_lut4_I1_O)        0.245     7.219 r  H_D/u_hdmi_data_gen/O_red[7]_i_1435/O
                         net (fo=1, routed)           0.000     7.219    H_D/u_hdmi_data_gen/O_red[7]_i_1435_n_0
    SLICE_X99Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.676 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_833/CO[3]
                         net (fo=1, routed)           0.000     7.676    H_D/u_hdmi_data_gen/O_red_reg[7]_i_833_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.774 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_3398/CO[3]
                         net (fo=1, routed)           0.000     7.774    H_D/u_hdmi_data_gen/O_red_reg[7]_i_3398_n_0
    SLICE_X99Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.872 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_2792/CO[3]
                         net (fo=1, routed)           0.000     7.872    H_D/u_hdmi_data_gen/O_red_reg[7]_i_2792_n_0
    SLICE_X99Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.072 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_2107/O[2]
                         net (fo=4, routed)           1.088     9.160    H_D/u_hdmi_data_gen/O_red[7]_i_2798[1]
    SLICE_X106Y111       LUT5 (Prop_lut5_I4_O)        0.253     9.413 r  H_D/u_hdmi_data_gen/O_red[7]_i_1416/O
                         net (fo=2, routed)           0.762    10.175    H_D/u_hdmi_data_gen/O_red[7]_i_1416_n_0
    SLICE_X102Y106       LUT6 (Prop_lut6_I0_O)        0.105    10.280 r  H_D/u_hdmi_data_gen/O_red[7]_i_1420/O
                         net (fo=1, routed)           0.000    10.280    H_D/u_hdmi_data_gen/O_red[7]_i_1420_n_0
    SLICE_X102Y106       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    10.596 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_821/CO[3]
                         net (fo=1, routed)           0.000    10.596    H_D/u_hdmi_data_gen/O_red_reg[7]_i_821_n_0
    SLICE_X102Y107       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    10.853 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_470/O[1]
                         net (fo=3, routed)           0.671    11.524    H_D/u_hdmi_data_gen/O_red_reg[7]_i_470_n_6
    SLICE_X102Y113       LUT2 (Prop_lut2_I0_O)        0.245    11.769 r  H_D/u_hdmi_data_gen/O_red[7]_i_822/O
                         net (fo=1, routed)           0.000    11.769    H_D/u_hdmi_data_gen/O_red[7]_i_822_n_0
    SLICE_X102Y113       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    12.083 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_469/CO[3]
                         net (fo=1, routed)           0.000    12.083    H_D/u_hdmi_data_gen/O_red_reg[7]_i_469_n_0
    SLICE_X102Y114       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    12.261 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_309/O[0]
                         net (fo=3, routed)           0.479    12.740    H_D/u_hdmi_data_gen/O_red_reg[7]_i_309_n_7
    SLICE_X103Y114       LUT3 (Prop_lut3_I1_O)        0.238    12.978 r  H_D/u_hdmi_data_gen/O_red[7]_i_818/O
                         net (fo=1, routed)           0.000    12.978    H_D/u_hdmi_data_gen/O_red[7]_i_818_n_0
    SLICE_X103Y114       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.435 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_463/CO[3]
                         net (fo=1, routed)           0.000    13.435    H_D/u_hdmi_data_gen/O_red_reg[7]_i_463_n_0
    SLICE_X103Y115       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    13.651 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_307/CO[0]
                         net (fo=4, routed)           0.462    14.113    H_D/u_hdmi_data_gen/O_red_reg[7]_i_307_n_3
    SLICE_X105Y122       LUT5 (Prop_lut5_I1_O)        0.309    14.422 r  H_D/u_hdmi_data_gen/O_red[7]_i_311/O
                         net (fo=6, routed)           0.724    15.145    H_D/u_hdmi_data_gen/O_red[7]_i_311_n_0
    SLICE_X106Y125       LUT6 (Prop_lut6_I0_O)        0.105    15.250 r  H_D/u_hdmi_data_gen/O_red[7]_i_237/O
                         net (fo=6, routed)           0.883    16.134    H_D/u_hdmi_data_gen/Cube/cube13_out[0]
    SLICE_X105Y128       LUT6 (Prop_lut6_I1_O)        0.105    16.239 r  H_D/u_hdmi_data_gen/Cube/O_red[7]_i_163/O
                         net (fo=1, routed)           0.657    16.896    H_D/u_hdmi_data_gen/Cube/O_red[7]_i_163_n_0
    SLICE_X104Y128       LUT6 (Prop_lut6_I5_O)        0.105    17.001 r  H_D/u_hdmi_data_gen/Cube/O_red[7]_i_92/O
                         net (fo=10, routed)          0.401    17.402    H_D/u_hdmi_data_gen/Cube/code[2]
    SLICE_X105Y126       LUT3 (Prop_lut3_I1_O)        0.105    17.507 r  H_D/u_hdmi_data_gen/Cube/O_red[7]_i_95/O
                         net (fo=1, routed)           0.237    17.744    H_D/u_hdmi_data_gen/Cube/p_1_in[7]
    SLICE_X104Y125       LUT6 (Prop_lut6_I1_O)        0.105    17.849 r  H_D/u_hdmi_data_gen/Cube/O_red[7]_i_31/O
                         net (fo=1, routed)           0.000    17.849    H_D/u_hdmi_data_gen/Cube/O_red[7]_i_31_n_0
    SLICE_X104Y125       MUXF7 (Prop_muxf7_I1_O)      0.178    18.027 r  H_D/u_hdmi_data_gen/Cube/O_red_reg[7]_i_7/O
                         net (fo=2, routed)           0.261    18.288    H_D/u_hdmi_data_gen/Cube/O_red_reg[7]_i_7_n_0
    SLICE_X105Y124       LUT6 (Prop_lut6_I4_O)        0.241    18.529 r  H_D/u_hdmi_data_gen/Cube/O_red[6]_i_1/O
                         net (fo=1, routed)           0.000    18.529    H_D/u_hdmi_data_gen/p_0_in[6]
    SLICE_X105Y124       FDRE                                         r  H_D/u_hdmi_data_gen/O_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    H_D/u_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    14.808 r  H_D/u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.812    H_D/u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     9.285 r  H_D/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    10.999    H_D/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.076 r  H_D/u_clk/inst/clkout1_buf/O
                         net (fo=546, routed)         1.489    12.565    H_D/u_hdmi_data_gen/CLK
    SLICE_X105Y124       FDRE                                         r  H_D/u_hdmi_data_gen/O_red_reg[6]/C
                         clock pessimism              0.421    12.986    
                         clock uncertainty           -0.172    12.813    
    SLICE_X105Y124       FDRE (Setup_fdre_C_D)        0.030    12.843    H_D/u_hdmi_data_gen/O_red_reg[6]
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                         -18.529    
  -------------------------------------------------------------------
                         slack                                 -5.686    

Slack (VIOLATED) :        -5.681ns  (required time - arrival time)
  Source:                 H_D/u_hdmi_data_gen/cur_x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            H_D/u_hdmi_data_gen/O_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.936ns  (logic 7.646ns (40.379%)  route 11.290ns (59.621%))
  Logic Levels:           31  (CARRY4=14 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.903ns = ( 12.565 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.409ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    H_D/u_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  H_D/u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    H_D/u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  H_D/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    H_D/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  H_D/u_clk/inst/clkout1_buf/O
                         net (fo=546, routed)         1.673    -0.409    H_D/u_hdmi_data_gen/CLK
    SLICE_X92Y109        FDRE                                         r  H_D/u_hdmi_data_gen/cur_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y109        FDRE (Prop_fdre_C_Q)         0.433     0.024 r  H_D/u_hdmi_data_gen/cur_x_reg[6]/Q
                         net (fo=156, routed)         0.872     0.895    H_D/u_hdmi_data_gen/cur_x[6]
    SLICE_X96Y109        LUT6 (Prop_lut6_I4_O)        0.105     1.000 r  H_D/u_hdmi_data_gen/O_red[7]_i_129/O
                         net (fo=4, routed)           0.355     1.356    H_D/u_hdmi_data_gen/O_red[7]_i_129_n_0
    SLICE_X97Y110        LUT4 (Prop_lut4_I2_O)        0.105     1.461 r  H_D/u_hdmi_data_gen/O_red[7]_i_64/O
                         net (fo=34, routed)          0.712     2.173    H_D/u_hdmi_data_gen/O_red[7]_i_64_n_0
    SLICE_X97Y108        LUT6 (Prop_lut6_I5_O)        0.105     2.278 r  H_D/u_hdmi_data_gen/O_red[7]_i_2077/O
                         net (fo=39, routed)          0.917     3.195    H_D/u_hdmi_data_gen/O_red[7]_i_2077_n_0
    SLICE_X97Y101        LUT4 (Prop_lut4_I0_O)        0.105     3.300 r  H_D/u_hdmi_data_gen/O_red[7]_i_3369/O
                         net (fo=1, routed)           0.000     3.300    H_D/u_hdmi_data_gen/O_red[7]_i_3369_n_0
    SLICE_X97Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.757 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_2761/CO[3]
                         net (fo=1, routed)           0.000     3.757    H_D/u_hdmi_data_gen/O_red_reg[7]_i_2761_n_0
    SLICE_X97Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.973 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_2042/CO[0]
                         net (fo=42, routed)          0.434     4.407    H_D/u_hdmi_data_gen/O_red_reg[7]_i_2761_0[0]
    SLICE_X97Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.684     5.091 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_2079/CO[3]
                         net (fo=6, routed)           0.551     5.642    H_D/u_hdmi_data_gen/O_red_reg[7]_i_2079_n_0
    SLICE_X98Y105        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.506     6.148 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_2126/O[1]
                         net (fo=3, routed)           0.826     6.974    H_D/u_hdmi_data_gen/O_red_reg[7]_i_2126_n_6
    SLICE_X99Y96         LUT4 (Prop_lut4_I1_O)        0.245     7.219 r  H_D/u_hdmi_data_gen/O_red[7]_i_1435/O
                         net (fo=1, routed)           0.000     7.219    H_D/u_hdmi_data_gen/O_red[7]_i_1435_n_0
    SLICE_X99Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.676 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_833/CO[3]
                         net (fo=1, routed)           0.000     7.676    H_D/u_hdmi_data_gen/O_red_reg[7]_i_833_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.774 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_3398/CO[3]
                         net (fo=1, routed)           0.000     7.774    H_D/u_hdmi_data_gen/O_red_reg[7]_i_3398_n_0
    SLICE_X99Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.872 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_2792/CO[3]
                         net (fo=1, routed)           0.000     7.872    H_D/u_hdmi_data_gen/O_red_reg[7]_i_2792_n_0
    SLICE_X99Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.072 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_2107/O[2]
                         net (fo=4, routed)           1.088     9.160    H_D/u_hdmi_data_gen/O_red[7]_i_2798[1]
    SLICE_X106Y111       LUT5 (Prop_lut5_I4_O)        0.253     9.413 r  H_D/u_hdmi_data_gen/O_red[7]_i_1416/O
                         net (fo=2, routed)           0.762    10.175    H_D/u_hdmi_data_gen/O_red[7]_i_1416_n_0
    SLICE_X102Y106       LUT6 (Prop_lut6_I0_O)        0.105    10.280 r  H_D/u_hdmi_data_gen/O_red[7]_i_1420/O
                         net (fo=1, routed)           0.000    10.280    H_D/u_hdmi_data_gen/O_red[7]_i_1420_n_0
    SLICE_X102Y106       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    10.596 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_821/CO[3]
                         net (fo=1, routed)           0.000    10.596    H_D/u_hdmi_data_gen/O_red_reg[7]_i_821_n_0
    SLICE_X102Y107       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    10.853 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_470/O[1]
                         net (fo=3, routed)           0.671    11.524    H_D/u_hdmi_data_gen/O_red_reg[7]_i_470_n_6
    SLICE_X102Y113       LUT2 (Prop_lut2_I0_O)        0.245    11.769 r  H_D/u_hdmi_data_gen/O_red[7]_i_822/O
                         net (fo=1, routed)           0.000    11.769    H_D/u_hdmi_data_gen/O_red[7]_i_822_n_0
    SLICE_X102Y113       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    12.083 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_469/CO[3]
                         net (fo=1, routed)           0.000    12.083    H_D/u_hdmi_data_gen/O_red_reg[7]_i_469_n_0
    SLICE_X102Y114       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    12.261 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_309/O[0]
                         net (fo=3, routed)           0.479    12.740    H_D/u_hdmi_data_gen/O_red_reg[7]_i_309_n_7
    SLICE_X103Y114       LUT3 (Prop_lut3_I1_O)        0.238    12.978 r  H_D/u_hdmi_data_gen/O_red[7]_i_818/O
                         net (fo=1, routed)           0.000    12.978    H_D/u_hdmi_data_gen/O_red[7]_i_818_n_0
    SLICE_X103Y114       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.435 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_463/CO[3]
                         net (fo=1, routed)           0.000    13.435    H_D/u_hdmi_data_gen/O_red_reg[7]_i_463_n_0
    SLICE_X103Y115       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    13.651 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_307/CO[0]
                         net (fo=4, routed)           0.462    14.113    H_D/u_hdmi_data_gen/O_red_reg[7]_i_307_n_3
    SLICE_X105Y122       LUT5 (Prop_lut5_I1_O)        0.309    14.422 r  H_D/u_hdmi_data_gen/O_red[7]_i_311/O
                         net (fo=6, routed)           0.724    15.145    H_D/u_hdmi_data_gen/O_red[7]_i_311_n_0
    SLICE_X106Y125       LUT6 (Prop_lut6_I0_O)        0.105    15.250 r  H_D/u_hdmi_data_gen/O_red[7]_i_237/O
                         net (fo=6, routed)           0.883    16.134    H_D/u_hdmi_data_gen/Cube/cube13_out[0]
    SLICE_X105Y128       LUT6 (Prop_lut6_I1_O)        0.105    16.239 r  H_D/u_hdmi_data_gen/Cube/O_red[7]_i_163/O
                         net (fo=1, routed)           0.657    16.896    H_D/u_hdmi_data_gen/Cube/O_red[7]_i_163_n_0
    SLICE_X104Y128       LUT6 (Prop_lut6_I5_O)        0.105    17.001 r  H_D/u_hdmi_data_gen/Cube/O_red[7]_i_92/O
                         net (fo=10, routed)          0.401    17.402    H_D/u_hdmi_data_gen/Cube/code[2]
    SLICE_X105Y126       LUT3 (Prop_lut3_I1_O)        0.105    17.507 r  H_D/u_hdmi_data_gen/Cube/O_red[7]_i_95/O
                         net (fo=1, routed)           0.237    17.744    H_D/u_hdmi_data_gen/Cube/p_1_in[7]
    SLICE_X104Y125       LUT6 (Prop_lut6_I1_O)        0.105    17.849 r  H_D/u_hdmi_data_gen/Cube/O_red[7]_i_31/O
                         net (fo=1, routed)           0.000    17.849    H_D/u_hdmi_data_gen/Cube/O_red[7]_i_31_n_0
    SLICE_X104Y125       MUXF7 (Prop_muxf7_I1_O)      0.178    18.027 r  H_D/u_hdmi_data_gen/Cube/O_red_reg[7]_i_7/O
                         net (fo=2, routed)           0.258    18.285    H_D/u_hdmi_data_gen/Cube/O_red_reg[7]_i_7_n_0
    SLICE_X105Y124       LUT5 (Prop_lut5_I1_O)        0.241    18.526 r  H_D/u_hdmi_data_gen/Cube/O_red[7]_i_1_comp/O
                         net (fo=1, routed)           0.000    18.526    H_D/u_hdmi_data_gen/p_0_in[7]
    SLICE_X105Y124       FDRE                                         r  H_D/u_hdmi_data_gen/O_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    H_D/u_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    14.808 r  H_D/u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.812    H_D/u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     9.285 r  H_D/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    10.999    H_D/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.076 r  H_D/u_clk/inst/clkout1_buf/O
                         net (fo=546, routed)         1.489    12.565    H_D/u_hdmi_data_gen/CLK
    SLICE_X105Y124       FDRE                                         r  H_D/u_hdmi_data_gen/O_red_reg[7]/C
                         clock pessimism              0.421    12.986    
                         clock uncertainty           -0.172    12.813    
    SLICE_X105Y124       FDRE (Setup_fdre_C_D)        0.032    12.845    H_D/u_hdmi_data_gen/O_red_reg[7]
  -------------------------------------------------------------------
                         required time                         12.845    
                         arrival time                         -18.526    
  -------------------------------------------------------------------
                         slack                                 -5.681    

Slack (VIOLATED) :        -5.585ns  (required time - arrival time)
  Source:                 H_D/u_hdmi_data_gen/cur_x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            H_D/u_hdmi_data_gen/O_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.872ns  (logic 7.405ns (39.238%)  route 11.467ns (60.762%))
  Logic Levels:           30  (CARRY4=14 LUT2=1 LUT3=1 LUT4=3 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.899ns = ( 12.569 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.409ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    H_D/u_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  H_D/u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    H_D/u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  H_D/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    H_D/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  H_D/u_clk/inst/clkout1_buf/O
                         net (fo=546, routed)         1.673    -0.409    H_D/u_hdmi_data_gen/CLK
    SLICE_X92Y109        FDRE                                         r  H_D/u_hdmi_data_gen/cur_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y109        FDRE (Prop_fdre_C_Q)         0.433     0.024 r  H_D/u_hdmi_data_gen/cur_x_reg[6]/Q
                         net (fo=156, routed)         0.872     0.895    H_D/u_hdmi_data_gen/cur_x[6]
    SLICE_X96Y109        LUT6 (Prop_lut6_I4_O)        0.105     1.000 r  H_D/u_hdmi_data_gen/O_red[7]_i_129/O
                         net (fo=4, routed)           0.355     1.356    H_D/u_hdmi_data_gen/O_red[7]_i_129_n_0
    SLICE_X97Y110        LUT4 (Prop_lut4_I2_O)        0.105     1.461 r  H_D/u_hdmi_data_gen/O_red[7]_i_64/O
                         net (fo=34, routed)          0.712     2.173    H_D/u_hdmi_data_gen/O_red[7]_i_64_n_0
    SLICE_X97Y108        LUT6 (Prop_lut6_I5_O)        0.105     2.278 r  H_D/u_hdmi_data_gen/O_red[7]_i_2077/O
                         net (fo=39, routed)          0.917     3.195    H_D/u_hdmi_data_gen/O_red[7]_i_2077_n_0
    SLICE_X97Y101        LUT4 (Prop_lut4_I0_O)        0.105     3.300 r  H_D/u_hdmi_data_gen/O_red[7]_i_3369/O
                         net (fo=1, routed)           0.000     3.300    H_D/u_hdmi_data_gen/O_red[7]_i_3369_n_0
    SLICE_X97Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.757 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_2761/CO[3]
                         net (fo=1, routed)           0.000     3.757    H_D/u_hdmi_data_gen/O_red_reg[7]_i_2761_n_0
    SLICE_X97Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.973 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_2042/CO[0]
                         net (fo=42, routed)          0.434     4.407    H_D/u_hdmi_data_gen/O_red_reg[7]_i_2761_0[0]
    SLICE_X97Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.684     5.091 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_2079/CO[3]
                         net (fo=6, routed)           0.551     5.642    H_D/u_hdmi_data_gen/O_red_reg[7]_i_2079_n_0
    SLICE_X98Y105        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.506     6.148 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_2126/O[1]
                         net (fo=3, routed)           0.826     6.974    H_D/u_hdmi_data_gen/O_red_reg[7]_i_2126_n_6
    SLICE_X99Y96         LUT4 (Prop_lut4_I1_O)        0.245     7.219 r  H_D/u_hdmi_data_gen/O_red[7]_i_1435/O
                         net (fo=1, routed)           0.000     7.219    H_D/u_hdmi_data_gen/O_red[7]_i_1435_n_0
    SLICE_X99Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.676 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_833/CO[3]
                         net (fo=1, routed)           0.000     7.676    H_D/u_hdmi_data_gen/O_red_reg[7]_i_833_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.774 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_3398/CO[3]
                         net (fo=1, routed)           0.000     7.774    H_D/u_hdmi_data_gen/O_red_reg[7]_i_3398_n_0
    SLICE_X99Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.872 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_2792/CO[3]
                         net (fo=1, routed)           0.000     7.872    H_D/u_hdmi_data_gen/O_red_reg[7]_i_2792_n_0
    SLICE_X99Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.072 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_2107/O[2]
                         net (fo=4, routed)           1.088     9.160    H_D/u_hdmi_data_gen/O_red[7]_i_2798[1]
    SLICE_X106Y111       LUT5 (Prop_lut5_I4_O)        0.253     9.413 r  H_D/u_hdmi_data_gen/O_red[7]_i_1416/O
                         net (fo=2, routed)           0.762    10.175    H_D/u_hdmi_data_gen/O_red[7]_i_1416_n_0
    SLICE_X102Y106       LUT6 (Prop_lut6_I0_O)        0.105    10.280 r  H_D/u_hdmi_data_gen/O_red[7]_i_1420/O
                         net (fo=1, routed)           0.000    10.280    H_D/u_hdmi_data_gen/O_red[7]_i_1420_n_0
    SLICE_X102Y106       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    10.596 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_821/CO[3]
                         net (fo=1, routed)           0.000    10.596    H_D/u_hdmi_data_gen/O_red_reg[7]_i_821_n_0
    SLICE_X102Y107       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    10.853 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_470/O[1]
                         net (fo=3, routed)           0.671    11.524    H_D/u_hdmi_data_gen/O_red_reg[7]_i_470_n_6
    SLICE_X102Y113       LUT2 (Prop_lut2_I0_O)        0.245    11.769 r  H_D/u_hdmi_data_gen/O_red[7]_i_822/O
                         net (fo=1, routed)           0.000    11.769    H_D/u_hdmi_data_gen/O_red[7]_i_822_n_0
    SLICE_X102Y113       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    12.083 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_469/CO[3]
                         net (fo=1, routed)           0.000    12.083    H_D/u_hdmi_data_gen/O_red_reg[7]_i_469_n_0
    SLICE_X102Y114       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    12.261 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_309/O[0]
                         net (fo=3, routed)           0.479    12.740    H_D/u_hdmi_data_gen/O_red_reg[7]_i_309_n_7
    SLICE_X103Y114       LUT3 (Prop_lut3_I1_O)        0.238    12.978 r  H_D/u_hdmi_data_gen/O_red[7]_i_818/O
                         net (fo=1, routed)           0.000    12.978    H_D/u_hdmi_data_gen/O_red[7]_i_818_n_0
    SLICE_X103Y114       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.435 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_463/CO[3]
                         net (fo=1, routed)           0.000    13.435    H_D/u_hdmi_data_gen/O_red_reg[7]_i_463_n_0
    SLICE_X103Y115       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    13.651 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_307/CO[0]
                         net (fo=4, routed)           0.462    14.113    H_D/u_hdmi_data_gen/O_red_reg[7]_i_307_n_3
    SLICE_X105Y122       LUT5 (Prop_lut5_I1_O)        0.309    14.422 r  H_D/u_hdmi_data_gen/O_red[7]_i_311/O
                         net (fo=6, routed)           0.724    15.145    H_D/u_hdmi_data_gen/O_red[7]_i_311_n_0
    SLICE_X106Y125       LUT6 (Prop_lut6_I0_O)        0.105    15.250 r  H_D/u_hdmi_data_gen/O_red[7]_i_237/O
                         net (fo=6, routed)           0.883    16.134    H_D/u_hdmi_data_gen/Cube/cube13_out[0]
    SLICE_X105Y128       LUT6 (Prop_lut6_I1_O)        0.105    16.239 f  H_D/u_hdmi_data_gen/Cube/O_red[7]_i_163/O
                         net (fo=1, routed)           0.657    16.896    H_D/u_hdmi_data_gen/Cube/O_red[7]_i_163_n_0
    SLICE_X104Y128       LUT6 (Prop_lut6_I5_O)        0.105    17.001 f  H_D/u_hdmi_data_gen/Cube/O_red[7]_i_92/O
                         net (fo=10, routed)          0.730    17.731    H_D/u_hdmi_data_gen/Cube/code[2]
    SLICE_X102Y129       LUT6 (Prop_lut6_I2_O)        0.105    17.836 r  H_D/u_hdmi_data_gen/Cube/O_green[7]_i_4_comp/O
                         net (fo=1, routed)           0.344    18.180    H_D/u_hdmi_data_gen/Cube/O_green[7]_i_4_n_0
    SLICE_X101Y129       LUT5 (Prop_lut5_I1_O)        0.105    18.285 r  H_D/u_hdmi_data_gen/Cube/O_green[7]_i_2/O
                         net (fo=1, routed)           0.000    18.285    H_D/u_hdmi_data_gen/Cube/O_green[7]_i_2_n_0
    SLICE_X101Y129       MUXF7 (Prop_muxf7_I0_O)      0.178    18.463 r  H_D/u_hdmi_data_gen/Cube/O_green_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    18.463    H_D/u_hdmi_data_gen/Cube_n_0
    SLICE_X101Y129       FDRE                                         r  H_D/u_hdmi_data_gen/O_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    H_D/u_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    14.808 r  H_D/u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.812    H_D/u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     9.285 r  H_D/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    10.999    H_D/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.076 r  H_D/u_clk/inst/clkout1_buf/O
                         net (fo=546, routed)         1.493    12.569    H_D/u_hdmi_data_gen/CLK
    SLICE_X101Y129       FDRE                                         r  H_D/u_hdmi_data_gen/O_green_reg[7]/C
                         clock pessimism              0.421    12.990    
                         clock uncertainty           -0.172    12.817    
    SLICE_X101Y129       FDRE (Setup_fdre_C_D)        0.060    12.877    H_D/u_hdmi_data_gen/O_green_reg[7]
  -------------------------------------------------------------------
                         required time                         12.877    
                         arrival time                         -18.463    
  -------------------------------------------------------------------
                         slack                                 -5.585    

Slack (VIOLATED) :        -5.543ns  (required time - arrival time)
  Source:                 H_D/u_hdmi_data_gen/cur_x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            H_D/u_hdmi_data_gen/O_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.804ns  (logic 7.661ns (40.742%)  route 11.143ns (59.258%))
  Logic Levels:           31  (CARRY4=14 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.898ns = ( 12.570 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.409ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    H_D/u_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  H_D/u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    H_D/u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  H_D/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    H_D/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  H_D/u_clk/inst/clkout1_buf/O
                         net (fo=546, routed)         1.673    -0.409    H_D/u_hdmi_data_gen/CLK
    SLICE_X92Y109        FDRE                                         r  H_D/u_hdmi_data_gen/cur_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y109        FDRE (Prop_fdre_C_Q)         0.433     0.024 r  H_D/u_hdmi_data_gen/cur_x_reg[6]/Q
                         net (fo=156, routed)         0.872     0.895    H_D/u_hdmi_data_gen/cur_x[6]
    SLICE_X96Y109        LUT6 (Prop_lut6_I4_O)        0.105     1.000 r  H_D/u_hdmi_data_gen/O_red[7]_i_129/O
                         net (fo=4, routed)           0.355     1.356    H_D/u_hdmi_data_gen/O_red[7]_i_129_n_0
    SLICE_X97Y110        LUT4 (Prop_lut4_I2_O)        0.105     1.461 r  H_D/u_hdmi_data_gen/O_red[7]_i_64/O
                         net (fo=34, routed)          0.712     2.173    H_D/u_hdmi_data_gen/O_red[7]_i_64_n_0
    SLICE_X97Y108        LUT6 (Prop_lut6_I5_O)        0.105     2.278 r  H_D/u_hdmi_data_gen/O_red[7]_i_2077/O
                         net (fo=39, routed)          0.917     3.195    H_D/u_hdmi_data_gen/O_red[7]_i_2077_n_0
    SLICE_X97Y101        LUT4 (Prop_lut4_I0_O)        0.105     3.300 r  H_D/u_hdmi_data_gen/O_red[7]_i_3369/O
                         net (fo=1, routed)           0.000     3.300    H_D/u_hdmi_data_gen/O_red[7]_i_3369_n_0
    SLICE_X97Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.757 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_2761/CO[3]
                         net (fo=1, routed)           0.000     3.757    H_D/u_hdmi_data_gen/O_red_reg[7]_i_2761_n_0
    SLICE_X97Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.973 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_2042/CO[0]
                         net (fo=42, routed)          0.434     4.407    H_D/u_hdmi_data_gen/O_red_reg[7]_i_2761_0[0]
    SLICE_X97Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.684     5.091 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_2079/CO[3]
                         net (fo=6, routed)           0.551     5.642    H_D/u_hdmi_data_gen/O_red_reg[7]_i_2079_n_0
    SLICE_X98Y105        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.506     6.148 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_2126/O[1]
                         net (fo=3, routed)           0.826     6.974    H_D/u_hdmi_data_gen/O_red_reg[7]_i_2126_n_6
    SLICE_X99Y96         LUT4 (Prop_lut4_I1_O)        0.245     7.219 r  H_D/u_hdmi_data_gen/O_red[7]_i_1435/O
                         net (fo=1, routed)           0.000     7.219    H_D/u_hdmi_data_gen/O_red[7]_i_1435_n_0
    SLICE_X99Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.676 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_833/CO[3]
                         net (fo=1, routed)           0.000     7.676    H_D/u_hdmi_data_gen/O_red_reg[7]_i_833_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.774 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_3398/CO[3]
                         net (fo=1, routed)           0.000     7.774    H_D/u_hdmi_data_gen/O_red_reg[7]_i_3398_n_0
    SLICE_X99Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.872 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_2792/CO[3]
                         net (fo=1, routed)           0.000     7.872    H_D/u_hdmi_data_gen/O_red_reg[7]_i_2792_n_0
    SLICE_X99Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.072 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_2107/O[2]
                         net (fo=4, routed)           1.088     9.160    H_D/u_hdmi_data_gen/O_red[7]_i_2798[1]
    SLICE_X106Y111       LUT5 (Prop_lut5_I4_O)        0.253     9.413 r  H_D/u_hdmi_data_gen/O_red[7]_i_1416/O
                         net (fo=2, routed)           0.762    10.175    H_D/u_hdmi_data_gen/O_red[7]_i_1416_n_0
    SLICE_X102Y106       LUT6 (Prop_lut6_I0_O)        0.105    10.280 r  H_D/u_hdmi_data_gen/O_red[7]_i_1420/O
                         net (fo=1, routed)           0.000    10.280    H_D/u_hdmi_data_gen/O_red[7]_i_1420_n_0
    SLICE_X102Y106       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    10.596 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_821/CO[3]
                         net (fo=1, routed)           0.000    10.596    H_D/u_hdmi_data_gen/O_red_reg[7]_i_821_n_0
    SLICE_X102Y107       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    10.853 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_470/O[1]
                         net (fo=3, routed)           0.671    11.524    H_D/u_hdmi_data_gen/O_red_reg[7]_i_470_n_6
    SLICE_X102Y113       LUT2 (Prop_lut2_I0_O)        0.245    11.769 r  H_D/u_hdmi_data_gen/O_red[7]_i_822/O
                         net (fo=1, routed)           0.000    11.769    H_D/u_hdmi_data_gen/O_red[7]_i_822_n_0
    SLICE_X102Y113       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    12.083 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_469/CO[3]
                         net (fo=1, routed)           0.000    12.083    H_D/u_hdmi_data_gen/O_red_reg[7]_i_469_n_0
    SLICE_X102Y114       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    12.261 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_309/O[0]
                         net (fo=3, routed)           0.479    12.740    H_D/u_hdmi_data_gen/O_red_reg[7]_i_309_n_7
    SLICE_X103Y114       LUT3 (Prop_lut3_I1_O)        0.238    12.978 r  H_D/u_hdmi_data_gen/O_red[7]_i_818/O
                         net (fo=1, routed)           0.000    12.978    H_D/u_hdmi_data_gen/O_red[7]_i_818_n_0
    SLICE_X103Y114       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.435 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_463/CO[3]
                         net (fo=1, routed)           0.000    13.435    H_D/u_hdmi_data_gen/O_red_reg[7]_i_463_n_0
    SLICE_X103Y115       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    13.651 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_307/CO[0]
                         net (fo=4, routed)           0.462    14.113    H_D/u_hdmi_data_gen/O_red_reg[7]_i_307_n_3
    SLICE_X105Y122       LUT5 (Prop_lut5_I1_O)        0.309    14.422 r  H_D/u_hdmi_data_gen/O_red[7]_i_311/O
                         net (fo=6, routed)           0.724    15.145    H_D/u_hdmi_data_gen/O_red[7]_i_311_n_0
    SLICE_X106Y125       LUT6 (Prop_lut6_I0_O)        0.105    15.250 r  H_D/u_hdmi_data_gen/O_red[7]_i_237/O
                         net (fo=6, routed)           0.883    16.134    H_D/u_hdmi_data_gen/Cube/cube13_out[0]
    SLICE_X105Y128       LUT6 (Prop_lut6_I1_O)        0.105    16.239 f  H_D/u_hdmi_data_gen/Cube/O_red[7]_i_163/O
                         net (fo=1, routed)           0.657    16.896    H_D/u_hdmi_data_gen/Cube/O_red[7]_i_163_n_0
    SLICE_X104Y128       LUT6 (Prop_lut6_I5_O)        0.105    17.001 f  H_D/u_hdmi_data_gen/Cube/O_red[7]_i_92/O
                         net (fo=10, routed)          0.393    17.394    H_D/u_hdmi_data_gen/Cube/code[2]
    SLICE_X105Y128       LUT3 (Prop_lut3_I0_O)        0.105    17.499 r  H_D/u_hdmi_data_gen/Cube/O_blue[7]_i_9/O
                         net (fo=1, routed)           0.116    17.615    H_D/u_hdmi_data_gen/Cube/O_blue[7]_i_9_n_0
    SLICE_X105Y128       LUT6 (Prop_lut6_I0_O)        0.105    17.720 r  H_D/u_hdmi_data_gen/Cube/O_blue[7]_i_7/O
                         net (fo=1, routed)           0.000    17.720    H_D/u_hdmi_data_gen/Cube/O_blue[7]_i_7_n_0
    SLICE_X105Y128       MUXF7 (Prop_muxf7_I1_O)      0.182    17.902 r  H_D/u_hdmi_data_gen/Cube/O_blue_reg[7]_i_3/O
                         net (fo=2, routed)           0.241    18.142    H_D/u_hdmi_data_gen/Cube/O_blue_reg[7]_i_3_n_0
    SLICE_X105Y129       LUT5 (Prop_lut5_I1_O)        0.252    18.394 r  H_D/u_hdmi_data_gen/Cube/O_blue[6]_i_1_comp/O
                         net (fo=1, routed)           0.000    18.394    H_D/u_hdmi_data_gen/Cube_n_8
    SLICE_X105Y129       FDRE                                         r  H_D/u_hdmi_data_gen/O_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    H_D/u_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    14.808 r  H_D/u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.812    H_D/u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     9.285 r  H_D/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    10.999    H_D/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.076 r  H_D/u_clk/inst/clkout1_buf/O
                         net (fo=546, routed)         1.494    12.570    H_D/u_hdmi_data_gen/CLK
    SLICE_X105Y129       FDRE                                         r  H_D/u_hdmi_data_gen/O_blue_reg[6]/C
                         clock pessimism              0.421    12.991    
                         clock uncertainty           -0.172    12.818    
    SLICE_X105Y129       FDRE (Setup_fdre_C_D)        0.033    12.851    H_D/u_hdmi_data_gen/O_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         12.851    
                         arrival time                         -18.394    
  -------------------------------------------------------------------
                         slack                                 -5.543    

Slack (VIOLATED) :        -5.540ns  (required time - arrival time)
  Source:                 H_D/u_hdmi_data_gen/cur_x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            H_D/u_hdmi_data_gen/O_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.843ns  (logic 7.661ns (40.658%)  route 11.182ns (59.342%))
  Logic Levels:           31  (CARRY4=14 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.899ns = ( 12.569 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.409ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    H_D/u_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  H_D/u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    H_D/u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  H_D/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    H_D/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  H_D/u_clk/inst/clkout1_buf/O
                         net (fo=546, routed)         1.673    -0.409    H_D/u_hdmi_data_gen/CLK
    SLICE_X92Y109        FDRE                                         r  H_D/u_hdmi_data_gen/cur_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y109        FDRE (Prop_fdre_C_Q)         0.433     0.024 r  H_D/u_hdmi_data_gen/cur_x_reg[6]/Q
                         net (fo=156, routed)         0.872     0.895    H_D/u_hdmi_data_gen/cur_x[6]
    SLICE_X96Y109        LUT6 (Prop_lut6_I4_O)        0.105     1.000 r  H_D/u_hdmi_data_gen/O_red[7]_i_129/O
                         net (fo=4, routed)           0.355     1.356    H_D/u_hdmi_data_gen/O_red[7]_i_129_n_0
    SLICE_X97Y110        LUT4 (Prop_lut4_I2_O)        0.105     1.461 r  H_D/u_hdmi_data_gen/O_red[7]_i_64/O
                         net (fo=34, routed)          0.712     2.173    H_D/u_hdmi_data_gen/O_red[7]_i_64_n_0
    SLICE_X97Y108        LUT6 (Prop_lut6_I5_O)        0.105     2.278 r  H_D/u_hdmi_data_gen/O_red[7]_i_2077/O
                         net (fo=39, routed)          0.917     3.195    H_D/u_hdmi_data_gen/O_red[7]_i_2077_n_0
    SLICE_X97Y101        LUT4 (Prop_lut4_I0_O)        0.105     3.300 r  H_D/u_hdmi_data_gen/O_red[7]_i_3369/O
                         net (fo=1, routed)           0.000     3.300    H_D/u_hdmi_data_gen/O_red[7]_i_3369_n_0
    SLICE_X97Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.757 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_2761/CO[3]
                         net (fo=1, routed)           0.000     3.757    H_D/u_hdmi_data_gen/O_red_reg[7]_i_2761_n_0
    SLICE_X97Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.973 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_2042/CO[0]
                         net (fo=42, routed)          0.434     4.407    H_D/u_hdmi_data_gen/O_red_reg[7]_i_2761_0[0]
    SLICE_X97Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.684     5.091 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_2079/CO[3]
                         net (fo=6, routed)           0.551     5.642    H_D/u_hdmi_data_gen/O_red_reg[7]_i_2079_n_0
    SLICE_X98Y105        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.506     6.148 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_2126/O[1]
                         net (fo=3, routed)           0.826     6.974    H_D/u_hdmi_data_gen/O_red_reg[7]_i_2126_n_6
    SLICE_X99Y96         LUT4 (Prop_lut4_I1_O)        0.245     7.219 r  H_D/u_hdmi_data_gen/O_red[7]_i_1435/O
                         net (fo=1, routed)           0.000     7.219    H_D/u_hdmi_data_gen/O_red[7]_i_1435_n_0
    SLICE_X99Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.676 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_833/CO[3]
                         net (fo=1, routed)           0.000     7.676    H_D/u_hdmi_data_gen/O_red_reg[7]_i_833_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.774 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_3398/CO[3]
                         net (fo=1, routed)           0.000     7.774    H_D/u_hdmi_data_gen/O_red_reg[7]_i_3398_n_0
    SLICE_X99Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.872 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_2792/CO[3]
                         net (fo=1, routed)           0.000     7.872    H_D/u_hdmi_data_gen/O_red_reg[7]_i_2792_n_0
    SLICE_X99Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.072 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_2107/O[2]
                         net (fo=4, routed)           1.088     9.160    H_D/u_hdmi_data_gen/O_red[7]_i_2798[1]
    SLICE_X106Y111       LUT5 (Prop_lut5_I4_O)        0.253     9.413 r  H_D/u_hdmi_data_gen/O_red[7]_i_1416/O
                         net (fo=2, routed)           0.762    10.175    H_D/u_hdmi_data_gen/O_red[7]_i_1416_n_0
    SLICE_X102Y106       LUT6 (Prop_lut6_I0_O)        0.105    10.280 r  H_D/u_hdmi_data_gen/O_red[7]_i_1420/O
                         net (fo=1, routed)           0.000    10.280    H_D/u_hdmi_data_gen/O_red[7]_i_1420_n_0
    SLICE_X102Y106       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    10.596 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_821/CO[3]
                         net (fo=1, routed)           0.000    10.596    H_D/u_hdmi_data_gen/O_red_reg[7]_i_821_n_0
    SLICE_X102Y107       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    10.853 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_470/O[1]
                         net (fo=3, routed)           0.671    11.524    H_D/u_hdmi_data_gen/O_red_reg[7]_i_470_n_6
    SLICE_X102Y113       LUT2 (Prop_lut2_I0_O)        0.245    11.769 r  H_D/u_hdmi_data_gen/O_red[7]_i_822/O
                         net (fo=1, routed)           0.000    11.769    H_D/u_hdmi_data_gen/O_red[7]_i_822_n_0
    SLICE_X102Y113       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    12.083 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_469/CO[3]
                         net (fo=1, routed)           0.000    12.083    H_D/u_hdmi_data_gen/O_red_reg[7]_i_469_n_0
    SLICE_X102Y114       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    12.261 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_309/O[0]
                         net (fo=3, routed)           0.479    12.740    H_D/u_hdmi_data_gen/O_red_reg[7]_i_309_n_7
    SLICE_X103Y114       LUT3 (Prop_lut3_I1_O)        0.238    12.978 r  H_D/u_hdmi_data_gen/O_red[7]_i_818/O
                         net (fo=1, routed)           0.000    12.978    H_D/u_hdmi_data_gen/O_red[7]_i_818_n_0
    SLICE_X103Y114       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.435 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_463/CO[3]
                         net (fo=1, routed)           0.000    13.435    H_D/u_hdmi_data_gen/O_red_reg[7]_i_463_n_0
    SLICE_X103Y115       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    13.651 r  H_D/u_hdmi_data_gen/O_red_reg[7]_i_307/CO[0]
                         net (fo=4, routed)           0.462    14.113    H_D/u_hdmi_data_gen/O_red_reg[7]_i_307_n_3
    SLICE_X105Y122       LUT5 (Prop_lut5_I1_O)        0.309    14.422 r  H_D/u_hdmi_data_gen/O_red[7]_i_311/O
                         net (fo=6, routed)           0.724    15.145    H_D/u_hdmi_data_gen/O_red[7]_i_311_n_0
    SLICE_X106Y125       LUT6 (Prop_lut6_I0_O)        0.105    15.250 r  H_D/u_hdmi_data_gen/O_red[7]_i_237/O
                         net (fo=6, routed)           0.883    16.134    H_D/u_hdmi_data_gen/Cube/cube13_out[0]
    SLICE_X105Y128       LUT6 (Prop_lut6_I1_O)        0.105    16.239 f  H_D/u_hdmi_data_gen/Cube/O_red[7]_i_163/O
                         net (fo=1, routed)           0.657    16.896    H_D/u_hdmi_data_gen/Cube/O_red[7]_i_163_n_0
    SLICE_X104Y128       LUT6 (Prop_lut6_I5_O)        0.105    17.001 f  H_D/u_hdmi_data_gen/Cube/O_red[7]_i_92/O
                         net (fo=10, routed)          0.393    17.394    H_D/u_hdmi_data_gen/Cube/code[2]
    SLICE_X105Y128       LUT3 (Prop_lut3_I0_O)        0.105    17.499 r  H_D/u_hdmi_data_gen/Cube/O_blue[7]_i_9/O
                         net (fo=1, routed)           0.116    17.615    H_D/u_hdmi_data_gen/Cube/O_blue[7]_i_9_n_0
    SLICE_X105Y128       LUT6 (Prop_lut6_I0_O)        0.105    17.720 r  H_D/u_hdmi_data_gen/Cube/O_blue[7]_i_7/O
                         net (fo=1, routed)           0.000    17.720    H_D/u_hdmi_data_gen/Cube/O_blue[7]_i_7_n_0
    SLICE_X105Y128       MUXF7 (Prop_muxf7_I1_O)      0.182    17.902 r  H_D/u_hdmi_data_gen/Cube/O_blue_reg[7]_i_3/O
                         net (fo=2, routed)           0.280    18.182    H_D/u_hdmi_data_gen/Cube/O_blue_reg[7]_i_3_n_0
    SLICE_X102Y129       LUT6 (Prop_lut6_I4_O)        0.252    18.434 r  H_D/u_hdmi_data_gen/Cube/O_blue[7]_i_1/O
                         net (fo=1, routed)           0.000    18.434    H_D/u_hdmi_data_gen/Cube_n_7
    SLICE_X102Y129       FDRE                                         r  H_D/u_hdmi_data_gen/O_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    H_D/u_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    14.808 r  H_D/u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.812    H_D/u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     9.285 r  H_D/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    10.999    H_D/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.076 r  H_D/u_clk/inst/clkout1_buf/O
                         net (fo=546, routed)         1.493    12.569    H_D/u_hdmi_data_gen/CLK
    SLICE_X102Y129       FDRE                                         r  H_D/u_hdmi_data_gen/O_blue_reg[7]/C
                         clock pessimism              0.421    12.990    
                         clock uncertainty           -0.172    12.817    
    SLICE_X102Y129       FDRE (Setup_fdre_C_D)        0.076    12.893    H_D/u_hdmi_data_gen/O_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         12.893    
                         arrival time                         -18.434    
  -------------------------------------------------------------------
                         slack                                 -5.540    

Slack (MET) :             4.555ns  (required time - arrival time)
  Source:                 H_D/u_hdmi_data_gen/y_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.750ns  (logic 1.178ns (13.462%)  route 7.572ns (86.538%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.888ns = ( 12.580 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    H_D/u_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  H_D/u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    H_D/u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  H_D/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    H_D/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  H_D/u_clk/inst/clkout1_buf/O
                         net (fo=546, routed)         1.677    -0.405    H_D/u_hdmi_data_gen/CLK
    SLICE_X103Y100       FDRE                                         r  H_D/u_hdmi_data_gen/y_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100       FDRE (Prop_fdre_C_Q)         0.379    -0.026 r  H_D/u_hdmi_data_gen/y_cnt_reg[7]/Q
                         net (fo=6, routed)           0.956     0.930    H_D/u_hdmi_data_gen/y_cnt_reg_n_0_[7]
    SLICE_X94Y102        LUT2 (Prop_lut2_I0_O)        0.115     1.045 r  H_D/u_hdmi_data_gen/u_HDMI_i_16/O
                         net (fo=4, routed)           1.280     2.325    H_D/u_hdmi_data_gen/u_HDMI_i_16_n_0
    SLICE_X105Y98        LUT6 (Prop_lut6_I1_O)        0.264     2.589 f  H_D/u_hdmi_data_gen/cur_y[10]_i_1/O
                         net (fo=32, routed)          3.396     5.984    H_D/u_hdmi_data_gen/cur_y[10]_i_1_n_0
    SLICE_X104Y137       LUT6 (Prop_lut6_I1_O)        0.105     6.089 r  H_D/u_hdmi_data_gen/u_HDMI_i_8/O
                         net (fo=10, routed)          1.142     7.232    H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/VGA_RGB[5]
    SLICE_X105Y144       LUT3 (Prop_lut3_I2_O)        0.105     7.337 r  H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[0]_i_2/O
                         net (fo=2, routed)           0.125     7.462    H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[0]_i_2_n_0
    SLICE_X105Y144       LUT6 (Prop_lut6_I5_O)        0.105     7.567 r  H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[3]_i_2/O
                         net (fo=3, routed)           0.673     8.240    H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[3]_i_2_n_0
    SLICE_X104Y144       LUT6 (Prop_lut6_I0_O)        0.105     8.345 r  H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[2]_i_1/O
                         net (fo=1, routed)           0.000     8.345    H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[2]_i_1_n_0
    SLICE_X104Y144       FDRE                                         r  H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    H_D/u_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    14.808 r  H_D/u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.812    H_D/u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     9.285 r  H_D/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    10.999    H_D/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.076 r  H_D/u_clk/inst/clkout1_buf/O
                         net (fo=546, routed)         1.504    12.580    H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X104Y144       FDRE                                         r  H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[2]/C
                         clock pessimism              0.421    13.001    
                         clock uncertainty           -0.172    12.828    
    SLICE_X104Y144       FDRE (Setup_fdre_C_D)        0.072    12.900    H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[2]
  -------------------------------------------------------------------
                         required time                         12.900    
                         arrival time                          -8.345    
  -------------------------------------------------------------------
                         slack                                  4.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 H_D/u_hdmi_data_gen/y_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            H_D/u_hdmi_data_gen/y_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.392ns (67.083%)  route 0.192ns (32.917%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    H_D/u_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  H_D/u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    H_D/u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  H_D/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    H_D/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  H_D/u_clk/inst/clkout1_buf/O
                         net (fo=546, routed)         0.609    -0.599    H_D/u_hdmi_data_gen/CLK
    SLICE_X103Y99        FDRE                                         r  H_D/u_hdmi_data_gen/y_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  H_D/u_hdmi_data_gen/y_cnt_reg[1]/Q
                         net (fo=19, routed)          0.192    -0.266    H_D/u_hdmi_data_gen/y_cnt_reg_n_0_[1]
    SLICE_X103Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.069 r  H_D/u_hdmi_data_gen/y_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.068    H_D/u_hdmi_data_gen/y_cnt_reg[4]_i_1_n_0
    SLICE_X103Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.014 r  H_D/u_hdmi_data_gen/y_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.014    H_D/u_hdmi_data_gen/y_cnt_reg[8]_i_1_n_7
    SLICE_X103Y100       FDRE                                         r  H_D/u_hdmi_data_gen/y_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    H_D/u_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  H_D/u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    H_D/u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  H_D/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    H_D/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  H_D/u_clk/inst/clkout1_buf/O
                         net (fo=546, routed)         0.965    -0.750    H_D/u_hdmi_data_gen/CLK
    SLICE_X103Y100       FDRE                                         r  H_D/u_hdmi_data_gen/y_cnt_reg[5]/C
                         clock pessimism              0.503    -0.247    
    SLICE_X103Y100       FDRE (Hold_fdre_C_D)         0.105    -0.142    H_D/u_hdmi_data_gen/y_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 C_C/k1/state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            C_C/k1/KEY_FLAG_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.424%)  route 0.086ns (31.576%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    H_D/u_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  H_D/u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    H_D/u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  H_D/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    H_D/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  H_D/u_clk/inst/clkout1_buf/O
                         net (fo=546, routed)         0.688    -0.519    C_C/k1/pixclk
    SLICE_X91Y146        FDCE                                         r  C_C/k1/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y146        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  C_C/k1/state_reg[3]/Q
                         net (fo=8, routed)           0.086    -0.292    C_C/k1/state[3]
    SLICE_X90Y146        LUT6 (Prop_lut6_I3_O)        0.045    -0.247 r  C_C/k1/KEY_FLAG_i_1__0/O
                         net (fo=1, routed)           0.000    -0.247    C_C/k1/KEY_FLAG_i_1__0_n_0
    SLICE_X90Y146        FDCE                                         r  C_C/k1/KEY_FLAG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    H_D/u_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  H_D/u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    H_D/u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  H_D/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    H_D/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  H_D/u_clk/inst/clkout1_buf/O
                         net (fo=546, routed)         0.962    -0.753    C_C/k1/pixclk
    SLICE_X90Y146        FDCE                                         r  C_C/k1/KEY_FLAG_reg/C
                         clock pessimism              0.247    -0.506    
    SLICE_X90Y146        FDCE (Hold_fdce_C_D)         0.121    -0.385    C_C/k1/KEY_FLAG_reg
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 H_D/u_hdmi_data_gen/y_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            H_D/u_hdmi_data_gen/y_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.403ns (67.692%)  route 0.192ns (32.308%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    H_D/u_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  H_D/u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    H_D/u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  H_D/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    H_D/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  H_D/u_clk/inst/clkout1_buf/O
                         net (fo=546, routed)         0.609    -0.599    H_D/u_hdmi_data_gen/CLK
    SLICE_X103Y99        FDRE                                         r  H_D/u_hdmi_data_gen/y_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  H_D/u_hdmi_data_gen/y_cnt_reg[1]/Q
                         net (fo=19, routed)          0.192    -0.266    H_D/u_hdmi_data_gen/y_cnt_reg_n_0_[1]
    SLICE_X103Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.069 r  H_D/u_hdmi_data_gen/y_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.068    H_D/u_hdmi_data_gen/y_cnt_reg[4]_i_1_n_0
    SLICE_X103Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.003 r  H_D/u_hdmi_data_gen/y_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.003    H_D/u_hdmi_data_gen/y_cnt_reg[8]_i_1_n_5
    SLICE_X103Y100       FDRE                                         r  H_D/u_hdmi_data_gen/y_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    H_D/u_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  H_D/u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    H_D/u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  H_D/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    H_D/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  H_D/u_clk/inst/clkout1_buf/O
                         net (fo=546, routed)         0.965    -0.750    H_D/u_hdmi_data_gen/CLK
    SLICE_X103Y100       FDRE                                         r  H_D/u_hdmi_data_gen/y_cnt_reg[7]/C
                         clock pessimism              0.503    -0.247    
    SLICE_X103Y100       FDRE (Hold_fdre_C_D)         0.105    -0.142    H_D/u_hdmi_data_gen/y_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.581%)  route 0.102ns (35.419%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    H_D/u_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  H_D/u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    H_D/u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  H_D/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    H_D/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  H_D/u_clk/inst/clkout1_buf/O
                         net (fo=546, routed)         0.717    -0.490    H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X110Y142       FDRE                                         r  H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y142       FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[0]/Q
                         net (fo=1, routed)           0.102    -0.247    H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg_n_0_[0]
    SLICE_X112Y142       LUT5 (Prop_lut5_I2_O)        0.045    -0.202 r  H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[0]_i_1_n_0
    SLICE_X112Y142       FDRE                                         r  H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    H_D/u_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  H_D/u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    H_D/u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  H_D/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    H_D/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  H_D/u_clk/inst/clkout1_buf/O
                         net (fo=546, routed)         0.993    -0.722    H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X112Y142       FDRE                                         r  H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]/C
                         clock pessimism              0.248    -0.474    
    SLICE_X112Y142       FDRE (Hold_fdre_C_D)         0.121    -0.353    H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.209ns (78.016%)  route 0.059ns (21.984%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    H_D/u_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  H_D/u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    H_D/u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  H_D/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    H_D/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  H_D/u_clk/inst/clkout1_buf/O
                         net (fo=546, routed)         0.715    -0.492    H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X108Y139       FDRE                                         r  H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y139       FDRE (Prop_fdre_C_Q)         0.164    -0.328 r  H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[1]/Q
                         net (fo=2, routed)           0.059    -0.269    H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[1]
    SLICE_X109Y139       LUT6 (Prop_lut6_I2_O)        0.045    -0.224 r  H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.224    H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[1]_i_1__1_n_0
    SLICE_X109Y139       FDRE                                         r  H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    H_D/u_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  H_D/u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    H_D/u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  H_D/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    H_D/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  H_D/u_clk/inst/clkout1_buf/O
                         net (fo=546, routed)         0.989    -0.726    H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X109Y139       FDRE                                         r  H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[1]/C
                         clock pessimism              0.247    -0.479    
    SLICE_X109Y139       FDRE (Hold_fdre_C_D)         0.092    -0.387    H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[1]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.209ns (78.016%)  route 0.059ns (21.984%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    H_D/u_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  H_D/u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    H_D/u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  H_D/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    H_D/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  H_D/u_clk/inst/clkout1_buf/O
                         net (fo=546, routed)         0.717    -0.490    H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X108Y146       FDRE                                         r  H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y146       FDRE (Prop_fdre_C_Q)         0.164    -0.326 r  H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1]/Q
                         net (fo=2, routed)           0.059    -0.267    H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[1]
    SLICE_X109Y146       LUT6 (Prop_lut6_I2_O)        0.045    -0.222 r  H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.222    H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d[1]_i_1__0_n_0
    SLICE_X109Y146       FDRE                                         r  H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    H_D/u_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  H_D/u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    H_D/u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  H_D/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    H_D/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  H_D/u_clk/inst/clkout1_buf/O
                         net (fo=546, routed)         0.991    -0.724    H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X109Y146       FDRE                                         r  H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[1]/C
                         clock pessimism              0.247    -0.477    
    SLICE_X109Y146       FDRE (Hold_fdre_C_D)         0.092    -0.385    H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[1]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 H_D/u_hdmi_data_gen/y_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            H_D/u_hdmi_data_gen/y_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.428ns (68.994%)  route 0.192ns (31.006%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    H_D/u_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  H_D/u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    H_D/u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  H_D/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    H_D/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  H_D/u_clk/inst/clkout1_buf/O
                         net (fo=546, routed)         0.609    -0.599    H_D/u_hdmi_data_gen/CLK
    SLICE_X103Y99        FDRE                                         r  H_D/u_hdmi_data_gen/y_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  H_D/u_hdmi_data_gen/y_cnt_reg[1]/Q
                         net (fo=19, routed)          0.192    -0.266    H_D/u_hdmi_data_gen/y_cnt_reg_n_0_[1]
    SLICE_X103Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.069 r  H_D/u_hdmi_data_gen/y_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.068    H_D/u_hdmi_data_gen/y_cnt_reg[4]_i_1_n_0
    SLICE_X103Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.022 r  H_D/u_hdmi_data_gen/y_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.022    H_D/u_hdmi_data_gen/y_cnt_reg[8]_i_1_n_6
    SLICE_X103Y100       FDRE                                         r  H_D/u_hdmi_data_gen/y_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    H_D/u_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  H_D/u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    H_D/u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  H_D/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    H_D/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  H_D/u_clk/inst/clkout1_buf/O
                         net (fo=546, routed)         0.965    -0.750    H_D/u_hdmi_data_gen/CLK
    SLICE_X103Y100       FDRE                                         r  H_D/u_hdmi_data_gen/y_cnt_reg[6]/C
                         clock pessimism              0.503    -0.247    
    SLICE_X103Y100       FDRE (Hold_fdre_C_D)         0.105    -0.142    H_D/u_hdmi_data_gen/y_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 H_D/u_hdmi_data_gen/y_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            H_D/u_hdmi_data_gen/y_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.428ns (68.994%)  route 0.192ns (31.006%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    H_D/u_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  H_D/u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    H_D/u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  H_D/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    H_D/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  H_D/u_clk/inst/clkout1_buf/O
                         net (fo=546, routed)         0.609    -0.599    H_D/u_hdmi_data_gen/CLK
    SLICE_X103Y99        FDRE                                         r  H_D/u_hdmi_data_gen/y_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  H_D/u_hdmi_data_gen/y_cnt_reg[1]/Q
                         net (fo=19, routed)          0.192    -0.266    H_D/u_hdmi_data_gen/y_cnt_reg_n_0_[1]
    SLICE_X103Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.069 r  H_D/u_hdmi_data_gen/y_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.068    H_D/u_hdmi_data_gen/y_cnt_reg[4]_i_1_n_0
    SLICE_X103Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.022 r  H_D/u_hdmi_data_gen/y_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.022    H_D/u_hdmi_data_gen/y_cnt_reg[8]_i_1_n_4
    SLICE_X103Y100       FDRE                                         r  H_D/u_hdmi_data_gen/y_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    H_D/u_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  H_D/u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    H_D/u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  H_D/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    H_D/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  H_D/u_clk/inst/clkout1_buf/O
                         net (fo=546, routed)         0.965    -0.750    H_D/u_hdmi_data_gen/CLK
    SLICE_X103Y100       FDRE                                         r  H_D/u_hdmi_data_gen/y_cnt_reg[8]/C
                         clock pessimism              0.503    -0.247    
    SLICE_X103Y100       FDRE (Hold_fdre_C_D)         0.105    -0.142    H_D/u_hdmi_data_gen/y_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 H_D/u_hdmi_data_gen/y_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            H_D/u_hdmi_data_gen/y_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.431ns (69.143%)  route 0.192ns (30.857%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    H_D/u_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  H_D/u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    H_D/u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  H_D/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    H_D/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  H_D/u_clk/inst/clkout1_buf/O
                         net (fo=546, routed)         0.609    -0.599    H_D/u_hdmi_data_gen/CLK
    SLICE_X103Y99        FDRE                                         r  H_D/u_hdmi_data_gen/y_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  H_D/u_hdmi_data_gen/y_cnt_reg[1]/Q
                         net (fo=19, routed)          0.192    -0.266    H_D/u_hdmi_data_gen/y_cnt_reg_n_0_[1]
    SLICE_X103Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.069 r  H_D/u_hdmi_data_gen/y_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.068    H_D/u_hdmi_data_gen/y_cnt_reg[4]_i_1_n_0
    SLICE_X103Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.029 r  H_D/u_hdmi_data_gen/y_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.029    H_D/u_hdmi_data_gen/y_cnt_reg[8]_i_1_n_0
    SLICE_X103Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.025 r  H_D/u_hdmi_data_gen/y_cnt_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.000     0.025    H_D/u_hdmi_data_gen/y_cnt_reg[11]_i_3_n_7
    SLICE_X103Y101       FDRE                                         r  H_D/u_hdmi_data_gen/y_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    H_D/u_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  H_D/u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    H_D/u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  H_D/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    H_D/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  H_D/u_clk/inst/clkout1_buf/O
                         net (fo=546, routed)         0.965    -0.750    H_D/u_hdmi_data_gen/CLK
    SLICE_X103Y101       FDRE                                         r  H_D/u_hdmi_data_gen/y_cnt_reg[9]/C
                         clock pessimism              0.503    -0.247    
    SLICE_X103Y101       FDRE (Hold_fdre_C_D)         0.105    -0.142    H_D/u_hdmi_data_gen/y_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.366%)  route 0.127ns (40.634%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    H_D/u_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  H_D/u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    H_D/u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  H_D/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    H_D/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  H_D/u_clk/inst/clkout1_buf/O
                         net (fo=546, routed)         0.717    -0.490    H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X110Y142       FDRE                                         r  H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y142       FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[4]/Q
                         net (fo=1, routed)           0.127    -0.222    H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg_n_0_[4]
    SLICE_X112Y142       LUT5 (Prop_lut5_I3_O)        0.045    -0.177 r  H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[4]_i_1_n_0
    SLICE_X112Y142       FDSE                                         r  H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    H_D/u_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  H_D/u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    H_D/u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  H_D/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    H_D/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  H_D/u_clk/inst/clkout1_buf/O
                         net (fo=546, routed)         0.993    -0.722    H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X112Y142       FDSE                                         r  H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]/C
                         clock pessimism              0.248    -0.474    
    SLICE_X112Y142       FDSE (Hold_fdse_C_D)         0.121    -0.353    H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { H_D/u_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         13.468      11.876     BUFGCTRL_X0Y16   H_D/u_clk/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.468      11.997     OLOGIC_X1Y124    H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.oserdese2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.468      11.997     OLOGIC_X1Y123    H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.oserdese2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.468      11.997     OLOGIC_X1Y142    H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_d0_serializer_10_1/family_7.oserdese2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.468      11.997     OLOGIC_X1Y141    H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_d0_serializer_10_1/family_7.oserdese2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.468      11.997     OLOGIC_X1Y148    H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_d1_serializer_10_1/family_7.oserdese2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.468      11.997     OLOGIC_X1Y147    H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_d1_serializer_10_1/family_7.oserdese2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.468      11.997     OLOGIC_X1Y146    H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_d2_serializer_10_1/family_7.oserdese2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.468      11.997     OLOGIC_X1Y145    H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_d2_serializer_10_1/family_7.oserdese2_slave/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y2  H_D/u_clk/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y2  H_D/u_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X90Y146    C_C/k0/en_cnt_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X93Y145    C_C/k0/key_reg_0_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X90Y145    C_C/k0/key_reg_1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X104Y144   H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X105Y145   H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X105Y145   H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X104Y144   H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X105Y144   H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X105Y145   H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X105Y145   H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X86Y144    C_C/KEY_Value_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X86Y145    C_C/KEY_Value_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X86Y144    C_C/KEY_Value_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X87Y145    C_C/KEY_Value_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X87Y144    C_C/KEY_Value_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X88Y146    C_C/k0/KEY_FLAG_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X88Y145    C_C/k0/KEY_STATE_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X88Y146    C_C/k0/cnt_full_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X89Y145    C_C/k0/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X89Y147    C_C/k0/cnt_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.101ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { H_D/u_clk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.694       1.101      BUFGCTRL_X0Y17   H_D/u_clk/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.694       1.223      OLOGIC_X1Y124    H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.oserdese2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.694       1.223      OLOGIC_X1Y123    H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.oserdese2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.694       1.223      OLOGIC_X1Y142    H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_d0_serializer_10_1/family_7.oserdese2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.694       1.223      OLOGIC_X1Y141    H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_d0_serializer_10_1/family_7.oserdese2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.694       1.223      OLOGIC_X1Y148    H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_d1_serializer_10_1/family_7.oserdese2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.694       1.223      OLOGIC_X1Y147    H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_d1_serializer_10_1/family_7.oserdese2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.694       1.223      OLOGIC_X1Y146    H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_d2_serializer_10_1/family_7.oserdese2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.694       1.223      OLOGIC_X1Y145    H_D/u_HDMI/U0/Inst_DVITransmitter/Inst_d2_serializer_10_1/family_7.oserdese2_slave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.694       1.445      MMCME2_ADV_X1Y2  H_D/u_clk/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666    MMCME2_ADV_X1Y2  H_D/u_clk/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { H_D/u_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y18   H_D/u_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  H_D/u_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  H_D/u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  H_D/u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  H_D/u_clk/inst/mmcm_adv_inst/CLKFBOUT



