<profile>
    <ReportVersion>
        <Version>2021.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>artix7</ProductFamily>
        <Part>xc7a100t-csg324-1</Part>
        <TopModelName>main</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <TargetInitiationInterval>4294967295</TargetInitiationInterval>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>8.136</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_10_1>
                <TripCount>undef</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>1</PipelineDepth>
                <InstanceList/>
            </VITIS_LOOP_10_1>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>45</BRAM_18K>
            <FF>2224</FF>
            <LUT>3900</LUT>
            <URAM>0</URAM>
            <DSP>0</DSP>
        </Resources>
        <AvailableResources>
            <BRAM_18K>270</BRAM_18K>
            <DSP>240</DSP>
            <FF>126800</FF>
            <LUT>63400</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_local_block</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_local_deadlock</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_return</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>main</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_prep_fu_44</InstName>
                    <ModuleName>prep</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>44</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_padv4_fu_212</InstName>
                            <ModuleName>padv4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>212</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_padv4_Pipeline_VITIS_LOOP_10_1_fu_115</InstName>
                                    <ModuleName>padv4_Pipeline_VITIS_LOOP_10_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>115</ID>
                                    <BindInstances>sizeNeeded_fu_91_p2 add_ln14_fu_102_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_padv4_Pipeline_VITIS_LOOP_203_1_fu_123</InstName>
                                    <ModuleName>padv4_Pipeline_VITIS_LOOP_203_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>123</ID>
                                    <BindInstances>sub_ln203_fu_93_p2 sub_ln203_1_fu_112_p2 sizeNeeded_2_fu_140_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_padv4_Pipeline_VITIS_LOOP_209_2_fu_131</InstName>
                                    <ModuleName>padv4_Pipeline_VITIS_LOOP_209_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>131</ID>
                                    <BindInstances>iter_fu_95_p2 add_ln210_fu_136_p2 add_ln210_1_fu_146_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_padv4_Pipeline_VITIS_LOOP_215_3_fu_140</InstName>
                                    <ModuleName>padv4_Pipeline_VITIS_LOOP_215_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>140</ID>
                                    <BindInstances>iter_1_fu_90_p2 sub_ln215_fu_130_p2 add_ln208_1_fu_158_p2 add_ln216_fu_174_p2 add_ln216_1_fu_212_p2 add_ln216_2_fu_218_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_padv4_Pipeline_VITIS_LOOP_223_4_fu_148</InstName>
                                    <ModuleName>padv4_Pipeline_VITIS_LOOP_223_4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>148</ID>
                                    <BindInstances>add_ln223_fu_85_p2 add_ln224_1_fu_114_p2 messageLengthInBinary2_U</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>sub_ln207_fu_187_p2 blocksNeeded_fu_219_p2 sub_ln213_fu_252_p2 sub_ln213_1_fu_268_p2 add_ln213_fu_362_p2 sub_ln213_2_fu_300_p2 sub_ln213_3_fu_314_p2 add_ln213_1_fu_368_p2 add_ln224_fu_342_p2 add_ln226_fu_377_p2 message5binary_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_prep_Pipeline_VITIS_LOOP_275_2_fu_222</InstName>
                            <ModuleName>prep_Pipeline_VITIS_LOOP_275_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>222</ID>
                            <BindInstances>add_ln275_fu_95_p2 add_ln276_fu_105_p2 add_ln276_2_fu_119_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_prep_Pipeline_VITIS_LOOP_285_3_fu_230</InstName>
                            <ModuleName>prep_Pipeline_VITIS_LOOP_285_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>230</ID>
                            <BindInstances>add_ln285_fu_65_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_prep_Pipeline_VITIS_LOOP_243_1_fu_235</InstName>
                            <ModuleName>prep_Pipeline_VITIS_LOOP_243_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>235</ID>
                            <BindInstances>add_ln253_fu_78_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_prep_Pipeline_VITIS_LOOP_292_4_fu_241</InstName>
                            <ModuleName>prep_Pipeline_VITIS_LOOP_292_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>241</ID>
                            <BindInstances>add_ln293_fu_141_p2 add_ln294_fu_152_p2 add_ln296_fu_314_p2 add_ln296_1_fu_324_p2 add_ln296_2_fu_340_p2 add_ln296_3_fu_334_p2 add_ln296_4_fu_344_p2 add_ln292_fu_163_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_prep_Pipeline_VITIS_LOOP_334_1_fu_246</InstName>
                            <ModuleName>prep_Pipeline_VITIS_LOOP_334_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>246</ID>
                            <BindInstances>add_ln334_fu_324_p2 add_ln337_1_fu_465_p2 add_ln337_fu_344_p2 add_ln337_2_fu_348_p2 temp1_fu_471_p2 add_ln344_fu_607_p2 add_ln348_1_fu_612_p2 add_ln348_fu_617_p2 constants_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>splitBlock_U messageBlocks_U messageSchedule_U add_ln382_fu_372_p2 add_ln276_1_fu_394_p2 add_ln274_fu_406_p2 add_ln393_fu_462_p2 add_ln394_fu_467_p2 add_ln395_fu_472_p2 add_ln396_fu_477_p2 add_ln397_fu_482_p2 add_ln398_fu_487_p2 add_ln399_fu_492_p2 add_ln400_fu_497_p2 hash_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>add_ln14_fu_64_p2 add_ln10_fu_75_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>padv4_Pipeline_VITIS_LOOP_10_1</Name>
            <Loops>
                <VITIS_LOOP_10_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.170</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_10_1>
                        <Name>VITIS_LOOP_10_1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_10_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>101</FF>
                    <AVAIL_FF>126800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>184</LUT>
                    <AVAIL_LUT>63400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>270</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>240</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1" OPTYPE="add" PRAGMA="" RTLNAME="sizeNeeded_fu_91_p2" SOURCE="ECE418FinalProject/fullCode.c:202" URAM="0" VARIABLE="sizeNeeded"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_102_p2" SOURCE="ECE418FinalProject/fullCode.c:14" URAM="0" VARIABLE="add_ln14"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>padv4_Pipeline_VITIS_LOOP_203_1</Name>
            <Loops>
                <VITIS_LOOP_203_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>6.526</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_203_1>
                        <Name>VITIS_LOOP_203_1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_203_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>67</FF>
                    <AVAIL_FF>126800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>158</LUT>
                    <AVAIL_LUT>63400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>270</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>240</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_203_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln203_fu_93_p2" SOURCE="ECE418FinalProject/fullCode.c:203" URAM="0" VARIABLE="sub_ln203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_203_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln203_1_fu_112_p2" SOURCE="ECE418FinalProject/fullCode.c:203" URAM="0" VARIABLE="sub_ln203_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_203_1" OPTYPE="add" PRAGMA="" RTLNAME="sizeNeeded_2_fu_140_p2" SOURCE="ECE418FinalProject/fullCode.c:204" URAM="0" VARIABLE="sizeNeeded_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>padv4_Pipeline_VITIS_LOOP_209_2</Name>
            <Loops>
                <VITIS_LOOP_209_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>6.514</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ -1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_209_2>
                        <Name>VITIS_LOOP_209_2</Name>
                        <TripCount>undef</TripCount>
                        <Latency>1 ~ ?</Latency>
                        <AbsoluteTimeLatency>10.000 ns ~ ?</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_209_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>51</FF>
                    <AVAIL_FF>126800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>127</LUT>
                    <AVAIL_LUT>63400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>270</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>240</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_209_2" OPTYPE="add" PRAGMA="" RTLNAME="iter_fu_95_p2" SOURCE="ECE418FinalProject/fullCode.c:211" URAM="0" VARIABLE="iter"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_209_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln210_fu_136_p2" SOURCE="ECE418FinalProject/fullCode.c:210" URAM="0" VARIABLE="add_ln210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_209_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln210_1_fu_146_p2" SOURCE="ECE418FinalProject/fullCode.c:210" URAM="0" VARIABLE="add_ln210_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>padv4_Pipeline_VITIS_LOOP_215_3</Name>
            <Loops>
                <VITIS_LOOP_215_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.722</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_215_3>
                        <Name>VITIS_LOOP_215_3</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_215_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>110</FF>
                    <AVAIL_FF>126800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>220</LUT>
                    <AVAIL_LUT>63400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>270</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>240</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_215_3" OPTYPE="add" PRAGMA="" RTLNAME="iter_1_fu_90_p2" SOURCE="ECE418FinalProject/fullCode.c:208" URAM="0" VARIABLE="iter_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_215_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln215_fu_130_p2" SOURCE="ECE418FinalProject/fullCode.c:215" URAM="0" VARIABLE="sub_ln215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_215_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln208_1_fu_158_p2" SOURCE="ECE418FinalProject/fullCode.c:208" URAM="0" VARIABLE="add_ln208_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_215_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln216_fu_174_p2" SOURCE="ECE418FinalProject/fullCode.c:216" URAM="0" VARIABLE="add_ln216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_215_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln216_1_fu_212_p2" SOURCE="ECE418FinalProject/fullCode.c:216" URAM="0" VARIABLE="add_ln216_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_215_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln216_2_fu_218_p2" SOURCE="ECE418FinalProject/fullCode.c:216" URAM="0" VARIABLE="add_ln216_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>padv4_Pipeline_VITIS_LOOP_223_4</Name>
            <Loops>
                <VITIS_LOOP_223_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.438</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>66</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_223_4>
                        <Name>VITIS_LOOP_223_4</Name>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_223_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>270</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>22</FF>
                    <AVAIL_FF>126800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>101</LUT>
                    <AVAIL_LUT>63400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>240</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_223_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln223_fu_85_p2" SOURCE="ECE418FinalProject/fullCode.c:223" URAM="0" VARIABLE="add_ln223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_223_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln224_1_fu_114_p2" SOURCE="ECE418FinalProject/fullCode.c:224" URAM="0" VARIABLE="add_ln224_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="messageLengthInBinary2_U" SOURCE="" URAM="0" VARIABLE="messageLengthInBinary2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>padv4</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>8.136</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>270</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>605</FF>
                    <AVAIL_FF>126800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1273</LUT>
                    <AVAIL_LUT>63400</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>240</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln207_fu_187_p2" SOURCE="ECE418FinalProject/fullCode.c:207" URAM="0" VARIABLE="sub_ln207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="blocksNeeded_fu_219_p2" SOURCE="ECE418FinalProject/fullCode.c:207" URAM="0" VARIABLE="blocksNeeded"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln213_fu_252_p2" SOURCE="ECE418FinalProject/fullCode.c:213" URAM="0" VARIABLE="sub_ln213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln213_1_fu_268_p2" SOURCE="ECE418FinalProject/fullCode.c:213" URAM="0" VARIABLE="sub_ln213_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln213_fu_362_p2" SOURCE="ECE418FinalProject/fullCode.c:213" URAM="0" VARIABLE="add_ln213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln213_2_fu_300_p2" SOURCE="ECE418FinalProject/fullCode.c:213" URAM="0" VARIABLE="sub_ln213_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln213_3_fu_314_p2" SOURCE="ECE418FinalProject/fullCode.c:213" URAM="0" VARIABLE="sub_ln213_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln213_1_fu_368_p2" SOURCE="ECE418FinalProject/fullCode.c:213" URAM="0" VARIABLE="add_ln213_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln224_fu_342_p2" SOURCE="ECE418FinalProject/fullCode.c:224" URAM="0" VARIABLE="add_ln224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln226_fu_377_p2" SOURCE="ECE418FinalProject/fullCode.c:226" URAM="0" VARIABLE="add_ln226"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="message5binary_U" SOURCE="" URAM="0" VARIABLE="message5binary"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>prep_Pipeline_VITIS_LOOP_275_2</Name>
            <Loops>
                <VITIS_LOOP_275_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.438</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>35</Best-caseLatency>
                    <Average-caseLatency>35</Average-caseLatency>
                    <Worst-caseLatency>35</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.350 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.350 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.350 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>35</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_275_2>
                        <Name>VITIS_LOOP_275_2</Name>
                        <TripCount>32</TripCount>
                        <Latency>33</Latency>
                        <AbsoluteTimeLatency>0.330 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_275_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>32</FF>
                    <AVAIL_FF>126800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>102</LUT>
                    <AVAIL_LUT>63400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>270</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>240</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_275_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln275_fu_95_p2" SOURCE="ECE418FinalProject/fullCode.c:275" URAM="0" VARIABLE="add_ln275"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_275_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln276_fu_105_p2" SOURCE="ECE418FinalProject/fullCode.c:276" URAM="0" VARIABLE="add_ln276"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_275_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln276_2_fu_119_p2" SOURCE="ECE418FinalProject/fullCode.c:276" URAM="0" VARIABLE="add_ln276_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>prep_Pipeline_VITIS_LOOP_243_1</Name>
            <Loops>
                <VITIS_LOOP_243_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>6.007</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_243_1>
                        <Name>VITIS_LOOP_243_1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_243_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>99</FF>
                    <AVAIL_FF>126800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>170</LUT>
                    <AVAIL_LUT>63400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>270</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>240</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_243_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln253_fu_78_p2" SOURCE="ECE418FinalProject/fullCode.c:253" URAM="0" VARIABLE="add_ln253"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>prep_Pipeline_VITIS_LOOP_285_3</Name>
            <Loops>
                <VITIS_LOOP_285_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>4.723</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>50</Best-caseLatency>
                    <Average-caseLatency>50</Average-caseLatency>
                    <Worst-caseLatency>50</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.500 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.500 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.500 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>50</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_285_3>
                        <Name>VITIS_LOOP_285_3</Name>
                        <TripCount>48</TripCount>
                        <Latency>48</Latency>
                        <AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_285_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>126800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>52</LUT>
                    <AVAIL_LUT>63400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>270</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>240</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_285_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln285_fu_65_p2" SOURCE="ECE418FinalProject/fullCode.c:285" URAM="0" VARIABLE="add_ln285"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>prep_Pipeline_VITIS_LOOP_292_4</Name>
            <Loops>
                <VITIS_LOOP_292_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.959</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>148</Best-caseLatency>
                    <Average-caseLatency>148</Average-caseLatency>
                    <Worst-caseLatency>148</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.480 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.480 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.480 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>148</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_292_4>
                        <Name>VITIS_LOOP_292_4</Name>
                        <TripCount>48</TripCount>
                        <Latency>146</Latency>
                        <AbsoluteTimeLatency>1.460 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_292_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>162</FF>
                    <AVAIL_FF>126800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>406</LUT>
                    <AVAIL_LUT>63400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>270</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>240</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_292_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln293_fu_141_p2" SOURCE="ECE418FinalProject/fullCode.c:293" URAM="0" VARIABLE="add_ln293"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_292_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln294_fu_152_p2" SOURCE="ECE418FinalProject/fullCode.c:294" URAM="0" VARIABLE="add_ln294"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_292_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln296_fu_314_p2" SOURCE="ECE418FinalProject/fullCode.c:296" URAM="0" VARIABLE="add_ln296"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_292_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln296_1_fu_324_p2" SOURCE="ECE418FinalProject/fullCode.c:296" URAM="0" VARIABLE="add_ln296_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_292_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln296_2_fu_340_p2" SOURCE="ECE418FinalProject/fullCode.c:296" URAM="0" VARIABLE="add_ln296_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_292_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln296_3_fu_334_p2" SOURCE="ECE418FinalProject/fullCode.c:296" URAM="0" VARIABLE="add_ln296_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_292_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln296_4_fu_344_p2" SOURCE="ECE418FinalProject/fullCode.c:296" URAM="0" VARIABLE="add_ln296_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_292_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln292_fu_163_p2" SOURCE="ECE418FinalProject/fullCode.c:292" URAM="0" VARIABLE="add_ln292"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>prep_Pipeline_VITIS_LOOP_334_1</Name>
            <Loops>
                <VITIS_LOOP_334_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.110</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>70</Best-caseLatency>
                    <Average-caseLatency>70</Average-caseLatency>
                    <Worst-caseLatency>70</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.700 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.700 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.700 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>70</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_334_1>
                        <Name>VITIS_LOOP_334_1</Name>
                        <TripCount>64</TripCount>
                        <Latency>68</Latency>
                        <AbsoluteTimeLatency>0.680 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_334_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>270</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>530</FF>
                    <AVAIL_FF>126800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>800</LUT>
                    <AVAIL_LUT>63400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>240</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_334_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln334_fu_324_p2" SOURCE="ECE418FinalProject/fullCode.c:334" URAM="0" VARIABLE="add_ln334"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_334_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln337_1_fu_465_p2" SOURCE="ECE418FinalProject/fullCode.c:337" URAM="0" VARIABLE="add_ln337_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_334_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln337_fu_344_p2" SOURCE="ECE418FinalProject/fullCode.c:337" URAM="0" VARIABLE="add_ln337"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_334_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln337_2_fu_348_p2" SOURCE="ECE418FinalProject/fullCode.c:337" URAM="0" VARIABLE="add_ln337_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_334_1" OPTYPE="add" PRAGMA="" RTLNAME="temp1_fu_471_p2" SOURCE="ECE418FinalProject/fullCode.c:337" URAM="0" VARIABLE="temp1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_334_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln344_fu_607_p2" SOURCE="ECE418FinalProject/fullCode.c:344" URAM="0" VARIABLE="add_ln344"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_334_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln348_1_fu_612_p2" SOURCE="ECE418FinalProject/fullCode.c:348" URAM="0" VARIABLE="add_ln348_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_334_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln348_fu_617_p2" SOURCE="ECE418FinalProject/fullCode.c:348" URAM="0" VARIABLE="add_ln348"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="constants_U" SOURCE="" URAM="0" VARIABLE="constants"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>prep</Name>
            <Loops>
                <VITIS_LOOP_382_1>
                    <VITIS_LOOP_274_1/>
                </VITIS_LOOP_382_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>8.136</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_382_1>
                        <Name>VITIS_LOOP_382_1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_prep_Pipeline_VITIS_LOOP_285_3_fu_230</Instance>
                            <Instance>grp_prep_Pipeline_VITIS_LOOP_292_4_fu_241</Instance>
                            <Instance>grp_prep_Pipeline_VITIS_LOOP_334_1_fu_246</Instance>
                        </InstanceList>
                        <VITIS_LOOP_274_1>
                            <Name>VITIS_LOOP_274_1</Name>
                            <TripCount>16</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_prep_Pipeline_VITIS_LOOP_275_2_fu_222</Instance>
                                <Instance>grp_prep_Pipeline_VITIS_LOOP_243_1_fu_235</Instance>
                            </InstanceList>
                        </VITIS_LOOP_274_1>
                    </VITIS_LOOP_382_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>45</BRAM_18K>
                    <AVAIL_BRAM>270</AVAIL_BRAM>
                    <UTIL_BRAM>16</UTIL_BRAM>
                    <FF>2155</FF>
                    <AVAIL_FF>126800</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>3700</LUT>
                    <AVAIL_LUT>63400</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>240</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="splitBlock_U" SOURCE="ECE418FinalProject/fullCode.c:272" URAM="0" VARIABLE="splitBlock"/>
                <BindNode BINDTYPE="storage" BRAM="40" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="messageBlocks_U" SOURCE="ECE418FinalProject/fullCode.c:373" URAM="0" VARIABLE="messageBlocks"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="messageSchedule_U" SOURCE="ECE418FinalProject/fullCode.c:383" URAM="0" VARIABLE="messageSchedule"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_382_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln382_fu_372_p2" SOURCE="ECE418FinalProject/fullCode.c:382" URAM="0" VARIABLE="add_ln382"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_382_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln276_1_fu_394_p2" SOURCE="ECE418FinalProject/fullCode.c:276" URAM="0" VARIABLE="add_ln276_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_274_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln274_fu_406_p2" SOURCE="ECE418FinalProject/fullCode.c:274" URAM="0" VARIABLE="add_ln274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_382_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln393_fu_462_p2" SOURCE="ECE418FinalProject/fullCode.c:393" URAM="0" VARIABLE="add_ln393"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_382_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln394_fu_467_p2" SOURCE="ECE418FinalProject/fullCode.c:394" URAM="0" VARIABLE="add_ln394"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_382_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln395_fu_472_p2" SOURCE="ECE418FinalProject/fullCode.c:395" URAM="0" VARIABLE="add_ln395"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_382_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln396_fu_477_p2" SOURCE="ECE418FinalProject/fullCode.c:396" URAM="0" VARIABLE="add_ln396"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_382_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln397_fu_482_p2" SOURCE="ECE418FinalProject/fullCode.c:397" URAM="0" VARIABLE="add_ln397"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_382_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln398_fu_487_p2" SOURCE="ECE418FinalProject/fullCode.c:398" URAM="0" VARIABLE="add_ln398"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_382_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln399_fu_492_p2" SOURCE="ECE418FinalProject/fullCode.c:399" URAM="0" VARIABLE="add_ln399"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_382_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln400_fu_497_p2" SOURCE="ECE418FinalProject/fullCode.c:400" URAM="0" VARIABLE="add_ln400"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="hash_U" SOURCE="" URAM="0" VARIABLE="hash"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>main</Name>
            <Loops>
                <VITIS_LOOP_10_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>8.136</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_10_1>
                        <Name>VITIS_LOOP_10_1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_10_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>45</BRAM_18K>
                    <AVAIL_BRAM>270</AVAIL_BRAM>
                    <UTIL_BRAM>16</UTIL_BRAM>
                    <FF>2224</FF>
                    <AVAIL_FF>126800</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>3900</LUT>
                    <AVAIL_LUT>63400</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>240</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_64_p2" SOURCE="ECE418FinalProject/fullCode.c:14" URAM="0" VARIABLE="add_ln14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_75_p2" SOURCE="ECE418FinalProject/fullCode.c:10" URAM="0" VARIABLE="add_ln10"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <ReturnValue ReturnValueName="srcType">int</ReturnValue>
    <ReturnValue ReturnValueName="srcSize">32</ReturnValue>
    <ReturnValue ReturnValueName="hwRefs" type="port" interface="ap_return" name="ap_return" usage="data" direction="out"/>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_return" type="data" busTypeName="data" protocol="ap_ctrl_hs" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="ap_return">DATA</portMap>
            </portMaps>
            <ports>
                <port>ap_return</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="REGISTER">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="ap_return">32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="return">out, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="return">ap_return, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport/>
</profile>

