// Seed: 628285279
module module_0;
  assign id_0 = 1;
  logic id_1;
  assign id_1 = 1;
  always id_0 <= id_0 & 1;
  always id_1 = 1'b0;
endmodule
