\hypertarget{structpci__device}{\section{pci\+\_\+device Struct Reference}
\label{structpci__device}\index{pci\+\_\+device@{pci\+\_\+device}}
}


{\ttfamily \#include $<$pci.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{aplus_8h_a5a8b2dc9e45a9ee81a94ef304fb62505}{uint16\+\_\+t} \hyperlink{structpci__device_ac9682451216985995a3601f14239dc26}{vendor\+I\+D}
\item 
\hyperlink{aplus_8h_a5a8b2dc9e45a9ee81a94ef304fb62505}{uint16\+\_\+t} \hyperlink{structpci__device_a86ce8ddd306b0395037ec7eee789a929}{device\+I\+D}
\item 
\hyperlink{aplus_8h_ae0430369c5a35dcdbc0bc19dcbb33a03}{uint8\+\_\+t} \hyperlink{structpci__device_a832940e219d52a08725a39fc97663d07}{bus}
\item 
\hyperlink{aplus_8h_ae0430369c5a35dcdbc0bc19dcbb33a03}{uint8\+\_\+t} \hyperlink{structpci__device_ae456e0d5fb85c5d367b1a4e27f996b96}{dev}
\item 
\hyperlink{aplus_8h_ae0430369c5a35dcdbc0bc19dcbb33a03}{uint8\+\_\+t} \hyperlink{structpci__device_ac292358b1097064cb388125a45740aff}{func}
\item 
\hyperlink{aplus_8h_ae0430369c5a35dcdbc0bc19dcbb33a03}{uint8\+\_\+t} \hyperlink{structpci__device_ad6450a83a220d2015cb94a9698580668}{revision}
\item 
\hyperlink{aplus_8h_a53a0df51603c77c2aa5b9ea61b606a82}{uint32\+\_\+t} \hyperlink{structpci__device_ae1867eca43c8f867951963a1753649ea}{pci\+\_\+class}
\item 
\hyperlink{aplus_8h_a53a0df51603c77c2aa5b9ea61b606a82}{uint32\+\_\+t} \hyperlink{structpci__device_a5b15ddf1741aaae55aa9933f53876d11}{iobase}
\item 
\hyperlink{aplus_8h_a53a0df51603c77c2aa5b9ea61b606a82}{uint32\+\_\+t} \hyperlink{structpci__device_a795ff4e1dc77af09805c41d96766b64b}{membase}
\item 
\hyperlink{aplus_8h_ae0430369c5a35dcdbc0bc19dcbb33a03}{uint8\+\_\+t} \hyperlink{structpci__device_ad68a4bddbd8fa989a866dccdd5035842}{header}
\item 
\hyperlink{aplus_8h_ae0430369c5a35dcdbc0bc19dcbb33a03}{uint8\+\_\+t} \hyperlink{structpci__device_a3645d371b3c45455414e4f8414e9eed8}{intr\+\_\+pin}
\item 
\hyperlink{aplus_8h_ae0430369c5a35dcdbc0bc19dcbb33a03}{uint8\+\_\+t} \hyperlink{structpci__device_a6d2298c5255e65c908f6dfdb29e4fcaf}{intr\+\_\+line}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


Definition at line 23 of file pci.\+h.



\subsection{Field Documentation}
\hypertarget{structpci__device_a832940e219d52a08725a39fc97663d07}{\index{pci\+\_\+device@{pci\+\_\+device}!bus@{bus}}
\index{bus@{bus}!pci\+\_\+device@{pci\+\_\+device}}
\subsubsection[{bus}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} pci\+\_\+device\+::bus}}\label{structpci__device_a832940e219d52a08725a39fc97663d07}


Definition at line 27 of file pci.\+h.

\hypertarget{structpci__device_ae456e0d5fb85c5d367b1a4e27f996b96}{\index{pci\+\_\+device@{pci\+\_\+device}!dev@{dev}}
\index{dev@{dev}!pci\+\_\+device@{pci\+\_\+device}}
\subsubsection[{dev}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} pci\+\_\+device\+::dev}}\label{structpci__device_ae456e0d5fb85c5d367b1a4e27f996b96}


Definition at line 28 of file pci.\+h.

\hypertarget{structpci__device_a86ce8ddd306b0395037ec7eee789a929}{\index{pci\+\_\+device@{pci\+\_\+device}!device\+I\+D@{device\+I\+D}}
\index{device\+I\+D@{device\+I\+D}!pci\+\_\+device@{pci\+\_\+device}}
\subsubsection[{device\+I\+D}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint16\+\_\+t} pci\+\_\+device\+::device\+I\+D}}\label{structpci__device_a86ce8ddd306b0395037ec7eee789a929}


Definition at line 25 of file pci.\+h.

\hypertarget{structpci__device_ac292358b1097064cb388125a45740aff}{\index{pci\+\_\+device@{pci\+\_\+device}!func@{func}}
\index{func@{func}!pci\+\_\+device@{pci\+\_\+device}}
\subsubsection[{func}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} pci\+\_\+device\+::func}}\label{structpci__device_ac292358b1097064cb388125a45740aff}


Definition at line 29 of file pci.\+h.

\hypertarget{structpci__device_ad68a4bddbd8fa989a866dccdd5035842}{\index{pci\+\_\+device@{pci\+\_\+device}!header@{header}}
\index{header@{header}!pci\+\_\+device@{pci\+\_\+device}}
\subsubsection[{header}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} pci\+\_\+device\+::header}}\label{structpci__device_ad68a4bddbd8fa989a866dccdd5035842}


Definition at line 36 of file pci.\+h.

\hypertarget{structpci__device_a6d2298c5255e65c908f6dfdb29e4fcaf}{\index{pci\+\_\+device@{pci\+\_\+device}!intr\+\_\+line@{intr\+\_\+line}}
\index{intr\+\_\+line@{intr\+\_\+line}!pci\+\_\+device@{pci\+\_\+device}}
\subsubsection[{intr\+\_\+line}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} pci\+\_\+device\+::intr\+\_\+line}}\label{structpci__device_a6d2298c5255e65c908f6dfdb29e4fcaf}


Definition at line 38 of file pci.\+h.

\hypertarget{structpci__device_a3645d371b3c45455414e4f8414e9eed8}{\index{pci\+\_\+device@{pci\+\_\+device}!intr\+\_\+pin@{intr\+\_\+pin}}
\index{intr\+\_\+pin@{intr\+\_\+pin}!pci\+\_\+device@{pci\+\_\+device}}
\subsubsection[{intr\+\_\+pin}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} pci\+\_\+device\+::intr\+\_\+pin}}\label{structpci__device_a3645d371b3c45455414e4f8414e9eed8}


Definition at line 37 of file pci.\+h.

\hypertarget{structpci__device_a5b15ddf1741aaae55aa9933f53876d11}{\index{pci\+\_\+device@{pci\+\_\+device}!iobase@{iobase}}
\index{iobase@{iobase}!pci\+\_\+device@{pci\+\_\+device}}
\subsubsection[{iobase}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} pci\+\_\+device\+::iobase}}\label{structpci__device_a5b15ddf1741aaae55aa9933f53876d11}


Definition at line 33 of file pci.\+h.

\hypertarget{structpci__device_a795ff4e1dc77af09805c41d96766b64b}{\index{pci\+\_\+device@{pci\+\_\+device}!membase@{membase}}
\index{membase@{membase}!pci\+\_\+device@{pci\+\_\+device}}
\subsubsection[{membase}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} pci\+\_\+device\+::membase}}\label{structpci__device_a795ff4e1dc77af09805c41d96766b64b}


Definition at line 34 of file pci.\+h.

\hypertarget{structpci__device_ae1867eca43c8f867951963a1753649ea}{\index{pci\+\_\+device@{pci\+\_\+device}!pci\+\_\+class@{pci\+\_\+class}}
\index{pci\+\_\+class@{pci\+\_\+class}!pci\+\_\+device@{pci\+\_\+device}}
\subsubsection[{pci\+\_\+class}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} pci\+\_\+device\+::pci\+\_\+class}}\label{structpci__device_ae1867eca43c8f867951963a1753649ea}


Definition at line 32 of file pci.\+h.

\hypertarget{structpci__device_ad6450a83a220d2015cb94a9698580668}{\index{pci\+\_\+device@{pci\+\_\+device}!revision@{revision}}
\index{revision@{revision}!pci\+\_\+device@{pci\+\_\+device}}
\subsubsection[{revision}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} pci\+\_\+device\+::revision}}\label{structpci__device_ad6450a83a220d2015cb94a9698580668}


Definition at line 30 of file pci.\+h.

\hypertarget{structpci__device_ac9682451216985995a3601f14239dc26}{\index{pci\+\_\+device@{pci\+\_\+device}!vendor\+I\+D@{vendor\+I\+D}}
\index{vendor\+I\+D@{vendor\+I\+D}!pci\+\_\+device@{pci\+\_\+device}}
\subsubsection[{vendor\+I\+D}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint16\+\_\+t} pci\+\_\+device\+::vendor\+I\+D}}\label{structpci__device_ac9682451216985995a3601f14239dc26}


Definition at line 24 of file pci.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/include/aplus/\hyperlink{pci_8h}{pci.\+h}\end{DoxyCompactItemize}
