#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Mar 19 15:37:52 2018
# Process ID: 14252
# Current directory: C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5032 C:\Users\Nicklas Frahm\Desktop\GitLab\Uni\spro4-em\vivado\risc_cpu_8\risc_cpu_8.xpr
# Log file: C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/vivado.log
# Journal file: C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.xpr}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
launch_simulation -simset tests -mode post-implementation -type timing
source risc_controller_8_test.tcl
set_property SOURCE_SET sources_1 [get_filesets tests]
close [ open {C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/tests/new/risc_cpu_8_test.vhd} w ]
add_files -fileset tests {{C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/tests/new/risc_cpu_8_test.vhd}}
update_compile_order -fileset tests
update_compile_order -fileset tests
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top risc_cpu_8 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top risc_cpu_8 [get_filesets tests]
set_property top_lib xil_defaultlib [get_filesets tests]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset tests
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
launch_simulation -simset tests -mode post-implementation -type timing
source risc_cpu_8.tcl
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
close_sim
launch_simulation -simset tests -mode post-implementation -type timing
source risc_cpu_8.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top risc_cpu_8_test [get_filesets tests]
set_property top_lib xil_defaultlib [get_filesets tests]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset tests
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
launch_simulation -simset tests -mode post-implementation -type timing
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
launch_simulation -simset tests -mode post-implementation -type timing
source risc_cpu_8_test.tcl
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
close_sim
current_sim simulation_3
launch_simulation -simset tests -mode post-implementation -type timing
source risc_cpu_8_test.tcl
run 500 ns
run 500 ns
run 500 ns
run 500 ns
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
close_sim
current_sim simulation_3
launch_simulation -simset tests -mode post-implementation -type timing
source risc_cpu_8_test.tcl
run 500 ns
run 500 ns
run 500 ns
close_sim
current_sim simulation_3
close_sim
close_sim
