module FSM_ChessTimer(
	input clk,
	input reset,
	input [1:0] buttons,
	input [9:0] counter_1,
	input [9:0] counter_2,
	output reg [1:0] load_counters,
	output reg [1:0] en_counters,
	output reg [1:0] state_displays
);

	reg [1:0] state, next_state;

	// States
	//... 

	// 1. State Register (sequential)
	//...
	
	// 2. Next-State Logic (combinational)
	//...
	
	// 3. Output Logic (combinational)
	//...

endmodule
