T_1 long F_1 ( unsigned long V_1 , unsigned long V_2 ,\r\nunsigned long V_3 , unsigned long V_4 ,\r\nunsigned long V_5 , unsigned long V_6 )\r\n{\r\nreturn F_2 ( V_1 , V_2 , V_3 , V_4 , V_5 , V_6 ) ;\r\n}\r\nstatic inline int\r\nF_3 ( unsigned long V_1 , int V_7 , int V_8 , unsigned long V_2 )\r\n{\r\nunsigned long V_9 , V_10 ;\r\nswitch ( V_7 )\r\n{\r\ncase V_11 :\r\nswitch ( V_8 )\r\n{\r\ncase V_12 :\r\n__asm__ __volatile__ ("nop\n\t"\r\n".chip 68040\n\t"\r\n"cpusha %dc\n\t"\r\n".chip 68k");\r\nbreak;\r\ncase V_13 :\r\n__asm__ __volatile__ ("nop\n\t"\r\n".chip 68040\n\t"\r\n"cpusha %ic\n\t"\r\n".chip 68k");\r\nbreak;\r\ndefault:\r\ncase V_14 :\r\n__asm__ __volatile__ ("nop\n\t"\r\n".chip 68040\n\t"\r\n"cpusha %bc\n\t"\r\n".chip 68k");\r\nbreak;\r\n}\r\nbreak;\r\ncase V_15 :\r\nif ( ( V_9 = F_4 ( V_1 ) ) ) {\r\nV_9 += V_1 & ~ ( V_16 | 15 ) ;\r\nV_2 = ( V_2 + ( V_1 & 15 ) + 15 ) >> 4 ;\r\n} else {\r\nunsigned long V_17 = V_18 - ( V_1 & ~ V_16 ) ;\r\nif ( V_2 <= V_17 )\r\nreturn 0 ;\r\nV_1 += V_17 ;\r\nV_2 -= V_17 ;\r\nV_17 = V_18 ;\r\nfor (; ; )\r\n{\r\nif ( ( V_9 = F_4 ( V_1 ) ) )\r\nbreak;\r\nif ( V_2 <= V_17 )\r\nreturn 0 ;\r\nV_1 += V_17 ;\r\nV_2 -= V_17 ;\r\n}\r\nV_2 = ( V_2 + 15 ) >> 4 ;\r\n}\r\nV_10 = ( V_18 - ( V_9 & ~ V_16 ) ) >> 4 ;\r\nwhile ( V_2 -- )\r\n{\r\nswitch ( V_8 )\r\n{\r\ncase V_12 :\r\n__asm__ __volatile__ ("nop\n\t"\r\n".chip 68040\n\t"\r\n"cpushl %%dc,(%0)\n\t"\r\n".chip 68k"\r\n: : "a" (paddr));\r\nbreak;\r\ncase V_13 :\r\n__asm__ __volatile__ ("nop\n\t"\r\n".chip 68040\n\t"\r\n"cpushl %%ic,(%0)\n\t"\r\n".chip 68k"\r\n: : "a" (paddr));\r\nbreak;\r\ndefault:\r\ncase V_14 :\r\n__asm__ __volatile__ ("nop\n\t"\r\n".chip 68040\n\t"\r\n"cpushl %%bc,(%0)\n\t"\r\n".chip 68k"\r\n: : "a" (paddr));\r\nbreak;\r\n}\r\nif ( ! -- V_10 && V_2 )\r\n{\r\nV_1 += V_18 ;\r\nV_10 = V_18 / 16 ;\r\nfor (; ; )\r\n{\r\nif ( ( V_9 = F_4 ( V_1 ) ) )\r\nbreak;\r\nif ( V_2 <= V_10 )\r\nreturn 0 ;\r\nV_2 -= V_10 ;\r\nV_1 += V_18 ;\r\n}\r\n}\r\nelse\r\nV_9 += 16 ;\r\n}\r\nbreak;\r\ndefault:\r\ncase V_19 :\r\nV_2 += ( V_1 & ~ V_16 ) + ( V_18 - 1 ) ;\r\nfor ( V_2 >>= V_20 ; V_2 -- ; V_1 += V_18 )\r\n{\r\nif ( ! ( V_9 = F_4 ( V_1 ) ) )\r\ncontinue;\r\nswitch ( V_8 )\r\n{\r\ncase V_12 :\r\n__asm__ __volatile__ ("nop\n\t"\r\n".chip 68040\n\t"\r\n"cpushp %%dc,(%0)\n\t"\r\n".chip 68k"\r\n: : "a" (paddr));\r\nbreak;\r\ncase V_13 :\r\n__asm__ __volatile__ ("nop\n\t"\r\n".chip 68040\n\t"\r\n"cpushp %%ic,(%0)\n\t"\r\n".chip 68k"\r\n: : "a" (paddr));\r\nbreak;\r\ndefault:\r\ncase V_14 :\r\n__asm__ __volatile__ ("nop\n\t"\r\n".chip 68040\n\t"\r\n"cpushp %%bc,(%0)\n\t"\r\n".chip 68k"\r\n: : "a" (paddr));\r\nbreak;\r\n}\r\n}\r\nbreak;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic inline int\r\nF_5 ( unsigned long V_1 , int V_7 , int V_8 , unsigned long V_2 )\r\n{\r\nunsigned long V_9 , V_10 ;\r\nswitch ( V_7 )\r\n{\r\ncase V_11 :\r\nswitch ( V_8 )\r\n{\r\ncase V_12 :\r\n__asm__ __volatile__ (".chip 68060\n\t"\r\n"cpusha %dc\n\t"\r\n".chip 68k");\r\nbreak;\r\ncase V_13 :\r\n__asm__ __volatile__ (".chip 68060\n\t"\r\n"cpusha %ic\n\t"\r\n".chip 68k");\r\nbreak;\r\ndefault:\r\ncase V_14 :\r\n__asm__ __volatile__ (".chip 68060\n\t"\r\n"cpusha %bc\n\t"\r\n".chip 68k");\r\nbreak;\r\n}\r\nbreak;\r\ncase V_15 :\r\nV_2 += V_1 & 15 ;\r\nV_1 &= - 16 ;\r\nif ( ! ( V_9 = F_6 ( V_1 ) ) ) {\r\nunsigned long V_17 = V_18 - ( V_1 & ~ V_16 ) ;\r\nif ( V_2 <= V_17 )\r\nreturn 0 ;\r\nV_1 += V_17 ;\r\nV_2 -= V_17 ;\r\nV_17 = V_18 ;\r\nfor (; ; )\r\n{\r\nif ( ( V_9 = F_6 ( V_1 ) ) )\r\nbreak;\r\nif ( V_2 <= V_17 )\r\nreturn 0 ;\r\nV_1 += V_17 ;\r\nV_2 -= V_17 ;\r\n}\r\n}\r\nV_2 = ( V_2 + 15 ) >> 4 ;\r\nV_10 = ( V_18 - ( V_9 & ~ V_16 ) ) >> 4 ;\r\nwhile ( V_2 -- )\r\n{\r\nswitch ( V_8 )\r\n{\r\ncase V_12 :\r\n__asm__ __volatile__ (".chip 68060\n\t"\r\n"cpushl %%dc,(%0)\n\t"\r\n".chip 68k"\r\n: : "a" (paddr));\r\nbreak;\r\ncase V_13 :\r\n__asm__ __volatile__ (".chip 68060\n\t"\r\n"cpushl %%ic,(%0)\n\t"\r\n".chip 68k"\r\n: : "a" (paddr));\r\nbreak;\r\ndefault:\r\ncase V_14 :\r\n__asm__ __volatile__ (".chip 68060\n\t"\r\n"cpushl %%bc,(%0)\n\t"\r\n".chip 68k"\r\n: : "a" (paddr));\r\nbreak;\r\n}\r\nif ( ! -- V_10 && V_2 )\r\n{\r\nV_1 += V_18 ;\r\nV_1 &= V_16 ;\r\nV_10 = V_18 / 16 ;\r\nfor (; ; )\r\n{\r\nif ( ( V_9 = F_6 ( V_1 ) ) )\r\nbreak;\r\nif ( V_2 <= V_10 )\r\nreturn 0 ;\r\nV_2 -= V_10 ;\r\nV_1 += V_18 ;\r\n}\r\n}\r\nelse\r\nV_9 += 16 ;\r\n}\r\nbreak;\r\ndefault:\r\ncase V_19 :\r\nV_2 += ( V_1 & ~ V_16 ) + ( V_18 - 1 ) ;\r\nV_1 &= V_16 ;\r\nfor ( V_2 >>= V_20 ; V_2 -- ; V_1 += V_18 )\r\n{\r\nif ( ! ( V_9 = F_6 ( V_1 ) ) )\r\ncontinue;\r\nswitch ( V_8 )\r\n{\r\ncase V_12 :\r\n__asm__ __volatile__ (".chip 68060\n\t"\r\n"cpushp %%dc,(%0)\n\t"\r\n".chip 68k"\r\n: : "a" (paddr));\r\nbreak;\r\ncase V_13 :\r\n__asm__ __volatile__ (".chip 68060\n\t"\r\n"cpushp %%ic,(%0)\n\t"\r\n".chip 68k"\r\n: : "a" (paddr));\r\nbreak;\r\ndefault:\r\ncase V_14 :\r\n__asm__ __volatile__ (".chip 68060\n\t"\r\n"cpushp %%bc,(%0)\n\t"\r\n".chip 68k"\r\n: : "a" (paddr));\r\nbreak;\r\n}\r\n}\r\nbreak;\r\n}\r\nreturn 0 ;\r\n}\r\nT_1 int\r\nF_7 ( unsigned long V_1 , int V_7 , int V_8 , unsigned long V_2 )\r\n{\r\nstruct V_21 * V_22 ;\r\nint V_23 = - V_24 ;\r\nif ( V_7 < V_15 || V_7 > V_11 ||\r\nV_8 & ~ V_14 )\r\ngoto V_25;\r\nif ( V_7 == V_11 ) {\r\nV_23 = - V_26 ;\r\nif ( ! F_8 ( V_27 ) )\r\ngoto V_25;\r\n} else {\r\nV_22 = F_9 ( V_28 -> V_29 , V_1 ) ;\r\nV_23 = - V_24 ;\r\nif ( V_1 + V_2 < V_1 )\r\ngoto V_25;\r\nif ( V_22 == NULL || V_1 < V_22 -> V_30 || V_1 + V_2 > V_22 -> V_31 )\r\ngoto V_25;\r\n}\r\nif ( V_32 ) {\r\nif ( V_7 == V_15 && V_2 < 256 ) {\r\nunsigned long V_33 ;\r\n__asm__ ("movec %%cacr, %0" : "=r" (cacr));\r\nif ( V_8 & V_13 )\r\nV_33 |= 4 ;\r\nif ( V_8 & V_12 )\r\nV_33 |= 0x400 ;\r\nV_2 >>= 2 ;\r\nwhile ( V_2 -- ) {\r\n__asm__ __volatile__ ("movec %1, %%caar\n\t"\r\n"movec %0, %%cacr"\r\n:\r\n: "r" (cacr), "r" (addr));\r\nV_1 += 4 ;\r\n}\r\n} else {\r\nunsigned long V_33 ;\r\n__asm__ ("movec %%cacr, %0" : "=r" (cacr));\r\nif ( V_8 & V_13 )\r\nV_33 |= 8 ;\r\nif ( V_8 & V_12 )\r\nV_33 |= 0x800 ;\r\n__asm__ __volatile__ ("movec %0, %%cacr" : : "r" (cacr));\r\n}\r\nV_23 = 0 ;\r\ngoto V_25;\r\n} else {\r\nif ( V_2 >= 3 * V_18 && V_7 < V_19 )\r\nV_7 = V_19 ;\r\nif ( V_2 >= 10 * V_18 && V_7 < V_11 )\r\nV_7 = V_11 ;\r\nif ( V_34 ) {\r\nV_23 = F_3 ( V_1 , V_7 , V_8 , V_2 ) ;\r\n} else if ( V_35 ) {\r\nV_23 = F_5 ( V_1 , V_7 , V_8 , V_2 ) ;\r\n}\r\n}\r\nV_25:\r\nreturn V_23 ;\r\n}\r\nT_1 int\r\nF_10 ( unsigned long V_36 , int V_37 , int V_38 , int V_39 , int V_40 ,\r\nunsigned long T_2 * V_41 )\r\n{\r\nfor (; ; ) {\r\nstruct V_42 * V_29 = V_28 -> V_29 ;\r\nT_3 * V_43 ;\r\nT_4 * V_44 ;\r\nT_5 * V_45 ;\r\nT_6 * V_46 ;\r\nunsigned long V_47 ;\r\nF_11 ( & V_29 -> V_48 ) ;\r\nV_43 = F_12 ( V_29 , ( unsigned long ) V_41 ) ;\r\nif ( ! F_13 ( * V_43 ) )\r\ngoto V_49;\r\nV_44 = F_14 ( V_43 , ( unsigned long ) V_41 ) ;\r\nif ( ! F_15 ( * V_44 ) )\r\ngoto V_49;\r\nV_45 = F_16 ( V_29 , V_44 , ( unsigned long ) V_41 , & V_46 ) ;\r\nif ( ! F_17 ( * V_45 ) || ! F_18 ( * V_45 )\r\n|| ! F_19 ( * V_45 ) ) {\r\nF_20 ( V_45 , V_46 ) ;\r\ngoto V_49;\r\n}\r\nV_47 = * V_41 ;\r\nif ( V_47 == V_37 )\r\n* V_41 = V_36 ;\r\nF_20 ( V_45 , V_46 ) ;\r\nF_21 ( & V_29 -> V_48 ) ;\r\nreturn V_47 ;\r\nV_49:\r\nF_21 ( & V_29 -> V_48 ) ;\r\n{\r\nstruct V_50 * V_51 = (struct V_50 * ) & V_36 ;\r\nif ( F_22 ( V_51 , ( unsigned long ) V_41 , 3 ) )\r\nreturn 0xdeadbeef ;\r\n}\r\n}\r\n}\r\nT_1 int\r\nF_7 ( unsigned long V_1 , int V_7 , int V_8 , unsigned long V_2 )\r\n{\r\nF_23 () ;\r\nreturn 0 ;\r\n}\r\nT_1 int\r\nF_10 ( unsigned long V_36 , int V_37 , int V_38 , int V_39 , int V_40 ,\r\nunsigned long T_2 * V_41 )\r\n{\r\nstruct V_42 * V_29 = V_28 -> V_29 ;\r\nunsigned long V_47 ;\r\nF_11 ( & V_29 -> V_48 ) ;\r\nV_47 = * V_41 ;\r\nif ( V_47 == V_37 )\r\n* V_41 = V_36 ;\r\nF_21 ( & V_29 -> V_48 ) ;\r\nreturn V_47 ;\r\n}\r\nT_1 int F_24 ( void )\r\n{\r\nreturn V_18 ;\r\n}\r\nint F_25 ( const char * V_52 ,\r\nconst char * const V_53 [] ,\r\nconst char * const V_54 [] )\r\n{\r\nregister long T_7 V_55 ( L_1 ) = V_56 ;\r\nregister long T_8 V_55 ( L_2 ) = ( long ) ( V_52 ) ;\r\nregister long T_9 V_55 ( L_3 ) = ( long ) ( V_53 ) ;\r\nregister long T_10 V_55 ( L_4 ) = ( long ) ( V_54 ) ;\r\nasm volatile ("trap #0" : "+d" (__res)\r\n: "d" (__a), "d" (__b), "d" (__c));\r\nreturn T_7 ;\r\n}\r\nT_1 unsigned long F_26 ( void )\r\n{\r\nreturn F_27 () -> V_57 ;\r\n}\r\nT_1 int F_28 ( unsigned long V_58 )\r\n{\r\nF_27 () -> V_57 = V_58 ;\r\nreturn 0 ;\r\n}\r\nT_1 int F_29 ( void )\r\n{\r\nreturn 0 ;\r\n}
