Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares_OS/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fe279b1a8a944e79aabfba96b5e0ac53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot adder4bit_tb_behav xil_defaultlib.adder4bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture adder4bit_arch of entity xil_defaultlib.adder4bit [adder4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.adder4bit_tb
Built simulation snapshot adder4bit_tb_behav
