{
 "awd_id": "9321143",
 "agcy_id": "NSF",
 "tran_type": "Grant",
 "awd_istr_txt": "Continuing Grant",
 "awd_titl_txt": "RUI: A VLSI Arithmetic Data Path for a Complex Number       Digital Signal Processor",
 "cfda_num": "47.070",
 "org_code": "05010300",
 "po_phone": null,
 "po_email": "",
 "po_sign_block_name": "Michael Foster",
 "awd_eff_date": "1994-06-01",
 "awd_exp_date": "1996-11-30",
 "tot_intn_awd_amt": 69570.0,
 "awd_amount": 69570.0,
 "awd_min_amd_letter_date": "1994-04-04",
 "awd_max_amd_letter_date": "1995-04-21",
 "awd_abstract_narration": "This project deals with the design and implementation of VLSI  algorithms and circuits for arithmetic operations on complex  numbers.  The research is motivated by the need for these circuits  in high-speed digital signal processing applications.  The goals of  the research are to:       1.  Develop VLSI design algorithms for the arithmetic data  path of complex number digital signal processors.       2.  Design and implement VLSI circuits and components for the  developed algorithms, with emphasis on both architecture and  circuit design.       3.  Study the trade-off between chip area and VLSI circuit  latency/throughput and to develop a design curve exhibiting their  trade-offs for benchmark complex number applications.       4.  Specify other data path components for the complex number  digital signal processor to support high-throughput input/output  operations and ease of programming.",
 "awd_arra_amount": 0.0,
 "dir_abbr": "CSE",
 "org_dir_long_name": "Directorate for Computer and Information Science and Engineering",
 "div_abbr": "CCF",
 "org_div_long_name": "Division of Computing and Communication Foundations",
 "awd_agcy_code": "4900",
 "fund_agcy_code": "4900",
 "pi": [
  {
   "pi_role": "Principal Investigator",
   "pi_first_name": "Belle",
   "pi_last_name": "Wei",
   "pi_mid_init": "",
   "pi_sufx_name": "",
   "pi_full_name": "Belle Wei",
   "pi_email_addr": "belle.wei@sjsu.edu",
   "nsf_id": "000505217",
   "pi_start_date": "1994-06-01",
   "pi_end_date": null
  }
 ],
 "inst": {
  "inst_name": "San Jose State University Foundation",
  "inst_street_address": "210 N 4TH ST FL 4",
  "inst_street_address_2": "",
  "inst_city_name": "SAN JOSE",
  "inst_state_code": "CA",
  "inst_state_name": "California",
  "inst_phone_num": "4089241400",
  "inst_zip_code": "951125569",
  "inst_country_name": "United States",
  "cong_dist_code": "18",
  "st_cong_dist_code": "CA18",
  "org_lgl_bus_name": "SAN JOSE STATE UNIVERSITY RESEARCH FOUNDATION",
  "org_prnt_uei_num": "LJBXV5VF2BT9",
  "org_uei_num": "LJBXV5VF2BT9"
 },
 "perf_inst": {
  "perf_inst_name": "San Jose State University",
  "perf_str_addr": "1 WASHINGTON SQ",
  "perf_city_name": "SAN JOSE",
  "perf_st_code": "CA",
  "perf_st_name": "California",
  "perf_zip_code": "951921000",
  "perf_ctry_code": "US",
  "perf_cong_dist": "18",
  "perf_st_cong_dist": "CA18",
  "perf_ctry_name": "",
  "perf_ctry_flag": "1"
 },
 "pgm_ele": [
  {
   "pgm_ele_code": "471500",
   "pgm_ele_name": "COMPUTER SYSTEMS ARCHITECTURE"
  }
 ],
 "pgm_ref": [
  {
   "pgm_ref_code": "0000",
   "pgm_ref_txt": "UNASSIGNED"
  },
  {
   "pgm_ref_code": "9215",
   "pgm_ref_txt": "HIGH PERFORMANCE COMPUTING SYSTEMS"
  },
  {
   "pgm_ref_code": "9229",
   "pgm_ref_txt": "RES IN UNDERGRAD INST-RESEARCH"
  },
  {
   "pgm_ref_code": "HPCC",
   "pgm_ref_txt": "HIGH PERFORMANCE COMPUTING & COMM"
  },
  {
   "pgm_ref_code": "OTHR",
   "pgm_ref_txt": "OTHER RESEARCH OR EDUCATION"
  }
 ],
 "app_fund": [
  {
   "app_code": "0194",
   "app_name": "NSF RESEARCH & RELATED ACTIVIT",
   "app_symb_id": "490100",
   "fund_code": "app-0194",
   "fund_name": "",
   "fund_symb_id": ""
  },
  {
   "app_code": "0195",
   "app_name": "NSF RESEARCH & RELATED ACTIVIT",
   "app_symb_id": "490100",
   "fund_code": "app-0195",
   "fund_name": "",
   "fund_symb_id": ""
  }
 ],
 "oblg_fy": [
  {
   "fund_oblg_fiscal_yr": 1994,
   "fund_oblg_amt": 34285.0
  },
  {
   "fund_oblg_fiscal_yr": 1995,
   "fund_oblg_amt": 35285.0
  }
 ],
 "por": null
}