{
  "stdout_truncated": false,
  "stdout": "INFO: [EDA] eda: version 0.3.10\nINFO: [EDA] main: eda sim --no-color --tool verilator --seed=1 --verilate-args=-Wno-fatal --waves sim_threshold_test; (run from /app/eda.work/d1daea5f-d957-4549-8810-99847a5a51c6.edacmd)\nINFO: [EDA] eda_config: --config-yml=eda_config_defaults.yml observed\nINFO: [EDA] eda_config: using config: /app/venv/lib/python3.12/site-packages/opencos/eda_config_defaults.yml\nINFO: [EDA] *** OpenCOS EDA ***\nINFO: [EDA] Detected verilator (/usr/local/bin/verilator)\nINFO: [EDA] sim: top-most target name: sim_threshold_test\nINFO: [EDA] exec: /usr/local/bin/verilator --binary -Wno-CASEINCOMPLETE -Wno-REALCVT -Wno-SELRANGE -Wno-TIMESCALEMOD -Wno-UNSIGNED -Wno-WIDTH -Wno-fatal --timing --assert --autoflush -sv -CFLAGS -O1 -j 7 --trace-structs --trace-params --trace-fst -top tb_gradient_compressor_threshold -o sim.exe +define+SIMULATION /app/eda.work/d1daea5f-d957-4549-8810-99847a5a51c6.edacmd/gradient_compressor.sv /app/eda.work/d1daea5f-d957-4549-8810-99847a5a51c6.edacmd/tb_gradient_compressor_threshold.sv (in eda.work/sim_threshold_test.sim, tee_fpath='compile.log')\nINFO: [EDA] PID 3570 for /usr/local/bin/verilator\nmake: Entering directory '/app/eda.work/d1daea5f-d957-4549-8810-99847a5a51c6.edacmd/eda.work/sim_threshold_test.sim/obj_dir'\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_fst_c.o /usr/local/share/verilator/include/verilated_fst_c.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\npython3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vtb_gradient_compressor_threshold.cpp Vtb_gradient_compressor_threshold___024root__DepSet_h9b9904fd__0.cpp Vtb_gradient_compressor_threshold___024root__DepSet_h673beb4a__0.cpp Vtb_gradient_compressor_threshold__main.cpp Vtb_gradient_compressor_threshold__Trace__0.cpp Vtb_gradient_compressor_threshold__ConstPool_0.cpp Vtb_gradient_compressor_threshold___024root__Slow.cpp Vtb_gradient_compressor_threshold___024root__DepSet_h9b9904fd__0__Slow.cpp Vtb_gradient_compressor_threshold___024root__DepSet_h673beb4a__0__Slow.cpp Vtb_gradient_compressor_threshold__Syms.cpp Vtb_gradient_compressor_threshold__Trace__0__Slow.cpp Vtb_gradient_compressor_threshold__TraceDecls__0__Slow.cpp > Vtb_gradient_compressor_threshold__ALL.cpp\necho \"\" > Vtb_gradient_compressor_threshold__ALL.verilator_deplist.tmp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o Vtb_gradient_compressor_threshold__ALL.o Vtb_gradient_compressor_threshold__ALL.cpp\ng++    verilated.o verilated_fst_c.o verilated_timing.o verilated_threads.o Vtb_gradient_compressor_threshold__ALL.a   -lz  -pthread -lpthread -latomic   -o sim.exe\nrm Vtb_gradient_compressor_threshold__ALL.verilator_deplist.tmp\nmake: Leaving directory '/app/eda.work/d1daea5f-d957-4549-8810-99847a5a51c6.edacmd/eda.work/sim_threshold_test.sim/obj_dir'\n- V e r i l a t i o n   R e p o r t: Verilator 5.038 2025-07-08 rev v5.038\n- Verilator: Built from 0.104 MB sources in 7 modules, into 0.676 MB in 12 C++ files needing 0.001 MB\n- Verilator: Walltime 3.664 s (elab=0.004, cvt=0.033, bld=3.615); cpu 0.061 s on 7 threads; alloced 57.016 MB\nINFO: [EDA] subprocess_run_background: wrote: /app/eda.work/d1daea5f-d957-4549-8810-99847a5a51c6.edacmd/eda.work/sim_threshold_test.sim/compile.log\nINFO: [EDA] Tool - verilator, total counts: 0 tool warnings, 0 tool errors\nINFO: [EDA] exec: ./obj_dir/sim.exe +trace +verilator+seed+1 (in eda.work/sim_threshold_test.sim, tee_fpath='sim.log')\nINFO: [EDA] PID 3607 for ./obj_dir/sim.exe\nTEST START\n========================================\nGradient Compressor SMALL_THRESHOLD Test\nTHRESHOLD = 100\nSMALL_THRESHOLD = 25\n========================================\n\n\n========================================\nTEST 1: Tiny gradient MISS flood DROP\n========================================\nLOG: 465 : INFO : test_tiny_miss : dut.dram_writes : expected_value: 0 actual_value: 0\n\n========================================\nTEST 2: Tiny gradient HIT accumulation\n========================================\nLOG: 855 : INFO : dram_model : dut.dram_addr : expected_value: valid_write actual_value: addr=0x00002000 value=100\nLOG: 50825 : ERROR : tb_main : dut.idle : expected_value: 1'b1 actual_value: 1'b0\nLOG: 50925 : INFO : test_tiny_hit : dut.dram_value : expected_value: 100 actual_value: 100\n\n========================================\nTEST 3: Direct trigger (>= THRESHOLD)\n========================================\nLOG: 52155 : ERROR : test_direct_1 : dut.dram_addr : expected_value: 0x00003000 actual_value: not_found\nLOG: 52155 : ERROR : test_direct_2 : dut.dram_addr : expected_value: 0x00003010 actual_value: not_found\n\n========================================\nTEST 4: Normal MISS allocation\n========================================\nLOG: 53375 : ERROR : test_normal_miss : dut.dram_addr : expected_value: 0x00004000 actual_value: not_found\n\n========================================\nTEST 7: SMALL_THRESHOLD boundary\n========================================\nLOG: 54145 : INFO : dram_model : dut.dram_addr : expected_value: valid_write actual_value: addr=0x00007010 value=25\nLOG: 100000 : ERROR : watchdog : dut.idle : expected_value: test_complete actual_value: timeout\n\nTEST FAILED\n[100000] %Fatal: tb_gradient_compressor_threshold.sv:576: Assertion failed in tb_gradient_compressor_threshold\n%Error: /app/eda.work/d1daea5f-d957-4549-8810-99847a5a51c6.edacmd/tb_gradient_compressor_threshold.sv:576: Verilog $stop\nAborting...\nINFO: [EDA] subprocess_run_background: wrote: /app/eda.work/d1daea5f-d957-4549-8810-99847a5a51c6.edacmd/eda.work/sim_threshold_test.sim/sim.log\nINFO: [EDA] Tool - verilator, total counts: 0 tool warnings, 2 tool errors\nERROR: [EDA] log eda.work/sim_threshold_test.sim/sim.log(STDOUT):38 contains one of _bad_strings=['%Error', '%Fatal']\nINFO: [EDA] Wrote artifacts JSON: eda.work/sim_threshold_test.sim/artifacts.json\nINFO: [EDA] Exiting with 0 warnings, 1 errors\nINFO: [EDA] Closing logfile: eda.work/eda.log\n",
  "stdout_size": 8547,
  "stdout_total_size": 8547,
  "message": "Simulation failed with return code 30",
  "warnings": 0,
  "errors": 0,
  "stderr": "",
  "return_code": 30,
  "start_time": 1771546372.8819592,
  "stop_time": 1771546378.078991,
  "waves_returned": true,
  "wave_file": "dumpfile.fst",
  "wave_file_size": 9232,
  "verilator_version": null,
  "system_info": null,
  "work_dir_files": null,
  "frogger_status_reason": "Simulation failed with return code 30",
  "fst_s3_key": null,
  "fst_s3_bucket": null,
  "error": "Simulation failed with return code 30"
}