

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Wed May 26 17:19:06 2021

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        dct.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.60|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3959|  3959|  3960|  3960|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+------+------+------+------+---------+
        |                   |        |   Latency   |   Interval  | Pipeline|
        |      Instance     | Module |  min |  max |  min |  max |   Type  |
        +-------------------+--------+------+------+------+------+---------+
        |grp_dct_2d_fu_148  |dct_2d  |  3668|  3668|  3668|  3668|   none  |
        +-------------------+--------+------+------+------+------+---------+

        * Loop: 
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row   |  144|  144|        18|          -|          -|     8|    no    |
        | + RD_Loop_Col  |   16|   16|         2|          -|          -|     8|    no    |
        |- WR_Loop_Row   |  144|  144|        18|          -|          -|     8|    no    |
        | + WR_Loop_Col  |   16|   16|         2|          -|          -|     8|    no    |
        +----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    120|
|FIFO             |        -|      -|       -|      -|
|Instance         |        3|      1|     209|    605|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    149|
|Register         |        -|      -|      69|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        5|      1|     278|    874|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|   ~0  |   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------+--------+---------+-------+-----+-----+
    |      Instance     | Module | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------+--------+---------+-------+-----+-----+
    |grp_dct_2d_fu_148  |dct_2d  |        3|      1|  209|  605|
    +-------------------+--------+---------+-------+-----+-----+
    |Total              |        |        3|      1|  209|  605|
    +-------------------+--------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |       Module      | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+
    |buf_2d_in_U   |dct_2d_row_outbuf  |        1|  0|   0|    64|   16|     1|         1024|
    |buf_2d_out_U  |dct_2d_row_outbuf  |        1|  0|   0|    64|   16|     1|         1024|
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+
    |Total         |                   |        2|  0|   0|   128|   32|     2|         2048|
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |c_1_fu_277_p2           |     +    |      0|  0|  13|           4|           1|
    |c_fu_202_p2             |     +    |      0|  0|  13|           4|           1|
    |r_1_fu_237_p2           |     +    |      0|  0|  13|           4|           1|
    |r_fu_162_p2             |     +    |      0|  0|  13|           4|           1|
    |tmp_22_fu_222_p2        |     +    |      0|  0|  15|           8|           8|
    |tmp_23_fu_287_p2        |     +    |      0|  0|  15|           8|           8|
    |tmp_4_i_fu_297_p2       |     +    |      0|  0|  15|           6|           6|
    |tmp_9_i_fu_208_p2       |     +    |      0|  0|  15|           6|           6|
    |exitcond1_i3_fu_231_p2  |   icmp   |      0|  0|   2|           4|           5|
    |exitcond1_i_fu_156_p2   |   icmp   |      0|  0|   2|           4|           5|
    |exitcond_i7_fu_271_p2   |   icmp   |      0|  0|   2|           4|           5|
    |exitcond_i_fu_196_p2    |   icmp   |      0|  0|   2|           4|           5|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 120|          60|          52|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  44|          9|    1|          9|
    |buf_2d_in_address0   |  15|          3|    6|         18|
    |buf_2d_in_ce0        |  15|          3|    1|          3|
    |buf_2d_out_address0  |  15|          3|    6|         18|
    |buf_2d_out_ce0       |  15|          3|    1|          3|
    |buf_2d_out_we0       |   9|          2|    1|          2|
    |c_i6_reg_137         |   9|          2|    4|          8|
    |c_i_reg_115          |   9|          2|    4|          8|
    |r_i2_reg_126         |   9|          2|    4|          8|
    |r_i_reg_104          |   9|          2|    4|          8|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 149|         31|   32|         85|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+---+----+-----+-----------+
    |                Name               | FF| LUT| Bits| Const Bits|
    +-----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                          |  8|   0|    8|          0|
    |ap_reg_grp_dct_2d_fu_148_ap_start  |  1|   0|    1|          0|
    |c_1_reg_363                        |  4|   0|    4|          0|
    |c_i6_reg_137                       |  4|   0|    4|          0|
    |c_i_reg_115                        |  4|   0|    4|          0|
    |c_reg_327                          |  4|   0|    4|          0|
    |r_1_reg_345                        |  4|   0|    4|          0|
    |r_i2_reg_126                       |  4|   0|    4|          0|
    |r_i_reg_104                        |  4|   0|    4|          0|
    |r_reg_309                          |  4|   0|    4|          0|
    |tmp_1_i5_reg_355                   |  3|   0|    6|          3|
    |tmp_22_reg_337                     |  8|   0|    8|          0|
    |tmp_33_cast_reg_319                |  4|   0|    8|          4|
    |tmp_35_cast_reg_350                |  4|   0|    8|          4|
    |tmp_4_i_reg_373                    |  6|   0|    6|          0|
    |tmp_i_reg_314                      |  3|   0|    6|          3|
    +-----------------------------------+---+----+-----+-----------+
    |Total                              | 69|   0|   83|         14|
    +-----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dct     | return value |
|input_r_address0   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   16|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   16|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond1_i)
	3  / (!exitcond1_i)
3 --> 
	4  / (!exitcond_i)
	2  / (exitcond_i)
4 --> 
	3  / true
5 --> 
	6  / true
6 --> 
	7  / (!exitcond1_i3)
7 --> 
	8  / (!exitcond_i7)
	6  / (exitcond_i7)
8 --> 
	7  / true
* FSM state operations: 

 <State 1>: 3.25ns
ST_1: StgValue_9 (4)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %input_r) nounwind, !map !19

ST_1: StgValue_10 (5)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %output_r) nounwind, !map !25

ST_1: StgValue_11 (6)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dct_str) nounwind

ST_1: buf_2d_in (7)  [1/1] 3.25ns  loc: dct.c:81
:3  %buf_2d_in = alloca [64 x i16], align 2

ST_1: buf_2d_out (8)  [1/1] 3.25ns
:4  %buf_2d_out = alloca [64 x i16], align 2

ST_1: StgValue_14 (9)  [1/1] 1.77ns  loc: dct.c:59->dct.c:85
:5  br label %1


 <State 2>: 3.10ns
ST_2: r_i (11)  [1/1] 0.00ns
:0  %r_i = phi i4 [ 0, %0 ], [ %r, %5 ]

ST_2: exitcond1_i (12)  [1/1] 3.10ns  loc: dct.c:59->dct.c:85
:1  %exitcond1_i = icmp eq i4 %r_i, -8

ST_2: empty (13)  [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

ST_2: r (14)  [1/1] 2.62ns  loc: dct.c:59->dct.c:85
:3  %r = add i4 %r_i, 1

ST_2: StgValue_19 (15)  [1/1] 0.00ns  loc: dct.c:59->dct.c:85
:4  br i1 %exitcond1_i, label %read_data.exit, label %2

ST_2: StgValue_20 (17)  [1/1] 0.00ns  loc: dct.c:59->dct.c:85
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str8) nounwind

ST_2: tmp_3_i (18)  [1/1] 0.00ns  loc: dct.c:59->dct.c:85
:1  %tmp_3_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8) nounwind

ST_2: tmp (19)  [1/1] 0.00ns  loc: dct.c:59->dct.c:85
:2  %tmp = trunc i4 %r_i to i3

ST_2: tmp_i (20)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
:3  %tmp_i = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp, i3 0)

ST_2: tmp_s (21)  [1/1] 0.00ns  loc: dct.c:59->dct.c:85
:4  %tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %r_i, i3 0)

ST_2: tmp_33_cast (22)  [1/1] 0.00ns  loc: dct.c:61->dct.c:85
:5  %tmp_33_cast = zext i7 %tmp_s to i8

ST_2: StgValue_26 (23)  [1/1] 1.77ns  loc: dct.c:61->dct.c:85
:6  br label %3

ST_2: StgValue_27 (47)  [2/2] 0.00ns  loc: dct.c:87
read_data.exit:0  call fastcc void @dct_2d([64 x i16]* %buf_2d_in, [64 x i16]* %buf_2d_out) nounwind


 <State 3>: 5.96ns
ST_3: c_i (25)  [1/1] 0.00ns
:0  %c_i = phi i4 [ 0, %2 ], [ %c, %4 ]

ST_3: c_i_cast6 (26)  [1/1] 0.00ns  loc: dct.c:61->dct.c:85
:1  %c_i_cast6 = zext i4 %c_i to i6

ST_3: exitcond_i (27)  [1/1] 3.10ns  loc: dct.c:61->dct.c:85
:2  %exitcond_i = icmp eq i4 %c_i, -8

ST_3: empty_14 (28)  [1/1] 0.00ns
:3  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

ST_3: c (29)  [1/1] 2.62ns  loc: dct.c:61->dct.c:85
:4  %c = add i4 %c_i, 1

ST_3: StgValue_33 (30)  [1/1] 0.00ns  loc: dct.c:61->dct.c:85
:5  br i1 %exitcond_i, label %5, label %4

ST_3: tmp_9_i (33)  [1/1] 2.71ns  loc: dct.c:62->dct.c:85
:1  %tmp_9_i = add i6 %c_i_cast6, %tmp_i

ST_3: tmp_i_15 (34)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
:2  %tmp_i_15 = zext i6 %tmp_9_i to i64

ST_3: input_addr (35)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
:3  %input_addr = getelementptr [64 x i16]* %input_r, i64 0, i64 %tmp_i_15

ST_3: input_load (36)  [2/2] 3.25ns  loc: dct.c:62->dct.c:85
:4  %input_load = load i16* %input_addr, align 2

ST_3: tmp_1_i_cast (37)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
:5  %tmp_1_i_cast = zext i4 %c_i to i8

ST_3: tmp_22 (38)  [1/1] 2.75ns  loc: dct.c:62->dct.c:85
:6  %tmp_22 = add i8 %tmp_33_cast, %tmp_1_i_cast

ST_3: empty_16 (44)  [1/1] 0.00ns  loc: dct.c:63->dct.c:85
:0  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_3_i) nounwind

ST_3: StgValue_41 (45)  [1/1] 0.00ns  loc: dct.c:59->dct.c:85
:1  br label %1


 <State 4>: 6.51ns
ST_4: StgValue_42 (32)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str9) nounwind

ST_4: input_load (36)  [1/2] 3.25ns  loc: dct.c:62->dct.c:85
:4  %input_load = load i16* %input_addr, align 2

ST_4: tmp_37_cast (39)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
:7  %tmp_37_cast = zext i8 %tmp_22 to i64

ST_4: buf_2d_in_addr (40)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
:8  %buf_2d_in_addr = getelementptr [64 x i16]* %buf_2d_in, i64 0, i64 %tmp_37_cast

ST_4: StgValue_46 (41)  [1/1] 3.25ns  loc: dct.c:62->dct.c:85
:9  store i16 %input_load, i16* %buf_2d_in_addr, align 2

ST_4: StgValue_47 (42)  [1/1] 0.00ns  loc: dct.c:61->dct.c:85
:10  br label %3


 <State 5>: 1.77ns
ST_5: StgValue_48 (47)  [1/2] 0.00ns  loc: dct.c:87
read_data.exit:0  call fastcc void @dct_2d([64 x i16]* %buf_2d_in, [64 x i16]* %buf_2d_out) nounwind

ST_5: StgValue_49 (48)  [1/1] 1.77ns  loc: dct.c:71->dct.c:90
read_data.exit:1  br label %6


 <State 6>: 3.10ns
ST_6: r_i2 (50)  [1/1] 0.00ns
:0  %r_i2 = phi i4 [ 0, %read_data.exit ], [ %r_1, %10 ]

ST_6: exitcond1_i3 (51)  [1/1] 3.10ns  loc: dct.c:71->dct.c:90
:1  %exitcond1_i3 = icmp eq i4 %r_i2, -8

ST_6: empty_17 (52)  [1/1] 0.00ns
:2  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

ST_6: r_1 (53)  [1/1] 2.62ns  loc: dct.c:71->dct.c:90
:3  %r_1 = add i4 %r_i2, 1

ST_6: StgValue_54 (54)  [1/1] 0.00ns  loc: dct.c:71->dct.c:90
:4  br i1 %exitcond1_i3, label %write_data.exit, label %7

ST_6: StgValue_55 (56)  [1/1] 0.00ns  loc: dct.c:71->dct.c:90
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind

ST_6: tmp_2_i (57)  [1/1] 0.00ns  loc: dct.c:71->dct.c:90
:1  %tmp_2_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10) nounwind

ST_6: tmp_21 (58)  [1/1] 0.00ns  loc: dct.c:71->dct.c:90
:2  %tmp_21 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %r_i2, i3 0)

ST_6: tmp_35_cast (59)  [1/1] 0.00ns  loc: dct.c:71->dct.c:90
:3  %tmp_35_cast = zext i7 %tmp_21 to i8

ST_6: tmp_3 (60)  [1/1] 0.00ns  loc: dct.c:71->dct.c:90
:4  %tmp_3 = trunc i4 %r_i2 to i3

ST_6: tmp_1_i5 (61)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
:5  %tmp_1_i5 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_3, i3 0)

ST_6: StgValue_61 (62)  [1/1] 1.77ns  loc: dct.c:73->dct.c:90
:6  br label %8

ST_6: StgValue_62 (86)  [1/1] 0.00ns  loc: dct.c:91
write_data.exit:0  ret void


 <State 7>: 6.01ns
ST_7: c_i6 (64)  [1/1] 0.00ns
:0  %c_i6 = phi i4 [ 0, %7 ], [ %c_1, %9 ]

ST_7: c_i6_cast2 (65)  [1/1] 0.00ns  loc: dct.c:73->dct.c:90
:1  %c_i6_cast2 = zext i4 %c_i6 to i6

ST_7: exitcond_i7 (66)  [1/1] 3.10ns  loc: dct.c:73->dct.c:90
:2  %exitcond_i7 = icmp eq i4 %c_i6, -8

ST_7: empty_18 (67)  [1/1] 0.00ns
:3  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

ST_7: c_1 (68)  [1/1] 2.62ns  loc: dct.c:73->dct.c:90
:4  %c_1 = add i4 %c_i6, 1

ST_7: StgValue_68 (69)  [1/1] 0.00ns  loc: dct.c:73->dct.c:90
:5  br i1 %exitcond_i7, label %10, label %9

ST_7: tmp_3_i8_cast (72)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
:1  %tmp_3_i8_cast = zext i4 %c_i6 to i8

ST_7: tmp_23 (73)  [1/1] 2.75ns  loc: dct.c:74->dct.c:90
:2  %tmp_23 = add i8 %tmp_35_cast, %tmp_3_i8_cast

ST_7: tmp_38_cast (74)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
:3  %tmp_38_cast = zext i8 %tmp_23 to i64

ST_7: buf_2d_out_addr (75)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
:4  %buf_2d_out_addr = getelementptr [64 x i16]* %buf_2d_out, i64 0, i64 %tmp_38_cast

ST_7: buf_2d_out_load (76)  [2/2] 3.25ns  loc: dct.c:74->dct.c:90
:5  %buf_2d_out_load = load i16* %buf_2d_out_addr, align 2

ST_7: tmp_4_i (77)  [1/1] 2.71ns  loc: dct.c:74->dct.c:90
:6  %tmp_4_i = add i6 %c_i6_cast2, %tmp_1_i5

ST_7: empty_19 (83)  [1/1] 0.00ns  loc: dct.c:75->dct.c:90
:0  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_2_i) nounwind

ST_7: StgValue_76 (84)  [1/1] 0.00ns  loc: dct.c:71->dct.c:90
:1  br label %6


 <State 8>: 6.51ns
ST_8: StgValue_77 (71)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str11) nounwind

ST_8: buf_2d_out_load (76)  [1/2] 3.25ns  loc: dct.c:74->dct.c:90
:5  %buf_2d_out_load = load i16* %buf_2d_out_addr, align 2

ST_8: tmp_5_i (78)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
:7  %tmp_5_i = zext i6 %tmp_4_i to i64

ST_8: output_addr (79)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
:8  %output_addr = getelementptr [64 x i16]* %output_r, i64 0, i64 %tmp_5_i

ST_8: StgValue_81 (80)  [1/1] 3.25ns  loc: dct.c:74->dct.c:90
:9  store i16 %buf_2d_out_load, i16* %output_addr, align 2

ST_8: StgValue_82 (81)  [1/1] 0.00ns  loc: dct.c:73->dct.c:90
:10  br label %8



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_9      (specbitsmap      ) [ 000000000]
StgValue_10     (specbitsmap      ) [ 000000000]
StgValue_11     (spectopmodule    ) [ 000000000]
buf_2d_in       (alloca           ) [ 001111000]
buf_2d_out      (alloca           ) [ 001111111]
StgValue_14     (br               ) [ 011110000]
r_i             (phi              ) [ 001000000]
exitcond1_i     (icmp             ) [ 001110000]
empty           (speclooptripcount) [ 000000000]
r               (add              ) [ 011110000]
StgValue_19     (br               ) [ 000000000]
StgValue_20     (specloopname     ) [ 000000000]
tmp_3_i         (specregionbegin  ) [ 000110000]
tmp             (trunc            ) [ 000000000]
tmp_i           (bitconcatenate   ) [ 000110000]
tmp_s           (bitconcatenate   ) [ 000000000]
tmp_33_cast     (zext             ) [ 000110000]
StgValue_26     (br               ) [ 001110000]
c_i             (phi              ) [ 000100000]
c_i_cast6       (zext             ) [ 000000000]
exitcond_i      (icmp             ) [ 001110000]
empty_14        (speclooptripcount) [ 000000000]
c               (add              ) [ 001110000]
StgValue_33     (br               ) [ 000000000]
tmp_9_i         (add              ) [ 000000000]
tmp_i_15        (zext             ) [ 000000000]
input_addr      (getelementptr    ) [ 000010000]
tmp_1_i_cast    (zext             ) [ 000000000]
tmp_22          (add              ) [ 000010000]
empty_16        (specregionend    ) [ 000000000]
StgValue_41     (br               ) [ 011110000]
StgValue_42     (specloopname     ) [ 000000000]
input_load      (load             ) [ 000000000]
tmp_37_cast     (zext             ) [ 000000000]
buf_2d_in_addr  (getelementptr    ) [ 000000000]
StgValue_46     (store            ) [ 000000000]
StgValue_47     (br               ) [ 001110000]
StgValue_48     (call             ) [ 000000000]
StgValue_49     (br               ) [ 000001111]
r_i2            (phi              ) [ 000000100]
exitcond1_i3    (icmp             ) [ 000000111]
empty_17        (speclooptripcount) [ 000000000]
r_1             (add              ) [ 000001111]
StgValue_54     (br               ) [ 000000000]
StgValue_55     (specloopname     ) [ 000000000]
tmp_2_i         (specregionbegin  ) [ 000000011]
tmp_21          (bitconcatenate   ) [ 000000000]
tmp_35_cast     (zext             ) [ 000000011]
tmp_3           (trunc            ) [ 000000000]
tmp_1_i5        (bitconcatenate   ) [ 000000011]
StgValue_61     (br               ) [ 000000111]
StgValue_62     (ret              ) [ 000000000]
c_i6            (phi              ) [ 000000010]
c_i6_cast2      (zext             ) [ 000000000]
exitcond_i7     (icmp             ) [ 000000111]
empty_18        (speclooptripcount) [ 000000000]
c_1             (add              ) [ 000000111]
StgValue_68     (br               ) [ 000000000]
tmp_3_i8_cast   (zext             ) [ 000000000]
tmp_23          (add              ) [ 000000000]
tmp_38_cast     (zext             ) [ 000000000]
buf_2d_out_addr (getelementptr    ) [ 000000001]
tmp_4_i         (add              ) [ 000000001]
empty_19        (specregionend    ) [ 000000000]
StgValue_76     (br               ) [ 000001111]
StgValue_77     (specloopname     ) [ 000000000]
buf_2d_out_load (load             ) [ 000000000]
tmp_5_i         (zext             ) [ 000000000]
output_addr     (getelementptr    ) [ 000000000]
StgValue_81     (store            ) [ 000000000]
StgValue_82     (br               ) [ 000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dct_coeff_table">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_2d"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="buf_2d_in_alloca_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="buf_2d_out_alloca_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_out/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="input_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="6" slack="0"/>
<pin id="60" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/3 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="6" slack="0"/>
<pin id="65" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="66" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/3 "/>
</bind>
</comp>

<comp id="68" class="1004" name="buf_2d_in_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="8" slack="0"/>
<pin id="72" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_addr/4 "/>
</bind>
</comp>

<comp id="74" class="1004" name="StgValue_46_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="6" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="0"/>
<pin id="77" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_46/4 "/>
</bind>
</comp>

<comp id="80" class="1004" name="buf_2d_out_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="8" slack="0"/>
<pin id="84" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_out_addr/7 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="6" slack="0"/>
<pin id="88" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="89" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_2d_out_load/7 "/>
</bind>
</comp>

<comp id="91" class="1004" name="output_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="16" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="6" slack="0"/>
<pin id="95" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/8 "/>
</bind>
</comp>

<comp id="98" class="1004" name="StgValue_81_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="6" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="0"/>
<pin id="101" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_81/8 "/>
</bind>
</comp>

<comp id="104" class="1005" name="r_i_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="4" slack="1"/>
<pin id="106" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_i (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="r_i_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="1"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="4" slack="0"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_i/2 "/>
</bind>
</comp>

<comp id="115" class="1005" name="c_i_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="4" slack="1"/>
<pin id="117" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_i (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="c_i_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="1"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="4" slack="0"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_i/3 "/>
</bind>
</comp>

<comp id="126" class="1005" name="r_i2_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="4" slack="1"/>
<pin id="128" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_i2 (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="r_i2_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="4" slack="0"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_i2/6 "/>
</bind>
</comp>

<comp id="137" class="1005" name="c_i6_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="1"/>
<pin id="139" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_i6 (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="c_i6_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="4" slack="0"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_i6/7 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_dct_2d_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="152" dir="0" index="3" bw="15" slack="0"/>
<pin id="153" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_27/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="exitcond1_i_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="0"/>
<pin id="158" dir="0" index="1" bw="4" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="r_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="4" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="4" slack="0"/>
<pin id="170" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_i_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="6" slack="0"/>
<pin id="174" dir="0" index="1" bw="3" slack="0"/>
<pin id="175" dir="0" index="2" bw="1" slack="0"/>
<pin id="176" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_s_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="7" slack="0"/>
<pin id="182" dir="0" index="1" bw="4" slack="0"/>
<pin id="183" dir="0" index="2" bw="1" slack="0"/>
<pin id="184" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_33_cast_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="7" slack="0"/>
<pin id="190" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_33_cast/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="c_i_cast6_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="0"/>
<pin id="194" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_i_cast6/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="exitcond_i_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="4" slack="0"/>
<pin id="198" dir="0" index="1" bw="4" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="c_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="4" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_9_i_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="0"/>
<pin id="210" dir="0" index="1" bw="6" slack="1"/>
<pin id="211" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9_i/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_i_15_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="6" slack="0"/>
<pin id="215" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_15/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_1_i_cast_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="0"/>
<pin id="220" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_i_cast/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_22_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="7" slack="1"/>
<pin id="224" dir="0" index="1" bw="4" slack="0"/>
<pin id="225" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_22/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_37_cast_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="1"/>
<pin id="229" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_37_cast/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="exitcond1_i3_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="4" slack="0"/>
<pin id="233" dir="0" index="1" bw="4" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i3/6 "/>
</bind>
</comp>

<comp id="237" class="1004" name="r_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_1/6 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_21_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="7" slack="0"/>
<pin id="245" dir="0" index="1" bw="4" slack="0"/>
<pin id="246" dir="0" index="2" bw="1" slack="0"/>
<pin id="247" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21/6 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_35_cast_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="7" slack="0"/>
<pin id="253" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_35_cast/6 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_3_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="0"/>
<pin id="257" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_1_i5_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="6" slack="0"/>
<pin id="261" dir="0" index="1" bw="3" slack="0"/>
<pin id="262" dir="0" index="2" bw="1" slack="0"/>
<pin id="263" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1_i5/6 "/>
</bind>
</comp>

<comp id="267" class="1004" name="c_i6_cast2_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="0"/>
<pin id="269" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_i6_cast2/7 "/>
</bind>
</comp>

<comp id="271" class="1004" name="exitcond_i7_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="0" index="1" bw="4" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i7/7 "/>
</bind>
</comp>

<comp id="277" class="1004" name="c_1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_1/7 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_3_i8_cast_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="0"/>
<pin id="285" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_i8_cast/7 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_23_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="7" slack="1"/>
<pin id="289" dir="0" index="1" bw="4" slack="0"/>
<pin id="290" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_23/7 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_38_cast_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_38_cast/7 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_4_i_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="0"/>
<pin id="299" dir="0" index="1" bw="6" slack="1"/>
<pin id="300" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4_i/7 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_5_i_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="6" slack="1"/>
<pin id="304" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_i/8 "/>
</bind>
</comp>

<comp id="309" class="1005" name="r_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="0"/>
<pin id="311" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="314" class="1005" name="tmp_i_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="6" slack="1"/>
<pin id="316" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="319" class="1005" name="tmp_33_cast_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="1"/>
<pin id="321" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_cast "/>
</bind>
</comp>

<comp id="327" class="1005" name="c_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="0"/>
<pin id="329" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="332" class="1005" name="input_addr_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="6" slack="1"/>
<pin id="334" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="337" class="1005" name="tmp_22_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="1"/>
<pin id="339" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="345" class="1005" name="r_1_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="4" slack="0"/>
<pin id="347" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r_1 "/>
</bind>
</comp>

<comp id="350" class="1005" name="tmp_35_cast_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="1"/>
<pin id="352" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35_cast "/>
</bind>
</comp>

<comp id="355" class="1005" name="tmp_1_i5_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="6" slack="1"/>
<pin id="357" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i5 "/>
</bind>
</comp>

<comp id="363" class="1005" name="c_1_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="4" slack="0"/>
<pin id="365" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c_1 "/>
</bind>
</comp>

<comp id="368" class="1005" name="buf_2d_out_addr_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="6" slack="1"/>
<pin id="370" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_addr "/>
</bind>
</comp>

<comp id="373" class="1005" name="tmp_4_i_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="6" slack="1"/>
<pin id="375" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="38" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="73"><net_src comp="38" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="63" pin="2"/><net_sink comp="74" pin=1"/></net>

<net id="79"><net_src comp="68" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="85"><net_src comp="38" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="80" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="38" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="102"><net_src comp="86" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="103"><net_src comp="91" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="104" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="14" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="14" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="154"><net_src comp="36" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="148" pin=3"/></net>

<net id="160"><net_src comp="108" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="16" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="108" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="22" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="171"><net_src comp="108" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="30" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="32" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="185"><net_src comp="34" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="108" pin="4"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="32" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="191"><net_src comp="180" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="119" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="119" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="16" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="119" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="22" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="192" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="208" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="221"><net_src comp="119" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="218" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="230"><net_src comp="227" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="235"><net_src comp="130" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="16" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="130" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="22" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="248"><net_src comp="34" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="130" pin="4"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="32" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="254"><net_src comp="243" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="130" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="30" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="255" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="32" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="270"><net_src comp="141" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="141" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="16" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="141" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="22" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="286"><net_src comp="141" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="283" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="295"><net_src comp="287" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="301"><net_src comp="267" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="302" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="312"><net_src comp="162" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="317"><net_src comp="172" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="322"><net_src comp="188" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="330"><net_src comp="202" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="335"><net_src comp="56" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="340"><net_src comp="222" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="348"><net_src comp="237" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="353"><net_src comp="251" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="358"><net_src comp="259" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="366"><net_src comp="277" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="371"><net_src comp="80" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="376"><net_src comp="297" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="302" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {8 }
 - Input state : 
	Port: dct : input_r | {3 4 }
	Port: dct : dct_coeff_table | {2 5 }
  - Chain level:
	State 1
	State 2
		exitcond1_i : 1
		r : 1
		StgValue_19 : 2
		tmp : 1
		tmp_i : 2
		tmp_s : 1
		tmp_33_cast : 2
	State 3
		c_i_cast6 : 1
		exitcond_i : 1
		c : 1
		StgValue_33 : 2
		tmp_9_i : 2
		tmp_i_15 : 3
		input_addr : 4
		input_load : 5
		tmp_1_i_cast : 1
		tmp_22 : 2
	State 4
		buf_2d_in_addr : 1
		StgValue_46 : 2
	State 5
	State 6
		exitcond1_i3 : 1
		r_1 : 1
		StgValue_54 : 2
		tmp_21 : 1
		tmp_35_cast : 2
		tmp_3 : 1
		tmp_1_i5 : 2
	State 7
		c_i6_cast2 : 1
		exitcond_i7 : 1
		c_1 : 1
		StgValue_68 : 2
		tmp_3_i8_cast : 1
		tmp_23 : 2
		tmp_38_cast : 3
		buf_2d_out_addr : 4
		buf_2d_out_load : 5
		tmp_4_i : 2
	State 8
		output_addr : 1
		StgValue_81 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|---------|---------|
| Operation|    Functional Unit   |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|---------|---------|
|   call   |   grp_dct_2d_fu_148  |    3    |    1    |  15.921 |   261   |   342   |
|----------|----------------------|---------|---------|---------|---------|---------|
|          |       r_fu_162       |    0    |    0    |    0    |    0    |    13   |
|          |       c_fu_202       |    0    |    0    |    0    |    0    |    13   |
|          |    tmp_9_i_fu_208    |    0    |    0    |    0    |    0    |    15   |
|    add   |     tmp_22_fu_222    |    0    |    0    |    0    |    0    |    15   |
|          |      r_1_fu_237      |    0    |    0    |    0    |    0    |    13   |
|          |      c_1_fu_277      |    0    |    0    |    0    |    0    |    13   |
|          |     tmp_23_fu_287    |    0    |    0    |    0    |    0    |    15   |
|          |    tmp_4_i_fu_297    |    0    |    0    |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|---------|---------|
|          |  exitcond1_i_fu_156  |    0    |    0    |    0    |    0    |    2    |
|   icmp   |   exitcond_i_fu_196  |    0    |    0    |    0    |    0    |    2    |
|          |  exitcond1_i3_fu_231 |    0    |    0    |    0    |    0    |    2    |
|          |  exitcond_i7_fu_271  |    0    |    0    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|---------|---------|
|   trunc  |      tmp_fu_168      |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_3_fu_255     |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|---------|---------|
|          |     tmp_i_fu_172     |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|     tmp_s_fu_180     |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_21_fu_243    |    0    |    0    |    0    |    0    |    0    |
|          |    tmp_1_i5_fu_259   |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|---------|---------|
|          |  tmp_33_cast_fu_188  |    0    |    0    |    0    |    0    |    0    |
|          |   c_i_cast6_fu_192   |    0    |    0    |    0    |    0    |    0    |
|          |    tmp_i_15_fu_213   |    0    |    0    |    0    |    0    |    0    |
|          |  tmp_1_i_cast_fu_218 |    0    |    0    |    0    |    0    |    0    |
|   zext   |  tmp_37_cast_fu_227  |    0    |    0    |    0    |    0    |    0    |
|          |  tmp_35_cast_fu_251  |    0    |    0    |    0    |    0    |    0    |
|          |   c_i6_cast2_fu_267  |    0    |    0    |    0    |    0    |    0    |
|          | tmp_3_i8_cast_fu_283 |    0    |    0    |    0    |    0    |    0    |
|          |  tmp_38_cast_fu_292  |    0    |    0    |    0    |    0    |    0    |
|          |    tmp_5_i_fu_302    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|---------|---------|
|   Total  |                      |    3    |    1    |  15.921 |   261   |   462   |
|----------|----------------------|---------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |
+---------------+--------+--------+--------+
|   buf_2d_in   |    1   |    0   |    0   |
|   buf_2d_out  |    1   |    0   |    0   |
|dct_coeff_table|    0   |   15   |   15   |
+---------------+--------+--------+--------+
|     Total     |    2   |   15   |   15   |
+---------------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|buf_2d_out_addr_reg_368|    6   |
|      c_1_reg_363      |    4   |
|      c_i6_reg_137     |    4   |
|      c_i_reg_115      |    4   |
|       c_reg_327       |    4   |
|   input_addr_reg_332  |    6   |
|      r_1_reg_345      |    4   |
|      r_i2_reg_126     |    4   |
|      r_i_reg_104      |    4   |
|       r_reg_309       |    4   |
|    tmp_1_i5_reg_355   |    6   |
|     tmp_22_reg_337    |    8   |
|  tmp_33_cast_reg_319  |    8   |
|  tmp_35_cast_reg_350  |    8   |
|    tmp_4_i_reg_373    |    6   |
|     tmp_i_reg_314     |    6   |
+-----------------------+--------+
|         Total         |   86   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_63 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_86 |  p0  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   24   ||  3.538  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    3   |    1   |   15   |   261  |   462  |
|   Memory  |    2   |    -   |    -   |   15   |   15   |
|Multiplexer|    -   |    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |    -   |   86   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    5   |    1   |   19   |   362  |   495  |
+-----------+--------+--------+--------+--------+--------+
