

================================================================
== Vitis HLS Report for 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_s'
================================================================
* Date:           Tue Jun 13 19:25:38 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        AlexNet_Cifar10_Keras_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.831 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      259|      259|  1.295 us|  1.295 us|  259|  259|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |      257|      257|         3|          1|          1|   256|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.72>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer11_out, void @empty_9, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer10_out, void @empty_9, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln109 = store i9 0, i9 %indvar_flatten" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 9 'store' 'store_ln109' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln109 = br void %arrayctor.loop.i" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 10 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 11 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.88ns)   --->   "%icmp_ln109 = icmp_eq  i9 %indvar_flatten_load, i9 256" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 12 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.77ns)   --->   "%add_ln109 = add i9 %indvar_flatten_load, i9 1" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 13 'add' 'add_ln109' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %for.inc13, void %for.end15" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 14 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sX_3_load = load i32 %sX_3" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 15 'load' 'sX_3_load' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.99ns)   --->   "%icmp_ln55 = icmp_eq  i32 %sX_3_load, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 16 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln109)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%pX_3_load = load i32 %pX_3" [firmware/nnet_utils/nnet_pooling_stream.h:76]   --->   Operation 17 'load' 'pX_3_load' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %if.end.i, void %land.lhs.true.i" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 18 'br' 'br_ln55' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%pY_3_load = load i32 %pY_3" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 19 'load' 'pY_3_load' <Predicate = (!icmp_ln109 & icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.99ns)   --->   "%icmp_ln55_2 = icmp_sgt  i32 %pY_3_load, i32 0" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 20 'icmp' 'icmp_ln55_2' <Predicate = (!icmp_ln109 & icmp_ln55)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.99ns)   --->   "%icmp_ln55_3 = icmp_sgt  i32 %pX_3_load, i32 0" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 21 'icmp' 'icmp_ln55_3' <Predicate = (!icmp_ln109 & icmp_ln55)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.01ns)   --->   "%add_ln76 = add i32 %pX_3_load, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:76]   --->   Operation 22 'add' 'add_ln76' <Predicate = (!icmp_ln109)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.99ns)   --->   "%icmp_ln76 = icmp_eq  i32 %add_ln76, i32 16" [firmware/nnet_utils/nnet_pooling_stream.h:76]   --->   Operation 23 'icmp' 'icmp_ln76' <Predicate = (!icmp_ln109)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %if.else38.i, void %if.then27.i" [firmware/nnet_utils/nnet_pooling_stream.h:76]   --->   Operation 24 'br' 'br_ln76' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln89 = store i32 %add_ln76, i32 %pX_3" [firmware/nnet_utils/nnet_pooling_stream.h:89]   --->   Operation 25 'store' 'store_ln89' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node add_ln91)   --->   "%select_ln91 = select i1 %icmp_ln55, i32 4294967295, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:91]   --->   Operation 26 'select' 'select_ln91' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.01ns) (out node of the LUT)   --->   "%add_ln91 = add i32 %sX_3_load, i32 %select_ln91" [firmware/nnet_utils/nnet_pooling_stream.h:91]   --->   Operation 27 'add' 'add_ln91' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln91 = store i32 %add_ln91, i32 %sX_3" [firmware/nnet_utils/nnet_pooling_stream.h:91]   --->   Operation 28 'store' 'store_ln91' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 29 'br' 'br_ln0' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln78 = store i32 0, i32 %pX_3" [firmware/nnet_utils/nnet_pooling_stream.h:78]   --->   Operation 30 'store' 'store_ln78' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln79 = store i32 0, i32 %sX_3" [firmware/nnet_utils/nnet_pooling_stream.h:79]   --->   Operation 31 'store' 'store_ln79' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%pY_3_load_1 = load i32 %pY_3" [firmware/nnet_utils/nnet_pooling_stream.h:80]   --->   Operation 32 'load' 'pY_3_load_1' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.01ns)   --->   "%add_ln80 = add i32 %pY_3_load_1, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:80]   --->   Operation 33 'add' 'add_ln80' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.99ns)   --->   "%icmp_ln80 = icmp_eq  i32 %add_ln80, i32 16" [firmware/nnet_utils/nnet_pooling_stream.h:80]   --->   Operation 34 'icmp' 'icmp_ln80' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %if.else.i, void %if.then30.i" [firmware/nnet_utils/nnet_pooling_stream.h:80]   --->   Operation 35 'br' 'br_ln80' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln84 = store i32 %add_ln80, i32 %pY_3" [firmware/nnet_utils/nnet_pooling_stream.h:84]   --->   Operation 36 'store' 'store_ln84' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln81 = store i32 0, i32 %pY_3" [firmware/nnet_utils/nnet_pooling_stream.h:81]   --->   Operation 37 'store' 'store_ln81' <Predicate = (!icmp_ln109 & icmp_ln76 & icmp_ln80)> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%br_ln83 = br void %if.end37.i" [firmware/nnet_utils/nnet_pooling_stream.h:83]   --->   Operation 38 'br' 'br_ln83' <Predicate = (!icmp_ln109 & icmp_ln76 & icmp_ln80)> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln111 = store i9 %add_ln109, i9 %indvar_flatten" [firmware/nnet_utils/nnet_pooling_stream.h:111]   --->   Operation 39 'store' 'store_ln111' <Predicate = (!icmp_ln109)> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln111 = br void %arrayctor.loop.i" [firmware/nnet_utils/nnet_pooling_stream.h:111]   --->   Operation 40 'br' 'br_ln111' <Predicate = (!icmp_ln109)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.83>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ReadInputHeight_ReadInputWidth_str"   --->   Operation 41 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 42 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln113 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [firmware/nnet_utils/nnet_pooling_stream.h:113]   --->   Operation 43 'specpipeline' 'specpipeline_ln113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln115 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 44 'specloopname' 'specloopname_ln115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.65ns)   --->   "%layer10_out_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %layer10_out" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 45 'read' 'layer10_out_read' <Predicate = true> <Delay = 1.65> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 256> <FIFO>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%pool_window_V_9 = trunc i64 %layer10_out_read" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 46 'trunc' 'pool_window_V_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%pool_window_V_1 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %layer10_out_read, i32 32, i32 47" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 47 'partselect' 'pool_window_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%pool_window_V_2 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %layer10_out_read, i32 48, i32 63" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 48 'partselect' 'pool_window_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%pool_window_V_7 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %layer10_out_read, i32 16, i32 31" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 49 'partselect' 'pool_window_V_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.71ns)   --->   "%pool_window_V_3 = memshiftread i16 @_ssdm_op_MemShiftRead.[16 x i16]P0A, i16 15, i16 %pool_window_V_9, i1 1"   --->   Operation 50 'memshiftread' 'pool_window_V_3' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_2 : Operation 51 [1/1] (0.71ns)   --->   "%pool_window_V_4 = memshiftread i16 @_ssdm_op_MemShiftRead.[16 x i16]P0A, i16 15, i16 %pool_window_V_7, i1 1"   --->   Operation 51 'memshiftread' 'pool_window_V_4' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_2 : Operation 52 [1/1] (0.71ns)   --->   "%pool_window_V_5 = memshiftread i16 @_ssdm_op_MemShiftRead.[16 x i16]P0A, i16 15, i16 %pool_window_V_1, i1 1"   --->   Operation 52 'memshiftread' 'pool_window_V_5' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_2 : Operation 53 [1/1] (0.71ns)   --->   "%pool_window_V_6 = memshiftread i16 @_ssdm_op_MemShiftRead.[16 x i16]P0A, i16 15, i16 %pool_window_V_2, i1 1"   --->   Operation 53 'memshiftread' 'pool_window_V_6' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%pool_window_V = load i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 54 'load' 'pool_window_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%pool_window_V_10 = load i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 55 'load' 'pool_window_V_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%pool_window_V_12 = load i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 56 'load' 'pool_window_V_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%pool_window_V_14 = load i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 57 'load' 'pool_window_V_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%pool_window_V_8 = load i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_195" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 58 'load' 'pool_window_V_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%pool_window_V_11 = load i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_196" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 59 'load' 'pool_window_V_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%pool_window_V_13 = load i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_197" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 60 'load' 'pool_window_V_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%pool_window_V_15 = load i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_198" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 61 'load' 'pool_window_V_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %pool_window_V_3, i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 62 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %pool_window_V_4, i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 63 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %pool_window_V_5, i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 64 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %pool_window_V_6, i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 65 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %pool_window_V_9, i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_195" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 66 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %pool_window_V_7, i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_196" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 67 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %pool_window_V_1, i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_197" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 68 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %pool_window_V_2, i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_198" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 69 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%sY_3_load = load i32 %sY_3" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 70 'load' 'sY_3_load' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.99ns)   --->   "%icmp_ln55_1 = icmp_eq  i32 %sY_3_load, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 71 'icmp' 'icmp_ln55_1' <Predicate = (icmp_ln55)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_1)   --->   "%and_ln55 = and i1 %icmp_ln55_2, i1 %icmp_ln55_3" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 72 'and' 'and_ln55' <Predicate = (icmp_ln55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln55_1 = and i1 %and_ln55, i1 %icmp_ln55_1" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 73 'and' 'and_ln55_1' <Predicate = (icmp_ln55)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %and_ln55_1, void %if.end.i, void %for.body19.i.3" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 74 'br' 'br_ln55' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (1.10ns)   --->   "%icmp_ln1697 = icmp_slt  i16 %pool_window_V, i16 %pool_window_V_3"   --->   Operation 75 'icmp' 'icmp_ln1697' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln65)   --->   "%xor_ln1697 = xor i1 %icmp_ln1697, i1 1"   --->   Operation 76 'xor' 'xor_ln1697' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln65 = select i1 %xor_ln1697, i16 %pool_window_V, i16 %pool_window_V_3" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 77 'select' 'select_ln65' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (1.10ns)   --->   "%icmp_ln1697_9 = icmp_slt  i16 %pool_window_V_8, i16 %pool_window_V_9"   --->   Operation 78 'icmp' 'icmp_ln1697_9' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_9)   --->   "%xor_ln1697_9 = xor i1 %icmp_ln1697_9, i1 1"   --->   Operation 79 'xor' 'xor_ln1697_9' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln65_9 = select i1 %xor_ln1697_9, i16 %pool_window_V_8, i16 %pool_window_V_9" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 80 'select' 'select_ln65_9' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (1.10ns)   --->   "%icmp_ln1697_11 = icmp_slt  i16 %pool_window_V_10, i16 %pool_window_V_4"   --->   Operation 81 'icmp' 'icmp_ln1697_11' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_11)   --->   "%xor_ln1697_11 = xor i1 %icmp_ln1697_11, i1 1"   --->   Operation 82 'xor' 'xor_ln1697_11' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln65_11 = select i1 %xor_ln1697_11, i16 %pool_window_V_10, i16 %pool_window_V_4" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 83 'select' 'select_ln65_11' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (1.10ns)   --->   "%icmp_ln1697_12 = icmp_slt  i16 %pool_window_V_11, i16 %pool_window_V_7"   --->   Operation 84 'icmp' 'icmp_ln1697_12' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_12)   --->   "%xor_ln1697_12 = xor i1 %icmp_ln1697_12, i1 1"   --->   Operation 85 'xor' 'xor_ln1697_12' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln65_12 = select i1 %xor_ln1697_12, i16 %pool_window_V_11, i16 %pool_window_V_7" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 86 'select' 'select_ln65_12' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (1.10ns)   --->   "%icmp_ln1697_14 = icmp_slt  i16 %pool_window_V_12, i16 %pool_window_V_5"   --->   Operation 87 'icmp' 'icmp_ln1697_14' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_14)   --->   "%xor_ln1697_14 = xor i1 %icmp_ln1697_14, i1 1"   --->   Operation 88 'xor' 'xor_ln1697_14' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln65_14 = select i1 %xor_ln1697_14, i16 %pool_window_V_12, i16 %pool_window_V_5" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 89 'select' 'select_ln65_14' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (1.10ns)   --->   "%icmp_ln1697_15 = icmp_slt  i16 %pool_window_V_13, i16 %pool_window_V_1"   --->   Operation 90 'icmp' 'icmp_ln1697_15' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_15)   --->   "%xor_ln1697_15 = xor i1 %icmp_ln1697_15, i1 1"   --->   Operation 91 'xor' 'xor_ln1697_15' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln65_15 = select i1 %xor_ln1697_15, i16 %pool_window_V_13, i16 %pool_window_V_1" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 92 'select' 'select_ln65_15' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (1.10ns)   --->   "%icmp_ln1697_17 = icmp_slt  i16 %pool_window_V_14, i16 %pool_window_V_6"   --->   Operation 93 'icmp' 'icmp_ln1697_17' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_17)   --->   "%xor_ln1697_17 = xor i1 %icmp_ln1697_17, i1 1"   --->   Operation 94 'xor' 'xor_ln1697_17' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln65_17 = select i1 %xor_ln1697_17, i16 %pool_window_V_14, i16 %pool_window_V_6" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 95 'select' 'select_ln65_17' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (1.10ns)   --->   "%icmp_ln1697_18 = icmp_slt  i16 %pool_window_V_15, i16 %pool_window_V_2"   --->   Operation 96 'icmp' 'icmp_ln1697_18' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_18)   --->   "%xor_ln1697_18 = xor i1 %icmp_ln1697_18, i1 1"   --->   Operation 97 'xor' 'xor_ln1697_18' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln65_18 = select i1 %xor_ln1697_18, i16 %pool_window_V_15, i16 %pool_window_V_2" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 98 'select' 'select_ln65_18' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%sY_3_load_1 = load i32 %sY_3" [firmware/nnet_utils/nnet_pooling_stream.h:86]   --->   Operation 99 'load' 'sY_3_load_1' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.99ns)   --->   "%icmp_ln86 = icmp_eq  i32 %sY_3_load_1, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:86]   --->   Operation 100 'icmp' 'icmp_ln86' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node add_ln86)   --->   "%select_ln86 = select i1 %icmp_ln86, i32 4294967295, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:86]   --->   Operation 101 'select' 'select_ln86' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (1.01ns) (out node of the LUT)   --->   "%add_ln86 = add i32 %sY_3_load_1, i32 %select_ln86" [firmware/nnet_utils/nnet_pooling_stream.h:86]   --->   Operation 102 'add' 'add_ln86' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.42ns)   --->   "%br_ln0 = br void %if.end37.i"   --->   Operation 103 'br' 'br_ln0' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 0.42>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%storemerge = phi i32 %add_ln86, void %if.else.i, i32 0, void %if.then30.i" [firmware/nnet_utils/nnet_pooling_stream.h:86]   --->   Operation 104 'phi' 'storemerge' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%store_ln82 = store i32 %storemerge, i32 %sY_3" [firmware/nnet_utils/nnet_pooling_stream.h:82]   --->   Operation 105 'store' 'store_ln82' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc" [firmware/nnet_utils/nnet_pooling_stream.h:88]   --->   Operation 106 'br' 'br_ln88' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%ret_ln118 = ret" [firmware/nnet_utils/nnet_pooling_stream.h:118]   --->   Operation 122 'ret' 'ret_ln118' <Predicate = (icmp_ln109)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.01>
ST_3 : Operation 107 [1/1] (1.10ns)   --->   "%icmp_ln1697_10 = icmp_slt  i16 %select_ln65, i16 %select_ln65_9"   --->   Operation 107 'icmp' 'icmp_ln1697_10' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data)   --->   "%xor_ln1697_10 = xor i1 %icmp_ln1697_10, i1 1"   --->   Operation 108 'xor' 'xor_ln1697_10' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.35ns) (out node of the LUT)   --->   "%res_pack_data = select i1 %xor_ln1697_10, i16 %select_ln65, i16 %select_ln65_9" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 109 'select' 'res_pack_data' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (1.10ns)   --->   "%icmp_ln1697_13 = icmp_slt  i16 %select_ln65_11, i16 %select_ln65_12"   --->   Operation 110 'icmp' 'icmp_ln1697_13' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_1)   --->   "%xor_ln1697_13 = xor i1 %icmp_ln1697_13, i1 1"   --->   Operation 111 'xor' 'xor_ln1697_13' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.35ns) (out node of the LUT)   --->   "%res_pack_data_1 = select i1 %xor_ln1697_13, i16 %select_ln65_11, i16 %select_ln65_12" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 112 'select' 'res_pack_data_1' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (1.10ns)   --->   "%icmp_ln1697_16 = icmp_slt  i16 %select_ln65_14, i16 %select_ln65_15"   --->   Operation 113 'icmp' 'icmp_ln1697_16' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_2)   --->   "%xor_ln1697_16 = xor i1 %icmp_ln1697_16, i1 1"   --->   Operation 114 'xor' 'xor_ln1697_16' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.35ns) (out node of the LUT)   --->   "%res_pack_data_2 = select i1 %xor_ln1697_16, i16 %select_ln65_14, i16 %select_ln65_15" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 115 'select' 'res_pack_data_2' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (1.10ns)   --->   "%icmp_ln1697_19 = icmp_slt  i16 %select_ln65_17, i16 %select_ln65_18"   --->   Operation 116 'icmp' 'icmp_ln1697_19' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_3)   --->   "%xor_ln1697_19 = xor i1 %icmp_ln1697_19, i1 1"   --->   Operation 117 'xor' 'xor_ln1697_19' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.35ns) (out node of the LUT)   --->   "%res_pack_data_3 = select i1 %xor_ln1697_19, i16 %select_ln65_17, i16 %select_ln65_18" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 118 'select' 'res_pack_data_3' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%or_ln174_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %res_pack_data_3, i16 %res_pack_data_2, i16 %res_pack_data_1, i16 %res_pack_data" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 119 'bitconcatenate' 'or_ln174_s' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (1.55ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %layer11_out, i64 %or_ln174_s" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 120 'write' 'write_ln174' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 1.55> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 64> <FIFO>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln73 = br void %if.end.i" [firmware/nnet_utils/nnet_pooling_stream.h:73]   --->   Operation 121 'br' 'br_ln73' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer10_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer11_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sY_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ pY_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ pX_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ sX_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_195]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_196]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_197]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_198]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten      (alloca           ) [ 0100]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
store_ln109         (store            ) [ 0000]
br_ln109            (br               ) [ 0000]
indvar_flatten_load (load             ) [ 0000]
icmp_ln109          (icmp             ) [ 0111]
add_ln109           (add              ) [ 0000]
br_ln109            (br               ) [ 0000]
sX_3_load           (load             ) [ 0000]
icmp_ln55           (icmp             ) [ 0111]
pX_3_load           (load             ) [ 0000]
br_ln55             (br               ) [ 0000]
pY_3_load           (load             ) [ 0000]
icmp_ln55_2         (icmp             ) [ 0110]
icmp_ln55_3         (icmp             ) [ 0110]
add_ln76            (add              ) [ 0000]
icmp_ln76           (icmp             ) [ 0111]
br_ln76             (br               ) [ 0000]
store_ln89          (store            ) [ 0000]
select_ln91         (select           ) [ 0000]
add_ln91            (add              ) [ 0000]
store_ln91          (store            ) [ 0000]
br_ln0              (br               ) [ 0000]
store_ln78          (store            ) [ 0000]
store_ln79          (store            ) [ 0000]
pY_3_load_1         (load             ) [ 0000]
add_ln80            (add              ) [ 0000]
icmp_ln80           (icmp             ) [ 0111]
br_ln80             (br               ) [ 0000]
store_ln84          (store            ) [ 0000]
store_ln81          (store            ) [ 0000]
br_ln83             (br               ) [ 0110]
store_ln111         (store            ) [ 0000]
br_ln111            (br               ) [ 0000]
specloopname_ln0    (specloopname     ) [ 0000]
empty               (speclooptripcount) [ 0000]
specpipeline_ln113  (specpipeline     ) [ 0000]
specloopname_ln115  (specloopname     ) [ 0000]
layer10_out_read    (read             ) [ 0000]
pool_window_V_9     (trunc            ) [ 0000]
pool_window_V_1     (partselect       ) [ 0000]
pool_window_V_2     (partselect       ) [ 0000]
pool_window_V_7     (partselect       ) [ 0000]
pool_window_V_3     (memshiftread     ) [ 0000]
pool_window_V_4     (memshiftread     ) [ 0000]
pool_window_V_5     (memshiftread     ) [ 0000]
pool_window_V_6     (memshiftread     ) [ 0000]
pool_window_V       (load             ) [ 0000]
pool_window_V_10    (load             ) [ 0000]
pool_window_V_12    (load             ) [ 0000]
pool_window_V_14    (load             ) [ 0000]
pool_window_V_8     (load             ) [ 0000]
pool_window_V_11    (load             ) [ 0000]
pool_window_V_13    (load             ) [ 0000]
pool_window_V_15    (load             ) [ 0000]
store_ln214         (store            ) [ 0000]
store_ln214         (store            ) [ 0000]
store_ln214         (store            ) [ 0000]
store_ln214         (store            ) [ 0000]
store_ln214         (store            ) [ 0000]
store_ln214         (store            ) [ 0000]
store_ln214         (store            ) [ 0000]
store_ln214         (store            ) [ 0000]
sY_3_load           (load             ) [ 0000]
icmp_ln55_1         (icmp             ) [ 0000]
and_ln55            (and              ) [ 0000]
and_ln55_1          (and              ) [ 0111]
br_ln55             (br               ) [ 0000]
icmp_ln1697         (icmp             ) [ 0000]
xor_ln1697          (xor              ) [ 0000]
select_ln65         (select           ) [ 0101]
icmp_ln1697_9       (icmp             ) [ 0000]
xor_ln1697_9        (xor              ) [ 0000]
select_ln65_9       (select           ) [ 0101]
icmp_ln1697_11      (icmp             ) [ 0000]
xor_ln1697_11       (xor              ) [ 0000]
select_ln65_11      (select           ) [ 0101]
icmp_ln1697_12      (icmp             ) [ 0000]
xor_ln1697_12       (xor              ) [ 0000]
select_ln65_12      (select           ) [ 0101]
icmp_ln1697_14      (icmp             ) [ 0000]
xor_ln1697_14       (xor              ) [ 0000]
select_ln65_14      (select           ) [ 0101]
icmp_ln1697_15      (icmp             ) [ 0000]
xor_ln1697_15       (xor              ) [ 0000]
select_ln65_15      (select           ) [ 0101]
icmp_ln1697_17      (icmp             ) [ 0000]
xor_ln1697_17       (xor              ) [ 0000]
select_ln65_17      (select           ) [ 0101]
icmp_ln1697_18      (icmp             ) [ 0000]
xor_ln1697_18       (xor              ) [ 0000]
select_ln65_18      (select           ) [ 0101]
sY_3_load_1         (load             ) [ 0000]
icmp_ln86           (icmp             ) [ 0000]
select_ln86         (select           ) [ 0000]
add_ln86            (add              ) [ 0000]
br_ln0              (br               ) [ 0000]
storemerge          (phi              ) [ 0110]
store_ln82          (store            ) [ 0000]
br_ln88             (br               ) [ 0000]
icmp_ln1697_10      (icmp             ) [ 0000]
xor_ln1697_10       (xor              ) [ 0000]
res_pack_data       (select           ) [ 0000]
icmp_ln1697_13      (icmp             ) [ 0000]
xor_ln1697_13       (xor              ) [ 0000]
res_pack_data_1     (select           ) [ 0000]
icmp_ln1697_16      (icmp             ) [ 0000]
xor_ln1697_16       (xor              ) [ 0000]
res_pack_data_2     (select           ) [ 0000]
icmp_ln1697_19      (icmp             ) [ 0000]
xor_ln1697_19       (xor              ) [ 0000]
res_pack_data_3     (select           ) [ 0000]
or_ln174_s          (bitconcatenate   ) [ 0000]
write_ln174         (write            ) [ 0000]
br_ln73             (br               ) [ 0000]
ret_ln118           (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer10_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer10_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer11_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sY_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pY_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pX_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sX_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_195">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_195"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_196">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_196"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_197">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_197"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_198">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_198"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadInputHeight_ReadInputWidth_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_MemShiftRead.[16 x i16]P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="indvar_flatten_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="layer10_out_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer10_out_read/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="write_ln174_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="0" index="2" bw="64" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="115" class="1005" name="storemerge_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="1"/>
<pin id="117" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="storemerge_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="1" slack="1"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln109_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="9" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="indvar_flatten_load_load_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="9" slack="0"/>
<pin id="133" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln109_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="9" slack="0"/>
<pin id="136" dir="0" index="1" bw="9" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="add_ln109_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="9" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="sX_3_load_load_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sX_3_load/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="icmp_ln55_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="pX_3_load_load_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_3_load/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="pY_3_load_load_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_3_load/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln55_2_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55_2/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="icmp_ln55_3_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55_3/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="add_ln76_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="icmp_ln76_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="6" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln89_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="select_ln91_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="1" slack="0"/>
<pin id="198" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln91/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="add_ln91_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln91_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln78_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln79_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="pY_3_load_1_load_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_3_load_1/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add_ln80_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="icmp_ln80_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="6" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln84_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln81_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln111_store_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="9" slack="0"/>
<pin id="256" dir="0" index="1" bw="9" slack="0"/>
<pin id="257" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="pool_window_V_9_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="64" slack="0"/>
<pin id="261" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pool_window_V_9/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="pool_window_V_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="16" slack="0"/>
<pin id="265" dir="0" index="1" bw="64" slack="0"/>
<pin id="266" dir="0" index="2" bw="7" slack="0"/>
<pin id="267" dir="0" index="3" bw="7" slack="0"/>
<pin id="268" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pool_window_V_1/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="pool_window_V_2_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="16" slack="0"/>
<pin id="275" dir="0" index="1" bw="64" slack="0"/>
<pin id="276" dir="0" index="2" bw="7" slack="0"/>
<pin id="277" dir="0" index="3" bw="7" slack="0"/>
<pin id="278" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pool_window_V_2/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="pool_window_V_7_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="0"/>
<pin id="285" dir="0" index="1" bw="64" slack="0"/>
<pin id="286" dir="0" index="2" bw="6" slack="0"/>
<pin id="287" dir="0" index="3" bw="6" slack="0"/>
<pin id="288" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pool_window_V_7/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="pool_window_V_3_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="16" slack="0"/>
<pin id="295" dir="0" index="1" bw="16" slack="0"/>
<pin id="296" dir="0" index="2" bw="16" slack="0"/>
<pin id="297" dir="0" index="3" bw="1" slack="0"/>
<pin id="298" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="pool_window_V_3/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="pool_window_V_4_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="16" slack="0"/>
<pin id="305" dir="0" index="1" bw="16" slack="0"/>
<pin id="306" dir="0" index="2" bw="16" slack="0"/>
<pin id="307" dir="0" index="3" bw="1" slack="0"/>
<pin id="308" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="pool_window_V_4/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="pool_window_V_5_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="16" slack="0"/>
<pin id="315" dir="0" index="1" bw="16" slack="0"/>
<pin id="316" dir="0" index="2" bw="16" slack="0"/>
<pin id="317" dir="0" index="3" bw="1" slack="0"/>
<pin id="318" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="pool_window_V_5/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="pool_window_V_6_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="16" slack="0"/>
<pin id="325" dir="0" index="1" bw="16" slack="0"/>
<pin id="326" dir="0" index="2" bw="16" slack="0"/>
<pin id="327" dir="0" index="3" bw="1" slack="0"/>
<pin id="328" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="pool_window_V_6/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="pool_window_V_load_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="16" slack="0"/>
<pin id="335" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pool_window_V/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="pool_window_V_10_load_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="16" slack="0"/>
<pin id="339" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pool_window_V_10/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="pool_window_V_12_load_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="16" slack="0"/>
<pin id="343" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pool_window_V_12/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="pool_window_V_14_load_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="16" slack="0"/>
<pin id="347" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pool_window_V_14/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="pool_window_V_8_load_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="16" slack="0"/>
<pin id="351" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pool_window_V_8/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="pool_window_V_11_load_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="16" slack="0"/>
<pin id="355" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pool_window_V_11/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="pool_window_V_13_load_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="16" slack="0"/>
<pin id="359" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pool_window_V_13/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="pool_window_V_15_load_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="16" slack="0"/>
<pin id="363" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pool_window_V_15/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="store_ln214_store_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="16" slack="0"/>
<pin id="367" dir="0" index="1" bw="16" slack="0"/>
<pin id="368" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="store_ln214_store_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="16" slack="0"/>
<pin id="373" dir="0" index="1" bw="16" slack="0"/>
<pin id="374" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="store_ln214_store_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="16" slack="0"/>
<pin id="379" dir="0" index="1" bw="16" slack="0"/>
<pin id="380" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="store_ln214_store_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="16" slack="0"/>
<pin id="385" dir="0" index="1" bw="16" slack="0"/>
<pin id="386" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="store_ln214_store_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="16" slack="0"/>
<pin id="391" dir="0" index="1" bw="16" slack="0"/>
<pin id="392" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="store_ln214_store_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="16" slack="0"/>
<pin id="397" dir="0" index="1" bw="16" slack="0"/>
<pin id="398" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="store_ln214_store_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="16" slack="0"/>
<pin id="403" dir="0" index="1" bw="16" slack="0"/>
<pin id="404" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="store_ln214_store_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="16" slack="0"/>
<pin id="409" dir="0" index="1" bw="16" slack="0"/>
<pin id="410" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="sY_3_load_load_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="0"/>
<pin id="415" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_3_load/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="icmp_ln55_1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55_1/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="and_ln55_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="1"/>
<pin id="425" dir="0" index="1" bw="1" slack="1"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln55/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="and_ln55_1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln55_1/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="icmp_ln1697_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="16" slack="0"/>
<pin id="435" dir="0" index="1" bw="16" slack="0"/>
<pin id="436" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1697/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="xor_ln1697_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1697/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="select_ln65_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="16" slack="0"/>
<pin id="448" dir="0" index="2" bw="16" slack="0"/>
<pin id="449" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="icmp_ln1697_9_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="16" slack="0"/>
<pin id="455" dir="0" index="1" bw="16" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1697_9/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="xor_ln1697_9_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1697_9/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="select_ln65_9_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="16" slack="0"/>
<pin id="468" dir="0" index="2" bw="16" slack="0"/>
<pin id="469" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_9/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="icmp_ln1697_11_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="16" slack="0"/>
<pin id="475" dir="0" index="1" bw="16" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1697_11/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="xor_ln1697_11_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1697_11/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="select_ln65_11_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="16" slack="0"/>
<pin id="488" dir="0" index="2" bw="16" slack="0"/>
<pin id="489" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_11/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="icmp_ln1697_12_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="16" slack="0"/>
<pin id="495" dir="0" index="1" bw="16" slack="0"/>
<pin id="496" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1697_12/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="xor_ln1697_12_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1697_12/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="select_ln65_12_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="16" slack="0"/>
<pin id="508" dir="0" index="2" bw="16" slack="0"/>
<pin id="509" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_12/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="icmp_ln1697_14_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="16" slack="0"/>
<pin id="515" dir="0" index="1" bw="16" slack="0"/>
<pin id="516" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1697_14/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="xor_ln1697_14_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1697_14/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="select_ln65_14_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="16" slack="0"/>
<pin id="528" dir="0" index="2" bw="16" slack="0"/>
<pin id="529" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_14/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="icmp_ln1697_15_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="16" slack="0"/>
<pin id="535" dir="0" index="1" bw="16" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1697_15/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="xor_ln1697_15_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1697_15/2 "/>
</bind>
</comp>

<comp id="545" class="1004" name="select_ln65_15_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="16" slack="0"/>
<pin id="548" dir="0" index="2" bw="16" slack="0"/>
<pin id="549" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_15/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="icmp_ln1697_17_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="16" slack="0"/>
<pin id="555" dir="0" index="1" bw="16" slack="0"/>
<pin id="556" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1697_17/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="xor_ln1697_17_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1697_17/2 "/>
</bind>
</comp>

<comp id="565" class="1004" name="select_ln65_17_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="16" slack="0"/>
<pin id="568" dir="0" index="2" bw="16" slack="0"/>
<pin id="569" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_17/2 "/>
</bind>
</comp>

<comp id="573" class="1004" name="icmp_ln1697_18_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="16" slack="0"/>
<pin id="575" dir="0" index="1" bw="16" slack="0"/>
<pin id="576" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1697_18/2 "/>
</bind>
</comp>

<comp id="579" class="1004" name="xor_ln1697_18_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="0"/>
<pin id="581" dir="0" index="1" bw="1" slack="0"/>
<pin id="582" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1697_18/2 "/>
</bind>
</comp>

<comp id="585" class="1004" name="select_ln65_18_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="16" slack="0"/>
<pin id="588" dir="0" index="2" bw="16" slack="0"/>
<pin id="589" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_18/2 "/>
</bind>
</comp>

<comp id="593" class="1004" name="sY_3_load_1_load_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="0"/>
<pin id="595" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_3_load_1/2 "/>
</bind>
</comp>

<comp id="597" class="1004" name="icmp_ln86_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="0"/>
<pin id="599" dir="0" index="1" bw="1" slack="0"/>
<pin id="600" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/2 "/>
</bind>
</comp>

<comp id="603" class="1004" name="select_ln86_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="1" slack="0"/>
<pin id="606" dir="0" index="2" bw="1" slack="0"/>
<pin id="607" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86/2 "/>
</bind>
</comp>

<comp id="611" class="1004" name="add_ln86_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="0"/>
<pin id="613" dir="0" index="1" bw="32" slack="0"/>
<pin id="614" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86/2 "/>
</bind>
</comp>

<comp id="618" class="1004" name="store_ln82_store_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="0"/>
<pin id="620" dir="0" index="1" bw="32" slack="0"/>
<pin id="621" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/2 "/>
</bind>
</comp>

<comp id="624" class="1004" name="icmp_ln1697_10_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="16" slack="1"/>
<pin id="626" dir="0" index="1" bw="16" slack="1"/>
<pin id="627" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1697_10/3 "/>
</bind>
</comp>

<comp id="628" class="1004" name="xor_ln1697_10_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="1" slack="0"/>
<pin id="631" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1697_10/3 "/>
</bind>
</comp>

<comp id="634" class="1004" name="res_pack_data_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="0"/>
<pin id="636" dir="0" index="1" bw="16" slack="1"/>
<pin id="637" dir="0" index="2" bw="16" slack="1"/>
<pin id="638" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_pack_data/3 "/>
</bind>
</comp>

<comp id="640" class="1004" name="icmp_ln1697_13_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="16" slack="1"/>
<pin id="642" dir="0" index="1" bw="16" slack="1"/>
<pin id="643" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1697_13/3 "/>
</bind>
</comp>

<comp id="644" class="1004" name="xor_ln1697_13_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1697_13/3 "/>
</bind>
</comp>

<comp id="650" class="1004" name="res_pack_data_1_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="16" slack="1"/>
<pin id="653" dir="0" index="2" bw="16" slack="1"/>
<pin id="654" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_pack_data_1/3 "/>
</bind>
</comp>

<comp id="656" class="1004" name="icmp_ln1697_16_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="16" slack="1"/>
<pin id="658" dir="0" index="1" bw="16" slack="1"/>
<pin id="659" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1697_16/3 "/>
</bind>
</comp>

<comp id="660" class="1004" name="xor_ln1697_16_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="1" slack="0"/>
<pin id="663" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1697_16/3 "/>
</bind>
</comp>

<comp id="666" class="1004" name="res_pack_data_2_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="16" slack="1"/>
<pin id="669" dir="0" index="2" bw="16" slack="1"/>
<pin id="670" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_pack_data_2/3 "/>
</bind>
</comp>

<comp id="672" class="1004" name="icmp_ln1697_19_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="16" slack="1"/>
<pin id="674" dir="0" index="1" bw="16" slack="1"/>
<pin id="675" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1697_19/3 "/>
</bind>
</comp>

<comp id="676" class="1004" name="xor_ln1697_19_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="0" index="1" bw="1" slack="0"/>
<pin id="679" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1697_19/3 "/>
</bind>
</comp>

<comp id="682" class="1004" name="res_pack_data_3_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="16" slack="1"/>
<pin id="685" dir="0" index="2" bw="16" slack="1"/>
<pin id="686" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_pack_data_3/3 "/>
</bind>
</comp>

<comp id="688" class="1004" name="or_ln174_s_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="64" slack="0"/>
<pin id="690" dir="0" index="1" bw="16" slack="0"/>
<pin id="691" dir="0" index="2" bw="16" slack="0"/>
<pin id="692" dir="0" index="3" bw="16" slack="0"/>
<pin id="693" dir="0" index="4" bw="16" slack="0"/>
<pin id="694" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln174_s/3 "/>
</bind>
</comp>

<comp id="701" class="1005" name="indvar_flatten_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="9" slack="0"/>
<pin id="703" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="708" class="1005" name="icmp_ln109_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="1"/>
<pin id="710" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln109 "/>
</bind>
</comp>

<comp id="712" class="1005" name="icmp_ln55_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="1"/>
<pin id="714" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln55 "/>
</bind>
</comp>

<comp id="716" class="1005" name="icmp_ln55_2_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="1"/>
<pin id="718" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln55_2 "/>
</bind>
</comp>

<comp id="721" class="1005" name="icmp_ln55_3_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="1"/>
<pin id="723" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln55_3 "/>
</bind>
</comp>

<comp id="726" class="1005" name="icmp_ln76_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="1"/>
<pin id="728" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln76 "/>
</bind>
</comp>

<comp id="730" class="1005" name="icmp_ln80_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="1"/>
<pin id="732" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln80 "/>
</bind>
</comp>

<comp id="734" class="1005" name="and_ln55_1_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="1"/>
<pin id="736" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln55_1 "/>
</bind>
</comp>

<comp id="738" class="1005" name="select_ln65_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="16" slack="1"/>
<pin id="740" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln65 "/>
</bind>
</comp>

<comp id="744" class="1005" name="select_ln65_9_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="16" slack="1"/>
<pin id="746" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln65_9 "/>
</bind>
</comp>

<comp id="750" class="1005" name="select_ln65_11_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="16" slack="1"/>
<pin id="752" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln65_11 "/>
</bind>
</comp>

<comp id="756" class="1005" name="select_ln65_12_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="16" slack="1"/>
<pin id="758" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln65_12 "/>
</bind>
</comp>

<comp id="762" class="1005" name="select_ln65_14_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="16" slack="1"/>
<pin id="764" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln65_14 "/>
</bind>
</comp>

<comp id="768" class="1005" name="select_ln65_15_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="16" slack="1"/>
<pin id="770" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln65_15 "/>
</bind>
</comp>

<comp id="774" class="1005" name="select_ln65_17_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="16" slack="1"/>
<pin id="776" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln65_17 "/>
</bind>
</comp>

<comp id="780" class="1005" name="select_ln65_18_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="16" slack="1"/>
<pin id="782" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln65_18 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="36" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="68" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="96" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="42" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="130"><net_src comp="48" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="138"><net_src comp="131" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="50" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="131" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="52" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="36" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="159"><net_src comp="8" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="6" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="42" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="156" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="42" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="156" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="36" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="176" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="54" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="176" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="8" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="199"><net_src comp="150" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="46" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="36" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="206"><net_src comp="146" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="194" pin="3"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="10" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="42" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="8" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="42" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="10" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="6" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="36" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="230" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="54" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="230" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="6" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="42" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="6" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="140" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="102" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="70" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="102" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="271"><net_src comp="72" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="272"><net_src comp="74" pin="0"/><net_sink comp="263" pin=3"/></net>

<net id="279"><net_src comp="70" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="102" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="281"><net_src comp="76" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="282"><net_src comp="78" pin="0"/><net_sink comp="273" pin=3"/></net>

<net id="289"><net_src comp="70" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="102" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="291"><net_src comp="54" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="292"><net_src comp="80" pin="0"/><net_sink comp="283" pin=3"/></net>

<net id="299"><net_src comp="82" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="84" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="301"><net_src comp="259" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="302"><net_src comp="86" pin="0"/><net_sink comp="293" pin=3"/></net>

<net id="309"><net_src comp="82" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="88" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="311"><net_src comp="283" pin="4"/><net_sink comp="303" pin=2"/></net>

<net id="312"><net_src comp="86" pin="0"/><net_sink comp="303" pin=3"/></net>

<net id="319"><net_src comp="82" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="90" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="321"><net_src comp="263" pin="4"/><net_sink comp="313" pin=2"/></net>

<net id="322"><net_src comp="86" pin="0"/><net_sink comp="313" pin=3"/></net>

<net id="329"><net_src comp="82" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="92" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="331"><net_src comp="273" pin="4"/><net_sink comp="323" pin=2"/></net>

<net id="332"><net_src comp="86" pin="0"/><net_sink comp="323" pin=3"/></net>

<net id="336"><net_src comp="12" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="14" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="16" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="18" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="20" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="22" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="24" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="26" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="369"><net_src comp="293" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="12" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="303" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="14" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="313" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="16" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="323" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="18" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="259" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="20" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="283" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="22" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="263" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="24" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="273" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="26" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="416"><net_src comp="4" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="421"><net_src comp="413" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="36" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="431"><net_src comp="423" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="417" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="333" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="293" pin="4"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="433" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="86" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="450"><net_src comp="439" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="333" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="293" pin="4"/><net_sink comp="445" pin=2"/></net>

<net id="457"><net_src comp="349" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="259" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="453" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="86" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="470"><net_src comp="459" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="349" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="472"><net_src comp="259" pin="1"/><net_sink comp="465" pin=2"/></net>

<net id="477"><net_src comp="337" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="303" pin="4"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="473" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="86" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="490"><net_src comp="479" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="337" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="492"><net_src comp="303" pin="4"/><net_sink comp="485" pin=2"/></net>

<net id="497"><net_src comp="353" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="283" pin="4"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="493" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="86" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="510"><net_src comp="499" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="353" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="512"><net_src comp="283" pin="4"/><net_sink comp="505" pin=2"/></net>

<net id="517"><net_src comp="341" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="313" pin="4"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="513" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="86" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="530"><net_src comp="519" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="341" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="532"><net_src comp="313" pin="4"/><net_sink comp="525" pin=2"/></net>

<net id="537"><net_src comp="357" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="263" pin="4"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="533" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="86" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="550"><net_src comp="539" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="357" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="263" pin="4"/><net_sink comp="545" pin=2"/></net>

<net id="557"><net_src comp="345" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="323" pin="4"/><net_sink comp="553" pin=1"/></net>

<net id="563"><net_src comp="553" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="86" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="570"><net_src comp="559" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="571"><net_src comp="345" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="572"><net_src comp="323" pin="4"/><net_sink comp="565" pin=2"/></net>

<net id="577"><net_src comp="361" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="273" pin="4"/><net_sink comp="573" pin=1"/></net>

<net id="583"><net_src comp="573" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="86" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="590"><net_src comp="579" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="591"><net_src comp="361" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="592"><net_src comp="273" pin="4"/><net_sink comp="585" pin=2"/></net>

<net id="596"><net_src comp="4" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="601"><net_src comp="593" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="36" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="608"><net_src comp="597" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="46" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="610"><net_src comp="36" pin="0"/><net_sink comp="603" pin=2"/></net>

<net id="615"><net_src comp="593" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="603" pin="3"/><net_sink comp="611" pin=1"/></net>

<net id="617"><net_src comp="611" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="622"><net_src comp="119" pin="4"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="4" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="632"><net_src comp="624" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="86" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="639"><net_src comp="628" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="648"><net_src comp="640" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="86" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="655"><net_src comp="644" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="664"><net_src comp="656" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="86" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="671"><net_src comp="660" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="680"><net_src comp="672" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="86" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="687"><net_src comp="676" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="695"><net_src comp="94" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="696"><net_src comp="682" pin="3"/><net_sink comp="688" pin=1"/></net>

<net id="697"><net_src comp="666" pin="3"/><net_sink comp="688" pin=2"/></net>

<net id="698"><net_src comp="650" pin="3"/><net_sink comp="688" pin=3"/></net>

<net id="699"><net_src comp="634" pin="3"/><net_sink comp="688" pin=4"/></net>

<net id="700"><net_src comp="688" pin="5"/><net_sink comp="108" pin=2"/></net>

<net id="704"><net_src comp="98" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="706"><net_src comp="701" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="707"><net_src comp="701" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="711"><net_src comp="134" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="715"><net_src comp="150" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="719"><net_src comp="164" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="724"><net_src comp="170" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="729"><net_src comp="182" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="733"><net_src comp="236" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="737"><net_src comp="427" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="741"><net_src comp="445" pin="3"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="743"><net_src comp="738" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="747"><net_src comp="465" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="749"><net_src comp="744" pin="1"/><net_sink comp="634" pin=2"/></net>

<net id="753"><net_src comp="485" pin="3"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="755"><net_src comp="750" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="759"><net_src comp="505" pin="3"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="761"><net_src comp="756" pin="1"/><net_sink comp="650" pin=2"/></net>

<net id="765"><net_src comp="525" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="767"><net_src comp="762" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="771"><net_src comp="545" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="773"><net_src comp="768" pin="1"/><net_sink comp="666" pin=2"/></net>

<net id="777"><net_src comp="565" pin="3"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="779"><net_src comp="774" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="783"><net_src comp="585" pin="3"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="785"><net_src comp="780" pin="1"/><net_sink comp="682" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer11_out | {3 }
	Port: sY_3 | {2 }
	Port: pY_3 | {1 }
	Port: pX_3 | {1 }
	Port: sX_3 | {1 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3 | {2 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2 | {2 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1 | {2 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel | {2 }
	Port: p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_195 | {2 }
	Port: p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_196 | {2 }
	Port: p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_197 | {2 }
	Port: p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_198 | {2 }
	Port: void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_3 | {2 }
	Port: void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_2 | {2 }
	Port: void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_1 | {2 }
	Port: void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer | {2 }
 - Input state : 
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config11> : layer10_out | {2 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config11> : sY_3 | {2 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config11> : pY_3 | {1 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config11> : pX_3 | {1 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config11> : sX_3 | {1 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config11> : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3 | {2 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config11> : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2 | {2 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config11> : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1 | {2 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config11> : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel | {2 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config11> : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_195 | {2 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config11> : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_196 | {2 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config11> : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_197 | {2 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config11> : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_198 | {2 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config11> : void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_3 | {2 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config11> : void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_2 | {2 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config11> : void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_1 | {2 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config11> : void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer | {2 }
  - Chain level:
	State 1
		store_ln109 : 1
		indvar_flatten_load : 1
		icmp_ln109 : 2
		add_ln109 : 2
		br_ln109 : 3
		icmp_ln55 : 1
		br_ln55 : 2
		icmp_ln55_2 : 1
		icmp_ln55_3 : 1
		add_ln76 : 1
		icmp_ln76 : 2
		br_ln76 : 3
		store_ln89 : 2
		select_ln91 : 2
		add_ln91 : 3
		store_ln91 : 4
		add_ln80 : 1
		icmp_ln80 : 2
		br_ln80 : 3
		store_ln84 : 2
		store_ln111 : 3
	State 2
		pool_window_V_3 : 1
		pool_window_V_4 : 1
		pool_window_V_5 : 1
		pool_window_V_6 : 1
		store_ln214 : 2
		store_ln214 : 2
		store_ln214 : 2
		store_ln214 : 2
		store_ln214 : 1
		store_ln214 : 1
		store_ln214 : 1
		store_ln214 : 1
		icmp_ln55_1 : 1
		and_ln55_1 : 2
		br_ln55 : 2
		icmp_ln1697 : 2
		xor_ln1697 : 3
		select_ln65 : 3
		icmp_ln1697_9 : 1
		xor_ln1697_9 : 2
		select_ln65_9 : 2
		icmp_ln1697_11 : 2
		xor_ln1697_11 : 3
		select_ln65_11 : 3
		icmp_ln1697_12 : 1
		xor_ln1697_12 : 2
		select_ln65_12 : 2
		icmp_ln1697_14 : 2
		xor_ln1697_14 : 3
		select_ln65_14 : 3
		icmp_ln1697_15 : 1
		xor_ln1697_15 : 2
		select_ln65_15 : 2
		icmp_ln1697_17 : 2
		xor_ln1697_17 : 3
		select_ln65_17 : 3
		icmp_ln1697_18 : 1
		xor_ln1697_18 : 2
		select_ln65_18 : 2
		icmp_ln86 : 1
		select_ln86 : 2
		add_ln86 : 3
		storemerge : 4
		store_ln82 : 5
	State 3
		xor_ln1697_10 : 1
		res_pack_data : 1
		xor_ln1697_13 : 1
		res_pack_data_1 : 1
		xor_ln1697_16 : 1
		res_pack_data_2 : 1
		xor_ln1697_19 : 1
		res_pack_data_3 : 1
		or_ln174_s : 2
		write_ln174 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |       icmp_ln109_fu_134      |    0    |    11   |
|          |       icmp_ln55_fu_150       |    0    |    20   |
|          |      icmp_ln55_2_fu_164      |    0    |    20   |
|          |      icmp_ln55_3_fu_170      |    0    |    20   |
|          |       icmp_ln76_fu_182       |    0    |    20   |
|          |       icmp_ln80_fu_236       |    0    |    20   |
|          |      icmp_ln55_1_fu_417      |    0    |    20   |
|          |      icmp_ln1697_fu_433      |    0    |    13   |
|          |     icmp_ln1697_9_fu_453     |    0    |    13   |
|   icmp   |     icmp_ln1697_11_fu_473    |    0    |    13   |
|          |     icmp_ln1697_12_fu_493    |    0    |    13   |
|          |     icmp_ln1697_14_fu_513    |    0    |    13   |
|          |     icmp_ln1697_15_fu_533    |    0    |    13   |
|          |     icmp_ln1697_17_fu_553    |    0    |    13   |
|          |     icmp_ln1697_18_fu_573    |    0    |    13   |
|          |       icmp_ln86_fu_597       |    0    |    20   |
|          |     icmp_ln1697_10_fu_624    |    0    |    13   |
|          |     icmp_ln1697_13_fu_640    |    0    |    13   |
|          |     icmp_ln1697_16_fu_656    |    0    |    13   |
|          |     icmp_ln1697_19_fu_672    |    0    |    13   |
|----------|------------------------------|---------|---------|
|          |      select_ln91_fu_194      |    0    |    2    |
|          |      select_ln65_fu_445      |    0    |    16   |
|          |     select_ln65_9_fu_465     |    0    |    16   |
|          |     select_ln65_11_fu_485    |    0    |    16   |
|          |     select_ln65_12_fu_505    |    0    |    16   |
|          |     select_ln65_14_fu_525    |    0    |    16   |
|  select  |     select_ln65_15_fu_545    |    0    |    16   |
|          |     select_ln65_17_fu_565    |    0    |    16   |
|          |     select_ln65_18_fu_585    |    0    |    16   |
|          |      select_ln86_fu_603      |    0    |    2    |
|          |     res_pack_data_fu_634     |    0    |    16   |
|          |    res_pack_data_1_fu_650    |    0    |    16   |
|          |    res_pack_data_2_fu_666    |    0    |    16   |
|          |    res_pack_data_3_fu_682    |    0    |    16   |
|----------|------------------------------|---------|---------|
|          |       add_ln109_fu_140       |    0    |    16   |
|          |        add_ln76_fu_176       |    0    |    39   |
|    add   |        add_ln91_fu_202       |    0    |    39   |
|          |        add_ln80_fu_230       |    0    |    39   |
|          |        add_ln86_fu_611       |    0    |    39   |
|----------|------------------------------|---------|---------|
|          |       xor_ln1697_fu_439      |    0    |    2    |
|          |      xor_ln1697_9_fu_459     |    0    |    2    |
|          |     xor_ln1697_11_fu_479     |    0    |    2    |
|          |     xor_ln1697_12_fu_499     |    0    |    2    |
|          |     xor_ln1697_14_fu_519     |    0    |    2    |
|    xor   |     xor_ln1697_15_fu_539     |    0    |    2    |
|          |     xor_ln1697_17_fu_559     |    0    |    2    |
|          |     xor_ln1697_18_fu_579     |    0    |    2    |
|          |     xor_ln1697_10_fu_628     |    0    |    2    |
|          |     xor_ln1697_13_fu_644     |    0    |    2    |
|          |     xor_ln1697_16_fu_660     |    0    |    2    |
|          |     xor_ln1697_19_fu_676     |    0    |    2    |
|----------|------------------------------|---------|---------|
|    and   |        and_ln55_fu_423       |    0    |    2    |
|          |       and_ln55_1_fu_427      |    0    |    2    |
|----------|------------------------------|---------|---------|
|   read   | layer10_out_read_read_fu_102 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |   write_ln174_write_fu_108   |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |    pool_window_V_9_fu_259    |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |    pool_window_V_1_fu_263    |    0    |    0    |
|partselect|    pool_window_V_2_fu_273    |    0    |    0    |
|          |    pool_window_V_7_fu_283    |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |    pool_window_V_3_fu_293    |    0    |    0    |
|memshiftread|    pool_window_V_4_fu_303    |    0    |    0    |
|          |    pool_window_V_5_fu_313    |    0    |    0    |
|          |    pool_window_V_6_fu_323    |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|       or_ln174_s_fu_688      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   703   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  and_ln55_1_reg_734  |    1   |
|  icmp_ln109_reg_708  |    1   |
|  icmp_ln55_2_reg_716 |    1   |
|  icmp_ln55_3_reg_721 |    1   |
|   icmp_ln55_reg_712  |    1   |
|   icmp_ln76_reg_726  |    1   |
|   icmp_ln80_reg_730  |    1   |
|indvar_flatten_reg_701|    9   |
|select_ln65_11_reg_750|   16   |
|select_ln65_12_reg_756|   16   |
|select_ln65_14_reg_762|   16   |
|select_ln65_15_reg_768|   16   |
|select_ln65_17_reg_774|   16   |
|select_ln65_18_reg_780|   16   |
| select_ln65_9_reg_744|   16   |
|  select_ln65_reg_738 |   16   |
|  storemerge_reg_115  |   32   |
+----------------------+--------+
|         Total        |   176  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   703  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   176  |    -   |
+-----------+--------+--------+
|   Total   |   176  |   703  |
+-----------+--------+--------+
