Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 28 12:11:46 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_all_control_sets_placed.rpt
| Design       : top_all
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    95 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              84 |           28 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              61 |           27 |
| Yes          | Yes                   | No                     |               8 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+-------------------------------------------------+------------------+------------------+----------------+--------------+
|                Clock Signal                |                  Enable Signal                  | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------+-------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                             | U_TOP_UART/U_uart_rx/data_next[3]               | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                             | U_TOP_UART/U_uart_rx/data_next[4]               | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                             | U_TOP_UART/U_uart_rx/data_next[5]               | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                             | U_TOP_UART/U_uart_rx/data_next[7]               | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                             | U_TOP_UART/U_uart_rx/data_next[2]               | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                             | U_TOP_UART/U_uart_rx/data_next[1]               | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                             | U_TOP_UART/U_uart_rx/data_next[6]               | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                             | U_TOP_UART/U_uart_rx/data_next[0]               | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                             | U_TOP_UART/U_uart_tx/tx_next                    | reset_IBUF       |                1 |              1 |         1.00 |
|  U_TOP_SENSOR/U_fnd_contrl/U_clock_div/CLK |                                                 | reset_IBUF       |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                             | U_TOP_UART/FIFO_RX/ufifo_cu/w_ptr[3]_i_1_n_0    | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                             | U_TOP_UART/FIFO_TX/ufifo_cu/r_ptr[3]_i_1_n_0    | reset_IBUF       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                             | U_TOP_UART/U_uart_tx/tick_count_next            | reset_IBUF       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                             | U_TOP_UART/U_uart_tx/data_count_next            | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                             | U_TOP_UART/U_uart_rx/tick_count_next            | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                             | U_TOP_SENSOR/U_senor_cu/start_tick_next         | reset_IBUF       |                2 |              7 |         3.50 |
|  U_TOP_SENSOR/U_btn_db/r_1khz_reg_n_0      |                                                 | reset_IBUF       |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                             | U_TOP_UART/FIFO_TX/ufifo_cu/empty_reg_reg_inv_0 | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                             | U_TOP_UART/FIFO_TX/ufifo_cu/E[0]                | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                             | U_TOP_SENSOR/U_senor_cu/data_next               | reset_IBUF       |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                             | U_TOP_UART/FIFO_TX/ufifo_cu/E[0]                |                  |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                             | U_TOP_UART/U_uart_rx/I1                         |                  |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                             |                                                 | reset_IBUF       |               26 |             74 |         2.85 |
+--------------------------------------------+-------------------------------------------------+------------------+------------------+----------------+--------------+


