{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1482735255335 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1482735255351 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 26 14:54:15 2016 " "Processing started: Mon Dec 26 14:54:15 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1482735255351 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1482735255351 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fapio -c fapio " "Command: quartus_map --read_settings_files=on --write_settings_files=off fapio -c fapio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1482735255351 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1482735255773 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1482735255773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_4to16.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_4to16.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_4to16 " "Found entity 1: decoder_4to16" {  } { { "decoder_4to16.v" "" { Text "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/decoder_4to16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1482735272351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1482735272351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fapio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fapio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fapio " "Found entity 1: fapio" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1482735272351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1482735272351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dlatch4.v 1 1 " "Found 1 design units, including 1 entities, in source file dlatch4.v" { { "Info" "ISGN_ENTITY_NAME" "1 dlatch4 " "Found entity 1: dlatch4" {  } { { "dlatch4.v" "" { Text "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/dlatch4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1482735272351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1482735272351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dlatch8.v 1 1 " "Found 1 design units, including 1 entities, in source file dlatch8.v" { { "Info" "ISGN_ENTITY_NAME" "1 dlatch8 " "Found entity 1: dlatch8" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/dlatch8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1482735272351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1482735272351 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fapio " "Elaborating entity \"fapio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1482735272398 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "CPU_WAIT " "Pin \"CPU_WAIT\" is missing source" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 360 -296 -120 376 "CPU_WAIT" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1482735272414 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "DEBUG_LED1 " "Pin \"DEBUG_LED1\" is missing source" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 648 -216 -40 664 "DEBUG_LED1" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1482735272414 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "DEBUG_LED2 " "Pin \"DEBUG_LED2\" is missing source" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 688 -216 -40 704 "DEBUG_LED2" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1482735272414 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CPU_CLK " "Pin \"CPU_CLK\" not connected" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 168 -304 -128 184 "CPU_CLK" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1482735272414 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CPU_BUSACK " "Pin \"CPU_BUSACK\" not connected" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 200 -304 -128 216 "CPU_BUSACK" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1482735272414 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CPU_MREQ " "Pin \"CPU_MREQ\" not connected" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 232 -304 -128 248 "CPU_MREQ" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1482735272414 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CLK50 " "Pin \"CLK50\" not connected" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 296 -304 -128 312 "CLK50" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1482735272414 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CPU_INTI " "Pin \"CPU_INTI\" not connected" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 392 -416 -248 408 "CPU_INTI" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1482735272414 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CPU_BUSREQ " "Pin \"CPU_BUSREQ\" not connected" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 320 -304 -128 336 "CPU_BUSREQ" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1482735272414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dlatch8 dlatch8:Z80_INT_LATCH " "Elaborating entity \"dlatch8\" for hierarchy \"dlatch8:Z80_INT_LATCH\"" {  } { { "fapio.bdf" "Z80_INT_LATCH" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { -120 920 1080 -8 "Z80_INT_LATCH" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1482735272429 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_internal dlatch8.v(13) " "Verilog HDL Always Construct warning at dlatch8.v(13): variable \"q_internal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/dlatch8.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1482735272429 "|fapio|dlatch8:Z80_INT_LATCH"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data dlatch8.v(17) " "Verilog HDL Always Construct warning at dlatch8.v(17): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/dlatch8.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1482735272429 "|fapio|dlatch8:Z80_INT_LATCH"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_internal dlatch8.v(18) " "Verilog HDL Always Construct warning at dlatch8.v(18): variable \"q_internal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/dlatch8.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1482735272429 "|fapio|dlatch8:Z80_INT_LATCH"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data dlatch8.v(27) " "Verilog HDL Always Construct warning at dlatch8.v(27): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/dlatch8.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1482735272429 "|fapio|dlatch8:Z80_INT_LATCH"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q_internal dlatch8.v(10) " "Verilog HDL Always Construct warning at dlatch8.v(10): inferring latch(es) for variable \"q_internal\", which holds its previous value in one or more paths through the always construct" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/dlatch8.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1482735272429 "|fapio|dlatch8:Z80_INT_LATCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_internal\[0\] dlatch8.v(10) " "Inferred latch for \"q_internal\[0\]\" at dlatch8.v(10)" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/dlatch8.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1482735272429 "|fapio|dlatch8:Z80_INT_LATCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_internal\[1\] dlatch8.v(10) " "Inferred latch for \"q_internal\[1\]\" at dlatch8.v(10)" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/dlatch8.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1482735272429 "|fapio|dlatch8:Z80_INT_LATCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_internal\[2\] dlatch8.v(10) " "Inferred latch for \"q_internal\[2\]\" at dlatch8.v(10)" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/dlatch8.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1482735272429 "|fapio|dlatch8:Z80_INT_LATCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_internal\[3\] dlatch8.v(10) " "Inferred latch for \"q_internal\[3\]\" at dlatch8.v(10)" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/dlatch8.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1482735272429 "|fapio|dlatch8:Z80_INT_LATCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_internal\[4\] dlatch8.v(10) " "Inferred latch for \"q_internal\[4\]\" at dlatch8.v(10)" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/dlatch8.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1482735272429 "|fapio|dlatch8:Z80_INT_LATCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_internal\[5\] dlatch8.v(10) " "Inferred latch for \"q_internal\[5\]\" at dlatch8.v(10)" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/dlatch8.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1482735272429 "|fapio|dlatch8:Z80_INT_LATCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_internal\[6\] dlatch8.v(10) " "Inferred latch for \"q_internal\[6\]\" at dlatch8.v(10)" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/dlatch8.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1482735272429 "|fapio|dlatch8:Z80_INT_LATCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_internal\[7\] dlatch8.v(10) " "Inferred latch for \"q_internal\[7\]\" at dlatch8.v(10)" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/dlatch8.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1482735272429 "|fapio|dlatch8:Z80_INT_LATCH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_4to16 decoder_4to16:inst12 " "Elaborating entity \"decoder_4to16\" for hierarchy \"decoder_4to16:inst12\"" {  } { { "fapio.bdf" "inst12" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 184 448 680 264 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1482735272429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dlatch4 dlatch4:PORT_WRITE_ADDRESS_LATCH " "Elaborating entity \"dlatch4\" for hierarchy \"dlatch4:PORT_WRITE_ADDRESS_LATCH\"" {  } { { "fapio.bdf" "PORT_WRITE_ADDRESS_LATCH" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 264 920 1080 376 "PORT_WRITE_ADDRESS_LATCH" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1482735272445 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_internal dlatch4.v(13) " "Verilog HDL Always Construct warning at dlatch4.v(13): variable \"q_internal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dlatch4.v" "" { Text "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/dlatch4.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1482735272445 "|fapio|dlatch4:PORT_WRITE_ADDRESS_LATCH"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data dlatch4.v(17) " "Verilog HDL Always Construct warning at dlatch4.v(17): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dlatch4.v" "" { Text "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/dlatch4.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1482735272445 "|fapio|dlatch4:PORT_WRITE_ADDRESS_LATCH"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_internal dlatch4.v(18) " "Verilog HDL Always Construct warning at dlatch4.v(18): variable \"q_internal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dlatch4.v" "" { Text "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/dlatch4.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1482735272445 "|fapio|dlatch4:PORT_WRITE_ADDRESS_LATCH"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data dlatch4.v(27) " "Verilog HDL Always Construct warning at dlatch4.v(27): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dlatch4.v" "" { Text "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/dlatch4.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1482735272445 "|fapio|dlatch4:PORT_WRITE_ADDRESS_LATCH"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q_internal dlatch4.v(10) " "Verilog HDL Always Construct warning at dlatch4.v(10): inferring latch(es) for variable \"q_internal\", which holds its previous value in one or more paths through the always construct" {  } { { "dlatch4.v" "" { Text "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/dlatch4.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1482735272445 "|fapio|dlatch4:PORT_WRITE_ADDRESS_LATCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_internal\[0\] dlatch4.v(10) " "Inferred latch for \"q_internal\[0\]\" at dlatch4.v(10)" {  } { { "dlatch4.v" "" { Text "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/dlatch4.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1482735272445 "|fapio|dlatch4:PORT_WRITE_ADDRESS_LATCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_internal\[1\] dlatch4.v(10) " "Inferred latch for \"q_internal\[1\]\" at dlatch4.v(10)" {  } { { "dlatch4.v" "" { Text "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/dlatch4.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1482735272445 "|fapio|dlatch4:PORT_WRITE_ADDRESS_LATCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_internal\[2\] dlatch4.v(10) " "Inferred latch for \"q_internal\[2\]\" at dlatch4.v(10)" {  } { { "dlatch4.v" "" { Text "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/dlatch4.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1482735272445 "|fapio|dlatch4:PORT_WRITE_ADDRESS_LATCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_internal\[3\] dlatch4.v(10) " "Inferred latch for \"q_internal\[3\]\" at dlatch4.v(10)" {  } { { "dlatch4.v" "" { Text "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/dlatch4.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1482735272445 "|fapio|dlatch4:PORT_WRITE_ADDRESS_LATCH"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CPU_WAIT GND " "Pin \"CPU_WAIT\" is stuck at GND" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 360 -296 -120 376 "CPU_WAIT" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1482735272914 "|fapio|CPU_WAIT"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEBUG_LED1 GND " "Pin \"DEBUG_LED1\" is stuck at GND" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 648 -216 -40 664 "DEBUG_LED1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1482735272914 "|fapio|DEBUG_LED1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEBUG_LED2 GND " "Pin \"DEBUG_LED2\" is stuck at GND" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 688 -216 -40 704 "DEBUG_LED2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1482735272914 "|fapio|DEBUG_LED2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1482735272914 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_ADDR\[15\] " "No output dependent on input pin \"CPU_ADDR\[15\]\"" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 120 -328 -152 136 "CPU_ADDR\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482735273023 "|fapio|CPU_ADDR[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_ADDR\[14\] " "No output dependent on input pin \"CPU_ADDR\[14\]\"" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 120 -328 -152 136 "CPU_ADDR\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482735273023 "|fapio|CPU_ADDR[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_ADDR\[13\] " "No output dependent on input pin \"CPU_ADDR\[13\]\"" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 120 -328 -152 136 "CPU_ADDR\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482735273023 "|fapio|CPU_ADDR[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_ADDR\[12\] " "No output dependent on input pin \"CPU_ADDR\[12\]\"" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 120 -328 -152 136 "CPU_ADDR\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482735273023 "|fapio|CPU_ADDR[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_ADDR\[11\] " "No output dependent on input pin \"CPU_ADDR\[11\]\"" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 120 -328 -152 136 "CPU_ADDR\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482735273023 "|fapio|CPU_ADDR[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_ADDR\[10\] " "No output dependent on input pin \"CPU_ADDR\[10\]\"" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 120 -328 -152 136 "CPU_ADDR\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482735273023 "|fapio|CPU_ADDR[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_ADDR\[9\] " "No output dependent on input pin \"CPU_ADDR\[9\]\"" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 120 -328 -152 136 "CPU_ADDR\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482735273023 "|fapio|CPU_ADDR[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_ADDR\[8\] " "No output dependent on input pin \"CPU_ADDR\[8\]\"" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 120 -328 -152 136 "CPU_ADDR\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482735273023 "|fapio|CPU_ADDR[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_ADDR\[7\] " "No output dependent on input pin \"CPU_ADDR\[7\]\"" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 120 -328 -152 136 "CPU_ADDR\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482735273023 "|fapio|CPU_ADDR[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_ADDR\[6\] " "No output dependent on input pin \"CPU_ADDR\[6\]\"" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 120 -328 -152 136 "CPU_ADDR\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482735273023 "|fapio|CPU_ADDR[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_ADDR\[5\] " "No output dependent on input pin \"CPU_ADDR\[5\]\"" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 120 -328 -152 136 "CPU_ADDR\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482735273023 "|fapio|CPU_ADDR[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_ADDR\[4\] " "No output dependent on input pin \"CPU_ADDR\[4\]\"" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 120 -328 -152 136 "CPU_ADDR\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482735273023 "|fapio|CPU_ADDR[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_CLK " "No output dependent on input pin \"CPU_CLK\"" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 168 -304 -128 184 "CPU_CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482735273023 "|fapio|CPU_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_BUSACK " "No output dependent on input pin \"CPU_BUSACK\"" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 200 -304 -128 216 "CPU_BUSACK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482735273023 "|fapio|CPU_BUSACK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_MREQ " "No output dependent on input pin \"CPU_MREQ\"" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 232 -304 -128 248 "CPU_MREQ" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482735273023 "|fapio|CPU_MREQ"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK50 " "No output dependent on input pin \"CLK50\"" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 296 -304 -128 312 "CLK50" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482735273023 "|fapio|CLK50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_INTI " "No output dependent on input pin \"CPU_INTI\"" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 392 -416 -248 408 "CPU_INTI" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482735273023 "|fapio|CPU_INTI"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_BUSREQ " "No output dependent on input pin \"CPU_BUSREQ\"" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_git/FAP80/FAP_modules/io_board/cpld_code/fapio.bdf" { { 320 -304 -128 336 "CPU_BUSREQ" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482735273023 "|fapio|CPU_BUSREQ"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1482735273023 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "370 " "Implemented 370 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "31 " "Implemented 31 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1482735273023 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1482735273023 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "20 " "Implemented 20 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1482735273023 ""} { "Info" "ICUT_CUT_TM_LCELLS" "304 " "Implemented 304 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1482735273023 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1482735273023 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "592 " "Peak virtual memory: 592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1482735273132 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 26 14:54:33 2016 " "Processing ended: Mon Dec 26 14:54:33 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1482735273132 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1482735273132 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1482735273132 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1482735273132 ""}
